====NDP function (0) launched====
SIMD0 SET_FILTER 1007f627572a900, 300000, [1536,1024,]ID: 0Total 12288
SIMD1 SET_FILTER 1007f627572a900, 300000, [1536,1024,]ID: 0Total 12288
SIMD2 SET_FILTER 1007f627572a900, 300000, [1536,1024,]ID: 0Total 12288
SIMD3 SET_FILTER 1007f627572a900, 300000, [1536,1024,]ID: 0Total 12288
SIMD4 SET_FILTER 1007f627572a900, 300000, [1536,1024,]ID: 0Total 12288
SIMD5 SET_FILTER 1007f627572a900, 300000, [1536,1024,]ID: 0Total 12288
SIMD6 SET_FILTER 1007f627572a900, 300000, [1536,1024,]ID: 0Total 12288
SIMD7 SET_FILTER 1007f627572a900, 300000, [1536,1024,]ID: 0Total 12288
===SIMD 0 stat===
Total cycle count 0
SIMD active cycles 1
incomming_request_empty count 1
incomming_request_empty raio 100.00 %
token_buffer_full count 0
token_buffer_full count 0.00 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 1
renaming_pop_fail rate 100.00 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 0 
execution_push_fail count 0.00 %
execution_push_fail count -nan 
load write back AVG ratency -nan 
active_inst_q      1      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction compute stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction ld/st stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction ld/st stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction empty inst q:      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1
Instruction empty inst q: 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00
========== Execution Unit Stats Begin ==========
AVG issue rate 0.00 per cycle
AVG issue rate 0.00 per cycle
FMA_UNIT active 0 cycles, idle 1 cycles
FMA_UNIT active 0 cycles, idle 1 cycles
FMA_UNIT active 0 cycles, idle 1 cycles
SF_UINT active 0 cycles, idle 1 cycles
RELU_UNIT active 0 cycles, idle 1 cycles
RELU_UNIT active 0 cycles, idle 1 cycles
RELU_UNIT active 0 cycles, idle 1 cycles
LDST_UNIT : active 0 cycles idle 1 cycles
AVG load request latency -nan cycles
AVG store request latency -nan cycles
AVG memory request latency -nan cycles
ADDER_TREE active 0 cycles, idle 1 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 0.00 bytes
MAX vector register allocation size = 0 bytes
=============== SIMD Unit 0 Stats End ===============
SIMD 0 FILTER [0] base 1007f627572a900, size 3145728 count 1/12288
===SIMD 1 stat===
Total cycle count 0
SIMD active cycles 1
incomming_request_empty count 1
incomming_request_empty raio 100.00 %
token_buffer_full count 0
token_buffer_full count 0.00 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 1
renaming_pop_fail rate 100.00 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 0 
execution_push_fail count 0.00 %
execution_push_fail count -nan 
load write back AVG ratency -nan 
active_inst_q      1      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction compute stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction ld/st stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction ld/st stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction empty inst q:      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1
Instruction empty inst q: 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00
========== Execution Unit Stats Begin ==========
AVG issue rate 0.00 per cycle
AVG issue rate 0.00 per cycle
FMA_UNIT active 0 cycles, idle 1 cycles
FMA_UNIT active 0 cycles, idle 1 cycles
FMA_UNIT active 0 cycles, idle 1 cycles
SF_UINT active 0 cycles, idle 1 cycles
RELU_UNIT active 0 cycles, idle 1 cycles
RELU_UNIT active 0 cycles, idle 1 cycles
RELU_UNIT active 0 cycles, idle 1 cycles
LDST_UNIT : active 0 cycles idle 1 cycles
AVG load request latency -nan cycles
AVG store request latency -nan cycles
AVG memory request latency -nan cycles
ADDER_TREE active 0 cycles, idle 1 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 0.00 bytes
MAX vector register allocation size = 0 bytes
=============== SIMD Unit 1 Stats End ===============
SIMD 1 FILTER [0] base 1007f627572a900, size 3145728 count 1/12288
===SIMD 2 stat===
Total cycle count 0
SIMD active cycles 1
incomming_request_empty count 1
incomming_request_empty raio 100.00 %
token_buffer_full count 0
token_buffer_full count 0.00 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 1
renaming_pop_fail rate 100.00 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 0 
execution_push_fail count 0.00 %
execution_push_fail count -nan 
load write back AVG ratency -nan 
active_inst_q      1      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction compute stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction ld/st stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction ld/st stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction empty inst q:      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1
Instruction empty inst q: 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00
========== Execution Unit Stats Begin ==========
AVG issue rate 0.00 per cycle
AVG issue rate 0.00 per cycle
FMA_UNIT active 0 cycles, idle 1 cycles
FMA_UNIT active 0 cycles, idle 1 cycles
FMA_UNIT active 0 cycles, idle 1 cycles
SF_UINT active 0 cycles, idle 1 cycles
RELU_UNIT active 0 cycles, idle 1 cycles
RELU_UNIT active 0 cycles, idle 1 cycles
RELU_UNIT active 0 cycles, idle 1 cycles
LDST_UNIT : active 0 cycles idle 1 cycles
AVG load request latency -nan cycles
AVG store request latency -nan cycles
AVG memory request latency -nan cycles
ADDER_TREE active 0 cycles, idle 1 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 0.00 bytes
MAX vector register allocation size = 0 bytes
=============== SIMD Unit 2 Stats End ===============
SIMD 2 FILTER [0] base 1007f627572a900, size 3145728 count 1/12288
===SIMD 3 stat===
Total cycle count 0
SIMD active cycles 1
incomming_request_empty count 1
incomming_request_empty raio 100.00 %
token_buffer_full count 0
token_buffer_full count 0.00 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 1
renaming_pop_fail rate 100.00 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 0 
execution_push_fail count 0.00 %
execution_push_fail count -nan 
load write back AVG ratency -nan 
active_inst_q      1      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction compute stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction ld/st stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction ld/st stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction empty inst q:      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1
Instruction empty inst q: 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00
========== Execution Unit Stats Begin ==========
AVG issue rate 0.00 per cycle
AVG issue rate 0.00 per cycle
FMA_UNIT active 0 cycles, idle 1 cycles
FMA_UNIT active 0 cycles, idle 1 cycles
FMA_UNIT active 0 cycles, idle 1 cycles
SF_UINT active 0 cycles, idle 1 cycles
RELU_UNIT active 0 cycles, idle 1 cycles
RELU_UNIT active 0 cycles, idle 1 cycles
RELU_UNIT active 0 cycles, idle 1 cycles
LDST_UNIT : active 0 cycles idle 1 cycles
AVG load request latency -nan cycles
AVG store request latency -nan cycles
AVG memory request latency -nan cycles
ADDER_TREE active 0 cycles, idle 1 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 0.00 bytes
MAX vector register allocation size = 0 bytes
=============== SIMD Unit 3 Stats End ===============
SIMD 3 FILTER [0] base 1007f627572a900, size 3145728 count 1/12288
===SIMD 4 stat===
Total cycle count 0
SIMD active cycles 1
incomming_request_empty count 1
incomming_request_empty raio 100.00 %
token_buffer_full count 0
token_buffer_full count 0.00 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 1
renaming_pop_fail rate 100.00 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 0 
execution_push_fail count 0.00 %
execution_push_fail count -nan 
load write back AVG ratency -nan 
active_inst_q      1      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction compute stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction ld/st stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction ld/st stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction empty inst q:      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1
Instruction empty inst q: 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00
========== Execution Unit Stats Begin ==========
AVG issue rate 0.00 per cycle
AVG issue rate 0.00 per cycle
FMA_UNIT active 0 cycles, idle 1 cycles
FMA_UNIT active 0 cycles, idle 1 cycles
FMA_UNIT active 0 cycles, idle 1 cycles
SF_UINT active 0 cycles, idle 1 cycles
RELU_UNIT active 0 cycles, idle 1 cycles
RELU_UNIT active 0 cycles, idle 1 cycles
RELU_UNIT active 0 cycles, idle 1 cycles
LDST_UNIT : active 0 cycles idle 1 cycles
AVG load request latency -nan cycles
AVG store request latency -nan cycles
AVG memory request latency -nan cycles
ADDER_TREE active 0 cycles, idle 1 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 0.00 bytes
MAX vector register allocation size = 0 bytes
=============== SIMD Unit 4 Stats End ===============
SIMD 4 FILTER [0] base 1007f627572a900, size 3145728 count 1/12288
===SIMD 5 stat===
Total cycle count 0
SIMD active cycles 1
incomming_request_empty count 1
incomming_request_empty raio 100.00 %
token_buffer_full count 0
token_buffer_full count 0.00 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 1
renaming_pop_fail rate 100.00 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 0 
execution_push_fail count 0.00 %
execution_push_fail count -nan 
load write back AVG ratency -nan 
active_inst_q      1      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction compute stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction ld/st stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction ld/st stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction empty inst q:      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1
Instruction empty inst q: 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00
========== Execution Unit Stats Begin ==========
AVG issue rate 0.00 per cycle
AVG issue rate 0.00 per cycle
FMA_UNIT active 0 cycles, idle 1 cycles
FMA_UNIT active 0 cycles, idle 1 cycles
FMA_UNIT active 0 cycles, idle 1 cycles
SF_UINT active 0 cycles, idle 1 cycles
RELU_UNIT active 0 cycles, idle 1 cycles
RELU_UNIT active 0 cycles, idle 1 cycles
RELU_UNIT active 0 cycles, idle 1 cycles
LDST_UNIT : active 0 cycles idle 1 cycles
AVG load request latency -nan cycles
AVG store request latency -nan cycles
AVG memory request latency -nan cycles
ADDER_TREE active 0 cycles, idle 1 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 0.00 bytes
MAX vector register allocation size = 0 bytes
=============== SIMD Unit 5 Stats End ===============
SIMD 5 FILTER [0] base 1007f627572a900, size 3145728 count 1/12288
===SIMD 6 stat===
Total cycle count 0
SIMD active cycles 1
incomming_request_empty count 1
incomming_request_empty raio 100.00 %
token_buffer_full count 0
token_buffer_full count 0.00 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 1
renaming_pop_fail rate 100.00 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 0 
execution_push_fail count 0.00 %
execution_push_fail count -nan 
load write back AVG ratency -nan 
active_inst_q      1      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction compute stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction ld/st stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction ld/st stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction empty inst q:      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1
Instruction empty inst q: 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00
========== Execution Unit Stats Begin ==========
AVG issue rate 0.00 per cycle
AVG issue rate 0.00 per cycle
FMA_UNIT active 0 cycles, idle 1 cycles
FMA_UNIT active 0 cycles, idle 1 cycles
FMA_UNIT active 0 cycles, idle 1 cycles
SF_UINT active 0 cycles, idle 1 cycles
RELU_UNIT active 0 cycles, idle 1 cycles
RELU_UNIT active 0 cycles, idle 1 cycles
RELU_UNIT active 0 cycles, idle 1 cycles
LDST_UNIT : active 0 cycles idle 1 cycles
AVG load request latency -nan cycles
AVG store request latency -nan cycles
AVG memory request latency -nan cycles
ADDER_TREE active 0 cycles, idle 1 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 0.00 bytes
MAX vector register allocation size = 0 bytes
=============== SIMD Unit 6 Stats End ===============
SIMD 6 FILTER [0] base 1007f627572a900, size 3145728 count 1/12288
===SIMD 7 stat===
Total cycle count 0
SIMD active cycles 1
incomming_request_empty count 1
incomming_request_empty raio 100.00 %
token_buffer_full count 0
token_buffer_full count 0.00 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 1
renaming_pop_fail rate 100.00 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 0 
execution_push_fail count 0.00 %
execution_push_fail count -nan 
load write back AVG ratency -nan 
active_inst_q      1      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction compute stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction ld/st stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction ld/st stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction empty inst q:      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1
Instruction empty inst q: 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00 100.00
========== Execution Unit Stats Begin ==========
AVG issue rate 0.00 per cycle
AVG issue rate 0.00 per cycle
FMA_UNIT active 0 cycles, idle 1 cycles
FMA_UNIT active 0 cycles, idle 1 cycles
FMA_UNIT active 0 cycles, idle 1 cycles
SF_UINT active 0 cycles, idle 1 cycles
RELU_UNIT active 0 cycles, idle 1 cycles
RELU_UNIT active 0 cycles, idle 1 cycles
RELU_UNIT active 0 cycles, idle 1 cycles
LDST_UNIT : active 0 cycles idle 1 cycles
AVG load request latency -nan cycles
AVG store request latency -nan cycles
AVG memory request latency -nan cycles
ADDER_TREE active 0 cycles, idle 1 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 0.00 bytes
MAX vector register allocation size = 0 bytes
=============== SIMD Unit 7 Stats End ===============
SIMD 7 FILTER [0] base 1007f627572a900, size 3145728 count 1/12288
===SIMD 0 stat===
Total cycle count 5000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4878
token_buffer_full count 97.56 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4878
renaming_pop_fail rate 97.56 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1159 
execution_push_fail count 23.18 %
execution_push_fail count 23.18 
load write back AVG ratency 41.93 
active_inst_q   3436   1351     23      4      3      3      4      3      3      3      4      3      3      4      3      3      3      4      3      3      4      3      3      3      4      3      3      4      3      3      3      4      3      3      3      4      3      3      4      3      3      3      4      3      3      4      3      3      3      4      4      3      4      3      4      4      5      3      3      2      0      0      0      0      0
Instruction queue issued:      5      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      4      4      4      4      4      4
Instruction queue issued:   0.10   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      1      0      0      0      0      0      0      0      0      0      1      2      4      5      6      7      9     10     11     13     14     15     16     18     20     20     23     24     25     25     30     31     31     34     35     36     38     39     40     40     43     44     45     47     48     49     49     52     53     54     56     57     58     58     61     62     63
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.02   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.02   0.04   0.08   0.10   0.12   0.14   0.18   0.20   0.22   0.26   0.28   0.30   0.32   0.36   0.40   0.40   0.46   0.48   0.50   0.50   0.60   0.62   0.62   0.68   0.70   0.72   0.76   0.78   0.80   0.80   0.86   0.88   0.90   0.94   0.96   0.98   0.98   1.04   1.06   1.08   1.12   1.14   1.16   1.16   1.22   1.24   1.26
Instruction compute stall:      4      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      4      4      4      4      4      4
Instruction compute stall:   0.08   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:     68     57     63     60     65     63     69     65     71     68     73     70     77     73     79     76     81     77     81     77     82     78     81     77    109    106     81     76     82     76     80     76     81     76     80     77     82     73     82     75     82     74     84     74     82     73     85     74     83     74     82     74     83     75     82     73     82     74     67     58     69     58     67     59
Instruction ld/st stall:   1.36   1.14   1.26   1.20   1.30   1.26   1.38   1.30   1.42   1.36   1.46   1.40   1.54   1.46   1.58   1.52   1.62   1.54   1.62   1.54   1.64   1.56   1.62   1.54   2.18   2.12   1.62   1.52   1.64   1.52   1.60   1.52   1.62   1.52   1.60   1.54   1.64   1.46   1.64   1.50   1.64   1.48   1.68   1.48   1.64   1.46   1.70   1.48   1.66   1.48   1.64   1.48   1.66   1.50   1.64   1.46   1.64   1.48   1.34   1.16   1.38   1.16   1.34   1.18
Instruction empty inst q:   4923   4927   4921   4924   4919   4921   4915   4918   4913   4916   4911   4914   4907   4911   4905   4908   4903   4906   4901   4903   4897   4900   4896   4898   4865   4867   4890   4894   4887   4892   4886   4888   4883   4885   4880   4882   4877   4881   4871   4878   4868   4875   4864   4872   4863   4871   4859   4867   4857   4865   4855   4862   4852   4860   4850   4858   4848   4854   4868   4876   4865   4873   4863   4870
Instruction empty inst q:  98.46  98.54  98.42  98.48  98.38  98.42  98.30  98.36  98.26  98.32  98.22  98.28  98.14  98.22  98.10  98.16  98.06  98.12  98.02  98.06  97.94  98.00  97.92  97.96  97.30  97.34  97.80  97.88  97.74  97.84  97.72  97.76  97.66  97.70  97.60  97.64  97.54  97.62  97.42  97.56  97.36  97.50  97.28  97.44  97.26  97.42  97.18  97.34  97.14  97.30  97.10  97.24  97.04  97.20  97.00  97.16  96.96  97.08  97.36  97.52  97.30  97.46  97.26  97.40
========== Execution Unit Stats Begin ==========
AVG issue rate 0.10 per cycle
AVG issue rate 0.10 per cycle
FMA_UNIT active 496 cycles, idle 4504 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 243 cycles idle 4757 cycles
AVG load request latency 40.95 cycles
AVG store request latency 2598.30 cycles
AVG memory request latency 859.88 cycles
ADDER_TREE active 438 cycles, idle 4562 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4066.28 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 0 Stats End ===============
SIMD 0 FILTER [0] base 1007f627572a900, size 3145728 count 122/12288
===SIMD 1 stat===
Total cycle count 5000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4878
token_buffer_full count 97.56 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4878
renaming_pop_fail rate 97.56 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1151 
execution_push_fail count 23.02 %
execution_push_fail count 23.02 
load write back AVG ratency 41.87 
active_inst_q   3444   1342     24      4      3      3      4      3      3      3      4      3      3      4      3      3      3      4      3      3      4      3      3      3      4      3      3      4      3      3      3      4      3      3      3      4      3      3      4      3      3      3      4      3      3      4      3      3      3      4      4      3      4      3      4      4      5      3      3      2      0      0      0      0      0
Instruction queue issued:      5      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      4      4      4      4      4      4
Instruction queue issued:   0.10   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      1      0      0      0      0      0      0      0      0      0      1      2      4      5      6      7      9     10     11     13     14     15     16     18     20     20     23     24     25     25     30     31     31     34     35     36     38     39     40     40     43     44     45     47     48     49     49     52     53     54     56     57     58     58     61     62     63
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.02   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.02   0.04   0.08   0.10   0.12   0.14   0.18   0.20   0.22   0.26   0.28   0.30   0.32   0.36   0.40   0.40   0.46   0.48   0.50   0.50   0.60   0.62   0.62   0.68   0.70   0.72   0.76   0.78   0.80   0.80   0.86   0.88   0.90   0.94   0.96   0.98   0.98   1.04   1.06   1.08   1.12   1.14   1.16   1.16   1.22   1.24   1.26
Instruction compute stall:      4      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      4      4      4      4      4      4
Instruction compute stall:   0.08   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:     68     58     63     60     66     62     69     66     70     68     74     70     77     73     78     75     82     78     81     75     80     77     82     77    108    105     82     76     80     77     82     77     81     74     80     77     82     74     84     75     82     74     83     73     83     72     83     73     82     75     82     72     83     75     82     73     83     73     67     58     69     58     67     59
Instruction ld/st stall:   1.36   1.16   1.26   1.20   1.32   1.24   1.38   1.32   1.40   1.36   1.48   1.40   1.54   1.46   1.56   1.50   1.64   1.56   1.62   1.50   1.60   1.54   1.64   1.54   2.16   2.10   1.64   1.52   1.60   1.54   1.64   1.54   1.62   1.48   1.60   1.54   1.64   1.48   1.68   1.50   1.64   1.48   1.66   1.46   1.66   1.44   1.66   1.46   1.64   1.50   1.64   1.44   1.66   1.50   1.64   1.46   1.66   1.46   1.34   1.16   1.38   1.16   1.34   1.18
Instruction empty inst q:   4923   4926   4921   4924   4918   4922   4915   4917   4914   4916   4910   4914   4907   4911   4906   4909   4902   4905   4901   4905   4899   4901   4895   4898   4866   4868   4889   4894   4889   4891   4884   4887   4883   4887   4880   4882   4877   4880   4869   4878   4868   4875   4865   4873   4862   4872   4861   4868   4858   4864   4855   4864   4852   4860   4850   4858   4847   4855   4868   4876   4865   4873   4863   4870
Instruction empty inst q:  98.46  98.52  98.42  98.48  98.36  98.44  98.30  98.34  98.28  98.32  98.20  98.28  98.14  98.22  98.12  98.18  98.04  98.10  98.02  98.10  97.98  98.02  97.90  97.96  97.32  97.36  97.78  97.88  97.78  97.82  97.68  97.74  97.66  97.74  97.60  97.64  97.54  97.60  97.38  97.56  97.36  97.50  97.30  97.46  97.24  97.44  97.22  97.36  97.16  97.28  97.10  97.28  97.04  97.20  97.00  97.16  96.94  97.10  97.36  97.52  97.30  97.46  97.26  97.40
========== Execution Unit Stats Begin ==========
AVG issue rate 0.10 per cycle
AVG issue rate 0.10 per cycle
FMA_UNIT active 496 cycles, idle 4504 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 243 cycles idle 4757 cycles
AVG load request latency 40.90 cycles
AVG store request latency 2621.74 cycles
AVG memory request latency 867.35 cycles
ADDER_TREE active 438 cycles, idle 4562 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4066.28 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 1 Stats End ===============
SIMD 1 FILTER [0] base 1007f627572a900, size 3145728 count 122/12288
===SIMD 2 stat===
Total cycle count 5000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4877
token_buffer_full count 97.54 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4877
renaming_pop_fail rate 97.54 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1173 
execution_push_fail count 23.46 %
execution_push_fail count 23.46 
load write back AVG ratency 41.98 
active_inst_q   3421   1364     25      4      3      3      4      3      3      3      4      3      3      4      3      3      3      4      3      3      4      3      3      3      4      3      3      4      3      3      3      4      3      3      3      4      3      3      4      3      3      3      4      3      3      4      3      3      3      4      4      3      4      3      4      4      5      3      3      2      0      0      0      0      0
Instruction queue issued:      5      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      5      4      4      4      4      4
Instruction queue issued:   0.10   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.10   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      1      0      0      0      0      0      0      0      0      0      1      2      4      5      6      7      9     10     11     13     14     15     16     18     20     20     23     24     25     25     30     31     31     34     35     36     38     39     40     40     43     44     45     47     48     49     49     52     53     54     56     57     58     58     61     62     63
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.02   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.02   0.04   0.08   0.10   0.12   0.14   0.18   0.20   0.22   0.26   0.28   0.30   0.32   0.36   0.40   0.40   0.46   0.48   0.50   0.50   0.60   0.62   0.62   0.68   0.70   0.72   0.76   0.78   0.80   0.80   0.86   0.88   0.90   0.94   0.96   0.98   0.98   1.04   1.06   1.08   1.12   1.14   1.16   1.16   1.22   1.24   1.26
Instruction compute stall:      4      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      4      4      4      4      4      4
Instruction compute stall:   0.08   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:     68     57     63     61     67     62     68     65     71     67     74     71     77     73     79     75     81     78     82     76     82     78     83     76    109    105     82     76     81     78     81     76     81     75     81     77     80     74     83     76     83     73     83     74     81     74     84     74     83     73     83     73     84     76     83     74     83     73     76     58     69     58     67     59
Instruction ld/st stall:   1.36   1.14   1.26   1.22   1.34   1.24   1.36   1.30   1.42   1.34   1.48   1.42   1.54   1.46   1.58   1.50   1.62   1.56   1.64   1.52   1.64   1.56   1.66   1.52   2.18   2.10   1.64   1.52   1.62   1.56   1.62   1.52   1.62   1.50   1.62   1.54   1.60   1.48   1.66   1.52   1.66   1.46   1.66   1.48   1.62   1.48   1.68   1.48   1.66   1.46   1.66   1.46   1.68   1.52   1.66   1.48   1.66   1.46   1.52   1.16   1.38   1.16   1.34   1.18
Instruction empty inst q:   4923   4927   4921   4923   4917   4922   4916   4918   4913   4917   4910   4913   4907   4911   4905   4909   4903   4905   4900   4904   4897   4900   4894   4899   4865   4868   4889   4894   4888   4890   4885   4888   4883   4886   4879   4882   4879   4880   4870   4877   4867   4876   4865   4872   4864   4870   4860   4867   4857   4866   4854   4863   4851   4859   4849   4857   4847   4855   4858   4876   4865   4873   4863   4870
Instruction empty inst q:  98.46  98.54  98.42  98.46  98.34  98.44  98.32  98.36  98.26  98.34  98.20  98.26  98.14  98.22  98.10  98.18  98.06  98.10  98.00  98.08  97.94  98.00  97.88  97.98  97.30  97.36  97.78  97.88  97.76  97.80  97.70  97.76  97.66  97.72  97.58  97.64  97.58  97.60  97.40  97.54  97.34  97.52  97.30  97.44  97.28  97.40  97.20  97.34  97.14  97.32  97.08  97.26  97.02  97.18  96.98  97.14  96.94  97.10  97.16  97.52  97.30  97.46  97.26  97.40
========== Execution Unit Stats Begin ==========
AVG issue rate 0.10 per cycle
AVG issue rate 0.10 per cycle
FMA_UNIT active 492 cycles, idle 4508 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 244 cycles idle 4756 cycles
AVG load request latency 41.18 cycles
AVG store request latency 2620.64 cycles
AVG memory request latency 876.98 cycles
ADDER_TREE active 435 cycles, idle 4565 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4066.26 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 2 Stats End ===============
SIMD 2 FILTER [0] base 1007f627572a900, size 3145728 count 123/12288
===SIMD 3 stat===
Total cycle count 5000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4878
token_buffer_full count 97.56 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4878
renaming_pop_fail rate 97.56 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1149 
execution_push_fail count 22.98 %
execution_push_fail count 22.98 
load write back AVG ratency 41.87 
active_inst_q   3447   1340     23      4      3      3      4      3      3      3      4      3      3      4      3      3      3      4      3      3      4      3      3      3      4      3      3      4      3      3      3      4      3      3      3      4      3      3      4      3      3      3      4      3      3      4      3      3      3      4      4      3      4      3      4      4      5      3      3      2      0      0      0      0      0
Instruction queue issued:      5      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      7      4      4      4      4      4      4
Instruction queue issued:   0.10   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.14   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      1      0      0      0      0      0      0      0      0      0      1      2      4      5      6      7      9     10     11     13     14     15     16     18     20     20     23     24     25     25     30     31     31     34     35     36     38     39     40     40     43     44     45     47     48     49     49     52     53     54     56     57     58     58     61     62     63
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.02   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.02   0.04   0.08   0.10   0.12   0.14   0.18   0.20   0.22   0.26   0.28   0.30   0.32   0.36   0.40   0.40   0.46   0.48   0.50   0.50   0.60   0.62   0.62   0.68   0.70   0.72   0.76   0.78   0.80   0.80   0.86   0.88   0.90   0.94   0.96   0.98   0.98   1.04   1.06   1.08   1.12   1.14   1.16   1.16   1.22   1.24   1.26
Instruction compute stall:      4      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      5      4      4      4      4      4      4
Instruction compute stall:   0.08   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.10   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:     68     56     63     61     66     62     68     66     72     67     72     69     76     72     79     76     81     76     80     76     81     77     83     76    109    104     80     77     82     78     81     76     82     76     79     76     81     74     83     75     82     73     84     73     83     74     84     72     82     74     83     74     82     75     83     74     84     74     67     58     69     58     67     59
Instruction ld/st stall:   1.36   1.12   1.26   1.22   1.32   1.24   1.36   1.32   1.44   1.34   1.44   1.38   1.52   1.44   1.58   1.52   1.62   1.52   1.60   1.52   1.62   1.54   1.66   1.52   2.18   2.08   1.60   1.54   1.64   1.56   1.62   1.52   1.64   1.52   1.58   1.52   1.62   1.48   1.66   1.50   1.64   1.46   1.68   1.46   1.66   1.48   1.68   1.44   1.64   1.48   1.66   1.48   1.64   1.50   1.66   1.48   1.68   1.48   1.34   1.16   1.38   1.16   1.34   1.18
Instruction empty inst q:   4923   4928   4921   4923   4918   4922   4916   4917   4912   4917   4912   4915   4908   4912   4905   4908   4903   4907   4902   4904   4898   4901   4894   4899   4865   4869   4891   4893   4887   4890   4885   4888   4882   4885   4881   4883   4878   4880   4870   4878   4868   4876   4864   4873   4862   4870   4860   4869   4858   4865   4854   4862   4853   4860   4849   4857   4846   4858   4868   4876   4865   4873   4863   4870
Instruction empty inst q:  98.46  98.56  98.42  98.46  98.36  98.44  98.32  98.34  98.24  98.34  98.24  98.30  98.16  98.24  98.10  98.16  98.06  98.14  98.04  98.08  97.96  98.02  97.88  97.98  97.30  97.38  97.82  97.86  97.74  97.80  97.70  97.76  97.64  97.70  97.62  97.66  97.56  97.60  97.40  97.56  97.36  97.52  97.28  97.46  97.24  97.40  97.20  97.38  97.16  97.30  97.08  97.24  97.06  97.20  96.98  97.14  96.92  97.16  97.36  97.52  97.30  97.46  97.26  97.40
========== Execution Unit Stats Begin ==========
AVG issue rate 0.10 per cycle
AVG issue rate 0.10 per cycle
FMA_UNIT active 489 cycles, idle 4511 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 242 cycles idle 4758 cycles
AVG load request latency 41.06 cycles
AVG store request latency 2605.86 cycles
AVG memory request latency 862.37 cycles
ADDER_TREE active 432 cycles, idle 4568 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4066.28 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 3 Stats End ===============
SIMD 3 FILTER [0] base 1007f627572a900, size 3145728 count 122/12288
===SIMD 4 stat===
Total cycle count 5000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4878
token_buffer_full count 97.56 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4879
renaming_pop_fail rate 97.58 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1141 
execution_push_fail count 22.82 %
execution_push_fail count 22.82 
load write back AVG ratency 42.14 
active_inst_q   3458   1329     23      4      3      3      4      3      3      3      4      3      3      4      3      3      3      4      3      3      4      3      3      3      4      3      3      4      3      3      3      4      3      3      3      4      3      3      4      3      3      3      4      3      3      4      3      3      3      4      4      3      4      3      4      4      5      3      3      2      0      0      0      0      0
Instruction queue issued:      5      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      4      4      4      4      4      4      4
Instruction queue issued:   0.10   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      1      0      0      0      0      0      0      0      0      0      1      2      4      5      6      7      9     10     11     13     14     15     16     18     20     20     23     24     25     25     30     31     31     34     35     36     38     39     40     40     43     44     45     47     48     49     49     52     53     54     56     57     58     58     61     62     63
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.02   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.02   0.04   0.08   0.10   0.12   0.14   0.18   0.20   0.22   0.26   0.28   0.30   0.32   0.36   0.40   0.40   0.46   0.48   0.50   0.50   0.60   0.62   0.62   0.68   0.70   0.72   0.76   0.78   0.80   0.80   0.86   0.88   0.90   0.94   0.96   0.98   0.98   1.04   1.06   1.08   1.12   1.14   1.16   1.16   1.22   1.24   1.26
Instruction compute stall:      4      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      4      4      4      4      4      4      4
Instruction compute stall:   0.08   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:     68     58     64     61     67     63     68     65     72     67     73     71     77     73     78     74     81     77     81     77     82     77     81     77    109    105     82     77     81     78     82     75     82     75     81     77     81     72     83     76     83     73     82     74     83     74     84     73     83     75     83     73     83     75     81     72     82     58     67     58     69     58     67     59
Instruction ld/st stall:   1.36   1.16   1.28   1.22   1.34   1.26   1.36   1.30   1.44   1.34   1.46   1.42   1.54   1.46   1.56   1.48   1.62   1.54   1.62   1.54   1.64   1.54   1.62   1.54   2.18   2.10   1.64   1.54   1.62   1.56   1.64   1.50   1.64   1.50   1.62   1.54   1.62   1.44   1.66   1.52   1.66   1.46   1.64   1.48   1.66   1.48   1.68   1.46   1.66   1.50   1.66   1.46   1.66   1.50   1.62   1.44   1.64   1.16   1.34   1.16   1.38   1.16   1.34   1.18
Instruction empty inst q:   4923   4926   4920   4923   4917   4921   4916   4918   4912   4917   4911   4913   4907   4911   4906   4910   4903   4906   4901   4903   4897   4901   4896   4898   4865   4868   4889   4893   4888   4890   4884   4889   4882   4886   4879   4882   4878   4882   4870   4877   4867   4876   4866   4872   4862   4870   4860   4868   4857   4864   4854   4863   4852   4860   4851   4859   4848   4878   4868   4876   4865   4873   4863   4870
Instruction empty inst q:  98.46  98.52  98.40  98.46  98.34  98.42  98.32  98.36  98.24  98.34  98.22  98.26  98.14  98.22  98.12  98.20  98.06  98.12  98.02  98.06  97.94  98.02  97.92  97.96  97.30  97.36  97.78  97.86  97.76  97.80  97.68  97.78  97.64  97.72  97.58  97.64  97.56  97.64  97.40  97.54  97.34  97.52  97.32  97.44  97.24  97.40  97.20  97.36  97.14  97.28  97.08  97.26  97.04  97.20  97.02  97.18  96.96  97.56  97.36  97.52  97.30  97.46  97.26  97.40
========== Execution Unit Stats Begin ==========
AVG issue rate 0.10 per cycle
AVG issue rate 0.10 per cycle
FMA_UNIT active 488 cycles, idle 4512 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 241 cycles idle 4759 cycles
AVG load request latency 41.33 cycles
AVG store request latency 2614.68 cycles
AVG memory request latency 870.03 cycles
ADDER_TREE active 432 cycles, idle 4568 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4066.28 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 4 Stats End ===============
SIMD 4 FILTER [0] base 1007f627572a900, size 3145728 count 122/12288
===SIMD 5 stat===
Total cycle count 5000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4879
token_buffer_full count 97.58 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4879
renaming_pop_fail rate 97.58 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1143 
execution_push_fail count 22.86 %
execution_push_fail count 22.86 
load write back AVG ratency 42.16 
active_inst_q   3456   1331     23      4      3      3      4      3      3      3      4      3      3      4      3      3      3      4      3      3      4      3      3      3      4      3      3      4      3      3      3      4      3      3      3      4      3      3      4      3      3      3      4      3      3      4      3      3      3      4      4      3      4      3      4      4      5      3      3      2      0      0      0      0      0
Instruction queue issued:      5      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      4      4      4      4      4      4      4
Instruction queue issued:   0.10   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      1      0      0      0      0      0      0      0      0      0      1      2      4      5      6      7      9     10     11     13     14     15     16     18     20     20     23     24     25     25     30     31     31     34     35     36     38     39     40     40     43     44     45     47     48     49     49     52     53     54     56     57     58     58     61     62     63
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.02   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.02   0.04   0.08   0.10   0.12   0.14   0.18   0.20   0.22   0.26   0.28   0.30   0.32   0.36   0.40   0.40   0.46   0.48   0.50   0.50   0.60   0.62   0.62   0.68   0.70   0.72   0.76   0.78   0.80   0.80   0.86   0.88   0.90   0.94   0.96   0.98   0.98   1.04   1.06   1.08   1.12   1.14   1.16   1.16   1.22   1.24   1.26
Instruction compute stall:      4      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      4      4      4      4      4      4      4
Instruction compute stall:   0.08   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:     68     58     64     60     66     63     69     64     70     68     73     70     76     73     78     76     82     78     82     77     81     77     82     76    109    104     80     76     81     78     81     76     82     76     81     76     81     74     84     76     82     73     84     74     81     74     84     74     83     74     83     74     83     76     82     73     83     58     67     58     69     58     67     59
Instruction ld/st stall:   1.36   1.16   1.28   1.20   1.32   1.26   1.38   1.28   1.40   1.36   1.46   1.40   1.52   1.46   1.56   1.52   1.64   1.56   1.64   1.54   1.62   1.54   1.64   1.52   2.18   2.08   1.60   1.52   1.62   1.56   1.62   1.52   1.64   1.52   1.62   1.52   1.62   1.48   1.68   1.52   1.64   1.46   1.68   1.48   1.62   1.48   1.68   1.48   1.66   1.48   1.66   1.48   1.66   1.52   1.64   1.46   1.66   1.16   1.34   1.16   1.38   1.16   1.34   1.18
Instruction empty inst q:   4923   4926   4920   4924   4918   4921   4915   4919   4914   4916   4911   4914   4908   4911   4906   4908   4902   4905   4900   4903   4898   4901   4895   4899   4865   4869   4891   4894   4888   4890   4885   4888   4882   4885   4879   4883   4878   4880   4869   4877   4868   4876   4864   4872   4864   4870   4860   4867   4857   4865   4854   4862   4852   4859   4850   4858   4847   4878   4868   4876   4865   4873   4863   4870
Instruction empty inst q:  98.46  98.52  98.40  98.48  98.36  98.42  98.30  98.38  98.28  98.32  98.22  98.28  98.16  98.22  98.12  98.16  98.04  98.10  98.00  98.06  97.96  98.02  97.90  97.98  97.30  97.38  97.82  97.88  97.76  97.80  97.70  97.76  97.64  97.70  97.58  97.66  97.56  97.60  97.38  97.54  97.36  97.52  97.28  97.44  97.28  97.40  97.20  97.34  97.14  97.30  97.08  97.24  97.04  97.18  97.00  97.16  96.94  97.56  97.36  97.52  97.30  97.46  97.26  97.40
========== Execution Unit Stats Begin ==========
AVG issue rate 0.10 per cycle
AVG issue rate 0.10 per cycle
FMA_UNIT active 486 cycles, idle 4514 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 241 cycles idle 4759 cycles
AVG load request latency 41.35 cycles
AVG store request latency 2598.91 cycles
AVG memory request latency 855.12 cycles
ADDER_TREE active 430 cycles, idle 4570 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4066.31 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 5 Stats End ===============
SIMD 5 FILTER [0] base 1007f627572a900, size 3145728 count 121/12288
===SIMD 6 stat===
Total cycle count 5000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4879
token_buffer_full count 97.58 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4879
renaming_pop_fail rate 97.58 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1137 
execution_push_fail count 22.74 %
execution_push_fail count 22.74 
load write back AVG ratency 42.12 
active_inst_q   3462   1323     25      4      3      3      4      3      3      3      4      3      3      4      3      3      3      4      3      3      4      3      3      3      4      3      3      4      3      3      3      4      3      3      3      4      3      3      4      3      3      3      4      3      3      4      3      3      3      4      4      3      4      3      4      4      5      3      3      2      0      0      0      0      0
Instruction queue issued:      5      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      4      4      4      4      4      4      4
Instruction queue issued:   0.10   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      1      0      0      0      0      0      0      0      0      0      1      2      4      5      6      7      9     10     11     13     14     15     16     18     20     20     23     24     25     25     30     31     31     34     35     36     38     39     40     40     43     44     45     47     48     49     49     52     53     54     56     57     58     58     61     62     63
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.02   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.02   0.04   0.08   0.10   0.12   0.14   0.18   0.20   0.22   0.26   0.28   0.30   0.32   0.36   0.40   0.40   0.46   0.48   0.50   0.50   0.60   0.62   0.62   0.68   0.70   0.72   0.76   0.78   0.80   0.80   0.86   0.88   0.90   0.94   0.96   0.98   0.98   1.04   1.06   1.08   1.12   1.14   1.16   1.16   1.22   1.24   1.26
Instruction compute stall:      4      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      4      4      4      4      4      4      4
Instruction compute stall:   0.08   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:     68     57     64     61     67     61     67     65     71     67     74     71     75     71     79     75     81     78     82     76     82     78     82     75    110    105     82     77     82     77     81     76     82     75     80     77     80     74     83     75     83     74     82     73     82     74     84     73     83     75     83     72     84     76     82     73     83     58     67     58     69     58     67     59
Instruction ld/st stall:   1.36   1.14   1.28   1.22   1.34   1.22   1.34   1.30   1.42   1.34   1.48   1.42   1.50   1.42   1.58   1.50   1.62   1.56   1.64   1.52   1.64   1.56   1.64   1.50   2.20   2.10   1.64   1.54   1.64   1.54   1.62   1.52   1.64   1.50   1.60   1.54   1.60   1.48   1.66   1.50   1.66   1.48   1.64   1.46   1.64   1.48   1.68   1.46   1.66   1.50   1.66   1.44   1.68   1.52   1.64   1.46   1.66   1.16   1.34   1.16   1.38   1.16   1.34   1.18
Instruction empty inst q:   4923   4927   4920   4923   4917   4923   4917   4918   4913   4917   4910   4913   4909   4913   4905   4909   4903   4905   4900   4904   4897   4900   4895   4900   4864   4868   4889   4893   4887   4891   4885   4888   4882   4886   4880   4882   4879   4880   4870   4878   4867   4875   4866   4873   4863   4870   4860   4868   4857   4864   4854   4864   4851   4859   4850   4858   4847   4878   4868   4876   4865   4873   4863   4870
Instruction empty inst q:  98.46  98.54  98.40  98.46  98.34  98.46  98.34  98.36  98.26  98.34  98.20  98.26  98.18  98.26  98.10  98.18  98.06  98.10  98.00  98.08  97.94  98.00  97.90  98.00  97.28  97.36  97.78  97.86  97.74  97.82  97.70  97.76  97.64  97.72  97.60  97.64  97.58  97.60  97.40  97.56  97.34  97.50  97.32  97.46  97.26  97.40  97.20  97.36  97.14  97.28  97.08  97.28  97.02  97.18  97.00  97.16  96.94  97.56  97.36  97.52  97.30  97.46  97.26  97.40
========== Execution Unit Stats Begin ==========
AVG issue rate 0.10 per cycle
AVG issue rate 0.10 per cycle
FMA_UNIT active 486 cycles, idle 4514 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 241 cycles idle 4759 cycles
AVG load request latency 41.33 cycles
AVG store request latency 2607.50 cycles
AVG memory request latency 857.84 cycles
ADDER_TREE active 430 cycles, idle 4570 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4066.31 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 6 Stats End ===============
SIMD 6 FILTER [0] base 1007f627572a900, size 3145728 count 121/12288
===SIMD 7 stat===
Total cycle count 5000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4878
token_buffer_full count 97.56 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4878
renaming_pop_fail rate 97.56 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1152 
execution_push_fail count 23.04 %
execution_push_fail count 23.04 
load write back AVG ratency 41.96 
active_inst_q   3443   1333     34      4      3      3      4      3      3      3      4      3      3      4      3      3      3      4      3      3      4      3      3      3      4      3      3      4      3      3      3      4      3      3      3      4      3      3      4      3      3      3      4      3      3      4      3      3      3      4      4      3      4      3      4      4      5      3      3      2      0      0      0      0      0
Instruction queue issued:      5      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      4      4      4      4      4      4
Instruction queue issued:   0.10   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      1      0      0      0      0      0      0      0      0      0      1      2      4      5      6      7      9     10     11     13     14     15     16     18     20     20     23     24     25     25     30     31     31     34     35     36     38     39     40     40     43     44     45     47     48     49     49     52     53     54     56     57     58     58     61     62     63
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.02   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.02   0.04   0.08   0.10   0.12   0.14   0.18   0.20   0.22   0.26   0.28   0.30   0.32   0.36   0.40   0.40   0.46   0.48   0.50   0.50   0.60   0.62   0.62   0.68   0.70   0.72   0.76   0.78   0.80   0.80   0.86   0.88   0.90   0.94   0.96   0.98   0.98   1.04   1.06   1.08   1.12   1.14   1.16   1.16   1.22   1.24   1.26
Instruction compute stall:      4      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      8      4      4      4      4      4      4
Instruction compute stall:   0.08   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.16   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:     68     56     64     60     65     63     68     66     72     68     74     70     76     72     78     76     82     76     82     77     81     77     83     77    108    105     82     75     82     77     82     77     81     74     80     77     82     73     84     76     81     74     83     74     83     74     84     73     82     75     82     72     83     76     83     74     84     74     67     58     69     58     67     59
Instruction ld/st stall:   1.36   1.12   1.28   1.20   1.30   1.26   1.36   1.32   1.44   1.36   1.48   1.40   1.52   1.44   1.56   1.52   1.64   1.52   1.64   1.54   1.62   1.54   1.66   1.54   2.16   2.10   1.64   1.50   1.64   1.54   1.64   1.54   1.62   1.48   1.60   1.54   1.64   1.46   1.68   1.52   1.62   1.48   1.66   1.48   1.66   1.48   1.68   1.46   1.64   1.50   1.64   1.44   1.66   1.52   1.66   1.48   1.68   1.48   1.34   1.16   1.38   1.16   1.34   1.18
Instruction empty inst q:   4923   4928   4920   4924   4919   4921   4916   4917   4912   4916   4910   4914   4908   4912   4906   4908   4902   4907   4900   4903   4898   4901   4894   4898   4866   4868   4889   4895   4887   4891   4884   4887   4883   4887   4880   4882   4877   4881   4869   4877   4869   4875   4865   4872   4862   4870   4860   4868   4858   4864   4855   4864   4852   4859   4849   4857   4846   4854   4868   4876   4865   4873   4863   4870
Instruction empty inst q:  98.46  98.56  98.40  98.48  98.38  98.42  98.32  98.34  98.24  98.32  98.20  98.28  98.16  98.24  98.12  98.16  98.04  98.14  98.00  98.06  97.96  98.02  97.88  97.96  97.32  97.36  97.78  97.90  97.74  97.82  97.68  97.74  97.66  97.74  97.60  97.64  97.54  97.62  97.38  97.54  97.38  97.50  97.30  97.44  97.24  97.40  97.20  97.36  97.16  97.28  97.10  97.28  97.04  97.18  96.98  97.14  96.92  97.08  97.36  97.52  97.30  97.46  97.26  97.40
========== Execution Unit Stats Begin ==========
AVG issue rate 0.10 per cycle
AVG issue rate 0.10 per cycle
FMA_UNIT active 496 cycles, idle 4504 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 243 cycles idle 4757 cycles
AVG load request latency 40.82 cycles
AVG store request latency 2591.07 cycles
AVG memory request latency 857.47 cycles
ADDER_TREE active 438 cycles, idle 4562 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4066.28 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 7 Stats End ===============
SIMD 7 FILTER [0] base 1007f627572a900, size 3145728 count 122/12288
===SIMD 0 stat===
Total cycle count 10000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4938
token_buffer_full count 98.76 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4938
renaming_pop_fail rate 98.76 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1594 
execution_push_fail count 31.88 %
execution_push_fail count 15.94 
load write back AVG ratency 1740.51 
active_inst_q   3162   1287    134     32    131     32    132     35     55      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      0      4      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.00   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      0      4      4      4      4      4      4
Instruction compute stall:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.00   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:     15     15     15     14     16     15     16     15     14     16     14     16     16     16     15     16     15     15     15     15     15     14     14     16     16     15     15     15    555    534    400    377    246    223     91     68     15     15     15     15     15     15     14     16     16     16     16     15     16     15     15     15     15     14     15     16      0      0     16     16     16     15     16     15
Instruction ld/st stall:   0.30   0.30   0.30   0.28   0.32   0.30   0.32   0.30   0.28   0.32   0.28   0.32   0.32   0.32   0.30   0.32   0.30   0.30   0.30   0.30   0.30   0.28   0.28   0.32   0.32   0.30   0.30   0.30  11.10  10.68   8.00   7.54   4.92   4.46   1.82   1.36   0.30   0.30   0.30   0.30   0.30   0.30   0.28   0.32   0.32   0.32   0.32   0.30   0.32   0.30   0.30   0.30   0.30   0.28   0.30   0.32   0.00   0.00   0.32   0.32   0.32   0.30   0.32   0.30
Instruction empty inst q:   4977   4977   4977   4978   4976   4977   4976   4977   4978   4976   4978   4976   4976   4976   4977   4976   4977   4977   4977   4977   4977   4978   4978   4976   4976   4977   4977   4977   4437   4458   4592   4615   4746   4769   4901   4924   4977   4977   4977   4977   4977   4977   4978   4976   4976   4976   4976   4977   4976   4977   4977   4977   4977   4978   4977   4976   5000   5000   4976   4976   4976   4977   4976   4977
Instruction empty inst q:  99.54  99.54  99.54  99.56  99.52  99.54  99.52  99.54  99.56  99.52  99.56  99.52  99.52  99.52  99.54  99.52  99.54  99.54  99.54  99.54  99.54  99.56  99.56  99.52  99.52  99.54  99.54  99.54  88.74  89.16  91.84  92.30  94.92  95.38  98.02  98.48  99.54  99.54  99.54  99.54  99.54  99.54  99.56  99.52  99.52  99.52  99.52  99.54  99.52  99.54  99.54  99.54  99.54  99.56  99.54  99.52 100.00 100.00  99.52  99.52  99.52  99.54  99.52  99.54
========== Execution Unit Stats Begin ==========
AVG issue rate 0.07 per cycle
AVG issue rate 0.07 per cycle
FMA_UNIT active 351 cycles, idle 4649 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 124 cycles idle 4876 cycles
AVG load request latency 43.97 cycles
AVG store request latency 96.58 cycles
AVG memory request latency 70.27 cycles
ADDER_TREE active 296 cycles, idle 4704 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4080.35 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 0 Stats End ===============
SIMD 0 FILTER [0] base 1007f627572a900, size 3145728 count 184/12288
===SIMD 1 stat===
Total cycle count 10000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4938
token_buffer_full count 98.76 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4938
renaming_pop_fail rate 98.76 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1579 
execution_push_fail count 31.58 %
execution_push_fail count 15.79 
load write back AVG ratency 1739.61 
active_inst_q   3177   1292    134     30    133     34    132     33     35      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      0      4      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.00   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      0      4      4      4      4      4      4
Instruction compute stall:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.00   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:     16     15     15     15     16     14     15     14     14     16     16     16     16     15     15     15     15     15     15     14     16     16     16     16     16     15     15     15    537    514    380    359    226    201     69     48     16     16     15     15     15     15     15     15     15     16     14     16     16     16     16     15     15     15     15     14      0      0     15     16     14     16     16     16
Instruction ld/st stall:   0.32   0.30   0.30   0.30   0.32   0.28   0.30   0.28   0.28   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.30   0.28   0.32   0.32   0.32   0.32   0.32   0.30   0.30   0.30  10.74  10.28   7.60   7.18   4.52   4.02   1.38   0.96   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.30   0.30   0.32   0.28   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.28   0.00   0.00   0.30   0.32   0.28   0.32   0.32   0.32
Instruction empty inst q:   4976   4977   4977   4977   4976   4978   4977   4978   4978   4976   4976   4976   4976   4977   4977   4977   4977   4977   4977   4978   4976   4976   4976   4976   4976   4977   4977   4977   4455   4478   4612   4633   4766   4791   4923   4944   4976   4976   4977   4977   4977   4977   4977   4977   4977   4976   4978   4976   4976   4976   4976   4977   4977   4977   4977   4978   5000   5000   4977   4976   4978   4976   4976   4976
Instruction empty inst q:  99.52  99.54  99.54  99.54  99.52  99.56  99.54  99.56  99.56  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.54  99.56  99.52  99.52  99.52  99.52  99.52  99.54  99.54  99.54  89.10  89.56  92.24  92.66  95.32  95.82  98.46  98.88  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.54  99.54  99.52  99.56  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.56 100.00 100.00  99.54  99.52  99.56  99.52  99.52  99.52
========== Execution Unit Stats Begin ==========
AVG issue rate 0.07 per cycle
AVG issue rate 0.07 per cycle
FMA_UNIT active 351 cycles, idle 4649 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 124 cycles idle 4876 cycles
AVG load request latency 41.76 cycles
AVG store request latency 98.37 cycles
AVG memory request latency 70.06 cycles
ADDER_TREE active 296 cycles, idle 4704 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4080.35 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 1 Stats End ===============
SIMD 1 FILTER [0] base 1007f627572a900, size 3145728 count 184/12288
===SIMD 2 stat===
Total cycle count 10000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4938
token_buffer_full count 98.76 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4938
renaming_pop_fail rate 98.76 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1555 
execution_push_fail count 31.10 %
execution_push_fail count 15.55 
load write back AVG ratency 1729.45 
active_inst_q   3198   1279    146     30    135     32    130     35     15      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      3      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.06   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      4      4      4      4      4      4
Instruction compute stall:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:     16     16     16     16     15     15     14     15     15     15     14     15     14     14     16     16     16     15     15     15     15     15     15     15     16     16     15     16     16    517    492    360    339    204    181     51     28     14     16     16     16     16     15     15     15     15     15     15     14     16     16     16     16     16     16     15     15      0      6     15     15     15     14     16
Instruction ld/st stall:   0.32   0.32   0.32   0.32   0.30   0.30   0.28   0.30   0.30   0.30   0.28   0.30   0.28   0.28   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.30   0.30   0.32   0.32   0.30   0.32   0.32  10.34   9.84   7.20   6.78   4.08   3.62   1.02   0.56   0.28   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.30   0.28   0.32   0.32   0.32   0.32   0.32   0.32   0.30   0.30   0.00   0.12   0.30   0.30   0.30   0.28   0.32
Instruction empty inst q:   4976   4976   4976   4976   4977   4977   4978   4977   4977   4977   4978   4977   4978   4978   4976   4976   4976   4977   4977   4977   4977   4977   4977   4977   4976   4976   4977   4976   4976   4475   4500   4632   4653   4788   4811   4941   4964   4978   4976   4976   4976   4976   4977   4977   4977   4977   4977   4977   4978   4976   4976   4976   4976   4976   4976   4977   4977   5000   4987   4977   4977   4977   4978   4976
Instruction empty inst q:  99.52  99.52  99.52  99.52  99.54  99.54  99.56  99.54  99.54  99.54  99.56  99.54  99.56  99.56  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.54  99.54  99.52  99.52  99.54  99.52  99.52  89.50  90.00  92.64  93.06  95.76  96.22  98.82  99.28  99.56  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.54  99.56  99.52  99.52  99.52  99.52  99.52  99.52  99.54  99.54 100.00  99.74  99.54  99.54  99.54  99.56  99.52
========== Execution Unit Stats Begin ==========
AVG issue rate 0.07 per cycle
AVG issue rate 0.07 per cycle
FMA_UNIT active 357 cycles, idle 4643 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 125 cycles idle 4875 cycles
AVG load request latency 292805478394626048.00 cycles
AVG store request latency 93.65 cycles
AVG memory request latency 25.97 cycles
ADDER_TREE active 301 cycles, idle 4699 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4080.33 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 2 Stats End ===============
SIMD 2 FILTER [0] base 1007f627572a900, size 3145728 count 185/12288
===SIMD 3 stat===
Total cycle count 10000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4937
token_buffer_full count 98.74 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4937
renaming_pop_fail rate 98.74 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1552 
execution_push_fail count 31.04 %
execution_push_fail count 15.52 
load write back AVG ratency 1755.71 
active_inst_q   3199   1298    144     32    135     32    135     25      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      1      4      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.02   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      3      4      4      4      4      4      4
Instruction compute stall:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.06   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:     15     14     16     14     15     16     15     15     15     15     16     16     16     16     16     15     15     15     15     15     15     14     14     15     15     16     15     14     16    495    474    342    319    184    163     31     15     15     14     15     16     16     16     16     16     15     15     15     15     15     15     14     16     14     16     16     16      0     16     15     15     15     15     15
Instruction ld/st stall:   0.30   0.28   0.32   0.28   0.30   0.32   0.30   0.30   0.30   0.30   0.32   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.30   0.28   0.28   0.30   0.30   0.32   0.30   0.28   0.32   9.90   9.48   6.84   6.38   3.68   3.26   0.62   0.30   0.30   0.28   0.30   0.32   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.30   0.28   0.32   0.28   0.32   0.32   0.32   0.00   0.32   0.30   0.30   0.30   0.30   0.30
Instruction empty inst q:   4977   4978   4976   4978   4977   4976   4977   4977   4977   4977   4976   4976   4976   4976   4976   4977   4977   4977   4977   4977   4977   4978   4978   4977   4977   4976   4977   4978   4976   4497   4518   4650   4673   4808   4829   4961   4977   4977   4978   4977   4976   4976   4976   4976   4976   4977   4977   4977   4977   4977   4977   4978   4976   4978   4976   4976   4976   4996   4976   4977   4977   4977   4977   4977
Instruction empty inst q:  99.54  99.56  99.52  99.56  99.54  99.52  99.54  99.54  99.54  99.54  99.52  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.54  99.56  99.56  99.54  99.54  99.52  99.54  99.56  99.52  89.94  90.36  93.00  93.46  96.16  96.58  99.22  99.54  99.54  99.56  99.54  99.52  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.54  99.56  99.52  99.56  99.52  99.52  99.52  99.92  99.52  99.54  99.54  99.54  99.54  99.54
========== Execution Unit Stats Begin ==========
AVG issue rate 0.07 per cycle
AVG issue rate 0.07 per cycle
FMA_UNIT active 361 cycles, idle 4639 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 127 cycles idle 4873 cycles
AVG load request latency 36.73 cycles
AVG store request latency 91.40 cycles
AVG memory request latency 64.06 cycles
ADDER_TREE active 304 cycles, idle 4696 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4080.33 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 3 Stats End ===============
SIMD 3 FILTER [0] base 1007f627572a900, size 3145728 count 185/12288
===SIMD 4 stat===
Total cycle count 10000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4937
token_buffer_full count 98.74 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4936
renaming_pop_fail rate 98.72 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1549 
execution_push_fail count 30.98 %
execution_push_fail count 15.49 
load write back AVG ratency 1764.52 
active_inst_q   3200   1315    148     35    132     30    135      5      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      1      4      4      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.02   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      4      4      4      4      4      4      4
Instruction compute stall:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:     15     15     15     16     16     15     16     16     16     15     15     15     15     15     15     16     16     16     16     16     15     15     15     14     16     14     16     15     14    475    454    322    297    164    143     16     15     15     15     15     14     14     14     14     16     16     16     16     15     16     15     15     15     15     16     14      9     14     16     16     16     16     15     16
Instruction ld/st stall:   0.30   0.30   0.30   0.32   0.32   0.30   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.30   0.32   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.28   0.32   0.28   0.32   0.30   0.28   9.50   9.08   6.44   5.94   3.28   2.86   0.32   0.30   0.30   0.30   0.30   0.28   0.28   0.28   0.28   0.32   0.32   0.32   0.32   0.30   0.32   0.30   0.30   0.30   0.30   0.32   0.28   0.18   0.28   0.32   0.32   0.32   0.32   0.30   0.32
Instruction empty inst q:   4977   4977   4977   4976   4976   4977   4976   4976   4976   4977   4977   4977   4977   4977   4977   4976   4976   4976   4976   4976   4977   4977   4977   4978   4976   4978   4976   4977   4978   4517   4538   4670   4695   4828   4849   4976   4977   4977   4977   4977   4978   4978   4978   4978   4976   4976   4976   4976   4977   4976   4977   4977   4977   4977   4976   4978   4990   4978   4976   4976   4976   4976   4977   4976
Instruction empty inst q:  99.54  99.54  99.54  99.52  99.52  99.54  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.54  99.52  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.56  99.52  99.56  99.52  99.54  99.56  90.34  90.76  93.40  93.90  96.56  96.98  99.52  99.54  99.54  99.54  99.54  99.56  99.56  99.56  99.56  99.52  99.52  99.52  99.52  99.54  99.52  99.54  99.54  99.54  99.54  99.52  99.56  99.80  99.56  99.52  99.52  99.52  99.52  99.54  99.52
========== Execution Unit Stats Begin ==========
AVG issue rate 0.07 per cycle
AVG issue rate 0.07 per cycle
FMA_UNIT active 361 cycles, idle 4639 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 127 cycles idle 4873 cycles
AVG load request latency 35.32 cycles
AVG store request latency 94.38 cycles
AVG memory request latency 64.85 cycles
ADDER_TREE active 304 cycles, idle 4696 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4080.33 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 4 Stats End ===============
SIMD 4 FILTER [0] base 1007f627572a900, size 3145728 count 185/12288
===SIMD 5 stat===
Total cycle count 10000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4937
token_buffer_full count 98.74 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4937
renaming_pop_fail rate 98.74 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1540 
execution_push_fail count 30.80 %
execution_push_fail count 15.40 
load write back AVG ratency 1763.88 
active_inst_q   3211   1329    148     32    130     35    115      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      3      0      4      4      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.06   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      2      0      4      4      4      4      4      4      4
Instruction compute stall:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.04   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:     15     15     15     15     16     14     15     15     15     15     15     14     14     16     16     16     16     16     16     16     15     15     15     15     16     15     16     15     15    455    434    300    277    146    123     16     16     16     15     16     15     15     15     15     14     14     16     16     16     16     15     15     15     15     15     15      0     15     14     14     16     16     16     16
Instruction ld/st stall:   0.30   0.30   0.30   0.30   0.32   0.28   0.30   0.30   0.30   0.30   0.30   0.28   0.28   0.32   0.32   0.32   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.32   0.30   0.32   0.30   0.30   9.10   8.68   6.00   5.54   2.92   2.46   0.32   0.32   0.32   0.30   0.32   0.30   0.30   0.30   0.30   0.28   0.28   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.30   0.00   0.30   0.28   0.28   0.32   0.32   0.32   0.32
Instruction empty inst q:   4977   4977   4977   4977   4976   4978   4977   4977   4977   4977   4977   4978   4978   4976   4976   4976   4976   4976   4976   4976   4977   4977   4977   4977   4976   4977   4976   4977   4977   4537   4558   4692   4715   4846   4869   4976   4976   4976   4977   4976   4977   4977   4977   4977   4978   4978   4976   4976   4976   4976   4977   4977   4977   4977   4977   4980   5000   4977   4978   4978   4976   4976   4976   4976
Instruction empty inst q:  99.54  99.54  99.54  99.54  99.52  99.56  99.54  99.54  99.54  99.54  99.54  99.56  99.56  99.52  99.52  99.52  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.52  99.54  99.52  99.54  99.54  90.74  91.16  93.84  94.30  96.92  97.38  99.52  99.52  99.52  99.54  99.52  99.54  99.54  99.54  99.54  99.56  99.56  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.60 100.00  99.54  99.56  99.56  99.52  99.52  99.52  99.52
========== Execution Unit Stats Begin ==========
AVG issue rate 0.07 per cycle
AVG issue rate 0.07 per cycle
FMA_UNIT active 362 cycles, idle 4638 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 125 cycles idle 4875 cycles
AVG load request latency 33.71 cycles
AVG store request latency 91.57 cycles
AVG memory request latency 62.64 cycles
ADDER_TREE active 304 cycles, idle 4696 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4080.35 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 5 Stats End ===============
SIMD 5 FILTER [0] base 1007f627572a900, size 3145728 count 184/12288
===SIMD 6 stat===
Total cycle count 10000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4937
token_buffer_full count 98.74 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4938
renaming_pop_fail rate 98.76 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1615 
execution_push_fail count 32.30 %
execution_push_fail count 16.15 
load write back AVG ratency 1748.45 
active_inst_q   3140   1389     44    135     30    132     37     93      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      0      4      4      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      0      4      4      4      4      4      4      4
Instruction compute stall:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:     16     16     16     16     15     16     16     16     16     16     16     15     15     15     15     15     14     14     14     16     16     16     16     16     16     14     16     16    565    444    412    287    256    133     99     15     16     14     16     16     15     15     15     15     15     15     14     15     14     16     16     16     16     16     15      0      0     15     15     15     14     15     14     16
Instruction ld/st stall:   0.32   0.32   0.32   0.32   0.30   0.32   0.32   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.28   0.28   0.28   0.32   0.32   0.32   0.32   0.32   0.32   0.28   0.32   0.32  11.30   8.88   8.24   5.74   5.12   2.66   1.98   0.30   0.32   0.28   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.30   0.28   0.30   0.28   0.32   0.32   0.32   0.32   0.32   0.30   0.00   0.00   0.30   0.30   0.30   0.28   0.30   0.28   0.32
Instruction empty inst q:   4976   4976   4976   4976   4977   4976   4976   4976   4976   4976   4976   4977   4977   4977   4977   4977   4978   4978   4978   4976   4976   4976   4976   4976   4976   4978   4976   4976   4427   4548   4580   4705   4736   4859   4893   4977   4976   4978   4976   4976   4977   4977   4977   4977   4977   4977   4978   4977   4978   4976   4976   4976   4976   4976   4977   5000   5000   4977   4977   4977   4978   4977   4978   4976
Instruction empty inst q:  99.52  99.52  99.52  99.52  99.54  99.52  99.52  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.56  99.56  99.56  99.52  99.52  99.52  99.52  99.52  99.52  99.56  99.52  99.52  88.54  90.96  91.60  94.10  94.72  97.18  97.86  99.54  99.52  99.56  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.54  99.56  99.54  99.56  99.52  99.52  99.52  99.52  99.52  99.54 100.00 100.00  99.54  99.54  99.54  99.56  99.54  99.56  99.52
========== Execution Unit Stats Begin ==========
AVG issue rate 0.07 per cycle
AVG issue rate 0.07 per cycle
FMA_UNIT active 352 cycles, idle 4648 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 124 cycles idle 4876 cycles
AVG load request latency 34.74 cycles
AVG store request latency 95.71 cycles
AVG memory request latency 65.47 cycles
ADDER_TREE active 296 cycles, idle 4704 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4080.35 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 6 Stats End ===============
SIMD 6 FILTER [0] base 1007f627572a900, size 3145728 count 184/12288
===SIMD 7 stat===
Total cycle count 10000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4938
token_buffer_full count 98.76 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4938
renaming_pop_fail rate 98.76 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1605 
execution_push_fail count 32.10 %
execution_push_fail count 16.05 
load write back AVG ratency 1738.24 
active_inst_q   3150   1411     32    135     30    132     37     73      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      0      4      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.00   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      0      4      4      4      4      4      4
Instruction compute stall:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.00   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:     15     14     14     16     15     16     15     16     16     16     15     15     15     15     15     14     15     14     16     16     16     16     15     15     15     15     15     16     14    547    424    392    267    236    113     79     15     14     15     16     16     16     16     16     16     16     15     15     15     15     15     14     14     16     16     16      0      0     16     16     15     15     15     15
Instruction ld/st stall:   0.30   0.28   0.28   0.32   0.30   0.32   0.30   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.28   0.30   0.28   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.32   0.28  10.94   8.48   7.84   5.34   4.72   2.26   1.58   0.30   0.28   0.30   0.32   0.32   0.32   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.28   0.28   0.32   0.32   0.32   0.00   0.00   0.32   0.32   0.30   0.30   0.30   0.30
Instruction empty inst q:   4977   4978   4978   4976   4977   4976   4977   4976   4976   4976   4977   4977   4977   4977   4977   4978   4977   4978   4976   4976   4976   4976   4977   4977   4977   4977   4977   4976   4978   4445   4568   4600   4725   4756   4879   4913   4977   4978   4977   4976   4976   4976   4976   4976   4976   4976   4977   4977   4977   4977   4977   4978   4978   4976   4976   4976   5000   5000   4976   4976   4977   4977   4977   4977
Instruction empty inst q:  99.54  99.56  99.56  99.52  99.54  99.52  99.54  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.56  99.54  99.56  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.52  99.56  88.90  91.36  92.00  94.50  95.12  97.58  98.26  99.54  99.56  99.54  99.52  99.52  99.52  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.56  99.56  99.52  99.52  99.52 100.00 100.00  99.52  99.52  99.54  99.54  99.54  99.54
========== Execution Unit Stats Begin ==========
AVG issue rate 0.07 per cycle
AVG issue rate 0.07 per cycle
FMA_UNIT active 352 cycles, idle 4648 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 124 cycles idle 4876 cycles
AVG load request latency 33.40 cycles
AVG store request latency 91.23 cycles
AVG memory request latency 62.31 cycles
ADDER_TREE active 296 cycles, idle 4704 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4080.35 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 7 Stats End ===============
SIMD 7 FILTER [0] base 1007f627572a900, size 3145728 count 184/12288
===SIMD 0 stat===
Total cycle count 15000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4937
token_buffer_full count 98.74 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4937
renaming_pop_fail rate 98.74 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1225 
execution_push_fail count 24.50 %
execution_push_fail count 8.17 
load write back AVG ratency 3835.27 
active_inst_q   3526   1448     26      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      1      0      4      4      4      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.02   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      0      4      4      4      4      4      4      4      4
Instruction compute stall:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:     15     14     14     14     16     15     16     14     14     16     16     16     16     15     15     15     15     15     15     14     16     15     15     15     44     44     16     16     14     15     16     15     15     16     15     16     15     16     15     14     16     16     16     15     15     16     16     16     15     15     16     14     14     15      0      0     16     16     16     16     16     15     15     15
Instruction ld/st stall:   0.30   0.28   0.28   0.28   0.32   0.30   0.32   0.28   0.28   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.30   0.28   0.32   0.30   0.30   0.30   0.88   0.88   0.32   0.32   0.28   0.30   0.32   0.30   0.30   0.32   0.30   0.32   0.30   0.32   0.30   0.28   0.32   0.32   0.32   0.30   0.30   0.32   0.32   0.32   0.30   0.30   0.32   0.28   0.28   0.30   0.00   0.00   0.32   0.32   0.32   0.32   0.32   0.30   0.30   0.30
Instruction empty inst q:   4977   4978   4978   4978   4976   4977   4976   4978   4978   4976   4976   4976   4976   4977   4977   4977   4977   4977   4977   4978   4976   4977   4977   4977   4948   4948   4976   4976   4978   4977   4976   4977   4977   4976   4977   4976   4977   4976   4977   4978   4976   4976   4976   4977   4977   4976   4976   4976   4977   4977   4976   4978   4978   4977   4999   5000   4976   4976   4976   4976   4976   4977   4977   4977
Instruction empty inst q:  99.54  99.56  99.56  99.56  99.52  99.54  99.52  99.56  99.56  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.54  99.56  99.52  99.54  99.54  99.54  98.96  98.96  99.52  99.52  99.56  99.54  99.52  99.54  99.54  99.52  99.54  99.52  99.54  99.52  99.54  99.56  99.52  99.52  99.52  99.54  99.54  99.52  99.52  99.52  99.54  99.54  99.52  99.56  99.56  99.54  99.98 100.00  99.52  99.52  99.52  99.52  99.52  99.54  99.54  99.54
========== Execution Unit Stats Begin ==========
AVG issue rate 0.07 per cycle
AVG issue rate 0.07 per cycle
FMA_UNIT active 372 cycles, idle 4628 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 125 cycles idle 4875 cycles
AVG load request latency 16.32 cycles
AVG store request latency 292805478394626048.00 cycles
AVG memory request latency 147573959599063040.00 cycles
ADDER_TREE active 310 cycles, idle 4690 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4085.03 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 0 Stats End ===============
SIMD 0 FILTER [0] base 1007f627572a900, size 3145728 count 247/12288
===SIMD 1 stat===
Total cycle count 15000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4938
token_buffer_full count 98.76 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4938
renaming_pop_fail rate 98.76 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1243 
execution_push_fail count 24.86 %
execution_push_fail count 8.29 
load write back AVG ratency 3834.60 
active_inst_q   3509   1481     10      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      0      4      4      4      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      0      4      4      4      4      4      4      4      4
Instruction compute stall:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:     16     15     15     15     15     14     15     16     16     16     16     15     15     15     15     15     14     14     14     14     16     16     16     14     43     43     16     15     15     16     16     16     15     15     16     15     16     15     15     16     16     14     16     15     16     16     15     16     16     15     14     15     16     16      0      0     15     14     16     16     16     16     16     15
Instruction ld/st stall:   0.32   0.30   0.30   0.30   0.30   0.28   0.30   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.28   0.28   0.28   0.28   0.32   0.32   0.32   0.28   0.86   0.86   0.32   0.30   0.30   0.32   0.32   0.32   0.30   0.30   0.32   0.30   0.32   0.30   0.30   0.32   0.32   0.28   0.32   0.30   0.32   0.32   0.30   0.32   0.32   0.30   0.28   0.30   0.32   0.32   0.00   0.00   0.30   0.28   0.32   0.32   0.32   0.32   0.32   0.30
Instruction empty inst q:   4976   4977   4977   4977   4977   4978   4977   4976   4976   4976   4976   4977   4977   4977   4977   4977   4978   4978   4978   4978   4976   4976   4976   4978   4949   4949   4976   4977   4977   4976   4976   4976   4977   4977   4976   4977   4976   4977   4977   4976   4976   4978   4976   4977   4976   4976   4977   4976   4976   4977   4978   4977   4976   4976   5000   5000   4977   4978   4976   4976   4976   4976   4976   4977
Instruction empty inst q:  99.52  99.54  99.54  99.54  99.54  99.56  99.54  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.56  99.56  99.56  99.56  99.52  99.52  99.52  99.56  98.98  98.98  99.52  99.54  99.54  99.52  99.52  99.52  99.54  99.54  99.52  99.54  99.52  99.54  99.54  99.52  99.52  99.56  99.52  99.54  99.52  99.52  99.54  99.52  99.52  99.54  99.56  99.54  99.52  99.52 100.00 100.00  99.54  99.56  99.52  99.52  99.52  99.52  99.52  99.54
========== Execution Unit Stats Begin ==========
AVG issue rate 0.07 per cycle
AVG issue rate 0.07 per cycle
FMA_UNIT active 372 cycles, idle 4628 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 124 cycles idle 4876 cycles
AVG load request latency 16.40 cycles
AVG store request latency 297528121354092544.00 cycles
AVG memory request latency 148764060677046272.00 cycles
ADDER_TREE active 310 cycles, idle 4690 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4085.04 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 1 Stats End ===============
SIMD 1 FILTER [0] base 1007f627572a900, size 3145728 count 246/12288
===SIMD 2 stat===
Total cycle count 15000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4938
token_buffer_full count 98.76 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4938
renaming_pop_fail rate 98.76 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1228 
execution_push_fail count 24.56 %
execution_push_fail count 8.19 
load write back AVG ratency 3818.48 
active_inst_q   3524   1453     23      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      0      4      4      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      0      4      4      4      4      4      4      4
Instruction compute stall:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:     16     16     15     15     15     15     16     15     15     15     16     16     16     16     16     16     15     15     15     15     15     14     16     15     43     43     15     15     15     15     15     15     16     16     16     15     14     15     16     16     14     15     15     16     15     15     16     16     16     15     15     16     15     15     15      0      0     15     15     15     15     15     16     14
Instruction ld/st stall:   0.32   0.32   0.30   0.30   0.30   0.30   0.32   0.30   0.30   0.30   0.32   0.32   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.28   0.32   0.30   0.86   0.86   0.30   0.30   0.30   0.30   0.30   0.30   0.32   0.32   0.32   0.30   0.28   0.30   0.32   0.32   0.28   0.30   0.30   0.32   0.30   0.30   0.32   0.32   0.32   0.30   0.30   0.32   0.30   0.30   0.30   0.00   0.00   0.30   0.30   0.30   0.30   0.30   0.32   0.28
Instruction empty inst q:   4976   4976   4977   4977   4977   4977   4976   4977   4977   4977   4976   4976   4976   4976   4976   4976   4977   4977   4977   4977   4977   4978   4976   4977   4949   4949   4977   4977   4977   4977   4977   4977   4976   4976   4976   4977   4978   4977   4976   4976   4978   4977   4977   4976   4977   4977   4976   4976   4976   4977   4977   4976   4977   4977   4977   5000   5000   4977   4977   4977   4977   4977   4976   4978
Instruction empty inst q:  99.52  99.52  99.54  99.54  99.54  99.54  99.52  99.54  99.54  99.54  99.52  99.52  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.56  99.52  99.54  98.98  98.98  99.54  99.54  99.54  99.54  99.54  99.54  99.52  99.52  99.52  99.54  99.56  99.54  99.52  99.52  99.56  99.54  99.54  99.52  99.54  99.54  99.52  99.52  99.52  99.54  99.54  99.52  99.54  99.54  99.54 100.00 100.00  99.54  99.54  99.54  99.54  99.54  99.52  99.56
========== Execution Unit Stats Begin ==========
AVG issue rate 0.07 per cycle
AVG issue rate 0.07 per cycle
FMA_UNIT active 372 cycles, idle 4628 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 124 cycles idle 4876 cycles
AVG load request latency 16.66 cycles
AVG store request latency 297528121354092544.00 cycles
AVG memory request latency 148764060677046272.00 cycles
ADDER_TREE active 310 cycles, idle 4690 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4085.03 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 2 Stats End ===============
SIMD 2 FILTER [0] base 1007f627572a900, size 3145728 count 247/12288
===SIMD 3 stat===
Total cycle count 15000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4938
token_buffer_full count 98.76 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4938
renaming_pop_fail rate 98.76 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1234 
execution_push_fail count 24.68 %
execution_push_fail count 8.23 
load write back AVG ratency 3838.15 
active_inst_q   3518   1458     24      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      0      4      4      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      0      4      4      4      4      4      4      4
Instruction compute stall:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:     16     16     16     16     15     16     15     14     14     14     16     16     16     16     16     15     15     15     15     15     15     16     16     16     42     43     16     16     16     16     14     16     16     15     16     16     16     14     16     15     16     16     16     15     15     15     16     15     14     16     16     16     15     15     16      0      0     16     15     15     15     15     14     15
Instruction ld/st stall:   0.32   0.32   0.32   0.32   0.30   0.32   0.30   0.28   0.28   0.28   0.32   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.30   0.32   0.32   0.32   0.84   0.86   0.32   0.32   0.32   0.32   0.28   0.32   0.32   0.30   0.32   0.32   0.32   0.28   0.32   0.30   0.32   0.32   0.32   0.30   0.30   0.30   0.32   0.30   0.28   0.32   0.32   0.32   0.30   0.30   0.32   0.00   0.00   0.32   0.30   0.30   0.30   0.30   0.28   0.30
Instruction empty inst q:   4976   4976   4976   4976   4977   4976   4977   4978   4978   4978   4976   4976   4976   4976   4976   4977   4977   4977   4977   4977   4977   4976   4976   4976   4950   4949   4976   4976   4976   4976   4978   4976   4976   4977   4976   4976   4976   4978   4976   4977   4976   4976   4976   4977   4977   4977   4976   4977   4978   4976   4976   4976   4977   4977   4976   5000   5000   4976   4977   4977   4977   4977   4978   4977
Instruction empty inst q:  99.52  99.52  99.52  99.52  99.54  99.52  99.54  99.56  99.56  99.56  99.52  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.54  99.52  99.52  99.52  99.00  98.98  99.52  99.52  99.52  99.52  99.56  99.52  99.52  99.54  99.52  99.52  99.52  99.56  99.52  99.54  99.52  99.52  99.52  99.54  99.54  99.54  99.52  99.54  99.56  99.52  99.52  99.52  99.54  99.54  99.52 100.00 100.00  99.52  99.54  99.54  99.54  99.54  99.56  99.54
========== Execution Unit Stats Begin ==========
AVG issue rate 0.07 per cycle
AVG issue rate 0.07 per cycle
FMA_UNIT active 372 cycles, idle 4628 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 124 cycles idle 4876 cycles
AVG load request latency 16.74 cycles
AVG store request latency 64.60 cycles
AVG memory request latency 40.67 cycles
ADDER_TREE active 310 cycles, idle 4690 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4085.03 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 3 Stats End ===============
SIMD 3 FILTER [0] base 1007f627572a900, size 3145728 count 247/12288
===SIMD 4 stat===
Total cycle count 15000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4938
token_buffer_full count 98.76 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4938
renaming_pop_fail rate 98.76 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1243 
execution_push_fail count 24.86 %
execution_push_fail count 8.29 
load write back AVG ratency 3857.95 
active_inst_q   3506   1472     22      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      3      4      4      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.06   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      4      4      4      4      4      4      4      4
Instruction compute stall:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:     15     15     15     15     16     15     15     15     15     15     15     15     14     14     14     16     16     16     16     16     15     15     15     16     43     43     14     14     15     15     16     15     15     16     16     16     16     15     16     16     16     15     15     16     16     16     15     15     16     16     15     16     16     14     16      0      7     16     16     16     15     15     15     15
Instruction ld/st stall:   0.30   0.30   0.30   0.30   0.32   0.30   0.30   0.30   0.30   0.30   0.30   0.30   0.28   0.28   0.28   0.32   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.32   0.86   0.86   0.28   0.28   0.30   0.30   0.32   0.30   0.30   0.32   0.32   0.32   0.32   0.30   0.32   0.32   0.32   0.30   0.30   0.32   0.32   0.32   0.30   0.30   0.32   0.32   0.30   0.32   0.32   0.28   0.32   0.00   0.14   0.32   0.32   0.32   0.30   0.30   0.30   0.30
Instruction empty inst q:   4977   4977   4977   4977   4976   4977   4977   4977   4977   4977   4977   4977   4978   4978   4978   4976   4976   4976   4976   4976   4977   4977   4977   4976   4949   4949   4978   4978   4977   4977   4976   4977   4977   4976   4976   4976   4976   4977   4976   4976   4976   4977   4977   4976   4976   4976   4977   4977   4976   4976   4977   4976   4976   4978   4976   5000   4986   4976   4976   4976   4977   4977   4977   4977
Instruction empty inst q:  99.54  99.54  99.54  99.54  99.52  99.54  99.54  99.54  99.54  99.54  99.54  99.54  99.56  99.56  99.56  99.52  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.52  98.98  98.98  99.56  99.56  99.54  99.54  99.52  99.54  99.54  99.52  99.52  99.52  99.52  99.54  99.52  99.52  99.52  99.54  99.54  99.52  99.52  99.52  99.54  99.54  99.52  99.52  99.54  99.52  99.52  99.56  99.52 100.00  99.72  99.52  99.52  99.52  99.54  99.54  99.54  99.54
========== Execution Unit Stats Begin ==========
AVG issue rate 0.07 per cycle
AVG issue rate 0.07 per cycle
FMA_UNIT active 378 cycles, idle 4622 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 125 cycles idle 4875 cycles
AVG load request latency 292805478394626048.00 cycles
AVG store request latency 66.26 cycles
AVG memory request latency 1.30 cycles
ADDER_TREE active 315 cycles, idle 4685 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4085.03 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 4 Stats End ===============
SIMD 4 FILTER [0] base 1007f627572a900, size 3145728 count 247/12288
===SIMD 5 stat===
Total cycle count 15000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4937
token_buffer_full count 98.74 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4937
renaming_pop_fail rate 98.74 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1226 
execution_push_fail count 24.52 %
execution_push_fail count 8.17 
load write back AVG ratency 3877.75 
active_inst_q   3521   1441     38      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      1      4      4      4      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.02   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      2      4      4      4      4      4      4      4      4
Instruction compute stall:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.04   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:     15     15     15     14     16     16     15     15     15     15     15     14     16     16     16     16     16     15     15     15     16     16     14     14     43     42     16     16     16     16     15     16     15     14     14     16     15     15     16     15     15     16     14     14     15     15     16     15     14     15     15     16     15     15     16      0     14     14     14     14     16     16     16     15
Instruction ld/st stall:   0.30   0.30   0.30   0.28   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.28   0.32   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.32   0.32   0.28   0.28   0.86   0.84   0.32   0.32   0.32   0.32   0.30   0.32   0.30   0.28   0.28   0.32   0.30   0.30   0.32   0.30   0.30   0.32   0.28   0.28   0.30   0.30   0.32   0.30   0.28   0.30   0.30   0.32   0.30   0.30   0.32   0.00   0.28   0.28   0.28   0.28   0.32   0.32   0.32   0.30
Instruction empty inst q:   4977   4977   4977   4978   4976   4976   4977   4977   4977   4977   4977   4978   4976   4976   4976   4976   4976   4977   4977   4977   4976   4976   4978   4978   4949   4950   4976   4976   4976   4976   4977   4976   4977   4978   4978   4976   4977   4977   4976   4977   4977   4976   4978   4978   4977   4977   4976   4977   4978   4977   4977   4976   4977   4977   4976   4997   4978   4978   4978   4978   4976   4976   4976   4977
Instruction empty inst q:  99.54  99.54  99.54  99.56  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.56  99.52  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.52  99.52  99.56  99.56  98.98  99.00  99.52  99.52  99.52  99.52  99.54  99.52  99.54  99.56  99.56  99.52  99.54  99.54  99.52  99.54  99.54  99.52  99.56  99.56  99.54  99.54  99.52  99.54  99.56  99.54  99.54  99.52  99.54  99.54  99.52  99.94  99.56  99.56  99.56  99.56  99.52  99.52  99.52  99.54
========== Execution Unit Stats Begin ==========
AVG issue rate 0.07 per cycle
AVG issue rate 0.07 per cycle
FMA_UNIT active 380 cycles, idle 4620 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 127 cycles idle 4873 cycles
AVG load request latency 16.14 cycles
AVG store request latency 292805478394626048.00 cycles
AVG memory request latency 146402739197313024.00 cycles
ADDER_TREE active 317 cycles, idle 4683 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4085.03 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 5 Stats End ===============
SIMD 5 FILTER [0] base 1007f627572a900, size 3145728 count 247/12288
===SIMD 6 stat===
Total cycle count 15000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4937
token_buffer_full count 98.74 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4936
renaming_pop_fail rate 98.72 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1251 
execution_push_fail count 25.02 %
execution_push_fail count 8.34 
load write back AVG ratency 3874.98 
active_inst_q   3496   1468     36      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      1      4      4      4      4      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.02   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      4      4      4      4      4      4      4      4      4
Instruction compute stall:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:     16     16     15     16     14     16     16     16     16     16     16     15     15     15     15     15     14     16     16     16     16     16     15     16     42     44     15     15     15     16     15     15     16     16     15     15     16     15     15     16     14     16     15     16     16     14     16     15     16     16     16     15     15     15     10     15     15     15     15     14     16     14     16     16
Instruction ld/st stall:   0.32   0.32   0.30   0.32   0.28   0.32   0.32   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.28   0.32   0.32   0.32   0.32   0.32   0.30   0.32   0.84   0.88   0.30   0.30   0.30   0.32   0.30   0.30   0.32   0.32   0.30   0.30   0.32   0.30   0.30   0.32   0.28   0.32   0.30   0.32   0.32   0.28   0.32   0.30   0.32   0.32   0.32   0.30   0.30   0.30   0.20   0.30   0.30   0.30   0.30   0.28   0.32   0.28   0.32   0.32
Instruction empty inst q:   4976   4976   4977   4976   4978   4976   4976   4976   4976   4976   4976   4977   4977   4977   4977   4977   4978   4976   4976   4976   4976   4976   4977   4976   4950   4948   4977   4977   4977   4976   4977   4977   4976   4976   4977   4977   4976   4977   4977   4976   4978   4976   4977   4976   4976   4978   4976   4977   4976   4976   4976   4977   4977   4977   4989   4977   4977   4977   4977   4978   4976   4978   4976   4976
Instruction empty inst q:  99.52  99.52  99.54  99.52  99.56  99.52  99.52  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.56  99.52  99.52  99.52  99.52  99.52  99.54  99.52  99.00  98.96  99.54  99.54  99.54  99.52  99.54  99.54  99.52  99.52  99.54  99.54  99.52  99.54  99.54  99.52  99.56  99.52  99.54  99.52  99.52  99.56  99.52  99.54  99.52  99.52  99.52  99.54  99.54  99.54  99.78  99.54  99.54  99.54  99.54  99.56  99.52  99.56  99.52  99.52
========== Execution Unit Stats Begin ==========
AVG issue rate 0.07 per cycle
AVG issue rate 0.07 per cycle
FMA_UNIT active 378 cycles, idle 4622 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 127 cycles idle 4873 cycles
AVG load request latency 16.41 cycles
AVG store request latency 292805478394626048.00 cycles
AVG memory request latency 146402739197313024.00 cycles
ADDER_TREE active 315 cycles, idle 4685 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4085.03 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 6 Stats End ===============
SIMD 6 FILTER [0] base 1007f627572a900, size 3145728 count 247/12288
===SIMD 7 stat===
Total cycle count 15000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4937
token_buffer_full count 98.74 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4937
renaming_pop_fail rate 98.74 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1250 
execution_push_fail count 25.00 %
execution_push_fail count 8.33 
load write back AVG ratency 3858.72 
active_inst_q   3499   1479     22      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      3      0      4      4      4      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.06   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      3      0      4      4      4      4      4      4      4      4
Instruction compute stall:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.06   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:     15     16     16     16     15     16     15     16     15     15     15     15     15     15     14     16     16     16     16     16     16     15     16     16     43     44     15     15     15     16     14     14     16     15     15     14     15     16     15     16     15     16     16     15     14     15     15     16     16     14     16     15     16     16     15      0     16     15     16     15     15     15     15     14
Instruction ld/st stall:   0.30   0.32   0.32   0.32   0.30   0.32   0.30   0.32   0.30   0.30   0.30   0.30   0.30   0.30   0.28   0.32   0.32   0.32   0.32   0.32   0.32   0.30   0.32   0.32   0.86   0.88   0.30   0.30   0.30   0.32   0.28   0.28   0.32   0.30   0.30   0.28   0.30   0.32   0.30   0.32   0.30   0.32   0.32   0.30   0.28   0.30   0.30   0.32   0.32   0.28   0.32   0.30   0.32   0.32   0.30   0.00   0.32   0.30   0.32   0.30   0.30   0.30   0.30   0.28
Instruction empty inst q:   4977   4976   4976   4976   4977   4976   4977   4976   4977   4977   4977   4977   4977   4977   4978   4976   4976   4976   4976   4976   4976   4977   4976   4976   4949   4948   4977   4977   4977   4976   4978   4978   4976   4977   4977   4978   4977   4976   4977   4976   4977   4976   4976   4977   4978   4977   4977   4976   4976   4978   4976   4977   4976   4976   4979   5000   4976   4977   4976   4977   4977   4977   4977   4978
Instruction empty inst q:  99.54  99.52  99.52  99.52  99.54  99.52  99.54  99.52  99.54  99.54  99.54  99.54  99.54  99.54  99.56  99.52  99.52  99.52  99.52  99.52  99.52  99.54  99.52  99.52  98.98  98.96  99.54  99.54  99.54  99.52  99.56  99.56  99.52  99.54  99.54  99.56  99.54  99.52  99.54  99.52  99.54  99.52  99.52  99.54  99.56  99.54  99.54  99.52  99.52  99.56  99.52  99.54  99.52  99.52  99.58 100.00  99.52  99.54  99.52  99.54  99.54  99.54  99.54  99.56
========== Execution Unit Stats Begin ==========
AVG issue rate 0.07 per cycle
AVG issue rate 0.07 per cycle
FMA_UNIT active 377 cycles, idle 4623 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 125 cycles idle 4875 cycles
AVG load request latency 16.41 cycles
AVG store request latency 292805478394626048.00 cycles
AVG memory request latency 146402739197313024.00 cycles
ADDER_TREE active 314 cycles, idle 4686 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4085.03 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 7 Stats End ===============
SIMD 7 FILTER [0] base 1007f627572a900, size 3145728 count 247/12288
===SIMD 0 stat===
Total cycle count 20000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4937
token_buffer_full count 98.74 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4937
renaming_pop_fail rate 98.74 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1579 
execution_push_fail count 31.58 %
execution_push_fail count 7.90 
load write back AVG ratency 6113.09 
active_inst_q   3174   1310    139     31    133     33     83     72     25      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      1      3      4      4      4      4      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.02   0.06   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      4      4      4      4      4      4      4      4      4      4
Instruction compute stall:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:    360    338    205    182     98     37     16     14     16     16     16     15     16     15     15     15     15     15     14     14     16     16     16     16     15     16     15     16     16     14     16     14     16     16     14     15     16     14     14     14     14     16     16     16     16     15     16     15     15     15     15     16     14      9     15     16     15     16     16     15     14     15    517    492
Instruction ld/st stall:   7.20   6.76   4.10   3.64   1.96   0.74   0.32   0.28   0.32   0.32   0.32   0.30   0.32   0.30   0.30   0.30   0.30   0.30   0.28   0.28   0.32   0.32   0.32   0.32   0.30   0.32   0.30   0.32   0.32   0.28   0.32   0.28   0.32   0.32   0.28   0.30   0.32   0.28   0.28   0.28   0.28   0.32   0.32   0.32   0.32   0.30   0.32   0.30   0.30   0.30   0.30   0.32   0.28   0.18   0.30   0.32   0.30   0.32   0.32   0.30   0.28   0.30  10.34   9.84
Instruction empty inst q:   4632   4654   4787   4810   4894   4955   4976   4978   4976   4976   4976   4977   4976   4977   4977   4977   4977   4977   4978   4978   4976   4976   4976   4976   4977   4976   4977   4976   4976   4978   4976   4978   4976   4976   4978   4977   4976   4978   4978   4978   4978   4976   4976   4976   4976   4977   4976   4977   4977   4977   4977   4976   4978   4990   4978   4976   4977   4976   4976   4977   4978   4977   4475   4500
Instruction empty inst q:  92.64  93.08  95.74  96.20  97.88  99.10  99.52  99.56  99.52  99.52  99.52  99.54  99.52  99.54  99.54  99.54  99.54  99.54  99.56  99.56  99.52  99.52  99.52  99.52  99.54  99.52  99.54  99.52  99.52  99.56  99.52  99.56  99.52  99.52  99.56  99.54  99.52  99.56  99.56  99.56  99.56  99.52  99.52  99.52  99.52  99.54  99.52  99.54  99.54  99.54  99.54  99.52  99.56  99.80  99.56  99.52  99.54  99.52  99.52  99.54  99.56  99.54  89.50  90.00
========== Execution Unit Stats Begin ==========
AVG issue rate 0.06 per cycle
AVG issue rate 0.06 per cycle
FMA_UNIT active 356 cycles, idle 4644 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 126 cycles idle 4874 cycles
AVG load request latency 292805478394626048.00 cycles
AVG store request latency 14.71 cycles
AVG memory request latency 146402739197313024.00 cycles
ADDER_TREE active 300 cycles, idle 4700 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4087.37 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 0 Stats End ===============
SIMD 0 FILTER [0] base 1007f627572a900, size 3145728 count 310/12288
===SIMD 1 stat===
Total cycle count 20000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4937
token_buffer_full count 98.74 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4937
renaming_pop_fail rate 98.74 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1570 
execution_push_fail count 31.40 %
execution_push_fail count 7.85 
load write back AVG ratency 6128.33 
active_inst_q   3184   1326    132     32    135     32     76     83      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      3      0      4      4      4      4      4      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.06   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      1      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.02   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      2      0      4      4      4      4      4      4      4      4      4      4
Instruction compute stall:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.04   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:    341    318    185    163     88     15     15     16     16     16     15     15     15     15     15     15     14     16     16     16     16     16     15     15     15     16     15     14     15     16     16     15     15     15     16     16     16     15     15     15     15     14     14     16     16     16     16     15     15     15     15     15     15      0     15     14     15     16     16     16     16     15    497    472
Instruction ld/st stall:   6.82   6.36   3.70   3.26   1.76   0.30   0.30   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.30   0.28   0.32   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.32   0.30   0.28   0.30   0.32   0.32   0.30   0.30   0.30   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.28   0.28   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.30   0.00   0.30   0.28   0.30   0.32   0.32   0.32   0.32   0.30   9.94   9.44
Instruction empty inst q:   4651   4674   4807   4829   4904   4976   4977   4976   4976   4976   4977   4977   4977   4977   4977   4977   4978   4976   4976   4976   4976   4976   4977   4977   4977   4976   4977   4978   4977   4976   4976   4977   4977   4977   4976   4976   4976   4977   4977   4977   4977   4978   4978   4976   4976   4976   4976   4977   4977   4977   4977   4977   4980   5000   4977   4978   4977   4976   4976   4976   4976   4977   4495   4520
Instruction empty inst q:  93.02  93.48  96.14  96.58  98.08  99.52  99.54  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.54  99.56  99.52  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.52  99.54  99.56  99.54  99.52  99.52  99.54  99.54  99.54  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.56  99.56  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.60 100.00  99.54  99.56  99.54  99.52  99.52  99.52  99.52  99.54  89.90  90.40
========== Execution Unit Stats Begin ==========
AVG issue rate 0.06 per cycle
AVG issue rate 0.06 per cycle
FMA_UNIT active 356 cycles, idle 4644 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 125 cycles idle 4875 cycles
AVG load request latency 37.11 cycles
AVG store request latency 292805478394626048.00 cycles
AVG memory request latency 146402739197313024.00 cycles
ADDER_TREE active 299 cycles, idle 4701 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4087.37 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 1 Stats End ===============
SIMD 1 FILTER [0] base 1007f627572a900, size 3145728 count 309/12288
===SIMD 2 stat===
Total cycle count 20000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4937
token_buffer_full count 98.74 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4938
renaming_pop_fail rate 98.76 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1535 
execution_push_fail count 30.70 %
execution_push_fail count 7.68 
load write back AVG ratency 6078.28 
active_inst_q   3222   1308    134     33    133     93     74      3      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      0      4      4      4      4      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      0      4      4      4      4      4      4      4      4      4
Instruction compute stall:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:    452    321    297    165     81     15     16     14     15     14     14     16     16     16     15     15     15     15     15     15     15     16     16     16     15     14     15     15     15     15     15     15     14     15     14     15     15     16     15     15     15     15     15     15     14     15     14     16     16     16     16     16     15      0      0     15     16     16     14     16     15     16     16    476
Instruction ld/st stall:   9.04   6.42   5.94   3.30   1.62   0.30   0.32   0.28   0.30   0.28   0.28   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.30   0.30   0.32   0.32   0.32   0.30   0.28   0.30   0.30   0.30   0.30   0.30   0.30   0.28   0.30   0.28   0.30   0.30   0.32   0.30   0.30   0.30   0.30   0.30   0.30   0.28   0.30   0.28   0.32   0.32   0.32   0.32   0.32   0.30   0.00   0.00   0.30   0.32   0.32   0.28   0.32   0.30   0.32   0.32   9.52
Instruction empty inst q:   4540   4671   4695   4827   4911   4977   4976   4978   4977   4978   4978   4976   4976   4976   4977   4977   4977   4977   4977   4977   4977   4976   4976   4976   4977   4978   4977   4977   4977   4977   4977   4977   4978   4977   4978   4977   4977   4976   4977   4977   4977   4977   4977   4977   4978   4977   4978   4976   4976   4976   4976   4976   4977   5000   5000   4977   4976   4976   4978   4976   4977   4976   4976   4516
Instruction empty inst q:  90.80  93.42  93.90  96.54  98.22  99.54  99.52  99.56  99.54  99.56  99.56  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.54  99.54  99.52  99.52  99.52  99.54  99.56  99.54  99.54  99.54  99.54  99.54  99.54  99.56  99.54  99.56  99.54  99.54  99.52  99.54  99.54  99.54  99.54  99.54  99.54  99.56  99.54  99.56  99.52  99.52  99.52  99.52  99.52  99.54 100.00 100.00  99.54  99.52  99.52  99.56  99.52  99.54  99.52  99.52  90.32
========== Execution Unit Stats Begin ==========
AVG issue rate 0.06 per cycle
AVG issue rate 0.06 per cycle
FMA_UNIT active 356 cycles, idle 4644 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 124 cycles idle 4876 cycles
AVG load request latency 33.84 cycles
AVG store request latency 292805478394626048.00 cycles
AVG memory request latency 147573959599063040.00 cycles
ADDER_TREE active 300 cycles, idle 4700 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4087.37 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 2 Stats End ===============
SIMD 2 FILTER [0] base 1007f627572a900, size 3145728 count 310/12288
===SIMD 3 stat===
Total cycle count 20000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4938
token_buffer_full count 98.76 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4938
renaming_pop_fail rate 98.76 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1539 
execution_push_fail count 30.78 %
execution_push_fail count 7.69 
load write back AVG ratency 6093.64 
active_inst_q   3217   1335    135     32    132     94     55      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      0      4      4      4      4      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      0      4      4      4      4      4      4      4      4      4
Instruction compute stall:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:    433    300    278    146     63     16     15     16     16     16     16     16     15     15     15     15     15     15     14     14     14     16     16     14     15     14     15     16     16     16     14     16     16     16     16     14     16     16     16     16     16     16     16     15     15     15     15     15     14     14     16     16     16      0      0     16     14     15     15     16     15     15     15    456
Instruction ld/st stall:   8.66   6.00   5.56   2.92   1.26   0.32   0.30   0.32   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.30   0.28   0.28   0.28   0.32   0.32   0.28   0.30   0.28   0.30   0.32   0.32   0.32   0.28   0.32   0.32   0.32   0.32   0.28   0.32   0.32   0.32   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.28   0.28   0.32   0.32   0.32   0.00   0.00   0.32   0.28   0.30   0.30   0.32   0.30   0.30   0.30   9.12
Instruction empty inst q:   4559   4692   4714   4846   4929   4976   4977   4976   4976   4976   4976   4976   4977   4977   4977   4977   4977   4977   4978   4978   4978   4976   4976   4978   4977   4978   4977   4976   4976   4976   4978   4976   4976   4976   4976   4978   4976   4976   4976   4976   4976   4976   4976   4977   4977   4977   4977   4977   4978   4978   4976   4976   4976   5000   5000   4976   4978   4977   4977   4976   4977   4977   4977   4536
Instruction empty inst q:  91.18  93.84  94.28  96.92  98.58  99.52  99.54  99.52  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.54  99.56  99.56  99.56  99.52  99.52  99.56  99.54  99.56  99.54  99.52  99.52  99.52  99.56  99.52  99.52  99.52  99.52  99.56  99.52  99.52  99.52  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.56  99.56  99.52  99.52  99.52 100.00 100.00  99.52  99.56  99.54  99.54  99.52  99.54  99.54  99.54  90.72
========== Execution Unit Stats Begin ==========
AVG issue rate 0.06 per cycle
AVG issue rate 0.06 per cycle
FMA_UNIT active 358 cycles, idle 4642 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 124 cycles idle 4876 cycles
AVG load request latency 32.45 cycles
AVG store request latency 297528121354092544.00 cycles
AVG memory request latency 148764060677046272.00 cycles
ADDER_TREE active 301 cycles, idle 4699 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4087.37 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 3 Stats End ===============
SIMD 3 FILTER [0] base 1007f627572a900, size 3145728 count 309/12288
===SIMD 4 stat===
Total cycle count 20000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4938
token_buffer_full count 98.76 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4938
renaming_pop_fail rate 98.76 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1614 
execution_push_fail count 32.28 %
execution_push_fail count 8.07 
load write back AVG ratency 6111.03 
active_inst_q   3142   1386     46    133     32    122     76     63      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      0      4      4      4      4      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      0      4      4      4      4      4      4      4      4      4
Instruction compute stall:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:    411    287    256    143     68     15     15     15     15     15     15     15     16     16     16     16     16     15     15     15     15     15     15     16     16     16     15     14     16     16     16     15     15     15     15     15     16     15     15     14     16     16     16     16     15     16     15     15     15     15     14     15     16      0      0     15     16     16     15     14     15     16    566    443
Instruction ld/st stall:   8.22   5.74   5.12   2.86   1.36   0.30   0.30   0.30   0.30   0.30   0.30   0.30   0.32   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.30   0.32   0.32   0.32   0.30   0.28   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.32   0.30   0.30   0.28   0.32   0.32   0.32   0.32   0.30   0.32   0.30   0.30   0.30   0.30   0.28   0.30   0.32   0.00   0.00   0.30   0.32   0.32   0.30   0.28   0.30   0.32  11.32   8.86
Instruction empty inst q:   4581   4705   4736   4849   4924   4977   4977   4977   4977   4977   4977   4977   4976   4976   4976   4976   4976   4977   4977   4977   4977   4977   4977   4976   4976   4976   4977   4978   4976   4976   4976   4977   4977   4977   4977   4977   4976   4977   4977   4978   4976   4976   4976   4976   4977   4976   4977   4977   4977   4977   4978   4977   4976   5000   5000   4977   4976   4976   4977   4978   4977   4976   4426   4549
Instruction empty inst q:  91.62  94.10  94.72  96.98  98.48  99.54  99.54  99.54  99.54  99.54  99.54  99.54  99.52  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.54  99.52  99.52  99.52  99.54  99.56  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.52  99.54  99.54  99.56  99.52  99.52  99.52  99.52  99.54  99.52  99.54  99.54  99.54  99.54  99.56  99.54  99.52 100.00 100.00  99.54  99.52  99.52  99.54  99.56  99.54  99.52  88.52  90.98
========== Execution Unit Stats Begin ==========
AVG issue rate 0.06 per cycle
AVG issue rate 0.06 per cycle
FMA_UNIT active 352 cycles, idle 4648 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 124 cycles idle 4876 cycles
AVG load request latency 34.98 cycles
AVG store request latency 13.19 cycles
AVG memory request latency 24.09 cycles
ADDER_TREE active 296 cycles, idle 4704 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4087.37 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 4 Stats End ===============
SIMD 4 FILTER [0] base 1007f627572a900, size 3145728 count 309/12288
===SIMD 5 stat===
Total cycle count 20000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4938
token_buffer_full count 98.76 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4938
renaming_pop_fail rate 98.76 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1592 
execution_push_fail count 31.84 %
execution_push_fail count 7.96 
load write back AVG ratency 6126.39 
active_inst_q   3164   1382     49    132     32    112     94     35      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      0      4      4      4      4      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      0      4      4      4      4      4      4      4      4      4
Instruction compute stall:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:    390    267    236    133     40     16     15     15     14     14     16     16     16     16     16     16     16     15     15     15     15     15     14     15     15     16     16     15     14     14     16     15     15     16     16     15     15     15     15     15     15     15     16     14     16     16     16     16     15     15     15     15     14      0      0     16     16     15     15     16     16     16    547    423
Instruction ld/st stall:   7.80   5.34   4.72   2.66   0.80   0.32   0.30   0.30   0.28   0.28   0.32   0.32   0.32   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.28   0.30   0.30   0.32   0.32   0.30   0.28   0.28   0.32   0.30   0.30   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.30   0.30   0.32   0.28   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.28   0.00   0.00   0.32   0.32   0.30   0.30   0.32   0.32   0.32  10.94   8.46
Instruction empty inst q:   4602   4725   4756   4859   4952   4976   4977   4977   4978   4978   4976   4976   4976   4976   4976   4976   4976   4977   4977   4977   4977   4977   4978   4977   4977   4976   4976   4977   4978   4978   4976   4977   4977   4976   4976   4977   4977   4977   4977   4977   4977   4977   4976   4978   4976   4976   4976   4976   4977   4977   4977   4977   4978   5000   5000   4976   4976   4977   4977   4976   4976   4976   4445   4569
Instruction empty inst q:  92.04  94.50  95.12  97.18  99.04  99.52  99.54  99.54  99.56  99.56  99.52  99.52  99.52  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.56  99.54  99.54  99.52  99.52  99.54  99.56  99.56  99.52  99.54  99.54  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.54  99.54  99.52  99.56  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.56 100.00 100.00  99.52  99.52  99.54  99.54  99.52  99.52  99.52  88.90  91.38
========== Execution Unit Stats Begin ==========
AVG issue rate 0.06 per cycle
AVG issue rate 0.06 per cycle
FMA_UNIT active 352 cycles, idle 4648 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 124 cycles idle 4876 cycles
AVG load request latency 33.66 cycles
AVG store request latency 94.19 cycles
AVG memory request latency 63.93 cycles
ADDER_TREE active 296 cycles, idle 4704 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4087.37 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 5 Stats End ===============
SIMD 5 FILTER [0] base 1007f627572a900, size 3145728 count 309/12288
===SIMD 6 stat===
Total cycle count 20000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4938
token_buffer_full count 98.76 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4938
renaming_pop_fail rate 98.76 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1595 
execution_push_fail count 31.90 %
execution_push_fail count 7.98 
load write back AVG ratency 6145.63 
active_inst_q   3158   1273    151     33    131     33    102     74     45      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      3      4      4      4      4      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.06   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      4      4      4      4      4      4      4      4      4      4
Instruction compute stall:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:    377    246    223    120     57     15     16     16     15     15     15     15     15     14     14     14     16     16     16     16     16     16     15     16     16     16     16     15     15     15     16     16     16     15     16     15     16     16     15     15     15     15     15     15     14     16     16     16     16     16     16     15     15      0      6     15     15     16     14     16     15    556    533    401
Instruction ld/st stall:   7.54   4.92   4.46   2.40   1.14   0.30   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.28   0.28   0.28   0.32   0.32   0.32   0.32   0.32   0.32   0.30   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.32   0.32   0.32   0.30   0.32   0.30   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.30   0.28   0.32   0.32   0.32   0.32   0.32   0.32   0.30   0.30   0.00   0.12   0.30   0.30   0.32   0.28   0.32   0.30  11.12  10.66   8.02
Instruction empty inst q:   4615   4746   4769   4872   4935   4977   4976   4976   4977   4977   4977   4977   4977   4978   4978   4978   4976   4976   4976   4976   4976   4976   4977   4976   4976   4976   4976   4977   4977   4977   4976   4976   4976   4977   4976   4977   4976   4976   4977   4977   4977   4977   4977   4977   4978   4976   4976   4976   4976   4976   4976   4977   4977   5000   4987   4977   4977   4976   4978   4976   4977   4436   4459   4591
Instruction empty inst q:  92.30  94.92  95.38  97.44  98.70  99.54  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.56  99.56  99.56  99.52  99.52  99.52  99.52  99.52  99.52  99.54  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.52  99.52  99.52  99.54  99.52  99.54  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.54  99.56  99.52  99.52  99.52  99.52  99.52  99.52  99.54  99.54 100.00  99.74  99.54  99.54  99.52  99.56  99.52  99.54  88.72  89.18  91.82
========== Execution Unit Stats Begin ==========
AVG issue rate 0.06 per cycle
AVG issue rate 0.06 per cycle
FMA_UNIT active 356 cycles, idle 4644 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 125 cycles idle 4875 cycles
AVG load request latency 292805478394626048.00 cycles
AVG store request latency 93.77 cycles
AVG memory request latency 28.15 cycles
ADDER_TREE active 300 cycles, idle 4700 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4087.37 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 6 Stats End ===============
SIMD 6 FILTER [0] base 1007f627572a900, size 3145728 count 309/12288
===SIMD 7 stat===
Total cycle count 20000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4937
token_buffer_full count 98.74 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4937
renaming_pop_fail rate 98.74 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1597 
execution_push_fail count 31.94 %
execution_push_fail count 7.99 
load write back AVG ratency 6140.98 
active_inst_q   3154   1315    134     31    132     33     94     92     15      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      1      4      4      4      4      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.02   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      1      4      4      4      4      4      4      4      4      4
Instruction compute stall:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.02   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:    380    358    226    203    108     27     16     15     15     15     15     15     14     15     14     16     16     16     16     15     15     15     15     15     14     16     16     16     16     15     15     15     15     15     14     15     15     15     16     16     16     16     15     15     15     15     15     15     14     16     14     16     16     16      0     14     15     16     16     15     16     16    537    513
Instruction ld/st stall:   7.60   7.16   4.52   4.06   2.16   0.54   0.32   0.30   0.30   0.30   0.30   0.30   0.28   0.30   0.28   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.28   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.28   0.30   0.30   0.30   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.30   0.28   0.32   0.28   0.32   0.32   0.32   0.00   0.28   0.30   0.32   0.32   0.30   0.32   0.32  10.74  10.26
Instruction empty inst q:   4612   4634   4766   4789   4884   4965   4976   4977   4977   4977   4977   4977   4978   4977   4978   4976   4976   4976   4976   4977   4977   4977   4977   4977   4978   4976   4976   4976   4976   4977   4977   4977   4977   4977   4978   4977   4977   4977   4976   4976   4976   4976   4977   4977   4977   4977   4977   4977   4978   4976   4978   4976   4976   4976   4998   4978   4977   4976   4976   4977   4976   4976   4455   4479
Instruction empty inst q:  92.24  92.68  95.32  95.78  97.68  99.30  99.52  99.54  99.54  99.54  99.54  99.54  99.56  99.54  99.56  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.56  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.56  99.54  99.54  99.54  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.54  99.56  99.52  99.56  99.52  99.52  99.52  99.96  99.56  99.54  99.52  99.52  99.54  99.52  99.52  89.10  89.58
========== Execution Unit Stats Begin ==========
AVG issue rate 0.06 per cycle
AVG issue rate 0.06 per cycle
FMA_UNIT active 357 cycles, idle 4643 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 127 cycles idle 4873 cycles
AVG load request latency 40.68 cycles
AVG store request latency 14.30 cycles
AVG memory request latency 27.49 cycles
ADDER_TREE active 301 cycles, idle 4699 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4087.37 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 7 Stats End ===============
SIMD 7 FILTER [0] base 1007f627572a900, size 3145728 count 310/12288
===SIMD 0 stat===
Total cycle count 25000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4938
token_buffer_full count 98.76 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4938
renaming_pop_fail rate 98.76 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1635 
execution_push_fail count 32.70 %
execution_push_fail count 6.54 
load write back AVG ratency 8466.66 
active_inst_q   3119   1391     92     73     54    110     23    136      2      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      3      4      4      4      4      4      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.06   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      4      4      4      4      4      4      4      4      4      4      4
Instruction compute stall:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:     14     14     16     16     16     15     16     16     16     16     15     15     15     15     15     15     14     16     14     16     16     16     15     16     42     43     15     16     16     14     16    536    463    380    317    263    162    140     14     16     16     16     16     15     15     15     15     15     15     15     14     16      0      7     16     16     16     15     15     15     15     15     15     14
Instruction ld/st stall:   0.28   0.28   0.32   0.32   0.32   0.30   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.30   0.28   0.32   0.28   0.32   0.32   0.32   0.30   0.32   0.84   0.86   0.30   0.32   0.32   0.28   0.32  10.72   9.26   7.60   6.34   5.26   3.24   2.80   0.28   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.30   0.30   0.28   0.32   0.00   0.14   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.30   0.28
Instruction empty inst q:   4978   4978   4976   4976   4976   4977   4976   4976   4976   4976   4977   4977   4977   4977   4977   4977   4978   4976   4978   4976   4976   4976   4977   4976   4950   4949   4977   4976   4976   4978   4976   4456   4529   4612   4675   4729   4830   4852   4978   4976   4976   4976   4976   4977   4977   4977   4977   4977   4977   4977   4978   4976   5000   4986   4976   4976   4976   4977   4977   4977   4977   4977   4977   4978
Instruction empty inst q:  99.56  99.56  99.52  99.52  99.52  99.54  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.54  99.56  99.52  99.56  99.52  99.52  99.52  99.54  99.52  99.00  98.98  99.54  99.52  99.52  99.56  99.52  89.12  90.58  92.24  93.50  94.58  96.60  97.04  99.56  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.54  99.54  99.56  99.52 100.00  99.72  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.54  99.56
========== Execution Unit Stats Begin ==========
AVG issue rate 0.06 per cycle
AVG issue rate 0.06 per cycle
FMA_UNIT active 356 cycles, idle 4644 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 125 cycles idle 4875 cycles
AVG load request latency 292805478394626048.00 cycles
AVG store request latency 64.39 cycles
AVG memory request latency 10.60 cycles
ADDER_TREE active 300 cycles, idle 4700 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4088.78 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 0 Stats End ===============
SIMD 0 FILTER [0] base 1007f627572a900, size 3145728 count 372/12288
===SIMD 1 stat===
Total cycle count 25000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4937
token_buffer_full count 98.74 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4937
renaming_pop_fail rate 98.74 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1639 
execution_push_fail count 32.78 %
execution_push_fail count 6.56 
load write back AVG ratency 8492.51 
active_inst_q   3111   1418     88     70     54    111     34    114      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      1      4      4      4      4      4      4      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.02   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      2      4      4      4      4      4      4      4      4      4      4      4
Instruction compute stall:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.04   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:     15     15     15     15     14     15     15     16     15     15     15     15     15     14     14     14     14     16     16     16     16     15     15     15     43     42     15     14     14     15     15    526    453    368    307    253    152    120     15     14     14     14     14     16     16     16     15     15     15     15     15     15      0     14     14     14     14     16     16     16     15     15     15     15
Instruction ld/st stall:   0.30   0.30   0.30   0.30   0.28   0.30   0.30   0.32   0.30   0.30   0.30   0.30   0.30   0.28   0.28   0.28   0.28   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.86   0.84   0.30   0.28   0.28   0.30   0.30  10.52   9.06   7.36   6.14   5.06   3.04   2.40   0.30   0.28   0.28   0.28   0.28   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.30   0.00   0.28   0.28   0.28   0.28   0.32   0.32   0.32   0.30   0.30   0.30   0.30
Instruction empty inst q:   4977   4977   4977   4977   4978   4977   4977   4976   4977   4977   4977   4977   4977   4978   4978   4978   4978   4976   4976   4976   4976   4977   4977   4977   4949   4950   4977   4978   4978   4977   4977   4466   4539   4624   4685   4739   4840   4872   4977   4978   4978   4978   4978   4976   4976   4976   4977   4977   4977   4977   4977   4977   4997   4978   4978   4978   4978   4976   4976   4976   4977   4977   4977   4977
Instruction empty inst q:  99.54  99.54  99.54  99.54  99.56  99.54  99.54  99.52  99.54  99.54  99.54  99.54  99.54  99.56  99.56  99.56  99.56  99.52  99.52  99.52  99.52  99.54  99.54  99.54  98.98  99.00  99.54  99.56  99.56  99.54  99.54  89.32  90.78  92.48  93.70  94.78  96.80  97.44  99.54  99.56  99.56  99.56  99.56  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.54  99.94  99.56  99.56  99.56  99.56  99.52  99.52  99.52  99.54  99.54  99.54  99.54
========== Execution Unit Stats Begin ==========
AVG issue rate 0.06 per cycle
AVG issue rate 0.06 per cycle
FMA_UNIT active 360 cycles, idle 4640 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 127 cycles idle 4873 cycles
AVG load request latency 36.65 cycles
AVG store request latency 292805478394626048.00 cycles
AVG memory request latency 10.34 cycles
ADDER_TREE active 303 cycles, idle 4697 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4088.78 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 1 Stats End ===============
SIMD 1 FILTER [0] base 1007f627572a900, size 3145728 count 372/12288
===SIMD 2 stat===
Total cycle count 25000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4937
token_buffer_full count 98.74 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4936
renaming_pop_fail rate 98.72 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1628 
execution_push_fail count 32.56 %
execution_push_fail count 6.51 
load write back AVG ratency 8450.74 
active_inst_q   3122   1397    108     72     50    123     36     92      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      1      4      4      4      4      4      4      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.02   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      4      4      4      4      4      4      4      4      4      4      4
Instruction compute stall:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:     15     15     15     15     14     14     15     16     16     16     16     16     16     15     15     15     15     15     14     15     14     14     16     16     43     42     15     15     15     15     15     15    516    443    358    295    245    132     98     15     15     15     15     14     16     14     16     16     16     16     15     15      9     15     15     15     15     14     16     14     16     16     16     15
Instruction ld/st stall:   0.30   0.30   0.30   0.30   0.28   0.28   0.30   0.32   0.32   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.28   0.30   0.28   0.28   0.32   0.32   0.86   0.84   0.30   0.30   0.30   0.30   0.30   0.30  10.32   8.86   7.16   5.90   4.90   2.64   1.96   0.30   0.30   0.30   0.30   0.28   0.32   0.28   0.32   0.32   0.32   0.32   0.30   0.30   0.18   0.30   0.30   0.30   0.30   0.28   0.32   0.28   0.32   0.32   0.32   0.30
Instruction empty inst q:   4977   4977   4977   4977   4978   4978   4977   4976   4976   4976   4976   4976   4976   4977   4977   4977   4977   4977   4978   4977   4978   4978   4976   4976   4949   4950   4977   4977   4977   4977   4977   4977   4476   4549   4634   4697   4747   4860   4894   4977   4977   4977   4977   4978   4976   4978   4976   4976   4976   4976   4977   4977   4990   4977   4977   4977   4977   4978   4976   4978   4976   4976   4976   4977
Instruction empty inst q:  99.54  99.54  99.54  99.54  99.56  99.56  99.54  99.52  99.52  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.56  99.54  99.56  99.56  99.52  99.52  98.98  99.00  99.54  99.54  99.54  99.54  99.54  99.54  89.52  90.98  92.68  93.94  94.94  97.20  97.88  99.54  99.54  99.54  99.54  99.56  99.52  99.56  99.52  99.52  99.52  99.52  99.54  99.54  99.80  99.54  99.54  99.54  99.54  99.56  99.52  99.56  99.52  99.52  99.52  99.54
========== Execution Unit Stats Begin ==========
AVG issue rate 0.06 per cycle
AVG issue rate 0.06 per cycle
FMA_UNIT active 358 cycles, idle 4642 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 127 cycles idle 4873 cycles
AVG load request latency 35.03 cycles
AVG store request latency 292805478394626048.00 cycles
AVG memory request latency 11.37 cycles
ADDER_TREE active 301 cycles, idle 4699 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4088.77 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 2 Stats End ===============
SIMD 2 FILTER [0] base 1007f627572a900, size 3145728 count 373/12288
===SIMD 3 stat===
Total cycle count 25000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4937
token_buffer_full count 98.74 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4937
renaming_pop_fail rate 98.74 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1627 
execution_push_fail count 32.54 %
execution_push_fail count 6.51 
load write back AVG ratency 8463.32 
active_inst_q   3125   1405    105     74     50    135     32     74      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      3      0      4      4      4      4      4      4      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.06   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      1      0      4      4      4      4      4      4      4      4      4      4      4
Instruction compute stall:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.02   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:     16     16     16     16     15     16     14     16     16     16     16     16     15     15     15     15     15     15     16     16     16     16     16     16     42     44     14     16     16     16     16     16    506    433    350    285    235    110     80     16     15     16     15     15     15     15     14     15     16     16     16     16      0     16     15     16     15     15     15     15     14     15     16     16
Instruction ld/st stall:   0.32   0.32   0.32   0.32   0.30   0.32   0.28   0.32   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.30   0.32   0.32   0.32   0.32   0.32   0.32   0.84   0.88   0.28   0.32   0.32   0.32   0.32   0.32  10.12   8.66   7.00   5.70   4.70   2.20   1.60   0.32   0.30   0.32   0.30   0.30   0.30   0.30   0.28   0.30   0.32   0.32   0.32   0.32   0.00   0.32   0.30   0.32   0.30   0.30   0.30   0.30   0.28   0.30   0.32   0.32
Instruction empty inst q:   4976   4976   4976   4976   4977   4976   4978   4976   4976   4976   4976   4976   4977   4977   4977   4977   4977   4977   4976   4976   4976   4976   4976   4976   4950   4948   4978   4976   4976   4976   4976   4976   4486   4559   4642   4707   4757   4882   4912   4976   4977   4976   4977   4977   4977   4977   4978   4977   4976   4976   4976   4980   5000   4976   4977   4976   4977   4977   4977   4977   4978   4977   4976   4976
Instruction empty inst q:  99.52  99.52  99.52  99.52  99.54  99.52  99.56  99.52  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.54  99.52  99.52  99.52  99.52  99.52  99.52  99.00  98.96  99.56  99.52  99.52  99.52  99.52  99.52  89.72  91.18  92.84  94.14  95.14  97.64  98.24  99.52  99.54  99.52  99.54  99.54  99.54  99.54  99.56  99.54  99.52  99.52  99.52  99.60 100.00  99.52  99.54  99.52  99.54  99.54  99.54  99.54  99.56  99.54  99.52  99.52
========== Execution Unit Stats Begin ==========
AVG issue rate 0.06 per cycle
AVG issue rate 0.06 per cycle
FMA_UNIT active 355 cycles, idle 4645 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 125 cycles idle 4875 cycles
AVG load request latency 34.22 cycles
AVG store request latency 292805478394626048.00 cycles
AVG memory request latency 146402739197313024.00 cycles
ADDER_TREE active 298 cycles, idle 4702 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4088.78 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 3 Stats End ===============
SIMD 3 FILTER [0] base 1007f627572a900, size 3145728 count 372/12288
===SIMD 4 stat===
Total cycle count 25000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4937
token_buffer_full count 98.74 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4938
renaming_pop_fail rate 98.76 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1583 
execution_push_fail count 31.66 %
execution_push_fail count 6.33 
load write back AVG ratency 8446.22 
active_inst_q   3172   1367    106     74     70    125     32     54      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      0      4      4      4      4      4      4      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      0      4      4      4      4      4      4      4      4      4      4      4
Instruction compute stall:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:     15     15     15     15     15     16     15     15     15     14     14     14     16     16     16     16     16     15     15     15     15     15     15     15     43     43     15     16     16     15     15     15    494    423    340    275    205     90     60     16     16     16     16     16     15     15     15     15     14     14     14      0      0     16     16     16     16     16     15     15     15     15     14     16
Instruction ld/st stall:   0.30   0.30   0.30   0.30   0.30   0.32   0.30   0.30   0.30   0.28   0.28   0.28   0.32   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.30   0.30   0.86   0.86   0.30   0.32   0.32   0.30   0.30   0.30   9.88   8.46   6.80   5.50   4.10   1.80   1.20   0.32   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.28   0.28   0.28   0.00   0.00   0.32   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.28   0.32
Instruction empty inst q:   4977   4977   4977   4977   4977   4976   4977   4977   4977   4978   4978   4978   4976   4976   4976   4976   4976   4977   4977   4977   4977   4977   4977   4977   4949   4949   4977   4976   4976   4977   4977   4977   4498   4569   4652   4717   4787   4902   4932   4976   4976   4976   4976   4976   4977   4977   4977   4977   4978   4978   4978   5000   5000   4976   4976   4976   4976   4976   4977   4977   4977   4977   4978   4976
Instruction empty inst q:  99.54  99.54  99.54  99.54  99.54  99.52  99.54  99.54  99.54  99.56  99.56  99.56  99.52  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.54  99.54  98.98  98.98  99.54  99.52  99.52  99.54  99.54  99.54  89.96  91.38  93.04  94.34  95.74  98.04  98.64  99.52  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.56  99.56  99.56 100.00 100.00  99.52  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.56  99.52
========== Execution Unit Stats Begin ==========
AVG issue rate 0.06 per cycle
AVG issue rate 0.06 per cycle
FMA_UNIT active 352 cycles, idle 4648 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 124 cycles idle 4876 cycles
AVG load request latency 33.26 cycles
AVG store request latency 292805478394626048.00 cycles
AVG memory request latency 147573959599063040.00 cycles
ADDER_TREE active 296 cycles, idle 4704 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4088.78 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 4 Stats End ===============
SIMD 4 FILTER [0] base 1007f627572a900, size 3145728 count 372/12288
===SIMD 5 stat===
Total cycle count 25000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4938
token_buffer_full count 98.76 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4938
renaming_pop_fail rate 98.76 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1661 
execution_push_fail count 33.22 %
execution_push_fail count 6.64 
load write back AVG ratency 8459.38 
active_inst_q   3094   1377    104    192     12    155     32     34      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      0      4      4      4      4      4      4      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      0      4      4      4      4      4      4      4      4      4      4      4
Instruction compute stall:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:     14     16     16     16     16     16     15     15     14     16     16     16     16     16     15     15     15     15     15     14     14     16     16     15     42     44     15     15     16     16     16     14    564    491    410    227    215     70     40     15     14     16     16     16     16     16     15     16     15     15     15      0      0     15     14     16     16     16     16     16     15     16     15     15
Instruction ld/st stall:   0.28   0.32   0.32   0.32   0.32   0.32   0.30   0.30   0.28   0.32   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.28   0.28   0.32   0.32   0.30   0.84   0.88   0.30   0.30   0.32   0.32   0.32   0.28  11.28   9.82   8.20   4.54   4.30   1.40   0.80   0.30   0.28   0.32   0.32   0.32   0.32   0.32   0.30   0.32   0.30   0.30   0.30   0.00   0.00   0.30   0.28   0.32   0.32   0.32   0.32   0.32   0.30   0.32   0.30   0.30
Instruction empty inst q:   4978   4976   4976   4976   4976   4976   4977   4977   4978   4976   4976   4976   4976   4976   4977   4977   4977   4977   4977   4978   4978   4976   4976   4977   4950   4948   4977   4977   4976   4976   4976   4978   4428   4501   4582   4765   4777   4922   4952   4977   4978   4976   4976   4976   4976   4976   4977   4976   4977   4977   4977   5000   5000   4977   4978   4976   4976   4976   4976   4976   4977   4976   4977   4977
Instruction empty inst q:  99.56  99.52  99.52  99.52  99.52  99.52  99.54  99.54  99.56  99.52  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.56  99.56  99.52  99.52  99.54  99.00  98.96  99.54  99.54  99.52  99.52  99.52  99.56  88.56  90.02  91.64  95.30  95.54  98.44  99.04  99.54  99.56  99.52  99.52  99.52  99.52  99.52  99.54  99.52  99.54  99.54  99.54 100.00 100.00  99.54  99.56  99.52  99.52  99.52  99.52  99.52  99.54  99.52  99.54  99.54
========== Execution Unit Stats Begin ==========
AVG issue rate 0.06 per cycle
AVG issue rate 0.06 per cycle
FMA_UNIT active 352 cycles, idle 4648 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 124 cycles idle 4876 cycles
AVG load request latency 32.10 cycles
AVG store request latency 297528121354092544.00 cycles
AVG memory request latency 148764060677046272.00 cycles
ADDER_TREE active 296 cycles, idle 4704 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4088.78 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 5 Stats End ===============
SIMD 5 FILTER [0] base 1007f627572a900, size 3145728 count 371/12288
===SIMD 6 stat===
Total cycle count 25000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4938
token_buffer_full count 98.76 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4938
renaming_pop_fail rate 98.76 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1628 
execution_push_fail count 32.56 %
execution_push_fail count 6.51 
load write back AVG ratency 8475.86 
active_inst_q   3128   1352    104     71    154     12    131     34     14      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      0      4      4      4      4      4      4      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      0      4      4      4      4      4      4      4      4      4      4      4
Instruction compute stall:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:     16     16     15     15     15     15     16     16     15     15     15     15     15     14     16     16     16     16     16     15     15     15     15     16     43     43     14     15     15     14     16    554    481    398    337    183    180     50     26     15     15     15     15     15     16     14     16     16     15     15     15      0      0     15     15     15     15     15     16     14     16     16     16     16
Instruction ld/st stall:   0.32   0.32   0.30   0.30   0.30   0.30   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.28   0.32   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.32   0.86   0.86   0.28   0.30   0.30   0.28   0.32  11.08   9.62   7.96   6.74   3.66   3.60   1.00   0.52   0.30   0.30   0.30   0.30   0.30   0.32   0.28   0.32   0.32   0.30   0.30   0.30   0.00   0.00   0.30   0.30   0.30   0.30   0.30   0.32   0.28   0.32   0.32   0.32   0.32
Instruction empty inst q:   4976   4976   4977   4977   4977   4977   4976   4976   4977   4977   4977   4977   4977   4978   4976   4976   4976   4976   4976   4977   4977   4977   4977   4976   4949   4949   4978   4977   4977   4978   4976   4438   4511   4594   4655   4809   4812   4942   4966   4977   4977   4977   4977   4977   4976   4978   4976   4976   4977   4977   4977   5000   5000   4977   4977   4977   4977   4977   4976   4978   4976   4976   4976   4976
Instruction empty inst q:  99.52  99.52  99.54  99.54  99.54  99.54  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.56  99.52  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.52  98.98  98.98  99.56  99.54  99.54  99.56  99.52  88.76  90.22  91.88  93.10  96.18  96.24  98.84  99.32  99.54  99.54  99.54  99.54  99.54  99.52  99.56  99.52  99.52  99.54  99.54  99.54 100.00 100.00  99.54  99.54  99.54  99.54  99.54  99.52  99.56  99.52  99.52  99.52  99.52
========== Execution Unit Stats Begin ==========
AVG issue rate 0.06 per cycle
AVG issue rate 0.06 per cycle
FMA_UNIT active 350 cycles, idle 4650 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 124 cycles idle 4876 cycles
AVG load request latency 39.37 cycles
AVG store request latency 297528121354092544.00 cycles
AVG memory request latency 10.13 cycles
ADDER_TREE active 295 cycles, idle 4705 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4088.78 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 6 Stats End ===============
SIMD 6 FILTER [0] base 1007f627572a900, size 3145728 count 371/12288
===SIMD 7 stat===
Total cycle count 25000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4938
token_buffer_full count 98.76 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4938
renaming_pop_fail rate 98.76 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1629 
execution_push_fail count 32.58 %
execution_push_fail count 6.52 
load write back AVG ratency 8465.51 
active_inst_q   3127   1363    104     71    134     34    143     24      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      0      4      4      4      4      4      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      1      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.02   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      0      4      4      4      4      4      4      4      4      4      4
Instruction compute stall:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:     15     15     14     16     16     15     14     15     15     15     15     14     16     16     16     16     16     16     15     15     15     15     15     14     44     43     15     16     15     15     15     15    546    471    388    327    193    170     30     15     16     15     15     15     15     14     15     16     16     16     16     16      0      0     16     15     15     15     15     14     15     16     16     15
Instruction ld/st stall:   0.30   0.30   0.28   0.32   0.32   0.30   0.28   0.30   0.30   0.30   0.30   0.28   0.32   0.32   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.28   0.88   0.86   0.30   0.32   0.30   0.30   0.30   0.30  10.92   9.42   7.76   6.54   3.86   3.40   0.60   0.30   0.32   0.30   0.30   0.30   0.30   0.28   0.30   0.32   0.32   0.32   0.32   0.32   0.00   0.00   0.32   0.30   0.30   0.30   0.30   0.28   0.30   0.32   0.32   0.30
Instruction empty inst q:   4977   4977   4978   4976   4976   4977   4978   4977   4977   4977   4977   4978   4976   4976   4976   4976   4976   4976   4977   4977   4977   4977   4977   4978   4948   4949   4977   4976   4977   4977   4977   4977   4446   4521   4604   4665   4799   4822   4962   4976   4976   4977   4977   4977   4977   4978   4977   4976   4976   4976   4976   4976   5000   5000   4976   4977   4977   4977   4977   4978   4977   4976   4976   4977
Instruction empty inst q:  99.54  99.54  99.56  99.52  99.52  99.54  99.56  99.54  99.54  99.54  99.54  99.56  99.52  99.52  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.56  98.96  98.98  99.54  99.52  99.54  99.54  99.54  99.54  88.92  90.42  92.08  93.30  95.98  96.44  99.24  99.52  99.52  99.54  99.54  99.54  99.54  99.56  99.54  99.52  99.52  99.52  99.52  99.52 100.00 100.00  99.52  99.54  99.54  99.54  99.54  99.56  99.54  99.52  99.52  99.54
========== Execution Unit Stats Begin ==========
AVG issue rate 0.06 per cycle
AVG issue rate 0.06 per cycle
FMA_UNIT active 352 cycles, idle 4648 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 124 cycles idle 4876 cycles
AVG load request latency 37.98 cycles
AVG store request latency 60.66 cycles
AVG memory request latency 49.32 cycles
ADDER_TREE active 296 cycles, idle 4704 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4088.78 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 7 Stats End ===============
SIMD 7 FILTER [0] base 1007f627572a900, size 3145728 count 372/12288
===SIMD 0 stat===
Total cycle count 30000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4938
token_buffer_full count 98.76 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4938
renaming_pop_fail rate 98.76 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1197 
execution_push_fail count 23.94 %
execution_push_fail count 3.99 
load write back AVG ratency 10836.50 
active_inst_q   3555   1445      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      0      4      4      4      4      4      4      4      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      0      4      4      4      4      4      4      4      4      4      4      4      4
Instruction compute stall:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:     16     16     16     16     16     15     16     16     15     16     15     15     15     15     15     14     14     16     16     16     16     15     15     15     14     14     16     16     16     16     16     15     15     14     15     14     16     16     16     16     16     15     16     15     15     15     15     14     15     16      0      0     16     16     16     15     16     15     15     15     15     14     15     14
Instruction ld/st stall:   0.32   0.32   0.32   0.32   0.32   0.30   0.32   0.32   0.30   0.32   0.30   0.30   0.30   0.30   0.30   0.28   0.28   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.28   0.28   0.32   0.32   0.32   0.32   0.32   0.30   0.30   0.28   0.30   0.28   0.32   0.32   0.32   0.32   0.32   0.30   0.32   0.30   0.30   0.30   0.30   0.28   0.30   0.32   0.00   0.00   0.32   0.32   0.32   0.30   0.32   0.30   0.30   0.30   0.30   0.28   0.30   0.28
Instruction empty inst q:   4976   4976   4976   4976   4976   4977   4976   4976   4977   4976   4977   4977   4977   4977   4977   4978   4978   4976   4976   4976   4976   4977   4977   4977   4978   4978   4976   4976   4976   4976   4976   4977   4977   4978   4977   4978   4976   4976   4976   4976   4976   4977   4976   4977   4977   4977   4977   4978   4977   4976   5000   5000   4976   4976   4976   4977   4976   4977   4977   4977   4977   4978   4977   4978
Instruction empty inst q:  99.52  99.52  99.52  99.52  99.52  99.54  99.52  99.52  99.54  99.52  99.54  99.54  99.54  99.54  99.54  99.56  99.56  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.56  99.56  99.52  99.52  99.52  99.52  99.52  99.54  99.54  99.56  99.54  99.56  99.52  99.52  99.52  99.52  99.52  99.54  99.52  99.54  99.54  99.54  99.54  99.56  99.54  99.52 100.00 100.00  99.52  99.52  99.52  99.54  99.52  99.54  99.54  99.54  99.54  99.56  99.54  99.56
========== Execution Unit Stats Begin ==========
AVG issue rate 0.06 per cycle
AVG issue rate 0.06 per cycle
FMA_UNIT active 372 cycles, idle 4628 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 124 cycles idle 4876 cycles
AVG load request latency 16.31 cycles
AVG store request latency 297528121354092544.00 cycles
AVG memory request latency 148764060677046272.00 cycles
ADDER_TREE active 310 cycles, idle 4690 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4089.72 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 0 Stats End ===============
SIMD 0 FILTER [0] base 1007f627572a900, size 3145728 count 434/12288
===SIMD 1 stat===
Total cycle count 30000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4938
token_buffer_full count 98.76 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4938
renaming_pop_fail rate 98.76 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1175 
execution_push_fail count 23.50 %
execution_push_fail count 3.92 
load write back AVG ratency 10858.63 
active_inst_q   3577   1409     14      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      0      4      4      4      4      4      4      4      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      0      4      4      4      4      4      4      4      4      4      4      4      4
Instruction compute stall:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:     15     15     15     15     16     15     14     15     15     15     15     15     15     14     16     16     16     16     16     15     15     15     15     15     15     16     14     14     14     15     15     14     16     16     16     15     15     15     16     15     14     16     16     16     16     15     15     15     15     14      0      0     15     16     14     16     16     16     16     15     15     15     15     15
Instruction ld/st stall:   0.30   0.30   0.30   0.30   0.32   0.30   0.28   0.30   0.30   0.30   0.30   0.30   0.30   0.28   0.32   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.30   0.32   0.28   0.28   0.28   0.30   0.30   0.28   0.32   0.32   0.32   0.30   0.30   0.30   0.32   0.30   0.28   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.28   0.00   0.00   0.30   0.32   0.28   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.30
Instruction empty inst q:   4977   4977   4977   4977   4976   4977   4978   4977   4977   4977   4977   4977   4977   4978   4976   4976   4976   4976   4976   4977   4977   4977   4977   4977   4977   4976   4978   4978   4978   4977   4977   4978   4976   4976   4976   4977   4977   4977   4976   4977   4978   4976   4976   4976   4976   4977   4977   4977   4977   4978   5000   5000   4977   4976   4978   4976   4976   4976   4976   4977   4977   4977   4977   4977
Instruction empty inst q:  99.54  99.54  99.54  99.54  99.52  99.54  99.56  99.54  99.54  99.54  99.54  99.54  99.54  99.56  99.52  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.54  99.52  99.56  99.56  99.56  99.54  99.54  99.56  99.52  99.52  99.52  99.54  99.54  99.54  99.52  99.54  99.56  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.56 100.00 100.00  99.54  99.52  99.56  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.54
========== Execution Unit Stats Begin ==========
AVG issue rate 0.06 per cycle
AVG issue rate 0.06 per cycle
FMA_UNIT active 372 cycles, idle 4628 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 124 cycles idle 4876 cycles
AVG load request latency 15.81 cycles
AVG store request latency 63.95 cycles
AVG memory request latency 39.88 cycles
ADDER_TREE active 310 cycles, idle 4690 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4089.72 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 1 Stats End ===============
SIMD 1 FILTER [0] base 1007f627572a900, size 3145728 count 434/12288
===SIMD 2 stat===
Total cycle count 30000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4938
token_buffer_full count 98.76 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4938
renaming_pop_fail rate 98.76 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1190 
execution_push_fail count 23.80 %
execution_push_fail count 3.97 
load write back AVG ratency 10844.04 
active_inst_q   3559   1427     14      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      3      4      4      4      4      4      4      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.06   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      4      4      4      4      4      4      4      4      4      4      4      4
Instruction compute stall:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:     15     15     14     16     14     16     14     14     16     16     16     15     15     15     15     15     15     15     16     16     16     16     16     16     15     16     15     15     15     14     15     14     15     15     15     15     15     15     14     15     16     15     14     16     16     16     16     16     16     15     15      0      6     15     15     15     14     16     16     16     16     16     16     15
Instruction ld/st stall:   0.30   0.30   0.28   0.32   0.28   0.32   0.28   0.28   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.30   0.30   0.32   0.32   0.32   0.32   0.32   0.32   0.30   0.32   0.30   0.30   0.30   0.28   0.30   0.28   0.30   0.30   0.30   0.30   0.30   0.30   0.28   0.30   0.32   0.30   0.28   0.32   0.32   0.32   0.32   0.32   0.32   0.30   0.30   0.00   0.12   0.30   0.30   0.30   0.28   0.32   0.32   0.32   0.32   0.32   0.32   0.30
Instruction empty inst q:   4977   4977   4978   4976   4978   4976   4978   4978   4976   4976   4976   4977   4977   4977   4977   4977   4977   4977   4976   4976   4976   4976   4976   4976   4977   4976   4977   4977   4977   4978   4977   4978   4977   4977   4977   4977   4977   4977   4978   4977   4976   4977   4978   4976   4976   4976   4976   4976   4976   4977   4977   5000   4987   4977   4977   4977   4978   4976   4976   4976   4976   4976   4976   4977
Instruction empty inst q:  99.54  99.54  99.56  99.52  99.56  99.52  99.56  99.56  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.54  99.54  99.52  99.52  99.52  99.52  99.52  99.52  99.54  99.52  99.54  99.54  99.54  99.56  99.54  99.56  99.54  99.54  99.54  99.54  99.54  99.54  99.56  99.54  99.52  99.54  99.56  99.52  99.52  99.52  99.52  99.52  99.52  99.54  99.54 100.00  99.74  99.54  99.54  99.54  99.56  99.52  99.52  99.52  99.52  99.52  99.52  99.54
========== Execution Unit Stats Begin ==========
AVG issue rate 0.06 per cycle
AVG issue rate 0.06 per cycle
FMA_UNIT active 378 cycles, idle 4622 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 125 cycles idle 4875 cycles
AVG load request latency 292805478394626048.00 cycles
AVG store request latency 64.40 cycles
AVG memory request latency 147573959599063040.00 cycles
ADDER_TREE active 315 cycles, idle 4685 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4089.71 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 2 Stats End ===============
SIMD 2 FILTER [0] base 1007f627572a900, size 3145728 count 435/12288
===SIMD 3 stat===
Total cycle count 30000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4937
token_buffer_full count 98.74 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4937
renaming_pop_fail rate 98.74 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1206 
execution_push_fail count 24.12 %
execution_push_fail count 4.02 
load write back AVG ratency 10866.32 
active_inst_q   3541   1444     15      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      1      4      4      4      4      4      4      4      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.02   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      1      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.02   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      3      4      4      4      4      4      4      4      4      4      4      4      4
Instruction compute stall:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.06   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:     16     15     15     15     15     15     16     16     16     15     15     15     15     15     15     14     14     14     16     16     16     16     16     16     16     16     15     16     15     15     16     16     15     15     16     16     16     16     16     15     14     15     15     15     15     14     16     14     16     16     16      0     16     15     15     15     15     15     15     14     16     14     16     16
Instruction ld/st stall:   0.32   0.30   0.30   0.30   0.30   0.30   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.30   0.28   0.28   0.28   0.32   0.32   0.32   0.32   0.32   0.32   0.32   0.32   0.30   0.32   0.30   0.30   0.32   0.32   0.30   0.30   0.32   0.32   0.32   0.32   0.32   0.30   0.28   0.30   0.30   0.30   0.30   0.28   0.32   0.28   0.32   0.32   0.32   0.00   0.32   0.30   0.30   0.30   0.30   0.30   0.30   0.28   0.32   0.28   0.32   0.32
Instruction empty inst q:   4976   4977   4977   4977   4977   4977   4976   4976   4976   4977   4977   4977   4977   4977   4977   4978   4978   4978   4976   4976   4976   4976   4976   4976   4976   4976   4977   4976   4977   4977   4976   4976   4977   4977   4976   4976   4976   4976   4976   4977   4977   4977   4977   4977   4977   4978   4976   4978   4976   4976   4976   4996   4976   4977   4977   4977   4977   4977   4977   4978   4976   4978   4976   4976
Instruction empty inst q:  99.52  99.54  99.54  99.54  99.54  99.54  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.54  99.56  99.56  99.56  99.52  99.52  99.52  99.52  99.52  99.52  99.52  99.52  99.54  99.52  99.54  99.54  99.52  99.52  99.54  99.54  99.52  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.54  99.56  99.52  99.56  99.52  99.52  99.52  99.92  99.52  99.54  99.54  99.54  99.54  99.54  99.54  99.56  99.52  99.56  99.52  99.52
========== Execution Unit Stats Begin ==========
AVG issue rate 0.06 per cycle
AVG issue rate 0.06 per cycle
FMA_UNIT active 381 cycles, idle 4619 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 127 cycles idle 4873 cycles
AVG load request latency 15.95 cycles
AVG store request latency 292805478394626048.00 cycles
AVG memory request latency 1.26 cycles
ADDER_TREE active 318 cycles, idle 4682 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4089.71 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 3 Stats End ===============
SIMD 3 FILTER [0] base 1007f627572a900, size 3145728 count 435/12288
===SIMD 4 stat===
Total cycle count 30000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4937
token_buffer_full count 98.74 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4936
renaming_pop_fail rate 98.72 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1204 
execution_push_fail count 24.08 %
execution_push_fail count 4.01 
load write back AVG ratency 10857.24 
active_inst_q   3543   1441     16      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      1      4      4      4      4      4      4      4      4      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.02   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      4      4      4      4      4      4      4      4      4      4      4      4      4
Instruction compute stall:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:     15     15     15     15     14     16     15     15     15     16     16     16     16     16     15     15     15     15     15     15     14     14     14     15     15     15     15     16     16     15     15     15     15     16     16     15     15     15     15     15     16     16     15     16     15     15     15     15     16     14      9     14     16     16     16     16     15     16     15     15     15     15     16     15
Instruction ld/st stall:   0.30   0.30   0.30   0.30   0.28   0.32   0.30   0.30   0.30   0.32   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.30   0.28   0.28   0.28   0.30   0.30   0.30   0.30   0.32   0.32   0.30   0.30   0.30   0.30   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.32   0.32   0.30   0.32   0.30   0.30   0.30   0.30   0.32   0.28   0.18   0.28   0.32   0.32   0.32   0.32   0.30   0.32   0.30   0.30   0.30   0.30   0.32   0.30
Instruction empty inst q:   4977   4977   4977   4977   4978   4976   4977   4977   4977   4976   4976   4976   4976   4976   4977   4977   4977   4977   4977   4977   4978   4978   4978   4977   4977   4977   4977   4976   4976   4977   4977   4977   4977   4976   4976   4977   4977   4977   4977   4977   4976   4976   4977   4976   4977   4977   4977   4977   4976   4978   4990   4978   4976   4976   4976   4976   4977   4976   4977   4977   4977   4977   4976   4977
Instruction empty inst q:  99.54  99.54  99.54  99.54  99.56  99.52  99.54  99.54  99.54  99.52  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.54  99.56  99.56  99.56  99.54  99.54  99.54  99.54  99.52  99.52  99.54  99.54  99.54  99.54  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.52  99.52  99.54  99.52  99.54  99.54  99.54  99.54  99.52  99.56  99.80  99.56  99.52  99.52  99.52  99.52  99.54  99.52  99.54  99.54  99.54  99.54  99.52  99.54
========== Execution Unit Stats Begin ==========
AVG issue rate 0.06 per cycle
AVG issue rate 0.06 per cycle
FMA_UNIT active 378 cycles, idle 4622 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 127 cycles idle 4873 cycles
AVG load request latency 15.81 cycles
AVG store request latency 292805478394626048.00 cycles
AVG memory request latency 146402739197313024.00 cycles
ADDER_TREE active 315 cycles, idle 4685 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4089.71 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 4 Stats End ===============
SIMD 4 FILTER [0] base 1007f627572a900, size 3145728 count 435/12288
===SIMD 5 stat===
Total cycle count 30000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4937
token_buffer_full count 98.74 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4937
renaming_pop_fail rate 98.74 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1202 
execution_push_fail count 24.04 %
execution_push_fail count 4.01 
load write back AVG ratency 10868.50 
active_inst_q   3547   1440     13      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      3      0      4      4      4      4      4      4      4      4      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.06   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      2      0      4      4      4      4      4      4      4      4      4      4      4      4      4
Instruction compute stall:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.04   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:     16     16     16     16     15     16     14     16     16     16     16     16     16     16     15     15     15     15     15     14     16     16     16     15     14     15     14     16     16     16     16     16     16     15     15     15     14     14     14     14     16     16     16     16     15     15     15     15     15     15      0     15     14     14     16     16     16     16     15     15     15     15     15     16
Instruction ld/st stall:   0.32   0.32   0.32   0.32   0.30   0.32   0.28   0.32   0.32   0.32   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.28   0.32   0.32   0.32   0.30   0.28   0.30   0.28   0.32   0.32   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.28   0.28   0.28   0.28   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.30   0.00   0.30   0.28   0.28   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.32
Instruction empty inst q:   4976   4976   4976   4976   4977   4976   4978   4976   4976   4976   4976   4976   4976   4976   4977   4977   4977   4977   4977   4978   4976   4976   4976   4977   4978   4977   4978   4976   4976   4976   4976   4976   4976   4977   4977   4977   4978   4978   4978   4978   4976   4976   4976   4976   4977   4977   4977   4977   4977   4980   5000   4977   4978   4978   4976   4976   4976   4976   4977   4977   4977   4977   4977   4976
Instruction empty inst q:  99.52  99.52  99.52  99.52  99.54  99.52  99.56  99.52  99.52  99.52  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.56  99.52  99.52  99.52  99.54  99.56  99.54  99.56  99.52  99.52  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.56  99.56  99.56  99.56  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.60 100.00  99.54  99.56  99.56  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.52
========== Execution Unit Stats Begin ==========
AVG issue rate 0.06 per cycle
AVG issue rate 0.06 per cycle
FMA_UNIT active 376 cycles, idle 4624 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 125 cycles idle 4875 cycles
AVG load request latency 15.97 cycles
AVG store request latency 292805478394626048.00 cycles
AVG memory request latency 146402739197313024.00 cycles
ADDER_TREE active 313 cycles, idle 4687 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4089.72 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 5 Stats End ===============
SIMD 5 FILTER [0] base 1007f627572a900, size 3145728 count 434/12288
===SIMD 6 stat===
Total cycle count 30000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4937
token_buffer_full count 98.74 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4938
renaming_pop_fail rate 98.76 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1186 
execution_push_fail count 23.72 %
execution_push_fail count 3.95 
load write back AVG ratency 10849.87 
active_inst_q   3566   1421     13      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      0      4      4      4      4      4      4      4      4      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      0      4      4      4      4      4      4      4      4      4      4      4      4      4
Instruction compute stall:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:     16     16     15     15     15     15     15     15     15     15     14     14     14     16     16     16     16     16     16     15     15     15     15     16     15     15     16     15     15     16     15     14     16     16     16     16     16     16     15     15     14     15     14     16     16     16     16     16     15      0      0     15     15     15     14     15     14     16     16     16     16     16     16     16
Instruction ld/st stall:   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.30   0.30   0.30   0.28   0.28   0.28   0.32   0.32   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.32   0.30   0.30   0.32   0.30   0.30   0.32   0.30   0.28   0.32   0.32   0.32   0.32   0.32   0.32   0.30   0.30   0.28   0.30   0.28   0.32   0.32   0.32   0.32   0.32   0.30   0.00   0.00   0.30   0.30   0.30   0.28   0.30   0.28   0.32   0.32   0.32   0.32   0.32   0.32   0.32
Instruction empty inst q:   4976   4976   4977   4977   4977   4977   4977   4977   4977   4977   4978   4978   4978   4976   4976   4976   4976   4976   4976   4977   4977   4977   4977   4976   4977   4977   4976   4977   4977   4976   4977   4978   4976   4976   4976   4976   4976   4976   4977   4977   4978   4977   4978   4976   4976   4976   4976   4976   4977   5000   5000   4977   4977   4977   4978   4977   4978   4976   4976   4976   4976   4976   4976   4976
Instruction empty inst q:  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.54  99.54  99.54  99.56  99.56  99.56  99.52  99.52  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.52  99.54  99.54  99.52  99.54  99.54  99.52  99.54  99.56  99.52  99.52  99.52  99.52  99.52  99.52  99.54  99.54  99.56  99.54  99.56  99.52  99.52  99.52  99.52  99.52  99.54 100.00 100.00  99.54  99.54  99.54  99.56  99.54  99.56  99.52  99.52  99.52  99.52  99.52  99.52  99.52
========== Execution Unit Stats Begin ==========
AVG issue rate 0.06 per cycle
AVG issue rate 0.06 per cycle
FMA_UNIT active 372 cycles, idle 4628 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 124 cycles idle 4876 cycles
AVG load request latency 15.98 cycles
AVG store request latency 292805478394626048.00 cycles
AVG memory request latency 147573959599063040.00 cycles
ADDER_TREE active 310 cycles, idle 4690 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4089.72 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 6 Stats End ===============
SIMD 6 FILTER [0] base 1007f627572a900, size 3145728 count 434/12288
===SIMD 7 stat===
Total cycle count 30000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4938
token_buffer_full count 98.76 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4938
renaming_pop_fail rate 98.76 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1187 
execution_push_fail count 23.74 %
execution_push_fail count 3.96 
load write back AVG ratency 10835.49 
active_inst_q   3565   1435      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      0      4      4      4      4      4      4      4      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      0      4      4      4      4      4      4      4      4      4      4      4      4
Instruction compute stall:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:     14     14     14     16     16     15     16     15     15     14     15     14     16     16     16     16     15     15     15     15     15     15     14     16     16     16     16     15     15     15     15     14     16     15     16     15     15     15     15     16     15     15     15     15     15     14     14     16     16     16      0      0     16     16     15     15     15     15     15     14     14     16     16     14
Instruction ld/st stall:   0.28   0.28   0.28   0.32   0.32   0.30   0.32   0.30   0.30   0.28   0.30   0.28   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.30   0.28   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.28   0.32   0.30   0.32   0.30   0.30   0.30   0.30   0.32   0.30   0.30   0.30   0.30   0.30   0.28   0.28   0.32   0.32   0.32   0.00   0.00   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.28   0.28   0.32   0.32   0.28
Instruction empty inst q:   4978   4978   4978   4976   4976   4977   4976   4977   4977   4978   4977   4978   4976   4976   4976   4976   4977   4977   4977   4977   4977   4977   4978   4976   4976   4976   4976   4977   4977   4977   4977   4978   4976   4977   4976   4977   4977   4977   4977   4976   4977   4977   4977   4977   4977   4978   4978   4976   4976   4976   5000   5000   4976   4976   4977   4977   4977   4977   4977   4978   4978   4976   4976   4978
Instruction empty inst q:  99.56  99.56  99.56  99.52  99.52  99.54  99.52  99.54  99.54  99.56  99.54  99.56  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.54  99.56  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.56  99.52  99.54  99.52  99.54  99.54  99.54  99.54  99.52  99.54  99.54  99.54  99.54  99.54  99.56  99.56  99.52  99.52  99.52 100.00 100.00  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.56  99.56  99.52  99.52  99.56
========== Execution Unit Stats Begin ==========
AVG issue rate 0.06 per cycle
AVG issue rate 0.06 per cycle
FMA_UNIT active 372 cycles, idle 4628 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 124 cycles idle 4876 cycles
AVG load request latency 16.15 cycles
AVG store request latency 297528121354092544.00 cycles
AVG memory request latency 148764060677046272.00 cycles
ADDER_TREE active 310 cycles, idle 4690 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4089.72 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 7 Stats End ===============
SIMD 7 FILTER [0] base 1007f627572a900, size 3145728 count 434/12288
===SIMD 0 stat===
Total cycle count 35000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4937
token_buffer_full count 98.74 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4938
renaming_pop_fail rate 98.76 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1609 
execution_push_fail count 32.18 %
execution_push_fail count 4.60 
load write back AVG ratency 13243.17 
active_inst_q   3147   1391     87     82     31    102     52     85     23      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      0      4      4      4      4      4      4      4      4      4      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      0      4      4      4      4      4      4      4      4      4      4      4      4      4      4
Instruction compute stall:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:     16    515    442    358    285    254    161    109     36     15     15     15     15     14     16     14     16     16     16     15     16     15     15     15     44     43     15     15     16     16     16     15     14     16     16     16     16     16     16     16     16     15     15     15     15     14     14     14      0      0     16     16     16     16     16     15     15     15     15     14     14     14     14     16
Instruction ld/st stall:   0.32  10.30   8.84   7.16   5.70   5.08   3.22   2.18   0.72   0.30   0.30   0.30   0.30   0.28   0.32   0.28   0.32   0.32   0.32   0.30   0.32   0.30   0.30   0.30   0.88   0.86   0.30   0.30   0.32   0.32   0.32   0.30   0.28   0.32   0.32   0.32   0.32   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.28   0.28   0.28   0.00   0.00   0.32   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.28   0.28   0.28   0.28   0.32
Instruction empty inst q:   4976   4477   4550   4634   4707   4738   4831   4883   4956   4977   4977   4977   4977   4978   4976   4978   4976   4976   4976   4977   4976   4977   4977   4977   4948   4949   4977   4977   4976   4976   4976   4977   4978   4976   4976   4976   4976   4976   4976   4976   4976   4977   4977   4977   4977   4978   4978   4978   5000   5000   4976   4976   4976   4976   4976   4977   4977   4977   4977   4978   4978   4978   4978   4976
Instruction empty inst q:  99.52  89.54  91.00  92.68  94.14  94.76  96.62  97.66  99.12  99.54  99.54  99.54  99.54  99.56  99.52  99.56  99.52  99.52  99.52  99.54  99.52  99.54  99.54  99.54  98.96  98.98  99.54  99.54  99.52  99.52  99.52  99.54  99.56  99.52  99.52  99.52  99.52  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.56  99.56  99.56 100.00 100.00  99.52  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.56  99.56  99.56  99.56  99.52
========== Execution Unit Stats Begin ==========
AVG issue rate 0.06 per cycle
AVG issue rate 0.06 per cycle
FMA_UNIT active 351 cycles, idle 4649 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 124 cycles idle 4876 cycles
AVG load request latency 37.39 cycles
AVG store request latency 292805478394626048.00 cycles
AVG memory request latency 147573959599063040.00 cycles
ADDER_TREE active 296 cycles, idle 4704 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4090.38 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 0 Stats End ===============
SIMD 0 FILTER [0] base 1007f627572a900, size 3145728 count 497/12288
===SIMD 1 stat===
Total cycle count 35000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4938
token_buffer_full count 98.76 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4938
renaming_pop_fail rate 98.76 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1619 
execution_push_fail count 32.38 %
execution_push_fail count 4.63 
load write back AVG ratency 13262.52 
active_inst_q   3137   1380     98     82     73     34    125     71      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      0      4      4      4      4      4      4      4      4      4      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      0      4      4      4      4      4      4      4      4      4      4      4      4      4      4
Instruction compute stall:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:     15    525    452    368    295    224    199     77     15     15     14     14     14     14     16     16     16     16     15     15     15     15     15     15     42     44     14     16     16     15     15     16     16     16     15     15     15     15     16     15     16     16     16     15     16     15     15     15      0      0     15     14     16     16     16     16     16     15     16     15     15     15     15     15
Instruction ld/st stall:   0.30  10.50   9.04   7.36   5.90   4.48   3.98   1.54   0.30   0.30   0.28   0.28   0.28   0.28   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.30   0.84   0.88   0.28   0.32   0.32   0.30   0.30   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.32   0.30   0.32   0.32   0.32   0.30   0.32   0.30   0.30   0.30   0.00   0.00   0.30   0.28   0.32   0.32   0.32   0.32   0.32   0.30   0.32   0.30   0.30   0.30   0.30   0.30
Instruction empty inst q:   4977   4467   4540   4624   4697   4768   4793   4915   4977   4977   4978   4978   4978   4978   4976   4976   4976   4976   4977   4977   4977   4977   4977   4977   4950   4948   4978   4976   4976   4977   4977   4976   4976   4976   4977   4977   4977   4977   4976   4977   4976   4976   4976   4977   4976   4977   4977   4977   5000   5000   4977   4978   4976   4976   4976   4976   4976   4977   4976   4977   4977   4977   4977   4977
Instruction empty inst q:  99.54  89.34  90.80  92.48  93.94  95.36  95.86  98.30  99.54  99.54  99.56  99.56  99.56  99.56  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.54  99.00  98.96  99.56  99.52  99.52  99.54  99.54  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.52  99.54  99.52  99.52  99.52  99.54  99.52  99.54  99.54  99.54 100.00 100.00  99.54  99.56  99.52  99.52  99.52  99.52  99.52  99.54  99.52  99.54  99.54  99.54  99.54  99.54
========== Execution Unit Stats Begin ==========
AVG issue rate 0.06 per cycle
AVG issue rate 0.06 per cycle
FMA_UNIT active 352 cycles, idle 4648 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 124 cycles idle 4876 cycles
AVG load request latency 38.03 cycles
AVG store request latency 297528121354092544.00 cycles
AVG memory request latency 148764060677046272.00 cycles
ADDER_TREE active 296 cycles, idle 4704 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4090.39 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 1 Stats End ===============
SIMD 1 FILTER [0] base 1007f627572a900, size 3145728 count 496/12288
===SIMD 2 stat===
Total cycle count 35000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4938
token_buffer_full count 98.76 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4938
renaming_pop_fail rate 98.76 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1578 
execution_push_fail count 31.56 %
execution_push_fail count 4.51 
load write back AVG ratency 13244.17 
active_inst_q   3177   1361    107     83    104     82     83      3      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      0      4      4      4      4      4      4      4      4      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      0      4      4      4      4      4      4      4      4      4      4      4      4      4
Instruction compute stall:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:     15     14    493    422    340    267    162     89     16     16     15     15     15     15     15     14     15     14     14     16     16     16     15     15     42     43     15     15     14     16     16     16     15     15     15     14     14     14     14     16     16     15     16     14     16     16     15     15     15      0      0     15     15     15     15     15     16     14     16     16     15     15     15     15
Instruction ld/st stall:   0.30   0.28   9.86   8.44   6.80   5.34   3.24   1.78   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.28   0.30   0.28   0.28   0.32   0.32   0.32   0.30   0.30   0.84   0.86   0.30   0.30   0.28   0.32   0.32   0.32   0.30   0.30   0.30   0.28   0.28   0.28   0.28   0.32   0.32   0.30   0.32   0.28   0.32   0.32   0.30   0.30   0.30   0.00   0.00   0.30   0.30   0.30   0.30   0.30   0.32   0.28   0.32   0.32   0.30   0.30   0.30   0.30
Instruction empty inst q:   4977   4978   4499   4570   4652   4725   4830   4903   4976   4976   4977   4977   4977   4977   4977   4978   4977   4978   4978   4976   4976   4976   4977   4977   4950   4949   4977   4977   4978   4976   4976   4976   4977   4977   4977   4978   4978   4978   4978   4976   4976   4977   4976   4978   4976   4976   4977   4977   4977   5000   5000   4977   4977   4977   4977   4977   4976   4978   4976   4976   4977   4977   4977   4977
Instruction empty inst q:  99.54  99.56  89.98  91.40  93.04  94.50  96.60  98.06  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.56  99.54  99.56  99.56  99.52  99.52  99.52  99.54  99.54  99.00  98.98  99.54  99.54  99.56  99.52  99.52  99.52  99.54  99.54  99.54  99.56  99.56  99.56  99.56  99.52  99.52  99.54  99.52  99.56  99.52  99.52  99.54  99.54  99.54 100.00 100.00  99.54  99.54  99.54  99.54  99.54  99.52  99.56  99.52  99.52  99.54  99.54  99.54  99.54
========== Execution Unit Stats Begin ==========
AVG issue rate 0.06 per cycle
AVG issue rate 0.06 per cycle
FMA_UNIT active 357 cycles, idle 4643 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 124 cycles idle 4876 cycles
AVG load request latency 32.95 cycles
AVG store request latency 13.87 cycles
AVG memory request latency 23.41 cycles
ADDER_TREE active 301 cycles, idle 4699 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4090.38 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 2 Stats End ===============
SIMD 2 FILTER [0] base 1007f627572a900, size 3145728 count 497/12288
===SIMD 3 stat===
Total cycle count 35000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4938
token_buffer_full count 98.76 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4938
renaming_pop_fail rate 98.76 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1622 
execution_push_fail count 32.44 %
execution_push_fail count 4.63 
load write back AVG ratency 13263.52 
active_inst_q   3132   1397    109    154     70     87     51      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      0      4      4      4      4      4      4      4      4      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      0      4      4      4      4      4      4      4      4      4      4      4      4      4
Instruction compute stall:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:     16     15    505    432    350    205    134     59     16     15     15     15     15     15     15     16     16     16     16     16     15     15     15     16     43     43     15     15     15     15     15     15     14     14     16     16     16     16     16     15     15     15     14     15     16     16     16     16     16      0      0     16     15     15     15     15     14     15     16     16     16     16     16     16
Instruction ld/st stall:   0.32   0.30  10.10   8.64   7.00   4.10   2.68   1.18   0.32   0.30   0.30   0.30   0.30   0.30   0.30   0.32   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.32   0.86   0.86   0.30   0.30   0.30   0.30   0.30   0.30   0.28   0.28   0.32   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.28   0.30   0.32   0.32   0.32   0.32   0.32   0.00   0.00   0.32   0.30   0.30   0.30   0.30   0.28   0.30   0.32   0.32   0.32   0.32   0.32   0.32
Instruction empty inst q:   4976   4977   4487   4560   4642   4787   4858   4933   4976   4977   4977   4977   4977   4977   4977   4976   4976   4976   4976   4976   4977   4977   4977   4976   4949   4949   4977   4977   4977   4977   4977   4977   4978   4978   4976   4976   4976   4976   4976   4977   4977   4977   4978   4977   4976   4976   4976   4976   4976   5000   5000   4976   4977   4977   4977   4977   4978   4977   4976   4976   4976   4976   4976   4976
Instruction empty inst q:  99.52  99.54  89.74  91.20  92.84  95.74  97.16  98.66  99.52  99.54  99.54  99.54  99.54  99.54  99.54  99.52  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.52  98.98  98.98  99.54  99.54  99.54  99.54  99.54  99.54  99.56  99.56  99.52  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.56  99.54  99.52  99.52  99.52  99.52  99.52 100.00 100.00  99.52  99.54  99.54  99.54  99.54  99.56  99.54  99.52  99.52  99.52  99.52  99.52  99.52
========== Execution Unit Stats Begin ==========
AVG issue rate 0.06 per cycle
AVG issue rate 0.06 per cycle
FMA_UNIT active 358 cycles, idle 4642 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 124 cycles idle 4876 cycles
AVG load request latency 30.39 cycles
AVG store request latency 94.68 cycles
AVG memory request latency 62.53 cycles
ADDER_TREE active 301 cycles, idle 4699 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4090.38 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 3 Stats End ===============
SIMD 3 FILTER [0] base 1007f627572a900, size 3145728 count 497/12288
===SIMD 4 stat===
Total cycle count 35000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4938
token_buffer_full count 98.76 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4938
renaming_pop_fail rate 98.76 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1650 
execution_push_fail count 33.00 %
execution_push_fail count 4.71 
load write back AVG ratency 13285.14 
active_inst_q   3102   1379    106     81     92     92     87     61      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      3      4      4      4      4      4      4      4      4      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.06   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      4      4      4      4      4      4      4      4      4      4      4      4      4      4
Instruction compute stall:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:     15    553    480    398    327    234    151     67     14     16     16     16     16     16     15     15     15     15     15     15     16     16     16     15     42     43     14     16     15     15     15     14     15     16     16     15     15     15     15     15     15     15     15     15     15     15     15     14     16      0      7     16     16     16     15     15     15     15     15     15     15     14     16     15
Instruction ld/st stall:   0.30  11.06   9.60   7.96   6.54   4.68   3.02   1.34   0.28   0.32   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.30   0.32   0.32   0.32   0.30   0.84   0.86   0.28   0.32   0.30   0.30   0.30   0.28   0.30   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.30   0.30   0.30   0.30   0.30   0.30   0.30   0.28   0.32   0.00   0.14   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.30   0.30   0.28   0.32   0.30
Instruction empty inst q:   4977   4439   4512   4594   4665   4758   4841   4925   4978   4976   4976   4976   4976   4976   4977   4977   4977   4977   4977   4977   4976   4976   4976   4977   4950   4949   4978   4976   4977   4977   4977   4978   4977   4976   4976   4977   4977   4977   4977   4977   4977   4977   4977   4977   4977   4977   4977   4978   4976   5000   4986   4976   4976   4976   4977   4977   4977   4977   4977   4977   4977   4978   4976   4977
Instruction empty inst q:  99.54  88.78  90.24  91.88  93.30  95.16  96.82  98.50  99.56  99.52  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.54  99.52  99.52  99.52  99.54  99.00  98.98  99.56  99.52  99.54  99.54  99.54  99.56  99.54  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.54  99.54  99.54  99.54  99.54  99.54  99.54  99.56  99.52 100.00  99.72  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.54  99.54  99.56  99.52  99.54
========== Execution Unit Stats Begin ==========
AVG issue rate 0.06 per cycle
AVG issue rate 0.06 per cycle
FMA_UNIT active 358 cycles, idle 4642 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 125 cycles idle 4875 cycles
AVG load request latency 292805478394626048.00 cycles
AVG store request latency 94.76 cycles
AVG memory request latency 25.88 cycles
ADDER_TREE active 301 cycles, idle 4699 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4090.38 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 4 Stats End ===============
SIMD 4 FILTER [0] base 1007f627572a900, size 3145728 count 497/12288
===SIMD 5 stat===
Total cycle count 35000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4937
token_buffer_full count 98.74 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4937
renaming_pop_fail rate 98.74 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1676 
execution_push_fail count 33.52 %
execution_push_fail count 4.79 
load write back AVG ratency 13304.93 
active_inst_q   3074   1395    106     83    152     72     85     33      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      1      4      4      4      4      4      4      4      4      4      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.02   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      2      4      4      4      4      4      4      4      4      4      4      4      4      4      4
Instruction compute stall:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.04   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:     16    565    492    410    337    184    121     39     16     16     16     15     15     15     15     15     14     14     16     16     16     16     16     14     42     42     16     16     16     16     16     16     16     15     15     15     14     16     16     14     16     16     16     15     15     15     15     15     15      0     14     14     14     14     16     16     16     15     15     15     15     15     15     16
Instruction ld/st stall:   0.32  11.30   9.84   8.20   6.74   3.68   2.42   0.78   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.28   0.28   0.32   0.32   0.32   0.32   0.32   0.28   0.84   0.84   0.32   0.32   0.32   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.28   0.32   0.32   0.28   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.30   0.00   0.28   0.28   0.28   0.28   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.30   0.32
Instruction empty inst q:   4976   4427   4500   4582   4655   4808   4871   4953   4976   4976   4976   4977   4977   4977   4977   4977   4978   4978   4976   4976   4976   4976   4976   4978   4950   4950   4976   4976   4976   4976   4976   4976   4976   4977   4977   4977   4978   4976   4976   4978   4976   4976   4976   4977   4977   4977   4977   4977   4977   4997   4978   4978   4978   4978   4976   4976   4976   4977   4977   4977   4977   4977   4977   4976
Instruction empty inst q:  99.52  88.54  90.00  91.64  93.10  96.16  97.42  99.06  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.56  99.56  99.52  99.52  99.52  99.52  99.52  99.56  99.00  99.00  99.52  99.52  99.52  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.56  99.52  99.52  99.56  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.54  99.94  99.56  99.56  99.56  99.56  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.54  99.52
========== Execution Unit Stats Begin ==========
AVG issue rate 0.06 per cycle
AVG issue rate 0.06 per cycle
FMA_UNIT active 360 cycles, idle 4640 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 127 cycles idle 4873 cycles
AVG load request latency 37.08 cycles
AVG store request latency 15.29 cycles
AVG memory request latency 26.18 cycles
ADDER_TREE active 303 cycles, idle 4697 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4090.38 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 5 Stats End ===============
SIMD 5 FILTER [0] base 1007f627572a900, size 3145728 count 497/12288
===SIMD 6 stat===
Total cycle count 35000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4937
token_buffer_full count 98.74 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4936
renaming_pop_fail rate 98.72 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1636 
execution_push_fail count 32.72 %
execution_push_fail count 4.67 
load write back AVG ratency 13293.89 
active_inst_q   3115   1384    106     82     33    102     50     85     43      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      1      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.02   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4
Instruction compute stall:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:    535    460    378    305    272    179    129     56     15     15     14     16     16     16     16     16     15     15     15     15     15     14     14     16     42     42     16     15     14     16     15     16     16     16     16     16     15     15     15     14     16     14     16     16     16     16     15     15      9     15     15     15     15     14     16     14     16     16     16     16     15     15     16     15
Instruction ld/st stall:  10.70   9.20   7.56   6.10   5.44   3.58   2.58   1.12   0.30   0.30   0.28   0.32   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.28   0.28   0.32   0.84   0.84   0.32   0.30   0.28   0.32   0.30   0.32   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.28   0.32   0.28   0.32   0.32   0.32   0.32   0.30   0.30   0.18   0.30   0.30   0.30   0.30   0.28   0.32   0.28   0.32   0.32   0.32   0.32   0.30   0.30   0.32   0.30
Instruction empty inst q:   4457   4532   4614   4687   4720   4813   4863   4936   4977   4977   4978   4976   4976   4976   4976   4976   4977   4977   4977   4977   4977   4978   4978   4976   4950   4950   4976   4977   4978   4976   4977   4976   4976   4976   4976   4976   4977   4977   4977   4978   4976   4978   4976   4976   4976   4976   4977   4977   4990   4977   4977   4977   4977   4978   4976   4978   4976   4976   4976   4976   4977   4977   4976   4977
Instruction empty inst q:  89.14  90.64  92.28  93.74  94.40  96.26  97.26  98.72  99.54  99.54  99.56  99.52  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.56  99.56  99.52  99.00  99.00  99.52  99.54  99.56  99.52  99.54  99.52  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.56  99.52  99.56  99.52  99.52  99.52  99.52  99.54  99.54  99.80  99.54  99.54  99.54  99.54  99.56  99.52  99.56  99.52  99.52  99.52  99.52  99.54  99.54  99.52  99.54
========== Execution Unit Stats Begin ==========
AVG issue rate 0.06 per cycle
AVG issue rate 0.06 per cycle
FMA_UNIT active 357 cycles, idle 4643 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 127 cycles idle 4873 cycles
AVG load request latency 38.68 cycles
AVG store request latency 15.14 cycles
AVG memory request latency 26.91 cycles
ADDER_TREE active 301 cycles, idle 4699 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4090.38 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 6 Stats End ===============
SIMD 6 FILTER [0] base 1007f627572a900, size 3145728 count 497/12288
===SIMD 7 stat===
Total cycle count 35000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4937
token_buffer_full count 98.74 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4937
renaming_pop_fail rate 98.74 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1637 
execution_push_fail count 32.74 %
execution_push_fail count 4.68 
load write back AVG ratency 13276.41 
active_inst_q   3116   1378     99     82     73     32    124     83     13      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      3      0      4      4      4      4      4      4      4      4      4      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.06   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      1      0      4      4      4      4      4      4      4      4      4      4      4      4      4      4
Instruction compute stall:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.02   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:     16    545    470    390    317    244    221     97     26     16     16     16     16     16     16     15     15     15     15     15     14     15     14     16     43     43     16     15     15     15     15     14     15     15     15     15     15     15     14     15     15     15     15     14     15     16     16     16     16      0     16     15     16     15     15     15     15     14     15     16     16     16     16     14
Instruction ld/st stall:   0.32  10.90   9.40   7.80   6.34   4.88   4.42   1.94   0.52   0.32   0.32   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.30   0.30   0.28   0.30   0.28   0.32   0.86   0.86   0.32   0.30   0.30   0.30   0.30   0.28   0.30   0.30   0.30   0.30   0.30   0.30   0.28   0.30   0.30   0.30   0.30   0.28   0.30   0.32   0.32   0.32   0.32   0.00   0.32   0.30   0.32   0.30   0.30   0.30   0.30   0.28   0.30   0.32   0.32   0.32   0.32   0.28
Instruction empty inst q:   4976   4447   4522   4602   4675   4748   4771   4895   4966   4976   4976   4976   4976   4976   4976   4977   4977   4977   4977   4977   4978   4977   4978   4976   4949   4949   4976   4977   4977   4977   4977   4978   4977   4977   4977   4977   4977   4977   4978   4977   4977   4977   4977   4978   4977   4976   4976   4976   4980   5000   4976   4977   4976   4977   4977   4977   4977   4978   4977   4976   4976   4976   4976   4978
Instruction empty inst q:  99.52  88.94  90.44  92.04  93.50  94.96  95.42  97.90  99.32  99.52  99.52  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.54  99.54  99.56  99.54  99.56  99.52  98.98  98.98  99.52  99.54  99.54  99.54  99.54  99.56  99.54  99.54  99.54  99.54  99.54  99.54  99.56  99.54  99.54  99.54  99.54  99.56  99.54  99.52  99.52  99.52  99.60 100.00  99.52  99.54  99.52  99.54  99.54  99.54  99.54  99.56  99.54  99.52  99.52  99.52  99.52  99.56
========== Execution Unit Stats Begin ==========
AVG issue rate 0.06 per cycle
AVG issue rate 0.06 per cycle
FMA_UNIT active 354 cycles, idle 4646 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 125 cycles idle 4875 cycles
AVG load request latency 39.30 cycles
AVG store request latency 292805478394626048.00 cycles
AVG memory request latency 146402739197313024.00 cycles
ADDER_TREE active 298 cycles, idle 4702 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4090.38 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 7 Stats End ===============
SIMD 7 FILTER [0] base 1007f627572a900, size 3145728 count 497/12288
===SIMD 0 stat===
Total cycle count 40000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4937
token_buffer_full count 98.74 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4936
renaming_pop_fail rate 98.72 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1602 
execution_push_fail count 32.04 %
execution_push_fail count 4.01 
load write back AVG ratency 15705.33 
active_inst_q   3150   1382     82     82     52     53    113     33     53      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      1      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.02   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4
Instruction compute stall:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:     16     16     14     14     16     15     15     14     15     16     15     16     15     15     16     16     16     16     15     15     15     16     16     16     15     15     16     16     15     15     14     16     15     16    525    451    369    296    244    200     87     65     15     16     16     16     15     10     14     16     16     16     16     15     14     15     15     16     16     16     15     15     16     15
Instruction ld/st stall:   0.32   0.32   0.28   0.28   0.32   0.30   0.30   0.28   0.30   0.32   0.30   0.32   0.30   0.30   0.32   0.32   0.32   0.32   0.30   0.30   0.30   0.32   0.32   0.32   0.30   0.30   0.32   0.32   0.30   0.30   0.28   0.32   0.30   0.32  10.50   9.02   7.38   5.92   4.88   4.00   1.74   1.30   0.30   0.32   0.32   0.32   0.30   0.20   0.28   0.32   0.32   0.32   0.32   0.30   0.28   0.30   0.30   0.32   0.32   0.32   0.30   0.30   0.32   0.30
Instruction empty inst q:   4976   4976   4978   4978   4976   4977   4977   4978   4977   4976   4977   4976   4977   4977   4976   4976   4976   4976   4977   4977   4977   4976   4976   4976   4977   4977   4976   4976   4977   4977   4978   4976   4977   4976   4467   4541   4623   4696   4748   4792   4905   4927   4977   4976   4976   4976   4977   4989   4978   4976   4976   4976   4976   4977   4978   4977   4977   4976   4976   4976   4977   4977   4976   4977
Instruction empty inst q:  99.52  99.52  99.56  99.56  99.52  99.54  99.54  99.56  99.54  99.52  99.54  99.52  99.54  99.54  99.52  99.52  99.52  99.52  99.54  99.54  99.54  99.52  99.52  99.52  99.54  99.54  99.52  99.52  99.54  99.54  99.56  99.52  99.54  99.52  89.34  90.82  92.46  93.92  94.96  95.84  98.10  98.54  99.54  99.52  99.52  99.52  99.54  99.78  99.56  99.52  99.52  99.52  99.52  99.54  99.56  99.54  99.54  99.52  99.52  99.52  99.54  99.54  99.52  99.54
========== Execution Unit Stats Begin ==========
AVG issue rate 0.06 per cycle
AVG issue rate 0.06 per cycle
FMA_UNIT active 356 cycles, idle 4644 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 127 cycles idle 4873 cycles
AVG load request latency 38.97 cycles
AVG store request latency 292805478394626048.00 cycles
AVG memory request latency 11.97 cycles
ADDER_TREE active 300 cycles, idle 4700 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4090.88 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 0 Stats End ===============
SIMD 0 FILTER [0] base 1007f627572a900, size 3145728 count 560/12288
===SIMD 1 stat===
Total cycle count 40000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4937
token_buffer_full count 98.74 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4937
renaming_pop_fail rate 98.74 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1574 
execution_push_fail count 31.48 %
execution_push_fail count 3.93 
load write back AVG ratency 15722.30 
active_inst_q   3180   1362     83     82     71     14    141     34     33      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      3      0      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.06   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      2      0      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4
Instruction compute stall:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.04   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:     16     15     15     16     15     14     16     16     15     16     14     16     16     15     16     16     15     15     16     16     15     14     14     15     16     15     15     16     16     15     14     15     15     15    515    441    358    285    214    209     68     45     15     16     15     15     16      0     15     14     14     16     16     16     16     15     15     16     15     15     16     14     15     16
Instruction ld/st stall:   0.32   0.30   0.30   0.32   0.30   0.28   0.32   0.32   0.30   0.32   0.28   0.32   0.32   0.30   0.32   0.32   0.30   0.30   0.32   0.32   0.30   0.28   0.28   0.30   0.32   0.30   0.30   0.32   0.32   0.30   0.28   0.30   0.30   0.30  10.30   8.82   7.16   5.70   4.28   4.18   1.36   0.90   0.30   0.32   0.30   0.30   0.32   0.00   0.30   0.28   0.28   0.32   0.32   0.32   0.32   0.30   0.30   0.32   0.30   0.30   0.32   0.28   0.30   0.32
Instruction empty inst q:   4976   4977   4977   4976   4977   4978   4976   4976   4977   4976   4978   4976   4976   4977   4976   4976   4977   4977   4976   4976   4977   4978   4978   4977   4976   4977   4977   4976   4976   4977   4978   4977   4977   4977   4477   4551   4634   4707   4778   4783   4924   4947   4977   4976   4977   4977   4979   5000   4977   4978   4978   4976   4976   4976   4976   4977   4977   4976   4977   4977   4976   4978   4977   4976
Instruction empty inst q:  99.52  99.54  99.54  99.52  99.54  99.56  99.52  99.52  99.54  99.52  99.56  99.52  99.52  99.54  99.52  99.52  99.54  99.54  99.52  99.52  99.54  99.56  99.56  99.54  99.52  99.54  99.54  99.52  99.52  99.54  99.56  99.54  99.54  99.54  89.54  91.02  92.68  94.14  95.56  95.66  98.48  98.94  99.54  99.52  99.54  99.54  99.58 100.00  99.54  99.56  99.56  99.52  99.52  99.52  99.52  99.54  99.54  99.52  99.54  99.54  99.52  99.56  99.54  99.52
========== Execution Unit Stats Begin ==========
AVG issue rate 0.06 per cycle
AVG issue rate 0.06 per cycle
FMA_UNIT active 354 cycles, idle 4646 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 125 cycles idle 4875 cycles
AVG load request latency 38.02 cycles
AVG store request latency 292805478394626048.00 cycles
AVG memory request latency 146402739197313024.00 cycles
ADDER_TREE active 298 cycles, idle 4702 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4090.89 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 1 Stats End ===============
SIMD 1 FILTER [0] base 1007f627572a900, size 3145728 count 559/12288
===SIMD 2 stat===
Total cycle count 40000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4937
token_buffer_full count 98.74 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4937
renaming_pop_fail rate 98.74 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1550 
execution_push_fail count 31.00 %
execution_push_fail count 3.88 
load write back AVG ratency 15666.83 
active_inst_q   3206   1343     85     83     51     64    121     34     13      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      1      0      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.02   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      0      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4
Instruction compute stall:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:     16     15     16     16     16     15     15     14     16     15     15     15     16     16     16     16     16     15     15     16     16     15     16     16     14     16     16     16     16     15     16     16     15     16     16    505    431    349    275    224    169     48     25     15     15     16     14      0      0     15     15     15     14     15     15     16     16     15     15     16     14     16     15     14
Instruction ld/st stall:   0.32   0.30   0.32   0.32   0.32   0.30   0.30   0.28   0.32   0.30   0.30   0.30   0.32   0.32   0.32   0.32   0.32   0.30   0.30   0.32   0.32   0.30   0.32   0.32   0.28   0.32   0.32   0.32   0.32   0.30   0.32   0.32   0.30   0.32   0.32  10.10   8.62   6.98   5.50   4.48   3.38   0.96   0.50   0.30   0.30   0.32   0.28   0.00   0.00   0.30   0.30   0.30   0.28   0.30   0.30   0.32   0.32   0.30   0.30   0.32   0.28   0.32   0.30   0.28
Instruction empty inst q:   4976   4977   4976   4976   4976   4977   4977   4978   4976   4977   4977   4977   4976   4976   4976   4976   4976   4977   4977   4976   4976   4977   4976   4976   4978   4976   4976   4976   4976   4977   4976   4976   4977   4976   4976   4487   4561   4643   4717   4768   4823   4944   4967   4977   4977   4976   4978   4999   5000   4977   4977   4977   4978   4977   4977   4976   4976   4977   4977   4976   4978   4976   4977   4978
Instruction empty inst q:  99.52  99.54  99.52  99.52  99.52  99.54  99.54  99.56  99.52  99.54  99.54  99.54  99.52  99.52  99.52  99.52  99.52  99.54  99.54  99.52  99.52  99.54  99.52  99.52  99.56  99.52  99.52  99.52  99.52  99.54  99.52  99.52  99.54  99.52  99.52  89.74  91.22  92.86  94.34  95.36  96.46  98.88  99.34  99.54  99.54  99.52  99.56  99.98 100.00  99.54  99.54  99.54  99.56  99.54  99.54  99.52  99.52  99.54  99.54  99.52  99.56  99.52  99.54  99.56
========== Execution Unit Stats Begin ==========
AVG issue rate 0.06 per cycle
AVG issue rate 0.06 per cycle
FMA_UNIT active 350 cycles, idle 4650 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 125 cycles idle 4875 cycles
AVG load request latency 36.02 cycles
AVG store request latency 292805478394626048.00 cycles
AVG memory request latency 147573959599063040.00 cycles
ADDER_TREE active 295 cycles, idle 4705 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4090.88 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 2 Stats End ===============
SIMD 2 FILTER [0] base 1007f627572a900, size 3145728 count 560/12288
===SIMD 3 stat===
Total cycle count 40000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4938
token_buffer_full count 98.76 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4938
renaming_pop_fail rate 98.76 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1544 
execution_push_fail count 30.88 %
execution_push_fail count 3.86 
load write back AVG ratency 15683.78 
active_inst_q   3213   1346     85     83     94     22    134     23      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      0      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      1      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.02   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      0      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4
Instruction compute stall:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:     15     16     14     16     15     15     16     16     15     16     16     15     14     14     15     15     16     16     15     14     14     15     15     15     16     16     16     15     14     15     15     15     16     15     15    495    421    339    265    173    160     28     14     15     16     15     16      0      0     16     16     15     15     16     15     15     15     15     16     15     16     16     15     15
Instruction ld/st stall:   0.30   0.32   0.28   0.32   0.30   0.30   0.32   0.32   0.30   0.32   0.32   0.30   0.28   0.28   0.30   0.30   0.32   0.32   0.30   0.28   0.28   0.30   0.30   0.30   0.32   0.32   0.32   0.30   0.28   0.30   0.30   0.30   0.32   0.30   0.30   9.90   8.42   6.78   5.30   3.46   3.20   0.56   0.28   0.30   0.32   0.30   0.32   0.00   0.00   0.32   0.32   0.30   0.30   0.32   0.30   0.30   0.30   0.30   0.32   0.30   0.32   0.32   0.30   0.30
Instruction empty inst q:   4977   4976   4978   4976   4977   4977   4976   4976   4977   4976   4976   4977   4978   4978   4977   4977   4976   4976   4977   4978   4978   4977   4977   4977   4976   4976   4976   4977   4978   4977   4977   4977   4976   4977   4977   4497   4571   4653   4727   4819   4832   4964   4977   4977   4976   4977   4976   5000   5000   4976   4976   4977   4977   4976   4977   4977   4977   4977   4976   4977   4976   4976   4977   4977
Instruction empty inst q:  99.54  99.52  99.56  99.52  99.54  99.54  99.52  99.52  99.54  99.52  99.52  99.54  99.56  99.56  99.54  99.54  99.52  99.52  99.54  99.56  99.56  99.54  99.54  99.54  99.52  99.52  99.52  99.54  99.56  99.54  99.54  99.54  99.52  99.54  99.54  89.94  91.42  93.06  94.54  96.38  96.64  99.28  99.54  99.54  99.52  99.54  99.52 100.00 100.00  99.52  99.52  99.54  99.54  99.52  99.54  99.54  99.54  99.54  99.52  99.54  99.52  99.52  99.54  99.54
========== Execution Unit Stats Begin ==========
AVG issue rate 0.06 per cycle
AVG issue rate 0.06 per cycle
FMA_UNIT active 351 cycles, idle 4649 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 124 cycles idle 4876 cycles
AVG load request latency 34.74 cycles
AVG store request latency 297528121354092544.00 cycles
AVG memory request latency 148764060677046272.00 cycles
ADDER_TREE active 295 cycles, idle 4705 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4090.89 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 3 Stats End ===============
SIMD 3 FILTER [0] base 1007f627572a900, size 3145728 count 559/12288
===SIMD 4 stat===
Total cycle count 40000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4938
token_buffer_full count 98.76 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4938
renaming_pop_fail rate 98.76 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1635 
execution_push_fail count 32.70 %
execution_push_fail count 4.09 
load write back AVG ratency 15703.47 
active_inst_q   3122   1368     86     82    154     51    135      2      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      0      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      0      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4
Instruction compute stall:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:     15     15     16     14     15     15     15     15     16     15     16     15     15     16     16     16     15     14     15     15     15     16     16     15     16     16     15     15     16     16     16     16     16     15     15    564    490    409    336    183    140     16     16     15     14     16     16      0      0     16     16     16     15     14     15     16     16     15     14     16     16     16     15     16
Instruction ld/st stall:   0.30   0.30   0.32   0.28   0.30   0.30   0.30   0.30   0.32   0.30   0.32   0.30   0.30   0.32   0.32   0.32   0.30   0.28   0.30   0.30   0.30   0.32   0.32   0.30   0.32   0.32   0.30   0.30   0.32   0.32   0.32   0.32   0.32   0.30   0.30  11.28   9.80   8.18   6.72   3.66   2.80   0.32   0.32   0.30   0.28   0.32   0.32   0.00   0.00   0.32   0.32   0.32   0.30   0.28   0.30   0.32   0.32   0.30   0.28   0.32   0.32   0.32   0.30   0.32
Instruction empty inst q:   4977   4977   4976   4978   4977   4977   4977   4977   4976   4977   4976   4977   4977   4976   4976   4976   4977   4978   4977   4977   4977   4976   4976   4977   4976   4976   4977   4977   4976   4976   4976   4976   4976   4977   4977   4428   4502   4583   4656   4809   4852   4976   4976   4977   4978   4976   4976   5000   5000   4976   4976   4976   4977   4978   4977   4976   4976   4977   4978   4976   4976   4976   4977   4976
Instruction empty inst q:  99.54  99.54  99.52  99.56  99.54  99.54  99.54  99.54  99.52  99.54  99.52  99.54  99.54  99.52  99.52  99.52  99.54  99.56  99.54  99.54  99.54  99.52  99.52  99.54  99.52  99.52  99.54  99.54  99.52  99.52  99.52  99.52  99.52  99.54  99.54  88.56  90.04  91.66  93.12  96.18  97.04  99.52  99.52  99.54  99.56  99.52  99.52 100.00 100.00  99.52  99.52  99.52  99.54  99.56  99.54  99.52  99.52  99.54  99.56  99.52  99.52  99.52  99.54  99.52
========== Execution Unit Stats Begin ==========
AVG issue rate 0.06 per cycle
AVG issue rate 0.06 per cycle
FMA_UNIT active 357 cycles, idle 4643 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 124 cycles idle 4876 cycles
AVG load request latency 37.82 cycles
AVG store request latency 297528121354092544.00 cycles
AVG memory request latency 8.19 cycles
ADDER_TREE active 300 cycles, idle 4700 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4090.89 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 4 Stats End ===============
SIMD 4 FILTER [0] base 1007f627572a900, size 3145728 count 559/12288
===SIMD 5 stat===
Total cycle count 40000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4938
token_buffer_full count 98.76 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4938
renaming_pop_fail rate 98.76 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1636 
execution_push_fail count 32.72 %
execution_push_fail count 4.09 
load write back AVG ratency 15720.87 
active_inst_q   3120   1385     84     82    182     34    113      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      0      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      0      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4
Instruction compute stall:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:     16     15     15     16     16     16     16     15     14     14     14     16     15     15     15     16     15     16     16     16     16     16     15     16     15     14     15     15     14     15     16     16     15     14     14    554    480    398    326    144    120     16     15     15     16     16     14      0      0     15     16     14     16     16     16     16     15     15     16     16     14     16     15     16
Instruction ld/st stall:   0.32   0.30   0.30   0.32   0.32   0.32   0.32   0.30   0.28   0.28   0.28   0.32   0.30   0.30   0.30   0.32   0.30   0.32   0.32   0.32   0.32   0.32   0.30   0.32   0.30   0.28   0.30   0.30   0.28   0.30   0.32   0.32   0.30   0.28   0.28  11.08   9.60   7.96   6.52   2.88   2.40   0.32   0.30   0.30   0.32   0.32   0.28   0.00   0.00   0.30   0.32   0.28   0.32   0.32   0.32   0.32   0.30   0.30   0.32   0.32   0.28   0.32   0.30   0.32
Instruction empty inst q:   4976   4977   4977   4976   4976   4976   4976   4977   4978   4978   4978   4976   4977   4977   4977   4976   4977   4976   4976   4976   4976   4976   4977   4976   4977   4978   4977   4977   4978   4977   4976   4976   4977   4978   4978   4438   4512   4594   4666   4848   4872   4976   4977   4977   4976   4976   4978   5000   5000   4977   4976   4978   4976   4976   4976   4976   4977   4977   4976   4976   4978   4976   4977   4976
Instruction empty inst q:  99.52  99.54  99.54  99.52  99.52  99.52  99.52  99.54  99.56  99.56  99.56  99.52  99.54  99.54  99.54  99.52  99.54  99.52  99.52  99.52  99.52  99.52  99.54  99.52  99.54  99.56  99.54  99.54  99.56  99.54  99.52  99.52  99.54  99.56  99.56  88.76  90.24  91.88  93.32  96.96  97.44  99.52  99.54  99.54  99.52  99.52  99.56 100.00 100.00  99.54  99.52  99.56  99.52  99.52  99.52  99.52  99.54  99.54  99.52  99.52  99.56  99.52  99.54  99.52
========== Execution Unit Stats Begin ==========
AVG issue rate 0.06 per cycle
AVG issue rate 0.06 per cycle
FMA_UNIT active 357 cycles, idle 4643 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 124 cycles idle 4876 cycles
AVG load request latency 36.61 cycles
AVG store request latency 60.84 cycles
AVG memory request latency 48.73 cycles
ADDER_TREE active 300 cycles, idle 4700 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4090.89 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 5 Stats End ===============
SIMD 5 FILTER [0] base 1007f627572a900, size 3145728 count 559/12288
===SIMD 6 stat===
Total cycle count 40000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4938
token_buffer_full count 98.76 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4938
renaming_pop_fail rate 98.76 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1615 
execution_push_fail count 32.30 %
execution_push_fail count 4.04 
load write back AVG ratency 15741.33 
active_inst_q   3138   1374     85     81     63    132     35     92      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      3      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.06   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      0      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4
Instruction compute stall:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.00   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction ld/st stall:     16     16     16     15     16     15     16     16     16     15     15     15     16     16     14     14     16     15     15     16     16     15     16     15     16     16     16     15     16     15     16     15     16     16    544    470    388    316    254    130     97     15     16     16     14     15     15      0      6     15     15     15     14     16     15     15     16     16     14     15     15     16     14     15
Instruction ld/st stall:   0.32   0.32   0.32   0.30   0.32   0.30   0.32   0.32   0.32   0.30   0.30   0.30   0.32   0.32   0.28   0.28   0.32   0.30   0.30   0.32   0.32   0.30   0.32   0.30   0.32   0.32   0.32   0.30   0.32   0.30   0.32   0.30   0.32   0.32  10.88   9.40   7.76   6.32   5.08   2.60   1.94   0.30   0.32   0.32   0.28   0.30   0.30   0.00   0.12   0.30   0.30   0.30   0.28   0.32   0.30   0.30   0.32   0.32   0.28   0.30   0.30   0.32   0.28   0.30
Instruction empty inst q:   4976   4976   4976   4977   4976   4977   4976   4976   4976   4977   4977   4977   4976   4976   4978   4978   4976   4977   4977   4976   4976   4977   4976   4977   4976   4976   4976   4977   4976   4977   4976   4977   4976   4976   4448   4522   4604   4676   4738   4862   4895   4977   4976   4976   4978   4977   4977   5000   4987   4977   4977   4977   4978   4976   4977   4977   4976   4976   4978   4977   4977   4976   4978   4977
Instruction empty inst q:  99.52  99.52  99.52  99.54  99.52  99.54  99.52  99.52  99.52  99.54  99.54  99.54  99.52  99.52  99.56  99.56  99.52  99.54  99.54  99.52  99.52  99.54  99.52  99.54  99.52  99.52  99.52  99.54  99.52  99.54  99.52  99.54  99.52  99.52  88.96  90.44  92.08  93.52  94.76  97.24  97.90  99.54  99.52  99.52  99.56  99.54  99.54 100.00  99.74  99.54  99.54  99.54  99.56  99.52  99.54  99.54  99.52  99.52  99.56  99.54  99.54  99.52  99.56  99.54
========== Execution Unit Stats Begin ==========
AVG issue rate 0.06 per cycle
AVG issue rate 0.06 per cycle
FMA_UNIT active 357 cycles, idle 4643 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
FMA_UNIT active 0 cycles, idle 5000 cycles
SF_UINT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
RELU_UNIT active 0 cycles, idle 5000 cycles
LDST_UNIT : active 125 cycles idle 4875 cycles
AVG load request latency 292805478394626048.00 cycles
AVG store request latency 61.68 cycles
AVG memory request latency 8.74 cycles
ADDER_TREE active 300 cycles, idle 4700 cycles
========== Execution Unit Stats End ==========
===REGISTER FILE====
AVG vector register allocation size = 4090.89 bytes
MAX vector register allocation size = 4096 bytes
=============== SIMD Unit 6 Stats End ===============
SIMD 6 FILTER [0] base 1007f627572a900, size 3145728 count 559/12288
===SIMD 7 stat===
Total cycle count 40000
SIMD active cycles 5000
incomming_request_empty count 5000
incomming_request_empty raio 100.00 %
token_buffer_full count 4937
token_buffer_full count 98.74 %
instruction_queue_push_fail count 0
initializer fail 0
per-request fail 0
finalizer fail 0
inst q full fail 0
instruction_queue_push_fail count 0.00 %
renaming_pop_fail count 4937
renaming_pop_fail rate 98.74 %
register_allocation_fail count 0
register_allocation_fail count 0.00 %
execution_push_fail count 1625 
execution_push_fail count 32.50 %
execution_push_fail count 4.06 
load write back AVG ratency 15730.21 
active_inst_q   3126   1399     82     82     72    133     34     72      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction queue issued:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      1      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4
Instruction queue issued:   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.02   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08   0.08
Instruction resource stall:      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0
Instruction resource stall:   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00   0.00
Instruction compute stall:      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4      4   