# Hello, I'm Siyuan Zeng ðŸ‘‹

## About Me
I'm a PhD student at the Institute of Computing Technology, Chinese Academy of Sciences (ICT, CAS). As an aspiring hardware designer, I'm passionate about delving into the intricacies of low-level system architecture.

## ðŸŽ“ Education
- PhD candidate in Computer Science, Institute of Computing Technology, Chinese Academy of Sciences

## ðŸ”¬ Research Interests
- Low-level hardware design

## ðŸ›  Skills
- Hardware Description Languages (VHDL, Verilog, chisel)

## ðŸš€ Current Projects
- [You can list any current projects or research you're working on]

## ðŸ“« How to Reach Me
- Email: [zengsiyuan21s@ict.ac.cn]
- [Any other professional social media or contact information]

## ðŸŒ± I'm currently learning...
- chisel!!!!

## ðŸ’¡ Fun Fact
I may be new to hardware design, but I'm excited to grow and learn in this field!

---

*"The only way to do great work is to love what you do." - Steve Jobs*

<!--
**zengsy99/zengsy99** is a âœ¨ _special_ âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- ðŸ”­ Iâ€™m currently working on ...
- ðŸŒ± Iâ€™m currently learning ...
- ðŸ‘¯ Iâ€™m looking to collaborate on ...
- ðŸ¤” Iâ€™m looking for help with ...
- ðŸ’¬ Ask me about ...
- ðŸ“« How to reach me: ...
- ðŸ˜„ Pronouns: ...
- âš¡ Fun fact: ...
-->
