$date
	Sat Sep 28 15:03:29 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux3_tb $end
$var wire 16 ! y [15:0] $end
$var parameter 32 " WIDTH $end
$var reg 16 # d0 [15:0] $end
$var reg 16 $ d1 [15:0] $end
$var reg 16 % d2 [15:0] $end
$var reg 2 & s [1:0] $end
$scope module uut $end
$var wire 16 ' d0 [15:0] $end
$var wire 16 ( d1 [15:0] $end
$var wire 16 ) d2 [15:0] $end
$var wire 2 * s [1:0] $end
$var parameter 32 + WIDTH $end
$var reg 16 , y [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10000 +
b10000 "
$end
#0
$dumpvars
b1001000110100 ,
b0 *
b1000100010001 )
b1010101111001101 (
b1001000110100 '
b0 &
b1000100010001 %
b1010101111001101 $
b1001000110100 #
b1001000110100 !
$end
#1
b1010101111001101 !
b1010101111001101 ,
b1 &
b1 *
#2
b1000100010001 !
b1000100010001 ,
b10 &
b10 *
#3
b1001000110100 !
b1001000110100 ,
b11 &
b11 *
#4
b0 &
b0 *
