

================================================================
== Vitis HLS Report for 'sort_radix'
================================================================
* Date:           Sun May 18 06:01:04 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.513 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   166289|   166289|  0.831 ms|  0.831 ms|  166290|  166290|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                   |                                        |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                      Instance                     |                 Module                 |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_sort_radix_Pipeline_init_1_fu_107              |sort_radix_Pipeline_init_1              |     2050|     2050|  10.250 us|  10.250 us|  2050|  2050|       no|
        |grp_sort_radix_Pipeline_hist_1_hist_2_fu_113       |sort_radix_Pipeline_hist_1_hist_2       |     2051|     2051|  10.255 us|  10.255 us|  2051|  2051|       no|
        |grp_sort_radix_Pipeline_hist_1_hist_21_fu_122      |sort_radix_Pipeline_hist_1_hist_21      |     2051|     2051|  10.255 us|  10.255 us|  2051|  2051|       no|
        |grp_sort_radix_Pipeline_local_1_fu_131             |sort_radix_Pipeline_local_1             |     2050|     2050|  10.250 us|  10.250 us|  2050|  2050|       no|
        |grp_sort_radix_Pipeline_sum_1_fu_137               |sort_radix_Pipeline_sum_1               |      129|      129|   0.645 us|   0.645 us|   129|   129|       no|
        |grp_sort_radix_Pipeline_last_1_fu_145              |sort_radix_Pipeline_last_1              |     2050|     2050|  10.250 us|  10.250 us|  2050|  2050|       no|
        |grp_sort_radix_Pipeline_update_1_update_2_fu_153   |sort_radix_Pipeline_update_1_update_2   |     2051|     2051|  10.255 us|  10.255 us|  2051|  2051|       no|
        |grp_sort_radix_Pipeline_update_1_update_22_fu_164  |sort_radix_Pipeline_update_1_update_22  |     2051|     2051|  10.255 us|  10.255 us|  2051|  2051|       no|
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- sort_1  |   166288|   166288|     10393|          -|          -|    16|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       17|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|     2586|     4009|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      549|    -|
|Register             |        -|     -|       35|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     2621|     4575|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |grp_sort_radix_Pipeline_hist_1_hist_2_fu_113       |sort_radix_Pipeline_hist_1_hist_2       |        0|   0|   152|   393|    0|
    |grp_sort_radix_Pipeline_hist_1_hist_21_fu_122      |sort_radix_Pipeline_hist_1_hist_21      |        0|   0|   152|   393|    0|
    |grp_sort_radix_Pipeline_init_1_fu_107              |sort_radix_Pipeline_init_1              |        0|   0|    14|    58|    0|
    |grp_sort_radix_Pipeline_last_1_fu_145              |sort_radix_Pipeline_last_1              |        0|   0|  1072|  1183|    0|
    |grp_sort_radix_Pipeline_local_1_fu_131             |sort_radix_Pipeline_local_1             |        0|   0|   777|  1122|    0|
    |grp_sort_radix_Pipeline_sum_1_fu_137               |sort_radix_Pipeline_sum_1               |        0|   0|    51|   132|    0|
    |grp_sort_radix_Pipeline_update_1_update_2_fu_153   |sort_radix_Pipeline_update_1_update_2   |        0|   0|   184|   364|    0|
    |grp_sort_radix_Pipeline_update_1_update_22_fu_164  |sort_radix_Pipeline_update_1_update_22  |        0|   0|   184|   364|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |Total                                              |                                        |        0|   0|  2586|  4009|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |exp_3_fu_194_p2                   |         +|   0|  0|  13|           6|           2|
    |ap_block_state14_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  17|           8|           4|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |a_address0                              |  20|          4|   11|         44|
    |a_ce0                                   |  20|          4|    1|          4|
    |a_we0                                   |   9|          2|    1|          2|
    |ap_NS_fsm                               |  65|         16|    1|         16|
    |ap_phi_mux_valid_buffer_1_phi_fu_98_p4  |  14|          3|    1|          3|
    |b_address0                              |  20|          4|   11|         44|
    |b_ce0                                   |  20|          4|    1|          4|
    |b_we0                                   |   9|          2|    1|          2|
    |bucket_address0                         |  49|          9|   11|         99|
    |bucket_address1                         |  37|          7|   11|         77|
    |bucket_ce0                              |  49|          9|    1|          9|
    |bucket_ce1                              |  37|          7|    1|          7|
    |bucket_d0                               |  43|          8|   32|        256|
    |bucket_d1                               |  14|          3|   32|         96|
    |bucket_we0                              |  43|          8|    1|          8|
    |bucket_we1                              |  14|          3|    1|          3|
    |exp_fu_64                               |   9|          2|    6|         12|
    |sum_address0                            |  20|          4|    7|         28|
    |sum_ce0                                 |  20|          4|    1|          4|
    |sum_d0                                  |  14|          3|   32|         96|
    |sum_we0                                 |  14|          3|    1|          3|
    |valid_buffer_reg_82                     |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 549|        111|  166|        819|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                       |  15|   0|   15|          0|
    |exp_fu_64                                                       |   6|   0|    6|          0|
    |grp_sort_radix_Pipeline_hist_1_hist_21_fu_122_ap_start_reg      |   1|   0|    1|          0|
    |grp_sort_radix_Pipeline_hist_1_hist_2_fu_113_ap_start_reg       |   1|   0|    1|          0|
    |grp_sort_radix_Pipeline_init_1_fu_107_ap_start_reg              |   1|   0|    1|          0|
    |grp_sort_radix_Pipeline_last_1_fu_145_ap_start_reg              |   1|   0|    1|          0|
    |grp_sort_radix_Pipeline_local_1_fu_131_ap_start_reg             |   1|   0|    1|          0|
    |grp_sort_radix_Pipeline_sum_1_fu_137_ap_start_reg               |   1|   0|    1|          0|
    |grp_sort_radix_Pipeline_update_1_update_22_fu_164_ap_start_reg  |   1|   0|    1|          0|
    |grp_sort_radix_Pipeline_update_1_update_2_fu_153_ap_start_reg   |   1|   0|    1|          0|
    |trunc_ln63_reg_222                                              |   5|   0|    5|          0|
    |valid_buffer_reg_82                                             |   1|   0|    1|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           |  35|   0|   35|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|    sort_radix|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|    sort_radix|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|    sort_radix|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|    sort_radix|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|    sort_radix|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|    sort_radix|  return value|
|a_address0       |  out|   11|   ap_memory|             a|         array|
|a_ce0            |  out|    1|   ap_memory|             a|         array|
|a_we0            |  out|    1|   ap_memory|             a|         array|
|a_d0             |  out|   32|   ap_memory|             a|         array|
|a_q0             |   in|   32|   ap_memory|             a|         array|
|b_address0       |  out|   11|   ap_memory|             b|         array|
|b_ce0            |  out|    1|   ap_memory|             b|         array|
|b_we0            |  out|    1|   ap_memory|             b|         array|
|b_d0             |  out|   32|   ap_memory|             b|         array|
|b_q0             |   in|   32|   ap_memory|             b|         array|
|bucket_address0  |  out|   11|   ap_memory|        bucket|         array|
|bucket_ce0       |  out|    1|   ap_memory|        bucket|         array|
|bucket_we0       |  out|    1|   ap_memory|        bucket|         array|
|bucket_d0        |  out|   32|   ap_memory|        bucket|         array|
|bucket_q0        |   in|   32|   ap_memory|        bucket|         array|
|bucket_address1  |  out|   11|   ap_memory|        bucket|         array|
|bucket_ce1       |  out|    1|   ap_memory|        bucket|         array|
|bucket_we1       |  out|    1|   ap_memory|        bucket|         array|
|bucket_d1        |  out|   32|   ap_memory|        bucket|         array|
|bucket_q1        |   in|   32|   ap_memory|        bucket|         array|
|sum_address0     |  out|    7|   ap_memory|           sum|         array|
|sum_ce0          |  out|    1|   ap_memory|           sum|         array|
|sum_we0          |  out|    1|   ap_memory|           sum|         array|
|sum_d0           |  out|   32|   ap_memory|           sum|         array|
|sum_q0           |   in|   32|   ap_memory|           sum|         array|
+-----------------+-----+-----+------------+--------------+--------------+

