#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Jul 18 12:58:55 2025
# Process ID: 127059
# Current directory: /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/600MHz/impl_FPAdd_600MHz.runs/impl_1
# Command line: vivado -log top_FPAdd_Test.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_FPAdd_Test.tcl -notrace
# Log file: /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/600MHz/impl_FPAdd_600MHz.runs/impl_1/top_FPAdd_Test.vdi
# Journal file: /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/600MHz/impl_FPAdd_600MHz.runs/impl_1/vivado.jou
# Running On: OASIS2, OS: Linux, CPU Frequency: 1377.413 MHz, CPU Physical cores: 4, Host memory: 33572 MB
#-----------------------------------------------------------
source top_FPAdd_Test.tcl -notrace
Command: link_design -top top_FPAdd_Test -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2063.793 ; gain = 0.000 ; free physical = 23074 ; free virtual = 34814
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/600MHz/temp_600MHz.xdc]
WARNING: [Vivado 12-2489] -period contains time 1.666667 which will be rounded to 1.667 to ensure it is an integer multiple of 1 picosecond [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/600MHz/temp_600MHz.xdc:3]
WARNING: [Vivado 12-2489] -waveform contains time 0.833333 which will be rounded to 0.833 to ensure it is an integer multiple of 1 picosecond [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/600MHz/temp_600MHz.xdc:3]
Finished Parsing XDC File [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/600MHz/temp_600MHz.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2224.258 ; gain = 0.000 ; free physical = 22989 ; free virtual = 34729
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2228.227 ; gain = 513.285 ; free physical = 22985 ; free virtual = 34725
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2313.070 ; gain = 84.844 ; free physical = 22985 ; free virtual = 34726

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 24adf8b97

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2778.930 ; gain = 465.859 ; free physical = 22619 ; free virtual = 34359

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 25f77fdcc

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3057.820 ; gain = 0.000 ; free physical = 22375 ; free virtual = 34115
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 3 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1fefab45f

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3057.820 ; gain = 0.000 ; free physical = 22375 ; free virtual = 34115
INFO: [Opt 31-389] Phase Constant propagation created 18 cells and removed 21 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1c0fd4fcd

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3057.820 ; gain = 0.000 ; free physical = 22375 ; free virtual = 34115
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 5 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1c0fd4fcd

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3089.836 ; gain = 32.016 ; free physical = 22375 ; free virtual = 34115
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1c0fd4fcd

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3089.836 ; gain = 32.016 ; free physical = 22375 ; free virtual = 34115
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1c0fd4fcd

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3089.836 ; gain = 32.016 ; free physical = 22375 ; free virtual = 34115
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |               3  |                                              0  |
|  Constant propagation         |              18  |              21  |                                              0  |
|  Sweep                        |               0  |               5  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3089.836 ; gain = 0.000 ; free physical = 22375 ; free virtual = 34115
Ending Logic Optimization Task | Checksum: 1f6f51f65

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3089.836 ; gain = 32.016 ; free physical = 22375 ; free virtual = 34115

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1f6f51f65

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3089.836 ; gain = 0.000 ; free physical = 22375 ; free virtual = 34115

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1f6f51f65

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3089.836 ; gain = 0.000 ; free physical = 22375 ; free virtual = 34115

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3089.836 ; gain = 0.000 ; free physical = 22375 ; free virtual = 34115
Ending Netlist Obfuscation Task | Checksum: 1f6f51f65

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3089.836 ; gain = 0.000 ; free physical = 22375 ; free virtual = 34115
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3089.836 ; gain = 861.609 ; free physical = 22375 ; free virtual = 34115
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3113.848 ; gain = 16.008 ; free physical = 22374 ; free virtual = 34114
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/600MHz/impl_FPAdd_600MHz.runs/impl_1/top_FPAdd_Test_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_FPAdd_Test_drc_opted.rpt -pb top_FPAdd_Test_drc_opted.pb -rpx top_FPAdd_Test_drc_opted.rpx
Command: report_drc -file top_FPAdd_Test_drc_opted.rpt -pb top_FPAdd_Test_drc_opted.pb -rpx top_FPAdd_Test_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/600MHz/impl_FPAdd_600MHz.runs/impl_1/top_FPAdd_Test_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3185.883 ; gain = 0.000 ; free physical = 22352 ; free virtual = 34092
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1508ca8a3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3185.883 ; gain = 0.000 ; free physical = 22352 ; free virtual = 34092
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3185.883 ; gain = 0.000 ; free physical = 22352 ; free virtual = 34092

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8a191289

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3185.883 ; gain = 0.000 ; free physical = 22336 ; free virtual = 34076

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: c9743252

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3185.883 ; gain = 0.000 ; free physical = 22336 ; free virtual = 34076

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: c9743252

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3185.883 ; gain = 0.000 ; free physical = 22336 ; free virtual = 34076
Phase 1 Placer Initialization | Checksum: c9743252

Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3185.883 ; gain = 0.000 ; free physical = 22336 ; free virtual = 34076

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 12af3e9b8

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3185.883 ; gain = 0.000 ; free physical = 22336 ; free virtual = 34076

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 90e1b104

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3185.883 ; gain = 0.000 ; free physical = 22336 ; free virtual = 34076

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 90e1b104

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3185.883 ; gain = 0.000 ; free physical = 22336 ; free virtual = 34076

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 150c18b59

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3185.883 ; gain = 0.000 ; free physical = 22385 ; free virtual = 34126

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 1 LUTNM shape to break, 0 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 1, total 1, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1 net or LUT. Breaked 1 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3185.883 ; gain = 0.000 ; free physical = 22384 ; free virtual = 34125
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3185.883 ; gain = 0.000 ; free physical = 22372 ; free virtual = 34113

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            1  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            1  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            2  |              0  |                     2  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: d3976617

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3185.883 ; gain = 0.000 ; free physical = 22368 ; free virtual = 34109
Phase 2.4 Global Placement Core | Checksum: 129b425c7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3185.883 ; gain = 0.000 ; free physical = 22365 ; free virtual = 34106
Phase 2 Global Placement | Checksum: 129b425c7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3185.883 ; gain = 0.000 ; free physical = 22365 ; free virtual = 34106

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 8e407644

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3185.883 ; gain = 0.000 ; free physical = 22365 ; free virtual = 34106

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13bcca184

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3185.883 ; gain = 0.000 ; free physical = 22366 ; free virtual = 34107

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16b0b80ff

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3185.883 ; gain = 0.000 ; free physical = 22366 ; free virtual = 34107

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: c1e839b4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3185.883 ; gain = 0.000 ; free physical = 22366 ; free virtual = 34107

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 17ae34789

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3185.883 ; gain = 0.000 ; free physical = 22370 ; free virtual = 34110

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 10cc651ef

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3185.883 ; gain = 0.000 ; free physical = 22365 ; free virtual = 34106

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 15903e658

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3185.883 ; gain = 0.000 ; free physical = 22365 ; free virtual = 34106

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 153e4eb6c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3185.883 ; gain = 0.000 ; free physical = 22365 ; free virtual = 34106

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 18833f02e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3185.883 ; gain = 0.000 ; free physical = 22357 ; free virtual = 34097
Phase 3 Detail Placement | Checksum: 18833f02e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3185.883 ; gain = 0.000 ; free physical = 22357 ; free virtual = 34097

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: c39f0d51

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.822 | TNS=-52.157 |
Phase 1 Physical Synthesis Initialization | Checksum: 8157a7d5

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3185.883 ; gain = 0.000 ; free physical = 22357 ; free virtual = 34097
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 102a3bddb

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3185.883 ; gain = 0.000 ; free physical = 22357 ; free virtual = 34097
Phase 4.1.1.1 BUFG Insertion | Checksum: c39f0d51

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3185.883 ; gain = 0.000 ; free physical = 22357 ; free virtual = 34097

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.421. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1a941622a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3185.883 ; gain = 0.000 ; free physical = 22022 ; free virtual = 33762

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3185.883 ; gain = 0.000 ; free physical = 22022 ; free virtual = 33762
Phase 4.1 Post Commit Optimization | Checksum: 1a941622a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3185.883 ; gain = 0.000 ; free physical = 22022 ; free virtual = 33762

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a941622a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3185.883 ; gain = 0.000 ; free physical = 22022 ; free virtual = 33762

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1a941622a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3185.883 ; gain = 0.000 ; free physical = 22022 ; free virtual = 33762
Phase 4.3 Placer Reporting | Checksum: 1a941622a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3185.883 ; gain = 0.000 ; free physical = 22022 ; free virtual = 33762

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3185.883 ; gain = 0.000 ; free physical = 22022 ; free virtual = 33762

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3185.883 ; gain = 0.000 ; free physical = 22022 ; free virtual = 33762
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b4280f56

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3185.883 ; gain = 0.000 ; free physical = 22022 ; free virtual = 33762
Ending Placer Task | Checksum: 11e4a59a8

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3185.883 ; gain = 0.000 ; free physical = 22022 ; free virtual = 33762
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 3185.883 ; gain = 0.000 ; free physical = 22042 ; free virtual = 33782
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3185.883 ; gain = 0.000 ; free physical = 22036 ; free virtual = 33778
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/600MHz/impl_FPAdd_600MHz.runs/impl_1/top_FPAdd_Test_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_FPAdd_Test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3185.883 ; gain = 0.000 ; free physical = 21972 ; free virtual = 33713
INFO: [runtcl-4] Executing : report_utilization -file top_FPAdd_Test_utilization_placed.rpt -pb top_FPAdd_Test_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_FPAdd_Test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3185.883 ; gain = 0.000 ; free physical = 21939 ; free virtual = 33680
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3185.883 ; gain = 0.000 ; free physical = 21908 ; free virtual = 33649
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.09s |  WALL: 0.07s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3185.883 ; gain = 0.000 ; free physical = 21908 ; free virtual = 33649

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.421 | TNS=-40.041 |
Phase 1 Physical Synthesis Initialization | Checksum: 189f9d892

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3185.883 ; gain = 0.000 ; free physical = 21883 ; free virtual = 33624
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.421 | TNS=-40.041 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 189f9d892

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3185.883 ; gain = 0.000 ; free physical = 21883 ; free virtual = 33624

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.421 | TNS=-40.041 |
INFO: [Physopt 32-702] Processed net uut/IEEEFPAdd_5_10_Freq600_uid2LeadingZeroCounter/outHighBits[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut/fracAdder/X_1_d4_reg[11]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut/fracAdder/X_1_d4_reg[9]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut/fracAdder/level4_d1_reg[6]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut/fracAdder/level4_d1[6]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut/IEEEFPAdd_5_10_Freq600_uid2LeadingZeroCounter/eqOp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut/IEEEFPAdd_5_10_Freq600_uid2LeadingZeroCounter/outHighBits[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut/fracAdder/X_1_d4_reg[11]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut/fracAdder/X_1_d4_reg[9]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut/fracAdder/level4_d1[6]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut/IEEEFPAdd_5_10_Freq600_uid2LeadingZeroCounter/eqOp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.421 | TNS=-40.041 |
Phase 3 Critical Path Optimization | Checksum: 189f9d892

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.8 . Memory (MB): peak = 3185.883 ; gain = 0.000 ; free physical = 21850 ; free virtual = 33591
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3185.883 ; gain = 0.000 ; free physical = 21850 ; free virtual = 33591
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.421 | TNS=-40.041 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Total          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3185.883 ; gain = 0.000 ; free physical = 21850 ; free virtual = 33591
Ending Physical Synthesis Task | Checksum: 1f4db1718

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.8 . Memory (MB): peak = 3185.883 ; gain = 0.000 ; free physical = 21850 ; free virtual = 33591
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3185.883 ; gain = 0.000 ; free physical = 21840 ; free virtual = 33582
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/600MHz/impl_FPAdd_600MHz.runs/impl_1/top_FPAdd_Test_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d665cec5 ConstDB: 0 ShapeSum: dcc60aff RouteDB: 0
Post Restoration Checksum: NetGraph: d5218883 NumContArr: 486901c1 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 11d8a8a44

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 3236.434 ; gain = 49.957 ; free physical = 21580 ; free virtual = 33320

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 11d8a8a44

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 3269.434 ; gain = 82.957 ; free physical = 21548 ; free virtual = 33289

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 11d8a8a44

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 3269.434 ; gain = 82.957 ; free physical = 21548 ; free virtual = 33289
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 167c44a52

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3284.730 ; gain = 98.254 ; free physical = 21539 ; free virtual = 33280
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.471 | TNS=-44.167| WHS=-0.120 | THS=-4.046 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 247
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 247
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1bb616adb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 3291.418 ; gain = 104.941 ; free physical = 21535 ; free virtual = 33276

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1bb616adb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 3291.418 ; gain = 104.941 ; free physical = 21535 ; free virtual = 33276
Phase 3 Initial Routing | Checksum: 1e4223569

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 3291.418 ; gain = 104.941 ; free physical = 21535 ; free virtual = 33275
INFO: [Route 35-580] Design has 52 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+==============================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                          |
+====================+===================+==============================================+
| sys_clk_pin        | sys_clk_pin       | uut/LeftShifterComponent/level1_d1_reg[10]/D |
| sys_clk_pin        | sys_clk_pin       | uut/LeftShifterComponent/level1_d1_reg[4]/D  |
| sys_clk_pin        | sys_clk_pin       | uut/LeftShifterComponent/level1_d1_reg[11]/D |
| sys_clk_pin        | sys_clk_pin       | uut/LeftShifterComponent/level1_d1_reg[9]/D  |
| sys_clk_pin        | sys_clk_pin       | uut/LeftShifterComponent/level1_d1_reg[2]/D  |
+--------------------+-------------------+----------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.502 | TNS=-64.243| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 10a53585e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3291.418 ; gain = 104.941 ; free physical = 22038 ; free virtual = 33778

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.646 | TNS=-63.024| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: d0ccd46c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 3291.418 ; gain = 104.941 ; free physical = 22045 ; free virtual = 33785
Phase 4 Rip-up And Reroute | Checksum: d0ccd46c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 3291.418 ; gain = 104.941 ; free physical = 22045 ; free virtual = 33785

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 19f22c26f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 3291.418 ; gain = 104.941 ; free physical = 22045 ; free virtual = 33785
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.406 | TNS=-53.887| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1df662f36

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 3291.418 ; gain = 104.941 ; free physical = 22044 ; free virtual = 33785

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1df662f36

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 3291.418 ; gain = 104.941 ; free physical = 22044 ; free virtual = 33785
Phase 5 Delay and Skew Optimization | Checksum: 1df662f36

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 3291.418 ; gain = 104.941 ; free physical = 22044 ; free virtual = 33785

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 190ec801e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 3291.418 ; gain = 104.941 ; free physical = 22044 ; free virtual = 33785
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.406 | TNS=-48.903| WHS=0.152  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 190ec801e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 3291.418 ; gain = 104.941 ; free physical = 22044 ; free virtual = 33785
Phase 6 Post Hold Fix | Checksum: 190ec801e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 3291.418 ; gain = 104.941 ; free physical = 22044 ; free virtual = 33785

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0366889 %
  Global Horizontal Routing Utilization  = 0.0289145 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 21.6216%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 20.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 27.9412%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 2331cd56c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 3291.418 ; gain = 104.941 ; free physical = 22044 ; free virtual = 33785

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2331cd56c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 3291.418 ; gain = 104.941 ; free physical = 22044 ; free virtual = 33785

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 20f8148c2

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 3307.426 ; gain = 120.949 ; free physical = 22044 ; free virtual = 33785

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.406 | TNS=-48.903| WHS=0.152  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 20f8148c2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 3307.426 ; gain = 120.949 ; free physical = 22044 ; free virtual = 33785
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 3307.426 ; gain = 120.949 ; free physical = 22076 ; free virtual = 33817

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 3307.426 ; gain = 121.543 ; free physical = 22076 ; free virtual = 33817
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3307.426 ; gain = 0.000 ; free physical = 22076 ; free virtual = 33817
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/600MHz/impl_FPAdd_600MHz.runs/impl_1/top_FPAdd_Test_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_FPAdd_Test_drc_routed.rpt -pb top_FPAdd_Test_drc_routed.pb -rpx top_FPAdd_Test_drc_routed.rpx
Command: report_drc -file top_FPAdd_Test_drc_routed.rpt -pb top_FPAdd_Test_drc_routed.pb -rpx top_FPAdd_Test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/600MHz/impl_FPAdd_600MHz.runs/impl_1/top_FPAdd_Test_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_FPAdd_Test_methodology_drc_routed.rpt -pb top_FPAdd_Test_methodology_drc_routed.pb -rpx top_FPAdd_Test_methodology_drc_routed.rpx
Command: report_methodology -file top_FPAdd_Test_methodology_drc_routed.rpt -pb top_FPAdd_Test_methodology_drc_routed.pb -rpx top_FPAdd_Test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/600MHz/impl_FPAdd_600MHz.runs/impl_1/top_FPAdd_Test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_FPAdd_Test_power_routed.rpt -pb top_FPAdd_Test_power_summary_routed.pb -rpx top_FPAdd_Test_power_routed.rpx
Command: report_power -file top_FPAdd_Test_power_routed.rpt -pb top_FPAdd_Test_power_summary_routed.pb -rpx top_FPAdd_Test_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
124 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_FPAdd_Test_route_status.rpt -pb top_FPAdd_Test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_FPAdd_Test_timing_summary_routed.rpt -pb top_FPAdd_Test_timing_summary_routed.pb -rpx top_FPAdd_Test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_FPAdd_Test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_FPAdd_Test_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_FPAdd_Test_bus_skew_routed.rpt -pb top_FPAdd_Test_bus_skew_routed.pb -rpx top_FPAdd_Test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Jul 18 13:00:05 2025...
