// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition"

// DATE "06/28/2024 21:41:21"

// 
// Device: Altera EPM240T100C5 Package TQFP100
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module detector (
	rst_in,
	seq_in,
	clk_50M,
	res_display,
	est_display);
input 	rst_in;
input 	seq_in;
input 	clk_50M;
output 	[6:0] res_display;
output 	[6:0] est_display;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clk_50M~combout ;
wire \clk_div_1s|P_div:count[22]~regout ;
wire \clk_div_1s|Add0~0_combout ;
wire \clk_div_1s|P_div:count[0]~regout ;
wire \clk_div_1s|Add0~2 ;
wire \clk_div_1s|Add0~2COUT1_126 ;
wire \clk_div_1s|Add0~5_combout ;
wire \clk_div_1s|P_div:count[1]~regout ;
wire \clk_div_1s|Add0~7 ;
wire \clk_div_1s|Add0~10_combout ;
wire \clk_div_1s|P_div:count[2]~regout ;
wire \clk_div_1s|Add0~12 ;
wire \clk_div_1s|Add0~12COUT1_127 ;
wire \clk_div_1s|Add0~15_combout ;
wire \clk_div_1s|P_div:count[3]~regout ;
wire \clk_div_1s|Add0~17 ;
wire \clk_div_1s|Add0~17COUT1_128 ;
wire \clk_div_1s|Add0~25_combout ;
wire \clk_div_1s|P_div:count[4]~regout ;
wire \clk_div_1s|Add0~27 ;
wire \clk_div_1s|Add0~27COUT1_129 ;
wire \clk_div_1s|Add0~30_combout ;
wire \clk_div_1s|P_div:count[5]~regout ;
wire \clk_div_1s|Add0~32 ;
wire \clk_div_1s|Add0~32COUT1_130 ;
wire \clk_div_1s|Add0~20_combout ;
wire \clk_div_1s|P_div:count[6]~regout ;
wire \clk_div_1s|Add0~22 ;
wire \clk_div_1s|Add0~35_combout ;
wire \clk_div_1s|P_div:count[7]~regout ;
wire \clk_div_1s|Add0~37 ;
wire \clk_div_1s|Add0~37COUT1_131 ;
wire \clk_div_1s|Add0~45_combout ;
wire \clk_div_1s|P_div:count[8]~regout ;
wire \clk_div_1s|Add0~47 ;
wire \clk_div_1s|Add0~47COUT1_132 ;
wire \clk_div_1s|Add0~50_combout ;
wire \clk_div_1s|P_div:count[9]~regout ;
wire \clk_div_1s|Add0~52 ;
wire \clk_div_1s|Add0~52COUT1_133 ;
wire \clk_div_1s|Add0~55_combout ;
wire \clk_div_1s|P_div:count[10]~regout ;
wire \clk_div_1s|Add0~57 ;
wire \clk_div_1s|Add0~57COUT1_134 ;
wire \clk_div_1s|Add0~40_combout ;
wire \clk_div_1s|P_div:count[11]~regout ;
wire \clk_div_1s|Add0~42 ;
wire \clk_div_1s|Add0~60_combout ;
wire \clk_div_1s|P_div:count[12]~regout ;
wire \clk_div_1s|Add0~62 ;
wire \clk_div_1s|Add0~62COUT1_135 ;
wire \clk_div_1s|Add0~65_combout ;
wire \clk_div_1s|P_div:count[13]~regout ;
wire \clk_div_1s|Add0~67 ;
wire \clk_div_1s|Add0~67COUT1_136 ;
wire \clk_div_1s|Add0~70_combout ;
wire \clk_div_1s|P_div:count[14]~regout ;
wire \clk_div_1s|Add0~72 ;
wire \clk_div_1s|Add0~72COUT1_137 ;
wire \clk_div_1s|Add0~75_combout ;
wire \clk_div_1s|P_div:count[15]~regout ;
wire \clk_div_1s|Add0~77 ;
wire \clk_div_1s|Add0~77COUT1_138 ;
wire \clk_div_1s|Add0~80_combout ;
wire \clk_div_1s|P_div:count[16]~regout ;
wire \clk_div_1s|Add0~82 ;
wire \clk_div_1s|Add0~95_combout ;
wire \clk_div_1s|P_div:count[17]~regout ;
wire \clk_div_1s|Add0~97 ;
wire \clk_div_1s|Add0~97COUT1_139 ;
wire \clk_div_1s|Add0~85_combout ;
wire \clk_div_1s|P_div:count[18]~regout ;
wire \clk_div_1s|Add0~87 ;
wire \clk_div_1s|Add0~87COUT1_140 ;
wire \clk_div_1s|Add0~90_combout ;
wire \clk_div_1s|P_div:count[19]~regout ;
wire \clk_div_1s|Add0~92 ;
wire \clk_div_1s|Add0~92COUT1_141 ;
wire \clk_div_1s|Add0~105_combout ;
wire \clk_div_1s|P_div:count[20]~regout ;
wire \clk_div_1s|Add0~107 ;
wire \clk_div_1s|Add0~107COUT1_142 ;
wire \clk_div_1s|Add0~110_combout ;
wire \clk_div_1s|P_div:count[21]~regout ;
wire \clk_div_1s|Add0~112 ;
wire \clk_div_1s|Add0~115_combout ;
wire \clk_div_1s|P_div:count[23]~regout ;
wire \clk_div_1s|Add0~117 ;
wire \clk_div_1s|Add0~117COUT1_143 ;
wire \clk_div_1s|Add0~120_combout ;
wire \clk_div_1s|Equal0~6_combout ;
wire \clk_div_1s|Equal0~0_combout ;
wire \clk_div_1s|Equal0~1_combout ;
wire \clk_div_1s|Equal0~3_combout ;
wire \clk_div_1s|Equal0~2_combout ;
wire \clk_div_1s|Equal0~4_combout ;
wire \clk_div_1s|Equal0~5_combout ;
wire \clk_div_1s|P_div:count[24]~regout ;
wire \clk_div_1s|Add0~122 ;
wire \clk_div_1s|Add0~122COUT1_144 ;
wire \clk_div_1s|Add0~100_combout ;
wire \clk_div_1s|Equal0~7_combout ;
wire \clk_div_1s|temp~regout ;
wire \clk_div_10ms|Add0~10_combout ;
wire \clk_div_10ms|Add0~12 ;
wire \clk_div_10ms|Add0~12COUT1_91 ;
wire \clk_div_10ms|Add0~15_combout ;
wire \clk_div_10ms|P_div:count[2]~regout ;
wire \clk_div_10ms|Add0~17 ;
wire \clk_div_10ms|Add0~17COUT1_92 ;
wire \clk_div_10ms|Add0~20_combout ;
wire \clk_div_10ms|P_div:count[3]~regout ;
wire \clk_div_10ms|Add0~22 ;
wire \clk_div_10ms|Add0~22COUT1_93 ;
wire \clk_div_10ms|Add0~25_combout ;
wire \clk_div_10ms|Equal0~0_combout ;
wire \clk_div_10ms|P_div:count[6]~regout ;
wire \clk_div_10ms|Add0~27 ;
wire \clk_div_10ms|Add0~30_combout ;
wire \clk_div_10ms|P_div:count[4]~regout ;
wire \clk_div_10ms|Add0~32 ;
wire \clk_div_10ms|Add0~32COUT1_94 ;
wire \clk_div_10ms|Add0~40_combout ;
wire \clk_div_10ms|P_div:count[5]~regout ;
wire \clk_div_10ms|Add0~42 ;
wire \clk_div_10ms|Add0~42COUT1_95 ;
wire \clk_div_10ms|Add0~45_combout ;
wire \clk_div_10ms|P_div:count[7]~regout ;
wire \clk_div_10ms|Add0~47 ;
wire \clk_div_10ms|Add0~47COUT1_96 ;
wire \clk_div_10ms|Add0~35_combout ;
wire \clk_div_10ms|Equal0~1_combout ;
wire \clk_div_10ms|P_div:count[14]~regout ;
wire \clk_div_10ms|Add0~37 ;
wire \clk_div_10ms|Add0~37COUT1_97 ;
wire \clk_div_10ms|Add0~50_combout ;
wire \clk_div_10ms|P_div:count[8]~regout ;
wire \clk_div_10ms|Add0~52 ;
wire \clk_div_10ms|Add0~55_combout ;
wire \clk_div_10ms|P_div:count[9]~regout ;
wire \clk_div_10ms|Add0~57 ;
wire \clk_div_10ms|Add0~57COUT1_98 ;
wire \clk_div_10ms|Add0~60_combout ;
wire \clk_div_10ms|P_div:count[10]~regout ;
wire \clk_div_10ms|Add0~62 ;
wire \clk_div_10ms|Add0~62COUT1_99 ;
wire \clk_div_10ms|Add0~65_combout ;
wire \clk_div_10ms|P_div:count[11]~regout ;
wire \clk_div_10ms|Add0~67 ;
wire \clk_div_10ms|Add0~67COUT1_100 ;
wire \clk_div_10ms|Add0~70_combout ;
wire \clk_div_10ms|P_div:count[12]~regout ;
wire \clk_div_10ms|Add0~72 ;
wire \clk_div_10ms|Add0~72COUT1_101 ;
wire \clk_div_10ms|Add0~85_combout ;
wire \clk_div_10ms|P_div:count[13]~regout ;
wire \clk_div_10ms|Add0~87 ;
wire \clk_div_10ms|Add0~75_combout ;
wire \clk_div_10ms|P_div:count[15]~regout ;
wire \clk_div_10ms|Add0~77 ;
wire \clk_div_10ms|Add0~77COUT1_102 ;
wire \clk_div_10ms|Add0~80_combout ;
wire \clk_div_10ms|Equal0~3_combout ;
wire \clk_div_10ms|Equal0~2_combout ;
wire \clk_div_10ms|Equal0~4_combout ;
wire \clk_div_10ms|P_div:count[17]~regout ;
wire \clk_div_10ms|Add0~82 ;
wire \clk_div_10ms|Add0~82COUT1_103 ;
wire \clk_div_10ms|Add0~2 ;
wire \clk_div_10ms|Add0~2COUT1_104 ;
wire \clk_div_10ms|Add0~5_combout ;
wire \clk_div_10ms|P_div:count[16]~regout ;
wire \clk_div_10ms|Add0~0_combout ;
wire \clk_div_10ms|temp~regout ;
wire \seq_in~combout ;
wire \deb|result~0_combout ;
wire \deb|result~regout ;
wire \comb_proc~0_combout ;
wire \rst_in~combout ;
wire \Equal0~1_combout ;
wire \Mux0~0_combout ;
wire \Equal0~0_combout ;
wire \Mux14~0_combout ;
wire \Mux13~0_combout ;
wire \Mux12~0_combout ;
wire \Mux11~0_combout ;
wire \Mux10~0_combout ;
wire \Mux9~0_combout ;
wire \Mux8~0_combout ;
wire [3:0] stat_prs;
wire [1:0] \deb|flipflops ;
wire [1:0] \deb|counter_out ;


// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clk_50M~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk_50M~combout ),
	.padio(clk_50M));
// synopsys translate_off
defparam \clk_50M~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y3_N7
maxii_lcell \clk_div_1s|P_div:count[22] (
// Equation(s):
// \clk_div_1s|P_div:count[22]~regout  = DFFEAS((((\clk_div_1s|Add0~115_combout  & !\clk_div_1s|Equal0~7_combout ))), GLOBAL(\clk_50M~combout ), VCC, , , , , , )

	.clk(\clk_50M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\clk_div_1s|Add0~115_combout ),
	.datad(\clk_div_1s|Equal0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_div_1s|P_div:count[22]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_1s|P_div:count[22] .lut_mask = "00f0";
defparam \clk_div_1s|P_div:count[22] .operation_mode = "normal";
defparam \clk_div_1s|P_div:count[22] .output_mode = "reg_only";
defparam \clk_div_1s|P_div:count[22] .register_cascade_mode = "off";
defparam \clk_div_1s|P_div:count[22] .sum_lutc_input = "datac";
defparam \clk_div_1s|P_div:count[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N3
maxii_lcell \clk_div_1s|Add0~0 (
// Equation(s):
// \clk_div_1s|Add0~0_combout  = ((!\clk_div_1s|P_div:count[0]~regout ))
// \clk_div_1s|Add0~2  = CARRY(((\clk_div_1s|P_div:count[0]~regout )))
// \clk_div_1s|Add0~2COUT1_126  = CARRY(((\clk_div_1s|P_div:count[0]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\clk_div_1s|P_div:count[0]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_1s|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\clk_div_1s|Add0~2 ),
	.cout1(\clk_div_1s|Add0~2COUT1_126 ));
// synopsys translate_off
defparam \clk_div_1s|Add0~0 .lut_mask = "33cc";
defparam \clk_div_1s|Add0~0 .operation_mode = "arithmetic";
defparam \clk_div_1s|Add0~0 .output_mode = "comb_only";
defparam \clk_div_1s|Add0~0 .register_cascade_mode = "off";
defparam \clk_div_1s|Add0~0 .sum_lutc_input = "datac";
defparam \clk_div_1s|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N2
maxii_lcell \clk_div_1s|P_div:count[0] (
// Equation(s):
// \clk_div_1s|P_div:count[0]~regout  = DFFEAS((((\clk_div_1s|Add0~0_combout ))), GLOBAL(\clk_50M~combout ), VCC, , , , , , )

	.clk(\clk_50M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\clk_div_1s|Add0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_div_1s|P_div:count[0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_1s|P_div:count[0] .lut_mask = "ff00";
defparam \clk_div_1s|P_div:count[0] .operation_mode = "normal";
defparam \clk_div_1s|P_div:count[0] .output_mode = "reg_only";
defparam \clk_div_1s|P_div:count[0] .register_cascade_mode = "off";
defparam \clk_div_1s|P_div:count[0] .sum_lutc_input = "datac";
defparam \clk_div_1s|P_div:count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N4
maxii_lcell \clk_div_1s|Add0~5 (
// Equation(s):
// \clk_div_1s|Add0~5_combout  = \clk_div_1s|P_div:count[1]~regout  $ ((((\clk_div_1s|Add0~2 ))))
// \clk_div_1s|Add0~7  = CARRY(((!\clk_div_1s|Add0~2COUT1_126 )) # (!\clk_div_1s|P_div:count[1]~regout ))

	.clk(gnd),
	.dataa(\clk_div_1s|P_div:count[1]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\clk_div_1s|Add0~2 ),
	.cin1(\clk_div_1s|Add0~2COUT1_126 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_1s|Add0~5_combout ),
	.regout(),
	.cout(\clk_div_1s|Add0~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_1s|Add0~5 .cin0_used = "true";
defparam \clk_div_1s|Add0~5 .cin1_used = "true";
defparam \clk_div_1s|Add0~5 .lut_mask = "5a5f";
defparam \clk_div_1s|Add0~5 .operation_mode = "arithmetic";
defparam \clk_div_1s|Add0~5 .output_mode = "comb_only";
defparam \clk_div_1s|Add0~5 .register_cascade_mode = "off";
defparam \clk_div_1s|Add0~5 .sum_lutc_input = "cin";
defparam \clk_div_1s|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N5
maxii_lcell \clk_div_1s|P_div:count[1] (
// Equation(s):
// \clk_div_1s|P_div:count[1]~regout  = DFFEAS((((\clk_div_1s|Add0~5_combout ))), GLOBAL(\clk_50M~combout ), VCC, , , , , , )

	.clk(\clk_50M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\clk_div_1s|Add0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_div_1s|P_div:count[1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_1s|P_div:count[1] .lut_mask = "ff00";
defparam \clk_div_1s|P_div:count[1] .operation_mode = "normal";
defparam \clk_div_1s|P_div:count[1] .output_mode = "reg_only";
defparam \clk_div_1s|P_div:count[1] .register_cascade_mode = "off";
defparam \clk_div_1s|P_div:count[1] .sum_lutc_input = "datac";
defparam \clk_div_1s|P_div:count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N5
maxii_lcell \clk_div_1s|Add0~10 (
// Equation(s):
// \clk_div_1s|Add0~10_combout  = (\clk_div_1s|P_div:count[2]~regout  $ ((!\clk_div_1s|Add0~7 )))
// \clk_div_1s|Add0~12  = CARRY(((\clk_div_1s|P_div:count[2]~regout  & !\clk_div_1s|Add0~7 )))
// \clk_div_1s|Add0~12COUT1_127  = CARRY(((\clk_div_1s|P_div:count[2]~regout  & !\clk_div_1s|Add0~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\clk_div_1s|P_div:count[2]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_div_1s|Add0~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_1s|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\clk_div_1s|Add0~12 ),
	.cout1(\clk_div_1s|Add0~12COUT1_127 ));
// synopsys translate_off
defparam \clk_div_1s|Add0~10 .cin_used = "true";
defparam \clk_div_1s|Add0~10 .lut_mask = "c30c";
defparam \clk_div_1s|Add0~10 .operation_mode = "arithmetic";
defparam \clk_div_1s|Add0~10 .output_mode = "comb_only";
defparam \clk_div_1s|Add0~10 .register_cascade_mode = "off";
defparam \clk_div_1s|Add0~10 .sum_lutc_input = "cin";
defparam \clk_div_1s|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N6
maxii_lcell \clk_div_1s|P_div:count[2] (
// Equation(s):
// \clk_div_1s|P_div:count[2]~regout  = DFFEAS((((\clk_div_1s|Add0~10_combout ))), GLOBAL(\clk_50M~combout ), VCC, , , , , , )

	.clk(\clk_50M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\clk_div_1s|Add0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_div_1s|P_div:count[2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_1s|P_div:count[2] .lut_mask = "ff00";
defparam \clk_div_1s|P_div:count[2] .operation_mode = "normal";
defparam \clk_div_1s|P_div:count[2] .output_mode = "reg_only";
defparam \clk_div_1s|P_div:count[2] .register_cascade_mode = "off";
defparam \clk_div_1s|P_div:count[2] .sum_lutc_input = "datac";
defparam \clk_div_1s|P_div:count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N6
maxii_lcell \clk_div_1s|Add0~15 (
// Equation(s):
// \clk_div_1s|Add0~15_combout  = \clk_div_1s|P_div:count[3]~regout  $ (((((!\clk_div_1s|Add0~7  & \clk_div_1s|Add0~12 ) # (\clk_div_1s|Add0~7  & \clk_div_1s|Add0~12COUT1_127 )))))
// \clk_div_1s|Add0~17  = CARRY(((!\clk_div_1s|Add0~12 )) # (!\clk_div_1s|P_div:count[3]~regout ))
// \clk_div_1s|Add0~17COUT1_128  = CARRY(((!\clk_div_1s|Add0~12COUT1_127 )) # (!\clk_div_1s|P_div:count[3]~regout ))

	.clk(gnd),
	.dataa(\clk_div_1s|P_div:count[3]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_div_1s|Add0~7 ),
	.cin0(\clk_div_1s|Add0~12 ),
	.cin1(\clk_div_1s|Add0~12COUT1_127 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_1s|Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\clk_div_1s|Add0~17 ),
	.cout1(\clk_div_1s|Add0~17COUT1_128 ));
// synopsys translate_off
defparam \clk_div_1s|Add0~15 .cin0_used = "true";
defparam \clk_div_1s|Add0~15 .cin1_used = "true";
defparam \clk_div_1s|Add0~15 .cin_used = "true";
defparam \clk_div_1s|Add0~15 .lut_mask = "5a5f";
defparam \clk_div_1s|Add0~15 .operation_mode = "arithmetic";
defparam \clk_div_1s|Add0~15 .output_mode = "comb_only";
defparam \clk_div_1s|Add0~15 .register_cascade_mode = "off";
defparam \clk_div_1s|Add0~15 .sum_lutc_input = "cin";
defparam \clk_div_1s|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N9
maxii_lcell \clk_div_1s|P_div:count[3] (
// Equation(s):
// \clk_div_1s|P_div:count[3]~regout  = DFFEAS(GND, GLOBAL(\clk_50M~combout ), VCC, , , \clk_div_1s|Add0~15_combout , , , VCC)

	.clk(\clk_50M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\clk_div_1s|Add0~15_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_div_1s|P_div:count[3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_1s|P_div:count[3] .lut_mask = "0000";
defparam \clk_div_1s|P_div:count[3] .operation_mode = "normal";
defparam \clk_div_1s|P_div:count[3] .output_mode = "reg_only";
defparam \clk_div_1s|P_div:count[3] .register_cascade_mode = "off";
defparam \clk_div_1s|P_div:count[3] .sum_lutc_input = "datac";
defparam \clk_div_1s|P_div:count[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N7
maxii_lcell \clk_div_1s|Add0~25 (
// Equation(s):
// \clk_div_1s|Add0~25_combout  = (\clk_div_1s|P_div:count[4]~regout  $ ((!(!\clk_div_1s|Add0~7  & \clk_div_1s|Add0~17 ) # (\clk_div_1s|Add0~7  & \clk_div_1s|Add0~17COUT1_128 ))))
// \clk_div_1s|Add0~27  = CARRY(((\clk_div_1s|P_div:count[4]~regout  & !\clk_div_1s|Add0~17 )))
// \clk_div_1s|Add0~27COUT1_129  = CARRY(((\clk_div_1s|P_div:count[4]~regout  & !\clk_div_1s|Add0~17COUT1_128 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\clk_div_1s|P_div:count[4]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_div_1s|Add0~7 ),
	.cin0(\clk_div_1s|Add0~17 ),
	.cin1(\clk_div_1s|Add0~17COUT1_128 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_1s|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\clk_div_1s|Add0~27 ),
	.cout1(\clk_div_1s|Add0~27COUT1_129 ));
// synopsys translate_off
defparam \clk_div_1s|Add0~25 .cin0_used = "true";
defparam \clk_div_1s|Add0~25 .cin1_used = "true";
defparam \clk_div_1s|Add0~25 .cin_used = "true";
defparam \clk_div_1s|Add0~25 .lut_mask = "c30c";
defparam \clk_div_1s|Add0~25 .operation_mode = "arithmetic";
defparam \clk_div_1s|Add0~25 .output_mode = "comb_only";
defparam \clk_div_1s|Add0~25 .register_cascade_mode = "off";
defparam \clk_div_1s|Add0~25 .sum_lutc_input = "cin";
defparam \clk_div_1s|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N7
maxii_lcell \clk_div_1s|P_div:count[4] (
// Equation(s):
// \clk_div_1s|P_div:count[4]~regout  = DFFEAS((((\clk_div_1s|Add0~25_combout ))), GLOBAL(\clk_50M~combout ), VCC, , , , , , )

	.clk(\clk_50M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\clk_div_1s|Add0~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_div_1s|P_div:count[4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_1s|P_div:count[4] .lut_mask = "ff00";
defparam \clk_div_1s|P_div:count[4] .operation_mode = "normal";
defparam \clk_div_1s|P_div:count[4] .output_mode = "reg_only";
defparam \clk_div_1s|P_div:count[4] .register_cascade_mode = "off";
defparam \clk_div_1s|P_div:count[4] .sum_lutc_input = "datac";
defparam \clk_div_1s|P_div:count[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N8
maxii_lcell \clk_div_1s|Add0~30 (
// Equation(s):
// \clk_div_1s|Add0~30_combout  = (\clk_div_1s|P_div:count[5]~regout  $ (((!\clk_div_1s|Add0~7  & \clk_div_1s|Add0~27 ) # (\clk_div_1s|Add0~7  & \clk_div_1s|Add0~27COUT1_129 ))))
// \clk_div_1s|Add0~32  = CARRY(((!\clk_div_1s|Add0~27 ) # (!\clk_div_1s|P_div:count[5]~regout )))
// \clk_div_1s|Add0~32COUT1_130  = CARRY(((!\clk_div_1s|Add0~27COUT1_129 ) # (!\clk_div_1s|P_div:count[5]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\clk_div_1s|P_div:count[5]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_div_1s|Add0~7 ),
	.cin0(\clk_div_1s|Add0~27 ),
	.cin1(\clk_div_1s|Add0~27COUT1_129 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_1s|Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(\clk_div_1s|Add0~32 ),
	.cout1(\clk_div_1s|Add0~32COUT1_130 ));
// synopsys translate_off
defparam \clk_div_1s|Add0~30 .cin0_used = "true";
defparam \clk_div_1s|Add0~30 .cin1_used = "true";
defparam \clk_div_1s|Add0~30 .cin_used = "true";
defparam \clk_div_1s|Add0~30 .lut_mask = "3c3f";
defparam \clk_div_1s|Add0~30 .operation_mode = "arithmetic";
defparam \clk_div_1s|Add0~30 .output_mode = "comb_only";
defparam \clk_div_1s|Add0~30 .register_cascade_mode = "off";
defparam \clk_div_1s|Add0~30 .sum_lutc_input = "cin";
defparam \clk_div_1s|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N4
maxii_lcell \clk_div_1s|P_div:count[5] (
// Equation(s):
// \clk_div_1s|P_div:count[5]~regout  = DFFEAS((((\clk_div_1s|Add0~30_combout ))), GLOBAL(\clk_50M~combout ), VCC, , , , , , )

	.clk(\clk_50M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\clk_div_1s|Add0~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_div_1s|P_div:count[5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_1s|P_div:count[5] .lut_mask = "ff00";
defparam \clk_div_1s|P_div:count[5] .operation_mode = "normal";
defparam \clk_div_1s|P_div:count[5] .output_mode = "reg_only";
defparam \clk_div_1s|P_div:count[5] .register_cascade_mode = "off";
defparam \clk_div_1s|P_div:count[5] .sum_lutc_input = "datac";
defparam \clk_div_1s|P_div:count[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N9
maxii_lcell \clk_div_1s|Add0~20 (
// Equation(s):
// \clk_div_1s|Add0~20_combout  = (\clk_div_1s|P_div:count[6]~regout  $ ((!(!\clk_div_1s|Add0~7  & \clk_div_1s|Add0~32 ) # (\clk_div_1s|Add0~7  & \clk_div_1s|Add0~32COUT1_130 ))))
// \clk_div_1s|Add0~22  = CARRY(((\clk_div_1s|P_div:count[6]~regout  & !\clk_div_1s|Add0~32COUT1_130 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\clk_div_1s|P_div:count[6]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_div_1s|Add0~7 ),
	.cin0(\clk_div_1s|Add0~32 ),
	.cin1(\clk_div_1s|Add0~32COUT1_130 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_1s|Add0~20_combout ),
	.regout(),
	.cout(\clk_div_1s|Add0~22 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_1s|Add0~20 .cin0_used = "true";
defparam \clk_div_1s|Add0~20 .cin1_used = "true";
defparam \clk_div_1s|Add0~20 .cin_used = "true";
defparam \clk_div_1s|Add0~20 .lut_mask = "c30c";
defparam \clk_div_1s|Add0~20 .operation_mode = "arithmetic";
defparam \clk_div_1s|Add0~20 .output_mode = "comb_only";
defparam \clk_div_1s|Add0~20 .register_cascade_mode = "off";
defparam \clk_div_1s|Add0~20 .sum_lutc_input = "cin";
defparam \clk_div_1s|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N1
maxii_lcell \clk_div_1s|P_div:count[6] (
// Equation(s):
// \clk_div_1s|P_div:count[6]~regout  = DFFEAS(((\clk_div_1s|Add0~20_combout  & ((!\clk_div_1s|Equal0~7_combout )))), GLOBAL(\clk_50M~combout ), VCC, , , , , , )

	.clk(\clk_50M~combout ),
	.dataa(vcc),
	.datab(\clk_div_1s|Add0~20_combout ),
	.datac(vcc),
	.datad(\clk_div_1s|Equal0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_div_1s|P_div:count[6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_1s|P_div:count[6] .lut_mask = "00cc";
defparam \clk_div_1s|P_div:count[6] .operation_mode = "normal";
defparam \clk_div_1s|P_div:count[6] .output_mode = "reg_only";
defparam \clk_div_1s|P_div:count[6] .register_cascade_mode = "off";
defparam \clk_div_1s|P_div:count[6] .sum_lutc_input = "datac";
defparam \clk_div_1s|P_div:count[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N0
maxii_lcell \clk_div_1s|Add0~35 (
// Equation(s):
// \clk_div_1s|Add0~35_combout  = (\clk_div_1s|P_div:count[7]~regout  $ ((\clk_div_1s|Add0~22 )))
// \clk_div_1s|Add0~37  = CARRY(((!\clk_div_1s|Add0~22 ) # (!\clk_div_1s|P_div:count[7]~regout )))
// \clk_div_1s|Add0~37COUT1_131  = CARRY(((!\clk_div_1s|Add0~22 ) # (!\clk_div_1s|P_div:count[7]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\clk_div_1s|P_div:count[7]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_div_1s|Add0~22 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_1s|Add0~35_combout ),
	.regout(),
	.cout(),
	.cout0(\clk_div_1s|Add0~37 ),
	.cout1(\clk_div_1s|Add0~37COUT1_131 ));
// synopsys translate_off
defparam \clk_div_1s|Add0~35 .cin_used = "true";
defparam \clk_div_1s|Add0~35 .lut_mask = "3c3f";
defparam \clk_div_1s|Add0~35 .operation_mode = "arithmetic";
defparam \clk_div_1s|Add0~35 .output_mode = "comb_only";
defparam \clk_div_1s|Add0~35 .register_cascade_mode = "off";
defparam \clk_div_1s|Add0~35 .sum_lutc_input = "cin";
defparam \clk_div_1s|Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N1
maxii_lcell \clk_div_1s|P_div:count[7] (
// Equation(s):
// \clk_div_1s|P_div:count[7]~regout  = DFFEAS(GND, GLOBAL(\clk_50M~combout ), VCC, , , \clk_div_1s|Add0~35_combout , , , VCC)

	.clk(\clk_50M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\clk_div_1s|Add0~35_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_div_1s|P_div:count[7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_1s|P_div:count[7] .lut_mask = "0000";
defparam \clk_div_1s|P_div:count[7] .operation_mode = "normal";
defparam \clk_div_1s|P_div:count[7] .output_mode = "reg_only";
defparam \clk_div_1s|P_div:count[7] .register_cascade_mode = "off";
defparam \clk_div_1s|P_div:count[7] .sum_lutc_input = "datac";
defparam \clk_div_1s|P_div:count[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N1
maxii_lcell \clk_div_1s|Add0~45 (
// Equation(s):
// \clk_div_1s|Add0~45_combout  = (\clk_div_1s|P_div:count[8]~regout  $ ((!(!\clk_div_1s|Add0~22  & \clk_div_1s|Add0~37 ) # (\clk_div_1s|Add0~22  & \clk_div_1s|Add0~37COUT1_131 ))))
// \clk_div_1s|Add0~47  = CARRY(((\clk_div_1s|P_div:count[8]~regout  & !\clk_div_1s|Add0~37 )))
// \clk_div_1s|Add0~47COUT1_132  = CARRY(((\clk_div_1s|P_div:count[8]~regout  & !\clk_div_1s|Add0~37COUT1_131 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\clk_div_1s|P_div:count[8]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_div_1s|Add0~22 ),
	.cin0(\clk_div_1s|Add0~37 ),
	.cin1(\clk_div_1s|Add0~37COUT1_131 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_1s|Add0~45_combout ),
	.regout(),
	.cout(),
	.cout0(\clk_div_1s|Add0~47 ),
	.cout1(\clk_div_1s|Add0~47COUT1_132 ));
// synopsys translate_off
defparam \clk_div_1s|Add0~45 .cin0_used = "true";
defparam \clk_div_1s|Add0~45 .cin1_used = "true";
defparam \clk_div_1s|Add0~45 .cin_used = "true";
defparam \clk_div_1s|Add0~45 .lut_mask = "c30c";
defparam \clk_div_1s|Add0~45 .operation_mode = "arithmetic";
defparam \clk_div_1s|Add0~45 .output_mode = "comb_only";
defparam \clk_div_1s|Add0~45 .register_cascade_mode = "off";
defparam \clk_div_1s|Add0~45 .sum_lutc_input = "cin";
defparam \clk_div_1s|Add0~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N1
maxii_lcell \clk_div_1s|P_div:count[8] (
// Equation(s):
// \clk_div_1s|P_div:count[8]~regout  = DFFEAS(GND, GLOBAL(\clk_50M~combout ), VCC, , , \clk_div_1s|Add0~45_combout , , , VCC)

	.clk(\clk_50M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\clk_div_1s|Add0~45_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_div_1s|P_div:count[8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_1s|P_div:count[8] .lut_mask = "0000";
defparam \clk_div_1s|P_div:count[8] .operation_mode = "normal";
defparam \clk_div_1s|P_div:count[8] .output_mode = "reg_only";
defparam \clk_div_1s|P_div:count[8] .register_cascade_mode = "off";
defparam \clk_div_1s|P_div:count[8] .sum_lutc_input = "datac";
defparam \clk_div_1s|P_div:count[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxii_lcell \clk_div_1s|Add0~50 (
// Equation(s):
// \clk_div_1s|Add0~50_combout  = (\clk_div_1s|P_div:count[9]~regout  $ (((!\clk_div_1s|Add0~22  & \clk_div_1s|Add0~47 ) # (\clk_div_1s|Add0~22  & \clk_div_1s|Add0~47COUT1_132 ))))
// \clk_div_1s|Add0~52  = CARRY(((!\clk_div_1s|Add0~47 ) # (!\clk_div_1s|P_div:count[9]~regout )))
// \clk_div_1s|Add0~52COUT1_133  = CARRY(((!\clk_div_1s|Add0~47COUT1_132 ) # (!\clk_div_1s|P_div:count[9]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\clk_div_1s|P_div:count[9]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_div_1s|Add0~22 ),
	.cin0(\clk_div_1s|Add0~47 ),
	.cin1(\clk_div_1s|Add0~47COUT1_132 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_1s|Add0~50_combout ),
	.regout(),
	.cout(),
	.cout0(\clk_div_1s|Add0~52 ),
	.cout1(\clk_div_1s|Add0~52COUT1_133 ));
// synopsys translate_off
defparam \clk_div_1s|Add0~50 .cin0_used = "true";
defparam \clk_div_1s|Add0~50 .cin1_used = "true";
defparam \clk_div_1s|Add0~50 .cin_used = "true";
defparam \clk_div_1s|Add0~50 .lut_mask = "3c3f";
defparam \clk_div_1s|Add0~50 .operation_mode = "arithmetic";
defparam \clk_div_1s|Add0~50 .output_mode = "comb_only";
defparam \clk_div_1s|Add0~50 .register_cascade_mode = "off";
defparam \clk_div_1s|Add0~50 .sum_lutc_input = "cin";
defparam \clk_div_1s|Add0~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N2
maxii_lcell \clk_div_1s|P_div:count[9] (
// Equation(s):
// \clk_div_1s|P_div:count[9]~regout  = DFFEAS(GND, GLOBAL(\clk_50M~combout ), VCC, , , \clk_div_1s|Add0~50_combout , , , VCC)

	.clk(\clk_50M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\clk_div_1s|Add0~50_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_div_1s|P_div:count[9]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_1s|P_div:count[9] .lut_mask = "0000";
defparam \clk_div_1s|P_div:count[9] .operation_mode = "normal";
defparam \clk_div_1s|P_div:count[9] .output_mode = "reg_only";
defparam \clk_div_1s|P_div:count[9] .register_cascade_mode = "off";
defparam \clk_div_1s|P_div:count[9] .sum_lutc_input = "datac";
defparam \clk_div_1s|P_div:count[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxii_lcell \clk_div_1s|Add0~55 (
// Equation(s):
// \clk_div_1s|Add0~55_combout  = (\clk_div_1s|P_div:count[10]~regout  $ ((!(!\clk_div_1s|Add0~22  & \clk_div_1s|Add0~52 ) # (\clk_div_1s|Add0~22  & \clk_div_1s|Add0~52COUT1_133 ))))
// \clk_div_1s|Add0~57  = CARRY(((\clk_div_1s|P_div:count[10]~regout  & !\clk_div_1s|Add0~52 )))
// \clk_div_1s|Add0~57COUT1_134  = CARRY(((\clk_div_1s|P_div:count[10]~regout  & !\clk_div_1s|Add0~52COUT1_133 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\clk_div_1s|P_div:count[10]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_div_1s|Add0~22 ),
	.cin0(\clk_div_1s|Add0~52 ),
	.cin1(\clk_div_1s|Add0~52COUT1_133 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_1s|Add0~55_combout ),
	.regout(),
	.cout(),
	.cout0(\clk_div_1s|Add0~57 ),
	.cout1(\clk_div_1s|Add0~57COUT1_134 ));
// synopsys translate_off
defparam \clk_div_1s|Add0~55 .cin0_used = "true";
defparam \clk_div_1s|Add0~55 .cin1_used = "true";
defparam \clk_div_1s|Add0~55 .cin_used = "true";
defparam \clk_div_1s|Add0~55 .lut_mask = "c30c";
defparam \clk_div_1s|Add0~55 .operation_mode = "arithmetic";
defparam \clk_div_1s|Add0~55 .output_mode = "comb_only";
defparam \clk_div_1s|Add0~55 .register_cascade_mode = "off";
defparam \clk_div_1s|Add0~55 .sum_lutc_input = "cin";
defparam \clk_div_1s|Add0~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N3
maxii_lcell \clk_div_1s|P_div:count[10] (
// Equation(s):
// \clk_div_1s|P_div:count[10]~regout  = DFFEAS(GND, GLOBAL(\clk_50M~combout ), VCC, , , \clk_div_1s|Add0~55_combout , , , VCC)

	.clk(\clk_50M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\clk_div_1s|Add0~55_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_div_1s|P_div:count[10]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_1s|P_div:count[10] .lut_mask = "0000";
defparam \clk_div_1s|P_div:count[10] .operation_mode = "normal";
defparam \clk_div_1s|P_div:count[10] .output_mode = "reg_only";
defparam \clk_div_1s|P_div:count[10] .register_cascade_mode = "off";
defparam \clk_div_1s|P_div:count[10] .sum_lutc_input = "datac";
defparam \clk_div_1s|P_div:count[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxii_lcell \clk_div_1s|Add0~40 (
// Equation(s):
// \clk_div_1s|Add0~40_combout  = (\clk_div_1s|P_div:count[11]~regout  $ (((!\clk_div_1s|Add0~22  & \clk_div_1s|Add0~57 ) # (\clk_div_1s|Add0~22  & \clk_div_1s|Add0~57COUT1_134 ))))
// \clk_div_1s|Add0~42  = CARRY(((!\clk_div_1s|Add0~57COUT1_134 ) # (!\clk_div_1s|P_div:count[11]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\clk_div_1s|P_div:count[11]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_div_1s|Add0~22 ),
	.cin0(\clk_div_1s|Add0~57 ),
	.cin1(\clk_div_1s|Add0~57COUT1_134 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_1s|Add0~40_combout ),
	.regout(),
	.cout(\clk_div_1s|Add0~42 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_1s|Add0~40 .cin0_used = "true";
defparam \clk_div_1s|Add0~40 .cin1_used = "true";
defparam \clk_div_1s|Add0~40 .cin_used = "true";
defparam \clk_div_1s|Add0~40 .lut_mask = "3c3f";
defparam \clk_div_1s|Add0~40 .operation_mode = "arithmetic";
defparam \clk_div_1s|Add0~40 .output_mode = "comb_only";
defparam \clk_div_1s|Add0~40 .register_cascade_mode = "off";
defparam \clk_div_1s|Add0~40 .sum_lutc_input = "cin";
defparam \clk_div_1s|Add0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N6
maxii_lcell \clk_div_1s|P_div:count[11] (
// Equation(s):
// \clk_div_1s|P_div:count[11]~regout  = DFFEAS(((\clk_div_1s|Add0~40_combout  & ((!\clk_div_1s|Equal0~7_combout )))), GLOBAL(\clk_50M~combout ), VCC, , , , , , )

	.clk(\clk_50M~combout ),
	.dataa(vcc),
	.datab(\clk_div_1s|Add0~40_combout ),
	.datac(vcc),
	.datad(\clk_div_1s|Equal0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_div_1s|P_div:count[11]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_1s|P_div:count[11] .lut_mask = "00cc";
defparam \clk_div_1s|P_div:count[11] .operation_mode = "normal";
defparam \clk_div_1s|P_div:count[11] .output_mode = "reg_only";
defparam \clk_div_1s|P_div:count[11] .register_cascade_mode = "off";
defparam \clk_div_1s|P_div:count[11] .sum_lutc_input = "datac";
defparam \clk_div_1s|P_div:count[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxii_lcell \clk_div_1s|Add0~60 (
// Equation(s):
// \clk_div_1s|Add0~60_combout  = \clk_div_1s|P_div:count[12]~regout  $ ((((!\clk_div_1s|Add0~42 ))))
// \clk_div_1s|Add0~62  = CARRY((\clk_div_1s|P_div:count[12]~regout  & ((!\clk_div_1s|Add0~42 ))))
// \clk_div_1s|Add0~62COUT1_135  = CARRY((\clk_div_1s|P_div:count[12]~regout  & ((!\clk_div_1s|Add0~42 ))))

	.clk(gnd),
	.dataa(\clk_div_1s|P_div:count[12]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_div_1s|Add0~42 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_1s|Add0~60_combout ),
	.regout(),
	.cout(),
	.cout0(\clk_div_1s|Add0~62 ),
	.cout1(\clk_div_1s|Add0~62COUT1_135 ));
// synopsys translate_off
defparam \clk_div_1s|Add0~60 .cin_used = "true";
defparam \clk_div_1s|Add0~60 .lut_mask = "a50a";
defparam \clk_div_1s|Add0~60 .operation_mode = "arithmetic";
defparam \clk_div_1s|Add0~60 .output_mode = "comb_only";
defparam \clk_div_1s|Add0~60 .register_cascade_mode = "off";
defparam \clk_div_1s|Add0~60 .sum_lutc_input = "cin";
defparam \clk_div_1s|Add0~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N6
maxii_lcell \clk_div_1s|P_div:count[12] (
// Equation(s):
// \clk_div_1s|P_div:count[12]~regout  = DFFEAS((((!\clk_div_1s|Equal0~7_combout  & \clk_div_1s|Add0~60_combout ))), GLOBAL(\clk_50M~combout ), VCC, , , , , , )

	.clk(\clk_50M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\clk_div_1s|Equal0~7_combout ),
	.datad(\clk_div_1s|Add0~60_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_div_1s|P_div:count[12]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_1s|P_div:count[12] .lut_mask = "0f00";
defparam \clk_div_1s|P_div:count[12] .operation_mode = "normal";
defparam \clk_div_1s|P_div:count[12] .output_mode = "reg_only";
defparam \clk_div_1s|P_div:count[12] .register_cascade_mode = "off";
defparam \clk_div_1s|P_div:count[12] .sum_lutc_input = "datac";
defparam \clk_div_1s|P_div:count[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N6
maxii_lcell \clk_div_1s|Add0~65 (
// Equation(s):
// \clk_div_1s|Add0~65_combout  = (\clk_div_1s|P_div:count[13]~regout  $ (((!\clk_div_1s|Add0~42  & \clk_div_1s|Add0~62 ) # (\clk_div_1s|Add0~42  & \clk_div_1s|Add0~62COUT1_135 ))))
// \clk_div_1s|Add0~67  = CARRY(((!\clk_div_1s|Add0~62 ) # (!\clk_div_1s|P_div:count[13]~regout )))
// \clk_div_1s|Add0~67COUT1_136  = CARRY(((!\clk_div_1s|Add0~62COUT1_135 ) # (!\clk_div_1s|P_div:count[13]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\clk_div_1s|P_div:count[13]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_div_1s|Add0~42 ),
	.cin0(\clk_div_1s|Add0~62 ),
	.cin1(\clk_div_1s|Add0~62COUT1_135 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_1s|Add0~65_combout ),
	.regout(),
	.cout(),
	.cout0(\clk_div_1s|Add0~67 ),
	.cout1(\clk_div_1s|Add0~67COUT1_136 ));
// synopsys translate_off
defparam \clk_div_1s|Add0~65 .cin0_used = "true";
defparam \clk_div_1s|Add0~65 .cin1_used = "true";
defparam \clk_div_1s|Add0~65 .cin_used = "true";
defparam \clk_div_1s|Add0~65 .lut_mask = "3c3f";
defparam \clk_div_1s|Add0~65 .operation_mode = "arithmetic";
defparam \clk_div_1s|Add0~65 .output_mode = "comb_only";
defparam \clk_div_1s|Add0~65 .register_cascade_mode = "off";
defparam \clk_div_1s|Add0~65 .sum_lutc_input = "cin";
defparam \clk_div_1s|Add0~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N5
maxii_lcell \clk_div_1s|P_div:count[13] (
// Equation(s):
// \clk_div_1s|P_div:count[13]~regout  = DFFEAS(((\clk_div_1s|Add0~65_combout  & ((!\clk_div_1s|Equal0~7_combout )))), GLOBAL(\clk_50M~combout ), VCC, , , , , , )

	.clk(\clk_50M~combout ),
	.dataa(vcc),
	.datab(\clk_div_1s|Add0~65_combout ),
	.datac(vcc),
	.datad(\clk_div_1s|Equal0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_div_1s|P_div:count[13]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_1s|P_div:count[13] .lut_mask = "00cc";
defparam \clk_div_1s|P_div:count[13] .operation_mode = "normal";
defparam \clk_div_1s|P_div:count[13] .output_mode = "reg_only";
defparam \clk_div_1s|P_div:count[13] .register_cascade_mode = "off";
defparam \clk_div_1s|P_div:count[13] .sum_lutc_input = "datac";
defparam \clk_div_1s|P_div:count[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N7
maxii_lcell \clk_div_1s|Add0~70 (
// Equation(s):
// \clk_div_1s|Add0~70_combout  = \clk_div_1s|P_div:count[14]~regout  $ ((((!(!\clk_div_1s|Add0~42  & \clk_div_1s|Add0~67 ) # (\clk_div_1s|Add0~42  & \clk_div_1s|Add0~67COUT1_136 )))))
// \clk_div_1s|Add0~72  = CARRY((\clk_div_1s|P_div:count[14]~regout  & ((!\clk_div_1s|Add0~67 ))))
// \clk_div_1s|Add0~72COUT1_137  = CARRY((\clk_div_1s|P_div:count[14]~regout  & ((!\clk_div_1s|Add0~67COUT1_136 ))))

	.clk(gnd),
	.dataa(\clk_div_1s|P_div:count[14]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_div_1s|Add0~42 ),
	.cin0(\clk_div_1s|Add0~67 ),
	.cin1(\clk_div_1s|Add0~67COUT1_136 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_1s|Add0~70_combout ),
	.regout(),
	.cout(),
	.cout0(\clk_div_1s|Add0~72 ),
	.cout1(\clk_div_1s|Add0~72COUT1_137 ));
// synopsys translate_off
defparam \clk_div_1s|Add0~70 .cin0_used = "true";
defparam \clk_div_1s|Add0~70 .cin1_used = "true";
defparam \clk_div_1s|Add0~70 .cin_used = "true";
defparam \clk_div_1s|Add0~70 .lut_mask = "a50a";
defparam \clk_div_1s|Add0~70 .operation_mode = "arithmetic";
defparam \clk_div_1s|Add0~70 .output_mode = "comb_only";
defparam \clk_div_1s|Add0~70 .register_cascade_mode = "off";
defparam \clk_div_1s|Add0~70 .sum_lutc_input = "cin";
defparam \clk_div_1s|Add0~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N5
maxii_lcell \clk_div_1s|P_div:count[14] (
// Equation(s):
// \clk_div_1s|P_div:count[14]~regout  = DFFEAS((((\clk_div_1s|Add0~70_combout  & !\clk_div_1s|Equal0~7_combout ))), GLOBAL(\clk_50M~combout ), VCC, , , , , , )

	.clk(\clk_50M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\clk_div_1s|Add0~70_combout ),
	.datad(\clk_div_1s|Equal0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_div_1s|P_div:count[14]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_1s|P_div:count[14] .lut_mask = "00f0";
defparam \clk_div_1s|P_div:count[14] .operation_mode = "normal";
defparam \clk_div_1s|P_div:count[14] .output_mode = "reg_only";
defparam \clk_div_1s|P_div:count[14] .register_cascade_mode = "off";
defparam \clk_div_1s|P_div:count[14] .sum_lutc_input = "datac";
defparam \clk_div_1s|P_div:count[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N8
maxii_lcell \clk_div_1s|Add0~75 (
// Equation(s):
// \clk_div_1s|Add0~75_combout  = (\clk_div_1s|P_div:count[15]~regout  $ (((!\clk_div_1s|Add0~42  & \clk_div_1s|Add0~72 ) # (\clk_div_1s|Add0~42  & \clk_div_1s|Add0~72COUT1_137 ))))
// \clk_div_1s|Add0~77  = CARRY(((!\clk_div_1s|Add0~72 ) # (!\clk_div_1s|P_div:count[15]~regout )))
// \clk_div_1s|Add0~77COUT1_138  = CARRY(((!\clk_div_1s|Add0~72COUT1_137 ) # (!\clk_div_1s|P_div:count[15]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\clk_div_1s|P_div:count[15]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_div_1s|Add0~42 ),
	.cin0(\clk_div_1s|Add0~72 ),
	.cin1(\clk_div_1s|Add0~72COUT1_137 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_1s|Add0~75_combout ),
	.regout(),
	.cout(),
	.cout0(\clk_div_1s|Add0~77 ),
	.cout1(\clk_div_1s|Add0~77COUT1_138 ));
// synopsys translate_off
defparam \clk_div_1s|Add0~75 .cin0_used = "true";
defparam \clk_div_1s|Add0~75 .cin1_used = "true";
defparam \clk_div_1s|Add0~75 .cin_used = "true";
defparam \clk_div_1s|Add0~75 .lut_mask = "3c3f";
defparam \clk_div_1s|Add0~75 .operation_mode = "arithmetic";
defparam \clk_div_1s|Add0~75 .output_mode = "comb_only";
defparam \clk_div_1s|Add0~75 .register_cascade_mode = "off";
defparam \clk_div_1s|Add0~75 .sum_lutc_input = "cin";
defparam \clk_div_1s|Add0~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N0
maxii_lcell \clk_div_1s|P_div:count[15] (
// Equation(s):
// \clk_div_1s|P_div:count[15]~regout  = DFFEAS(GND, GLOBAL(\clk_50M~combout ), VCC, , , \clk_div_1s|Add0~75_combout , , , VCC)

	.clk(\clk_50M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\clk_div_1s|Add0~75_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_div_1s|P_div:count[15]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_1s|P_div:count[15] .lut_mask = "0000";
defparam \clk_div_1s|P_div:count[15] .operation_mode = "normal";
defparam \clk_div_1s|P_div:count[15] .output_mode = "reg_only";
defparam \clk_div_1s|P_div:count[15] .register_cascade_mode = "off";
defparam \clk_div_1s|P_div:count[15] .sum_lutc_input = "datac";
defparam \clk_div_1s|P_div:count[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N9
maxii_lcell \clk_div_1s|Add0~80 (
// Equation(s):
// \clk_div_1s|Add0~80_combout  = (\clk_div_1s|P_div:count[16]~regout  $ ((!(!\clk_div_1s|Add0~42  & \clk_div_1s|Add0~77 ) # (\clk_div_1s|Add0~42  & \clk_div_1s|Add0~77COUT1_138 ))))
// \clk_div_1s|Add0~82  = CARRY(((\clk_div_1s|P_div:count[16]~regout  & !\clk_div_1s|Add0~77COUT1_138 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\clk_div_1s|P_div:count[16]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_div_1s|Add0~42 ),
	.cin0(\clk_div_1s|Add0~77 ),
	.cin1(\clk_div_1s|Add0~77COUT1_138 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_1s|Add0~80_combout ),
	.regout(),
	.cout(\clk_div_1s|Add0~82 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_1s|Add0~80 .cin0_used = "true";
defparam \clk_div_1s|Add0~80 .cin1_used = "true";
defparam \clk_div_1s|Add0~80 .cin_used = "true";
defparam \clk_div_1s|Add0~80 .lut_mask = "c30c";
defparam \clk_div_1s|Add0~80 .operation_mode = "arithmetic";
defparam \clk_div_1s|Add0~80 .output_mode = "comb_only";
defparam \clk_div_1s|Add0~80 .register_cascade_mode = "off";
defparam \clk_div_1s|Add0~80 .sum_lutc_input = "cin";
defparam \clk_div_1s|Add0~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N8
maxii_lcell \clk_div_1s|P_div:count[16] (
// Equation(s):
// \clk_div_1s|P_div:count[16]~regout  = DFFEAS((\clk_div_1s|Add0~80_combout  & (((!\clk_div_1s|Equal0~7_combout )))), GLOBAL(\clk_50M~combout ), VCC, , , , , , )

	.clk(\clk_50M~combout ),
	.dataa(\clk_div_1s|Add0~80_combout ),
	.datab(vcc),
	.datac(\clk_div_1s|Equal0~7_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_div_1s|P_div:count[16]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_1s|P_div:count[16] .lut_mask = "0a0a";
defparam \clk_div_1s|P_div:count[16] .operation_mode = "normal";
defparam \clk_div_1s|P_div:count[16] .output_mode = "reg_only";
defparam \clk_div_1s|P_div:count[16] .register_cascade_mode = "off";
defparam \clk_div_1s|P_div:count[16] .sum_lutc_input = "datac";
defparam \clk_div_1s|P_div:count[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N0
maxii_lcell \clk_div_1s|Add0~95 (
// Equation(s):
// \clk_div_1s|Add0~95_combout  = (\clk_div_1s|P_div:count[17]~regout  $ ((\clk_div_1s|Add0~82 )))
// \clk_div_1s|Add0~97  = CARRY(((!\clk_div_1s|Add0~82 ) # (!\clk_div_1s|P_div:count[17]~regout )))
// \clk_div_1s|Add0~97COUT1_139  = CARRY(((!\clk_div_1s|Add0~82 ) # (!\clk_div_1s|P_div:count[17]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\clk_div_1s|P_div:count[17]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_div_1s|Add0~82 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_1s|Add0~95_combout ),
	.regout(),
	.cout(),
	.cout0(\clk_div_1s|Add0~97 ),
	.cout1(\clk_div_1s|Add0~97COUT1_139 ));
// synopsys translate_off
defparam \clk_div_1s|Add0~95 .cin_used = "true";
defparam \clk_div_1s|Add0~95 .lut_mask = "3c3f";
defparam \clk_div_1s|Add0~95 .operation_mode = "arithmetic";
defparam \clk_div_1s|Add0~95 .output_mode = "comb_only";
defparam \clk_div_1s|Add0~95 .register_cascade_mode = "off";
defparam \clk_div_1s|Add0~95 .sum_lutc_input = "cin";
defparam \clk_div_1s|Add0~95 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N5
maxii_lcell \clk_div_1s|P_div:count[17] (
// Equation(s):
// \clk_div_1s|P_div:count[17]~regout  = DFFEAS(GND, GLOBAL(\clk_50M~combout ), VCC, , , \clk_div_1s|Add0~95_combout , , , VCC)

	.clk(\clk_50M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\clk_div_1s|Add0~95_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_div_1s|P_div:count[17]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_1s|P_div:count[17] .lut_mask = "0000";
defparam \clk_div_1s|P_div:count[17] .operation_mode = "normal";
defparam \clk_div_1s|P_div:count[17] .output_mode = "reg_only";
defparam \clk_div_1s|P_div:count[17] .register_cascade_mode = "off";
defparam \clk_div_1s|P_div:count[17] .sum_lutc_input = "datac";
defparam \clk_div_1s|P_div:count[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N1
maxii_lcell \clk_div_1s|Add0~85 (
// Equation(s):
// \clk_div_1s|Add0~85_combout  = (\clk_div_1s|P_div:count[18]~regout  $ ((!(!\clk_div_1s|Add0~82  & \clk_div_1s|Add0~97 ) # (\clk_div_1s|Add0~82  & \clk_div_1s|Add0~97COUT1_139 ))))
// \clk_div_1s|Add0~87  = CARRY(((\clk_div_1s|P_div:count[18]~regout  & !\clk_div_1s|Add0~97 )))
// \clk_div_1s|Add0~87COUT1_140  = CARRY(((\clk_div_1s|P_div:count[18]~regout  & !\clk_div_1s|Add0~97COUT1_139 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\clk_div_1s|P_div:count[18]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_div_1s|Add0~82 ),
	.cin0(\clk_div_1s|Add0~97 ),
	.cin1(\clk_div_1s|Add0~97COUT1_139 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_1s|Add0~85_combout ),
	.regout(),
	.cout(),
	.cout0(\clk_div_1s|Add0~87 ),
	.cout1(\clk_div_1s|Add0~87COUT1_140 ));
// synopsys translate_off
defparam \clk_div_1s|Add0~85 .cin0_used = "true";
defparam \clk_div_1s|Add0~85 .cin1_used = "true";
defparam \clk_div_1s|Add0~85 .cin_used = "true";
defparam \clk_div_1s|Add0~85 .lut_mask = "c30c";
defparam \clk_div_1s|Add0~85 .operation_mode = "arithmetic";
defparam \clk_div_1s|Add0~85 .output_mode = "comb_only";
defparam \clk_div_1s|Add0~85 .register_cascade_mode = "off";
defparam \clk_div_1s|Add0~85 .sum_lutc_input = "cin";
defparam \clk_div_1s|Add0~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N8
maxii_lcell \clk_div_1s|P_div:count[18] (
// Equation(s):
// \clk_div_1s|P_div:count[18]~regout  = DFFEAS(((\clk_div_1s|Add0~85_combout  & ((!\clk_div_1s|Equal0~7_combout )))), GLOBAL(\clk_50M~combout ), VCC, , , , , , )

	.clk(\clk_50M~combout ),
	.dataa(vcc),
	.datab(\clk_div_1s|Add0~85_combout ),
	.datac(vcc),
	.datad(\clk_div_1s|Equal0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_div_1s|P_div:count[18]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_1s|P_div:count[18] .lut_mask = "00cc";
defparam \clk_div_1s|P_div:count[18] .operation_mode = "normal";
defparam \clk_div_1s|P_div:count[18] .output_mode = "reg_only";
defparam \clk_div_1s|P_div:count[18] .register_cascade_mode = "off";
defparam \clk_div_1s|P_div:count[18] .sum_lutc_input = "datac";
defparam \clk_div_1s|P_div:count[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxii_lcell \clk_div_1s|Add0~90 (
// Equation(s):
// \clk_div_1s|Add0~90_combout  = \clk_div_1s|P_div:count[19]~regout  $ (((((!\clk_div_1s|Add0~82  & \clk_div_1s|Add0~87 ) # (\clk_div_1s|Add0~82  & \clk_div_1s|Add0~87COUT1_140 )))))
// \clk_div_1s|Add0~92  = CARRY(((!\clk_div_1s|Add0~87 )) # (!\clk_div_1s|P_div:count[19]~regout ))
// \clk_div_1s|Add0~92COUT1_141  = CARRY(((!\clk_div_1s|Add0~87COUT1_140 )) # (!\clk_div_1s|P_div:count[19]~regout ))

	.clk(gnd),
	.dataa(\clk_div_1s|P_div:count[19]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_div_1s|Add0~82 ),
	.cin0(\clk_div_1s|Add0~87 ),
	.cin1(\clk_div_1s|Add0~87COUT1_140 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_1s|Add0~90_combout ),
	.regout(),
	.cout(),
	.cout0(\clk_div_1s|Add0~92 ),
	.cout1(\clk_div_1s|Add0~92COUT1_141 ));
// synopsys translate_off
defparam \clk_div_1s|Add0~90 .cin0_used = "true";
defparam \clk_div_1s|Add0~90 .cin1_used = "true";
defparam \clk_div_1s|Add0~90 .cin_used = "true";
defparam \clk_div_1s|Add0~90 .lut_mask = "5a5f";
defparam \clk_div_1s|Add0~90 .operation_mode = "arithmetic";
defparam \clk_div_1s|Add0~90 .output_mode = "comb_only";
defparam \clk_div_1s|Add0~90 .register_cascade_mode = "off";
defparam \clk_div_1s|Add0~90 .sum_lutc_input = "cin";
defparam \clk_div_1s|Add0~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N9
maxii_lcell \clk_div_1s|P_div:count[19] (
// Equation(s):
// \clk_div_1s|P_div:count[19]~regout  = DFFEAS((((!\clk_div_1s|Equal0~7_combout  & \clk_div_1s|Add0~90_combout ))), GLOBAL(\clk_50M~combout ), VCC, , , , , , )

	.clk(\clk_50M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\clk_div_1s|Equal0~7_combout ),
	.datad(\clk_div_1s|Add0~90_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_div_1s|P_div:count[19]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_1s|P_div:count[19] .lut_mask = "0f00";
defparam \clk_div_1s|P_div:count[19] .operation_mode = "normal";
defparam \clk_div_1s|P_div:count[19] .output_mode = "reg_only";
defparam \clk_div_1s|P_div:count[19] .register_cascade_mode = "off";
defparam \clk_div_1s|P_div:count[19] .sum_lutc_input = "datac";
defparam \clk_div_1s|P_div:count[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N3
maxii_lcell \clk_div_1s|Add0~105 (
// Equation(s):
// \clk_div_1s|Add0~105_combout  = (\clk_div_1s|P_div:count[20]~regout  $ ((!(!\clk_div_1s|Add0~82  & \clk_div_1s|Add0~92 ) # (\clk_div_1s|Add0~82  & \clk_div_1s|Add0~92COUT1_141 ))))
// \clk_div_1s|Add0~107  = CARRY(((\clk_div_1s|P_div:count[20]~regout  & !\clk_div_1s|Add0~92 )))
// \clk_div_1s|Add0~107COUT1_142  = CARRY(((\clk_div_1s|P_div:count[20]~regout  & !\clk_div_1s|Add0~92COUT1_141 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\clk_div_1s|P_div:count[20]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_div_1s|Add0~82 ),
	.cin0(\clk_div_1s|Add0~92 ),
	.cin1(\clk_div_1s|Add0~92COUT1_141 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_1s|Add0~105_combout ),
	.regout(),
	.cout(),
	.cout0(\clk_div_1s|Add0~107 ),
	.cout1(\clk_div_1s|Add0~107COUT1_142 ));
// synopsys translate_off
defparam \clk_div_1s|Add0~105 .cin0_used = "true";
defparam \clk_div_1s|Add0~105 .cin1_used = "true";
defparam \clk_div_1s|Add0~105 .cin_used = "true";
defparam \clk_div_1s|Add0~105 .lut_mask = "c30c";
defparam \clk_div_1s|Add0~105 .operation_mode = "arithmetic";
defparam \clk_div_1s|Add0~105 .output_mode = "comb_only";
defparam \clk_div_1s|Add0~105 .register_cascade_mode = "off";
defparam \clk_div_1s|Add0~105 .sum_lutc_input = "cin";
defparam \clk_div_1s|Add0~105 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N4
maxii_lcell \clk_div_1s|P_div:count[20] (
// Equation(s):
// \clk_div_1s|P_div:count[20]~regout  = DFFEAS((((\clk_div_1s|Add0~105_combout  & !\clk_div_1s|Equal0~7_combout ))), GLOBAL(\clk_50M~combout ), VCC, , , , , , )

	.clk(\clk_50M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\clk_div_1s|Add0~105_combout ),
	.datad(\clk_div_1s|Equal0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_div_1s|P_div:count[20]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_1s|P_div:count[20] .lut_mask = "00f0";
defparam \clk_div_1s|P_div:count[20] .operation_mode = "normal";
defparam \clk_div_1s|P_div:count[20] .output_mode = "reg_only";
defparam \clk_div_1s|P_div:count[20] .register_cascade_mode = "off";
defparam \clk_div_1s|P_div:count[20] .sum_lutc_input = "datac";
defparam \clk_div_1s|P_div:count[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxii_lcell \clk_div_1s|Add0~110 (
// Equation(s):
// \clk_div_1s|Add0~110_combout  = (\clk_div_1s|P_div:count[21]~regout  $ (((!\clk_div_1s|Add0~82  & \clk_div_1s|Add0~107 ) # (\clk_div_1s|Add0~82  & \clk_div_1s|Add0~107COUT1_142 ))))
// \clk_div_1s|Add0~112  = CARRY(((!\clk_div_1s|Add0~107COUT1_142 ) # (!\clk_div_1s|P_div:count[21]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\clk_div_1s|P_div:count[21]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_div_1s|Add0~82 ),
	.cin0(\clk_div_1s|Add0~107 ),
	.cin1(\clk_div_1s|Add0~107COUT1_142 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_1s|Add0~110_combout ),
	.regout(),
	.cout(\clk_div_1s|Add0~112 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_1s|Add0~110 .cin0_used = "true";
defparam \clk_div_1s|Add0~110 .cin1_used = "true";
defparam \clk_div_1s|Add0~110 .cin_used = "true";
defparam \clk_div_1s|Add0~110 .lut_mask = "3c3f";
defparam \clk_div_1s|Add0~110 .operation_mode = "arithmetic";
defparam \clk_div_1s|Add0~110 .output_mode = "comb_only";
defparam \clk_div_1s|Add0~110 .register_cascade_mode = "off";
defparam \clk_div_1s|Add0~110 .sum_lutc_input = "cin";
defparam \clk_div_1s|Add0~110 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N2
maxii_lcell \clk_div_1s|P_div:count[21] (
// Equation(s):
// \clk_div_1s|P_div:count[21]~regout  = DFFEAS((((\clk_div_1s|Add0~110_combout  & !\clk_div_1s|Equal0~7_combout ))), GLOBAL(\clk_50M~combout ), VCC, , , , , , )

	.clk(\clk_50M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\clk_div_1s|Add0~110_combout ),
	.datad(\clk_div_1s|Equal0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_div_1s|P_div:count[21]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_1s|P_div:count[21] .lut_mask = "00f0";
defparam \clk_div_1s|P_div:count[21] .operation_mode = "normal";
defparam \clk_div_1s|P_div:count[21] .output_mode = "reg_only";
defparam \clk_div_1s|P_div:count[21] .register_cascade_mode = "off";
defparam \clk_div_1s|P_div:count[21] .sum_lutc_input = "datac";
defparam \clk_div_1s|P_div:count[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N5
maxii_lcell \clk_div_1s|Add0~115 (
// Equation(s):
// \clk_div_1s|Add0~115_combout  = (\clk_div_1s|P_div:count[22]~regout  $ ((!\clk_div_1s|Add0~112 )))
// \clk_div_1s|Add0~117  = CARRY(((\clk_div_1s|P_div:count[22]~regout  & !\clk_div_1s|Add0~112 )))
// \clk_div_1s|Add0~117COUT1_143  = CARRY(((\clk_div_1s|P_div:count[22]~regout  & !\clk_div_1s|Add0~112 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\clk_div_1s|P_div:count[22]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_div_1s|Add0~112 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_1s|Add0~115_combout ),
	.regout(),
	.cout(),
	.cout0(\clk_div_1s|Add0~117 ),
	.cout1(\clk_div_1s|Add0~117COUT1_143 ));
// synopsys translate_off
defparam \clk_div_1s|Add0~115 .cin_used = "true";
defparam \clk_div_1s|Add0~115 .lut_mask = "c30c";
defparam \clk_div_1s|Add0~115 .operation_mode = "arithmetic";
defparam \clk_div_1s|Add0~115 .output_mode = "comb_only";
defparam \clk_div_1s|Add0~115 .register_cascade_mode = "off";
defparam \clk_div_1s|Add0~115 .sum_lutc_input = "cin";
defparam \clk_div_1s|Add0~115 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N1
maxii_lcell \clk_div_1s|P_div:count[23] (
// Equation(s):
// \clk_div_1s|P_div:count[23]~regout  = DFFEAS(GND, GLOBAL(\clk_50M~combout ), VCC, , , \clk_div_1s|Add0~120_combout , , , VCC)

	.clk(\clk_50M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\clk_div_1s|Add0~120_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_div_1s|P_div:count[23]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_1s|P_div:count[23] .lut_mask = "0000";
defparam \clk_div_1s|P_div:count[23] .operation_mode = "normal";
defparam \clk_div_1s|P_div:count[23] .output_mode = "reg_only";
defparam \clk_div_1s|P_div:count[23] .register_cascade_mode = "off";
defparam \clk_div_1s|P_div:count[23] .sum_lutc_input = "datac";
defparam \clk_div_1s|P_div:count[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N6
maxii_lcell \clk_div_1s|Add0~120 (
// Equation(s):
// \clk_div_1s|Add0~120_combout  = \clk_div_1s|P_div:count[23]~regout  $ (((((!\clk_div_1s|Add0~112  & \clk_div_1s|Add0~117 ) # (\clk_div_1s|Add0~112  & \clk_div_1s|Add0~117COUT1_143 )))))
// \clk_div_1s|Add0~122  = CARRY(((!\clk_div_1s|Add0~117 )) # (!\clk_div_1s|P_div:count[23]~regout ))
// \clk_div_1s|Add0~122COUT1_144  = CARRY(((!\clk_div_1s|Add0~117COUT1_143 )) # (!\clk_div_1s|P_div:count[23]~regout ))

	.clk(gnd),
	.dataa(\clk_div_1s|P_div:count[23]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_div_1s|Add0~112 ),
	.cin0(\clk_div_1s|Add0~117 ),
	.cin1(\clk_div_1s|Add0~117COUT1_143 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_1s|Add0~120_combout ),
	.regout(),
	.cout(),
	.cout0(\clk_div_1s|Add0~122 ),
	.cout1(\clk_div_1s|Add0~122COUT1_144 ));
// synopsys translate_off
defparam \clk_div_1s|Add0~120 .cin0_used = "true";
defparam \clk_div_1s|Add0~120 .cin1_used = "true";
defparam \clk_div_1s|Add0~120 .cin_used = "true";
defparam \clk_div_1s|Add0~120 .lut_mask = "5a5f";
defparam \clk_div_1s|Add0~120 .operation_mode = "arithmetic";
defparam \clk_div_1s|Add0~120 .output_mode = "comb_only";
defparam \clk_div_1s|Add0~120 .register_cascade_mode = "off";
defparam \clk_div_1s|Add0~120 .sum_lutc_input = "cin";
defparam \clk_div_1s|Add0~120 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N8
maxii_lcell \clk_div_1s|Equal0~6 (
// Equation(s):
// \clk_div_1s|Equal0~6_combout  = (\clk_div_1s|Add0~115_combout  & (!\clk_div_1s|Add0~120_combout  & (\clk_div_1s|Add0~110_combout  & \clk_div_1s|Add0~105_combout )))

	.clk(gnd),
	.dataa(\clk_div_1s|Add0~115_combout ),
	.datab(\clk_div_1s|Add0~120_combout ),
	.datac(\clk_div_1s|Add0~110_combout ),
	.datad(\clk_div_1s|Add0~105_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_1s|Equal0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_1s|Equal0~6 .lut_mask = "2000";
defparam \clk_div_1s|Equal0~6 .operation_mode = "normal";
defparam \clk_div_1s|Equal0~6 .output_mode = "comb_only";
defparam \clk_div_1s|Equal0~6 .register_cascade_mode = "off";
defparam \clk_div_1s|Equal0~6 .sum_lutc_input = "datac";
defparam \clk_div_1s|Equal0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N0
maxii_lcell \clk_div_1s|Equal0~0 (
// Equation(s):
// \clk_div_1s|Equal0~0_combout  = (!\clk_div_1s|Add0~5_combout  & (!\clk_div_1s|Add0~0_combout  & (!\clk_div_1s|Add0~10_combout  & !\clk_div_1s|Add0~15_combout )))

	.clk(gnd),
	.dataa(\clk_div_1s|Add0~5_combout ),
	.datab(\clk_div_1s|Add0~0_combout ),
	.datac(\clk_div_1s|Add0~10_combout ),
	.datad(\clk_div_1s|Add0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_1s|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_1s|Equal0~0 .lut_mask = "0001";
defparam \clk_div_1s|Equal0~0 .operation_mode = "normal";
defparam \clk_div_1s|Equal0~0 .output_mode = "comb_only";
defparam \clk_div_1s|Equal0~0 .register_cascade_mode = "off";
defparam \clk_div_1s|Equal0~0 .sum_lutc_input = "datac";
defparam \clk_div_1s|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N7
maxii_lcell \clk_div_1s|Equal0~1 (
// Equation(s):
// \clk_div_1s|Equal0~1_combout  = (!\clk_div_1s|Add0~25_combout  & (!\clk_div_1s|Add0~35_combout  & (\clk_div_1s|Add0~20_combout  & !\clk_div_1s|Add0~30_combout )))

	.clk(gnd),
	.dataa(\clk_div_1s|Add0~25_combout ),
	.datab(\clk_div_1s|Add0~35_combout ),
	.datac(\clk_div_1s|Add0~20_combout ),
	.datad(\clk_div_1s|Add0~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_1s|Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_1s|Equal0~1 .lut_mask = "0010";
defparam \clk_div_1s|Equal0~1 .operation_mode = "normal";
defparam \clk_div_1s|Equal0~1 .output_mode = "comb_only";
defparam \clk_div_1s|Equal0~1 .register_cascade_mode = "off";
defparam \clk_div_1s|Equal0~1 .sum_lutc_input = "datac";
defparam \clk_div_1s|Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N0
maxii_lcell \clk_div_1s|Equal0~3 (
// Equation(s):
// \clk_div_1s|Equal0~3_combout  = (\clk_div_1s|Add0~60_combout  & (\clk_div_1s|Add0~65_combout  & (!\clk_div_1s|Add0~75_combout  & \clk_div_1s|Add0~70_combout )))

	.clk(gnd),
	.dataa(\clk_div_1s|Add0~60_combout ),
	.datab(\clk_div_1s|Add0~65_combout ),
	.datac(\clk_div_1s|Add0~75_combout ),
	.datad(\clk_div_1s|Add0~70_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_1s|Equal0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_1s|Equal0~3 .lut_mask = "0800";
defparam \clk_div_1s|Equal0~3 .operation_mode = "normal";
defparam \clk_div_1s|Equal0~3 .output_mode = "comb_only";
defparam \clk_div_1s|Equal0~3 .register_cascade_mode = "off";
defparam \clk_div_1s|Equal0~3 .sum_lutc_input = "datac";
defparam \clk_div_1s|Equal0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N2
maxii_lcell \clk_div_1s|Equal0~2 (
// Equation(s):
// \clk_div_1s|Equal0~2_combout  = (!\clk_div_1s|Add0~55_combout  & (!\clk_div_1s|Add0~50_combout  & (!\clk_div_1s|Add0~45_combout  & \clk_div_1s|Add0~40_combout )))

	.clk(gnd),
	.dataa(\clk_div_1s|Add0~55_combout ),
	.datab(\clk_div_1s|Add0~50_combout ),
	.datac(\clk_div_1s|Add0~45_combout ),
	.datad(\clk_div_1s|Add0~40_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_1s|Equal0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_1s|Equal0~2 .lut_mask = "0100";
defparam \clk_div_1s|Equal0~2 .operation_mode = "normal";
defparam \clk_div_1s|Equal0~2 .output_mode = "comb_only";
defparam \clk_div_1s|Equal0~2 .register_cascade_mode = "off";
defparam \clk_div_1s|Equal0~2 .sum_lutc_input = "datac";
defparam \clk_div_1s|Equal0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N3
maxii_lcell \clk_div_1s|Equal0~4 (
// Equation(s):
// \clk_div_1s|Equal0~4_combout  = (\clk_div_1s|Equal0~0_combout  & (\clk_div_1s|Equal0~1_combout  & (\clk_div_1s|Equal0~3_combout  & \clk_div_1s|Equal0~2_combout )))

	.clk(gnd),
	.dataa(\clk_div_1s|Equal0~0_combout ),
	.datab(\clk_div_1s|Equal0~1_combout ),
	.datac(\clk_div_1s|Equal0~3_combout ),
	.datad(\clk_div_1s|Equal0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_1s|Equal0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_1s|Equal0~4 .lut_mask = "8000";
defparam \clk_div_1s|Equal0~4 .operation_mode = "normal";
defparam \clk_div_1s|Equal0~4 .output_mode = "comb_only";
defparam \clk_div_1s|Equal0~4 .register_cascade_mode = "off";
defparam \clk_div_1s|Equal0~4 .sum_lutc_input = "datac";
defparam \clk_div_1s|Equal0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N9
maxii_lcell \clk_div_1s|Equal0~5 (
// Equation(s):
// \clk_div_1s|Equal0~5_combout  = (\clk_div_1s|Add0~80_combout  & (\clk_div_1s|Add0~90_combout  & (!\clk_div_1s|Add0~95_combout  & \clk_div_1s|Add0~85_combout )))

	.clk(gnd),
	.dataa(\clk_div_1s|Add0~80_combout ),
	.datab(\clk_div_1s|Add0~90_combout ),
	.datac(\clk_div_1s|Add0~95_combout ),
	.datad(\clk_div_1s|Add0~85_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_1s|Equal0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_1s|Equal0~5 .lut_mask = "0800";
defparam \clk_div_1s|Equal0~5 .operation_mode = "normal";
defparam \clk_div_1s|Equal0~5 .output_mode = "comb_only";
defparam \clk_div_1s|Equal0~5 .register_cascade_mode = "off";
defparam \clk_div_1s|Equal0~5 .sum_lutc_input = "datac";
defparam \clk_div_1s|Equal0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N1
maxii_lcell \clk_div_1s|P_div:count[24] (
// Equation(s):
// \clk_div_1s|P_div:count[24]~regout  = DFFEAS((\clk_div_1s|Add0~100_combout  & (((!\clk_div_1s|Equal0~6_combout ) # (!\clk_div_1s|Equal0~5_combout )) # (!\clk_div_1s|Equal0~4_combout ))), GLOBAL(\clk_50M~combout ), VCC, , , , , , )

	.clk(\clk_50M~combout ),
	.dataa(\clk_div_1s|Equal0~4_combout ),
	.datab(\clk_div_1s|Equal0~5_combout ),
	.datac(\clk_div_1s|Equal0~6_combout ),
	.datad(\clk_div_1s|Add0~100_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_div_1s|P_div:count[24]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_1s|P_div:count[24] .lut_mask = "7f00";
defparam \clk_div_1s|P_div:count[24] .operation_mode = "normal";
defparam \clk_div_1s|P_div:count[24] .output_mode = "reg_only";
defparam \clk_div_1s|P_div:count[24] .register_cascade_mode = "off";
defparam \clk_div_1s|P_div:count[24] .sum_lutc_input = "datac";
defparam \clk_div_1s|P_div:count[24] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N7
maxii_lcell \clk_div_1s|Add0~100 (
// Equation(s):
// \clk_div_1s|Add0~100_combout  = (((!\clk_div_1s|Add0~112  & \clk_div_1s|Add0~122 ) # (\clk_div_1s|Add0~112  & \clk_div_1s|Add0~122COUT1_144 ) $ (!\clk_div_1s|P_div:count[24]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\clk_div_1s|P_div:count[24]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_div_1s|Add0~112 ),
	.cin0(\clk_div_1s|Add0~122 ),
	.cin1(\clk_div_1s|Add0~122COUT1_144 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_1s|Add0~100_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_1s|Add0~100 .cin0_used = "true";
defparam \clk_div_1s|Add0~100 .cin1_used = "true";
defparam \clk_div_1s|Add0~100 .cin_used = "true";
defparam \clk_div_1s|Add0~100 .lut_mask = "f00f";
defparam \clk_div_1s|Add0~100 .operation_mode = "normal";
defparam \clk_div_1s|Add0~100 .output_mode = "comb_only";
defparam \clk_div_1s|Add0~100 .register_cascade_mode = "off";
defparam \clk_div_1s|Add0~100 .sum_lutc_input = "cin";
defparam \clk_div_1s|Add0~100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N4
maxii_lcell \clk_div_1s|Equal0~7 (
// Equation(s):
// \clk_div_1s|Equal0~7_combout  = (\clk_div_1s|Equal0~6_combout  & (\clk_div_1s|Add0~100_combout  & (\clk_div_1s|Equal0~5_combout  & \clk_div_1s|Equal0~4_combout )))

	.clk(gnd),
	.dataa(\clk_div_1s|Equal0~6_combout ),
	.datab(\clk_div_1s|Add0~100_combout ),
	.datac(\clk_div_1s|Equal0~5_combout ),
	.datad(\clk_div_1s|Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_1s|Equal0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_1s|Equal0~7 .lut_mask = "8000";
defparam \clk_div_1s|Equal0~7 .operation_mode = "normal";
defparam \clk_div_1s|Equal0~7 .output_mode = "comb_only";
defparam \clk_div_1s|Equal0~7 .register_cascade_mode = "off";
defparam \clk_div_1s|Equal0~7 .sum_lutc_input = "datac";
defparam \clk_div_1s|Equal0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N9
maxii_lcell \clk_div_1s|temp (
// Equation(s):
// \clk_div_1s|temp~regout  = DFFEAS((\clk_div_1s|temp~regout  $ (((\clk_div_1s|Equal0~7_combout )))), GLOBAL(\clk_50M~combout ), VCC, , , , , , )

	.clk(\clk_50M~combout ),
	.dataa(vcc),
	.datab(\clk_div_1s|temp~regout ),
	.datac(vcc),
	.datad(\clk_div_1s|Equal0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_div_1s|temp~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_1s|temp .lut_mask = "33cc";
defparam \clk_div_1s|temp .operation_mode = "normal";
defparam \clk_div_1s|temp .output_mode = "reg_only";
defparam \clk_div_1s|temp .register_cascade_mode = "off";
defparam \clk_div_1s|temp .sum_lutc_input = "datac";
defparam \clk_div_1s|temp .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N1
maxii_lcell \clk_div_10ms|Add0~10 (
// Equation(s):
// \clk_div_10ms|Add0~10_combout  = ((!\clk_div_1s|P_div:count[0]~regout ))
// \clk_div_10ms|Add0~12  = CARRY(((\clk_div_1s|P_div:count[0]~regout )))
// \clk_div_10ms|Add0~12COUT1_91  = CARRY(((\clk_div_1s|P_div:count[0]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\clk_div_1s|P_div:count[0]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_10ms|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\clk_div_10ms|Add0~12 ),
	.cout1(\clk_div_10ms|Add0~12COUT1_91 ));
// synopsys translate_off
defparam \clk_div_10ms|Add0~10 .lut_mask = "33cc";
defparam \clk_div_10ms|Add0~10 .operation_mode = "arithmetic";
defparam \clk_div_10ms|Add0~10 .output_mode = "comb_only";
defparam \clk_div_10ms|Add0~10 .register_cascade_mode = "off";
defparam \clk_div_10ms|Add0~10 .sum_lutc_input = "datac";
defparam \clk_div_10ms|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N2
maxii_lcell \clk_div_10ms|Add0~15 (
// Equation(s):
// \clk_div_10ms|Add0~15_combout  = (\clk_div_1s|P_div:count[1]~regout  $ ((\clk_div_10ms|Add0~12 )))
// \clk_div_10ms|Add0~17  = CARRY(((!\clk_div_10ms|Add0~12 ) # (!\clk_div_1s|P_div:count[1]~regout )))
// \clk_div_10ms|Add0~17COUT1_92  = CARRY(((!\clk_div_10ms|Add0~12COUT1_91 ) # (!\clk_div_1s|P_div:count[1]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\clk_div_1s|P_div:count[1]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\clk_div_10ms|Add0~12 ),
	.cin1(\clk_div_10ms|Add0~12COUT1_91 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_10ms|Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\clk_div_10ms|Add0~17 ),
	.cout1(\clk_div_10ms|Add0~17COUT1_92 ));
// synopsys translate_off
defparam \clk_div_10ms|Add0~15 .cin0_used = "true";
defparam \clk_div_10ms|Add0~15 .cin1_used = "true";
defparam \clk_div_10ms|Add0~15 .lut_mask = "3c3f";
defparam \clk_div_10ms|Add0~15 .operation_mode = "arithmetic";
defparam \clk_div_10ms|Add0~15 .output_mode = "comb_only";
defparam \clk_div_10ms|Add0~15 .register_cascade_mode = "off";
defparam \clk_div_10ms|Add0~15 .sum_lutc_input = "cin";
defparam \clk_div_10ms|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N5
maxii_lcell \clk_div_10ms|P_div:count[2] (
// Equation(s):
// \clk_div_10ms|P_div:count[2]~regout  = DFFEAS(GND, GLOBAL(\clk_50M~combout ), VCC, , , \clk_div_10ms|Add0~20_combout , , , VCC)

	.clk(\clk_50M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\clk_div_10ms|Add0~20_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_div_10ms|P_div:count[2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_10ms|P_div:count[2] .lut_mask = "0000";
defparam \clk_div_10ms|P_div:count[2] .operation_mode = "normal";
defparam \clk_div_10ms|P_div:count[2] .output_mode = "reg_only";
defparam \clk_div_10ms|P_div:count[2] .register_cascade_mode = "off";
defparam \clk_div_10ms|P_div:count[2] .sum_lutc_input = "datac";
defparam \clk_div_10ms|P_div:count[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y2_N3
maxii_lcell \clk_div_10ms|Add0~20 (
// Equation(s):
// \clk_div_10ms|Add0~20_combout  = \clk_div_10ms|P_div:count[2]~regout  $ ((((!\clk_div_10ms|Add0~17 ))))
// \clk_div_10ms|Add0~22  = CARRY((\clk_div_10ms|P_div:count[2]~regout  & ((!\clk_div_10ms|Add0~17 ))))
// \clk_div_10ms|Add0~22COUT1_93  = CARRY((\clk_div_10ms|P_div:count[2]~regout  & ((!\clk_div_10ms|Add0~17COUT1_92 ))))

	.clk(gnd),
	.dataa(\clk_div_10ms|P_div:count[2]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\clk_div_10ms|Add0~17 ),
	.cin1(\clk_div_10ms|Add0~17COUT1_92 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_10ms|Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\clk_div_10ms|Add0~22 ),
	.cout1(\clk_div_10ms|Add0~22COUT1_93 ));
// synopsys translate_off
defparam \clk_div_10ms|Add0~20 .cin0_used = "true";
defparam \clk_div_10ms|Add0~20 .cin1_used = "true";
defparam \clk_div_10ms|Add0~20 .lut_mask = "a50a";
defparam \clk_div_10ms|Add0~20 .operation_mode = "arithmetic";
defparam \clk_div_10ms|Add0~20 .output_mode = "comb_only";
defparam \clk_div_10ms|Add0~20 .register_cascade_mode = "off";
defparam \clk_div_10ms|Add0~20 .sum_lutc_input = "cin";
defparam \clk_div_10ms|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N0
maxii_lcell \clk_div_10ms|P_div:count[3] (
// Equation(s):
// \clk_div_10ms|P_div:count[3]~regout  = DFFEAS(GND, GLOBAL(\clk_50M~combout ), VCC, , , \clk_div_10ms|Add0~25_combout , , , VCC)

	.clk(\clk_50M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\clk_div_10ms|Add0~25_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_div_10ms|P_div:count[3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_10ms|P_div:count[3] .lut_mask = "0000";
defparam \clk_div_10ms|P_div:count[3] .operation_mode = "normal";
defparam \clk_div_10ms|P_div:count[3] .output_mode = "reg_only";
defparam \clk_div_10ms|P_div:count[3] .register_cascade_mode = "off";
defparam \clk_div_10ms|P_div:count[3] .sum_lutc_input = "datac";
defparam \clk_div_10ms|P_div:count[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y2_N4
maxii_lcell \clk_div_10ms|Add0~25 (
// Equation(s):
// \clk_div_10ms|Add0~25_combout  = (\clk_div_10ms|P_div:count[3]~regout  $ ((\clk_div_10ms|Add0~22 )))
// \clk_div_10ms|Add0~27  = CARRY(((!\clk_div_10ms|Add0~22COUT1_93 ) # (!\clk_div_10ms|P_div:count[3]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\clk_div_10ms|P_div:count[3]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\clk_div_10ms|Add0~22 ),
	.cin1(\clk_div_10ms|Add0~22COUT1_93 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_10ms|Add0~25_combout ),
	.regout(),
	.cout(\clk_div_10ms|Add0~27 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_10ms|Add0~25 .cin0_used = "true";
defparam \clk_div_10ms|Add0~25 .cin1_used = "true";
defparam \clk_div_10ms|Add0~25 .lut_mask = "3c3f";
defparam \clk_div_10ms|Add0~25 .operation_mode = "arithmetic";
defparam \clk_div_10ms|Add0~25 .output_mode = "comb_only";
defparam \clk_div_10ms|Add0~25 .register_cascade_mode = "off";
defparam \clk_div_10ms|Add0~25 .sum_lutc_input = "cin";
defparam \clk_div_10ms|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N3
maxii_lcell \clk_div_10ms|Equal0~0 (
// Equation(s):
// \clk_div_10ms|Equal0~0_combout  = (!\clk_div_10ms|Add0~10_combout  & (!\clk_div_10ms|Add0~15_combout  & (!\clk_div_10ms|Add0~20_combout  & !\clk_div_10ms|Add0~25_combout )))

	.clk(gnd),
	.dataa(\clk_div_10ms|Add0~10_combout ),
	.datab(\clk_div_10ms|Add0~15_combout ),
	.datac(\clk_div_10ms|Add0~20_combout ),
	.datad(\clk_div_10ms|Add0~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_10ms|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_10ms|Equal0~0 .lut_mask = "0001";
defparam \clk_div_10ms|Equal0~0 .operation_mode = "normal";
defparam \clk_div_10ms|Equal0~0 .output_mode = "comb_only";
defparam \clk_div_10ms|Equal0~0 .register_cascade_mode = "off";
defparam \clk_div_10ms|Equal0~0 .sum_lutc_input = "datac";
defparam \clk_div_10ms|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N7
maxii_lcell \clk_div_10ms|P_div:count[6] (
// Equation(s):
// \clk_div_10ms|P_div:count[6]~regout  = DFFEAS((((\clk_div_10ms|Add0~45_combout ))), GLOBAL(\clk_50M~combout ), VCC, , , , , , )

	.clk(\clk_50M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\clk_div_10ms|Add0~45_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_div_10ms|P_div:count[6]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_10ms|P_div:count[6] .lut_mask = "ff00";
defparam \clk_div_10ms|P_div:count[6] .operation_mode = "normal";
defparam \clk_div_10ms|P_div:count[6] .output_mode = "reg_only";
defparam \clk_div_10ms|P_div:count[6] .register_cascade_mode = "off";
defparam \clk_div_10ms|P_div:count[6] .sum_lutc_input = "datac";
defparam \clk_div_10ms|P_div:count[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N5
maxii_lcell \clk_div_10ms|Add0~30 (
// Equation(s):
// \clk_div_10ms|Add0~30_combout  = (\clk_div_10ms|P_div:count[4]~regout  $ ((!\clk_div_10ms|Add0~27 )))
// \clk_div_10ms|Add0~32  = CARRY(((\clk_div_10ms|P_div:count[4]~regout  & !\clk_div_10ms|Add0~27 )))
// \clk_div_10ms|Add0~32COUT1_94  = CARRY(((\clk_div_10ms|P_div:count[4]~regout  & !\clk_div_10ms|Add0~27 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\clk_div_10ms|P_div:count[4]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_div_10ms|Add0~27 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_10ms|Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(\clk_div_10ms|Add0~32 ),
	.cout1(\clk_div_10ms|Add0~32COUT1_94 ));
// synopsys translate_off
defparam \clk_div_10ms|Add0~30 .cin_used = "true";
defparam \clk_div_10ms|Add0~30 .lut_mask = "c30c";
defparam \clk_div_10ms|Add0~30 .operation_mode = "arithmetic";
defparam \clk_div_10ms|Add0~30 .output_mode = "comb_only";
defparam \clk_div_10ms|Add0~30 .register_cascade_mode = "off";
defparam \clk_div_10ms|Add0~30 .sum_lutc_input = "cin";
defparam \clk_div_10ms|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N7
maxii_lcell \clk_div_10ms|P_div:count[4] (
// Equation(s):
// \clk_div_10ms|P_div:count[4]~regout  = DFFEAS((\clk_div_10ms|Add0~30_combout  & (((!\clk_div_10ms|Equal0~4_combout ) # (!\clk_div_10ms|Add0~5_combout )) # (!\clk_div_10ms|Add0~0_combout ))), GLOBAL(\clk_50M~combout ), VCC, , , , , , )

	.clk(\clk_50M~combout ),
	.dataa(\clk_div_10ms|Add0~30_combout ),
	.datab(\clk_div_10ms|Add0~0_combout ),
	.datac(\clk_div_10ms|Add0~5_combout ),
	.datad(\clk_div_10ms|Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_div_10ms|P_div:count[4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_10ms|P_div:count[4] .lut_mask = "2aaa";
defparam \clk_div_10ms|P_div:count[4] .operation_mode = "normal";
defparam \clk_div_10ms|P_div:count[4] .output_mode = "reg_only";
defparam \clk_div_10ms|P_div:count[4] .register_cascade_mode = "off";
defparam \clk_div_10ms|P_div:count[4] .sum_lutc_input = "datac";
defparam \clk_div_10ms|P_div:count[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N6
maxii_lcell \clk_div_10ms|Add0~40 (
// Equation(s):
// \clk_div_10ms|Add0~40_combout  = (\clk_div_10ms|P_div:count[5]~regout  $ (((!\clk_div_10ms|Add0~27  & \clk_div_10ms|Add0~32 ) # (\clk_div_10ms|Add0~27  & \clk_div_10ms|Add0~32COUT1_94 ))))
// \clk_div_10ms|Add0~42  = CARRY(((!\clk_div_10ms|Add0~32 ) # (!\clk_div_10ms|P_div:count[5]~regout )))
// \clk_div_10ms|Add0~42COUT1_95  = CARRY(((!\clk_div_10ms|Add0~32COUT1_94 ) # (!\clk_div_10ms|P_div:count[5]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\clk_div_10ms|P_div:count[5]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_div_10ms|Add0~27 ),
	.cin0(\clk_div_10ms|Add0~32 ),
	.cin1(\clk_div_10ms|Add0~32COUT1_94 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_10ms|Add0~40_combout ),
	.regout(),
	.cout(),
	.cout0(\clk_div_10ms|Add0~42 ),
	.cout1(\clk_div_10ms|Add0~42COUT1_95 ));
// synopsys translate_off
defparam \clk_div_10ms|Add0~40 .cin0_used = "true";
defparam \clk_div_10ms|Add0~40 .cin1_used = "true";
defparam \clk_div_10ms|Add0~40 .cin_used = "true";
defparam \clk_div_10ms|Add0~40 .lut_mask = "3c3f";
defparam \clk_div_10ms|Add0~40 .operation_mode = "arithmetic";
defparam \clk_div_10ms|Add0~40 .output_mode = "comb_only";
defparam \clk_div_10ms|Add0~40 .register_cascade_mode = "off";
defparam \clk_div_10ms|Add0~40 .sum_lutc_input = "cin";
defparam \clk_div_10ms|Add0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N6
maxii_lcell \clk_div_10ms|P_div:count[5] (
// Equation(s):
// \clk_div_10ms|P_div:count[5]~regout  = DFFEAS(GND, GLOBAL(\clk_50M~combout ), VCC, , , \clk_div_10ms|Add0~40_combout , , , VCC)

	.clk(\clk_50M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\clk_div_10ms|Add0~40_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_div_10ms|P_div:count[5]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_10ms|P_div:count[5] .lut_mask = "0000";
defparam \clk_div_10ms|P_div:count[5] .operation_mode = "normal";
defparam \clk_div_10ms|P_div:count[5] .output_mode = "reg_only";
defparam \clk_div_10ms|P_div:count[5] .register_cascade_mode = "off";
defparam \clk_div_10ms|P_div:count[5] .sum_lutc_input = "datac";
defparam \clk_div_10ms|P_div:count[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y2_N7
maxii_lcell \clk_div_10ms|Add0~45 (
// Equation(s):
// \clk_div_10ms|Add0~45_combout  = (\clk_div_10ms|P_div:count[6]~regout  $ ((!(!\clk_div_10ms|Add0~27  & \clk_div_10ms|Add0~42 ) # (\clk_div_10ms|Add0~27  & \clk_div_10ms|Add0~42COUT1_95 ))))
// \clk_div_10ms|Add0~47  = CARRY(((\clk_div_10ms|P_div:count[6]~regout  & !\clk_div_10ms|Add0~42 )))
// \clk_div_10ms|Add0~47COUT1_96  = CARRY(((\clk_div_10ms|P_div:count[6]~regout  & !\clk_div_10ms|Add0~42COUT1_95 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\clk_div_10ms|P_div:count[6]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_div_10ms|Add0~27 ),
	.cin0(\clk_div_10ms|Add0~42 ),
	.cin1(\clk_div_10ms|Add0~42COUT1_95 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_10ms|Add0~45_combout ),
	.regout(),
	.cout(),
	.cout0(\clk_div_10ms|Add0~47 ),
	.cout1(\clk_div_10ms|Add0~47COUT1_96 ));
// synopsys translate_off
defparam \clk_div_10ms|Add0~45 .cin0_used = "true";
defparam \clk_div_10ms|Add0~45 .cin1_used = "true";
defparam \clk_div_10ms|Add0~45 .cin_used = "true";
defparam \clk_div_10ms|Add0~45 .lut_mask = "c30c";
defparam \clk_div_10ms|Add0~45 .operation_mode = "arithmetic";
defparam \clk_div_10ms|Add0~45 .output_mode = "comb_only";
defparam \clk_div_10ms|Add0~45 .register_cascade_mode = "off";
defparam \clk_div_10ms|Add0~45 .sum_lutc_input = "cin";
defparam \clk_div_10ms|Add0~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N9
maxii_lcell \clk_div_10ms|P_div:count[7] (
// Equation(s):
// \clk_div_10ms|P_div:count[7]~regout  = DFFEAS((\clk_div_10ms|Add0~35_combout  & (((!\clk_div_10ms|Equal0~4_combout ) # (!\clk_div_10ms|Add0~0_combout )) # (!\clk_div_10ms|Add0~5_combout ))), GLOBAL(\clk_50M~combout ), VCC, , , , , , )

	.clk(\clk_50M~combout ),
	.dataa(\clk_div_10ms|Add0~5_combout ),
	.datab(\clk_div_10ms|Add0~35_combout ),
	.datac(\clk_div_10ms|Add0~0_combout ),
	.datad(\clk_div_10ms|Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_div_10ms|P_div:count[7]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_10ms|P_div:count[7] .lut_mask = "4ccc";
defparam \clk_div_10ms|P_div:count[7] .operation_mode = "normal";
defparam \clk_div_10ms|P_div:count[7] .output_mode = "reg_only";
defparam \clk_div_10ms|P_div:count[7] .register_cascade_mode = "off";
defparam \clk_div_10ms|P_div:count[7] .sum_lutc_input = "datac";
defparam \clk_div_10ms|P_div:count[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N8
maxii_lcell \clk_div_10ms|Add0~35 (
// Equation(s):
// \clk_div_10ms|Add0~35_combout  = \clk_div_10ms|P_div:count[7]~regout  $ (((((!\clk_div_10ms|Add0~27  & \clk_div_10ms|Add0~47 ) # (\clk_div_10ms|Add0~27  & \clk_div_10ms|Add0~47COUT1_96 )))))
// \clk_div_10ms|Add0~37  = CARRY(((!\clk_div_10ms|Add0~47 )) # (!\clk_div_10ms|P_div:count[7]~regout ))
// \clk_div_10ms|Add0~37COUT1_97  = CARRY(((!\clk_div_10ms|Add0~47COUT1_96 )) # (!\clk_div_10ms|P_div:count[7]~regout ))

	.clk(gnd),
	.dataa(\clk_div_10ms|P_div:count[7]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_div_10ms|Add0~27 ),
	.cin0(\clk_div_10ms|Add0~47 ),
	.cin1(\clk_div_10ms|Add0~47COUT1_96 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_10ms|Add0~35_combout ),
	.regout(),
	.cout(),
	.cout0(\clk_div_10ms|Add0~37 ),
	.cout1(\clk_div_10ms|Add0~37COUT1_97 ));
// synopsys translate_off
defparam \clk_div_10ms|Add0~35 .cin0_used = "true";
defparam \clk_div_10ms|Add0~35 .cin1_used = "true";
defparam \clk_div_10ms|Add0~35 .cin_used = "true";
defparam \clk_div_10ms|Add0~35 .lut_mask = "5a5f";
defparam \clk_div_10ms|Add0~35 .operation_mode = "arithmetic";
defparam \clk_div_10ms|Add0~35 .output_mode = "comb_only";
defparam \clk_div_10ms|Add0~35 .register_cascade_mode = "off";
defparam \clk_div_10ms|Add0~35 .sum_lutc_input = "cin";
defparam \clk_div_10ms|Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N2
maxii_lcell \clk_div_10ms|Equal0~1 (
// Equation(s):
// \clk_div_10ms|Equal0~1_combout  = (!\clk_div_10ms|Add0~45_combout  & (\clk_div_10ms|Add0~35_combout  & (!\clk_div_10ms|Add0~40_combout  & \clk_div_10ms|Add0~30_combout )))

	.clk(gnd),
	.dataa(\clk_div_10ms|Add0~45_combout ),
	.datab(\clk_div_10ms|Add0~35_combout ),
	.datac(\clk_div_10ms|Add0~40_combout ),
	.datad(\clk_div_10ms|Add0~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_10ms|Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_10ms|Equal0~1 .lut_mask = "0400";
defparam \clk_div_10ms|Equal0~1 .operation_mode = "normal";
defparam \clk_div_10ms|Equal0~1 .output_mode = "comb_only";
defparam \clk_div_10ms|Equal0~1 .register_cascade_mode = "off";
defparam \clk_div_10ms|Equal0~1 .sum_lutc_input = "datac";
defparam \clk_div_10ms|Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N6
maxii_lcell \clk_div_10ms|P_div:count[14] (
// Equation(s):
// \clk_div_10ms|P_div:count[14]~regout  = DFFEAS((\clk_div_10ms|Add0~75_combout  & (((!\clk_div_10ms|Equal0~4_combout ) # (!\clk_div_10ms|Add0~0_combout )) # (!\clk_div_10ms|Add0~5_combout ))), GLOBAL(\clk_50M~combout ), VCC, , , , , , )

	.clk(\clk_50M~combout ),
	.dataa(\clk_div_10ms|Add0~5_combout ),
	.datab(\clk_div_10ms|Add0~0_combout ),
	.datac(\clk_div_10ms|Add0~75_combout ),
	.datad(\clk_div_10ms|Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_div_10ms|P_div:count[14]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_10ms|P_div:count[14] .lut_mask = "70f0";
defparam \clk_div_10ms|P_div:count[14] .operation_mode = "normal";
defparam \clk_div_10ms|P_div:count[14] .output_mode = "reg_only";
defparam \clk_div_10ms|P_div:count[14] .register_cascade_mode = "off";
defparam \clk_div_10ms|P_div:count[14] .sum_lutc_input = "datac";
defparam \clk_div_10ms|P_div:count[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N9
maxii_lcell \clk_div_10ms|Add0~50 (
// Equation(s):
// \clk_div_10ms|Add0~50_combout  = (\clk_div_10ms|P_div:count[8]~regout  $ ((!(!\clk_div_10ms|Add0~27  & \clk_div_10ms|Add0~37 ) # (\clk_div_10ms|Add0~27  & \clk_div_10ms|Add0~37COUT1_97 ))))
// \clk_div_10ms|Add0~52  = CARRY(((\clk_div_10ms|P_div:count[8]~regout  & !\clk_div_10ms|Add0~37COUT1_97 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\clk_div_10ms|P_div:count[8]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_div_10ms|Add0~27 ),
	.cin0(\clk_div_10ms|Add0~37 ),
	.cin1(\clk_div_10ms|Add0~37COUT1_97 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_10ms|Add0~50_combout ),
	.regout(),
	.cout(\clk_div_10ms|Add0~52 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_10ms|Add0~50 .cin0_used = "true";
defparam \clk_div_10ms|Add0~50 .cin1_used = "true";
defparam \clk_div_10ms|Add0~50 .cin_used = "true";
defparam \clk_div_10ms|Add0~50 .lut_mask = "c30c";
defparam \clk_div_10ms|Add0~50 .operation_mode = "arithmetic";
defparam \clk_div_10ms|Add0~50 .output_mode = "comb_only";
defparam \clk_div_10ms|Add0~50 .register_cascade_mode = "off";
defparam \clk_div_10ms|Add0~50 .sum_lutc_input = "cin";
defparam \clk_div_10ms|Add0~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N4
maxii_lcell \clk_div_10ms|P_div:count[8] (
// Equation(s):
// \clk_div_10ms|P_div:count[8]~regout  = DFFEAS(GND, GLOBAL(\clk_50M~combout ), VCC, , , \clk_div_10ms|Add0~50_combout , , , VCC)

	.clk(\clk_50M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\clk_div_10ms|Add0~50_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_div_10ms|P_div:count[8]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_10ms|P_div:count[8] .lut_mask = "0000";
defparam \clk_div_10ms|P_div:count[8] .operation_mode = "normal";
defparam \clk_div_10ms|P_div:count[8] .output_mode = "reg_only";
defparam \clk_div_10ms|P_div:count[8] .register_cascade_mode = "off";
defparam \clk_div_10ms|P_div:count[8] .sum_lutc_input = "datac";
defparam \clk_div_10ms|P_div:count[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y2_N0
maxii_lcell \clk_div_10ms|Add0~55 (
// Equation(s):
// \clk_div_10ms|Add0~55_combout  = (\clk_div_10ms|P_div:count[9]~regout  $ ((\clk_div_10ms|Add0~52 )))
// \clk_div_10ms|Add0~57  = CARRY(((!\clk_div_10ms|Add0~52 ) # (!\clk_div_10ms|P_div:count[9]~regout )))
// \clk_div_10ms|Add0~57COUT1_98  = CARRY(((!\clk_div_10ms|Add0~52 ) # (!\clk_div_10ms|P_div:count[9]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\clk_div_10ms|P_div:count[9]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_div_10ms|Add0~52 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_10ms|Add0~55_combout ),
	.regout(),
	.cout(),
	.cout0(\clk_div_10ms|Add0~57 ),
	.cout1(\clk_div_10ms|Add0~57COUT1_98 ));
// synopsys translate_off
defparam \clk_div_10ms|Add0~55 .cin_used = "true";
defparam \clk_div_10ms|Add0~55 .lut_mask = "3c3f";
defparam \clk_div_10ms|Add0~55 .operation_mode = "arithmetic";
defparam \clk_div_10ms|Add0~55 .output_mode = "comb_only";
defparam \clk_div_10ms|Add0~55 .register_cascade_mode = "off";
defparam \clk_div_10ms|Add0~55 .sum_lutc_input = "cin";
defparam \clk_div_10ms|Add0~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N8
maxii_lcell \clk_div_10ms|P_div:count[9] (
// Equation(s):
// \clk_div_10ms|P_div:count[9]~regout  = DFFEAS((((\clk_div_10ms|Add0~55_combout ))), GLOBAL(\clk_50M~combout ), VCC, , , , , , )

	.clk(\clk_50M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\clk_div_10ms|Add0~55_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_div_10ms|P_div:count[9]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_10ms|P_div:count[9] .lut_mask = "ff00";
defparam \clk_div_10ms|P_div:count[9] .operation_mode = "normal";
defparam \clk_div_10ms|P_div:count[9] .output_mode = "reg_only";
defparam \clk_div_10ms|P_div:count[9] .register_cascade_mode = "off";
defparam \clk_div_10ms|P_div:count[9] .sum_lutc_input = "datac";
defparam \clk_div_10ms|P_div:count[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N1
maxii_lcell \clk_div_10ms|Add0~60 (
// Equation(s):
// \clk_div_10ms|Add0~60_combout  = (\clk_div_10ms|P_div:count[10]~regout  $ ((!(!\clk_div_10ms|Add0~52  & \clk_div_10ms|Add0~57 ) # (\clk_div_10ms|Add0~52  & \clk_div_10ms|Add0~57COUT1_98 ))))
// \clk_div_10ms|Add0~62  = CARRY(((\clk_div_10ms|P_div:count[10]~regout  & !\clk_div_10ms|Add0~57 )))
// \clk_div_10ms|Add0~62COUT1_99  = CARRY(((\clk_div_10ms|P_div:count[10]~regout  & !\clk_div_10ms|Add0~57COUT1_98 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\clk_div_10ms|P_div:count[10]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_div_10ms|Add0~52 ),
	.cin0(\clk_div_10ms|Add0~57 ),
	.cin1(\clk_div_10ms|Add0~57COUT1_98 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_10ms|Add0~60_combout ),
	.regout(),
	.cout(),
	.cout0(\clk_div_10ms|Add0~62 ),
	.cout1(\clk_div_10ms|Add0~62COUT1_99 ));
// synopsys translate_off
defparam \clk_div_10ms|Add0~60 .cin0_used = "true";
defparam \clk_div_10ms|Add0~60 .cin1_used = "true";
defparam \clk_div_10ms|Add0~60 .cin_used = "true";
defparam \clk_div_10ms|Add0~60 .lut_mask = "c30c";
defparam \clk_div_10ms|Add0~60 .operation_mode = "arithmetic";
defparam \clk_div_10ms|Add0~60 .output_mode = "comb_only";
defparam \clk_div_10ms|Add0~60 .register_cascade_mode = "off";
defparam \clk_div_10ms|Add0~60 .sum_lutc_input = "cin";
defparam \clk_div_10ms|Add0~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N9
maxii_lcell \clk_div_10ms|P_div:count[10] (
// Equation(s):
// \clk_div_10ms|P_div:count[10]~regout  = DFFEAS(GND, GLOBAL(\clk_50M~combout ), VCC, , , \clk_div_10ms|Add0~60_combout , , , VCC)

	.clk(\clk_50M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\clk_div_10ms|Add0~60_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_div_10ms|P_div:count[10]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_10ms|P_div:count[10] .lut_mask = "0000";
defparam \clk_div_10ms|P_div:count[10] .operation_mode = "normal";
defparam \clk_div_10ms|P_div:count[10] .output_mode = "reg_only";
defparam \clk_div_10ms|P_div:count[10] .register_cascade_mode = "off";
defparam \clk_div_10ms|P_div:count[10] .sum_lutc_input = "datac";
defparam \clk_div_10ms|P_div:count[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y2_N2
maxii_lcell \clk_div_10ms|Add0~65 (
// Equation(s):
// \clk_div_10ms|Add0~65_combout  = \clk_div_10ms|P_div:count[11]~regout  $ (((((!\clk_div_10ms|Add0~52  & \clk_div_10ms|Add0~62 ) # (\clk_div_10ms|Add0~52  & \clk_div_10ms|Add0~62COUT1_99 )))))
// \clk_div_10ms|Add0~67  = CARRY(((!\clk_div_10ms|Add0~62 )) # (!\clk_div_10ms|P_div:count[11]~regout ))
// \clk_div_10ms|Add0~67COUT1_100  = CARRY(((!\clk_div_10ms|Add0~62COUT1_99 )) # (!\clk_div_10ms|P_div:count[11]~regout ))

	.clk(gnd),
	.dataa(\clk_div_10ms|P_div:count[11]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_div_10ms|Add0~52 ),
	.cin0(\clk_div_10ms|Add0~62 ),
	.cin1(\clk_div_10ms|Add0~62COUT1_99 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_10ms|Add0~65_combout ),
	.regout(),
	.cout(),
	.cout0(\clk_div_10ms|Add0~67 ),
	.cout1(\clk_div_10ms|Add0~67COUT1_100 ));
// synopsys translate_off
defparam \clk_div_10ms|Add0~65 .cin0_used = "true";
defparam \clk_div_10ms|Add0~65 .cin1_used = "true";
defparam \clk_div_10ms|Add0~65 .cin_used = "true";
defparam \clk_div_10ms|Add0~65 .lut_mask = "5a5f";
defparam \clk_div_10ms|Add0~65 .operation_mode = "arithmetic";
defparam \clk_div_10ms|Add0~65 .output_mode = "comb_only";
defparam \clk_div_10ms|Add0~65 .register_cascade_mode = "off";
defparam \clk_div_10ms|Add0~65 .sum_lutc_input = "cin";
defparam \clk_div_10ms|Add0~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N1
maxii_lcell \clk_div_10ms|P_div:count[11] (
// Equation(s):
// \clk_div_10ms|P_div:count[11]~regout  = DFFEAS((((\clk_div_10ms|Add0~65_combout ))), GLOBAL(\clk_50M~combout ), VCC, , , , , , )

	.clk(\clk_50M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\clk_div_10ms|Add0~65_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_div_10ms|P_div:count[11]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_10ms|P_div:count[11] .lut_mask = "ff00";
defparam \clk_div_10ms|P_div:count[11] .operation_mode = "normal";
defparam \clk_div_10ms|P_div:count[11] .output_mode = "reg_only";
defparam \clk_div_10ms|P_div:count[11] .register_cascade_mode = "off";
defparam \clk_div_10ms|P_div:count[11] .sum_lutc_input = "datac";
defparam \clk_div_10ms|P_div:count[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N3
maxii_lcell \clk_div_10ms|Add0~70 (
// Equation(s):
// \clk_div_10ms|Add0~70_combout  = (\clk_div_10ms|P_div:count[12]~regout  $ ((!(!\clk_div_10ms|Add0~52  & \clk_div_10ms|Add0~67 ) # (\clk_div_10ms|Add0~52  & \clk_div_10ms|Add0~67COUT1_100 ))))
// \clk_div_10ms|Add0~72  = CARRY(((\clk_div_10ms|P_div:count[12]~regout  & !\clk_div_10ms|Add0~67 )))
// \clk_div_10ms|Add0~72COUT1_101  = CARRY(((\clk_div_10ms|P_div:count[12]~regout  & !\clk_div_10ms|Add0~67COUT1_100 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\clk_div_10ms|P_div:count[12]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_div_10ms|Add0~52 ),
	.cin0(\clk_div_10ms|Add0~67 ),
	.cin1(\clk_div_10ms|Add0~67COUT1_100 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_10ms|Add0~70_combout ),
	.regout(),
	.cout(),
	.cout0(\clk_div_10ms|Add0~72 ),
	.cout1(\clk_div_10ms|Add0~72COUT1_101 ));
// synopsys translate_off
defparam \clk_div_10ms|Add0~70 .cin0_used = "true";
defparam \clk_div_10ms|Add0~70 .cin1_used = "true";
defparam \clk_div_10ms|Add0~70 .cin_used = "true";
defparam \clk_div_10ms|Add0~70 .lut_mask = "c30c";
defparam \clk_div_10ms|Add0~70 .operation_mode = "arithmetic";
defparam \clk_div_10ms|Add0~70 .output_mode = "comb_only";
defparam \clk_div_10ms|Add0~70 .register_cascade_mode = "off";
defparam \clk_div_10ms|Add0~70 .sum_lutc_input = "cin";
defparam \clk_div_10ms|Add0~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N4
maxii_lcell \clk_div_10ms|P_div:count[12] (
// Equation(s):
// \clk_div_10ms|P_div:count[12]~regout  = DFFEAS((\clk_div_10ms|Add0~70_combout  & (((!\clk_div_10ms|Equal0~4_combout ) # (!\clk_div_10ms|Add0~0_combout )) # (!\clk_div_10ms|Add0~5_combout ))), GLOBAL(\clk_50M~combout ), VCC, , , , , , )

	.clk(\clk_50M~combout ),
	.dataa(\clk_div_10ms|Add0~5_combout ),
	.datab(\clk_div_10ms|Add0~0_combout ),
	.datac(\clk_div_10ms|Add0~70_combout ),
	.datad(\clk_div_10ms|Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_div_10ms|P_div:count[12]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_10ms|P_div:count[12] .lut_mask = "70f0";
defparam \clk_div_10ms|P_div:count[12] .operation_mode = "normal";
defparam \clk_div_10ms|P_div:count[12] .output_mode = "reg_only";
defparam \clk_div_10ms|P_div:count[12] .register_cascade_mode = "off";
defparam \clk_div_10ms|P_div:count[12] .sum_lutc_input = "datac";
defparam \clk_div_10ms|P_div:count[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N4
maxii_lcell \clk_div_10ms|Add0~85 (
// Equation(s):
// \clk_div_10ms|Add0~85_combout  = (\clk_div_10ms|P_div:count[13]~regout  $ (((!\clk_div_10ms|Add0~52  & \clk_div_10ms|Add0~72 ) # (\clk_div_10ms|Add0~52  & \clk_div_10ms|Add0~72COUT1_101 ))))
// \clk_div_10ms|Add0~87  = CARRY(((!\clk_div_10ms|Add0~72COUT1_101 ) # (!\clk_div_10ms|P_div:count[13]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\clk_div_10ms|P_div:count[13]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_div_10ms|Add0~52 ),
	.cin0(\clk_div_10ms|Add0~72 ),
	.cin1(\clk_div_10ms|Add0~72COUT1_101 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_10ms|Add0~85_combout ),
	.regout(),
	.cout(\clk_div_10ms|Add0~87 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_10ms|Add0~85 .cin0_used = "true";
defparam \clk_div_10ms|Add0~85 .cin1_used = "true";
defparam \clk_div_10ms|Add0~85 .cin_used = "true";
defparam \clk_div_10ms|Add0~85 .lut_mask = "3c3f";
defparam \clk_div_10ms|Add0~85 .operation_mode = "arithmetic";
defparam \clk_div_10ms|Add0~85 .output_mode = "comb_only";
defparam \clk_div_10ms|Add0~85 .register_cascade_mode = "off";
defparam \clk_div_10ms|Add0~85 .sum_lutc_input = "cin";
defparam \clk_div_10ms|Add0~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N2
maxii_lcell \clk_div_10ms|P_div:count[13] (
// Equation(s):
// \clk_div_10ms|P_div:count[13]~regout  = DFFEAS((((\clk_div_10ms|Add0~85_combout ))), GLOBAL(\clk_50M~combout ), VCC, , , , , , )

	.clk(\clk_50M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\clk_div_10ms|Add0~85_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_div_10ms|P_div:count[13]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_10ms|P_div:count[13] .lut_mask = "ff00";
defparam \clk_div_10ms|P_div:count[13] .operation_mode = "normal";
defparam \clk_div_10ms|P_div:count[13] .output_mode = "reg_only";
defparam \clk_div_10ms|P_div:count[13] .register_cascade_mode = "off";
defparam \clk_div_10ms|P_div:count[13] .sum_lutc_input = "datac";
defparam \clk_div_10ms|P_div:count[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N5
maxii_lcell \clk_div_10ms|Add0~75 (
// Equation(s):
// \clk_div_10ms|Add0~75_combout  = (\clk_div_10ms|P_div:count[14]~regout  $ ((!\clk_div_10ms|Add0~87 )))
// \clk_div_10ms|Add0~77  = CARRY(((\clk_div_10ms|P_div:count[14]~regout  & !\clk_div_10ms|Add0~87 )))
// \clk_div_10ms|Add0~77COUT1_102  = CARRY(((\clk_div_10ms|P_div:count[14]~regout  & !\clk_div_10ms|Add0~87 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\clk_div_10ms|P_div:count[14]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_div_10ms|Add0~87 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_10ms|Add0~75_combout ),
	.regout(),
	.cout(),
	.cout0(\clk_div_10ms|Add0~77 ),
	.cout1(\clk_div_10ms|Add0~77COUT1_102 ));
// synopsys translate_off
defparam \clk_div_10ms|Add0~75 .cin_used = "true";
defparam \clk_div_10ms|Add0~75 .lut_mask = "c30c";
defparam \clk_div_10ms|Add0~75 .operation_mode = "arithmetic";
defparam \clk_div_10ms|Add0~75 .output_mode = "comb_only";
defparam \clk_div_10ms|Add0~75 .register_cascade_mode = "off";
defparam \clk_div_10ms|Add0~75 .sum_lutc_input = "cin";
defparam \clk_div_10ms|Add0~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N9
maxii_lcell \clk_div_10ms|P_div:count[15] (
// Equation(s):
// \clk_div_10ms|P_div:count[15]~regout  = DFFEAS((\clk_div_10ms|Add0~80_combout  & (((!\clk_div_10ms|Equal0~4_combout ) # (!\clk_div_10ms|Add0~0_combout )) # (!\clk_div_10ms|Add0~5_combout ))), GLOBAL(\clk_50M~combout ), VCC, , , , , , )

	.clk(\clk_50M~combout ),
	.dataa(\clk_div_10ms|Add0~5_combout ),
	.datab(\clk_div_10ms|Add0~0_combout ),
	.datac(\clk_div_10ms|Add0~80_combout ),
	.datad(\clk_div_10ms|Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_div_10ms|P_div:count[15]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_10ms|P_div:count[15] .lut_mask = "70f0";
defparam \clk_div_10ms|P_div:count[15] .operation_mode = "normal";
defparam \clk_div_10ms|P_div:count[15] .output_mode = "reg_only";
defparam \clk_div_10ms|P_div:count[15] .register_cascade_mode = "off";
defparam \clk_div_10ms|P_div:count[15] .sum_lutc_input = "datac";
defparam \clk_div_10ms|P_div:count[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N6
maxii_lcell \clk_div_10ms|Add0~80 (
// Equation(s):
// \clk_div_10ms|Add0~80_combout  = (\clk_div_10ms|P_div:count[15]~regout  $ (((!\clk_div_10ms|Add0~87  & \clk_div_10ms|Add0~77 ) # (\clk_div_10ms|Add0~87  & \clk_div_10ms|Add0~77COUT1_102 ))))
// \clk_div_10ms|Add0~82  = CARRY(((!\clk_div_10ms|Add0~77 ) # (!\clk_div_10ms|P_div:count[15]~regout )))
// \clk_div_10ms|Add0~82COUT1_103  = CARRY(((!\clk_div_10ms|Add0~77COUT1_102 ) # (!\clk_div_10ms|P_div:count[15]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\clk_div_10ms|P_div:count[15]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_div_10ms|Add0~87 ),
	.cin0(\clk_div_10ms|Add0~77 ),
	.cin1(\clk_div_10ms|Add0~77COUT1_102 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_10ms|Add0~80_combout ),
	.regout(),
	.cout(),
	.cout0(\clk_div_10ms|Add0~82 ),
	.cout1(\clk_div_10ms|Add0~82COUT1_103 ));
// synopsys translate_off
defparam \clk_div_10ms|Add0~80 .cin0_used = "true";
defparam \clk_div_10ms|Add0~80 .cin1_used = "true";
defparam \clk_div_10ms|Add0~80 .cin_used = "true";
defparam \clk_div_10ms|Add0~80 .lut_mask = "3c3f";
defparam \clk_div_10ms|Add0~80 .operation_mode = "arithmetic";
defparam \clk_div_10ms|Add0~80 .output_mode = "comb_only";
defparam \clk_div_10ms|Add0~80 .register_cascade_mode = "off";
defparam \clk_div_10ms|Add0~80 .sum_lutc_input = "cin";
defparam \clk_div_10ms|Add0~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N9
maxii_lcell \clk_div_10ms|Equal0~3 (
// Equation(s):
// \clk_div_10ms|Equal0~3_combout  = (\clk_div_10ms|Add0~75_combout  & (\clk_div_10ms|Add0~80_combout  & (!\clk_div_10ms|Add0~85_combout  & \clk_div_10ms|Add0~70_combout )))

	.clk(gnd),
	.dataa(\clk_div_10ms|Add0~75_combout ),
	.datab(\clk_div_10ms|Add0~80_combout ),
	.datac(\clk_div_10ms|Add0~85_combout ),
	.datad(\clk_div_10ms|Add0~70_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_10ms|Equal0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_10ms|Equal0~3 .lut_mask = "0800";
defparam \clk_div_10ms|Equal0~3 .operation_mode = "normal";
defparam \clk_div_10ms|Equal0~3 .output_mode = "comb_only";
defparam \clk_div_10ms|Equal0~3 .register_cascade_mode = "off";
defparam \clk_div_10ms|Equal0~3 .sum_lutc_input = "datac";
defparam \clk_div_10ms|Equal0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N1
maxii_lcell \clk_div_10ms|Equal0~2 (
// Equation(s):
// \clk_div_10ms|Equal0~2_combout  = (!\clk_div_10ms|Add0~50_combout  & (!\clk_div_10ms|Add0~65_combout  & (!\clk_div_10ms|Add0~60_combout  & !\clk_div_10ms|Add0~55_combout )))

	.clk(gnd),
	.dataa(\clk_div_10ms|Add0~50_combout ),
	.datab(\clk_div_10ms|Add0~65_combout ),
	.datac(\clk_div_10ms|Add0~60_combout ),
	.datad(\clk_div_10ms|Add0~55_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_10ms|Equal0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_10ms|Equal0~2 .lut_mask = "0001";
defparam \clk_div_10ms|Equal0~2 .operation_mode = "normal";
defparam \clk_div_10ms|Equal0~2 .output_mode = "comb_only";
defparam \clk_div_10ms|Equal0~2 .register_cascade_mode = "off";
defparam \clk_div_10ms|Equal0~2 .sum_lutc_input = "datac";
defparam \clk_div_10ms|Equal0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N2
maxii_lcell \clk_div_10ms|Equal0~4 (
// Equation(s):
// \clk_div_10ms|Equal0~4_combout  = (\clk_div_10ms|Equal0~0_combout  & (\clk_div_10ms|Equal0~1_combout  & (\clk_div_10ms|Equal0~3_combout  & \clk_div_10ms|Equal0~2_combout )))

	.clk(gnd),
	.dataa(\clk_div_10ms|Equal0~0_combout ),
	.datab(\clk_div_10ms|Equal0~1_combout ),
	.datac(\clk_div_10ms|Equal0~3_combout ),
	.datad(\clk_div_10ms|Equal0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_10ms|Equal0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_10ms|Equal0~4 .lut_mask = "8000";
defparam \clk_div_10ms|Equal0~4 .operation_mode = "normal";
defparam \clk_div_10ms|Equal0~4 .output_mode = "comb_only";
defparam \clk_div_10ms|Equal0~4 .register_cascade_mode = "off";
defparam \clk_div_10ms|Equal0~4 .sum_lutc_input = "datac";
defparam \clk_div_10ms|Equal0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N3
maxii_lcell \clk_div_10ms|P_div:count[17] (
// Equation(s):
// \clk_div_10ms|P_div:count[17]~regout  = DFFEAS(((\clk_div_10ms|Add0~5_combout  & ((!\clk_div_10ms|Equal0~4_combout ) # (!\clk_div_10ms|Add0~0_combout )))), GLOBAL(\clk_50M~combout ), VCC, , , , , , )

	.clk(\clk_50M~combout ),
	.dataa(vcc),
	.datab(\clk_div_10ms|Add0~0_combout ),
	.datac(\clk_div_10ms|Add0~5_combout ),
	.datad(\clk_div_10ms|Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_div_10ms|P_div:count[17]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_10ms|P_div:count[17] .lut_mask = "30f0";
defparam \clk_div_10ms|P_div:count[17] .operation_mode = "normal";
defparam \clk_div_10ms|P_div:count[17] .output_mode = "reg_only";
defparam \clk_div_10ms|P_div:count[17] .register_cascade_mode = "off";
defparam \clk_div_10ms|P_div:count[17] .sum_lutc_input = "datac";
defparam \clk_div_10ms|P_div:count[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N7
maxii_lcell \clk_div_10ms|Add0~0 (
// Equation(s):
// \clk_div_10ms|Add0~0_combout  = \clk_div_10ms|P_div:count[16]~regout  $ ((((!(!\clk_div_10ms|Add0~87  & \clk_div_10ms|Add0~82 ) # (\clk_div_10ms|Add0~87  & \clk_div_10ms|Add0~82COUT1_103 )))))
// \clk_div_10ms|Add0~2  = CARRY((\clk_div_10ms|P_div:count[16]~regout  & ((!\clk_div_10ms|Add0~82 ))))
// \clk_div_10ms|Add0~2COUT1_104  = CARRY((\clk_div_10ms|P_div:count[16]~regout  & ((!\clk_div_10ms|Add0~82COUT1_103 ))))

	.clk(gnd),
	.dataa(\clk_div_10ms|P_div:count[16]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_div_10ms|Add0~87 ),
	.cin0(\clk_div_10ms|Add0~82 ),
	.cin1(\clk_div_10ms|Add0~82COUT1_103 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_10ms|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\clk_div_10ms|Add0~2 ),
	.cout1(\clk_div_10ms|Add0~2COUT1_104 ));
// synopsys translate_off
defparam \clk_div_10ms|Add0~0 .cin0_used = "true";
defparam \clk_div_10ms|Add0~0 .cin1_used = "true";
defparam \clk_div_10ms|Add0~0 .cin_used = "true";
defparam \clk_div_10ms|Add0~0 .lut_mask = "a50a";
defparam \clk_div_10ms|Add0~0 .operation_mode = "arithmetic";
defparam \clk_div_10ms|Add0~0 .output_mode = "comb_only";
defparam \clk_div_10ms|Add0~0 .register_cascade_mode = "off";
defparam \clk_div_10ms|Add0~0 .sum_lutc_input = "cin";
defparam \clk_div_10ms|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N8
maxii_lcell \clk_div_10ms|Add0~5 (
// Equation(s):
// \clk_div_10ms|Add0~5_combout  = (((!\clk_div_10ms|Add0~87  & \clk_div_10ms|Add0~2 ) # (\clk_div_10ms|Add0~87  & \clk_div_10ms|Add0~2COUT1_104 ) $ (\clk_div_10ms|P_div:count[17]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\clk_div_10ms|P_div:count[17]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_div_10ms|Add0~87 ),
	.cin0(\clk_div_10ms|Add0~2 ),
	.cin1(\clk_div_10ms|Add0~2COUT1_104 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_div_10ms|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_10ms|Add0~5 .cin0_used = "true";
defparam \clk_div_10ms|Add0~5 .cin1_used = "true";
defparam \clk_div_10ms|Add0~5 .cin_used = "true";
defparam \clk_div_10ms|Add0~5 .lut_mask = "0ff0";
defparam \clk_div_10ms|Add0~5 .operation_mode = "normal";
defparam \clk_div_10ms|Add0~5 .output_mode = "comb_only";
defparam \clk_div_10ms|Add0~5 .register_cascade_mode = "off";
defparam \clk_div_10ms|Add0~5 .sum_lutc_input = "cin";
defparam \clk_div_10ms|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N5
maxii_lcell \clk_div_10ms|P_div:count[16] (
// Equation(s):
// \clk_div_10ms|P_div:count[16]~regout  = DFFEAS(((\clk_div_10ms|Add0~0_combout  & ((!\clk_div_10ms|Equal0~4_combout ) # (!\clk_div_10ms|Add0~5_combout )))), GLOBAL(\clk_50M~combout ), VCC, , , , , , )

	.clk(\clk_50M~combout ),
	.dataa(vcc),
	.datab(\clk_div_10ms|Add0~0_combout ),
	.datac(\clk_div_10ms|Add0~5_combout ),
	.datad(\clk_div_10ms|Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_div_10ms|P_div:count[16]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_10ms|P_div:count[16] .lut_mask = "0ccc";
defparam \clk_div_10ms|P_div:count[16] .operation_mode = "normal";
defparam \clk_div_10ms|P_div:count[16] .output_mode = "reg_only";
defparam \clk_div_10ms|P_div:count[16] .register_cascade_mode = "off";
defparam \clk_div_10ms|P_div:count[16] .sum_lutc_input = "datac";
defparam \clk_div_10ms|P_div:count[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N8
maxii_lcell \clk_div_10ms|temp (
// Equation(s):
// \clk_div_10ms|temp~regout  = DFFEAS(\clk_div_10ms|temp~regout  $ (((\clk_div_10ms|Add0~0_combout  & (\clk_div_10ms|Add0~5_combout  & \clk_div_10ms|Equal0~4_combout )))), GLOBAL(\clk_50M~combout ), VCC, , , , , , )

	.clk(\clk_50M~combout ),
	.dataa(\clk_div_10ms|temp~regout ),
	.datab(\clk_div_10ms|Add0~0_combout ),
	.datac(\clk_div_10ms|Add0~5_combout ),
	.datad(\clk_div_10ms|Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_div_10ms|temp~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_div_10ms|temp .lut_mask = "6aaa";
defparam \clk_div_10ms|temp .operation_mode = "normal";
defparam \clk_div_10ms|temp .output_mode = "reg_only";
defparam \clk_div_10ms|temp .register_cascade_mode = "off";
defparam \clk_div_10ms|temp .sum_lutc_input = "datac";
defparam \clk_div_10ms|temp .synch_mode = "off";
// synopsys translate_on

// Location: PIN_53,	 I/O Standard: 3.3V Schmitt Trigger Input,	 Current Strength: Default
maxii_io \seq_in~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\seq_in~combout ),
	.padio(seq_in));
// synopsys translate_off
defparam \seq_in~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y3_N1
maxii_lcell \deb|flipflops[0] (
// Equation(s):
// \deb|flipflops [0] = DFFEAS(GND, GLOBAL(\clk_div_10ms|temp~regout ), VCC, , , \seq_in~combout , , , VCC)

	.clk(\clk_div_10ms|temp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\seq_in~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\deb|flipflops [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \deb|flipflops[0] .lut_mask = "0000";
defparam \deb|flipflops[0] .operation_mode = "normal";
defparam \deb|flipflops[0] .output_mode = "reg_only";
defparam \deb|flipflops[0] .register_cascade_mode = "off";
defparam \deb|flipflops[0] .sum_lutc_input = "datac";
defparam \deb|flipflops[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y3_N3
maxii_lcell \deb|flipflops[1] (
// Equation(s):
// \deb|flipflops [1] = DFFEAS((((\deb|flipflops [0]))), GLOBAL(\clk_div_10ms|temp~regout ), VCC, , , , , , )

	.clk(\clk_div_10ms|temp~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\deb|flipflops [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\deb|flipflops [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \deb|flipflops[1] .lut_mask = "ff00";
defparam \deb|flipflops[1] .operation_mode = "normal";
defparam \deb|flipflops[1] .output_mode = "reg_only";
defparam \deb|flipflops[1] .register_cascade_mode = "off";
defparam \deb|flipflops[1] .sum_lutc_input = "datac";
defparam \deb|flipflops[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N2
maxii_lcell \deb|counter_out[1] (
// Equation(s):
// \deb|counter_out [1] = DFFEAS((\deb|counter_out [0] & (\deb|flipflops [1] $ ((!\deb|flipflops [0])))) # (!\deb|counter_out [0] & (\deb|counter_out [1] & (\deb|flipflops [1] $ (!\deb|flipflops [0])))), GLOBAL(\clk_div_10ms|temp~regout ), VCC, , , , , , )

	.clk(\clk_div_10ms|temp~regout ),
	.dataa(\deb|flipflops [1]),
	.datab(\deb|flipflops [0]),
	.datac(\deb|counter_out [0]),
	.datad(\deb|counter_out [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\deb|counter_out [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \deb|counter_out[1] .lut_mask = "9990";
defparam \deb|counter_out[1] .operation_mode = "normal";
defparam \deb|counter_out[1] .output_mode = "reg_only";
defparam \deb|counter_out[1] .register_cascade_mode = "off";
defparam \deb|counter_out[1] .sum_lutc_input = "datac";
defparam \deb|counter_out[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N0
maxii_lcell \deb|counter_out[0] (
// Equation(s):
// \deb|counter_out [0] = DFFEAS((\deb|counter_out [0] & (\deb|counter_out [1] & (\deb|flipflops [1] $ (!\deb|flipflops [0])))) # (!\deb|counter_out [0] & (\deb|flipflops [1] $ ((!\deb|flipflops [0])))), GLOBAL(\clk_div_10ms|temp~regout ), VCC, , , , , , )

	.clk(\clk_div_10ms|temp~regout ),
	.dataa(\deb|flipflops [1]),
	.datab(\deb|counter_out [0]),
	.datac(\deb|flipflops [0]),
	.datad(\deb|counter_out [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\deb|counter_out [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \deb|counter_out[0] .lut_mask = "a521";
defparam \deb|counter_out[0] .operation_mode = "normal";
defparam \deb|counter_out[0] .output_mode = "reg_only";
defparam \deb|counter_out[0] .register_cascade_mode = "off";
defparam \deb|counter_out[0] .sum_lutc_input = "datac";
defparam \deb|counter_out[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N8
maxii_lcell \deb|result~0 (
// Equation(s):
// \deb|result~0_combout  = (((\deb|counter_out [0] & \deb|counter_out [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\deb|counter_out [0]),
	.datad(\deb|counter_out [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\deb|result~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \deb|result~0 .lut_mask = "f000";
defparam \deb|result~0 .operation_mode = "normal";
defparam \deb|result~0 .output_mode = "comb_only";
defparam \deb|result~0 .register_cascade_mode = "off";
defparam \deb|result~0 .sum_lutc_input = "datac";
defparam \deb|result~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N9
maxii_lcell \deb|result (
// Equation(s):
// \deb|result~regout  = DFFEAS((\deb|flipflops [1] & ((\deb|result~regout ) # ((\deb|flipflops [0] & \deb|result~0_combout )))) # (!\deb|flipflops [1] & (\deb|result~regout  & ((\deb|flipflops [0]) # (!\deb|result~0_combout )))), 
// GLOBAL(\clk_div_10ms|temp~regout ), VCC, , , , , , )

	.clk(\clk_div_10ms|temp~regout ),
	.dataa(\deb|flipflops [1]),
	.datab(\deb|result~regout ),
	.datac(\deb|flipflops [0]),
	.datad(\deb|result~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\deb|result~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \deb|result .lut_mask = "e8cc";
defparam \deb|result .operation_mode = "normal";
defparam \deb|result .output_mode = "reg_only";
defparam \deb|result .register_cascade_mode = "off";
defparam \deb|result .sum_lutc_input = "datac";
defparam \deb|result .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N8
maxii_lcell \comb_proc~0 (
// Equation(s):
// \comb_proc~0_combout  = ((\deb|result~regout  $ (\Mux0~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\deb|result~regout ),
	.datad(\Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_proc~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_proc~0 .lut_mask = "0ff0";
defparam \comb_proc~0 .operation_mode = "normal";
defparam \comb_proc~0 .output_mode = "comb_only";
defparam \comb_proc~0 .register_cascade_mode = "off";
defparam \comb_proc~0 .sum_lutc_input = "datac";
defparam \comb_proc~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_50,	 I/O Standard: 3.3V Schmitt Trigger Input,	 Current Strength: Default
maxii_io \rst_in~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\rst_in~combout ),
	.padio(rst_in));
// synopsys translate_off
defparam \rst_in~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X3_Y3_N1
maxii_lcell \stat_prs[1] (
// Equation(s):
// stat_prs[1] = DFFEAS((\Equal0~0_combout ) # ((\comb_proc~0_combout  & (stat_prs[0] $ (stat_prs[1])))), GLOBAL(\clk_div_1s|temp~regout ), GLOBAL(\rst_in~combout ), , , , , , )

	.clk(\clk_div_1s|temp~regout ),
	.dataa(stat_prs[0]),
	.datab(stat_prs[1]),
	.datac(\Equal0~0_combout ),
	.datad(\comb_proc~0_combout ),
	.aclr(!\rst_in~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(stat_prs[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \stat_prs[1] .lut_mask = "f6f0";
defparam \stat_prs[1] .operation_mode = "normal";
defparam \stat_prs[1] .output_mode = "reg_only";
defparam \stat_prs[1] .register_cascade_mode = "off";
defparam \stat_prs[1] .sum_lutc_input = "datac";
defparam \stat_prs[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N4
maxii_lcell \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (((stat_prs[0] & stat_prs[1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(stat_prs[0]),
	.datad(stat_prs[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = "f000";
defparam \Equal0~1 .operation_mode = "normal";
defparam \Equal0~1 .output_mode = "comb_only";
defparam \Equal0~1 .register_cascade_mode = "off";
defparam \Equal0~1 .sum_lutc_input = "datac";
defparam \Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N9
maxii_lcell \stat_prs[2] (
// Equation(s):
// stat_prs[2] = DFFEAS((\comb_proc~0_combout  & ((stat_prs[2] & ((!\Equal0~1_combout ))) # (!stat_prs[2] & (!stat_prs[3] & \Equal0~1_combout )))), GLOBAL(\clk_div_1s|temp~regout ), GLOBAL(\rst_in~combout ), , , , , , )

	.clk(\clk_div_1s|temp~regout ),
	.dataa(stat_prs[3]),
	.datab(stat_prs[2]),
	.datac(\Equal0~1_combout ),
	.datad(\comb_proc~0_combout ),
	.aclr(!\rst_in~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(stat_prs[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \stat_prs[2] .lut_mask = "1c00";
defparam \stat_prs[2] .operation_mode = "normal";
defparam \stat_prs[2] .output_mode = "reg_only";
defparam \stat_prs[2] .register_cascade_mode = "off";
defparam \stat_prs[2] .sum_lutc_input = "datac";
defparam \stat_prs[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N5
maxii_lcell \stat_prs[3] (
// Equation(s):
// stat_prs[3] = DFFEAS((stat_prs[3] & ((\Equal0~1_combout  & (!stat_prs[2])) # (!\Equal0~1_combout  & ((\comb_proc~0_combout ))))) # (!stat_prs[3] & (stat_prs[2] & (\Equal0~1_combout  & \comb_proc~0_combout ))), GLOBAL(\clk_div_1s|temp~regout ), 
// GLOBAL(\rst_in~combout ), , , , , , )

	.clk(\clk_div_1s|temp~regout ),
	.dataa(stat_prs[3]),
	.datab(stat_prs[2]),
	.datac(\Equal0~1_combout ),
	.datad(\comb_proc~0_combout ),
	.aclr(!\rst_in~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(stat_prs[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \stat_prs[3] .lut_mask = "6a20";
defparam \stat_prs[3] .operation_mode = "normal";
defparam \stat_prs[3] .output_mode = "reg_only";
defparam \stat_prs[3] .register_cascade_mode = "off";
defparam \stat_prs[3] .sum_lutc_input = "datac";
defparam \stat_prs[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N7
maxii_lcell \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (stat_prs[1] & ((stat_prs[3]) # ((stat_prs[0] & !stat_prs[2])))) # (!stat_prs[1] & ((stat_prs[2]) # ((stat_prs[3] & stat_prs[0]))))

	.clk(gnd),
	.dataa(stat_prs[3]),
	.datab(stat_prs[1]),
	.datac(stat_prs[0]),
	.datad(stat_prs[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = "bbe8";
defparam \Mux0~0 .operation_mode = "normal";
defparam \Mux0~0 .output_mode = "comb_only";
defparam \Mux0~0 .register_cascade_mode = "off";
defparam \Mux0~0 .sum_lutc_input = "datac";
defparam \Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N6
maxii_lcell \stat_prs[0] (
// Equation(s):
// stat_prs[0] = DFFEAS((\Equal0~0_combout ) # ((!stat_prs[0] & (\deb|result~regout  $ (\Mux0~0_combout )))), GLOBAL(\clk_div_1s|temp~regout ), GLOBAL(\rst_in~combout ), , , , , , )

	.clk(\clk_div_1s|temp~regout ),
	.dataa(stat_prs[0]),
	.datab(\deb|result~regout ),
	.datac(\Mux0~0_combout ),
	.datad(\Equal0~0_combout ),
	.aclr(!\rst_in~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(stat_prs[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \stat_prs[0] .lut_mask = "ff14";
defparam \stat_prs[0] .operation_mode = "normal";
defparam \stat_prs[0] .output_mode = "reg_only";
defparam \stat_prs[0] .register_cascade_mode = "off";
defparam \stat_prs[0] .sum_lutc_input = "datac";
defparam \stat_prs[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N0
maxii_lcell \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (stat_prs[0] & (stat_prs[1] & (stat_prs[3] & !stat_prs[2])))

	.clk(gnd),
	.dataa(stat_prs[0]),
	.datab(stat_prs[1]),
	.datac(stat_prs[3]),
	.datad(stat_prs[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = "0080";
defparam \Equal0~0 .operation_mode = "normal";
defparam \Equal0~0 .output_mode = "comb_only";
defparam \Equal0~0 .register_cascade_mode = "off";
defparam \Equal0~0 .sum_lutc_input = "datac";
defparam \Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N4
maxii_lcell \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = (stat_prs[2] & ((stat_prs[0] & ((!stat_prs[1]))) # (!stat_prs[0] & (!stat_prs[3])))) # (!stat_prs[2] & ((stat_prs[3]) # ((stat_prs[1]))))

	.clk(gnd),
	.dataa(stat_prs[3]),
	.datab(stat_prs[1]),
	.datac(stat_prs[2]),
	.datad(stat_prs[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux14~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux14~0 .lut_mask = "3e5e";
defparam \Mux14~0 .operation_mode = "normal";
defparam \Mux14~0 .output_mode = "comb_only";
defparam \Mux14~0 .register_cascade_mode = "off";
defparam \Mux14~0 .sum_lutc_input = "datac";
defparam \Mux14~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N9
maxii_lcell \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = (stat_prs[1] & ((stat_prs[3] & (stat_prs[2])) # (!stat_prs[3] & ((stat_prs[0]) # (!stat_prs[2]))))) # (!stat_prs[1] & (stat_prs[0] & (stat_prs[3] $ (!stat_prs[2]))))

	.clk(gnd),
	.dataa(stat_prs[3]),
	.datab(stat_prs[1]),
	.datac(stat_prs[2]),
	.datad(stat_prs[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux13~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux13~0 .lut_mask = "e584";
defparam \Mux13~0 .operation_mode = "normal";
defparam \Mux13~0 .output_mode = "comb_only";
defparam \Mux13~0 .register_cascade_mode = "off";
defparam \Mux13~0 .sum_lutc_input = "datac";
defparam \Mux13~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N2
maxii_lcell \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = (stat_prs[2] & (stat_prs[3] $ (((stat_prs[0]) # (!stat_prs[1]))))) # (!stat_prs[2] & (stat_prs[0] & ((!stat_prs[1]) # (!stat_prs[3]))))

	.clk(gnd),
	.dataa(stat_prs[3]),
	.datab(stat_prs[1]),
	.datac(stat_prs[2]),
	.datad(stat_prs[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux12~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux12~0 .lut_mask = "5790";
defparam \Mux12~0 .operation_mode = "normal";
defparam \Mux12~0 .output_mode = "comb_only";
defparam \Mux12~0 .register_cascade_mode = "off";
defparam \Mux12~0 .sum_lutc_input = "datac";
defparam \Mux12~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N7
maxii_lcell \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = (stat_prs[1] & ((stat_prs[3] & ((!stat_prs[0]))) # (!stat_prs[3] & (stat_prs[2] & stat_prs[0])))) # (!stat_prs[1] & ((stat_prs[2] & (!stat_prs[3] & !stat_prs[0])) # (!stat_prs[2] & ((stat_prs[0])))))

	.clk(gnd),
	.dataa(stat_prs[3]),
	.datab(stat_prs[1]),
	.datac(stat_prs[2]),
	.datad(stat_prs[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux11~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux11~0 .lut_mask = "4398";
defparam \Mux11~0 .operation_mode = "normal";
defparam \Mux11~0 .output_mode = "comb_only";
defparam \Mux11~0 .register_cascade_mode = "off";
defparam \Mux11~0 .sum_lutc_input = "datac";
defparam \Mux11~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N5
maxii_lcell \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = (!stat_prs[0] & ((stat_prs[3] & (!stat_prs[1] & stat_prs[2])) # (!stat_prs[3] & (stat_prs[1] & !stat_prs[2]))))

	.clk(gnd),
	.dataa(stat_prs[3]),
	.datab(stat_prs[1]),
	.datac(stat_prs[2]),
	.datad(stat_prs[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux10~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux10~0 .lut_mask = "0024";
defparam \Mux10~0 .operation_mode = "normal";
defparam \Mux10~0 .output_mode = "comb_only";
defparam \Mux10~0 .register_cascade_mode = "off";
defparam \Mux10~0 .sum_lutc_input = "datac";
defparam \Mux10~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N6
maxii_lcell \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = (stat_prs[3] & ((stat_prs[1] & (!stat_prs[2] & stat_prs[0])) # (!stat_prs[1] & (stat_prs[2] & !stat_prs[0])))) # (!stat_prs[3] & (stat_prs[2] & (stat_prs[1] $ (stat_prs[0]))))

	.clk(gnd),
	.dataa(stat_prs[3]),
	.datab(stat_prs[1]),
	.datac(stat_prs[2]),
	.datad(stat_prs[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux9~0 .lut_mask = "1860";
defparam \Mux9~0 .operation_mode = "normal";
defparam \Mux9~0 .output_mode = "comb_only";
defparam \Mux9~0 .register_cascade_mode = "off";
defparam \Mux9~0 .sum_lutc_input = "datac";
defparam \Mux9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N8
maxii_lcell \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = (stat_prs[3] & (stat_prs[0] & ((stat_prs[1]) # (stat_prs[2])))) # (!stat_prs[3] & (!stat_prs[1] & (stat_prs[2] $ (stat_prs[0]))))

	.clk(gnd),
	.dataa(stat_prs[3]),
	.datab(stat_prs[1]),
	.datac(stat_prs[2]),
	.datad(stat_prs[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux8~0 .lut_mask = "a910";
defparam \Mux8~0 .operation_mode = "normal";
defparam \Mux8~0 .output_mode = "comb_only";
defparam \Mux8~0 .register_cascade_mode = "off";
defparam \Mux8~0 .sum_lutc_input = "datac";
defparam \Mux8~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \res_display[0]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(res_display[0]));
// synopsys translate_off
defparam \res_display[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \res_display[1]~I (
	.datain(!\Equal0~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(res_display[1]));
// synopsys translate_off
defparam \res_display[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \res_display[2]~I (
	.datain(!\Equal0~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(res_display[2]));
// synopsys translate_off
defparam \res_display[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \res_display[3]~I (
	.datain(!\Equal0~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(res_display[3]));
// synopsys translate_off
defparam \res_display[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_37,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \res_display[4]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(res_display[4]));
// synopsys translate_off
defparam \res_display[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_35,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \res_display[5]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(res_display[5]));
// synopsys translate_off
defparam \res_display[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_33,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \res_display[6]~I (
	.datain(!\Equal0~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(res_display[6]));
// synopsys translate_off
defparam \res_display[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \est_display[0]~I (
	.datain(\Mux14~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(est_display[0]));
// synopsys translate_off
defparam \est_display[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \est_display[1]~I (
	.datain(!\Mux13~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(est_display[1]));
// synopsys translate_off
defparam \est_display[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \est_display[2]~I (
	.datain(!\Mux12~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(est_display[2]));
// synopsys translate_off
defparam \est_display[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \est_display[3]~I (
	.datain(!\Mux11~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(est_display[3]));
// synopsys translate_off
defparam \est_display[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_36,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \est_display[4]~I (
	.datain(!\Mux10~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(est_display[4]));
// synopsys translate_off
defparam \est_display[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_34,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \est_display[5]~I (
	.datain(!\Mux9~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(est_display[5]));
// synopsys translate_off
defparam \est_display[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \est_display[6]~I (
	.datain(!\Mux8~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(est_display[6]));
// synopsys translate_off
defparam \est_display[6]~I .operation_mode = "output";
// synopsys translate_on

endmodule
