// Seed: 344474319
module module_0 #(
    parameter id_3 = 32'd60
) (
    output tri1 id_0,
    output supply1 id_1
);
  _id_3 :
  assert property (@(posedge -1) -1)
  else $clog2(26);
  ;
  wire [1  ==  1 : id_3] id_4;
  wire id_5;
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd96
) (
    input supply0 id_0,
    input wire id_1,
    output wor id_2,
    input supply1 id_3,
    input tri _id_4
);
  logic id_6;
  ;
  wire [id_4 : id_4] id_7, id_8;
  initial begin : LABEL_0
    $signed(86);
    ;
  end
  module_0 modCall_1 (
      id_2,
      id_2
  );
  assign modCall_1.id_0 = 0;
endmodule
