// Seed: 87502257
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  assign module_1.id_2 = 0;
  output wire id_1;
  wire id_3;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_2
  );
endmodule
module module_1 #(
    parameter id_2 = 32'd12
) (
    input tri void id_0
);
  logic _id_2;
  logic id_3  [id_2 : 1];
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
