<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="X-UA-Compatible" content="IE=edge"><title> 📡 802.11g 发射机 | 7.加窗 · PA's Blog</title><meta name="description" content="📡 802.11g 发射机 | 7.加窗 - Puzzled Alex"><meta name="viewport" content="width=device-width, initial-scale=1"><link rel="icon" href="/favicon.png"><link rel="stylesheet" href="/css/apollo.css"><link rel="search" type="application/opensearchdescription+xml" href="http://pa.radonyl.xyz/atom.xml" title="PA's Blog"><meta name="generator" content="Hexo 4.0.0"></head><body><div class="wrap"><header><a href="/" class="logo-link"><img src="/favicon.png" alt="logo"></a><ul class="nav nav-list"><li class="nav-list-item"><a href="/" target="_self" class="nav-list-link">BLOG</a></li><li class="nav-list-item"><a href="/archives/" target="_self" class="nav-list-link">ARCHIVE</a></li><li class="nav-list-item"><a href="https://github.com/alalelel" target="_blank" class="nav-list-link">GITHUB</a></li><li class="nav-list-item"><a href="/atom.xml" target="_self" class="nav-list-link">RSS</a></li></ul></header><main class="container"><div class="post"><article class="post-block"><h1 class="post-title">📡 802.11g 发射机 | 7.加窗</h1><div class="post-info">Nov 7, 2019</div><div class="post-content"><h4 id="Windowing-Port-defination"><a href="#Windowing-Port-defination" class="headerlink" title="Windowing Port defination"></a>Windowing Port defination</h4><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> windowing_combiner(</span><br><span class="line">    <span class="keyword">input</span> rst_n,</span><br><span class="line">    <span class="keyword">input</span> clk_sys,</span><br><span class="line">    <span class="keyword">input</span> start_frame,</span><br><span class="line">    <span class="keyword">input</span> end_frame,</span><br><span class="line">    <span class="comment">// Training Seq Input</span></span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">signed</span> [<span class="number">7</span>:<span class="number">0</span>] ts_re,</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">signed</span> [<span class="number">7</span>:<span class="number">0</span>] ts_im,</span><br><span class="line">    <span class="keyword">input</span> ts_en,</span><br><span class="line">    <span class="keyword">input</span> ts_last,</span><br><span class="line">    <span class="comment">// IFFT Input</span></span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">signed</span> [<span class="number">7</span>:<span class="number">0</span>] ifft_re,</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">signed</span> [<span class="number">7</span>:<span class="number">0</span>] ifft_im,</span><br><span class="line">    <span class="keyword">input</span> ifft_en,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">5</span>:<span class="number">0</span>] ifft_index,</span><br><span class="line">    <span class="comment">// Tx Output</span></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> <span class="keyword">signed</span> [<span class="number">7</span>:<span class="number">0</span>] tx_re,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> <span class="keyword">signed</span> [<span class="number">7</span>:<span class="number">0</span>] tx_im,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> tx_valid</span><br><span class="line">    );</span><br></pre></td></tr></table></figure>
<h4 id="Windowing"><a href="#Windowing" class="headerlink" title="Windowing"></a>Windowing</h4><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">    save_first_val = <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">case</span> (state)</span><br><span class="line">        IDLE : <span class="keyword">begin</span></span><br><span class="line">            mux_out_re = <span class="number">0</span>;</span><br><span class="line">            mux_out_im = <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        MUX_TS : <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span> (ts_last) <span class="keyword">begin</span></span><br><span class="line">                mux_out_re = ts_re + (ifft_re &gt;&gt;&gt; <span class="number">1</span>);</span><br><span class="line">                mux_out_im = ts_im + (ifft_im &gt;&gt;&gt; <span class="number">1</span>);</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                mux_out_re = ts_re;</span><br><span class="line">                mux_out_im = ts_im;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        MUX_IFFT : <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span> (last_ifft_index == <span class="number">63</span> &amp;&amp; ifft_index == <span class="number">0</span>) <span class="keyword">begin</span></span><br><span class="line">                save_first_val = <span class="number">1</span>;</span><br><span class="line">                mux_out_re = ifft_re;</span><br><span class="line">                mux_out_im = ifft_im;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span> (last_ifft_index == <span class="number">63</span> &amp;&amp; ifft_index == <span class="number">48</span>) <span class="keyword">begin</span></span><br><span class="line">                mux_out_re = (ifft_re &gt;&gt;&gt; <span class="number">1</span>) + first_ifft_re;</span><br><span class="line">                mux_out_im = (ifft_im &gt;&gt;&gt; <span class="number">1</span>) + first_ifft_im;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                mux_out_re = ifft_re;</span><br><span class="line">                mux_out_im = ifft_im;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">default</span>: <span class="keyword">begin</span></span><br><span class="line">            mux_out_re = <span class="number">0</span>;</span><br><span class="line">            mux_out_im = <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="comment">// Save Value</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_sys <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">        first_ifft_re &lt;= <span class="number">0</span>;</span><br><span class="line">        first_ifft_im &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (save_first_val) <span class="keyword">begin</span></span><br><span class="line">            first_ifft_re &lt;= mux_out_re &gt;&gt;&gt; <span class="number">1</span>;</span><br><span class="line">            first_ifft_im &lt;= mux_out_im &gt;&gt;&gt; <span class="number">1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="comment">// Output</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_sys <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">        tx_re &lt;= <span class="number">0</span>;</span><br><span class="line">        tx_im &lt;= <span class="number">0</span>;</span><br><span class="line">        tx_valid &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        tx_re &lt;= mux_out_re;</span><br><span class="line">        tx_im &lt;= mux_out_im;</span><br><span class="line">        tx_valid &lt;= ifft_en | ts_en;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<h4 id="Windowing-Simulation"><a href="#Windowing-Simulation" class="headerlink" title="Windowing Simulation"></a>Windowing Simulation</h4><p>不用第一张<br><img src="https://raw.githubusercontent.com/radonyl/pa_blog_img/master/img/window-combiner-modelsim-1" alt="window-combiner-modelsim-1"></p>
<p>第二张:<br><img src="https://raw.githubusercontent.com/radonyl/pa_blog_img/master/img/window-combiner-modelsim-2" alt="window-combiner-modelsim-2"><br>可见加窗模块将训练序列与后续OFDM符号序列合并在一起,且每个Symbol均储存第一个值,用于加窗(把左边裁一下)</p>
</div></article></div></main><footer><div class="paginator"><a href="/2019/11/08/802-11g-Transmitter-8-controller/" class="prev">PREV</a><a href="/2019/11/06/802-11g-Transmitter-6-ifft/" class="next">NEXT</a></div><div class="copyright"><p>© 2019 <a href="http://pa.radonyl.xyz">Puzzled Alex</a>, powered by <a href="https://hexo.io/" target="_blank">Hexo</a> and <a href="https://github.com/pinggod/hexo-theme-apollo" target="_blank">hexo-theme-apollo</a>.</p></div></footer></div><script async src="//cdn.bootcss.com/mathjax/2.7.0/MathJax.js?config=TeX-MML-AM_CHTML" integrity="sha384-crwIf/BuaWM9rM65iM+dWFldgQ1Un8jWZMuh3puxb8TOY9+linwLoI7ZHZT+aekW" crossorigin="anonymous"></script></body></html>