{
    "MlibObjs": {},
    "PrevCompiledModules": {
        "_vcs_unit__100957332": {
            "WGNUL_d": {
                "bytes": 30376,
                "mod": "_vcs_unit__100957332",
                "mode": 4,
                "checksum": 4294967295,
                "archive": "archive.29/_prev_archive_1.a",
                "out": "WGNUL_d.o"
            }
        },
        "NBodySim_tb": {
            "rm0m1_d": {
                "bytes": 55599,
                "mod": "NBodySim_tb",
                "out": "rm0m1_d.o",
                "mode": 4,
                "checksum": 4294967295,
                "archive": "archive.29/_4153973_archive_1.a"
            }
        },
        "ALTERA_MF_MEMORY_INITIALIZATION": {
            "er73t_d": {
                "bytes": 132940,
                "mod": "ALTERA_MF_MEMORY_INITIALIZATION",
                "mode": 4,
                "checksum": 4294967295,
                "archive": "archive.29/_prev_archive_1.a",
                "out": "er73t_d.o"
            }
        },
        "std": {
            "reYIK_d": {
                "bytes": 29709,
                "mod": "std",
                "mode": 4,
                "checksum": 4294967295,
                "archive": "archive.29/_prev_archive_1.a",
                "out": "reYIK_d.o"
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "bytes": 7457,
                "mod": "...MASTER...",
                "out": "objs/amcQw_d.o",
                "mode": 4,
                "checksum": 4294967295
            }
        },
        "ram_2_port": {
            "gvUe1_d": {
                "bytes": 375306,
                "mod": "ram_2_port",
                "mode": 4,
                "checksum": 4294967295,
                "archive": "archive.29/_prev_archive_1.a",
                "out": "gvUe1_d.o"
            }
        }
    },
    "PEModules": [],
    "NameTable": {
        "_vcs_unit__100957332": [
            "_vcs_unit__100957332",
            "WGNUL",
            "module"
        ],
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "ALTERA_MF_MEMORY_INITIALIZATION": [
            "ALTERA_MF_MEMORY_INITIALIZATION",
            "er73t",
            "module"
        ],
        "NBodySim_tb": [
            "NBodySim_tb",
            "rm0m1",
            "module"
        ],
        "ram_2_port": [
            "ram_2_port",
            "gvUe1",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "stat": {
        "Frontend(%)": 99.618176589820393,
        "ru_self_cgstart": {
            "ru_utime_sec": 0.71017300000000005,
            "ru_stime_sec": 0.093076000000000006,
            "ru_maxrss_kb": 86680,
            "ru_minflt": 5703,
            "ru_majflt": 0,
            "ru_nivcsw": 9,
            "ru_nvcsw": 165
        },
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.0,
            "ru_maxrss_kb": 0,
            "ru_minflt": 0,
            "ru_majflt": 0,
            "ru_nivcsw": 0,
            "ru_nvcsw": 0
        },
        "totalObjSize": 92131,
        "nMops": 0,
        "ru_self_end": {
            "ru_utime_sec": 0.71289499999999995,
            "ru_stime_sec": 0.12681500000000001,
            "ru_maxrss_kb": 91372,
            "ru_minflt": 6864,
            "ru_majflt": 0,
            "ru_nivcsw": 9,
            "ru_nvcsw": 238
        },
        "nQuads": 0,
        "ru_childs_end": {
            "ru_utime_sec": 0.042698,
            "ru_stime_sec": 0.061696000000000001,
            "ru_maxrss_kb": 59492,
            "ru_minflt": 3857,
            "ru_majflt": 0,
            "ru_nivcsw": 0,
            "ru_nvcsw": 60
        },
        "CodeGen(%)": 0.38182341017960447
    },
    "CompileStrategy": "fullobj",
    "Misc": {
        "cwd": "/afs/ece.cmu.edu/usr/mwguo/private/15418/n-body-on-fpga/naive",
        "csrc": "csrc",
        "daidir_abs": "/afs/ece.cmu.edu/usr/mwguo/private/15418/n-body-on-fpga/naive/simv.daidir",
        "csrc_abs": "/afs/ece.cmu.edu/usr/mwguo/private/15418/n-body-on-fpga/naive/csrc",
        "archive_dir": "archive.29",
        "daidir": "/afs/ece.cmu.edu/usr/mwguo/private/15418/n-body-on-fpga/naive/simv.daidir",
        "default_output_dir": "csrc"
    },
    "CurCompileUdps": {},
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 84674
    },
    "CompileProcesses": [
        "cgproc.4153957.json",
        "cgproc.4153971.json",
        "cgproc.4153972.json",
        "cgproc.4153973.json",
        "cgproc.4153975.json"
    ],
    "CurCompileModules": [
        "...MASTER..."
    ],
    "CompileStatus": "Successful",
    "LVLData": [
        "SIM"
    ]
}