{
  "design": {
    "design_info": {
      "boundary_crc": "0x8958579AB32125D9",
      "device": "xc7z045ffg900-2",
      "name": "fifo64_2clk_dep32",
      "synth_flow_mode": "None",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "fifo_generator_0": ""
    },
    "ports": {
      "DI": {
        "type": "data",
        "direction": "I",
        "left": "63",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "RDCLK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "fifo64_2clk_dep32_RDCLK",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "RDEN": {
        "direction": "I"
      },
      "RST": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "WRCLK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "fifo64_2clk_dep32_WRCLK",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "WREN": {
        "direction": "I"
      },
      "DATAO": {
        "direction": "O",
        "left": "63",
        "right": "0"
      },
      "EMPTY": {
        "direction": "O"
      },
      "FULL": {
        "direction": "O"
      },
      "RD_DATA_COUNT": {
        "type": "data",
        "direction": "O",
        "left": "5",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "WR_DATA_COUNT": {
        "type": "data",
        "direction": "O",
        "left": "5",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "fifo_generator_0": {
        "vlnv": "xilinx.com:ip:fifo_generator:13.2",
        "xci_name": "fifo64_2clk_dep32_fifo_generator_0_0",
        "parameters": {
          "Enable_Reset_Synchronization": {
            "value": "true"
          },
          "Fifo_Implementation": {
            "value": "Independent_Clocks_Block_RAM"
          },
          "Full_Flags_Reset_Value": {
            "value": "1"
          },
          "Input_Data_Width": {
            "value": "64"
          },
          "Input_Depth": {
            "value": "32"
          },
          "Output_Data_Width": {
            "value": "64"
          },
          "Performance_Options": {
            "value": "First_Word_Fall_Through"
          },
          "Read_Data_Count": {
            "value": "true"
          },
          "Read_Data_Count_Width": {
            "value": "6"
          },
          "Use_Extra_Logic": {
            "value": "true"
          },
          "Write_Data_Count": {
            "value": "true"
          },
          "Write_Data_Count_Width": {
            "value": "6"
          }
        }
      }
    },
    "nets": {
      "DI_1": {
        "ports": [
          "DI",
          "fifo_generator_0/din"
        ]
      },
      "RDCLK_1": {
        "ports": [
          "RDCLK",
          "fifo_generator_0/rd_clk"
        ]
      },
      "RDEN_1": {
        "ports": [
          "RDEN",
          "fifo_generator_0/rd_en"
        ]
      },
      "RST_1": {
        "ports": [
          "RST",
          "fifo_generator_0/rst"
        ]
      },
      "WRCLK_1": {
        "ports": [
          "WRCLK",
          "fifo_generator_0/wr_clk"
        ]
      },
      "WREN_1": {
        "ports": [
          "WREN",
          "fifo_generator_0/wr_en"
        ]
      },
      "fifo_generator_0_dout": {
        "ports": [
          "fifo_generator_0/dout",
          "DATAO"
        ]
      },
      "fifo_generator_0_empty": {
        "ports": [
          "fifo_generator_0/empty",
          "EMPTY"
        ]
      },
      "fifo_generator_0_full": {
        "ports": [
          "fifo_generator_0/full",
          "FULL"
        ]
      },
      "fifo_generator_0_rd_data_count": {
        "ports": [
          "fifo_generator_0/rd_data_count",
          "RD_DATA_COUNT"
        ]
      },
      "fifo_generator_0_wr_data_count": {
        "ports": [
          "fifo_generator_0/wr_data_count",
          "WR_DATA_COUNT"
        ]
      }
    }
  }
}