entity testnand is
port(in1:in bit;in2:in bit;out1:out bit);
end testnand;
architecture testnandhdl of testnand is
component nandgate
port(in1:in bit;in2:in bit;out1:out bit);
end component;
for u1 : nandgate use entity work.nandgate(nandgatehdl);
u1 : nandgate port map (in1,in2,out1);
begin
end testnandhdl;
force(testnand,ina,0,1);
force(testnand,inb,0,1);
force(testnand,ina,50,0);
force(testnand,inb,50,0);

