use alloc::vec::Vec;

use hermit_sync::SpinMutex;
use riscv::asm::wfi;
use riscv::register::{scause, sie, sip, sstatus, stval};
use trapframe::TrapFrame;

use crate::scheduler;

/// base address of the PLIC, only one access at the same time is allowed
static PLIC_BASE: SpinMutex<usize> = SpinMutex::new(0x0);

/// PLIC context for new interrupt handlers
static PLIC_CONTEXT: SpinMutex<u16> = SpinMutex::new(0x0);

/// PLIC context for new interrupt handlers
static CURRENT_INTERRUPTS: SpinMutex<Vec<u32>> = SpinMutex::new(Vec::new());

const MAX_IRQ: usize = 69;

static mut IRQ_HANDLERS: [usize; MAX_IRQ] = [0; MAX_IRQ];

/// Init Interrupts
pub fn install() {
	unsafe {
		// Intstall trap handler
		trapframe::init();
		// Enable external interrupts
		sie::set_sext();
	}
}

/// Init PLIC
pub fn init_plic(base: usize, context: u16) {
	*PLIC_BASE.lock() = base;
	*PLIC_CONTEXT.lock() = context;
}

/// Enable Interrupts
#[inline]
pub fn enable() {
	unsafe {
		sstatus::set_sie();
	}
}

#[cfg(all(feature = "pci", feature = "tcp"))]
pub fn add_irq_name(irq_number: u8, name: &'static str) {
	warn!("add_irq_name({irq_number}, {name}) called but not implemented");
}

/// Waits for the next interrupt (Only Supervisor-level software/timer interrupt for now)
/// and calls the specific handler
#[inline]
pub fn enable_and_wait() {
	unsafe {
		//Enable Supervisor-level software interrupts
		sie::set_ssoft();
		//sie::set_sext();
		debug!("Wait {:x?}", sie::read());
		loop {
			wfi();
			// Interrupts are disabled at this point, so a pending interrupt will
			// resume the execution. We still have to check if a interrupt is pending
			// because the WFI instruction could be implemented as NOP (The RISC-V Instruction Set ManualVolume II: Privileged Architecture)

			let pending_interrupts = sip::read();

			// trace!("sip: {:x?}", pending_interrupts);
			#[cfg(feature = "smp")]
			if pending_interrupts.ssoft() {
				//Clear Supervisor-level software interrupt
				core::arch::asm!(
					"csrc sip, {ssoft_mask}",
					ssoft_mask = in(reg) 0x2,
				);
				trace!("SOFT");
				//Disable Supervisor-level software interrupt
				sie::clear_ssoft();
				crate::arch::riscv64::kernel::scheduler::wakeup_handler();
				break;
			}

			if pending_interrupts.sext() {
				trace!("EXT");
				external_handler();
				break;
			}

			if pending_interrupts.stimer() {
				// // Disable Supervisor-level software interrupt, wakeup not needed
				// sie::clear_ssoft();

				debug!("sip: {:x?}", pending_interrupts);
				trace!("TIMER");
				crate::arch::riscv64::kernel::scheduler::timer_handler();
				break;
			}
		}
	}
}

/// Disable Interrupts
#[inline]
pub fn disable() {
	unsafe { sstatus::clear_sie() };
}

/// Currently not needed because we use the trapframe crate
#[cfg(feature = "tcp")]
pub fn irq_install_handler(irq_number: u8, handler: fn()) {
	unsafe {
		let base_ptr = PLIC_BASE.lock();
		let context = PLIC_CONTEXT.lock();
		debug!(
			"Install handler for interrupt {}, context {}",
			irq_number, *context
		);
		IRQ_HANDLERS[irq_number as usize - 1] = handler as usize;
		// Set priority to 7 (highest on FU740)
		let prio_address = *base_ptr + irq_number as usize * 4;
		core::ptr::write_volatile(prio_address as *mut u32, 1);
		// Set Threshold to 0 (lowest)
		let thresh_address = *base_ptr + 0x20_0000 + 0x1000 * (*context as usize);
		core::ptr::write_volatile(thresh_address as *mut u32, 0);
		// Enable irq for context
		const PLIC_ENABLE_OFFSET: usize = 0x002000;
		let enable_address = *base_ptr
			+ PLIC_ENABLE_OFFSET
			+ 0x80 * (*context as usize)
			+ ((irq_number / 32) * 4) as usize;
		debug!("enable_address {:x}", enable_address);
		core::ptr::write_volatile(enable_address as *mut u32, 1 << (irq_number % 32));
	}
}

// Derived from rCore: https://github.com/rcore-os/rCore
/// Dispatch and handle interrupt.
///
/// This function is called from `trap.S` which is in the trapframe crate.
#[no_mangle]
pub extern "C" fn trap_handler(tf: &mut TrapFrame) {
	use self::scause::{Interrupt as I, Trap};
	let scause = scause::read();
	let cause = scause.cause();
	let stval = stval::read();
	let sepc = tf.sepc;
	trace!("Interrupt: {cause:?}");
	trace!("tf = {tf:x?} ");
	trace!("stval = {stval:x}");
	trace!("sepc = {sepc:x}");
	trace!("SSTATUS FS = {:?}", sstatus::read().fs());

	match cause {
		Trap::Interrupt(I::SupervisorExternal) => external_handler(),
		#[cfg(feature = "smp")]
		Trap::Interrupt(I::SupervisorSoft) => crate::arch::riscv64::kernel::scheduler::wakeup_handler(),
		Trap::Interrupt(I::SupervisorTimer) => {
			crate::arch::riscv64::kernel::scheduler::timer_handler()
		}
		cause => {
			error!("Interrupt: {cause:?}");
			error!("tf = {tf:x?} ");
			error!("stval = {stval:x}");
			error!("sepc = {sepc:x}");
			error!("SSTATUS FS = {:?}", sstatus::read().fs());
			scheduler::abort();
		}
	}
	trace!("Interrupt end");
}

/// Handles external interrupts
fn external_handler() {
	unsafe {
		let handler: Option<fn()> = {
			// Claim interrupt
			let base_ptr = PLIC_BASE.lock();
			let context = PLIC_CONTEXT.lock();
			//let claim_address = *base_ptr + 0x20_2004;
			let claim_address = *base_ptr + 0x20_0004 + 0x1000 * (*context as usize);
			let irq = core::ptr::read_volatile(claim_address as *mut u32);
			if irq != 0 {
				debug!("External INT: {}", irq);
				let mut cur_int = CURRENT_INTERRUPTS.lock();
				cur_int.push(irq);
				if cur_int.len() > 1 {
					warn!("More than one external interrupt is pending!");
				}

				// Call handler
				if IRQ_HANDLERS[irq as usize - 1] != 0 {
					let ptr = IRQ_HANDLERS[irq as usize - 1] as *const ();
					let handler: fn() = core::mem::transmute(ptr);
					Some(handler)
				} else {
					error!("Interrupt handler not installed");
					None
				}
			} else {
				None
			}
		};

		if let Some(handler) = handler {
			handler();
		}
	}
}

/// End of external interrupt
#[cfg(feature = "tcp")]
pub fn external_eoi() {
	unsafe {
		let base_ptr = PLIC_BASE.lock();
		let context = PLIC_CONTEXT.lock();
		let claim_address = *base_ptr + 0x20_0004 + 0x1000 * (*context as usize);

		let mut cur_int = CURRENT_INTERRUPTS.lock();
		let irq = cur_int.pop().unwrap_or(0);
		if irq != 0 {
			debug!("EOI INT: {}", irq);
			// Complete interrupt
			core::ptr::write_volatile(claim_address as *mut u32, irq);
		} else {
			warn!("Called EOI without active interrupt");
		}
	}
}
