--------------------------------------------------------------------------------
Release 12.4 Trace  (lin)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/12.4/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 2 -n 3
-fastpaths -xml RPNSystem_preroute.twx RPNSystem_map.ncd -o
RPNSystem_preroute.twr RPNSystem.pcf -ucf
/home/shomed/a/anderlim/Desktop/tdt4255/Ex0/src/framework/RPNSystem.ucf

Design file:              RPNSystem_map.ncd
Physical constraint file: RPNSystem.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.15 2010-12-02)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 24 MHz HIGH 
50%;

 15808 paths analyzed, 1765 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.706ns.
--------------------------------------------------------------------------------

Paths for end point InstrBufferInst/UARTHandlerInst/up/readDataS_2 (SLICE_X34Y26.A6), 50 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RPNC/stack/stack_ptr_2 (FF)
  Destination:          InstrBufferInst/UARTHandlerInst/up/readDataS_2 (FF)
  Requirement:          41.666ns
  Data Path Delay:      7.671ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RPNC/stack/stack_ptr_2 to InstrBufferInst/UARTHandlerInst/up/readDataS_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y19.CQ      Tcko                  0.633   RPNC/stack/stack_ptr<3>
                                                       RPNC/stack/stack_ptr_2
    SLICE_X20Y22.B4      net (fanout=12)    e  0.955   RPNC/stack/stack_ptr<2>
    SLICE_X20Y22.B       Tilo                  0.333   RPNC/stack/register_file/addr[31]_GND_9_o_sub_50_OUT<2>
                                                       RPNC/stack/register_file/Msub_addr[31]_GND_9_o_sub_50_OUT<3:0>_xor<2>11
    SLICE_X16Y19.AX      net (fanout=16)    e  1.405   RPNC/stack/register_file/addr[31]_GND_9_o_sub_50_OUT<2>
    SLICE_X16Y19.BMUX    Taxb                  0.259   RPNC/b<2>
                                                       RPNC/stack/register_file/Mmux_data_out_3_f7_1
                                                       RPNC/stack/register_file/Mmux_data_out_2_f8_1
    SLICE_X34Y26.B6      net (fanout=3)     e  2.694   stackTopSignal<2>
    SLICE_X34Y26.B       Tilo                  0.373   InstrBufferInst/UARTHandlerInst/up/readDataS<3>
                                                       InstrBufferInst/regReadData<2>2_SW0
    SLICE_X34Y26.A6      net (fanout=1)     e  0.496   N136
    SLICE_X34Y26.CLK     Tas                   0.523   InstrBufferInst/UARTHandlerInst/up/readDataS<3>
                                                       InstrBufferInst/regReadData<2>2
                                                       InstrBufferInst/UARTHandlerInst/up/readDataS_2
    -------------------------------------------------  ---------------------------
    Total                                      7.671ns (2.121ns logic, 5.550ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RPNC/stack/stack_ptr_1 (FF)
  Destination:          InstrBufferInst/UARTHandlerInst/up/readDataS_2 (FF)
  Requirement:          41.666ns
  Data Path Delay:      7.551ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RPNC/stack/stack_ptr_1 to InstrBufferInst/UARTHandlerInst/up/readDataS_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y19.BQ      Tcko                  0.633   RPNC/stack/stack_ptr<3>
                                                       RPNC/stack/stack_ptr_1
    SLICE_X20Y22.B5      net (fanout=44)    e  0.835   RPNC/stack/stack_ptr<1>
    SLICE_X20Y22.B       Tilo                  0.333   RPNC/stack/register_file/addr[31]_GND_9_o_sub_50_OUT<2>
                                                       RPNC/stack/register_file/Msub_addr[31]_GND_9_o_sub_50_OUT<3:0>_xor<2>11
    SLICE_X16Y19.AX      net (fanout=16)    e  1.405   RPNC/stack/register_file/addr[31]_GND_9_o_sub_50_OUT<2>
    SLICE_X16Y19.BMUX    Taxb                  0.259   RPNC/b<2>
                                                       RPNC/stack/register_file/Mmux_data_out_3_f7_1
                                                       RPNC/stack/register_file/Mmux_data_out_2_f8_1
    SLICE_X34Y26.B6      net (fanout=3)     e  2.694   stackTopSignal<2>
    SLICE_X34Y26.B       Tilo                  0.373   InstrBufferInst/UARTHandlerInst/up/readDataS<3>
                                                       InstrBufferInst/regReadData<2>2_SW0
    SLICE_X34Y26.A6      net (fanout=1)     e  0.496   N136
    SLICE_X34Y26.CLK     Tas                   0.523   InstrBufferInst/UARTHandlerInst/up/readDataS<3>
                                                       InstrBufferInst/regReadData<2>2
                                                       InstrBufferInst/UARTHandlerInst/up/readDataS_2
    -------------------------------------------------  ---------------------------
    Total                                      7.551ns (2.121ns logic, 5.430ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RPNC/stack/stack_ptr_3 (FF)
  Destination:          InstrBufferInst/UARTHandlerInst/up/readDataS_2 (FF)
  Requirement:          41.666ns
  Data Path Delay:      7.461ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RPNC/stack/stack_ptr_3 to InstrBufferInst/UARTHandlerInst/up/readDataS_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y19.DQ      Tcko                  0.633   RPNC/stack/stack_ptr<3>
                                                       RPNC/stack/stack_ptr_3
    SLICE_X18Y22.B3      net (fanout=10)    e  1.019   RPNC/stack/stack_ptr<3>
    SLICE_X18Y22.B       Tilo                  0.373   RPNC/stack/register_file/_n0149_inv
                                                       RPNC/stack/register_file/Msub_addr[31]_GND_9_o_sub_50_OUT<3:0>_xor<3>11
    SLICE_X16Y19.BX      net (fanout=8)     e  1.144   RPNC/stack/register_file/addr[31]_GND_9_o_sub_50_OUT<3>
    SLICE_X16Y19.BMUX    Tbxb                  0.206   RPNC/b<2>
                                                       RPNC/stack/register_file/Mmux_data_out_2_f8_1
    SLICE_X34Y26.B6      net (fanout=3)     e  2.694   stackTopSignal<2>
    SLICE_X34Y26.B       Tilo                  0.373   InstrBufferInst/UARTHandlerInst/up/readDataS<3>
                                                       InstrBufferInst/regReadData<2>2_SW0
    SLICE_X34Y26.A6      net (fanout=1)     e  0.496   N136
    SLICE_X34Y26.CLK     Tas                   0.523   InstrBufferInst/UARTHandlerInst/up/readDataS<3>
                                                       InstrBufferInst/regReadData<2>2
                                                       InstrBufferInst/UARTHandlerInst/up/readDataS_2
    -------------------------------------------------  ---------------------------
    Total                                      7.461ns (2.108ns logic, 5.353ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Paths for end point RPNC/stack/register_file/regFile_8_1 (SLICE_X16Y17.BX), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstrBufferInst/RPNDataMemInst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          RPNC/stack/register_file/regFile_8_1 (FF)
  Requirement:          41.666ns
  Data Path Delay:      7.489ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: InstrBufferInst/RPNDataMemInst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to RPNC/stack/register_file/regFile_8_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y12.DOBDO1   Trcko_DOB             2.950   InstrBufferInst/RPNDataMemInst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       InstrBufferInst/RPNDataMemInst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X21Y20.A2      net (fanout=2)     e  2.447   instrDataSignal<1>
    SLICE_X21Y20.AMUX    Tilo                  0.455   RPNC/stack/register_file/regFile_15<3>
                                                       RPNC/Mmux_stack_in21
    SLICE_X16Y17.BX      net (fanout=16)    e  1.399   RPNC/stack_in<1>
    SLICE_X16Y17.CLK     Tdick                 0.238   RPNC/stack/register_file/regFile_8<3>
                                                       RPNC/stack/register_file/regFile_8_1
    -------------------------------------------------  ---------------------------
    Total                                      7.489ns (3.643ns logic, 3.846ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RPNC/a_1 (FF)
  Destination:          RPNC/stack/register_file/regFile_8_1 (FF)
  Requirement:          41.666ns
  Data Path Delay:      6.732ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RPNC/a_1 to RPNC/stack/register_file/regFile_8_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y18.DQ      Tcko                  0.633   RPNC/a<1>
                                                       RPNC/a_1
    SLICE_X24Y23.B4      net (fanout=2)     e  1.842   RPNC/a<1>
    SLICE_X24Y23.BMUX    Topbb                 0.577   RPNC/Maddsub_alu_result_cy<3>
                                                       RPNC/Maddsub_alu_result_lut<1>
                                                       RPNC/Maddsub_alu_result_cy<3>
    SLICE_X21Y20.A1      net (fanout=1)     e  1.588   RPNC/alu_result<1>
    SLICE_X21Y20.AMUX    Tilo                  0.455   RPNC/stack/register_file/regFile_15<3>
                                                       RPNC/Mmux_stack_in21
    SLICE_X16Y17.BX      net (fanout=16)    e  1.399   RPNC/stack_in<1>
    SLICE_X16Y17.CLK     Tdick                 0.238   RPNC/stack/register_file/regFile_8<3>
                                                       RPNC/stack/register_file/regFile_8_1
    -------------------------------------------------  ---------------------------
    Total                                      6.732ns (1.903ns logic, 4.829ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RPNC/a_0 (FF)
  Destination:          RPNC/stack/register_file/regFile_8_1 (FF)
  Requirement:          41.666ns
  Data Path Delay:      6.584ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RPNC/a_0 to RPNC/stack/register_file/regFile_8_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y18.DQ      Tcko                  0.553   RPNC/a<0>
                                                       RPNC/a_0
    SLICE_X24Y23.A3      net (fanout=1)     e  1.654   RPNC/a<0>
    SLICE_X24Y23.BMUX    Topab                 0.697   RPNC/Maddsub_alu_result_cy<3>
                                                       RPNC/a<0>_rt
                                                       RPNC/Maddsub_alu_result_cy<3>
    SLICE_X21Y20.A1      net (fanout=1)     e  1.588   RPNC/alu_result<1>
    SLICE_X21Y20.AMUX    Tilo                  0.455   RPNC/stack/register_file/regFile_15<3>
                                                       RPNC/Mmux_stack_in21
    SLICE_X16Y17.BX      net (fanout=16)    e  1.399   RPNC/stack_in<1>
    SLICE_X16Y17.CLK     Tdick                 0.238   RPNC/stack/register_file/regFile_8<3>
                                                       RPNC/stack/register_file/regFile_8_1
    -------------------------------------------------  ---------------------------
    Total                                      6.584ns (1.943ns logic, 4.641ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Paths for end point RPNC/stack/register_file/regFile_5_1 (SLICE_X17Y16.BX), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstrBufferInst/RPNDataMemInst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          RPNC/stack/register_file/regFile_5_1 (FF)
  Requirement:          41.666ns
  Data Path Delay:      7.470ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: InstrBufferInst/RPNDataMemInst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to RPNC/stack/register_file/regFile_5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y12.DOBDO1   Trcko_DOB             2.950   InstrBufferInst/RPNDataMemInst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       InstrBufferInst/RPNDataMemInst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X21Y20.A2      net (fanout=2)     e  2.447   instrDataSignal<1>
    SLICE_X21Y20.AMUX    Tilo                  0.455   RPNC/stack/register_file/regFile_15<3>
                                                       RPNC/Mmux_stack_in21
    SLICE_X17Y16.BX      net (fanout=16)    e  1.454   RPNC/stack_in<1>
    SLICE_X17Y16.CLK     Tdick                 0.164   RPNC/stack/register_file/regFile_5<3>
                                                       RPNC/stack/register_file/regFile_5_1
    -------------------------------------------------  ---------------------------
    Total                                      7.470ns (3.569ns logic, 3.901ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RPNC/a_1 (FF)
  Destination:          RPNC/stack/register_file/regFile_5_1 (FF)
  Requirement:          41.666ns
  Data Path Delay:      6.713ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RPNC/a_1 to RPNC/stack/register_file/regFile_5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y18.DQ      Tcko                  0.633   RPNC/a<1>
                                                       RPNC/a_1
    SLICE_X24Y23.B4      net (fanout=2)     e  1.842   RPNC/a<1>
    SLICE_X24Y23.BMUX    Topbb                 0.577   RPNC/Maddsub_alu_result_cy<3>
                                                       RPNC/Maddsub_alu_result_lut<1>
                                                       RPNC/Maddsub_alu_result_cy<3>
    SLICE_X21Y20.A1      net (fanout=1)     e  1.588   RPNC/alu_result<1>
    SLICE_X21Y20.AMUX    Tilo                  0.455   RPNC/stack/register_file/regFile_15<3>
                                                       RPNC/Mmux_stack_in21
    SLICE_X17Y16.BX      net (fanout=16)    e  1.454   RPNC/stack_in<1>
    SLICE_X17Y16.CLK     Tdick                 0.164   RPNC/stack/register_file/regFile_5<3>
                                                       RPNC/stack/register_file/regFile_5_1
    -------------------------------------------------  ---------------------------
    Total                                      6.713ns (1.829ns logic, 4.884ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RPNC/a_0 (FF)
  Destination:          RPNC/stack/register_file/regFile_5_1 (FF)
  Requirement:          41.666ns
  Data Path Delay:      6.565ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RPNC/a_0 to RPNC/stack/register_file/regFile_5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y18.DQ      Tcko                  0.553   RPNC/a<0>
                                                       RPNC/a_0
    SLICE_X24Y23.A3      net (fanout=1)     e  1.654   RPNC/a<0>
    SLICE_X24Y23.BMUX    Topab                 0.697   RPNC/Maddsub_alu_result_cy<3>
                                                       RPNC/a<0>_rt
                                                       RPNC/Maddsub_alu_result_cy<3>
    SLICE_X21Y20.A1      net (fanout=1)     e  1.588   RPNC/alu_result<1>
    SLICE_X21Y20.AMUX    Tilo                  0.455   RPNC/stack/register_file/regFile_15<3>
                                                       RPNC/Mmux_stack_in21
    SLICE_X17Y16.BX      net (fanout=16)    e  1.454   RPNC/stack_in<1>
    SLICE_X17Y16.CLK     Tdick                 0.164   RPNC/stack/register_file/regFile_5<3>
                                                       RPNC/stack/register_file/regFile_5_1
    -------------------------------------------------  ---------------------------
    Total                                      6.565ns (1.869ns logic, 4.696ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 24 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point InstrBufferInst/UARTHandlerInst/ut/ut/count16_3 (SLICE_X35Y38.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path skew + uncertainty - data path))
  Source:               InstrBufferInst/UARTHandlerInst/ut/ut/count16_2 (FF)
  Destination:          InstrBufferInst/UARTHandlerInst/ut/ut/count16_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.611ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: InstrBufferInst/UARTHandlerInst/ut/ut/count16_2 to InstrBufferInst/UARTHandlerInst/ut/ut/count16_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y38.BMUX    Tshcko                0.244   InstrBufferInst/UARTHandlerInst/ut/ut/count16<3>
                                                       InstrBufferInst/UARTHandlerInst/ut/ut/count16_2
    SLICE_X35Y38.C6      net (fanout=5)     e  0.152   InstrBufferInst/UARTHandlerInst/ut/ut/count16<2>
    SLICE_X35Y38.CLK     Tah         (-Th)    -0.215   InstrBufferInst/UARTHandlerInst/ut/ut/count16<3>
                                                       InstrBufferInst/UARTHandlerInst/ut/ut/Mcount_count16_xor<3>11
                                                       InstrBufferInst/UARTHandlerInst/ut/ut/count16_3
    -------------------------------------------------  ---------------------------
    Total                                      0.611ns (0.459ns logic, 0.152ns route)
                                                       (75.1% logic, 24.9% route)

--------------------------------------------------------------------------------

Paths for end point InstrBufferInst/UARTHandlerInst/ut/ur/rxBusy (SLICE_X24Y34.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.642ns (requirement - (clock path skew + uncertainty - data path))
  Source:               InstrBufferInst/UARTHandlerInst/ut/ur/rxBusy (FF)
  Destination:          InstrBufferInst/UARTHandlerInst/ut/ur/rxBusy (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.642ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: InstrBufferInst/UARTHandlerInst/ut/ur/rxBusy to InstrBufferInst/UARTHandlerInst/ut/ur/rxBusy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y34.CQ      Tcko                  0.200   InstrBufferInst/UARTHandlerInst/ut/ur/rxBusy
                                                       InstrBufferInst/UARTHandlerInst/ut/ur/rxBusy
    SLICE_X24Y34.CX      net (fanout=9)     e  0.336   InstrBufferInst/UARTHandlerInst/ut/ur/rxBusy
    SLICE_X24Y34.CLK     Tckdi       (-Th)    -0.106   InstrBufferInst/UARTHandlerInst/ut/ur/rxBusy
                                                       InstrBufferInst/UARTHandlerInst/ut/ur/rxBusy_rstpot
                                                       InstrBufferInst/UARTHandlerInst/ut/ur/rxBusy
    -------------------------------------------------  ---------------------------
    Total                                      0.642ns (0.306ns logic, 0.336ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point RPNC/control/state_0 (SLICE_X28Y11.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.642ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RPNC/control/state_0 (FF)
  Destination:          RPNC/control/state_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.642ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RPNC/control/state_0 to RPNC/control/state_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y11.CQ      Tcko                  0.200   RPNC/control/state<0>
                                                       RPNC/control/state_0
    SLICE_X28Y11.CX      net (fanout=43)    e  0.336   RPNC/control/state<0>
    SLICE_X28Y11.CLK     Tckdi       (-Th)    -0.106   RPNC/control/state<0>
                                                       RPNC/control/Mmux_state[31]_GND_7_o_mux_21_OUT11
                                                       RPNC/control/state_0
    -------------------------------------------------  ---------------------------
    Total                                      0.642ns (0.306ns logic, 0.336ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 24 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.821ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 3.845ns (260.078MHz) (Trper_CLKA(Fmax))
  Physical resource: InstrBufferInst/RPNDataMemInst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: InstrBufferInst/RPNDataMemInst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y12.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 37.821ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 3.845ns (260.078MHz) (Trper_CLKB(Fmax))
  Physical resource: InstrBufferInst/RPNDataMemInst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: InstrBufferInst/RPNDataMemInst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y12.CLKBRDCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.000ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.706|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 15808 paths, 0 nets, and 2650 connections

Design statistics:
   Minimum period:   7.706ns{1}   (Maximum frequency: 129.769MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Sep 14 15:24:18 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 135 MB



