Starting Simulation
PC: 0 Addi $1, $0, 2
Register $1 = 2
Registers: [0, 2, 0, 0, 0, 0, 0, 0]
PC: 1 Addi $2, $0, 28
Register $2 = 28
Registers: [0, 2, 28, 0, 0, 0, 0, 0]
PC: 2 Sw $1, 8192($2)
Memory[28] = 2
Registers: [0, 2, 28, 0, 0, 0, 0, 0]
PC: 3 Addi $2, $2, -4
Register $2 = 24
Registers: [0, 2, 24, 0, 0, 0, 0, 0]
PC: 4 Beq $2, $0, 4
Registers: [0, 2, 24, 0, 0, 0, 0, 0]
PC: 5 Add $1, $1, $1
Register $1 = 4
Registers: [0, 4, 24, 0, 0, 0, 0, 0]
PC: 6 Sub $1, $0, $1
Register $1 = -4
Registers: [0, -4, 24, 0, 0, 0, 0, 0]
PC: 7 Addi $1, $1, 3
Register $1 = -1
Registers: [0, -1, 24, 0, 0, 0, 0, 0]
PC: 8 Beq $3, $3, -7
Branch Taken, Updated PC: 1
Registers: [0, -1, 24, 0, 0, 0, 0, 0]
PC: 2 Sw $1, 8192($2)
Memory[24] = -1
Registers: [0, -1, 24, 0, 0, 0, 0, 0]
PC: 3 Addi $2, $2, -4
Register $2 = 20
Registers: [0, -1, 20, 0, 0, 0, 0, 0]
PC: 4 Beq $2, $0, 4
Registers: [0, -1, 20, 0, 0, 0, 0, 0]
PC: 5 Add $1, $1, $1
Register $1 = -2
Registers: [0, -2, 20, 0, 0, 0, 0, 0]
PC: 6 Sub $1, $0, $1
Register $1 = 2
Registers: [0, 2, 20, 0, 0, 0, 0, 0]
PC: 7 Addi $1, $1, 3
Register $1 = 5
Registers: [0, 5, 20, 0, 0, 0, 0, 0]
PC: 8 Beq $3, $3, -7
Branch Taken, Updated PC: 1
Registers: [0, 5, 20, 0, 0, 0, 0, 0]
PC: 2 Sw $1, 8192($2)
Memory[20] = 5
Registers: [0, 5, 20, 0, 0, 0, 0, 0]
PC: 3 Addi $2, $2, -4
Register $2 = 16
Registers: [0, 5, 16, 0, 0, 0, 0, 0]
PC: 4 Beq $2, $0, 4
Registers: [0, 5, 16, 0, 0, 0, 0, 0]
PC: 5 Add $1, $1, $1
Register $1 = 10
Registers: [0, 10, 16, 0, 0, 0, 0, 0]
PC: 6 Sub $1, $0, $1
Register $1 = -10
Registers: [0, -10, 16, 0, 0, 0, 0, 0]
PC: 7 Addi $1, $1, 3
Register $1 = -7
Registers: [0, -7, 16, 0, 0, 0, 0, 0]
PC: 8 Beq $3, $3, -7
Branch Taken, Updated PC: 1
Registers: [0, -7, 16, 0, 0, 0, 0, 0]
PC: 2 Sw $1, 8192($2)
Memory[16] = -7
Registers: [0, -7, 16, 0, 0, 0, 0, 0]
PC: 3 Addi $2, $2, -4
Register $2 = 12
Registers: [0, -7, 12, 0, 0, 0, 0, 0]
PC: 4 Beq $2, $0, 4
Registers: [0, -7, 12, 0, 0, 0, 0, 0]
PC: 5 Add $1, $1, $1
Register $1 = -14
Registers: [0, -14, 12, 0, 0, 0, 0, 0]
PC: 6 Sub $1, $0, $1
Register $1 = 14
Registers: [0, 14, 12, 0, 0, 0, 0, 0]
PC: 7 Addi $1, $1, 3
Register $1 = 17
Registers: [0, 17, 12, 0, 0, 0, 0, 0]
PC: 8 Beq $3, $3, -7
Branch Taken, Updated PC: 1
Registers: [0, 17, 12, 0, 0, 0, 0, 0]
PC: 2 Sw $1, 8192($2)
Memory[12] = 17
Registers: [0, 17, 12, 0, 0, 0, 0, 0]
PC: 3 Addi $2, $2, -4
Register $2 = 8
Registers: [0, 17, 8, 0, 0, 0, 0, 0]
PC: 4 Beq $2, $0, 4
Registers: [0, 17, 8, 0, 0, 0, 0, 0]
PC: 5 Add $1, $1, $1
Register $1 = 34
Registers: [0, 34, 8, 0, 0, 0, 0, 0]
PC: 6 Sub $1, $0, $1
Register $1 = -34
Registers: [0, -34, 8, 0, 0, 0, 0, 0]
PC: 7 Addi $1, $1, 3
Register $1 = -31
Registers: [0, -31, 8, 0, 0, 0, 0, 0]
PC: 8 Beq $3, $3, -7
Branch Taken, Updated PC: 1
Registers: [0, -31, 8, 0, 0, 0, 0, 0]
PC: 2 Sw $1, 8192($2)
Memory[8] = -31
Registers: [0, -31, 8, 0, 0, 0, 0, 0]
PC: 3 Addi $2, $2, -4
Register $2 = 4
Registers: [0, -31, 4, 0, 0, 0, 0, 0]
PC: 4 Beq $2, $0, 4
Registers: [0, -31, 4, 0, 0, 0, 0, 0]
PC: 5 Add $1, $1, $1
Register $1 = -62
Registers: [0, -62, 4, 0, 0, 0, 0, 0]
PC: 6 Sub $1, $0, $1
Register $1 = 62
Registers: [0, 62, 4, 0, 0, 0, 0, 0]
PC: 7 Addi $1, $1, 3
Register $1 = 65
Registers: [0, 65, 4, 0, 0, 0, 0, 0]
PC: 8 Beq $3, $3, -7
Branch Taken, Updated PC: 1
Registers: [0, 65, 4, 0, 0, 0, 0, 0]
PC: 2 Sw $1, 8192($2)
Memory[4] = 65
Registers: [0, 65, 4, 0, 0, 0, 0, 0]
PC: 3 Addi $2, $2, -4
Register $2 = 0
Registers: [0, 65, 0, 0, 0, 0, 0, 0]
PC: 4 Beq $2, $0, 4
Branch Taken, Updated PC: 8
Registers: [0, 65, 0, 0, 0, 0, 0, 0]
PC: 9 Addi $6, $0, 40
Register $6 = 40
Registers: [0, 65, 0, 0, 0, 0, 40, 0]
PC: 10 Add $4, $0, $0
Register $4 = 0
Registers: [0, 65, 0, 0, 0, 0, 40, 0]
PC: 11 Lw $1, 8196($2)

Accessing address: 4

For Direct Mapped Cache with block size 4 words and total 2 blocks:
Tag: 0 , Cache Index: 0 , Offset: 1 , Valid Bit: 0
Cache Access was a miss

For Direct Mapped Cache with block size 2 words and total 4 blocks:
Tag: 0 , Cache Index: 0 , Offset: 1 , Valid Bit: 0
Cache Access was a miss

For Fully Associative Cache with block size 2 words and total 4 blocks:
Tag: 0 Offset: 1
Cache Access was a miss
Found Empty Place at 0

For 2-way set Associatove Cache with block size 2 words and total 4 sets:
Tag: 0 Cache Index: 0 Offset: 1
Cache Access was a miss

Found empty place at 0
Register $1 = 65
Registers: [0, 65, 0, 0, 0, 0, 40, 0]
PC: 12 Add $4, $4, $1
Register $4 = 65
Registers: [0, 65, 0, 0, 65, 0, 40, 0]
PC: 13 Lw $1, 8200($2)

Accessing address: 8

For Direct Mapped Cache with block size 4 words and total 2 blocks:
Tag: 0 , Cache Index: 0 , Offset: 2 , Valid Bit: 1
Cache Access was a hit

For Direct Mapped Cache with block size 2 words and total 4 blocks:
Tag: 0 , Cache Index: 1 , Offset: 0 , Valid Bit: 0
Cache Access was a miss

For Fully Associative Cache with block size 2 words and total 4 blocks:
Tag: 1 Offset: 0
Cache Access was a miss
Found Empty Place at 1

For 2-way set Associatove Cache with block size 2 words and total 4 sets:
Tag: 0 Cache Index: 1 Offset: 0
Cache Access was a miss

Found empty place at 0
Register $1 = -31
Registers: [0, -31, 0, 0, 65, 0, 40, 0]
PC: 14 Add $4, $4, $1
Register $4 = 34
Registers: [0, -31, 0, 0, 34, 0, 40, 0]
PC: 15 Lw $1, 8204($2)

Accessing address: 12

For Direct Mapped Cache with block size 4 words and total 2 blocks:
Tag: 0 , Cache Index: 0 , Offset: 3 , Valid Bit: 1
Cache Access was a hit

For Direct Mapped Cache with block size 2 words and total 4 blocks:
Tag: 0 , Cache Index: 1 , Offset: 1 , Valid Bit: 1
Cache Access was a hit

For Fully Associative Cache with block size 2 words and total 4 blocks:
Tag: 1 Offset: 1
Cache Access was a hit

For 2-way set Associatove Cache with block size 2 words and total 4 sets:
Tag: 0 Cache Index: 1 Offset: 1
Cache Access was a hit

Register $1 = 17
Registers: [0, 17, 0, 0, 34, 0, 40, 0]
PC: 16 Add $4, $4, $1
Register $4 = 51
Registers: [0, 17, 0, 0, 51, 0, 40, 0]
PC: 17 Slt $1, $5, $4
Register $1 = 1
Registers: [0, 1, 0, 0, 51, 0, 40, 0]
PC: 18 Beq $1, $0, 1
Registers: [0, 1, 0, 0, 51, 0, 40, 0]
PC: 19 Add $5, $4, $0
Register $5 = 51
Registers: [0, 1, 0, 0, 51, 51, 40, 0]
PC: 20 Addi $2, $2, 4
Register $2 = 4
Registers: [0, 1, 4, 0, 51, 51, 40, 0]
PC: 21 Bne $2, $6, -12
Branch Taken, Updated PC: 9
Registers: [0, 1, 4, 0, 51, 51, 40, 0]
PC: 10 Add $4, $0, $0
Register $4 = 0
Registers: [0, 1, 4, 0, 0, 51, 40, 0]
PC: 11 Lw $1, 8196($2)

Accessing address: 8

For Direct Mapped Cache with block size 4 words and total 2 blocks:
Tag: 0 , Cache Index: 0 , Offset: 2 , Valid Bit: 1
Cache Access was a hit

For Direct Mapped Cache with block size 2 words and total 4 blocks:
Tag: 0 , Cache Index: 1 , Offset: 0 , Valid Bit: 1
Cache Access was a hit

For Fully Associative Cache with block size 2 words and total 4 blocks:
Tag: 1 Offset: 0
Cache Access was a hit

For 2-way set Associatove Cache with block size 2 words and total 4 sets:
Tag: 0 Cache Index: 1 Offset: 0
Cache Access was a hit

Register $1 = -31
Registers: [0, -31, 4, 0, 0, 51, 40, 0]
PC: 12 Add $4, $4, $1
Register $4 = -31
Registers: [0, -31, 4, 0, -31, 51, 40, 0]
PC: 13 Lw $1, 8200($2)

Accessing address: 12

For Direct Mapped Cache with block size 4 words and total 2 blocks:
Tag: 0 , Cache Index: 0 , Offset: 3 , Valid Bit: 1
Cache Access was a hit

For Direct Mapped Cache with block size 2 words and total 4 blocks:
Tag: 0 , Cache Index: 1 , Offset: 1 , Valid Bit: 1
Cache Access was a hit

For Fully Associative Cache with block size 2 words and total 4 blocks:
Tag: 1 Offset: 1
Cache Access was a hit

For 2-way set Associatove Cache with block size 2 words and total 4 sets:
Tag: 0 Cache Index: 1 Offset: 1
Cache Access was a hit

Register $1 = 17
Registers: [0, 17, 4, 0, -31, 51, 40, 0]
PC: 14 Add $4, $4, $1
Register $4 = -14
Registers: [0, 17, 4, 0, -14, 51, 40, 0]
PC: 15 Lw $1, 8204($2)

Accessing address: 16

For Direct Mapped Cache with block size 4 words and total 2 blocks:
Tag: 0 , Cache Index: 1 , Offset: 0 , Valid Bit: 0
Cache Access was a miss

For Direct Mapped Cache with block size 2 words and total 4 blocks:
Tag: 0 , Cache Index: 2 , Offset: 0 , Valid Bit: 0
Cache Access was a miss

For Fully Associative Cache with block size 2 words and total 4 blocks:
Tag: 2 Offset: 0
Cache Access was a miss
Found Empty Place at 2

For 2-way set Associatove Cache with block size 2 words and total 4 sets:
Tag: 0 Cache Index: 2 Offset: 0
Cache Access was a miss

Found empty place at 0
Register $1 = -7
Registers: [0, -7, 4, 0, -14, 51, 40, 0]
PC: 16 Add $4, $4, $1
Register $4 = -21
Registers: [0, -7, 4, 0, -21, 51, 40, 0]
PC: 17 Slt $1, $5, $4
Register $1 = 0
Registers: [0, 0, 4, 0, -21, 51, 40, 0]
PC: 18 Beq $1, $0, 1
Branch Taken, Updated PC: 19
Registers: [0, 0, 4, 0, -21, 51, 40, 0]
PC: 20 Addi $2, $2, 4
Register $2 = 8
Registers: [0, 0, 8, 0, -21, 51, 40, 0]
PC: 21 Bne $2, $6, -12
Branch Taken, Updated PC: 9
Registers: [0, 0, 8, 0, -21, 51, 40, 0]
PC: 10 Add $4, $0, $0
Register $4 = 0
Registers: [0, 0, 8, 0, 0, 51, 40, 0]
PC: 11 Lw $1, 8196($2)

Accessing address: 12

For Direct Mapped Cache with block size 4 words and total 2 blocks:
Tag: 0 , Cache Index: 0 , Offset: 3 , Valid Bit: 1
Cache Access was a hit

For Direct Mapped Cache with block size 2 words and total 4 blocks:
Tag: 0 , Cache Index: 1 , Offset: 1 , Valid Bit: 1
Cache Access was a hit

For Fully Associative Cache with block size 2 words and total 4 blocks:
Tag: 1 Offset: 1
Cache Access was a hit

For 2-way set Associatove Cache with block size 2 words and total 4 sets:
Tag: 0 Cache Index: 1 Offset: 1
Cache Access was a hit

Register $1 = 17
Registers: [0, 17, 8, 0, 0, 51, 40, 0]
PC: 12 Add $4, $4, $1
Register $4 = 17
Registers: [0, 17, 8, 0, 17, 51, 40, 0]
PC: 13 Lw $1, 8200($2)

Accessing address: 16

For Direct Mapped Cache with block size 4 words and total 2 blocks:
Tag: 0 , Cache Index: 1 , Offset: 0 , Valid Bit: 1
Cache Access was a hit

For Direct Mapped Cache with block size 2 words and total 4 blocks:
Tag: 0 , Cache Index: 2 , Offset: 0 , Valid Bit: 1
Cache Access was a hit

For Fully Associative Cache with block size 2 words and total 4 blocks:
Tag: 2 Offset: 0
Cache Access was a hit

For 2-way set Associatove Cache with block size 2 words and total 4 sets:
Tag: 0 Cache Index: 2 Offset: 0
Cache Access was a hit

Register $1 = -7
Registers: [0, -7, 8, 0, 17, 51, 40, 0]
PC: 14 Add $4, $4, $1
Register $4 = 10
Registers: [0, -7, 8, 0, 10, 51, 40, 0]
PC: 15 Lw $1, 8204($2)

Accessing address: 20

For Direct Mapped Cache with block size 4 words and total 2 blocks:
Tag: 0 , Cache Index: 1 , Offset: 1 , Valid Bit: 1
Cache Access was a hit

For Direct Mapped Cache with block size 2 words and total 4 blocks:
Tag: 0 , Cache Index: 2 , Offset: 1 , Valid Bit: 1
Cache Access was a hit

For Fully Associative Cache with block size 2 words and total 4 blocks:
Tag: 2 Offset: 1
Cache Access was a hit

For 2-way set Associatove Cache with block size 2 words and total 4 sets:
Tag: 0 Cache Index: 2 Offset: 1
Cache Access was a hit

Register $1 = 5
Registers: [0, 5, 8, 0, 10, 51, 40, 0]
PC: 16 Add $4, $4, $1
Register $4 = 15
Registers: [0, 5, 8, 0, 15, 51, 40, 0]
PC: 17 Slt $1, $5, $4
Register $1 = 0
Registers: [0, 0, 8, 0, 15, 51, 40, 0]
PC: 18 Beq $1, $0, 1
Branch Taken, Updated PC: 19
Registers: [0, 0, 8, 0, 15, 51, 40, 0]
PC: 20 Addi $2, $2, 4
Register $2 = 12
Registers: [0, 0, 12, 0, 15, 51, 40, 0]
PC: 21 Bne $2, $6, -12
Branch Taken, Updated PC: 9
Registers: [0, 0, 12, 0, 15, 51, 40, 0]
PC: 10 Add $4, $0, $0
Register $4 = 0
Registers: [0, 0, 12, 0, 0, 51, 40, 0]
PC: 11 Lw $1, 8196($2)

Accessing address: 16

For Direct Mapped Cache with block size 4 words and total 2 blocks:
Tag: 0 , Cache Index: 1 , Offset: 0 , Valid Bit: 1
Cache Access was a hit

For Direct Mapped Cache with block size 2 words and total 4 blocks:
Tag: 0 , Cache Index: 2 , Offset: 0 , Valid Bit: 1
Cache Access was a hit

For Fully Associative Cache with block size 2 words and total 4 blocks:
Tag: 2 Offset: 0
Cache Access was a hit

For 2-way set Associatove Cache with block size 2 words and total 4 sets:
Tag: 0 Cache Index: 2 Offset: 0
Cache Access was a hit

Register $1 = -7
Registers: [0, -7, 12, 0, 0, 51, 40, 0]
PC: 12 Add $4, $4, $1
Register $4 = -7
Registers: [0, -7, 12, 0, -7, 51, 40, 0]
PC: 13 Lw $1, 8200($2)

Accessing address: 20

For Direct Mapped Cache with block size 4 words and total 2 blocks:
Tag: 0 , Cache Index: 1 , Offset: 1 , Valid Bit: 1
Cache Access was a hit

For Direct Mapped Cache with block size 2 words and total 4 blocks:
Tag: 0 , Cache Index: 2 , Offset: 1 , Valid Bit: 1
Cache Access was a hit

For Fully Associative Cache with block size 2 words and total 4 blocks:
Tag: 2 Offset: 1
Cache Access was a hit

For 2-way set Associatove Cache with block size 2 words and total 4 sets:
Tag: 0 Cache Index: 2 Offset: 1
Cache Access was a hit

Register $1 = 5
Registers: [0, 5, 12, 0, -7, 51, 40, 0]
PC: 14 Add $4, $4, $1
Register $4 = -2
Registers: [0, 5, 12, 0, -2, 51, 40, 0]
PC: 15 Lw $1, 8204($2)

Accessing address: 24

For Direct Mapped Cache with block size 4 words and total 2 blocks:
Tag: 0 , Cache Index: 1 , Offset: 2 , Valid Bit: 1
Cache Access was a hit

For Direct Mapped Cache with block size 2 words and total 4 blocks:
Tag: 0 , Cache Index: 3 , Offset: 0 , Valid Bit: 0
Cache Access was a miss

For Fully Associative Cache with block size 2 words and total 4 blocks:
Tag: 3 Offset: 0
Cache Access was a miss
Found Empty Place at 3

For 2-way set Associatove Cache with block size 2 words and total 4 sets:
Tag: 0 Cache Index: 3 Offset: 0
Cache Access was a miss

Found empty place at 0
Register $1 = -1
Registers: [0, -1, 12, 0, -2, 51, 40, 0]
PC: 16 Add $4, $4, $1
Register $4 = -3
Registers: [0, -1, 12, 0, -3, 51, 40, 0]
PC: 17 Slt $1, $5, $4
Register $1 = 0
Registers: [0, 0, 12, 0, -3, 51, 40, 0]
PC: 18 Beq $1, $0, 1
Branch Taken, Updated PC: 19
Registers: [0, 0, 12, 0, -3, 51, 40, 0]
PC: 20 Addi $2, $2, 4
Register $2 = 16
Registers: [0, 0, 16, 0, -3, 51, 40, 0]
PC: 21 Bne $2, $6, -12
Branch Taken, Updated PC: 9
Registers: [0, 0, 16, 0, -3, 51, 40, 0]
PC: 10 Add $4, $0, $0
Register $4 = 0
Registers: [0, 0, 16, 0, 0, 51, 40, 0]
PC: 11 Lw $1, 8196($2)

Accessing address: 20

For Direct Mapped Cache with block size 4 words and total 2 blocks:
Tag: 0 , Cache Index: 1 , Offset: 1 , Valid Bit: 1
Cache Access was a hit

For Direct Mapped Cache with block size 2 words and total 4 blocks:
Tag: 0 , Cache Index: 2 , Offset: 1 , Valid Bit: 1
Cache Access was a hit

For Fully Associative Cache with block size 2 words and total 4 blocks:
Tag: 2 Offset: 1
Cache Access was a hit

For 2-way set Associatove Cache with block size 2 words and total 4 sets:
Tag: 0 Cache Index: 2 Offset: 1
Cache Access was a hit

Register $1 = 5
Registers: [0, 5, 16, 0, 0, 51, 40, 0]
PC: 12 Add $4, $4, $1
Register $4 = 5
Registers: [0, 5, 16, 0, 5, 51, 40, 0]
PC: 13 Lw $1, 8200($2)

Accessing address: 24

For Direct Mapped Cache with block size 4 words and total 2 blocks:
Tag: 0 , Cache Index: 1 , Offset: 2 , Valid Bit: 1
Cache Access was a hit

For Direct Mapped Cache with block size 2 words and total 4 blocks:
Tag: 0 , Cache Index: 3 , Offset: 0 , Valid Bit: 1
Cache Access was a hit

For Fully Associative Cache with block size 2 words and total 4 blocks:
Tag: 3 Offset: 0
Cache Access was a hit

For 2-way set Associatove Cache with block size 2 words and total 4 sets:
Tag: 0 Cache Index: 3 Offset: 0
Cache Access was a hit

Register $1 = -1
Registers: [0, -1, 16, 0, 5, 51, 40, 0]
PC: 14 Add $4, $4, $1
Register $4 = 4
Registers: [0, -1, 16, 0, 4, 51, 40, 0]
PC: 15 Lw $1, 8204($2)

Accessing address: 28

For Direct Mapped Cache with block size 4 words and total 2 blocks:
Tag: 0 , Cache Index: 1 , Offset: 3 , Valid Bit: 1
Cache Access was a hit

For Direct Mapped Cache with block size 2 words and total 4 blocks:
Tag: 0 , Cache Index: 3 , Offset: 1 , Valid Bit: 1
Cache Access was a hit

For Fully Associative Cache with block size 2 words and total 4 blocks:
Tag: 3 Offset: 1
Cache Access was a hit

For 2-way set Associatove Cache with block size 2 words and total 4 sets:
Tag: 0 Cache Index: 3 Offset: 1
Cache Access was a hit

Register $1 = 2
Registers: [0, 2, 16, 0, 4, 51, 40, 0]
PC: 16 Add $4, $4, $1
Register $4 = 6
Registers: [0, 2, 16, 0, 6, 51, 40, 0]
PC: 17 Slt $1, $5, $4
Register $1 = 0
Registers: [0, 0, 16, 0, 6, 51, 40, 0]
PC: 18 Beq $1, $0, 1
Branch Taken, Updated PC: 19
Registers: [0, 0, 16, 0, 6, 51, 40, 0]
PC: 20 Addi $2, $2, 4
Register $2 = 20
Registers: [0, 0, 20, 0, 6, 51, 40, 0]
PC: 21 Bne $2, $6, -12
Branch Taken, Updated PC: 9
Registers: [0, 0, 20, 0, 6, 51, 40, 0]
PC: 10 Add $4, $0, $0
Register $4 = 0
Registers: [0, 0, 20, 0, 0, 51, 40, 0]
PC: 11 Lw $1, 8196($2)

Accessing address: 24

For Direct Mapped Cache with block size 4 words and total 2 blocks:
Tag: 0 , Cache Index: 1 , Offset: 2 , Valid Bit: 1
Cache Access was a hit

For Direct Mapped Cache with block size 2 words and total 4 blocks:
Tag: 0 , Cache Index: 3 , Offset: 0 , Valid Bit: 1
Cache Access was a hit

For Fully Associative Cache with block size 2 words and total 4 blocks:
Tag: 3 Offset: 0
Cache Access was a hit

For 2-way set Associatove Cache with block size 2 words and total 4 sets:
Tag: 0 Cache Index: 3 Offset: 0
Cache Access was a hit

Register $1 = -1
Registers: [0, -1, 20, 0, 0, 51, 40, 0]
PC: 12 Add $4, $4, $1
Register $4 = -1
Registers: [0, -1, 20, 0, -1, 51, 40, 0]
PC: 13 Lw $1, 8200($2)

Accessing address: 28

For Direct Mapped Cache with block size 4 words and total 2 blocks:
Tag: 0 , Cache Index: 1 , Offset: 3 , Valid Bit: 1
Cache Access was a hit

For Direct Mapped Cache with block size 2 words and total 4 blocks:
Tag: 0 , Cache Index: 3 , Offset: 1 , Valid Bit: 1
Cache Access was a hit

For Fully Associative Cache with block size 2 words and total 4 blocks:
Tag: 3 Offset: 1
Cache Access was a hit

For 2-way set Associatove Cache with block size 2 words and total 4 sets:
Tag: 0 Cache Index: 3 Offset: 1
Cache Access was a hit

Register $1 = 2
Registers: [0, 2, 20, 0, -1, 51, 40, 0]
PC: 14 Add $4, $4, $1
Register $4 = 1
Registers: [0, 2, 20, 0, 1, 51, 40, 0]
PC: 15 Lw $1, 8204($2)

Accessing address: 32

For Direct Mapped Cache with block size 4 words and total 2 blocks:
Tag: 1 , Cache Index: 0 , Offset: 0 , Valid Bit: 1
Cache Access was a miss

For Direct Mapped Cache with block size 2 words and total 4 blocks:
Tag: 1 , Cache Index: 0 , Offset: 0 , Valid Bit: 1
Cache Access was a miss

For Fully Associative Cache with block size 2 words and total 4 blocks:
Tag: 4 Offset: 0
Cache Access was a miss
Cache is Full, replacing block based on LRU replacement policy
Replaced block at 0

For 2-way set Associatove Cache with block size 2 words and total 4 sets:
Tag: 1 Cache Index: 0 Offset: 0
Cache Access was a miss

Found empty place at 1
Register $1 = 0
Registers: [0, 0, 20, 0, 1, 51, 40, 0]
PC: 16 Add $4, $4, $1
Register $4 = 1
Registers: [0, 0, 20, 0, 1, 51, 40, 0]
PC: 17 Slt $1, $5, $4
Register $1 = 0
Registers: [0, 0, 20, 0, 1, 51, 40, 0]
PC: 18 Beq $1, $0, 1
Branch Taken, Updated PC: 19
Registers: [0, 0, 20, 0, 1, 51, 40, 0]
PC: 20 Addi $2, $2, 4
Register $2 = 24
Registers: [0, 0, 24, 0, 1, 51, 40, 0]
PC: 21 Bne $2, $6, -12
Branch Taken, Updated PC: 9
Registers: [0, 0, 24, 0, 1, 51, 40, 0]
PC: 10 Add $4, $0, $0
Register $4 = 0
Registers: [0, 0, 24, 0, 0, 51, 40, 0]
PC: 11 Lw $1, 8196($2)

Accessing address: 28

For Direct Mapped Cache with block size 4 words and total 2 blocks:
Tag: 0 , Cache Index: 1 , Offset: 3 , Valid Bit: 1
Cache Access was a hit

For Direct Mapped Cache with block size 2 words and total 4 blocks:
Tag: 0 , Cache Index: 3 , Offset: 1 , Valid Bit: 1
Cache Access was a hit

For Fully Associative Cache with block size 2 words and total 4 blocks:
Tag: 3 Offset: 1
Cache Access was a hit

For 2-way set Associatove Cache with block size 2 words and total 4 sets:
Tag: 0 Cache Index: 3 Offset: 1
Cache Access was a hit

Register $1 = 2
Registers: [0, 2, 24, 0, 0, 51, 40, 0]
PC: 12 Add $4, $4, $1
Register $4 = 2
Registers: [0, 2, 24, 0, 2, 51, 40, 0]
PC: 13 Lw $1, 8200($2)

Accessing address: 32

For Direct Mapped Cache with block size 4 words and total 2 blocks:
Tag: 1 , Cache Index: 0 , Offset: 0 , Valid Bit: 1
Cache Access was a hit

For Direct Mapped Cache with block size 2 words and total 4 blocks:
Tag: 1 , Cache Index: 0 , Offset: 0 , Valid Bit: 1
Cache Access was a hit

For Fully Associative Cache with block size 2 words and total 4 blocks:
Tag: 4 Offset: 0
Cache Access was a hit

For 2-way set Associatove Cache with block size 2 words and total 4 sets:
Tag: 1 Cache Index: 0 Offset: 0
Cache Access was a hit

Register $1 = 0
Registers: [0, 0, 24, 0, 2, 51, 40, 0]
PC: 14 Add $4, $4, $1
Register $4 = 2
Registers: [0, 0, 24, 0, 2, 51, 40, 0]
PC: 15 Lw $1, 8204($2)

Accessing address: 36

For Direct Mapped Cache with block size 4 words and total 2 blocks:
Tag: 1 , Cache Index: 0 , Offset: 1 , Valid Bit: 1
Cache Access was a hit

For Direct Mapped Cache with block size 2 words and total 4 blocks:
Tag: 1 , Cache Index: 0 , Offset: 1 , Valid Bit: 1
Cache Access was a hit

For Fully Associative Cache with block size 2 words and total 4 blocks:
Tag: 4 Offset: 1
Cache Access was a hit

For 2-way set Associatove Cache with block size 2 words and total 4 sets:
Tag: 1 Cache Index: 0 Offset: 1
Cache Access was a hit

Register $1 = 0
Registers: [0, 0, 24, 0, 2, 51, 40, 0]
PC: 16 Add $4, $4, $1
Register $4 = 2
Registers: [0, 0, 24, 0, 2, 51, 40, 0]
PC: 17 Slt $1, $5, $4
Register $1 = 0
Registers: [0, 0, 24, 0, 2, 51, 40, 0]
PC: 18 Beq $1, $0, 1
Branch Taken, Updated PC: 19
Registers: [0, 0, 24, 0, 2, 51, 40, 0]
PC: 20 Addi $2, $2, 4
Register $2 = 28
Registers: [0, 0, 28, 0, 2, 51, 40, 0]
PC: 21 Bne $2, $6, -12
Branch Taken, Updated PC: 9
Registers: [0, 0, 28, 0, 2, 51, 40, 0]
PC: 10 Add $4, $0, $0
Register $4 = 0
Registers: [0, 0, 28, 0, 0, 51, 40, 0]
PC: 11 Lw $1, 8196($2)

Accessing address: 32

For Direct Mapped Cache with block size 4 words and total 2 blocks:
Tag: 1 , Cache Index: 0 , Offset: 0 , Valid Bit: 1
Cache Access was a hit

For Direct Mapped Cache with block size 2 words and total 4 blocks:
Tag: 1 , Cache Index: 0 , Offset: 0 , Valid Bit: 1
Cache Access was a hit

For Fully Associative Cache with block size 2 words and total 4 blocks:
Tag: 4 Offset: 0
Cache Access was a hit

For 2-way set Associatove Cache with block size 2 words and total 4 sets:
Tag: 1 Cache Index: 0 Offset: 0
Cache Access was a hit

Register $1 = 0
Registers: [0, 0, 28, 0, 0, 51, 40, 0]
PC: 12 Add $4, $4, $1
Register $4 = 0
Registers: [0, 0, 28, 0, 0, 51, 40, 0]
PC: 13 Lw $1, 8200($2)

Accessing address: 36

For Direct Mapped Cache with block size 4 words and total 2 blocks:
Tag: 1 , Cache Index: 0 , Offset: 1 , Valid Bit: 1
Cache Access was a hit

For Direct Mapped Cache with block size 2 words and total 4 blocks:
Tag: 1 , Cache Index: 0 , Offset: 1 , Valid Bit: 1
Cache Access was a hit

For Fully Associative Cache with block size 2 words and total 4 blocks:
Tag: 4 Offset: 1
Cache Access was a hit

For 2-way set Associatove Cache with block size 2 words and total 4 sets:
Tag: 1 Cache Index: 0 Offset: 1
Cache Access was a hit

Register $1 = 0
Registers: [0, 0, 28, 0, 0, 51, 40, 0]
PC: 14 Add $4, $4, $1
Register $4 = 0
Registers: [0, 0, 28, 0, 0, 51, 40, 0]
PC: 15 Lw $1, 8204($2)

Accessing address: 40

For Direct Mapped Cache with block size 4 words and total 2 blocks:
Tag: 1 , Cache Index: 0 , Offset: 2 , Valid Bit: 1
Cache Access was a hit

For Direct Mapped Cache with block size 2 words and total 4 blocks:
Tag: 1 , Cache Index: 1 , Offset: 0 , Valid Bit: 1
Cache Access was a miss

For Fully Associative Cache with block size 2 words and total 4 blocks:
Tag: 5 Offset: 0
Cache Access was a miss
Cache is Full, replacing block based on LRU replacement policy
Replaced block at 1

For 2-way set Associatove Cache with block size 2 words and total 4 sets:
Tag: 1 Cache Index: 1 Offset: 0
Cache Access was a miss

Found empty place at 1
Register $1 = 0
Registers: [0, 0, 28, 0, 0, 51, 40, 0]
PC: 16 Add $4, $4, $1
Register $4 = 0
Registers: [0, 0, 28, 0, 0, 51, 40, 0]
PC: 17 Slt $1, $5, $4
Register $1 = 0
Registers: [0, 0, 28, 0, 0, 51, 40, 0]
PC: 18 Beq $1, $0, 1
Branch Taken, Updated PC: 19
Registers: [0, 0, 28, 0, 0, 51, 40, 0]
PC: 20 Addi $2, $2, 4
Register $2 = 32
Registers: [0, 0, 32, 0, 0, 51, 40, 0]
PC: 21 Bne $2, $6, -12
Branch Taken, Updated PC: 9
Registers: [0, 0, 32, 0, 0, 51, 40, 0]
PC: 10 Add $4, $0, $0
Register $4 = 0
Registers: [0, 0, 32, 0, 0, 51, 40, 0]
PC: 11 Lw $1, 8196($2)

Accessing address: 36

For Direct Mapped Cache with block size 4 words and total 2 blocks:
Tag: 1 , Cache Index: 0 , Offset: 1 , Valid Bit: 1
Cache Access was a hit

For Direct Mapped Cache with block size 2 words and total 4 blocks:
Tag: 1 , Cache Index: 0 , Offset: 1 , Valid Bit: 1
Cache Access was a hit

For Fully Associative Cache with block size 2 words and total 4 blocks:
Tag: 4 Offset: 1
Cache Access was a hit

For 2-way set Associatove Cache with block size 2 words and total 4 sets:
Tag: 1 Cache Index: 0 Offset: 1
Cache Access was a hit

Register $1 = 0
Registers: [0, 0, 32, 0, 0, 51, 40, 0]
PC: 12 Add $4, $4, $1
Register $4 = 0
Registers: [0, 0, 32, 0, 0, 51, 40, 0]
PC: 13 Lw $1, 8200($2)

Accessing address: 40

For Direct Mapped Cache with block size 4 words and total 2 blocks:
Tag: 1 , Cache Index: 0 , Offset: 2 , Valid Bit: 1
Cache Access was a hit

For Direct Mapped Cache with block size 2 words and total 4 blocks:
Tag: 1 , Cache Index: 1 , Offset: 0 , Valid Bit: 1
Cache Access was a hit

For Fully Associative Cache with block size 2 words and total 4 blocks:
Tag: 5 Offset: 0
Cache Access was a hit

For 2-way set Associatove Cache with block size 2 words and total 4 sets:
Tag: 1 Cache Index: 1 Offset: 0
Cache Access was a hit

Register $1 = 0
Registers: [0, 0, 32, 0, 0, 51, 40, 0]
PC: 14 Add $4, $4, $1
Register $4 = 0
Registers: [0, 0, 32, 0, 0, 51, 40, 0]
PC: 15 Lw $1, 8204($2)

Accessing address: 44

For Direct Mapped Cache with block size 4 words and total 2 blocks:
Tag: 1 , Cache Index: 0 , Offset: 3 , Valid Bit: 1
Cache Access was a hit

For Direct Mapped Cache with block size 2 words and total 4 blocks:
Tag: 1 , Cache Index: 1 , Offset: 1 , Valid Bit: 1
Cache Access was a hit

For Fully Associative Cache with block size 2 words and total 4 blocks:
Tag: 5 Offset: 1
Cache Access was a hit

For 2-way set Associatove Cache with block size 2 words and total 4 sets:
Tag: 1 Cache Index: 1 Offset: 1
Cache Access was a hit

Register $1 = 0
Registers: [0, 0, 32, 0, 0, 51, 40, 0]
PC: 16 Add $4, $4, $1
Register $4 = 0
Registers: [0, 0, 32, 0, 0, 51, 40, 0]
PC: 17 Slt $1, $5, $4
Register $1 = 0
Registers: [0, 0, 32, 0, 0, 51, 40, 0]
PC: 18 Beq $1, $0, 1
Branch Taken, Updated PC: 19
Registers: [0, 0, 32, 0, 0, 51, 40, 0]
PC: 20 Addi $2, $2, 4
Register $2 = 36
Registers: [0, 0, 36, 0, 0, 51, 40, 0]
PC: 21 Bne $2, $6, -12
Branch Taken, Updated PC: 9
Registers: [0, 0, 36, 0, 0, 51, 40, 0]
PC: 10 Add $4, $0, $0
Register $4 = 0
Registers: [0, 0, 36, 0, 0, 51, 40, 0]
PC: 11 Lw $1, 8196($2)

Accessing address: 40

For Direct Mapped Cache with block size 4 words and total 2 blocks:
Tag: 1 , Cache Index: 0 , Offset: 2 , Valid Bit: 1
Cache Access was a hit

For Direct Mapped Cache with block size 2 words and total 4 blocks:
Tag: 1 , Cache Index: 1 , Offset: 0 , Valid Bit: 1
Cache Access was a hit

For Fully Associative Cache with block size 2 words and total 4 blocks:
Tag: 5 Offset: 0
Cache Access was a hit

For 2-way set Associatove Cache with block size 2 words and total 4 sets:
Tag: 1 Cache Index: 1 Offset: 0
Cache Access was a hit

Register $1 = 0
Registers: [0, 0, 36, 0, 0, 51, 40, 0]
PC: 12 Add $4, $4, $1
Register $4 = 0
Registers: [0, 0, 36, 0, 0, 51, 40, 0]
PC: 13 Lw $1, 8200($2)

Accessing address: 44

For Direct Mapped Cache with block size 4 words and total 2 blocks:
Tag: 1 , Cache Index: 0 , Offset: 3 , Valid Bit: 1
Cache Access was a hit

For Direct Mapped Cache with block size 2 words and total 4 blocks:
Tag: 1 , Cache Index: 1 , Offset: 1 , Valid Bit: 1
Cache Access was a hit

For Fully Associative Cache with block size 2 words and total 4 blocks:
Tag: 5 Offset: 1
Cache Access was a hit

For 2-way set Associatove Cache with block size 2 words and total 4 sets:
Tag: 1 Cache Index: 1 Offset: 1
Cache Access was a hit

Register $1 = 0
Registers: [0, 0, 36, 0, 0, 51, 40, 0]
PC: 14 Add $4, $4, $1
Register $4 = 0
Registers: [0, 0, 36, 0, 0, 51, 40, 0]
PC: 15 Lw $1, 8204($2)

Accessing address: 48

For Direct Mapped Cache with block size 4 words and total 2 blocks:
Tag: 1 , Cache Index: 1 , Offset: 0 , Valid Bit: 1
Cache Access was a miss

For Direct Mapped Cache with block size 2 words and total 4 blocks:
Tag: 1 , Cache Index: 2 , Offset: 0 , Valid Bit: 1
Cache Access was a miss

For Fully Associative Cache with block size 2 words and total 4 blocks:
Tag: 6 Offset: 0
Cache Access was a miss
Cache is Full, replacing block based on LRU replacement policy
Replaced block at 2

For 2-way set Associatove Cache with block size 2 words and total 4 sets:
Tag: 1 Cache Index: 2 Offset: 0
Cache Access was a miss

Found empty place at 1
Register $1 = 0
Registers: [0, 0, 36, 0, 0, 51, 40, 0]
PC: 16 Add $4, $4, $1
Register $4 = 0
Registers: [0, 0, 36, 0, 0, 51, 40, 0]
PC: 17 Slt $1, $5, $4
Register $1 = 0
Registers: [0, 0, 36, 0, 0, 51, 40, 0]
PC: 18 Beq $1, $0, 1
Branch Taken, Updated PC: 19
Registers: [0, 0, 36, 0, 0, 51, 40, 0]
PC: 20 Addi $2, $2, 4
Register $2 = 40
Registers: [0, 0, 40, 0, 0, 51, 40, 0]
PC: 21 Bne $2, $6, -12
Registers: [0, 0, 40, 0, 0, 51, 40, 0]
PC: 22 Sw $5, 8192($0)
Memory[0] = 51
Registers: [0, 0, 40, 0, 0, 51, 40, 0]
PC: 23 Dead Loop, Exiting
Simulation Ended Successfully
PC: 23
DIC: 161
Registers: [0, 0, 40, 0, 0, 51, 40, 0]

Total Cycles for Multi-Cycle MIPS CPU: 640
Total Cycles for Piplelined MIPS CPU: 214
Total 3 Cycle Instructions: 34
Total 4 Cycle Instructions: 97
Total 5 Cycle Instructions: 30

Cache 1 hit rate: 0.866666666667
Cache 2 hit rate: 0.766666666667
Cache 3 hit rate: 0.766666666667
Cache 4 hit rate: 0.766666666667