Fitter Status : Successful - Fri Jun 20 09:38:26 2014
Quartus II 64-Bit Version : 13.1.0 Build 162 10/23/2013 SJ Full Version
Revision Name : DE1_SoC_SDRAM_RTL_Test
Top-level Entity Name : DE1_SoC_SDRAM_RTL_Test
Family : Cyclone V
Device : 5CSEMA5F31C6
Timing Models : Preliminary
Logic utilization (in ALMs) : 1,322 / 32,070 ( 4 % )
Total registers : 3293
Total pins : 241 / 457 ( 53 % )
Total virtual pins : 0
Total block memory bits : 1,474,560 / 4,065,280 ( 36 % )
Total DSP Blocks : 0 / 87 ( 0 % )
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI TX Channels : 0
Total PLLs : 2 / 6 ( 33 % )
Total DLLs : 0 / 4 ( 0 % )
