{"Source Block": ["hdl/library/axi_adc_decimate/axi_adc_decimate_filter.v@159:189@HdlStmProcess", "      3'h7: filter_enable <= 5'b11111;\n      default: filter_enable <= 5'b00000;\n    endcase\n  end\n\n  always @(*) begin\n    case (filter_enable[0])\n      1'b0: adc_dec_data_a_r = {{4{adc_data_a[11]}},adc_data_a};\n      default: adc_dec_data_a_r = {adc_fir_data_a[25], adc_fir_data_a[25:11]};\n    endcase\n\n    case (filter_enable[0])\n      1'b0: adc_dec_valid_a_filter = adc_valid_a;\n      default: adc_dec_valid_a_filter = adc_fir_valid_a;\n    endcase\n\n     case (filter_enable[0])\n      1'b0: adc_dec_data_b_r = {{4{adc_data_b[11]}},adc_data_b};\n      default adc_dec_data_b_r = {adc_fir_data_b[25], adc_fir_data_b[25:11]};\n    endcase\n\n    case (filter_enable[0])\n      1'b0: adc_dec_valid_b_filter = adc_valid_b;\n      default: adc_dec_valid_b_filter = adc_fir_valid_b;\n    endcase\n  end\n\n  always @(posedge adc_clk) begin\n    if (adc_rst == 1'b1) begin\n      decimation_counter <= 32'b0;\n      adc_dec_valid_a_r <= 1'b0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[175, "     case (filter_enable[0])\n"]], "Add": [[175, "    case (filter_enable[0])\n"]]}}