/*
 * Copyright 2018 TQ Systems GmbH
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#include <dt-bindings/net/ti-dp83867.h>
#include <dt-bindings/input/input.h>

/ {
	chosen {
		bootargs = "console=ttyLP1,115200 earlycon=lpuart32,0x5a070000,115200";
		stdout-path = &lpuart1;
	};

	beeper: gpio-beeper {
		compatible = "gpio-beeper";
		gpios = <&expander 0 GPIO_ACTIVE_HIGH>;
		status = "okay";
	};

	gpio-leds {
		compatible = "gpio-leds";
		status = "okay";

		led1 {
			label = "leda";
			gpios = <&expander 1 GPIO_ACTIVE_HIGH>;
			linux,default-trigger = "default-on";
		};

		led2 {
			label = "ledb";
			gpios = <&expander 2 GPIO_ACTIVE_HIGH>;
			linux,default-trigger = "heartbeat";
		};
	};

	gpio-keys {
		compatible = "gpio-keys";
		autorepeat;

		switcha {
			label = "switcha";
			linux,code = <BTN_0>;
			gpios = <&gpio1 13 GPIO_ACTIVE_LOW>;
		};

		switchb {
			label = "switchb";
			linux,code = <BTN_1>;
			gpios = <&gpio1 14 GPIO_ACTIVE_LOW>;
		};
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_usdhc2_vmmc: usdhc2_vmmc {
			compatible = "regulator-fixed";
			regulator-name = "SD1_PWR";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			status = "okay";
		};

		reg_mba8qx_5v: mba8qx_5v {
			compatible = "regulator-fixed";
			regulator-name = "MBA8QX_V5V";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			regulator-always-on;
			status = "okay";
		};

		reg_mba8qx_12v: mba8qx_12v {
			compatible = "regulator-fixed";
			regulator-name = "MBA8QX_12V";
			regulator-min-microvolt = <12000000>;
			regulator-max-microvolt = <12000000>;
			gpio = <&expander 6 GPIO_ACTIVE_HIGH>;
			enable-active-high;
			status = "okay";
		};

		reg_mba8qx_3v3: mba8qx_3v3 {
			compatible = "regulator-fixed";
			regulator-name = "MBA8QX_3V3";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
			status = "okay";
		};

		reg_mba8qx_1v8: mba8qx_1v8 {
			compatible = "regulator-fixed";
			regulator-name = "MBA8QX_1V8";
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;
			regulator-always-on;
			status = "okay";
		};

		reg_pcie_1v5: mba8qx-pcie-1v5 {
			compatible = "regulator-fixed";
			regulator-name = "MBA8QX_PCIE_1V5";
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_reg_pcie_1v5>;
			regulator-min-microvolt = <1500000>;
			regulator-max-microvolt = <1500000>;
			gpio = <&gpio0 30 GPIO_ACTIVE_HIGH>;
			startup-delay-us = <1000>;
			enable-active-high;
			status = "okay";
		};

		reg_pcie_3v3: mba8qx-pcie-3v3 {
			compatible = "regulator-fixed";
			regulator-name = "MBA8QX_PCIE_3V3";
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_reg_pcie_3v3>;
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&gpio0 31 GPIO_ACTIVE_HIGH>;
			startup-delay-us = <1000>;
			enable-active-high;
			status = "okay";
		};
	};

	sound {
		compatible = "fsl,imx-audio-tlv320aic32x4";
		model = "imx8qxp-mba8xx-tlv320aic32";
		ssi-controller = <&sai1>;
		audio-codec = <&codec>;
	};
};

/* CPU device tree mixes up counting from 0 and counting from 1 */
&flexcan1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_can0>;
	xceiver-supply = <&reg_mba8qx_3v3>;
	status = "okay";
};

&flexcan2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_can1>;
	xceiver-supply = <&reg_mba8qx_3v3>;
	status = "okay";
};

&i2c1 {
	codec: tlv320aic32x4@18 {
		compatible = "ti,tlv320aic32x4";
		reg = <0x18>;
		clocks = <&clk IMX8QXP_AUD_MCLKOUT0>;
		clock-names = "mclk";

		power-domains = <&pd_mclk_out0>;
		assigned-clocks = <&clk IMX8QXP_AUD_PLL0_DIV>,
				<&clk IMX8QXP_AUD_ACM_AUD_PLL_CLK0_DIV>,
				<&clk IMX8QXP_AUD_ACM_AUD_REC_CLK0_DIV>,
				<&clk IMX8QXP_AUD_MCLKOUT0>;
		assigned-clock-rates = <786432000>, <49152000>, <12288000>, <12288000>;

		ldoin-supply = <&reg_mba8qx_3v3>;
		iov-supply = <&reg_mba8qx_1v8>;
	};

	/*
	 * NXP SE97BTP with temperature sensor + eeprom
	 * ATTENTION: do not use correct dt compatible since this will conflict
	 * with hwmon sysfs ABI and break device registration
	 */
	sensor1: jc42@1c {
		compatible = "nxp,se97", "jedec,jc-42.4-temp";
		reg = <0x1c>;
		status = "okay";
	};

	eeprom2: 24c02@54 {
		compatible = "atmel,24c02";
		reg = <0x54>;
		pagesize = <16>;
		status = "okay";
	};

	expander: pca9538@70 {
		compatible = "nxp,pca9538";
		reg = <0x70>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_pca9538>;
		gpio-controller;
		#gpio-cells = <2>;
/*
		interrupt-parent = <&gpio3>;
		interrupts = <8 IRQ_TYPE_LEVEL_LOW>;
*/
	};
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	tqma8xx-mba8xx {
		pinctrl_lpuart1: lpuart1grp {
			fsl,pins = <
				SC_P_UART1_RX_ADMA_UART1_RX	0x06000020
				SC_P_UART1_TX_ADMA_UART1_TX	0x06000020
			>;
		};

		pinctrl_gpiobuttons: gpiobuttonsgrp {
			fsl,pins = <
				/* gpio keys */
				SC_P_ADC_IN5_LSIO_GPIO1_IO13			0x00000048
				SC_P_ADC_IN4_LSIO_GPIO1_IO14			0x00000048
			>;
		};

		pinctrl_can0: can0grp {
			fsl,pins = <
				SC_P_UART0_RX_ADMA_FLEXCAN0_RX	0x00000020
				SC_P_UART0_TX_ADMA_FLEXCAN0_TX	0x00000020
			>;
		};

		pinctrl_can1: can1grp {
			fsl,pins = <
				SC_P_UART2_RX_ADMA_FLEXCAN1_RX	0x00000020
				SC_P_UART2_TX_ADMA_FLEXCAN1_TX	0x00000020
			>;
		};

		pinctrl_fec1: fec1grp {
			fsl,pins = <
				SC_P_ENET0_MDC_CONN_ENET0_MDC			0x06000048
				SC_P_ENET0_MDIO_CONN_ENET0_MDIO			0x06000048
				SC_P_ENET0_RGMII_TX_CTL_CONN_ENET0_RGMII_TX_CTL	0x06000048
				SC_P_ENET0_RGMII_TXC_CONN_ENET0_RGMII_TXC	0x06000048
				SC_P_ENET0_RGMII_TXD0_CONN_ENET0_RGMII_TXD0	0x06000048
				SC_P_ENET0_RGMII_TXD1_CONN_ENET0_RGMII_TXD1	0x06000048
				SC_P_ENET0_RGMII_TXD2_CONN_ENET0_RGMII_TXD2	0x06000048
				SC_P_ENET0_RGMII_TXD3_CONN_ENET0_RGMII_TXD3	0x06000048
				SC_P_ENET0_RGMII_RXC_CONN_ENET0_RGMII_RXC	0x06000048
				SC_P_ENET0_RGMII_RX_CTL_CONN_ENET0_RGMII_RX_CTL	0x06000048
				SC_P_ENET0_RGMII_RXD0_CONN_ENET0_RGMII_RXD0	0x06000048
				SC_P_ENET0_RGMII_RXD1_CONN_ENET0_RGMII_RXD1	0x06000048
				SC_P_ENET0_RGMII_RXD2_CONN_ENET0_RGMII_RXD2	0x06000048
				SC_P_ENET0_RGMII_RXD3_CONN_ENET0_RGMII_RXD3	0x06000048

				SC_P_CSI_EN_LSIO_GPIO3_IO02			0x06000048
			>;
		};

		pinctrl_fec2: fec2grp {
			fsl,pins = <
				SC_P_ESAI0_SCKR_CONN_ENET1_RGMII_TX_CTL		0x06000048
				SC_P_ESAI0_FSR_CONN_ENET1_RGMII_TXC		0x06000048
				SC_P_ESAI0_TX4_RX1_CONN_ENET1_RGMII_TXD0	0x06000048
				SC_P_ESAI0_TX5_RX0_CONN_ENET1_RGMII_TXD1	0x06000048
				SC_P_ESAI0_FST_CONN_ENET1_RGMII_TXD2		0x06000048
				SC_P_ESAI0_SCKT_CONN_ENET1_RGMII_TXD3		0x06000048
				SC_P_ESAI0_TX0_CONN_ENET1_RGMII_RXC		0x06000048
				SC_P_SPDIF0_TX_CONN_ENET1_RGMII_RX_CTL		0x06000048
				SC_P_SPDIF0_RX_CONN_ENET1_RGMII_RXD0		0x06000048
				SC_P_ESAI0_TX3_RX2_CONN_ENET1_RGMII_RXD1	0x06000048
				SC_P_ESAI0_TX2_RX3_CONN_ENET1_RGMII_RXD2	0x06000048
				SC_P_ESAI0_TX1_CONN_ENET1_RGMII_RXD3		0x06000048

				SC_P_CSI_RESET_LSIO_GPIO3_IO03			0x06000048
			>;
		};

		pinctrl_hog: mba8xxhoggrp {
			fsl,pins = <
				SC_P_MCLK_OUT0_ADMA_ACM_MCLK_OUT0		0x0600004c
				/* REV. detect */
				SC_P_MIPI_CSI0_I2C0_SCL_LSIO_GPIO3_IO05		0x00000048
				SC_P_MIPI_CSI0_I2C0_SDA_LSIO_GPIO3_IO06		0x00000048
				SC_P_MIPI_CSI0_GPIO0_01_LSIO_GPIO3_IO07		0x00000048
				/* GPIO */
				SC_P_MIPI_DSI0_I2C0_SDA_LSIO_GPIO1_IO26		0x00000048
				SC_P_USDHC1_RESET_B_LSIO_GPIO4_IO19		0x00000048
			>;
		};

		pinctrl_pca9538: pca9538grp {
			fsl,pins = <
				SC_P_MIPI_CSI0_GPIO0_00_LSIO_GPIO3_IO08		0x06000020
			>;
		};

		pinctrl_pcieb: pcieagrp{
			fsl,pins = <
				SC_P_PCIE_CTRL0_PERST_B_LSIO_GPIO4_IO00		0x06000041
				SC_P_PCIE_CTRL0_CLKREQ_B_LSIO_GPIO4_IO01	0x06000041
				SC_P_PCIE_CTRL0_WAKE_B_LSIO_GPIO4_IO02		0x04000041
			>;
		};

		pinctrl_reg_pcie_1v5: regpcie1v5grp {
			fsl,pins = <
				SC_P_SAI1_RXC_LSIO_GPIO0_IO30			0x06000021
			>;
		};

		pinctrl_reg_pcie_3v3: regpcie3v3grp {
			fsl,pins = <
				SC_P_SAI1_RXFS_LSIO_GPIO0_IO31			0x06000021
			>;
		};

		pinctrl_sai1: sai1grp {
			fsl,pins = <
				SC_P_FLEXCAN0_RX_ADMA_SAI1_TXC		0x06000040
				SC_P_FLEXCAN0_TX_ADMA_SAI1_TXFS		0x06000040
				SC_P_FLEXCAN1_RX_ADMA_SAI1_TXD		0x06000040
				SC_P_FLEXCAN1_TX_ADMA_SAI1_RXD		0x06000040
				SC_P_FLEXCAN2_RX_ADMA_SAI1_RXFS		0x06000040
				SC_P_FLEXCAN2_TX_ADMA_SAI1_RXC		0x06000040
			>;
		};

		pinctrl_usbotg1: usbotg1grp {
			fsl,pins = <
				SC_P_USB_SS3_TC0_CONN_USB_OTG1_PWR	0x06000020
				SC_P_USB_SS3_TC2_CONN_USB_OTG1_OC	0x06000020
			>;
		};

		pinctrl_usdhc2_gpio: usdhc2gpiogrp {
			fsl,pins = <
				SC_P_USDHC1_WP_LSIO_GPIO4_IO21		0x06000021
				SC_P_USDHC1_CD_B_LSIO_GPIO4_IO22	0x06000021
			>;
		};

		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				SC_P_USDHC1_CLK_CONN_USDHC1_CLK		0x06000041
				SC_P_USDHC1_CMD_CONN_USDHC1_CMD		0x06000021
				SC_P_USDHC1_DATA0_CONN_USDHC1_DATA0	0x06000021
				SC_P_USDHC1_DATA1_CONN_USDHC1_DATA1	0x06000021
				SC_P_USDHC1_DATA2_CONN_USDHC1_DATA2	0x06000021
				SC_P_USDHC1_DATA3_CONN_USDHC1_DATA3	0x06000021
				SC_P_USDHC1_VSELECT_CONN_USDHC1_VSELECT	0x06000021
			>;
		};

		pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
			fsl,pins = <
				SC_P_USDHC1_CLK_CONN_USDHC1_CLK		0x06000040
				SC_P_USDHC1_CMD_CONN_USDHC1_CMD		0x06000020
				SC_P_USDHC1_DATA0_CONN_USDHC1_DATA0	0x06000020
				SC_P_USDHC1_DATA1_CONN_USDHC1_DATA1	0x06000020
				SC_P_USDHC1_DATA2_CONN_USDHC1_DATA2	0x06000020
				SC_P_USDHC1_DATA3_CONN_USDHC1_DATA3	0x06000020
				SC_P_USDHC1_VSELECT_CONN_USDHC1_VSELECT	0x06000020
			>;
		};

		pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
			fsl,pins = <
				SC_P_USDHC1_CLK_CONN_USDHC1_CLK		0x06000040
				SC_P_USDHC1_CMD_CONN_USDHC1_CMD		0x06000020
				SC_P_USDHC1_DATA0_CONN_USDHC1_DATA0	0x06000020
				SC_P_USDHC1_DATA1_CONN_USDHC1_DATA1	0x06000020
				SC_P_USDHC1_DATA2_CONN_USDHC1_DATA2	0x06000020
				SC_P_USDHC1_DATA3_CONN_USDHC1_DATA3	0x06000020
				SC_P_USDHC1_VSELECT_CONN_USDHC1_VSELECT	0x06000020
			>;
		};
	};
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec1>;
	phy-mode = "rgmii-id";
	phy-handle = <&ethphy0>;
	phy-reset-gpios = <&gpio3 2 GPIO_ACTIVE_LOW>;
	phy-reset-duration = <500>;
	fsl,magic-packet;
	mac-address = [ 00 00 00 00 00 00 ];
	local-mac-address = [ 00 00 00 00 00 00 ];
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@0 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <0>;
			ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_25_NS>;
			ti,tx-internal-delay = <DP83867_RGMIIDCTL_2_25_NS>;
			ti,dp83867-rxctrl-strap-quirk;
			ti,led-cfg1 = <0x0100>; /* LED1: Link, LED2: activity */
			ti,led-cfg2 = <0x1001>; /* active low, LED1/2 driven by phy */
		};

		ethphy3: ethernet-phy@3 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <3>;
			ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_25_NS>;
			ti,tx-internal-delay = <DP83867_RGMIIDCTL_2_25_NS>;
			ti,dp83867-rxctrl-strap-quirk;
			ti,led-cfg1 = <0x0100>; /* LED1: Link, LED2: activity */
			ti,led-cfg2 = <0x1001>; /* active low, LED1/2 driven by phy */
		};
	};
};

&fec2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec2>;
	phy-mode = "rgmii-id";
	phy-handle = <&ethphy3>;
	fsl,magic-packet;
	phy-reset-gpios = <&gpio3 3 GPIO_ACTIVE_LOW>;
	phy-reset-duration = <500>;
	mac-address = [ 00 00 00 00 00 00 ];
	local-mac-address = [ 00 00 00 00 00 00 ];

	status = "okay";
};

&lpuart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpuart1>;
	status = "okay";
};

&pd_dma_lpuart1 {
	debug_console;
};

&pcieb{
	ext_osc = <1>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pcieb>;
/* TODO: optional, currently without functionality */
/*	clkreq-gpio = <&gpio4 1 GPIO_ACTIVE_LOW>; */
	disable-gpio = <&expander 7 GPIO_ACTIVE_LOW>;
	reset-gpio = <&gpio4 0 GPIO_ACTIVE_LOW>;
	epdev_on-supply = <&reg_pcie_3v3>;
	vpcie-supply = <&reg_pcie_1v5>;
	status = "okay";
};

&sai1 {
	assigned-clocks = <&clk IMX8QXP_AUD_PLL0_DIV>,
			<&clk IMX8QXP_AUD_ACM_AUD_PLL_CLK0_DIV>,
			<&clk IMX8QXP_AUD_ACM_AUD_REC_CLK0_DIV>,
			<&clk IMX8QXP_AUD_SAI_1_MCLK>;
	assigned-clock-rates = <786432000>, <49152000>, <12288000>, <49152000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_sai1>;
	status = "okay";
};

&usbotg1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg1>;
	vbus-supply = <&reg_mba8qx_5v>;
	srp-disable;
	hnp-disable;
	adp-disable;
	power-polarity-active-high;
	disable-over-current;
	dr_mode = "host";
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
	pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
	pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
	bus-width = <4>;
	cd-gpios = <&gpio4 22 GPIO_ACTIVE_LOW>;
	wp-gpios = <&gpio4 21 GPIO_ACTIVE_HIGH>;
	vmmc-supply = <&reg_usdhc2_vmmc>;
	status = "okay";
};
