// Seed: 3139299996
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4 = id_2 ? 1 : 1;
endmodule
module module_1 #(
    parameter id_8 = 32'd29,
    parameter id_9 = 32'd13
) (
    input wire id_0,
    input wire id_1,
    input wire id_2,
    input tri0 id_3
);
  integer id_5, id_6;
  wire id_7;
  defparam id_8.id_9 = 1'b0; module_0(
      id_5, id_6, id_5, id_5, id_6, id_6
  );
endmodule
