// Seed: 3750335719
module module_0 (
    input logic id_0,
    output logic id_1,
    input id_2
);
  assign id_1 = id_2;
  type_6(
      id_2, (id_0), id_2
  );
  logic id_3;
endmodule
