#
include
"
jit
/
MacroAssembler
.
h
"
#
include
"
jit
/
x86
-
shared
/
MacroAssembler
-
x86
-
shared
.
h
"
#
include
"
jit
/
MacroAssembler
-
inl
.
h
"
using
namespace
js
;
using
namespace
js
:
:
jit
;
using
mozilla
:
:
DebugOnly
;
using
mozilla
:
:
FloatingPoint
;
using
mozilla
:
:
Maybe
;
using
mozilla
:
:
SpecificNaN
;
void
MacroAssemblerX86Shared
:
:
splatX16
(
Register
input
FloatRegister
output
)
{
ScratchSimd128Scope
scratch
(
asMasm
(
)
)
;
vmovd
(
input
output
)
;
zeroSimd128Int
(
scratch
)
;
vpshufb
(
scratch
output
output
)
;
}
void
MacroAssemblerX86Shared
:
:
splatX8
(
Register
input
FloatRegister
output
)
{
vmovd
(
input
output
)
;
vpshuflw
(
0
output
output
)
;
vpshufd
(
0
output
output
)
;
}
void
MacroAssemblerX86Shared
:
:
splatX4
(
Register
input
FloatRegister
output
)
{
vmovd
(
input
output
)
;
vpshufd
(
0
output
output
)
;
}
void
MacroAssemblerX86Shared
:
:
splatX4
(
FloatRegister
input
FloatRegister
output
)
{
MOZ_ASSERT
(
input
.
isSingle
(
)
&
&
output
.
isSimd128
(
)
)
;
asMasm
(
)
.
moveSimd128Float
(
input
.
asSimd128
(
)
output
)
;
vshufps
(
0
output
output
output
)
;
}
void
MacroAssemblerX86Shared
:
:
splatX2
(
FloatRegister
input
FloatRegister
output
)
{
MOZ_ASSERT
(
input
.
isDouble
(
)
&
&
output
.
isSimd128
(
)
)
;
asMasm
(
)
.
moveSimd128Float
(
input
.
asSimd128
(
)
output
)
;
vshufpd
(
0
output
output
output
)
;
}
void
MacroAssemblerX86Shared
:
:
extractLaneInt32x4
(
FloatRegister
input
Register
output
unsigned
lane
)
{
if
(
lane
=
=
0
)
{
moveLowInt32
(
input
output
)
;
}
else
{
vpextrd
(
lane
input
output
)
;
}
}
void
MacroAssemblerX86Shared
:
:
extractLaneFloat32x4
(
FloatRegister
input
FloatRegister
output
unsigned
lane
)
{
if
(
lane
=
=
0
)
{
if
(
input
!
=
output
)
{
moveFloat32
(
input
output
)
;
}
}
else
if
(
lane
=
=
2
)
{
moveHighPairToLowPairFloat32
(
input
output
)
;
}
else
{
uint32_t
mask
=
MacroAssembler
:
:
ComputeShuffleMask
(
lane
)
;
shuffleFloat32
(
mask
input
output
.
asSimd128
(
)
)
;
}
}
void
MacroAssemblerX86Shared
:
:
extractLaneFloat64x2
(
FloatRegister
input
FloatRegister
output
unsigned
lane
)
{
if
(
lane
=
=
0
)
{
if
(
input
!
=
output
)
{
moveDouble
(
input
output
)
;
}
}
else
{
vpalignr
(
Operand
(
input
)
output
8
)
;
}
}
void
MacroAssemblerX86Shared
:
:
extractLaneInt16x8
(
FloatRegister
input
Register
output
unsigned
lane
SimdSign
sign
)
{
vpextrw
(
lane
input
output
)
;
if
(
sign
=
=
SimdSign
:
:
Signed
)
{
movswl
(
output
output
)
;
}
}
void
MacroAssemblerX86Shared
:
:
extractLaneInt8x16
(
FloatRegister
input
Register
output
unsigned
lane
SimdSign
sign
)
{
vpextrb
(
lane
input
output
)
;
if
(
sign
=
=
SimdSign
:
:
Signed
)
{
movsbl
(
output
output
)
;
}
}
void
MacroAssemblerX86Shared
:
:
replaceLaneFloat32x4
(
FloatRegister
rhs
FloatRegister
lhsDest
unsigned
lane
)
{
MOZ_ASSERT
(
lhsDest
.
isSimd128
(
)
&
&
rhs
.
isSingle
(
)
)
;
if
(
lane
=
=
0
)
{
if
(
rhs
.
asSimd128
(
)
=
=
lhsDest
)
{
}
else
{
vmovss
(
rhs
lhsDest
lhsDest
)
;
}
}
else
{
vinsertps
(
vinsertpsMask
(
0
lane
)
rhs
lhsDest
lhsDest
)
;
}
}
void
MacroAssemblerX86Shared
:
:
replaceLaneFloat64x2
(
FloatRegister
rhs
FloatRegister
lhsDest
unsigned
lane
)
{
MOZ_ASSERT
(
lhsDest
.
isSimd128
(
)
&
&
rhs
.
isDouble
(
)
)
;
if
(
lane
=
=
0
)
{
if
(
rhs
.
asSimd128
(
)
=
=
lhsDest
)
{
}
else
{
vmovsd
(
rhs
lhsDest
lhsDest
)
;
}
}
else
{
vshufpd
(
0
rhs
lhsDest
lhsDest
)
;
}
}
void
MacroAssemblerX86Shared
:
:
blendInt8x16
(
FloatRegister
lhs
FloatRegister
rhs
FloatRegister
output
FloatRegister
temp
const
uint8_t
lanes
[
16
]
)
{
MOZ_ASSERT
(
lhs
=
=
output
)
;
MOZ_ASSERT
(
lhs
=
=
rhs
|
|
!
temp
.
isInvalid
(
)
)
;
int8_t
mask
[
16
]
;
for
(
unsigned
i
=
0
;
i
<
16
;
i
+
+
)
{
mask
[
i
]
=
~
lanes
[
i
]
;
}
ScratchSimd128Scope
scratch
(
asMasm
(
)
)
;
asMasm
(
)
.
loadConstantSimd128Int
(
SimdConstant
:
:
CreateX16
(
mask
)
scratch
)
;
if
(
lhs
=
=
rhs
)
{
asMasm
(
)
.
moveSimd128Int
(
rhs
temp
)
;
rhs
=
temp
;
}
vpand
(
Operand
(
scratch
)
lhs
lhs
)
;
vpandn
(
Operand
(
rhs
)
scratch
scratch
)
;
vpor
(
scratch
lhs
lhs
)
;
}
void
MacroAssemblerX86Shared
:
:
blendInt16x8
(
FloatRegister
lhs
FloatRegister
rhs
FloatRegister
output
const
uint16_t
lanes
[
8
]
)
{
MOZ_ASSERT
(
lhs
=
=
output
)
;
uint32_t
mask
=
0
;
for
(
unsigned
i
=
0
;
i
<
8
;
i
+
+
)
{
if
(
lanes
[
i
]
)
{
mask
|
=
(
1
<
<
i
)
;
}
}
vpblendw
(
mask
rhs
lhs
lhs
)
;
}
void
MacroAssemblerX86Shared
:
:
shuffleInt8x16
(
FloatRegister
lhs
FloatRegister
rhs
FloatRegister
output
const
uint8_t
lanes
[
16
]
)
{
ScratchSimd128Scope
scratch
(
asMasm
(
)
)
;
int8_t
idx
[
16
]
;
for
(
unsigned
i
=
0
;
i
<
16
;
i
+
+
)
{
idx
[
i
]
=
lanes
[
i
]
>
=
16
?
lanes
[
i
]
-
16
:
-
1
;
}
moveSimd128Int
(
rhs
scratch
)
;
asMasm
(
)
.
vpshufbSimd128
(
SimdConstant
:
:
CreateX16
(
idx
)
scratch
)
;
for
(
unsigned
i
=
0
;
i
<
16
;
i
+
+
)
{
idx
[
i
]
=
lanes
[
i
]
<
16
?
lanes
[
i
]
:
-
1
;
}
moveSimd128Int
(
lhs
output
)
;
asMasm
(
)
.
vpshufbSimd128
(
SimdConstant
:
:
CreateX16
(
idx
)
output
)
;
vpor
(
scratch
output
output
)
;
}
static
inline
FloatRegister
ToSimdFloatRegister
(
const
Operand
&
op
)
{
return
FloatRegister
(
op
.
fpu
(
)
FloatRegister
:
:
Codes
:
:
ContentType
:
:
Simd128
)
;
}
void
MacroAssemblerX86Shared
:
:
compareInt8x16
(
FloatRegister
lhs
Operand
rhs
Assembler
:
:
Condition
cond
FloatRegister
output
)
{
static
const
SimdConstant
allOnes
=
SimdConstant
:
:
SplatX16
(
-
1
)
;
ScratchSimd128Scope
scratch
(
asMasm
(
)
)
;
switch
(
cond
)
{
case
Assembler
:
:
Condition
:
:
GreaterThan
:
vpcmpgtb
(
rhs
lhs
output
)
;
break
;
case
Assembler
:
:
Condition
:
:
Equal
:
vpcmpeqb
(
rhs
lhs
output
)
;
break
;
case
Assembler
:
:
Condition
:
:
LessThan
:
if
(
rhs
.
kind
(
)
=
=
Operand
:
:
FPREG
)
{
moveSimd128Int
(
ToSimdFloatRegister
(
rhs
)
scratch
)
;
}
else
{
loadAlignedSimd128Int
(
rhs
scratch
)
;
}
vpcmpgtb
(
Operand
(
lhs
)
scratch
scratch
)
;
moveSimd128Int
(
scratch
output
)
;
break
;
case
Assembler
:
:
Condition
:
:
NotEqual
:
vpcmpeqb
(
rhs
lhs
output
)
;
asMasm
(
)
.
bitwiseXorSimd128
(
allOnes
output
)
;
break
;
case
Assembler
:
:
Condition
:
:
GreaterThanOrEqual
:
if
(
rhs
.
kind
(
)
=
=
Operand
:
:
FPREG
)
{
moveSimd128Int
(
ToSimdFloatRegister
(
rhs
)
scratch
)
;
}
else
{
loadAlignedSimd128Int
(
rhs
scratch
)
;
}
vpcmpgtb
(
Operand
(
lhs
)
scratch
scratch
)
;
asMasm
(
)
.
loadConstantSimd128Int
(
allOnes
output
)
;
bitwiseXorSimdInt
(
output
Operand
(
scratch
)
output
)
;
break
;
case
Assembler
:
:
Condition
:
:
LessThanOrEqual
:
vpcmpgtb
(
rhs
lhs
output
)
;
asMasm
(
)
.
bitwiseXorSimd128
(
allOnes
output
)
;
break
;
default
:
MOZ_CRASH
(
"
unexpected
condition
op
"
)
;
}
}
void
MacroAssemblerX86Shared
:
:
unsignedCompareInt8x16
(
FloatRegister
lhs
Operand
rhs
Assembler
:
:
Condition
cond
FloatRegister
output
FloatRegister
tmp1
FloatRegister
tmp2
)
{
MOZ_ASSERT
(
lhs
=
=
output
)
;
MOZ_ASSERT
(
lhs
!
=
tmp1
&
&
lhs
!
=
tmp2
)
;
MOZ_ASSERT_IF
(
rhs
.
kind
(
)
=
=
Operand
:
:
FPREG
ToSimdFloatRegister
(
rhs
)
!
=
lhs
&
&
ToSimdFloatRegister
(
rhs
)
!
=
tmp1
&
&
ToSimdFloatRegister
(
rhs
)
!
=
tmp2
)
;
bool
complement
=
false
;
switch
(
cond
)
{
case
Assembler
:
:
Above
:
case
Assembler
:
:
BelowOrEqual
:
complement
=
cond
=
=
Assembler
:
:
BelowOrEqual
;
vpmovzxbw
(
Operand
(
lhs
)
tmp1
)
;
vpmovzxbw
(
rhs
tmp2
)
;
vpcmpgtw
(
Operand
(
tmp2
)
tmp1
tmp1
)
;
vpalignr
(
rhs
tmp2
8
)
;
vpmovzxbw
(
Operand
(
tmp2
)
tmp2
)
;
vpalignr
(
Operand
(
lhs
)
output
8
)
;
vpmovzxbw
(
Operand
(
output
)
output
)
;
vpcmpgtw
(
Operand
(
tmp2
)
output
output
)
;
break
;
case
Assembler
:
:
Below
:
case
Assembler
:
:
AboveOrEqual
:
complement
=
cond
=
=
Assembler
:
:
AboveOrEqual
;
vpmovzxbw
(
Operand
(
lhs
)
tmp2
)
;
vpmovzxbw
(
rhs
tmp1
)
;
vpcmpgtw
(
Operand
(
tmp2
)
tmp1
tmp1
)
;
vpalignr
(
Operand
(
lhs
)
tmp2
8
)
;
vpmovzxbw
(
Operand
(
tmp2
)
tmp2
)
;
vpalignr
(
rhs
output
8
)
;
vpmovzxbw
(
Operand
(
output
)
output
)
;
vpcmpgtw
(
Operand
(
tmp2
)
output
output
)
;
break
;
default
:
MOZ_CRASH
(
"
Unsupported
condition
code
"
)
;
}
vpsrlw
(
Imm32
(
8
)
tmp1
tmp1
)
;
vpackuswb
(
Operand
(
tmp1
)
tmp1
tmp1
)
;
vpsrlw
(
Imm32
(
8
)
output
output
)
;
vpackuswb
(
Operand
(
output
)
output
output
)
;
vpalignr
(
Operand
(
tmp1
)
output
8
)
;
if
(
complement
)
{
vpcmpeqd
(
Operand
(
tmp1
)
tmp1
tmp1
)
;
vpxor
(
Operand
(
tmp1
)
output
output
)
;
}
}
void
MacroAssemblerX86Shared
:
:
compareInt16x8
(
FloatRegister
lhs
Operand
rhs
Assembler
:
:
Condition
cond
FloatRegister
output
)
{
static
const
SimdConstant
allOnes
=
SimdConstant
:
:
SplatX8
(
-
1
)
;
ScratchSimd128Scope
scratch
(
asMasm
(
)
)
;
switch
(
cond
)
{
case
Assembler
:
:
Condition
:
:
GreaterThan
:
vpcmpgtw
(
rhs
lhs
output
)
;
break
;
case
Assembler
:
:
Condition
:
:
Equal
:
vpcmpeqw
(
rhs
lhs
output
)
;
break
;
case
Assembler
:
:
Condition
:
:
LessThan
:
if
(
rhs
.
kind
(
)
=
=
Operand
:
:
FPREG
)
{
moveSimd128Int
(
ToSimdFloatRegister
(
rhs
)
scratch
)
;
}
else
{
loadAlignedSimd128Int
(
rhs
scratch
)
;
}
vpcmpgtw
(
Operand
(
lhs
)
scratch
scratch
)
;
moveSimd128Int
(
scratch
output
)
;
break
;
case
Assembler
:
:
Condition
:
:
NotEqual
:
vpcmpeqw
(
rhs
lhs
output
)
;
asMasm
(
)
.
bitwiseXorSimd128
(
allOnes
output
)
;
break
;
case
Assembler
:
:
Condition
:
:
GreaterThanOrEqual
:
if
(
rhs
.
kind
(
)
=
=
Operand
:
:
FPREG
)
{
moveSimd128Int
(
ToSimdFloatRegister
(
rhs
)
scratch
)
;
}
else
{
loadAlignedSimd128Int
(
rhs
scratch
)
;
}
vpcmpgtw
(
Operand
(
lhs
)
scratch
scratch
)
;
asMasm
(
)
.
loadConstantSimd128Int
(
allOnes
output
)
;
bitwiseXorSimdInt
(
output
Operand
(
scratch
)
output
)
;
break
;
case
Assembler
:
:
Condition
:
:
LessThanOrEqual
:
vpcmpgtw
(
rhs
lhs
output
)
;
asMasm
(
)
.
bitwiseXorSimd128
(
allOnes
output
)
;
break
;
default
:
MOZ_CRASH
(
"
unexpected
condition
op
"
)
;
}
}
void
MacroAssemblerX86Shared
:
:
unsignedCompareInt16x8
(
FloatRegister
lhs
Operand
rhs
Assembler
:
:
Condition
cond
FloatRegister
output
FloatRegister
tmp1
FloatRegister
tmp2
)
{
MOZ_ASSERT
(
lhs
=
=
output
)
;
bool
complement
=
false
;
switch
(
cond
)
{
case
Assembler
:
:
Above
:
case
Assembler
:
:
BelowOrEqual
:
complement
=
cond
=
=
Assembler
:
:
BelowOrEqual
;
vpmovzxwd
(
Operand
(
lhs
)
tmp1
)
;
vpmovzxwd
(
rhs
tmp2
)
;
vpcmpgtd
(
Operand
(
tmp2
)
tmp1
tmp1
)
;
vpalignr
(
rhs
tmp2
8
)
;
vpmovzxwd
(
Operand
(
tmp2
)
tmp2
)
;
vpalignr
(
Operand
(
lhs
)
output
8
)
;
vpmovzxwd
(
Operand
(
output
)
output
)
;
vpcmpgtd
(
Operand
(
tmp2
)
output
output
)
;
break
;
case
Assembler
:
:
Below
:
case
Assembler
:
:
AboveOrEqual
:
complement
=
cond
=
=
Assembler
:
:
AboveOrEqual
;
vpmovzxwd
(
Operand
(
lhs
)
tmp2
)
;
vpmovzxwd
(
rhs
tmp1
)
;
vpcmpgtd
(
Operand
(
tmp2
)
tmp1
tmp1
)
;
vpalignr
(
Operand
(
lhs
)
tmp2
8
)
;
vpmovzxwd
(
Operand
(
tmp2
)
tmp2
)
;
vpalignr
(
rhs
output
8
)
;
vpmovzxwd
(
Operand
(
output
)
output
)
;
vpcmpgtd
(
Operand
(
tmp2
)
output
output
)
;
break
;
default
:
MOZ_CRASH
(
)
;
}
vpsrld
(
Imm32
(
16
)
tmp1
tmp1
)
;
vpackusdw
(
Operand
(
tmp1
)
tmp1
tmp1
)
;
vpsrld
(
Imm32
(
16
)
output
output
)
;
vpackusdw
(
Operand
(
output
)
output
output
)
;
vpalignr
(
Operand
(
tmp1
)
output
8
)
;
if
(
complement
)
{
vpcmpeqd
(
Operand
(
tmp1
)
tmp1
tmp1
)
;
vpxor
(
Operand
(
tmp1
)
output
output
)
;
}
}
void
MacroAssemblerX86Shared
:
:
compareInt32x4
(
FloatRegister
lhs
Operand
rhs
Assembler
:
:
Condition
cond
FloatRegister
output
)
{
static
const
SimdConstant
allOnes
=
SimdConstant
:
:
SplatX4
(
-
1
)
;
ScratchSimd128Scope
scratch
(
asMasm
(
)
)
;
switch
(
cond
)
{
case
Assembler
:
:
Condition
:
:
GreaterThan
:
vpcmpgtd
(
rhs
lhs
lhs
)
;
break
;
case
Assembler
:
:
Condition
:
:
Equal
:
vpcmpeqd
(
rhs
lhs
lhs
)
;
break
;
case
Assembler
:
:
Condition
:
:
LessThan
:
if
(
rhs
.
kind
(
)
=
=
Operand
:
:
FPREG
)
{
moveSimd128Int
(
ToSimdFloatRegister
(
rhs
)
scratch
)
;
}
else
{
loadAlignedSimd128Int
(
rhs
scratch
)
;
}
vpcmpgtd
(
Operand
(
lhs
)
scratch
scratch
)
;
moveSimd128Int
(
scratch
lhs
)
;
break
;
case
Assembler
:
:
Condition
:
:
NotEqual
:
vpcmpeqd
(
rhs
lhs
lhs
)
;
asMasm
(
)
.
bitwiseXorSimd128
(
allOnes
lhs
)
;
break
;
case
Assembler
:
:
Condition
:
:
GreaterThanOrEqual
:
if
(
rhs
.
kind
(
)
=
=
Operand
:
:
FPREG
)
{
moveSimd128Int
(
ToSimdFloatRegister
(
rhs
)
scratch
)
;
}
else
{
loadAlignedSimd128Int
(
rhs
scratch
)
;
}
vpcmpgtd
(
Operand
(
lhs
)
scratch
scratch
)
;
asMasm
(
)
.
loadConstantSimd128Int
(
allOnes
lhs
)
;
bitwiseXorSimdInt
(
lhs
Operand
(
scratch
)
lhs
)
;
break
;
case
Assembler
:
:
Condition
:
:
LessThanOrEqual
:
vpcmpgtd
(
rhs
lhs
lhs
)
;
asMasm
(
)
.
bitwiseXorSimd128
(
allOnes
lhs
)
;
break
;
default
:
MOZ_CRASH
(
"
unexpected
condition
op
"
)
;
}
}
void
MacroAssemblerX86Shared
:
:
unsignedCompareInt32x4
(
FloatRegister
lhs
Operand
rhs
Assembler
:
:
Condition
cond
FloatRegister
output
FloatRegister
tmp1
FloatRegister
tmp2
)
{
MOZ_ASSERT
(
lhs
=
=
output
)
;
bool
complement
=
false
;
switch
(
cond
)
{
case
Assembler
:
:
Below
:
case
Assembler
:
:
AboveOrEqual
:
complement
=
cond
=
=
Assembler
:
:
AboveOrEqual
;
vpmovzxdq
(
Operand
(
lhs
)
tmp1
)
;
vpmovzxdq
(
rhs
tmp2
)
;
vpsubq
(
Operand
(
tmp2
)
tmp1
tmp1
)
;
vpsrlq
(
Imm32
(
32
)
tmp1
tmp1
)
;
vpshufd
(
MacroAssembler
:
:
ComputeShuffleMask
(
0
2
3
3
)
tmp1
tmp1
)
;
vpalignr
(
rhs
tmp2
8
)
;
vpmovzxdq
(
Operand
(
tmp2
)
tmp2
)
;
vpalignr
(
Operand
(
lhs
)
output
8
)
;
vpmovzxdq
(
Operand
(
output
)
output
)
;
vpsubq
(
Operand
(
tmp2
)
output
output
)
;
vpsrlq
(
Imm32
(
32
)
output
output
)
;
vpshufd
(
MacroAssembler
:
:
ComputeShuffleMask
(
3
3
0
2
)
output
output
)
;
vpor
(
Operand
(
tmp1
)
output
output
)
;
break
;
case
Assembler
:
:
Above
:
case
Assembler
:
:
BelowOrEqual
:
complement
=
cond
=
=
Assembler
:
:
BelowOrEqual
;
vpmovzxdq
(
Operand
(
lhs
)
tmp2
)
;
vpmovzxdq
(
rhs
tmp1
)
;
vpsubq
(
Operand
(
tmp2
)
tmp1
tmp1
)
;
vpsrlq
(
Imm32
(
32
)
tmp1
tmp1
)
;
vpshufd
(
MacroAssembler
:
:
ComputeShuffleMask
(
0
2
3
3
)
tmp1
tmp1
)
;
vpalignr
(
Operand
(
lhs
)
tmp2
8
)
;
vpmovzxdq
(
Operand
(
tmp2
)
tmp2
)
;
vpalignr
(
rhs
output
8
)
;
vpmovzxdq
(
Operand
(
output
)
output
)
;
vpsubq
(
Operand
(
tmp2
)
output
output
)
;
vpsrlq
(
Imm32
(
32
)
output
output
)
;
vpshufd
(
MacroAssembler
:
:
ComputeShuffleMask
(
3
3
0
2
)
output
output
)
;
vpor
(
Operand
(
tmp1
)
output
output
)
;
break
;
default
:
MOZ_CRASH
(
)
;
}
if
(
complement
)
{
vpcmpeqd
(
Operand
(
tmp1
)
tmp1
tmp1
)
;
vpxor
(
Operand
(
tmp1
)
output
output
)
;
}
}
void
MacroAssemblerX86Shared
:
:
compareFloat32x4
(
FloatRegister
lhs
Operand
rhs
Assembler
:
:
Condition
cond
FloatRegister
output
)
{
if
(
HasAVX
(
)
)
{
MOZ_CRASH
(
"
Can
do
better
here
with
three
-
address
compares
"
)
;
}
ScratchSimd128Scope
scratch
(
asMasm
(
)
)
;
if
(
!
lhs
.
aliases
(
output
)
)
{
if
(
rhs
.
kind
(
)
=
=
Operand
:
:
FPREG
&
&
output
.
aliases
(
FloatRegister
:
:
FromCode
(
rhs
.
fpu
(
)
)
)
)
{
vmovaps
(
rhs
scratch
)
;
rhs
=
Operand
(
scratch
)
;
}
vmovaps
(
lhs
output
)
;
}
switch
(
cond
)
{
case
Assembler
:
:
Condition
:
:
Equal
:
vcmpeqps
(
rhs
output
)
;
break
;
case
Assembler
:
:
Condition
:
:
LessThan
:
vcmpltps
(
rhs
output
)
;
break
;
case
Assembler
:
:
Condition
:
:
LessThanOrEqual
:
vcmpleps
(
rhs
output
)
;
break
;
case
Assembler
:
:
Condition
:
:
NotEqual
:
vcmpneqps
(
rhs
output
)
;
break
;
case
Assembler
:
:
Condition
:
:
GreaterThanOrEqual
:
case
Assembler
:
:
Condition
:
:
GreaterThan
:
MOZ_CRASH
(
"
should
have
reversed
this
"
)
;
default
:
MOZ_CRASH
(
"
unexpected
condition
op
"
)
;
}
}
void
MacroAssemblerX86Shared
:
:
compareFloat64x2
(
FloatRegister
lhs
Operand
rhs
Assembler
:
:
Condition
cond
FloatRegister
output
)
{
if
(
HasAVX
(
)
)
{
MOZ_CRASH
(
"
Can
do
better
here
with
three
-
address
compares
"
)
;
}
ScratchSimd128Scope
scratch
(
asMasm
(
)
)
;
if
(
!
lhs
.
aliases
(
output
)
)
{
if
(
rhs
.
kind
(
)
=
=
Operand
:
:
FPREG
&
&
output
.
aliases
(
FloatRegister
:
:
FromCode
(
rhs
.
fpu
(
)
)
)
)
{
vmovapd
(
rhs
scratch
)
;
rhs
=
Operand
(
scratch
)
;
}
vmovapd
(
lhs
output
)
;
}
switch
(
cond
)
{
case
Assembler
:
:
Condition
:
:
Equal
:
vcmpeqpd
(
rhs
output
)
;
break
;
case
Assembler
:
:
Condition
:
:
LessThan
:
vcmpltpd
(
rhs
output
)
;
break
;
case
Assembler
:
:
Condition
:
:
LessThanOrEqual
:
vcmplepd
(
rhs
output
)
;
break
;
case
Assembler
:
:
Condition
:
:
NotEqual
:
vcmpneqpd
(
rhs
output
)
;
break
;
case
Assembler
:
:
Condition
:
:
GreaterThanOrEqual
:
case
Assembler
:
:
Condition
:
:
GreaterThan
:
MOZ_CRASH
(
"
should
have
reversed
this
"
)
;
default
:
MOZ_CRASH
(
"
unexpected
condition
op
"
)
;
}
}
void
MacroAssemblerX86Shared
:
:
minMaxFloat32x4
(
bool
isMin
FloatRegister
lhs_
Operand
rhs
FloatRegister
temp1
FloatRegister
temp2
FloatRegister
output
)
{
ScratchSimd128Scope
scratch
(
asMasm
(
)
)
;
Label
l
;
SimdConstant
quietBits
(
SimdConstant
:
:
SplatX4
(
int32_t
(
0x00400000
)
)
)
;
FloatRegister
lhs
=
reusedInputSimd128Float
(
lhs_
scratch
)
;
if
(
isMin
)
{
vmovaps
(
lhs
output
)
;
vminps
(
rhs
output
output
)
;
vmovaps
(
rhs
temp1
)
;
vminps
(
Operand
(
lhs
)
temp1
temp1
)
;
vorps
(
temp1
output
output
)
;
}
else
{
vmovaps
(
lhs
output
)
;
vmaxps
(
rhs
output
output
)
;
vmovaps
(
rhs
temp1
)
;
vmaxps
(
Operand
(
lhs
)
temp1
temp1
)
;
vandps
(
temp1
output
output
)
;
}
vmovaps
(
lhs
temp1
)
;
vcmpunordps
(
rhs
temp1
)
;
vptest
(
temp1
temp1
)
;
j
(
Assembler
:
:
Equal
&
l
)
;
vmovaps
(
temp1
temp2
)
;
vpandn
(
output
temp2
temp2
)
;
asMasm
(
)
.
bitwiseAndSimd128
(
quietBits
temp1
)
;
vorps
(
temp1
temp2
temp2
)
;
vmovaps
(
lhs
temp1
)
;
vcmpunordps
(
Operand
(
temp1
)
temp1
)
;
vmovaps
(
temp1
output
)
;
vandps
(
lhs
temp1
temp1
)
;
vorps
(
temp1
temp2
temp2
)
;
vmovaps
(
rhs
temp1
)
;
vcmpunordps
(
Operand
(
temp1
)
temp1
)
;
vpandn
(
temp1
output
output
)
;
vandps
(
rhs
output
output
)
;
vorps
(
temp2
output
output
)
;
bind
(
&
l
)
;
}
void
MacroAssemblerX86Shared
:
:
minMaxFloat64x2
(
bool
isMin
FloatRegister
lhs_
Operand
rhs
FloatRegister
temp1
FloatRegister
temp2
FloatRegister
output
)
{
ScratchSimd128Scope
scratch
(
asMasm
(
)
)
;
Label
l
;
SimdConstant
quietBits
(
SimdConstant
:
:
SplatX2
(
int64_t
(
0x0008000000000000ull
)
)
)
;
FloatRegister
lhs
=
reusedInputSimd128Float
(
lhs_
scratch
)
;
if
(
isMin
)
{
vmovapd
(
lhs
output
)
;
vminpd
(
rhs
output
output
)
;
vmovapd
(
rhs
temp1
)
;
vminpd
(
Operand
(
lhs
)
temp1
temp1
)
;
vorpd
(
temp1
output
output
)
;
}
else
{
vmovapd
(
lhs
output
)
;
vmaxpd
(
rhs
output
output
)
;
vmovapd
(
rhs
temp1
)
;
vmaxpd
(
Operand
(
lhs
)
temp1
temp1
)
;
vandpd
(
temp1
output
output
)
;
}
vmovapd
(
lhs
temp1
)
;
vcmpunordpd
(
rhs
temp1
)
;
vptest
(
temp1
temp1
)
;
j
(
Assembler
:
:
Equal
&
l
)
;
vmovapd
(
temp1
temp2
)
;
vpandn
(
output
temp2
temp2
)
;
asMasm
(
)
.
bitwiseAndSimd128
(
quietBits
temp1
)
;
vorpd
(
temp1
temp2
temp2
)
;
vmovapd
(
lhs
temp1
)
;
vcmpunordpd
(
Operand
(
temp1
)
temp1
)
;
vmovapd
(
temp1
output
)
;
vandpd
(
lhs
temp1
temp1
)
;
vorpd
(
temp1
temp2
temp2
)
;
vmovapd
(
rhs
temp1
)
;
vcmpunordpd
(
Operand
(
temp1
)
temp1
)
;
vpandn
(
temp1
output
output
)
;
vandpd
(
rhs
output
output
)
;
vorpd
(
temp2
output
output
)
;
bind
(
&
l
)
;
}
void
MacroAssemblerX86Shared
:
:
minFloat32x4
(
FloatRegister
lhs
Operand
rhs
FloatRegister
temp1
FloatRegister
temp2
FloatRegister
output
)
{
minMaxFloat32x4
(
true
lhs
rhs
temp1
temp2
output
)
;
}
void
MacroAssemblerX86Shared
:
:
maxFloat32x4
(
FloatRegister
lhs
Operand
rhs
FloatRegister
temp1
FloatRegister
temp2
FloatRegister
output
)
{
minMaxFloat32x4
(
false
lhs
rhs
temp1
temp2
output
)
;
}
void
MacroAssemblerX86Shared
:
:
minFloat64x2
(
FloatRegister
lhs
Operand
rhs
FloatRegister
temp1
FloatRegister
temp2
FloatRegister
output
)
{
minMaxFloat64x2
(
true
lhs
rhs
temp1
temp2
output
)
;
}
void
MacroAssemblerX86Shared
:
:
maxFloat64x2
(
FloatRegister
lhs
Operand
rhs
FloatRegister
temp1
FloatRegister
temp2
FloatRegister
output
)
{
minMaxFloat64x2
(
false
lhs
rhs
temp1
temp2
output
)
;
}
static
inline
void
MaskSimdShiftCount
(
MacroAssembler
&
masm
unsigned
shiftmask
Register
count
Register
temp
FloatRegister
dest
)
{
masm
.
mov
(
count
temp
)
;
masm
.
andl
(
Imm32
(
shiftmask
)
temp
)
;
masm
.
vmovd
(
temp
dest
)
;
}
void
MacroAssemblerX86Shared
:
:
packedShiftByScalarInt8x16
(
FloatRegister
in
Register
count
Register
temp
FloatRegister
xtmp
FloatRegister
dest
void
(
MacroAssemblerX86Shared
:
:
*
shift
)
(
FloatRegister
FloatRegister
FloatRegister
)
void
(
MacroAssemblerX86Shared
:
:
*
extend
)
(
const
Operand
&
FloatRegister
)
)
{
ScratchSimd128Scope
scratch
(
asMasm
(
)
)
;
MaskSimdShiftCount
(
asMasm
(
)
7
count
temp
scratch
)
;
vpalignr
(
Operand
(
in
)
xtmp
8
)
;
(
this
-
>
*
extend
)
(
Operand
(
xtmp
)
xtmp
)
;
(
this
-
>
*
shift
)
(
scratch
xtmp
xtmp
)
;
(
this
-
>
*
extend
)
(
Operand
(
dest
)
dest
)
;
(
this
-
>
*
shift
)
(
scratch
dest
dest
)
;
asMasm
(
)
.
loadConstantSimd128Int
(
SimdConstant
:
:
SplatX4
(
int32_t
(
0x00FF00FF
)
)
scratch
)
;
vpand
(
Operand
(
scratch
)
xtmp
xtmp
)
;
vpand
(
Operand
(
scratch
)
dest
dest
)
;
vpackuswb
(
Operand
(
xtmp
)
dest
dest
)
;
}
void
MacroAssemblerX86Shared
:
:
packedLeftShiftByScalarInt8x16
(
FloatRegister
in
Register
count
Register
temp
FloatRegister
xtmp
FloatRegister
dest
)
{
packedShiftByScalarInt8x16
(
in
count
temp
xtmp
dest
&
MacroAssemblerX86Shared
:
:
vpsllw
&
MacroAssemblerX86Shared
:
:
vpmovzxbw
)
;
}
void
MacroAssemblerX86Shared
:
:
packedLeftShiftByScalarInt8x16
(
Imm32
count
FloatRegister
src
FloatRegister
dest
)
{
MOZ_ASSERT
(
count
.
value
<
=
7
)
;
asMasm
(
)
.
moveSimd128
(
src
dest
)
;
if
(
count
.
value
<
=
3
)
{
for
(
int32_t
shift
=
count
.
value
;
shift
>
0
;
-
-
shift
)
{
asMasm
(
)
.
addInt8x16
(
dest
dest
)
;
}
}
else
{
asMasm
(
)
.
bitwiseAndSimd128
(
SimdConstant
:
:
SplatX16
(
0xFF
>
>
count
.
value
)
dest
)
;
vpsllw
(
count
dest
dest
)
;
}
}
void
MacroAssemblerX86Shared
:
:
packedRightShiftByScalarInt8x16
(
FloatRegister
in
Register
count
Register
temp
FloatRegister
xtmp
FloatRegister
dest
)
{
packedShiftByScalarInt8x16
(
in
count
temp
xtmp
dest
&
MacroAssemblerX86Shared
:
:
vpsraw
&
MacroAssemblerX86Shared
:
:
vpmovsxbw
)
;
}
void
MacroAssemblerX86Shared
:
:
packedRightShiftByScalarInt8x16
(
Imm32
count
FloatRegister
src
FloatRegister
temp
FloatRegister
dest
)
{
MOZ_ASSERT
(
count
.
value
<
=
7
)
;
ScratchSimd128Scope
scratch
(
asMasm
(
)
)
;
asMasm
(
)
.
moveSimd128
(
src
scratch
)
;
vpslldq
(
Imm32
(
1
)
scratch
scratch
)
;
vpsraw
(
Imm32
(
count
.
value
+
8
)
scratch
scratch
)
;
asMasm
(
)
.
moveSimd128
(
src
dest
)
;
vpsraw
(
count
dest
dest
)
;
asMasm
(
)
.
loadConstantSimd128Int
(
SimdConstant
:
:
SplatX8
(
0xFF00
)
temp
)
;
bitwiseAndSimdInt
(
dest
Operand
(
temp
)
dest
)
;
bitwiseAndNotSimdInt
(
temp
Operand
(
scratch
)
temp
)
;
bitwiseOrSimdInt
(
dest
Operand
(
temp
)
dest
)
;
}
void
MacroAssemblerX86Shared
:
:
packedUnsignedRightShiftByScalarInt8x16
(
FloatRegister
in
Register
count
Register
temp
FloatRegister
xtmp
FloatRegister
dest
)
{
packedShiftByScalarInt8x16
(
in
count
temp
xtmp
dest
&
MacroAssemblerX86Shared
:
:
vpsrlw
&
MacroAssemblerX86Shared
:
:
vpmovzxbw
)
;
}
void
MacroAssemblerX86Shared
:
:
packedUnsignedRightShiftByScalarInt8x16
(
Imm32
count
FloatRegister
src
FloatRegister
dest
)
{
MOZ_ASSERT
(
count
.
value
<
=
7
)
;
asMasm
(
)
.
moveSimd128
(
src
dest
)
;
asMasm
(
)
.
bitwiseAndSimd128
(
SimdConstant
:
:
SplatX16
(
(
0xFF
<
<
count
.
value
)
&
0xFF
)
dest
)
;
vpsrlw
(
count
dest
dest
)
;
}
void
MacroAssemblerX86Shared
:
:
packedLeftShiftByScalarInt16x8
(
FloatRegister
in
Register
count
Register
temp
FloatRegister
dest
)
{
ScratchSimd128Scope
scratch
(
asMasm
(
)
)
;
MaskSimdShiftCount
(
asMasm
(
)
15
count
temp
scratch
)
;
vpsllw
(
scratch
in
dest
)
;
}
void
MacroAssemblerX86Shared
:
:
packedRightShiftByScalarInt16x8
(
FloatRegister
in
Register
count
Register
temp
FloatRegister
dest
)
{
ScratchSimd128Scope
scratch
(
asMasm
(
)
)
;
MaskSimdShiftCount
(
asMasm
(
)
15
count
temp
scratch
)
;
vpsraw
(
scratch
in
dest
)
;
}
void
MacroAssemblerX86Shared
:
:
packedUnsignedRightShiftByScalarInt16x8
(
FloatRegister
in
Register
count
Register
temp
FloatRegister
dest
)
{
ScratchSimd128Scope
scratch
(
asMasm
(
)
)
;
MaskSimdShiftCount
(
asMasm
(
)
15
count
temp
scratch
)
;
vpsrlw
(
scratch
in
dest
)
;
}
void
MacroAssemblerX86Shared
:
:
packedLeftShiftByScalarInt32x4
(
FloatRegister
in
Register
count
Register
temp
FloatRegister
dest
)
{
ScratchSimd128Scope
scratch
(
asMasm
(
)
)
;
MaskSimdShiftCount
(
asMasm
(
)
31
count
temp
scratch
)
;
vpslld
(
scratch
in
dest
)
;
}
void
MacroAssemblerX86Shared
:
:
packedRightShiftByScalarInt32x4
(
FloatRegister
in
Register
count
Register
temp
FloatRegister
dest
)
{
ScratchSimd128Scope
scratch
(
asMasm
(
)
)
;
MaskSimdShiftCount
(
asMasm
(
)
31
count
temp
scratch
)
;
vpsrad
(
scratch
in
dest
)
;
}
void
MacroAssemblerX86Shared
:
:
packedUnsignedRightShiftByScalarInt32x4
(
FloatRegister
in
Register
count
Register
temp
FloatRegister
dest
)
{
ScratchSimd128Scope
scratch
(
asMasm
(
)
)
;
MaskSimdShiftCount
(
asMasm
(
)
31
count
temp
scratch
)
;
vpsrld
(
scratch
in
dest
)
;
}
void
MacroAssemblerX86Shared
:
:
packedLeftShiftByScalarInt64x2
(
FloatRegister
in
Register
count
Register
temp
FloatRegister
dest
)
{
ScratchSimd128Scope
scratch
(
asMasm
(
)
)
;
MaskSimdShiftCount
(
asMasm
(
)
63
count
temp
scratch
)
;
vpsllq
(
scratch
in
dest
)
;
}
void
MacroAssemblerX86Shared
:
:
packedRightShiftByScalarInt64x2
(
FloatRegister
in
Register
count
Register
temp1
FloatRegister
temp2
FloatRegister
dest
)
{
ScratchSimd128Scope
scratch
(
asMasm
(
)
)
;
movl
(
count
temp1
)
;
andl
(
Imm32
(
63
)
temp1
)
;
vmovd
(
temp1
scratch
)
;
vpxor
(
Operand
(
temp2
)
temp2
temp2
)
;
vpcmpgtq
(
Operand
(
in
)
temp2
temp2
)
;
vpsrlq
(
scratch
in
dest
)
;
negl
(
temp1
)
;
addl
(
Imm32
(
63
)
temp1
)
;
vmovd
(
temp1
scratch
)
;
vpsllq
(
scratch
temp2
temp2
)
;
vpor
(
Operand
(
temp2
)
dest
dest
)
;
}
void
MacroAssemblerX86Shared
:
:
packedUnsignedRightShiftByScalarInt64x2
(
FloatRegister
in
Register
count
Register
temp
FloatRegister
dest
)
{
ScratchSimd128Scope
scratch
(
asMasm
(
)
)
;
MaskSimdShiftCount
(
asMasm
(
)
63
count
temp
scratch
)
;
vpsrlq
(
scratch
in
dest
)
;
}
void
MacroAssemblerX86Shared
:
:
packedRightShiftByScalarInt64x2
(
Imm32
count
FloatRegister
src
FloatRegister
dest
)
{
MOZ_ASSERT
(
count
.
value
<
32
)
;
#
ifdef
ENABLE_WASM_SIMD
MOZ_ASSERT
(
!
MacroAssembler
:
:
MustScalarizeShiftSimd128
(
wasm
:
:
SimdOp
:
:
I64x2ShrS
count
)
)
;
#
endif
ScratchSimd128Scope
scratch
(
asMasm
(
)
)
;
asMasm
(
)
.
moveSimd128
(
src
scratch
)
;
vpsrad
(
count
scratch
scratch
)
;
asMasm
(
)
.
bitwiseAndSimd128
(
SimdConstant
:
:
SplatX2
(
int64_t
(
0xFFFFFFFF00000000LL
)
)
scratch
)
;
asMasm
(
)
.
moveSimd128
(
src
dest
)
;
vpsrlq
(
count
dest
dest
)
;
vpor
(
scratch
dest
dest
)
;
}
void
MacroAssemblerX86Shared
:
:
selectSimd128
(
FloatRegister
mask
FloatRegister
onTrue
FloatRegister
onFalse
FloatRegister
temp
FloatRegister
output
)
{
asMasm
(
)
.
moveSimd128Int
(
onTrue
output
)
;
asMasm
(
)
.
moveSimd128Int
(
mask
temp
)
;
bitwiseAndSimdInt
(
output
Operand
(
temp
)
output
)
;
bitwiseAndNotSimdInt
(
temp
Operand
(
onFalse
)
temp
)
;
bitwiseOrSimdInt
(
output
Operand
(
temp
)
output
)
;
}
void
MacroAssemblerX86Shared
:
:
unsignedConvertInt32x4ToFloat32x4
(
FloatRegister
src
FloatRegister
dest
)
{
ScratchSimd128Scope
scratch
(
asMasm
(
)
)
;
asMasm
(
)
.
moveSimd128Int
(
src
dest
)
;
vpxor
(
Operand
(
scratch
)
scratch
scratch
)
;
vpblendw
(
0x55
dest
scratch
scratch
)
;
vpsubd
(
Operand
(
scratch
)
dest
dest
)
;
vcvtdq2ps
(
scratch
scratch
)
;
vpsrld
(
Imm32
(
1
)
dest
dest
)
;
vcvtdq2ps
(
dest
dest
)
;
vaddps
(
Operand
(
dest
)
dest
dest
)
;
vaddps
(
Operand
(
scratch
)
dest
dest
)
;
}
void
MacroAssemblerX86Shared
:
:
truncSatFloat32x4ToInt32x4
(
FloatRegister
src
FloatRegister
dest
)
{
ScratchSimd128Scope
scratch
(
asMasm
(
)
)
;
asMasm
(
)
.
moveSimd128Float
(
src
dest
)
;
vmovaps
(
dest
scratch
)
;
vcmpeqps
(
Operand
(
scratch
)
scratch
)
;
vpand
(
Operand
(
scratch
)
dest
dest
)
;
vpxor
(
Operand
(
dest
)
scratch
scratch
)
;
vcvttps2dq
(
dest
dest
)
;
vpand
(
Operand
(
dest
)
scratch
scratch
)
;
vpsrad
(
Imm32
(
31
)
scratch
scratch
)
;
vpxor
(
Operand
(
scratch
)
dest
dest
)
;
}
void
MacroAssemblerX86Shared
:
:
unsignedTruncSatFloat32x4ToInt32x4
(
FloatRegister
src
FloatRegister
temp
FloatRegister
dest
)
{
ScratchSimd128Scope
scratch
(
asMasm
(
)
)
;
asMasm
(
)
.
moveSimd128Float
(
src
dest
)
;
vpxor
(
Operand
(
scratch
)
scratch
scratch
)
;
vmaxps
(
Operand
(
scratch
)
dest
dest
)
;
asMasm
(
)
.
loadConstantSimd128Float
(
SimdConstant
:
:
SplatX4
(
2147483647
.
f
)
scratch
)
;
vmovaps
(
dest
temp
)
;
vsubps
(
Operand
(
scratch
)
temp
temp
)
;
vcmpleps
(
Operand
(
temp
)
scratch
)
;
vcvttps2dq
(
temp
temp
)
;
vpxor
(
Operand
(
scratch
)
temp
temp
)
;
vpxor
(
Operand
(
scratch
)
scratch
scratch
)
;
vpmaxsd
(
Operand
(
scratch
)
temp
temp
)
;
vcvttps2dq
(
dest
dest
)
;
vpaddd
(
Operand
(
temp
)
dest
dest
)
;
}
