Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc7a100t-2L-fgg484

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\ise\exp10\ipcore_dir\ROM_2.v" into library work
Parsing module <ROM_2>.
Analyzing Verilog file "C:\ise\exp10\RegFile.v" into library work
Parsing module <RegFile>.
Analyzing Verilog file "C:\ise\exp10\READ.v" into library work
Parsing module <READ>.
Analyzing Verilog file "C:\ise\exp10\ipcore_dir\RAM_1.v" into library work
Parsing module <RAM_1>.
Analyzing Verilog file "C:\ise\exp10\DECODER.v" into library work
Parsing module <DECODER>.
WARNING:HDLCompiler:751 - "C:\ise\exp10\DECODER.v" Line 33: Redeclaration of ansi port OP is not allowed
WARNING:HDLCompiler:751 - "C:\ise\exp10\DECODER.v" Line 34: Redeclaration of ansi port ZF is not allowed
WARNING:HDLCompiler:751 - "C:\ise\exp10\DECODER.v" Line 35: Redeclaration of ansi port imm_s is not allowed
WARNING:HDLCompiler:751 - "C:\ise\exp10\DECODER.v" Line 36: Redeclaration of ansi port w_r_s is not allowed
WARNING:HDLCompiler:751 - "C:\ise\exp10\DECODER.v" Line 37: Redeclaration of ansi port ALU_OP is not allowed
Analyzing Verilog file "C:\ise\exp10\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "C:\ise\exp10\CPU.v" into library work
Parsing module <CPU>.
Analyzing Verilog file "C:\ise\exp10\top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <CPU>.

Elaborating module <READ>.

Elaborating module <ROM_2>.
WARNING:HDLCompiler:1499 - "C:\ise\exp10\ipcore_dir\ROM_2.v" Line 39: Empty module <ROM_2> remains a black box.

Elaborating module <RegFile>.

Elaborating module <ALU>.

Elaborating module <DECODER>.

Elaborating module <RAM_1>.
WARNING:HDLCompiler:1499 - "C:\ise\exp10\ipcore_dir\RAM_1.v" Line 39: Empty module <RAM_1> remains a black box.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "C:\ise\exp10\top.v".
    Summary:
	inferred   4 Multiplexer(s).
Unit <top> synthesized.

Synthesizing Unit <CPU>.
    Related source file is "C:\ise\exp10\CPU.v".
    Summary:
	inferred   6 Multiplexer(s).
Unit <CPU> synthesized.

Synthesizing Unit <READ>.
    Related source file is "C:\ise\exp10\READ.v".
WARNING:Xst:647 - Input <in_2<31:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <PC>.
    Found 32-bit adder for signal <PC_new> created at line 41.
    Found 32-bit adder for signal <PC_new[31]_in_2[29]_add_1_OUT> created at line 51.
    Found 32-bit 4-to-1 multiplexer for signal <PC_s[1]_PC_new[31]_wide_mux_2_OUT> created at line 48.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <READ> synthesized.

Synthesizing Unit <RegFile>.
    Related source file is "C:\ise\exp10\RegFile.v".
        ADDR = 5
        NUMB = 32
        SIZE = 32
    Found 1024-bit register for signal <n0043[1023:0]>.
    Found 32-bit 32-to-1 multiplexer for signal <R_Data_A> created at line 51.
    Found 32-bit 32-to-1 multiplexer for signal <R_Data_B> created at line 52.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  34 Multiplexer(s).
Unit <RegFile> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\ise\exp10\ALU.v".
        OP_AND = 4'b0000
        OP_OR = 4'b0001
        OP_XOR = 4'b0010
        OP_NOR = 4'b0011
        OP_ADD = 4'b0100
        OP_SUB = 4'b0101
        OP_SLT = 4'b0110
        OP_SLL = 4'b0111
    Found 33-bit subtractor for signal <GND_6_o_GND_6_o_sub_7_OUT> created at line 52.
    Found 33-bit adder for signal <n0110> created at line 51.
    Found 32-bit shifter logical left for signal <B[31]_A[31]_shift_left_8_OUT> created at line 54
    Found 32-bit 8-to-1 multiplexer for signal <_n0127> created at line 46.
WARNING:Xst:737 - Found 1-bit latch for signal <F<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <F<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <F<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <F<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <F<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <F<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <F<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <F<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <F<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <F<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <F<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <F<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <F<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <F<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <F<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <F<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <F<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <F<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <F<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <F<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <F<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <F<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <F<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <F<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <F<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <F<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <F<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <F<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <F<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <F<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <F<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <C32>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <F<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator greater for signal <A[31]_B[31]_LessThan_8_o> created at line 53
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  33 Latch(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <ALU> synthesized.

Synthesizing Unit <DECODER>.
    Related source file is "C:\ise\exp10\DECODER.v".
WARNING:Xst:737 - Found 1-bit latch for signal <w_r_s<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <imm_s>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rt_imm_s>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <wr_data_s<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <wr_data_s<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Write_Reg>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem_Write>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PC_s<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PC_s<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALU_OP<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALU_OP<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALU_OP<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALU_OP<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <w_r_s<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  14 Latch(s).
Unit <DECODER> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 2
 33-bit adder                                          : 1
 33-bit subtractor                                     : 1
# Registers                                            : 2
 1024-bit register                                     : 1
 32-bit register                                       : 1
# Latches                                              : 47
 1-bit latch                                           : 47
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 47
 1-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 40
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 1
 32-bit 8-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1
# Xors                                                 : 2
 1-bit xor4                                            : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/RAM_1.ngc>.
Reading core <ipcore_dir/ROM_2.ngc>.
Loading core <RAM_1> for timing and area information for instance <my_ram1>.
Loading core <ROM_2> for timing and area information for instance <my_rom2>.
INFO:Xst:2261 - The FF/Latch <wr_data_s_1> in Unit <my_decoder> is equivalent to the following FF/Latch, which will be removed : <w_r_s_1> 
WARNING:Xst:1710 - FF/Latch <ALU_OP_3> (without init value) has a constant value of 0 in block <my_decoder>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 2
 33-bit adder                                          : 1
 33-bit subtractor                                     : 1
# Registers                                            : 1056
 Flip-Flops                                            : 1056
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 47
 1-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 40
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 1
 32-bit 8-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1
# Xors                                                 : 2
 1-bit xor4                                            : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <ALU_OP_3> (without init value) has a constant value of 0 in block <DECODER>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <wr_data_s_1> in Unit <DECODER> is equivalent to the following FF/Latch, which will be removed : <w_r_s_1> 

Optimizing unit <top> ...

Optimizing unit <CPU> ...

Optimizing unit <READ> ...

Optimizing unit <RegFile> ...

Optimizing unit <ALU> ...

Optimizing unit <DECODER> ...
WARNING:Xst:1294 - Latch <my_cpu/my_alu/F_31> is equivalent to a wire in block <top>.
WARNING:Xst:1294 - Latch <my_cpu/my_alu/F_1> is equivalent to a wire in block <top>.
WARNING:Xst:1294 - Latch <my_cpu/my_alu/F_2> is equivalent to a wire in block <top>.
WARNING:Xst:1294 - Latch <my_cpu/my_alu/F_0> is equivalent to a wire in block <top>.
WARNING:Xst:1294 - Latch <my_cpu/my_alu/F_3> is equivalent to a wire in block <top>.
WARNING:Xst:1294 - Latch <my_cpu/my_alu/F_4> is equivalent to a wire in block <top>.
WARNING:Xst:1294 - Latch <my_cpu/my_alu/F_6> is equivalent to a wire in block <top>.
WARNING:Xst:1294 - Latch <my_cpu/my_alu/F_7> is equivalent to a wire in block <top>.
WARNING:Xst:1294 - Latch <my_cpu/my_alu/F_5> is equivalent to a wire in block <top>.
WARNING:Xst:1294 - Latch <my_cpu/my_alu/F_8> is equivalent to a wire in block <top>.
WARNING:Xst:1294 - Latch <my_cpu/my_alu/F_9> is equivalent to a wire in block <top>.
WARNING:Xst:1294 - Latch <my_cpu/my_alu/F_11> is equivalent to a wire in block <top>.
WARNING:Xst:1294 - Latch <my_cpu/my_alu/F_12> is equivalent to a wire in block <top>.
WARNING:Xst:1294 - Latch <my_cpu/my_alu/F_10> is equivalent to a wire in block <top>.
WARNING:Xst:1294 - Latch <my_cpu/my_alu/F_13> is equivalent to a wire in block <top>.
WARNING:Xst:1294 - Latch <my_cpu/my_alu/F_14> is equivalent to a wire in block <top>.
WARNING:Xst:1294 - Latch <my_cpu/my_alu/F_16> is equivalent to a wire in block <top>.
WARNING:Xst:1294 - Latch <my_cpu/my_alu/F_17> is equivalent to a wire in block <top>.
WARNING:Xst:1294 - Latch <my_cpu/my_alu/F_15> is equivalent to a wire in block <top>.
WARNING:Xst:1294 - Latch <my_cpu/my_alu/F_18> is equivalent to a wire in block <top>.
WARNING:Xst:1294 - Latch <my_cpu/my_alu/F_19> is equivalent to a wire in block <top>.
WARNING:Xst:1294 - Latch <my_cpu/my_alu/F_21> is equivalent to a wire in block <top>.
WARNING:Xst:1294 - Latch <my_cpu/my_alu/F_22> is equivalent to a wire in block <top>.
WARNING:Xst:1294 - Latch <my_cpu/my_alu/F_20> is equivalent to a wire in block <top>.
WARNING:Xst:1294 - Latch <my_cpu/my_alu/F_23> is equivalent to a wire in block <top>.
WARNING:Xst:1294 - Latch <my_cpu/my_alu/F_24> is equivalent to a wire in block <top>.
WARNING:Xst:1294 - Latch <my_cpu/my_alu/F_26> is equivalent to a wire in block <top>.
WARNING:Xst:1294 - Latch <my_cpu/my_alu/F_27> is equivalent to a wire in block <top>.
WARNING:Xst:1294 - Latch <my_cpu/my_alu/F_25> is equivalent to a wire in block <top>.
WARNING:Xst:1294 - Latch <my_cpu/my_alu/F_28> is equivalent to a wire in block <top>.
WARNING:Xst:1294 - Latch <my_cpu/my_alu/F_29> is equivalent to a wire in block <top>.
WARNING:Xst:1294 - Latch <my_cpu/my_alu/F_30> is equivalent to a wire in block <top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1056
 Flip-Flops                                            : 1056

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2601
#      GND                         : 3
#      INV                         : 2
#      LUT1                        : 29
#      LUT2                        : 19
#      LUT3                        : 1078
#      LUT4                        : 106
#      LUT5                        : 135
#      LUT6                        : 888
#      MUXCY                       : 140
#      MUXF7                       : 73
#      VCC                         : 3
#      XORCY                       : 125
# FlipFlops/Latches                : 1069
#      FDC_1                       : 32
#      FDCE                        : 1024
#      LD                          : 13
# RAMS                             : 2
#      RAMB18E1                    : 2
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 37
#      IBUF                        : 5
#      OBUF                        : 32

Device utilization summary:
---------------------------

Selected Device : 7a100tfgg484-2l 


Slice Logic Utilization: 
 Number of Slice Registers:            1069  out of  126800     0%  
 Number of Slice LUTs:                 2257  out of  63400     3%  
    Number used as Logic:              2257  out of  63400     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2259
   Number with an unused Flip Flop:    1190  out of   2259    52%  
   Number with an unused LUT:             2  out of   2259     0%  
   Number of fully used LUT-FF pairs:  1067  out of   2259    47%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          39
 Number of bonded IOBs:                  39  out of    285    13%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    135     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------+------------------------------------+-------+
Clock Signal                                                                               | Clock buffer(FF name)              | Load  |
-------------------------------------------------------------------------------------------+------------------------------------+-------+
clk                                                                                        | BUFGP                              | 1057  |
my_cpu/my_alu/_n0130(my_cpu/my_alu/_n01301:O)                                              | NONE(*)(my_cpu/my_alu/C32)         | 1     |
my_cpu/my_decoder/_n0086(my_cpu/my_decoder/out:O)                                          | NONE(*)(my_cpu/my_decoder/PC_s_0)  | 9     |
my_cpu/my_decoder/OP[5]_func[5]_Select_53_o(my_cpu/my_decoder/OP[5]_func[5]_Select_53_o4:O)| NONE(*)(my_cpu/my_decoder/ALU_OP_0)| 3     |
clka                                                                                       | BUFGP                              | 1     |
-------------------------------------------------------------------------------------------+------------------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 16.627ns (Maximum Frequency: 60.144MHz)
   Minimum input arrival time before clock: 0.975ns
   Maximum output required time after clock: 11.551ns
   Maximum combinational path delay: 2.239ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 16.627ns (frequency: 60.144MHz)
  Total number of paths / destination ports: 9190329 / 1068
-------------------------------------------------------------------------
Delay:               8.313ns (Levels of Logic = 11)
  Source:            my_cpu/my_read/my_rom2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination:       my_cpu/my_regfile/REG_Files_31_992 (FF)
  Source Clock:      clk rising
  Destination Clock: clk falling

  Data Path: my_cpu/my_read/my_rom2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram to my_cpu/my_regfile/REG_Files_31_992
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOBDO5  257   2.125   0.623  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (douta<21>)
     end scope: 'my_cpu/my_read/my_rom2:douta<21>'
     LUT6:I4->O            1   0.105   0.649  my_cpu/my_regfile/Mmux_R_Data_A_849 (my_cpu/my_regfile/Mmux_R_Data_A_849)
     LUT6:I2->O            1   0.105   0.000  my_cpu/my_regfile/Mmux_R_Data_A_316 (my_cpu/my_regfile/Mmux_R_Data_A_316)
     MUXF7:I1->O           7   0.308   0.814  my_cpu/my_regfile/Mmux_R_Data_A_2_f7_15 (my_cpu/R_Data_A<24>)
     LUT5:I0->O            3   0.105   0.661  my_cpu/my_alu/out6 (my_cpu/my_alu/out5)
     LUT6:I2->O           10   0.105   0.407  my_cpu/my_alu/out7 (my_cpu/my_alu/_n0132)
     LUT6:I5->O            1   0.105   0.000  my_cpu/my_alu/Mmux__n0127_3_lut1 (my_cpu/my_alu/Mmux__n0127_3_lut1)
     MUXCY:S->O            1   0.647   0.357  my_cpu/my_alu/Mmux__n0127_3_cy1 (my_cpu/my_alu/Mmux__n0127_3)
     LUT3:I2->O            5   0.105   0.380  my_cpu/my_alu/Mmux__n0127_2_f71 (ALU_F<0>)
     LUT5:I4->O           32   0.105   0.487  my_cpu/Mmux_W_Data110 (my_cpu/W_Data<0>)
     LUT3:I2->O            1   0.105   0.000  my_cpu/my_regfile/Mmux_REG_Files[0][31]_W_Data[31]_mux_32_OUT110 (my_cpu/my_regfile/REG_Files[0][31]_W_Data[31]_mux_32_OUT<0>)
     FDCE:D                    0.015          my_cpu/my_regfile/REG_Files_31_992
    ----------------------------------------
    Total                      8.313ns (3.935ns logic, 4.378ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_cpu/my_decoder/_n0086'
  Clock period: 7.330ns (frequency: 136.422MHz)
  Total number of paths / destination ports: 2186 / 1
-------------------------------------------------------------------------
Delay:               7.330ns (Levels of Logic = 9)
  Source:            my_cpu/my_decoder/rt_imm_s (LATCH)
  Destination:       my_cpu/my_decoder/PC_s_1 (LATCH)
  Source Clock:      my_cpu/my_decoder/_n0086 falling
  Destination Clock: my_cpu/my_decoder/_n0086 falling

  Data Path: my_cpu/my_decoder/rt_imm_s to my_cpu/my_decoder/PC_s_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q             117   0.521   0.745  my_cpu/my_decoder/rt_imm_s (my_cpu/my_decoder/rt_imm_s)
     LUT3:I0->O            6   0.105   0.677  my_cpu/Mmux_ALU_B33 (my_cpu/ALU_B<11>)
     LUT6:I2->O            4   0.105   0.666  my_cpu/my_alu/Sh121 (my_cpu/my_alu/Sh12)
     LUT6:I2->O            1   0.105   0.357  my_cpu/my_alu/Mmux__n012773 (my_cpu/my_alu/Mmux__n012772)
     LUT6:I5->O            2   0.105   0.785  my_cpu/my_alu/Mmux__n012774 (my_cpu/my_alu/Mmux__n012773)
     LUT5:I0->O            2   0.105   0.604  my_cpu/my_alu/Mmux__n012775 (ALU_F<16>)
     LUT6:I3->O            1   0.105   0.780  my_cpu/my_alu/ZF1 (my_cpu/my_alu/ZF)
     LUT6:I1->O            1   0.105   0.793  my_cpu/my_alu/ZF2 (my_cpu/my_alu/ZF1)
     LUT6:I0->O            2   0.105   0.456  my_cpu/my_alu/ZF7 (ZF_OF<1>)
     LUT6:I4->O            1   0.105   0.000  my_cpu/my_decoder/OP[5]_GND_41_o_select_40_OUT<1>1 (my_cpu/my_decoder/OP[5]_GND_41_o_select_40_OUT<1>)
     LD:D                     -0.015          my_cpu/my_decoder/PC_s_1
    ----------------------------------------
    Total                      7.330ns (1.466ns logic, 5.864ns route)
                                       (20.0% logic, 80.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1056 / 1056
-------------------------------------------------------------------------
Offset:              0.975ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       my_cpu/my_read/PC_31 (FF)
  Destination Clock: clk falling

  Data Path: rst to my_cpu/my_read/PC_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1056   0.001   0.577  rst_IBUF (rst_IBUF)
     FDC_1:CLR                 0.397          my_cpu/my_read/PC_0
    ----------------------------------------
    Total                      0.975ns (0.398ns logic, 0.577ns route)
                                       (40.8% logic, 59.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 584172 / 32
-------------------------------------------------------------------------
Offset:              11.551ns (Levels of Logic = 15)
  Source:            my_cpu/my_read/my_rom2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination:       LED<1> (PAD)
  Source Clock:      clk rising

  Data Path: my_cpu/my_read/my_rom2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram to LED<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOBDO0  258   2.125   0.623  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (douta<16>)
     end scope: 'my_cpu/my_read/my_rom2:douta<16>'
     LUT6:I4->O            1   0.105   0.649  my_cpu/my_regfile/Mmux_R_Data_B_87 (my_cpu/my_regfile/Mmux_R_Data_B_87)
     LUT6:I2->O            1   0.105   0.000  my_cpu/my_regfile/Mmux_R_Data_B_32 (my_cpu/my_regfile/Mmux_R_Data_B_32)
     MUXF7:I1->O           5   0.308   0.380  my_cpu/my_regfile/Mmux_R_Data_B_2_f7_1 (my_cpu/R_Data_B<11>)
     LUT3:I2->O            6   0.105   0.677  my_cpu/Mmux_ALU_B33 (my_cpu/ALU_B<11>)
     LUT6:I2->O            4   0.105   0.666  my_cpu/my_alu/Sh121 (my_cpu/my_alu/Sh12)
     LUT6:I2->O            1   0.105   0.357  my_cpu/my_alu/Mmux__n012773 (my_cpu/my_alu/Mmux__n012772)
     LUT6:I5->O            2   0.105   0.785  my_cpu/my_alu/Mmux__n012774 (my_cpu/my_alu/Mmux__n012773)
     LUT5:I0->O            2   0.105   0.604  my_cpu/my_alu/Mmux__n012775 (ALU_F<16>)
     LUT6:I3->O            1   0.105   0.780  my_cpu/my_alu/ZF1 (my_cpu/my_alu/ZF)
     LUT6:I1->O            1   0.105   0.793  my_cpu/my_alu/ZF2 (my_cpu/my_alu/ZF1)
     LUT6:I0->O            2   0.105   0.604  my_cpu/my_alu/ZF7 (ZF_OF<1>)
     LUT4:I1->O            1   0.105   0.599  Mmux_LED12_SW0 (N2)
     LUT5:I2->O            1   0.105   0.339  Mmux_LED12 (LED_1_OBUF)
     OBUF:I->O                 0.000          LED_1_OBUF (LED<1>)
    ----------------------------------------
    Total                     11.551ns (3.693ns logic, 7.858ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clka'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.636ns (Levels of Logic = 4)
  Source:            my_cpu/my_ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination:       LED<1> (PAD)
  Source Clock:      clka rising

  Data Path: my_cpu/my_ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram to LED<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOADO1    2   2.125   0.362  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (douta<1>)
     end scope: 'my_cpu/my_ram1:douta<1>'
     LUT4:I3->O            1   0.105   0.599  Mmux_LED12_SW0 (N2)
     LUT5:I2->O            1   0.105   0.339  Mmux_LED12 (LED_1_OBUF)
     OBUF:I->O                 0.000          LED_1_OBUF (LED<1>)
    ----------------------------------------
    Total                      3.636ns (2.335ns logic, 1.301ns route)
                                       (64.2% logic, 35.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'my_cpu/my_decoder/OP[5]_func[5]_Select_53_o'
  Total number of paths / destination ports: 638 / 32
-------------------------------------------------------------------------
Offset:              7.434ns (Levels of Logic = 9)
  Source:            my_cpu/my_decoder/ALU_OP_2 (LATCH)
  Destination:       LED<1> (PAD)
  Source Clock:      my_cpu/my_decoder/OP[5]_func[5]_Select_53_o falling

  Data Path: my_cpu/my_decoder/ALU_OP_2 to LED<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.521   0.736  my_cpu/my_decoder/ALU_OP_2 (my_cpu/my_decoder/ALU_OP_2)
     LUT3:I0->O            8   0.105   0.832  my_cpu/my_alu/Mmux__n01271151 (my_cpu/my_alu/Mmux__n0127115)
     LUT6:I0->O            2   0.105   0.785  my_cpu/my_alu/Mmux__n012774 (my_cpu/my_alu/Mmux__n012773)
     LUT5:I0->O            2   0.105   0.604  my_cpu/my_alu/Mmux__n012775 (ALU_F<16>)
     LUT6:I3->O            1   0.105   0.780  my_cpu/my_alu/ZF1 (my_cpu/my_alu/ZF)
     LUT6:I1->O            1   0.105   0.793  my_cpu/my_alu/ZF2 (my_cpu/my_alu/ZF1)
     LUT6:I0->O            2   0.105   0.604  my_cpu/my_alu/ZF7 (ZF_OF<1>)
     LUT4:I1->O            1   0.105   0.599  Mmux_LED12_SW0 (N2)
     LUT5:I2->O            1   0.105   0.339  Mmux_LED12 (LED_1_OBUF)
     OBUF:I->O                 0.000          LED_1_OBUF (LED<1>)
    ----------------------------------------
    Total                      7.434ns (1.361ns logic, 6.073ns route)
                                       (18.3% logic, 81.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'my_cpu/my_decoder/_n0086'
  Total number of paths / destination ports: 4512 / 32
-------------------------------------------------------------------------
Offset:              8.521ns (Levels of Logic = 11)
  Source:            my_cpu/my_decoder/rt_imm_s (LATCH)
  Destination:       LED<1> (PAD)
  Source Clock:      my_cpu/my_decoder/_n0086 falling

  Data Path: my_cpu/my_decoder/rt_imm_s to LED<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q             117   0.521   0.745  my_cpu/my_decoder/rt_imm_s (my_cpu/my_decoder/rt_imm_s)
     LUT3:I0->O            6   0.105   0.677  my_cpu/Mmux_ALU_B33 (my_cpu/ALU_B<11>)
     LUT6:I2->O            4   0.105   0.666  my_cpu/my_alu/Sh121 (my_cpu/my_alu/Sh12)
     LUT6:I2->O            1   0.105   0.357  my_cpu/my_alu/Mmux__n012773 (my_cpu/my_alu/Mmux__n012772)
     LUT6:I5->O            2   0.105   0.785  my_cpu/my_alu/Mmux__n012774 (my_cpu/my_alu/Mmux__n012773)
     LUT5:I0->O            2   0.105   0.604  my_cpu/my_alu/Mmux__n012775 (ALU_F<16>)
     LUT6:I3->O            1   0.105   0.780  my_cpu/my_alu/ZF1 (my_cpu/my_alu/ZF)
     LUT6:I1->O            1   0.105   0.793  my_cpu/my_alu/ZF2 (my_cpu/my_alu/ZF1)
     LUT6:I0->O            2   0.105   0.604  my_cpu/my_alu/ZF7 (ZF_OF<1>)
     LUT4:I1->O            1   0.105   0.599  Mmux_LED12_SW0 (N2)
     LUT5:I2->O            1   0.105   0.339  Mmux_LED12 (LED_1_OBUF)
     OBUF:I->O                 0.000          LED_1_OBUF (LED<1>)
    ----------------------------------------
    Total                      8.521ns (1.571ns logic, 6.950ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'my_cpu/my_alu/_n0130'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.093ns (Levels of Logic = 4)
  Source:            my_cpu/my_alu/C32 (LATCH)
  Destination:       LED<0> (PAD)
  Source Clock:      my_cpu/my_alu/_n0130 falling

  Data Path: my_cpu/my_alu/C32 to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.521   0.780  my_cpu/my_alu/C32 (my_cpu/my_alu/C32)
     LUT6:I1->O            1   0.105   0.780  Mmux_LED11 (Mmux_LED1)
     LUT5:I0->O            1   0.105   0.357  Mmux_LED13 (Mmux_LED11)
     LUT5:I4->O            1   0.105   0.339  Mmux_LED14 (LED_0_OBUF)
     OBUF:I->O                 0.000          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                      3.093ns (0.836ns logic, 2.257ns route)
                                       (27.0% logic, 73.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 194 / 32
-------------------------------------------------------------------------
Delay:               2.239ns (Levels of Logic = 4)
  Source:            change2 (PAD)
  Destination:       LED<31> (PAD)

  Data Path: change2 to LED<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            33   0.001   0.779  change2_IBUF (change2_IBUF)
     LUT4:I0->O           32   0.105   0.910  Mmux_LED1101 (Mmux_LED110)
     LUT6:I1->O            1   0.105   0.339  Mmux_LED101 (LED_18_OBUF)
     OBUF:I->O                 0.000          LED_18_OBUF (LED<18>)
    ----------------------------------------
    Total                      2.239ns (0.211ns logic, 2.028ns route)
                                       (9.4% logic, 90.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
clk                                        |         |    1.248|    8.313|         |
clka                                       |         |         |    4.540|         |
my_cpu/my_decoder/OP[5]_func[5]_Select_53_o|         |         |    4.319|         |
my_cpu/my_decoder/_n0086                   |         |         |    4.799|         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clka
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
clk                                        |    8.074|    6.529|         |         |
my_cpu/my_decoder/OP[5]_func[5]_Select_53_o|         |    4.430|         |         |
my_cpu/my_decoder/_n0086                   |         |    4.597|         |         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_cpu/my_alu/_n0130
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
clk                                        |         |         |    6.555|         |
my_cpu/my_decoder/OP[5]_func[5]_Select_53_o|         |         |    1.544|         |
my_cpu/my_decoder/_n0086                   |         |         |    3.467|         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_cpu/my_decoder/OP[5]_func[5]_Select_53_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    4.488|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_cpu/my_decoder/_n0086
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
clk                                        |         |         |   10.360|         |
my_cpu/my_decoder/OP[5]_func[5]_Select_53_o|         |         |    6.243|         |
my_cpu/my_decoder/_n0086                   |         |         |    7.330|         |
-------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 21.00 secs
Total CPU time to Xst completion: 20.72 secs
 
--> 

Total memory usage is 4661972 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   89 (   0 filtered)
Number of infos    :    3 (   0 filtered)

