# graduate
some of the course projects while I am doing my Masters

OS: operating system
1. Demand Paged Memory Management in a Multiprogramming Environment
2. Segmented Demand Paged Memory Management
3. Semaphore related
4. XINU operation implementation


VHDL:
1. Simple gates and FUll Adder
2. D filp-flop
3. binary counter, a shift register, 32-bit adder/subtractor, and other blocks needed for a 32-bit multiplier.
4. Combine the datapath and the control unit
course project : A simple version multi-cycle MIPS processor
