name: RAMCFG
description: RAMs configuration controller
groupName: RAMCFG
source: STM32H7S SVD v1.3
registers:
  - name: IER
    displayName: IER
    description: RAMECC interrupt enable register
    addressOffset: 0
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: GIE
        description: "Global interrupt enable\nWhen GIE bit is set to 1, an interrupt is generated when an enabled global ECC error (GECCDEBWIE, GECCDEIE or GECCSEIE) occurs."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no interrupt generated when an ECC error occurs
            value: 0
          - name: B_0x1
            description: interrupt generated when an ECC error occurs
            value: 1
      - name: GECCSEIE
        description: "Global ECC single error interrupt enable\nWhen GECCSEIE bit is set to 1, an interrupt is generated when an ECC single error occurs during a read operation from RAM."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no interrupt generated when an ECC single error occurs
            value: 0
          - name: B_0x1
            description: interrupt generated when an ECC single error occurs
            value: 1
      - name: GECCDEIE
        description: "Global ECC double error interrupt enable\nWhen GECCDEIE bit is set to 1, an interrupt is generated when an ECC double detection error occurs during a read operation from RAM."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no interrupt generated when an ECC double detection error occurs
            value: 0
          - name: B_0x1
            description: interrupt generated if an ECC double detection error occurs
            value: 1
      - name: GECCDEBWIE
        description: "Global ECC double error on byte write (BW) interrupt enable\nWhen GECCDEBWIE bit is set to 1, an interrupt is generated when an ECC double detection error occurs during a byte write operation to RAM (incomplete word write)."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no interrupt generated when an ECC double detection error occurs on byte write
            value: 0
          - name: B_0x1
            description: interrupt generated if an ECC double detection error occurs on byte write
            value: 1
  - name: M1CR
    displayName: M1CR
    description: RAMECC monitor 1 configuration register
    addressOffset: 32
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ECCSEIE
        description: "ECC single error interrupt enable\nWhen ECCSEIE bit is set to 1, monitor x generates an interrupt when an ECC single error occurs during a read operation from RAM."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no interrupt generated when an ECC single error occurs
            value: 0
          - name: B_0x1
            description: interrupt generated when an ECC single error occurs
            value: 1
      - name: ECCDEIE
        description: "ECC double error interrupt enable\nWhen ECCDEIE bit is set to 1, monitor x generates an interrupt when an ECC double detection error occurs during a read operation from RAM."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no interrupt generated when an ECC double detection error occurs
            value: 0
          - name: B_0x1
            description: interrupt generated if an ECC double detection error occurs
            value: 1
      - name: ECCDEBWIE
        description: "ECC double error on byte write (BW) interrupt enable \nWhen ECCDEBWIE bit is set to 1, monitor x generates an interrupt when an ECC double detection error occurs during a byte write operation to RAM."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no interrupt generated when an ECC double detection error occurs on byte write
            value: 0
          - name: B_0x1
            description: interrupt generated if an ECC double detection error occurs on byte write
            value: 1
      - name: ECCELEN
        description: "ECC error latching enable\nWhen ECCELEN bit is set to 1, if an ECC error occurs (both for single error correction or double detection) during a read operation, the context (address, data and ECC code) that generated the error are latched to their respective registers."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no error context preserved when an ECC error occurs
            value: 0
          - name: B_0x1
            description: error context preserved when an ECC error occurs
            value: 1
      - name: ECCSECEN
        description: "ECC single error counter enable\nWhen ECCSECEN bit is set to 1, the occurrence counter is incremented when an ECC single error occurs during a read operation from RAM."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no counter increment when an ECC single error occurs
            value: 0
          - name: B_0x1
            description: counter increment when an ECC single error occurs
            value: 1
      - name: ECCDECEN
        description: "ECC double error counter enable\nWhen ECCDECEN bit is set to 1, the occurrence counter is incremented when an ECC double detection error occurs during a read operation from RAM."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no counter increment when an ECC double detection error occurs
            value: 0
          - name: B_0x1
            description: counter increment when an ECC double detection error occurs
            value: 1
      - name: ECCDEBWCEN
        description: "ECC double error on byte write (BW) counter enable\nWhen ECCDEBWCEN bit is set to 1, the occurrence counter is incremented when an ECC double detection error occurs during a byte write operation to RAM."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no counter increment when an ECC double detection error occurs on byte write
            value: 0
          - name: B_0x1
            description: counter increment when an ECC double detection error occurs on byte write
            value: 1
      - name: ECCTEA
        description: ECC Test ECC access
        bitOffset: 16
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: inactive
            value: 0
          - name: B_0x1
            description: write and read access blocked on data memory
            value: 1
          - name: B_0x2
            description: write and read access blocked on ECC memory
            value: 2
          - name: B_0x3
            description: inactive
            value: 3
  - name: M1SR
    displayName: M1SR
    description: RAMECC monitor 1 status register
    addressOffset: 36
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SEDCF
        description: "ECC single error detected and corrected flag\nThis bit is set by hardware. It is cleared by software by writing a 0"
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no error detected and corrected
            value: 0
          - name: B_0x1
            description: error detected and corrected
            value: 1
      - name: DEDF
        description: "ECC double error detected flag\nThis bit is set by hardware. It is cleared by software by writing a 0"
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no error detected
            value: 0
          - name: B_0x1
            description: error detected
            value: 1
      - name: DEBWDF
        description: "ECC double error on byte write (BW) detected flag \nThis bit is set by hardware. It is cleared by software by writing a 0"
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no error detected
            value: 0
          - name: B_0x1
            description: error detected
            value: 1
  - name: M1FAR
    displayName: M1FAR
    description: RAMECC monitor 1 failing address register
    addressOffset: 40
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FADD
        description: "ECC error failing address \nWhen an ECC error occurs the FADD bitfield contains the address that generated the ECC error."
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: M1FDRL
    displayName: M1FDRL
    description: RAMECC monitor 1 failing data low register
    addressOffset: 44
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FDATAL
        description: "Failing data low\nWhen an ECC error occurs the FDATAL bitfield contains the LSB part of the data that generated the error. For 32-bit word SRAM, this bitfield contains the full memory word that generated the error."
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: M1FDRH
    displayName: M1FDRH
    description: RAMECC monitor 1 failing data high register
    addressOffset: 48
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FDATAH
        description: "Failing data high (64-bit memory)\nWhen an ECC error occurs the FDATAH bitfield contains the MSB part of the data that generated the error."
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: M1FECR
    displayName: M1FECR
    description: RAMECC monitor 1 failing ECC error code register
    addressOffset: 52
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FEC
        description: "Failing error code\nWhen an ECC error occurs the FEC bitfield contains the ECC failing code that generated the error."
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: M2CR
    displayName: M2CR
    description: RAMECC monitor 2 configuration register
    addressOffset: 64
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ECCSEIE
        description: "ECC single error interrupt enable\nWhen ECCSEIE bit is set to 1, monitor x generates an interrupt when an ECC single error occurs during a read operation from RAM."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no interrupt generated when an ECC single error occurs
            value: 0
          - name: B_0x1
            description: interrupt generated when an ECC single error occurs
            value: 1
      - name: ECCDEIE
        description: "ECC double error interrupt enable\nWhen ECCDEIE bit is set to 1, monitor x generates an interrupt when an ECC double detection error occurs during a read operation from RAM."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no interrupt generated when an ECC double detection error occurs
            value: 0
          - name: B_0x1
            description: interrupt generated if an ECC double detection error occurs
            value: 1
      - name: ECCDEBWIE
        description: "ECC double error on byte write (BW) interrupt enable \nWhen ECCDEBWIE bit is set to 1, monitor x generates an interrupt when an ECC double detection error occurs during a byte write operation to RAM."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no interrupt generated when an ECC double detection error occurs on byte write
            value: 0
          - name: B_0x1
            description: interrupt generated if an ECC double detection error occurs on byte write
            value: 1
      - name: ECCELEN
        description: "ECC error latching enable\nWhen ECCELEN bit is set to 1, if an ECC error occurs (both for single error correction or double detection) during a read operation, the context (address, data and ECC code) that generated the error are latched to their respective registers."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no error context preserved when an ECC error occurs
            value: 0
          - name: B_0x1
            description: error context preserved when an ECC error occurs
            value: 1
      - name: ECCSECEN
        description: "ECC single error counter enable\nWhen ECCSECEN bit is set to 1, the occurrence counter is incremented when an ECC single error occurs during a read operation from RAM."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no counter increment when an ECC single error occurs
            value: 0
          - name: B_0x1
            description: counter increment when an ECC single error occurs
            value: 1
      - name: ECCDECEN
        description: "ECC double error counter enable\nWhen ECCDECEN bit is set to 1, the occurrence counter is incremented when an ECC double detection error occurs during a read operation from RAM."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no counter increment when an ECC double detection error occurs
            value: 0
          - name: B_0x1
            description: counter increment when an ECC double detection error occurs
            value: 1
      - name: ECCDEBWCEN
        description: "ECC double error on byte write (BW) counter enable\nWhen ECCDEBWCEN bit is set to 1, the occurrence counter is incremented when an ECC double detection error occurs during a byte write operation to RAM."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no counter increment when an ECC double detection error occurs on byte write
            value: 0
          - name: B_0x1
            description: counter increment when an ECC double detection error occurs on byte write
            value: 1
      - name: ECCTEA
        description: ECC Test ECC access
        bitOffset: 16
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: inactive
            value: 0
          - name: B_0x1
            description: write and read access blocked on data memory
            value: 1
          - name: B_0x2
            description: write and read access blocked on ECC memory
            value: 2
          - name: B_0x3
            description: inactive
            value: 3
  - name: M2SR
    displayName: M2SR
    description: RAMECC monitor 2 status register
    addressOffset: 68
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SEDCF
        description: "ECC single error detected and corrected flag\nThis bit is set by hardware. It is cleared by software by writing a 0"
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no error detected and corrected
            value: 0
          - name: B_0x1
            description: error detected and corrected
            value: 1
      - name: DEDF
        description: "ECC double error detected flag\nThis bit is set by hardware. It is cleared by software by writing a 0"
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no error detected
            value: 0
          - name: B_0x1
            description: error detected
            value: 1
      - name: DEBWDF
        description: "ECC double error on byte write (BW) detected flag \nThis bit is set by hardware. It is cleared by software by writing a 0"
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no error detected
            value: 0
          - name: B_0x1
            description: error detected
            value: 1
  - name: M2FAR
    displayName: M2FAR
    description: RAMECC monitor 2 failing address register
    addressOffset: 72
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FADD
        description: "ECC error failing address \nWhen an ECC error occurs the FADD bitfield contains the address that generated the ECC error."
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: M2FDRL
    displayName: M2FDRL
    description: RAMECC monitor 2 failing data low register
    addressOffset: 76
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FDATAL
        description: "Failing data low\nWhen an ECC error occurs the FDATAL bitfield contains the LSB part of the data that generated the error. For 32-bit word SRAM, this bitfield contains the full memory word that generated the error."
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: M2FDRH
    displayName: M2FDRH
    description: RAMECC monitor 2 failing data high register
    addressOffset: 80
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FDATAH
        description: "Failing data high (64-bit memory)\nWhen an ECC error occurs the FDATAH bitfield contains the MSB part of the data that generated the error."
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: M2FECR
    displayName: M2FECR
    description: RAMECC monitor 2 failing ECC error code register
    addressOffset: 84
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FEC
        description: "Failing error code\nWhen an ECC error occurs the FEC bitfield contains the ECC failing code that generated the error."
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: M3CR
    displayName: M3CR
    description: RAMECC monitor 3 configuration register
    addressOffset: 96
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ECCSEIE
        description: "ECC single error interrupt enable\nWhen ECCSEIE bit is set to 1, monitor x generates an interrupt when an ECC single error occurs during a read operation from RAM."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no interrupt generated when an ECC single error occurs
            value: 0
          - name: B_0x1
            description: interrupt generated when an ECC single error occurs
            value: 1
      - name: ECCDEIE
        description: "ECC double error interrupt enable\nWhen ECCDEIE bit is set to 1, monitor x generates an interrupt when an ECC double detection error occurs during a read operation from RAM."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no interrupt generated when an ECC double detection error occurs
            value: 0
          - name: B_0x1
            description: interrupt generated if an ECC double detection error occurs
            value: 1
      - name: ECCDEBWIE
        description: "ECC double error on byte write (BW) interrupt enable \nWhen ECCDEBWIE bit is set to 1, monitor x generates an interrupt when an ECC double detection error occurs during a byte write operation to RAM."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no interrupt generated when an ECC double detection error occurs on byte write
            value: 0
          - name: B_0x1
            description: interrupt generated if an ECC double detection error occurs on byte write
            value: 1
      - name: ECCELEN
        description: "ECC error latching enable\nWhen ECCELEN bit is set to 1, if an ECC error occurs (both for single error correction or double detection) during a read operation, the context (address, data and ECC code) that generated the error are latched to their respective registers."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no error context preserved when an ECC error occurs
            value: 0
          - name: B_0x1
            description: error context preserved when an ECC error occurs
            value: 1
      - name: ECCSECEN
        description: "ECC single error counter enable\nWhen ECCSECEN bit is set to 1, the occurrence counter is incremented when an ECC single error occurs during a read operation from RAM."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no counter increment when an ECC single error occurs
            value: 0
          - name: B_0x1
            description: counter increment when an ECC single error occurs
            value: 1
      - name: ECCDECEN
        description: "ECC double error counter enable\nWhen ECCDECEN bit is set to 1, the occurrence counter is incremented when an ECC double detection error occurs during a read operation from RAM."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no counter increment when an ECC double detection error occurs
            value: 0
          - name: B_0x1
            description: counter increment when an ECC double detection error occurs
            value: 1
      - name: ECCDEBWCEN
        description: "ECC double error on byte write (BW) counter enable\nWhen ECCDEBWCEN bit is set to 1, the occurrence counter is incremented when an ECC double detection error occurs during a byte write operation to RAM."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no counter increment when an ECC double detection error occurs on byte write
            value: 0
          - name: B_0x1
            description: counter increment when an ECC double detection error occurs on byte write
            value: 1
      - name: ECCTEA
        description: ECC Test ECC access
        bitOffset: 16
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: inactive
            value: 0
          - name: B_0x1
            description: write and read access blocked on data memory
            value: 1
          - name: B_0x2
            description: write and read access blocked on ECC memory
            value: 2
          - name: B_0x3
            description: inactive
            value: 3
  - name: M3SR
    displayName: M3SR
    description: RAMECC monitor 3 status register
    addressOffset: 100
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SEDCF
        description: "ECC single error detected and corrected flag\nThis bit is set by hardware. It is cleared by software by writing a 0"
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no error detected and corrected
            value: 0
          - name: B_0x1
            description: error detected and corrected
            value: 1
      - name: DEDF
        description: "ECC double error detected flag\nThis bit is set by hardware. It is cleared by software by writing a 0"
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no error detected
            value: 0
          - name: B_0x1
            description: error detected
            value: 1
      - name: DEBWDF
        description: "ECC double error on byte write (BW) detected flag \nThis bit is set by hardware. It is cleared by software by writing a 0"
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no error detected
            value: 0
          - name: B_0x1
            description: error detected
            value: 1
  - name: M3FAR
    displayName: M3FAR
    description: RAMECC monitor 3 failing address register
    addressOffset: 104
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FADD
        description: "ECC error failing address \nWhen an ECC error occurs the FADD bitfield contains the address that generated the ECC error."
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: M3FDRL
    displayName: M3FDRL
    description: RAMECC monitor 3 failing data low register
    addressOffset: 108
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FDATAL
        description: "Failing data low\nWhen an ECC error occurs the FDATAL bitfield contains the LSB part of the data that generated the error. For 32-bit word SRAM, this bitfield contains the full memory word that generated the error."
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: M3FDRH
    displayName: M3FDRH
    description: RAMECC monitor 3 failing data high register
    addressOffset: 112
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FDATAH
        description: "Failing data high (64-bit memory)\nWhen an ECC error occurs the FDATAH bitfield contains the MSB part of the data that generated the error."
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: M3FECR
    displayName: M3FECR
    description: RAMECC monitor 3 failing ECC error code register
    addressOffset: 116
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FEC
        description: "Failing error code\nWhen an ECC error occurs the FEC bitfield contains the ECC failing code that generated the error."
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: M4CR
    displayName: M4CR
    description: RAMECC monitor 4 configuration register
    addressOffset: 128
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ECCSEIE
        description: "ECC single error interrupt enable\nWhen ECCSEIE bit is set to 1, monitor x generates an interrupt when an ECC single error occurs during a read operation from RAM."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no interrupt generated when an ECC single error occurs
            value: 0
          - name: B_0x1
            description: interrupt generated when an ECC single error occurs
            value: 1
      - name: ECCDEIE
        description: "ECC double error interrupt enable\nWhen ECCDEIE bit is set to 1, monitor x generates an interrupt when an ECC double detection error occurs during a read operation from RAM."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no interrupt generated when an ECC double detection error occurs
            value: 0
          - name: B_0x1
            description: interrupt generated if an ECC double detection error occurs
            value: 1
      - name: ECCDEBWIE
        description: "ECC double error on byte write (BW) interrupt enable \nWhen ECCDEBWIE bit is set to 1, monitor x generates an interrupt when an ECC double detection error occurs during a byte write operation to RAM."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no interrupt generated when an ECC double detection error occurs on byte write
            value: 0
          - name: B_0x1
            description: interrupt generated if an ECC double detection error occurs on byte write
            value: 1
      - name: ECCELEN
        description: "ECC error latching enable\nWhen ECCELEN bit is set to 1, if an ECC error occurs (both for single error correction or double detection) during a read operation, the context (address, data and ECC code) that generated the error are latched to their respective registers."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no error context preserved when an ECC error occurs
            value: 0
          - name: B_0x1
            description: error context preserved when an ECC error occurs
            value: 1
      - name: ECCSECEN
        description: "ECC single error counter enable\nWhen ECCSECEN bit is set to 1, the occurrence counter is incremented when an ECC single error occurs during a read operation from RAM."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no counter increment when an ECC single error occurs
            value: 0
          - name: B_0x1
            description: counter increment when an ECC single error occurs
            value: 1
      - name: ECCDECEN
        description: "ECC double error counter enable\nWhen ECCDECEN bit is set to 1, the occurrence counter is incremented when an ECC double detection error occurs during a read operation from RAM."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no counter increment when an ECC double detection error occurs
            value: 0
          - name: B_0x1
            description: counter increment when an ECC double detection error occurs
            value: 1
      - name: ECCDEBWCEN
        description: "ECC double error on byte write (BW) counter enable\nWhen ECCDEBWCEN bit is set to 1, the occurrence counter is incremented when an ECC double detection error occurs during a byte write operation to RAM."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no counter increment when an ECC double detection error occurs on byte write
            value: 0
          - name: B_0x1
            description: counter increment when an ECC double detection error occurs on byte write
            value: 1
      - name: ECCTEA
        description: ECC Test ECC access
        bitOffset: 16
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: inactive
            value: 0
          - name: B_0x1
            description: write and read access blocked on data memory
            value: 1
          - name: B_0x2
            description: write and read access blocked on ECC memory
            value: 2
          - name: B_0x3
            description: inactive
            value: 3
  - name: M4SR
    displayName: M4SR
    description: RAMECC monitor 4 status register
    addressOffset: 132
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SEDCF
        description: "ECC single error detected and corrected flag\nThis bit is set by hardware. It is cleared by software by writing a 0"
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no error detected and corrected
            value: 0
          - name: B_0x1
            description: error detected and corrected
            value: 1
      - name: DEDF
        description: "ECC double error detected flag\nThis bit is set by hardware. It is cleared by software by writing a 0"
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no error detected
            value: 0
          - name: B_0x1
            description: error detected
            value: 1
      - name: DEBWDF
        description: "ECC double error on byte write (BW) detected flag \nThis bit is set by hardware. It is cleared by software by writing a 0"
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no error detected
            value: 0
          - name: B_0x1
            description: error detected
            value: 1
  - name: M4FAR
    displayName: M4FAR
    description: RAMECC monitor 4 failing address register
    addressOffset: 136
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FADD
        description: "ECC error failing address \nWhen an ECC error occurs the FADD bitfield contains the address that generated the ECC error."
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: M4FDRL
    displayName: M4FDRL
    description: RAMECC monitor 4 failing data low register
    addressOffset: 140
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FDATAL
        description: "Failing data low\nWhen an ECC error occurs the FDATAL bitfield contains the LSB part of the data that generated the error. For 32-bit word SRAM, this bitfield contains the full memory word that generated the error."
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: M4FDRH
    displayName: M4FDRH
    description: RAMECC monitor 4 failing data high register
    addressOffset: 144
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FDATAH
        description: "Failing data high (64-bit memory)\nWhen an ECC error occurs the FDATAH bitfield contains the MSB part of the data that generated the error."
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: M4FECR
    displayName: M4FECR
    description: RAMECC monitor 4 failing ECC error code register
    addressOffset: 148
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FEC
        description: "Failing error code\nWhen an ECC error occurs the FEC bitfield contains the ECC failing code that generated the error."
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: M5CR
    displayName: M5CR
    description: RAMECC monitor 5 configuration register
    addressOffset: 160
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ECCSEIE
        description: "ECC single error interrupt enable\nWhen ECCSEIE bit is set to 1, monitor x generates an interrupt when an ECC single error occurs during a read operation from RAM."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no interrupt generated when an ECC single error occurs
            value: 0
          - name: B_0x1
            description: interrupt generated when an ECC single error occurs
            value: 1
      - name: ECCDEIE
        description: "ECC double error interrupt enable\nWhen ECCDEIE bit is set to 1, monitor x generates an interrupt when an ECC double detection error occurs during a read operation from RAM."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no interrupt generated when an ECC double detection error occurs
            value: 0
          - name: B_0x1
            description: interrupt generated if an ECC double detection error occurs
            value: 1
      - name: ECCDEBWIE
        description: "ECC double error on byte write (BW) interrupt enable \nWhen ECCDEBWIE bit is set to 1, monitor x generates an interrupt when an ECC double detection error occurs during a byte write operation to RAM."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no interrupt generated when an ECC double detection error occurs on byte write
            value: 0
          - name: B_0x1
            description: interrupt generated if an ECC double detection error occurs on byte write
            value: 1
      - name: ECCELEN
        description: "ECC error latching enable\nWhen ECCELEN bit is set to 1, if an ECC error occurs (both for single error correction or double detection) during a read operation, the context (address, data and ECC code) that generated the error are latched to their respective registers."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no error context preserved when an ECC error occurs
            value: 0
          - name: B_0x1
            description: error context preserved when an ECC error occurs
            value: 1
      - name: ECCSECEN
        description: "ECC single error counter enable\nWhen ECCSECEN bit is set to 1, the occurrence counter is incremented when an ECC single error occurs during a read operation from RAM."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no counter increment when an ECC single error occurs
            value: 0
          - name: B_0x1
            description: counter increment when an ECC single error occurs
            value: 1
      - name: ECCDECEN
        description: "ECC double error counter enable\nWhen ECCDECEN bit is set to 1, the occurrence counter is incremented when an ECC double detection error occurs during a read operation from RAM."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no counter increment when an ECC double detection error occurs
            value: 0
          - name: B_0x1
            description: counter increment when an ECC double detection error occurs
            value: 1
      - name: ECCDEBWCEN
        description: "ECC double error on byte write (BW) counter enable\nWhen ECCDEBWCEN bit is set to 1, the occurrence counter is incremented when an ECC double detection error occurs during a byte write operation to RAM."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no counter increment when an ECC double detection error occurs on byte write
            value: 0
          - name: B_0x1
            description: counter increment when an ECC double detection error occurs on byte write
            value: 1
      - name: ECCTEA
        description: ECC Test ECC access
        bitOffset: 16
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: inactive
            value: 0
          - name: B_0x1
            description: write and read access blocked on data memory
            value: 1
          - name: B_0x2
            description: write and read access blocked on ECC memory
            value: 2
          - name: B_0x3
            description: inactive
            value: 3
  - name: M5SR
    displayName: M5SR
    description: RAMECC monitor 5 status register
    addressOffset: 164
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SEDCF
        description: "ECC single error detected and corrected flag\nThis bit is set by hardware. It is cleared by software by writing a 0"
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no error detected and corrected
            value: 0
          - name: B_0x1
            description: error detected and corrected
            value: 1
      - name: DEDF
        description: "ECC double error detected flag\nThis bit is set by hardware. It is cleared by software by writing a 0"
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no error detected
            value: 0
          - name: B_0x1
            description: error detected
            value: 1
      - name: DEBWDF
        description: "ECC double error on byte write (BW) detected flag \nThis bit is set by hardware. It is cleared by software by writing a 0"
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no error detected
            value: 0
          - name: B_0x1
            description: error detected
            value: 1
  - name: M5FAR
    displayName: M5FAR
    description: RAMECC monitor 5 failing address register
    addressOffset: 168
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FADD
        description: "ECC error failing address \nWhen an ECC error occurs the FADD bitfield contains the address that generated the ECC error."
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: M5FDRL
    displayName: M5FDRL
    description: RAMECC monitor 5 failing data low register
    addressOffset: 172
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FDATAL
        description: "Failing data low\nWhen an ECC error occurs the FDATAL bitfield contains the LSB part of the data that generated the error. For 32-bit word SRAM, this bitfield contains the full memory word that generated the error."
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: M5FDRH
    displayName: M5FDRH
    description: RAMECC monitor 5 failing data high register
    addressOffset: 176
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FDATAH
        description: "Failing data high (64-bit memory)\nWhen an ECC error occurs the FDATAH bitfield contains the MSB part of the data that generated the error."
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: M5FECR
    displayName: M5FECR
    description: RAMECC monitor 5 failing ECC error code register
    addressOffset: 180
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FEC
        description: "Failing error code\nWhen an ECC error occurs the FEC bitfield contains the ECC failing code that generated the error."
        bitOffset: 0
        bitWidth: 32
        access: read-only
addressBlocks:
  - offset: 0
    size: 4096
    usage: registers
