#############################################
#	Synopsys Design Constraints (SDC)
#	For FPGA fabric 
#	Description: Disable Switch Block outputs for PnR
#	Author: Xifan TANG 
#	Organization: University of Utah 
#	Date: Tue Jun 17 22:49:08 2025
#############################################

set_disable_timing fpga_top/sb_0__0_/chany_top_out

set_disable_timing fpga_top/sb_0__0_/chanx_right_out

set_disable_timing fpga_top/sb_0__0_/ccff_tail

set_disable_timing fpga_top/sb_0__1_/chany_top_out

set_disable_timing fpga_top/sb_0__1_/chanx_right_out

set_disable_timing fpga_top/sb_0__1_/chany_bottom_out

set_disable_timing fpga_top/sb_0__1_/ccff_tail

set_disable_timing fpga_top/sb_0__1_/sb_0__2_/chany_top_out

set_disable_timing fpga_top/sb_0__1_/sb_0__2_/chanx_right_out

set_disable_timing fpga_top/sb_0__1_/sb_0__2_/chany_bottom_out

set_disable_timing fpga_top/sb_0__1_/sb_0__2_/ccff_tail

set_disable_timing fpga_top/sb_0__1_/sb_0__2_/sb_0__3_/chany_top_out

set_disable_timing fpga_top/sb_0__1_/sb_0__2_/sb_0__3_/chanx_right_out

set_disable_timing fpga_top/sb_0__1_/sb_0__2_/sb_0__3_/chany_bottom_out

set_disable_timing fpga_top/sb_0__1_/sb_0__2_/sb_0__3_/ccff_tail

set_disable_timing fpga_top/sb_0__4_/chanx_right_out

set_disable_timing fpga_top/sb_0__4_/chany_bottom_out

set_disable_timing fpga_top/sb_0__4_/ccff_tail

set_disable_timing fpga_top/sb_1__0_/chany_top_out

set_disable_timing fpga_top/sb_1__0_/chanx_right_out

set_disable_timing fpga_top/sb_1__0_/chanx_left_out

set_disable_timing fpga_top/sb_1__0_/ccff_tail

set_disable_timing fpga_top/sb_1__0_/sb_2__0_/chany_top_out

set_disable_timing fpga_top/sb_1__0_/sb_2__0_/chanx_right_out

set_disable_timing fpga_top/sb_1__0_/sb_2__0_/chanx_left_out

set_disable_timing fpga_top/sb_1__0_/sb_2__0_/ccff_tail

set_disable_timing fpga_top/sb_1__0_/sb_2__0_/sb_3__0_/chany_top_out

set_disable_timing fpga_top/sb_1__0_/sb_2__0_/sb_3__0_/chanx_right_out

set_disable_timing fpga_top/sb_1__0_/sb_2__0_/sb_3__0_/chanx_left_out

set_disable_timing fpga_top/sb_1__0_/sb_2__0_/sb_3__0_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_2__1_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_2__1_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_2__1_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_2__1_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_2__1_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_2__1_/sb_2__2_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_2__1_/sb_2__2_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_2__1_/sb_2__2_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_2__1_/sb_2__2_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_2__1_/sb_2__2_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_2__1_/sb_2__2_/sb_2__3_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_2__1_/sb_2__2_/sb_2__3_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_2__1_/sb_2__2_/sb_2__3_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_2__1_/sb_2__2_/sb_2__3_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_2__1_/sb_2__2_/sb_2__3_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_2__1_/sb_2__2_/sb_2__3_/sb_3__1_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_2__1_/sb_2__2_/sb_2__3_/sb_3__1_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_2__1_/sb_2__2_/sb_2__3_/sb_3__1_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_2__1_/sb_2__2_/sb_2__3_/sb_3__1_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_2__1_/sb_2__2_/sb_2__3_/sb_3__1_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_2__1_/sb_2__2_/sb_2__3_/sb_3__1_/sb_3__2_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_2__1_/sb_2__2_/sb_2__3_/sb_3__1_/sb_3__2_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_2__1_/sb_2__2_/sb_2__3_/sb_3__1_/sb_3__2_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_2__1_/sb_2__2_/sb_2__3_/sb_3__1_/sb_3__2_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_2__1_/sb_2__2_/sb_2__3_/sb_3__1_/sb_3__2_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_2__1_/sb_2__2_/sb_2__3_/sb_3__1_/sb_3__2_/sb_3__3_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_2__1_/sb_2__2_/sb_2__3_/sb_3__1_/sb_3__2_/sb_3__3_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_2__1_/sb_2__2_/sb_2__3_/sb_3__1_/sb_3__2_/sb_3__3_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_2__1_/sb_2__2_/sb_2__3_/sb_3__1_/sb_3__2_/sb_3__3_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_2__1_/sb_2__2_/sb_2__3_/sb_3__1_/sb_3__2_/sb_3__3_/ccff_tail

set_disable_timing fpga_top/sb_1__4_/chanx_right_out

set_disable_timing fpga_top/sb_1__4_/chany_bottom_out

set_disable_timing fpga_top/sb_1__4_/chanx_left_out

set_disable_timing fpga_top/sb_1__4_/ccff_tail

set_disable_timing fpga_top/sb_1__4_/sb_2__4_/chanx_right_out

set_disable_timing fpga_top/sb_1__4_/sb_2__4_/chany_bottom_out

set_disable_timing fpga_top/sb_1__4_/sb_2__4_/chanx_left_out

set_disable_timing fpga_top/sb_1__4_/sb_2__4_/ccff_tail

set_disable_timing fpga_top/sb_1__4_/sb_2__4_/sb_3__4_/chanx_right_out

set_disable_timing fpga_top/sb_1__4_/sb_2__4_/sb_3__4_/chany_bottom_out

set_disable_timing fpga_top/sb_1__4_/sb_2__4_/sb_3__4_/chanx_left_out

set_disable_timing fpga_top/sb_1__4_/sb_2__4_/sb_3__4_/ccff_tail

set_disable_timing fpga_top/sb_4__0_/chany_top_out

set_disable_timing fpga_top/sb_4__0_/chanx_left_out

set_disable_timing fpga_top/sb_4__0_/ccff_tail

set_disable_timing fpga_top/sb_4__1_/chany_top_out

set_disable_timing fpga_top/sb_4__1_/chany_bottom_out

set_disable_timing fpga_top/sb_4__1_/chanx_left_out

set_disable_timing fpga_top/sb_4__1_/ccff_tail

set_disable_timing fpga_top/sb_4__1_/sb_4__2_/chany_top_out

set_disable_timing fpga_top/sb_4__1_/sb_4__2_/chany_bottom_out

set_disable_timing fpga_top/sb_4__1_/sb_4__2_/chanx_left_out

set_disable_timing fpga_top/sb_4__1_/sb_4__2_/ccff_tail

set_disable_timing fpga_top/sb_4__1_/sb_4__2_/sb_4__3_/chany_top_out

set_disable_timing fpga_top/sb_4__1_/sb_4__2_/sb_4__3_/chany_bottom_out

set_disable_timing fpga_top/sb_4__1_/sb_4__2_/sb_4__3_/chanx_left_out

set_disable_timing fpga_top/sb_4__1_/sb_4__2_/sb_4__3_/ccff_tail

set_disable_timing fpga_top/sb_4__4_/chany_bottom_out

set_disable_timing fpga_top/sb_4__4_/chanx_left_out

set_disable_timing fpga_top/sb_4__4_/ccff_tail

