// Seed: 4286582348
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  input id_2;
  inout id_1;
  reg   id_3;
  logic id_4;
  assign id_3 = id_3;
  assign id_3 = id_1;
  always @(posedge 1) begin
    if (id_3) begin
      #1;
      if (id_2) id_3 = 1'b0;
      else begin
        id_3 <= 1;
      end
    end
  end
endmodule
