library IEEE;
use IEEE.Std_Logic_1164.all;

entity deslocaE is
port (A: in std_logic_vector(3 downto 0);
	 S: out std_logic_vector(7 downto 0)
	 );
end deslocaD;

architecture circuitoDeslocaE of deslocaE is
begin
	S <='0000' + A(2 downto 0) & '0';
	
end circuitoDeslocaE;