// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "Vcore_v_mcu__Syms.h"


void Vcore_v_mcu::traceFullSub2(void* userp, VerilatedVcd* tracep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    vluint32_t* const oldp = tracep->oldp(vlSymsp->__Vm_baseCode);
    if (false && oldp) {}  // Prevent unused
    // Variables
    WData/*191:0*/ __Vtemp10062[6];
    WData/*191:0*/ __Vtemp10065[6];
    WData/*191:0*/ __Vtemp10068[6];
    WData/*191:0*/ __Vtemp10074[6];
    // Body
    {
        tracep->fullBit(oldp+13993,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_clk_en) 
                                           >> 2U))));
        tracep->fullBit(oldp+13994,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_clk_en) 
                                           >> 3U))));
        tracep->fullCData(oldp+13995,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__r_event_sync_0),2);
        tracep->fullCData(oldp+13996,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__r_event_sync_1),2);
        tracep->fullCData(oldp+13997,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__r_event_sync_2),2);
        tracep->fullCData(oldp+13998,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__r_event_sync_3),2);
        tracep->fullIData(oldp+13999,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_th),32);
        tracep->fullIData(oldp+14000,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_th),32);
        tracep->fullIData(oldp+14001,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_th),32);
        tracep->fullIData(oldp+14002,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_th),32);
        tracep->fullCData(oldp+14003,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_clk_en),4);
        tracep->fullCData(oldp+14004,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_timer_sel_hi),8);
        tracep->fullCData(oldp+14005,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_timer_sel_lo),8);
        tracep->fullBit(oldp+14006,((1U & (~ ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__p
                                               [7U][5U] 
                                               >> 8U) 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__p
                                                 [7U][2U] 
                                                 >> 0x13U))))));
        tracep->fullWData(oldp+14007,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_err),256);
        tracep->fullWData(oldp+14015,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_req),169);
        tracep->fullWData(oldp+14021,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__gnt),169);
        tracep->fullWData(oldp+14027,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_fc_mask),256);
        tracep->fullWData(oldp+14035,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_cl_mask),256);
        tracep->fullWData(oldp+14043,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_pr_mask),256);
        __Vtemp10062[0U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_fc_mask[0U];
        __Vtemp10062[1U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_fc_mask[1U];
        __Vtemp10062[2U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_fc_mask[2U];
        __Vtemp10062[3U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_fc_mask[3U];
        __Vtemp10062[4U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_fc_mask[4U];
        __Vtemp10062[5U] = (0x1ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_fc_mask[5U]);
        tracep->fullWData(oldp+14051,(__Vtemp10062),169);
        __Vtemp10065[0U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_cl_mask[0U];
        __Vtemp10065[1U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_cl_mask[1U];
        __Vtemp10065[2U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_cl_mask[2U];
        __Vtemp10065[3U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_cl_mask[3U];
        __Vtemp10065[4U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_cl_mask[4U];
        __Vtemp10065[5U] = (0x1ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_cl_mask[5U]);
        tracep->fullWData(oldp+14057,(__Vtemp10065),169);
        __Vtemp10068[0U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_pr_mask[0U];
        __Vtemp10068[1U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_pr_mask[1U];
        __Vtemp10068[2U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_pr_mask[2U];
        __Vtemp10068[3U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_pr_mask[3U];
        __Vtemp10068[4U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_pr_mask[4U];
        __Vtemp10068[5U] = (0x1ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_pr_mask[5U]);
        tracep->fullWData(oldp+14063,(__Vtemp10068),169);
        tracep->fullBit(oldp+14069,((1U & ((~ (IData)(
                                                      (0U 
                                                       != 
                                                       ((((((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__gnt[0U] 
                                                             & (~ 
                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_cl_mask[0U])) 
                                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__gnt[1U] 
                                                               & (~ 
                                                                  vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_cl_mask[1U]))) 
                                                           | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__gnt[2U] 
                                                              & (~ 
                                                                 vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_cl_mask[2U]))) 
                                                          | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__gnt[3U] 
                                                             & (~ 
                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_cl_mask[3U]))) 
                                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__gnt[4U] 
                                                            & (~ 
                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_cl_mask[4U]))) 
                                                        | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__gnt[5U] 
                                                           & (~ 
                                                              vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_cl_mask[5U])))))) 
                                           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__s_cl_event_ready)))));
        tracep->fullCData(oldp+14070,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_ls_sync),3);
        tracep->fullBit(oldp+14071,((1U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_ls_sync) 
                                               >> 2U)) 
                                           & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_ls_sync) 
                                              >> 1U)))));
        tracep->fullCData(oldp+14072,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_apb_events),8);
        tracep->fullCData(oldp+14073,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_fifo_event),8);
        tracep->fullIData(oldp+14074,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__unnamedblk2__DOT__i),32);
        tracep->fullWData(oldp+14075,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__r_priority),169);
        tracep->fullWData(oldp+14081,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__g[0]),169);
        tracep->fullWData(oldp+14087,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__g[1]),169);
        tracep->fullWData(oldp+14093,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__g[2]),169);
        tracep->fullWData(oldp+14099,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__g[3]),169);
        tracep->fullWData(oldp+14105,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__g[4]),169);
        tracep->fullWData(oldp+14111,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__g[5]),169);
        tracep->fullWData(oldp+14117,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__g[6]),169);
        tracep->fullWData(oldp+14123,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__g[7]),169);
        tracep->fullWData(oldp+14129,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__g[8]),169);
        tracep->fullWData(oldp+14135,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__p[0]),169);
        tracep->fullWData(oldp+14141,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__p[1]),169);
        tracep->fullWData(oldp+14147,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__p[2]),169);
        tracep->fullWData(oldp+14153,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__p[3]),169);
        tracep->fullWData(oldp+14159,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__p[4]),169);
        tracep->fullWData(oldp+14165,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__p[5]),169);
        tracep->fullWData(oldp+14171,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__p[6]),169);
        tracep->fullWData(oldp+14177,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__p[7]),169);
        tracep->fullIData(oldp+14183,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__j),32);
        tracep->fullCData(oldp+14184,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__i_event_fifo1__DOT__CS),2);
        tracep->fullCData(oldp+14185,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__i_event_fifo1__DOT__Pop_Pointer_CS),2);
        tracep->fullBit(oldp+14186,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__0__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14187,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__0__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14188,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__1__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14189,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__1__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14190,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__2__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14191,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__2__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14192,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__3__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14193,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__3__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14194,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__4__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14195,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__4__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14196,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__5__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14197,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__5__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14198,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__6__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14199,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__6__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14200,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__7__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14201,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__7__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14202,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__8__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14203,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__8__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14204,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__9__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14205,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__9__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14206,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__10__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14207,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__10__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14208,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__11__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14209,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__11__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14210,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__12__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14211,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__12__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14212,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__13__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14213,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__13__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14214,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__14__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14215,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__14__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14216,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__15__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14217,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__15__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14218,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__16__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14219,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__16__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14220,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__17__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14221,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__17__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14222,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__18__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14223,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__18__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14224,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__19__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14225,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__19__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14226,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__20__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14227,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__20__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14228,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__21__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14229,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__21__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14230,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__22__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14231,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__22__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14232,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__23__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14233,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__23__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14234,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__24__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14235,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__24__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14236,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__25__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14237,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__25__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14238,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__26__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14239,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__26__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14240,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__27__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14241,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__27__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14242,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__28__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14243,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__28__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14244,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__29__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14245,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__29__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14246,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__30__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14247,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__30__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14248,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__31__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14249,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__31__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14250,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__32__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14251,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__32__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14252,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__33__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14253,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__33__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14254,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__34__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14255,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__34__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14256,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__35__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14257,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__35__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14258,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__36__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14259,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__36__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14260,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__37__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14261,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__37__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14262,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__38__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14263,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__38__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14264,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__39__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14265,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__39__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14266,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__40__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14267,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__40__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14268,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__41__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14269,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__41__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14270,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__42__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14271,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__42__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14272,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__43__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14273,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__43__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14274,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__44__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14275,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__44__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14276,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__45__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14277,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__45__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14278,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__46__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14279,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__46__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14280,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__47__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14281,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__47__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14282,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__48__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14283,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__48__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14284,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__49__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14285,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__49__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14286,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__50__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14287,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__50__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14288,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__51__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14289,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__51__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14290,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__52__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14291,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__52__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14292,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__53__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14293,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__53__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14294,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__54__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14295,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__54__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14296,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__55__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14297,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__55__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14298,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__56__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14299,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__56__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14300,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__57__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14301,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__57__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14302,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__58__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14303,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__58__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14304,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__59__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14305,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__59__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14306,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__60__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14307,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__60__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14308,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__61__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14309,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__61__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14310,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__62__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14311,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__62__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14312,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__63__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14313,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__63__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14314,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__64__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14315,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__64__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14316,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__65__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14317,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__65__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14318,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__66__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14319,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__66__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14320,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__67__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14321,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__67__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14322,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__68__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14323,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__68__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14324,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__69__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14325,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__69__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14326,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__70__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14327,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__70__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14328,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__71__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14329,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__71__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14330,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__72__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14331,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__72__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14332,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__73__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14333,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__73__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14334,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__74__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14335,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__74__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14336,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__75__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14337,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__75__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14338,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__76__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14339,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__76__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14340,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__77__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14341,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__77__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14342,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__78__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14343,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__78__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14344,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__79__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14345,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__79__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14346,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__80__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14347,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__80__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14348,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__81__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14349,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__81__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14350,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__82__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14351,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__82__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14352,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__83__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14353,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__83__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14354,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__84__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14355,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__84__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14356,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__85__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14357,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__85__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14358,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__86__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14359,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__86__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14360,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__87__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14361,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__87__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14362,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__88__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14363,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__88__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14364,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__89__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14365,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__89__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14366,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__90__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14367,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__90__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14368,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__91__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14369,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__91__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14370,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__92__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14371,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__92__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14372,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__93__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14373,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__93__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14374,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__94__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14375,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__94__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14376,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__95__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14377,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__95__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14378,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__96__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14379,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__96__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14380,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__97__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14381,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__97__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14382,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__98__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14383,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__98__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14384,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__99__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14385,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__99__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14386,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__100__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14387,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__100__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14388,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__101__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14389,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__101__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14390,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__102__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14391,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__102__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14392,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__103__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14393,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__103__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14394,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__104__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14395,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__104__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14396,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__105__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14397,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__105__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14398,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__106__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14399,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__106__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14400,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__107__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14401,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__107__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14402,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__108__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14403,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__108__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14404,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__109__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14405,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__109__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14406,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__110__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14407,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__110__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14408,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__111__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14409,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__111__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14410,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__112__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14411,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__112__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14412,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__113__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14413,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__113__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14414,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__114__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14415,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__114__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14416,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__115__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14417,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__115__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14418,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__116__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14419,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__116__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14420,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__117__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14421,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__117__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14422,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__118__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14423,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__118__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14424,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__119__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14425,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__119__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14426,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__120__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14427,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__120__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14428,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__121__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14429,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__121__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14430,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__122__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14431,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__122__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14432,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__123__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14433,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__123__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14434,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__124__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14435,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__124__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14436,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__125__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14437,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__125__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14438,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__126__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14439,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__126__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14440,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__127__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14441,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__127__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14442,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__128__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14443,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__128__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14444,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__129__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14445,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__129__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14446,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__130__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14447,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__130__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14448,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__131__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14449,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__131__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14450,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__132__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14451,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__132__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14452,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__133__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14453,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__133__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14454,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__134__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14455,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__134__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14456,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__135__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14457,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__135__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14458,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__136__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14459,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__136__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14460,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__137__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14461,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__137__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14462,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__138__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14463,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__138__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14464,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__139__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14465,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__139__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14466,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__140__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14467,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__140__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14468,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__141__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14469,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__141__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14470,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__142__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14471,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__142__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14472,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__143__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14473,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__143__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14474,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__144__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14475,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__144__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14476,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__145__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14477,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__145__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14478,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__146__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14479,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__146__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14480,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__147__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14481,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__147__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14482,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__148__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14483,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__148__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14484,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__149__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14485,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__149__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14486,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__150__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14487,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__150__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14488,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__151__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14489,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__151__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14490,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__152__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14491,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__152__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14492,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__153__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14493,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__153__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14494,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__154__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14495,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__154__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14496,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__155__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14497,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__155__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14498,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__156__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14499,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__156__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14500,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__157__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14501,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__157__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14502,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__158__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14503,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__158__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14504,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__159__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14505,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__159__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14506,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__160__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14507,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__160__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14508,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__161__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14509,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__161__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14510,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__162__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14511,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__162__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14512,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__163__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14513,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__163__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14514,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__164__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14515,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__164__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14516,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__165__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14517,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__165__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14518,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__166__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14519,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__166__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14520,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__167__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14521,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__167__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14522,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__168__KET____DOT__u_soc_event_queue__DOT__r_event_count))));
        tracep->fullCData(oldp+14523,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__168__KET____DOT__u_soc_event_queue__DOT__r_event_count),2);
        tracep->fullBit(oldp+14524,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_blclk_cs));
        tracep->fullBit(oldp+14525,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_we_cs));
        tracep->fullBit(oldp+14526,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_we_int_cs));
        tracep->fullBit(oldp+14527,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_pchg_b_cs));
        tracep->fullBit(oldp+14528,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_cload_din_sel_cs));
        tracep->fullSData(oldp+14529,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_bl_pwrgate_cs),16);
        tracep->fullCData(oldp+14530,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_pwrgate_cs),8);
        tracep->fullCData(oldp+14531,((7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_col_cnt_cs))),3);
        tracep->fullSData(oldp+14532,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_sel_cs),16);
        tracep->fullCData(oldp+14533,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_din_cs),6);
        tracep->fullSData(oldp+14534,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_62_0__DOT__data_cs)
                                        ? (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5e__DOT__data_cs) 
                                            << 8U) 
                                           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5d__DOT__data_cs))
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_prog_cs))),16);
        tracep->fullBit(oldp+14535,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_62_0__DOT__data_cs)
                                      ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5c_6__DOT__data_cs)
                                      : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_prog_ifx_cs))));
        tracep->fullSData(oldp+14536,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_62_0__DOT__data_cs)
                                        ? (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_51_0__DOT__data_cs) 
                                            << 8U) 
                                           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_50_0__DOT__data_cs))
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_iso_en_cs))),16);
        tracep->fullSData(oldp+14537,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_62_0__DOT__data_cs)
                                        ? (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_53_0__DOT__data_cs) 
                                            << 8U) 
                                           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_52_0__DOT__data_cs))
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_pi_pwr_cs))),16);
        tracep->fullSData(oldp+14538,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_62_0__DOT__data_cs)
                                        ? (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_57_0__DOT__data_cs) 
                                            << 8U) 
                                           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_56_0__DOT__data_cs))
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_vlp_clkdis_cs))),16);
        tracep->fullBit(oldp+14539,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_62_0__DOT__data_cs)
                                      ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5c_1__DOT__data_cs)
                                      : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_vlp_clkdis_ifx_cs))));
        tracep->fullSData(oldp+14540,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_62_0__DOT__data_cs)
                                        ? (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_59_0__DOT__data_cs) 
                                            << 8U) 
                                           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_58_0__DOT__data_cs))
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_vlp_srdis_cs))),16);
        tracep->fullBit(oldp+14541,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_62_0__DOT__data_cs)
                                      ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5c_2__DOT__data_cs)
                                      : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_vlp_srdis_ifx_cs))));
        tracep->fullSData(oldp+14542,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_62_0__DOT__data_cs)
                                        ? (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5b_0__DOT__data_cs) 
                                            << 8U) 
                                           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5a_0__DOT__data_cs))
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_vlp_pwrdis_cs))),16);
        tracep->fullBit(oldp+14543,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__fcb2efpga_vlp_pwrdis_ifx));
        tracep->fullBit(oldp+14544,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wlclk_cs));
        tracep->fullBit(oldp+14545,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_resetb_cs));
        tracep->fullBit(oldp+14546,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__bl_din_sel_cs)
                                      ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_en_cs)
                                      : ((((0U == (0xfU 
                                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_18__DOT__data_cs))) 
                                           | (1U == 
                                              (0xfU 
                                               & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_18__DOT__data_cs)))) 
                                          | (2U == 
                                             (0xfU 
                                              & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_18__DOT__data_cs))))
                                          ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_en_cs_dly1cyc)
                                          : ((3U == 
                                              (0xfU 
                                               & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_18__DOT__data_cs)))
                                              ? ((0U 
                                                  == 
                                                  (3U 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_07_0__DOT__data_cs) 
                                                      >> 4U)))
                                                  ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_en_cs_dly1cyc)
                                                  : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_en_cs_dly2cyc))
                                              : ((0U 
                                                  == 
                                                  (3U 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_07_0__DOT__data_cs) 
                                                      >> 4U)))
                                                  ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_en_cs_dly1cyc)
                                                  : 
                                                 ((1U 
                                                   == 
                                                   (3U 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_07_0__DOT__data_cs) 
                                                       >> 4U)))
                                                   ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_en_cs_dly2cyc)
                                                   : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_en_cs_dly3cyc))))))));
        tracep->fullBit(oldp+14547,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_int_din_sel_cs));
        tracep->fullBit(oldp+14548,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_sel_tb_int_cs));
        tracep->fullBit(oldp+14549,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_62_0__DOT__data_cs)
                                      ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5c_4__DOT__data_cs)
                                      : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_fb_iso_enb_cs))));
        tracep->fullBit(oldp+14550,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_62_0__DOT__data_cs)
                                      ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5c_5__DOT__data_cs)
                                      : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_pwr_gate_cs))));
        tracep->fullBit(oldp+14551,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_62_0__DOT__data_cs)
                                      ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5c_7__DOT__data_cs)
                                      : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_set_por_cs))));
        tracep->fullBit(oldp+14552,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_21_0__DOT__data_cs));
        tracep->fullIData(oldp+14553,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__control_in_d1),32);
        tracep->fullIData(oldp+14554,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__control_in_d2),32);
        tracep->fullBit(oldp+14555,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__control_in_valid));
        tracep->fullBit(oldp+14556,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__s_lint_VALID));
        tracep->fullBit(oldp+14557,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_empty)))));
        tracep->fullBit(oldp+14558,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wen_p3));
        tracep->fullBit(oldp+14559,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wen_p2));
        tracep->fullBit(oldp+14560,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wen_p1));
        tracep->fullBit(oldp+14561,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wen_p0));
        tracep->fullCData(oldp+14562,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__d_lint_GNT),5);
        tracep->fullBit(oldp+14563,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__lint_fmo));
        tracep->fullBit(oldp+14564,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_full));
        tracep->fullBit(oldp+14565,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_empty));
        tracep->fullCData(oldp+14566,((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))),2);
        tracep->fullCData(oldp+14567,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__poptopush1),3);
        tracep->fullCData(oldp+14568,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__poptopush2),3);
        tracep->fullCData(oldp+14569,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__gcout_reg),3);
        tracep->fullBit(oldp+14570,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo));
        tracep->fullBit(oldp+14571,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__overflow));
        tracep->fullBit(oldp+14572,(((3U & ((IData)(1U) 
                                            + (3U & 
                                               ((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))) 
                                     == (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)))));
        tracep->fullBit(oldp+14573,(((3U & ((IData)(1U) 
                                            + (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))) 
                                     == (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)))));
        tracep->fullBit(oldp+14574,((((4U & ((~ (1U 
                                                 & (((IData)(1U) 
                                                     + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                                    >> 2U))) 
                                             << 2U)) 
                                      | (3U & ((IData)(1U) 
                                               + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))));
        tracep->fullBit(oldp+14575,((((4U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                 >> 2U)) 
                                             << 2U)) 
                                      | (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))));
        tracep->fullBit(oldp+14576,((2U > (7U & ((IData)(4U) 
                                                 - 
                                                 (((7U 
                                                    & ((IData)(1U) 
                                                       + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                   >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                   ? 
                                                  ((7U 
                                                    & ((IData)(1U) 
                                                       + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                   - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                   : 
                                                  ((IData)(1U) 
                                                   + 
                                                   ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
                                                    + 
                                                    (7U 
                                                     & ((IData)(1U) 
                                                        + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))))))))));
        tracep->fullBit(oldp+14577,((2U > (7U & ((IData)(4U) 
                                                 - 
                                                 (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                   >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                   ? 
                                                  ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                   - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                   : 
                                                  ((IData)(1U) 
                                                   + 
                                                   ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr)) 
                                                    + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))))))));
        tracep->fullCData(oldp+14578,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr),3);
        tracep->fullCData(oldp+14579,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr),3);
        tracep->fullCData(oldp+14580,((7U & ((3U & 
                                              (((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                               >> 1U)) 
                                             ^ ((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))),3);
        tracep->fullCData(oldp+14581,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp),3);
        tracep->fullCData(oldp+14582,((7U & ((IData)(1U) 
                                             + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))),3);
        tracep->fullCData(oldp+14583,((7U & ((IData)(4U) 
                                             - (((7U 
                                                  & ((IData)(1U) 
                                                     + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                 >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                 ? 
                                                ((7U 
                                                  & ((IData)(1U) 
                                                     + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                 - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                 : 
                                                ((IData)(1U) 
                                                 + 
                                                 ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
                                                  + 
                                                  (7U 
                                                   & ((IData)(1U) 
                                                      + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))))))),3);
        tracep->fullCData(oldp+14584,((7U & ((IData)(4U) 
                                             - (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                 >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                 ? 
                                                ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                 - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                 : 
                                                ((IData)(1U) 
                                                 + 
                                                 ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr)) 
                                                  + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))))),3);
        tracep->fullBit(oldp+14585,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__almost_empty));
        tracep->fullCData(oldp+14586,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr),2);
        tracep->fullBit(oldp+14587,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_empty) 
                                     | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__s_lint_VALID))));
        tracep->fullCData(oldp+14588,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__pushtopop1),3);
        tracep->fullCData(oldp+14589,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__pushtopop2),3);
        tracep->fullCData(oldp+14590,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__gcout_reg),3);
        tracep->fullBit(oldp+14591,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo));
        tracep->fullBit(oldp+14592,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__pae));
        tracep->fullBit(oldp+14593,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__underflow));
        tracep->fullBit(oldp+14594,(((7U & ((IData)(1U) 
                                            + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp))));
        tracep->fullBit(oldp+14595,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp))));
        tracep->fullBit(oldp+14596,(((3U & ((IData)(1U) 
                                            + (7U & 
                                               ((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp))));
        tracep->fullBit(oldp+14597,(((3U & ((IData)(1U) 
                                            + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp))));
        tracep->fullBit(oldp+14598,((2U > (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                                 - 
                                                 ((IData)(1U) 
                                                  + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))))));
        tracep->fullBit(oldp+14599,((2U > (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                                 - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))));
        tracep->fullCData(oldp+14600,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr),3);
        tracep->fullCData(oldp+14601,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr),3);
        tracep->fullCData(oldp+14602,((7U & ((3U & 
                                              (((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)) 
                                               >> 1U)) 
                                             ^ ((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))),3);
        tracep->fullCData(oldp+14603,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp),3);
        tracep->fullBit(oldp+14604,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__empty_next));
        tracep->fullBit(oldp+14605,((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__s_lint_VALID) 
                                      & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_empty)))
                                      ? (2U > (7U & 
                                               ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                                - ((IData)(1U) 
                                                   + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))))
                                      : (2U > (7U & 
                                               ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                                - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))))));
        tracep->fullBit(oldp+14606,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo_next));
        tracep->fullCData(oldp+14607,((7U & ((IData)(1U) 
                                             + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))),3);
        tracep->fullCData(oldp+14608,((3U & ((IData)(1U) 
                                             + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr)))),2);
        tracep->fullCData(oldp+14609,((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                             - ((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))),3);
        tracep->fullCData(oldp+14610,((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                             - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))),3);
        tracep->fullBit(oldp+14611,((1U & ((((((((0U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state)) 
                                                 | (1U 
                                                    == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state))) 
                                                | (2U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state))) 
                                               | (4U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state))) 
                                              | (6U 
                                                 == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state))) 
                                             | (7U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state))) 
                                            | ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__SPICR1) 
                                                   >> 5U)) 
                                               & (5U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state)))) 
                                           | ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__SPICR1))
                                               ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__Shift_Reg)
                                               : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__Shift_Reg) 
                                                  >> 7U))))));
        tracep->fullBit(oldp+14612,((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__SS_bar) 
                                              & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__ss_reg))))));
        tracep->fullBit(oldp+14613,((((((((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state)) 
                                          | (1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state))) 
                                         | (2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state))) 
                                        | (4U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state))) 
                                       | (6U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state))) 
                                      | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__trnsfer_done) 
                                         & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__SPICR1) 
                                            >> 2U)))
                                      ? 0U : (1U & 
                                              (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__BG__DOT__Baud_Rate_r))))));
        tracep->fullBit(oldp+14614,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbaps_INST__DOT__fcb_apbs_pready_cs));
        tracep->fullIData(oldp+14615,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__frwf_crf_rd_data),32);
        tracep->fullSData(oldp+14616,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_apbm_paddr_cs),12);
        tracep->fullCData(oldp+14617,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_apbm_psel_cs),8);
        tracep->fullBit(oldp+14618,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_apbm_penable_cs));
        tracep->fullBit(oldp+14619,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_apbm_pwrite_cs));
        tracep->fullBit(oldp+14620,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_apbm_ramfifo_sel_cs));
        tracep->fullBit(oldp+14621,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_rst_cs));
        tracep->fullBit(oldp+14622,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_21_0__DOT__data_cs)))));
        tracep->fullBit(oldp+14623,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__fcb_clp_cfg_enb_cs));
        tracep->fullBit(oldp+14624,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__fcb_clp_pwr_gate_cs));
        tracep->fullBit(oldp+14625,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__fcb_clp_vlp_cs));
        tracep->fullBit(oldp+14626,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__fcb_clp_set_por_cs));
        tracep->fullBit(oldp+14627,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbmic_INST__DOT__fcb_spi_master_en_syncff1) 
                                     & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbmic_INST__DOT__fsmc_fmic_clr_spi_master_en_latch)))));
        tracep->fullCData(oldp+14628,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_08__DOT__data_cs),8);
        tracep->fullCData(oldp+14629,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_09__DOT__data_cs),8);
        tracep->fullBit(oldp+14630,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__fifo_cnt_cs) 
                                           >> 1U))));
        tracep->fullCData(oldp+14631,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_11__DOT__data_cs),8);
        tracep->fullCData(oldp+14632,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_10__DOT__data_cs),8);
        tracep->fullCData(oldp+14633,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_18__DOT__data_cs))),4);
        tracep->fullCData(oldp+14634,((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_18__DOT__data_cs) 
                                               >> 4U))),4);
        tracep->fullCData(oldp+14635,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_14__DOT__data_cs),8);
        tracep->fullCData(oldp+14636,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_1e__DOT__data_cs),8);
        tracep->fullBit(oldp+14637,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_1f_0__DOT__data_cs));
        tracep->fullCData(oldp+14638,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_0b__DOT__data_cs),8);
        tracep->fullCData(oldp+14639,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_0c__DOT__data_cs),8);
        tracep->fullBit(oldp+14640,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__frfu_ffsr_rfifo_rd_en));
        tracep->fullIData(oldp+14641,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__frfu_ffsr_wfifo_wdata),32);
        tracep->fullBit(oldp+14642,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrffwff_rd_en));
        tracep->fullCData(oldp+14643,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_13__DOT__data_cs),8);
        tracep->fullCData(oldp+14644,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_12__DOT__data_cs),8);
        tracep->fullBit(oldp+14645,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_04__DOT__data_cs) 
                                           >> 4U))));
        tracep->fullCData(oldp+14646,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_04__DOT__data_cs))),4);
        tracep->fullBit(oldp+14647,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_04__DOT__data_cs) 
                                           >> 5U))));
        tracep->fullCData(oldp+14648,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_50_0__DOT__data_cs),8);
        tracep->fullCData(oldp+14649,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_51_0__DOT__data_cs),8);
        tracep->fullCData(oldp+14650,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_52_0__DOT__data_cs),8);
        tracep->fullCData(oldp+14651,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_53_0__DOT__data_cs),8);
        tracep->fullBit(oldp+14652,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_62_0__DOT__data_cs));
        tracep->fullCData(oldp+14653,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_3b__DOT__data_cs),6);
        tracep->fullCData(oldp+14654,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_3a__DOT__data_cs),8);
        tracep->fullBit(oldp+14655,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5c_1__DOT__data_cs));
        tracep->fullCData(oldp+14656,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_56_0__DOT__data_cs),8);
        tracep->fullCData(oldp+14657,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_57_0__DOT__data_cs),8);
        tracep->fullBit(oldp+14658,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5c_3__DOT__data_cs));
        tracep->fullCData(oldp+14659,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5a_0__DOT__data_cs),8);
        tracep->fullCData(oldp+14660,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5b_0__DOT__data_cs),8);
        tracep->fullBit(oldp+14661,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5c_2__DOT__data_cs));
        tracep->fullCData(oldp+14662,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_58_0__DOT__data_cs),8);
        tracep->fullCData(oldp+14663,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_59_0__DOT__data_cs),8);
        tracep->fullIData(oldp+14664,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__ffsr_frfu_rfifo_rdata),32);
        tracep->fullBit(oldp+14665,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__frfu_frwf_crf_wr_en));
        tracep->fullBit(oldp+14666,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__frfu_fsmc_checksum_enable));
        tracep->fullBit(oldp+14667,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__frfu_fsmc_checksum_status_cs));
        tracep->fullBit(oldp+14668,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_2f_0__DOT__data_cs))));
        tracep->fullBit(oldp+14669,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_05__DOT__data_cs) 
                                           >> 1U))));
        tracep->fullCData(oldp+14670,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_06__DOT__data_cs),8);
        tracep->fullBit(oldp+14671,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_05__DOT__data_cs))));
        tracep->fullCData(oldp+14672,((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_rddata)),8);
        tracep->fullCData(oldp+14673,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_0a__DOT__data_cs),8);
        tracep->fullCData(oldp+14674,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_0d__DOT__data_cs),8);
        tracep->fullCData(oldp+14675,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_0e__DOT__data_cs),8);
        tracep->fullCData(oldp+14676,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_0f__DOT__data_cs),8);
        tracep->fullCData(oldp+14677,((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__qf_aff2_INST__DOT__qf_rfm_f_INST__DOT__memory_data
                                       [(1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__qf_aff2_INST__DOT__fifo_rd_ptr_cs) 
                                                >> 1U) 
                                               ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__qf_aff2_INST__DOT__fifo_rd_ptr_cs)))])),8);
        tracep->fullBit(oldp+14678,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fssc_frfu_cwf_wr_en));
        tracep->fullCData(oldp+14679,((0x7fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__qf_aff2_INST__DOT__qf_rfm_f_INST__DOT__memory_data
                                                [(1U 
                                                  & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__qf_aff2_INST__DOT__fifo_rd_ptr_cs) 
                                                      >> 1U) 
                                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__qf_aff2_INST__DOT__fifo_rd_ptr_cs)))] 
                                                >> 8U))),7);
        tracep->fullBit(oldp+14680,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fssc_frfu_wr_en));
        tracep->fullBit(oldp+14681,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fsmc_fmic_clr_spi_master_en));
        tracep->fullBit(oldp+14682,((1U & (~ (((0U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs)) 
                                               | (0xb3U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs))) 
                                              | (0xb6U 
                                                 == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs)))))));
        tracep->fullBit(oldp+14683,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__fsmc_fmic_seq_done_cs));
        tracep->fullCData(oldp+14684,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fsmc_frfu_cwf_wr_data),8);
        tracep->fullBit(oldp+14685,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fsmc_frfu_cwf_wr_en));
        tracep->fullBit(oldp+14686,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fsmc_frfu_set_fb_cfg_done));
        tracep->fullCData(oldp+14687,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fsmc_frfu_wr_addr),7);
        tracep->fullCData(oldp+14688,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fsmc_frfu_wr_data),8);
        tracep->fullBit(oldp+14689,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fsmc_frfu_wr_en));
        tracep->fullBit(oldp+14690,((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_1__DOT__fifo_cnt_cs))));
        tracep->fullBit(oldp+14691,((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_1__DOT__fifo_cnt_cs))));
        tracep->fullBit(oldp+14692,((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_1__DOT__fifo_cnt_cs))));
        tracep->fullIData(oldp+14693,((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__frwf_frfu_cwf_wr_data_temp)),32);
        tracep->fullBit(oldp+14694,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__frwf_frfu_cwf_wr_en));
        tracep->fullCData(oldp+14695,((0x7fU & (IData)(
                                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__frwf_frfu_cwf_wr_data_temp 
                                                        >> 0x20U)))),7);
        tracep->fullBit(oldp+14696,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__frwf_frfu_rd_en));
        tracep->fullCData(oldp+14697,((0xffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__frwf_frfu_cwf_wr_data_temp))),8);
        tracep->fullBit(oldp+14698,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__frwf_frfu_wr_en));
        tracep->fullBit(oldp+14699,((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_0__DOT__fifo_cnt_cs))));
        tracep->fullBit(oldp+14700,((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_0__DOT__fifo_cnt_cs))));
        tracep->fullCData(oldp+14701,(((2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__quad_status_1_cs) 
                                              << 1U)) 
                                       | (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__quad_status_0_cs)))),2);
        tracep->fullCData(oldp+14702,(((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__quad_status_1_cs)) 
                                       | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__quad_status_0_cs) 
                                                >> 1U)))),2);
        tracep->fullCData(oldp+14703,(((2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__quad_status_1_cs) 
                                              >> 1U)) 
                                       | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__quad_status_0_cs) 
                                                >> 2U)))),2);
        tracep->fullCData(oldp+14704,(((2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__quad_status_1_cs) 
                                              >> 2U)) 
                                       | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__quad_status_0_cs) 
                                                >> 3U)))),2);
        tracep->fullCData(oldp+14705,(((2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__quad_status_1_cs) 
                                              >> 3U)) 
                                       | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__quad_status_0_cs) 
                                                >> 4U)))),2);
        tracep->fullCData(oldp+14706,(((2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__quad_status_1_cs) 
                                              >> 4U)) 
                                       | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__quad_status_0_cs) 
                                                >> 5U)))),2);
        tracep->fullCData(oldp+14707,(((2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__quad_status_1_cs) 
                                              >> 5U)) 
                                       | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__quad_status_0_cs) 
                                                >> 6U)))),2);
        tracep->fullCData(oldp+14708,(((2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__quad_status_1_cs) 
                                              >> 6U)) 
                                       | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__quad_status_0_cs) 
                                                >> 7U)))),2);
        tracep->fullCData(oldp+14709,(((2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__quad_status_1_cs) 
                                              >> 7U)) 
                                       | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__quad_status_0_cs) 
                                                >> 8U)))),2);
        tracep->fullCData(oldp+14710,(((2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__quad_status_1_cs) 
                                              >> 8U)) 
                                       | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__quad_status_0_cs) 
                                                >> 9U)))),2);
        tracep->fullCData(oldp+14711,(((2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__quad_status_1_cs) 
                                              >> 9U)) 
                                       | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__quad_status_0_cs) 
                                                >> 0xaU)))),2);
        tracep->fullCData(oldp+14712,(((2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__quad_status_1_cs) 
                                              >> 0xaU)) 
                                       | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__quad_status_0_cs) 
                                                >> 0xbU)))),2);
        tracep->fullCData(oldp+14713,(((2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__quad_status_1_cs) 
                                              >> 0xbU)) 
                                       | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__quad_status_0_cs) 
                                                >> 0xcU)))),2);
        tracep->fullCData(oldp+14714,(((2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__quad_status_1_cs) 
                                              >> 0xcU)) 
                                       | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__quad_status_0_cs) 
                                                >> 0xdU)))),2);
        tracep->fullCData(oldp+14715,(((2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__quad_status_1_cs) 
                                              >> 0xdU)) 
                                       | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__quad_status_0_cs) 
                                                >> 0xeU)))),2);
        tracep->fullCData(oldp+14716,(((2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__quad_status_1_cs) 
                                              >> 0xeU)) 
                                       | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__quad_status_0_cs) 
                                                >> 0xfU)))),2);
        tracep->fullBit(oldp+14717,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fpmu_pmu_busy));
        tracep->fullBit(oldp+14718,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_28_0__DOT__data_cs));
        tracep->fullBit(oldp+14719,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_29_0__DOT__data_cs));
        tracep->fullBit(oldp+14720,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_2a_0__DOT__data_cs));
        tracep->fullBit(oldp+14721,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_2b_0__DOT__data_cs));
        tracep->fullCData(oldp+14722,((3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_04__DOT__data_cs) 
                                             >> 6U))),2);
        tracep->fullCData(oldp+14723,((3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_19__DOT__data_cs) 
                                             >> 6U))),2);
        tracep->fullBit(oldp+14724,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fmic_frfu_set_pmu_chip_vlp_en));
        tracep->fullBit(oldp+14725,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fmic_frfu_set_pmu_chip_wu_en));
        tracep->fullBit(oldp+14726,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbmic_INST__DOT__fmic_frfu_set_rc_clk_en_cs));
        tracep->fullBit(oldp+14727,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__ffsr_frfu_clr_fb_cfg_kickoff));
        tracep->fullBit(oldp+14728,((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_0__DOT__fifo_cnt_cs))));
        tracep->fullBit(oldp+14729,((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_0__DOT__fifo_cnt_cs))));
        tracep->fullBit(oldp+14730,((4U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_1__DOT__fifo_cnt_cs))));
        tracep->fullBit(oldp+14731,((3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_1__DOT__fifo_cnt_cs))));
        tracep->fullBit(oldp+14732,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs))));
        tracep->fullBit(oldp+14733,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__clp_stm_cs))));
        tracep->fullBit(oldp+14734,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fclp_frfu_clear_cfg_done));
        tracep->fullBit(oldp+14735,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fclp_frfu_clear_pd_en));
        tracep->fullBit(oldp+14736,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fclp_frfu_clear_pd_wu_en));
        tracep->fullBit(oldp+14737,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fclp_frfu_clear_vlp_en));
        tracep->fullBit(oldp+14738,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fclp_frfu_clear_vlp_wu_en));
        tracep->fullCData(oldp+14739,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__fclp_frfu_clp_pw_sta_cs),2);
        tracep->fullBit(oldp+14740,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fsmc_frfu_set_pd));
        tracep->fullCData(oldp+14741,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__chip_pw_sta_cs),2);
        tracep->fullBit(oldp+14742,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__frfu_fpmu_prog_cfg_done));
        tracep->fullBit(oldp+14743,(((~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata) 
                                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_21_wr_en))));
        tracep->fullBit(oldp+14744,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fpmu_frfu_clr_cfg_done));
        tracep->fullBit(oldp+14745,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fpmu_frfu_clr_pmu_chip_cmd));
        tracep->fullBit(oldp+14746,(((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_2f_wr_en) 
                                       & (0U != (0xfU 
                                                 & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata))) 
                                      | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fsmc_frfu_set_quad_pd)) 
                                     | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fsmc_frfu_set_pd))));
        tracep->fullCData(oldp+14747,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_2f_0__DOT__data_cs),4);
        tracep->fullCData(oldp+14748,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_30_0__DOT__data_cs),8);
        tracep->fullCData(oldp+14749,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_31_0__DOT__data_cs),8);
        tracep->fullBit(oldp+14750,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fpmu_frfu_clr_quads));
        tracep->fullBit(oldp+14751,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5c_4__DOT__data_cs));
        tracep->fullBit(oldp+14752,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5c_5__DOT__data_cs));
        tracep->fullBit(oldp+14753,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5c_6__DOT__data_cs));
        tracep->fullBit(oldp+14754,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5c_7__DOT__data_cs));
        tracep->fullCData(oldp+14755,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5d__DOT__data_cs),8);
        tracep->fullCData(oldp+14756,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5e__DOT__data_cs),8);
        tracep->fullBit(oldp+14757,((1U & (~ ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_cfg_stm_cs)) 
                                              & (0U 
                                                 == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_stm_cs)))))));
        tracep->fullBit(oldp+14758,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fsmc_frfu_set_quad_pd));
        tracep->fullBit(oldp+14759,((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_cfg_stm_cs))));
        tracep->fullBit(oldp+14760,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__frfu_fclp_cfg_done_dly8));
        tracep->fullCData(oldp+14761,((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_07_0__DOT__data_cs))),2);
        tracep->fullCData(oldp+14762,((3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_07_0__DOT__data_cs) 
                                             >> 2U))),2);
        tracep->fullCData(oldp+14763,((3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_07_0__DOT__data_cs) 
                                             >> 4U))),2);
        tracep->fullBit(oldp+14764,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_00_rd_en));
        tracep->fullBit(oldp+14765,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_00_wr_en));
        tracep->fullBit(oldp+14766,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_01_rd_en));
        tracep->fullBit(oldp+14767,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_01_wr_en));
        tracep->fullBit(oldp+14768,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_02_rd_en));
        tracep->fullBit(oldp+14769,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_02_wr_en));
        tracep->fullBit(oldp+14770,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_03_rd_en));
        tracep->fullBit(oldp+14771,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_03_wr_en));
        tracep->fullBit(oldp+14772,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_04_rd_en));
        tracep->fullBit(oldp+14773,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_04_wr_en));
        tracep->fullBit(oldp+14774,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_05_rd_en));
        tracep->fullBit(oldp+14775,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_05_wr_en));
        tracep->fullBit(oldp+14776,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_06_rd_en));
        tracep->fullBit(oldp+14777,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_06_wr_en));
        tracep->fullBit(oldp+14778,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_07_rd_en));
        tracep->fullBit(oldp+14779,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_07_wr_en));
        tracep->fullBit(oldp+14780,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_08_rd_en));
        tracep->fullBit(oldp+14781,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_08_wr_en));
        tracep->fullBit(oldp+14782,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_09_rd_en));
        tracep->fullBit(oldp+14783,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_09_wr_en));
        tracep->fullBit(oldp+14784,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_0a_rd_en));
        tracep->fullBit(oldp+14785,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_0a_wr_en));
        tracep->fullBit(oldp+14786,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_0b_rd_en));
        tracep->fullBit(oldp+14787,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_0b_wr_en));
        tracep->fullBit(oldp+14788,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_0c_rd_en));
        tracep->fullBit(oldp+14789,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_0c_wr_en));
        tracep->fullBit(oldp+14790,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_0d_rd_en));
        tracep->fullBit(oldp+14791,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_0d_wr_en));
        tracep->fullBit(oldp+14792,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_0e_rd_en));
        tracep->fullBit(oldp+14793,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_0e_wr_en));
        tracep->fullBit(oldp+14794,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_0f_rd_en));
        tracep->fullBit(oldp+14795,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_0f_wr_en));
        tracep->fullBit(oldp+14796,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_10_rd_en));
        tracep->fullBit(oldp+14797,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_10_wr_en));
        tracep->fullBit(oldp+14798,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_11_rd_en));
        tracep->fullBit(oldp+14799,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_11_wr_en));
        tracep->fullBit(oldp+14800,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_12_rd_en));
        tracep->fullBit(oldp+14801,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_12_wr_en));
        tracep->fullBit(oldp+14802,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_13_rd_en));
        tracep->fullBit(oldp+14803,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_13_wr_en));
        tracep->fullBit(oldp+14804,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_14_rd_en));
        tracep->fullBit(oldp+14805,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_14_wr_en));
        tracep->fullBit(oldp+14806,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_15_rd_en));
        tracep->fullBit(oldp+14807,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_15_wr_en));
        tracep->fullBit(oldp+14808,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_16_rd_en));
        tracep->fullBit(oldp+14809,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_16_wr_en));
        tracep->fullBit(oldp+14810,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_17_rd_en));
        tracep->fullBit(oldp+14811,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_17_wr_en));
        tracep->fullBit(oldp+14812,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_18_rd_en));
        tracep->fullBit(oldp+14813,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_18_wr_en));
        tracep->fullBit(oldp+14814,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_19_rd_en));
        tracep->fullBit(oldp+14815,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_19_wr_en));
        tracep->fullBit(oldp+14816,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_1a_rd_en));
        tracep->fullBit(oldp+14817,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_1a_wr_en));
        tracep->fullBit(oldp+14818,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_1b_rd_en));
        tracep->fullBit(oldp+14819,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_1b_wr_en));
        tracep->fullBit(oldp+14820,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_1c_rd_en));
        tracep->fullBit(oldp+14821,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_1c_wr_en));
        tracep->fullBit(oldp+14822,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_1d_rd_en));
        tracep->fullBit(oldp+14823,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_1d_wr_en));
        tracep->fullBit(oldp+14824,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_1e_rd_en));
        tracep->fullBit(oldp+14825,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_1e_wr_en));
        tracep->fullBit(oldp+14826,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_1f_rd_en));
        tracep->fullBit(oldp+14827,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_1f_wr_en));
        tracep->fullBit(oldp+14828,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_20_rd_en));
        tracep->fullBit(oldp+14829,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_20_wr_en));
        tracep->fullBit(oldp+14830,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_21_rd_en));
        tracep->fullBit(oldp+14831,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_21_wr_en));
        tracep->fullBit(oldp+14832,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_30_rd_en));
        tracep->fullBit(oldp+14833,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_30_wr_en));
        tracep->fullBit(oldp+14834,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_31_rd_en));
        tracep->fullBit(oldp+14835,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_31_wr_en));
        tracep->fullBit(oldp+14836,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_32_rd_en));
        tracep->fullBit(oldp+14837,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_32_wr_en));
        tracep->fullBit(oldp+14838,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_33_rd_en));
        tracep->fullBit(oldp+14839,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_33_wr_en));
        tracep->fullBit(oldp+14840,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_34_rd_en));
        tracep->fullBit(oldp+14841,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_34_wr_en));
        tracep->fullBit(oldp+14842,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_35_rd_en));
        tracep->fullBit(oldp+14843,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_35_wr_en));
        tracep->fullBit(oldp+14844,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_36_rd_en));
        tracep->fullBit(oldp+14845,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_36_wr_en));
        tracep->fullBit(oldp+14846,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_37_rd_en));
        tracep->fullBit(oldp+14847,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_37_wr_en));
        tracep->fullBit(oldp+14848,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_38_rd_en));
        tracep->fullBit(oldp+14849,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_38_wr_en));
        tracep->fullBit(oldp+14850,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_39_rd_en));
        tracep->fullBit(oldp+14851,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_39_wr_en));
        tracep->fullBit(oldp+14852,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_3a_rd_en));
        tracep->fullBit(oldp+14853,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_3a_wr_en));
        tracep->fullBit(oldp+14854,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_3b_rd_en));
        tracep->fullBit(oldp+14855,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_3b_wr_en));
        tracep->fullBit(oldp+14856,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_3c_rd_en));
        tracep->fullBit(oldp+14857,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_3c_wr_en));
        tracep->fullBit(oldp+14858,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_3d_rd_en));
        tracep->fullBit(oldp+14859,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_3d_wr_en));
        tracep->fullBit(oldp+14860,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_3e_rd_en));
        tracep->fullBit(oldp+14861,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_3e_wr_en));
        tracep->fullBit(oldp+14862,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_40_rd_en));
        tracep->fullBit(oldp+14863,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_40_wr_en));
        tracep->fullBit(oldp+14864,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_41_rd_en));
        tracep->fullBit(oldp+14865,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_41_wr_en));
        tracep->fullBit(oldp+14866,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_42_rd_en));
        tracep->fullBit(oldp+14867,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_42_wr_en));
        tracep->fullBit(oldp+14868,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_43_rd_en));
        tracep->fullBit(oldp+14869,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_43_wr_en));
        tracep->fullBit(oldp+14870,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_44_rd_en));
        tracep->fullBit(oldp+14871,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_44_wr_en));
        tracep->fullBit(oldp+14872,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_45_rd_en));
        tracep->fullBit(oldp+14873,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_45_wr_en));
        tracep->fullBit(oldp+14874,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_46_rd_en));
        tracep->fullBit(oldp+14875,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_46_wr_en));
        tracep->fullBit(oldp+14876,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_47_rd_en));
        tracep->fullBit(oldp+14877,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_47_wr_en));
        tracep->fullBit(oldp+14878,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_48_rd_en));
        tracep->fullBit(oldp+14879,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_48_wr_en));
        tracep->fullBit(oldp+14880,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_49_rd_en));
        tracep->fullBit(oldp+14881,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_49_wr_en));
        tracep->fullBit(oldp+14882,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_4a_rd_en));
        tracep->fullBit(oldp+14883,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_4a_wr_en));
        tracep->fullBit(oldp+14884,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_4b_rd_en));
        tracep->fullBit(oldp+14885,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_4b_wr_en));
        tracep->fullBit(oldp+14886,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_4c_rd_en));
        tracep->fullBit(oldp+14887,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_4c_wr_en));
        tracep->fullBit(oldp+14888,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_4d_rd_en));
        tracep->fullBit(oldp+14889,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_4d_wr_en));
        tracep->fullBit(oldp+14890,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_4e_rd_en));
        tracep->fullBit(oldp+14891,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_4e_wr_en));
        tracep->fullBit(oldp+14892,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_4f_rd_en));
        tracep->fullBit(oldp+14893,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_4f_wr_en));
        tracep->fullBit(oldp+14894,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_50_rd_en));
        tracep->fullBit(oldp+14895,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_50_wr_en));
        tracep->fullBit(oldp+14896,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_51_rd_en));
        tracep->fullBit(oldp+14897,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_51_wr_en));
        tracep->fullBit(oldp+14898,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_52_rd_en));
        tracep->fullBit(oldp+14899,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_52_wr_en));
        tracep->fullBit(oldp+14900,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_53_rd_en));
        tracep->fullBit(oldp+14901,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_53_wr_en));
        tracep->fullBit(oldp+14902,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_54_rd_en));
        tracep->fullBit(oldp+14903,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_54_wr_en));
        tracep->fullBit(oldp+14904,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_55_rd_en));
        tracep->fullBit(oldp+14905,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_55_wr_en));
        tracep->fullBit(oldp+14906,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_56_rd_en));
        tracep->fullBit(oldp+14907,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_56_wr_en));
        tracep->fullBit(oldp+14908,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_57_rd_en));
        tracep->fullBit(oldp+14909,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_57_wr_en));
        tracep->fullBit(oldp+14910,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_58_rd_en));
        tracep->fullBit(oldp+14911,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_58_wr_en));
        tracep->fullBit(oldp+14912,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_59_rd_en));
        tracep->fullBit(oldp+14913,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_59_wr_en));
        tracep->fullBit(oldp+14914,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_5a_rd_en));
        tracep->fullBit(oldp+14915,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_5a_wr_en));
        tracep->fullBit(oldp+14916,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_5b_rd_en));
        tracep->fullBit(oldp+14917,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_5b_wr_en));
        tracep->fullBit(oldp+14918,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_5c_rd_en));
        tracep->fullBit(oldp+14919,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_5c_wr_en));
        tracep->fullBit(oldp+14920,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_5d_rd_en));
        tracep->fullBit(oldp+14921,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_5d_wr_en));
        tracep->fullBit(oldp+14922,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_5e_rd_en));
        tracep->fullBit(oldp+14923,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_5e_wr_en));
        tracep->fullBit(oldp+14924,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_60_rd_en));
        tracep->fullBit(oldp+14925,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_60_wr_en));
        tracep->fullBit(oldp+14926,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_61_rd_en));
        tracep->fullBit(oldp+14927,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_61_wr_en));
        tracep->fullBit(oldp+14928,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_62_rd_en));
        tracep->fullBit(oldp+14929,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_62_wr_en));
        tracep->fullBit(oldp+14930,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_27_rd_en));
        tracep->fullBit(oldp+14931,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_27_wr_en));
        tracep->fullBit(oldp+14932,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_28_rd_en));
        tracep->fullBit(oldp+14933,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_28_wr_en));
        tracep->fullBit(oldp+14934,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_29_rd_en));
        tracep->fullBit(oldp+14935,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_29_wr_en));
        tracep->fullBit(oldp+14936,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_2a_rd_en));
        tracep->fullBit(oldp+14937,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_2a_wr_en));
        tracep->fullBit(oldp+14938,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_2b_rd_en));
        tracep->fullBit(oldp+14939,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_2b_wr_en));
        tracep->fullBit(oldp+14940,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_2c_rd_en));
        tracep->fullBit(oldp+14941,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_2c_wr_en));
        tracep->fullBit(oldp+14942,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_2d_rd_en));
        tracep->fullBit(oldp+14943,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_2d_wr_en));
        tracep->fullBit(oldp+14944,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_2e_rd_en));
        tracep->fullBit(oldp+14945,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_2e_wr_en));
        tracep->fullBit(oldp+14946,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_2f_rd_en));
        tracep->fullBit(oldp+14947,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_2f_wr_en));
        tracep->fullCData(oldp+14948,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_1a__DOT__data_cs),8);
        tracep->fullCData(oldp+14949,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_1b__DOT__data_cs),8);
        tracep->fullCData(oldp+14950,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_1c__DOT__data_cs),8);
        tracep->fullCData(oldp+14951,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_1d__DOT__data_cs),8);
        tracep->fullBit(oldp+14952,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_4f_0__DOT__data_cs));
        tracep->fullCData(oldp+14953,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_46__DOT__data_cs),8);
        tracep->fullCData(oldp+14954,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_47__DOT__data_cs),8);
        tracep->fullBit(oldp+14955,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_4c__DOT__data_cs) 
                                           >> 1U))));
        tracep->fullBit(oldp+14956,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_4c__DOT__data_cs))));
        tracep->fullCData(oldp+14957,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_4a__DOT__data_cs),8);
        tracep->fullCData(oldp+14958,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_4b__DOT__data_cs),8);
        tracep->fullBit(oldp+14959,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_4c__DOT__data_cs) 
                                           >> 3U))));
        tracep->fullCData(oldp+14960,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_48__DOT__data_cs),8);
        tracep->fullCData(oldp+14961,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_49__DOT__data_cs),8);
        tracep->fullBit(oldp+14962,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_4c__DOT__data_cs) 
                                           >> 2U))));
        tracep->fullBit(oldp+14963,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_4c__DOT__data_cs) 
                                           >> 4U))));
        tracep->fullBit(oldp+14964,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_4c__DOT__data_cs) 
                                           >> 5U))));
        tracep->fullBit(oldp+14965,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_4c__DOT__data_cs) 
                                           >> 6U))));
        tracep->fullBit(oldp+14966,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_4c__DOT__data_cs) 
                                           >> 7U))));
        tracep->fullCData(oldp+14967,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_4d__DOT__data_cs),8);
        tracep->fullCData(oldp+14968,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_4e__DOT__data_cs),8);
        tracep->fullBit(oldp+14969,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5c_0__DOT__data_cs));
        tracep->fullCData(oldp+14970,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_42__DOT__data_cs),8);
        tracep->fullCData(oldp+14971,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_43__DOT__data_cs),8);
        tracep->fullCData(oldp+14972,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_40__DOT__data_cs),8);
        tracep->fullCData(oldp+14973,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_41__DOT__data_cs),8);
        tracep->fullBit(oldp+14974,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_61_0__DOT__data_cs));
        tracep->fullCData(oldp+14975,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_19__DOT__data_cs),8);
        tracep->fullBit(oldp+14976,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_60__DOT__data_cs));
        tracep->fullCData(oldp+14977,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_addr),7);
        tracep->fullIData(oldp+14978,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_rddata),32);
        tracep->fullBit(oldp+14979,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_sel));
        tracep->fullIData(oldp+14980,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata),32);
        tracep->fullBit(oldp+14981,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_write));
        tracep->fullCData(oldp+14982,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fssc_frfu_rd_addr_syncff1),7);
        tracep->fullCData(oldp+14983,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__byte_cnt_cs),2);
        tracep->fullIData(oldp+14984,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_wr_data),32);
        tracep->fullBit(oldp+14985,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_wr_en));
        tracep->fullCData(oldp+14986,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_wr_byte),4);
        tracep->fullBit(oldp+14987,((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__fifo_cnt_cs))));
        tracep->fullCData(oldp+14988,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrffwff_stm_cs),2);
        tracep->fullCData(oldp+14989,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrffwff_stm_ns),2);
        tracep->fullBit(oldp+14990,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__post_cksum_en));
        tracep->fullBit(oldp+14991,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__pre_cksum_en));
        tracep->fullBit(oldp+14992,((0x40U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_1e__DOT__data_cs))));
        tracep->fullCData(oldp+14993,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__rd_stm_cs),2);
        tracep->fullCData(oldp+14994,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__rd_stm_ns),2);
        tracep->fullBit(oldp+14995,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_chksum_b0_en));
        tracep->fullBit(oldp+14996,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_chksum_b1_en));
        tracep->fullBit(oldp+14997,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__rdback_data_b0_en));
        tracep->fullBit(oldp+14998,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__rdback_data_b1_en));
        tracep->fullSData(oldp+14999,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__chksum_c0),16);
        tracep->fullSData(oldp+15000,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__chksum_c1),16);
        tracep->fullBit(oldp+15001,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__ffsr_frfu_clr_fb_cfg_kickoff_dly1cyc));
        tracep->fullBit(oldp+15002,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__ffsr_frfu_clr_fb_cfg_kickoff_dly2cyc));
        tracep->fullBit(oldp+15003,((1U & (~ ((0U != 
                                               (0xffffU 
                                                & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__chksum_c0) 
                                                    + 
                                                    (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_1b__DOT__data_cs) 
                                                      << 8U) 
                                                     | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_1a__DOT__data_cs))) 
                                                   + 
                                                   (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_1d__DOT__data_cs) 
                                                     << 8U) 
                                                    | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_1c__DOT__data_cs))))) 
                                              | (0U 
                                                 != 
                                                 (0xffffU 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__chksum_c1) 
                                                     - 
                                                     (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_1d__DOT__data_cs) 
                                                       << 8U) 
                                                      | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_1c__DOT__data_cs))))))))));
        tracep->fullBit(oldp+15004,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_27_0__DOT__data_cs));
        tracep->fullCData(oldp+15005,((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata)),8);
        tracep->fullCData(oldp+15006,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_04__DOT__data_cs),8);
        tracep->fullCData(oldp+15007,((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_04_wr_en)
                                                 ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata
                                                 : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_04__DOT__data_cs)))),8);
        tracep->fullCData(oldp+15008,((3U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata)),2);
        tracep->fullCData(oldp+15009,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_05__DOT__data_cs),2);
        tracep->fullCData(oldp+15010,((3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_05_wr_en)
                                              ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata
                                              : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_05__DOT__data_cs)))),2);
        tracep->fullCData(oldp+15011,((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_06_wr_en)
                                                 ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata
                                                 : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_06__DOT__data_cs)))),8);
        tracep->fullCData(oldp+15012,((0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata)),6);
        tracep->fullCData(oldp+15013,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_07_0__DOT__data_cs),6);
        tracep->fullCData(oldp+15014,((0x3fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_07_wr_en)
                                                 ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata
                                                 : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_07_0__DOT__data_cs)))),6);
        tracep->fullCData(oldp+15015,((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_08_wr_en)
                                                 ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata
                                                 : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_08__DOT__data_cs)))),8);
        tracep->fullCData(oldp+15016,((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_09_wr_en)
                                                 ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata
                                                 : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_09__DOT__data_cs)))),8);
        tracep->fullCData(oldp+15017,((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_0a_wr_en)
                                                 ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata
                                                 : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_0a__DOT__data_cs)))),8);
        tracep->fullCData(oldp+15018,((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_0b_wr_en)
                                                 ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata
                                                 : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_0b__DOT__data_cs)))),8);
        tracep->fullCData(oldp+15019,((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_0c_wr_en)
                                                 ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata
                                                 : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_0c__DOT__data_cs)))),8);
        tracep->fullCData(oldp+15020,((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_0d_wr_en)
                                                 ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata
                                                 : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_0d__DOT__data_cs)))),8);
        tracep->fullCData(oldp+15021,((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_0e_wr_en)
                                                 ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata
                                                 : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_0e__DOT__data_cs)))),8);
        tracep->fullCData(oldp+15022,((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_0f_wr_en)
                                                 ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata
                                                 : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_0f__DOT__data_cs)))),8);
        tracep->fullCData(oldp+15023,((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_10_wr_en)
                                                 ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata
                                                 : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_10__DOT__data_cs)))),8);
        tracep->fullCData(oldp+15024,((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_11_wr_en)
                                                 ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata
                                                 : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_11__DOT__data_cs)))),8);
        tracep->fullCData(oldp+15025,((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_12_wr_en)
                                                 ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata
                                                 : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_12__DOT__data_cs)))),8);
        tracep->fullCData(oldp+15026,((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_13_wr_en)
                                                 ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata
                                                 : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_13__DOT__data_cs)))),8);
        tracep->fullCData(oldp+15027,((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_14_wr_en)
                                                 ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata
                                                 : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_14__DOT__data_cs)))),8);
        tracep->fullCData(oldp+15028,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_18__DOT__data_cs),8);
        tracep->fullCData(oldp+15029,((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_18_wr_en)
                                                 ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata
                                                 : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_18__DOT__data_cs)))),8);
        tracep->fullCData(oldp+15030,((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_19_wr_en)
                                                 ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata
                                                 : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_19__DOT__data_cs)))),8);
        tracep->fullCData(oldp+15031,((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_1a_wr_en)
                                                 ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata
                                                 : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_1a__DOT__data_cs)))),8);
        tracep->fullCData(oldp+15032,((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_1b_wr_en)
                                                 ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata
                                                 : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_1b__DOT__data_cs)))),8);
        tracep->fullCData(oldp+15033,((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_1c_wr_en)
                                                 ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata
                                                 : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_1c__DOT__data_cs)))),8);
        tracep->fullCData(oldp+15034,((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_1d_wr_en)
                                                 ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata
                                                 : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_1d__DOT__data_cs)))),8);
        tracep->fullCData(oldp+15035,((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_1e_wr_en)
                                                 ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata
                                                 : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_1e__DOT__data_cs)))),8);
        tracep->fullBit(oldp+15036,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata)));
        tracep->fullBit(oldp+15037,((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__ffsr_frfu_clr_fb_cfg_kickoff)) 
                                           & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_1f_wr_en)
                                               ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata
                                               : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_1f_0__DOT__data_cs))))));
        tracep->fullBit(oldp+15038,((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fsmc_frfu_set_fb_cfg_done) 
                                      | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fclp_frfu_clear_cfg_done)) 
                                     | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fpmu_frfu_clr_cfg_done))));
        tracep->fullBit(oldp+15039,((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fclp_frfu_clear_cfg_done)) 
                                           & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fpmu_frfu_clr_cfg_done))))));
        tracep->fullBit(oldp+15040,((1U & ((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fsmc_frfu_set_fb_cfg_done) 
                                             | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fclp_frfu_clear_cfg_done)) 
                                            | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fpmu_frfu_clr_cfg_done))
                                            ? ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fclp_frfu_clear_cfg_done)) 
                                               & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fpmu_frfu_clr_cfg_done)))
                                            : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_21_wr_en)
                                                ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata
                                                : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_21_0__DOT__data_cs))))));
        tracep->fullCData(oldp+15041,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fpmu_frfu_clr_quads)
                                        ? 0U : (0xffU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_30_wr_en)
                                                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata
                                                    : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_30_0__DOT__data_cs))))),8);
        tracep->fullCData(oldp+15042,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fpmu_frfu_clr_quads)
                                        ? 0U : (0xffU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_31_wr_en)
                                                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata
                                                    : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_31_0__DOT__data_cs))))),8);
        tracep->fullCData(oldp+15043,((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_3a_wr_en)
                                                 ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata
                                                 : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_3a__DOT__data_cs)))),8);
        tracep->fullCData(oldp+15044,((0x3fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_3b_wr_en)
                                                 ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata
                                                 : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_3b__DOT__data_cs)))),6);
        tracep->fullCData(oldp+15045,((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_40_wr_en)
                                                 ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata
                                                 : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_40__DOT__data_cs)))),8);
        tracep->fullCData(oldp+15046,((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_41_wr_en)
                                                 ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata
                                                 : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_41__DOT__data_cs)))),8);
        tracep->fullCData(oldp+15047,((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_42_wr_en)
                                                 ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata
                                                 : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_42__DOT__data_cs)))),8);
        tracep->fullCData(oldp+15048,((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_43_wr_en)
                                                 ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata
                                                 : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_43__DOT__data_cs)))),8);
        tracep->fullCData(oldp+15049,((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_46_wr_en)
                                                 ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata
                                                 : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_46__DOT__data_cs)))),8);
        tracep->fullCData(oldp+15050,((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_47_wr_en)
                                                 ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata
                                                 : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_47__DOT__data_cs)))),8);
        tracep->fullCData(oldp+15051,((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_48_wr_en)
                                                 ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata
                                                 : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_48__DOT__data_cs)))),8);
        tracep->fullCData(oldp+15052,((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_49_wr_en)
                                                 ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata
                                                 : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_49__DOT__data_cs)))),8);
        tracep->fullCData(oldp+15053,((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_4a_wr_en)
                                                 ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata
                                                 : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_4a__DOT__data_cs)))),8);
        tracep->fullCData(oldp+15054,((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_4b_wr_en)
                                                 ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata
                                                 : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_4b__DOT__data_cs)))),8);
        tracep->fullCData(oldp+15055,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_4c__DOT__data_cs),8);
        tracep->fullCData(oldp+15056,((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_4c_wr_en)
                                                 ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata
                                                 : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_4c__DOT__data_cs)))),8);
        tracep->fullCData(oldp+15057,((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_4d_wr_en)
                                                 ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata
                                                 : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_4d__DOT__data_cs)))),8);
        tracep->fullCData(oldp+15058,((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_4e_wr_en)
                                                 ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata
                                                 : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_4e__DOT__data_cs)))),8);
        tracep->fullBit(oldp+15059,((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_4f_0__DOT__data_cs)) 
                                           & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_4f_wr_en)
                                               ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata
                                               : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_4f_0__DOT__data_cs))))));
        tracep->fullCData(oldp+15060,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_4f_0__DOT__data_cs)
                                        ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_40__DOT__data_cs)
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_50_0__DOT__data_cs))),8);
        tracep->fullCData(oldp+15061,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_4f_0__DOT__data_cs)
                                        ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_41__DOT__data_cs)
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_51_0__DOT__data_cs))),8);
        tracep->fullCData(oldp+15062,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_4f_0__DOT__data_cs)
                                        ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_42__DOT__data_cs)
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_52_0__DOT__data_cs))),8);
        tracep->fullCData(oldp+15063,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_4f_0__DOT__data_cs)
                                        ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_43__DOT__data_cs)
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_53_0__DOT__data_cs))),8);
        tracep->fullCData(oldp+15064,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_4f_0__DOT__data_cs)
                                        ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_46__DOT__data_cs)
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_56_0__DOT__data_cs))),8);
        tracep->fullCData(oldp+15065,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_4f_0__DOT__data_cs)
                                        ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_47__DOT__data_cs)
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_57_0__DOT__data_cs))),8);
        tracep->fullCData(oldp+15066,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_4f_0__DOT__data_cs)
                                        ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_48__DOT__data_cs)
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_58_0__DOT__data_cs))),8);
        tracep->fullCData(oldp+15067,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_4f_0__DOT__data_cs)
                                        ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_49__DOT__data_cs)
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_59_0__DOT__data_cs))),8);
        tracep->fullCData(oldp+15068,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_4f_0__DOT__data_cs)
                                        ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_4a__DOT__data_cs)
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5a_0__DOT__data_cs))),8);
        tracep->fullCData(oldp+15069,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_4f_0__DOT__data_cs)
                                        ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_4b__DOT__data_cs)
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5b_0__DOT__data_cs))),8);
        tracep->fullBit(oldp+15070,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_4f_0__DOT__data_cs)
                                            ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_4c__DOT__data_cs)
                                            : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5c_0__DOT__data_cs)))));
        tracep->fullBit(oldp+15071,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_4f_0__DOT__data_cs)
                                            ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_4c__DOT__data_cs) 
                                               >> 1U)
                                            : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5c_1__DOT__data_cs)))));
        tracep->fullBit(oldp+15072,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_4f_0__DOT__data_cs)
                                            ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_4c__DOT__data_cs) 
                                               >> 2U)
                                            : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5c_2__DOT__data_cs)))));
        tracep->fullBit(oldp+15073,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_4f_0__DOT__data_cs)
                                            ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_4c__DOT__data_cs) 
                                               >> 3U)
                                            : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5c_3__DOT__data_cs)))));
        tracep->fullBit(oldp+15074,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_4f_0__DOT__data_cs)
                                            ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_4c__DOT__data_cs) 
                                               >> 4U)
                                            : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5c_4__DOT__data_cs)))));
        tracep->fullBit(oldp+15075,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_4f_0__DOT__data_cs)
                                            ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_4c__DOT__data_cs) 
                                               >> 5U)
                                            : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5c_5__DOT__data_cs)))));
        tracep->fullBit(oldp+15076,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_4f_0__DOT__data_cs)
                                            ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_4c__DOT__data_cs) 
                                               >> 6U)
                                            : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5c_6__DOT__data_cs)))));
        tracep->fullBit(oldp+15077,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_4f_0__DOT__data_cs)
                                            ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_4c__DOT__data_cs) 
                                               >> 7U)
                                            : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5c_7__DOT__data_cs)))));
        tracep->fullCData(oldp+15078,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_4f_0__DOT__data_cs)
                                        ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_4d__DOT__data_cs)
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5d__DOT__data_cs))),8);
        tracep->fullCData(oldp+15079,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_4f_0__DOT__data_cs)
                                        ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_4e__DOT__data_cs)
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5e__DOT__data_cs))),8);
        tracep->fullBit(oldp+15080,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_60_wr_en)
                                            ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata
                                            : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_60__DOT__data_cs)))));
        tracep->fullBit(oldp+15081,((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_61_0__DOT__data_cs)) 
                                           & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_61_wr_en)
                                               ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata
                                               : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_61_0__DOT__data_cs))))));
        tracep->fullBit(oldp+15082,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_61_0__DOT__data_cs)
                                      ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_60__DOT__data_cs)
                                      : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_62_0__DOT__data_cs))));
        tracep->fullBit(oldp+15083,(((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fclp_frfu_clear_vlp_wu_en)) 
                                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fmic_frfu_set_pmu_chip_wu_en))));
        tracep->fullBit(oldp+15084,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fclp_frfu_clear_vlp_wu_en)
                                            ? ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fclp_frfu_clear_vlp_wu_en)) 
                                               & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fmic_frfu_set_pmu_chip_wu_en))
                                            : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_28_wr_en)
                                                ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata
                                                : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_28_0__DOT__data_cs))))));
        tracep->fullBit(oldp+15085,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fmic_frfu_set_pmu_chip_vlp_en) 
                                     & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fclp_frfu_clear_vlp_en)))));
        tracep->fullBit(oldp+15086,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fclp_frfu_clear_vlp_en)
                                            ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fmic_frfu_set_pmu_chip_vlp_en) 
                                               & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fclp_frfu_clear_vlp_en)))
                                            : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_29_wr_en)
                                                ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata
                                                : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_29_0__DOT__data_cs))))));
        tracep->fullBit(oldp+15087,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fclp_frfu_clear_pd_wu_en)))));
        tracep->fullBit(oldp+15088,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fclp_frfu_clear_pd_wu_en)
                                            ? (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fclp_frfu_clear_pd_wu_en))
                                            : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_2a_wr_en)
                                                ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata
                                                : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_2a_0__DOT__data_cs))))));
        tracep->fullBit(oldp+15089,((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fclp_frfu_clear_pd_en)) 
                                           & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_2b_wr_en)
                                               ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata
                                               : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_2b_0__DOT__data_cs))))));
        tracep->fullCData(oldp+15090,((0xfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata)),4);
        tracep->fullBit(oldp+15091,((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fpmu_frfu_clr_pmu_chip_cmd) 
                                      | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fsmc_frfu_set_pd)) 
                                     | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fsmc_frfu_set_quad_pd))));
        tracep->fullCData(oldp+15092,((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fsmc_frfu_set_pd) 
                                        << 2U) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fsmc_frfu_set_quad_pd) 
                                                  << 3U))),4);
        tracep->fullCData(oldp+15093,((0xfU & ((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fpmu_frfu_clr_pmu_chip_cmd) 
                                                 | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fsmc_frfu_set_pd)) 
                                                | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fsmc_frfu_set_quad_pd))
                                                ? (
                                                   ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fsmc_frfu_set_pd) 
                                                    << 2U) 
                                                   | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fsmc_frfu_set_quad_pd) 
                                                      << 3U))
                                                : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_2f_wr_en)
                                                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata
                                                    : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_2f_0__DOT__data_cs))))),4);
        tracep->fullBit(oldp+15094,((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__fifo_cnt_cs))));
        tracep->fullCData(oldp+15095,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__fifo_cnt_cs),2);
        tracep->fullCData(oldp+15096,((3U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_wr_en) 
                                              & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrffwff_rd_en))
                                              ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__fifo_cnt_cs)
                                              : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_wr_en)
                                                  ? 
                                                 ((IData)(1U) 
                                                  + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__fifo_cnt_cs))
                                                  : 
                                                 ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrffwff_rd_en)
                                                   ? 
                                                  ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__fifo_cnt_cs) 
                                                   - (IData)(1U))
                                                   : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__fifo_cnt_cs)))))),2);
        tracep->fullBit(oldp+15097,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__fifo_wr_ptr_cs));
        tracep->fullBit(oldp+15098,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_wr_en)
                                            ? ((IData)(1U) 
                                               + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__fifo_wr_ptr_cs))
                                            : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__fifo_wr_ptr_cs)))));
        tracep->fullBit(oldp+15099,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__fifo_rd_ptr_cs));
        tracep->fullBit(oldp+15100,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrffwff_rd_en)
                                            ? ((IData)(1U) 
                                               + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__fifo_rd_ptr_cs))
                                            : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__fifo_rd_ptr_cs)))));
        tracep->fullBit(oldp+15101,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_wr_byte))));
        tracep->fullCData(oldp+15102,((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_wr_data)),8);
        tracep->fullBit(oldp+15103,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_wr_byte) 
                                           >> 1U))));
        tracep->fullCData(oldp+15104,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_wr_data 
                                                >> 8U))),8);
        tracep->fullBit(oldp+15105,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_wr_byte) 
                                           >> 2U))));
        tracep->fullCData(oldp+15106,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_wr_data 
                                                >> 0x10U))),8);
        tracep->fullBit(oldp+15107,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_wr_byte) 
                                           >> 3U))));
        tracep->fullCData(oldp+15108,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_wr_data 
                                                >> 0x18U))),8);
        tracep->fullCData(oldp+15109,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__scc_stm_cs),3);
        tracep->fullBit(oldp+15110,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__fifo_rd_en));
        tracep->fullSData(oldp+15111,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__qf_aff2_INST__DOT__qf_rfm_f_INST__DOT__memory_data
                                      [(1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__qf_aff2_INST__DOT__fifo_rd_ptr_cs) 
                                               >> 1U) 
                                              ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__qf_aff2_INST__DOT__fifo_rd_ptr_cs)))]),15);
        tracep->fullCData(oldp+15112,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__qf_aff2_INST__DOT__fifo_rd_ptr_cs),2);
        tracep->fullCData(oldp+15113,(((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__qf_aff2_INST__DOT__fifo_rd_ptr_cs))
                                        ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__qf_aff2_INST__DOT__fifo_rd_ptr_cs))
                                            ? 2U : 0U)
                                        : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__qf_aff2_INST__DOT__fifo_rd_ptr_cs))
                                            ? 3U : 1U))),2);
        tracep->fullCData(oldp+15114,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__qf_aff2_INST__DOT__qf_dff_w2r_INST__DOT__dest_data_syncff2),2);
        tracep->fullCData(oldp+15115,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__qf_aff2_INST__DOT__qf_dff_w2r_INST__DOT__dest_data_syncff1),2);
        tracep->fullBit(oldp+15116,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__qf_aff2_INST__DOT__fifo_rd_ptr_cs) 
                                            >> 1U) 
                                           ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__qf_aff2_INST__DOT__fifo_rd_ptr_cs)))));
        tracep->fullCData(oldp+15117,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs),8);
        tracep->fullCData(oldp+15118,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_ns),8);
        tracep->fullCData(oldp+15119,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_return_stm_cs),8);
        tracep->fullCData(oldp+15120,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_return_stm_ns),8);
        tracep->fullCData(oldp+15121,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_return_x_stm_cs),8);
        tracep->fullCData(oldp+15122,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_return_x_stm_ns),8);
        tracep->fullBit(oldp+15123,(((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__INTR_read) 
                                       | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__INTR_write)) 
                                      & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__SPICR1) 
                                         >> 6U)) & 
                                     ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__SPICR1) 
                                      >> 7U))));
        tracep->fullBit(oldp+15124,(((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__SPICR1) 
                                       >> 4U) & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__SPICR1) 
                                                 >> 5U)) 
                                     & (5U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state)))));
        tracep->fullBit(oldp+15125,((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__SS_bar) 
                                              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__ss_reg) 
                                                 >> 1U))))));
        tracep->fullBit(oldp+15126,((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__SS_bar) 
                                              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__ss_reg) 
                                                 >> 2U))))));
        tracep->fullBit(oldp+15127,((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__SS_bar) 
                                              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__ss_reg) 
                                                 >> 3U))))));
        tracep->fullBit(oldp+15128,((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__SS_bar) 
                                              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__ss_reg) 
                                                 >> 4U))))));
        tracep->fullBit(oldp+15129,((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__SS_bar) 
                                              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__ss_reg) 
                                                 >> 5U))))));
        tracep->fullBit(oldp+15130,((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__SS_bar) 
                                              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__ss_reg) 
                                                 >> 6U))))));
        tracep->fullBit(oldp+15131,((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__SS_bar) 
                                              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__ss_reg) 
                                                 >> 7U))))));
        tracep->fullBit(oldp+15132,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__TIP));
        tracep->fullCData(oldp+15133,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_addr_cs),3);
        tracep->fullCData(oldp+15134,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_wr_data_cs),8);
        tracep->fullBit(oldp+15135,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_we_cs));
        tracep->fullBit(oldp+15136,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_stb_cs));
        tracep->fullBit(oldp+15137,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_cyc_cs));
        tracep->fullCData(oldp+15138,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_addr_ns),3);
        tracep->fullCData(oldp+15139,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_wr_data_ns),8);
        tracep->fullBit(oldp+15140,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_we_ns));
        tracep->fullBit(oldp+15141,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_stb_ns));
        tracep->fullBit(oldp+15142,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_cyc_ns));
        tracep->fullIData(oldp+15143,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spif_address_cs),24);
        tracep->fullIData(oldp+15144,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spif_address_ns),24);
        tracep->fullCData(oldp+15145,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spif_wr_data_cs),8);
        tracep->fullCData(oldp+15146,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spif_wr_data_ns),8);
        tracep->fullSData(oldp+15147,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spif_exp_data_cs),9);
        tracep->fullSData(oldp+15148,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spif_exp_data_ns),9);
        tracep->fullIData(oldp+15149,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spif_rd_cnt_cs),24);
        tracep->fullIData(oldp+15150,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spif_rd_cnt_ns),24);
        tracep->fullBit(oldp+15151,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__rfu_path_en_cs));
        tracep->fullBit(oldp+15152,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__rfu_path_en_ns));
        tracep->fullBit(oldp+15153,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__error_flag_cs));
        tracep->fullBit(oldp+15154,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__error_flag_ns));
        tracep->fullCData(oldp+15155,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__SPI_Read_Data_latch),8);
        tracep->fullCData(oldp+15156,((0xffU & ((4U 
                                                 & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_addr_cs))
                                                 ? 
                                                ((2U 
                                                  & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_addr_cs))
                                                  ? 
                                                 ((1U 
                                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_addr_cs))
                                                   ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__spi_clk_cnt_reg)
                                                   : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__spi_ctrl_reg))
                                                  : 
                                                 ((1U 
                                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_addr_cs))
                                                   ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__ss_reg)
                                                   : 
                                                  (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__TIP) 
                                                    << 2U) 
                                                   | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__INTR_write) 
                                                       << 1U) 
                                                      | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__INTR_read)))))
                                                 : 
                                                ((2U 
                                                  & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_addr_cs))
                                                  ? 
                                                 ((1U 
                                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_addr_cs))
                                                   ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__SPI_Read_Data_latch)
                                                   : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__SPICR1))
                                                  : 
                                                 ((1U 
                                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_addr_cs))
                                                   ? 
                                                  ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__SPIBR) 
                                                   >> 8U)
                                                   : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__SPIBR)))))),8);
        tracep->fullBit(oldp+15157,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_cyc_cs) 
                                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_stb_cs))));
        tracep->fullSData(oldp+15158,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_timer_cs),11);
        tracep->fullSData(oldp+15159,((0x7ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_timer_kickoff)
                                                  ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_timer_ini_value)
                                                  : 
                                                 ((0U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_timer_cs))
                                                   ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_timer_cs)
                                                   : 
                                                  ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_timer_cs) 
                                                   - (IData)(1U)))))),11);
        tracep->fullSData(oldp+15160,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_timer_ini_value),11);
        tracep->fullBit(oldp+15161,((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_timer_cs))));
        tracep->fullBit(oldp+15162,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_timer_kickoff));
        tracep->fullBit(oldp+15163,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__Baud_rate_re));
        tracep->fullBit(oldp+15164,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_clear_br_cnt));
        tracep->fullCData(oldp+15165,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_cs_error_cnt_cs),3);
        tracep->fullCData(oldp+15166,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_cs_error_cnt_ns),3);
        tracep->fullBit(oldp+15167,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__fsmc_fmic_seq_done_ns));
        tracep->fullBit(oldp+15168,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__BG__DOT__Baud_Rate_r));
        tracep->fullBit(oldp+15169,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__SPICR1) 
                                           >> 2U))));
        tracep->fullBit(oldp+15170,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__SPICR1) 
                                           >> 3U))));
        tracep->fullBit(oldp+15171,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__IRQ_read));
        tracep->fullBit(oldp+15172,((4U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state))));
        tracep->fullBit(oldp+15173,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__SPICR1))));
        tracep->fullBit(oldp+15174,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__SPICR1) 
                                           >> 5U))));
        tracep->fullBit(oldp+15175,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__SPICR1) 
                                           >> 4U))));
        tracep->fullBit(oldp+15176,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__SPICR1) 
                                           >> 7U))));
        tracep->fullSData(oldp+15177,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__SPIBR),16);
        tracep->fullCData(oldp+15178,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__tx_reg),8);
        tracep->fullCData(oldp+15179,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__ss_reg),8);
        tracep->fullCData(oldp+15180,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__spi_ctrl_reg),3);
        tracep->fullCData(oldp+15181,((7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__spi_clk_cnt_reg))),3);
        tracep->fullBit(oldp+15182,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__spi_clk_cnt_reg) 
                                           >> 7U))));
        tracep->fullBit(oldp+15183,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__wb_wacc));
        tracep->fullBit(oldp+15184,((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state))));
        tracep->fullBit(oldp+15185,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__cmd_reg0));
        tracep->fullBit(oldp+15186,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__cmd_reg1));
        tracep->fullBit(oldp+15187,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__cmd_reg32) 
                                           >> 1U))));
        tracep->fullBit(oldp+15188,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__cmd_reg32))));
        tracep->fullBit(oldp+15189,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__SPICR1) 
                                           >> 6U))));
        tracep->fullCData(oldp+15190,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__SPICR1),8);
        tracep->fullCData(oldp+15191,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__spi_clk_cnt_reg),8);
        tracep->fullCData(oldp+15192,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__cmd_reg32),2);
        tracep->fullBit(oldp+15193,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__cmd_reg7));
        tracep->fullBit(oldp+15194,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__irq_rd1));
        tracep->fullBit(oldp+15195,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__irq_rd2));
        tracep->fullBit(oldp+15196,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__irq_rd1) 
                                     & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__irq_rd2)))));
        tracep->fullBit(oldp+15197,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__irq_wr1));
        tracep->fullBit(oldp+15198,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__irq_wr2));
        tracep->fullBit(oldp+15199,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__irq_wr1) 
                                     & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__irq_wr2)))));
        tracep->fullBit(oldp+15200,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__INTR_read));
        tracep->fullBit(oldp+15201,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__INTR_write));
        tracep->fullBit(oldp+15202,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__irq_rd_pos_x));
        tracep->fullBit(oldp+15203,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__irq_wr_pos_x));
        tracep->fullCData(oldp+15204,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state),3);
        tracep->fullBit(oldp+15205,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__SS_bar));
        tracep->fullCData(oldp+15206,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__bit_count),3);
        tracep->fullBit(oldp+15207,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__trnsfer_done));
        tracep->fullCData(oldp+15208,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__Shift_Reg),8);
        tracep->fullBit(oldp+15209,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__start));
        tracep->fullBit(oldp+15210,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__stop));
        tracep->fullBit(oldp+15211,((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__BG__DOT__count16 
                                     == ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__SPIBR) 
                                         << 1U))));
        tracep->fullBit(oldp+15212,((1U & (~ ((((((0U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state)) 
                                                  | (1U 
                                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state))) 
                                                 | (2U 
                                                    == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state))) 
                                                | (4U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state))) 
                                               | (6U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state))) 
                                              | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__trnsfer_done) 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__SPICR1) 
                                                    >> 2U)))))));
        tracep->fullIData(oldp+15213,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__BG__DOT__count16),17);
        tracep->fullIData(oldp+15214,((0x1ffffU & ((IData)(1U) 
                                                   + vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__BG__DOT__count16))),17);
        tracep->fullIData(oldp+15215,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__SPIBR),17);
        tracep->fullIData(oldp+15216,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__SPIBR) 
                                       << 1U)),17);
        tracep->fullBit(oldp+15217,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__BG__DOT__Baud_Rate_r)))));
        tracep->fullCData(oldp+15218,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__rfw_stm_cs),3);
        tracep->fullCData(oldp+15219,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__rfw_stm_ns),3);
        tracep->fullBit(oldp+15220,((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_0__DOT__fifo_cnt_cs))));
        tracep->fullQData(oldp+15221,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__frwf_frfu_cwf_wr_data_temp),40);
        tracep->fullBit(oldp+15223,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT____Vcellinp__qf_sff_INST_0__fifo_rd_en));
        tracep->fullCData(oldp+15224,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_0__DOT__fifo_cnt_cs),2);
        tracep->fullBit(oldp+15225,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_0__DOT__fifo_wr_ptr_cs));
        tracep->fullBit(oldp+15226,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_0__DOT__fifo_rd_ptr_cs));
        tracep->fullBit(oldp+15227,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT____Vcellinp__qf_sff_INST_0__fifo_rd_en)
                                            ? ((IData)(1U) 
                                               + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_0__DOT__fifo_rd_ptr_cs))
                                            : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_0__DOT__fifo_rd_ptr_cs)))));
        tracep->fullIData(oldp+15228,(((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_rddata 
                                                 & (- (IData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__frwf_frfu_rd_en))))) 
                                       | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__ffsr_frfu_rfifo_rdata 
                                          & (- (IData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__frfu_frwf_crf_wr_en)))))),32);
        tracep->fullBit(oldp+15229,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT____Vcellinp__qf_sff_INST_1__fifo_wr_en));
        tracep->fullCData(oldp+15230,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_1__DOT__fifo_cnt_cs),2);
        tracep->fullBit(oldp+15231,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_1__DOT__fifo_wr_ptr_cs));
        tracep->fullBit(oldp+15232,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT____Vcellinp__qf_sff_INST_1__fifo_wr_en)
                                            ? ((IData)(1U) 
                                               + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_1__DOT__fifo_wr_ptr_cs))
                                            : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_1__DOT__fifo_wr_ptr_cs)))));
        tracep->fullBit(oldp+15233,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_1__DOT__fifo_rd_ptr_cs));
        tracep->fullCData(oldp+15234,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_stm_cs),8);
        tracep->fullCData(oldp+15235,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_stm_ns),8);
        tracep->fullCData(oldp+15236,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_return_stm_cs),8);
        tracep->fullCData(oldp+15237,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_return_stm_ns),8);
        tracep->fullCData(oldp+15238,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_cfg_stm_cs),5);
        tracep->fullCData(oldp+15239,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_cfg_stm_ns),5);
        tracep->fullSData(oldp+15240,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_iso_en_cs),16);
        tracep->fullSData(oldp+15241,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_pi_pwr_cs),16);
        tracep->fullSData(oldp+15242,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_vlp_clkdis_cs),16);
        tracep->fullBit(oldp+15243,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_vlp_clkdis_ifx_cs));
        tracep->fullSData(oldp+15244,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_vlp_srdis_cs),16);
        tracep->fullBit(oldp+15245,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_vlp_srdis_ifx_cs));
        tracep->fullSData(oldp+15246,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_vlp_pwrdis_cs),16);
        tracep->fullBit(oldp+15247,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_vlp_pwrdis_ifx_cs));
        tracep->fullBit(oldp+15248,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_set_por_cs));
        tracep->fullBit(oldp+15249,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_fb_iso_enb_cs));
        tracep->fullBit(oldp+15250,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_pwr_gate_cs));
        tracep->fullBit(oldp+15251,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_prog_ifx_cs));
        tracep->fullSData(oldp+15252,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_prog_cs),16);
        tracep->fullSData(oldp+15253,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_iso_en_ns),16);
        tracep->fullSData(oldp+15254,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_pi_pwr_ns),16);
        tracep->fullSData(oldp+15255,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_vlp_clkdis_ns),16);
        tracep->fullBit(oldp+15256,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_vlp_clkdis_ifx_ns));
        tracep->fullSData(oldp+15257,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_vlp_srdis_ns),16);
        tracep->fullBit(oldp+15258,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_vlp_srdis_ifx_ns));
        tracep->fullSData(oldp+15259,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_vlp_pwrdis_ns),16);
        tracep->fullBit(oldp+15260,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_vlp_pwrdis_ifx_ns));
        tracep->fullBit(oldp+15261,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_set_por_ns));
        tracep->fullBit(oldp+15262,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_fb_iso_enb_ns));
        tracep->fullBit(oldp+15263,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_pwr_gate_ns));
        tracep->fullBit(oldp+15264,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_prog_ifx_ns));
        tracep->fullSData(oldp+15265,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_prog_ns),16);
        tracep->fullSData(oldp+15266,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__set_fcb_iso_en),16);
        tracep->fullSData(oldp+15267,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__set_fcb_pi_pwr),16);
        tracep->fullSData(oldp+15268,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__set_fcb_vlp_clkdis),16);
        tracep->fullBit(oldp+15269,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__set_fcb_vlp_clkdis_ifx));
        tracep->fullSData(oldp+15270,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__set_fcb_vlp_srdis),16);
        tracep->fullBit(oldp+15271,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__set_fcb_vlp_srdis_ifx));
        tracep->fullSData(oldp+15272,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__set_fcb_vlp_pwrdis),16);
        tracep->fullBit(oldp+15273,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__set_fcb_vlp_pwrdis_ifx));
        tracep->fullBit(oldp+15274,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__set_fcb_set_por));
        tracep->fullBit(oldp+15275,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__set_fcb_fb_iso_enb));
        tracep->fullBit(oldp+15276,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__set_fcb_pwr_gate));
        tracep->fullBit(oldp+15277,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__set_fcb_prog_ifx));
        tracep->fullSData(oldp+15278,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__set_fcb_prog),16);
        tracep->fullSData(oldp+15279,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__clr_fcb_iso_en),16);
        tracep->fullSData(oldp+15280,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__clr_fcb_pi_pwr),16);
        tracep->fullSData(oldp+15281,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__clr_fcb_vlp_clkdis),16);
        tracep->fullBit(oldp+15282,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__clr_fcb_vlp_clkdis_ifx));
        tracep->fullSData(oldp+15283,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__clr_fcb_vlp_srdis),16);
        tracep->fullBit(oldp+15284,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__clr_fcb_vlp_srdis_ifx));
        tracep->fullSData(oldp+15285,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__clr_fcb_vlp_pwrdis),16);
        tracep->fullBit(oldp+15286,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__clr_fcb_vlp_pwrdis_ifx));
        tracep->fullBit(oldp+15287,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__clr_fcb_set_por));
        tracep->fullBit(oldp+15288,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__clr_fcb_fb_iso_enb));
        tracep->fullBit(oldp+15289,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__clr_fcb_pwr_gate));
        tracep->fullBit(oldp+15290,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__frfu_fpmu_prog_cfg_done_cs));
        tracep->fullBit(oldp+15291,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__frfu_fpmu_prog_pmu_chip_cmd_cs));
        tracep->fullSData(oldp+15292,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__quad_status_0_cs),16);
        tracep->fullSData(oldp+15293,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__quad_status_1_cs),16);
        tracep->fullSData(oldp+15294,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__quad_status_0_ns),16);
        tracep->fullSData(oldp+15295,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__quad_status_1_ns),16);
        tracep->fullSData(oldp+15296,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__set_quad_status_0),16);
        tracep->fullSData(oldp+15297,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__set_quad_status_1),16);
        tracep->fullSData(oldp+15298,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__clr_quad_status_0),16);
        tracep->fullSData(oldp+15299,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__clr_quad_status_1),16);
        tracep->fullSData(oldp+15300,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__quad_vlp_en),16);
        tracep->fullSData(oldp+15301,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__quad_pd_en),16);
        tracep->fullSData(oldp+15302,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__quad_vlp_wu),16);
        tracep->fullSData(oldp+15303,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__quad_pd_wu),16);
        tracep->fullSData(oldp+15304,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__quad_cfg),16);
        tracep->fullCData(oldp+15305,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__set_vlp_chip_pw_sta)
                                        ? 1U : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__set_pd_chip_pw_sta)
                                                 ? 2U
                                                 : 
                                                ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__set_idle_chip_pw_sta)
                                                  ? 0U
                                                  : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__chip_pw_sta_cs))))),2);
        tracep->fullBit(oldp+15306,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__set_vlp_chip_pw_sta));
        tracep->fullBit(oldp+15307,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__set_pd_chip_pw_sta));
        tracep->fullBit(oldp+15308,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__set_idle_chip_pw_sta));
        tracep->fullBit(oldp+15309,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__kickoff_clvlp));
        tracep->fullBit(oldp+15310,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__kickoff_clpd));
        tracep->fullBit(oldp+15311,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__kickoff_clvlpwu));
        tracep->fullBit(oldp+15312,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__kickoff_clpdwu));
        tracep->fullSData(oldp+15313,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__chip_quad_vlp_en),16);
        tracep->fullSData(oldp+15314,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__chip_quad_pd_en),16);
        tracep->fullSData(oldp+15315,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__chip_quad_vlp_wu),16);
        tracep->fullSData(oldp+15316,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__chip_quad_pd_wu),16);
        tracep->fullSData(oldp+15317,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_stm_quad_cs),16);
        tracep->fullSData(oldp+15318,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_stm_quad_ns),16);
        tracep->fullCData(oldp+15319,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_index_cnt_cs),4);
        tracep->fullCData(oldp+15320,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_index_cnt_ns),4);
        tracep->fullBit(oldp+15321,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__chip_level_vlp_en_cs));
        tracep->fullBit(oldp+15322,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__chip_level_vlp_en_ns));
        tracep->fullCData(oldp+15323,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_timer_cs),8);
        tracep->fullCData(oldp+15324,((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_timer_kickoff)
                                                 ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_timer_ini_value)
                                                 : 
                                                ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__cfg_timer_kickoff)
                                                  ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__cfg_timer_ini_value)
                                                  : 
                                                 ((0U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_timer_cs))
                                                   ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_timer_cs)
                                                   : 
                                                  ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_timer_cs) 
                                                   - (IData)(1U))))))),8);
        tracep->fullBit(oldp+15325,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_timer_kickoff));
        tracep->fullCData(oldp+15326,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_timer_ini_value),8);
        tracep->fullBit(oldp+15327,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_timer_timeout));
        tracep->fullCData(oldp+15328,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__timer_125ns_value),8);
        tracep->fullCData(oldp+15329,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__timer_250ns_value),8);
        tracep->fullBit(oldp+15330,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__partial_cfg_kickoff));
        tracep->fullBit(oldp+15331,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__full_cfg_kickoff));
        tracep->fullBit(oldp+15332,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_21_0__DOT__data_cs) 
                                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__frfu_fpmu_prog_cfg_done_cs))));
        tracep->fullBit(oldp+15333,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__cfg_set_fcb_fb_iso_enb));
        tracep->fullBit(oldp+15334,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__cfg_clr_fcb_prog_ifx));
        tracep->fullSData(oldp+15335,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__cfg_clr_fcb_prog),16);
        tracep->fullSData(oldp+15336,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__cfg_clr_fcb_iso_en),16);
        tracep->fullSData(oldp+15337,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__quads_at_idle_state),16);
        tracep->fullBit(oldp+15338,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__cfg_timer_kickoff));
        tracep->fullCData(oldp+15339,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__cfg_timer_ini_value),8);
        tracep->fullBit(oldp+15340,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__cfg_partial_mode_cs));
        tracep->fullBit(oldp+15341,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__cfg_partial_mode_ns));
        tracep->fullBit(oldp+15342,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_21_0__DOT__data_cs) 
                                     & ((~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata) 
                                        & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_21_wr_en)))));
        tracep->fullCData(oldp+15343,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__cfg_prog_cnt_cs),4);
        tracep->fullCData(oldp+15344,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__cfg_prog_cnt_ns),4);
        tracep->fullSData(oldp+15345,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__cfg_set_fcb_prog),16);
        tracep->fullSData(oldp+15346,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__cfg_set_fcb_iso_en),16);
        tracep->fullBit(oldp+15347,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__cfg_clr_fcb_fb_iso_enb));
        tracep->fullBit(oldp+15348,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__cfg_set_fcb_prog_ifx));
        tracep->fullBit(oldp+15349,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_clpd_ing_cs));
        tracep->fullBit(oldp+15350,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_clpd_ing_ns));
        tracep->fullCData(oldp+15351,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__pif_wr_stm_cs),5);
        tracep->fullCData(oldp+15352,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__pif_rd_stm_cs),5);
        tracep->fullCData(oldp+15353,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__pif_addr_h_cs),4);
        tracep->fullCData(oldp+15354,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__pif_addr_l_cs),4);
        tracep->fullCData(oldp+15355,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__pif_data_b0_h_cs),4);
        tracep->fullCData(oldp+15356,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__pif_data_b0_l_cs),4);
        tracep->fullCData(oldp+15357,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__pif_data_b1_h_cs),4);
        tracep->fullCData(oldp+15358,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__pif_data_b1_l_cs),4);
        tracep->fullCData(oldp+15359,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__pif_data_b2_h_cs),4);
        tracep->fullCData(oldp+15360,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__pif_data_b2_l_cs),4);
        tracep->fullCData(oldp+15361,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__pif_data_b3_h_cs),4);
        tracep->fullCData(oldp+15362,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbmic_INST__DOT__mic_vlp_stm_cs),4);
        tracep->fullCData(oldp+15363,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbmic_INST__DOT__mic_vlp_stm_ns),4);
        tracep->fullBit(oldp+15364,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbmic_INST__DOT__fcb_spi_master_en_syncff1));
        tracep->fullBit(oldp+15365,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbmic_INST__DOT__fsmc_fmic_clr_spi_master_en_latch));
        tracep->fullBit(oldp+15366,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbmic_INST__DOT__frfu_fmic_rc_clk_en_dly1));
        tracep->fullBit(oldp+15367,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbmic_INST__DOT__frfu_fmic_rc_clk_en_dly2));
        tracep->fullBit(oldp+15368,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbmic_INST__DOT__frfu_fmic_rc_clk_en_dly3));
        tracep->fullBit(oldp+15369,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbmic_INST__DOT__frfu_fmic_rc_clk_en_dly4));
        tracep->fullBit(oldp+15370,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbmic_INST__DOT__frfu_fmic_rc_clk_en_dly5));
        tracep->fullBit(oldp+15371,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbmic_INST__DOT__frfu_fmic_rc_clk_en_dly6));
        tracep->fullBit(oldp+15372,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbmic_INST__DOT__frfu_fmic_rc_clk_en_dly7));
        tracep->fullBit(oldp+15373,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbmic_INST__DOT__frfu_fmic_rc_clk_en_dly8));
        tracep->fullBit(oldp+15374,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbmic_INST__DOT__fcb_vlp_dly1));
        tracep->fullBit(oldp+15375,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbmic_INST__DOT__fcb_vlp_dly2));
        tracep->fullBit(oldp+15376,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbmic_INST__DOT__fcb_vlp_dly3));
        tracep->fullBit(oldp+15377,((1U & (~ ((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__fcb2efpga_vlp_pwrdis_ifx) 
                                                | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbmic_INST__DOT__fcb_vlp_dly1)) 
                                               | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbmic_INST__DOT__fcb_vlp_dly2)) 
                                              | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbmic_INST__DOT__fcb_vlp_dly3))))));
        tracep->fullBit(oldp+15378,(((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__fcb2efpga_vlp_pwrdis_ifx) 
                                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbmic_INST__DOT__fcb_vlp_dly1)) 
                                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbmic_INST__DOT__fcb_vlp_dly2)) 
                                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbmic_INST__DOT__fcb_vlp_dly3))));
        tracep->fullCData(oldp+15379,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs),8);
        tracep->fullCData(oldp+15380,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_ns),8);
        tracep->fullCData(oldp+15381,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_cs),8);
        tracep->fullCData(oldp+15382,((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_kickoff)
                                                 ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_ini_value)
                                                 : 
                                                ((0U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_cs))
                                                  ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_cs)
                                                  : 
                                                 ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_cs) 
                                                  - (IData)(1U)))))),8);
        tracep->fullBit(oldp+15383,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_kickoff));
        tracep->fullCData(oldp+15384,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_ini_value),8);
        tracep->fullBit(oldp+15385,((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_cs))));
        tracep->fullBit(oldp+15386,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_en_cs));
        tracep->fullBit(oldp+15387,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_tb_rst_cs));
        tracep->fullBit(oldp+15388,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_lr_rst_cs));
        tracep->fullBit(oldp+15389,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_iso_rst_cs));
        tracep->fullBit(oldp+15390,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_blclk_ns));
        tracep->fullBit(oldp+15391,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_we_ns));
        tracep->fullBit(oldp+15392,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_we_int_ns));
        tracep->fullBit(oldp+15393,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_pchg_b_ns));
        tracep->fullBit(oldp+15394,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_cload_din_sel_ns));
        tracep->fullSData(oldp+15395,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_bl_pwrgate_ns),16);
        tracep->fullBit(oldp+15396,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wlclk_ns));
        tracep->fullBit(oldp+15397,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_resetb_ns));
        tracep->fullBit(oldp+15398,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_en_ns));
        tracep->fullSData(oldp+15399,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_sel_ns),16);
        tracep->fullCData(oldp+15400,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_pwrgate_ns),8);
        tracep->fullCData(oldp+15401,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_din_ns),6);
        tracep->fullBit(oldp+15402,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_int_din_sel_ns));
        tracep->fullBit(oldp+15403,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_sel_tb_int_ns));
        tracep->fullSData(oldp+15404,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_apbm_paddr_ns),12);
        tracep->fullCData(oldp+15405,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_apbm_psel_ns),8);
        tracep->fullBit(oldp+15406,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_apbm_penable_ns));
        tracep->fullBit(oldp+15407,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_apbm_pwrite_ns));
        tracep->fullBit(oldp+15408,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_apbm_ramfifo_sel_ns));
        tracep->fullBit(oldp+15409,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_rst_ns));
        tracep->fullBit(oldp+15410,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_tb_rst_ns));
        tracep->fullBit(oldp+15411,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_lr_rst_ns));
        tracep->fullBit(oldp+15412,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_iso_rst_ns));
        tracep->fullSData(oldp+15413,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_bl_cnt_cs),16);
        tracep->fullSData(oldp+15414,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_wl_cnt_cs),16);
        tracep->fullCData(oldp+15415,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_col_cnt_cs),8);
        tracep->fullSData(oldp+15416,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_bl_cnt_ns),16);
        tracep->fullSData(oldp+15417,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_wl_cnt_ns),16);
        tracep->fullCData(oldp+15418,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_col_cnt_ns),8);
        tracep->fullSData(oldp+15419,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_ram_cfg),16);
        tracep->fullBit(oldp+15420,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__wff_rd_en));
        tracep->fullBit(oldp+15421,((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_1__DOT__fifo_cnt_cs))));
        tracep->fullBit(oldp+15422,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__rff_wr_en));
        tracep->fullBit(oldp+15423,((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_0__DOT__fifo_cnt_cs))));
        tracep->fullIData(oldp+15424,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_apbm_ramfifo_sel_cs)
                                        ? 0U : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__efpga2fcb_bl_dout)),32);
        tracep->fullCData(oldp+15425,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__ramfifo_index_cs),5);
        tracep->fullCData(oldp+15426,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__ramfifo_index_ns),5);
        tracep->fullBit(oldp+15427,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__bl_din_sel_cs));
        tracep->fullBit(oldp+15428,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_en_cs_dly1cyc));
        tracep->fullBit(oldp+15429,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_en_cs_dly2cyc));
        tracep->fullBit(oldp+15430,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_en_cs_dly3cyc));
        tracep->fullBit(oldp+15431,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrffwff_rd_en) 
                                     & (4U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_1__DOT__fifo_cnt_cs)))));
        tracep->fullCData(oldp+15432,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_0__DOT__fifo_cnt_cs),2);
        tracep->fullCData(oldp+15433,((3U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__rff_wr_en) 
                                              & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__frfu_ffsr_rfifo_rd_en))
                                              ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_0__DOT__fifo_cnt_cs)
                                              : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__rff_wr_en)
                                                  ? 
                                                 ((IData)(1U) 
                                                  + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_0__DOT__fifo_cnt_cs))
                                                  : 
                                                 ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__frfu_ffsr_rfifo_rd_en)
                                                   ? 
                                                  ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_0__DOT__fifo_cnt_cs) 
                                                   - (IData)(1U))
                                                   : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_0__DOT__fifo_cnt_cs)))))),2);
        tracep->fullBit(oldp+15434,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_0__DOT__fifo_wr_ptr_cs));
        tracep->fullBit(oldp+15435,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__rff_wr_en)
                                            ? ((IData)(1U) 
                                               + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_0__DOT__fifo_wr_ptr_cs))
                                            : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_0__DOT__fifo_wr_ptr_cs)))));
        tracep->fullBit(oldp+15436,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_0__DOT__fifo_rd_ptr_cs));
        tracep->fullBit(oldp+15437,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__frfu_ffsr_rfifo_rd_en)
                                            ? ((IData)(1U) 
                                               + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_0__DOT__fifo_rd_ptr_cs))
                                            : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_0__DOT__fifo_rd_ptr_cs)))));
        tracep->fullBit(oldp+15438,((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_1__DOT__fifo_cnt_cs))));
        tracep->fullCData(oldp+15439,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_1__DOT__fifo_cnt_cs),3);
        tracep->fullCData(oldp+15440,((7U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrffwff_rd_en) 
                                              & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__wff_rd_en))
                                              ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_1__DOT__fifo_cnt_cs)
                                              : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrffwff_rd_en)
                                                  ? 
                                                 ((IData)(1U) 
                                                  + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_1__DOT__fifo_cnt_cs))
                                                  : 
                                                 ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__wff_rd_en)
                                                   ? 
                                                  ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_1__DOT__fifo_cnt_cs) 
                                                   - (IData)(1U))
                                                   : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_1__DOT__fifo_cnt_cs)))))),3);
        tracep->fullCData(oldp+15441,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_1__DOT__fifo_wr_ptr_cs),2);
        tracep->fullCData(oldp+15442,((3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrffwff_rd_en)
                                              ? ((IData)(1U) 
                                                 + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_1__DOT__fifo_wr_ptr_cs))
                                              : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_1__DOT__fifo_wr_ptr_cs)))),2);
        tracep->fullCData(oldp+15443,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_1__DOT__fifo_rd_ptr_cs),2);
        tracep->fullCData(oldp+15444,((3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__wff_rd_en)
                                              ? ((IData)(1U) 
                                                 + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_1__DOT__fifo_rd_ptr_cs))
                                              : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_1__DOT__fifo_rd_ptr_cs)))),2);
        tracep->fullCData(oldp+15445,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbaps_INST__DOT__apbs_stm_cs),4);
        tracep->fullCData(oldp+15446,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__clp_stm_cs),6);
        tracep->fullCData(oldp+15447,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__clp_stm_ns),6);
        tracep->fullSData(oldp+15448,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__clp_timer_cs),13);
        tracep->fullSData(oldp+15449,((0x1fffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__clp_timer_kickoff)
                                                   ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__clp_timer_ini_value)
                                                   : 
                                                  ((0U 
                                                    == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__clp_timer_cs))
                                                    ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__clp_timer_cs)
                                                    : 
                                                   ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__clp_timer_cs) 
                                                    - (IData)(1U)))))),13);
        tracep->fullBit(oldp+15450,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__clp_timer_kickoff));
        tracep->fullSData(oldp+15451,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__clp_timer_ini_value),13);
        tracep->fullBit(oldp+15452,((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__clp_timer_cs))));
        tracep->fullBit(oldp+15453,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__clear_lth_enb));
        tracep->fullBit(oldp+15454,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__set_lth_enb));
        tracep->fullBit(oldp+15455,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__fcb_clp_lth_enb_cs));
        tracep->fullBit(oldp+15456,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__clear_cfg_enb));
        tracep->fullBit(oldp+15457,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__set_cfg_enb));
        tracep->fullBit(oldp+15458,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__clear_pwr_gate));
        tracep->fullBit(oldp+15459,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__set_pwr_gate));
        tracep->fullBit(oldp+15460,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__clear_vlp));
        tracep->fullBit(oldp+15461,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__set_vlp));
        tracep->fullCData(oldp+15462,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__fclp_frfu_clp_pw_sta_ns),2);
        tracep->fullBit(oldp+15463,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__frfu_fclp_cfg_done_dly0));
        tracep->fullBit(oldp+15464,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__frfu_fclp_cfg_done_dly1));
        tracep->fullBit(oldp+15465,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__frfu_fclp_cfg_done_dly2));
        tracep->fullBit(oldp+15466,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__frfu_fclp_cfg_done_dly3));
        tracep->fullBit(oldp+15467,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__frfu_fclp_cfg_done_dly4));
        tracep->fullBit(oldp+15468,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__frfu_fclp_cfg_done_dly5));
        tracep->fullBit(oldp+15469,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__frfu_fclp_cfg_done_dly6));
        tracep->fullBit(oldp+15470,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__frfu_fclp_cfg_done_dly7));
        tracep->fullBit(oldp+15471,(((0U == (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_04__DOT__data_cs) 
                                                   >> 6U)))
                                      ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__frfu_fclp_cfg_done_dly7) 
                                         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__frfu_fclp_cfg_done_dly8)))
                                      : ((1U == (3U 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_04__DOT__data_cs) 
                                                    >> 6U)))
                                          ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__frfu_fclp_cfg_done_dly5) 
                                             & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__frfu_fclp_cfg_done_dly6)))
                                          : ((2U == 
                                              (3U & 
                                               ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_04__DOT__data_cs) 
                                                >> 6U)))
                                              ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__frfu_fclp_cfg_done_dly3) 
                                                 & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__frfu_fclp_cfg_done_dly4)))
                                              : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__frfu_fclp_cfg_done_dly1) 
                                                 & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__frfu_fclp_cfg_done_dly2))))))));
        tracep->fullBit(oldp+15472,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__fcb_clp_set_por_ns));
        tracep->fullSData(oldp+15473,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__timer_100ns_value),13);
        tracep->fullSData(oldp+15474,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__timer_200ns_value),13);
        tracep->fullSData(oldp+15475,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__timer_1us_value),13);
        tracep->fullSData(oldp+15476,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__timer_10us_value),13);
        tracep->fullBit(oldp+15477,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_bl_pwrgate_cs))));
        tracep->fullBit(oldp+15478,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_bl_pwrgate_cs) 
                                           >> 1U))));
        tracep->fullBit(oldp+15479,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_bl_pwrgate_cs) 
                                           >> 2U))));
        tracep->fullBit(oldp+15480,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_bl_pwrgate_cs) 
                                           >> 3U))));
        tracep->fullBit(oldp+15481,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_62_0__DOT__data_cs)
                                            ? (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_51_0__DOT__data_cs) 
                                                << 8U) 
                                               | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_50_0__DOT__data_cs))
                                            : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_iso_en_cs)))));
        tracep->fullBit(oldp+15482,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_62_0__DOT__data_cs)
                                             ? (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_51_0__DOT__data_cs) 
                                                 << 8U) 
                                                | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_50_0__DOT__data_cs))
                                             : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_iso_en_cs)) 
                                           >> 1U))));
        tracep->fullBit(oldp+15483,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_62_0__DOT__data_cs)
                                             ? (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_51_0__DOT__data_cs) 
                                                 << 8U) 
                                                | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_50_0__DOT__data_cs))
                                             : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_iso_en_cs)) 
                                           >> 2U))));
        tracep->fullBit(oldp+15484,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_62_0__DOT__data_cs)
                                             ? (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_51_0__DOT__data_cs) 
                                                 << 8U) 
                                                | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_50_0__DOT__data_cs))
                                             : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_iso_en_cs)) 
                                           >> 3U))));
        tracep->fullBit(oldp+15485,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_62_0__DOT__data_cs)
                                            ? (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_53_0__DOT__data_cs) 
                                                << 8U) 
                                               | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_52_0__DOT__data_cs))
                                            : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_pi_pwr_cs)))));
        tracep->fullBit(oldp+15486,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_62_0__DOT__data_cs)
                                             ? (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_53_0__DOT__data_cs) 
                                                 << 8U) 
                                                | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_52_0__DOT__data_cs))
                                             : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_pi_pwr_cs)) 
                                           >> 1U))));
        tracep->fullBit(oldp+15487,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_62_0__DOT__data_cs)
                                             ? (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_53_0__DOT__data_cs) 
                                                 << 8U) 
                                                | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_52_0__DOT__data_cs))
                                             : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_pi_pwr_cs)) 
                                           >> 2U))));
        tracep->fullBit(oldp+15488,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_62_0__DOT__data_cs)
                                             ? (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_53_0__DOT__data_cs) 
                                                 << 8U) 
                                                | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_52_0__DOT__data_cs))
                                             : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_pi_pwr_cs)) 
                                           >> 3U))));
        tracep->fullBit(oldp+15489,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_62_0__DOT__data_cs)
                                            ? (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5e__DOT__data_cs) 
                                                << 8U) 
                                               | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5d__DOT__data_cs))
                                            : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_prog_cs)))));
        tracep->fullBit(oldp+15490,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_62_0__DOT__data_cs)
                                             ? (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5e__DOT__data_cs) 
                                                 << 8U) 
                                                | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5d__DOT__data_cs))
                                             : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_prog_cs)) 
                                           >> 1U))));
        tracep->fullBit(oldp+15491,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_62_0__DOT__data_cs)
                                             ? (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5e__DOT__data_cs) 
                                                 << 8U) 
                                                | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5d__DOT__data_cs))
                                             : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_prog_cs)) 
                                           >> 2U))));
        tracep->fullBit(oldp+15492,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_62_0__DOT__data_cs)
                                             ? (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5e__DOT__data_cs) 
                                                 << 8U) 
                                                | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5d__DOT__data_cs))
                                             : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_prog_cs)) 
                                           >> 3U))));
        tracep->fullBit(oldp+15493,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_62_0__DOT__data_cs)
                                            ? (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_57_0__DOT__data_cs) 
                                                << 8U) 
                                               | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_56_0__DOT__data_cs))
                                            : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_vlp_clkdis_cs)))));
        tracep->fullBit(oldp+15494,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_62_0__DOT__data_cs)
                                             ? (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_57_0__DOT__data_cs) 
                                                 << 8U) 
                                                | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_56_0__DOT__data_cs))
                                             : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_vlp_clkdis_cs)) 
                                           >> 1U))));
        tracep->fullBit(oldp+15495,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_62_0__DOT__data_cs)
                                             ? (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_57_0__DOT__data_cs) 
                                                 << 8U) 
                                                | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_56_0__DOT__data_cs))
                                             : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_vlp_clkdis_cs)) 
                                           >> 2U))));
        tracep->fullBit(oldp+15496,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_62_0__DOT__data_cs)
                                             ? (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_57_0__DOT__data_cs) 
                                                 << 8U) 
                                                | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_56_0__DOT__data_cs))
                                             : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_vlp_clkdis_cs)) 
                                           >> 3U))));
        tracep->fullBit(oldp+15497,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_62_0__DOT__data_cs)
                                            ? (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5b_0__DOT__data_cs) 
                                                << 8U) 
                                               | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5a_0__DOT__data_cs))
                                            : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_vlp_pwrdis_cs)))));
        tracep->fullBit(oldp+15498,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_62_0__DOT__data_cs)
                                             ? (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5b_0__DOT__data_cs) 
                                                 << 8U) 
                                                | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5a_0__DOT__data_cs))
                                             : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_vlp_pwrdis_cs)) 
                                           >> 1U))));
        tracep->fullBit(oldp+15499,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_62_0__DOT__data_cs)
                                             ? (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5b_0__DOT__data_cs) 
                                                 << 8U) 
                                                | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5a_0__DOT__data_cs))
                                             : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_vlp_pwrdis_cs)) 
                                           >> 2U))));
        tracep->fullBit(oldp+15500,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_62_0__DOT__data_cs)
                                             ? (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5b_0__DOT__data_cs) 
                                                 << 8U) 
                                                | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5a_0__DOT__data_cs))
                                             : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_vlp_pwrdis_cs)) 
                                           >> 3U))));
        tracep->fullBit(oldp+15501,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_62_0__DOT__data_cs)
                                            ? (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_59_0__DOT__data_cs) 
                                                << 8U) 
                                               | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_58_0__DOT__data_cs))
                                            : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_vlp_srdis_cs)))));
        tracep->fullBit(oldp+15502,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_62_0__DOT__data_cs)
                                             ? (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_59_0__DOT__data_cs) 
                                                 << 8U) 
                                                | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_58_0__DOT__data_cs))
                                             : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_vlp_srdis_cs)) 
                                           >> 1U))));
        tracep->fullBit(oldp+15503,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_62_0__DOT__data_cs)
                                             ? (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_59_0__DOT__data_cs) 
                                                 << 8U) 
                                                | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_58_0__DOT__data_cs))
                                             : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_vlp_srdis_cs)) 
                                           >> 2U))));
        tracep->fullBit(oldp+15504,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_62_0__DOT__data_cs)
                                             ? (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_59_0__DOT__data_cs) 
                                                 << 8U) 
                                                | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_58_0__DOT__data_cs))
                                             : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_vlp_srdis_cs)) 
                                           >> 3U))));
        tracep->fullBit(oldp+15505,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_col_cnt_cs))));
        tracep->fullBit(oldp+15506,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_col_cnt_cs) 
                                           >> 1U))));
        tracep->fullBit(oldp+15507,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_col_cnt_cs) 
                                           >> 2U))));
        tracep->fullBit(oldp+15508,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_din_cs))));
        tracep->fullBit(oldp+15509,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_din_cs) 
                                           >> 1U))));
        tracep->fullBit(oldp+15510,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_din_cs) 
                                           >> 2U))));
        tracep->fullBit(oldp+15511,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_din_cs) 
                                           >> 3U))));
        tracep->fullBit(oldp+15512,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_din_cs) 
                                           >> 4U))));
        tracep->fullBit(oldp+15513,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_din_cs) 
                                           >> 5U))));
        tracep->fullBit(oldp+15514,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_pwrgate_cs))));
        tracep->fullBit(oldp+15515,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_pwrgate_cs) 
                                           >> 1U))));
        tracep->fullBit(oldp+15516,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_sel_cs))));
        tracep->fullBit(oldp+15517,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_sel_cs) 
                                           >> 1U))));
        tracep->fullBit(oldp+15518,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_sel_cs) 
                                           >> 2U))));
        tracep->fullBit(oldp+15519,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_sel_cs) 
                                           >> 3U))));
        tracep->fullBit(oldp+15520,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__almost_empty));
        tracep->fullCData(oldp+15521,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr),2);
        tracep->fullCData(oldp+15522,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__pushtopop1),3);
        tracep->fullCData(oldp+15523,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__pushtopop2),3);
        tracep->fullBit(oldp+15524,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo));
        tracep->fullBit(oldp+15525,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__pae));
        tracep->fullBit(oldp+15526,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__underflow));
        tracep->fullCData(oldp+15527,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr),3);
        tracep->fullCData(oldp+15528,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp),3);
        tracep->fullCData(oldp+15529,((3U & ((IData)(1U) 
                                             + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr)))),2);
        tracep->fullBit(oldp+15530,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__full));
        tracep->fullBit(oldp+15531,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__almost_full));
        tracep->fullCData(oldp+15532,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__poptopush1),3);
        tracep->fullCData(oldp+15533,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__poptopush2),3);
        tracep->fullBit(oldp+15534,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo));
        tracep->fullBit(oldp+15535,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__overflow));
        tracep->fullCData(oldp+15536,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr),3);
        tracep->fullCData(oldp+15537,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp),3);
        tracep->fullBit(oldp+15538,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__almost_empty));
        tracep->fullCData(oldp+15539,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr),2);
        tracep->fullCData(oldp+15540,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__pushtopop1),3);
        tracep->fullCData(oldp+15541,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__pushtopop2),3);
        tracep->fullBit(oldp+15542,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo));
        tracep->fullBit(oldp+15543,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__pae));
        tracep->fullBit(oldp+15544,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__underflow));
        tracep->fullCData(oldp+15545,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr),3);
        tracep->fullCData(oldp+15546,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp),3);
        tracep->fullCData(oldp+15547,((3U & ((IData)(1U) 
                                             + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr)))),2);
        tracep->fullBit(oldp+15548,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__full));
        tracep->fullBit(oldp+15549,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__almost_full));
        tracep->fullCData(oldp+15550,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__poptopush1),3);
        tracep->fullCData(oldp+15551,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__poptopush2),3);
        tracep->fullBit(oldp+15552,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo));
        tracep->fullBit(oldp+15553,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__overflow));
        tracep->fullCData(oldp+15554,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr),3);
        tracep->fullCData(oldp+15555,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp),3);
        tracep->fullBit(oldp+15556,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__almost_empty));
        tracep->fullCData(oldp+15557,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr),2);
        tracep->fullCData(oldp+15558,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__pushtopop1),3);
        tracep->fullCData(oldp+15559,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__pushtopop2),3);
        tracep->fullBit(oldp+15560,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo));
        tracep->fullBit(oldp+15561,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__pae));
        tracep->fullBit(oldp+15562,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__underflow));
        tracep->fullCData(oldp+15563,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr),3);
        tracep->fullCData(oldp+15564,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp),3);
        tracep->fullCData(oldp+15565,((3U & ((IData)(1U) 
                                             + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr)))),2);
        tracep->fullBit(oldp+15566,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__full));
        tracep->fullBit(oldp+15567,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__almost_full));
        tracep->fullCData(oldp+15568,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__poptopush1),3);
        tracep->fullCData(oldp+15569,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__poptopush2),3);
        tracep->fullBit(oldp+15570,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo));
        tracep->fullBit(oldp+15571,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__overflow));
        tracep->fullCData(oldp+15572,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr),3);
        tracep->fullCData(oldp+15573,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp),3);
        tracep->fullBit(oldp+15574,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__almost_empty));
        tracep->fullCData(oldp+15575,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr),2);
        tracep->fullCData(oldp+15576,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__pushtopop1),3);
        tracep->fullCData(oldp+15577,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__pushtopop2),3);
        tracep->fullBit(oldp+15578,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo));
        tracep->fullBit(oldp+15579,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__pae));
        tracep->fullBit(oldp+15580,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__underflow));
        tracep->fullCData(oldp+15581,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr),3);
        tracep->fullCData(oldp+15582,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp),3);
        tracep->fullCData(oldp+15583,((3U & ((IData)(1U) 
                                             + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr)))),2);
        tracep->fullBit(oldp+15584,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__full));
        tracep->fullBit(oldp+15585,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__almost_full));
        tracep->fullCData(oldp+15586,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__poptopush1),3);
        tracep->fullCData(oldp+15587,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__poptopush2),3);
        tracep->fullBit(oldp+15588,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo));
        tracep->fullBit(oldp+15589,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__overflow));
        tracep->fullCData(oldp+15590,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr),3);
        tracep->fullCData(oldp+15591,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp),3);
        tracep->fullBit(oldp+15592,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__apb_slave_interface_i0__DOT__pready_reg));
        tracep->fullIData(oldp+15593,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__apb_reg_rdata),32);
        tracep->fullCData(oldp+15594,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x02),8);
        tracep->fullBit(oldp+15595,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__apb_slave_interface_i0__DOT__apb_reg_wrenable));
        tracep->fullCData(oldp+15596,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x20),8);
        tracep->fullCData(oldp+15597,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x30),8);
        tracep->fullCData(oldp+15598,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x10),8);
        tracep->fullBit(oldp+15599,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x11));
        tracep->fullCData(oldp+15600,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x12),8);
        tracep->fullBit(oldp+15601,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x13));
        tracep->fullBit(oldp+15602,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x22));
        tracep->fullCData(oldp+15603,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x23),3);
        tracep->fullCData(oldp+15604,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x24),3);
        tracep->fullBit(oldp+15605,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x32));
        tracep->fullCData(oldp+15606,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x33),3);
        tracep->fullCData(oldp+15607,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x34),3);
        tracep->fullCData(oldp+15608,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x41),3);
        tracep->fullCData(oldp+15609,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x42),8);
        tracep->fullCData(oldp+15610,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x43),8);
        tracep->fullCData(oldp+15611,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x51),3);
        tracep->fullCData(oldp+15612,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x52),8);
        tracep->fullCData(oldp+15613,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x53),8);
        tracep->fullBit(oldp+15614,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x41) 
                                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x13))));
        tracep->fullBit(oldp+15615,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x51) 
                                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x11))));
        tracep->fullBit(oldp+15616,(((7U & ((IData)(1U) 
                                            + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp))));
        tracep->fullBit(oldp+15617,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp))));
        tracep->fullBit(oldp+15618,(((3U & ((IData)(1U) 
                                            + (7U & 
                                               ((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp))));
        tracep->fullBit(oldp+15619,(((3U & ((IData)(1U) 
                                            + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp))));
        tracep->fullBit(oldp+15620,((2U > (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                                 - 
                                                 ((IData)(1U) 
                                                  + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))))));
        tracep->fullBit(oldp+15621,((2U > (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                                 - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))));
        tracep->fullCData(oldp+15622,((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                             - ((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))),3);
        tracep->fullCData(oldp+15623,((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                             - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))),3);
        tracep->fullBit(oldp+15624,(((3U & ((IData)(1U) 
                                            + (3U & 
                                               ((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))) 
                                     == (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)))));
        tracep->fullBit(oldp+15625,(((3U & ((IData)(1U) 
                                            + (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))) 
                                     == (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)))));
        tracep->fullBit(oldp+15626,((((4U & ((~ (1U 
                                                 & (((IData)(1U) 
                                                     + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                                    >> 2U))) 
                                             << 2U)) 
                                      | (3U & ((IData)(1U) 
                                               + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))));
        tracep->fullBit(oldp+15627,((((4U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                 >> 2U)) 
                                             << 2U)) 
                                      | (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))));
        tracep->fullBit(oldp+15628,((2U > (7U & ((IData)(4U) 
                                                 - 
                                                 (((7U 
                                                    & ((IData)(1U) 
                                                       + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                   >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                   ? 
                                                  ((7U 
                                                    & ((IData)(1U) 
                                                       + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                   - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                   : 
                                                  ((IData)(1U) 
                                                   + 
                                                   ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
                                                    + 
                                                    (7U 
                                                     & ((IData)(1U) 
                                                        + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))))))))));
        tracep->fullBit(oldp+15629,((2U > (7U & ((IData)(4U) 
                                                 - 
                                                 (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                   >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                   ? 
                                                  ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                   - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                   : 
                                                  ((IData)(1U) 
                                                   + 
                                                   ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr)) 
                                                    + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))))))));
        tracep->fullCData(oldp+15630,((7U & ((IData)(4U) 
                                             - (((7U 
                                                  & ((IData)(1U) 
                                                     + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                 >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                 ? 
                                                ((7U 
                                                  & ((IData)(1U) 
                                                     + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                 - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                 : 
                                                ((IData)(1U) 
                                                 + 
                                                 ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
                                                  + 
                                                  (7U 
                                                   & ((IData)(1U) 
                                                      + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))))))),3);
        tracep->fullCData(oldp+15631,((7U & ((IData)(4U) 
                                             - (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                 >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                 ? 
                                                ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                 - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                 : 
                                                ((IData)(1U) 
                                                 + 
                                                 ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr)) 
                                                  + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))))),3);
        tracep->fullBit(oldp+15632,(((7U & ((IData)(1U) 
                                            + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp))));
        tracep->fullBit(oldp+15633,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp))));
        tracep->fullBit(oldp+15634,(((3U & ((IData)(1U) 
                                            + (7U & 
                                               ((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp))));
        tracep->fullBit(oldp+15635,(((3U & ((IData)(1U) 
                                            + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp))));
        tracep->fullBit(oldp+15636,((2U > (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                                 - 
                                                 ((IData)(1U) 
                                                  + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))))));
        tracep->fullBit(oldp+15637,((2U > (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                                 - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))));
        tracep->fullCData(oldp+15638,((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                             - ((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))),3);
        tracep->fullCData(oldp+15639,((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                             - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))),3);
        tracep->fullBit(oldp+15640,(((3U & ((IData)(1U) 
                                            + (3U & 
                                               ((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))) 
                                     == (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)))));
        tracep->fullBit(oldp+15641,(((3U & ((IData)(1U) 
                                            + (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))) 
                                     == (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)))));
        tracep->fullBit(oldp+15642,((((4U & ((~ (1U 
                                                 & (((IData)(1U) 
                                                     + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                                    >> 2U))) 
                                             << 2U)) 
                                      | (3U & ((IData)(1U) 
                                               + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))));
        tracep->fullBit(oldp+15643,((((4U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                 >> 2U)) 
                                             << 2U)) 
                                      | (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))));
        tracep->fullBit(oldp+15644,((2U > (7U & ((IData)(4U) 
                                                 - 
                                                 (((7U 
                                                    & ((IData)(1U) 
                                                       + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                   >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                   ? 
                                                  ((7U 
                                                    & ((IData)(1U) 
                                                       + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                   - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                   : 
                                                  ((IData)(1U) 
                                                   + 
                                                   ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
                                                    + 
                                                    (7U 
                                                     & ((IData)(1U) 
                                                        + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))))))))));
        tracep->fullBit(oldp+15645,((2U > (7U & ((IData)(4U) 
                                                 - 
                                                 (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                   >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                   ? 
                                                  ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                   - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                   : 
                                                  ((IData)(1U) 
                                                   + 
                                                   ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr)) 
                                                    + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))))))));
        tracep->fullCData(oldp+15646,((7U & ((IData)(4U) 
                                             - (((7U 
                                                  & ((IData)(1U) 
                                                     + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                 >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                 ? 
                                                ((7U 
                                                  & ((IData)(1U) 
                                                     + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                 - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                 : 
                                                ((IData)(1U) 
                                                 + 
                                                 ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
                                                  + 
                                                  (7U 
                                                   & ((IData)(1U) 
                                                      + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))))))),3);
        tracep->fullCData(oldp+15647,((7U & ((IData)(4U) 
                                             - (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                 >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                 ? 
                                                ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                 - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                 : 
                                                ((IData)(1U) 
                                                 + 
                                                 ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr)) 
                                                  + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))))),3);
        tracep->fullBit(oldp+15648,(((7U & ((IData)(1U) 
                                            + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp))));
        tracep->fullBit(oldp+15649,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp))));
        tracep->fullBit(oldp+15650,(((3U & ((IData)(1U) 
                                            + (7U & 
                                               ((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp))));
        tracep->fullBit(oldp+15651,(((3U & ((IData)(1U) 
                                            + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp))));
        tracep->fullBit(oldp+15652,((2U > (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                                 - 
                                                 ((IData)(1U) 
                                                  + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))))));
        tracep->fullBit(oldp+15653,((2U > (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                                 - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))));
        tracep->fullCData(oldp+15654,((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                             - ((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))),3);
        tracep->fullCData(oldp+15655,((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                             - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))),3);
        tracep->fullBit(oldp+15656,(((3U & ((IData)(1U) 
                                            + (3U & 
                                               ((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))) 
                                     == (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)))));
        tracep->fullBit(oldp+15657,(((3U & ((IData)(1U) 
                                            + (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))) 
                                     == (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)))));
        tracep->fullBit(oldp+15658,((((4U & ((~ (1U 
                                                 & (((IData)(1U) 
                                                     + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                                    >> 2U))) 
                                             << 2U)) 
                                      | (3U & ((IData)(1U) 
                                               + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))));
        tracep->fullBit(oldp+15659,((((4U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                 >> 2U)) 
                                             << 2U)) 
                                      | (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))));
        tracep->fullBit(oldp+15660,((2U > (7U & ((IData)(4U) 
                                                 - 
                                                 (((7U 
                                                    & ((IData)(1U) 
                                                       + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                   >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                   ? 
                                                  ((7U 
                                                    & ((IData)(1U) 
                                                       + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                   - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                   : 
                                                  ((IData)(1U) 
                                                   + 
                                                   ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
                                                    + 
                                                    (7U 
                                                     & ((IData)(1U) 
                                                        + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))))))))));
        tracep->fullBit(oldp+15661,((2U > (7U & ((IData)(4U) 
                                                 - 
                                                 (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                   >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                   ? 
                                                  ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                   - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                   : 
                                                  ((IData)(1U) 
                                                   + 
                                                   ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr)) 
                                                    + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))))))));
        tracep->fullCData(oldp+15662,((7U & ((IData)(4U) 
                                             - (((7U 
                                                  & ((IData)(1U) 
                                                     + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                 >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                 ? 
                                                ((7U 
                                                  & ((IData)(1U) 
                                                     + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                 - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                 : 
                                                ((IData)(1U) 
                                                 + 
                                                 ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
                                                  + 
                                                  (7U 
                                                   & ((IData)(1U) 
                                                      + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))))))),3);
        tracep->fullCData(oldp+15663,((7U & ((IData)(4U) 
                                             - (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                 >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                 ? 
                                                ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                 - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                 : 
                                                ((IData)(1U) 
                                                 + 
                                                 ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr)) 
                                                  + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))))),3);
        tracep->fullBit(oldp+15664,(((7U & ((IData)(1U) 
                                            + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp))));
        tracep->fullBit(oldp+15665,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp))));
        tracep->fullBit(oldp+15666,(((3U & ((IData)(1U) 
                                            + (7U & 
                                               ((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp))));
        tracep->fullBit(oldp+15667,(((3U & ((IData)(1U) 
                                            + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp))));
        tracep->fullBit(oldp+15668,((2U > (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                                 - 
                                                 ((IData)(1U) 
                                                  + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))))));
        tracep->fullBit(oldp+15669,((2U > (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                                 - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))));
        tracep->fullCData(oldp+15670,((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                             - ((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))),3);
        tracep->fullCData(oldp+15671,((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr) 
                                             - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))),3);
        tracep->fullBit(oldp+15672,(((3U & ((IData)(1U) 
                                            + (3U & 
                                               ((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))) 
                                     == (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)))));
        tracep->fullBit(oldp+15673,(((3U & ((IData)(1U) 
                                            + (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))) 
                                     == (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)))));
        tracep->fullBit(oldp+15674,((((4U & ((~ (1U 
                                                 & (((IData)(1U) 
                                                     + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                                    >> 2U))) 
                                             << 2U)) 
                                      | (3U & ((IData)(1U) 
                                               + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))));
        tracep->fullBit(oldp+15675,((((4U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                 >> 2U)) 
                                             << 2U)) 
                                      | (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))));
        tracep->fullBit(oldp+15676,((2U > (7U & ((IData)(4U) 
                                                 - 
                                                 (((7U 
                                                    & ((IData)(1U) 
                                                       + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                   >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                   ? 
                                                  ((7U 
                                                    & ((IData)(1U) 
                                                       + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                   - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                   : 
                                                  ((IData)(1U) 
                                                   + 
                                                   ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
                                                    + 
                                                    (7U 
                                                     & ((IData)(1U) 
                                                        + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))))))))));
        tracep->fullBit(oldp+15677,((2U > (7U & ((IData)(4U) 
                                                 - 
                                                 (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                   >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                   ? 
                                                  ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                   - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                   : 
                                                  ((IData)(1U) 
                                                   + 
                                                   ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr)) 
                                                    + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))))))));
        tracep->fullCData(oldp+15678,((7U & ((IData)(4U) 
                                             - (((7U 
                                                  & ((IData)(1U) 
                                                     + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                 >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                 ? 
                                                ((7U 
                                                  & ((IData)(1U) 
                                                     + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                 - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                 : 
                                                ((IData)(1U) 
                                                 + 
                                                 ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
                                                  + 
                                                  (7U 
                                                   & ((IData)(1U) 
                                                      + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))))))),3);
        tracep->fullCData(oldp+15679,((7U & ((IData)(4U) 
                                             - (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                 >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                 ? 
                                                ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                 - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                 : 
                                                ((IData)(1U) 
                                                 + 
                                                 ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr)) 
                                                  + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))))),3);
        tracep->fullBit(oldp+15680,(((0xa8U >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_timer_sel_lo)) 
                                     & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[
                                        ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_timer_sel_lo) 
                                         >> 5U)] >> 
                                        (0x1fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_timer_sel_lo))))));
        tracep->fullBit(oldp+15681,(((0xa8U >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_timer_sel_hi)) 
                                     & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[
                                        ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_timer_sel_hi) 
                                         >> 5U)] >> 
                                        (0x1fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_timer_sel_hi))))));
        tracep->fullBit(oldp+15682,((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                     & (3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__0__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15683,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                      >> 1U) & (3U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__1__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15684,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                      >> 2U) & (3U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__2__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15685,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                      >> 3U) & (3U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__3__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15686,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                      >> 4U) & (3U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__4__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15687,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                      >> 5U) & (3U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__5__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15688,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                      >> 6U) & (3U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__6__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15689,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                      >> 7U) & (3U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__7__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15690,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                      >> 8U) & (3U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__8__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15691,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                      >> 9U) & (3U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__9__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15692,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                      >> 0xaU) & (3U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__10__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15693,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                      >> 0xbU) & (3U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__11__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15694,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                      >> 0xcU) & (3U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__12__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15695,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                      >> 0xdU) & (3U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__13__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15696,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                      >> 0xeU) & (3U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__14__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15697,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                      >> 0xfU) & (3U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__15__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15698,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                      >> 0x10U) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__16__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15699,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                      >> 0x11U) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__17__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15700,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                      >> 0x12U) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__18__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15701,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                      >> 0x13U) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__19__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15702,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                      >> 0x14U) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__20__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15703,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                      >> 0x15U) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__21__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15704,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                      >> 0x16U) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__22__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15705,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                      >> 0x17U) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__23__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15706,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                      >> 0x18U) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__24__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15707,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                      >> 0x19U) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__25__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15708,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                      >> 0x1aU) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__26__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15709,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                      >> 0x1bU) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__27__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15710,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                      >> 0x1cU) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__28__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15711,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                      >> 0x1dU) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__29__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15712,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                      >> 0x1eU) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__30__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15713,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                                      >> 0x1fU) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__31__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15714,((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                     & (3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__32__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15715,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                      >> 1U) & (3U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__33__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15716,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                      >> 2U) & (3U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__34__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15717,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                      >> 3U) & (3U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__35__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15718,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                      >> 4U) & (3U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__36__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15719,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                      >> 5U) & (3U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__37__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15720,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                      >> 6U) & (3U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__38__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15721,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                      >> 7U) & (3U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__39__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15722,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                      >> 8U) & (3U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__40__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15723,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                      >> 9U) & (3U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__41__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15724,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                      >> 0xaU) & (3U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__42__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15725,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                      >> 0xbU) & (3U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__43__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15726,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                      >> 0xcU) & (3U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__44__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15727,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                      >> 0xdU) & (3U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__45__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15728,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                      >> 0xeU) & (3U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__46__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15729,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                      >> 0xfU) & (3U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__47__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15730,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                      >> 0x10U) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__48__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15731,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                      >> 0x11U) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__49__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15732,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                      >> 0x12U) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__50__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15733,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                      >> 0x13U) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__51__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15734,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                      >> 0x14U) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__52__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15735,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                      >> 0x15U) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__53__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15736,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                      >> 0x16U) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__54__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15737,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                      >> 0x17U) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__55__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15738,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                      >> 0x18U) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__56__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15739,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                      >> 0x19U) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__57__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15740,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                      >> 0x1aU) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__58__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15741,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                      >> 0x1bU) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__59__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15742,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                      >> 0x1cU) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__60__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15743,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                      >> 0x1dU) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__61__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15744,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                      >> 0x1eU) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__62__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15745,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                                      >> 0x1fU) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__63__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15746,((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                     & (3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__64__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15747,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                      >> 1U) & (3U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__65__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15748,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                      >> 2U) & (3U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__66__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15749,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                      >> 3U) & (3U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__67__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15750,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                      >> 4U) & (3U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__68__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15751,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                      >> 5U) & (3U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__69__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15752,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                      >> 6U) & (3U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__70__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15753,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                      >> 7U) & (3U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__71__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15754,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                      >> 8U) & (3U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__72__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15755,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                      >> 9U) & (3U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__73__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15756,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                      >> 0xaU) & (3U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__74__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15757,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                      >> 0xbU) & (3U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__75__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15758,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                      >> 0xcU) & (3U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__76__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15759,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                      >> 0xdU) & (3U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__77__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15760,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                      >> 0xeU) & (3U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__78__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15761,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                      >> 0xfU) & (3U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__79__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15762,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                      >> 0x10U) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__80__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15763,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                      >> 0x11U) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__81__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15764,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                      >> 0x12U) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__82__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15765,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                      >> 0x13U) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__83__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15766,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                      >> 0x14U) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__84__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15767,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                      >> 0x15U) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__85__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15768,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                      >> 0x16U) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__86__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15769,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                      >> 0x17U) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__87__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15770,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                      >> 0x18U) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__88__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15771,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                      >> 0x19U) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__89__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15772,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                      >> 0x1aU) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__90__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15773,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                      >> 0x1bU) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__91__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15774,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                      >> 0x1cU) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__92__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15775,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                      >> 0x1dU) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__93__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15776,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                      >> 0x1eU) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__94__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15777,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                                      >> 0x1fU) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__95__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15778,((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                     & (3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__96__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15779,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                      >> 1U) & (3U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__97__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15780,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                      >> 2U) & (3U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__98__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15781,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                      >> 3U) & (3U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__99__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15782,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                      >> 4U) & (3U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__100__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15783,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                      >> 5U) & (3U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__101__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15784,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                      >> 6U) & (3U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__102__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15785,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                      >> 7U) & (3U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__103__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15786,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                      >> 8U) & (3U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__104__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15787,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                      >> 9U) & (3U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__105__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15788,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                      >> 0xaU) & (3U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__106__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15789,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                      >> 0xbU) & (3U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__107__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15790,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                      >> 0xcU) & (3U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__108__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15791,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                      >> 0xdU) & (3U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__109__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15792,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                      >> 0xeU) & (3U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__110__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15793,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                      >> 0xfU) & (3U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__111__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15794,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                      >> 0x10U) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__112__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15795,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                      >> 0x11U) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__113__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15796,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                      >> 0x12U) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__114__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15797,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                      >> 0x13U) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__115__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15798,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                      >> 0x14U) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__116__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15799,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                      >> 0x15U) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__117__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15800,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                      >> 0x16U) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__118__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15801,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                      >> 0x17U) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__119__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15802,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                      >> 0x18U) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__120__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15803,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                      >> 0x19U) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__121__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15804,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                      >> 0x1aU) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__122__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15805,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                      >> 0x1bU) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__123__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15806,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                      >> 0x1cU) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__124__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15807,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                      >> 0x1dU) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__125__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15808,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                      >> 0x1eU) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__126__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15809,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                                      >> 0x1fU) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__127__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15810,((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                     & (3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__128__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15811,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                      >> 1U) & (3U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__129__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15812,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                      >> 2U) & (3U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__130__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15813,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                      >> 3U) & (3U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__131__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15814,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                      >> 4U) & (3U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__132__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15815,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                      >> 5U) & (3U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__133__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15816,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                      >> 6U) & (3U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__134__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15817,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                      >> 7U) & (3U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__135__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15818,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                      >> 8U) & (3U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__136__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15819,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                      >> 9U) & (3U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__137__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15820,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                      >> 0xaU) & (3U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__138__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15821,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                      >> 0xbU) & (3U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__139__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15822,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                      >> 0xcU) & (3U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__140__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15823,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                      >> 0xdU) & (3U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__141__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15824,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                      >> 0xeU) & (3U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__142__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15825,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                      >> 0xfU) & (3U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__143__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15826,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                      >> 0x10U) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__144__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15827,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                      >> 0x11U) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__145__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15828,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                      >> 0x12U) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__146__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15829,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                      >> 0x13U) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__147__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15830,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                      >> 0x14U) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__148__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15831,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                      >> 0x15U) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__149__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15832,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                      >> 0x16U) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__150__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15833,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                      >> 0x17U) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__151__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15834,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                      >> 0x18U) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__152__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15835,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                      >> 0x19U) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__153__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15836,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                      >> 0x1aU) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__154__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15837,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                      >> 0x1bU) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__155__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15838,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                      >> 0x1cU) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__156__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15839,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                      >> 0x1dU) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__157__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15840,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                      >> 0x1eU) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__158__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15841,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                                      >> 0x1fU) & (3U 
                                                   == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__159__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15842,((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[5U] 
                                     & (3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__160__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15843,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[5U] 
                                      >> 1U) & (3U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__161__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15844,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[5U] 
                                      >> 2U) & (3U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__162__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15845,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[5U] 
                                      >> 3U) & (3U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__163__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15846,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[5U] 
                                      >> 4U) & (3U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__164__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15847,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[5U] 
                                      >> 5U) & (3U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__165__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15848,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[5U] 
                                      >> 6U) & (3U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__166__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15849,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[5U] 
                                      >> 7U) & (3U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__167__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15850,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[5U] 
                                      >> 8U) & (3U 
                                                == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__168__KET____DOT__u_soc_event_queue__DOT__r_event_count)))));
        tracep->fullBit(oldp+15851,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmcontrol_q)));
        tracep->fullBit(oldp+15852,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__s_wd_expired));
        tracep->fullBit(oldp+15853,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmcontrol_q 
                                           >> 1U))));
        tracep->fullBit(oldp+15854,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__i_soc_rstgen__DOT__i_rstgen_bypass__DOT__synch_regs_q) 
                                           >> 3U))));
        tracep->fullBit(oldp+15855,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__haltreq));
        tracep->fullQData(oldp+15856,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q),41);
        tracep->fullIData(oldp+15858,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__word_enable32_q)
                                        ? (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__word_mux 
                                                   >> 0x20U))
                                        : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__word_mux))),32);
        tracep->fullBit(oldp+15859,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_sba__DOT__we));
        tracep->fullBit(oldp+15860,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__i_cluster_rstgen__DOT__i_rstgen_bypass__DOT__synch_regs_q) 
                                           >> 3U))));
        tracep->fullBit(oldp+15861,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT____Vcellout__i_clk_rst_gen__soc_fll_slave_ack_o));
        tracep->fullIData(oldp+15862,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT____Vcellout__i_clk_rst_gen__soc_fll_slave_r_data_o),32);
        tracep->fullBit(oldp+15863,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT____Vcellout__i_clk_rst_gen__per_fll_slave_ack_o));
        tracep->fullIData(oldp+15864,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT____Vcellout__i_clk_rst_gen__per_fll_slave_r_data_o),32);
        tracep->fullBit(oldp+15865,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT____Vcellout__i_clk_rst_gen__cluster_fll_slave_ack_o));
        tracep->fullIData(oldp+15866,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT____Vcellout__i_clk_rst_gen__cluster_fll_slave_r_data_o),32);
        tracep->fullIData(oldp+15867,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__wd_current_count),31);
        tracep->fullBit(oldp+15868,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__wd_cleared));
        tracep->fullIData(oldp+15869,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_soc__DOT__config1),32);
        tracep->fullIData(oldp+15870,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_soc__DOT__config2),32);
        tracep->fullIData(oldp+15871,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_soc__DOT__config3),32);
        tracep->fullIData(oldp+15872,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_soc__DOT__config4),32);
        tracep->fullIData(oldp+15873,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_soc__DOT__config5),32);
        tracep->fullIData(oldp+15874,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_soc__DOT__config6),32);
        tracep->fullIData(oldp+15875,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_soc__DOT__config7),32);
        tracep->fullCData(oldp+15876,((3U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_soc__DOT__config1)),2);
        tracep->fullCData(oldp+15877,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_soc__DOT__config1 
                                                >> 4U))),8);
        tracep->fullCData(oldp+15878,((0x3fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_soc__DOT__config1 
                                                >> 0xcU))),6);
        tracep->fullBit(oldp+15879,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_soc__DOT__config1 
                                           >> 0x12U))));
        tracep->fullBit(oldp+15880,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_soc__DOT__config1 
                                           >> 0x13U))));
        tracep->fullSData(oldp+15881,((0x7ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_soc__DOT__config2 
                                                 >> 4U))),11);
        tracep->fullSData(oldp+15882,((0xfffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_soc__DOT__config2 
                                                 >> 0xfU))),12);
        tracep->fullBit(oldp+15883,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_soc__DOT__config2 
                                           >> 0x1bU))));
        tracep->fullCData(oldp+15884,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_soc__DOT__config2 
                                               >> 0x1cU))),4);
        tracep->fullSData(oldp+15885,((0x1ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_soc__DOT__config4)),9);
        tracep->fullBit(oldp+15886,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_soc__DOT__config3 
                                           >> 9U))));
        tracep->fullCData(oldp+15887,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_soc__DOT__config3 
                                                >> 0xaU))),8);
        tracep->fullSData(oldp+15888,((0x7ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_soc__DOT__config3 
                                                 >> 0x12U))),11);
        tracep->fullQData(oldp+15889,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_soc__DOT__s_LF_CONFIG),35);
        tracep->fullCData(oldp+15891,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_soc__DOT__r_tmp),3);
        tracep->fullIData(oldp+15892,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_cluster__DOT__config1),32);
        tracep->fullIData(oldp+15893,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_cluster__DOT__config2),32);
        tracep->fullIData(oldp+15894,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_cluster__DOT__config3),32);
        tracep->fullIData(oldp+15895,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_cluster__DOT__config4),32);
        tracep->fullIData(oldp+15896,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_cluster__DOT__config5),32);
        tracep->fullIData(oldp+15897,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_cluster__DOT__config6),32);
        tracep->fullIData(oldp+15898,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_cluster__DOT__config7),32);
        tracep->fullCData(oldp+15899,((3U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_cluster__DOT__config1)),2);
        tracep->fullCData(oldp+15900,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_cluster__DOT__config1 
                                                >> 4U))),8);
        tracep->fullCData(oldp+15901,((0x3fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_cluster__DOT__config1 
                                                >> 0xcU))),6);
        tracep->fullBit(oldp+15902,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_cluster__DOT__config1 
                                           >> 0x12U))));
        tracep->fullBit(oldp+15903,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_cluster__DOT__config1 
                                           >> 0x13U))));
        tracep->fullSData(oldp+15904,((0x7ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_cluster__DOT__config2 
                                                 >> 4U))),11);
        tracep->fullSData(oldp+15905,((0xfffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_cluster__DOT__config2 
                                                 >> 0xfU))),12);
        tracep->fullBit(oldp+15906,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_cluster__DOT__config2 
                                           >> 0x1bU))));
        tracep->fullCData(oldp+15907,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_cluster__DOT__config2 
                                               >> 0x1cU))),4);
        tracep->fullSData(oldp+15908,((0x1ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_cluster__DOT__config4)),9);
        tracep->fullBit(oldp+15909,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_cluster__DOT__config3 
                                           >> 9U))));
        tracep->fullCData(oldp+15910,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_cluster__DOT__config3 
                                                >> 0xaU))),8);
        tracep->fullSData(oldp+15911,((0x7ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_cluster__DOT__config3 
                                                 >> 0x12U))),11);
        tracep->fullQData(oldp+15912,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_cluster__DOT__s_LF_CONFIG),35);
        tracep->fullCData(oldp+15914,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_cluster__DOT__r_tmp),3);
        tracep->fullIData(oldp+15915,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_per__DOT__config1),32);
        tracep->fullIData(oldp+15916,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_per__DOT__config2),32);
        tracep->fullIData(oldp+15917,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_per__DOT__config3),32);
        tracep->fullIData(oldp+15918,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_per__DOT__config4),32);
        tracep->fullIData(oldp+15919,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_per__DOT__config5),32);
        tracep->fullIData(oldp+15920,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_per__DOT__config6),32);
        tracep->fullIData(oldp+15921,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_per__DOT__config7),32);
        tracep->fullCData(oldp+15922,((3U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_per__DOT__config1)),2);
        tracep->fullCData(oldp+15923,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_per__DOT__config1 
                                                >> 4U))),8);
        tracep->fullCData(oldp+15924,((0x3fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_per__DOT__config1 
                                                >> 0xcU))),6);
        tracep->fullBit(oldp+15925,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_per__DOT__config1 
                                           >> 0x12U))));
        tracep->fullBit(oldp+15926,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_per__DOT__config1 
                                           >> 0x13U))));
        tracep->fullSData(oldp+15927,((0x7ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_per__DOT__config2 
                                                 >> 4U))),11);
        tracep->fullSData(oldp+15928,((0xfffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_per__DOT__config2 
                                                 >> 0xfU))),12);
        tracep->fullBit(oldp+15929,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_per__DOT__config2 
                                           >> 0x1bU))));
        tracep->fullCData(oldp+15930,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_per__DOT__config2 
                                               >> 0x1cU))),4);
        tracep->fullSData(oldp+15931,((0x1ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_per__DOT__config4)),9);
        tracep->fullBit(oldp+15932,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_per__DOT__config3 
                                           >> 9U))));
        tracep->fullCData(oldp+15933,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_per__DOT__config3 
                                                >> 0xaU))),8);
        tracep->fullSData(oldp+15934,((0x7ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_per__DOT__config3 
                                                 >> 0x12U))),11);
        tracep->fullQData(oldp+15935,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_per__DOT__s_LF_CONFIG),35);
        tracep->fullCData(oldp+15937,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_per__DOT__r_tmp),3);
        tracep->fullCData(oldp+15938,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__i_soc_rstgen__DOT__i_rstgen_bypass__DOT__synch_regs_q),4);
        tracep->fullCData(oldp+15939,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__i_cluster_rstgen__DOT__i_rstgen_bypass__DOT__synch_regs_q),4);
        tracep->fullWData(oldp+15940,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__4__KET____DOT__i_l2_demux__DOT__slave_ports_add),96);
        tracep->fullCData(oldp+15943,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__4__KET____DOT__i_l2_demux__DOT__slave_ports_wen),3);
        tracep->fullWData(oldp+15944,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__4__KET____DOT__i_l2_demux__DOT__slave_ports_wdata),96);
        tracep->fullSData(oldp+15947,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__4__KET____DOT__i_l2_demux__DOT__slave_ports_be),12);
        tracep->fullCData(oldp+15948,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__4__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o),2);
        tracep->fullIData(oldp+15949,((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbaddr_q)),32);
        tracep->fullBit(oldp+15950,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__4__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_valid_o));
        tracep->fullBit(oldp+15951,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__4__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_error_o));
        tracep->fullCData(oldp+15952,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__4__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules),4);
        tracep->fullIData(oldp+15953,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__4__KET____DOT__i_l2_demux__DOT__slave_ports_add[0U]),32);
        tracep->fullBit(oldp+15954,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__4__KET____DOT__i_l2_demux__DOT__slave_ports_wen)))));
        tracep->fullIData(oldp+15955,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__4__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[0U]),32);
        tracep->fullCData(oldp+15956,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__4__KET____DOT__i_l2_demux__DOT__slave_ports_be))),4);
        tracep->fullBit(oldp+15957,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__req_dst_q));
        tracep->fullBit(oldp+15958,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__req_q0));
        tracep->fullBit(oldp+15959,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__req_q1));
        tracep->fullBit(oldp+15960,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__i_src__DOT__ack_src_q));
        tracep->fullBit(oldp+15961,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__i_src__DOT__ack_q));
        tracep->fullBit(oldp+15962,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_sba__DOT__req));
        tracep->fullIData(oldp+15963,((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbdata_q)),32);
        tracep->fullCData(oldp+15964,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_sba__DOT__be),4);
        tracep->fullBit(oldp+15965,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__halted_q));
        tracep->fullBit(oldp+15966,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__resuming_q));
        tracep->fullBit(oldp+15967,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__resumereq));
        tracep->fullBit(oldp+15968,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__cmd_valid_q));
        tracep->fullIData(oldp+15969,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__command_q),32);
        tracep->fullBit(oldp+15970,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__cmdbusy));
        tracep->fullWData(oldp+15971,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__progbuf_q),256);
        tracep->fullQData(oldp+15979,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__data_q),64);
        tracep->fullIData(oldp+15981,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__hartsel),20);
        tracep->fullBit(oldp+15982,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbcs_q 
                                           >> 0x14U))));
        tracep->fullBit(oldp+15983,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbcs_q 
                                           >> 0x10U))));
        tracep->fullCData(oldp+15984,((7U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbcs_q 
                                             >> 0x11U))),3);
        tracep->fullBit(oldp+15985,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbcs_q 
                                           >> 0xfU))));
        tracep->fullBit(oldp+15986,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_q))));
        tracep->fullBit(oldp+15987,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__sberror_valid));
        tracep->fullCData(oldp+15988,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__sberror),3);
        tracep->fullCData(oldp+15989,((3U & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                     >> 0x20U)))),2);
        tracep->fullIData(oldp+15990,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__haltsum0),32);
        tracep->fullIData(oldp+15991,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__haltsum1),32);
        tracep->fullIData(oldp+15992,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__haltsum2),32);
        tracep->fullIData(oldp+15993,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__haltsum3),32);
        tracep->fullIData(oldp+15994,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__halted),32);
        tracep->fullIData(oldp+15995,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__halted_reshaped0),32);
        tracep->fullIData(oldp+15996,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__halted_reshaped1),32);
        tracep->fullIData(oldp+15997,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__halted_reshaped2),32);
        tracep->fullIData(oldp+15998,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__halted_flat1),32);
        tracep->fullIData(oldp+15999,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__halted_flat2),32);
        tracep->fullIData(oldp+16000,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__halted_flat3),32);
        tracep->fullSData(oldp+16001,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__hartsel_idx0),15);
        tracep->fullSData(oldp+16002,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__hartsel_idx1),10);
        tracep->fullCData(oldp+16003,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__hartsel_idx2),5);
        tracep->fullIData(oldp+16004,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmcontrol_q),32);
        tracep->fullCData(oldp+16005,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__cmderr_q),3);
        tracep->fullIData(oldp+16006,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__abstractauto_q),32);
        tracep->fullIData(oldp+16007,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbcs_q),32);
        tracep->fullQData(oldp+16008,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbaddr_q),64);
        tracep->fullQData(oldp+16010,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbdata_q),64);
        tracep->fullBit(oldp+16012,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__havereset_q));
        tracep->fullBit(oldp+16013,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__selected_hart));
        tracep->fullCData(oldp+16014,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__havereset_q),2);
        tracep->fullCData(oldp+16015,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__resuming_q),2);
        tracep->fullCData(oldp+16016,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__halted_q),2);
        tracep->fullCData(oldp+16017,((0x7fU & (IData)(
                                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                        >> 0x22U)))),8);
        tracep->fullCData(oldp+16018,((0xfU & ((0x7fU 
                                                & (IData)(
                                                          (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                           >> 0x22U))) 
                                               - (IData)(4U)))),4);
        tracep->fullIData(oldp+16019,((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_q 
                                               >> (0x3fU 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_q) 
                                                      << 5U))))),32);
        tracep->fullBit(oldp+16020,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_q));
        tracep->fullBit(oldp+16021,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_q));
        tracep->fullQData(oldp+16022,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_q),64);
        tracep->fullCData(oldp+16024,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_q),3);
        tracep->fullCData(oldp+16025,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_sba__DOT__be_mask),4);
        tracep->fullCData(oldp+16026,((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbaddr_q))),2);
        tracep->fullWData(oldp+16027,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__abstract_cmd),512);
        tracep->fullBit(oldp+16043,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__resume));
        tracep->fullBit(oldp+16044,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__go));
        tracep->fullBit(oldp+16045,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__unsupported_command));
        tracep->fullQData(oldp+16046,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__rdata_q),64);
        tracep->fullBit(oldp+16048,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__word_enable32_q));
        tracep->fullBit(oldp+16049,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__hartsel)));
        tracep->fullCData(oldp+16050,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__resumereq),2);
        tracep->fullCData(oldp+16051,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__haltreq),2);
        tracep->fullBit(oldp+16052,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__fwd_rom_q));
        tracep->fullIData(oldp+16053,((0xffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__command_q)),24);
        tracep->fullCData(oldp+16054,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__state_q),2);
        tracep->fullQData(oldp+16055,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__word_mux),64);
        tracep->fullBit(oldp+16057,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_sba__DOT__we)))));
        tracep->fullIData(oldp+16058,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__4__KET____DOT__i_l2_demux__DOT__slave_ports_add[2U]),32);
        tracep->fullBit(oldp+16059,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__4__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                                           >> 2U))));
        tracep->fullIData(oldp+16060,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__4__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[2U]),32);
        tracep->fullCData(oldp+16061,((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__4__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                               >> 8U))),4);
        tracep->fullIData(oldp+16062,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__4__KET____DOT__i_l2_demux__DOT__slave_ports_add[1U]),32);
        tracep->fullBit(oldp+16063,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__4__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                                           >> 1U))));
        tracep->fullIData(oldp+16064,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__4__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[1U]),32);
        tracep->fullCData(oldp+16065,((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__4__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                               >> 4U))),4);
        tracep->fullBit(oldp+16066,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__4__KET____DOT__i_l2_demux__DOT__slave_ports_wen))));
        tracep->fullQData(oldp+16067,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__dmi_req),41);
        tracep->fullBit(oldp+16069,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__dmi_req_ready));
        tracep->fullBit(oldp+16070,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__dmi_req_valid));
        tracep->fullQData(oldp+16071,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__i_dst__DOT__data_dst_q),34);
        tracep->fullBit(oldp+16073,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__dmi_resp_valid));
        tracep->fullCData(oldp+16074,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__state_q),3);
        tracep->fullCData(oldp+16075,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__address_q),7);
        tracep->fullIData(oldp+16076,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__data_q),32);
        tracep->fullCData(oldp+16077,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__error_q),2);
        tracep->fullCData(oldp+16078,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__tap_state_q),4);
        tracep->fullBit(oldp+16079,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_src__DOT__req_src_q));
        tracep->fullQData(oldp+16080,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_src__DOT__data_src_q),41);
        tracep->fullBit(oldp+16082,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_src__DOT__ack_src_q));
        tracep->fullBit(oldp+16083,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_src__DOT__ack_q));
        tracep->fullBit(oldp+16084,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__i_dst__DOT__ack_dst_q));
        tracep->fullBit(oldp+16085,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__i_dst__DOT__req_dst_q));
        tracep->fullBit(oldp+16086,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__i_dst__DOT__req_q0));
        tracep->fullBit(oldp+16087,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__i_dst__DOT__req_q1));
        tracep->fullCData(oldp+16088,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__wr_flags_reg),3);
        tracep->fullBit(oldp+16089,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__full_reg));
        tracep->fullCData(oldp+16090,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__rd_flags_reg),3);
        tracep->fullBit(oldp+16091,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__empty_reg));
        tracep->fullCData(oldp+16092,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__ram_wr_addr),8);
        tracep->fullCData(oldp+16093,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__ram_rd_addr),8);
        tracep->fullSData(oldp+16094,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__fifo_cnt),9);
        tracep->fullCData(oldp+16095,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__wr_flags_reg),3);
        tracep->fullBit(oldp+16096,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__full_reg));
        tracep->fullCData(oldp+16097,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__rd_flags_reg),3);
        tracep->fullBit(oldp+16098,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__empty_reg));
        tracep->fullCData(oldp+16099,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__ram_wr_addr),8);
        tracep->fullCData(oldp+16100,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__ram_rd_addr),8);
        tracep->fullSData(oldp+16101,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__fifo_cnt),9);
        tracep->fullCData(oldp+16102,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__i_event_fifo1__DOT__FIFO_REGISTERS[0]),8);
        tracep->fullCData(oldp+16103,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__i_event_fifo1__DOT__FIFO_REGISTERS[1]),8);
        tracep->fullCData(oldp+16104,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__i_event_fifo1__DOT__FIFO_REGISTERS[2]),8);
        tracep->fullCData(oldp+16105,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__i_event_fifo1__DOT__FIFO_REGISTERS[3]),8);
        tracep->fullIData(oldp+16106,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__i_event_fifo1__DOT__i),32);
        tracep->fullSData(oldp+16107,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack),16);
        tracep->fullBit(oldp+16108,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__0__KET____DOT__i_wedge_efpga__DOT__serial_q));
        tracep->fullBit(oldp+16109,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack))));
        tracep->fullBit(oldp+16110,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__1__KET____DOT__i_wedge_efpga__DOT__serial_q));
        tracep->fullBit(oldp+16111,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack) 
                                           >> 1U))));
        tracep->fullBit(oldp+16112,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__2__KET____DOT__i_wedge_efpga__DOT__serial_q));
        tracep->fullBit(oldp+16113,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack) 
                                           >> 2U))));
        tracep->fullBit(oldp+16114,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__3__KET____DOT__i_wedge_efpga__DOT__serial_q));
        tracep->fullBit(oldp+16115,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack) 
                                           >> 3U))));
        tracep->fullBit(oldp+16116,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__4__KET____DOT__i_wedge_efpga__DOT__serial_q));
        tracep->fullBit(oldp+16117,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack) 
                                           >> 4U))));
        tracep->fullBit(oldp+16118,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__5__KET____DOT__i_wedge_efpga__DOT__serial_q));
        tracep->fullBit(oldp+16119,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack) 
                                           >> 5U))));
        tracep->fullBit(oldp+16120,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__6__KET____DOT__i_wedge_efpga__DOT__serial_q));
        tracep->fullBit(oldp+16121,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack) 
                                           >> 6U))));
        tracep->fullBit(oldp+16122,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__7__KET____DOT__i_wedge_efpga__DOT__serial_q));
        tracep->fullBit(oldp+16123,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack) 
                                           >> 7U))));
        tracep->fullBit(oldp+16124,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__8__KET____DOT__i_wedge_efpga__DOT__serial_q));
        tracep->fullBit(oldp+16125,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack) 
                                           >> 8U))));
        tracep->fullBit(oldp+16126,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__9__KET____DOT__i_wedge_efpga__DOT__serial_q));
        tracep->fullBit(oldp+16127,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack) 
                                           >> 9U))));
        tracep->fullBit(oldp+16128,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__10__KET____DOT__i_wedge_efpga__DOT__serial_q));
        tracep->fullBit(oldp+16129,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack) 
                                           >> 0xaU))));
        tracep->fullBit(oldp+16130,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__11__KET____DOT__i_wedge_efpga__DOT__serial_q));
        tracep->fullBit(oldp+16131,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack) 
                                           >> 0xbU))));
        tracep->fullBit(oldp+16132,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__12__KET____DOT__i_wedge_efpga__DOT__serial_q));
        tracep->fullBit(oldp+16133,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack) 
                                           >> 0xcU))));
        tracep->fullBit(oldp+16134,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__13__KET____DOT__i_wedge_efpga__DOT__serial_q));
        tracep->fullBit(oldp+16135,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack) 
                                           >> 0xdU))));
        tracep->fullBit(oldp+16136,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__14__KET____DOT__i_wedge_efpga__DOT__serial_q));
        tracep->fullBit(oldp+16137,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack) 
                                           >> 0xeU))));
        tracep->fullBit(oldp+16138,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__15__KET____DOT__i_wedge_efpga__DOT__serial_q));
        tracep->fullBit(oldp+16139,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__wedge_ack) 
                                           >> 0xfU))));
        tracep->fullBit(oldp+16140,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__0__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                                            >> 1U) 
                                           & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__0__KET____DOT__i_wedge_efpga__DOT__serial_q))))));
        tracep->fullBit(oldp+16141,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__0__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                                         >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__0__KET____DOT__i_wedge_efpga__DOT__serial_q))));
        tracep->fullBit(oldp+16142,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__1__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                                            >> 1U) 
                                           & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__1__KET____DOT__i_wedge_efpga__DOT__serial_q))))));
        tracep->fullBit(oldp+16143,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__1__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                                         >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__1__KET____DOT__i_wedge_efpga__DOT__serial_q))));
        tracep->fullBit(oldp+16144,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__2__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                                            >> 1U) 
                                           & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__2__KET____DOT__i_wedge_efpga__DOT__serial_q))))));
        tracep->fullBit(oldp+16145,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__2__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                                         >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__2__KET____DOT__i_wedge_efpga__DOT__serial_q))));
        tracep->fullBit(oldp+16146,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__3__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                                            >> 1U) 
                                           & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__3__KET____DOT__i_wedge_efpga__DOT__serial_q))))));
        tracep->fullBit(oldp+16147,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__3__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                                         >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__3__KET____DOT__i_wedge_efpga__DOT__serial_q))));
        tracep->fullBit(oldp+16148,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__4__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                                            >> 1U) 
                                           & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__4__KET____DOT__i_wedge_efpga__DOT__serial_q))))));
        tracep->fullBit(oldp+16149,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__4__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                                         >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__4__KET____DOT__i_wedge_efpga__DOT__serial_q))));
        tracep->fullBit(oldp+16150,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__5__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                                            >> 1U) 
                                           & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__5__KET____DOT__i_wedge_efpga__DOT__serial_q))))));
        tracep->fullBit(oldp+16151,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__5__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                                         >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__5__KET____DOT__i_wedge_efpga__DOT__serial_q))));
        tracep->fullBit(oldp+16152,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__6__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                                            >> 1U) 
                                           & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__6__KET____DOT__i_wedge_efpga__DOT__serial_q))))));
        tracep->fullBit(oldp+16153,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__6__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                                         >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__6__KET____DOT__i_wedge_efpga__DOT__serial_q))));
        tracep->fullBit(oldp+16154,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__7__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                                            >> 1U) 
                                           & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__7__KET____DOT__i_wedge_efpga__DOT__serial_q))))));
        tracep->fullBit(oldp+16155,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__7__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                                         >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__7__KET____DOT__i_wedge_efpga__DOT__serial_q))));
        tracep->fullBit(oldp+16156,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__8__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                                            >> 1U) 
                                           & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__8__KET____DOT__i_wedge_efpga__DOT__serial_q))))));
        tracep->fullBit(oldp+16157,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__8__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                                         >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__8__KET____DOT__i_wedge_efpga__DOT__serial_q))));
        tracep->fullBit(oldp+16158,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__9__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                                            >> 1U) 
                                           & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__9__KET____DOT__i_wedge_efpga__DOT__serial_q))))));
        tracep->fullBit(oldp+16159,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__9__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                                         >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__9__KET____DOT__i_wedge_efpga__DOT__serial_q))));
        tracep->fullBit(oldp+16160,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__10__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                                            >> 1U) 
                                           & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__10__KET____DOT__i_wedge_efpga__DOT__serial_q))))));
        tracep->fullBit(oldp+16161,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__10__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                                         >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__10__KET____DOT__i_wedge_efpga__DOT__serial_q))));
        tracep->fullBit(oldp+16162,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__11__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                                            >> 1U) 
                                           & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__11__KET____DOT__i_wedge_efpga__DOT__serial_q))))));
        tracep->fullBit(oldp+16163,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__11__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                                         >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__11__KET____DOT__i_wedge_efpga__DOT__serial_q))));
        tracep->fullBit(oldp+16164,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__12__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                                            >> 1U) 
                                           & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__12__KET____DOT__i_wedge_efpga__DOT__serial_q))))));
        tracep->fullBit(oldp+16165,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__12__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                                         >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__12__KET____DOT__i_wedge_efpga__DOT__serial_q))));
        tracep->fullBit(oldp+16166,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__13__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                                            >> 1U) 
                                           & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__13__KET____DOT__i_wedge_efpga__DOT__serial_q))))));
        tracep->fullBit(oldp+16167,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__13__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                                         >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__13__KET____DOT__i_wedge_efpga__DOT__serial_q))));
        tracep->fullBit(oldp+16168,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__14__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                                            >> 1U) 
                                           & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__14__KET____DOT__i_wedge_efpga__DOT__serial_q))))));
        tracep->fullBit(oldp+16169,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__14__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                                         >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__14__KET____DOT__i_wedge_efpga__DOT__serial_q))));
        tracep->fullBit(oldp+16170,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__15__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                                            >> 1U) 
                                           & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__15__KET____DOT__i_wedge_efpga__DOT__serial_q))))));
        tracep->fullBit(oldp+16171,(((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__15__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                                         >> 1U)) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__15__KET____DOT__i_wedge_efpga__DOT__serial_q))));
        tracep->fullSData(oldp+16172,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_edge),16);
        tracep->fullCData(oldp+16173,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr),2);
        tracep->fullCData(oldp+16174,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__gcout_reg),3);
        tracep->fullCData(oldp+16175,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr),3);
        tracep->fullCData(oldp+16176,((7U & ((3U & 
                                              (((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)) 
                                               >> 1U)) 
                                             ^ ((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr))))),3);
        tracep->fullCData(oldp+16177,((7U & ((IData)(1U) 
                                             + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)))),3);
        tracep->fullCData(oldp+16178,((3U & ((IData)(1U) 
                                             + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr)))),2);
        tracep->fullBit(oldp+16179,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__full));
        tracep->fullCData(oldp+16180,((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))),2);
        tracep->fullCData(oldp+16181,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__gcout_reg),3);
        tracep->fullBit(oldp+16182,(((3U & ((IData)(1U) 
                                            + (3U & 
                                               ((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))) 
                                     == (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)))));
        tracep->fullBit(oldp+16183,(((3U & ((IData)(1U) 
                                            + (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))) 
                                     == (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)))));
        tracep->fullBit(oldp+16184,((((4U & ((~ (1U 
                                                 & (((IData)(1U) 
                                                     + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                                    >> 2U))) 
                                             << 2U)) 
                                      | (3U & ((IData)(1U) 
                                               + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))));
        tracep->fullBit(oldp+16185,((((4U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                 >> 2U)) 
                                             << 2U)) 
                                      | (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))));
        tracep->fullBit(oldp+16186,((2U > (7U & ((IData)(4U) 
                                                 - 
                                                 (((7U 
                                                    & ((IData)(1U) 
                                                       + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                   >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                   ? 
                                                  ((7U 
                                                    & ((IData)(1U) 
                                                       + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                   - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                   : 
                                                  ((IData)(1U) 
                                                   + 
                                                   ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
                                                    + 
                                                    (7U 
                                                     & ((IData)(1U) 
                                                        + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))))))))));
        tracep->fullBit(oldp+16187,((2U > (7U & ((IData)(4U) 
                                                 - 
                                                 (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                   >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                   ? 
                                                  ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                   - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                   : 
                                                  ((IData)(1U) 
                                                   + 
                                                   ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr)) 
                                                    + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))))))));
        tracep->fullCData(oldp+16188,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr),3);
        tracep->fullCData(oldp+16189,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr),3);
        tracep->fullCData(oldp+16190,((7U & ((3U & 
                                              (((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                               >> 1U)) 
                                             ^ ((IData)(1U) 
                                                + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))),3);
        tracep->fullCData(oldp+16191,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp),3);
        tracep->fullCData(oldp+16192,((7U & ((IData)(1U) 
                                             + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)))),3);
        tracep->fullCData(oldp+16193,((7U & ((IData)(4U) 
                                             - (((7U 
                                                  & ((IData)(1U) 
                                                     + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                 >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                 ? 
                                                ((7U 
                                                  & ((IData)(1U) 
                                                     + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))) 
                                                 - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp))
                                                 : 
                                                ((IData)(1U) 
                                                 + 
                                                 ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
                                                  + 
                                                  (7U 
                                                   & ((IData)(1U) 
                                                      + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))))))),3);
        tracep->fullCData(oldp+16194,((7U & ((IData)(4U) 
                                             - (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                 >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                 ? 
                                                ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                 - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr))
                                                 : 
                                                ((IData)(1U) 
                                                 + 
                                                 ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr)) 
                                                  + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))))))),3);
        tracep->fullBit(oldp+16195,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_edge))));
        tracep->fullBit(oldp+16196,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_edge) 
                                           >> 1U))));
        tracep->fullBit(oldp+16197,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_edge) 
                                           >> 2U))));
        tracep->fullBit(oldp+16198,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_edge) 
                                           >> 3U))));
        tracep->fullBit(oldp+16199,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_edge) 
                                           >> 4U))));
        tracep->fullBit(oldp+16200,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_edge) 
                                           >> 5U))));
        tracep->fullBit(oldp+16201,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_edge) 
                                           >> 6U))));
        tracep->fullBit(oldp+16202,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_edge) 
                                           >> 7U))));
        tracep->fullBit(oldp+16203,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_edge) 
                                           >> 8U))));
        tracep->fullBit(oldp+16204,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_edge) 
                                           >> 9U))));
        tracep->fullBit(oldp+16205,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_edge) 
                                           >> 0xaU))));
        tracep->fullBit(oldp+16206,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_edge) 
                                           >> 0xbU))));
        tracep->fullBit(oldp+16207,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_edge) 
                                           >> 0xcU))));
        tracep->fullBit(oldp+16208,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_edge) 
                                           >> 0xdU))));
        tracep->fullBit(oldp+16209,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_edge) 
                                           >> 0xeU))));
        tracep->fullBit(oldp+16210,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_edge) 
                                           >> 0xfU))));
        tracep->fullCData(oldp+16211,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__addr_reg),7);
        tracep->fullBit(oldp+16212,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__write_pending) 
                                     & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__write_pending_temp)))));
        tracep->fullCData(oldp+16213,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__qf_aff2_INST__DOT__fifo_wr_ptr_cs),2);
        tracep->fullCData(oldp+16214,(((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__qf_aff2_INST__DOT__fifo_wr_ptr_cs))
                                        ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__qf_aff2_INST__DOT__fifo_wr_ptr_cs))
                                            ? 2U : 0U)
                                        : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__qf_aff2_INST__DOT__fifo_wr_ptr_cs))
                                            ? 3U : 1U))),2);
        tracep->fullBit(oldp+16215,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__qf_aff2_INST__DOT__fifo_wr_ptr_cs) 
                                            >> 1U) 
                                           ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__qf_aff2_INST__DOT__fifo_wr_ptr_cs)))));
        tracep->fullBit(oldp+16216,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__write_pending));
        tracep->fullBit(oldp+16217,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__write_pending_temp));
        tracep->fullCData(oldp+16218,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__SPI_Read_Data),8);
        tracep->fullBit(oldp+16219,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_ref_clk_sync__DOT__i_pulp_sync__DOT__r_reg) 
                                           >> 1U))));
        tracep->fullCData(oldp+16220,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_ref_clk_sync__DOT__i_pulp_sync__DOT__r_reg),2);
        tracep->fullIData(oldp+16221,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__wd_count),31);
        tracep->fullBit(oldp+16222,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__wd_enabled));
        tracep->fullBit(oldp+16223,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__wd_reset));
        tracep->fullBit(oldp+16224,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__jtag_req_valid));
        tracep->fullBit(oldp+16225,((2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q))));
        tracep->fullBit(oldp+16226,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__jtag_resp_ready));
        tracep->fullBit(oldp+16227,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q))));
        tracep->fullQData(oldp+16228,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__debug_resp),34);
        tracep->fullIData(oldp+16230,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_soc__DOT__config0),32);
        tracep->fullCData(oldp+16231,((3U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_soc__DOT__config0)),2);
        tracep->fullCData(oldp+16232,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_soc__DOT__config0 
                                                >> 4U))),8);
        tracep->fullCData(oldp+16233,((0x3fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_soc__DOT__config0 
                                                >> 0xcU))),6);
        tracep->fullBit(oldp+16234,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_soc__DOT__config0 
                                           >> 0x12U))));
        tracep->fullBit(oldp+16235,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_soc__DOT__config0 
                                           >> 0x13U))));
        tracep->fullIData(oldp+16236,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_cluster__DOT__config0),32);
        tracep->fullCData(oldp+16237,((3U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_cluster__DOT__config0)),2);
        tracep->fullCData(oldp+16238,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_cluster__DOT__config0 
                                                >> 4U))),8);
        tracep->fullCData(oldp+16239,((0x3fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_cluster__DOT__config0 
                                                >> 0xcU))),6);
        tracep->fullBit(oldp+16240,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_cluster__DOT__config0 
                                           >> 0x12U))));
        tracep->fullBit(oldp+16241,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_cluster__DOT__config0 
                                           >> 0x13U))));
        tracep->fullIData(oldp+16242,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_per__DOT__config0),32);
        tracep->fullCData(oldp+16243,((3U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_per__DOT__config0)),2);
        tracep->fullCData(oldp+16244,((0xffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_per__DOT__config0 
                                                >> 4U))),8);
        tracep->fullCData(oldp+16245,((0x3fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_per__DOT__config0 
                                                >> 0xcU))),6);
        tracep->fullBit(oldp+16246,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_per__DOT__config0 
                                           >> 0x12U))));
        tracep->fullBit(oldp+16247,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_per__DOT__config0 
                                           >> 0x13U))));
        tracep->fullBit(oldp+16248,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__ack_dst_q));
        tracep->fullBit(oldp+16249,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__i_src__DOT__req_src_q));
        tracep->fullQData(oldp+16250,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__i_src__DOT__data_src_q),34);
        tracep->fullBit(oldp+16252,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__clear_resumeack));
        tracep->fullBit(oldp+16253,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__sbaddress_write_valid));
        tracep->fullBit(oldp+16254,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__sbdata_read_valid));
        tracep->fullBit(oldp+16255,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__sbdata_write_valid));
        tracep->fullBit(oldp+16256,((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q))));
        tracep->fullBit(oldp+16257,((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q))));
        tracep->fullBit(oldp+16258,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__resp_queue_push));
        tracep->fullBit(oldp+16259,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__resp_queue_pop));
        tracep->fullIData(oldp+16260,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__resp_queue_data),32);
        tracep->fullIData(oldp+16261,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus),32);
        tracep->fullIData(oldp+16262,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmcontrol_d),32);
        tracep->fullIData(oldp+16263,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__abstractcs),32);
        tracep->fullIData(oldp+16264,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__command_d),32);
        tracep->fullBit(oldp+16265,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__cmd_valid_d));
        tracep->fullIData(oldp+16266,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__abstractauto_d),32);
        tracep->fullIData(oldp+16267,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbcs_d),32);
        tracep->fullBit(oldp+16268,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__havereset_d_aligned))));
        tracep->fullWData(oldp+16269,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__progbuf_d),256);
        tracep->fullCData(oldp+16277,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__havereset_d_aligned),2);
        tracep->fullIData(oldp+16278,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbcs),32);
        tracep->fullIData(oldp+16279,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmcontrol),32);
        tracep->fullBit(oldp+16280,((1U <= (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q)))));
        tracep->fullBit(oldp+16281,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q))));
        tracep->fullBit(oldp+16282,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__gate_clock));
        tracep->fullBit(oldp+16283,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_n));
        tracep->fullBit(oldp+16284,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_n));
        tracep->fullCData(oldp+16285,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_n),2);
        tracep->fullCData(oldp+16286,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q),2);
        tracep->fullQData(oldp+16287,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_n),64);
        tracep->fullBit(oldp+16289,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__dmi_access));
        tracep->fullBit(oldp+16290,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__dtmcs_select));
        tracep->fullBit(oldp+16291,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__dtmcs_q 
                                           >> 0x10U))));
        tracep->fullBit(oldp+16292,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__dr_q))));
        tracep->fullQData(oldp+16293,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__dr_q),41);
        tracep->fullCData(oldp+16295,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__jtag_ir_shift_q),5);
        tracep->fullCData(oldp+16296,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__jtag_ir_q),5);
        tracep->fullIData(oldp+16297,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__idcode_q),32);
        tracep->fullBit(oldp+16298,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__idcode_select));
        tracep->fullBit(oldp+16299,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__bypass_select));
        tracep->fullIData(oldp+16300,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__dtmcs_q),32);
        tracep->fullBit(oldp+16301,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__bypass_q));
        tracep->fullCData(oldp+16302,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_event_data),8);
        tracep->fullBit(oldp+16303,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_fll_if_i__DOT__fll1_valid));
        tracep->fullBit(oldp+16304,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_fll_if_i__DOT__fll2_valid));
        tracep->fullBit(oldp+16305,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_fll_if_i__DOT__fll3_valid));
        tracep->fullCData(oldp+16306,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_trigger_events),4);
        tracep->fullBit(oldp+16307,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_trigger_events))));
        tracep->fullBit(oldp+16308,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_trigger_events) 
                                           >> 1U))));
        tracep->fullBit(oldp+16309,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_trigger_events) 
                                           >> 2U))));
        tracep->fullBit(oldp+16310,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_trigger_events) 
                                           >> 3U))));
        tracep->fullBit(oldp+16311,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_valid_fc));
        tracep->fullIData(oldp+16312,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__proc_data_o__DOT__unnamedblk1__DOT__i),32);
        tracep->fullCData(oldp+16313,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__i_event_fifo1__DOT__Push_Pointer_CS),2);
        tracep->fullCData(oldp+16314,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__scc_stm_ns),3);
        tracep->fullBit(oldp+16315,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__fifo_empty_flag_rdclk));
        tracep->fullBit(oldp+16316,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__fifo_full_flag_wrclk_nc));
        tracep->fullBit(oldp+16317,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_re_cs));
        tracep->fullBit(oldp+16318,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_re_ns));
        tracep->fullBit(oldp+16319,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_apbm_mclk_cs));
        tracep->fullBit(oldp+16320,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_apbm_mclk_ns));
        tracep->fullBit(oldp+16321,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__0__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                                           >> 1U))));
        tracep->fullCData(oldp+16322,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__0__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg),2);
        tracep->fullBit(oldp+16323,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__1__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                                           >> 1U))));
        tracep->fullCData(oldp+16324,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__1__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg),2);
        tracep->fullBit(oldp+16325,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__2__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                                           >> 1U))));
        tracep->fullCData(oldp+16326,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__2__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg),2);
        tracep->fullBit(oldp+16327,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__3__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                                           >> 1U))));
        tracep->fullCData(oldp+16328,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__3__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg),2);
        tracep->fullBit(oldp+16329,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__4__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                                           >> 1U))));
        tracep->fullCData(oldp+16330,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__4__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg),2);
        tracep->fullBit(oldp+16331,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__5__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                                           >> 1U))));
        tracep->fullCData(oldp+16332,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__5__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg),2);
        tracep->fullBit(oldp+16333,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__6__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                                           >> 1U))));
        tracep->fullCData(oldp+16334,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__6__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg),2);
        tracep->fullBit(oldp+16335,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__7__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                                           >> 1U))));
        tracep->fullCData(oldp+16336,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__7__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg),2);
        tracep->fullBit(oldp+16337,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__8__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                                           >> 1U))));
        tracep->fullCData(oldp+16338,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__8__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg),2);
        tracep->fullBit(oldp+16339,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__9__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                                           >> 1U))));
        tracep->fullCData(oldp+16340,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__9__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg),2);
        tracep->fullBit(oldp+16341,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__10__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                                           >> 1U))));
        tracep->fullCData(oldp+16342,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__10__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg),2);
        tracep->fullBit(oldp+16343,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__11__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                                           >> 1U))));
        tracep->fullCData(oldp+16344,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__11__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg),2);
        tracep->fullBit(oldp+16345,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__12__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                                           >> 1U))));
        tracep->fullCData(oldp+16346,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__12__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg),2);
        tracep->fullBit(oldp+16347,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__13__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                                           >> 1U))));
        tracep->fullCData(oldp+16348,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__13__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg),2);
        tracep->fullBit(oldp+16349,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__14__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                                           >> 1U))));
        tracep->fullCData(oldp+16350,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__14__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg),2);
        tracep->fullBit(oldp+16351,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__15__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                                           >> 1U))));
        tracep->fullCData(oldp+16352,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__15__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg),2);
        tracep->fullBit(oldp+16353,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_interface_i0__DOT__sda_out)))));
        tracep->fullBit(oldp+16354,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_interface_i0__DOT__sda_out));
        tracep->fullBit(oldp+16355,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x01));
        tracep->fullCData(oldp+16356,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x00),7);
        tracep->fullCData(oldp+16357,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x03),8);
        tracep->fullCData(oldp+16358,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x04),8);
        tracep->fullCData(oldp+16359,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_interface_i0__DOT__reg_addr),8);
        tracep->fullCData(oldp+16360,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_interface_i0__DOT__in_byte),8);
        tracep->fullBit(oldp+16361,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_interface_i0__DOT__i2c_reg_wrenable));
        tracep->fullCData(oldp+16362,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__i2c_reg_rdata),8);
        tracep->fullBit(oldp+16363,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_interface_i0__DOT__i2c_rd_byte_complete));
        tracep->fullSData(oldp+16364,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__apb_slave_interface_i0__DOT__apb_reg_waddr),12);
        tracep->fullIData(oldp+16365,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__apb_slave_interface_i0__DOT__apb_reg_wdata),32);
        tracep->fullBit(oldp+16366,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__apb_slave_interface_i0__DOT__apb_reg_rd_byte_complete));
        tracep->fullCData(oldp+16367,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_interface_i0__DOT__scl_d),3);
        tracep->fullCData(oldp+16368,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_interface_i0__DOT__sda_d),3);
        tracep->fullBit(oldp+16369,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_interface_i0__DOT__scl_cs));
        tracep->fullBit(oldp+16370,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_interface_i0__DOT__scl_ls));
        tracep->fullBit(oldp+16371,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_interface_i0__DOT__sda_cs));
        tracep->fullBit(oldp+16372,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_interface_i0__DOT__sda_ls));
        tracep->fullCData(oldp+16373,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_interface_i0__DOT__sda_cnt),5);
        tracep->fullCData(oldp+16374,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_interface_i0__DOT__scl_cnt),5);
        tracep->fullBit(oldp+16375,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_interface_i0__DOT__start_detect));
        tracep->fullBit(oldp+16376,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_interface_i0__DOT__stop_detect));
        tracep->fullCData(oldp+16377,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_interface_i0__DOT__i2c_state),4);
        tracep->fullBit(oldp+16378,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_interface_i0__DOT__bit_xfer));
        tracep->fullBit(oldp+16379,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_interface_i0__DOT__bit_rcvd));
        tracep->fullCData(oldp+16380,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_interface_i0__DOT__bit_cnt),4);
        tracep->fullCData(oldp+16381,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_interface_i0__DOT__out_byte),8);
        tracep->fullBit(oldp+16382,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_interface_i0__DOT__xfer_type_rd_wrn));
        tracep->fullBit(oldp+16383,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__fifo_i2c_to_apb_push));
        tracep->fullBit(oldp+16384,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__fifo_i2c_to_apb_pop));
        tracep->fullBit(oldp+16385,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__fifo_apb_to_i2c_push));
        tracep->fullBit(oldp+16386,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__fifo_apb_to_i2c_pop));
        tracep->fullBit(oldp+16387,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__apb_reg_write_enable));
        tracep->fullBit(oldp+16388,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x50))));
        tracep->fullBit(oldp+16389,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x40))));
        tracep->fullCData(oldp+16390,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x40),3);
        tracep->fullCData(oldp+16391,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x50),3);
        tracep->fullCData(oldp+16392,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__i2c_reg_rdata_muxed),8);
        tracep->fullQData(oldp+16393,((0x7ffffffffffULL 
                                       & (((QData)((IData)(
                                                           vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_out[1U])) 
                                           << 0x20U) 
                                          | (QData)((IData)(
                                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_out[0U]))))),43);
        tracep->fullQData(oldp+16395,((0x7ffffffffffULL 
                                       & (((QData)((IData)(
                                                           vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_oe[1U])) 
                                           << 0x20U) 
                                          | (QData)((IData)(
                                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_oe[0U]))))),43);
        tracep->fullCData(oldp+16397,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_req_fpga),4);
        tracep->fullSData(oldp+16398,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__s_event),16);
        tracep->fullBit(oldp+16399,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__lint_GNT));
        tracep->fullBit(oldp+16400,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__lint_VALID));
        tracep->fullIData(oldp+16401,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__lint_RDATA),32);
        tracep->fullIData(oldp+16402,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_wdata_p3),32);
        tracep->fullIData(oldp+16403,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_wdata_p2),32);
        tracep->fullIData(oldp+16404,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_wdata_p1),32);
        tracep->fullIData(oldp+16405,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_wdata_p0),32);
        tracep->fullIData(oldp+16406,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p3),20);
        tracep->fullIData(oldp+16407,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p2),20);
        tracep->fullIData(oldp+16408,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p1),20);
        tracep->fullIData(oldp+16409,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_addr_p0),20);
        tracep->fullBit(oldp+16410,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_req_p3));
        tracep->fullBit(oldp+16411,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_req_p2));
        tracep->fullBit(oldp+16412,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_req_p1));
        tracep->fullBit(oldp+16413,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_req_p0));
        tracep->fullBit(oldp+16414,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_wen_p3));
        tracep->fullBit(oldp+16415,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_wen_p2));
        tracep->fullBit(oldp+16416,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_wen_p1));
        tracep->fullBit(oldp+16417,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_wen_p0));
        tracep->fullCData(oldp+16418,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_be_p3),4);
        tracep->fullCData(oldp+16419,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_be_p2),4);
        tracep->fullCData(oldp+16420,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_be_p1),4);
        tracep->fullCData(oldp+16421,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellout__eFPGA_wrapper__tcdm_be_p0),4);
        tracep->fullWData(oldp+16422,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_out),80);
        tracep->fullWData(oldp+16425,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__fpga_oe),80);
        tracep->fullBit(oldp+16428,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_clken));
        tracep->fullBit(oldp+16429,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                           >> 6U))));
        tracep->fullBit(oldp+16430,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                           >> 0xeU))));
        tracep->fullBit(oldp+16431,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                           >> 0xfU))));
        tracep->fullBit(oldp+16432,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                           >> 0x11U))));
        tracep->fullBit(oldp+16433,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                           >> 0x10U))));
        tracep->fullBit(oldp+16434,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                           >> 0x12U))));
        tracep->fullBit(oldp+16435,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                           >> 0x1fU))));
        tracep->fullIData(oldp+16436,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_oper_in),32);
        tracep->fullIData(oldp+16437,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_coef_in),32);
        tracep->fullCData(oldp+16438,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_mode),2);
        tracep->fullCData(oldp+16439,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m0_outsel),6);
        tracep->fullBit(oldp+16440,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_clken));
        tracep->fullBit(oldp+16441,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                           >> 6U))));
        tracep->fullBit(oldp+16442,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                           >> 0xeU))));
        tracep->fullBit(oldp+16443,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                           >> 0xfU))));
        tracep->fullBit(oldp+16444,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                           >> 0x11U))));
        tracep->fullBit(oldp+16445,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                           >> 0x10U))));
        tracep->fullBit(oldp+16446,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                           >> 0x12U))));
        tracep->fullBit(oldp+16447,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                           >> 0x1fU))));
        tracep->fullIData(oldp+16448,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_oper_in),32);
        tracep->fullIData(oldp+16449,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_coef_in),32);
        tracep->fullCData(oldp+16450,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_mode),2);
        tracep->fullCData(oldp+16451,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_m1_outsel),6);
        tracep->fullBit(oldp+16452,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_clken));
        tracep->fullBit(oldp+16453,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                           >> 6U))));
        tracep->fullBit(oldp+16454,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                           >> 0xeU))));
        tracep->fullBit(oldp+16455,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                           >> 0xfU))));
        tracep->fullBit(oldp+16456,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                           >> 0x11U))));
        tracep->fullBit(oldp+16457,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                           >> 0x10U))));
        tracep->fullBit(oldp+16458,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                           >> 0x12U))));
        tracep->fullBit(oldp+16459,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                           >> 0x1fU))));
        tracep->fullIData(oldp+16460,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_oper_in),32);
        tracep->fullIData(oldp+16461,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_coef_in),32);
        tracep->fullCData(oldp+16462,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_mode),2);
        tracep->fullCData(oldp+16463,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m0_outsel),6);
        tracep->fullBit(oldp+16464,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_clken));
        tracep->fullBit(oldp+16465,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                           >> 6U))));
        tracep->fullBit(oldp+16466,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                           >> 0xeU))));
        tracep->fullBit(oldp+16467,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                           >> 0xfU))));
        tracep->fullBit(oldp+16468,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                           >> 0x11U))));
        tracep->fullBit(oldp+16469,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                           >> 0x10U))));
        tracep->fullBit(oldp+16470,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                           >> 0x12U))));
        tracep->fullBit(oldp+16471,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                           >> 0x1fU))));
        tracep->fullIData(oldp+16472,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_oper_in),32);
        tracep->fullIData(oldp+16473,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_coef_in),32);
        tracep->fullCData(oldp+16474,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_mode),2);
        tracep->fullCData(oldp+16475,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_m1_outsel),6);
        tracep->fullBit(oldp+16476,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_we));
        tracep->fullBit(oldp+16477,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_ram_control 
                                           >> 0xcU))));
        tracep->fullCData(oldp+16478,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_rmode),2);
        tracep->fullCData(oldp+16479,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_wmode),2);
        tracep->fullIData(oldp+16480,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_wdata),32);
        tracep->fullSData(oldp+16481,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_raddr),12);
        tracep->fullSData(oldp+16482,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_waddr),12);
        tracep->fullBit(oldp+16483,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_we));
        tracep->fullBit(oldp+16484,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_ram_control 
                                           >> 0xdU))));
        tracep->fullCData(oldp+16485,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_rmode),2);
        tracep->fullCData(oldp+16486,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_wmode),2);
        tracep->fullIData(oldp+16487,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_wdata),32);
        tracep->fullSData(oldp+16488,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_raddr),12);
        tracep->fullSData(oldp+16489,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_waddr),12);
        tracep->fullBit(oldp+16490,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_we));
        tracep->fullBit(oldp+16491,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_ram_control 
                                           >> 0xeU))));
        tracep->fullCData(oldp+16492,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_rmode),2);
        tracep->fullCData(oldp+16493,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_wmode),2);
        tracep->fullIData(oldp+16494,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_wdata),32);
        tracep->fullSData(oldp+16495,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_raddr),12);
        tracep->fullSData(oldp+16496,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_waddr),12);
        tracep->fullBit(oldp+16497,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_we));
        tracep->fullBit(oldp+16498,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_ram_control 
                                           >> 0xcU))));
        tracep->fullCData(oldp+16499,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_rmode),2);
        tracep->fullCData(oldp+16500,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_wmode),2);
        tracep->fullIData(oldp+16501,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_wdata),32);
        tracep->fullSData(oldp+16502,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_raddr),12);
        tracep->fullSData(oldp+16503,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_waddr),12);
        tracep->fullBit(oldp+16504,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_we));
        tracep->fullBit(oldp+16505,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_ram_control 
                                           >> 0xdU))));
        tracep->fullCData(oldp+16506,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_rmode),2);
        tracep->fullCData(oldp+16507,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wmode),2);
        tracep->fullIData(oldp+16508,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_wdata),32);
        tracep->fullSData(oldp+16509,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_raddr),12);
        tracep->fullSData(oldp+16510,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_waddr),12);
        tracep->fullBit(oldp+16511,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_we));
        tracep->fullBit(oldp+16512,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_ram_control 
                                           >> 0xeU))));
        tracep->fullCData(oldp+16513,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_rmode),2);
        tracep->fullCData(oldp+16514,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wmode),2);
        tracep->fullIData(oldp+16515,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_wdata),32);
        tracep->fullSData(oldp+16516,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_raddr),12);
        tracep->fullSData(oldp+16517,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_waddr),12);
        tracep->fullBit(oldp+16518,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata 
                                           >> 0x14U))));
        tracep->fullBit(oldp+16519,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata 
                                           >> 0x13U))));
        tracep->fullBit(oldp+16520,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata 
                                           >> 0xaU))));
        tracep->fullBit(oldp+16521,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata 
                                           >> 9U))));
        tracep->fullBit(oldp+16522,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata 
                                           >> 8U))));
        tracep->fullBit(oldp+16523,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata 
                                           >> 7U))));
        tracep->fullBit(oldp+16524,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata 
                                           >> 6U))));
        tracep->fullBit(oldp+16525,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata 
                                           >> 5U))));
        tracep->fullBit(oldp+16526,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata 
                                           >> 4U))));
        tracep->fullBit(oldp+16527,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata 
                                           >> 3U))));
        tracep->fullBit(oldp+16528,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata 
                                           >> 0x12U))));
        tracep->fullBit(oldp+16529,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata 
                                           >> 0x11U))));
        tracep->fullBit(oldp+16530,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata 
                                           >> 0x10U))));
        tracep->fullBit(oldp+16531,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata 
                                           >> 0xfU))));
        tracep->fullBit(oldp+16532,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata 
                                           >> 0xeU))));
        tracep->fullBit(oldp+16533,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata 
                                           >> 0xdU))));
        tracep->fullBit(oldp+16534,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata 
                                           >> 0xcU))));
        tracep->fullBit(oldp+16535,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata 
                                           >> 0xbU))));
        tracep->fullBit(oldp+16536,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata 
                                           >> 2U))));
        tracep->fullBit(oldp+16537,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata 
                                           >> 1U))));
        tracep->fullBit(oldp+16538,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata 
                                           >> 0x1cU))));
        tracep->fullBit(oldp+16539,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata 
                                           >> 0x1bU))));
        tracep->fullBit(oldp+16540,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata)));
        tracep->fullBit(oldp+16541,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                           >> 0xdU))));
        tracep->fullBit(oldp+16542,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                           >> 0xcU))));
        tracep->fullBit(oldp+16543,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata 
                                           >> 0x1fU))));
        tracep->fullBit(oldp+16544,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata 
                                           >> 0x1eU))));
        tracep->fullBit(oldp+16545,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata 
                                           >> 0x1dU))));
        tracep->fullBit(oldp+16546,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata 
                                           >> 0x1aU))));
        tracep->fullBit(oldp+16547,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata 
                                           >> 0x19U))));
        tracep->fullBit(oldp+16548,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata 
                                           >> 0x10U))));
        tracep->fullBit(oldp+16549,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata 
                                           >> 0xfU))));
        tracep->fullBit(oldp+16550,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata 
                                           >> 0xeU))));
        tracep->fullBit(oldp+16551,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata 
                                           >> 0xdU))));
        tracep->fullBit(oldp+16552,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata 
                                           >> 0xcU))));
        tracep->fullBit(oldp+16553,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata 
                                           >> 0xbU))));
        tracep->fullBit(oldp+16554,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata 
                                           >> 0xaU))));
        tracep->fullBit(oldp+16555,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata 
                                           >> 9U))));
        tracep->fullBit(oldp+16556,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata 
                                           >> 0x18U))));
        tracep->fullBit(oldp+16557,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata 
                                           >> 0x17U))));
        tracep->fullBit(oldp+16558,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata 
                                           >> 0x16U))));
        tracep->fullBit(oldp+16559,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata 
                                           >> 0x15U))));
        tracep->fullBit(oldp+16560,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata 
                                           >> 0x14U))));
        tracep->fullBit(oldp+16561,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata 
                                           >> 0x13U))));
        tracep->fullBit(oldp+16562,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata 
                                           >> 0x12U))));
        tracep->fullBit(oldp+16563,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata 
                                           >> 0x11U))));
        tracep->fullBit(oldp+16564,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata 
                                           >> 8U))));
        tracep->fullBit(oldp+16565,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_waddr) 
                                           >> 0xbU))));
        tracep->fullBit(oldp+16566,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_waddr) 
                                           >> 0xaU))));
        tracep->fullBit(oldp+16567,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata 
                                           >> 7U))));
        tracep->fullBit(oldp+16568,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata 
                                           >> 6U))));
        tracep->fullBit(oldp+16569,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata 
                                           >> 5U))));
        tracep->fullBit(oldp+16570,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata 
                                           >> 4U))));
        tracep->fullBit(oldp+16571,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata 
                                           >> 3U))));
        tracep->fullBit(oldp+16572,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata 
                                           >> 2U))));
        tracep->fullBit(oldp+16573,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata 
                                           >> 1U))));
        tracep->fullBit(oldp+16574,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata)));
        tracep->fullBit(oldp+16575,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_waddr) 
                                           >> 9U))));
        tracep->fullBit(oldp+16576,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_waddr) 
                                           >> 8U))));
        tracep->fullBit(oldp+16577,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_ram_control 
                                           >> 9U))));
        tracep->fullBit(oldp+16578,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_ram_control 
                                           >> 8U))));
        tracep->fullBit(oldp+16579,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_raddr) 
                                           >> 0xbU))));
        tracep->fullBit(oldp+16580,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_raddr) 
                                           >> 0xaU))));
        tracep->fullBit(oldp+16581,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_raddr) 
                                           >> 9U))));
        tracep->fullBit(oldp+16582,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_raddr) 
                                           >> 8U))));
        tracep->fullBit(oldp+16583,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_waddr) 
                                           >> 7U))));
        tracep->fullBit(oldp+16584,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_waddr) 
                                           >> 6U))));
        tracep->fullBit(oldp+16585,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_waddr) 
                                           >> 5U))));
        tracep->fullBit(oldp+16586,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_waddr) 
                                           >> 4U))));
        tracep->fullBit(oldp+16587,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_waddr) 
                                           >> 3U))));
        tracep->fullBit(oldp+16588,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_waddr) 
                                           >> 2U))));
        tracep->fullBit(oldp+16589,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_waddr) 
                                           >> 1U))));
        tracep->fullBit(oldp+16590,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_waddr))));
        tracep->fullBit(oldp+16591,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_raddr) 
                                           >> 7U))));
        tracep->fullBit(oldp+16592,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_ram_control 
                                           >> 0xaU))));
        tracep->fullBit(oldp+16593,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_raddr) 
                                           >> 6U))));
        tracep->fullBit(oldp+16594,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_raddr) 
                                           >> 5U))));
        tracep->fullBit(oldp+16595,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_raddr) 
                                           >> 4U))));
        tracep->fullBit(oldp+16596,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_raddr) 
                                           >> 3U))));
        tracep->fullBit(oldp+16597,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_raddr) 
                                           >> 2U))));
        tracep->fullBit(oldp+16598,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_raddr) 
                                           >> 1U))));
        tracep->fullBit(oldp+16599,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_raddr))));
        tracep->fullBit(oldp+16600,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_ram_control 
                                           >> 0xbU))));
        tracep->fullBit(oldp+16601,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                           >> 2U))));
        tracep->fullBit(oldp+16602,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                           >> 1U))));
        tracep->fullBit(oldp+16603,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)));
        tracep->fullBit(oldp+16604,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                           >> 5U))));
        tracep->fullBit(oldp+16605,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                           >> 4U))));
        tracep->fullBit(oldp+16606,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                           >> 3U))));
        tracep->fullBit(oldp+16607,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata 
                                           >> 0x19U))));
        tracep->fullBit(oldp+16608,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata 
                                           >> 0x18U))));
        tracep->fullBit(oldp+16609,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata 
                                           >> 0x1fU))));
        tracep->fullBit(oldp+16610,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata 
                                           >> 0x1eU))));
        tracep->fullBit(oldp+16611,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata 
                                           >> 0x1dU))));
        tracep->fullBit(oldp+16612,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata 
                                           >> 0x1cU))));
        tracep->fullBit(oldp+16613,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata 
                                           >> 0x1bU))));
        tracep->fullBit(oldp+16614,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata 
                                           >> 0x1aU))));
        tracep->fullBit(oldp+16615,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata 
                                           >> 0x17U))));
        tracep->fullBit(oldp+16616,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata 
                                           >> 0x16U))));
        tracep->fullBit(oldp+16617,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata 
                                           >> 0xdU))));
        tracep->fullBit(oldp+16618,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata 
                                           >> 0xcU))));
        tracep->fullBit(oldp+16619,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata 
                                           >> 0xbU))));
        tracep->fullBit(oldp+16620,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata 
                                           >> 0xaU))));
        tracep->fullBit(oldp+16621,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata 
                                           >> 9U))));
        tracep->fullBit(oldp+16622,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata 
                                           >> 8U))));
        tracep->fullBit(oldp+16623,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata 
                                           >> 7U))));
        tracep->fullBit(oldp+16624,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata 
                                           >> 6U))));
        tracep->fullBit(oldp+16625,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata 
                                           >> 0x15U))));
        tracep->fullBit(oldp+16626,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata 
                                           >> 0x14U))));
        tracep->fullBit(oldp+16627,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata 
                                           >> 0x13U))));
        tracep->fullBit(oldp+16628,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata 
                                           >> 0x12U))));
        tracep->fullBit(oldp+16629,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata 
                                           >> 0x11U))));
        tracep->fullBit(oldp+16630,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata 
                                           >> 0x10U))));
        tracep->fullBit(oldp+16631,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata 
                                           >> 0xfU))));
        tracep->fullBit(oldp+16632,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata 
                                           >> 0xeU))));
        tracep->fullBit(oldp+16633,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata 
                                           >> 5U))));
        tracep->fullBit(oldp+16634,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata 
                                           >> 4U))));
        tracep->fullBit(oldp+16635,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata 
                                           >> 0x1eU))));
        tracep->fullBit(oldp+16636,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata 
                                           >> 0x1dU))));
        tracep->fullBit(oldp+16637,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata 
                                           >> 3U))));
        tracep->fullBit(oldp+16638,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata 
                                           >> 2U))));
        tracep->fullBit(oldp+16639,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata 
                                           >> 1U))));
        tracep->fullBit(oldp+16640,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata)));
        tracep->fullBit(oldp+16641,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                           >> 0xdU))));
        tracep->fullBit(oldp+16642,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                           >> 0xcU))));
        tracep->fullBit(oldp+16643,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata 
                                           >> 0x1fU))));
        tracep->fullBit(oldp+16644,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata 
                                           >> 0x1cU))));
        tracep->fullBit(oldp+16645,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata 
                                           >> 0x1bU))));
        tracep->fullBit(oldp+16646,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata 
                                           >> 0x12U))));
        tracep->fullBit(oldp+16647,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata 
                                           >> 0x11U))));
        tracep->fullBit(oldp+16648,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata 
                                           >> 0x10U))));
        tracep->fullBit(oldp+16649,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata 
                                           >> 0xfU))));
        tracep->fullBit(oldp+16650,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata 
                                           >> 0xeU))));
        tracep->fullBit(oldp+16651,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata 
                                           >> 0xdU))));
        tracep->fullBit(oldp+16652,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata 
                                           >> 0xcU))));
        tracep->fullBit(oldp+16653,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata 
                                           >> 0xbU))));
        tracep->fullBit(oldp+16654,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata 
                                           >> 0x1aU))));
        tracep->fullBit(oldp+16655,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata 
                                           >> 0x19U))));
        tracep->fullBit(oldp+16656,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata 
                                           >> 0x18U))));
        tracep->fullBit(oldp+16657,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata 
                                           >> 0x17U))));
        tracep->fullBit(oldp+16658,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata 
                                           >> 0x16U))));
        tracep->fullBit(oldp+16659,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata 
                                           >> 0x15U))));
        tracep->fullBit(oldp+16660,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata 
                                           >> 0x14U))));
        tracep->fullBit(oldp+16661,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata 
                                           >> 0x13U))));
        tracep->fullBit(oldp+16662,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata 
                                           >> 0xaU))));
        tracep->fullBit(oldp+16663,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata 
                                           >> 9U))));
        tracep->fullBit(oldp+16664,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata)));
        tracep->fullBit(oldp+16665,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata 
                                           >> 8U))));
        tracep->fullBit(oldp+16666,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata 
                                           >> 7U))));
        tracep->fullBit(oldp+16667,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata 
                                           >> 6U))));
        tracep->fullBit(oldp+16668,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata 
                                           >> 5U))));
        tracep->fullBit(oldp+16669,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata 
                                           >> 4U))));
        tracep->fullBit(oldp+16670,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata 
                                           >> 3U))));
        tracep->fullBit(oldp+16671,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata 
                                           >> 2U))));
        tracep->fullBit(oldp+16672,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata 
                                           >> 1U))));
        tracep->fullBit(oldp+16673,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata 
                                           >> 0x1fU))));
        tracep->fullBit(oldp+16674,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata 
                                           >> 0x1eU))));
        tracep->fullBit(oldp+16675,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata 
                                           >> 0x1dU))));
        tracep->fullBit(oldp+16676,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata 
                                           >> 0x1cU))));
        tracep->fullBit(oldp+16677,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata 
                                           >> 0x13U))));
        tracep->fullBit(oldp+16678,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata 
                                           >> 0x12U))));
        tracep->fullBit(oldp+16679,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata 
                                           >> 0x1bU))));
        tracep->fullBit(oldp+16680,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata 
                                           >> 0x1aU))));
        tracep->fullBit(oldp+16681,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata 
                                           >> 0x19U))));
        tracep->fullBit(oldp+16682,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata 
                                           >> 0x18U))));
        tracep->fullBit(oldp+16683,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata 
                                           >> 0x17U))));
        tracep->fullBit(oldp+16684,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata 
                                           >> 0x16U))));
        tracep->fullBit(oldp+16685,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata 
                                           >> 0x15U))));
        tracep->fullBit(oldp+16686,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata 
                                           >> 0x14U))));
        tracep->fullBit(oldp+16687,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata 
                                           >> 0x11U))));
        tracep->fullBit(oldp+16688,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata 
                                           >> 0x10U))));
        tracep->fullBit(oldp+16689,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata 
                                           >> 7U))));
        tracep->fullBit(oldp+16690,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata 
                                           >> 6U))));
        tracep->fullBit(oldp+16691,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata 
                                           >> 5U))));
        tracep->fullBit(oldp+16692,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata 
                                           >> 4U))));
        tracep->fullBit(oldp+16693,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata 
                                           >> 3U))));
        tracep->fullBit(oldp+16694,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata 
                                           >> 2U))));
        tracep->fullBit(oldp+16695,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata 
                                           >> 1U))));
        tracep->fullBit(oldp+16696,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata)));
        tracep->fullBit(oldp+16697,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata 
                                           >> 0xfU))));
        tracep->fullBit(oldp+16698,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata 
                                           >> 0xeU))));
        tracep->fullBit(oldp+16699,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata 
                                           >> 0xdU))));
        tracep->fullBit(oldp+16700,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata 
                                           >> 0xcU))));
        tracep->fullBit(oldp+16701,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata 
                                           >> 0xbU))));
        tracep->fullBit(oldp+16702,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata 
                                           >> 0xaU))));
        tracep->fullBit(oldp+16703,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata 
                                           >> 9U))));
        tracep->fullBit(oldp+16704,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata 
                                           >> 8U))));
        tracep->fullBit(oldp+16705,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_waddr) 
                                           >> 0xbU))));
        tracep->fullBit(oldp+16706,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_waddr) 
                                           >> 0xaU))));
        tracep->fullBit(oldp+16707,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_waddr) 
                                           >> 1U))));
        tracep->fullBit(oldp+16708,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_waddr))));
        tracep->fullBit(oldp+16709,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_waddr) 
                                           >> 9U))));
        tracep->fullBit(oldp+16710,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_waddr) 
                                           >> 8U))));
        tracep->fullBit(oldp+16711,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_waddr) 
                                           >> 7U))));
        tracep->fullBit(oldp+16712,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_waddr) 
                                           >> 6U))));
        tracep->fullBit(oldp+16713,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_waddr) 
                                           >> 5U))));
        tracep->fullBit(oldp+16714,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_waddr) 
                                           >> 4U))));
        tracep->fullBit(oldp+16715,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_waddr) 
                                           >> 3U))));
        tracep->fullBit(oldp+16716,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_waddr) 
                                           >> 2U))));
        tracep->fullBit(oldp+16717,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_ram_control 
                                           >> 7U))));
        tracep->fullBit(oldp+16718,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_ram_control 
                                           >> 5U))));
        tracep->fullBit(oldp+16719,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_ram_control 
                                           >> 4U))));
        tracep->fullBit(oldp+16720,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_raddr) 
                                           >> 0xbU))));
        tracep->fullBit(oldp+16721,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_ram_control 
                                           >> 6U))));
        tracep->fullBit(oldp+16722,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_raddr) 
                                           >> 0xaU))));
        tracep->fullBit(oldp+16723,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_raddr) 
                                           >> 1U))));
        tracep->fullBit(oldp+16724,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_raddr))));
        tracep->fullBit(oldp+16725,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_raddr) 
                                           >> 9U))));
        tracep->fullBit(oldp+16726,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_raddr) 
                                           >> 8U))));
        tracep->fullBit(oldp+16727,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_raddr) 
                                           >> 7U))));
        tracep->fullBit(oldp+16728,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_raddr) 
                                           >> 6U))));
        tracep->fullBit(oldp+16729,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_raddr) 
                                           >> 5U))));
        tracep->fullBit(oldp+16730,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_raddr) 
                                           >> 4U))));
        tracep->fullBit(oldp+16731,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_raddr) 
                                           >> 3U))));
        tracep->fullBit(oldp+16732,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_raddr) 
                                           >> 2U))));
        tracep->fullBit(oldp+16733,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_ram_control 
                                           >> 3U))));
        tracep->fullBit(oldp+16734,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_wdata 
                                           >> 0x1bU))));
        tracep->fullBit(oldp+16735,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_wdata 
                                           >> 0x1aU))));
        tracep->fullBit(oldp+16736,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_wdata 
                                           >> 0x19U))));
        tracep->fullBit(oldp+16737,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_wdata 
                                           >> 0x18U))));
        tracep->fullBit(oldp+16738,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_wdata 
                                           >> 0x17U))));
        tracep->fullBit(oldp+16739,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_wdata 
                                           >> 0x16U))));
        tracep->fullBit(oldp+16740,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_wdata 
                                           >> 0x15U))));
        tracep->fullBit(oldp+16741,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_wdata 
                                           >> 0x14U))));
        tracep->fullBit(oldp+16742,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_ram_control 
                                           >> 2U))));
        tracep->fullBit(oldp+16743,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_ram_control 
                                           >> 1U))));
        tracep->fullBit(oldp+16744,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_ram_control)));
        tracep->fullBit(oldp+16745,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_wdata 
                                           >> 0x1fU))));
        tracep->fullBit(oldp+16746,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_wdata 
                                           >> 0x1eU))));
        tracep->fullBit(oldp+16747,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_wdata 
                                           >> 0x1dU))));
        tracep->fullBit(oldp+16748,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_wdata 
                                           >> 0x1cU))));
        tracep->fullBit(oldp+16749,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_wdata 
                                           >> 0x13U))));
        tracep->fullBit(oldp+16750,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_wdata 
                                           >> 0x12U))));
        tracep->fullBit(oldp+16751,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_wdata 
                                           >> 9U))));
        tracep->fullBit(oldp+16752,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_wdata 
                                           >> 8U))));
        tracep->fullBit(oldp+16753,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_wdata 
                                           >> 0x11U))));
        tracep->fullBit(oldp+16754,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_wdata 
                                           >> 0x10U))));
        tracep->fullBit(oldp+16755,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_wdata 
                                           >> 0xfU))));
        tracep->fullBit(oldp+16756,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_wdata 
                                           >> 0xeU))));
        tracep->fullBit(oldp+16757,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_wdata 
                                           >> 0xdU))));
        tracep->fullBit(oldp+16758,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_wdata 
                                           >> 0xcU))));
        tracep->fullBit(oldp+16759,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_wdata 
                                           >> 0xbU))));
        tracep->fullBit(oldp+16760,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_wdata 
                                           >> 0xaU))));
        tracep->fullBit(oldp+16761,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_wdata 
                                           >> 7U))));
        tracep->fullBit(oldp+16762,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_wdata 
                                           >> 6U))));
        tracep->fullBit(oldp+16763,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_waddr) 
                                           >> 9U))));
        tracep->fullBit(oldp+16764,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_waddr) 
                                           >> 8U))));
        tracep->fullBit(oldp+16765,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_waddr) 
                                           >> 7U))));
        tracep->fullBit(oldp+16766,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_waddr) 
                                           >> 6U))));
        tracep->fullBit(oldp+16767,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_waddr) 
                                           >> 5U))));
        tracep->fullBit(oldp+16768,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_waddr) 
                                           >> 4U))));
        tracep->fullBit(oldp+16769,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_waddr) 
                                           >> 3U))));
        tracep->fullBit(oldp+16770,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_waddr) 
                                           >> 2U))));
        tracep->fullBit(oldp+16771,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_wdata 
                                           >> 5U))));
        tracep->fullBit(oldp+16772,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_wdata 
                                           >> 4U))));
        tracep->fullBit(oldp+16773,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_wdata 
                                           >> 3U))));
        tracep->fullBit(oldp+16774,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_wdata 
                                           >> 2U))));
        tracep->fullBit(oldp+16775,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_wdata 
                                           >> 1U))));
        tracep->fullBit(oldp+16776,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_wdata)));
        tracep->fullBit(oldp+16777,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_waddr) 
                                           >> 0xbU))));
        tracep->fullBit(oldp+16778,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_waddr) 
                                           >> 0xaU))));
        tracep->fullBit(oldp+16779,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_waddr) 
                                           >> 1U))));
        tracep->fullBit(oldp+16780,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_waddr))));
        tracep->fullBit(oldp+16781,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_raddr) 
                                           >> 4U))));
        tracep->fullBit(oldp+16782,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_raddr) 
                                           >> 3U))));
        tracep->fullBit(oldp+16783,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_raddr) 
                                           >> 0xbU))));
        tracep->fullBit(oldp+16784,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_raddr) 
                                           >> 0xaU))));
        tracep->fullBit(oldp+16785,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_raddr) 
                                           >> 9U))));
        tracep->fullBit(oldp+16786,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_raddr) 
                                           >> 8U))));
        tracep->fullBit(oldp+16787,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_raddr) 
                                           >> 7U))));
        tracep->fullBit(oldp+16788,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_raddr) 
                                           >> 6U))));
        tracep->fullBit(oldp+16789,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_raddr) 
                                           >> 5U))));
        tracep->fullBit(oldp+16790,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_raddr) 
                                           >> 2U))));
        tracep->fullBit(oldp+16791,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                           >> 1U))));
        tracep->fullBit(oldp+16792,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control)));
        tracep->fullBit(oldp+16793,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata 
                                           >> 0x1fU))));
        tracep->fullBit(oldp+16794,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata 
                                           >> 0x1eU))));
        tracep->fullBit(oldp+16795,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata 
                                           >> 0x1dU))));
        tracep->fullBit(oldp+16796,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_raddr) 
                                           >> 1U))));
        tracep->fullBit(oldp+16797,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_raddr))));
        tracep->fullBit(oldp+16798,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                           >> 5U))));
        tracep->fullBit(oldp+16799,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                           >> 4U))));
        tracep->fullBit(oldp+16800,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                           >> 3U))));
        tracep->fullBit(oldp+16801,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                           >> 2U))));
        tracep->fullBit(oldp+16802,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata 
                                           >> 0x1cU))));
        tracep->fullBit(oldp+16803,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata 
                                           >> 0x13U))));
        tracep->fullBit(oldp+16804,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata 
                                           >> 0x12U))));
        tracep->fullBit(oldp+16805,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata 
                                           >> 0x1bU))));
        tracep->fullBit(oldp+16806,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata 
                                           >> 0x1aU))));
        tracep->fullBit(oldp+16807,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata 
                                           >> 0x19U))));
        tracep->fullBit(oldp+16808,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata 
                                           >> 0x18U))));
        tracep->fullBit(oldp+16809,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata 
                                           >> 0x17U))));
        tracep->fullBit(oldp+16810,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata 
                                           >> 0x16U))));
        tracep->fullBit(oldp+16811,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata 
                                           >> 0x15U))));
        tracep->fullBit(oldp+16812,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata 
                                           >> 0x14U))));
        tracep->fullBit(oldp+16813,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata 
                                           >> 0x11U))));
        tracep->fullBit(oldp+16814,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata 
                                           >> 0x10U))));
        tracep->fullBit(oldp+16815,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata 
                                           >> 7U))));
        tracep->fullBit(oldp+16816,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata 
                                           >> 6U))));
        tracep->fullBit(oldp+16817,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata 
                                           >> 5U))));
        tracep->fullBit(oldp+16818,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata 
                                           >> 4U))));
        tracep->fullBit(oldp+16819,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata 
                                           >> 3U))));
        tracep->fullBit(oldp+16820,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata 
                                           >> 2U))));
        tracep->fullBit(oldp+16821,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata 
                                           >> 1U))));
        tracep->fullBit(oldp+16822,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata)));
        tracep->fullBit(oldp+16823,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata 
                                           >> 0xfU))));
        tracep->fullBit(oldp+16824,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata 
                                           >> 0xeU))));
        tracep->fullBit(oldp+16825,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata 
                                           >> 0xdU))));
        tracep->fullBit(oldp+16826,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata 
                                           >> 0xcU))));
        tracep->fullBit(oldp+16827,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata 
                                           >> 0xbU))));
        tracep->fullBit(oldp+16828,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata 
                                           >> 0xaU))));
        tracep->fullBit(oldp+16829,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata 
                                           >> 9U))));
        tracep->fullBit(oldp+16830,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata 
                                           >> 8U))));
        tracep->fullBit(oldp+16831,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata 
                                           >> 0x1fU))));
        tracep->fullBit(oldp+16832,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata 
                                           >> 0x16U))));
        tracep->fullBit(oldp+16833,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata 
                                           >> 0x15U))));
        tracep->fullBit(oldp+16834,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata 
                                           >> 0x1eU))));
        tracep->fullBit(oldp+16835,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata 
                                           >> 0x1dU))));
        tracep->fullBit(oldp+16836,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata 
                                           >> 0x1cU))));
        tracep->fullBit(oldp+16837,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata 
                                           >> 0x1bU))));
        tracep->fullBit(oldp+16838,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata 
                                           >> 0x1aU))));
        tracep->fullBit(oldp+16839,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata 
                                           >> 0x19U))));
        tracep->fullBit(oldp+16840,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata 
                                           >> 0x18U))));
        tracep->fullBit(oldp+16841,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata 
                                           >> 0x17U))));
        tracep->fullBit(oldp+16842,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__lint_RDATA 
                                           >> 2U))));
        tracep->fullBit(oldp+16843,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__lint_RDATA 
                                           >> 3U))));
        tracep->fullBit(oldp+16844,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__lint_RDATA 
                                           >> 4U))));
        tracep->fullBit(oldp+16845,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__lint_RDATA 
                                           >> 5U))));
        tracep->fullBit(oldp+16846,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__lint_RDATA 
                                           >> 6U))));
        tracep->fullBit(oldp+16847,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__lint_RDATA 
                                           >> 7U))));
        tracep->fullBit(oldp+16848,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__lint_RDATA 
                                           >> 8U))));
        tracep->fullBit(oldp+16849,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__lint_RDATA)));
        tracep->fullBit(oldp+16850,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__lint_RDATA 
                                           >> 1U))));
        tracep->fullBit(oldp+16851,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__lint_RDATA 
                                           >> 9U))));
        tracep->fullBit(oldp+16852,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__lint_RDATA 
                                           >> 0xaU))));
        tracep->fullBit(oldp+16853,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__lint_RDATA 
                                           >> 0xbU))));
        tracep->fullBit(oldp+16854,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__lint_RDATA 
                                           >> 0xcU))));
        tracep->fullBit(oldp+16855,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__lint_RDATA 
                                           >> 0xdU))));
        tracep->fullBit(oldp+16856,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__lint_RDATA 
                                           >> 0xeU))));
        tracep->fullBit(oldp+16857,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__lint_RDATA 
                                           >> 0xfU))));
        tracep->fullBit(oldp+16858,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__lint_RDATA 
                                           >> 0x10U))));
        tracep->fullBit(oldp+16859,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__lint_RDATA 
                                           >> 0x11U))));
        tracep->fullBit(oldp+16860,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__lint_RDATA 
                                           >> 0x12U))));
        tracep->fullBit(oldp+16861,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__lint_RDATA 
                                           >> 0x13U))));
        tracep->fullBit(oldp+16862,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__lint_RDATA 
                                           >> 0x14U))));
        tracep->fullBit(oldp+16863,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__lint_RDATA 
                                           >> 0x15U))));
        tracep->fullBit(oldp+16864,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__lint_RDATA 
                                           >> 0x16U))));
        tracep->fullBit(oldp+16865,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__lint_RDATA 
                                           >> 0x17U))));
        tracep->fullBit(oldp+16866,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__lint_RDATA 
                                           >> 0x18U))));
        tracep->fullBit(oldp+16867,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__lint_RDATA 
                                           >> 0x19U))));
        tracep->fullBit(oldp+16868,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__lint_RDATA 
                                           >> 0x1aU))));
        tracep->fullBit(oldp+16869,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__lint_RDATA 
                                           >> 0x1bU))));
        tracep->fullBit(oldp+16870,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__lint_RDATA 
                                           >> 0x1cU))));
        tracep->fullBit(oldp+16871,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__lint_RDATA 
                                           >> 0x1dU))));
        tracep->fullBit(oldp+16872,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__lint_RDATA 
                                           >> 0x1eU))));
        tracep->fullBit(oldp+16873,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__lint_RDATA 
                                           >> 0x1fU))));
        tracep->fullBit(oldp+16874,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[2U])));
        tracep->fullBit(oldp+16875,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[2U])));
        tracep->fullBit(oldp+16876,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[2U] 
                                           >> 1U))));
        tracep->fullBit(oldp+16877,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[2U] 
                                           >> 1U))));
        tracep->fullBit(oldp+16878,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[2U] 
                                           >> 2U))));
        tracep->fullBit(oldp+16879,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[2U] 
                                           >> 2U))));
        tracep->fullBit(oldp+16880,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[2U] 
                                           >> 3U))));
        tracep->fullBit(oldp+16881,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[2U] 
                                           >> 3U))));
        tracep->fullBit(oldp+16882,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[2U] 
                                           >> 4U))));
        tracep->fullBit(oldp+16883,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[2U] 
                                           >> 4U))));
        tracep->fullBit(oldp+16884,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[2U] 
                                           >> 9U))));
        tracep->fullBit(oldp+16885,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[2U] 
                                           >> 9U))));
        tracep->fullBit(oldp+16886,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[2U] 
                                           >> 0xaU))));
        tracep->fullBit(oldp+16887,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[2U] 
                                           >> 0xaU))));
        tracep->fullBit(oldp+16888,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[2U] 
                                           >> 0xbU))));
        tracep->fullBit(oldp+16889,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[2U] 
                                           >> 0xbU))));
        tracep->fullBit(oldp+16890,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[2U] 
                                           >> 5U))));
        tracep->fullBit(oldp+16891,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[2U] 
                                           >> 5U))));
        tracep->fullBit(oldp+16892,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[2U] 
                                           >> 6U))));
        tracep->fullBit(oldp+16893,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[2U] 
                                           >> 6U))));
        tracep->fullBit(oldp+16894,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[2U] 
                                           >> 7U))));
        tracep->fullBit(oldp+16895,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[2U] 
                                           >> 7U))));
        tracep->fullBit(oldp+16896,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[2U] 
                                           >> 8U))));
        tracep->fullBit(oldp+16897,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[2U] 
                                           >> 8U))));
        tracep->fullBit(oldp+16898,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[2U] 
                                           >> 0xcU))));
        tracep->fullBit(oldp+16899,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[2U] 
                                           >> 0xcU))));
        tracep->fullBit(oldp+16900,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[2U] 
                                           >> 0xdU))));
        tracep->fullBit(oldp+16901,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[2U] 
                                           >> 0xdU))));
        tracep->fullBit(oldp+16902,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[2U] 
                                           >> 0xeU))));
        tracep->fullBit(oldp+16903,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[2U] 
                                           >> 0xeU))));
        tracep->fullBit(oldp+16904,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[2U] 
                                           >> 0xfU))));
        tracep->fullBit(oldp+16905,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[2U] 
                                           >> 0xfU))));
        tracep->fullBit(oldp+16906,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[1U])));
        tracep->fullBit(oldp+16907,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[1U])));
        tracep->fullBit(oldp+16908,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[1U] 
                                           >> 1U))));
        tracep->fullBit(oldp+16909,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[1U] 
                                           >> 1U))));
        tracep->fullBit(oldp+16910,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[1U] 
                                           >> 2U))));
        tracep->fullBit(oldp+16911,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[1U] 
                                           >> 2U))));
        tracep->fullBit(oldp+16912,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[1U] 
                                           >> 3U))));
        tracep->fullBit(oldp+16913,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[1U] 
                                           >> 3U))));
        tracep->fullBit(oldp+16914,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__i_events) 
                                           >> 8U))));
        tracep->fullBit(oldp+16915,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[1U] 
                                           >> 4U))));
        tracep->fullBit(oldp+16916,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[1U] 
                                           >> 4U))));
        tracep->fullBit(oldp+16917,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[1U] 
                                           >> 5U))));
        tracep->fullBit(oldp+16918,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[1U] 
                                           >> 5U))));
        tracep->fullBit(oldp+16919,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[1U] 
                                           >> 6U))));
        tracep->fullBit(oldp+16920,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[1U] 
                                           >> 6U))));
        tracep->fullBit(oldp+16921,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[1U] 
                                           >> 7U))));
        tracep->fullBit(oldp+16922,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[1U] 
                                           >> 7U))));
        tracep->fullBit(oldp+16923,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__i_events) 
                                           >> 9U))));
        tracep->fullBit(oldp+16924,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[1U] 
                                           >> 8U))));
        tracep->fullBit(oldp+16925,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[1U] 
                                           >> 8U))));
        tracep->fullBit(oldp+16926,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[1U] 
                                           >> 9U))));
        tracep->fullBit(oldp+16927,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[1U] 
                                           >> 9U))));
        tracep->fullBit(oldp+16928,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[1U] 
                                           >> 0xaU))));
        tracep->fullBit(oldp+16929,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[1U] 
                                           >> 0xaU))));
        tracep->fullBit(oldp+16930,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[1U] 
                                           >> 0xbU))));
        tracep->fullBit(oldp+16931,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[1U] 
                                           >> 0xbU))));
        tracep->fullBit(oldp+16932,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__i_events) 
                                           >> 0xaU))));
        tracep->fullBit(oldp+16933,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[1U] 
                                           >> 0xcU))));
        tracep->fullBit(oldp+16934,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[1U] 
                                           >> 0xcU))));
        tracep->fullBit(oldp+16935,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[1U] 
                                           >> 0xdU))));
        tracep->fullBit(oldp+16936,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[1U] 
                                           >> 0xdU))));
        tracep->fullBit(oldp+16937,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[1U] 
                                           >> 0xeU))));
        tracep->fullBit(oldp+16938,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[1U] 
                                           >> 0xeU))));
        tracep->fullBit(oldp+16939,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[1U] 
                                           >> 0xfU))));
        tracep->fullBit(oldp+16940,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[1U] 
                                           >> 0xfU))));
        tracep->fullBit(oldp+16941,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__i_events) 
                                           >> 0xbU))));
        tracep->fullBit(oldp+16942,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[1U] 
                                           >> 0x10U))));
        tracep->fullBit(oldp+16943,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[1U] 
                                           >> 0x10U))));
        tracep->fullBit(oldp+16944,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[1U] 
                                           >> 0x11U))));
        tracep->fullBit(oldp+16945,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[1U] 
                                           >> 0x11U))));
        tracep->fullBit(oldp+16946,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[1U] 
                                           >> 0x12U))));
        tracep->fullBit(oldp+16947,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[1U] 
                                           >> 0x12U))));
        tracep->fullBit(oldp+16948,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[1U] 
                                           >> 0x13U))));
        tracep->fullBit(oldp+16949,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[1U] 
                                           >> 0x13U))));
        tracep->fullBit(oldp+16950,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__i_events) 
                                           >> 0xcU))));
        tracep->fullBit(oldp+16951,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[0U])));
        tracep->fullBit(oldp+16952,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[0U])));
        tracep->fullBit(oldp+16953,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[0U] 
                                           >> 1U))));
        tracep->fullBit(oldp+16954,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[0U] 
                                           >> 1U))));
        tracep->fullBit(oldp+16955,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[0U] 
                                           >> 2U))));
        tracep->fullBit(oldp+16956,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[0U] 
                                           >> 2U))));
        tracep->fullBit(oldp+16957,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[0U] 
                                           >> 3U))));
        tracep->fullBit(oldp+16958,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[0U] 
                                           >> 3U))));
        tracep->fullBit(oldp+16959,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__i_events))));
        tracep->fullBit(oldp+16960,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[1U] 
                                           >> 0x14U))));
        tracep->fullBit(oldp+16961,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[1U] 
                                           >> 0x14U))));
        tracep->fullBit(oldp+16962,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[1U] 
                                           >> 0x15U))));
        tracep->fullBit(oldp+16963,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[1U] 
                                           >> 0x15U))));
        tracep->fullBit(oldp+16964,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[1U] 
                                           >> 0x16U))));
        tracep->fullBit(oldp+16965,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[1U] 
                                           >> 0x16U))));
        tracep->fullBit(oldp+16966,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[1U] 
                                           >> 0x17U))));
        tracep->fullBit(oldp+16967,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[1U] 
                                           >> 0x17U))));
        tracep->fullBit(oldp+16968,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__i_events) 
                                           >> 0xdU))));
        tracep->fullBit(oldp+16969,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[1U] 
                                           >> 0x18U))));
        tracep->fullBit(oldp+16970,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[1U] 
                                           >> 0x18U))));
        tracep->fullBit(oldp+16971,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[1U] 
                                           >> 0x19U))));
        tracep->fullBit(oldp+16972,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[1U] 
                                           >> 0x19U))));
        tracep->fullBit(oldp+16973,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[1U] 
                                           >> 0x1aU))));
        tracep->fullBit(oldp+16974,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[1U] 
                                           >> 0x1aU))));
        tracep->fullBit(oldp+16975,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[1U] 
                                           >> 0x1bU))));
        tracep->fullBit(oldp+16976,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[1U] 
                                           >> 0x1bU))));
        tracep->fullBit(oldp+16977,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__i_events) 
                                           >> 0xeU))));
        tracep->fullBit(oldp+16978,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[1U] 
                                           >> 0x1cU))));
        tracep->fullBit(oldp+16979,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[1U] 
                                           >> 0x1cU))));
        tracep->fullBit(oldp+16980,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[1U] 
                                           >> 0x1dU))));
        tracep->fullBit(oldp+16981,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[1U] 
                                           >> 0x1dU))));
        tracep->fullBit(oldp+16982,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[1U] 
                                           >> 0x1eU))));
        tracep->fullBit(oldp+16983,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[1U] 
                                           >> 0x1eU))));
        tracep->fullBit(oldp+16984,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[1U] 
                                           >> 0x1fU))));
        tracep->fullBit(oldp+16985,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[1U] 
                                           >> 0x1fU))));
        tracep->fullBit(oldp+16986,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__i_events) 
                                           >> 0xfU))));
        tracep->fullBit(oldp+16987,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[0U] 
                                           >> 4U))));
        tracep->fullBit(oldp+16988,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[0U] 
                                           >> 4U))));
        tracep->fullBit(oldp+16989,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[0U] 
                                           >> 5U))));
        tracep->fullBit(oldp+16990,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[0U] 
                                           >> 5U))));
        tracep->fullBit(oldp+16991,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[0U] 
                                           >> 6U))));
        tracep->fullBit(oldp+16992,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[0U] 
                                           >> 6U))));
        tracep->fullBit(oldp+16993,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[0U] 
                                           >> 7U))));
        tracep->fullBit(oldp+16994,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[0U] 
                                           >> 7U))));
        tracep->fullBit(oldp+16995,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__i_events) 
                                           >> 1U))));
        tracep->fullBit(oldp+16996,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[0U] 
                                           >> 8U))));
        tracep->fullBit(oldp+16997,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[0U] 
                                           >> 8U))));
        tracep->fullBit(oldp+16998,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[0U] 
                                           >> 0xcU))));
        tracep->fullBit(oldp+16999,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[0U] 
                                           >> 0xdU))));
        tracep->fullBit(oldp+17000,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[0U] 
                                           >> 0xdU))));
        tracep->fullBit(oldp+17001,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[0U] 
                                           >> 0xeU))));
        tracep->fullBit(oldp+17002,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[0U] 
                                           >> 0xeU))));
        tracep->fullBit(oldp+17003,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[0U] 
                                           >> 9U))));
        tracep->fullBit(oldp+17004,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[0U] 
                                           >> 9U))));
        tracep->fullBit(oldp+17005,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[0U] 
                                           >> 0xaU))));
        tracep->fullBit(oldp+17006,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[0U] 
                                           >> 0xaU))));
        tracep->fullBit(oldp+17007,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[0U] 
                                           >> 0xbU))));
        tracep->fullBit(oldp+17008,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[0U] 
                                           >> 0xbU))));
        tracep->fullBit(oldp+17009,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__i_events) 
                                           >> 2U))));
        tracep->fullBit(oldp+17010,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[0U] 
                                           >> 0xcU))));
        tracep->fullBit(oldp+17011,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[0U] 
                                           >> 0xfU))));
        tracep->fullBit(oldp+17012,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[0U] 
                                           >> 0xfU))));
        tracep->fullBit(oldp+17013,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[0U] 
                                           >> 0x13U))));
        tracep->fullBit(oldp+17014,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__i_events) 
                                           >> 4U))));
        tracep->fullBit(oldp+17015,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__i_events) 
                                           >> 3U))));
        tracep->fullBit(oldp+17016,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[0U] 
                                           >> 0x10U))));
        tracep->fullBit(oldp+17017,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[0U] 
                                           >> 0x10U))));
        tracep->fullBit(oldp+17018,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[0U] 
                                           >> 0x11U))));
        tracep->fullBit(oldp+17019,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[0U] 
                                           >> 0x11U))));
        tracep->fullBit(oldp+17020,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[0U] 
                                           >> 0x12U))));
        tracep->fullBit(oldp+17021,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[0U] 
                                           >> 0x12U))));
        tracep->fullBit(oldp+17022,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[0U] 
                                           >> 0x13U))));
        tracep->fullBit(oldp+17023,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[0U] 
                                           >> 0x14U))));
        tracep->fullBit(oldp+17024,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[0U] 
                                           >> 0x14U))));
        tracep->fullBit(oldp+17025,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[0U] 
                                           >> 0x18U))));
        tracep->fullBit(oldp+17026,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[0U] 
                                           >> 0x19U))));
        tracep->fullBit(oldp+17027,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[0U] 
                                           >> 0x19U))));
        tracep->fullBit(oldp+17028,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[0U] 
                                           >> 0x1aU))));
        tracep->fullBit(oldp+17029,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[0U] 
                                           >> 0x1aU))));
        tracep->fullBit(oldp+17030,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[0U] 
                                           >> 0x1bU))));
        tracep->fullBit(oldp+17031,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[0U] 
                                           >> 0x1bU))));
        tracep->fullBit(oldp+17032,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__i_events) 
                                           >> 6U))));
        tracep->fullBit(oldp+17033,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[0U] 
                                           >> 0x15U))));
        tracep->fullBit(oldp+17034,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[0U] 
                                           >> 0x15U))));
        tracep->fullBit(oldp+17035,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[0U] 
                                           >> 0x16U))));
        tracep->fullBit(oldp+17036,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[0U] 
                                           >> 0x16U))));
        tracep->fullBit(oldp+17037,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[0U] 
                                           >> 0x17U))));
        tracep->fullBit(oldp+17038,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[0U] 
                                           >> 0x17U))));
        tracep->fullBit(oldp+17039,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__i_events) 
                                           >> 5U))));
        tracep->fullBit(oldp+17040,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[0U] 
                                           >> 0x18U))));
        tracep->fullBit(oldp+17041,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[0U] 
                                           >> 0x1cU))));
        tracep->fullBit(oldp+17042,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[0U] 
                                           >> 0x1cU))));
        tracep->fullBit(oldp+17043,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[0U] 
                                           >> 0x1dU))));
        tracep->fullBit(oldp+17044,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[0U] 
                                           >> 0x1dU))));
        tracep->fullBit(oldp+17045,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[0U] 
                                           >> 0x1eU))));
        tracep->fullBit(oldp+17046,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[0U] 
                                           >> 0x1eU))));
        tracep->fullBit(oldp+17047,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out[0U] 
                                           >> 0x1fU))));
        tracep->fullBit(oldp+17048,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe[0U] 
                                           >> 0x1fU))));
        tracep->fullBit(oldp+17049,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__i_events) 
                                           >> 7U))));
        tracep->fullBit(oldp+17050,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p1)));
        tracep->fullBit(oldp+17051,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p1 
                                           >> 1U))));
        tracep->fullBit(oldp+17052,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p1 
                                           >> 5U))));
        tracep->fullBit(oldp+17053,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p1 
                                           >> 6U))));
        tracep->fullBit(oldp+17054,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p1 
                                           >> 7U))));
        tracep->fullBit(oldp+17055,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p1 
                                           >> 8U))));
        tracep->fullBit(oldp+17056,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p1 
                                           >> 9U))));
        tracep->fullBit(oldp+17057,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p1 
                                           >> 2U))));
        tracep->fullBit(oldp+17058,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p1 
                                           >> 3U))));
        tracep->fullBit(oldp+17059,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p1 
                                           >> 4U))));
        tracep->fullBit(oldp+17060,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p1 
                                           >> 5U))));
        tracep->fullBit(oldp+17061,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p1 
                                           >> 6U))));
        tracep->fullBit(oldp+17062,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p1 
                                           >> 7U))));
        tracep->fullBit(oldp+17063,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p1 
                                           >> 4U))));
        tracep->fullBit(oldp+17064,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p1 
                                           >> 8U))));
        tracep->fullBit(oldp+17065,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p1 
                                           >> 9U))));
        tracep->fullBit(oldp+17066,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p1 
                                           >> 0xcU))));
        tracep->fullBit(oldp+17067,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p1 
                                           >> 0xdU))));
        tracep->fullBit(oldp+17068,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p1 
                                           >> 0xaU))));
        tracep->fullBit(oldp+17069,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p1 
                                           >> 0xbU))));
        tracep->fullBit(oldp+17070,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p1 
                                           >> 0xcU))));
        tracep->fullBit(oldp+17071,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p1 
                                           >> 0xdU))));
        tracep->fullBit(oldp+17072,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p1 
                                           >> 0xeU))));
        tracep->fullBit(oldp+17073,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p1 
                                           >> 0xfU))));
        tracep->fullBit(oldp+17074,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p1 
                                           >> 0xaU))));
        tracep->fullBit(oldp+17075,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p1 
                                           >> 0xbU))));
        tracep->fullBit(oldp+17076,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p1 
                                           >> 0x10U))));
        tracep->fullBit(oldp+17077,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p1 
                                           >> 0x11U))));
        tracep->fullBit(oldp+17078,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p1 
                                           >> 0xeU))));
        tracep->fullBit(oldp+17079,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p1 
                                           >> 0xfU))));
        tracep->fullBit(oldp+17080,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p1 
                                           >> 0x10U))));
        tracep->fullBit(oldp+17081,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p1 
                                           >> 0x11U))));
        tracep->fullBit(oldp+17082,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p1 
                                           >> 0x12U))));
        tracep->fullBit(oldp+17083,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p1 
                                           >> 0x13U))));
        tracep->fullBit(oldp+17084,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p1 
                                           >> 0x12U))));
        tracep->fullBit(oldp+17085,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p1 
                                           >> 0x13U))));
        tracep->fullBit(oldp+17086,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p1 
                                           >> 0x14U))));
        tracep->fullBit(oldp+17087,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p1 
                                           >> 0x15U))));
        tracep->fullBit(oldp+17088,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p1 
                                           >> 0x16U))));
        tracep->fullBit(oldp+17089,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p1 
                                           >> 0x17U))));
        tracep->fullBit(oldp+17090,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p1 
                                           >> 0x18U))));
        tracep->fullBit(oldp+17091,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p1 
                                           >> 0x19U))));
        tracep->fullBit(oldp+17092,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p1 
                                           >> 0x1aU))));
        tracep->fullBit(oldp+17093,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p1 
                                           >> 0x1bU))));
        tracep->fullBit(oldp+17094,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p1 
                                           >> 0x1cU))));
        tracep->fullBit(oldp+17095,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p1 
                                           >> 0x1dU))));
        tracep->fullBit(oldp+17096,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p1 
                                           >> 0x1eU))));
        tracep->fullBit(oldp+17097,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p1 
                                           >> 0x1fU))));
        tracep->fullBit(oldp+17098,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p2 
                                           >> 2U))));
        tracep->fullBit(oldp+17099,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p2 
                                           >> 3U))));
        tracep->fullBit(oldp+17100,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_be_p2))));
        tracep->fullBit(oldp+17101,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_be_p2) 
                                           >> 1U))));
        tracep->fullBit(oldp+17102,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_be_p2) 
                                           >> 2U))));
        tracep->fullBit(oldp+17103,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_be_p2) 
                                           >> 3U))));
        tracep->fullBit(oldp+17104,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p2)));
        tracep->fullBit(oldp+17105,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p2 
                                           >> 1U))));
        tracep->fullBit(oldp+17106,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p2)));
        tracep->fullBit(oldp+17107,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p2 
                                           >> 1U))));
        tracep->fullBit(oldp+17108,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p2 
                                           >> 5U))));
        tracep->fullBit(oldp+17109,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p2 
                                           >> 6U))));
        tracep->fullBit(oldp+17110,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p2 
                                           >> 7U))));
        tracep->fullBit(oldp+17111,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p2 
                                           >> 8U))));
        tracep->fullBit(oldp+17112,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p2 
                                           >> 9U))));
        tracep->fullBit(oldp+17113,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p2 
                                           >> 2U))));
        tracep->fullBit(oldp+17114,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p2 
                                           >> 3U))));
        tracep->fullBit(oldp+17115,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p2 
                                           >> 4U))));
        tracep->fullBit(oldp+17116,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p2 
                                           >> 5U))));
        tracep->fullBit(oldp+17117,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p2 
                                           >> 6U))));
        tracep->fullBit(oldp+17118,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p2 
                                           >> 7U))));
        tracep->fullBit(oldp+17119,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p2 
                                           >> 4U))));
        tracep->fullBit(oldp+17120,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p2 
                                           >> 8U))));
        tracep->fullBit(oldp+17121,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p2 
                                           >> 9U))));
        tracep->fullBit(oldp+17122,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p2 
                                           >> 0xcU))));
        tracep->fullBit(oldp+17123,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p2 
                                           >> 0xdU))));
        tracep->fullBit(oldp+17124,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p2 
                                           >> 0xaU))));
        tracep->fullBit(oldp+17125,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p2 
                                           >> 0xbU))));
        tracep->fullBit(oldp+17126,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p2 
                                           >> 0xcU))));
        tracep->fullBit(oldp+17127,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p2 
                                           >> 0xdU))));
        tracep->fullBit(oldp+17128,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p2 
                                           >> 0xeU))));
        tracep->fullBit(oldp+17129,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p2 
                                           >> 0xfU))));
        tracep->fullBit(oldp+17130,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p2 
                                           >> 0xaU))));
        tracep->fullBit(oldp+17131,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p2 
                                           >> 0xbU))));
        tracep->fullBit(oldp+17132,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p2 
                                           >> 0x10U))));
        tracep->fullBit(oldp+17133,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p2 
                                           >> 0x11U))));
        tracep->fullBit(oldp+17134,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p2 
                                           >> 0xeU))));
        tracep->fullBit(oldp+17135,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p2 
                                           >> 0xfU))));
        tracep->fullBit(oldp+17136,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p2 
                                           >> 0x10U))));
        tracep->fullBit(oldp+17137,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p2 
                                           >> 0x11U))));
        tracep->fullBit(oldp+17138,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p2 
                                           >> 0x12U))));
        tracep->fullBit(oldp+17139,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p2 
                                           >> 0x13U))));
        tracep->fullBit(oldp+17140,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p2 
                                           >> 0x12U))));
        tracep->fullBit(oldp+17141,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p2 
                                           >> 0x13U))));
        tracep->fullBit(oldp+17142,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p2 
                                           >> 0x14U))));
        tracep->fullBit(oldp+17143,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p2 
                                           >> 0x15U))));
        tracep->fullBit(oldp+17144,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p2 
                                           >> 0x16U))));
        tracep->fullBit(oldp+17145,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p2 
                                           >> 0x17U))));
        tracep->fullBit(oldp+17146,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p2 
                                           >> 0x18U))));
        tracep->fullBit(oldp+17147,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p2 
                                           >> 0x19U))));
        tracep->fullBit(oldp+17148,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p2 
                                           >> 0x1aU))));
        tracep->fullBit(oldp+17149,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p2 
                                           >> 0x1bU))));
        tracep->fullBit(oldp+17150,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p2 
                                           >> 0x1cU))));
        tracep->fullBit(oldp+17151,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p2 
                                           >> 0x1dU))));
        tracep->fullBit(oldp+17152,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p2 
                                           >> 0x1eU))));
        tracep->fullBit(oldp+17153,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p2 
                                           >> 0x1fU))));
        tracep->fullBit(oldp+17154,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p3 
                                           >> 2U))));
        tracep->fullBit(oldp+17155,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p3 
                                           >> 3U))));
        tracep->fullBit(oldp+17156,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_be_p3))));
        tracep->fullBit(oldp+17157,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_be_p3) 
                                           >> 1U))));
        tracep->fullBit(oldp+17158,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_be_p3) 
                                           >> 2U))));
        tracep->fullBit(oldp+17159,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_be_p3) 
                                           >> 3U))));
        tracep->fullBit(oldp+17160,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p3)));
        tracep->fullBit(oldp+17161,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p3 
                                           >> 1U))));
        tracep->fullBit(oldp+17162,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p3)));
        tracep->fullBit(oldp+17163,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p3 
                                           >> 1U))));
        tracep->fullBit(oldp+17164,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p3 
                                           >> 5U))));
        tracep->fullBit(oldp+17165,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p3 
                                           >> 6U))));
        tracep->fullBit(oldp+17166,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p3 
                                           >> 7U))));
        tracep->fullBit(oldp+17167,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p3 
                                           >> 8U))));
        tracep->fullBit(oldp+17168,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p3 
                                           >> 9U))));
        tracep->fullBit(oldp+17169,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p3 
                                           >> 2U))));
        tracep->fullBit(oldp+17170,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p3 
                                           >> 3U))));
        tracep->fullBit(oldp+17171,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p3 
                                           >> 4U))));
        tracep->fullBit(oldp+17172,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p3 
                                           >> 5U))));
        tracep->fullBit(oldp+17173,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p3 
                                           >> 6U))));
        tracep->fullBit(oldp+17174,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p3 
                                           >> 7U))));
        tracep->fullBit(oldp+17175,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p3 
                                           >> 4U))));
        tracep->fullBit(oldp+17176,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p3 
                                           >> 8U))));
        tracep->fullBit(oldp+17177,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p3 
                                           >> 9U))));
        tracep->fullBit(oldp+17178,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p3 
                                           >> 0xcU))));
        tracep->fullBit(oldp+17179,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p3 
                                           >> 0xdU))));
        tracep->fullBit(oldp+17180,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p3 
                                           >> 0xaU))));
        tracep->fullBit(oldp+17181,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p3 
                                           >> 0xbU))));
        tracep->fullBit(oldp+17182,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p3 
                                           >> 0xcU))));
        tracep->fullBit(oldp+17183,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p3 
                                           >> 0xdU))));
        tracep->fullBit(oldp+17184,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p3 
                                           >> 0xeU))));
        tracep->fullBit(oldp+17185,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p3 
                                           >> 0xfU))));
        tracep->fullBit(oldp+17186,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p3 
                                           >> 0xaU))));
        tracep->fullBit(oldp+17187,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p3 
                                           >> 0xbU))));
        tracep->fullBit(oldp+17188,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p3 
                                           >> 0x10U))));
        tracep->fullBit(oldp+17189,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p3 
                                           >> 0x11U))));
        tracep->fullBit(oldp+17190,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p3 
                                           >> 0xeU))));
        tracep->fullBit(oldp+17191,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p3 
                                           >> 0xfU))));
        tracep->fullBit(oldp+17192,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p3 
                                           >> 0x10U))));
        tracep->fullBit(oldp+17193,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p3 
                                           >> 0x11U))));
        tracep->fullBit(oldp+17194,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p3 
                                           >> 0x12U))));
        tracep->fullBit(oldp+17195,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p3 
                                           >> 0x13U))));
        tracep->fullBit(oldp+17196,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p3 
                                           >> 0x12U))));
        tracep->fullBit(oldp+17197,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p3 
                                           >> 0x13U))));
        tracep->fullBit(oldp+17198,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p3 
                                           >> 0x14U))));
        tracep->fullBit(oldp+17199,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p3 
                                           >> 0x15U))));
        tracep->fullBit(oldp+17200,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p3 
                                           >> 0x16U))));
        tracep->fullBit(oldp+17201,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p3 
                                           >> 0x17U))));
        tracep->fullBit(oldp+17202,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p3 
                                           >> 0x18U))));
        tracep->fullBit(oldp+17203,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p3 
                                           >> 0x19U))));
        tracep->fullBit(oldp+17204,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p3 
                                           >> 0x1aU))));
        tracep->fullBit(oldp+17205,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p3 
                                           >> 0x1bU))));
        tracep->fullBit(oldp+17206,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p3 
                                           >> 0x1cU))));
        tracep->fullBit(oldp+17207,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p3 
                                           >> 0x1dU))));
        tracep->fullBit(oldp+17208,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p3 
                                           >> 0x1eU))));
        tracep->fullBit(oldp+17209,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p3 
                                           >> 0x1fU))));
        tracep->fullBit(oldp+17210,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p0 
                                           >> 2U))));
        tracep->fullBit(oldp+17211,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p0 
                                           >> 3U))));
        tracep->fullBit(oldp+17212,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_be_p0))));
        tracep->fullBit(oldp+17213,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_be_p0) 
                                           >> 1U))));
        tracep->fullBit(oldp+17214,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_be_p0) 
                                           >> 2U))));
        tracep->fullBit(oldp+17215,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_be_p0) 
                                           >> 3U))));
        tracep->fullBit(oldp+17216,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p0)));
        tracep->fullBit(oldp+17217,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p0 
                                           >> 1U))));
        tracep->fullBit(oldp+17218,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p0)));
        tracep->fullBit(oldp+17219,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p0 
                                           >> 1U))));
        tracep->fullBit(oldp+17220,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p0 
                                           >> 5U))));
        tracep->fullBit(oldp+17221,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p0 
                                           >> 6U))));
        tracep->fullBit(oldp+17222,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p0 
                                           >> 7U))));
        tracep->fullBit(oldp+17223,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p0 
                                           >> 8U))));
        tracep->fullBit(oldp+17224,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p0 
                                           >> 9U))));
        tracep->fullBit(oldp+17225,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p0 
                                           >> 2U))));
        tracep->fullBit(oldp+17226,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p0 
                                           >> 3U))));
        tracep->fullBit(oldp+17227,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p0 
                                           >> 4U))));
        tracep->fullBit(oldp+17228,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p0 
                                           >> 5U))));
        tracep->fullBit(oldp+17229,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p0 
                                           >> 6U))));
        tracep->fullBit(oldp+17230,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p0 
                                           >> 7U))));
        tracep->fullBit(oldp+17231,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p0 
                                           >> 4U))));
        tracep->fullBit(oldp+17232,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p0 
                                           >> 8U))));
        tracep->fullBit(oldp+17233,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p0 
                                           >> 9U))));
        tracep->fullBit(oldp+17234,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p0 
                                           >> 0xcU))));
        tracep->fullBit(oldp+17235,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p0 
                                           >> 0xdU))));
        tracep->fullBit(oldp+17236,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p0 
                                           >> 0xaU))));
        tracep->fullBit(oldp+17237,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p0 
                                           >> 0xbU))));
        tracep->fullBit(oldp+17238,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p0 
                                           >> 0xcU))));
        tracep->fullBit(oldp+17239,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p0 
                                           >> 0xdU))));
        tracep->fullBit(oldp+17240,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p0 
                                           >> 0xeU))));
        tracep->fullBit(oldp+17241,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p0 
                                           >> 0xfU))));
        tracep->fullBit(oldp+17242,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p0 
                                           >> 0xaU))));
        tracep->fullBit(oldp+17243,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p0 
                                           >> 0xbU))));
        tracep->fullBit(oldp+17244,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p0 
                                           >> 0x10U))));
        tracep->fullBit(oldp+17245,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p0 
                                           >> 0x11U))));
        tracep->fullBit(oldp+17246,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p0 
                                           >> 0xeU))));
        tracep->fullBit(oldp+17247,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p0 
                                           >> 0xfU))));
        tracep->fullBit(oldp+17248,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p0 
                                           >> 0x10U))));
        tracep->fullBit(oldp+17249,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p0 
                                           >> 0x11U))));
        tracep->fullBit(oldp+17250,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p0 
                                           >> 0x12U))));
        tracep->fullBit(oldp+17251,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p0 
                                           >> 0x13U))));
        tracep->fullBit(oldp+17252,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p0 
                                           >> 0x12U))));
        tracep->fullBit(oldp+17253,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p0 
                                           >> 0x13U))));
        tracep->fullBit(oldp+17254,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p0 
                                           >> 0x14U))));
        tracep->fullBit(oldp+17255,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p0 
                                           >> 0x15U))));
        tracep->fullBit(oldp+17256,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p0 
                                           >> 0x16U))));
        tracep->fullBit(oldp+17257,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p0 
                                           >> 0x17U))));
        tracep->fullBit(oldp+17258,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p0 
                                           >> 0x18U))));
        tracep->fullBit(oldp+17259,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p0 
                                           >> 0x19U))));
        tracep->fullBit(oldp+17260,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p0 
                                           >> 0x1aU))));
        tracep->fullBit(oldp+17261,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p0 
                                           >> 0x1bU))));
        tracep->fullBit(oldp+17262,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p0 
                                           >> 0x1cU))));
        tracep->fullBit(oldp+17263,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p0 
                                           >> 0x1dU))));
        tracep->fullBit(oldp+17264,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p0 
                                           >> 0x1eU))));
        tracep->fullBit(oldp+17265,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p0 
                                           >> 0x1fU))));
        tracep->fullBit(oldp+17266,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p1 
                                           >> 2U))));
        tracep->fullBit(oldp+17267,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p1 
                                           >> 3U))));
        tracep->fullBit(oldp+17268,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_be_p1))));
        tracep->fullBit(oldp+17269,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_be_p1) 
                                           >> 1U))));
        tracep->fullBit(oldp+17270,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_be_p1) 
                                           >> 2U))));
        tracep->fullBit(oldp+17271,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_be_p1) 
                                           >> 3U))));
        tracep->fullBit(oldp+17272,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p1)));
        tracep->fullBit(oldp+17273,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p1 
                                           >> 1U))));
        tracep->fullBit(oldp+17274,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata 
                                           >> 0x14U))));
        tracep->fullBit(oldp+17275,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata 
                                           >> 0x13U))));
        tracep->fullBit(oldp+17276,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata 
                                           >> 0xaU))));
        tracep->fullBit(oldp+17277,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata 
                                           >> 9U))));
        tracep->fullBit(oldp+17278,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata 
                                           >> 8U))));
        tracep->fullBit(oldp+17279,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata 
                                           >> 7U))));
        tracep->fullBit(oldp+17280,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata 
                                           >> 6U))));
        tracep->fullBit(oldp+17281,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata 
                                           >> 5U))));
        tracep->fullBit(oldp+17282,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata 
                                           >> 4U))));
        tracep->fullBit(oldp+17283,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata 
                                           >> 3U))));
        tracep->fullBit(oldp+17284,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata 
                                           >> 0x12U))));
        tracep->fullBit(oldp+17285,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata 
                                           >> 0x11U))));
        tracep->fullBit(oldp+17286,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata 
                                           >> 0x10U))));
        tracep->fullBit(oldp+17287,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata 
                                           >> 0xfU))));
        tracep->fullBit(oldp+17288,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata 
                                           >> 0xeU))));
        tracep->fullBit(oldp+17289,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata 
                                           >> 0xdU))));
        tracep->fullBit(oldp+17290,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata 
                                           >> 0xcU))));
        tracep->fullBit(oldp+17291,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata 
                                           >> 0xbU))));
        tracep->fullBit(oldp+17292,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata 
                                           >> 2U))));
        tracep->fullBit(oldp+17293,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata 
                                           >> 1U))));
        tracep->fullBit(oldp+17294,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_wdata 
                                           >> 0x1cU))));
        tracep->fullBit(oldp+17295,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_wdata 
                                           >> 0x1bU))));
        tracep->fullBit(oldp+17296,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata)));
        tracep->fullBit(oldp+17297,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                           >> 0xdU))));
        tracep->fullBit(oldp+17298,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                           >> 0xcU))));
        tracep->fullBit(oldp+17299,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_wdata 
                                           >> 0x1fU))));
        tracep->fullBit(oldp+17300,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_wdata 
                                           >> 0x1eU))));
        tracep->fullBit(oldp+17301,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_wdata 
                                           >> 0x1dU))));
        tracep->fullBit(oldp+17302,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_wdata 
                                           >> 0x1aU))));
        tracep->fullBit(oldp+17303,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_wdata 
                                           >> 0x19U))));
        tracep->fullBit(oldp+17304,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_wdata 
                                           >> 0x10U))));
        tracep->fullBit(oldp+17305,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_wdata 
                                           >> 0xfU))));
        tracep->fullBit(oldp+17306,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_wdata 
                                           >> 0xeU))));
        tracep->fullBit(oldp+17307,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_wdata 
                                           >> 0xdU))));
        tracep->fullBit(oldp+17308,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_wdata 
                                           >> 0xcU))));
        tracep->fullBit(oldp+17309,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_wdata 
                                           >> 0xbU))));
        tracep->fullBit(oldp+17310,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_wdata 
                                           >> 0xaU))));
        tracep->fullBit(oldp+17311,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_wdata 
                                           >> 9U))));
        tracep->fullBit(oldp+17312,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_wdata 
                                           >> 0x18U))));
        tracep->fullBit(oldp+17313,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_wdata 
                                           >> 0x17U))));
        tracep->fullBit(oldp+17314,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_wdata 
                                           >> 0x16U))));
        tracep->fullBit(oldp+17315,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_wdata 
                                           >> 0x15U))));
        tracep->fullBit(oldp+17316,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_wdata 
                                           >> 0x14U))));
        tracep->fullBit(oldp+17317,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_wdata 
                                           >> 0x13U))));
        tracep->fullBit(oldp+17318,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_wdata 
                                           >> 0x12U))));
        tracep->fullBit(oldp+17319,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_wdata 
                                           >> 0x11U))));
        tracep->fullBit(oldp+17320,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_wdata 
                                           >> 8U))));
        tracep->fullBit(oldp+17321,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_waddr) 
                                           >> 0xbU))));
        tracep->fullBit(oldp+17322,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_waddr) 
                                           >> 0xaU))));
        tracep->fullBit(oldp+17323,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_wdata 
                                           >> 7U))));
        tracep->fullBit(oldp+17324,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_wdata 
                                           >> 6U))));
        tracep->fullBit(oldp+17325,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_wdata 
                                           >> 5U))));
        tracep->fullBit(oldp+17326,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_wdata 
                                           >> 4U))));
        tracep->fullBit(oldp+17327,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_wdata 
                                           >> 3U))));
        tracep->fullBit(oldp+17328,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_wdata 
                                           >> 2U))));
        tracep->fullBit(oldp+17329,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_wdata 
                                           >> 1U))));
        tracep->fullBit(oldp+17330,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_wdata)));
        tracep->fullBit(oldp+17331,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_waddr) 
                                           >> 9U))));
        tracep->fullBit(oldp+17332,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_waddr) 
                                           >> 8U))));
        tracep->fullBit(oldp+17333,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_ram_control 
                                           >> 9U))));
        tracep->fullBit(oldp+17334,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_ram_control 
                                           >> 8U))));
        tracep->fullBit(oldp+17335,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_raddr) 
                                           >> 0xbU))));
        tracep->fullBit(oldp+17336,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_raddr) 
                                           >> 0xaU))));
        tracep->fullBit(oldp+17337,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_raddr) 
                                           >> 9U))));
        tracep->fullBit(oldp+17338,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_raddr) 
                                           >> 8U))));
        tracep->fullBit(oldp+17339,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_waddr) 
                                           >> 7U))));
        tracep->fullBit(oldp+17340,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_waddr) 
                                           >> 6U))));
        tracep->fullBit(oldp+17341,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_waddr) 
                                           >> 5U))));
        tracep->fullBit(oldp+17342,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_waddr) 
                                           >> 4U))));
        tracep->fullBit(oldp+17343,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_waddr) 
                                           >> 3U))));
        tracep->fullBit(oldp+17344,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_waddr) 
                                           >> 2U))));
        tracep->fullBit(oldp+17345,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_waddr) 
                                           >> 1U))));
        tracep->fullBit(oldp+17346,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_waddr))));
        tracep->fullBit(oldp+17347,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_raddr) 
                                           >> 7U))));
        tracep->fullBit(oldp+17348,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_ram_control 
                                           >> 0xaU))));
        tracep->fullBit(oldp+17349,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_raddr) 
                                           >> 6U))));
        tracep->fullBit(oldp+17350,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_raddr) 
                                           >> 5U))));
        tracep->fullBit(oldp+17351,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_raddr) 
                                           >> 4U))));
        tracep->fullBit(oldp+17352,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_raddr) 
                                           >> 3U))));
        tracep->fullBit(oldp+17353,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_raddr) 
                                           >> 2U))));
        tracep->fullBit(oldp+17354,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_raddr) 
                                           >> 1U))));
        tracep->fullBit(oldp+17355,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_raddr))));
        tracep->fullBit(oldp+17356,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_ram_control 
                                           >> 0xbU))));
        tracep->fullBit(oldp+17357,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                           >> 3U))));
        tracep->fullBit(oldp+17358,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                           >> 2U))));
        tracep->fullBit(oldp+17359,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                           >> 1U))));
        tracep->fullBit(oldp+17360,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)));
        tracep->fullBit(oldp+17361,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                           >> 5U))));
        tracep->fullBit(oldp+17362,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                           >> 4U))));
        tracep->fullBit(oldp+17363,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata 
                                           >> 0x19U))));
        tracep->fullBit(oldp+17364,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata 
                                           >> 0x18U))));
        tracep->fullBit(oldp+17365,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata 
                                           >> 0x1fU))));
        tracep->fullBit(oldp+17366,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata 
                                           >> 0x1eU))));
        tracep->fullBit(oldp+17367,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata 
                                           >> 0x1dU))));
        tracep->fullBit(oldp+17368,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata 
                                           >> 0x1cU))));
        tracep->fullBit(oldp+17369,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata 
                                           >> 0x1bU))));
        tracep->fullBit(oldp+17370,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata 
                                           >> 0x1aU))));
        tracep->fullBit(oldp+17371,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata 
                                           >> 0x17U))));
        tracep->fullBit(oldp+17372,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata 
                                           >> 0x16U))));
        tracep->fullBit(oldp+17373,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata 
                                           >> 0xdU))));
        tracep->fullBit(oldp+17374,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata 
                                           >> 0xcU))));
        tracep->fullBit(oldp+17375,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata 
                                           >> 0xbU))));
        tracep->fullBit(oldp+17376,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata 
                                           >> 0xaU))));
        tracep->fullBit(oldp+17377,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata 
                                           >> 9U))));
        tracep->fullBit(oldp+17378,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata 
                                           >> 8U))));
        tracep->fullBit(oldp+17379,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata 
                                           >> 7U))));
        tracep->fullBit(oldp+17380,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata 
                                           >> 6U))));
        tracep->fullBit(oldp+17381,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata 
                                           >> 0x15U))));
        tracep->fullBit(oldp+17382,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata 
                                           >> 0x14U))));
        tracep->fullBit(oldp+17383,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata 
                                           >> 0x13U))));
        tracep->fullBit(oldp+17384,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata 
                                           >> 0x12U))));
        tracep->fullBit(oldp+17385,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata 
                                           >> 0x11U))));
        tracep->fullBit(oldp+17386,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata 
                                           >> 0x10U))));
        tracep->fullBit(oldp+17387,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata 
                                           >> 0xfU))));
        tracep->fullBit(oldp+17388,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata 
                                           >> 0xeU))));
        tracep->fullBit(oldp+17389,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata 
                                           >> 5U))));
        tracep->fullBit(oldp+17390,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata 
                                           >> 4U))));
        tracep->fullBit(oldp+17391,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata 
                                           >> 0x1eU))));
        tracep->fullBit(oldp+17392,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata 
                                           >> 0x1dU))));
        tracep->fullBit(oldp+17393,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata 
                                           >> 3U))));
        tracep->fullBit(oldp+17394,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata 
                                           >> 2U))));
        tracep->fullBit(oldp+17395,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata 
                                           >> 1U))));
        tracep->fullBit(oldp+17396,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata)));
        tracep->fullBit(oldp+17397,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                           >> 0xdU))));
        tracep->fullBit(oldp+17398,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                           >> 0xcU))));
        tracep->fullBit(oldp+17399,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata 
                                           >> 0x1fU))));
        tracep->fullBit(oldp+17400,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata 
                                           >> 0x1cU))));
        tracep->fullBit(oldp+17401,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata 
                                           >> 0x1bU))));
        tracep->fullBit(oldp+17402,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata 
                                           >> 0x12U))));
        tracep->fullBit(oldp+17403,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata 
                                           >> 0x11U))));
        tracep->fullBit(oldp+17404,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata 
                                           >> 0x10U))));
        tracep->fullBit(oldp+17405,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata 
                                           >> 0xfU))));
        tracep->fullBit(oldp+17406,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata 
                                           >> 0xeU))));
        tracep->fullBit(oldp+17407,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata 
                                           >> 0xdU))));
        tracep->fullBit(oldp+17408,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata 
                                           >> 0xcU))));
        tracep->fullBit(oldp+17409,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata 
                                           >> 0xbU))));
        tracep->fullBit(oldp+17410,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata 
                                           >> 0x1aU))));
        tracep->fullBit(oldp+17411,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata 
                                           >> 0x19U))));
        tracep->fullBit(oldp+17412,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata 
                                           >> 0x18U))));
        tracep->fullBit(oldp+17413,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata 
                                           >> 0x17U))));
        tracep->fullBit(oldp+17414,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata 
                                           >> 0x16U))));
        tracep->fullBit(oldp+17415,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata 
                                           >> 0x15U))));
        tracep->fullBit(oldp+17416,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata 
                                           >> 0x14U))));
        tracep->fullBit(oldp+17417,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata 
                                           >> 0x13U))));
        tracep->fullBit(oldp+17418,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata 
                                           >> 0xaU))));
        tracep->fullBit(oldp+17419,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata 
                                           >> 9U))));
        tracep->fullBit(oldp+17420,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata)));
        tracep->fullBit(oldp+17421,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata 
                                           >> 8U))));
        tracep->fullBit(oldp+17422,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata 
                                           >> 7U))));
        tracep->fullBit(oldp+17423,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata 
                                           >> 6U))));
        tracep->fullBit(oldp+17424,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata 
                                           >> 5U))));
        tracep->fullBit(oldp+17425,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata 
                                           >> 4U))));
        tracep->fullBit(oldp+17426,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata 
                                           >> 3U))));
        tracep->fullBit(oldp+17427,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata 
                                           >> 2U))));
        tracep->fullBit(oldp+17428,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata 
                                           >> 1U))));
        tracep->fullBit(oldp+17429,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_wdata 
                                           >> 0x1fU))));
        tracep->fullBit(oldp+17430,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_wdata 
                                           >> 0x1eU))));
        tracep->fullBit(oldp+17431,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_wdata 
                                           >> 0x1dU))));
        tracep->fullBit(oldp+17432,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_wdata 
                                           >> 0x1cU))));
        tracep->fullBit(oldp+17433,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_wdata 
                                           >> 0x13U))));
        tracep->fullBit(oldp+17434,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_wdata 
                                           >> 0x12U))));
        tracep->fullBit(oldp+17435,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_wdata 
                                           >> 0x1bU))));
        tracep->fullBit(oldp+17436,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_wdata 
                                           >> 0x1aU))));
        tracep->fullBit(oldp+17437,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_wdata 
                                           >> 0x19U))));
        tracep->fullBit(oldp+17438,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_wdata 
                                           >> 0x18U))));
        tracep->fullBit(oldp+17439,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_wdata 
                                           >> 0x17U))));
        tracep->fullBit(oldp+17440,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_wdata 
                                           >> 0x16U))));
        tracep->fullBit(oldp+17441,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_wdata 
                                           >> 0x15U))));
        tracep->fullBit(oldp+17442,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_wdata 
                                           >> 0x14U))));
        tracep->fullBit(oldp+17443,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_wdata 
                                           >> 0x11U))));
        tracep->fullBit(oldp+17444,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_wdata 
                                           >> 0x10U))));
        tracep->fullBit(oldp+17445,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_wdata 
                                           >> 7U))));
        tracep->fullBit(oldp+17446,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_wdata 
                                           >> 6U))));
        tracep->fullBit(oldp+17447,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_wdata 
                                           >> 5U))));
        tracep->fullBit(oldp+17448,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_wdata 
                                           >> 4U))));
        tracep->fullBit(oldp+17449,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_wdata 
                                           >> 3U))));
        tracep->fullBit(oldp+17450,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_wdata 
                                           >> 2U))));
        tracep->fullBit(oldp+17451,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_wdata 
                                           >> 1U))));
        tracep->fullBit(oldp+17452,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_wdata)));
        tracep->fullBit(oldp+17453,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_wdata 
                                           >> 0xfU))));
        tracep->fullBit(oldp+17454,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_wdata 
                                           >> 0xeU))));
        tracep->fullBit(oldp+17455,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_wdata 
                                           >> 0xdU))));
        tracep->fullBit(oldp+17456,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_wdata 
                                           >> 0xcU))));
        tracep->fullBit(oldp+17457,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_wdata 
                                           >> 0xbU))));
        tracep->fullBit(oldp+17458,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_wdata 
                                           >> 0xaU))));
        tracep->fullBit(oldp+17459,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_wdata 
                                           >> 9U))));
        tracep->fullBit(oldp+17460,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_wdata 
                                           >> 8U))));
        tracep->fullBit(oldp+17461,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_waddr) 
                                           >> 0xbU))));
        tracep->fullBit(oldp+17462,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_waddr) 
                                           >> 0xaU))));
        tracep->fullBit(oldp+17463,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_waddr) 
                                           >> 1U))));
        tracep->fullBit(oldp+17464,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_waddr))));
        tracep->fullBit(oldp+17465,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_waddr) 
                                           >> 9U))));
        tracep->fullBit(oldp+17466,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_waddr) 
                                           >> 8U))));
        tracep->fullBit(oldp+17467,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_waddr) 
                                           >> 7U))));
        tracep->fullBit(oldp+17468,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_waddr) 
                                           >> 6U))));
        tracep->fullBit(oldp+17469,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_waddr) 
                                           >> 5U))));
        tracep->fullBit(oldp+17470,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_waddr) 
                                           >> 4U))));
        tracep->fullBit(oldp+17471,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_waddr) 
                                           >> 3U))));
        tracep->fullBit(oldp+17472,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_waddr) 
                                           >> 2U))));
        tracep->fullBit(oldp+17473,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_ram_control 
                                           >> 7U))));
        tracep->fullBit(oldp+17474,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_ram_control 
                                           >> 5U))));
        tracep->fullBit(oldp+17475,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_ram_control 
                                           >> 4U))));
        tracep->fullBit(oldp+17476,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_raddr) 
                                           >> 0xbU))));
        tracep->fullBit(oldp+17477,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_ram_control 
                                           >> 6U))));
        tracep->fullBit(oldp+17478,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_raddr) 
                                           >> 0xaU))));
        tracep->fullBit(oldp+17479,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_raddr) 
                                           >> 1U))));
        tracep->fullBit(oldp+17480,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_raddr))));
        tracep->fullBit(oldp+17481,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_raddr) 
                                           >> 9U))));
        tracep->fullBit(oldp+17482,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_raddr) 
                                           >> 8U))));
        tracep->fullBit(oldp+17483,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_raddr) 
                                           >> 7U))));
        tracep->fullBit(oldp+17484,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_raddr) 
                                           >> 6U))));
        tracep->fullBit(oldp+17485,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_raddr) 
                                           >> 5U))));
        tracep->fullBit(oldp+17486,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_raddr) 
                                           >> 4U))));
        tracep->fullBit(oldp+17487,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_raddr) 
                                           >> 3U))));
        tracep->fullBit(oldp+17488,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_raddr) 
                                           >> 2U))));
        tracep->fullBit(oldp+17489,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_ram_control 
                                           >> 3U))));
        tracep->fullBit(oldp+17490,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_wdata 
                                           >> 0x1bU))));
        tracep->fullBit(oldp+17491,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_wdata 
                                           >> 0x1aU))));
        tracep->fullBit(oldp+17492,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_wdata 
                                           >> 0x19U))));
        tracep->fullBit(oldp+17493,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_wdata 
                                           >> 0x18U))));
        tracep->fullBit(oldp+17494,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_wdata 
                                           >> 0x17U))));
        tracep->fullBit(oldp+17495,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_wdata 
                                           >> 0x16U))));
        tracep->fullBit(oldp+17496,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_wdata 
                                           >> 0x15U))));
        tracep->fullBit(oldp+17497,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_wdata 
                                           >> 0x14U))));
        tracep->fullBit(oldp+17498,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_ram_control 
                                           >> 2U))));
        tracep->fullBit(oldp+17499,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_ram_control 
                                           >> 1U))));
        tracep->fullBit(oldp+17500,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_ram_control)));
        tracep->fullBit(oldp+17501,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_wdata 
                                           >> 0x1fU))));
        tracep->fullBit(oldp+17502,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_wdata 
                                           >> 0x1eU))));
        tracep->fullBit(oldp+17503,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_wdata 
                                           >> 0x1dU))));
        tracep->fullBit(oldp+17504,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_wdata 
                                           >> 0x1cU))));
        tracep->fullBit(oldp+17505,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_wdata 
                                           >> 0x13U))));
        tracep->fullBit(oldp+17506,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_wdata 
                                           >> 0x12U))));
        tracep->fullBit(oldp+17507,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_wdata 
                                           >> 9U))));
        tracep->fullBit(oldp+17508,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_wdata 
                                           >> 8U))));
        tracep->fullBit(oldp+17509,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_wdata 
                                           >> 0x11U))));
        tracep->fullBit(oldp+17510,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_wdata 
                                           >> 0x10U))));
        tracep->fullBit(oldp+17511,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_wdata 
                                           >> 0xfU))));
        tracep->fullBit(oldp+17512,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_wdata 
                                           >> 0xeU))));
        tracep->fullBit(oldp+17513,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_wdata 
                                           >> 0xdU))));
        tracep->fullBit(oldp+17514,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_wdata 
                                           >> 0xcU))));
        tracep->fullBit(oldp+17515,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_wdata 
                                           >> 0xbU))));
        tracep->fullBit(oldp+17516,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_wdata 
                                           >> 0xaU))));
        tracep->fullBit(oldp+17517,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_wdata 
                                           >> 7U))));
        tracep->fullBit(oldp+17518,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_wdata 
                                           >> 6U))));
        tracep->fullBit(oldp+17519,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_waddr) 
                                           >> 9U))));
        tracep->fullBit(oldp+17520,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_waddr) 
                                           >> 8U))));
        tracep->fullBit(oldp+17521,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_waddr) 
                                           >> 7U))));
        tracep->fullBit(oldp+17522,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_waddr) 
                                           >> 6U))));
        tracep->fullBit(oldp+17523,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_waddr) 
                                           >> 5U))));
        tracep->fullBit(oldp+17524,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_waddr) 
                                           >> 4U))));
        tracep->fullBit(oldp+17525,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_waddr) 
                                           >> 3U))));
        tracep->fullBit(oldp+17526,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_waddr) 
                                           >> 2U))));
        tracep->fullBit(oldp+17527,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_wdata 
                                           >> 5U))));
        tracep->fullBit(oldp+17528,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_wdata 
                                           >> 4U))));
        tracep->fullBit(oldp+17529,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_wdata 
                                           >> 3U))));
        tracep->fullBit(oldp+17530,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_wdata 
                                           >> 2U))));
        tracep->fullBit(oldp+17531,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_wdata 
                                           >> 1U))));
        tracep->fullBit(oldp+17532,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_wdata)));
        tracep->fullBit(oldp+17533,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_waddr) 
                                           >> 0xbU))));
        tracep->fullBit(oldp+17534,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_waddr) 
                                           >> 0xaU))));
        tracep->fullBit(oldp+17535,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_waddr) 
                                           >> 1U))));
        tracep->fullBit(oldp+17536,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_waddr))));
        tracep->fullBit(oldp+17537,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_raddr) 
                                           >> 4U))));
        tracep->fullBit(oldp+17538,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_raddr) 
                                           >> 3U))));
        tracep->fullBit(oldp+17539,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_raddr) 
                                           >> 0xbU))));
        tracep->fullBit(oldp+17540,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_raddr) 
                                           >> 0xaU))));
        tracep->fullBit(oldp+17541,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_raddr) 
                                           >> 9U))));
        tracep->fullBit(oldp+17542,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_raddr) 
                                           >> 8U))));
        tracep->fullBit(oldp+17543,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_raddr) 
                                           >> 7U))));
        tracep->fullBit(oldp+17544,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_raddr) 
                                           >> 6U))));
        tracep->fullBit(oldp+17545,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_raddr) 
                                           >> 5U))));
        tracep->fullBit(oldp+17546,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_raddr) 
                                           >> 2U))));
        tracep->fullBit(oldp+17547,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                           >> 1U))));
        tracep->fullBit(oldp+17548,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control)));
        tracep->fullBit(oldp+17549,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata 
                                           >> 0x1fU))));
        tracep->fullBit(oldp+17550,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata 
                                           >> 0x1eU))));
        tracep->fullBit(oldp+17551,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata 
                                           >> 0x1dU))));
        tracep->fullBit(oldp+17552,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_raddr) 
                                           >> 1U))));
        tracep->fullBit(oldp+17553,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_raddr))));
        tracep->fullBit(oldp+17554,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                           >> 5U))));
        tracep->fullBit(oldp+17555,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                           >> 4U))));
        tracep->fullBit(oldp+17556,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                           >> 3U))));
        tracep->fullBit(oldp+17557,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                           >> 2U))));
        tracep->fullBit(oldp+17558,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata 
                                           >> 0x1cU))));
        tracep->fullBit(oldp+17559,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata 
                                           >> 0x13U))));
        tracep->fullBit(oldp+17560,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata 
                                           >> 0x12U))));
        tracep->fullBit(oldp+17561,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata 
                                           >> 0x1bU))));
        tracep->fullBit(oldp+17562,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata 
                                           >> 0x1aU))));
        tracep->fullBit(oldp+17563,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata 
                                           >> 0x19U))));
        tracep->fullBit(oldp+17564,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata 
                                           >> 0x18U))));
        tracep->fullBit(oldp+17565,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata 
                                           >> 0x17U))));
        tracep->fullBit(oldp+17566,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata 
                                           >> 0x16U))));
        tracep->fullBit(oldp+17567,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata 
                                           >> 0x15U))));
        tracep->fullBit(oldp+17568,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata 
                                           >> 0x14U))));
        tracep->fullBit(oldp+17569,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata 
                                           >> 0x11U))));
        tracep->fullBit(oldp+17570,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata 
                                           >> 0x10U))));
        tracep->fullBit(oldp+17571,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata 
                                           >> 7U))));
        tracep->fullBit(oldp+17572,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata 
                                           >> 6U))));
        tracep->fullBit(oldp+17573,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata 
                                           >> 5U))));
        tracep->fullBit(oldp+17574,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata 
                                           >> 4U))));
        tracep->fullBit(oldp+17575,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata 
                                           >> 3U))));
        tracep->fullBit(oldp+17576,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata 
                                           >> 2U))));
        tracep->fullBit(oldp+17577,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata 
                                           >> 1U))));
        tracep->fullBit(oldp+17578,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata)));
        tracep->fullBit(oldp+17579,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata 
                                           >> 0xfU))));
        tracep->fullBit(oldp+17580,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata 
                                           >> 0xeU))));
        tracep->fullBit(oldp+17581,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata 
                                           >> 0xdU))));
        tracep->fullBit(oldp+17582,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata 
                                           >> 0xcU))));
        tracep->fullBit(oldp+17583,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata 
                                           >> 0xbU))));
        tracep->fullBit(oldp+17584,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata 
                                           >> 0xaU))));
        tracep->fullBit(oldp+17585,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata 
                                           >> 9U))));
        tracep->fullBit(oldp+17586,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata 
                                           >> 8U))));
        tracep->fullBit(oldp+17587,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata 
                                           >> 0x1fU))));
        tracep->fullBit(oldp+17588,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata 
                                           >> 0x16U))));
        tracep->fullBit(oldp+17589,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata 
                                           >> 0x15U))));
        tracep->fullBit(oldp+17590,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata 
                                           >> 0x1eU))));
        tracep->fullBit(oldp+17591,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata 
                                           >> 0x1dU))));
        tracep->fullBit(oldp+17592,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata 
                                           >> 0x1cU))));
        tracep->fullBit(oldp+17593,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata 
                                           >> 0x1bU))));
        tracep->fullBit(oldp+17594,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata 
                                           >> 0x1aU))));
        tracep->fullBit(oldp+17595,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata 
                                           >> 0x19U))));
        tracep->fullBit(oldp+17596,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata 
                                           >> 0x18U))));
        tracep->fullBit(oldp+17597,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata 
                                           >> 0x17U))));
        tracep->fullIData(oldp+17598,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__lint_RDATA),32);
        tracep->fullWData(oldp+17599,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_out),80);
        tracep->fullWData(oldp+17602,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__ifpga_oe),80);
        tracep->fullSData(oldp+17605,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__i_events),16);
        tracep->fullCData(oldp+17606,((3U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_ram_control)),2);
        tracep->fullCData(oldp+17607,((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_ram_control 
                                             >> 2U))),2);
        tracep->fullCData(oldp+17608,((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_ram_control 
                                             >> 4U))),2);
        tracep->fullCData(oldp+17609,((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_ram_control 
                                             >> 6U))),2);
        tracep->fullSData(oldp+17610,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_waddr),12);
        tracep->fullSData(oldp+17611,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_raddr),12);
        tracep->fullSData(oldp+17612,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_waddr),12);
        tracep->fullSData(oldp+17613,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_raddr),12);
        tracep->fullSData(oldp+17614,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_raddr),12);
        tracep->fullSData(oldp+17615,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_waddr),12);
        tracep->fullIData(oldp+17616,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper0_wdata),32);
        tracep->fullIData(oldp+17617,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_oper1_wdata),32);
        tracep->fullIData(oldp+17618,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m0_coef_wdata),32);
        tracep->fullCData(oldp+17619,((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_ram_control 
                                             >> 8U))),2);
        tracep->fullCData(oldp+17620,((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_ram_control 
                                             >> 0xaU))),2);
        tracep->fullIData(oldp+17621,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_odata),32);
        tracep->fullIData(oldp+17622,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_cdata),32);
        tracep->fullIData(oldp+17623,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_odata),32);
        tracep->fullIData(oldp+17624,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_cdata),32);
        tracep->fullCData(oldp+17625,((0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control)),6);
        tracep->fullCData(oldp+17626,((0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)),6);
        tracep->fullCData(oldp+17627,((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                             >> 0xcU))),2);
        tracep->fullCData(oldp+17628,((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                             >> 0xcU))),2);
        tracep->fullCData(oldp+17629,((3U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_ram_control)),2);
        tracep->fullCData(oldp+17630,((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_ram_control 
                                             >> 2U))),2);
        tracep->fullCData(oldp+17631,((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_ram_control 
                                             >> 4U))),2);
        tracep->fullCData(oldp+17632,((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_ram_control 
                                             >> 6U))),2);
        tracep->fullSData(oldp+17633,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_waddr),12);
        tracep->fullSData(oldp+17634,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_raddr),12);
        tracep->fullSData(oldp+17635,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_waddr),12);
        tracep->fullSData(oldp+17636,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_raddr),12);
        tracep->fullSData(oldp+17637,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_raddr),12);
        tracep->fullSData(oldp+17638,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_waddr),12);
        tracep->fullIData(oldp+17639,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper0_wdata),32);
        tracep->fullIData(oldp+17640,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_oper1_wdata),32);
        tracep->fullIData(oldp+17641,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__m1_coef_wdata),32);
        tracep->fullCData(oldp+17642,((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_ram_control 
                                             >> 8U))),2);
        tracep->fullCData(oldp+17643,((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_ram_control 
                                             >> 0xaU))),2);
        tracep->fullIData(oldp+17644,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_odata),32);
        tracep->fullIData(oldp+17645,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_cdata),32);
        tracep->fullIData(oldp+17646,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_odata),32);
        tracep->fullIData(oldp+17647,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_cdata),32);
        tracep->fullCData(oldp+17648,((0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control)),6);
        tracep->fullCData(oldp+17649,((0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)),6);
        tracep->fullCData(oldp+17650,((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                             >> 0xcU))),2);
        tracep->fullCData(oldp+17651,((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                             >> 0xcU))),2);
        tracep->fullIData(oldp+17652,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p0),20);
        tracep->fullIData(oldp+17653,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p1),20);
        tracep->fullIData(oldp+17654,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p2),20);
        tracep->fullIData(oldp+17655,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_addr_p3),20);
        tracep->fullIData(oldp+17656,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p0),32);
        tracep->fullIData(oldp+17657,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p1),32);
        tracep->fullIData(oldp+17658,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p2),32);
        tracep->fullIData(oldp+17659,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_wdata_p3),32);
        tracep->fullCData(oldp+17660,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_be_p0),4);
        tracep->fullCData(oldp+17661,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_be_p1),4);
        tracep->fullCData(oldp+17662,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_be_p2),4);
        tracep->fullCData(oldp+17663,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT____Vcellout__top1_rtl__tcdm_be_p3),4);
        tracep->fullCData(oldp+17664,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__apb_fsm),4);
        tracep->fullIData(oldp+17665,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control),32);
        tracep->fullIData(oldp+17666,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control),32);
        tracep->fullIData(oldp+17667,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control),32);
        tracep->fullIData(oldp+17668,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control),32);
        tracep->fullIData(oldp+17669,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_ram_control),32);
        tracep->fullIData(oldp+17670,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_ram_control),32);
        tracep->fullIData(oldp+17671,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__tcdm_result_p0),32);
        tracep->fullIData(oldp+17672,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__tcdm_result_p1),32);
        tracep->fullIData(oldp+17673,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__tcdm_result_p2),32);
        tracep->fullIData(oldp+17674,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__tcdm_result_p3),32);
        tracep->fullBit(oldp+17675,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__saved_REQ));
        tracep->fullCData(oldp+17676,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__l_ADDR),4);
        tracep->fullBit(oldp+17677,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__launch_p0));
        tracep->fullBit(oldp+17678,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__launch_p1));
        tracep->fullBit(oldp+17679,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__launch_p2));
        tracep->fullBit(oldp+17680,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__launch_p3));
        tracep->fullCData(oldp+17681,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__p0_fsm),4);
        tracep->fullCData(oldp+17682,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__p1_fsm),4);
        tracep->fullCData(oldp+17683,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__p2_fsm),4);
        tracep->fullCData(oldp+17684,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__p3_fsm),4);
        tracep->fullCData(oldp+17685,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__p0_cnt),8);
        tracep->fullCData(oldp+17686,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__p1_cnt),8);
        tracep->fullCData(oldp+17687,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__p2_cnt),8);
        tracep->fullCData(oldp+17688,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__p3_cnt),8);
        tracep->fullCData(oldp+17689,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__delay),8);
        tracep->fullIData(oldp+17690,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__last_control),32);
        tracep->fullWData(oldp+17691,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__is_rounded_value),80);
        tracep->fullQData(oldp+17694,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__is_rounded_value),40);
        tracep->fullQData(oldp+17696,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__is_rounded_value),40);
        tracep->fullIData(oldp+17698,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__is_rounded_value),24);
        tracep->fullIData(oldp+17699,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__is_rounded_value),24);
        tracep->fullIData(oldp+17700,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__is_rounded_value),24);
        tracep->fullIData(oldp+17701,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__is_rounded_value),24);
        tracep->fullIData(oldp+17702,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__is_rounded_value),20);
        tracep->fullIData(oldp+17703,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__is_rounded_value),20);
        tracep->fullIData(oldp+17704,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__is_rounded_value),20);
        tracep->fullIData(oldp+17705,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__is_rounded_value),20);
        tracep->fullIData(oldp+17706,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__is_rounded_value),20);
        tracep->fullIData(oldp+17707,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__is_rounded_value),20);
        tracep->fullIData(oldp+17708,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__is_rounded_value),20);
        tracep->fullIData(oldp+17709,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__is_rounded_value),20);
        tracep->fullWData(oldp+17710,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__is_rounded_value),80);
        tracep->fullQData(oldp+17713,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__is_rounded_value),40);
        tracep->fullQData(oldp+17715,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__is_rounded_value),40);
        tracep->fullIData(oldp+17717,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__is_rounded_value),24);
        tracep->fullIData(oldp+17718,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__is_rounded_value),24);
        tracep->fullIData(oldp+17719,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__is_rounded_value),24);
        tracep->fullIData(oldp+17720,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__is_rounded_value),24);
        tracep->fullIData(oldp+17721,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__is_rounded_value),20);
        tracep->fullIData(oldp+17722,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__is_rounded_value),20);
        tracep->fullIData(oldp+17723,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__is_rounded_value),20);
        tracep->fullIData(oldp+17724,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__is_rounded_value),20);
        tracep->fullIData(oldp+17725,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__is_rounded_value),20);
        tracep->fullIData(oldp+17726,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__is_rounded_value),20);
        tracep->fullIData(oldp+17727,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__is_rounded_value),20);
        tracep->fullIData(oldp+17728,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__is_rounded_value),20);
        tracep->fullQData(oldp+17729,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__tpram_bit_write),64);
        tracep->fullIData(oldp+17731,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__efpga_w_data),32);
        tracep->fullBit(oldp+17732,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_we)))));
        tracep->fullSData(oldp+17733,((0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_raddr) 
                                                 >> 3U))),9);
        tracep->fullSData(oldp+17734,((0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper0_waddr) 
                                                 >> 3U))),9);
        tracep->fullBit(oldp+17735,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_0__DOT__r_addr_ff_rstn));
        tracep->fullQData(oldp+17736,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__tpram_bit_write),64);
        tracep->fullIData(oldp+17738,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__efpga_w_data),32);
        tracep->fullBit(oldp+17739,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_we)))));
        tracep->fullSData(oldp+17740,((0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_raddr) 
                                                 >> 3U))),9);
        tracep->fullSData(oldp+17741,((0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_oper1_waddr) 
                                                 >> 3U))),9);
        tracep->fullBit(oldp+17742,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_OPER_1__DOT__r_addr_ff_rstn));
        tracep->fullQData(oldp+17743,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__tpram_bit_write),64);
        tracep->fullIData(oldp+17745,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__efpga_w_data),32);
        tracep->fullBit(oldp+17746,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_we)))));
        tracep->fullSData(oldp+17747,((0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_raddr) 
                                                 >> 3U))),9);
        tracep->fullSData(oldp+17748,((0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m0_coef_waddr) 
                                                 >> 3U))),9);
        tracep->fullBit(oldp+17749,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_TPRAM_COEF__DOT__r_addr_ff_rstn));
        tracep->fullWData(oldp+17750,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__is_rounded_value),80);
        tracep->fullQData(oldp+17753,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__is_rounded_value),40);
        tracep->fullQData(oldp+17755,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__is_rounded_value),40);
        tracep->fullIData(oldp+17757,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__is_rounded_value),24);
        tracep->fullIData(oldp+17758,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__is_rounded_value),24);
        tracep->fullIData(oldp+17759,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__is_rounded_value),24);
        tracep->fullIData(oldp+17760,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__is_rounded_value),24);
        tracep->fullIData(oldp+17761,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__is_rounded_value),20);
        tracep->fullIData(oldp+17762,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__is_rounded_value),20);
        tracep->fullIData(oldp+17763,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__is_rounded_value),20);
        tracep->fullIData(oldp+17764,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__is_rounded_value),20);
        tracep->fullIData(oldp+17765,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__is_rounded_value),20);
        tracep->fullIData(oldp+17766,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__is_rounded_value),20);
        tracep->fullIData(oldp+17767,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__is_rounded_value),20);
        tracep->fullIData(oldp+17768,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__is_rounded_value),20);
        tracep->fullWData(oldp+17769,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__is_rounded_value),80);
        tracep->fullQData(oldp+17772,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__is_rounded_value),40);
        tracep->fullQData(oldp+17774,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__is_rounded_value),40);
        tracep->fullIData(oldp+17776,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__is_rounded_value),24);
        tracep->fullIData(oldp+17777,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__is_rounded_value),24);
        tracep->fullIData(oldp+17778,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__is_rounded_value),24);
        tracep->fullIData(oldp+17779,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__is_rounded_value),24);
        tracep->fullIData(oldp+17780,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__is_rounded_value),20);
        tracep->fullIData(oldp+17781,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__is_rounded_value),20);
        tracep->fullIData(oldp+17782,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__is_rounded_value),20);
        tracep->fullIData(oldp+17783,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__is_rounded_value),20);
        tracep->fullIData(oldp+17784,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__is_rounded_value),20);
        tracep->fullIData(oldp+17785,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__is_rounded_value),20);
        tracep->fullIData(oldp+17786,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__is_rounded_value),20);
        tracep->fullIData(oldp+17787,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__is_rounded_value),20);
        tracep->fullQData(oldp+17788,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__tpram_bit_write),64);
        tracep->fullIData(oldp+17790,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__efpga_w_data),32);
        tracep->fullBit(oldp+17791,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_we)))));
        tracep->fullSData(oldp+17792,((0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_raddr) 
                                                 >> 3U))),9);
        tracep->fullSData(oldp+17793,((0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper0_waddr) 
                                                 >> 3U))),9);
        tracep->fullBit(oldp+17794,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_0__DOT__r_addr_ff_rstn));
        tracep->fullQData(oldp+17795,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__tpram_bit_write),64);
        tracep->fullIData(oldp+17797,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__efpga_w_data),32);
        tracep->fullBit(oldp+17798,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_we)))));
        tracep->fullSData(oldp+17799,((0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_raddr) 
                                                 >> 3U))),9);
        tracep->fullSData(oldp+17800,((0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_oper1_waddr) 
                                                 >> 3U))),9);
        tracep->fullBit(oldp+17801,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_OPER_1__DOT__r_addr_ff_rstn));
        tracep->fullQData(oldp+17802,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__tpram_bit_write),64);
        tracep->fullIData(oldp+17804,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__efpga_w_data),32);
        tracep->fullBit(oldp+17805,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_we)))));
        tracep->fullSData(oldp+17806,((0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_raddr) 
                                                 >> 3U))),9);
        tracep->fullSData(oldp+17807,((0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__m1_coef_waddr) 
                                                 >> 3U))),9);
        tracep->fullBit(oldp+17808,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_TPRAM_COEF__DOT__r_addr_ff_rstn));
        tracep->fullCData(oldp+17809,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control)
                                        ? (0xffU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                                          >> 0x1fU)))))
                                        : 0U)),8);
        tracep->fullCData(oldp+17810,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control)
                                        ? (0xfU & (- (IData)(
                                                             (1U 
                                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                                                 >> 0x1fU)))))
                                        : 0U)),4);
        tracep->fullCData(oldp+17811,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control)
                                        ? (0xfU & (- (IData)(
                                                             (1U 
                                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                                                 >> 0xfU)))))
                                        : 0U)),4);
        tracep->fullCData(oldp+17812,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control)
                                        ? (0xfU & (- (IData)(
                                                             (1U 
                                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                                                 >> 0x17U)))))
                                        : 0U)),4);
        tracep->fullCData(oldp+17813,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control)
                                        ? (0xfU & (- (IData)(
                                                             (1U 
                                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                                                 >> 7U)))))
                                        : 0U)),4);
        tracep->fullCData(oldp+17814,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                                          >> 3U)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17815,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                                          >> 7U)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17816,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                                          >> 0xbU)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17817,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                                          >> 0xfU)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17818,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                                          >> 0x13U)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17819,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                                          >> 0x17U)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17820,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                                          >> 0x1bU)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17821,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                                          >> 0x1fU)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17822,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                        ? (0xffU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                                          >> 0x1fU)))))
                                        : 0U)),8);
        tracep->fullCData(oldp+17823,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                        ? (0xfU & (- (IData)(
                                                             (1U 
                                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                                                 >> 0x1fU)))))
                                        : 0U)),4);
        tracep->fullCData(oldp+17824,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                        ? (0xfU & (- (IData)(
                                                             (1U 
                                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                                                 >> 0xfU)))))
                                        : 0U)),4);
        tracep->fullCData(oldp+17825,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                        ? (0xfU & (- (IData)(
                                                             (1U 
                                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                                                 >> 0x17U)))))
                                        : 0U)),4);
        tracep->fullCData(oldp+17826,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                        ? (0xfU & (- (IData)(
                                                             (1U 
                                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                                                 >> 7U)))))
                                        : 0U)),4);
        tracep->fullCData(oldp+17827,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                                          >> 3U)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17828,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                                          >> 7U)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17829,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                                          >> 0xbU)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17830,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                                          >> 0xfU)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17831,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                                          >> 0x13U)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17832,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                                          >> 0x17U)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17833,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                                          >> 0x1bU)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17834,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                                          >> 0x1fU)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17835,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control)
                                        ? (0xffU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                                          >> 0x1fU)))))
                                        : 0U)),8);
        tracep->fullCData(oldp+17836,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control)
                                        ? (0xfU & (- (IData)(
                                                             (1U 
                                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                                                 >> 0x1fU)))))
                                        : 0U)),4);
        tracep->fullCData(oldp+17837,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control)
                                        ? (0xfU & (- (IData)(
                                                             (1U 
                                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                                                 >> 0xfU)))))
                                        : 0U)),4);
        tracep->fullCData(oldp+17838,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control)
                                        ? (0xfU & (- (IData)(
                                                             (1U 
                                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                                                 >> 0x17U)))))
                                        : 0U)),4);
        tracep->fullCData(oldp+17839,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control)
                                        ? (0xfU & (- (IData)(
                                                             (1U 
                                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                                                 >> 7U)))))
                                        : 0U)),4);
        tracep->fullCData(oldp+17840,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                                          >> 3U)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17841,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                                          >> 7U)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17842,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                                          >> 0xbU)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17843,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                                          >> 0xfU)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17844,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                                          >> 0x13U)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17845,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                                          >> 0x17U)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17846,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                                          >> 0x1bU)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17847,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                                          >> 0x1fU)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17848,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                        ? (0xffU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                                          >> 0x1fU)))))
                                        : 0U)),8);
        tracep->fullCData(oldp+17849,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                        ? (0xfU & (- (IData)(
                                                             (1U 
                                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                                                 >> 0x1fU)))))
                                        : 0U)),4);
        tracep->fullCData(oldp+17850,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                        ? (0xfU & (- (IData)(
                                                             (1U 
                                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                                                 >> 0xfU)))))
                                        : 0U)),4);
        tracep->fullCData(oldp+17851,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                        ? (0xfU & (- (IData)(
                                                             (1U 
                                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                                                 >> 0x17U)))))
                                        : 0U)),4);
        tracep->fullCData(oldp+17852,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                        ? (0xfU & (- (IData)(
                                                             (1U 
                                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                                                 >> 7U)))))
                                        : 0U)),4);
        tracep->fullCData(oldp+17853,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                                          >> 3U)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17854,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                                          >> 7U)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17855,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                                          >> 0xbU)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17856,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                                          >> 0xfU)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17857,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                                          >> 0x13U)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17858,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                                          >> 0x17U)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17859,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                                          >> 0x1bU)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17860,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                                          >> 0x1fU)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17861,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control)
                                        ? (0xffU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                                          >> 0x1fU)))))
                                        : 0U)),8);
        tracep->fullCData(oldp+17862,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control)
                                        ? (0xfU & (- (IData)(
                                                             (1U 
                                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                                                 >> 0x1fU)))))
                                        : 0U)),4);
        tracep->fullCData(oldp+17863,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control)
                                        ? (0xfU & (- (IData)(
                                                             (1U 
                                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                                                 >> 0xfU)))))
                                        : 0U)),4);
        tracep->fullCData(oldp+17864,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control)
                                        ? (0xfU & (- (IData)(
                                                             (1U 
                                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                                                 >> 0x17U)))))
                                        : 0U)),4);
        tracep->fullCData(oldp+17865,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control)
                                        ? (0xfU & (- (IData)(
                                                             (1U 
                                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                                                 >> 7U)))))
                                        : 0U)),4);
        tracep->fullCData(oldp+17866,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                                          >> 3U)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17867,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                                          >> 7U)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17868,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                                          >> 0xbU)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17869,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                                          >> 0xfU)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17870,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                                          >> 0x13U)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17871,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                                          >> 0x17U)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17872,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                                          >> 0x1bU)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17873,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_OPER_DATA 
                                                          >> 0x1fU)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17874,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                        ? (0xffU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                                          >> 0x1fU)))))
                                        : 0U)),8);
        tracep->fullCData(oldp+17875,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                        ? (0xfU & (- (IData)(
                                                             (1U 
                                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                                                 >> 0x1fU)))))
                                        : 0U)),4);
        tracep->fullCData(oldp+17876,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                        ? (0xfU & (- (IData)(
                                                             (1U 
                                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                                                 >> 0xfU)))))
                                        : 0U)),4);
        tracep->fullCData(oldp+17877,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                        ? (0xfU & (- (IData)(
                                                             (1U 
                                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                                                 >> 0x17U)))))
                                        : 0U)),4);
        tracep->fullCData(oldp+17878,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                        ? (0xfU & (- (IData)(
                                                             (1U 
                                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                                                 >> 7U)))))
                                        : 0U)),4);
        tracep->fullCData(oldp+17879,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                                          >> 3U)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17880,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                                          >> 7U)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17881,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                                          >> 0xbU)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17882,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                                          >> 0xfU)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17883,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                                          >> 0x13U)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17884,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                                          >> 0x17U)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17885,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                                          >> 0x1bU)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17886,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_OPER_DATA 
                                                          >> 0x1fU)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17887,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control)
                                        ? (0xffU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                                          >> 0x1fU)))))
                                        : 0U)),8);
        tracep->fullCData(oldp+17888,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control)
                                        ? (0xfU & (- (IData)(
                                                             (1U 
                                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                                                 >> 0x1fU)))))
                                        : 0U)),4);
        tracep->fullCData(oldp+17889,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control)
                                        ? (0xfU & (- (IData)(
                                                             (1U 
                                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                                                 >> 0xfU)))))
                                        : 0U)),4);
        tracep->fullCData(oldp+17890,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control)
                                        ? (0xfU & (- (IData)(
                                                             (1U 
                                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                                                 >> 0x17U)))))
                                        : 0U)),4);
        tracep->fullCData(oldp+17891,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control)
                                        ? (0xfU & (- (IData)(
                                                             (1U 
                                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                                                 >> 7U)))))
                                        : 0U)),4);
        tracep->fullCData(oldp+17892,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                                          >> 3U)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17893,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                                          >> 7U)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17894,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                                          >> 0xbU)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17895,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                                          >> 0xfU)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17896,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                                          >> 0x13U)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17897,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                                          >> 0x17U)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17898,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                                          >> 0x1bU)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17899,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__MAC_COEF_DATA 
                                                          >> 0x1fU)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17900,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                        ? (0xffU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                                          >> 0x1fU)))))
                                        : 0U)),8);
        tracep->fullCData(oldp+17901,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                        ? (0xfU & (- (IData)(
                                                             (1U 
                                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                                                 >> 0x1fU)))))
                                        : 0U)),4);
        tracep->fullCData(oldp+17902,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                        ? (0xfU & (- (IData)(
                                                             (1U 
                                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                                                 >> 0xfU)))))
                                        : 0U)),4);
        tracep->fullCData(oldp+17903,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                        ? (0xfU & (- (IData)(
                                                             (1U 
                                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                                                 >> 0x17U)))))
                                        : 0U)),4);
        tracep->fullCData(oldp+17904,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                        ? (0xfU & (- (IData)(
                                                             (1U 
                                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                                                 >> 7U)))))
                                        : 0U)),4);
        tracep->fullCData(oldp+17905,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                                          >> 3U)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17906,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                                          >> 7U)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17907,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                                          >> 0xbU)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17908,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                                          >> 0xfU)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17909,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                                          >> 0x13U)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17910,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                                          >> 0x17U)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17911,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                                          >> 0x1bU)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17912,(((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                        ? (0x3fU & 
                                           (- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__MAC_COEF_DATA 
                                                          >> 0x1fU)))))
                                        : 0U)),6);
        tracep->fullCData(oldp+17913,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__i_apb_adv_timer__ch_0_o),4);
        tracep->fullSData(oldp+17914,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_counter__DOT__r_counter),16);
        tracep->fullCData(oldp+17915,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_controller__DOT__r_pending),8);
        tracep->fullBit(oldp+17916,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_controller__DOT__r_active));
        tracep->fullBit(oldp+17917,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__s_presc_evt));
        tracep->fullBit(oldp+17918,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__s_cnt_end));
        tracep->fullBit(oldp+17919,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_counter__DOT__r_sawtooth));
        tracep->fullBit(oldp+17920,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__s_cnt_evt));
        tracep->fullBit(oldp+17921,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_controller__DOT__r_pending));
        tracep->fullBit(oldp+17922,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_in_stage__DOT__s_rise_ls_clk));
        tracep->fullBit(oldp+17923,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_in_stage__DOT__r_event));
        tracep->fullBit(oldp+17924,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_in_stage__DOT__r_oldval));
        tracep->fullCData(oldp+17925,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_in_stage__DOT__r_sel),8);
        tracep->fullCData(oldp+17926,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_in_stage__DOT__r_mode),3);
        tracep->fullBit(oldp+17927,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_in_stage__DOT__r_armed));
        tracep->fullCData(oldp+17928,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_in_stage__DOT__r_ls_clk_sync),3);
        tracep->fullCData(oldp+17929,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_prescaler__DOT__r_presc),8);
        tracep->fullCData(oldp+17930,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_prescaler__DOT__r_counter),8);
        tracep->fullSData(oldp+17931,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_counter__DOT__r_start),16);
        tracep->fullSData(oldp+17932,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_counter__DOT__r_end),16);
        tracep->fullBit(oldp+17933,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_counter__DOT__r_direction));
        tracep->fullBit(oldp+17934,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_counter__DOT__r_event));
        tracep->fullBit(oldp+17935,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_counter__DOT__s_is_update));
        tracep->fullBit(oldp+17936,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_counter__DOT__r_pending_update));
        tracep->fullBit(oldp+17937,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_comp_ch0__DOT__r_value));
        tracep->fullSData(oldp+17938,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_comp_ch0__DOT__r_comp),16);
        tracep->fullCData(oldp+17939,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_comp_ch0__DOT__r_comp_op),3);
        tracep->fullBit(oldp+17940,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_comp_ch0__DOT__r_is_2nd_event));
        tracep->fullBit(oldp+17941,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_comp_ch0__DOT__s_match));
        tracep->fullBit(oldp+17942,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_comp_ch0__DOT__s_2nd_event));
        tracep->fullBit(oldp+17943,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_comp_ch1__DOT__r_value));
        tracep->fullSData(oldp+17944,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_comp_ch1__DOT__r_comp),16);
        tracep->fullCData(oldp+17945,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_comp_ch1__DOT__r_comp_op),3);
        tracep->fullBit(oldp+17946,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_comp_ch1__DOT__r_is_2nd_event));
        tracep->fullBit(oldp+17947,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_comp_ch1__DOT__s_match));
        tracep->fullBit(oldp+17948,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_comp_ch1__DOT__s_2nd_event));
        tracep->fullBit(oldp+17949,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_comp_ch2__DOT__r_value));
        tracep->fullSData(oldp+17950,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_comp_ch2__DOT__r_comp),16);
        tracep->fullCData(oldp+17951,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_comp_ch2__DOT__r_comp_op),3);
        tracep->fullBit(oldp+17952,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_comp_ch2__DOT__r_is_2nd_event));
        tracep->fullBit(oldp+17953,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_comp_ch2__DOT__s_match));
        tracep->fullBit(oldp+17954,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_comp_ch2__DOT__s_2nd_event));
        tracep->fullBit(oldp+17955,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_comp_ch3__DOT__r_value));
        tracep->fullSData(oldp+17956,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_comp_ch3__DOT__r_comp),16);
        tracep->fullCData(oldp+17957,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_comp_ch3__DOT__r_comp_op),3);
        tracep->fullBit(oldp+17958,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_comp_ch3__DOT__r_is_2nd_event));
        tracep->fullBit(oldp+17959,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_comp_ch3__DOT__s_match));
        tracep->fullBit(oldp+17960,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim0__DOT__u_comp_ch3__DOT__s_2nd_event));
        tracep->fullCData(oldp+17961,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__i_apb_adv_timer__ch_1_o),4);
        tracep->fullSData(oldp+17962,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_counter__DOT__r_counter),16);
        tracep->fullCData(oldp+17963,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_controller__DOT__r_pending),8);
        tracep->fullBit(oldp+17964,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_controller__DOT__r_active));
        tracep->fullBit(oldp+17965,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__s_presc_evt));
        tracep->fullBit(oldp+17966,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__s_cnt_end));
        tracep->fullBit(oldp+17967,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_counter__DOT__r_sawtooth));
        tracep->fullBit(oldp+17968,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__s_cnt_evt));
        tracep->fullBit(oldp+17969,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_controller__DOT__r_pending));
        tracep->fullBit(oldp+17970,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_in_stage__DOT__s_rise_ls_clk));
        tracep->fullBit(oldp+17971,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_in_stage__DOT__r_event));
        tracep->fullBit(oldp+17972,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_in_stage__DOT__r_oldval));
        tracep->fullCData(oldp+17973,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_in_stage__DOT__r_sel),8);
        tracep->fullCData(oldp+17974,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_in_stage__DOT__r_mode),3);
        tracep->fullBit(oldp+17975,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_in_stage__DOT__r_armed));
        tracep->fullCData(oldp+17976,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_in_stage__DOT__r_ls_clk_sync),3);
        tracep->fullCData(oldp+17977,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_prescaler__DOT__r_presc),8);
        tracep->fullCData(oldp+17978,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_prescaler__DOT__r_counter),8);
        tracep->fullSData(oldp+17979,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_counter__DOT__r_start),16);
        tracep->fullSData(oldp+17980,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_counter__DOT__r_end),16);
        tracep->fullBit(oldp+17981,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_counter__DOT__r_direction));
        tracep->fullBit(oldp+17982,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_counter__DOT__r_event));
        tracep->fullBit(oldp+17983,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_counter__DOT__s_is_update));
        tracep->fullBit(oldp+17984,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_counter__DOT__r_pending_update));
        tracep->fullBit(oldp+17985,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_comp_ch0__DOT__r_value));
        tracep->fullSData(oldp+17986,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_comp_ch0__DOT__r_comp),16);
        tracep->fullCData(oldp+17987,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_comp_ch0__DOT__r_comp_op),3);
        tracep->fullBit(oldp+17988,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_comp_ch0__DOT__r_is_2nd_event));
        tracep->fullBit(oldp+17989,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_comp_ch0__DOT__s_match));
        tracep->fullBit(oldp+17990,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_comp_ch0__DOT__s_2nd_event));
        tracep->fullBit(oldp+17991,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_comp_ch1__DOT__r_value));
        tracep->fullSData(oldp+17992,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_comp_ch1__DOT__r_comp),16);
        tracep->fullCData(oldp+17993,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_comp_ch1__DOT__r_comp_op),3);
        tracep->fullBit(oldp+17994,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_comp_ch1__DOT__r_is_2nd_event));
        tracep->fullBit(oldp+17995,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_comp_ch1__DOT__s_match));
        tracep->fullBit(oldp+17996,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_comp_ch1__DOT__s_2nd_event));
        tracep->fullBit(oldp+17997,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_comp_ch2__DOT__r_value));
        tracep->fullSData(oldp+17998,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_comp_ch2__DOT__r_comp),16);
        tracep->fullCData(oldp+17999,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_comp_ch2__DOT__r_comp_op),3);
        tracep->fullBit(oldp+18000,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_comp_ch2__DOT__r_is_2nd_event));
        tracep->fullBit(oldp+18001,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_comp_ch2__DOT__s_match));
        tracep->fullBit(oldp+18002,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_comp_ch2__DOT__s_2nd_event));
        tracep->fullBit(oldp+18003,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_comp_ch3__DOT__r_value));
        tracep->fullSData(oldp+18004,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_comp_ch3__DOT__r_comp),16);
        tracep->fullCData(oldp+18005,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_comp_ch3__DOT__r_comp_op),3);
        tracep->fullBit(oldp+18006,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_comp_ch3__DOT__r_is_2nd_event));
        tracep->fullBit(oldp+18007,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_comp_ch3__DOT__s_match));
        tracep->fullBit(oldp+18008,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim1__DOT__u_comp_ch3__DOT__s_2nd_event));
        tracep->fullCData(oldp+18009,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__i_apb_adv_timer__ch_2_o),4);
        tracep->fullSData(oldp+18010,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_counter__DOT__r_counter),16);
        tracep->fullCData(oldp+18011,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_controller__DOT__r_pending),8);
        tracep->fullBit(oldp+18012,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_controller__DOT__r_active));
        tracep->fullBit(oldp+18013,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__s_presc_evt));
        tracep->fullBit(oldp+18014,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__s_cnt_end));
        tracep->fullBit(oldp+18015,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_counter__DOT__r_sawtooth));
        tracep->fullBit(oldp+18016,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__s_cnt_evt));
        tracep->fullBit(oldp+18017,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_controller__DOT__r_pending));
        tracep->fullBit(oldp+18018,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_in_stage__DOT__s_rise_ls_clk));
        tracep->fullBit(oldp+18019,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_in_stage__DOT__r_event));
        tracep->fullBit(oldp+18020,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_in_stage__DOT__r_oldval));
        tracep->fullCData(oldp+18021,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_in_stage__DOT__r_sel),8);
        tracep->fullCData(oldp+18022,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_in_stage__DOT__r_mode),3);
        tracep->fullBit(oldp+18023,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_in_stage__DOT__r_armed));
        tracep->fullCData(oldp+18024,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_in_stage__DOT__r_ls_clk_sync),3);
        tracep->fullCData(oldp+18025,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_prescaler__DOT__r_presc),8);
        tracep->fullCData(oldp+18026,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_prescaler__DOT__r_counter),8);
        tracep->fullSData(oldp+18027,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_counter__DOT__r_start),16);
        tracep->fullSData(oldp+18028,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_counter__DOT__r_end),16);
        tracep->fullBit(oldp+18029,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_counter__DOT__r_direction));
        tracep->fullBit(oldp+18030,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_counter__DOT__r_event));
        tracep->fullBit(oldp+18031,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_counter__DOT__s_is_update));
        tracep->fullBit(oldp+18032,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_counter__DOT__r_pending_update));
        tracep->fullBit(oldp+18033,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_comp_ch0__DOT__r_value));
        tracep->fullSData(oldp+18034,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_comp_ch0__DOT__r_comp),16);
        tracep->fullCData(oldp+18035,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_comp_ch0__DOT__r_comp_op),3);
        tracep->fullBit(oldp+18036,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_comp_ch0__DOT__r_is_2nd_event));
        tracep->fullBit(oldp+18037,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_comp_ch0__DOT__s_match));
        tracep->fullBit(oldp+18038,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_comp_ch0__DOT__s_2nd_event));
        tracep->fullBit(oldp+18039,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_comp_ch1__DOT__r_value));
        tracep->fullSData(oldp+18040,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_comp_ch1__DOT__r_comp),16);
        tracep->fullCData(oldp+18041,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_comp_ch1__DOT__r_comp_op),3);
        tracep->fullBit(oldp+18042,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_comp_ch1__DOT__r_is_2nd_event));
        tracep->fullBit(oldp+18043,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_comp_ch1__DOT__s_match));
        tracep->fullBit(oldp+18044,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_comp_ch1__DOT__s_2nd_event));
        tracep->fullBit(oldp+18045,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_comp_ch2__DOT__r_value));
        tracep->fullSData(oldp+18046,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_comp_ch2__DOT__r_comp),16);
        tracep->fullCData(oldp+18047,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_comp_ch2__DOT__r_comp_op),3);
        tracep->fullBit(oldp+18048,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_comp_ch2__DOT__r_is_2nd_event));
        tracep->fullBit(oldp+18049,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_comp_ch2__DOT__s_match));
        tracep->fullBit(oldp+18050,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_comp_ch2__DOT__s_2nd_event));
        tracep->fullBit(oldp+18051,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_comp_ch3__DOT__r_value));
        tracep->fullSData(oldp+18052,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_comp_ch3__DOT__r_comp),16);
        tracep->fullCData(oldp+18053,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_comp_ch3__DOT__r_comp_op),3);
        tracep->fullBit(oldp+18054,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_comp_ch3__DOT__r_is_2nd_event));
        tracep->fullBit(oldp+18055,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_comp_ch3__DOT__s_match));
        tracep->fullBit(oldp+18056,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim2__DOT__u_comp_ch3__DOT__s_2nd_event));
        tracep->fullCData(oldp+18057,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__i_apb_adv_timer__ch_3_o),4);
        tracep->fullSData(oldp+18058,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_counter__DOT__r_counter),16);
        tracep->fullCData(oldp+18059,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_controller__DOT__r_pending),8);
        tracep->fullBit(oldp+18060,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_controller__DOT__r_active));
        tracep->fullBit(oldp+18061,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__s_presc_evt));
        tracep->fullBit(oldp+18062,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__s_cnt_end));
        tracep->fullBit(oldp+18063,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_counter__DOT__r_sawtooth));
        tracep->fullBit(oldp+18064,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__s_cnt_evt));
        tracep->fullBit(oldp+18065,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_controller__DOT__r_pending));
        tracep->fullBit(oldp+18066,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_in_stage__DOT__s_rise_ls_clk));
        tracep->fullBit(oldp+18067,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_in_stage__DOT__r_event));
        tracep->fullBit(oldp+18068,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_in_stage__DOT__r_oldval));
        tracep->fullCData(oldp+18069,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_in_stage__DOT__r_sel),8);
        tracep->fullCData(oldp+18070,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_in_stage__DOT__r_mode),3);
        tracep->fullBit(oldp+18071,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_in_stage__DOT__r_armed));
        tracep->fullCData(oldp+18072,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_in_stage__DOT__r_ls_clk_sync),3);
        tracep->fullCData(oldp+18073,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_prescaler__DOT__r_presc),8);
        tracep->fullCData(oldp+18074,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_prescaler__DOT__r_counter),8);
        tracep->fullSData(oldp+18075,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_counter__DOT__r_start),16);
        tracep->fullSData(oldp+18076,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_counter__DOT__r_end),16);
        tracep->fullBit(oldp+18077,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_counter__DOT__r_direction));
        tracep->fullBit(oldp+18078,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_counter__DOT__r_event));
        tracep->fullBit(oldp+18079,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_counter__DOT__s_is_update));
        tracep->fullBit(oldp+18080,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_counter__DOT__r_pending_update));
        tracep->fullBit(oldp+18081,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_comp_ch0__DOT__r_value));
        tracep->fullSData(oldp+18082,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_comp_ch0__DOT__r_comp),16);
        tracep->fullCData(oldp+18083,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_comp_ch0__DOT__r_comp_op),3);
        tracep->fullBit(oldp+18084,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_comp_ch0__DOT__r_is_2nd_event));
        tracep->fullBit(oldp+18085,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_comp_ch0__DOT__s_match));
        tracep->fullBit(oldp+18086,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_comp_ch0__DOT__s_2nd_event));
        tracep->fullBit(oldp+18087,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_comp_ch1__DOT__r_value));
        tracep->fullSData(oldp+18088,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_comp_ch1__DOT__r_comp),16);
        tracep->fullCData(oldp+18089,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_comp_ch1__DOT__r_comp_op),3);
        tracep->fullBit(oldp+18090,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_comp_ch1__DOT__r_is_2nd_event));
        tracep->fullBit(oldp+18091,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_comp_ch1__DOT__s_match));
        tracep->fullBit(oldp+18092,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_comp_ch1__DOT__s_2nd_event));
        tracep->fullBit(oldp+18093,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_comp_ch2__DOT__r_value));
        tracep->fullSData(oldp+18094,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_comp_ch2__DOT__r_comp),16);
        tracep->fullCData(oldp+18095,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_comp_ch2__DOT__r_comp_op),3);
        tracep->fullBit(oldp+18096,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_comp_ch2__DOT__r_is_2nd_event));
        tracep->fullBit(oldp+18097,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_comp_ch2__DOT__s_match));
        tracep->fullBit(oldp+18098,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_comp_ch2__DOT__s_2nd_event));
        tracep->fullBit(oldp+18099,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_comp_ch3__DOT__r_value));
        tracep->fullSData(oldp+18100,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_comp_ch3__DOT__r_comp),16);
        tracep->fullCData(oldp+18101,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_comp_ch3__DOT__r_comp_op),3);
        tracep->fullBit(oldp+18102,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_comp_ch3__DOT__r_is_2nd_event));
        tracep->fullBit(oldp+18103,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_comp_ch3__DOT__s_match));
        tracep->fullBit(oldp+18104,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_tim3__DOT__u_comp_ch3__DOT__s_2nd_event));
        tracep->fullIData(oldp+18105,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__i_udma__L2_ro_addr_o),32);
        tracep->fullBit(oldp+18106,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_fifo__DOT__elements))));
        tracep->fullIData(oldp+18107,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__i_udma__L2_wo_addr_o),32);
        tracep->fullIData(oldp+18108,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__i_udma__L2_wo_wdata_o),32);
        tracep->fullCData(oldp+18109,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_l2_be),4);
        tracep->fullSData(oldp+18110,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_events),9);
        tracep->fullSData(oldp+18111,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_pending),9);
        __Vtemp10074[0U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[0U];
        __Vtemp10074[1U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[1U];
        __Vtemp10074[2U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[2U];
        __Vtemp10074[3U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[3U];
        __Vtemp10074[4U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[4U];
        __Vtemp10074[5U] = (0x7ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[5U]);
        tracep->fullWData(oldp+18112,(__Vtemp10074),171);
        tracep->fullWData(oldp+18118,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o),180);
        tracep->fullCData(oldp+18124,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_events),8);
        tracep->fullCData(oldp+18125,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_pending),8);
        tracep->fullWData(oldp+18126,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr),152);
        tracep->fullWData(oldp+18131,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o),160);
        tracep->fullIData(oldp+18136,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__r_rd_ptr),19);
        tracep->fullBit(oldp+18137,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_tx_ch_valid));
        tracep->fullIData(oldp+18138,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__ext_data_o[2U]),32);
        tracep->fullBit(oldp+18139,((4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__i_fifo__DOT__i_fifo__DOT__elements))));
        tracep->fullCData(oldp+18140,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_tx_ext_valid),3);
        tracep->fullWData(oldp+18141,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__ext_data_o),96);
        tracep->fullSData(oldp+18144,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_grant),12);
        tracep->fullCData(oldp+18145,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_grant_log),4);
        tracep->fullCData(oldp+18146,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_resp),4);
        tracep->fullCData(oldp+18147,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_resp_dly),4);
        tracep->fullBit(oldp+18148,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_valid));
        tracep->fullBit(oldp+18149,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_anygrant));
        tracep->fullIData(oldp+18150,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_addr),19);
        tracep->fullWData(oldp+18151,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr),228);
        tracep->fullIData(oldp+18159,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_in_addr),19);
        tracep->fullCData(oldp+18160,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_size),2);
        tracep->fullIData(oldp+18161,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_data),32);
        tracep->fullCData(oldp+18162,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_addr),2);
        tracep->fullCData(oldp+18163,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_in_size),2);
        tracep->fullCData(oldp+18164,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_in_dest),2);
        tracep->fullIData(oldp+18165,((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_in_dest) 
                                        << 0x19U) | 
                                       (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_grant_log) 
                                         << 0x15U) 
                                        | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_in_size) 
                                            << 0x13U) 
                                           | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_addr)))),27);
        tracep->fullIData(oldp+18166,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_fifoout),27);
        tracep->fullCData(oldp+18167,((3U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_fifoout)),2);
        tracep->fullIData(oldp+18168,((0x7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_fifoout)),19);
        tracep->fullCData(oldp+18169,((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_fifoout 
                                             >> 0x19U))),2);
        tracep->fullCData(oldp+18170,((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_fifoout 
                                             >> 0x13U))),2);
        tracep->fullCData(oldp+18171,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_fifoout 
                                               >> 0x15U))),4);
        tracep->fullIData(oldp+18172,((0x1ffffU & ((IData)(1U) 
                                                   + 
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_fifoout 
                                                    >> 2U)))),17);
        tracep->fullBit(oldp+18173,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_fifo__DOT__elements))));
        tracep->fullBit(oldp+18174,((4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_fifo__DOT__elements))));
        tracep->fullBit(oldp+18175,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_is_na));
        tracep->fullBit(oldp+18176,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_is_na));
        tracep->fullBit(oldp+18177,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_detect_na));
        tracep->fullBit(oldp+18178,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_tx_state));
        tracep->fullIData(oldp+18179,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__ff_data__DOT__unnamedblk8__DOT__i),32);
        tracep->fullSData(oldp+18180,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__r_priority),12);
        tracep->fullCData(oldp+18181,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_fifo__DOT__elements),3);
        tracep->fullCData(oldp+18182,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_fifo__DOT__pointer_in),2);
        tracep->fullCData(oldp+18183,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_fifo__DOT__pointer_out),2);
        tracep->fullIData(oldp+18184,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_fifo__DOT__buffer[0]),27);
        tracep->fullIData(oldp+18185,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_fifo__DOT__buffer[1]),27);
        tracep->fullIData(oldp+18186,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_fifo__DOT__buffer[2]),27);
        tracep->fullIData(oldp+18187,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_fifo__DOT__buffer[3]),27);
        tracep->fullBit(oldp+18188,((4U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_fifo__DOT__elements))));
        tracep->fullIData(oldp+18189,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_fifo__DOT__loop1),32);
        tracep->fullIData(oldp+18190,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__0__KET____DOT__u_tx_ch_ctrl__DOT__r_addresses),19);
        tracep->fullIData(oldp+18191,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__0__KET____DOT__u_tx_ch_ctrl__DOT__r_counters),20);
        tracep->fullBit(oldp+18192,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__0__KET____DOT__u_tx_ch_ctrl__DOT__r_pending_en));
        tracep->fullCData(oldp+18193,(((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_in_size))
                                        ? 0U : ((1U 
                                                 == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_in_size))
                                                 ? 
                                                (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__0__KET____DOT__u_tx_ch_ctrl__DOT__s_compare) 
                                                  & (1U 
                                                     == 
                                                     (3U 
                                                      & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__0__KET____DOT__u_tx_ch_ctrl__DOT__r_counters)))
                                                  ? 0U
                                                  : 1U)
                                                 : 
                                                ((2U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_in_size))
                                                  ? 
                                                 (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__0__KET____DOT__u_tx_ch_ctrl__DOT__s_compare) 
                                                   & (1U 
                                                      == 
                                                      (3U 
                                                       & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__0__KET____DOT__u_tx_ch_ctrl__DOT__r_counters)))
                                                   ? 0U
                                                   : 
                                                  (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__0__KET____DOT__u_tx_ch_ctrl__DOT__s_compare) 
                                                    & (2U 
                                                       == 
                                                       (3U 
                                                        & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__0__KET____DOT__u_tx_ch_ctrl__DOT__r_counters)))
                                                    ? 1U
                                                    : 
                                                   (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__0__KET____DOT__u_tx_ch_ctrl__DOT__s_compare) 
                                                     & (3U 
                                                        == 
                                                        (3U 
                                                         & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__0__KET____DOT__u_tx_ch_ctrl__DOT__r_counters)))
                                                     ? 2U
                                                     : 3U)))
                                                  : 0U)))),2);
        tracep->fullBit(oldp+18194,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_grant))));
        tracep->fullBit(oldp+18195,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__0__KET____DOT__u_tx_ch_ctrl__DOT__r_en));
        tracep->fullBit(oldp+18196,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__0__KET____DOT__u_tx_ch_ctrl__DOT__r_event));
        tracep->fullBit(oldp+18197,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__0__KET____DOT__u_tx_ch_ctrl__DOT__r_sot));
        tracep->fullCData(oldp+18198,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__0__KET____DOT__u_tx_ch_ctrl__DOT__r_stream),2);
        tracep->fullBit(oldp+18199,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__0__KET____DOT__u_tx_ch_ctrl__DOT__r_stream_id));
        tracep->fullBit(oldp+18200,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__0__KET____DOT__u_tx_ch_ctrl__DOT__r_ch_en));
        tracep->fullBit(oldp+18201,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__0__KET____DOT__u_tx_ch_ctrl__DOT__s_compare));
        tracep->fullIData(oldp+18202,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__0__KET____DOT__u_tx_ch_ctrl__DOT__s_datasize_toadd),20);
        tracep->fullIData(oldp+18203,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__1__KET____DOT__u_tx_ch_ctrl__DOT__r_addresses),19);
        tracep->fullIData(oldp+18204,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__1__KET____DOT__u_tx_ch_ctrl__DOT__r_counters),20);
        tracep->fullBit(oldp+18205,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__1__KET____DOT__u_tx_ch_ctrl__DOT__r_pending_en));
        tracep->fullCData(oldp+18206,(((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_in_size))
                                        ? 0U : ((1U 
                                                 == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_in_size))
                                                 ? 
                                                (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__1__KET____DOT__u_tx_ch_ctrl__DOT__s_compare) 
                                                  & (1U 
                                                     == 
                                                     (3U 
                                                      & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__1__KET____DOT__u_tx_ch_ctrl__DOT__r_counters)))
                                                  ? 0U
                                                  : 1U)
                                                 : 
                                                ((2U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_in_size))
                                                  ? 
                                                 (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__1__KET____DOT__u_tx_ch_ctrl__DOT__s_compare) 
                                                   & (1U 
                                                      == 
                                                      (3U 
                                                       & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__1__KET____DOT__u_tx_ch_ctrl__DOT__r_counters)))
                                                   ? 0U
                                                   : 
                                                  (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__1__KET____DOT__u_tx_ch_ctrl__DOT__s_compare) 
                                                    & (2U 
                                                       == 
                                                       (3U 
                                                        & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__1__KET____DOT__u_tx_ch_ctrl__DOT__r_counters)))
                                                    ? 1U
                                                    : 
                                                   (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__1__KET____DOT__u_tx_ch_ctrl__DOT__s_compare) 
                                                     & (3U 
                                                        == 
                                                        (3U 
                                                         & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__1__KET____DOT__u_tx_ch_ctrl__DOT__r_counters)))
                                                     ? 2U
                                                     : 3U)))
                                                  : 0U)))),2);
        tracep->fullBit(oldp+18207,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_grant) 
                                           >> 1U))));
        tracep->fullBit(oldp+18208,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__1__KET____DOT__u_tx_ch_ctrl__DOT__r_en));
        tracep->fullBit(oldp+18209,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__1__KET____DOT__u_tx_ch_ctrl__DOT__r_event));
        tracep->fullBit(oldp+18210,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__1__KET____DOT__u_tx_ch_ctrl__DOT__r_sot));
        tracep->fullCData(oldp+18211,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__1__KET____DOT__u_tx_ch_ctrl__DOT__r_stream),2);
        tracep->fullBit(oldp+18212,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__1__KET____DOT__u_tx_ch_ctrl__DOT__r_stream_id));
        tracep->fullBit(oldp+18213,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__1__KET____DOT__u_tx_ch_ctrl__DOT__r_ch_en));
        tracep->fullBit(oldp+18214,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__1__KET____DOT__u_tx_ch_ctrl__DOT__s_compare));
        tracep->fullIData(oldp+18215,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__1__KET____DOT__u_tx_ch_ctrl__DOT__s_datasize_toadd),20);
        tracep->fullIData(oldp+18216,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__2__KET____DOT__u_tx_ch_ctrl__DOT__r_addresses),19);
        tracep->fullIData(oldp+18217,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__2__KET____DOT__u_tx_ch_ctrl__DOT__r_counters),20);
        tracep->fullBit(oldp+18218,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__2__KET____DOT__u_tx_ch_ctrl__DOT__r_pending_en));
        tracep->fullCData(oldp+18219,(((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_in_size))
                                        ? 0U : ((1U 
                                                 == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_in_size))
                                                 ? 
                                                (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__2__KET____DOT__u_tx_ch_ctrl__DOT__s_compare) 
                                                  & (1U 
                                                     == 
                                                     (3U 
                                                      & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__2__KET____DOT__u_tx_ch_ctrl__DOT__r_counters)))
                                                  ? 0U
                                                  : 1U)
                                                 : 
                                                ((2U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_in_size))
                                                  ? 
                                                 (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__2__KET____DOT__u_tx_ch_ctrl__DOT__s_compare) 
                                                   & (1U 
                                                      == 
                                                      (3U 
                                                       & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__2__KET____DOT__u_tx_ch_ctrl__DOT__r_counters)))
                                                   ? 0U
                                                   : 
                                                  (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__2__KET____DOT__u_tx_ch_ctrl__DOT__s_compare) 
                                                    & (2U 
                                                       == 
                                                       (3U 
                                                        & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__2__KET____DOT__u_tx_ch_ctrl__DOT__r_counters)))
                                                    ? 1U
                                                    : 
                                                   (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__2__KET____DOT__u_tx_ch_ctrl__DOT__s_compare) 
                                                     & (3U 
                                                        == 
                                                        (3U 
                                                         & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__2__KET____DOT__u_tx_ch_ctrl__DOT__r_counters)))
                                                     ? 2U
                                                     : 3U)))
                                                  : 0U)))),2);
        tracep->fullBit(oldp+18220,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_grant) 
                                           >> 2U))));
        tracep->fullBit(oldp+18221,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__2__KET____DOT__u_tx_ch_ctrl__DOT__r_en));
        tracep->fullBit(oldp+18222,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__2__KET____DOT__u_tx_ch_ctrl__DOT__r_event));
        tracep->fullBit(oldp+18223,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__2__KET____DOT__u_tx_ch_ctrl__DOT__r_sot));
        tracep->fullCData(oldp+18224,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__2__KET____DOT__u_tx_ch_ctrl__DOT__r_stream),2);
        tracep->fullBit(oldp+18225,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__2__KET____DOT__u_tx_ch_ctrl__DOT__r_stream_id));
        tracep->fullBit(oldp+18226,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__2__KET____DOT__u_tx_ch_ctrl__DOT__r_ch_en));
        tracep->fullBit(oldp+18227,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__2__KET____DOT__u_tx_ch_ctrl__DOT__s_compare));
        tracep->fullIData(oldp+18228,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__2__KET____DOT__u_tx_ch_ctrl__DOT__s_datasize_toadd),20);
        tracep->fullIData(oldp+18229,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__3__KET____DOT__u_tx_ch_ctrl__DOT__r_addresses),19);
        tracep->fullIData(oldp+18230,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__3__KET____DOT__u_tx_ch_ctrl__DOT__r_counters),20);
        tracep->fullBit(oldp+18231,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__3__KET____DOT__u_tx_ch_ctrl__DOT__r_pending_en));
        tracep->fullCData(oldp+18232,(((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_in_size))
                                        ? 0U : ((1U 
                                                 == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_in_size))
                                                 ? 
                                                (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__3__KET____DOT__u_tx_ch_ctrl__DOT__s_compare) 
                                                  & (1U 
                                                     == 
                                                     (3U 
                                                      & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__3__KET____DOT__u_tx_ch_ctrl__DOT__r_counters)))
                                                  ? 0U
                                                  : 1U)
                                                 : 
                                                ((2U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_in_size))
                                                  ? 
                                                 (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__3__KET____DOT__u_tx_ch_ctrl__DOT__s_compare) 
                                                   & (1U 
                                                      == 
                                                      (3U 
                                                       & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__3__KET____DOT__u_tx_ch_ctrl__DOT__r_counters)))
                                                   ? 0U
                                                   : 
                                                  (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__3__KET____DOT__u_tx_ch_ctrl__DOT__s_compare) 
                                                    & (2U 
                                                       == 
                                                       (3U 
                                                        & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__3__KET____DOT__u_tx_ch_ctrl__DOT__r_counters)))
                                                    ? 1U
                                                    : 
                                                   (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__3__KET____DOT__u_tx_ch_ctrl__DOT__s_compare) 
                                                     & (3U 
                                                        == 
                                                        (3U 
                                                         & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__3__KET____DOT__u_tx_ch_ctrl__DOT__r_counters)))
                                                     ? 2U
                                                     : 3U)))
                                                  : 0U)))),2);
        tracep->fullBit(oldp+18233,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_grant) 
                                           >> 3U))));
        tracep->fullBit(oldp+18234,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__3__KET____DOT__u_tx_ch_ctrl__DOT__r_en));
        tracep->fullBit(oldp+18235,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__3__KET____DOT__u_tx_ch_ctrl__DOT__r_event));
        tracep->fullBit(oldp+18236,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__3__KET____DOT__u_tx_ch_ctrl__DOT__r_sot));
        tracep->fullCData(oldp+18237,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__3__KET____DOT__u_tx_ch_ctrl__DOT__r_stream),2);
        tracep->fullBit(oldp+18238,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__3__KET____DOT__u_tx_ch_ctrl__DOT__r_stream_id));
        tracep->fullBit(oldp+18239,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__3__KET____DOT__u_tx_ch_ctrl__DOT__r_ch_en));
        tracep->fullBit(oldp+18240,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__3__KET____DOT__u_tx_ch_ctrl__DOT__s_compare));
        tracep->fullIData(oldp+18241,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__3__KET____DOT__u_tx_ch_ctrl__DOT__s_datasize_toadd),20);
        tracep->fullIData(oldp+18242,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__4__KET____DOT__u_tx_ch_ctrl__DOT__r_addresses),19);
        tracep->fullIData(oldp+18243,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__4__KET____DOT__u_tx_ch_ctrl__DOT__r_counters),20);
        tracep->fullBit(oldp+18244,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__4__KET____DOT__u_tx_ch_ctrl__DOT__r_pending_en));
        tracep->fullCData(oldp+18245,(((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_in_size))
                                        ? 0U : ((1U 
                                                 == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_in_size))
                                                 ? 
                                                (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__4__KET____DOT__u_tx_ch_ctrl__DOT__s_compare) 
                                                  & (1U 
                                                     == 
                                                     (3U 
                                                      & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__4__KET____DOT__u_tx_ch_ctrl__DOT__r_counters)))
                                                  ? 0U
                                                  : 1U)
                                                 : 
                                                ((2U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_in_size))
                                                  ? 
                                                 (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__4__KET____DOT__u_tx_ch_ctrl__DOT__s_compare) 
                                                   & (1U 
                                                      == 
                                                      (3U 
                                                       & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__4__KET____DOT__u_tx_ch_ctrl__DOT__r_counters)))
                                                   ? 0U
                                                   : 
                                                  (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__4__KET____DOT__u_tx_ch_ctrl__DOT__s_compare) 
                                                    & (2U 
                                                       == 
                                                       (3U 
                                                        & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__4__KET____DOT__u_tx_ch_ctrl__DOT__r_counters)))
                                                    ? 1U
                                                    : 
                                                   (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__4__KET____DOT__u_tx_ch_ctrl__DOT__s_compare) 
                                                     & (3U 
                                                        == 
                                                        (3U 
                                                         & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__4__KET____DOT__u_tx_ch_ctrl__DOT__r_counters)))
                                                     ? 2U
                                                     : 3U)))
                                                  : 0U)))),2);
        tracep->fullBit(oldp+18246,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_grant) 
                                           >> 4U))));
        tracep->fullBit(oldp+18247,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__4__KET____DOT__u_tx_ch_ctrl__DOT__r_en));
        tracep->fullBit(oldp+18248,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__4__KET____DOT__u_tx_ch_ctrl__DOT__r_event));
        tracep->fullBit(oldp+18249,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__4__KET____DOT__u_tx_ch_ctrl__DOT__r_sot));
        tracep->fullCData(oldp+18250,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__4__KET____DOT__u_tx_ch_ctrl__DOT__r_stream),2);
        tracep->fullBit(oldp+18251,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__4__KET____DOT__u_tx_ch_ctrl__DOT__r_stream_id));
        tracep->fullBit(oldp+18252,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__4__KET____DOT__u_tx_ch_ctrl__DOT__r_ch_en));
        tracep->fullBit(oldp+18253,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__4__KET____DOT__u_tx_ch_ctrl__DOT__s_compare));
        tracep->fullIData(oldp+18254,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__4__KET____DOT__u_tx_ch_ctrl__DOT__s_datasize_toadd),20);
        tracep->fullIData(oldp+18255,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__5__KET____DOT__u_tx_ch_ctrl__DOT__r_addresses),19);
        tracep->fullIData(oldp+18256,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__5__KET____DOT__u_tx_ch_ctrl__DOT__r_counters),20);
        tracep->fullBit(oldp+18257,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__5__KET____DOT__u_tx_ch_ctrl__DOT__r_pending_en));
        tracep->fullCData(oldp+18258,(((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_in_size))
                                        ? 0U : ((1U 
                                                 == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_in_size))
                                                 ? 
                                                (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__5__KET____DOT__u_tx_ch_ctrl__DOT__s_compare) 
                                                  & (1U 
                                                     == 
                                                     (3U 
                                                      & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__5__KET____DOT__u_tx_ch_ctrl__DOT__r_counters)))
                                                  ? 0U
                                                  : 1U)
                                                 : 
                                                ((2U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_in_size))
                                                  ? 
                                                 (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__5__KET____DOT__u_tx_ch_ctrl__DOT__s_compare) 
                                                   & (1U 
                                                      == 
                                                      (3U 
                                                       & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__5__KET____DOT__u_tx_ch_ctrl__DOT__r_counters)))
                                                   ? 0U
                                                   : 
                                                  (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__5__KET____DOT__u_tx_ch_ctrl__DOT__s_compare) 
                                                    & (2U 
                                                       == 
                                                       (3U 
                                                        & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__5__KET____DOT__u_tx_ch_ctrl__DOT__r_counters)))
                                                    ? 1U
                                                    : 
                                                   (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__5__KET____DOT__u_tx_ch_ctrl__DOT__s_compare) 
                                                     & (3U 
                                                        == 
                                                        (3U 
                                                         & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__5__KET____DOT__u_tx_ch_ctrl__DOT__r_counters)))
                                                     ? 2U
                                                     : 3U)))
                                                  : 0U)))),2);
        tracep->fullBit(oldp+18259,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_grant) 
                                           >> 5U))));
        tracep->fullBit(oldp+18260,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__5__KET____DOT__u_tx_ch_ctrl__DOT__r_en));
        tracep->fullBit(oldp+18261,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__5__KET____DOT__u_tx_ch_ctrl__DOT__r_event));
        tracep->fullBit(oldp+18262,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__5__KET____DOT__u_tx_ch_ctrl__DOT__r_sot));
        tracep->fullCData(oldp+18263,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__5__KET____DOT__u_tx_ch_ctrl__DOT__r_stream),2);
        tracep->fullBit(oldp+18264,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__5__KET____DOT__u_tx_ch_ctrl__DOT__r_stream_id));
        tracep->fullBit(oldp+18265,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__5__KET____DOT__u_tx_ch_ctrl__DOT__r_ch_en));
        tracep->fullBit(oldp+18266,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__5__KET____DOT__u_tx_ch_ctrl__DOT__s_compare));
        tracep->fullIData(oldp+18267,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__5__KET____DOT__u_tx_ch_ctrl__DOT__s_datasize_toadd),20);
        tracep->fullIData(oldp+18268,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__6__KET____DOT__u_tx_ch_ctrl__DOT__r_addresses),19);
        tracep->fullIData(oldp+18269,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__6__KET____DOT__u_tx_ch_ctrl__DOT__r_counters),20);
        tracep->fullBit(oldp+18270,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__6__KET____DOT__u_tx_ch_ctrl__DOT__r_pending_en));
        tracep->fullCData(oldp+18271,(((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_in_size))
                                        ? 0U : ((1U 
                                                 == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_in_size))
                                                 ? 
                                                (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__6__KET____DOT__u_tx_ch_ctrl__DOT__s_compare) 
                                                  & (1U 
                                                     == 
                                                     (3U 
                                                      & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__6__KET____DOT__u_tx_ch_ctrl__DOT__r_counters)))
                                                  ? 0U
                                                  : 1U)
                                                 : 
                                                ((2U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_in_size))
                                                  ? 
                                                 (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__6__KET____DOT__u_tx_ch_ctrl__DOT__s_compare) 
                                                   & (1U 
                                                      == 
                                                      (3U 
                                                       & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__6__KET____DOT__u_tx_ch_ctrl__DOT__r_counters)))
                                                   ? 0U
                                                   : 
                                                  (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__6__KET____DOT__u_tx_ch_ctrl__DOT__s_compare) 
                                                    & (2U 
                                                       == 
                                                       (3U 
                                                        & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__6__KET____DOT__u_tx_ch_ctrl__DOT__r_counters)))
                                                    ? 1U
                                                    : 
                                                   (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__6__KET____DOT__u_tx_ch_ctrl__DOT__s_compare) 
                                                     & (3U 
                                                        == 
                                                        (3U 
                                                         & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__6__KET____DOT__u_tx_ch_ctrl__DOT__r_counters)))
                                                     ? 2U
                                                     : 3U)))
                                                  : 0U)))),2);
        tracep->fullBit(oldp+18272,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_grant) 
                                           >> 6U))));
        tracep->fullBit(oldp+18273,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__6__KET____DOT__u_tx_ch_ctrl__DOT__r_en));
        tracep->fullBit(oldp+18274,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__6__KET____DOT__u_tx_ch_ctrl__DOT__r_event));
        tracep->fullBit(oldp+18275,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__6__KET____DOT__u_tx_ch_ctrl__DOT__r_sot));
        tracep->fullCData(oldp+18276,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__6__KET____DOT__u_tx_ch_ctrl__DOT__r_stream),2);
        tracep->fullBit(oldp+18277,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__6__KET____DOT__u_tx_ch_ctrl__DOT__r_stream_id));
        tracep->fullBit(oldp+18278,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__6__KET____DOT__u_tx_ch_ctrl__DOT__r_ch_en));
        tracep->fullBit(oldp+18279,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__6__KET____DOT__u_tx_ch_ctrl__DOT__s_compare));
        tracep->fullIData(oldp+18280,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__6__KET____DOT__u_tx_ch_ctrl__DOT__s_datasize_toadd),20);
        tracep->fullIData(oldp+18281,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__7__KET____DOT__u_tx_ch_ctrl__DOT__r_addresses),19);
        tracep->fullIData(oldp+18282,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__7__KET____DOT__u_tx_ch_ctrl__DOT__r_counters),20);
        tracep->fullBit(oldp+18283,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__7__KET____DOT__u_tx_ch_ctrl__DOT__r_pending_en));
        tracep->fullCData(oldp+18284,(((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_in_size))
                                        ? 0U : ((1U 
                                                 == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_in_size))
                                                 ? 
                                                (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__7__KET____DOT__u_tx_ch_ctrl__DOT__s_compare) 
                                                  & (1U 
                                                     == 
                                                     (3U 
                                                      & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__7__KET____DOT__u_tx_ch_ctrl__DOT__r_counters)))
                                                  ? 0U
                                                  : 1U)
                                                 : 
                                                ((2U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_in_size))
                                                  ? 
                                                 (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__7__KET____DOT__u_tx_ch_ctrl__DOT__s_compare) 
                                                   & (1U 
                                                      == 
                                                      (3U 
                                                       & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__7__KET____DOT__u_tx_ch_ctrl__DOT__r_counters)))
                                                   ? 0U
                                                   : 
                                                  (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__7__KET____DOT__u_tx_ch_ctrl__DOT__s_compare) 
                                                    & (2U 
                                                       == 
                                                       (3U 
                                                        & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__7__KET____DOT__u_tx_ch_ctrl__DOT__r_counters)))
                                                    ? 1U
                                                    : 
                                                   (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__7__KET____DOT__u_tx_ch_ctrl__DOT__s_compare) 
                                                     & (3U 
                                                        == 
                                                        (3U 
                                                         & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__7__KET____DOT__u_tx_ch_ctrl__DOT__r_counters)))
                                                     ? 2U
                                                     : 3U)))
                                                  : 0U)))),2);
        tracep->fullBit(oldp+18285,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_grant) 
                                           >> 7U))));
        tracep->fullBit(oldp+18286,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__7__KET____DOT__u_tx_ch_ctrl__DOT__r_en));
        tracep->fullBit(oldp+18287,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__7__KET____DOT__u_tx_ch_ctrl__DOT__r_event));
        tracep->fullBit(oldp+18288,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__7__KET____DOT__u_tx_ch_ctrl__DOT__r_sot));
        tracep->fullCData(oldp+18289,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__7__KET____DOT__u_tx_ch_ctrl__DOT__r_stream),2);
        tracep->fullBit(oldp+18290,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__7__KET____DOT__u_tx_ch_ctrl__DOT__r_stream_id));
        tracep->fullBit(oldp+18291,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__7__KET____DOT__u_tx_ch_ctrl__DOT__r_ch_en));
        tracep->fullBit(oldp+18292,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__7__KET____DOT__u_tx_ch_ctrl__DOT__s_compare));
        tracep->fullIData(oldp+18293,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__7__KET____DOT__u_tx_ch_ctrl__DOT__s_datasize_toadd),20);
        tracep->fullIData(oldp+18294,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__8__KET____DOT__u_tx_ch_ctrl__DOT__r_addresses),19);
        tracep->fullIData(oldp+18295,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__8__KET____DOT__u_tx_ch_ctrl__DOT__r_counters),20);
        tracep->fullBit(oldp+18296,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__8__KET____DOT__u_tx_ch_ctrl__DOT__r_pending_en));
        tracep->fullCData(oldp+18297,(((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_in_size))
                                        ? 0U : ((1U 
                                                 == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_in_size))
                                                 ? 
                                                (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__8__KET____DOT__u_tx_ch_ctrl__DOT__s_compare) 
                                                  & (1U 
                                                     == 
                                                     (3U 
                                                      & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__8__KET____DOT__u_tx_ch_ctrl__DOT__r_counters)))
                                                  ? 0U
                                                  : 1U)
                                                 : 
                                                ((2U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_in_size))
                                                  ? 
                                                 (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__8__KET____DOT__u_tx_ch_ctrl__DOT__s_compare) 
                                                   & (1U 
                                                      == 
                                                      (3U 
                                                       & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__8__KET____DOT__u_tx_ch_ctrl__DOT__r_counters)))
                                                   ? 0U
                                                   : 
                                                  (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__8__KET____DOT__u_tx_ch_ctrl__DOT__s_compare) 
                                                    & (2U 
                                                       == 
                                                       (3U 
                                                        & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__8__KET____DOT__u_tx_ch_ctrl__DOT__r_counters)))
                                                    ? 1U
                                                    : 
                                                   (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__8__KET____DOT__u_tx_ch_ctrl__DOT__s_compare) 
                                                     & (3U 
                                                        == 
                                                        (3U 
                                                         & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__8__KET____DOT__u_tx_ch_ctrl__DOT__r_counters)))
                                                     ? 2U
                                                     : 3U)))
                                                  : 0U)))),2);
        tracep->fullBit(oldp+18298,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__r_grant) 
                                           >> 8U))));
        tracep->fullBit(oldp+18299,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__8__KET____DOT__u_tx_ch_ctrl__DOT__r_en));
        tracep->fullBit(oldp+18300,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__8__KET____DOT__u_tx_ch_ctrl__DOT__r_event));
        tracep->fullBit(oldp+18301,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__8__KET____DOT__u_tx_ch_ctrl__DOT__r_sot));
        tracep->fullCData(oldp+18302,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__8__KET____DOT__u_tx_ch_ctrl__DOT__r_stream),2);
        tracep->fullBit(oldp+18303,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__8__KET____DOT__u_tx_ch_ctrl__DOT__r_stream_id));
        tracep->fullBit(oldp+18304,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__8__KET____DOT__u_tx_ch_ctrl__DOT__r_ch_en));
        tracep->fullBit(oldp+18305,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__8__KET____DOT__u_tx_ch_ctrl__DOT__s_compare));
        tracep->fullIData(oldp+18306,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__genblk1__BRA__8__KET____DOT__u_tx_ch_ctrl__DOT__s_datasize_toadd),20);
        tracep->fullSData(oldp+18307,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_bytes),16);
        tracep->fullCData(oldp+18308,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_stream_id_cfg),8);
        tracep->fullSData(oldp+18309,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_grant),9);
        tracep->fullCData(oldp+18310,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_grant_log),4);
        tracep->fullBit(oldp+18311,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_anygrant));
        tracep->fullIData(oldp+18312,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_data),32);
        tracep->fullCData(oldp+18313,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_dest),2);
        tracep->fullIData(oldp+18314,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_addr),19);
        tracep->fullCData(oldp+18315,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_bytes),2);
        tracep->fullCData(oldp+18316,(((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_size))
                                        ? 0U : ((1U 
                                                 == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_size))
                                                 ? 1U
                                                 : 
                                                ((2U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_size))
                                                  ? 3U
                                                  : 0U)))),2);
        tracep->fullIData(oldp+18317,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_ext_addr),19);
        tracep->fullCData(oldp+18318,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_ext_stream),2);
        tracep->fullBit(oldp+18319,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_ext_stream_id));
        tracep->fullBit(oldp+18320,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_ext_sot));
        tracep->fullBit(oldp+18321,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_ext_eot));
        tracep->fullCData(oldp+18322,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_size),2);
        tracep->fullCData(oldp+18323,((3U & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_fifoout 
                                                     >> 0x33U)))),2);
        tracep->fullIData(oldp+18324,((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_fifoout)),32);
        tracep->fullCData(oldp+18325,((3U & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_fifoout 
                                                     >> 0x35U)))),2);
        tracep->fullIData(oldp+18326,((0x7ffffU & (IData)(
                                                          (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_fifoout 
                                                           >> 0x20U)))),19);
        tracep->fullIData(oldp+18327,((0x1ffffU & ((IData)(1U) 
                                                   + (IData)(
                                                             (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_fifoout 
                                                              >> 0x22U))))),17);
        tracep->fullBit(oldp+18328,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_fifoout 
                                                   >> 0x37U)))));
        tracep->fullCData(oldp+18329,((3U & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_fifoout 
                                                     >> 0x39U)))),2);
        tracep->fullQData(oldp+18330,((((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_bytes)) 
                                        << 0x39U) | 
                                       (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_stream_storel2)) 
                                         << 0x38U) 
                                        | (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_stream_id)) 
                                            << 0x37U) 
                                           | (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_dest)) 
                                               << 0x35U) 
                                              | (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_size)) 
                                                  << 0x33U) 
                                                 | (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_addr)) 
                                                     << 0x20U) 
                                                    | (QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_data))))))))),59);
        tracep->fullQData(oldp+18332,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_fifoout),59);
        tracep->fullQData(oldp+18334,((((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_sot)) 
                                        << 0x25U) | 
                                       (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_eot)) 
                                         << 0x24U) 
                                        | (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_dest)) 
                                            << 0x22U) 
                                           | (((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_size)) 
                                               << 0x20U) 
                                              | (QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_data))))))),38);
        tracep->fullBit(oldp+18336,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_sample_indata));
        tracep->fullBit(oldp+18337,((4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_fifo__DOT__elements))));
        tracep->fullBit(oldp+18338,((4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_filter_fifo__DOT__elements))));
        tracep->fullSData(oldp+18339,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_stream_cfg),16);
        tracep->fullBit(oldp+18340,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_is_stream));
        tracep->fullBit(oldp+18341,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_stream_use_buff));
        tracep->fullBit(oldp+18342,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_stream_id));
        tracep->fullBit(oldp+18343,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_stream_storel2));
        tracep->fullCData(oldp+18344,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_sot),8);
        tracep->fullBit(oldp+18345,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_eot));
        tracep->fullBit(oldp+18346,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_sot));
        tracep->fullBit(oldp+18347,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_push_l2));
        tracep->fullBit(oldp+18348,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_push_filter));
        tracep->fullBit(oldp+18349,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_is_na));
        tracep->fullBit(oldp+18350,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_detect_na));
        tracep->fullBit(oldp+18351,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_fifoout 
                                                   >> 0x38U)))));
        tracep->fullBit(oldp+18352,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_is_stream) 
                                     & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_stream_use_buff)))));
        tracep->fullBit(oldp+18353,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_stream_storel2) 
                                           | (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_is_stream))))));
        tracep->fullBit(oldp+18354,(((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_fifo__DOT__elements)) 
                                     & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_fifoout 
                                                >> 0x38U)))));
        tracep->fullBit(oldp+18355,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_filter_fifo__DOT__elements))));
        tracep->fullBit(oldp+18356,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_rx_state));
        tracep->fullIData(oldp+18357,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__ff_data__DOT__unnamedblk6__DOT__i),32);
        tracep->fullSData(oldp+18358,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_arbiter__DOT__r_priority),9);
        tracep->fullCData(oldp+18359,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_fifo__DOT__elements),3);
        tracep->fullCData(oldp+18360,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_fifo__DOT__pointer_in),2);
        tracep->fullCData(oldp+18361,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_fifo__DOT__pointer_out),2);
        tracep->fullQData(oldp+18362,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_fifo__DOT__buffer[0]),59);
        tracep->fullQData(oldp+18364,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_fifo__DOT__buffer[1]),59);
        tracep->fullQData(oldp+18366,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_fifo__DOT__buffer[2]),59);
        tracep->fullQData(oldp+18368,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_fifo__DOT__buffer[3]),59);
        tracep->fullBit(oldp+18370,((4U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_fifo__DOT__elements))));
        tracep->fullIData(oldp+18371,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_fifo__DOT__loop1),32);
        tracep->fullCData(oldp+18372,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_filter_fifo__DOT__elements),3);
        tracep->fullCData(oldp+18373,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_filter_fifo__DOT__pointer_in),2);
        tracep->fullCData(oldp+18374,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_filter_fifo__DOT__pointer_out),2);
        tracep->fullQData(oldp+18375,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_filter_fifo__DOT__buffer[0]),38);
        tracep->fullQData(oldp+18377,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_filter_fifo__DOT__buffer[1]),38);
        tracep->fullQData(oldp+18379,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_filter_fifo__DOT__buffer[2]),38);
        tracep->fullQData(oldp+18381,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_filter_fifo__DOT__buffer[3]),38);
        tracep->fullBit(oldp+18383,((4U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_filter_fifo__DOT__elements))));
        tracep->fullIData(oldp+18384,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__u_filter_fifo__DOT__loop1),32);
        tracep->fullIData(oldp+18385,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__0__KET____DOT__u_rx_ch_ctrl__DOT__r_addresses),19);
        tracep->fullIData(oldp+18386,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__0__KET____DOT__u_rx_ch_ctrl__DOT__r_counters),20);
        tracep->fullBit(oldp+18387,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__0__KET____DOT__u_rx_ch_ctrl__DOT__r_pending_en));
        tracep->fullCData(oldp+18388,(((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_size))
                                        ? 0U : ((1U 
                                                 == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_size))
                                                 ? 
                                                (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__0__KET____DOT__u_rx_ch_ctrl__DOT__s_compare) 
                                                  & (1U 
                                                     == 
                                                     (3U 
                                                      & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__0__KET____DOT__u_rx_ch_ctrl__DOT__r_counters)))
                                                  ? 0U
                                                  : 1U)
                                                 : 
                                                ((2U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_size))
                                                  ? 
                                                 (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__0__KET____DOT__u_rx_ch_ctrl__DOT__s_compare) 
                                                   & (1U 
                                                      == 
                                                      (3U 
                                                       & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__0__KET____DOT__u_rx_ch_ctrl__DOT__r_counters)))
                                                   ? 0U
                                                   : 
                                                  (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__0__KET____DOT__u_rx_ch_ctrl__DOT__s_compare) 
                                                    & (2U 
                                                       == 
                                                       (3U 
                                                        & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__0__KET____DOT__u_rx_ch_ctrl__DOT__r_counters)))
                                                    ? 1U
                                                    : 
                                                   (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__0__KET____DOT__u_rx_ch_ctrl__DOT__s_compare) 
                                                     & (3U 
                                                        == 
                                                        (3U 
                                                         & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__0__KET____DOT__u_rx_ch_ctrl__DOT__r_counters)))
                                                     ? 2U
                                                     : 3U)))
                                                  : 0U)))),2);
        tracep->fullBit(oldp+18389,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_grant))));
        tracep->fullBit(oldp+18390,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__0__KET____DOT__u_rx_ch_ctrl__DOT__r_en));
        tracep->fullBit(oldp+18391,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__0__KET____DOT__u_rx_ch_ctrl__DOT__r_event));
        tracep->fullBit(oldp+18392,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__0__KET____DOT__u_rx_ch_ctrl__DOT__r_sot));
        tracep->fullCData(oldp+18393,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__0__KET____DOT__u_rx_ch_ctrl__DOT__r_stream),2);
        tracep->fullBit(oldp+18394,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__0__KET____DOT__u_rx_ch_ctrl__DOT__r_stream_id));
        tracep->fullBit(oldp+18395,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__0__KET____DOT__u_rx_ch_ctrl__DOT__r_ch_en));
        tracep->fullBit(oldp+18396,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__0__KET____DOT__u_rx_ch_ctrl__DOT__s_compare));
        tracep->fullIData(oldp+18397,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__0__KET____DOT__u_rx_ch_ctrl__DOT__s_datasize_toadd),20);
        tracep->fullIData(oldp+18398,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__1__KET____DOT__u_rx_ch_ctrl__DOT__r_addresses),19);
        tracep->fullIData(oldp+18399,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__1__KET____DOT__u_rx_ch_ctrl__DOT__r_counters),20);
        tracep->fullBit(oldp+18400,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__1__KET____DOT__u_rx_ch_ctrl__DOT__r_pending_en));
        tracep->fullCData(oldp+18401,(((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_size))
                                        ? 0U : ((1U 
                                                 == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_size))
                                                 ? 
                                                (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__1__KET____DOT__u_rx_ch_ctrl__DOT__s_compare) 
                                                  & (1U 
                                                     == 
                                                     (3U 
                                                      & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__1__KET____DOT__u_rx_ch_ctrl__DOT__r_counters)))
                                                  ? 0U
                                                  : 1U)
                                                 : 
                                                ((2U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_size))
                                                  ? 
                                                 (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__1__KET____DOT__u_rx_ch_ctrl__DOT__s_compare) 
                                                   & (1U 
                                                      == 
                                                      (3U 
                                                       & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__1__KET____DOT__u_rx_ch_ctrl__DOT__r_counters)))
                                                   ? 0U
                                                   : 
                                                  (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__1__KET____DOT__u_rx_ch_ctrl__DOT__s_compare) 
                                                    & (2U 
                                                       == 
                                                       (3U 
                                                        & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__1__KET____DOT__u_rx_ch_ctrl__DOT__r_counters)))
                                                    ? 1U
                                                    : 
                                                   (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__1__KET____DOT__u_rx_ch_ctrl__DOT__s_compare) 
                                                     & (3U 
                                                        == 
                                                        (3U 
                                                         & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__1__KET____DOT__u_rx_ch_ctrl__DOT__r_counters)))
                                                     ? 2U
                                                     : 3U)))
                                                  : 0U)))),2);
        tracep->fullBit(oldp+18402,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_grant) 
                                           >> 1U))));
        tracep->fullBit(oldp+18403,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__1__KET____DOT__u_rx_ch_ctrl__DOT__r_en));
        tracep->fullBit(oldp+18404,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__1__KET____DOT__u_rx_ch_ctrl__DOT__r_event));
        tracep->fullBit(oldp+18405,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__1__KET____DOT__u_rx_ch_ctrl__DOT__r_sot));
        tracep->fullCData(oldp+18406,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__1__KET____DOT__u_rx_ch_ctrl__DOT__r_stream),2);
        tracep->fullBit(oldp+18407,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__1__KET____DOT__u_rx_ch_ctrl__DOT__r_stream_id));
        tracep->fullBit(oldp+18408,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__1__KET____DOT__u_rx_ch_ctrl__DOT__r_ch_en));
        tracep->fullBit(oldp+18409,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__1__KET____DOT__u_rx_ch_ctrl__DOT__s_compare));
        tracep->fullIData(oldp+18410,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__1__KET____DOT__u_rx_ch_ctrl__DOT__s_datasize_toadd),20);
        tracep->fullIData(oldp+18411,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__2__KET____DOT__u_rx_ch_ctrl__DOT__r_addresses),19);
        tracep->fullIData(oldp+18412,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__2__KET____DOT__u_rx_ch_ctrl__DOT__r_counters),20);
        tracep->fullBit(oldp+18413,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__2__KET____DOT__u_rx_ch_ctrl__DOT__r_pending_en));
        tracep->fullCData(oldp+18414,(((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_size))
                                        ? 0U : ((1U 
                                                 == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_size))
                                                 ? 
                                                (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__2__KET____DOT__u_rx_ch_ctrl__DOT__s_compare) 
                                                  & (1U 
                                                     == 
                                                     (3U 
                                                      & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__2__KET____DOT__u_rx_ch_ctrl__DOT__r_counters)))
                                                  ? 0U
                                                  : 1U)
                                                 : 
                                                ((2U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_size))
                                                  ? 
                                                 (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__2__KET____DOT__u_rx_ch_ctrl__DOT__s_compare) 
                                                   & (1U 
                                                      == 
                                                      (3U 
                                                       & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__2__KET____DOT__u_rx_ch_ctrl__DOT__r_counters)))
                                                   ? 0U
                                                   : 
                                                  (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__2__KET____DOT__u_rx_ch_ctrl__DOT__s_compare) 
                                                    & (2U 
                                                       == 
                                                       (3U 
                                                        & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__2__KET____DOT__u_rx_ch_ctrl__DOT__r_counters)))
                                                    ? 1U
                                                    : 
                                                   (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__2__KET____DOT__u_rx_ch_ctrl__DOT__s_compare) 
                                                     & (3U 
                                                        == 
                                                        (3U 
                                                         & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__2__KET____DOT__u_rx_ch_ctrl__DOT__r_counters)))
                                                     ? 2U
                                                     : 3U)))
                                                  : 0U)))),2);
        tracep->fullBit(oldp+18415,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_grant) 
                                           >> 2U))));
        tracep->fullBit(oldp+18416,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__2__KET____DOT__u_rx_ch_ctrl__DOT__r_en));
        tracep->fullBit(oldp+18417,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__2__KET____DOT__u_rx_ch_ctrl__DOT__r_event));
        tracep->fullBit(oldp+18418,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__2__KET____DOT__u_rx_ch_ctrl__DOT__r_sot));
        tracep->fullCData(oldp+18419,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__2__KET____DOT__u_rx_ch_ctrl__DOT__r_stream),2);
        tracep->fullBit(oldp+18420,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__2__KET____DOT__u_rx_ch_ctrl__DOT__r_stream_id));
        tracep->fullBit(oldp+18421,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__2__KET____DOT__u_rx_ch_ctrl__DOT__r_ch_en));
        tracep->fullBit(oldp+18422,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__2__KET____DOT__u_rx_ch_ctrl__DOT__s_compare));
        tracep->fullIData(oldp+18423,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__2__KET____DOT__u_rx_ch_ctrl__DOT__s_datasize_toadd),20);
        tracep->fullIData(oldp+18424,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__3__KET____DOT__u_rx_ch_ctrl__DOT__r_addresses),19);
        tracep->fullIData(oldp+18425,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__3__KET____DOT__u_rx_ch_ctrl__DOT__r_counters),20);
        tracep->fullBit(oldp+18426,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__3__KET____DOT__u_rx_ch_ctrl__DOT__r_pending_en));
        tracep->fullCData(oldp+18427,(((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_size))
                                        ? 0U : ((1U 
                                                 == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_size))
                                                 ? 
                                                (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__3__KET____DOT__u_rx_ch_ctrl__DOT__s_compare) 
                                                  & (1U 
                                                     == 
                                                     (3U 
                                                      & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__3__KET____DOT__u_rx_ch_ctrl__DOT__r_counters)))
                                                  ? 0U
                                                  : 1U)
                                                 : 
                                                ((2U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_size))
                                                  ? 
                                                 (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__3__KET____DOT__u_rx_ch_ctrl__DOT__s_compare) 
                                                   & (1U 
                                                      == 
                                                      (3U 
                                                       & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__3__KET____DOT__u_rx_ch_ctrl__DOT__r_counters)))
                                                   ? 0U
                                                   : 
                                                  (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__3__KET____DOT__u_rx_ch_ctrl__DOT__s_compare) 
                                                    & (2U 
                                                       == 
                                                       (3U 
                                                        & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__3__KET____DOT__u_rx_ch_ctrl__DOT__r_counters)))
                                                    ? 1U
                                                    : 
                                                   (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__3__KET____DOT__u_rx_ch_ctrl__DOT__s_compare) 
                                                     & (3U 
                                                        == 
                                                        (3U 
                                                         & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__3__KET____DOT__u_rx_ch_ctrl__DOT__r_counters)))
                                                     ? 2U
                                                     : 3U)))
                                                  : 0U)))),2);
        tracep->fullBit(oldp+18428,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_grant) 
                                           >> 3U))));
        tracep->fullBit(oldp+18429,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__3__KET____DOT__u_rx_ch_ctrl__DOT__r_en));
        tracep->fullBit(oldp+18430,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__3__KET____DOT__u_rx_ch_ctrl__DOT__r_event));
        tracep->fullBit(oldp+18431,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__3__KET____DOT__u_rx_ch_ctrl__DOT__r_sot));
        tracep->fullCData(oldp+18432,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__3__KET____DOT__u_rx_ch_ctrl__DOT__r_stream),2);
        tracep->fullBit(oldp+18433,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__3__KET____DOT__u_rx_ch_ctrl__DOT__r_stream_id));
        tracep->fullBit(oldp+18434,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__3__KET____DOT__u_rx_ch_ctrl__DOT__r_ch_en));
        tracep->fullBit(oldp+18435,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__3__KET____DOT__u_rx_ch_ctrl__DOT__s_compare));
        tracep->fullIData(oldp+18436,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__3__KET____DOT__u_rx_ch_ctrl__DOT__s_datasize_toadd),20);
        tracep->fullIData(oldp+18437,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__4__KET____DOT__u_rx_ch_ctrl__DOT__r_addresses),19);
        tracep->fullIData(oldp+18438,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__4__KET____DOT__u_rx_ch_ctrl__DOT__r_counters),20);
        tracep->fullBit(oldp+18439,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__4__KET____DOT__u_rx_ch_ctrl__DOT__r_pending_en));
        tracep->fullCData(oldp+18440,(((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_size))
                                        ? 0U : ((1U 
                                                 == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_size))
                                                 ? 
                                                (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__4__KET____DOT__u_rx_ch_ctrl__DOT__s_compare) 
                                                  & (1U 
                                                     == 
                                                     (3U 
                                                      & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__4__KET____DOT__u_rx_ch_ctrl__DOT__r_counters)))
                                                  ? 0U
                                                  : 1U)
                                                 : 
                                                ((2U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_size))
                                                  ? 
                                                 (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__4__KET____DOT__u_rx_ch_ctrl__DOT__s_compare) 
                                                   & (1U 
                                                      == 
                                                      (3U 
                                                       & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__4__KET____DOT__u_rx_ch_ctrl__DOT__r_counters)))
                                                   ? 0U
                                                   : 
                                                  (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__4__KET____DOT__u_rx_ch_ctrl__DOT__s_compare) 
                                                    & (2U 
                                                       == 
                                                       (3U 
                                                        & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__4__KET____DOT__u_rx_ch_ctrl__DOT__r_counters)))
                                                    ? 1U
                                                    : 
                                                   (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__4__KET____DOT__u_rx_ch_ctrl__DOT__s_compare) 
                                                     & (3U 
                                                        == 
                                                        (3U 
                                                         & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__4__KET____DOT__u_rx_ch_ctrl__DOT__r_counters)))
                                                     ? 2U
                                                     : 3U)))
                                                  : 0U)))),2);
        tracep->fullBit(oldp+18441,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_grant) 
                                           >> 4U))));
        tracep->fullBit(oldp+18442,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__4__KET____DOT__u_rx_ch_ctrl__DOT__r_en));
        tracep->fullBit(oldp+18443,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__4__KET____DOT__u_rx_ch_ctrl__DOT__r_event));
        tracep->fullBit(oldp+18444,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__4__KET____DOT__u_rx_ch_ctrl__DOT__r_sot));
        tracep->fullCData(oldp+18445,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__4__KET____DOT__u_rx_ch_ctrl__DOT__r_stream),2);
        tracep->fullBit(oldp+18446,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__4__KET____DOT__u_rx_ch_ctrl__DOT__r_stream_id));
        tracep->fullBit(oldp+18447,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__4__KET____DOT__u_rx_ch_ctrl__DOT__r_ch_en));
        tracep->fullBit(oldp+18448,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__4__KET____DOT__u_rx_ch_ctrl__DOT__s_compare));
        tracep->fullIData(oldp+18449,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__4__KET____DOT__u_rx_ch_ctrl__DOT__s_datasize_toadd),20);
        tracep->fullIData(oldp+18450,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__5__KET____DOT__u_rx_ch_ctrl__DOT__r_addresses),19);
        tracep->fullIData(oldp+18451,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__5__KET____DOT__u_rx_ch_ctrl__DOT__r_counters),20);
        tracep->fullBit(oldp+18452,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__5__KET____DOT__u_rx_ch_ctrl__DOT__r_pending_en));
        tracep->fullCData(oldp+18453,(((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_size))
                                        ? 0U : ((1U 
                                                 == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_size))
                                                 ? 
                                                (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__5__KET____DOT__u_rx_ch_ctrl__DOT__s_compare) 
                                                  & (1U 
                                                     == 
                                                     (3U 
                                                      & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__5__KET____DOT__u_rx_ch_ctrl__DOT__r_counters)))
                                                  ? 0U
                                                  : 1U)
                                                 : 
                                                ((2U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_size))
                                                  ? 
                                                 (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__5__KET____DOT__u_rx_ch_ctrl__DOT__s_compare) 
                                                   & (1U 
                                                      == 
                                                      (3U 
                                                       & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__5__KET____DOT__u_rx_ch_ctrl__DOT__r_counters)))
                                                   ? 0U
                                                   : 
                                                  (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__5__KET____DOT__u_rx_ch_ctrl__DOT__s_compare) 
                                                    & (2U 
                                                       == 
                                                       (3U 
                                                        & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__5__KET____DOT__u_rx_ch_ctrl__DOT__r_counters)))
                                                    ? 1U
                                                    : 
                                                   (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__5__KET____DOT__u_rx_ch_ctrl__DOT__s_compare) 
                                                     & (3U 
                                                        == 
                                                        (3U 
                                                         & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__5__KET____DOT__u_rx_ch_ctrl__DOT__r_counters)))
                                                     ? 2U
                                                     : 3U)))
                                                  : 0U)))),2);
        tracep->fullBit(oldp+18454,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_grant) 
                                           >> 5U))));
        tracep->fullBit(oldp+18455,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__5__KET____DOT__u_rx_ch_ctrl__DOT__r_en));
        tracep->fullBit(oldp+18456,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__5__KET____DOT__u_rx_ch_ctrl__DOT__r_event));
        tracep->fullBit(oldp+18457,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__5__KET____DOT__u_rx_ch_ctrl__DOT__r_sot));
        tracep->fullCData(oldp+18458,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__5__KET____DOT__u_rx_ch_ctrl__DOT__r_stream),2);
        tracep->fullBit(oldp+18459,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__5__KET____DOT__u_rx_ch_ctrl__DOT__r_stream_id));
        tracep->fullBit(oldp+18460,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__5__KET____DOT__u_rx_ch_ctrl__DOT__r_ch_en));
        tracep->fullBit(oldp+18461,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__5__KET____DOT__u_rx_ch_ctrl__DOT__s_compare));
        tracep->fullIData(oldp+18462,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__5__KET____DOT__u_rx_ch_ctrl__DOT__s_datasize_toadd),20);
        tracep->fullIData(oldp+18463,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__6__KET____DOT__u_rx_ch_ctrl__DOT__r_addresses),19);
        tracep->fullIData(oldp+18464,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__6__KET____DOT__u_rx_ch_ctrl__DOT__r_counters),20);
        tracep->fullBit(oldp+18465,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__6__KET____DOT__u_rx_ch_ctrl__DOT__r_pending_en));
        tracep->fullCData(oldp+18466,(((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_size))
                                        ? 0U : ((1U 
                                                 == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_size))
                                                 ? 
                                                (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__6__KET____DOT__u_rx_ch_ctrl__DOT__s_compare) 
                                                  & (1U 
                                                     == 
                                                     (3U 
                                                      & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__6__KET____DOT__u_rx_ch_ctrl__DOT__r_counters)))
                                                  ? 0U
                                                  : 1U)
                                                 : 
                                                ((2U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_size))
                                                  ? 
                                                 (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__6__KET____DOT__u_rx_ch_ctrl__DOT__s_compare) 
                                                   & (1U 
                                                      == 
                                                      (3U 
                                                       & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__6__KET____DOT__u_rx_ch_ctrl__DOT__r_counters)))
                                                   ? 0U
                                                   : 
                                                  (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__6__KET____DOT__u_rx_ch_ctrl__DOT__s_compare) 
                                                    & (2U 
                                                       == 
                                                       (3U 
                                                        & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__6__KET____DOT__u_rx_ch_ctrl__DOT__r_counters)))
                                                    ? 1U
                                                    : 
                                                   (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__6__KET____DOT__u_rx_ch_ctrl__DOT__s_compare) 
                                                     & (3U 
                                                        == 
                                                        (3U 
                                                         & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__6__KET____DOT__u_rx_ch_ctrl__DOT__r_counters)))
                                                     ? 2U
                                                     : 3U)))
                                                  : 0U)))),2);
        tracep->fullBit(oldp+18467,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_grant) 
                                           >> 6U))));
        tracep->fullBit(oldp+18468,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__6__KET____DOT__u_rx_ch_ctrl__DOT__r_en));
        tracep->fullBit(oldp+18469,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__6__KET____DOT__u_rx_ch_ctrl__DOT__r_event));
        tracep->fullBit(oldp+18470,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__6__KET____DOT__u_rx_ch_ctrl__DOT__r_sot));
        tracep->fullCData(oldp+18471,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__6__KET____DOT__u_rx_ch_ctrl__DOT__r_stream),2);
        tracep->fullBit(oldp+18472,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__6__KET____DOT__u_rx_ch_ctrl__DOT__r_stream_id));
        tracep->fullBit(oldp+18473,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__6__KET____DOT__u_rx_ch_ctrl__DOT__r_ch_en));
        tracep->fullBit(oldp+18474,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__6__KET____DOT__u_rx_ch_ctrl__DOT__s_compare));
        tracep->fullIData(oldp+18475,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__6__KET____DOT__u_rx_ch_ctrl__DOT__s_datasize_toadd),20);
        tracep->fullIData(oldp+18476,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__7__KET____DOT__u_rx_ch_ctrl__DOT__r_addresses),19);
        tracep->fullIData(oldp+18477,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__7__KET____DOT__u_rx_ch_ctrl__DOT__r_counters),20);
        tracep->fullBit(oldp+18478,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__7__KET____DOT__u_rx_ch_ctrl__DOT__r_pending_en));
        tracep->fullCData(oldp+18479,(((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_size))
                                        ? 0U : ((1U 
                                                 == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_size))
                                                 ? 
                                                (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__7__KET____DOT__u_rx_ch_ctrl__DOT__s_compare) 
                                                  & (1U 
                                                     == 
                                                     (3U 
                                                      & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__7__KET____DOT__u_rx_ch_ctrl__DOT__r_counters)))
                                                  ? 0U
                                                  : 1U)
                                                 : 
                                                ((2U 
                                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_size))
                                                  ? 
                                                 (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__7__KET____DOT__u_rx_ch_ctrl__DOT__s_compare) 
                                                   & (1U 
                                                      == 
                                                      (3U 
                                                       & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__7__KET____DOT__u_rx_ch_ctrl__DOT__r_counters)))
                                                   ? 0U
                                                   : 
                                                  (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__7__KET____DOT__u_rx_ch_ctrl__DOT__s_compare) 
                                                    & (2U 
                                                       == 
                                                       (3U 
                                                        & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__7__KET____DOT__u_rx_ch_ctrl__DOT__r_counters)))
                                                    ? 1U
                                                    : 
                                                   (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__7__KET____DOT__u_rx_ch_ctrl__DOT__s_compare) 
                                                     & (3U 
                                                        == 
                                                        (3U 
                                                         & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__7__KET____DOT__u_rx_ch_ctrl__DOT__r_counters)))
                                                     ? 2U
                                                     : 3U)))
                                                  : 0U)))),2);
        tracep->fullBit(oldp+18480,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__r_grant) 
                                           >> 7U))));
        tracep->fullBit(oldp+18481,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__7__KET____DOT__u_rx_ch_ctrl__DOT__r_en));
        tracep->fullBit(oldp+18482,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__7__KET____DOT__u_rx_ch_ctrl__DOT__r_event));
        tracep->fullBit(oldp+18483,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__7__KET____DOT__u_rx_ch_ctrl__DOT__r_sot));
        tracep->fullCData(oldp+18484,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__7__KET____DOT__u_rx_ch_ctrl__DOT__r_stream),2);
        tracep->fullBit(oldp+18485,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__7__KET____DOT__u_rx_ch_ctrl__DOT__r_stream_id));
        tracep->fullBit(oldp+18486,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__7__KET____DOT__u_rx_ch_ctrl__DOT__r_ch_en));
        tracep->fullBit(oldp+18487,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__7__KET____DOT__u_rx_ch_ctrl__DOT__s_compare));
        tracep->fullIData(oldp+18488,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk1__BRA__7__KET____DOT__u_rx_ch_ctrl__DOT__s_datasize_toadd),20);
        tracep->fullBit(oldp+18489,((1U & (~ (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_fifoout 
                                                      >> 0x37U))))));
        tracep->fullBit(oldp+18490,((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__r_rd_ptr 
                                     == vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__r_wr_ptr)));
        tracep->fullBit(oldp+18491,((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__r_rd_ptr 
                                     == vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__r_jump_src)));
        tracep->fullIData(oldp+18492,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__r_wr_ptr),19);
        tracep->fullIData(oldp+18493,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__r_jump_dst),19);
        tracep->fullIData(oldp+18494,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__r_jump_src),19);
        tracep->fullBit(oldp+18495,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__s_fifo_out_req));
        tracep->fullIData(oldp+18496,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__i_fifo__DOT__i_fifo__DOT__buffer
                                      [vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__i_fifo__DOT__i_fifo__DOT__pointer_out]),32);
        tracep->fullBit(oldp+18497,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__i_fifo__DOT__i_fifo__DOT__elements))));
        tracep->fullBit(oldp+18498,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__r_do_jump));
        tracep->fullBit(oldp+18499,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__r_err));
        tracep->fullCData(oldp+18500,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__r_state),2);
        tracep->fullCData(oldp+18501,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__i_fifo__DOT__i_fifo__DOT__elements),3);
        tracep->fullCData(oldp+18502,((7U & ((IData)(4U) 
                                             - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__i_fifo__DOT__i_fifo__DOT__elements)))),3);
        tracep->fullCData(oldp+18503,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__i_fifo__DOT__r_inflight),3);
        tracep->fullBit(oldp+18504,(((7U & ((IData)(4U) 
                                            - (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__i_fifo__DOT__i_fifo__DOT__elements))) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__i_fifo__DOT__r_inflight))));
        tracep->fullCData(oldp+18505,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__i_fifo__DOT__i_fifo__DOT__pointer_in),2);
        tracep->fullCData(oldp+18506,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__i_fifo__DOT__i_fifo__DOT__pointer_out),2);
        tracep->fullIData(oldp+18507,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__i_fifo__DOT__i_fifo__DOT__buffer[0]),32);
        tracep->fullIData(oldp+18508,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__i_fifo__DOT__i_fifo__DOT__buffer[1]),32);
        tracep->fullIData(oldp+18509,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__i_fifo__DOT__i_fifo__DOT__buffer[2]),32);
        tracep->fullIData(oldp+18510,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__i_fifo__DOT__i_fifo__DOT__buffer[3]),32);
        tracep->fullBit(oldp+18511,((4U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__i_fifo__DOT__i_fifo__DOT__elements))));
        tracep->fullIData(oldp+18512,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__i_fifo__DOT__i_fifo__DOT__loop1),32);
        tracep->fullBit(oldp+18513,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_pending))));
        tracep->fullIData(oldp+18514,((0x7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[0U])),19);
        tracep->fullIData(oldp+18515,((0xfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[0U])),20);
        tracep->fullBit(oldp+18516,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_pending))));
        tracep->fullIData(oldp+18517,((0x7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[0U])),19);
        tracep->fullIData(oldp+18518,((0xfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[0U])),20);
        tracep->fullBit(oldp+18519,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_pending) 
                                           >> 1U))));
        tracep->fullIData(oldp+18520,((0x7ffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[1U] 
                                                    << 0xdU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[0U] 
                                                      >> 0x13U)))),19);
        tracep->fullIData(oldp+18521,((0xfffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[1U] 
                                                    << 0xcU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[0U] 
                                                      >> 0x14U)))),20);
        tracep->fullBit(oldp+18522,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_pending) 
                                           >> 1U))));
        tracep->fullIData(oldp+18523,((0x7ffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[1U] 
                                                    << 0xdU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[0U] 
                                                      >> 0x13U)))),19);
        tracep->fullIData(oldp+18524,((0xfffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[1U] 
                                                    << 0xcU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[0U] 
                                                      >> 0x14U)))),20);
        tracep->fullBit(oldp+18525,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_pending) 
                                           >> 4U))));
        tracep->fullIData(oldp+18526,((0x7ffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[3U] 
                                                    << 0x14U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[2U] 
                                                      >> 0xcU)))),19);
        tracep->fullIData(oldp+18527,((0xfffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[3U] 
                                                    << 0x10U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[2U] 
                                                      >> 0x10U)))),20);
        tracep->fullBit(oldp+18528,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_pending) 
                                           >> 2U))));
        tracep->fullIData(oldp+18529,((0x7ffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[2U] 
                                                    << 0x1aU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[1U] 
                                                      >> 6U)))),19);
        tracep->fullIData(oldp+18530,((0xfffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[2U] 
                                                    << 0x18U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[1U] 
                                                      >> 8U)))),20);
        tracep->fullBit(oldp+18531,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_pending) 
                                           >> 2U))));
        tracep->fullIData(oldp+18532,((0x7ffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[2U] 
                                                    << 0x1aU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[1U] 
                                                      >> 6U)))),19);
        tracep->fullIData(oldp+18533,((0xfffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[2U] 
                                                    << 0x18U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[1U] 
                                                      >> 8U)))),20);
        tracep->fullBit(oldp+18534,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_pending) 
                                           >> 5U))));
        tracep->fullIData(oldp+18535,((0x7ffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[3U] 
                                                    << 1U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[2U] 
                                                      >> 0x1fU)))),19);
        tracep->fullIData(oldp+18536,((0xfffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[4U] 
                                                    << 0x1cU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[3U] 
                                                      >> 4U)))),20);
        tracep->fullBit(oldp+18537,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_pending) 
                                           >> 3U))));
        tracep->fullIData(oldp+18538,((0x7ffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[2U] 
                                                    << 7U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[1U] 
                                                      >> 0x19U)))),19);
        tracep->fullIData(oldp+18539,((0xfffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[2U] 
                                                    << 4U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[1U] 
                                                      >> 0x1cU)))),20);
        tracep->fullBit(oldp+18540,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_pending) 
                                           >> 3U))));
        tracep->fullIData(oldp+18541,((0x7ffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[2U] 
                                                    << 7U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[1U] 
                                                      >> 0x19U)))),19);
        tracep->fullIData(oldp+18542,((0xfffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[2U] 
                                                    << 4U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[1U] 
                                                      >> 0x1cU)))),20);
        tracep->fullBit(oldp+18543,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_pending) 
                                           >> 4U))));
        tracep->fullIData(oldp+18544,((0x7ffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[3U] 
                                                    << 0x14U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[2U] 
                                                      >> 0xcU)))),19);
        tracep->fullIData(oldp+18545,((0xfffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[3U] 
                                                    << 0x10U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[2U] 
                                                      >> 0x10U)))),20);
        tracep->fullBit(oldp+18546,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_pending) 
                                           >> 6U))));
        tracep->fullIData(oldp+18547,((0x7ffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[4U] 
                                                    << 0xeU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[3U] 
                                                      >> 0x12U)))),19);
        tracep->fullIData(oldp+18548,((0xfffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[4U] 
                                                    << 8U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[3U] 
                                                      >> 0x18U)))),20);
        tracep->fullBit(oldp+18549,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_pending) 
                                           >> 5U))));
        tracep->fullIData(oldp+18550,((0x7ffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[3U] 
                                                    << 1U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[2U] 
                                                      >> 0x1fU)))),19);
        tracep->fullIData(oldp+18551,((0xfffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[4U] 
                                                    << 0x1cU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[3U] 
                                                      >> 4U)))),20);
        tracep->fullBit(oldp+18552,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_pending) 
                                           >> 7U))));
        tracep->fullIData(oldp+18553,((0x7ffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[5U] 
                                                    << 0x1bU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[4U] 
                                                      >> 5U)))),19);
        tracep->fullIData(oldp+18554,((0xfffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[5U] 
                                                    << 0x14U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[4U] 
                                                      >> 0xcU)))),20);
        tracep->fullBit(oldp+18555,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_pending) 
                                           >> 6U))));
        tracep->fullIData(oldp+18556,((0x7ffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[4U] 
                                                    << 0xeU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[3U] 
                                                      >> 0x12U)))),19);
        tracep->fullIData(oldp+18557,((0xfffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[4U] 
                                                    << 8U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[3U] 
                                                      >> 0x18U)))),20);
        tracep->fullBit(oldp+18558,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_pending) 
                                           >> 8U))));
        tracep->fullIData(oldp+18559,((0x7ffffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[5U] 
                                                    << 8U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_curr_addr[4U] 
                                                      >> 0x18U)))),19);
        tracep->fullIData(oldp+18560,((0xfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_tx_channels__lin_bytes_left_o[5U])),20);
        tracep->fullBit(oldp+18561,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_pending) 
                                           >> 7U))));
        tracep->fullIData(oldp+18562,((0x7ffffU & (
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_curr_addr[4U] 
                                                   >> 5U))),19);
        tracep->fullIData(oldp+18563,((0xfffffU & (
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT____Vcellout__u_rx_channels__lin_ch_bytes_left_o[4U] 
                                                   >> 0xcU))),20);
        tracep->fullWData(oldp+18564,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__slave_ports_add),96);
        tracep->fullCData(oldp+18567,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__slave_ports_wen),3);
        tracep->fullWData(oldp+18568,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__slave_ports_wdata),96);
        tracep->fullSData(oldp+18571,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__slave_ports_be),12);
        tracep->fullCData(oldp+18572,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o),2);
        tracep->fullBit(oldp+18573,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_valid_o));
        tracep->fullBit(oldp+18574,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_error_o));
        tracep->fullCData(oldp+18575,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules),4);
        tracep->fullWData(oldp+18576,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__slave_ports_add),96);
        tracep->fullCData(oldp+18579,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__slave_ports_wen),3);
        tracep->fullWData(oldp+18580,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__slave_ports_wdata),96);
        tracep->fullSData(oldp+18583,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__slave_ports_be),12);
        tracep->fullCData(oldp+18584,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o),2);
        tracep->fullBit(oldp+18585,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_valid_o));
        tracep->fullBit(oldp+18586,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_error_o));
        tracep->fullCData(oldp+18587,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules),4);
        tracep->fullIData(oldp+18588,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__slave_ports_add[0U]),32);
        tracep->fullBit(oldp+18589,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__slave_ports_wen)))));
        tracep->fullIData(oldp+18590,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[0U]),32);
        tracep->fullCData(oldp+18591,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__slave_ports_be))),4);
        tracep->fullIData(oldp+18592,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__slave_ports_add[0U]),32);
        tracep->fullBit(oldp+18593,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__slave_ports_wen)))));
        tracep->fullIData(oldp+18594,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[0U]),32);
        tracep->fullCData(oldp+18595,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__slave_ports_be))),4);
        tracep->fullIData(oldp+18596,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__slave_ports_add[2U]),32);
        tracep->fullBit(oldp+18597,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                                           >> 2U))));
        tracep->fullIData(oldp+18598,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[2U]),32);
        tracep->fullCData(oldp+18599,((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                               >> 8U))),4);
        tracep->fullIData(oldp+18600,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__slave_ports_add[2U]),32);
        tracep->fullBit(oldp+18601,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                                           >> 2U))));
        tracep->fullIData(oldp+18602,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[2U]),32);
        tracep->fullCData(oldp+18603,((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                               >> 8U))),4);
        tracep->fullIData(oldp+18604,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__slave_ports_add[1U]),32);
        tracep->fullBit(oldp+18605,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                                           >> 1U))));
        tracep->fullIData(oldp+18606,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[1U]),32);
        tracep->fullCData(oldp+18607,((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                               >> 4U))),4);
        tracep->fullIData(oldp+18608,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__slave_ports_add[1U]),32);
        tracep->fullBit(oldp+18609,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                                           >> 1U))));
        tracep->fullIData(oldp+18610,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[1U]),32);
        tracep->fullCData(oldp+18611,((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                               >> 4U))),4);
        tracep->fullBit(oldp+18612,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__slave_ports_wen))));
        tracep->fullBit(oldp+18613,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__slave_ports_wen))));
        tracep->fullBit(oldp+18614,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_uart_gen__BRA__0__KET____DOT__i_uart__uart_tx_o));
        tracep->fullBit(oldp+18615,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__s_data_tx_dc_ready));
        tracep->fullBit(oldp+18616,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__r_uart_stop_bits));
        tracep->fullBit(oldp+18617,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__r_uart_parity_en));
        tracep->fullSData(oldp+18618,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__r_uart_div),16);
        tracep->fullCData(oldp+18619,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__r_uart_bits),2);
        tracep->fullCData(oldp+18620,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__r_uart_en_rx_sync),3);
        tracep->fullCData(oldp+18621,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__r_uart_en_tx_sync),3);
        tracep->fullBit(oldp+18622,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__s_uart_tx_sample));
        tracep->fullBit(oldp+18623,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__s_uart_rx_sample));
        tracep->fullBit(oldp+18624,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__s_err_rx_parity));
        tracep->fullBit(oldp+18625,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__s_data_tx_dc_ready)))));
        tracep->fullCData(oldp+18626,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_dout__DOT__read_token),4);
        tracep->fullCData(oldp+18627,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_dout__DOT__write_token_dn),4);
        tracep->fullCData(oldp+18628,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_dout__DOT__empty_synch__DOT__d_middle),4);
        tracep->fullBit(oldp+18629,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__CS))));
        tracep->fullBit(oldp+18630,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__r_uart_en_tx_sync) 
                                           >> 2U))));
        tracep->fullCData(oldp+18631,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__CS),3);
        tracep->fullCData(oldp+18632,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__reg_data),8);
        tracep->fullCData(oldp+18633,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__reg_bit_count),3);
        tracep->fullCData(oldp+18634,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__reg_bit_count_next),3);
        tracep->fullCData(oldp+18635,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__s_target_bits),3);
        tracep->fullBit(oldp+18636,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__parity_bit));
        tracep->fullBit(oldp+18637,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__parity_bit_next));
        tracep->fullSData(oldp+18638,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__baud_cnt),16);
        tracep->fullBit(oldp+18639,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__baudgen_en));
        tracep->fullBit(oldp+18640,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_tx__DOT__bit_done));
        tracep->fullBit(oldp+18641,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__r_uart_en_rx_sync) 
                                           >> 2U))));
        tracep->fullBit(oldp+18642,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__CS))));
        tracep->fullCData(oldp+18643,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__CS),3);
        tracep->fullCData(oldp+18644,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__NS),3);
        tracep->fullCData(oldp+18645,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__reg_rx_sync),3);
        tracep->fullCData(oldp+18646,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__reg_bit_count),3);
        tracep->fullCData(oldp+18647,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__reg_bit_count_next),3);
        tracep->fullCData(oldp+18648,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__s_target_bits),3);
        tracep->fullBit(oldp+18649,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__parity_bit));
        tracep->fullBit(oldp+18650,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__parity_bit_next));
        tracep->fullSData(oldp+18651,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__baud_cnt),16);
        tracep->fullBit(oldp+18652,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__baudgen_en));
        tracep->fullBit(oldp+18653,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__bit_done));
        tracep->fullBit(oldp+18654,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__start_bit));
        tracep->fullBit(oldp+18655,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__s_rx_fall));
        tracep->fullBit(oldp+18656,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__s_set_error_parity));
        tracep->fullBit(oldp+18657,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__r_error_parity));
        tracep->fullBit(oldp+18658,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_uart_rx__DOT__s_err_clear));
        tracep->fullCData(oldp+18659,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_err_overflow__DOT__sync_a),2);
        tracep->fullCData(oldp+18660,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_err_parity__DOT__sync_a),2);
        tracep->fullCData(oldp+18661,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_event__DOT__sync_a),2);
        tracep->fullBit(oldp+18662,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__stall)))));
        tracep->fullBit(oldp+18663,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__stall));
        tracep->fullIData(oldp+18664,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__data),32);
        tracep->fullBit(oldp+18665,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__full__DOT__full_up));
        tracep->fullBit(oldp+18666,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__full__DOT__latched_full_s));
        tracep->fullBit(oldp+18667,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__full__DOT__full_synch__DOT__d_middle));
        tracep->fullBit(oldp+18668,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_uart_gen__BRA__1__KET____DOT__i_uart__uart_tx_o));
        tracep->fullBit(oldp+18669,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__s_data_tx_dc_ready));
        tracep->fullBit(oldp+18670,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__r_uart_stop_bits));
        tracep->fullBit(oldp+18671,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__r_uart_parity_en));
        tracep->fullSData(oldp+18672,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__r_uart_div),16);
        tracep->fullCData(oldp+18673,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__r_uart_bits),2);
        tracep->fullCData(oldp+18674,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__r_uart_en_rx_sync),3);
        tracep->fullCData(oldp+18675,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__r_uart_en_tx_sync),3);
        tracep->fullBit(oldp+18676,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__s_uart_tx_sample));
        tracep->fullBit(oldp+18677,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__s_uart_rx_sample));
        tracep->fullBit(oldp+18678,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__s_err_rx_parity));
        tracep->fullBit(oldp+18679,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__s_data_tx_dc_ready)))));
        tracep->fullCData(oldp+18680,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_dout__DOT__read_token),4);
        tracep->fullCData(oldp+18681,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_dout__DOT__write_token_dn),4);
        tracep->fullCData(oldp+18682,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_dout__DOT__empty_synch__DOT__d_middle),4);
        tracep->fullBit(oldp+18683,((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__CS))));
        tracep->fullBit(oldp+18684,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__r_uart_en_tx_sync) 
                                           >> 2U))));
        tracep->fullCData(oldp+18685,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_uart_tx__DOT__CS),3);
    }
}
