#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Dec 10 16:10:18 2024
# Process ID: 3668
# Current directory: C:/Users/A/Desktop/EDA234/test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28976 C:\Users\A\Desktop\EDA234\test\test.xpr
# Log file: C:/Users/A/Desktop/EDA234/test/vivado.log
# Journal file: C:/Users/A/Desktop/EDA234/test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/A/Desktop/EDA234/test/test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'FIFO_8to8' is locked:
* IP definition 'FIFO Generator (13.1)' for IP 'FIFO_8to8' (customized with software release 2016.3) has a newer minor version in the IP Catalog. * IP definition 'FIFO Generator (13.1)' for IP 'FIFO_8to8' (customized with software release 2016.3) has a different revision in the IP Catalog.
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_generator_0 -dir c:/Users/A/Desktop/EDA234/test/test.srcs/sources_1/ip
set_property -dict [list CONFIG.INTERFACE_TYPE {Native} CONFIG.Input_Data_Width {8} CONFIG.Output_Data_Width {8} CONFIG.Use_Embedded_Registers {false} CONFIG.Reset_Pin {false} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {0} CONFIG.Use_Dout_Reset {false} CONFIG.Almost_Empty_Flag {false} CONFIG.FIFO_Implementation_wach {Common_Clock_Distributed_RAM} CONFIG.Full_Threshold_Assert_Value_wach {15} CONFIG.Empty_Threshold_Assert_Value_wach {14} CONFIG.FIFO_Implementation_wrch {Common_Clock_Distributed_RAM} CONFIG.Full_Threshold_Assert_Value_wrch {15} CONFIG.Empty_Threshold_Assert_Value_wrch {14} CONFIG.FIFO_Implementation_rach {Common_Clock_Distributed_RAM} CONFIG.Full_Threshold_Assert_Value_rach {15} CONFIG.Empty_Threshold_Assert_Value_rach {14} CONFIG.Enable_Safety_Circuit {false}] [get_ips fifo_generator_0]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Empty_Threshold_Assert_Value_wrch' from '1022' to '14' has been ignored for IP 'fifo_generator_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Empty_Threshold_Assert_Value_wach' from '1022' to '14' has been ignored for IP 'fifo_generator_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Empty_Threshold_Assert_Value_rach' from '1022' to '14' has been ignored for IP 'fifo_generator_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Full_Threshold_Assert_Value_wrch' from '1023' to '15' has been ignored for IP 'fifo_generator_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Full_Threshold_Assert_Value_wach' from '1023' to '15' has been ignored for IP 'fifo_generator_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Full_Threshold_Assert_Value_rach' from '1023' to '15' has been ignored for IP 'fifo_generator_0'
generate_target {instantiation_template} [get_files c:/Users/A/Desktop/EDA234/test/test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_0'...
generate_target all [get_files  c:/Users/A/Desktop/EDA234/test/test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_0'...
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
export_ip_user_files -of_objects [get_files c:/Users/A/Desktop/EDA234/test/test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/A/Desktop/EDA234/test/test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
launch_runs -jobs 20 fifo_generator_0_synth_1
[Tue Dec 10 16:12:47 2024] Launched fifo_generator_0_synth_1...
Run output will be captured here: C:/Users/A/Desktop/EDA234/test/test.runs/fifo_generator_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/A/Desktop/EDA234/test/test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -directory C:/Users/A/Desktop/EDA234/test/test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/A/Desktop/EDA234/test/test.ip_user_files -ipstatic_source_dir C:/Users/A/Desktop/EDA234/test/test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Xilinx/Xlib} {questa=C:/Users/A/Desktop/EDA234/test/test.cache/compile_simlib/questa} {riviera=C:/Users/A/Desktop/EDA234/test/test.cache/compile_simlib/riviera} {activehdl=C:/Users/A/Desktop/EDA234/test/test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files c:/Users/A/Desktop/EDA234/test/test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -reset -force -quiet
remove_files  -fileset fifo_generator_0 c:/Users/A/Desktop/EDA234/test/test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci
INFO: [Project 1-386] Moving file 'c:/Users/A/Desktop/EDA234/test/test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci' from fileset 'fifo_generator_0' to fileset 'sources_1'.
file delete -force c:/Users/A/Desktop/EDA234/test/test.srcs/sources_1/ip/fifo_generator_0
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_generator_0 -dir c:/Users/A/Desktop/EDA234/test/test.srcs/sources_1/ip
set_property -dict [list CONFIG.Input_Data_Width {8} CONFIG.Output_Data_Width {8}] [get_ips fifo_generator_0]
generate_target {instantiation_template} [get_files c:/Users/A/Desktop/EDA234/test/test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_0'...
generate_target all [get_files  c:/Users/A/Desktop/EDA234/test/test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_0'...
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
export_ip_user_files -of_objects [get_files c:/Users/A/Desktop/EDA234/test/test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/A/Desktop/EDA234/test/test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
launch_runs -jobs 20 fifo_generator_0_synth_1
[Tue Dec 10 16:16:19 2024] Launched fifo_generator_0_synth_1...
Run output will be captured here: C:/Users/A/Desktop/EDA234/test/test.runs/fifo_generator_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/A/Desktop/EDA234/test/test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -directory C:/Users/A/Desktop/EDA234/test/test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/A/Desktop/EDA234/test/test.ip_user_files -ipstatic_source_dir C:/Users/A/Desktop/EDA234/test/test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Xilinx/Xlib} {questa=C:/Users/A/Desktop/EDA234/test/test.cache/compile_simlib/questa} {riviera=C:/Users/A/Desktop/EDA234/test/test.cache/compile_simlib/riviera} {activehdl=C:/Users/A/Desktop/EDA234/test/test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/A/Desktop/EDA234/test/test.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 20
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP 'C:/Users/A/Desktop/Nexys4_UART-master/IP/FIFO_8to8.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/A/Desktop/Nexys4_UART-master/IP/FIFO_8to8.xci' in run FIFO_8to8_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/A/Desktop/Nexys4_UART-master/IP/FIFO_8to8.xci

WARNING: [Project 1-576] IP 'C:/Users/A/Desktop/Nexys4_UART-master/IP/FIFO_8to8.xci' in run FIFO_8to8_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
[Tue Dec 10 16:19:50 2024] Launched FIFO_8to8_synth_1, synth_1...
Run output will be captured here:
FIFO_8to8_synth_1: C:/Users/A/Desktop/EDA234/test/test.runs/FIFO_8to8_synth_1/runme.log
synth_1: C:/Users/A/Desktop/EDA234/test/test.runs/synth_1/runme.log
[Tue Dec 10 16:19:50 2024] Launched impl_1...
Run output will be captured here: C:/Users/A/Desktop/EDA234/test/test.runs/impl_1/runme.log
set_property is_enabled false [get_files  C:/Users/A/Desktop/Nexys4_UART-master/IP/FIFO_8to8.xci]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/A/Desktop/EDA234/test/test.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 20
[Tue Dec 10 16:20:44 2024] Launched synth_1...
Run output will be captured here: C:/Users/A/Desktop/EDA234/test/test.runs/synth_1/runme.log
[Tue Dec 10 16:20:44 2024] Launched impl_1...
Run output will be captured here: C:/Users/A/Desktop/EDA234/test/test.runs/impl_1/runme.log
set_property top Nexys4_UART [current_fileset]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/A/Desktop/EDA234/test/test.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 20
[Tue Dec 10 16:21:32 2024] Launched synth_1...
Run output will be captured here: C:/Users/A/Desktop/EDA234/test/test.runs/synth_1/runme.log
[Tue Dec 10 16:21:32 2024] Launched impl_1...
Run output will be captured here: C:/Users/A/Desktop/EDA234/test/test.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/A/Desktop/EDA234/test/test.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 20
[Tue Dec 10 16:25:01 2024] Launched synth_1...
Run output will be captured here: C:/Users/A/Desktop/EDA234/test/test.runs/synth_1/runme.log
[Tue Dec 10 16:25:01 2024] Launched impl_1...
Run output will be captured here: C:/Users/A/Desktop/EDA234/test/test.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-07:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2162.008 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AE3C38A
set_property PROGRAM.FILE {C:\Users\A\Downloads\Nexys4_UART.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/A/Downloads/Nexys4_UART.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AE3C38A
close_hw_manager
add_files -norecurse C:/Users/A/Desktop/Nexys4_UART-master/VHDL/UART_TX.vhd
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/A/Desktop/EDA234/test/test.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 20
[Tue Dec 10 16:49:53 2024] Launched synth_1...
Run output will be captured here: C:/Users/A/Desktop/EDA234/test/test.runs/synth_1/runme.log
[Tue Dec 10 16:49:53 2024] Launched impl_1...
Run output will be captured here: C:/Users/A/Desktop/EDA234/test/test.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-07:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2875.473 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AE3C38A
set_property PROGRAM.FILE {C:\Users\A\Downloads\Nexys4_UART.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/A/Downloads/Nexys4_UART.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/A/Desktop/EDA234/test/test.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 20
[Tue Dec 10 17:13:30 2024] Launched synth_1...
Run output will be captured here: C:/Users/A/Desktop/EDA234/test/test.runs/synth_1/runme.log
[Tue Dec 10 17:13:30 2024] Launched impl_1...
Run output will be captured here: C:/Users/A/Desktop/EDA234/test/test.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/A/Desktop/EDA234/test/test.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 20
[Tue Dec 10 17:16:50 2024] Launched synth_1...
Run output will be captured here: C:/Users/A/Desktop/EDA234/test/test.runs/synth_1/runme.log
[Tue Dec 10 17:16:50 2024] Launched impl_1...
Run output will be captured here: C:/Users/A/Desktop/EDA234/test/test.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/A/Downloads/Nexys4_UART.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AE3C38A
ERROR: [Labtoolstcl 44-695] CS Server shut down, disconnecting from server: localhost:3121
