library ieee;
use ieee.std_logic_1164.all;

entity bit1shift is
    generic(
        operand_width : integer:=4;
        );
    port (
        A: in std_logic_vector(operand_width-1 downto 0);
        op: out std_logic_vector((operand_width*2)-1 downto 0)
    ) ;
end bit1shift;

architecture a1 of bit1shift is
    function add(A: in std_logic_vector(operand_width-1 downto 0))


begin


op <= "000"&A&"0";


end process ; 
end a1 ;
