{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 17:02:41 2019 " "Info: Processing started: Fri May 17 17:02:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PQP -c PQP " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PQP -c PQP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxlocontrol.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxlocontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxLOControl " "Info: Found entity 1: MuxLOControl" {  } { { "MuxLOControl.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxLOControl.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxmem.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxMem " "Info: Found entity 1: MuxMem" {  } { { "MuxMem.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMem.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxshiftamt.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxshiftamt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxShiftAmt " "Info: Found entity 1: MuxShiftAmt" {  } { { "MuxShiftAmt.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxShiftAmt.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxshiftsrc.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxshiftsrc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxShiftSrc " "Info: Found entity 1: MuxShiftSrc" {  } { { "MuxShiftSrc.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxShiftSrc.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxdst.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxdst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxDST " "Info: Found entity 1: MuxDST" {  } { { "MuxDST.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxDST.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 CPU.sv(235) " "Warning (10229): Verilog HDL Expression warning at CPU.sv(235): truncated literal to match 1 bits" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 235 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxalusrca.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxalusrca.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxALUSrcA " "Info: Found entity 1: MuxALUSrcA" {  } { { "MuxALUSrcA.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcA.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxalusrcb.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxalusrcb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxALUSrcB " "Info: Found entity 1: MuxALUSrcB" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxpcsource.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxpcsource.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxPCSource " "Info: Found entity 1: MuxPCSource" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ControlUnit.sv(88) " "Warning (10268): Verilog HDL information at ControlUnit.sv(88): always construct contains both blocking and non-blocking assignments" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 88 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset Reset ControlUnit.sv(3) " "Info (10281): Verilog HDL Declaration information at ControlUnit.sv(3): object \"reset\" differs only in case from object \"Reset\" in the same scope" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Info: Found entity 1: ControlUnit" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxiord.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxiord.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxIord " "Info: Found entity 1: MuxIord" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxmemtoreg.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxmemtoreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxMemToReg " "Info: Found entity 1: MuxMemToReg" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxregdst.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxregdst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxRegDst " "Info: Found entity 1: MuxRegDst" {  } { { "MuxRegDst.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxRegDst.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loadbox.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file loadbox.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LoadBox " "Info: Found entity 1: LoadBox" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Multi.sv(12) " "Warning (10268): Verilog HDL information at Multi.sv(12): always construct contains both blocking and non-blocking assignments" {  } { { "Multi.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Multi.sv" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file multi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multi " "Info: Found entity 1: Multi" {  } { { "Multi.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Multi.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Info: Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:PC " "Info: Elaborating entity \"Registrador\" for hierarchy \"Registrador:PC\"" {  } { { "CPU.sv" "PC" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:ControlUnit " "Info: Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:ControlUnit\"" {  } { { "CPU.sv" "ControlUnit" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 119 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(115) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(115): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(138) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(138): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(161) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(161): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(184) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(184): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(207) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(207): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.sv(226) " "Warning (10270): Verilog HDL Case Statement warning at ControlUnit.sv(226): incomplete case statement has no default case item" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 226 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(262) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(262): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(285) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(285): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(308) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(308): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(331) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(331): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(354) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(354): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(377) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(377): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(400) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(400): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(423) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(423): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(446) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(446): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(469) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(469): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(492) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(492): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(515) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(515): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(538) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(538): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(561) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(561): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(584) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(584): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(607) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(607): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(630) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(630): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(653) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(653): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(676) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(676): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(699) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(699): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(722) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(722): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(745) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(745): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(769) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(769): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(795) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(795): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(819) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(819): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 819 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(841) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(841): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 841 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(869) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(869): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 869 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(891) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(891): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 891 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(919) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(919): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 919 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(941) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(941): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 941 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(969) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(969): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 969 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(991) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(991): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(1020) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(1020): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1020 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(1043) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(1043): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.sv(1045) " "Warning (10270): Verilog HDL Case Statement warning at ControlUnit.sv(1045): incomplete case statement has no default case item" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1045 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(1070) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(1070): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1070 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(1093) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(1093): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1093 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(1116) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(1116): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(1139) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(1139): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(1162) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(1162): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(1186) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(1186): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(1209) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(1209): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(1232) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(1232): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(1255) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(1255): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(1278) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(1278): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate ControlUnit.sv(95) " "Warning (10240): Verilog HDL Always Construct warning at ControlUnit.sv(95): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Lui2 ControlUnit.sv(95) " "Info (10041): Inferred latch for \"nextstate.Lui2\" at ControlUnit.sv(95)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Lui ControlUnit.sv(95) " "Info (10041): Inferred latch for \"nextstate.Lui\" at ControlUnit.sv(95)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.LSaveb ControlUnit.sv(95) " "Info (10041): Inferred latch for \"nextstate.LSaveb\" at ControlUnit.sv(95)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.LSaveh ControlUnit.sv(95) " "Info (10041): Inferred latch for \"nextstate.LSaveh\" at ControlUnit.sv(95)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.LSave ControlUnit.sv(95) " "Info (10041): Inferred latch for \"nextstate.LSave\" at ControlUnit.sv(95)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.LGet ControlUnit.sv(95) " "Info (10041): Inferred latch for \"nextstate.LGet\" at ControlUnit.sv(95)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Lw ControlUnit.sv(95) " "Info (10041): Inferred latch for \"nextstate.Lw\" at ControlUnit.sv(95)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.BleCompare ControlUnit.sv(95) " "Info (10041): Inferred latch for \"nextstate.BleCompare\" at ControlUnit.sv(95)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Ble ControlUnit.sv(95) " "Info (10041): Inferred latch for \"nextstate.Ble\" at ControlUnit.sv(95)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.BgtCompare ControlUnit.sv(95) " "Info (10041): Inferred latch for \"nextstate.BgtCompare\" at ControlUnit.sv(95)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Bgt ControlUnit.sv(95) " "Info (10041): Inferred latch for \"nextstate.Bgt\" at ControlUnit.sv(95)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.BneCompare ControlUnit.sv(95) " "Info (10041): Inferred latch for \"nextstate.BneCompare\" at ControlUnit.sv(95)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Bne ControlUnit.sv(95) " "Info (10041): Inferred latch for \"nextstate.Bne\" at ControlUnit.sv(95)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.BeqCompare ControlUnit.sv(95) " "Info (10041): Inferred latch for \"nextstate.BeqCompare\" at ControlUnit.sv(95)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Beq ControlUnit.sv(95) " "Info (10041): Inferred latch for \"nextstate.Beq\" at ControlUnit.sv(95)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Addiu ControlUnit.sv(95) " "Info (10041): Inferred latch for \"nextstate.Addiu\" at ControlUnit.sv(95)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.OverflowExc ControlUnit.sv(95) " "Info (10041): Inferred latch for \"nextstate.OverflowExc\" at ControlUnit.sv(95)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Slt ControlUnit.sv(95) " "Info (10041): Inferred latch for \"nextstate.Slt\" at ControlUnit.sv(95)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.SrlWriteReg ControlUnit.sv(95) " "Info (10041): Inferred latch for \"nextstate.SrlWriteReg\" at ControlUnit.sv(95)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.SrlOp ControlUnit.sv(95) " "Info (10041): Inferred latch for \"nextstate.SrlOp\" at ControlUnit.sv(95)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Srl ControlUnit.sv(95) " "Info (10041): Inferred latch for \"nextstate.Srl\" at ControlUnit.sv(95)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.SravWriteReg ControlUnit.sv(95) " "Info (10041): Inferred latch for \"nextstate.SravWriteReg\" at ControlUnit.sv(95)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.SravOp ControlUnit.sv(95) " "Info (10041): Inferred latch for \"nextstate.SravOp\" at ControlUnit.sv(95)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Srav ControlUnit.sv(95) " "Info (10041): Inferred latch for \"nextstate.Srav\" at ControlUnit.sv(95)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.SllOp ControlUnit.sv(95) " "Info (10041): Inferred latch for \"nextstate.SllOp\" at ControlUnit.sv(95)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.SllvOp ControlUnit.sv(95) " "Info (10041): Inferred latch for \"nextstate.SllvOp\" at ControlUnit.sv(95)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.SraWriteReg ControlUnit.sv(95) " "Info (10041): Inferred latch for \"nextstate.SraWriteReg\" at ControlUnit.sv(95)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.SraOp ControlUnit.sv(95) " "Info (10041): Inferred latch for \"nextstate.SraOp\" at ControlUnit.sv(95)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Sra ControlUnit.sv(95) " "Info (10041): Inferred latch for \"nextstate.Sra\" at ControlUnit.sv(95)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.SllvWriteReg ControlUnit.sv(95) " "Info (10041): Inferred latch for \"nextstate.SllvWriteReg\" at ControlUnit.sv(95)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Sllv ControlUnit.sv(95) " "Info (10041): Inferred latch for \"nextstate.Sllv\" at ControlUnit.sv(95)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.SllWriteReg ControlUnit.sv(95) " "Info (10041): Inferred latch for \"nextstate.SllWriteReg\" at ControlUnit.sv(95)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Sll ControlUnit.sv(95) " "Info (10041): Inferred latch for \"nextstate.Sll\" at ControlUnit.sv(95)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Jr ControlUnit.sv(95) " "Info (10041): Inferred latch for \"nextstate.Jr\" at ControlUnit.sv(95)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Rte ControlUnit.sv(95) " "Info (10041): Inferred latch for \"nextstate.Rte\" at ControlUnit.sv(95)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.WriteInPC ControlUnit.sv(95) " "Info (10041): Inferred latch for \"nextstate.WriteInPC\" at ControlUnit.sv(95)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Break ControlUnit.sv(95) " "Info (10041): Inferred latch for \"nextstate.Break\" at ControlUnit.sv(95)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Sub ControlUnit.sv(95) " "Info (10041): Inferred latch for \"nextstate.Sub\" at ControlUnit.sv(95)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.And ControlUnit.sv(95) " "Info (10041): Inferred latch for \"nextstate.And\" at ControlUnit.sv(95)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.WaitMemRead2 ControlUnit.sv(95) " "Info (10041): Inferred latch for \"nextstate.WaitMemRead2\" at ControlUnit.sv(95)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.WriteInRegAddi ControlUnit.sv(95) " "Info (10041): Inferred latch for \"nextstate.WriteInRegAddi\" at ControlUnit.sv(95)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Addi ControlUnit.sv(95) " "Info (10041): Inferred latch for \"nextstate.Addi\" at ControlUnit.sv(95)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Wait ControlUnit.sv(95) " "Info (10041): Inferred latch for \"nextstate.Wait\" at ControlUnit.sv(95)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.WriteInReg ControlUnit.sv(95) " "Info (10041): Inferred latch for \"nextstate.WriteInReg\" at ControlUnit.sv(95)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Add ControlUnit.sv(95) " "Info (10041): Inferred latch for \"nextstate.Add\" at ControlUnit.sv(95)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Decode ControlUnit.sv(95) " "Info (10041): Inferred latch for \"nextstate.Decode\" at ControlUnit.sv(95)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.WaitMemRead ControlUnit.sv(95) " "Info (10041): Inferred latch for \"nextstate.WaitMemRead\" at ControlUnit.sv(95)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Start ControlUnit.sv(95) " "Info (10041): Inferred latch for \"nextstate.Start\" at ControlUnit.sv(95)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxALUSrcA MuxALUSrcA:MuxALUSrcA " "Info: Elaborating entity \"MuxALUSrcA\" for hierarchy \"MuxALUSrcA:MuxALUSrcA\"" {  } { { "CPU.sv" "MuxALUSrcA" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 129 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A MuxALUSrcA.sv(10) " "Warning (10235): Verilog HDL Always Construct warning at MuxALUSrcA.sv(10): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxALUSrcA.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcA.sv" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B MuxALUSrcA.sv(11) " "Warning (10235): Verilog HDL Always Construct warning at MuxALUSrcA.sv(11): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxALUSrcA.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcA.sv" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C MuxALUSrcA.sv(12) " "Warning (10235): Verilog HDL Always Construct warning at MuxALUSrcA.sv(12): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxALUSrcA.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcA.sv" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D MuxALUSrcA.sv(13) " "Warning (10235): Verilog HDL Always Construct warning at MuxALUSrcA.sv(13): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxALUSrcA.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcA.sv" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxALUSrcB MuxALUSrcB:MuxALUSrcB " "Info: Elaborating entity \"MuxALUSrcB\" for hierarchy \"MuxALUSrcB:MuxALUSrcB\"" {  } { { "CPU.sv" "MuxALUSrcB" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 140 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A MuxALUSrcB.sv(12) " "Warning (10235): Verilog HDL Always Construct warning at MuxALUSrcB.sv(12): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B MuxALUSrcB.sv(13) " "Warning (10235): Verilog HDL Always Construct warning at MuxALUSrcB.sv(13): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C MuxALUSrcB.sv(14) " "Warning (10235): Verilog HDL Always Construct warning at MuxALUSrcB.sv(14): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D MuxALUSrcB.sv(15) " "Warning (10235): Verilog HDL Always Construct warning at MuxALUSrcB.sv(15): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "E MuxALUSrcB.sv(16) " "Warning (10235): Verilog HDL Always Construct warning at MuxALUSrcB.sv(16): variable \"E\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "F MuxALUSrcB.sv(17) " "Warning (10235): Verilog HDL Always Construct warning at MuxALUSrcB.sv(17): variable \"F\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MuxALUSrcB.sv(11) " "Warning (10270): Verilog HDL Case Statement warning at MuxALUSrcB.sv(11): incomplete case statement has no default case item" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out MuxALUSrcB.sv(10) " "Warning (10240): Verilog HDL Always Construct warning at MuxALUSrcB.sv(10): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[0\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[1\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[2\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[3\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[4\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[5\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[6\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[7\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[8\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[9\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[10\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[11\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[12\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[13\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[14\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[15\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[16\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[17\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[18\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[19\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[20\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[21\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[22\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[23\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[24\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[25\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[26\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[27\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[28\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[29\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[30\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[31\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxPCSource MuxPCSource:MuxPCSource " "Info: Elaborating entity \"MuxPCSource\" for hierarchy \"MuxPCSource:MuxPCSource\"" {  } { { "CPU.sv" "MuxPCSource" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 151 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A MuxPCSource.sv(10) " "Warning (10235): Verilog HDL Always Construct warning at MuxPCSource.sv(10): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B MuxPCSource.sv(11) " "Warning (10235): Verilog HDL Always Construct warning at MuxPCSource.sv(11): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C MuxPCSource.sv(12) " "Warning (10235): Verilog HDL Always Construct warning at MuxPCSource.sv(12): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D MuxPCSource.sv(13) " "Warning (10235): Verilog HDL Always Construct warning at MuxPCSource.sv(13): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "E MuxPCSource.sv(14) " "Warning (10235): Verilog HDL Always Construct warning at MuxPCSource.sv(14): variable \"E\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "F MuxPCSource.sv(15) " "Warning (10235): Verilog HDL Always Construct warning at MuxPCSource.sv(15): variable \"F\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MuxPCSource.sv(9) " "Warning (10270): Verilog HDL Case Statement warning at MuxPCSource.sv(9): incomplete case statement has no default case item" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out MuxPCSource.sv(8) " "Warning (10240): Verilog HDL Always Construct warning at MuxPCSource.sv(8): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[0\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[1\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[2\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[3\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[4\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[5\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[6\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[7\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[8\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[9\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[10\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[11\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[12\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[13\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[14\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[15\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[16\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[17\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[18\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[19\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[20\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[21\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[22\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[23\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[24\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[25\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[26\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[27\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[28\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[29\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[30\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[31\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula32 Ula32:ULA " "Info: Elaborating entity \"Ula32\" for hierarchy \"Ula32:ULA\"" {  } { { "CPU.sv" "ULA" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 164 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:Memoria " "Info: Elaborating entity \"Memoria\" for hierarchy \"Memoria:Memoria\"" {  } { { "CPU.sv" "Memoria" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 172 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ Memoria:Memoria\|LPM_RAM_DQ:MEM " "Info: Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"Memoria:Memoria\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "MEM" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:Memoria\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:Memoria\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:Memoria\|LPM_RAM_DQ:MEM " "Info: Instantiated megafunction \"Memoria:Memoria\|LPM_RAM_DQ:MEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Info: Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE instrucoes.mif " "Info: Parameter \"LPM_FILE\" = \"instrucoes.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Info: Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Info: Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Memoria.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Memoria.vhd" 144 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices " "Warning: Assertion warning: altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices" {  } { { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Memoria.vhd" 144 0 0 } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 172 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram Memoria:Memoria\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\", which is child of megafunction instantiation \"Memoria:Memoria\|LPM_RAM_DQ:MEM\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block Memoria:Memoria\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"Memoria:Memoria\|LPM_RAM_DQ:MEM\"" {  } { { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "Memoria.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g2a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_g2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g2a1 " "Info: Found entity 1: altsyncram_g2a1" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/db/altsyncram_g2a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g2a1 Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated " "Info: Elaborating entity \"altsyncram_g2a1\" for hierarchy \"Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 80 instrucoes.mif " "Critical Warning: Memory depth (256) in the design file differs from memory depth (80) in the Memory Initialization File \"instrucoes.mif\" -- setting initial value for remaining addresses to 0" {  } { { "Memoria.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Memoria.vhd" 144 0 0 } }  } 1 0 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Reg Instr_Reg:InstructionRegister " "Info: Elaborating entity \"Instr_Reg\" for hierarchy \"Instr_Reg:InstructionRegister\"" {  } { { "CPU.sv" "InstructionRegister" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 183 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxIord MuxIord:MuxIord " "Info: Elaborating entity \"MuxIord\" for hierarchy \"MuxIord:MuxIord\"" {  } { { "CPU.sv" "MuxIord" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 194 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A MuxIord.sv(9) " "Warning (10235): Verilog HDL Always Construct warning at MuxIord.sv(9): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B MuxIord.sv(10) " "Warning (10235): Verilog HDL Always Construct warning at MuxIord.sv(10): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C MuxIord.sv(11) " "Warning (10235): Verilog HDL Always Construct warning at MuxIord.sv(11): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D MuxIord.sv(12) " "Warning (10235): Verilog HDL Always Construct warning at MuxIord.sv(12): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "E MuxIord.sv(13) " "Warning (10235): Verilog HDL Always Construct warning at MuxIord.sv(13): variable \"E\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "F MuxIord.sv(14) " "Warning (10235): Verilog HDL Always Construct warning at MuxIord.sv(14): variable \"F\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MuxIord.sv(8) " "Warning (10270): Verilog HDL Case Statement warning at MuxIord.sv(8): incomplete case statement has no default case item" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out MuxIord.sv(7) " "Warning (10240): Verilog HDL Always Construct warning at MuxIord.sv(7): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[0\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[1\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[2\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[3\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[4\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[5\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[6\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[7\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[8\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[9\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[10\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[11\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[12\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[13\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[14\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[15\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[16\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[17\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[18\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[19\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[20\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[21\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[22\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[23\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[24\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[25\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[26\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[27\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[28\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[29\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[30\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[31\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxMemToReg MuxMemToReg:MuxMemToReg " "Info: Elaborating entity \"MuxMemToReg\" for hierarchy \"MuxMemToReg:MuxMemToReg\"" {  } { { "CPU.sv" "MuxMemToReg" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 207 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A MuxMemToReg.sv(10) " "Warning (10235): Verilog HDL Always Construct warning at MuxMemToReg.sv(10): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B MuxMemToReg.sv(11) " "Warning (10235): Verilog HDL Always Construct warning at MuxMemToReg.sv(11): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C MuxMemToReg.sv(12) " "Warning (10235): Verilog HDL Always Construct warning at MuxMemToReg.sv(12): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D MuxMemToReg.sv(13) " "Warning (10235): Verilog HDL Always Construct warning at MuxMemToReg.sv(13): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "E MuxMemToReg.sv(14) " "Warning (10235): Verilog HDL Always Construct warning at MuxMemToReg.sv(14): variable \"E\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "F MuxMemToReg.sv(16) " "Warning (10235): Verilog HDL Always Construct warning at MuxMemToReg.sv(16): variable \"F\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "G MuxMemToReg.sv(17) " "Warning (10235): Verilog HDL Always Construct warning at MuxMemToReg.sv(17): variable \"G\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "H MuxMemToReg.sv(18) " "Warning (10235): Verilog HDL Always Construct warning at MuxMemToReg.sv(18): variable \"H\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MuxMemToReg.sv(9) " "Warning (10270): Verilog HDL Case Statement warning at MuxMemToReg.sv(9): incomplete case statement has no default case item" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out MuxMemToReg.sv(8) " "Warning (10240): Verilog HDL Always Construct warning at MuxMemToReg.sv(8): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[0\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[1\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[2\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[3\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[4\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[5\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[6\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[7\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[8\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[9\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[10\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[11\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[12\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[13\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[14\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[15\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[16\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[17\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[18\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[19\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[20\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[21\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[22\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[23\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[24\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[25\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[26\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[27\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[28\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[29\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[30\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[31\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxRegDst MuxRegDst:MuxRegDst " "Info: Elaborating entity \"MuxRegDst\" for hierarchy \"MuxRegDst:MuxRegDst\"" {  } { { "CPU.sv" "MuxRegDst" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 240 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A MuxRegDst.sv(10) " "Warning (10235): Verilog HDL Always Construct warning at MuxRegDst.sv(10): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxRegDst.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxRegDst.sv" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B MuxRegDst.sv(11) " "Warning (10235): Verilog HDL Always Construct warning at MuxRegDst.sv(11): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxRegDst.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxRegDst.sv" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C MuxRegDst.sv(12) " "Warning (10235): Verilog HDL Always Construct warning at MuxRegDst.sv(12): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxRegDst.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxRegDst.sv" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D MuxRegDst.sv(13) " "Warning (10235): Verilog HDL Always Construct warning at MuxRegDst.sv(13): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxRegDst.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxRegDst.sv" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_reg Banco_reg:BancoRegistradores " "Info: Elaborating entity \"Banco_reg\" for hierarchy \"Banco_reg:BancoRegistradores\"" {  } { { "CPU.sv" "BancoRegistradores" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 252 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegDesloc RegDesloc:RegDesloc " "Info: Elaborating entity \"RegDesloc\" for hierarchy \"RegDesloc:RegDesloc\"" {  } { { "CPU.sv" "RegDesloc" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 261 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp RegDesloc.vhd(1072) " "Warning (10492): VHDL Process Statement warning at RegDesloc.vhd(1072): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/RegDesloc.vhd" 1072 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxShiftSrc MuxShiftSrc:MuxShiftSrc " "Info: Elaborating entity \"MuxShiftSrc\" for hierarchy \"MuxShiftSrc:MuxShiftSrc\"" {  } { { "CPU.sv" "MuxShiftSrc" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 268 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A MuxShiftSrc.sv(9) " "Warning (10235): Verilog HDL Always Construct warning at MuxShiftSrc.sv(9): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxShiftSrc.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxShiftSrc.sv" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B MuxShiftSrc.sv(10) " "Warning (10235): Verilog HDL Always Construct warning at MuxShiftSrc.sv(10): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxShiftSrc.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxShiftSrc.sv" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxShiftAmt MuxShiftAmt:MuxShiftAmt " "Info: Elaborating entity \"MuxShiftAmt\" for hierarchy \"MuxShiftAmt:MuxShiftAmt\"" {  } { { "CPU.sv" "MuxShiftAmt" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 275 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A MuxShiftAmt.sv(9) " "Warning (10235): Verilog HDL Always Construct warning at MuxShiftAmt.sv(9): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxShiftAmt.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxShiftAmt.sv" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B MuxShiftAmt.sv(10) " "Warning (10235): Verilog HDL Always Construct warning at MuxShiftAmt.sv(10): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxShiftAmt.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxShiftAmt.sv" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LoadBox LoadBox:LoadBox " "Info: Elaborating entity \"LoadBox\" for hierarchy \"LoadBox:LoadBox\"" {  } { { "CPU.sv" "LoadBox" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 289 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A LoadBox.sv(8) " "Warning (10235): Verilog HDL Always Construct warning at LoadBox.sv(8): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A LoadBox.sv(9) " "Warning (10235): Verilog HDL Always Construct warning at LoadBox.sv(9): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A LoadBox.sv(10) " "Warning (10235): Verilog HDL Always Construct warning at LoadBox.sv(10): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LoadBox.sv(7) " "Warning (10270): Verilog HDL Case Statement warning at LoadBox.sv(7): incomplete case statement has no default case item" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 7 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out LoadBox.sv(6) " "Warning (10240): Verilog HDL Always Construct warning at LoadBox.sv(6): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[0\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[1\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[2\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[3\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[4\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[5\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[6\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[7\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[8\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[9\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[10\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[11\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[12\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[13\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[14\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[15\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[16\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[17\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[18\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[19\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[20\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[21\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[22\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[23\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[24\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[25\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[26\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[27\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[28\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[29\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[30\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[31\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multi Multi:Multi " "Info: Elaborating entity \"Multi\" for hierarchy \"Multi:Multi\"" {  } { { "CPU.sv" "Multi" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 299 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Multi.sv(28) " "Warning (10199): Verilog HDL Case Statement warning at Multi.sv(28): case item expression never matches the case expression" {  } { { "Multi.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Multi.sv" 28 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Multi.sv(31) " "Warning (10199): Verilog HDL Case Statement warning at Multi.sv(31): case item expression never matches the case expression" {  } { { "Multi.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Multi.sv" 31 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "IsControl\[1\] " "Warning (12110): Net \"IsControl\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "IsControl\[1\]" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "IsControl\[1\] " "Warning (12110): Net \"IsControl\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "IsControl\[1\]" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "IsControl\[1\] " "Warning (12110): Net \"IsControl\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "IsControl\[1\]" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LoadBox:LoadBox\|out\[2\] " "Warning: LATCH primitive \"LoadBox:LoadBox\|out\[2\]\" is permanently enabled" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LoadBox:LoadBox\|out\[3\] " "Warning: LATCH primitive \"LoadBox:LoadBox\|out\[3\]\" is permanently enabled" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LoadBox:LoadBox\|out\[4\] " "Warning: LATCH primitive \"LoadBox:LoadBox\|out\[4\]\" is permanently enabled" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LoadBox:LoadBox\|out\[5\] " "Warning: LATCH primitive \"LoadBox:LoadBox\|out\[5\]\" is permanently enabled" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LoadBox:LoadBox\|out\[6\] " "Warning: LATCH primitive \"LoadBox:LoadBox\|out\[6\]\" is permanently enabled" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LoadBox:LoadBox\|out\[7\] " "Warning: LATCH primitive \"LoadBox:LoadBox\|out\[7\]\" is permanently enabled" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LoadBox:LoadBox\|out\[1\] " "Warning: LATCH primitive \"LoadBox:LoadBox\|out\[1\]\" is permanently enabled" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[0\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[0\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[1\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[1\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[2\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[2\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[3\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[3\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[4\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[4\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[5\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[5\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[6\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[6\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[7\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[7\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[0\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[0\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[1\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[1\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[2\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[2\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[3\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[3\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[4\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[4\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[5\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[5\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[6\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[6\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[7\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[7\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[8\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[8\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[9\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[9\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[10\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[10\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[11\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[11\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[12\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[12\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[13\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[13\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[14\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[14\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[15\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[15\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[16\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[16\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[17\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[17\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[18\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[18\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[19\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[19\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[20\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[20\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[21\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[21\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[22\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[22\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[23\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[23\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[24\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[24\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[25\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[25\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[26\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[26\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[27\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[27\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[28\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[28\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[29\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[29\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[30\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[30\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[31\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[31\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[0\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[0\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[1\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[1\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[2\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[2\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[3\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[3\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[4\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[4\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[5\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[5\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[6\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[6\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[7\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[7\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[31\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[31\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[0\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[0\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[1\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[1\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[2\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[2\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[3\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[3\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[4\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[4\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[5\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[5\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[6\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[6\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[7\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[7\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[8\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[8\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[9\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[9\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[10\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[10\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[11\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[11\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[12\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[12\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[13\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[13\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[14\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[14\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[15\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[15\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[16\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[16\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[17\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[17\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[18\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[18\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[19\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[19\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[20\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[20\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[21\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[21\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[22\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[22\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[23\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[23\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[24\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[24\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[25\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[25\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[26\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[26\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[27\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[27\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[28\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[28\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[29\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[29\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[30\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[30\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[31\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[31\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[0\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[0\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[1\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[1\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[2\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[2\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[3\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[3\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[4\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[4\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[5\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[5\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[6\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[6\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[7\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[7\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[8\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[8\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[9\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[9\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[10\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[10\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[11\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[11\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[12\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[12\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[13\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[13\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[14\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[14\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[15\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[15\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[16\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[16\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[17\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[17\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[18\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[18\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[19\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[19\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[20\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[20\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[21\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[21\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[22\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[22\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[23\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[23\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[24\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[24\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[25\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[25\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[26\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[26\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[27\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[27\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[28\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[28\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[29\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[29\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[30\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[30\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[0\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[0\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[1\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[1\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[2\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[2\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[3\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[3\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[4\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[4\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[5\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[5\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[6\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[6\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[7\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[7\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[8\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[8\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[9\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[9\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[10\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[10\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[11\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[11\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[12\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[12\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[13\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[13\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[14\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[14\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[15\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[15\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[16\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[16\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[17\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[17\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[18\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[18\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[19\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[19\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[20\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[20\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[21\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[21\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[22\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[22\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[23\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[23\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[24\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[24\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[25\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[25\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[26\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[26\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[27\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[27\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[28\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[28\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[29\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[29\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[30\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[30\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[31\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[31\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "Warning: 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Addi_2911 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Addi_2911 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:ControlUnit\|state.Decode " "Warning: Ports D and ENA on the latch are fed by the same signal ControlUnit:ControlUnit\|state.Decode" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 86 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Sub_2797 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Sub_2797 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_Reg:InstructionRegister\|Instr15_0\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:InstructionRegister\|Instr15_0\[4\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Jr_2679 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Jr_2679 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_Reg:InstructionRegister\|Instr15_0\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:InstructionRegister\|Instr15_0\[4\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Srav_2391 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Srav_2391 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_Reg:InstructionRegister\|Instr15_0\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:InstructionRegister\|Instr15_0\[4\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Slt_2219 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Slt_2219 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:ControlUnit\|state.Decode " "Warning: Ports D and ENA on the latch are fed by the same signal ControlUnit:ControlUnit\|state.Decode" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 86 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Addiu_2161 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Addiu_2161 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:ControlUnit\|state.Decode " "Warning: Ports D and ENA on the latch are fed by the same signal ControlUnit:ControlUnit\|state.Decode" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 86 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.LSaveh_1823 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.LSaveh_1823 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:ControlUnit\|state.LGet " "Warning: Ports D and ENA on the latch are fed by the same signal ControlUnit:ControlUnit\|state.LGet" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 86 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Lui_1763 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Lui_1763 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_Reg:InstructionRegister\|Instr31_26\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:InstructionRegister\|Instr31_26\[5\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.And_2827 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.And_2827 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_Reg:InstructionRegister\|Instr15_0\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:InstructionRegister\|Instr15_0\[4\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Rte_2709 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Rte_2709 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_Reg:InstructionRegister\|Instr15_0\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:InstructionRegister\|Instr15_0\[4\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Sllv_2591 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Sllv_2591 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_Reg:InstructionRegister\|Instr15_0\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:InstructionRegister\|Instr15_0\[4\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Beq_2133 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Beq_2133 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:ControlUnit\|state.Decode " "Warning: Ports D and ENA on the latch are fed by the same signal ControlUnit:ControlUnit\|state.Decode" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 86 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Bgt_2021 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Bgt_2021 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_Reg:InstructionRegister\|Instr31_26\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:InstructionRegister\|Instr31_26\[5\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Lw_1909 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Lw_1909 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:ControlUnit\|state.Decode " "Warning: Ports D and ENA on the latch are fed by the same signal ControlUnit:ControlUnit\|state.Decode" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 86 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.LSaveb_1793 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.LSaveb_1793 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:ControlUnit\|state.LGet " "Warning: Ports D and ENA on the latch are fed by the same signal ControlUnit:ControlUnit\|state.LGet" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 86 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Add_2997 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Add_2997 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_Reg:InstructionRegister\|Instr15_0\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:InstructionRegister\|Instr15_0\[4\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Break_2767 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Break_2767 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_Reg:InstructionRegister\|Instr15_0\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:InstructionRegister\|Instr15_0\[4\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Sra_2533 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Sra_2533 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_Reg:InstructionRegister\|Instr15_0\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:InstructionRegister\|Instr15_0\[4\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Srl_2305 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Srl_2305 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_Reg:InstructionRegister\|Instr15_0\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:InstructionRegister\|Instr15_0\[4\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Bne_2077 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Bne_2077 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:ControlUnit\|state.Decode " "Warning: Ports D and ENA on the latch are fed by the same signal ControlUnit:ControlUnit\|state.Decode" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 86 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.LSave_1853 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.LSave_1853 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:ControlUnit\|state.LGet " "Warning: Ports D and ENA on the latch are fed by the same signal ControlUnit:ControlUnit\|state.LGet" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 86 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Ble_1965 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Ble_1965 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_Reg:InstructionRegister\|Instr31_26\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:InstructionRegister\|Instr31_26\[5\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Sll_2649 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Sll_2649 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_Reg:InstructionRegister\|Instr15_0\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:InstructionRegister\|Instr15_0\[4\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 95 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "stateout\[6\] GND " "Warning (13410): Pin \"stateout\[6\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ImediatoExtended\[16\] GND " "Warning (13410): Pin \"ImediatoExtended\[16\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ImediatoExtended\[17\] GND " "Warning (13410): Pin \"ImediatoExtended\[17\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ImediatoExtended\[18\] GND " "Warning (13410): Pin \"ImediatoExtended\[18\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ImediatoExtended\[19\] GND " "Warning (13410): Pin \"ImediatoExtended\[19\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ImediatoExtended\[20\] GND " "Warning (13410): Pin \"ImediatoExtended\[20\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ImediatoExtended\[21\] GND " "Warning (13410): Pin \"ImediatoExtended\[21\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ImediatoExtended\[22\] GND " "Warning (13410): Pin \"ImediatoExtended\[22\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ImediatoExtended\[23\] GND " "Warning (13410): Pin \"ImediatoExtended\[23\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ImediatoExtended\[24\] GND " "Warning (13410): Pin \"ImediatoExtended\[24\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ImediatoExtended\[25\] GND " "Warning (13410): Pin \"ImediatoExtended\[25\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ImediatoExtended\[26\] GND " "Warning (13410): Pin \"ImediatoExtended\[26\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ImediatoExtended\[27\] GND " "Warning (13410): Pin \"ImediatoExtended\[27\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ImediatoExtended\[28\] GND " "Warning (13410): Pin \"ImediatoExtended\[28\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ImediatoExtended\[29\] GND " "Warning (13410): Pin \"ImediatoExtended\[29\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ImediatoExtended\[30\] GND " "Warning (13410): Pin \"ImediatoExtended\[30\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ImediatoExtended\[31\] GND " "Warning (13410): Pin \"ImediatoExtended\[31\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MenorQueExtended\[1\] GND " "Warning (13410): Pin \"MenorQueExtended\[1\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MenorQueExtended\[2\] GND " "Warning (13410): Pin \"MenorQueExtended\[2\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MenorQueExtended\[3\] GND " "Warning (13410): Pin \"MenorQueExtended\[3\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MenorQueExtended\[4\] GND " "Warning (13410): Pin \"MenorQueExtended\[4\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MenorQueExtended\[5\] GND " "Warning (13410): Pin \"MenorQueExtended\[5\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MenorQueExtended\[6\] GND " "Warning (13410): Pin \"MenorQueExtended\[6\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MenorQueExtended\[7\] GND " "Warning (13410): Pin \"MenorQueExtended\[7\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MenorQueExtended\[8\] GND " "Warning (13410): Pin \"MenorQueExtended\[8\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MenorQueExtended\[9\] GND " "Warning (13410): Pin \"MenorQueExtended\[9\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MenorQueExtended\[10\] GND " "Warning (13410): Pin \"MenorQueExtended\[10\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MenorQueExtended\[11\] GND " "Warning (13410): Pin \"MenorQueExtended\[11\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MenorQueExtended\[12\] GND " "Warning (13410): Pin \"MenorQueExtended\[12\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MenorQueExtended\[13\] GND " "Warning (13410): Pin \"MenorQueExtended\[13\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MenorQueExtended\[14\] GND " "Warning (13410): Pin \"MenorQueExtended\[14\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MenorQueExtended\[15\] GND " "Warning (13410): Pin \"MenorQueExtended\[15\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MenorQueExtended\[16\] GND " "Warning (13410): Pin \"MenorQueExtended\[16\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MenorQueExtended\[17\] GND " "Warning (13410): Pin \"MenorQueExtended\[17\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MenorQueExtended\[18\] GND " "Warning (13410): Pin \"MenorQueExtended\[18\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MenorQueExtended\[19\] GND " "Warning (13410): Pin \"MenorQueExtended\[19\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MenorQueExtended\[20\] GND " "Warning (13410): Pin \"MenorQueExtended\[20\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MenorQueExtended\[21\] GND " "Warning (13410): Pin \"MenorQueExtended\[21\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MenorQueExtended\[22\] GND " "Warning (13410): Pin \"MenorQueExtended\[22\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MenorQueExtended\[23\] GND " "Warning (13410): Pin \"MenorQueExtended\[23\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MenorQueExtended\[24\] GND " "Warning (13410): Pin \"MenorQueExtended\[24\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MenorQueExtended\[25\] GND " "Warning (13410): Pin \"MenorQueExtended\[25\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MenorQueExtended\[26\] GND " "Warning (13410): Pin \"MenorQueExtended\[26\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MenorQueExtended\[27\] GND " "Warning (13410): Pin \"MenorQueExtended\[27\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MenorQueExtended\[28\] GND " "Warning (13410): Pin \"MenorQueExtended\[28\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MenorQueExtended\[29\] GND " "Warning (13410): Pin \"MenorQueExtended\[29\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MenorQueExtended\[30\] GND " "Warning (13410): Pin \"MenorQueExtended\[30\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MenorQueExtended\[31\] GND " "Warning (13410): Pin \"MenorQueExtended\[31\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ExtendLeft2\[0\] GND " "Warning (13410): Pin \"ExtendLeft2\[0\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ExtendLeft2\[1\] GND " "Warning (13410): Pin \"ExtendLeft2\[1\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ExtendLeft2\[18\] GND " "Warning (13410): Pin \"ExtendLeft2\[18\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ExtendLeft2\[19\] GND " "Warning (13410): Pin \"ExtendLeft2\[19\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ExtendLeft2\[20\] GND " "Warning (13410): Pin \"ExtendLeft2\[20\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ExtendLeft2\[21\] GND " "Warning (13410): Pin \"ExtendLeft2\[21\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ExtendLeft2\[22\] GND " "Warning (13410): Pin \"ExtendLeft2\[22\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ExtendLeft2\[23\] GND " "Warning (13410): Pin \"ExtendLeft2\[23\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ExtendLeft2\[24\] GND " "Warning (13410): Pin \"ExtendLeft2\[24\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ExtendLeft2\[25\] GND " "Warning (13410): Pin \"ExtendLeft2\[25\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ExtendLeft2\[26\] GND " "Warning (13410): Pin \"ExtendLeft2\[26\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ExtendLeft2\[27\] GND " "Warning (13410): Pin \"ExtendLeft2\[27\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ExtendLeft2\[28\] GND " "Warning (13410): Pin \"ExtendLeft2\[28\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ExtendLeft2\[29\] GND " "Warning (13410): Pin \"ExtendLeft2\[29\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ExtendLeft2\[30\] GND " "Warning (13410): Pin \"ExtendLeft2\[30\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ExtendLeft2\[31\] GND " "Warning (13410): Pin \"ExtendLeft2\[31\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "IsControl\[1\] GND " "Warning (13410): Pin \"IsControl\[1\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LoadBoxOut\[0\] GND " "Warning (13410): Pin \"LoadBoxOut\[0\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LoadBoxOut\[1\] GND " "Warning (13410): Pin \"LoadBoxOut\[1\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LoadBoxOut\[2\] GND " "Warning (13410): Pin \"LoadBoxOut\[2\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LoadBoxOut\[3\] GND " "Warning (13410): Pin \"LoadBoxOut\[3\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LoadBoxOut\[4\] GND " "Warning (13410): Pin \"LoadBoxOut\[4\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LoadBoxOut\[5\] GND " "Warning (13410): Pin \"LoadBoxOut\[5\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LoadBoxOut\[6\] GND " "Warning (13410): Pin \"LoadBoxOut\[6\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LoadBoxOut\[7\] GND " "Warning (13410): Pin \"LoadBoxOut\[7\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LoadBoxOut\[8\] GND " "Warning (13410): Pin \"LoadBoxOut\[8\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LoadBoxOut\[9\] GND " "Warning (13410): Pin \"LoadBoxOut\[9\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LoadBoxOut\[10\] GND " "Warning (13410): Pin \"LoadBoxOut\[10\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LoadBoxOut\[11\] GND " "Warning (13410): Pin \"LoadBoxOut\[11\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LoadBoxOut\[12\] GND " "Warning (13410): Pin \"LoadBoxOut\[12\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LoadBoxOut\[13\] GND " "Warning (13410): Pin \"LoadBoxOut\[13\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LoadBoxOut\[14\] GND " "Warning (13410): Pin \"LoadBoxOut\[14\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LoadBoxOut\[15\] GND " "Warning (13410): Pin \"LoadBoxOut\[15\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LoadBoxOut\[16\] GND " "Warning (13410): Pin \"LoadBoxOut\[16\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LoadBoxOut\[17\] GND " "Warning (13410): Pin \"LoadBoxOut\[17\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LoadBoxOut\[18\] GND " "Warning (13410): Pin \"LoadBoxOut\[18\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LoadBoxOut\[19\] GND " "Warning (13410): Pin \"LoadBoxOut\[19\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LoadBoxOut\[20\] GND " "Warning (13410): Pin \"LoadBoxOut\[20\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LoadBoxOut\[21\] GND " "Warning (13410): Pin \"LoadBoxOut\[21\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LoadBoxOut\[22\] GND " "Warning (13410): Pin \"LoadBoxOut\[22\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LoadBoxOut\[23\] GND " "Warning (13410): Pin \"LoadBoxOut\[23\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LoadBoxOut\[24\] GND " "Warning (13410): Pin \"LoadBoxOut\[24\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LoadBoxOut\[25\] GND " "Warning (13410): Pin \"LoadBoxOut\[25\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LoadBoxOut\[26\] GND " "Warning (13410): Pin \"LoadBoxOut\[26\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LoadBoxOut\[27\] GND " "Warning (13410): Pin \"LoadBoxOut\[27\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LoadBoxOut\[28\] GND " "Warning (13410): Pin \"LoadBoxOut\[28\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LoadBoxOut\[29\] GND " "Warning (13410): Pin \"LoadBoxOut\[29\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LoadBoxOut\[30\] GND " "Warning (13410): Pin \"LoadBoxOut\[30\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LoadBoxOut\[31\] GND " "Warning (13410): Pin \"LoadBoxOut\[31\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 7 " "Info: 7 registers lost all their fanouts during netlist optimizations. The first 7 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ControlUnit:ControlUnit\|state~4 " "Info: Register \"ControlUnit:ControlUnit\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ControlUnit:ControlUnit\|state~5 " "Info: Register \"ControlUnit:ControlUnit\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ControlUnit:ControlUnit\|state~6 " "Info: Register \"ControlUnit:ControlUnit\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ControlUnit:ControlUnit\|state~7 " "Info: Register \"ControlUnit:ControlUnit\|state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ControlUnit:ControlUnit\|state~8 " "Info: Register \"ControlUnit:ControlUnit\|state~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ControlUnit:ControlUnit\|state~9 " "Info: Register \"ControlUnit:ControlUnit\|state~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ControlUnit:ControlUnit\|state~10 " "Info: Register \"ControlUnit:ControlUnit\|state~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dmc5/Desktop/IHW/Teste/PQP.map.smsg " "Info: Generated suppressed messages file C:/Users/dmc5/Desktop/IHW/Teste/PQP.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3104 " "Info: Implemented 3104 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "351 " "Info: Implemented 351 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2719 " "Info: Implemented 2719 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 411 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 411 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "337 " "Info: Peak virtual memory: 337 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 17:03:07 2019 " "Info: Processing ended: Fri May 17 17:03:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Info: Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Info: Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
