// (C) 2001-2025 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions and other 
// software and tools, and its AMPP partner logic functions, and any output 
// files from any of the foregoing (including device programming or simulation 
// files), and any associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License Subscription 
// Agreement, Altera IP License Agreement, or other applicable 
// license agreement, including, without limitation, that your use is for the 
// sole purpose of programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the applicable 
// agreement for further details.


module ch4_pcs #(
    parameter x_std_sm_hssi_elane_pcs_1ch_0__dr_enabled = "DR_ENABLED_DR_DISABLED",
    parameter x_std_sm_hssi_elane_pcs_1ch_0__duplex_mode    = "DUPLEX_MODE_DUPLEX",
    parameter x_std_sm_hssi_elane_pcs_1ch_0__fec_mode   = "FEC_MODE_RSFEC",
    parameter x_std_sm_hssi_elane_pcs_1ch_0__fec_spec   = "FEC_SPEC_DISABLED",
    parameter x_std_sm_hssi_elane_pcs_1ch_0__fec_rx_en  = "FALSE",
    parameter x_std_sm_hssi_elane_pcs_1ch_0__fec_tx_en  = "FALSE",
    parameter x_std_sm_hssi_elane_pcs_1ch_0__loopback_mode  = "LOOPBACK_MODE_NO_LOOPBACK",
    parameter x_std_sm_hssi_elane_pcs_1ch_0__pcs_ber_mon_mode   = "PCS_BER_MON_MODE_DISABLED",
    parameter x_std_sm_hssi_elane_pcs_1ch_0__rate_mode  = "RATE_MODE_RATE_10G",
    parameter x_std_sm_hssi_elane_pcs_1ch_0__rx_dyn_mux = "RX_DYN_MUX_UNUSED",
    parameter x_std_sm_hssi_elane_pcs_1ch_0__rx_en  = "FALSE",
    parameter x_std_sm_hssi_elane_pcs_1ch_0__rx_pcs_mode    = "RX_PCS_MODE_DISABLED",
    parameter x_std_sm_hssi_elane_pcs_1ch_0__sim_mode   = "SIM_MODE_ENABLE",
    parameter x_std_sm_hssi_elane_pcs_1ch_0__sup_mode   = "SUP_MODE_USER_MODE",
    parameter x_std_sm_hssi_elane_pcs_1ch_0__tx_dyn_mux = "TX_DYN_MUX_UNUSED",
    parameter x_std_sm_hssi_elane_pcs_1ch_0__tx_en  = "FALSE",
    parameter x_std_sm_hssi_elane_pcs_1ch_0__tx_pcs_mode    = "TX_PCS_MODE_DISABLED"
)
 (
    input [19:0] x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr,
    input [31:0] x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata,
    input [3:0] x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_be,
    input [42:0] x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux,
    input [42:0] x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux,
    input [7:0] x_std_sm_hssi_elane_pcs_1ch_0__i_hssi_async_dir_eth_pcs_tx_async,
    input x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_clk,
    input x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_read,
    input x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_rstn,
    input x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_write,
    input x_std_sm_hssi_elane_pcs_1ch_0__i_ehip_rx_rst_n,
    input x_std_sm_hssi_elane_pcs_1ch_0__i_ehip_signal_ok,
    input x_std_sm_hssi_elane_pcs_1ch_0__i_ehip_tx_rst_n,
    input x_std_sm_hssi_elane_pcs_1ch_0__i_hssi_async_dir_eth_pcs_tx_direct,
    input x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_clk,
    input x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_clk,
    input x_std_sm_hssi_elane_pcs_1ch_0__i_sfreeze_2_r03f_rx_pcs_sfrz_n,
    input x_std_sm_hssi_elane_pcs_1ch_0__i_t03f_sfreeze_1_tx_pcs_sfrz_n,
    output [13:0] x_std_sm_hssi_elane_pcs_1ch_0__o_hssi_async_dir_eth_pcs_rx_async,
    output [31:0] x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata,
    output [42:0] x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data,
    output [42:0] x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data,
    output [42:0] x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data,
    output x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_valid,
    output x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_waitreq,
    output x_std_sm_hssi_elane_pcs_1ch_0__o_hssi_async_dir_eth_pcs_rx_direct,
    output x_std_sm_hssi_elane_pcs_1ch_0__o_rstepcs_rx_pcs_fully_aligned,
    output x_std_sm_hssi_elane_pcs_1ch_0__o_rx_mux_sel,
    output x_std_sm_hssi_elane_pcs_1ch_0__o_tx_mux_sel
);
    wire [13:0] x_std_sm_hssi_elane_pcs_1ch_0__o_hssi_async_dir_eth_pcs_rx_async_0;
    wire [19:0] x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr_0;
    wire [31:0] x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0;
    wire [31:0] x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0;
    wire [3:0] x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_be_0;
    wire [42:0] x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0;
    wire [42:0] x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0;
    wire [42:0] x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0;
    wire [42:0] x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0;
    wire [42:0] x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0;
    wire [7:0] x_std_sm_hssi_elane_pcs_1ch_0__i_hssi_async_dir_eth_pcs_tx_async_0;
    wire x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_clk_1;
    wire x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_read_1;
    wire x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_rstn_1;
    wire x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_write_1;
    wire x_std_sm_hssi_elane_pcs_1ch_0__i_ehip_rx_rst_n_1;
    wire x_std_sm_hssi_elane_pcs_1ch_0__i_ehip_signal_ok_1;
    wire x_std_sm_hssi_elane_pcs_1ch_0__i_ehip_tx_rst_n_1;
    wire x_std_sm_hssi_elane_pcs_1ch_0__i_hssi_async_dir_eth_pcs_tx_direct_1;
    wire x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_clk_1;
    wire x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_clk_1;
    wire x_std_sm_hssi_elane_pcs_1ch_0__i_sfreeze_2_r03f_rx_pcs_sfrz_n_1;
    wire x_std_sm_hssi_elane_pcs_1ch_0__i_t03f_sfreeze_1_tx_pcs_sfrz_n_1;
    wire x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_valid_1;
    wire x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_waitreq_1;
    wire x_std_sm_hssi_elane_pcs_1ch_0__o_hssi_async_dir_eth_pcs_rx_direct_1;
    wire x_std_sm_hssi_elane_pcs_1ch_0__o_rstepcs_rx_pcs_fully_aligned_1;
    wire x_std_sm_hssi_elane_pcs_1ch_0__o_rx_mux_sel_1;
    wire x_std_sm_hssi_elane_pcs_1ch_0__o_tx_mux_sel_1;
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr_0[0] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr[0];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr_0[10] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr[10];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr_0[11] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr[11];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr_0[12] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr[12];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr_0[13] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr[13];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr_0[14] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr[14];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr_0[15] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr[15];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr_0[16] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr[16];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr_0[17] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr[17];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr_0[18] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr[18];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr_0[19] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr[19];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr_0[1] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr[1];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr_0[2] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr[2];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr_0[3] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr[3];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr_0[4] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr[4];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr_0[5] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr[5];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr_0[6] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr[6];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr_0[7] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr[7];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr_0[8] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr[8];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr_0[9] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr[9];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_be_0[0] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_be[0];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_be_0[1] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_be[1];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_be_0[2] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_be[2];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_be_0[3] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_be[3];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_clk_1 = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_clk;
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_read_1 = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_read;
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_rstn_1 = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_rstn;
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[0] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata[0];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[10] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata[10];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[11] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata[11];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[12] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata[12];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[13] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata[13];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[14] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata[14];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[15] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata[15];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[16] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata[16];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[17] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata[17];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[18] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata[18];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[19] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata[19];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[1] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata[1];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[20] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata[20];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[21] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata[21];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[22] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata[22];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[23] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata[23];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[24] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata[24];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[25] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata[25];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[26] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata[26];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[27] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata[27];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[28] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata[28];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[29] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata[29];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[2] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata[2];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[30] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata[30];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[31] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata[31];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[3] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata[3];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[4] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata[4];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[5] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata[5];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[6] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata[6];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[7] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata[7];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[8] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata[8];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[9] = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata[9];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_write_1 = x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_write;
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ehip_rx_rst_n_1 = x_std_sm_hssi_elane_pcs_1ch_0__i_ehip_rx_rst_n;
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ehip_signal_ok_1 = x_std_sm_hssi_elane_pcs_1ch_0__i_ehip_signal_ok;
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_ehip_tx_rst_n_1 = x_std_sm_hssi_elane_pcs_1ch_0__i_ehip_tx_rst_n;
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_hssi_async_dir_eth_pcs_tx_async_0[0] = x_std_sm_hssi_elane_pcs_1ch_0__i_hssi_async_dir_eth_pcs_tx_async[0];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_hssi_async_dir_eth_pcs_tx_async_0[1] = x_std_sm_hssi_elane_pcs_1ch_0__i_hssi_async_dir_eth_pcs_tx_async[1];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_hssi_async_dir_eth_pcs_tx_async_0[2] = x_std_sm_hssi_elane_pcs_1ch_0__i_hssi_async_dir_eth_pcs_tx_async[2];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_hssi_async_dir_eth_pcs_tx_async_0[3] = x_std_sm_hssi_elane_pcs_1ch_0__i_hssi_async_dir_eth_pcs_tx_async[3];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_hssi_async_dir_eth_pcs_tx_async_0[4] = x_std_sm_hssi_elane_pcs_1ch_0__i_hssi_async_dir_eth_pcs_tx_async[4];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_hssi_async_dir_eth_pcs_tx_async_0[5] = x_std_sm_hssi_elane_pcs_1ch_0__i_hssi_async_dir_eth_pcs_tx_async[5];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_hssi_async_dir_eth_pcs_tx_async_0[6] = x_std_sm_hssi_elane_pcs_1ch_0__i_hssi_async_dir_eth_pcs_tx_async[6];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_hssi_async_dir_eth_pcs_tx_async_0[7] = x_std_sm_hssi_elane_pcs_1ch_0__i_hssi_async_dir_eth_pcs_tx_async[7];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_hssi_async_dir_eth_pcs_tx_direct_1 = x_std_sm_hssi_elane_pcs_1ch_0__i_hssi_async_dir_eth_pcs_tx_direct;
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_clk_1 = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_clk;
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[0] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux[0];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[10] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux[10];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[11] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux[11];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[12] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux[12];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[13] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux[13];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[14] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux[14];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[15] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux[15];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[16] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux[16];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[17] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux[17];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[18] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux[18];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[19] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux[19];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[1] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux[1];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[20] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux[20];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[21] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux[21];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[22] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux[22];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[23] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux[23];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[24] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux[24];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[25] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux[25];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[26] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux[26];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[27] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux[27];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[28] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux[28];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[29] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux[29];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[2] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux[2];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[30] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux[30];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[31] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux[31];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[32] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux[32];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[33] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux[33];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[34] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux[34];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[35] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux[35];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[36] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux[36];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[37] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux[37];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[38] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux[38];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[39] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux[39];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[3] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux[3];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[40] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux[40];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[41] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux[41];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[42] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux[42];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[4] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux[4];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[5] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux[5];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[6] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux[6];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[7] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux[7];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[8] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux[8];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[9] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux[9];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_clk_1 = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_clk;
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[0] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux[0];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[10] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux[10];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[11] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux[11];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[12] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux[12];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[13] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux[13];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[14] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux[14];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[15] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux[15];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[16] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux[16];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[17] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux[17];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[18] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux[18];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[19] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux[19];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[1] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux[1];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[20] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux[20];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[21] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux[21];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[22] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux[22];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[23] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux[23];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[24] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux[24];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[25] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux[25];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[26] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux[26];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[27] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux[27];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[28] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux[28];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[29] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux[29];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[2] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux[2];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[30] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux[30];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[31] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux[31];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[32] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux[32];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[33] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux[33];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[34] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux[34];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[35] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux[35];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[36] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux[36];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[37] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux[37];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[38] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux[38];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[39] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux[39];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[3] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux[3];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[40] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux[40];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[41] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux[41];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[42] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux[42];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[4] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux[4];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[5] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux[5];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[6] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux[6];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[7] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux[7];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[8] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux[8];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[9] = x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux[9];
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_sfreeze_2_r03f_rx_pcs_sfrz_n_1 = x_std_sm_hssi_elane_pcs_1ch_0__i_sfreeze_2_r03f_rx_pcs_sfrz_n;
    assign x_std_sm_hssi_elane_pcs_1ch_0__i_t03f_sfreeze_1_tx_pcs_sfrz_n_1 = x_std_sm_hssi_elane_pcs_1ch_0__i_t03f_sfreeze_1_tx_pcs_sfrz_n;
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata[0] = x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[0];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata[10] = x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[10];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata[11] = x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[11];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata[12] = x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[12];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata[13] = x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[13];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata[14] = x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[14];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata[15] = x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[15];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata[16] = x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[16];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata[17] = x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[17];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata[18] = x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[18];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata[19] = x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[19];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata[1] = x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[1];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata[20] = x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[20];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata[21] = x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[21];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata[22] = x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[22];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata[23] = x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[23];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata[24] = x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[24];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata[25] = x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[25];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata[26] = x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[26];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata[27] = x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[27];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata[28] = x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[28];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata[29] = x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[29];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata[2] = x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[2];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata[30] = x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[30];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata[31] = x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[31];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata[3] = x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[3];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata[4] = x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[4];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata[5] = x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[5];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata[6] = x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[6];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata[7] = x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[7];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata[8] = x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[8];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata[9] = x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[9];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_valid = x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_valid_1;
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_waitreq = x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_waitreq_1;
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_hssi_async_dir_eth_pcs_rx_async[0] = x_std_sm_hssi_elane_pcs_1ch_0__o_hssi_async_dir_eth_pcs_rx_async_0[0];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_hssi_async_dir_eth_pcs_rx_async[10] = x_std_sm_hssi_elane_pcs_1ch_0__o_hssi_async_dir_eth_pcs_rx_async_0[10];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_hssi_async_dir_eth_pcs_rx_async[11] = x_std_sm_hssi_elane_pcs_1ch_0__o_hssi_async_dir_eth_pcs_rx_async_0[11];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_hssi_async_dir_eth_pcs_rx_async[12] = x_std_sm_hssi_elane_pcs_1ch_0__o_hssi_async_dir_eth_pcs_rx_async_0[12];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_hssi_async_dir_eth_pcs_rx_async[13] = x_std_sm_hssi_elane_pcs_1ch_0__o_hssi_async_dir_eth_pcs_rx_async_0[13];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_hssi_async_dir_eth_pcs_rx_async[1] = x_std_sm_hssi_elane_pcs_1ch_0__o_hssi_async_dir_eth_pcs_rx_async_0[1];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_hssi_async_dir_eth_pcs_rx_async[2] = x_std_sm_hssi_elane_pcs_1ch_0__o_hssi_async_dir_eth_pcs_rx_async_0[2];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_hssi_async_dir_eth_pcs_rx_async[3] = x_std_sm_hssi_elane_pcs_1ch_0__o_hssi_async_dir_eth_pcs_rx_async_0[3];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_hssi_async_dir_eth_pcs_rx_async[4] = x_std_sm_hssi_elane_pcs_1ch_0__o_hssi_async_dir_eth_pcs_rx_async_0[4];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_hssi_async_dir_eth_pcs_rx_async[5] = x_std_sm_hssi_elane_pcs_1ch_0__o_hssi_async_dir_eth_pcs_rx_async_0[5];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_hssi_async_dir_eth_pcs_rx_async[6] = x_std_sm_hssi_elane_pcs_1ch_0__o_hssi_async_dir_eth_pcs_rx_async_0[6];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_hssi_async_dir_eth_pcs_rx_async[7] = x_std_sm_hssi_elane_pcs_1ch_0__o_hssi_async_dir_eth_pcs_rx_async_0[7];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_hssi_async_dir_eth_pcs_rx_async[8] = x_std_sm_hssi_elane_pcs_1ch_0__o_hssi_async_dir_eth_pcs_rx_async_0[8];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_hssi_async_dir_eth_pcs_rx_async[9] = x_std_sm_hssi_elane_pcs_1ch_0__o_hssi_async_dir_eth_pcs_rx_async_0[9];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_hssi_async_dir_eth_pcs_rx_direct = x_std_sm_hssi_elane_pcs_1ch_0__o_hssi_async_dir_eth_pcs_rx_direct_1;
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data[0] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[0];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data[10] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[10];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data[11] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[11];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data[12] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[12];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data[13] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[13];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data[14] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[14];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data[15] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[15];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data[16] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[16];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data[17] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[17];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data[18] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[18];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data[19] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[19];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data[1] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[1];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data[20] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[20];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data[21] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[21];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data[22] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[22];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data[23] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[23];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data[24] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[24];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data[25] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[25];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data[26] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[26];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data[27] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[27];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data[28] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[28];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data[29] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[29];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data[2] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[2];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data[30] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[30];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data[31] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[31];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data[32] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[32];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data[33] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[33];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data[34] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[34];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data[35] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[35];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data[36] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[36];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data[37] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[37];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data[38] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[38];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data[39] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[39];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data[3] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[3];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data[40] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[40];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data[41] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[41];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data[42] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[42];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data[4] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[4];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data[5] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[5];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data[6] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[6];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data[7] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[7];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data[8] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[8];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data[9] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[9];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data[0] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[0];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data[10] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[10];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data[11] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[11];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data[12] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[12];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data[13] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[13];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data[14] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[14];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data[15] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[15];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data[16] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[16];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data[17] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[17];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data[18] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[18];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data[19] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[19];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data[1] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[1];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data[20] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[20];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data[21] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[21];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data[22] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[22];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data[23] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[23];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data[24] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[24];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data[25] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[25];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data[26] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[26];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data[27] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[27];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data[28] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[28];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data[29] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[29];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data[2] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[2];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data[30] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[30];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data[31] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[31];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data[32] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[32];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data[33] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[33];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data[34] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[34];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data[35] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[35];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data[36] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[36];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data[37] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[37];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data[38] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[38];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data[39] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[39];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data[3] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[3];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data[40] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[40];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data[41] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[41];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data[42] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[42];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data[4] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[4];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data[5] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[5];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data[6] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[6];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data[7] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[7];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data[8] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[8];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data[9] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[9];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data[0] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[0];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data[10] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[10];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data[11] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[11];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data[12] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[12];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data[13] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[13];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data[14] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[14];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data[15] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[15];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data[16] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[16];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data[17] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[17];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data[18] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[18];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data[19] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[19];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data[1] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[1];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data[20] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[20];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data[21] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[21];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data[22] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[22];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data[23] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[23];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data[24] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[24];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data[25] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[25];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data[26] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[26];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data[27] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[27];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data[28] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[28];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data[29] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[29];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data[2] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[2];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data[30] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[30];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data[31] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[31];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data[32] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[32];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data[33] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[33];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data[34] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[34];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data[35] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[35];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data[36] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[36];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data[37] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[37];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data[38] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[38];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data[39] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[39];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data[3] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[3];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data[40] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[40];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data[41] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[41];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data[42] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[42];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data[4] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[4];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data[5] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[5];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data[6] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[6];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data[7] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[7];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data[8] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[8];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data[9] = x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[9];
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_rstepcs_rx_pcs_fully_aligned = x_std_sm_hssi_elane_pcs_1ch_0__o_rstepcs_rx_pcs_fully_aligned_1;
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_rx_mux_sel = x_std_sm_hssi_elane_pcs_1ch_0__o_rx_mux_sel_1;
    assign x_std_sm_hssi_elane_pcs_1ch_0__o_tx_mux_sel = x_std_sm_hssi_elane_pcs_1ch_0__o_tx_mux_sel_1;


    tennm_sm_hssi_elane_pcs_1ch #(
        .dr_enabled(x_std_sm_hssi_elane_pcs_1ch_0__dr_enabled),
        .duplex_mode(x_std_sm_hssi_elane_pcs_1ch_0__duplex_mode),
        .fec_mode(x_std_sm_hssi_elane_pcs_1ch_0__fec_mode),
        .fec_spec(x_std_sm_hssi_elane_pcs_1ch_0__fec_spec),
        .fec_rx_en(x_std_sm_hssi_elane_pcs_1ch_0__fec_rx_en),
        .fec_tx_en(x_std_sm_hssi_elane_pcs_1ch_0__fec_tx_en),
        .loopback_mode(x_std_sm_hssi_elane_pcs_1ch_0__loopback_mode),
        .pcs_ber_mon_mode(x_std_sm_hssi_elane_pcs_1ch_0__pcs_ber_mon_mode),
        .rate_mode(x_std_sm_hssi_elane_pcs_1ch_0__rate_mode),
        .rx_dyn_mux(x_std_sm_hssi_elane_pcs_1ch_0__rx_dyn_mux),
        .rx_en(x_std_sm_hssi_elane_pcs_1ch_0__rx_en),
        .rx_pcs_mode(x_std_sm_hssi_elane_pcs_1ch_0__rx_pcs_mode),
        .sim_mode(x_std_sm_hssi_elane_pcs_1ch_0__sim_mode),
        .sup_mode(x_std_sm_hssi_elane_pcs_1ch_0__sup_mode),
        .tx_dyn_mux(x_std_sm_hssi_elane_pcs_1ch_0__tx_dyn_mux),
        .tx_en(x_std_sm_hssi_elane_pcs_1ch_0__tx_en),
        .tx_pcs_mode(x_std_sm_hssi_elane_pcs_1ch_0__tx_pcs_mode)
    ) x_std_sm_hssi_elane_pcs_1ch_0 (
        .i_ch_lavmm_epcs_addr({ x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr_0[19], x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr_0[18], x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr_0[17], x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr_0[16], x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr_0[15], x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr_0[14], x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr_0[13], x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr_0[12], x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr_0[11], x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr_0[10], x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr_0[9], x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr_0[8], x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr_0[7], x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr_0[6], x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr_0[5], x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr_0[4], x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr_0[3], x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr_0[2], x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr_0[1], x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_addr_0[0] }),
        .i_ch_lavmm_epcs_be({ x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_be_0[3], x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_be_0[2], x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_be_0[1], x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_be_0[0] }),
        .i_ch_lavmm_epcs_clk(x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_clk_1),
        .i_ch_lavmm_epcs_read(x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_read_1),
        .i_ch_lavmm_epcs_rstn(x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_rstn_1),
        .i_ch_lavmm_epcs_wdata({ x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[31], x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[30], x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[29], x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[28], x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[27], x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[26], x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[25], x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[24], x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[23], x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[22], x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[21], x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[20], x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[19], x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[18], x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[17], x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[16], x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[15], x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[14], x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[13], x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[12], x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[11], x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[10], x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[9], x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[8], x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[7], x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[6], x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[5], x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[4], x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[3], x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[2], x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[1], x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_wdata_0[0] }),
        .i_ch_lavmm_epcs_write(x_std_sm_hssi_elane_pcs_1ch_0__i_ch_lavmm_epcs_write_1),
        .i_ehip_rx_rst_n(x_std_sm_hssi_elane_pcs_1ch_0__i_ehip_rx_rst_n_1),
        .i_ehip_signal_ok(x_std_sm_hssi_elane_pcs_1ch_0__i_ehip_signal_ok_1),
        .i_ehip_tx_rst_n(x_std_sm_hssi_elane_pcs_1ch_0__i_ehip_tx_rst_n_1),
        .i_hssi_async_dir_eth_pcs_tx_async({ x_std_sm_hssi_elane_pcs_1ch_0__i_hssi_async_dir_eth_pcs_tx_async_0[7], x_std_sm_hssi_elane_pcs_1ch_0__i_hssi_async_dir_eth_pcs_tx_async_0[6], x_std_sm_hssi_elane_pcs_1ch_0__i_hssi_async_dir_eth_pcs_tx_async_0[5], x_std_sm_hssi_elane_pcs_1ch_0__i_hssi_async_dir_eth_pcs_tx_async_0[4], x_std_sm_hssi_elane_pcs_1ch_0__i_hssi_async_dir_eth_pcs_tx_async_0[3], x_std_sm_hssi_elane_pcs_1ch_0__i_hssi_async_dir_eth_pcs_tx_async_0[2], x_std_sm_hssi_elane_pcs_1ch_0__i_hssi_async_dir_eth_pcs_tx_async_0[1], x_std_sm_hssi_elane_pcs_1ch_0__i_hssi_async_dir_eth_pcs_tx_async_0[0] }),
        .i_hssi_async_dir_eth_pcs_tx_direct(x_std_sm_hssi_elane_pcs_1ch_0__i_hssi_async_dir_eth_pcs_tx_direct_1),
        .i_pcs_rx_clk(x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_clk_1),
        .i_pcs_rx_data_mux({ x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[42], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[41], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[40], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[39], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[38], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[37], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[36], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[35], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[34], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[33], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[32], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[31], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[30], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[29], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[28], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[27], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[26], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[25], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[24], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[23], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[22], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[21], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[20], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[19], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[18], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[17], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[16], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[15], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[14], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[13], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[12], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[11], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[10], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[9], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[8], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[7], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[6], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[5], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[4], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[3], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[2], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[1], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_rx_data_mux_0[0] }),
        .i_pcs_tx_clk(x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_clk_1),
        .i_pcs_tx_data_mux({ x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[42], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[41], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[40], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[39], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[38], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[37], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[36], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[35], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[34], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[33], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[32], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[31], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[30], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[29], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[28], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[27], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[26], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[25], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[24], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[23], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[22], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[21], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[20], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[19], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[18], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[17], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[16], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[15], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[14], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[13], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[12], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[11], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[10], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[9], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[8], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[7], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[6], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[5], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[4], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[3], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[2], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[1], x_std_sm_hssi_elane_pcs_1ch_0__i_pcs_tx_data_mux_0[0] }),
        .i_sfreeze_2_r03f_rx_pcs_sfrz_n(x_std_sm_hssi_elane_pcs_1ch_0__i_sfreeze_2_r03f_rx_pcs_sfrz_n_1),
        .i_t03f_sfreeze_1_tx_pcs_sfrz_n(x_std_sm_hssi_elane_pcs_1ch_0__i_t03f_sfreeze_1_tx_pcs_sfrz_n_1),
        .o_ch_lavmm_epcs_rdata({ x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[31], x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[30], x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[29], x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[28], x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[27], x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[26], x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[25], x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[24], x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[23], x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[22], x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[21], x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[20], x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[19], x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[18], x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[17], x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[16], x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[15], x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[14], x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[13], x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[12], x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[11], x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[10], x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[9], x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[8], x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[7], x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[6], x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[5], x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[4], x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[3], x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[2], x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[1], x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_0[0] }),
        .o_ch_lavmm_epcs_rdata_valid(x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_rdata_valid_1),
        .o_ch_lavmm_epcs_waitreq(x_std_sm_hssi_elane_pcs_1ch_0__o_ch_lavmm_epcs_waitreq_1),
        .o_hssi_async_dir_eth_pcs_rx_async({ x_std_sm_hssi_elane_pcs_1ch_0__o_hssi_async_dir_eth_pcs_rx_async_0[13], x_std_sm_hssi_elane_pcs_1ch_0__o_hssi_async_dir_eth_pcs_rx_async_0[12], x_std_sm_hssi_elane_pcs_1ch_0__o_hssi_async_dir_eth_pcs_rx_async_0[11], x_std_sm_hssi_elane_pcs_1ch_0__o_hssi_async_dir_eth_pcs_rx_async_0[10], x_std_sm_hssi_elane_pcs_1ch_0__o_hssi_async_dir_eth_pcs_rx_async_0[9], x_std_sm_hssi_elane_pcs_1ch_0__o_hssi_async_dir_eth_pcs_rx_async_0[8], x_std_sm_hssi_elane_pcs_1ch_0__o_hssi_async_dir_eth_pcs_rx_async_0[7], x_std_sm_hssi_elane_pcs_1ch_0__o_hssi_async_dir_eth_pcs_rx_async_0[6], x_std_sm_hssi_elane_pcs_1ch_0__o_hssi_async_dir_eth_pcs_rx_async_0[5], x_std_sm_hssi_elane_pcs_1ch_0__o_hssi_async_dir_eth_pcs_rx_async_0[4], x_std_sm_hssi_elane_pcs_1ch_0__o_hssi_async_dir_eth_pcs_rx_async_0[3], x_std_sm_hssi_elane_pcs_1ch_0__o_hssi_async_dir_eth_pcs_rx_async_0[2], x_std_sm_hssi_elane_pcs_1ch_0__o_hssi_async_dir_eth_pcs_rx_async_0[1], x_std_sm_hssi_elane_pcs_1ch_0__o_hssi_async_dir_eth_pcs_rx_async_0[0] }),
        .o_hssi_async_dir_eth_pcs_rx_direct(x_std_sm_hssi_elane_pcs_1ch_0__o_hssi_async_dir_eth_pcs_rx_direct_1),
        .o_pcs_rx_data({ x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[42], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[41], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[40], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[39], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[38], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[37], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[36], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[35], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[34], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[33], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[32], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[31], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[30], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[29], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[28], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[27], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[26], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[25], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[24], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[23], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[22], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[21], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[20], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[19], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[18], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[17], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[16], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[15], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[14], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[13], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[12], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[11], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[10], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[9], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[8], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[7], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[6], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[5], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[4], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[3], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[2], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[1], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_data_0[0] }),
        .o_pcs_rx_mii_data({ x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[42], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[41], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[40], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[39], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[38], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[37], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[36], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[35], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[34], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[33], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[32], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[31], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[30], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[29], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[28], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[27], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[26], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[25], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[24], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[23], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[22], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[21], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[20], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[19], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[18], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[17], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[16], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[15], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[14], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[13], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[12], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[11], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[10], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[9], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[8], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[7], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[6], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[5], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[4], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[3], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[2], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[1], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_rx_mii_data_0[0] }),
        .o_pcs_tx_data({ x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[42], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[41], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[40], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[39], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[38], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[37], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[36], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[35], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[34], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[33], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[32], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[31], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[30], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[29], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[28], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[27], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[26], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[25], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[24], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[23], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[22], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[21], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[20], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[19], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[18], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[17], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[16], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[15], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[14], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[13], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[12], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[11], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[10], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[9], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[8], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[7], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[6], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[5], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[4], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[3], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[2], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[1], x_std_sm_hssi_elane_pcs_1ch_0__o_pcs_tx_data_0[0] }),
        .o_rstepcs_rx_pcs_fully_aligned(x_std_sm_hssi_elane_pcs_1ch_0__o_rstepcs_rx_pcs_fully_aligned_1),
        .o_rx_mux_sel(x_std_sm_hssi_elane_pcs_1ch_0__o_rx_mux_sel_1),
        .o_tx_mux_sel(x_std_sm_hssi_elane_pcs_1ch_0__o_tx_mux_sel_1)
    );

endmodule
`ifdef QUESTA_INTEL_OEM
`pragma questa_oem_00 "11LIYRQQfbcIILvOzHeNg/vIX40VVp5HrhTQFjXrGHbtsSgtccqpT42TNySh0R8XlU7e0x5cX/J3MeRfGn6+BwXOZvNgE4rIo5IEhMAEj9TCLHfPErPj1cJSfwJZktP6CpsgEN63kZciygkTPajkumFaY8w9H3nkh+RMiA9vav9xORaXLaGd8D+CEwMzFAI+If638zrXOLt8W6Nmjo9ybrBZDERYVgWrzpLwGNO0HdlKH2Ak3H6Ifv44evboyNG2Pxgj52KwazhOw2No/XqnzDKgoPQ2L6HrUcXvCN78e6XlSvslUTR7uc/p3SBZ8Sl7W6GRYT5iTDrEKJiMkTHCnohVo204m9Af0il6j7uZBuiCKHOUL7kVbAhRCxKlh2OryVCDalXeKwTwKZwCH9YbSkJQwc+YsHFV7LZBPv/3J7S5qGMjHD5QsBR6j8T12HIOrQ871eMOHz14qRVvSI4N9WAE2yH5UPhk/IRQweCpYceDKJYK3cvK+NSOcw+WUx59iktFzTuh0pBuQ7PA2S/pxqbas3gXUUu3IVBRn6KaMrqxkcV6oHbZotOy18YBZimQaIgtQuT8nAlB8ui+TXvaMd8/7NVH6P/v0zlnJ1J9M/4W9rH8rvNjdpjAm7I9W7uK+jKrpCg2/Kmk18qkHhOwTANkgby3mOeDSOEhg62mlC6SXZCyOkXvpY6nmCmRYq2cIB4vB8Ug+5Q4OiL6Odl/5N76pcpfcxT1rDE/x3pZbIW7XeRIhrgKHiJB5o7ckGBeUDbbQ85x8jXcnb90SXhiwfWJAuro6s4qdsT1zhRrWo0ESV2SBLJ4GySJHVBSJzEDyZlxfpI41YS0rUMgp/2hNAlm0vsdZrF8C+nKqlruv2NdfWD0EuXEDfRKDujCXIBhrWmeHMeL9ZQITIGOQHKhAeL5A7YQQXLMfxZhKQV2kSgClJkQXHJ5brUt58I9ng7bEgPW7DqdDMcL78EWAF/i7d1BTI7HQ4bXxUEqLJyHxixOSBlYo7FPifYRtupVIvE9"
`endif