{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625241741465 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625241741470 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 02 21:32:21 2021 " "Processing started: Fri Jul 02 21:32:21 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625241741470 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625241741470 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Full_substractor -c Full_substractor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Full_substractor -c Full_substractor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625241741471 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1625241741756 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1625241741756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhd 23 11 " "Found 23 design units, including 11 entities, in source file gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhd" "" { Text "D:/Code For Life/HDL/VHDL/VHDL_Problems/Full Subtractor/Gates.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625241750480 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhd" "" { Text "D:/Code For Life/HDL/VHDL/VHDL_Problems/Full Subtractor/Gates.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625241750480 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhd" "" { Text "D:/Code For Life/HDL/VHDL/VHDL_Problems/Full Subtractor/Gates.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625241750480 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhd" "" { Text "D:/Code For Life/HDL/VHDL/VHDL_Problems/Full Subtractor/Gates.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625241750480 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhd" "" { Text "D:/Code For Life/HDL/VHDL/VHDL_Problems/Full Subtractor/Gates.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625241750480 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhd" "" { Text "D:/Code For Life/HDL/VHDL/VHDL_Problems/Full Subtractor/Gates.vhd" 104 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625241750480 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhd" "" { Text "D:/Code For Life/HDL/VHDL/VHDL_Problems/Full Subtractor/Gates.vhd" 116 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625241750480 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhd" "" { Text "D:/Code For Life/HDL/VHDL/VHDL_Problems/Full Subtractor/Gates.vhd" 127 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625241750480 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhd" "" { Text "D:/Code For Life/HDL/VHDL/VHDL_Problems/Full Subtractor/Gates.vhd" 138 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625241750480 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 AND_3-Equations " "Found design unit 10: AND_3-Equations" {  } { { "Gates.vhd" "" { Text "D:/Code For Life/HDL/VHDL/VHDL_Problems/Full Subtractor/Gates.vhd" 151 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625241750480 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 XOR_3-Equations " "Found design unit 11: XOR_3-Equations" {  } { { "Gates.vhd" "" { Text "D:/Code For Life/HDL/VHDL/VHDL_Problems/Full Subtractor/Gates.vhd" 166 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625241750480 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 OR_3-Equations " "Found design unit 12: OR_3-Equations" {  } { { "Gates.vhd" "" { Text "D:/Code For Life/HDL/VHDL/VHDL_Problems/Full Subtractor/Gates.vhd" 183 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625241750480 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhd" "" { Text "D:/Code For Life/HDL/VHDL/VHDL_Problems/Full Subtractor/Gates.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625241750480 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhd" "" { Text "D:/Code For Life/HDL/VHDL/VHDL_Problems/Full Subtractor/Gates.vhd" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625241750480 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhd" "" { Text "D:/Code For Life/HDL/VHDL/VHDL_Problems/Full Subtractor/Gates.vhd" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625241750480 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhd" "" { Text "D:/Code For Life/HDL/VHDL/VHDL_Problems/Full Subtractor/Gates.vhd" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625241750480 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhd" "" { Text "D:/Code For Life/HDL/VHDL/VHDL_Problems/Full Subtractor/Gates.vhd" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625241750480 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhd" "" { Text "D:/Code For Life/HDL/VHDL/VHDL_Problems/Full Subtractor/Gates.vhd" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625241750480 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhd" "" { Text "D:/Code For Life/HDL/VHDL/VHDL_Problems/Full Subtractor/Gates.vhd" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625241750480 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhd" "" { Text "D:/Code For Life/HDL/VHDL/VHDL_Problems/Full Subtractor/Gates.vhd" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625241750480 ""} { "Info" "ISGN_ENTITY_NAME" "9 AND_3 " "Found entity 9: AND_3" {  } { { "Gates.vhd" "" { Text "D:/Code For Life/HDL/VHDL/VHDL_Problems/Full Subtractor/Gates.vhd" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625241750480 ""} { "Info" "ISGN_ENTITY_NAME" "10 XOR_3 " "Found entity 10: XOR_3" {  } { { "Gates.vhd" "" { Text "D:/Code For Life/HDL/VHDL/VHDL_Problems/Full Subtractor/Gates.vhd" 160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625241750480 ""} { "Info" "ISGN_ENTITY_NAME" "11 OR_3 " "Found entity 11: OR_3" {  } { { "Gates.vhd" "" { Text "D:/Code For Life/HDL/VHDL/VHDL_Problems/Full Subtractor/Gates.vhd" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625241750480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625241750480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_substractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_substractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_substractor-arch " "Found design unit 1: Full_substractor-arch" {  } { { "Full_substractor.vhd" "" { Text "D:/Code For Life/HDL/VHDL/VHDL_Problems/Full Subtractor/Full_substractor.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625241750481 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_substractor " "Found entity 1: Full_substractor" {  } { { "Full_substractor.vhd" "" { Text "D:/Code For Life/HDL/VHDL/VHDL_Problems/Full Subtractor/Full_substractor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625241750481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625241750481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_tb-arch " "Found design unit 1: my_tb-arch" {  } { { "my_tb.vhd" "" { Text "D:/Code For Life/HDL/VHDL/VHDL_Problems/Full Subtractor/my_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625241750485 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_tb " "Found entity 1: my_tb" {  } { { "my_tb.vhd" "" { Text "D:/Code For Life/HDL/VHDL/VHDL_Problems/Full Subtractor/my_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625241750485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625241750485 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Full_substractor " "Elaborating entity \"Full_substractor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1625241750510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERTER INVERTER:i1 " "Elaborating entity \"INVERTER\" for hierarchy \"INVERTER:i1\"" {  } { { "Full_substractor.vhd" "i1" { Text "D:/Code For Life/HDL/VHDL/VHDL_Problems/Full Subtractor/Full_substractor.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625241750514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_3 XOR_3:x1 " "Elaborating entity \"XOR_3\" for hierarchy \"XOR_3:x1\"" {  } { { "Full_substractor.vhd" "x1" { Text "D:/Code For Life/HDL/VHDL/VHDL_Problems/Full Subtractor/Full_substractor.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625241750515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 AND_2:a1 " "Elaborating entity \"AND_2\" for hierarchy \"AND_2:a1\"" {  } { { "Full_substractor.vhd" "a1" { Text "D:/Code For Life/HDL/VHDL/VHDL_Problems/Full Subtractor/Full_substractor.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625241750515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_3 OR_3:o1 " "Elaborating entity \"OR_3\" for hierarchy \"OR_3:o1\"" {  } { { "Full_substractor.vhd" "o1" { Text "D:/Code For Life/HDL/VHDL/VHDL_Problems/Full Subtractor/Full_substractor.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625241750516 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7 " "Implemented 7 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1625241750675 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1625241750675 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1625241750675 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1625241750675 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4749 " "Peak virtual memory: 4749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625241750695 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 02 21:32:30 2021 " "Processing ended: Fri Jul 02 21:32:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625241750695 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625241750695 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625241750695 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1625241750695 ""}
