$date
	Thu May 02 20:35:10 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module calle_testbench $end
$var wire 2 ! semaforo_b [1:0] $end
$var wire 2 " semaforo_a [1:0] $end
$var wire 1 # reset $end
$var wire 1 $ enb $end
$var wire 1 % clk $end
$var wire 1 & b_peatonal $end
$var wire 1 ' a_peatonal $end
$scope module DUT $end
$var wire 2 ( semaforo_b [1:0] $end
$var wire 2 ) semaforo_a [1:0] $end
$var wire 1 # reset $end
$var wire 1 $ enb $end
$var wire 1 % clk $end
$var parameter 2 * amarillo $end
$var parameter 2 + rojo $end
$var parameter 2 , verde $end
$var reg 1 ' a_peatonal $end
$var reg 1 & b_peatonal $end
$upscope $end
$scope module tester $end
$var wire 1 ' a_peatonal $end
$var wire 1 & b_peatonal $end
$var reg 1 % clk $end
$var reg 1 $ enb $end
$var reg 1 # reset $end
$var reg 2 - semaforo_a [1:0] $end
$var reg 2 . semaforo_b [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 ,
b0 +
b1 *
$end
#0
$dumpvars
b0 .
b10 -
b10 )
b0 (
x'
x&
0%
1$
0#
b10 "
b0 !
$end
#2
1&
0'
1%
#4
0%
#6
1%
#8
0%
#10
0&
1%
b1 !
b1 (
b1 .
#12
0%
#14
1%
b10 !
b10 (
b10 .
#16
0%
#18
1%
#20
0%
#22
1%
#24
0%
#26
1%
b1 "
b1 )
b1 -
#28
0%
#30
1%
#32
0%
#34
1'
1%
b0 "
b0 )
b0 -
#36
0%
#38
1%
#40
0%
#42
0'
1%
1#
#44
0%
#46
1'
1%
0#
#48
0%
#50
1%
#52
0%
#54
0'
1%
b1 !
b1 (
b1 .
#56
0%
#58
1%
#60
0%
#62
1%
0$
b10 !
b10 (
b10 .
#64
0%
#66
1%
#68
0%
#70
1%
b1 "
b1 )
b1 -
1$
#72
0%
#74
1%
b1 !
b1 (
b1 .
#76
0%
#78
1%
#80
0%
#82
1&
1%
b0 !
b0 (
b0 .
b10 "
b10 )
b10 -
#84
0%
#86
1%
#88
0%
#90
1%
#92
0%
