Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Sep 10 23:30:28 2017
| Host         : Khalif-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Factorial_fpga_timing_summary_routed.rpt -rpx Factorial_fpga_timing_summary_routed.rpx
| Design       : Factorial_fpga
| Device       : 7a100t-csg324
| Speed File   : -2  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: U0/U0/FSM_onehot_cs_reg[0]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: U0/U0/FSM_onehot_cs_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: U0/U0/FSM_onehot_cs_reg[2]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: U0/U0/FSM_onehot_cs_reg[3]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: U0/U0/FSM_onehot_cs_reg[4]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U4/clk_5KHz_reg/C (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: U5/debounced_button_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 147 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.994        0.000                      0                   33        0.259        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.994        0.000                      0                   33        0.259        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.994ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.994ns  (required time - arrival time)
  Source:                 U4/count1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/count1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.006ns  (logic 1.879ns (46.900%)  route 2.127ns (53.100%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 14.398 - 10.000 ) 
    Source Clock Delay      (SCD):    4.663ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.453     4.663    U4/CLK
    SLICE_X3Y84          FDRE                                         r  U4/count1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.379     5.042 r  U4/count1_reg[17]/Q
                         net (fo=2, routed)           0.564     5.606    U4/count1[17]
    SLICE_X2Y84          LUT4 (Prop_lut4_I3_O)        0.105     5.711 r  U4/count10_carry_i_12/O
                         net (fo=1, routed)           0.522     6.234    U4/count10_carry_i_12_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I4_O)        0.105     6.339 r  U4/count10_carry_i_8/O
                         net (fo=6, routed)           1.041     7.380    U4/count10_carry_i_8_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I3_O)        0.105     7.485 r  U4/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     7.485    U4/count1_0[4]
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.817 r  U4/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     7.817    U4/count10_carry_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.915 r  U4/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.915    U4/count10_carry__0_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.013 r  U4/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.013    U4/count10_carry__1_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.111 r  U4/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.111    U4/count10_carry__2_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.209 r  U4/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.209    U4/count10_carry__3_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.307 r  U4/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.307    U4/count10_carry__4_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.405 r  U4/count10_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.405    U4/count10_carry__5_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.670 r  U4/count10_carry__6/O[1]
                         net (fo=1, routed)           0.000     8.670    U4/count10_carry__6_n_6
    SLICE_X3Y87          FDRE                                         r  U4/count1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.346    14.398    U4/CLK
    SLICE_X3Y87          FDRE                                         r  U4/count1_reg[30]/C
                         clock pessimism              0.243    14.640    
                         clock uncertainty           -0.035    14.605    
    SLICE_X3Y87          FDRE (Setup_fdre_C_D)        0.059    14.664    U4/count1_reg[30]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -8.670    
  -------------------------------------------------------------------
                         slack                                  5.994    

Slack (MET) :             6.059ns  (required time - arrival time)
  Source:                 U4/count1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/count1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 1.814ns (46.025%)  route 2.127ns (53.975%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 14.398 - 10.000 ) 
    Source Clock Delay      (SCD):    4.663ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.453     4.663    U4/CLK
    SLICE_X3Y84          FDRE                                         r  U4/count1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.379     5.042 r  U4/count1_reg[17]/Q
                         net (fo=2, routed)           0.564     5.606    U4/count1[17]
    SLICE_X2Y84          LUT4 (Prop_lut4_I3_O)        0.105     5.711 r  U4/count10_carry_i_12/O
                         net (fo=1, routed)           0.522     6.234    U4/count10_carry_i_12_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I4_O)        0.105     6.339 r  U4/count10_carry_i_8/O
                         net (fo=6, routed)           1.041     7.380    U4/count10_carry_i_8_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I3_O)        0.105     7.485 r  U4/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     7.485    U4/count1_0[4]
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.817 r  U4/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     7.817    U4/count10_carry_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.915 r  U4/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.915    U4/count10_carry__0_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.013 r  U4/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.013    U4/count10_carry__1_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.111 r  U4/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.111    U4/count10_carry__2_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.209 r  U4/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.209    U4/count10_carry__3_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.307 r  U4/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.307    U4/count10_carry__4_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.405 r  U4/count10_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.405    U4/count10_carry__5_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.605 r  U4/count10_carry__6/O[2]
                         net (fo=1, routed)           0.000     8.605    U4/count10_carry__6_n_5
    SLICE_X3Y87          FDRE                                         r  U4/count1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.346    14.398    U4/CLK
    SLICE_X3Y87          FDRE                                         r  U4/count1_reg[31]/C
                         clock pessimism              0.243    14.640    
                         clock uncertainty           -0.035    14.605    
    SLICE_X3Y87          FDRE (Setup_fdre_C_D)        0.059    14.664    U4/count1_reg[31]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                  6.059    

Slack (MET) :             6.078ns  (required time - arrival time)
  Source:                 U4/count1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/count1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 1.795ns (45.763%)  route 2.127ns (54.237%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 14.398 - 10.000 ) 
    Source Clock Delay      (SCD):    4.663ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.453     4.663    U4/CLK
    SLICE_X3Y84          FDRE                                         r  U4/count1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.379     5.042 r  U4/count1_reg[17]/Q
                         net (fo=2, routed)           0.564     5.606    U4/count1[17]
    SLICE_X2Y84          LUT4 (Prop_lut4_I3_O)        0.105     5.711 r  U4/count10_carry_i_12/O
                         net (fo=1, routed)           0.522     6.234    U4/count10_carry_i_12_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I4_O)        0.105     6.339 r  U4/count10_carry_i_8/O
                         net (fo=6, routed)           1.041     7.380    U4/count10_carry_i_8_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I3_O)        0.105     7.485 r  U4/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     7.485    U4/count1_0[4]
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.817 r  U4/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     7.817    U4/count10_carry_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.915 r  U4/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.915    U4/count10_carry__0_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.013 r  U4/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.013    U4/count10_carry__1_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.111 r  U4/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.111    U4/count10_carry__2_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.209 r  U4/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.209    U4/count10_carry__3_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.307 r  U4/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.307    U4/count10_carry__4_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.405 r  U4/count10_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.405    U4/count10_carry__5_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     8.586 r  U4/count10_carry__6/O[0]
                         net (fo=1, routed)           0.000     8.586    U4/count10_carry__6_n_7
    SLICE_X3Y87          FDRE                                         r  U4/count1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.346    14.398    U4/CLK
    SLICE_X3Y87          FDRE                                         r  U4/count1_reg[29]/C
                         clock pessimism              0.243    14.640    
                         clock uncertainty           -0.035    14.605    
    SLICE_X3Y87          FDRE (Setup_fdre_C_D)        0.059    14.664    U4/count1_reg[29]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -8.586    
  -------------------------------------------------------------------
                         slack                                  6.078    

Slack (MET) :             6.091ns  (required time - arrival time)
  Source:                 U4/count1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/count1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 1.781ns (45.569%)  route 2.127ns (54.431%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 14.397 - 10.000 ) 
    Source Clock Delay      (SCD):    4.663ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.453     4.663    U4/CLK
    SLICE_X3Y84          FDRE                                         r  U4/count1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.379     5.042 r  U4/count1_reg[17]/Q
                         net (fo=2, routed)           0.564     5.606    U4/count1[17]
    SLICE_X2Y84          LUT4 (Prop_lut4_I3_O)        0.105     5.711 r  U4/count10_carry_i_12/O
                         net (fo=1, routed)           0.522     6.234    U4/count10_carry_i_12_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I4_O)        0.105     6.339 r  U4/count10_carry_i_8/O
                         net (fo=6, routed)           1.041     7.380    U4/count10_carry_i_8_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I3_O)        0.105     7.485 r  U4/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     7.485    U4/count1_0[4]
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.817 r  U4/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     7.817    U4/count10_carry_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.915 r  U4/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.915    U4/count10_carry__0_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.013 r  U4/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.013    U4/count10_carry__1_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.111 r  U4/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.111    U4/count10_carry__2_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.209 r  U4/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.209    U4/count10_carry__3_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.307 r  U4/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.307    U4/count10_carry__4_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.572 r  U4/count10_carry__5/O[1]
                         net (fo=1, routed)           0.000     8.572    U4/count10_carry__5_n_6
    SLICE_X3Y86          FDRE                                         r  U4/count1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.345    14.397    U4/CLK
    SLICE_X3Y86          FDRE                                         r  U4/count1_reg[26]/C
                         clock pessimism              0.243    14.639    
                         clock uncertainty           -0.035    14.604    
    SLICE_X3Y86          FDRE (Setup_fdre_C_D)        0.059    14.663    U4/count1_reg[26]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -8.572    
  -------------------------------------------------------------------
                         slack                                  6.091    

Slack (MET) :             6.096ns  (required time - arrival time)
  Source:                 U4/count1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/count1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 1.776ns (45.499%)  route 2.127ns (54.501%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 14.397 - 10.000 ) 
    Source Clock Delay      (SCD):    4.663ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.453     4.663    U4/CLK
    SLICE_X3Y84          FDRE                                         r  U4/count1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.379     5.042 r  U4/count1_reg[17]/Q
                         net (fo=2, routed)           0.564     5.606    U4/count1[17]
    SLICE_X2Y84          LUT4 (Prop_lut4_I3_O)        0.105     5.711 r  U4/count10_carry_i_12/O
                         net (fo=1, routed)           0.522     6.234    U4/count10_carry_i_12_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I4_O)        0.105     6.339 r  U4/count10_carry_i_8/O
                         net (fo=6, routed)           1.041     7.380    U4/count10_carry_i_8_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I3_O)        0.105     7.485 r  U4/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     7.485    U4/count1_0[4]
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.817 r  U4/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     7.817    U4/count10_carry_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.915 r  U4/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.915    U4/count10_carry__0_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.013 r  U4/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.013    U4/count10_carry__1_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.111 r  U4/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.111    U4/count10_carry__2_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.209 r  U4/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.209    U4/count10_carry__3_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.307 r  U4/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.307    U4/count10_carry__4_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.567 r  U4/count10_carry__5/O[3]
                         net (fo=1, routed)           0.000     8.567    U4/count10_carry__5_n_4
    SLICE_X3Y86          FDRE                                         r  U4/count1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.345    14.397    U4/CLK
    SLICE_X3Y86          FDRE                                         r  U4/count1_reg[28]/C
                         clock pessimism              0.243    14.639    
                         clock uncertainty           -0.035    14.604    
    SLICE_X3Y86          FDRE (Setup_fdre_C_D)        0.059    14.663    U4/count1_reg[28]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -8.567    
  -------------------------------------------------------------------
                         slack                                  6.096    

Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 U4/count1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/count1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 1.716ns (44.648%)  route 2.127ns (55.352%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 14.397 - 10.000 ) 
    Source Clock Delay      (SCD):    4.663ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.453     4.663    U4/CLK
    SLICE_X3Y84          FDRE                                         r  U4/count1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.379     5.042 r  U4/count1_reg[17]/Q
                         net (fo=2, routed)           0.564     5.606    U4/count1[17]
    SLICE_X2Y84          LUT4 (Prop_lut4_I3_O)        0.105     5.711 r  U4/count10_carry_i_12/O
                         net (fo=1, routed)           0.522     6.234    U4/count10_carry_i_12_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I4_O)        0.105     6.339 r  U4/count10_carry_i_8/O
                         net (fo=6, routed)           1.041     7.380    U4/count10_carry_i_8_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I3_O)        0.105     7.485 r  U4/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     7.485    U4/count1_0[4]
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.817 r  U4/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     7.817    U4/count10_carry_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.915 r  U4/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.915    U4/count10_carry__0_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.013 r  U4/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.013    U4/count10_carry__1_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.111 r  U4/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.111    U4/count10_carry__2_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.209 r  U4/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.209    U4/count10_carry__3_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.307 r  U4/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.307    U4/count10_carry__4_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.507 r  U4/count10_carry__5/O[2]
                         net (fo=1, routed)           0.000     8.507    U4/count10_carry__5_n_5
    SLICE_X3Y86          FDRE                                         r  U4/count1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.345    14.397    U4/CLK
    SLICE_X3Y86          FDRE                                         r  U4/count1_reg[27]/C
                         clock pessimism              0.243    14.639    
                         clock uncertainty           -0.035    14.604    
    SLICE_X3Y86          FDRE (Setup_fdre_C_D)        0.059    14.663    U4/count1_reg[27]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -8.507    
  -------------------------------------------------------------------
                         slack                                  6.156    

Slack (MET) :             6.175ns  (required time - arrival time)
  Source:                 U4/count1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/count1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 1.697ns (44.373%)  route 2.127ns (55.627%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 14.397 - 10.000 ) 
    Source Clock Delay      (SCD):    4.663ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.453     4.663    U4/CLK
    SLICE_X3Y84          FDRE                                         r  U4/count1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.379     5.042 r  U4/count1_reg[17]/Q
                         net (fo=2, routed)           0.564     5.606    U4/count1[17]
    SLICE_X2Y84          LUT4 (Prop_lut4_I3_O)        0.105     5.711 r  U4/count10_carry_i_12/O
                         net (fo=1, routed)           0.522     6.234    U4/count10_carry_i_12_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I4_O)        0.105     6.339 r  U4/count10_carry_i_8/O
                         net (fo=6, routed)           1.041     7.380    U4/count10_carry_i_8_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I3_O)        0.105     7.485 r  U4/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     7.485    U4/count1_0[4]
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.817 r  U4/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     7.817    U4/count10_carry_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.915 r  U4/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.915    U4/count10_carry__0_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.013 r  U4/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.013    U4/count10_carry__1_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.111 r  U4/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.111    U4/count10_carry__2_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.209 r  U4/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.209    U4/count10_carry__3_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.307 r  U4/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.307    U4/count10_carry__4_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     8.488 r  U4/count10_carry__5/O[0]
                         net (fo=1, routed)           0.000     8.488    U4/count10_carry__5_n_7
    SLICE_X3Y86          FDRE                                         r  U4/count1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.345    14.397    U4/CLK
    SLICE_X3Y86          FDRE                                         r  U4/count1_reg[25]/C
                         clock pessimism              0.243    14.639    
                         clock uncertainty           -0.035    14.604    
    SLICE_X3Y86          FDRE (Setup_fdre_C_D)        0.059    14.663    U4/count1_reg[25]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -8.488    
  -------------------------------------------------------------------
                         slack                                  6.175    

Slack (MET) :             6.188ns  (required time - arrival time)
  Source:                 U4/count1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/count1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.810ns  (logic 1.683ns (44.169%)  route 2.127ns (55.831%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 14.396 - 10.000 ) 
    Source Clock Delay      (SCD):    4.663ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.453     4.663    U4/CLK
    SLICE_X3Y84          FDRE                                         r  U4/count1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.379     5.042 r  U4/count1_reg[17]/Q
                         net (fo=2, routed)           0.564     5.606    U4/count1[17]
    SLICE_X2Y84          LUT4 (Prop_lut4_I3_O)        0.105     5.711 r  U4/count10_carry_i_12/O
                         net (fo=1, routed)           0.522     6.234    U4/count10_carry_i_12_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I4_O)        0.105     6.339 r  U4/count10_carry_i_8/O
                         net (fo=6, routed)           1.041     7.380    U4/count10_carry_i_8_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I3_O)        0.105     7.485 r  U4/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     7.485    U4/count1_0[4]
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.817 r  U4/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     7.817    U4/count10_carry_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.915 r  U4/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.915    U4/count10_carry__0_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.013 r  U4/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.013    U4/count10_carry__1_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.111 r  U4/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.111    U4/count10_carry__2_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.209 r  U4/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.209    U4/count10_carry__3_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.474 r  U4/count10_carry__4/O[1]
                         net (fo=1, routed)           0.000     8.474    U4/count10_carry__4_n_6
    SLICE_X3Y85          FDRE                                         r  U4/count1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.344    14.396    U4/CLK
    SLICE_X3Y85          FDRE                                         r  U4/count1_reg[22]/C
                         clock pessimism              0.243    14.638    
                         clock uncertainty           -0.035    14.603    
    SLICE_X3Y85          FDRE (Setup_fdre_C_D)        0.059    14.662    U4/count1_reg[22]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -8.474    
  -------------------------------------------------------------------
                         slack                                  6.188    

Slack (MET) :             6.193ns  (required time - arrival time)
  Source:                 U4/count1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/count1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 1.678ns (44.096%)  route 2.127ns (55.904%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 14.396 - 10.000 ) 
    Source Clock Delay      (SCD):    4.663ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.453     4.663    U4/CLK
    SLICE_X3Y84          FDRE                                         r  U4/count1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.379     5.042 r  U4/count1_reg[17]/Q
                         net (fo=2, routed)           0.564     5.606    U4/count1[17]
    SLICE_X2Y84          LUT4 (Prop_lut4_I3_O)        0.105     5.711 r  U4/count10_carry_i_12/O
                         net (fo=1, routed)           0.522     6.234    U4/count10_carry_i_12_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I4_O)        0.105     6.339 r  U4/count10_carry_i_8/O
                         net (fo=6, routed)           1.041     7.380    U4/count10_carry_i_8_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I3_O)        0.105     7.485 r  U4/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     7.485    U4/count1_0[4]
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.817 r  U4/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     7.817    U4/count10_carry_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.915 r  U4/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.915    U4/count10_carry__0_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.013 r  U4/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.013    U4/count10_carry__1_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.111 r  U4/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.111    U4/count10_carry__2_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.209 r  U4/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.209    U4/count10_carry__3_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.469 r  U4/count10_carry__4/O[3]
                         net (fo=1, routed)           0.000     8.469    U4/count10_carry__4_n_4
    SLICE_X3Y85          FDRE                                         r  U4/count1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.344    14.396    U4/CLK
    SLICE_X3Y85          FDRE                                         r  U4/count1_reg[24]/C
                         clock pessimism              0.243    14.638    
                         clock uncertainty           -0.035    14.603    
    SLICE_X3Y85          FDRE (Setup_fdre_C_D)        0.059    14.662    U4/count1_reg[24]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -8.469    
  -------------------------------------------------------------------
                         slack                                  6.193    

Slack (MET) :             6.253ns  (required time - arrival time)
  Source:                 U4/count1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/count1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 1.618ns (43.200%)  route 2.127ns (56.800%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 14.396 - 10.000 ) 
    Source Clock Delay      (SCD):    4.663ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.453     4.663    U4/CLK
    SLICE_X3Y84          FDRE                                         r  U4/count1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.379     5.042 r  U4/count1_reg[17]/Q
                         net (fo=2, routed)           0.564     5.606    U4/count1[17]
    SLICE_X2Y84          LUT4 (Prop_lut4_I3_O)        0.105     5.711 r  U4/count10_carry_i_12/O
                         net (fo=1, routed)           0.522     6.234    U4/count10_carry_i_12_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I4_O)        0.105     6.339 r  U4/count10_carry_i_8/O
                         net (fo=6, routed)           1.041     7.380    U4/count10_carry_i_8_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I3_O)        0.105     7.485 r  U4/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     7.485    U4/count1_0[4]
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.817 r  U4/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     7.817    U4/count10_carry_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.915 r  U4/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.915    U4/count10_carry__0_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.013 r  U4/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.013    U4/count10_carry__1_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.111 r  U4/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.111    U4/count10_carry__2_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.209 r  U4/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.209    U4/count10_carry__3_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.409 r  U4/count10_carry__4/O[2]
                         net (fo=1, routed)           0.000     8.409    U4/count10_carry__4_n_5
    SLICE_X3Y85          FDRE                                         r  U4/count1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.344    14.396    U4/CLK
    SLICE_X3Y85          FDRE                                         r  U4/count1_reg[23]/C
                         clock pessimism              0.243    14.638    
                         clock uncertainty           -0.035    14.603    
    SLICE_X3Y85          FDRE (Setup_fdre_C_D)        0.059    14.662    U4/count1_reg[23]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -8.409    
  -------------------------------------------------------------------
                         slack                                  6.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 U4/count1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/count1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.519    U4/CLK
    SLICE_X3Y84          FDRE                                         r  U4/count1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  U4/count1_reg[20]/Q
                         net (fo=2, routed)           0.115     1.775    U4/count1[20]
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  U4/count10_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.883    U4/count10_carry__3_n_4
    SLICE_X3Y84          FDRE                                         r  U4/count1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.871     2.036    U4/CLK
    SLICE_X3Y84          FDRE                                         r  U4/count1_reg[20]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X3Y84          FDRE (Hold_fdre_C_D)         0.105     1.624    U4/count1_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 U4/count1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/count1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.316%)  route 0.115ns (31.684%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.519    U4/CLK
    SLICE_X3Y85          FDRE                                         r  U4/count1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  U4/count1_reg[24]/Q
                         net (fo=2, routed)           0.115     1.776    U4/count1[24]
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.884 r  U4/count10_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.884    U4/count10_carry__4_n_4
    SLICE_X3Y85          FDRE                                         r  U4/count1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.037    U4/CLK
    SLICE_X3Y85          FDRE                                         r  U4/count1_reg[24]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.105     1.624    U4/count1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U4/count1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/count1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.517    U4/CLK
    SLICE_X3Y82          FDRE                                         r  U4/count1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  U4/count1_reg[12]/Q
                         net (fo=2, routed)           0.118     1.776    U4/count1[12]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.884 r  U4/count10_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.884    U4/count10_carry__1_n_4
    SLICE_X3Y82          FDRE                                         r  U4/count1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     2.034    U4/CLK
    SLICE_X3Y82          FDRE                                         r  U4/count1_reg[12]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.105     1.622    U4/count1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U4/count1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/count1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.599     1.518    U4/CLK
    SLICE_X3Y83          FDRE                                         r  U4/count1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  U4/count1_reg[16]/Q
                         net (fo=2, routed)           0.118     1.777    U4/count1[16]
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  U4/count10_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.885    U4/count10_carry__2_n_4
    SLICE_X3Y83          FDRE                                         r  U4/count1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870     2.035    U4/CLK
    SLICE_X3Y83          FDRE                                         r  U4/count1_reg[16]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X3Y83          FDRE (Hold_fdre_C_D)         0.105     1.623    U4/count1_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U4/count1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/count1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.804%)  route 0.118ns (32.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.519    U4/CLK
    SLICE_X3Y86          FDRE                                         r  U4/count1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  U4/count1_reg[28]/Q
                         net (fo=2, routed)           0.118     1.779    U4/count1[28]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  U4/count10_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.887    U4/count10_carry__5_n_4
    SLICE_X3Y86          FDRE                                         r  U4/count1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.037    U4/CLK
    SLICE_X3Y86          FDRE                                         r  U4/count1_reg[28]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.105     1.624    U4/count1_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U4/clk_5KHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/clk_5KHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.565%)  route 0.174ns (45.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.519    U4/CLK
    SLICE_X2Y84          FDRE                                         r  U4/clk_5KHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  U4/clk_5KHz_reg/Q
                         net (fo=21, routed)          0.174     1.857    U4/clk
    SLICE_X2Y84          LUT5 (Prop_lut5_I4_O)        0.045     1.902 r  U4/clk_5KHz_i_1/O
                         net (fo=1, routed)           0.000     1.902    U4/clk_5KHz_i_1_n_0
    SLICE_X2Y84          FDRE                                         r  U4/clk_5KHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.871     2.036    U4/CLK
    SLICE_X2Y84          FDRE                                         r  U4/clk_5KHz_reg/C
                         clock pessimism             -0.516     1.519    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.120     1.639    U4/clk_5KHz_reg
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U4/count1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/count1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.256ns (69.486%)  route 0.112ns (30.514%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597     1.516    U4/CLK
    SLICE_X3Y81          FDRE                                         r  U4/count1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  U4/count1_reg[5]/Q
                         net (fo=2, routed)           0.112     1.770    U4/count1[5]
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.885 r  U4/count10_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.885    U4/count10_carry__0_n_7
    SLICE_X3Y81          FDRE                                         r  U4/count1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.868     2.033    U4/CLK
    SLICE_X3Y81          FDRE                                         r  U4/count1_reg[5]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.105     1.621    U4/count1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U4/count1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/count1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.252ns (68.309%)  route 0.117ns (31.691%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597     1.516    U4/CLK
    SLICE_X3Y81          FDRE                                         r  U4/count1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  U4/count1_reg[7]/Q
                         net (fo=2, routed)           0.117     1.774    U4/count1[7]
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.885 r  U4/count10_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.885    U4/count10_carry__0_n_5
    SLICE_X3Y81          FDRE                                         r  U4/count1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.868     2.033    U4/CLK
    SLICE_X3Y81          FDRE                                         r  U4/count1_reg[7]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.105     1.621    U4/count1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 U4/count1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/count1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.252ns (68.193%)  route 0.118ns (31.807%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.599     1.518    U4/CLK
    SLICE_X3Y83          FDRE                                         r  U4/count1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  U4/count1_reg[15]/Q
                         net (fo=2, routed)           0.118     1.777    U4/count1[15]
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.888 r  U4/count10_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.888    U4/count10_carry__2_n_5
    SLICE_X3Y83          FDRE                                         r  U4/count1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870     2.035    U4/CLK
    SLICE_X3Y83          FDRE                                         r  U4/count1_reg[15]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X3Y83          FDRE (Hold_fdre_C_D)         0.105     1.623    U4/count1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 U4/count1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/count1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.252ns (68.193%)  route 0.118ns (31.807%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.519    U4/CLK
    SLICE_X3Y84          FDRE                                         r  U4/count1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  U4/count1_reg[19]/Q
                         net (fo=2, routed)           0.118     1.778    U4/count1[19]
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.889 r  U4/count10_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.889    U4/count10_carry__3_n_5
    SLICE_X3Y84          FDRE                                         r  U4/count1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.871     2.036    U4/CLK
    SLICE_X3Y84          FDRE                                         r  U4/count1_reg[19]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X3Y84          FDRE (Hold_fdre_C_D)         0.105     1.624    U4/count1_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y84     U4/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y82     U4/count1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y82     U4/count1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y82     U4/count1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y82     U4/count1_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y83     U4/count1_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y83     U4/count1_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y83     U4/count1_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y83     U4/count1_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     U4/count1_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     U4/count1_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     U4/count1_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     U4/count1_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y81     U4/count1_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y81     U4/count1_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y81     U4/count1_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y81     U4/count1_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     U4/clk_5KHz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y82     U4/count1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     U4/clk_5KHz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     U4/clk_5KHz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y82     U4/count1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y82     U4/count1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     U4/count1_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     U4/count1_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     U4/count1_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     U4/count1_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     U4/count1_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     U4/count1_reg[12]/C



