Loading plugins phase: Elapsed time ==> 0s.229ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\suminh\project\ZumoBot.cyprj.Archive01\ZumoBot_Gyro.cydsn\ZumoBot_Gyro.cydsn\ZumoBot_Gyro.cyprj -d CY8C5888LTI-LP097 -s C:\Users\suminh\project\ZumoBot.cyprj.Archive01\ZumoBot_Gyro.cydsn\ZumoBot_Gyro.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.827ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.069ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  ZumoBot_Gyro.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\suminh\project\ZumoBot.cyprj.Archive01\ZumoBot_Gyro.cydsn\ZumoBot_Gyro.cydsn\ZumoBot_Gyro.cyprj -dcpsoc3 ZumoBot_Gyro.v -verilog
======================================================================

======================================================================
Compiling:  ZumoBot_Gyro.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\suminh\project\ZumoBot.cyprj.Archive01\ZumoBot_Gyro.cydsn\ZumoBot_Gyro.cydsn\ZumoBot_Gyro.cyprj -dcpsoc3 ZumoBot_Gyro.v -verilog
======================================================================

======================================================================
Compiling:  ZumoBot_Gyro.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\suminh\project\ZumoBot.cyprj.Archive01\ZumoBot_Gyro.cydsn\ZumoBot_Gyro.cydsn\ZumoBot_Gyro.cyprj -dcpsoc3 -verilog ZumoBot_Gyro.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Jun 29 09:56:24 2016


======================================================================
Compiling:  ZumoBot_Gyro.v
Program  :   vpp
Options  :    -yv2 -q10 ZumoBot_Gyro.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Jun 29 09:56:24 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'ZumoBot_Gyro.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v (line 836, col 120):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v (line 915, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  ZumoBot_Gyro.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\suminh\project\ZumoBot.cyprj.Archive01\ZumoBot_Gyro.cydsn\ZumoBot_Gyro.cydsn\ZumoBot_Gyro.cyprj -dcpsoc3 -verilog ZumoBot_Gyro.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Jun 29 09:56:25 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\suminh\project\ZumoBot.cyprj.Archive01\ZumoBot_Gyro.cydsn\ZumoBot_Gyro.cydsn\codegentemp\ZumoBot_Gyro.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\suminh\project\ZumoBot.cyprj.Archive01\ZumoBot_Gyro.cydsn\ZumoBot_Gyro.cydsn\codegentemp\ZumoBot_Gyro.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  ZumoBot_Gyro.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\suminh\project\ZumoBot.cyprj.Archive01\ZumoBot_Gyro.cydsn\ZumoBot_Gyro.cydsn\ZumoBot_Gyro.cyprj -dcpsoc3 -verilog ZumoBot_Gyro.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Jun 29 09:56:26 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\suminh\project\ZumoBot.cyprj.Archive01\ZumoBot_Gyro.cydsn\ZumoBot_Gyro.cydsn\codegentemp\ZumoBot_Gyro.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\suminh\project\ZumoBot.cyprj.Archive01\ZumoBot_Gyro.cydsn\ZumoBot_Gyro.cydsn\codegentemp\ZumoBot_Gyro.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM:PWMUDB:km_run\
	\PWM:PWMUDB:ctrl_cmpmode2_2\
	\PWM:PWMUDB:ctrl_cmpmode2_1\
	\PWM:PWMUDB:ctrl_cmpmode2_0\
	\PWM:PWMUDB:ctrl_cmpmode1_2\
	\PWM:PWMUDB:ctrl_cmpmode1_1\
	\PWM:PWMUDB:ctrl_cmpmode1_0\
	\PWM:PWMUDB:capt_rising\
	\PWM:PWMUDB:capt_falling\
	\PWM:PWMUDB:trig_rise\
	\PWM:PWMUDB:trig_fall\
	\PWM:PWMUDB:sc_kill\
	\PWM:PWMUDB:min_kill\
	\PWM:PWMUDB:km_tc\
	\PWM:PWMUDB:db_tc\
	\PWM:PWMUDB:dith_sel\
	\PWM:Net_101\
	\PWM:Net_96\
	\PWM:PWMUDB:MODULE_5:b_31\
	\PWM:PWMUDB:MODULE_5:b_30\
	\PWM:PWMUDB:MODULE_5:b_29\
	\PWM:PWMUDB:MODULE_5:b_28\
	\PWM:PWMUDB:MODULE_5:b_27\
	\PWM:PWMUDB:MODULE_5:b_26\
	\PWM:PWMUDB:MODULE_5:b_25\
	\PWM:PWMUDB:MODULE_5:b_24\
	\PWM:PWMUDB:MODULE_5:b_23\
	\PWM:PWMUDB:MODULE_5:b_22\
	\PWM:PWMUDB:MODULE_5:b_21\
	\PWM:PWMUDB:MODULE_5:b_20\
	\PWM:PWMUDB:MODULE_5:b_19\
	\PWM:PWMUDB:MODULE_5:b_18\
	\PWM:PWMUDB:MODULE_5:b_17\
	\PWM:PWMUDB:MODULE_5:b_16\
	\PWM:PWMUDB:MODULE_5:b_15\
	\PWM:PWMUDB:MODULE_5:b_14\
	\PWM:PWMUDB:MODULE_5:b_13\
	\PWM:PWMUDB:MODULE_5:b_12\
	\PWM:PWMUDB:MODULE_5:b_11\
	\PWM:PWMUDB:MODULE_5:b_10\
	\PWM:PWMUDB:MODULE_5:b_9\
	\PWM:PWMUDB:MODULE_5:b_8\
	\PWM:PWMUDB:MODULE_5:b_7\
	\PWM:PWMUDB:MODULE_5:b_6\
	\PWM:PWMUDB:MODULE_5:b_5\
	\PWM:PWMUDB:MODULE_5:b_4\
	\PWM:PWMUDB:MODULE_5:b_3\
	\PWM:PWMUDB:MODULE_5:b_2\
	\PWM:PWMUDB:MODULE_5:b_1\
	\PWM:PWMUDB:MODULE_5:b_0\
	\PWM:PWMUDB:MODULE_5:g2:a0:a_31\
	\PWM:PWMUDB:MODULE_5:g2:a0:a_30\
	\PWM:PWMUDB:MODULE_5:g2:a0:a_29\
	\PWM:PWMUDB:MODULE_5:g2:a0:a_28\
	\PWM:PWMUDB:MODULE_5:g2:a0:a_27\
	\PWM:PWMUDB:MODULE_5:g2:a0:a_26\
	\PWM:PWMUDB:MODULE_5:g2:a0:a_25\
	\PWM:PWMUDB:MODULE_5:g2:a0:a_24\
	\PWM:PWMUDB:MODULE_5:g2:a0:b_31\
	\PWM:PWMUDB:MODULE_5:g2:a0:b_30\
	\PWM:PWMUDB:MODULE_5:g2:a0:b_29\
	\PWM:PWMUDB:MODULE_5:g2:a0:b_28\
	\PWM:PWMUDB:MODULE_5:g2:a0:b_27\
	\PWM:PWMUDB:MODULE_5:g2:a0:b_26\
	\PWM:PWMUDB:MODULE_5:g2:a0:b_25\
	\PWM:PWMUDB:MODULE_5:g2:a0:b_24\
	\PWM:PWMUDB:MODULE_5:g2:a0:b_23\
	\PWM:PWMUDB:MODULE_5:g2:a0:b_22\
	\PWM:PWMUDB:MODULE_5:g2:a0:b_21\
	\PWM:PWMUDB:MODULE_5:g2:a0:b_20\
	\PWM:PWMUDB:MODULE_5:g2:a0:b_19\
	\PWM:PWMUDB:MODULE_5:g2:a0:b_18\
	\PWM:PWMUDB:MODULE_5:g2:a0:b_17\
	\PWM:PWMUDB:MODULE_5:g2:a0:b_16\
	\PWM:PWMUDB:MODULE_5:g2:a0:b_15\
	\PWM:PWMUDB:MODULE_5:g2:a0:b_14\
	\PWM:PWMUDB:MODULE_5:g2:a0:b_13\
	\PWM:PWMUDB:MODULE_5:g2:a0:b_12\
	\PWM:PWMUDB:MODULE_5:g2:a0:b_11\
	\PWM:PWMUDB:MODULE_5:g2:a0:b_10\
	\PWM:PWMUDB:MODULE_5:g2:a0:b_9\
	\PWM:PWMUDB:MODULE_5:g2:a0:b_8\
	\PWM:PWMUDB:MODULE_5:g2:a0:b_7\
	\PWM:PWMUDB:MODULE_5:g2:a0:b_6\
	\PWM:PWMUDB:MODULE_5:g2:a0:b_5\
	\PWM:PWMUDB:MODULE_5:g2:a0:b_4\
	\PWM:PWMUDB:MODULE_5:g2:a0:b_3\
	\PWM:PWMUDB:MODULE_5:g2:a0:b_2\
	\PWM:PWMUDB:MODULE_5:g2:a0:b_1\
	\PWM:PWMUDB:MODULE_5:g2:a0:b_0\
	\PWM:PWMUDB:MODULE_5:g2:a0:s_31\
	\PWM:PWMUDB:MODULE_5:g2:a0:s_30\
	\PWM:PWMUDB:MODULE_5:g2:a0:s_29\
	\PWM:PWMUDB:MODULE_5:g2:a0:s_28\
	\PWM:PWMUDB:MODULE_5:g2:a0:s_27\
	\PWM:PWMUDB:MODULE_5:g2:a0:s_26\
	\PWM:PWMUDB:MODULE_5:g2:a0:s_25\
	\PWM:PWMUDB:MODULE_5:g2:a0:s_24\
	\PWM:PWMUDB:MODULE_5:g2:a0:s_23\
	\PWM:PWMUDB:MODULE_5:g2:a0:s_22\
	\PWM:PWMUDB:MODULE_5:g2:a0:s_21\
	\PWM:PWMUDB:MODULE_5:g2:a0:s_20\
	\PWM:PWMUDB:MODULE_5:g2:a0:s_19\
	\PWM:PWMUDB:MODULE_5:g2:a0:s_18\
	\PWM:PWMUDB:MODULE_5:g2:a0:s_17\
	\PWM:PWMUDB:MODULE_5:g2:a0:s_16\
	\PWM:PWMUDB:MODULE_5:g2:a0:s_15\
	\PWM:PWMUDB:MODULE_5:g2:a0:s_14\
	\PWM:PWMUDB:MODULE_5:g2:a0:s_13\
	\PWM:PWMUDB:MODULE_5:g2:a0:s_12\
	\PWM:PWMUDB:MODULE_5:g2:a0:s_11\
	\PWM:PWMUDB:MODULE_5:g2:a0:s_10\
	\PWM:PWMUDB:MODULE_5:g2:a0:s_9\
	\PWM:PWMUDB:MODULE_5:g2:a0:s_8\
	\PWM:PWMUDB:MODULE_5:g2:a0:s_7\
	\PWM:PWMUDB:MODULE_5:g2:a0:s_6\
	\PWM:PWMUDB:MODULE_5:g2:a0:s_5\
	\PWM:PWMUDB:MODULE_5:g2:a0:s_4\
	\PWM:PWMUDB:MODULE_5:g2:a0:s_3\
	\PWM:PWMUDB:MODULE_5:g2:a0:s_2\
	\PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_3141
	Net_3135
	Net_3134
	\PWM:Net_113\
	\PWM:Net_107\
	\PWM:Net_114\
	\I2C:bI2C_UDB:ctrl_hw_addr_en\
	\I2C:bI2C_UDB:scl_went_high\
	\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_1\
	\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_1\
	\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lt_0\
	\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gt_0\
	\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lti_0\
	\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gti_0\
	\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_0\
	\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_0\
	\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xeq\
	\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlt\
	\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlte\
	\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgt\
	\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgte\
	\I2C:bI2C_UDB:genblk6:MODULE_1:lt\
	\I2C:bI2C_UDB:genblk6:MODULE_1:eq\
	\I2C:bI2C_UDB:genblk6:MODULE_1:gt\
	\I2C:bI2C_UDB:genblk6:MODULE_1:gte\
	\I2C:bI2C_UDB:genblk6:MODULE_1:lte\
	\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_1\
	\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_1\
	\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lt_0\
	\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gt_0\
	\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lti_0\
	\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gti_0\
	\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_0\
	\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_0\
	\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xneq\
	\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlt\
	\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlte\
	\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgt\
	\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgte\
	\I2C:bI2C_UDB:genblk6:MODULE_2:lt\
	\I2C:bI2C_UDB:genblk6:MODULE_2:gt\
	\I2C:bI2C_UDB:genblk6:MODULE_2:gte\
	\I2C:bI2C_UDB:genblk6:MODULE_2:lte\
	\I2C:bI2C_UDB:genblk6:MODULE_2:neq\
	Net_335
	\I2C:Net_973\
	Net_336
	\I2C:Net_974\
	\I2C:timeout_clk\
	Net_341
	\I2C:Net_975\
	Net_340
	Net_339
	\UART:BUART:reset_sr\
	Net_1943
	Net_1944
	\UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\
	Net_1939
	\UART:BUART:sRX:MODULE_9:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_10:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_10:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_10:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_10:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_10:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_10:lt\
	\UART:BUART:sRX:MODULE_10:eq\
	\UART:BUART:sRX:MODULE_10:gt\
	\UART:BUART:sRX:MODULE_10:gte\
	\UART:BUART:sRX:MODULE_10:lte\
	\Timer:Net_260\
	Net_3209
	\Timer:Net_53\
	Net_3208
	\Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:albi_1\
	\Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:agbi_1\
	\Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:lt_0\
	\Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:gt_0\
	\Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:lt_1\
	\Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:gt_1\
	\Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:lti_0\
	\Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:gti_0\
	\Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:albi_0\
	\Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:agbi_0\
	\Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xneq\
	\Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xlt\
	\Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xlte\
	\Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xgt\
	\Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xgte\
	\Timer:TimerUDB:sIntCapCount:MODULE_11:lt\
	\Timer:TimerUDB:sIntCapCount:MODULE_11:gt\
	\Timer:TimerUDB:sIntCapCount:MODULE_11:gte\
	\Timer:TimerUDB:sIntCapCount:MODULE_11:lte\
	\Timer:TimerUDB:sIntCapCount:MODULE_11:neq\
	\Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:b_1\
	\Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:b_0\
	\Timer:TimerUDB:zeros_3\
	\Timer:TimerUDB:zeros_2\
	\Timer:Net_102\
	\Timer:Net_266\
	\I2C_2:bI2C_UDB:ctrl_hw_addr_en\
	\I2C_2:bI2C_UDB:scl_went_high\
	\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:albi_1\
	\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:agbi_1\
	\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:lt_0\
	\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:gt_0\
	\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:lti_0\
	\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:gti_0\
	\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:albi_0\
	\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:agbi_0\
	\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:xeq\
	\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:xlt\
	\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:xlte\
	\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:xgt\
	\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:xgte\
	\I2C_2:bI2C_UDB:genblk6:MODULE_3:lt\
	\I2C_2:bI2C_UDB:genblk6:MODULE_3:eq\
	\I2C_2:bI2C_UDB:genblk6:MODULE_3:gt\
	\I2C_2:bI2C_UDB:genblk6:MODULE_3:gte\
	\I2C_2:bI2C_UDB:genblk6:MODULE_3:lte\
	\I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:albi_1\
	\I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:agbi_1\
	\I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:lt_0\
	\I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:gt_0\
	\I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:lti_0\
	\I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:gti_0\
	\I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:albi_0\
	\I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:agbi_0\
	\I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:xneq\
	\I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:xlt\
	\I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:xlte\
	\I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:xgt\
	\I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:xgte\
	\I2C_2:bI2C_UDB:genblk6:MODULE_4:lt\
	\I2C_2:bI2C_UDB:genblk6:MODULE_4:gt\
	\I2C_2:bI2C_UDB:genblk6:MODULE_4:gte\
	\I2C_2:bI2C_UDB:genblk6:MODULE_4:lte\
	\I2C_2:bI2C_UDB:genblk6:MODULE_4:neq\
	Net_3391
	\I2C_2:Net_973\
	Net_3392
	\I2C_2:Net_974\
	\I2C_2:timeout_clk\
	Net_3397
	\I2C_2:Net_975\
	Net_3396
	Net_3395

    Synthesized names
	\PWM:PWMUDB:add_vi_vv_MODGEN_5_31\
	\PWM:PWMUDB:add_vi_vv_MODGEN_5_30\
	\PWM:PWMUDB:add_vi_vv_MODGEN_5_29\
	\PWM:PWMUDB:add_vi_vv_MODGEN_5_28\
	\PWM:PWMUDB:add_vi_vv_MODGEN_5_27\
	\PWM:PWMUDB:add_vi_vv_MODGEN_5_26\
	\PWM:PWMUDB:add_vi_vv_MODGEN_5_25\
	\PWM:PWMUDB:add_vi_vv_MODGEN_5_24\
	\PWM:PWMUDB:add_vi_vv_MODGEN_5_23\
	\PWM:PWMUDB:add_vi_vv_MODGEN_5_22\
	\PWM:PWMUDB:add_vi_vv_MODGEN_5_21\
	\PWM:PWMUDB:add_vi_vv_MODGEN_5_20\
	\PWM:PWMUDB:add_vi_vv_MODGEN_5_19\
	\PWM:PWMUDB:add_vi_vv_MODGEN_5_18\
	\PWM:PWMUDB:add_vi_vv_MODGEN_5_17\
	\PWM:PWMUDB:add_vi_vv_MODGEN_5_16\
	\PWM:PWMUDB:add_vi_vv_MODGEN_5_15\
	\PWM:PWMUDB:add_vi_vv_MODGEN_5_14\
	\PWM:PWMUDB:add_vi_vv_MODGEN_5_13\
	\PWM:PWMUDB:add_vi_vv_MODGEN_5_12\
	\PWM:PWMUDB:add_vi_vv_MODGEN_5_11\
	\PWM:PWMUDB:add_vi_vv_MODGEN_5_10\
	\PWM:PWMUDB:add_vi_vv_MODGEN_5_9\
	\PWM:PWMUDB:add_vi_vv_MODGEN_5_8\
	\PWM:PWMUDB:add_vi_vv_MODGEN_5_7\
	\PWM:PWMUDB:add_vi_vv_MODGEN_5_6\
	\PWM:PWMUDB:add_vi_vv_MODGEN_5_5\
	\PWM:PWMUDB:add_vi_vv_MODGEN_5_4\
	\PWM:PWMUDB:add_vi_vv_MODGEN_5_3\
	\PWM:PWMUDB:add_vi_vv_MODGEN_5_2\

Deleted 284 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM:PWMUDB:hwCapture\ to zero
Aliasing \PWM:PWMUDB:trig_out\ to one
Aliasing \PWM:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:final_kill\ to one
Aliasing \PWM:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM:PWMUDB:reset\ to zero
Aliasing \PWM:PWMUDB:status_6\ to zero
Aliasing \PWM:PWMUDB:status_4\ to zero
Aliasing \PWM:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM:PWMUDB:pwm_temp\ to zero
Aliasing \PWM:PWMUDB:MODULE_5:g2:a0:a_23\ to zero
Aliasing \PWM:PWMUDB:MODULE_5:g2:a0:a_22\ to zero
Aliasing \PWM:PWMUDB:MODULE_5:g2:a0:a_21\ to zero
Aliasing \PWM:PWMUDB:MODULE_5:g2:a0:a_20\ to zero
Aliasing \PWM:PWMUDB:MODULE_5:g2:a0:a_19\ to zero
Aliasing \PWM:PWMUDB:MODULE_5:g2:a0:a_18\ to zero
Aliasing \PWM:PWMUDB:MODULE_5:g2:a0:a_17\ to zero
Aliasing \PWM:PWMUDB:MODULE_5:g2:a0:a_16\ to zero
Aliasing \PWM:PWMUDB:MODULE_5:g2:a0:a_15\ to zero
Aliasing \PWM:PWMUDB:MODULE_5:g2:a0:a_14\ to zero
Aliasing \PWM:PWMUDB:MODULE_5:g2:a0:a_13\ to zero
Aliasing \PWM:PWMUDB:MODULE_5:g2:a0:a_12\ to zero
Aliasing \PWM:PWMUDB:MODULE_5:g2:a0:a_11\ to zero
Aliasing \PWM:PWMUDB:MODULE_5:g2:a0:a_10\ to zero
Aliasing \PWM:PWMUDB:MODULE_5:g2:a0:a_9\ to zero
Aliasing \PWM:PWMUDB:MODULE_5:g2:a0:a_8\ to zero
Aliasing \PWM:PWMUDB:MODULE_5:g2:a0:a_7\ to zero
Aliasing \PWM:PWMUDB:MODULE_5:g2:a0:a_6\ to zero
Aliasing \PWM:PWMUDB:MODULE_5:g2:a0:a_5\ to zero
Aliasing \PWM:PWMUDB:MODULE_5:g2:a0:a_4\ to zero
Aliasing \PWM:PWMUDB:MODULE_5:g2:a0:a_3\ to zero
Aliasing \PWM:PWMUDB:MODULE_5:g2:a0:a_2\ to zero
Aliasing \PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__MotorPwmLeft_net_0 to one
Aliasing tmpOE__MotorPwmRight_net_0 to one
Aliasing tmpOE__SDA_1_net_0 to one
Aliasing tmpOE__SCL_1_net_0 to one
Aliasing \I2C:bI2C_UDB:status_6\ to zero
Aliasing \I2C:bI2C_UDB:cs_addr_shifter_2\ to zero
Aliasing \I2C:bI2C_UDB:cs_addr_clkgen_2\ to zero
Aliasing \I2C:bI2C_UDB:bus_busy\ to zero
Aliasing \I2C:bI2C_UDB:lost_arb\ to zero
Aliasing \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\ to \I2C:sda_x_wire\
Aliasing \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\ to one
Aliasing \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\ to one
Aliasing \I2C:scl_x_wire\ to \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\
Aliasing \I2C:Net_969\ to one
Aliasing \I2C:Net_968\ to one
Aliasing \UART:BUART:tx_hd_send_break\ to zero
Aliasing \UART:BUART:HalfDuplexSend\ to zero
Aliasing \UART:BUART:FinalParityType_1\ to zero
Aliasing \UART:BUART:FinalParityType_0\ to zero
Aliasing \UART:BUART:FinalAddrMode_2\ to zero
Aliasing \UART:BUART:FinalAddrMode_1\ to zero
Aliasing \UART:BUART:FinalAddrMode_0\ to zero
Aliasing \UART:BUART:tx_ctrl_mark\ to zero
Aliasing \UART:BUART:tx_status_6\ to zero
Aliasing \UART:BUART:tx_status_5\ to zero
Aliasing \UART:BUART:tx_status_4\ to zero
Aliasing \UART:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_1\ to \UART:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_0\ to \UART:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODIN4_1\ to \UART:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN4_0\ to \UART:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:rx_status_1\ to zero
Aliasing \UART:BUART:sRX:MODULE_9:g2:a0:newa_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_9:g2:a0:newa_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_9:g2:a0:newa_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_9:g2:a0:newb_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_9:g2:a0:newb_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_9:g2:a0:newb_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_9:g2:a0:newb_3\ to zero
Aliasing \UART:BUART:sRX:MODULE_9:g2:a0:newb_2\ to one
Aliasing \UART:BUART:sRX:MODULE_9:g2:a0:newb_1\ to one
Aliasing \UART:BUART:sRX:MODULE_9:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_1_net_0 to one
Aliasing tmpOE__Tx_1_net_0 to one
Aliasing tmpOE__MotorDirLeft_net_0 to one
Aliasing tmpOE__MotorDirRight_net_0 to one
Aliasing Net_3165 to zero
Aliasing tmpOE__Trigger_net_0 to one
Aliasing \Timer:TimerUDB:ctrl_cmode_1\ to one
Aliasing \Timer:TimerUDB:ctrl_cmode_0\ to zero
Aliasing \Timer:TimerUDB:ctrl_tmode_1\ to zero
Aliasing \Timer:TimerUDB:ctrl_tmode_0\ to one
Aliasing \Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:aeqb_0\ to one
Aliasing \Timer:TimerUDB:sIntCapCount:MODIN8_1\ to \Timer:TimerUDB:sIntCapCount:MODIN6_1\
Aliasing \Timer:TimerUDB:sIntCapCount:MODIN8_0\ to \Timer:TimerUDB:sIntCapCount:MODIN6_0\
Aliasing \Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \Timer:TimerUDB:status_6\ to zero
Aliasing \Timer:TimerUDB:status_5\ to zero
Aliasing \Timer:TimerUDB:status_4\ to zero
Aliasing \Timer:TimerUDB:status_0\ to \Timer:TimerUDB:tc_i\
Aliasing tmpOE__Echo_net_0 to one
Aliasing tmpOE__SDA_2_net_0 to one
Aliasing tmpOE__SCL_2_net_0 to one
Aliasing \I2C_2:bI2C_UDB:status_6\ to zero
Aliasing \I2C_2:bI2C_UDB:cs_addr_shifter_2\ to zero
Aliasing \I2C_2:bI2C_UDB:cs_addr_clkgen_2\ to zero
Aliasing \I2C_2:bI2C_UDB:bus_busy\ to zero
Aliasing \I2C_2:bI2C_UDB:lost_arb\ to zero
Aliasing \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:newa_0\ to \I2C_2:sda_x_wire\
Aliasing \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:aeqb_0\ to one
Aliasing \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:aeqb_0\ to one
Aliasing \I2C_2:scl_x_wire\ to \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:newa_0\
Aliasing \I2C_2:Net_969\ to one
Aliasing \I2C_2:Net_968\ to one
Aliasing \PWM:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM:PWMUDB:tc_i_reg\\D\ to \PWM:PWMUDB:status_2\
Aliasing \I2C:bI2C_UDB:scl_in_reg\\D\ to \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\
Aliasing \I2C:bI2C_UDB:sda_in_last_reg\\D\ to \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\
Aliasing \UART:BUART:reset_reg\\D\ to zero
Aliasing Net_1940D to zero
Aliasing \UART:BUART:rx_break_status\\D\ to zero
Aliasing \Timer:TimerUDB:hwEnable_reg\\D\ to \Timer:TimerUDB:run_mode\
Aliasing \Timer:TimerUDB:trig_last\\D\ to \Timer:TimerUDB:capture_last\\D\
Aliasing \I2C_2:bI2C_UDB:scl_in_reg\\D\ to \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:newb_0\
Aliasing \I2C_2:bI2C_UDB:sda_in_last_reg\\D\ to \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:newb_0\
Removing Lhs of wire \PWM:PWMUDB:ctrl_enable\[16] = \PWM:PWMUDB:control_7\[8]
Removing Lhs of wire \PWM:PWMUDB:hwCapture\[26] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:hwEnable\[27] = \PWM:PWMUDB:control_7\[8]
Removing Lhs of wire \PWM:PWMUDB:trig_out\[31] = one[4]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\R\[33] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\S\[34] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:final_enable\[35] = \PWM:PWMUDB:runmode_enable\[32]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\R\[39] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\S\[40] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\R\[41] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\S\[42] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:final_kill\[45] = one[4]
Removing Lhs of wire \PWM:PWMUDB:add_vi_vv_MODGEN_5_1\[49] = \PWM:PWMUDB:MODULE_5:g2:a0:s_1\[290]
Removing Lhs of wire \PWM:PWMUDB:add_vi_vv_MODGEN_5_0\[51] = \PWM:PWMUDB:MODULE_5:g2:a0:s_0\[291]
Removing Lhs of wire \PWM:PWMUDB:dith_count_1\\R\[52] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:dith_count_1\\S\[53] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:dith_count_0\\R\[54] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:dith_count_0\\S\[55] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:reset\[58] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:status_6\[59] = zero[7]
Removing Rhs of wire \PWM:PWMUDB:status_5\[60] = \PWM:PWMUDB:final_kill_reg\[75]
Removing Lhs of wire \PWM:PWMUDB:status_4\[61] = zero[7]
Removing Rhs of wire \PWM:PWMUDB:status_3\[62] = \PWM:PWMUDB:fifo_full\[82]
Removing Rhs of wire \PWM:PWMUDB:status_1\[64] = \PWM:PWMUDB:cmp2_status_reg\[74]
Removing Rhs of wire \PWM:PWMUDB:status_0\[65] = \PWM:PWMUDB:cmp1_status_reg\[73]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\R\[76] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\S\[77] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\R\[78] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\S\[79] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\R\[80] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\S\[81] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_2\[83] = \PWM:PWMUDB:tc_i\[37]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_1\[84] = \PWM:PWMUDB:runmode_enable\[32]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_0\[85] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:compare1\[118] = \PWM:PWMUDB:cmp1_less\[89]
Removing Lhs of wire \PWM:PWMUDB:compare2\[119] = \PWM:PWMUDB:cmp2_less\[92]
Removing Rhs of wire Net_142[129] = \PWM:PWMUDB:pwm1_i_reg\[122]
Removing Rhs of wire Net_167[130] = \PWM:PWMUDB:pwm2_i_reg\[124]
Removing Lhs of wire \PWM:PWMUDB:pwm_temp\[131] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_5:g2:a0:a_23\[172] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_5:g2:a0:a_22\[173] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_5:g2:a0:a_21\[174] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_5:g2:a0:a_20\[175] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_5:g2:a0:a_19\[176] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_5:g2:a0:a_18\[177] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_5:g2:a0:a_17\[178] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_5:g2:a0:a_16\[179] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_5:g2:a0:a_15\[180] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_5:g2:a0:a_14\[181] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_5:g2:a0:a_13\[182] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_5:g2:a0:a_12\[183] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_5:g2:a0:a_11\[184] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_5:g2:a0:a_10\[185] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_5:g2:a0:a_9\[186] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_5:g2:a0:a_8\[187] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_5:g2:a0:a_7\[188] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_5:g2:a0:a_6\[189] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_5:g2:a0:a_5\[190] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_5:g2:a0:a_4\[191] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_5:g2:a0:a_3\[192] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_5:g2:a0:a_2\[193] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_5:g2:a0:a_1\[194] = \PWM:PWMUDB:MODIN1_1\[195]
Removing Lhs of wire \PWM:PWMUDB:MODIN1_1\[195] = \PWM:PWMUDB:dith_count_1\[48]
Removing Lhs of wire \PWM:PWMUDB:MODULE_5:g2:a0:a_0\[196] = \PWM:PWMUDB:MODIN1_0\[197]
Removing Lhs of wire \PWM:PWMUDB:MODIN1_0\[197] = \PWM:PWMUDB:dith_count_0\[50]
Removing Lhs of wire \PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\[329] = one[4]
Removing Lhs of wire \PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\[330] = one[4]
Removing Lhs of wire tmpOE__MotorPwmLeft_net_0[339] = one[4]
Removing Lhs of wire tmpOE__MotorPwmRight_net_0[345] = one[4]
Removing Lhs of wire tmpOE__SDA_1_net_0[351] = one[4]
Removing Lhs of wire tmpOE__SCL_1_net_0[357] = one[4]
Removing Rhs of wire \I2C:sda_x_wire\[362] = \I2C:Net_643_4\[363]
Removing Rhs of wire \I2C:sda_x_wire\[362] = \I2C:bI2C_UDB:m_sda_out_reg\[575]
Removing Rhs of wire \I2C:Net_697\[365] = \I2C:Net_643_5\[366]
Removing Rhs of wire \I2C:Net_697\[365] = \I2C:bI2C_UDB:sts_irq\[389]
Removing Lhs of wire \I2C:udb_clk\[370] = \I2C:Net_970\[368]
Removing Lhs of wire \I2C:bI2C_UDB:status_6\[382] = zero[7]
Removing Rhs of wire \I2C:bI2C_UDB:status_5\[383] = \I2C:bI2C_UDB:stop_detect\[471]
Removing Rhs of wire \I2C:bI2C_UDB:status_3\[385] = \I2C:bI2C_UDB:m_address_reg\[477]
Removing Rhs of wire \I2C:bI2C_UDB:status_2\[386] = \I2C:bI2C_UDB:master_mode_reg\[478]
Removing Rhs of wire \I2C:bI2C_UDB:status_1\[387] = \I2C:bI2C_UDB:m_lrb_reg\[479]
Removing Rhs of wire \I2C:bI2C_UDB:status_0\[388] = \I2C:bI2C_UDB:m_byte_complete_reg\[480]
Removing Lhs of wire \I2C:bI2C_UDB:cs_addr_shifter_2\[391] = zero[7]
Removing Rhs of wire \I2C:bI2C_UDB:cs_addr_shifter_1\[392] = \I2C:bI2C_UDB:m_load_dummy\[500]
Removing Rhs of wire \I2C:bI2C_UDB:cs_addr_shifter_0\[393] = \I2C:bI2C_UDB:m_shift_en\[513]
Removing Lhs of wire \I2C:bI2C_UDB:cs_addr_clkgen_2\[428] = zero[7]
Removing Rhs of wire \I2C:bI2C_UDB:cs_addr_clkgen_0\[430] = \I2C:bI2C_UDB:clkgen_en\[512]
Removing Lhs of wire \I2C:bI2C_UDB:ctrl_start_gen\[463] = \I2C:bI2C_UDB:control_7\[373]
Removing Lhs of wire \I2C:bI2C_UDB:ctrl_stop_gen\[464] = \I2C:bI2C_UDB:control_6\[374]
Removing Lhs of wire \I2C:bI2C_UDB:ctrl_restart_gen\[465] = \I2C:bI2C_UDB:control_5\[375]
Removing Lhs of wire \I2C:bI2C_UDB:ctrl_nack\[466] = \I2C:bI2C_UDB:control_4\[376]
Removing Lhs of wire \I2C:bI2C_UDB:ctrl_transmit\[468] = \I2C:bI2C_UDB:control_2\[378]
Removing Lhs of wire \I2C:bI2C_UDB:ctrl_master_en\[469] = \I2C:bI2C_UDB:control_1\[379]
Removing Lhs of wire \I2C:bI2C_UDB:ctrl_slave_en\[470] = \I2C:bI2C_UDB:control_0\[380]
Removing Rhs of wire \I2C:Net_1109_0\[482] = \I2C:scl_yfb\[586]
Removing Rhs of wire \I2C:Net_1109_1\[485] = \I2C:sda_yfb\[587]
Removing Rhs of wire \I2C:bI2C_UDB:m_reset\[493] = \I2C:bI2C_UDB:master_rst_reg\[577]
Removing Lhs of wire \I2C:bI2C_UDB:bus_busy\[495] = zero[7]
Removing Lhs of wire cmp_vv_vv_MODGEN_1[503] = \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\[534]
Removing Lhs of wire \I2C:bI2C_UDB:lost_arb\[505] = zero[7]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[510] = \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[563]
Removing Rhs of wire \I2C:Net_643_3\[511] = \I2C:bI2C_UDB:m_scl_out_reg\[574]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\[514] = \I2C:sda_x_wire\[362]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\[515] = \I2C:bI2C_UDB:sda_in_reg\[394]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:dataa_0\[516] = \I2C:sda_x_wire\[362]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:datab_0\[517] = \I2C:bI2C_UDB:sda_in_reg\[394]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:a_0\[518] = \I2C:sda_x_wire\[362]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:b_0\[519] = \I2C:bI2C_UDB:sda_in_reg\[394]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\[521] = one[4]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eq_0\[522] = \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\[520]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eqi_0\[523] = \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\[520]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\[544] = \I2C:Net_643_3\[511]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\[545] = \I2C:Net_1109_0\[482]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:dataa_0\[546] = \I2C:Net_643_3\[511]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:datab_0\[547] = \I2C:Net_1109_0\[482]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:a_0\[548] = \I2C:Net_643_3\[511]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:b_0\[549] = \I2C:Net_1109_0\[482]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\[551] = one[4]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eq_0\[552] = \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\[550]
Removing Lhs of wire \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eqi_0\[553] = \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\[550]
Removing Rhs of wire \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[563] = \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_1\[554]
Removing Lhs of wire \I2C:scl_x_wire\[578] = \I2C:Net_643_3\[511]
Removing Lhs of wire \I2C:Net_969\[579] = one[4]
Removing Lhs of wire \I2C:Net_968\[580] = one[4]
Removing Lhs of wire \I2C:tmpOE__Bufoe_scl_net_0\[589] = one[4]
Removing Lhs of wire \I2C:tmpOE__Bufoe_sda_net_0\[591] = one[4]
Removing Lhs of wire \UART:Net_61\[599] = \UART:Net_9\[598]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[603] = zero[7]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[604] = zero[7]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[605] = zero[7]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[606] = zero[7]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[607] = zero[7]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[608] = zero[7]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[609] = zero[7]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[610] = zero[7]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[622] = \UART:BUART:tx_bitclk_dp\[658]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[668] = \UART:BUART:tx_counter_dp\[659]
Removing Lhs of wire \UART:BUART:tx_status_6\[669] = zero[7]
Removing Lhs of wire \UART:BUART:tx_status_5\[670] = zero[7]
Removing Lhs of wire \UART:BUART:tx_status_4\[671] = zero[7]
Removing Lhs of wire \UART:BUART:tx_status_1\[673] = \UART:BUART:tx_fifo_empty\[636]
Removing Lhs of wire \UART:BUART:tx_status_3\[675] = \UART:BUART:tx_fifo_notfull\[635]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[735] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_1\[743] = \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\[754]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_0\[745] = \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\[755]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_7\[746] = \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[771]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_8\[747] = \UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\[785]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\[748] = \UART:BUART:sRX:s23Poll:MODIN2_1\[749]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_1\[749] = \UART:BUART:pollcount_1\[741]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\[750] = \UART:BUART:sRX:s23Poll:MODIN2_0\[751]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_0\[751] = \UART:BUART:pollcount_0\[744]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[757] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[758] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[759] = \UART:BUART:pollcount_1\[741]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_1\[760] = \UART:BUART:pollcount_1\[741]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[761] = \UART:BUART:pollcount_0\[744]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_0\[762] = \UART:BUART:pollcount_0\[744]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[763] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[764] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[765] = \UART:BUART:pollcount_1\[741]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[766] = \UART:BUART:pollcount_0\[744]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[767] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[768] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\[773] = \UART:BUART:pollcount_1\[741]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN4_1\[774] = \UART:BUART:pollcount_1\[741]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\[775] = \UART:BUART:pollcount_0\[744]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN4_0\[776] = \UART:BUART:pollcount_0\[744]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\[777] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\[778] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\[779] = \UART:BUART:pollcount_1\[741]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\[780] = \UART:BUART:pollcount_0\[744]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\[781] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\[782] = zero[7]
Removing Lhs of wire \UART:BUART:rx_status_1\[789] = zero[7]
Removing Rhs of wire \UART:BUART:rx_status_2\[790] = \UART:BUART:rx_parity_error_status\[791]
Removing Rhs of wire \UART:BUART:rx_status_3\[792] = \UART:BUART:rx_stop_bit_error\[793]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_9\[803] = \UART:BUART:sRX:MODULE_9:g2:a0:lta_0\[852]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_10\[807] = \UART:BUART:sRX:MODULE_10:g1:a0:xneq\[874]
Removing Lhs of wire \UART:BUART:sRX:MODULE_9:g2:a0:newa_6\[808] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_9:g2:a0:newa_5\[809] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_9:g2:a0:newa_4\[810] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_9:g2:a0:newa_3\[811] = \UART:BUART:sRX:MODIN5_6\[812]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_6\[812] = \UART:BUART:rx_count_6\[730]
Removing Lhs of wire \UART:BUART:sRX:MODULE_9:g2:a0:newa_2\[813] = \UART:BUART:sRX:MODIN5_5\[814]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_5\[814] = \UART:BUART:rx_count_5\[731]
Removing Lhs of wire \UART:BUART:sRX:MODULE_9:g2:a0:newa_1\[815] = \UART:BUART:sRX:MODIN5_4\[816]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_4\[816] = \UART:BUART:rx_count_4\[732]
Removing Lhs of wire \UART:BUART:sRX:MODULE_9:g2:a0:newa_0\[817] = \UART:BUART:sRX:MODIN5_3\[818]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_3\[818] = \UART:BUART:rx_count_3\[733]
Removing Lhs of wire \UART:BUART:sRX:MODULE_9:g2:a0:newb_6\[819] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_9:g2:a0:newb_5\[820] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_9:g2:a0:newb_4\[821] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_9:g2:a0:newb_3\[822] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_9:g2:a0:newb_2\[823] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_9:g2:a0:newb_1\[824] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_9:g2:a0:newb_0\[825] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_9:g2:a0:dataa_6\[826] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_9:g2:a0:dataa_5\[827] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_9:g2:a0:dataa_4\[828] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_9:g2:a0:dataa_3\[829] = \UART:BUART:rx_count_6\[730]
Removing Lhs of wire \UART:BUART:sRX:MODULE_9:g2:a0:dataa_2\[830] = \UART:BUART:rx_count_5\[731]
Removing Lhs of wire \UART:BUART:sRX:MODULE_9:g2:a0:dataa_1\[831] = \UART:BUART:rx_count_4\[732]
Removing Lhs of wire \UART:BUART:sRX:MODULE_9:g2:a0:dataa_0\[832] = \UART:BUART:rx_count_3\[733]
Removing Lhs of wire \UART:BUART:sRX:MODULE_9:g2:a0:datab_6\[833] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_9:g2:a0:datab_5\[834] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_9:g2:a0:datab_4\[835] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_9:g2:a0:datab_3\[836] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_9:g2:a0:datab_2\[837] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_9:g2:a0:datab_1\[838] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_9:g2:a0:datab_0\[839] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_10:g1:a0:newa_0\[854] = \UART:BUART:rx_postpoll\[689]
Removing Lhs of wire \UART:BUART:sRX:MODULE_10:g1:a0:newb_0\[855] = \UART:BUART:rx_parity_bit\[806]
Removing Lhs of wire \UART:BUART:sRX:MODULE_10:g1:a0:dataa_0\[856] = \UART:BUART:rx_postpoll\[689]
Removing Lhs of wire \UART:BUART:sRX:MODULE_10:g1:a0:datab_0\[857] = \UART:BUART:rx_parity_bit\[806]
Removing Lhs of wire \UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\[858] = \UART:BUART:rx_postpoll\[689]
Removing Lhs of wire \UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\[859] = \UART:BUART:rx_parity_bit\[806]
Removing Lhs of wire \UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\[861] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\[862] = \UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[860]
Removing Lhs of wire \UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\[863] = \UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[860]
Removing Lhs of wire tmpOE__Rx_1_net_0[885] = one[4]
Removing Lhs of wire tmpOE__Tx_1_net_0[890] = one[4]
Removing Lhs of wire tmpOE__MotorDirLeft_net_0[896] = one[4]
Removing Lhs of wire tmpOE__MotorDirRight_net_0[902] = one[4]
Removing Lhs of wire Net_3165[909] = zero[7]
Removing Lhs of wire tmpOE__Trigger_net_0[911] = one[4]
Removing Rhs of wire Net_3426[917] = \Timer:Net_55\[919]
Removing Lhs of wire \Timer:TimerUDB:ctrl_enable\[935] = \Timer:TimerUDB:control_7\[927]
Removing Lhs of wire \Timer:TimerUDB:ctrl_ten\[936] = \Timer:TimerUDB:control_4\[930]
Removing Lhs of wire \Timer:TimerUDB:ctrl_cmode_1\[937] = one[4]
Removing Lhs of wire \Timer:TimerUDB:ctrl_cmode_0\[938] = zero[7]
Removing Lhs of wire \Timer:TimerUDB:ctrl_tmode_1\[939] = zero[7]
Removing Lhs of wire \Timer:TimerUDB:ctrl_tmode_0\[940] = one[4]
Removing Lhs of wire \Timer:TimerUDB:ctrl_ic_1\[941] = \Timer:TimerUDB:control_1\[933]
Removing Lhs of wire \Timer:TimerUDB:ctrl_ic_0\[942] = \Timer:TimerUDB:control_0\[934]
Removing Rhs of wire \Timer:TimerUDB:timer_enable\[947] = \Timer:TimerUDB:runmode_enable\[1020]
Removing Rhs of wire \Timer:TimerUDB:run_mode\[948] = \Timer:TimerUDB:hwEnable\[949]
Removing Lhs of wire \Timer:TimerUDB:run_mode\[948] = \Timer:TimerUDB:control_7\[927]
Removing Lhs of wire \Timer:TimerUDB:tc_i\[953] = \Timer:TimerUDB:status_tc\[950]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:cmp_vv_vv_MODGEN_11\[959] = \Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xeq\[998]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_12_1\[960] = \Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:s_1\[1015]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_12_0\[962] = \Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:s_0\[1016]
Removing Lhs of wire \Timer:TimerUDB:capt_fifo_load_int\[964] = \Timer:TimerUDB:capt_int_temp\[963]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:newa_1\[965] = \Timer:TimerUDB:sIntCapCount:MODIN6_1\[966]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODIN6_1\[966] = \Timer:TimerUDB:int_capt_count_1\[958]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:newa_0\[967] = \Timer:TimerUDB:sIntCapCount:MODIN6_0\[968]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODIN6_0\[968] = \Timer:TimerUDB:int_capt_count_0\[961]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:newb_1\[969] = \Timer:TimerUDB:sIntCapCount:MODIN7_1\[970]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODIN7_1\[970] = \Timer:TimerUDB:control_1\[933]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:newb_0\[971] = \Timer:TimerUDB:sIntCapCount:MODIN7_0\[972]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODIN7_0\[972] = \Timer:TimerUDB:control_0\[934]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:dataa_1\[973] = \Timer:TimerUDB:int_capt_count_1\[958]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:dataa_0\[974] = \Timer:TimerUDB:int_capt_count_0\[961]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:datab_1\[975] = \Timer:TimerUDB:control_1\[933]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:datab_0\[976] = \Timer:TimerUDB:control_0\[934]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:a_1\[977] = \Timer:TimerUDB:int_capt_count_1\[958]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:a_0\[978] = \Timer:TimerUDB:int_capt_count_0\[961]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:b_1\[979] = \Timer:TimerUDB:control_1\[933]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:b_0\[980] = \Timer:TimerUDB:control_0\[934]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:aeqb_0\[983] = one[4]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:eq_0\[984] = \Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:xnor_array_0\[982]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:eqi_0\[986] = \Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:eq_1\[985]
Removing Rhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xeq\[998] = \Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:aeqb_1\[987]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:a_1\[1009] = \Timer:TimerUDB:int_capt_count_1\[958]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODIN8_1\[1010] = \Timer:TimerUDB:int_capt_count_1\[958]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:a_0\[1011] = \Timer:TimerUDB:int_capt_count_0\[961]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODIN8_0\[1012] = \Timer:TimerUDB:int_capt_count_0\[961]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_0\[1018] = one[4]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_0\[1019] = one[4]
Removing Lhs of wire \Timer:TimerUDB:status_6\[1026] = zero[7]
Removing Lhs of wire \Timer:TimerUDB:status_5\[1027] = zero[7]
Removing Lhs of wire \Timer:TimerUDB:status_4\[1028] = zero[7]
Removing Lhs of wire \Timer:TimerUDB:status_0\[1029] = \Timer:TimerUDB:status_tc\[950]
Removing Lhs of wire \Timer:TimerUDB:status_1\[1030] = \Timer:TimerUDB:capt_int_temp\[963]
Removing Rhs of wire \Timer:TimerUDB:status_2\[1031] = \Timer:TimerUDB:fifo_full\[1032]
Removing Rhs of wire \Timer:TimerUDB:status_3\[1033] = \Timer:TimerUDB:fifo_nempty\[1034]
Removing Lhs of wire \Timer:TimerUDB:cs_addr_2\[1036] = zero[7]
Removing Lhs of wire \Timer:TimerUDB:cs_addr_1\[1037] = \Timer:TimerUDB:trig_reg\[1025]
Removing Lhs of wire \Timer:TimerUDB:cs_addr_0\[1038] = \Timer:TimerUDB:per_zero\[952]
Removing Lhs of wire tmpOE__Echo_net_0[1122] = one[4]
Removing Lhs of wire tmpOE__SDA_2_net_0[1127] = one[4]
Removing Lhs of wire tmpOE__SCL_2_net_0[1133] = one[4]
Removing Rhs of wire \I2C_2:sda_x_wire\[1138] = \I2C_2:Net_643_4\[1139]
Removing Rhs of wire \I2C_2:sda_x_wire\[1138] = \I2C_2:bI2C_UDB:m_sda_out_reg\[1351]
Removing Rhs of wire \I2C_2:Net_697\[1141] = \I2C_2:Net_643_5\[1142]
Removing Rhs of wire \I2C_2:Net_697\[1141] = \I2C_2:bI2C_UDB:sts_irq\[1165]
Removing Lhs of wire \I2C_2:udb_clk\[1146] = \I2C_2:Net_970\[1144]
Removing Lhs of wire \I2C_2:bI2C_UDB:status_6\[1158] = zero[7]
Removing Rhs of wire \I2C_2:bI2C_UDB:status_5\[1159] = \I2C_2:bI2C_UDB:stop_detect\[1247]
Removing Rhs of wire \I2C_2:bI2C_UDB:status_3\[1161] = \I2C_2:bI2C_UDB:m_address_reg\[1253]
Removing Rhs of wire \I2C_2:bI2C_UDB:status_2\[1162] = \I2C_2:bI2C_UDB:master_mode_reg\[1254]
Removing Rhs of wire \I2C_2:bI2C_UDB:status_1\[1163] = \I2C_2:bI2C_UDB:m_lrb_reg\[1255]
Removing Rhs of wire \I2C_2:bI2C_UDB:status_0\[1164] = \I2C_2:bI2C_UDB:m_byte_complete_reg\[1256]
Removing Lhs of wire \I2C_2:bI2C_UDB:cs_addr_shifter_2\[1167] = zero[7]
Removing Rhs of wire \I2C_2:bI2C_UDB:cs_addr_shifter_1\[1168] = \I2C_2:bI2C_UDB:m_load_dummy\[1276]
Removing Rhs of wire \I2C_2:bI2C_UDB:cs_addr_shifter_0\[1169] = \I2C_2:bI2C_UDB:m_shift_en\[1289]
Removing Lhs of wire \I2C_2:bI2C_UDB:cs_addr_clkgen_2\[1204] = zero[7]
Removing Rhs of wire \I2C_2:bI2C_UDB:cs_addr_clkgen_0\[1206] = \I2C_2:bI2C_UDB:clkgen_en\[1288]
Removing Lhs of wire \I2C_2:bI2C_UDB:ctrl_start_gen\[1239] = \I2C_2:bI2C_UDB:control_7\[1149]
Removing Lhs of wire \I2C_2:bI2C_UDB:ctrl_stop_gen\[1240] = \I2C_2:bI2C_UDB:control_6\[1150]
Removing Lhs of wire \I2C_2:bI2C_UDB:ctrl_restart_gen\[1241] = \I2C_2:bI2C_UDB:control_5\[1151]
Removing Lhs of wire \I2C_2:bI2C_UDB:ctrl_nack\[1242] = \I2C_2:bI2C_UDB:control_4\[1152]
Removing Lhs of wire \I2C_2:bI2C_UDB:ctrl_transmit\[1244] = \I2C_2:bI2C_UDB:control_2\[1154]
Removing Lhs of wire \I2C_2:bI2C_UDB:ctrl_master_en\[1245] = \I2C_2:bI2C_UDB:control_1\[1155]
Removing Lhs of wire \I2C_2:bI2C_UDB:ctrl_slave_en\[1246] = \I2C_2:bI2C_UDB:control_0\[1156]
Removing Rhs of wire \I2C_2:Net_1109_0\[1258] = \I2C_2:scl_yfb\[1362]
Removing Rhs of wire \I2C_2:Net_1109_1\[1261] = \I2C_2:sda_yfb\[1363]
Removing Rhs of wire \I2C_2:bI2C_UDB:m_reset\[1269] = \I2C_2:bI2C_UDB:master_rst_reg\[1353]
Removing Lhs of wire \I2C_2:bI2C_UDB:bus_busy\[1271] = zero[7]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_3\[1279] = \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:xneq\[1310]
Removing Lhs of wire \I2C_2:bI2C_UDB:lost_arb\[1281] = zero[7]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_4\[1286] = \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:xeq\[1339]
Removing Rhs of wire \I2C_2:Net_643_3\[1287] = \I2C_2:bI2C_UDB:m_scl_out_reg\[1350]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:newa_0\[1290] = \I2C_2:sda_x_wire\[1138]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:newb_0\[1291] = \I2C_2:bI2C_UDB:sda_in_reg\[1170]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:dataa_0\[1292] = \I2C_2:sda_x_wire\[1138]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:datab_0\[1293] = \I2C_2:bI2C_UDB:sda_in_reg\[1170]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:a_0\[1294] = \I2C_2:sda_x_wire\[1138]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:b_0\[1295] = \I2C_2:bI2C_UDB:sda_in_reg\[1170]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:aeqb_0\[1297] = one[4]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:eq_0\[1298] = \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:xnor_array_0\[1296]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:eqi_0\[1299] = \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:xnor_array_0\[1296]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:newa_0\[1320] = \I2C_2:Net_643_3\[1287]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:newb_0\[1321] = \I2C_2:Net_1109_0\[1258]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:dataa_0\[1322] = \I2C_2:Net_643_3\[1287]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:datab_0\[1323] = \I2C_2:Net_1109_0\[1258]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:a_0\[1324] = \I2C_2:Net_643_3\[1287]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:b_0\[1325] = \I2C_2:Net_1109_0\[1258]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:aeqb_0\[1327] = one[4]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:eq_0\[1328] = \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:xnor_array_0\[1326]
Removing Lhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:eqi_0\[1329] = \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:xnor_array_0\[1326]
Removing Rhs of wire \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:xeq\[1339] = \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:aeqb_1\[1330]
Removing Lhs of wire \I2C_2:scl_x_wire\[1354] = \I2C_2:Net_643_3\[1287]
Removing Lhs of wire \I2C_2:Net_969\[1355] = one[4]
Removing Lhs of wire \I2C_2:Net_968\[1356] = one[4]
Removing Lhs of wire \I2C_2:tmpOE__Bufoe_scl_net_0\[1365] = one[4]
Removing Lhs of wire \I2C_2:tmpOE__Bufoe_sda_net_0\[1367] = one[4]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\D\[1373] = one[4]
Removing Lhs of wire \PWM:PWMUDB:prevCapture\\D\[1374] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:trig_last\\D\[1375] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\D\[1378] = one[4]
Removing Lhs of wire \PWM:PWMUDB:prevCompare1\\D\[1381] = \PWM:PWMUDB:cmp1\[68]
Removing Lhs of wire \PWM:PWMUDB:prevCompare2\\D\[1382] = \PWM:PWMUDB:cmp2\[71]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\D\[1383] = \PWM:PWMUDB:cmp1_status\[69]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\D\[1384] = \PWM:PWMUDB:cmp2_status\[72]
Removing Lhs of wire \PWM:PWMUDB:pwm_i_reg\\D\[1386] = \PWM:PWMUDB:pwm_i\[121]
Removing Lhs of wire \PWM:PWMUDB:pwm1_i_reg\\D\[1387] = \PWM:PWMUDB:pwm1_i\[123]
Removing Lhs of wire \PWM:PWMUDB:pwm2_i_reg\\D\[1388] = \PWM:PWMUDB:pwm2_i\[125]
Removing Lhs of wire \PWM:PWMUDB:tc_i_reg\\D\[1389] = \PWM:PWMUDB:status_2\[63]
Removing Lhs of wire \I2C:bI2C_UDB:sda_in_reg\\D\[1390] = \I2C:Net_1109_1\[485]
Removing Lhs of wire \I2C:bI2C_UDB:scl_in_reg\\D\[1400] = \I2C:Net_1109_0\[482]
Removing Lhs of wire \I2C:bI2C_UDB:scl_in_last_reg\\D\[1401] = \I2C:bI2C_UDB:scl_in_reg\[481]
Removing Lhs of wire \I2C:bI2C_UDB:scl_in_last2_reg\\D\[1402] = \I2C:bI2C_UDB:scl_in_last_reg\[483]
Removing Lhs of wire \I2C:bI2C_UDB:sda_in_last_reg\\D\[1403] = \I2C:bI2C_UDB:sda_in_reg\[394]
Removing Lhs of wire \I2C:bI2C_UDB:sda_in_last2_reg\\D\[1404] = \I2C:bI2C_UDB:sda_in_last_reg\[486]
Removing Lhs of wire \I2C:bI2C_UDB:clk_eq_reg\\D\[1411] = \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[563]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[1416] = zero[7]
Removing Lhs of wire Net_1940D[1421] = zero[7]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[1431] = \UART:BUART:rx_bitclk_pre\[724]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[1440] = \UART:BUART:rx_parity_error_pre\[801]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[1441] = zero[7]
Removing Lhs of wire \Timer:TimerUDB:capture_last\\D\[1445] = Net_3172[944]
Removing Lhs of wire \Timer:TimerUDB:tc_reg_i\\D\[1446] = \Timer:TimerUDB:status_tc\[950]
Removing Lhs of wire \Timer:TimerUDB:hwEnable_reg\\D\[1447] = \Timer:TimerUDB:control_7\[927]
Removing Lhs of wire \Timer:TimerUDB:capture_out_reg_i\\D\[1448] = \Timer:TimerUDB:capt_fifo_load\[946]
Removing Lhs of wire \Timer:TimerUDB:trig_last\\D\[1452] = Net_3172[944]
Removing Lhs of wire \I2C_2:bI2C_UDB:sda_in_reg\\D\[1455] = \I2C_2:Net_1109_1\[1261]
Removing Lhs of wire \I2C_2:bI2C_UDB:scl_in_reg\\D\[1465] = \I2C_2:Net_1109_0\[1258]
Removing Lhs of wire \I2C_2:bI2C_UDB:scl_in_last_reg\\D\[1466] = \I2C_2:bI2C_UDB:scl_in_reg\[1257]
Removing Lhs of wire \I2C_2:bI2C_UDB:scl_in_last2_reg\\D\[1467] = \I2C_2:bI2C_UDB:scl_in_last_reg\[1259]
Removing Lhs of wire \I2C_2:bI2C_UDB:sda_in_last_reg\\D\[1468] = \I2C_2:bI2C_UDB:sda_in_reg\[1170]
Removing Lhs of wire \I2C_2:bI2C_UDB:sda_in_last2_reg\\D\[1469] = \I2C_2:bI2C_UDB:sda_in_last_reg\[1262]
Removing Lhs of wire \I2C_2:bI2C_UDB:clk_eq_reg\\D\[1476] = \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:xeq\[1339]

------------------------------------------------------
Aliased 0 equations, 372 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:cmp1\' (cost = 0):
\PWM:PWMUDB:cmp1\ <= (\PWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:cmp2\' (cost = 0):
\PWM:PWMUDB:cmp2\ <= (\PWM:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_5:g2:a0:s_0\' (cost = 0):
\PWM:PWMUDB:MODULE_5:g2:a0:s_0\ <= (not \PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:sda_went_high\' (cost = 1):
\I2C:bI2C_UDB:sda_went_high\ <= ((not \I2C:bI2C_UDB:sda_in_last2_reg\ and \I2C:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \I2C:bI2C_UDB:cs_addr_shifter_1\ with ( cost: 108 or cost_inv: 3)  > 90 or with size: 5 > 102 has been made a (soft) node.
\I2C:bI2C_UDB:cs_addr_shifter_1\ <= ((not \I2C:bI2C_UDB:tx_reg_empty\ and \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:tx_reg_empty\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:tx_reg_empty\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:tx_reg_empty\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:tx_reg_empty\ and \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:clkgen_tc1_reg\));

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:txdata\' (cost = 54):
\I2C:bI2C_UDB:txdata\ <= ((not \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:m_state_3\));

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:rxdata\' (cost = 2):
\I2C:bI2C_UDB:rxdata\ <= ((not \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:m_state_4\));

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:sda_went_low\' (cost = 1):
\I2C:bI2C_UDB:sda_went_low\ <= ((not \I2C:bI2C_UDB:sda_in_last_reg\ and \I2C:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:scl_went_low\' (cost = 4):
\I2C:bI2C_UDB:scl_went_low\ <= ((not \I2C:bI2C_UDB:scl_in_reg\ and \I2C:bI2C_UDB:scl_in_last_reg\));

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:start_detect\' (cost = 2):
\I2C:bI2C_UDB:start_detect\ <= ((not \I2C:bI2C_UDB:sda_in_last_reg\ and \I2C:bI2C_UDB:scl_in_reg\ and \I2C:bI2C_UDB:scl_in_last_reg\ and \I2C:bI2C_UDB:scl_in_last2_reg\ and \I2C:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:stalled\' (cost = 16):
\I2C:bI2C_UDB:stalled\ <= ((not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:m_state_1\));

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\ <= ((not \I2C:sda_x_wire\ and not \I2C:bI2C_UDB:sda_in_reg\)
	OR (\I2C:sda_x_wire\ and \I2C:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\ <= ((not \I2C:sda_x_wire\ and not \I2C:bI2C_UDB:sda_in_reg\)
	OR (\I2C:sda_x_wire\ and \I2C:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= ((not \I2C:Net_1109_0\ and not \I2C:Net_643_3\)
	OR (\I2C:Net_1109_0\ and \I2C:Net_643_3\));

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_9:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_9:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_9:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_9:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_9:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_9:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_9:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_9:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_9:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_9:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_9:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_9:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_9:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_9:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_9:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_9:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_9:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_9:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_9:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_9:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_9:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_9:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_9:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_9:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_9:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_9:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\Timer:TimerUDB:fifo_load_polarized\' (cost = 1):
\Timer:TimerUDB:fifo_load_polarized\ <= ((not Net_3172 and \Timer:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\Timer:TimerUDB:trigger_polarized\' (cost = 0):
\Timer:TimerUDB:trigger_polarized\ <= (\Timer:TimerUDB:trig_rise_detected\);

Note:  Expanding virtual equation for '\Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:xnor_array_1\ <= ((not \Timer:TimerUDB:control_1\ and not \Timer:TimerUDB:int_capt_count_1\)
	OR (\Timer:TimerUDB:control_1\ and \Timer:TimerUDB:int_capt_count_1\));

Note:  Expanding virtual equation for '\Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:xnor_array_0\ <= ((not \Timer:TimerUDB:control_0\ and not \Timer:TimerUDB:int_capt_count_0\)
	OR (\Timer:TimerUDB:control_0\ and \Timer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:eq_1\' (cost = 4):
\Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:eq_1\ <= ((not \Timer:TimerUDB:control_1\ and not \Timer:TimerUDB:control_0\ and not \Timer:TimerUDB:int_capt_count_1\ and not \Timer:TimerUDB:int_capt_count_0\)
	OR (not \Timer:TimerUDB:control_1\ and not \Timer:TimerUDB:int_capt_count_1\ and \Timer:TimerUDB:control_0\ and \Timer:TimerUDB:int_capt_count_0\)
	OR (not \Timer:TimerUDB:control_0\ and not \Timer:TimerUDB:int_capt_count_0\ and \Timer:TimerUDB:control_1\ and \Timer:TimerUDB:int_capt_count_1\)
	OR (\Timer:TimerUDB:control_1\ and \Timer:TimerUDB:control_0\ and \Timer:TimerUDB:int_capt_count_1\ and \Timer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xeq\' (cost = 60):
\Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xeq\ <= ((not \Timer:TimerUDB:control_1\ and not \Timer:TimerUDB:control_0\ and not \Timer:TimerUDB:int_capt_count_1\ and not \Timer:TimerUDB:int_capt_count_0\)
	OR (not \Timer:TimerUDB:control_1\ and not \Timer:TimerUDB:int_capt_count_1\ and \Timer:TimerUDB:control_0\ and \Timer:TimerUDB:int_capt_count_0\)
	OR (not \Timer:TimerUDB:control_0\ and not \Timer:TimerUDB:int_capt_count_0\ and \Timer:TimerUDB:control_1\ and \Timer:TimerUDB:int_capt_count_1\)
	OR (\Timer:TimerUDB:control_1\ and \Timer:TimerUDB:control_0\ and \Timer:TimerUDB:int_capt_count_1\ and \Timer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Timer:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:s_0\' (cost = 0):
\Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:s_0\ <= (not \Timer:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\I2C_2:bI2C_UDB:sda_went_high\' (cost = 1):
\I2C_2:bI2C_UDB:sda_went_high\ <= ((not \I2C_2:bI2C_UDB:sda_in_last2_reg\ and \I2C_2:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \I2C_2:bI2C_UDB:cs_addr_shifter_1\ with ( cost: 108 or cost_inv: 3)  > 90 or with size: 5 > 102 has been made a (soft) node.
\I2C_2:bI2C_UDB:cs_addr_shifter_1\ <= ((not \I2C_2:bI2C_UDB:tx_reg_empty\ and \I2C_2:bI2C_UDB:m_state_0\ and \I2C_2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_2:bI2C_UDB:tx_reg_empty\ and \I2C_2:bI2C_UDB:m_state_1\ and \I2C_2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_2:bI2C_UDB:tx_reg_empty\ and \I2C_2:bI2C_UDB:m_state_2\ and \I2C_2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_2:bI2C_UDB:tx_reg_empty\ and \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_2:bI2C_UDB:tx_reg_empty\ and \I2C_2:bI2C_UDB:m_state_4\ and \I2C_2:bI2C_UDB:clkgen_tc1_reg\));

Note:  Expanding virtual equation for '\I2C_2:bI2C_UDB:txdata\' (cost = 54):
\I2C_2:bI2C_UDB:txdata\ <= ((not \I2C_2:bI2C_UDB:m_state_4\ and \I2C_2:bI2C_UDB:m_state_3\));

Note:  Expanding virtual equation for '\I2C_2:bI2C_UDB:rxdata\' (cost = 2):
\I2C_2:bI2C_UDB:rxdata\ <= ((not \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:m_state_4\));

Note:  Expanding virtual equation for '\I2C_2:bI2C_UDB:sda_went_low\' (cost = 1):
\I2C_2:bI2C_UDB:sda_went_low\ <= ((not \I2C_2:bI2C_UDB:sda_in_last_reg\ and \I2C_2:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\I2C_2:bI2C_UDB:scl_went_low\' (cost = 4):
\I2C_2:bI2C_UDB:scl_went_low\ <= ((not \I2C_2:bI2C_UDB:scl_in_reg\ and \I2C_2:bI2C_UDB:scl_in_last_reg\));

Note:  Expanding virtual equation for '\I2C_2:bI2C_UDB:start_detect\' (cost = 2):
\I2C_2:bI2C_UDB:start_detect\ <= ((not \I2C_2:bI2C_UDB:sda_in_last_reg\ and \I2C_2:bI2C_UDB:scl_in_reg\ and \I2C_2:bI2C_UDB:scl_in_last_reg\ and \I2C_2:bI2C_UDB:scl_in_last2_reg\ and \I2C_2:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\I2C_2:bI2C_UDB:stalled\' (cost = 16):
\I2C_2:bI2C_UDB:stalled\ <= ((not \I2C_2:bI2C_UDB:m_state_4\ and not \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:m_state_2\ and \I2C_2:bI2C_UDB:m_state_1\));

Note:  Expanding virtual equation for '\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:xnor_array_0\ <= ((not \I2C_2:sda_x_wire\ and not \I2C_2:bI2C_UDB:sda_in_reg\)
	OR (\I2C_2:sda_x_wire\ and \I2C_2:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:aeqb_1\ <= ((not \I2C_2:sda_x_wire\ and not \I2C_2:bI2C_UDB:sda_in_reg\)
	OR (\I2C_2:sda_x_wire\ and \I2C_2:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:xnor_array_0\ <= ((not \I2C_2:Net_1109_0\ and not \I2C_2:Net_643_3\)
	OR (\I2C_2:Net_1109_0\ and \I2C_2:Net_643_3\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_5:g2:a0:s_1\' (cost = 2):
\PWM:PWMUDB:MODULE_5:g2:a0:s_1\ <= ((not \PWM:PWMUDB:dith_count_0\ and \PWM:PWMUDB:dith_count_1\)
	OR (not \PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:status_5\' (cost = 10):
\I2C:bI2C_UDB:status_5\ <= ((not \I2C:bI2C_UDB:sda_in_last2_reg\ and \I2C:bI2C_UDB:scl_in_reg\ and \I2C:bI2C_UDB:scl_in_last_reg\ and \I2C:bI2C_UDB:scl_in_last2_reg\ and \I2C:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \I2C:bI2C_UDB:cnt_reset\ with ( cost: 330 or cost_inv: 6)  > 90 or with size: 4 > 102 has been made a (soft) node.
\I2C:bI2C_UDB:cnt_reset\ <= ((not \I2C:bI2C_UDB:scl_in_reg\ and not \I2C:bI2C_UDB:clkgen_tc1_reg\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:scl_in_last_reg\ and \I2C:Net_643_3\)
	OR (not \I2C:bI2C_UDB:scl_in_reg\ and not \I2C:bI2C_UDB:clkgen_tc1_reg\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:scl_in_last_reg\ and \I2C:Net_643_3\)
	OR (not \I2C:bI2C_UDB:scl_in_reg\ and not \I2C:bI2C_UDB:clkgen_tc1_reg\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:scl_in_last_reg\ and \I2C:Net_643_3\)
	OR (not \I2C:bI2C_UDB:scl_in_reg\ and not \I2C:bI2C_UDB:clkgen_tc1_reg\ and \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:scl_in_last_reg\ and \I2C:Net_643_3\));

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\' (cost = 8):
\I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\ <= ((not \I2C:bI2C_UDB:sda_in_reg\ and \I2C:sda_x_wire\)
	OR (not \I2C:sda_x_wire\ and \I2C:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\Timer:TimerUDB:trigger_enable\' (cost = 3):
\Timer:TimerUDB:trigger_enable\ <= ((\Timer:TimerUDB:control_4\ and \Timer:TimerUDB:trig_rise_detected\));

Note:  Expanding virtual equation for '\Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:s_1\' (cost = 8):
\Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:s_1\ <= ((not \Timer:TimerUDB:int_capt_count_0\ and \Timer:TimerUDB:int_capt_count_1\)
	OR (not \Timer:TimerUDB:int_capt_count_1\ and \Timer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\I2C_2:bI2C_UDB:status_5\' (cost = 10):
\I2C_2:bI2C_UDB:status_5\ <= ((not \I2C_2:bI2C_UDB:sda_in_last2_reg\ and \I2C_2:bI2C_UDB:scl_in_reg\ and \I2C_2:bI2C_UDB:scl_in_last_reg\ and \I2C_2:bI2C_UDB:scl_in_last2_reg\ and \I2C_2:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \I2C_2:bI2C_UDB:cnt_reset\ with ( cost: 330 or cost_inv: 6)  > 90 or with size: 4 > 102 has been made a (soft) node.
\I2C_2:bI2C_UDB:cnt_reset\ <= ((not \I2C_2:bI2C_UDB:scl_in_reg\ and not \I2C_2:bI2C_UDB:clkgen_tc1_reg\ and \I2C_2:bI2C_UDB:m_state_1\ and \I2C_2:bI2C_UDB:m_state_0\ and \I2C_2:bI2C_UDB:scl_in_last_reg\ and \I2C_2:Net_643_3\)
	OR (not \I2C_2:bI2C_UDB:scl_in_reg\ and not \I2C_2:bI2C_UDB:clkgen_tc1_reg\ and \I2C_2:bI2C_UDB:m_state_2\ and \I2C_2:bI2C_UDB:scl_in_last_reg\ and \I2C_2:Net_643_3\)
	OR (not \I2C_2:bI2C_UDB:scl_in_reg\ and not \I2C_2:bI2C_UDB:clkgen_tc1_reg\ and \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:scl_in_last_reg\ and \I2C_2:Net_643_3\)
	OR (not \I2C_2:bI2C_UDB:scl_in_reg\ and not \I2C_2:bI2C_UDB:clkgen_tc1_reg\ and \I2C_2:bI2C_UDB:m_state_4\ and \I2C_2:bI2C_UDB:scl_in_last_reg\ and \I2C_2:Net_643_3\));

Note:  Expanding virtual equation for '\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:xneq\' (cost = 8):
\I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:xneq\ <= ((not \I2C_2:bI2C_UDB:sda_in_reg\ and \I2C_2:sda_x_wire\)
	OR (not \I2C_2:sda_x_wire\ and \I2C_2:bI2C_UDB:sda_in_reg\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2C:bI2C_UDB:contention\' (cost = 8):
\I2C:bI2C_UDB:contention\ <= ((not \I2C:bI2C_UDB:sda_in_reg\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_state_0\ and \I2C:sda_x_wire\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:cnt_reset\)
	OR (not \I2C:sda_x_wire\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:sda_in_reg\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:cnt_reset\)
	OR (not \I2C:bI2C_UDB:sda_in_reg\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_state_0\ and \I2C:sda_x_wire\ and \I2C:bI2C_UDB:clkgen_tc\ and \I2C:bI2C_UDB:m_state_3\)
	OR (not \I2C:sda_x_wire\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:sda_in_reg\ and \I2C:bI2C_UDB:clkgen_tc\ and \I2C:bI2C_UDB:m_state_3\)
	OR (not \I2C:bI2C_UDB:sda_in_reg\ and not \I2C:bI2C_UDB:m_state_4\ and \I2C:sda_x_wire\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:cnt_reset\)
	OR (not \I2C:sda_x_wire\ and not \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:sda_in_reg\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:cnt_reset\)
	OR (not \I2C:bI2C_UDB:sda_in_reg\ and not \I2C:bI2C_UDB:m_state_4\ and \I2C:sda_x_wire\ and \I2C:bI2C_UDB:clkgen_tc\ and \I2C:bI2C_UDB:m_state_3\)
	OR (not \I2C:sda_x_wire\ and not \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:sda_in_reg\ and \I2C:bI2C_UDB:clkgen_tc\ and \I2C:bI2C_UDB:m_state_3\));

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_315 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART:BUART:pollcount_1\ and not Net_315 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_315 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ <= ((not \UART:BUART:pollcount_1\ and not Net_315 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_315 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Timer:TimerUDB:timer_enable\' (cost = 2):
\Timer:TimerUDB:timer_enable\ <= ((\Timer:TimerUDB:control_7\ and \Timer:TimerUDB:control_4\ and \Timer:TimerUDB:trig_rise_detected\));

Note:  Expanding virtual equation for '\I2C_2:bI2C_UDB:contention\' (cost = 8):
\I2C_2:bI2C_UDB:contention\ <= ((not \I2C_2:bI2C_UDB:sda_in_reg\ and not \I2C_2:bI2C_UDB:m_state_2\ and not \I2C_2:bI2C_UDB:m_state_1\ and not \I2C_2:bI2C_UDB:m_state_0\ and \I2C_2:sda_x_wire\ and \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:cnt_reset\)
	OR (not \I2C_2:sda_x_wire\ and not \I2C_2:bI2C_UDB:m_state_2\ and not \I2C_2:bI2C_UDB:m_state_1\ and not \I2C_2:bI2C_UDB:m_state_0\ and \I2C_2:bI2C_UDB:sda_in_reg\ and \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:cnt_reset\)
	OR (not \I2C_2:bI2C_UDB:sda_in_reg\ and not \I2C_2:bI2C_UDB:m_state_2\ and not \I2C_2:bI2C_UDB:m_state_1\ and not \I2C_2:bI2C_UDB:m_state_0\ and \I2C_2:sda_x_wire\ and \I2C_2:bI2C_UDB:clkgen_tc\ and \I2C_2:bI2C_UDB:m_state_3\)
	OR (not \I2C_2:sda_x_wire\ and not \I2C_2:bI2C_UDB:m_state_2\ and not \I2C_2:bI2C_UDB:m_state_1\ and not \I2C_2:bI2C_UDB:m_state_0\ and \I2C_2:bI2C_UDB:sda_in_reg\ and \I2C_2:bI2C_UDB:clkgen_tc\ and \I2C_2:bI2C_UDB:m_state_3\)
	OR (not \I2C_2:bI2C_UDB:sda_in_reg\ and not \I2C_2:bI2C_UDB:m_state_4\ and \I2C_2:sda_x_wire\ and \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:cnt_reset\)
	OR (not \I2C_2:sda_x_wire\ and not \I2C_2:bI2C_UDB:m_state_4\ and \I2C_2:bI2C_UDB:sda_in_reg\ and \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:cnt_reset\)
	OR (not \I2C_2:bI2C_UDB:sda_in_reg\ and not \I2C_2:bI2C_UDB:m_state_4\ and \I2C_2:sda_x_wire\ and \I2C_2:bI2C_UDB:clkgen_tc\ and \I2C_2:bI2C_UDB:m_state_3\)
	OR (not \I2C_2:sda_x_wire\ and not \I2C_2:bI2C_UDB:m_state_4\ and \I2C_2:bI2C_UDB:sda_in_reg\ and \I2C_2:bI2C_UDB:clkgen_tc\ and \I2C_2:bI2C_UDB:m_state_3\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Virtual signal \Timer:TimerUDB:capt_fifo_load\ with ( cost: 114 or cost_inv: 5)  > 90 or with size: 1 > 102 has been made a (soft) node.
\Timer:TimerUDB:capt_fifo_load\ <= ((not Net_3172 and \Timer:TimerUDB:control_7\ and \Timer:TimerUDB:control_4\ and \Timer:TimerUDB:capture_last\ and \Timer:TimerUDB:trig_rise_detected\));


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 95 signals.
	Turned 5 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM:PWMUDB:final_capture\ to zero
Aliasing \PWM:PWMUDB:pwm_i\ to zero
Aliasing \PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \PWM:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \I2C:bI2C_UDB:lost_arb2_reg\\D\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Aliasing \I2C_2:bI2C_UDB:lost_arb2_reg\\D\ to zero
Removing Lhs of wire \PWM:PWMUDB:final_capture\[87] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:pwm_i\[121] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\[300] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\[310] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\[320] = zero[7]
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[688] = \UART:BUART:rx_bitclk\[736]
Removing Lhs of wire \UART:BUART:rx_status_0\[787] = zero[7]
Removing Lhs of wire \UART:BUART:rx_status_6\[796] = zero[7]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\D\[1376] = \PWM:PWMUDB:control_7\[8]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\D\[1385] = zero[7]
Removing Lhs of wire \I2C:bI2C_UDB:lost_arb2_reg\\D\[1407] = zero[7]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[1423] = \UART:BUART:tx_ctrl_mark_last\[679]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[1435] = zero[7]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[1436] = zero[7]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[1438] = zero[7]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[1439] = \UART:BUART:rx_markspace_pre\[800]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[1444] = \UART:BUART:rx_parity_bit\[806]
Removing Lhs of wire \I2C_2:bI2C_UDB:lost_arb2_reg\\D\[1472] = zero[7]

------------------------------------------------------
Aliased 0 equations, 18 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_10:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_315 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not Net_315 and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and \UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\suminh\project\ZumoBot.cyprj.Archive01\ZumoBot_Gyro.cydsn\ZumoBot_Gyro.cydsn\ZumoBot_Gyro.cyprj -dcpsoc3 ZumoBot_Gyro.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 4s.091ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.9604, Family: PSoC3, Started at: Wednesday, 29 June 2016 09:56:27
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\suminh\project\ZumoBot.cyprj.Archive01\ZumoBot_Gyro.cydsn\ZumoBot_Gyro.cydsn\ZumoBot_Gyro.cyprj -d CY8C5888LTI-LP097 ZumoBot_Gyro.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.040ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \I2C:bI2C_UDB:lost_arb2_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_1940 from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \I2C_2:bI2C_UDB:lost_arb2_reg\ from registered to combinatorial
Assigning clock timer_clock_3 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'I2C_IntClock'. Fanout=1, Signal=\I2C:Net_970\
    Digital Clock 1: Automatic-assigning  clock 'I2C_2_IntClock'. Fanout=1, Signal=\I2C_2:Net_970\
    Digital Clock 2: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_59
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \I2C:bI2C_UDB:ClkSync0\: with output requested to be synchronous
        ClockIn: I2C_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: I2C_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \I2C_2:bI2C_UDB:ClkSync0\: with output requested to be synchronous
        ClockIn: I2C_2_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: I2C_2_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \Timer:TimerUDB:trig_last\, Duplicate of \Timer:TimerUDB:capture_last\ 
    MacroCell: Name=\Timer:TimerUDB:trig_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3172
        );
        Output = \Timer:TimerUDB:trig_last\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = MotorPwmLeft(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MotorPwmLeft(0)__PA ,
            input => Net_142 ,
            pad => MotorPwmLeft(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MotorPwmRight(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MotorPwmRight(0)__PA ,
            input => Net_167 ,
            pad => MotorPwmRight(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA_1(0)__PA ,
            fb => \I2C:Net_1109_1\ ,
            input => \I2C:sda_x_wire\ ,
            pad => SDA_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL_1(0)__PA ,
            fb => \I2C:Net_1109_0\ ,
            input => \I2C:Net_643_3\ ,
            pad => SCL_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_315 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            input => Net_310 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MotorDirLeft(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MotorDirLeft(0)__PA ,
            pad => MotorDirLeft(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MotorDirRight(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MotorDirRight(0)__PA ,
            pad => MotorDirRight(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Trigger(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Trigger(0)__PA ,
            pad => Trigger(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Echo(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Echo(0)__PA ,
            fb => Net_3172 ,
            pad => Echo(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA_2(0)__PA ,
            fb => \I2C_2:Net_1109_1\ ,
            input => \I2C_2:sda_x_wire\ ,
            pad => SDA_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL_2(0)__PA ,
            fb => \I2C_2:Net_1109_0\ ,
            input => \I2C_2:Net_643_3\ ,
            pad => SCL_2(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\I2C:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\I2C:bI2C_UDB:control_6\ * !\I2C:bI2C_UDB:control_5\ * 
              !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * \I2C:bI2C_UDB:m_state_2\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:control_4\ * \I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * \I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_0\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * \I2C:bI2C_UDB:m_state_2\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\ * \I2C:bI2C_UDB:lost_arb_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:m_state_2_split\ (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:tc_i\
        );
        Output = \PWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\I2C:bI2C_UDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:scl_in_reg\ * \I2C:bI2C_UDB:scl_in_last_reg\ * 
              \I2C:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2C:bI2C_UDB:status_5\ (fanout=1)

    MacroCell: Name=\I2C:bI2C_UDB:status_4\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\
        );
        Output = \I2C:bI2C_UDB:status_4\ (fanout=1)

    MacroCell: Name=\I2C:bI2C_UDB:cnt_reset\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:scl_in_reg\ * 
              \I2C:bI2C_UDB:scl_in_last_reg\ * !\I2C:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2C:Net_643_3\
            + \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:scl_in_reg\ * 
              \I2C:bI2C_UDB:scl_in_last_reg\ * !\I2C:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2C:Net_643_3\
            + \I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:scl_in_reg\ * 
              \I2C:bI2C_UDB:scl_in_last_reg\ * !\I2C:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2C:Net_643_3\
            + \I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:scl_in_reg\ * \I2C:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C:bI2C_UDB:clkgen_tc1_reg\ * \I2C:Net_643_3\
        );
        Output = \I2C:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\I2C:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C:bI2C_UDB:clkgen_tc\ * !\I2C:bI2C_UDB:cnt_reset\
        );
        Output = \I2C:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)

    MacroCell: Name=\I2C:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\
            + !\I2C:bI2C_UDB:clk_eq_reg\
        );
        Output = \I2C:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)

    MacroCell: Name=\I2C:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \I2C:bI2C_UDB:tx_reg_empty\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\
            + !\I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\I2C:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\I2C:bI2C_UDB:clkgen_tc\ * !\I2C:bI2C_UDB:cnt_reset\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\
            + \I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\
        );
        Output = \I2C:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)

    MacroCell: Name=Net_310, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_310 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_315 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:control_4\ * 
              !Net_3172 * \Timer:TimerUDB:capture_last\ * 
              \Timer:TimerUDB:trig_rise_detected\
        );
        Output = \Timer:TimerUDB:capt_fifo_load\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:control_4\ * 
              \Timer:TimerUDB:per_zero\ * \Timer:TimerUDB:trig_rise_detected\
        );
        Output = \Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Timer:TimerUDB:trig_reg\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:control_4\ * 
              \Timer:TimerUDB:trig_rise_detected\
        );
        Output = \Timer:TimerUDB:trig_reg\ (fanout=2)

    MacroCell: Name=\I2C_2:bI2C_UDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:bI2C_UDB:scl_in_reg\ * \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_2:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_2:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_2:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2C_2:bI2C_UDB:status_5\ (fanout=1)

    MacroCell: Name=\I2C_2:bI2C_UDB:status_4\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\
        );
        Output = \I2C_2:bI2C_UDB:status_4\ (fanout=1)

    MacroCell: Name=\I2C_2:bI2C_UDB:cnt_reset\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:scl_in_reg\ * 
              \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\ * \I2C_2:Net_643_3\
            + \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:scl_in_reg\ * 
              \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\ * \I2C_2:Net_643_3\
            + \I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:scl_in_reg\ * 
              \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\ * \I2C_2:Net_643_3\
            + \I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:scl_in_reg\ * \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\ * \I2C_2:Net_643_3\
        );
        Output = \I2C_2:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\I2C_2:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_2:bI2C_UDB:clkgen_tc\ * !\I2C_2:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_2:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)

    MacroCell: Name=\I2C_2:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\
            + !\I2C_2:bI2C_UDB:clk_eq_reg\
        );
        Output = \I2C_2:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)

    MacroCell: Name=\I2C_2:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \I2C_2:bI2C_UDB:tx_reg_empty\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\
            + !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\I2C_2:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\I2C_2:bI2C_UDB:clkgen_tc\ * !\I2C_2:bI2C_UDB:cnt_reset\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\
            + \I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\
        );
        Output = \I2C_2:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_59) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:control_7\
        );
        Output = \PWM:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_59) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_59) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:cmp2_less\
        );
        Output = \PWM:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_59) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM:PWMUDB:prevCompare1\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_59) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM:PWMUDB:prevCompare2\ * \PWM:PWMUDB:cmp2_less\
        );
        Output = \PWM:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_142, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_59) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = Net_142 (fanout=1)

    MacroCell: Name=Net_167, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_59) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:cmp2_less\
        );
        Output = Net_167 (fanout=1)

    MacroCell: Name=\I2C:bI2C_UDB:sda_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:Net_1109_1\
        );
        Output = \I2C:bI2C_UDB:sda_in_reg\ (fanout=2)

    MacroCell: Name=\I2C:bI2C_UDB:m_state_4\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C:bI2C_UDB:control_4\ * \I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:m_state_4_split\
        );
        Output = \I2C:bI2C_UDB:m_state_4\ (fanout=19)

    MacroCell: Name=\I2C:bI2C_UDB:m_state_3\, Mode=(D-Register)
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C:bI2C_UDB:control_6\ * !\I2C:bI2C_UDB:control_5\ * 
              \I2C:bI2C_UDB:control_2\ * !\I2C:bI2C_UDB:tx_reg_empty\ * 
              !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\ * !\I2C:bI2C_UDB:lost_arb_reg\
            + !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\ * !\I2C:bI2C_UDB:lost_arb_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_2\ * 
              \I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:m_state_3\ (fanout=18)

    MacroCell: Name=\I2C:bI2C_UDB:m_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:m_state_2_split\
        );
        Output = \I2C:bI2C_UDB:m_state_2\ (fanout=18)

    MacroCell: Name=\I2C:bI2C_UDB:m_state_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:m_state_1\ (fanout=17)

    MacroCell: Name=\I2C:bI2C_UDB:m_state_0\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_0_split\
        );
        Output = \I2C:bI2C_UDB:m_state_0\ (fanout=16)

    MacroCell: Name=\I2C:bI2C_UDB:status_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C:bI2C_UDB:status_3\ * !\I2C:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:status_3\ * \I2C:bI2C_UDB:cs_addr_shifter_1\
            + \I2C:bI2C_UDB:status_3\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\
            + \I2C:bI2C_UDB:status_3\ * \I2C:bI2C_UDB:m_reset\
        );
        Output = \I2C:bI2C_UDB:status_3\ (fanout=2)

    MacroCell: Name=\I2C:bI2C_UDB:status_2\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C:bI2C_UDB:status_2\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              \I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:status_2\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\
            + \I2C:bI2C_UDB:status_2\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * \I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\
            + \I2C:bI2C_UDB:status_2\ * \I2C:bI2C_UDB:m_reset\
        );
        Output = \I2C:bI2C_UDB:status_2\ (fanout=2)

    MacroCell: Name=\I2C:bI2C_UDB:status_1\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2C:bI2C_UDB:status_1\ * \I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              \I2C:Net_1109_1\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:status_1\ * \I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:Net_1109_1\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:status_1\ * \I2C:bI2C_UDB:m_reset\
        );
        Output = \I2C:bI2C_UDB:status_1\ (fanout=2)

    MacroCell: Name=\I2C:bI2C_UDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2C:bI2C_UDB:status_0\ * !\I2C:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:cs_addr_shifter_1\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * \I2C:bI2C_UDB:m_state_2\ * 
              \I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_reset\
        );
        Output = \I2C:bI2C_UDB:status_0\ (fanout=2)

    MacroCell: Name=\I2C:bI2C_UDB:scl_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:Net_1109_0\
        );
        Output = \I2C:bI2C_UDB:scl_in_reg\ (fanout=4)

    MacroCell: Name=\I2C:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:scl_in_reg\
        );
        Output = \I2C:bI2C_UDB:scl_in_last_reg\ (fanout=4)

    MacroCell: Name=\I2C:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2C:bI2C_UDB:scl_in_last2_reg\ (fanout=2)

    MacroCell: Name=\I2C:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:sda_in_reg\
        );
        Output = \I2C:bI2C_UDB:sda_in_last_reg\ (fanout=3)

    MacroCell: Name=\I2C:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:sda_in_last_reg\
        );
        Output = \I2C:bI2C_UDB:sda_in_last2_reg\ (fanout=2)

    MacroCell: Name=\I2C:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C:bI2C_UDB:clkgen_tc\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:cnt_reset\
        );
        Output = \I2C:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)

    MacroCell: Name=\I2C:bI2C_UDB:lost_arb_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C:bI2C_UDB:cs_addr_shifter_1\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:lost_arb_reg\
        );
        Output = \I2C:bI2C_UDB:lost_arb_reg\ (fanout=6)

    MacroCell: Name=\I2C_2:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_2:bI2C_UDB:control_7\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:control_6\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:lost_arb_reg\
            + !\I2C_2:bI2C_UDB:control_5\ * \I2C_2:bI2C_UDB:control_4\ * 
              \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_state_3\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:m_state_0_split\ (fanout=1)

    MacroCell: Name=\I2C:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C:bI2C_UDB:m_reset\ * !\I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)

    MacroCell: Name=\I2C:bI2C_UDB:bus_busy_reg\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C:bI2C_UDB:scl_in_reg\ * \I2C:bI2C_UDB:scl_in_last_reg\ * 
              \I2C:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2C:bI2C_UDB:sda_in_last_reg\ * 
              \I2C:bI2C_UDB:sda_in_last2_reg\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:bus_busy_reg\
            + \I2C:bI2C_UDB:scl_in_reg\ * \I2C:bI2C_UDB:scl_in_last_reg\ * 
              \I2C:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C:bI2C_UDB:sda_in_last2_reg\ * \I2C:bI2C_UDB:bus_busy_reg\
            + \I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:bus_busy_reg\
        );
        Output = \I2C:bI2C_UDB:bus_busy_reg\ (fanout=1)

    MacroCell: Name=\I2C:bI2C_UDB:clk_eq_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C:Net_1109_0\ * !\I2C:Net_643_3\
            + \I2C:Net_1109_0\ * \I2C:Net_643_3\
        );
        Output = \I2C:bI2C_UDB:clk_eq_reg\ (fanout=1)

    MacroCell: Name=\I2C:Net_643_3\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2C:bI2C_UDB:clkgen_cl1\ * \I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:clkgen_cl1\ * \I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:clkgen_cl1\ * \I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_reset\ * !\I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:clkgen_cl1\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:cnt_reset\
        );
        Output = \I2C:Net_643_3\ (fanout=3)

    MacroCell: Name=\I2C:sda_x_wire\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2C:sda_x_wire\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C:bI2C_UDB:control_4\ * \I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * !\I2C:bI2C_UDB:lost_arb_reg\ * 
              \I2C:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C:bI2C_UDB:shift_data_out\ * !\I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:lost_arb_reg\ * \I2C:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \I2C:sda_x_wire\ (fanout=2)

    MacroCell: Name=\I2C:bI2C_UDB:m_reset\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C:bI2C_UDB:control_1\
        );
        Output = \I2C:bI2C_UDB:m_reset\ (fanout=18)

    MacroCell: Name=\I2C_2:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\I2C_2:bI2C_UDB:control_6\ * !\I2C_2:bI2C_UDB:control_5\ * 
              !\I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:control_4\ * \I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\ * \I2C_2:bI2C_UDB:lost_arb_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:m_state_2_split\ (fanout=1)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_315
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_315 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_315 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_315
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_315 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_315 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\I2C_2:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\I2C_2:bI2C_UDB:control_6\ * !\I2C_2:bI2C_UDB:control_5\ * 
              !\I2C_2:bI2C_UDB:control_2\ * !\I2C_2:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              \I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_2:bI2C_UDB:lost_arb_reg\
            + !\I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_2:bI2C_UDB:lost_arb_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:m_state_4_split\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_315
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_315
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\Timer:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3172
        );
        Output = \Timer:TimerUDB:capture_last\ (fanout=3)

    MacroCell: Name=\Timer:TimerUDB:int_capt_count_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Timer:TimerUDB:control_1\ * !\Timer:TimerUDB:control_0\ * 
              \Timer:TimerUDB:capt_fifo_load\ * 
              \Timer:TimerUDB:int_capt_count_1\
            + \Timer:TimerUDB:control_1\ * \Timer:TimerUDB:capt_fifo_load\ * 
              \Timer:TimerUDB:int_capt_count_0\
            + !\Timer:TimerUDB:control_0\ * \Timer:TimerUDB:capt_fifo_load\ * 
              \Timer:TimerUDB:int_capt_count_0\
            + \Timer:TimerUDB:capt_fifo_load\ * 
              \Timer:TimerUDB:int_capt_count_1\ * 
              \Timer:TimerUDB:int_capt_count_0\
        );
        Output = \Timer:TimerUDB:int_capt_count_1\ (fanout=3)

    MacroCell: Name=\Timer:TimerUDB:int_capt_count_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Timer:TimerUDB:control_1\ * !\Timer:TimerUDB:control_0\ * 
              !\Timer:TimerUDB:int_capt_count_1\ * 
              !\Timer:TimerUDB:int_capt_count_0\
            + \Timer:TimerUDB:control_1\ * !\Timer:TimerUDB:control_0\ * 
              \Timer:TimerUDB:int_capt_count_1\ * 
              !\Timer:TimerUDB:int_capt_count_0\
            + !\Timer:TimerUDB:capt_fifo_load\
        );
        Output = \Timer:TimerUDB:int_capt_count_0\ (fanout=3)

    MacroCell: Name=\Timer:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Timer:TimerUDB:control_1\ * !\Timer:TimerUDB:control_0\ * 
              \Timer:TimerUDB:capt_fifo_load\ * 
              !\Timer:TimerUDB:int_capt_count_1\ * 
              !\Timer:TimerUDB:int_capt_count_0\
            + !\Timer:TimerUDB:control_1\ * \Timer:TimerUDB:control_0\ * 
              \Timer:TimerUDB:capt_fifo_load\ * 
              !\Timer:TimerUDB:int_capt_count_1\ * 
              \Timer:TimerUDB:int_capt_count_0\
            + \Timer:TimerUDB:control_1\ * !\Timer:TimerUDB:control_0\ * 
              \Timer:TimerUDB:capt_fifo_load\ * 
              \Timer:TimerUDB:int_capt_count_1\ * 
              !\Timer:TimerUDB:int_capt_count_0\
            + \Timer:TimerUDB:control_1\ * \Timer:TimerUDB:control_0\ * 
              \Timer:TimerUDB:capt_fifo_load\ * 
              \Timer:TimerUDB:int_capt_count_1\ * 
              \Timer:TimerUDB:int_capt_count_0\
        );
        Output = \Timer:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\I2C:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\I2C:bI2C_UDB:control_6\ * !\I2C:bI2C_UDB:control_5\ * 
              !\I2C:bI2C_UDB:control_2\ * !\I2C:bI2C_UDB:tx_reg_empty\ * 
              !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_2\ * 
              \I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C:bI2C_UDB:lost_arb_reg\
            + !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\ * !\I2C:bI2C_UDB:lost_arb_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:m_state_4_split\ (fanout=1)

    MacroCell: Name=\Timer:TimerUDB:trig_rise_detected\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:control_4\ * 
              Net_3172 * !\Timer:TimerUDB:capture_last\
            + \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:control_4\ * 
              \Timer:TimerUDB:trig_rise_detected\
        );
        Output = \Timer:TimerUDB:trig_rise_detected\ (fanout=4)

    MacroCell: Name=\Timer:TimerUDB:trig_fall_detected\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:control_4\ * 
              !Net_3172 * \Timer:TimerUDB:capture_last\
            + \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:control_4\ * 
              \Timer:TimerUDB:trig_fall_detected\
        );
        Output = \Timer:TimerUDB:trig_fall_detected\ (fanout=1)

    MacroCell: Name=\I2C_2:bI2C_UDB:sda_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:Net_1109_1\
        );
        Output = \I2C_2:bI2C_UDB:sda_in_reg\ (fanout=2)

    MacroCell: Name=\I2C_2:bI2C_UDB:m_state_4\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_2:bI2C_UDB:control_4\ * \I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:m_state_4_split\
        );
        Output = \I2C_2:bI2C_UDB:m_state_4\ (fanout=19)

    MacroCell: Name=\I2C_2:bI2C_UDB:m_state_3\, Mode=(D-Register)
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_2:bI2C_UDB:control_6\ * !\I2C_2:bI2C_UDB:control_5\ * 
              \I2C_2:bI2C_UDB:control_2\ * !\I2C_2:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_2:bI2C_UDB:lost_arb_reg\
            + !\I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_2:bI2C_UDB:lost_arb_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              \I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:m_state_3\ (fanout=18)

    MacroCell: Name=\I2C_2:bI2C_UDB:m_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:m_state_2_split\
        );
        Output = \I2C_2:bI2C_UDB:m_state_2\ (fanout=18)

    MacroCell: Name=\I2C_2:bI2C_UDB:m_state_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:m_state_1\ (fanout=17)

    MacroCell: Name=\I2C_2:bI2C_UDB:m_state_0\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_0_split\
        );
        Output = \I2C_2:bI2C_UDB:m_state_0\ (fanout=16)

    MacroCell: Name=\I2C_2:bI2C_UDB:status_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_2:bI2C_UDB:status_3\ * 
              !\I2C_2:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:status_3\ * \I2C_2:bI2C_UDB:cs_addr_shifter_1\
            + \I2C_2:bI2C_UDB:status_3\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\
            + \I2C_2:bI2C_UDB:status_3\ * \I2C_2:bI2C_UDB:m_reset\
        );
        Output = \I2C_2:bI2C_UDB:status_3\ (fanout=2)

    MacroCell: Name=\I2C_2:bI2C_UDB:status_2\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_2:bI2C_UDB:status_2\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              \I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:status_2\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\
            + \I2C_2:bI2C_UDB:status_2\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\
            + \I2C_2:bI2C_UDB:status_2\ * \I2C_2:bI2C_UDB:m_reset\
        );
        Output = \I2C_2:bI2C_UDB:status_2\ (fanout=2)

    MacroCell: Name=\I2C_2:bI2C_UDB:status_1\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2C_2:bI2C_UDB:status_1\ * \I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              \I2C_2:Net_1109_1\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:status_1\ * \I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:Net_1109_1\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:status_1\ * \I2C_2:bI2C_UDB:m_reset\
        );
        Output = \I2C_2:bI2C_UDB:status_1\ (fanout=2)

    MacroCell: Name=\I2C_2:bI2C_UDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2C_2:bI2C_UDB:status_0\ * !\I2C_2:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_reset\
        );
        Output = \I2C_2:bI2C_UDB:status_0\ (fanout=2)

    MacroCell: Name=\I2C_2:bI2C_UDB:scl_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:Net_1109_0\
        );
        Output = \I2C_2:bI2C_UDB:scl_in_reg\ (fanout=4)

    MacroCell: Name=\I2C_2:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:bI2C_UDB:scl_in_reg\
        );
        Output = \I2C_2:bI2C_UDB:scl_in_last_reg\ (fanout=4)

    MacroCell: Name=\I2C_2:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2C_2:bI2C_UDB:scl_in_last2_reg\ (fanout=2)

    MacroCell: Name=\I2C_2:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:bI2C_UDB:sda_in_reg\
        );
        Output = \I2C_2:bI2C_UDB:sda_in_last_reg\ (fanout=3)

    MacroCell: Name=\I2C_2:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:bI2C_UDB:sda_in_last_reg\
        );
        Output = \I2C_2:bI2C_UDB:sda_in_last2_reg\ (fanout=2)

    MacroCell: Name=\I2C_2:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_2:bI2C_UDB:clkgen_tc\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_2:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)

    MacroCell: Name=\I2C_2:bI2C_UDB:lost_arb_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C_2:bI2C_UDB:cs_addr_shifter_1\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:lost_arb_reg\
        );
        Output = \I2C_2:bI2C_UDB:lost_arb_reg\ (fanout=6)

    MacroCell: Name=\I2C:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C:bI2C_UDB:control_7\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:control_6\ * !\I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:lost_arb_reg\
            + !\I2C:bI2C_UDB:control_5\ * \I2C:bI2C_UDB:control_4\ * 
              \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_state_3\ * \I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:m_state_0_split\ (fanout=1)

    MacroCell: Name=\I2C_2:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_2:bI2C_UDB:m_reset\ * !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)

    MacroCell: Name=\I2C_2:bI2C_UDB:bus_busy_reg\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_2:bI2C_UDB:scl_in_reg\ * \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_2:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2C_2:bI2C_UDB:sda_in_last_reg\ * 
              \I2C_2:bI2C_UDB:sda_in_last2_reg\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:bus_busy_reg\
            + \I2C_2:bI2C_UDB:scl_in_reg\ * \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_2:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_2:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_2:bI2C_UDB:sda_in_last2_reg\ * 
              \I2C_2:bI2C_UDB:bus_busy_reg\
            + \I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:bus_busy_reg\
        );
        Output = \I2C_2:bI2C_UDB:bus_busy_reg\ (fanout=1)

    MacroCell: Name=\I2C_2:bI2C_UDB:clk_eq_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_2:Net_1109_0\ * !\I2C_2:Net_643_3\
            + \I2C_2:Net_1109_0\ * \I2C_2:Net_643_3\
        );
        Output = \I2C_2:bI2C_UDB:clk_eq_reg\ (fanout=1)

    MacroCell: Name=\I2C_2:Net_643_3\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2C_2:bI2C_UDB:clkgen_cl1\ * \I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:clkgen_cl1\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:clkgen_cl1\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:clkgen_cl1\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_2:Net_643_3\ (fanout=3)

    MacroCell: Name=\I2C_2:sda_x_wire\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2C_2:sda_x_wire\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_2:bI2C_UDB:control_4\ * \I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * !\I2C_2:bI2C_UDB:lost_arb_reg\ * 
              \I2C_2:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_2:bI2C_UDB:shift_data_out\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:lost_arb_reg\ * 
              \I2C_2:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \I2C_2:sda_x_wire\ (fanout=2)

    MacroCell: Name=\I2C_2:bI2C_UDB:m_reset\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C_2:bI2C_UDB:control_1\
        );
        Output = \I2C_2:bI2C_UDB:m_reset\ (fanout=18)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_59 ,
            cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM:PWMUDB:tc_i\ ,
            cl1_comb => \PWM:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\I2C:bI2C_UDB:Shifter:u0\
        PORT MAP (
            clock => \I2C:Net_970\ ,
            cs_addr_1 => \I2C:bI2C_UDB:cs_addr_shifter_1\ ,
            cs_addr_0 => \I2C:bI2C_UDB:cs_addr_shifter_0\ ,
            route_si => \I2C:bI2C_UDB:sda_in_reg\ ,
            so_comb => \I2C:bI2C_UDB:shift_data_out\ ,
            f1_blk_stat_comb => \I2C:bI2C_UDB:tx_reg_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
            d0_init = "00000100"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\I2C:bI2C_UDB:Master:ClkGen:u0\
        PORT MAP (
            clock => \I2C:Net_970\ ,
            cs_addr_1 => \I2C:bI2C_UDB:cs_addr_clkgen_1\ ,
            cs_addr_0 => \I2C:bI2C_UDB:cs_addr_clkgen_0\ ,
            z0_comb => \I2C:bI2C_UDB:clkgen_tc\ ,
            cl1_comb => \I2C:bI2C_UDB:clkgen_cl1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
            d0_init = "00001111"
            d1_init = "00001000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Timer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer:TimerUDB:trig_reg\ ,
            cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
            f0_load => \Timer:TimerUDB:capt_fifo_load\ ,
            chain_out => \Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer:TimerUDB:trig_reg\ ,
            cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
            f0_load => \Timer:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer:TimerUDB:status_2\ ,
            chain_in => \Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\I2C_2:bI2C_UDB:Shifter:u0\
        PORT MAP (
            clock => \I2C_2:Net_970\ ,
            cs_addr_1 => \I2C_2:bI2C_UDB:cs_addr_shifter_1\ ,
            cs_addr_0 => \I2C_2:bI2C_UDB:cs_addr_shifter_0\ ,
            route_si => \I2C_2:bI2C_UDB:sda_in_reg\ ,
            so_comb => \I2C_2:bI2C_UDB:shift_data_out\ ,
            f1_blk_stat_comb => \I2C_2:bI2C_UDB:tx_reg_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
            d0_init = "00000100"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\I2C_2:bI2C_UDB:Master:ClkGen:u0\
        PORT MAP (
            clock => \I2C_2:Net_970\ ,
            cs_addr_1 => \I2C_2:bI2C_UDB:cs_addr_clkgen_1\ ,
            cs_addr_0 => \I2C_2:bI2C_UDB:cs_addr_clkgen_0\ ,
            z0_comb => \I2C_2:bI2C_UDB:clkgen_tc\ ,
            cl1_comb => \I2C_2:bI2C_UDB:clkgen_cl1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
            d0_init = "00001111"
            d1_init = "00001000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_59 ,
            status_3 => \PWM:PWMUDB:status_3\ ,
            status_2 => \PWM:PWMUDB:status_2\ ,
            status_1 => \PWM:PWMUDB:status_1\ ,
            status_0 => \PWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\I2C:bI2C_UDB:StsReg\
        PORT MAP (
            clock => \I2C:Net_970\ ,
            status_5 => \I2C:bI2C_UDB:status_5\ ,
            status_4 => \I2C:bI2C_UDB:status_4\ ,
            status_3 => \I2C:bI2C_UDB:status_3\ ,
            status_2 => \I2C:bI2C_UDB:status_2\ ,
            status_1 => \I2C:bI2C_UDB:status_1\ ,
            status_0 => \I2C:bI2C_UDB:status_0\ ,
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0100000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \Timer:TimerUDB:status_3\ ,
            status_2 => \Timer:TimerUDB:status_2\ ,
            status_1 => \Timer:TimerUDB:capt_int_temp\ ,
            status_0 => \Timer:TimerUDB:status_tc\ ,
            interrupt => Net_3426 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\I2C_2:bI2C_UDB:StsReg\
        PORT MAP (
            clock => \I2C_2:Net_970\ ,
            status_5 => \I2C_2:bI2C_UDB:status_5\ ,
            status_4 => \I2C_2:bI2C_UDB:status_4\ ,
            status_3 => \I2C_2:bI2C_UDB:status_3\ ,
            status_2 => \I2C_2:bI2C_UDB:status_2\ ,
            status_1 => \I2C_2:bI2C_UDB:status_1\ ,
            status_0 => \I2C_2:bI2C_UDB:status_0\ ,
            interrupt => \I2C_2:Net_697\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0100000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_59 ,
            control_7 => \PWM:PWMUDB:control_7\ ,
            control_6 => \PWM:PWMUDB:control_6\ ,
            control_5 => \PWM:PWMUDB:control_5\ ,
            control_4 => \PWM:PWMUDB:control_4\ ,
            control_3 => \PWM:PWMUDB:control_3\ ,
            control_2 => \PWM:PWMUDB:control_2\ ,
            control_1 => \PWM:PWMUDB:control_1\ ,
            control_0 => \PWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\I2C:bI2C_UDB:SyncCtl:CtrlReg\
        PORT MAP (
            clock => \I2C:Net_970\ ,
            control_7 => \I2C:bI2C_UDB:control_7\ ,
            control_6 => \I2C:bI2C_UDB:control_6\ ,
            control_5 => \I2C:bI2C_UDB:control_5\ ,
            control_4 => \I2C:bI2C_UDB:control_4\ ,
            control_3 => \I2C:bI2C_UDB:control_3\ ,
            control_2 => \I2C:bI2C_UDB:control_2\ ,
            control_1 => \I2C:bI2C_UDB:control_1\ ,
            control_0 => \I2C:bI2C_UDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Timer:TimerUDB:control_7\ ,
            control_6 => \Timer:TimerUDB:control_6\ ,
            control_5 => \Timer:TimerUDB:control_5\ ,
            control_4 => \Timer:TimerUDB:control_4\ ,
            control_3 => \Timer:TimerUDB:control_3\ ,
            control_2 => \Timer:TimerUDB:control_2\ ,
            control_1 => \Timer:TimerUDB:control_1\ ,
            control_0 => \Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\I2C_2:bI2C_UDB:SyncCtl:CtrlReg\
        PORT MAP (
            clock => \I2C_2:Net_970\ ,
            control_7 => \I2C_2:bI2C_UDB:control_7\ ,
            control_6 => \I2C_2:bI2C_UDB:control_6\ ,
            control_5 => \I2C_2:bI2C_UDB:control_5\ ,
            control_4 => \I2C_2:bI2C_UDB:control_4\ ,
            control_3 => \I2C_2:bI2C_UDB:control_3\ ,
            control_2 => \I2C_2:bI2C_UDB:control_2\ ,
            control_1 => \I2C_2:bI2C_UDB:control_1\ ,
            control_0 => \I2C_2:bI2C_UDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =ultra_isr
        PORT MAP (
            interrupt => Net_3426 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\I2C_2:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_2:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   15 :   33 :   48 : 31.25 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :  107 :   85 :  192 : 55.73 %
  Unique P-terms              :  266 :  118 :  384 : 69.27 %
  Total P-terms               :  280 :      :      :        
  Datapath Cells              :   10 :   14 :   24 : 41.67 %
  Status Cells                :    7 :   17 :   24 : 29.17 %
    StatusI Registers         :    6 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    5 :   19 :   24 : 20.83 %
    Control Registers         :    4 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.111ms
Tech mapping phase: Elapsed time ==> 0s.197ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_2@[IOP=(12)][IoId=(2)] : Echo(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : MotorDirLeft(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : MotorDirRight(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : MotorPwmLeft(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : MotorPwmRight(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : SCL_1(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : SCL_2(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : SDA_1(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : SDA_2(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : Trigger(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.021ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.419ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 3.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   42 :    6 :   48 :  87.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            8.52
                   Pterms :            6.40
               Macrocells :            2.55
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.113ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.002ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 1234, final cost is 1234 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         22 :      12.36 :       4.86
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\I2C_2:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:bI2C_UDB:sda_in_reg\
        );
        Output = \I2C_2:bI2C_UDB:sda_in_last_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_2:bI2C_UDB:status_1\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2C_2:bI2C_UDB:status_1\ * \I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              \I2C_2:Net_1109_1\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:status_1\ * \I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:Net_1109_1\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:status_1\ * \I2C_2:bI2C_UDB:m_reset\
        );
        Output = \I2C_2:bI2C_UDB:status_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_2:bI2C_UDB:status_2\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_2:bI2C_UDB:status_2\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              \I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:status_2\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\
            + \I2C_2:bI2C_UDB:status_2\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\
            + \I2C_2:bI2C_UDB:status_2\ * \I2C_2:bI2C_UDB:m_reset\
        );
        Output = \I2C_2:bI2C_UDB:status_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_2:bI2C_UDB:sda_in_reg\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:Net_1109_1\
        );
        Output = \I2C_2:bI2C_UDB:sda_in_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=2, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\I2C_2:bI2C_UDB:scl_in_reg\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:Net_1109_0\
        );
        Output = \I2C_2:bI2C_UDB:scl_in_reg\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_2:bI2C_UDB:clk_eq_reg\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_2:Net_1109_0\ * !\I2C_2:Net_643_3\
            + \I2C_2:Net_1109_0\ * \I2C_2:Net_643_3\
        );
        Output = \I2C_2:bI2C_UDB:clk_eq_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_310, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_310 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2C:sda_x_wire\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2C:sda_x_wire\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C:bI2C_UDB:control_4\ * \I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * !\I2C:bI2C_UDB:lost_arb_reg\ * 
              \I2C:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C:bI2C_UDB:shift_data_out\ * !\I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:lost_arb_reg\ * \I2C:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \I2C:sda_x_wire\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C:bI2C_UDB:m_state_4\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C:bI2C_UDB:control_4\ * \I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:m_state_4_split\
        );
        Output = \I2C:bI2C_UDB:m_state_4\ (fanout=19)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=3, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:m_state_1\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:m_state_1\ (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\I2C:bI2C_UDB:control_6\ * !\I2C:bI2C_UDB:control_5\ * 
              !\I2C:bI2C_UDB:control_2\ * !\I2C:bI2C_UDB:tx_reg_empty\ * 
              !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_2\ * 
              \I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C:bI2C_UDB:lost_arb_reg\
            + !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\ * !\I2C:bI2C_UDB:lost_arb_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:m_state_4_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C:bI2C_UDB:m_reset\ * !\I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_2:bI2C_UDB:m_state_1\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:m_state_1\ (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=4, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\I2C_2:bI2C_UDB:bus_busy_reg\, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_2:bI2C_UDB:scl_in_reg\ * \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_2:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2C_2:bI2C_UDB:sda_in_last_reg\ * 
              \I2C_2:bI2C_UDB:sda_in_last2_reg\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:bus_busy_reg\
            + \I2C_2:bI2C_UDB:scl_in_reg\ * \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_2:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_2:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_2:bI2C_UDB:sda_in_last2_reg\ * 
              \I2C_2:bI2C_UDB:bus_busy_reg\
            + \I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:bus_busy_reg\
        );
        Output = \I2C_2:bI2C_UDB:bus_busy_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_2:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:bI2C_UDB:sda_in_last_reg\
        );
        Output = \I2C_2:bI2C_UDB:sda_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_2:bI2C_UDB:status_5\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:bI2C_UDB:scl_in_reg\ * \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_2:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_2:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_2:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2C_2:bI2C_UDB:status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2C_2:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2C_2:bI2C_UDB:scl_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }
}

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_315
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_315
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_315 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_315
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\I2C:bI2C_UDB:control_6\ * !\I2C:bI2C_UDB:control_5\ * 
              !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * \I2C:bI2C_UDB:m_state_2\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:control_4\ * \I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * \I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_0\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * \I2C:bI2C_UDB:m_state_2\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\ * \I2C:bI2C_UDB:lost_arb_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:m_state_2_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_315 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C:bI2C_UDB:m_reset\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C:bI2C_UDB:control_1\
        );
        Output = \I2C:bI2C_UDB:m_reset\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2C_2:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\
            + !\I2C_2:bI2C_UDB:clk_eq_reg\
        );
        Output = \I2C_2:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_315 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_315
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_315 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_315 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_2:bI2C_UDB:status_3\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_2:bI2C_UDB:status_3\ * 
              !\I2C_2:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:status_3\ * \I2C_2:bI2C_UDB:cs_addr_shifter_1\
            + \I2C_2:bI2C_UDB:status_3\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\
            + \I2C_2:bI2C_UDB:status_3\ * \I2C_2:bI2C_UDB:m_reset\
        );
        Output = \I2C_2:bI2C_UDB:status_3\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_2:bI2C_UDB:m_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:m_state_2_split\
        );
        Output = \I2C_2:bI2C_UDB:m_state_2\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_2:bI2C_UDB:m_reset\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C_2:bI2C_UDB:control_1\
        );
        Output = \I2C_2:bI2C_UDB:m_reset\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2C_2:sda_x_wire\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2C_2:sda_x_wire\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_2:bI2C_UDB:control_4\ * \I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * !\I2C_2:bI2C_UDB:lost_arb_reg\ * 
              \I2C_2:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_2:bI2C_UDB:shift_data_out\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:lost_arb_reg\ * 
              \I2C_2:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \I2C_2:sda_x_wire\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_2:bI2C_UDB:m_state_4\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_2:bI2C_UDB:control_4\ * \I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:m_state_4_split\
        );
        Output = \I2C_2:bI2C_UDB:m_state_4\ (fanout=19)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_2:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\I2C_2:bI2C_UDB:control_6\ * !\I2C_2:bI2C_UDB:control_5\ * 
              !\I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:control_4\ * \I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_state_3\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\ * \I2C_2:bI2C_UDB:lost_arb_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:m_state_2_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\I2C_2:bI2C_UDB:Shifter:u0\
    PORT MAP (
        clock => \I2C_2:Net_970\ ,
        cs_addr_1 => \I2C_2:bI2C_UDB:cs_addr_shifter_1\ ,
        cs_addr_0 => \I2C_2:bI2C_UDB:cs_addr_shifter_0\ ,
        route_si => \I2C_2:bI2C_UDB:sda_in_reg\ ,
        so_comb => \I2C_2:bI2C_UDB:shift_data_out\ ,
        f1_blk_stat_comb => \I2C_2:bI2C_UDB:tx_reg_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
        d0_init = "00000100"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_2:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\I2C_2:bI2C_UDB:control_6\ * !\I2C_2:bI2C_UDB:control_5\ * 
              !\I2C_2:bI2C_UDB:control_2\ * !\I2C_2:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              \I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_2:bI2C_UDB:lost_arb_reg\
            + !\I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_2:bI2C_UDB:lost_arb_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:m_state_4_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_2:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_2:bI2C_UDB:m_reset\ * !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_2:bI2C_UDB:m_state_3\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_2:bI2C_UDB:control_6\ * !\I2C_2:bI2C_UDB:control_5\ * 
              \I2C_2:bI2C_UDB:control_2\ * !\I2C_2:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_2:bI2C_UDB:lost_arb_reg\
            + !\I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_2:bI2C_UDB:lost_arb_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              \I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:m_state_3\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_2:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \I2C_2:bI2C_UDB:tx_reg_empty\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\
            + !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_2:bI2C_UDB:status_4\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\
        );
        Output = \I2C_2:bI2C_UDB:status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_2:bI2C_UDB:cnt_reset\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:scl_in_reg\ * 
              \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\ * \I2C_2:Net_643_3\
            + \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:scl_in_reg\ * 
              \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\ * \I2C_2:Net_643_3\
            + \I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:scl_in_reg\ * 
              \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\ * \I2C_2:Net_643_3\
            + \I2C_2:bI2C_UDB:m_state_1\ * \I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:scl_in_reg\ * \I2C_2:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\ * \I2C_2:Net_643_3\
        );
        Output = \I2C_2:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_2:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\I2C_2:bI2C_UDB:clkgen_tc\ * !\I2C_2:bI2C_UDB:cnt_reset\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\
            + \I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\
        );
        Output = \I2C_2:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_2:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_2:bI2C_UDB:scl_in_reg\
        );
        Output = \I2C_2:bI2C_UDB:scl_in_last_reg\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2C_2:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_2:bI2C_UDB:clkgen_tc\ * !\I2C_2:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_2:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=2, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2C_2:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_2:bI2C_UDB:clkgen_tc\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_2:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\I2C_2:Net_643_3\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2C_2:bI2C_UDB:clkgen_cl1\ * \I2C_2:bI2C_UDB:m_state_4\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:clkgen_cl1\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:clkgen_cl1\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:clkgen_cl1\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_2:Net_643_3\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\I2C_2:bI2C_UDB:Master:ClkGen:u0\
    PORT MAP (
        clock => \I2C_2:Net_970\ ,
        cs_addr_1 => \I2C_2:bI2C_UDB:cs_addr_clkgen_1\ ,
        cs_addr_0 => \I2C_2:bI2C_UDB:cs_addr_clkgen_0\ ,
        z0_comb => \I2C_2:bI2C_UDB:clkgen_tc\ ,
        cl1_comb => \I2C_2:bI2C_UDB:clkgen_cl1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
        d0_init = "00001111"
        d1_init = "00001000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:status_3\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C:bI2C_UDB:status_3\ * !\I2C:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:status_3\ * \I2C:bI2C_UDB:cs_addr_shifter_1\
            + \I2C:bI2C_UDB:status_3\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\
            + \I2C:bI2C_UDB:status_3\ * \I2C:bI2C_UDB:m_reset\
        );
        Output = \I2C:bI2C_UDB:status_3\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\
            + !\I2C:bI2C_UDB:clk_eq_reg\
        );
        Output = \I2C:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C:bI2C_UDB:status_0\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2C:bI2C_UDB:status_0\ * !\I2C:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:cs_addr_shifter_1\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * \I2C:bI2C_UDB:m_state_2\ * 
              \I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_reset\
        );
        Output = \I2C:bI2C_UDB:status_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:m_state_3\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C:bI2C_UDB:control_6\ * !\I2C:bI2C_UDB:control_5\ * 
              \I2C:bI2C_UDB:control_2\ * !\I2C:bI2C_UDB:tx_reg_empty\ * 
              !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\ * !\I2C:bI2C_UDB:lost_arb_reg\
            + !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\ * !\I2C:bI2C_UDB:lost_arb_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_2\ * 
              \I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:m_state_3\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \I2C:bI2C_UDB:tx_reg_empty\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\
            + !\I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=\I2C:bI2C_UDB:status_4\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\
        );
        Output = \I2C:bI2C_UDB:status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:m_state_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:tx_reg_empty\ * !\I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_0_split\
        );
        Output = \I2C:bI2C_UDB:m_state_0\ (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C:bI2C_UDB:status_1\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2C:bI2C_UDB:status_1\ * \I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              \I2C:Net_1109_1\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:status_1\ * \I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:Net_1109_1\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:status_1\ * \I2C:bI2C_UDB:m_reset\
        );
        Output = \I2C:bI2C_UDB:status_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2C:bI2C_UDB:scl_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C:bI2C_UDB:bus_busy_reg\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C:bI2C_UDB:scl_in_reg\ * \I2C:bI2C_UDB:scl_in_last_reg\ * 
              \I2C:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2C:bI2C_UDB:sda_in_last_reg\ * 
              \I2C:bI2C_UDB:sda_in_last2_reg\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:bus_busy_reg\
            + \I2C:bI2C_UDB:scl_in_reg\ * \I2C:bI2C_UDB:scl_in_last_reg\ * 
              \I2C:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C:bI2C_UDB:sda_in_last2_reg\ * \I2C:bI2C_UDB:bus_busy_reg\
            + \I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:bus_busy_reg\
        );
        Output = \I2C:bI2C_UDB:bus_busy_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C:bI2C_UDB:status_5\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:scl_in_reg\ * \I2C:bI2C_UDB:scl_in_last_reg\ * 
              \I2C:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2C:bI2C_UDB:status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2C:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:sda_in_last_reg\
        );
        Output = \I2C:bI2C_UDB:sda_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }
}

statusicell: Name =\I2C:bI2C_UDB:StsReg\
    PORT MAP (
        clock => \I2C:Net_970\ ,
        status_5 => \I2C:bI2C_UDB:status_5\ ,
        status_4 => \I2C:bI2C_UDB:status_4\ ,
        status_3 => \I2C:bI2C_UDB:status_3\ ,
        status_2 => \I2C:bI2C_UDB:status_2\ ,
        status_1 => \I2C:bI2C_UDB:status_1\ ,
        status_0 => \I2C:bI2C_UDB:status_0\ ,
        interrupt => \I2C:Net_697\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0100000"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\I2C:bI2C_UDB:SyncCtl:CtrlReg\
    PORT MAP (
        clock => \I2C:Net_970\ ,
        control_7 => \I2C:bI2C_UDB:control_7\ ,
        control_6 => \I2C:bI2C_UDB:control_6\ ,
        control_5 => \I2C:bI2C_UDB:control_5\ ,
        control_4 => \I2C:bI2C_UDB:control_4\ ,
        control_3 => \I2C:bI2C_UDB:control_3\ ,
        control_2 => \I2C:bI2C_UDB:control_2\ ,
        control_1 => \I2C:bI2C_UDB:control_1\ ,
        control_0 => \I2C:bI2C_UDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C:Net_643_3\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2C:bI2C_UDB:clkgen_cl1\ * \I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:clkgen_cl1\ * \I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:clkgen_cl1\ * \I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_reset\ * !\I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:clkgen_cl1\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:cnt_reset\
        );
        Output = \I2C:Net_643_3\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:sda_in_reg\
        );
        Output = \I2C:bI2C_UDB:sda_in_last_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C:bI2C_UDB:lost_arb_reg\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C:bI2C_UDB:cs_addr_shifter_1\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:lost_arb_reg\
        );
        Output = \I2C:bI2C_UDB:lost_arb_reg\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:cnt_reset\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:scl_in_reg\ * 
              \I2C:bI2C_UDB:scl_in_last_reg\ * !\I2C:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2C:Net_643_3\
            + \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:scl_in_reg\ * 
              \I2C:bI2C_UDB:scl_in_last_reg\ * !\I2C:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2C:Net_643_3\
            + \I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:scl_in_reg\ * 
              \I2C:bI2C_UDB:scl_in_last_reg\ * !\I2C:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2C:Net_643_3\
            + \I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:scl_in_reg\ * \I2C:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C:bI2C_UDB:clkgen_tc1_reg\ * \I2C:Net_643_3\
        );
        Output = \I2C:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=\I2C:bI2C_UDB:m_state_2\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:m_state_2_split\
        );
        Output = \I2C:bI2C_UDB:m_state_2\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:bI2C_UDB:scl_in_reg\
        );
        Output = \I2C:bI2C_UDB:scl_in_last_reg\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\I2C:bI2C_UDB:Shifter:u0\
    PORT MAP (
        clock => \I2C:Net_970\ ,
        cs_addr_1 => \I2C:bI2C_UDB:cs_addr_shifter_1\ ,
        cs_addr_0 => \I2C:bI2C_UDB:cs_addr_shifter_0\ ,
        route_si => \I2C:bI2C_UDB:sda_in_reg\ ,
        so_comb => \I2C:bI2C_UDB:shift_data_out\ ,
        f1_blk_stat_comb => \I2C:bI2C_UDB:tx_reg_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
        d0_init = "00000100"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\I2C_2:bI2C_UDB:StsReg\
    PORT MAP (
        clock => \I2C_2:Net_970\ ,
        status_5 => \I2C_2:bI2C_UDB:status_5\ ,
        status_4 => \I2C_2:bI2C_UDB:status_4\ ,
        status_3 => \I2C_2:bI2C_UDB:status_3\ ,
        status_2 => \I2C_2:bI2C_UDB:status_2\ ,
        status_1 => \I2C_2:bI2C_UDB:status_1\ ,
        status_0 => \I2C_2:bI2C_UDB:status_0\ ,
        interrupt => \I2C_2:Net_697\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0100000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:status_2\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C:bI2C_UDB:status_2\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              \I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\
            + \I2C:bI2C_UDB:status_2\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\
            + \I2C:bI2C_UDB:status_2\ * !\I2C:bI2C_UDB:m_state_4\ * 
              !\I2C:bI2C_UDB:m_state_3\ * \I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * \I2C:bI2C_UDB:m_state_0\
            + \I2C:bI2C_UDB:status_2\ * \I2C:bI2C_UDB:m_reset\
        );
        Output = \I2C:bI2C_UDB:status_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\I2C:bI2C_UDB:clkgen_tc\ * !\I2C:bI2C_UDB:cnt_reset\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\
            + \I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\
        );
        Output = \I2C:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C:bI2C_UDB:clkgen_tc\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:cnt_reset\
        );
        Output = \I2C:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2C:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C:bI2C_UDB:clkgen_tc\ * !\I2C:bI2C_UDB:cnt_reset\
        );
        Output = \I2C:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C:bI2C_UDB:control_7\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:control_6\ * !\I2C:bI2C_UDB:m_state_4\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              !\I2C:bI2C_UDB:lost_arb_reg\
            + !\I2C:bI2C_UDB:control_5\ * \I2C:bI2C_UDB:control_4\ * 
              \I2C:bI2C_UDB:m_state_3\ * !\I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              \I2C:bI2C_UDB:m_state_2\ * \I2C:bI2C_UDB:m_state_1\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_4\ * !\I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\ * 
              \I2C:bI2C_UDB:clkgen_tc1_reg\
            + \I2C:bI2C_UDB:m_state_4\ * \I2C:bI2C_UDB:m_state_3\ * 
              !\I2C:bI2C_UDB:m_state_2\ * !\I2C:bI2C_UDB:m_state_1\ * 
              \I2C:bI2C_UDB:m_state_0\ * !\I2C:bI2C_UDB:m_reset\
            + !\I2C:bI2C_UDB:m_state_3\ * \I2C:bI2C_UDB:m_state_2\ * 
              !\I2C:bI2C_UDB:m_state_1\ * !\I2C:bI2C_UDB:m_state_0\ * 
              !\I2C:bI2C_UDB:m_reset\ * \I2C:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C:bI2C_UDB:m_state_0_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\I2C:bI2C_UDB:Master:ClkGen:u0\
    PORT MAP (
        clock => \I2C:Net_970\ ,
        cs_addr_1 => \I2C:bI2C_UDB:cs_addr_clkgen_1\ ,
        cs_addr_0 => \I2C:bI2C_UDB:cs_addr_clkgen_0\ ,
        z0_comb => \I2C:bI2C_UDB:clkgen_tc\ ,
        cl1_comb => \I2C:bI2C_UDB:clkgen_cl1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
        d0_init = "00001111"
        d1_init = "00001000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\I2C_2:bI2C_UDB:SyncCtl:CtrlReg\
    PORT MAP (
        clock => \I2C_2:Net_970\ ,
        control_7 => \I2C_2:bI2C_UDB:control_7\ ,
        control_6 => \I2C_2:bI2C_UDB:control_6\ ,
        control_5 => \I2C_2:bI2C_UDB:control_5\ ,
        control_4 => \I2C_2:bI2C_UDB:control_4\ ,
        control_3 => \I2C_2:bI2C_UDB:control_3\ ,
        control_2 => \I2C_2:bI2C_UDB:control_2\ ,
        control_1 => \I2C_2:bI2C_UDB:control_1\ ,
        control_0 => \I2C_2:bI2C_UDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_2:bI2C_UDB:m_state_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:tx_reg_empty\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_0_split\
        );
        Output = \I2C_2:bI2C_UDB:m_state_0\ (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_2:bI2C_UDB:status_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2C_2:bI2C_UDB:status_0\ * !\I2C_2:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_reset\
        );
        Output = \I2C_2:bI2C_UDB:status_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_2:bI2C_UDB:lost_arb_reg\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_2:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C_2:bI2C_UDB:cs_addr_shifter_1\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:lost_arb_reg\
        );
        Output = \I2C_2:bI2C_UDB:lost_arb_reg\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_2:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_2:bI2C_UDB:control_7\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:control_6\ * !\I2C_2:bI2C_UDB:m_state_4\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              !\I2C_2:bI2C_UDB:lost_arb_reg\
            + !\I2C_2:bI2C_UDB:control_5\ * \I2C_2:bI2C_UDB:control_4\ * 
              \I2C_2:bI2C_UDB:m_state_3\ * !\I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              \I2C_2:bI2C_UDB:m_state_2\ * \I2C_2:bI2C_UDB:m_state_1\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_4\ * !\I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\ * 
              \I2C_2:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_2:bI2C_UDB:m_state_4\ * \I2C_2:bI2C_UDB:m_state_3\ * 
              !\I2C_2:bI2C_UDB:m_state_2\ * !\I2C_2:bI2C_UDB:m_state_1\ * 
              \I2C_2:bI2C_UDB:m_state_0\ * !\I2C_2:bI2C_UDB:m_reset\
            + !\I2C_2:bI2C_UDB:m_state_3\ * \I2C_2:bI2C_UDB:m_state_2\ * 
              !\I2C_2:bI2C_UDB:m_state_1\ * !\I2C_2:bI2C_UDB:m_state_0\ * 
              !\I2C_2:bI2C_UDB:m_reset\ * \I2C_2:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_2:bI2C_UDB:m_state_0_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer:TimerUDB:trig_reg\ ,
        cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
        f0_load => \Timer:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer:TimerUDB:status_2\ ,
        chain_in => \Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer:TimerUDB:sT16:timerdp:u0\

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:tc_i\
        );
        Output = \PWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_167, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_59) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:cmp2_less\
        );
        Output = Net_167 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_142, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_59) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = Net_142 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=3, #inputs=3, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\I2C:bI2C_UDB:scl_in_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:Net_1109_0\
        );
        Output = \I2C:bI2C_UDB:scl_in_reg\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C:bI2C_UDB:clk_eq_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C:Net_1109_0\ * !\I2C:Net_643_3\
            + \I2C:Net_1109_0\ * \I2C:Net_643_3\
        );
        Output = \I2C:bI2C_UDB:clk_eq_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C:bI2C_UDB:sda_in_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C:Net_1109_1\
        );
        Output = \I2C:bI2C_UDB:sda_in_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_59 ,
        cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM:PWMUDB:tc_i\ ,
        cl1_comb => \PWM:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_59 ,
        status_3 => \PWM:PWMUDB:status_3\ ,
        status_2 => \PWM:PWMUDB:status_2\ ,
        status_1 => \PWM:PWMUDB:status_1\ ,
        status_0 => \PWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_59) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM:PWMUDB:prevCompare1\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_59) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:control_7\
        );
        Output = \PWM:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_59) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_59) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:cmp2_less\
        );
        Output = \PWM:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_59) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM:PWMUDB:prevCompare2\ * \PWM:PWMUDB:cmp2_less\
        );
        Output = \PWM:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\PWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_59 ,
        control_7 => \PWM:PWMUDB:control_7\ ,
        control_6 => \PWM:PWMUDB:control_6\ ,
        control_5 => \PWM:PWMUDB:control_5\ ,
        control_4 => \PWM:PWMUDB:control_4\ ,
        control_3 => \PWM:PWMUDB:control_3\ ,
        control_2 => \PWM:PWMUDB:control_2\ ,
        control_1 => \PWM:PWMUDB:control_1\ ,
        control_0 => \PWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=5, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Timer:TimerUDB:int_capt_count_1\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Timer:TimerUDB:control_1\ * !\Timer:TimerUDB:control_0\ * 
              \Timer:TimerUDB:capt_fifo_load\ * 
              \Timer:TimerUDB:int_capt_count_1\
            + \Timer:TimerUDB:control_1\ * \Timer:TimerUDB:capt_fifo_load\ * 
              \Timer:TimerUDB:int_capt_count_0\
            + !\Timer:TimerUDB:control_0\ * \Timer:TimerUDB:capt_fifo_load\ * 
              \Timer:TimerUDB:int_capt_count_0\
            + \Timer:TimerUDB:capt_fifo_load\ * 
              \Timer:TimerUDB:int_capt_count_1\ * 
              \Timer:TimerUDB:int_capt_count_0\
        );
        Output = \Timer:TimerUDB:int_capt_count_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Timer:TimerUDB:int_capt_count_0\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Timer:TimerUDB:control_1\ * !\Timer:TimerUDB:control_0\ * 
              !\Timer:TimerUDB:int_capt_count_1\ * 
              !\Timer:TimerUDB:int_capt_count_0\
            + \Timer:TimerUDB:control_1\ * !\Timer:TimerUDB:control_0\ * 
              \Timer:TimerUDB:int_capt_count_1\ * 
              !\Timer:TimerUDB:int_capt_count_0\
            + !\Timer:TimerUDB:capt_fifo_load\
        );
        Output = \Timer:TimerUDB:int_capt_count_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Timer:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3172
        );
        Output = \Timer:TimerUDB:capture_last\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Timer:TimerUDB:trig_fall_detected\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:control_4\ * 
              !Net_3172 * \Timer:TimerUDB:capture_last\
            + \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:control_4\ * 
              \Timer:TimerUDB:trig_fall_detected\
        );
        Output = \Timer:TimerUDB:trig_fall_detected\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer:TimerUDB:trig_rise_detected\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:control_4\ * 
              Net_3172 * !\Timer:TimerUDB:capture_last\
            + \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:control_4\ * 
              \Timer:TimerUDB:trig_rise_detected\
        );
        Output = \Timer:TimerUDB:trig_rise_detected\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:control_4\ * 
              !Net_3172 * \Timer:TimerUDB:capture_last\ * 
              \Timer:TimerUDB:trig_rise_detected\
        );
        Output = \Timer:TimerUDB:capt_fifo_load\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Timer:TimerUDB:control_7\ ,
        control_6 => \Timer:TimerUDB:control_6\ ,
        control_5 => \Timer:TimerUDB:control_5\ ,
        control_4 => \Timer:TimerUDB:control_4\ ,
        control_3 => \Timer:TimerUDB:control_3\ ,
        control_2 => \Timer:TimerUDB:control_2\ ,
        control_1 => \Timer:TimerUDB:control_1\ ,
        control_0 => \Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:control_4\ * 
              \Timer:TimerUDB:per_zero\ * \Timer:TimerUDB:trig_rise_detected\
        );
        Output = \Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer:TimerUDB:trig_reg\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:control_4\ * 
              \Timer:TimerUDB:trig_rise_detected\
        );
        Output = \Timer:TimerUDB:trig_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Timer:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Timer:TimerUDB:control_1\ * !\Timer:TimerUDB:control_0\ * 
              \Timer:TimerUDB:capt_fifo_load\ * 
              !\Timer:TimerUDB:int_capt_count_1\ * 
              !\Timer:TimerUDB:int_capt_count_0\
            + !\Timer:TimerUDB:control_1\ * \Timer:TimerUDB:control_0\ * 
              \Timer:TimerUDB:capt_fifo_load\ * 
              !\Timer:TimerUDB:int_capt_count_1\ * 
              \Timer:TimerUDB:int_capt_count_0\
            + \Timer:TimerUDB:control_1\ * !\Timer:TimerUDB:control_0\ * 
              \Timer:TimerUDB:capt_fifo_load\ * 
              \Timer:TimerUDB:int_capt_count_1\ * 
              !\Timer:TimerUDB:int_capt_count_0\
            + \Timer:TimerUDB:control_1\ * \Timer:TimerUDB:control_0\ * 
              \Timer:TimerUDB:capt_fifo_load\ * 
              \Timer:TimerUDB:int_capt_count_1\ * 
              \Timer:TimerUDB:int_capt_count_0\
        );
        Output = \Timer:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer:TimerUDB:trig_reg\ ,
        cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
        f0_load => \Timer:TimerUDB:capt_fifo_load\ ,
        chain_out => \Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer:TimerUDB:sT16:timerdp:u1\

statusicell: Name =\Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \Timer:TimerUDB:status_3\ ,
        status_2 => \Timer:TimerUDB:status_2\ ,
        status_1 => \Timer:TimerUDB:capt_int_temp\ ,
        status_0 => \Timer:TimerUDB:status_tc\ ,
        interrupt => Net_3426 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\I2C_2:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_2:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =ultra_isr
        PORT MAP (
            interrupt => Net_3426 );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = MotorDirRight(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MotorDirRight(0)__PA ,
        pad => MotorDirRight(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=5]: 
Pin : Name = SDA_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA_2(0)__PA ,
        fb => \I2C_2:Net_1109_1\ ,
        input => \I2C_2:sda_x_wire\ ,
        pad => SDA_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SCL_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL_2(0)__PA ,
        fb => \I2C_2:Net_1109_0\ ,
        input => \I2C_2:Net_643_3\ ,
        pad => SCL_2(0)_PAD );
    Properties:
    {
    }

Port 2 is empty
Port 3 contains the following IO cells:
[IoId=5]: 
Pin : Name = MotorPwmLeft(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MotorPwmLeft(0)__PA ,
        input => Net_142 ,
        pad => MotorPwmLeft(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = MotorPwmRight(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MotorPwmRight(0)__PA ,
        input => Net_167 ,
        pad => MotorPwmRight(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = SCL_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL_1(0)__PA ,
        fb => \I2C:Net_1109_0\ ,
        input => \I2C:Net_643_3\ ,
        pad => SCL_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SDA_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA_1(0)__PA ,
        fb => \I2C:Net_1109_1\ ,
        input => \I2C:sda_x_wire\ ,
        pad => SDA_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Echo(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Echo(0)__PA ,
        fb => Net_3172 ,
        pad => Echo(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Trigger(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Trigger(0)__PA ,
        pad => Trigger(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_315 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        input => Net_310 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=5]: 
Pin : Name = MotorDirLeft(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MotorDirLeft(0)__PA ,
        pad => MotorDirLeft(0)_PAD );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \I2C:Net_970\ ,
            dclk_0 => \I2C:Net_970_local\ ,
            dclk_glb_1 => \I2C_2:Net_970\ ,
            dclk_1 => \I2C_2:Net_970_local\ ,
            dclk_glb_2 => \UART:Net_9\ ,
            dclk_2 => \UART:Net_9_local\ ,
            dclk_glb_3 => Net_59 ,
            dclk_3 => Net_59_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+-----------------------------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT | MotorDirRight(0) | 
-----+-----+-------+-----------+------------------+------------------+-----------------------------------------------
   1 |   5 |     * |      NONE |    OPEN_DRAIN_LO |         SDA_2(0) | FB(\I2C_2:Net_1109_1\), In(\I2C_2:sda_x_wire\)
     |   6 |     * |      NONE |    OPEN_DRAIN_LO |         SCL_2(0) | FB(\I2C_2:Net_1109_0\), In(\I2C_2:Net_643_3\)
-----+-----+-------+-----------+------------------+------------------+-----------------------------------------------
   3 |   5 |     * |      NONE |         CMOS_OUT |  MotorPwmLeft(0) | In(Net_142)
     |   6 |     * |      NONE |         CMOS_OUT | MotorPwmRight(0) | In(Net_167)
-----+-----+-------+-----------+------------------+------------------+-----------------------------------------------
  12 |   0 |     * |      NONE |    OPEN_DRAIN_LO |         SCL_1(0) | FB(\I2C:Net_1109_0\), In(\I2C:Net_643_3\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |         SDA_1(0) | FB(\I2C:Net_1109_1\), In(\I2C:sda_x_wire\)
     |   2 |     * |      NONE |         CMOS_OUT |          Echo(0) | FB(Net_3172)
     |   3 |     * |      NONE |         CMOS_OUT |       Trigger(0) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL |          Rx_1(0) | FB(Net_315)
     |   7 |     * |      NONE |         CMOS_OUT |          Tx_1(0) | In(Net_310)
-----+-----+-------+-----------+------------------+------------------+-----------------------------------------------
  15 |   5 |     * |      NONE |         CMOS_OUT |  MotorDirLeft(0) | 
---------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.006ms
Digital Placement phase: Elapsed time ==> 3s.873ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 5s.588ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.247ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.038ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in ZumoBot_Gyro_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.052ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.268ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 11s.762ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 11s.805ms
API generation phase: Elapsed time ==> 1s.859ms
Dependency generation phase: Elapsed time ==> 0s.012ms
Cleanup phase: Elapsed time ==> 0s.000ms
