
AVRASM ver. 2.1.30  C:\Users\Mohamed\Desktop\code_vision_projects\TEST_UART_328P\Debug\List\TEST_UART_328P.asm Thu Dec 30 21:28:29 2021

                 
                 
                 ;CodeVisionAVR C Compiler V3.14 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega328P
                 ;Program type           : Application
                 ;Clock frequency        : 11.059200 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 512 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega328P
                 	#pragma AVRPART MEMORY PROG_FLASH 32768
                 	#pragma AVRPART MEMORY EEPROM 1024
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 2048
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU EECR=0x1F
                 	.EQU EEDR=0x20
                 	.EQU EEARL=0x21
                 	.EQU EEARH=0x22
                 	.EQU SPSR=0x2D
                 	.EQU SPDR=0x2E
                 	.EQU SMCR=0x33
                 	.EQU MCUSR=0x34
                 	.EQU MCUCR=0x35
                 	.EQU WDTCSR=0x60
                 	.EQU UCSR0A=0xC0
                 	.EQU UDR0=0xC6
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 	.EQU GPIOR0=0x1E
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0100
                 	.EQU __SRAM_END=0x08FF
                 	.EQU __DSTACK_SIZE=0x0200
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	CALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;GPIOR0 INITIALIZATION VALUE
                 	.EQU __GPIOR0_INIT=0x00
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 0045 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
00002a 940c 0000 	JMP  0x00
00002c 940c 0000 	JMP  0x00
00002e 940c 0000 	JMP  0x00
000030 940c 0000 	JMP  0x00
000032 940c 0000 	JMP  0x00
                 
                 _tbl10_G100:
000034 2710
000035 03e8
000036 0064
000037 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
000038 0001      	.DB  0x1,0x0
                 _tbl16_G100:
000039 1000
00003a 0100
00003b 0010
00003c 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 _0x0:
00003d 6568
00003e 6c6c
00003f 206f
000040 6f77      	.DB  0x68,0x65,0x6C,0x6C,0x6F,0x20,0x77,0x6F
000041 6c72
000042 2064
000043 200d
000044 000a      	.DB  0x72,0x6C,0x64,0x20,0xD,0x20,0xA,0x0
                 __RESET:
000045 94f8      	CLI
000046 27ee      	CLR  R30
000047 bbef      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000048 e0f1      	LDI  R31,1
000049 bff5      	OUT  MCUCR,R31
00004a bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
00004b e08d      	LDI  R24,(14-2)+1
00004c e0a2      	LDI  R26,2
00004d 27bb      	CLR  R27
                 __CLEAR_REG:
00004e 93ed      	ST   X+,R30
00004f 958a      	DEC  R24
000050 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000051 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000052 e098      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000053 e0a0      	LDI  R26,LOW(__SRAM_START)
000054 e0b1      	LDI  R27,HIGH(__SRAM_START)
                 __CLEAR_SRAM:
000055 93ed      	ST   X+,R30
000056 9701      	SBIW R24,1
000057 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GPIOR0 INITIALIZATION
000058 e0e0      	LDI  R30,__GPIOR0_INIT
000059 bbee      	OUT  GPIOR0,R30
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
00005a efef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
00005b bfed      	OUT  SPL,R30
00005c e0e8      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
00005d bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
00005e e0c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
00005f e0d3      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000060 940c 0062 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x300
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.14 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project : TEST_UART_328P
                 ;Version :
                 ;Date    : 12/30/2021
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega328P
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 11.059200 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 512
                 ;*******************************************************/
                 ;
                 ;#include <mega328p.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x01
                 	.EQU __sm_mask=0x0E
                 	.EQU __sm_adc_noise_red=0x02
                 	.EQU __sm_powerdown=0x04
                 	.EQU __sm_powersave=0x06
                 	.EQU __sm_standby=0x0C
                 	.EQU __sm_ext_standby=0x0E
                 	.SET power_ctrl_reg=smcr
                 	#endif
                 ;#include <delay.h>
                 ;#include <stdio.h>
                 ;
                 ;// Declare your global variables here
                 ;
                 ;// Standard Input/Output functions
                 ;#include <stdio.h>
                 ;
                 ;void main(void)
                 ; 0000 0022 {
                 
                 	.CSEG
                 _main:
                 ; .FSTART _main
                 ; 0000 0023 char i;
                 ; 0000 0024 // Declare your local variables here
                 ; 0000 0025 
                 ; 0000 0026 // Crystal Oscillator division factor: 1
                 ; 0000 0027 #pragma optsize-
                 ; 0000 0028 CLKPR=(1<<CLKPCE);
                 ;	i -> R17
000062 e8e0      	LDI  R30,LOW(128)
000063 93e0 0061 	STS  97,R30
                 ; 0000 0029 CLKPR=(0<<CLKPCE) | (0<<CLKPS3) | (0<<CLKPS2) | (0<<CLKPS1) | (0<<CLKPS0);
000065 e0e0      	LDI  R30,LOW(0)
000066 93e0 0061 	STS  97,R30
                 ; 0000 002A #ifdef _OPTIMIZE_SIZE_
                 ; 0000 002B #pragma optsize+
                 ; 0000 002C #endif
                 ; 0000 002D 
                 ; 0000 002E // Input/Output Ports initialization
                 ; 0000 002F // Port B initialization
                 ; 0000 0030 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0031 DDRB=(0<<DDB7) | (0<<DDB6) | (0<<DDB5) | (0<<DDB4) | (0<<DDB3) | (0<<DDB2) | (0<<DDB1) | (0<<DDB0);
000068 b9e4      	OUT  0x4,R30
                 ; 0000 0032 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0033 PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
000069 b9e5      	OUT  0x5,R30
                 ; 0000 0034 
                 ; 0000 0035 // Port C initialization
                 ; 0000 0036 // Function: Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0037 DDRC=(0<<DDC6) | (0<<DDC5) | (0<<DDC4) | (0<<DDC3) | (0<<DDC2) | (0<<DDC1) | (0<<DDC0);
00006a b9e7      	OUT  0x7,R30
                 ; 0000 0038 // State: Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0039 PORTC=(0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
00006b b9e8      	OUT  0x8,R30
                 ; 0000 003A 
                 ; 0000 003B // Port D initialization
                 ; 0000 003C // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 003D DDRD=(0<<DDD7) | (0<<DDD6) | (0<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
00006c b9ea      	OUT  0xA,R30
                 ; 0000 003E // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 003F PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
00006d b9eb      	OUT  0xB,R30
                 ; 0000 0040 
                 ; 0000 0041 // Timer/Counter 0 initialization
                 ; 0000 0042 // Clock source: System Clock
                 ; 0000 0043 // Clock value: Timer 0 Stopped
                 ; 0000 0044 // Mode: Normal top=0xFF
                 ; 0000 0045 // OC0A output: Disconnected
                 ; 0000 0046 // OC0B output: Disconnected
                 ; 0000 0047 TCCR0A=(0<<COM0A1) | (0<<COM0A0) | (0<<COM0B1) | (0<<COM0B0) | (0<<WGM01) | (0<<WGM00);
00006e bde4      	OUT  0x24,R30
                 ; 0000 0048 TCCR0B=(0<<WGM02) | (0<<CS02) | (0<<CS01) | (0<<CS00);
00006f bde5      	OUT  0x25,R30
                 ; 0000 0049 TCNT0=0x00;
000070 bde6      	OUT  0x26,R30
                 ; 0000 004A OCR0A=0x00;
000071 bde7      	OUT  0x27,R30
                 ; 0000 004B OCR0B=0x00;
000072 bde8      	OUT  0x28,R30
                 ; 0000 004C 
                 ; 0000 004D // Timer/Counter 1 initialization
                 ; 0000 004E // Clock source: System Clock
                 ; 0000 004F // Clock value: Timer1 Stopped
                 ; 0000 0050 // Mode: Normal top=0xFFFF
                 ; 0000 0051 // OC1A output: Disconnected
                 ; 0000 0052 // OC1B output: Disconnected
                 ; 0000 0053 // Noise Canceler: Off
                 ; 0000 0054 // Input Capture on Falling Edge
                 ; 0000 0055 // Timer1 Overflow Interrupt: Off
                 ; 0000 0056 // Input Capture Interrupt: Off
                 ; 0000 0057 // Compare A Match Interrupt: Off
                 ; 0000 0058 // Compare B Match Interrupt: Off
                 ; 0000 0059 TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
000073 93e0 0080 	STS  128,R30
                 ; 0000 005A TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
000075 93e0 0081 	STS  129,R30
                 ; 0000 005B TCNT1H=0x00;
000077 93e0 0085 	STS  133,R30
                 ; 0000 005C TCNT1L=0x00;
000079 93e0 0084 	STS  132,R30
                 ; 0000 005D ICR1H=0x00;
00007b 93e0 0087 	STS  135,R30
                 ; 0000 005E ICR1L=0x00;
00007d 93e0 0086 	STS  134,R30
                 ; 0000 005F OCR1AH=0x00;
00007f 93e0 0089 	STS  137,R30
                 ; 0000 0060 OCR1AL=0x00;
000081 93e0 0088 	STS  136,R30
                 ; 0000 0061 OCR1BH=0x00;
000083 93e0 008b 	STS  139,R30
                 ; 0000 0062 OCR1BL=0x00;
000085 93e0 008a 	STS  138,R30
                 ; 0000 0063 
                 ; 0000 0064 // Timer/Counter 2 initialization
                 ; 0000 0065 // Clock source: System Clock
                 ; 0000 0066 // Clock value: Timer2 Stopped
                 ; 0000 0067 // Mode: Normal top=0xFF
                 ; 0000 0068 // OC2A output: Disconnected
                 ; 0000 0069 // OC2B output: Disconnected
                 ; 0000 006A ASSR=(0<<EXCLK) | (0<<AS2);
000087 93e0 00b6 	STS  182,R30
                 ; 0000 006B TCCR2A=(0<<COM2A1) | (0<<COM2A0) | (0<<COM2B1) | (0<<COM2B0) | (0<<WGM21) | (0<<WGM20);
000089 93e0 00b0 	STS  176,R30
                 ; 0000 006C TCCR2B=(0<<WGM22) | (0<<CS22) | (0<<CS21) | (0<<CS20);
00008b 93e0 00b1 	STS  177,R30
                 ; 0000 006D TCNT2=0x00;
00008d 93e0 00b2 	STS  178,R30
                 ; 0000 006E OCR2A=0x00;
00008f 93e0 00b3 	STS  179,R30
                 ; 0000 006F OCR2B=0x00;
000091 93e0 00b4 	STS  180,R30
                 ; 0000 0070 
                 ; 0000 0071 // Timer/Counter 0 Interrupt(s) initialization
                 ; 0000 0072 TIMSK0=(0<<OCIE0B) | (0<<OCIE0A) | (0<<TOIE0);
000093 93e0 006e 	STS  110,R30
                 ; 0000 0073 
                 ; 0000 0074 // Timer/Counter 1 Interrupt(s) initialization
                 ; 0000 0075 TIMSK1=(0<<ICIE1) | (0<<OCIE1B) | (0<<OCIE1A) | (0<<TOIE1);
000095 93e0 006f 	STS  111,R30
                 ; 0000 0076 
                 ; 0000 0077 // Timer/Counter 2 Interrupt(s) initialization
                 ; 0000 0078 TIMSK2=(0<<OCIE2B) | (0<<OCIE2A) | (0<<TOIE2);
000097 93e0 0070 	STS  112,R30
                 ; 0000 0079 
                 ; 0000 007A // External Interrupt(s) initialization
                 ; 0000 007B // INT0: Off
                 ; 0000 007C // INT1: Off
                 ; 0000 007D // Interrupt on any change on pins PCINT0-7: Off
                 ; 0000 007E // Interrupt on any change on pins PCINT8-14: Off
                 ; 0000 007F // Interrupt on any change on pins PCINT16-23: Off
                 ; 0000 0080 EICRA=(0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
000099 93e0 0069 	STS  105,R30
                 ; 0000 0081 EIMSK=(0<<INT1) | (0<<INT0);
00009b bbed      	OUT  0x1D,R30
                 ; 0000 0082 PCICR=(0<<PCIE2) | (0<<PCIE1) | (0<<PCIE0);
00009c 93e0 0068 	STS  104,R30
                 ; 0000 0083 
                 ; 0000 0084 // USART initialization
                 ; 0000 0085 // Communication Parameters: 8 Data, 1 Stop, No Parity
                 ; 0000 0086 // USART Receiver: On
                 ; 0000 0087 // USART Transmitter: On
                 ; 0000 0088 // USART0 Mode: Asynchronous
                 ; 0000 0089 // USART Baud Rate: 9600
                 ; 0000 008A UCSR0A=(0<<RXC0) | (0<<TXC0) | (0<<UDRE0) | (0<<FE0) | (0<<DOR0) | (0<<UPE0) | (0<<U2X0) | (0<<MPCM0);
00009e 93e0 00c0 	STS  192,R30
                 ; 0000 008B UCSR0B=(0<<RXCIE0) | (0<<TXCIE0) | (0<<UDRIE0) | (1<<RXEN0) | (1<<TXEN0) | (0<<UCSZ02) | (0<<RXB80) | (0<<TXB80);
0000a0 e1e8      	LDI  R30,LOW(24)
0000a1 93e0 00c1 	STS  193,R30
                 ; 0000 008C UCSR0C=(0<<UMSEL01) | (0<<UMSEL00) | (0<<UPM01) | (0<<UPM00) | (0<<USBS0) | (1<<UCSZ01) | (1<<UCSZ00) | (0<<UCPOL0);
0000a3 e0e6      	LDI  R30,LOW(6)
0000a4 93e0 00c2 	STS  194,R30
                 ; 0000 008D UBRR0H=0x00;
0000a6 e0e0      	LDI  R30,LOW(0)
0000a7 93e0 00c5 	STS  197,R30
                 ; 0000 008E UBRR0L=0x47;
0000a9 e4e7      	LDI  R30,LOW(71)
0000aa 93e0 00c4 	STS  196,R30
                 ; 0000 008F 
                 ; 0000 0090 // Analog Comparator initialization
                 ; 0000 0091 // Analog Comparator: Off
                 ; 0000 0092 // The Analog Comparator's positive input is
                 ; 0000 0093 // connected to the AIN0 pin
                 ; 0000 0094 // The Analog Comparator's negative input is
                 ; 0000 0095 // connected to the AIN1 pin
                 ; 0000 0096 ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
0000ac e8e0      	LDI  R30,LOW(128)
0000ad bfe0      	OUT  0x30,R30
                 ; 0000 0097 ADCSRB=(0<<ACME);
0000ae e0e0      	LDI  R30,LOW(0)
0000af 93e0 007b 	STS  123,R30
                 ; 0000 0098 // Digital input buffer on AIN0: On
                 ; 0000 0099 // Digital input buffer on AIN1: On
                 ; 0000 009A DIDR1=(0<<AIN0D) | (0<<AIN1D);
0000b1 93e0 007f 	STS  127,R30
                 ; 0000 009B 
                 ; 0000 009C // ADC initialization
                 ; 0000 009D // ADC disabled
                 ; 0000 009E ADCSRA=(0<<ADEN) | (0<<ADSC) | (0<<ADATE) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (0<<ADPS1) | (0<<ADPS0);
0000b3 93e0 007a 	STS  122,R30
                 ; 0000 009F 
                 ; 0000 00A0 // SPI initialization
                 ; 0000 00A1 // SPI disabled
                 ; 0000 00A2 SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
0000b5 bdec      	OUT  0x2C,R30
                 ; 0000 00A3 
                 ; 0000 00A4 // TWI initialization
                 ; 0000 00A5 // TWI disabled
                 ; 0000 00A6 TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
0000b6 93e0 00bc 	STS  188,R30
                 ; 0000 00A7 
                 ; 0000 00A8 while (1)
                 _0x3:
                 ; 0000 00A9       {
                 ; 0000 00AA       // Place your code here
                 ; 0000 00AB       printf("hello world \r \n");
                +
0000b8 e7ea     +LDI R30 , LOW ( 2 * _0x0 + ( 0 ) )
0000b9 e0f0     +LDI R31 , HIGH ( 2 * _0x0 + ( 0 ) )
                 	__POINTW1FN _0x0,0
0000ba 93fa      	ST   -Y,R31
0000bb 93ea      	ST   -Y,R30
0000bc e080      	LDI  R24,0
0000bd d152      	RCALL _printf
0000be 9622      	ADIW R28,2
                 ; 0000 00AC       delay_ms(500);
0000bf efa4      	LDI  R26,LOW(500)
0000c0 e0b1      	LDI  R27,HIGH(500)
0000c1 940e 0273 	CALL _delay_ms
                 ; 0000 00AD 
                 ; 0000 00AE 
                 ; 0000 00AF 
                 ; 0000 00B0       }
0000c3 cff4      	RJMP _0x3
                 ; 0000 00B1 }
                 _0x6:
0000c4 cfff      	RJMP _0x6
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 _putchar:
                 ; .FSTART _putchar
0000c5 93aa      	ST   -Y,R26
                 _0x2000006:
0000c6 91e0 00c0 	LDS  R30,192
0000c8 72e0      	ANDI R30,LOW(0x20)
0000c9 f3e1      	BREQ _0x2000006
0000ca 81e8      	LD   R30,Y
0000cb 93e0 00c6 	STS  198,R30
0000cd 9621      	ADIW R28,1
0000ce 9508      	RET
                 ; .FEND
                 _put_usart_G100:
                 ; .FSTART _put_usart_G100
0000cf 93ba      	ST   -Y,R27
0000d0 93aa      	ST   -Y,R26
0000d1 81aa      	LDD  R26,Y+2
0000d2 dff2      	RCALL _putchar
0000d3 81a8      	LD   R26,Y
0000d4 81b9      	LDD  R27,Y+1
0000d5 91ed      	LD   R30,X+
0000d6 91fd      	LD   R31,X+
0000d7 9631      	ADIW R30,1
0000d8 93fe      	ST   -X,R31
0000d9 93ee      	ST   -X,R30
0000da 9623      	ADIW R28,3
0000db 9508      	RET
                 ; .FEND
                 __print_G100:
                 ; .FSTART __print_G100
0000dc 93ba      	ST   -Y,R27
0000dd 93aa      	ST   -Y,R26
0000de 9726      	SBIW R28,6
0000df 940e 028d 	CALL __SAVELOCR6
0000e1 e010      	LDI  R17,0
0000e2 85ac      	LDD  R26,Y+12
0000e3 85bd      	LDD  R27,Y+12+1
0000e4 e0e0      	LDI  R30,LOW(0)
0000e5 e0f0      	LDI  R31,HIGH(0)
0000e6 93ed      	ST   X+,R30
0000e7 93fc      	ST   X,R31
                 _0x200001C:
0000e8 89ea      	LDD  R30,Y+18
0000e9 89fb      	LDD  R31,Y+18+1
0000ea 9631      	ADIW R30,1
0000eb 8bea      	STD  Y+18,R30
0000ec 8bfb      	STD  Y+18+1,R31
0000ed 9731      	SBIW R30,1
0000ee 91e4      	LPM  R30,Z
0000ef 2f2e      	MOV  R18,R30
0000f0 30e0      	CPI  R30,0
0000f1 f409      	BRNE PC+2
0000f2 c115      	RJMP _0x200001E
0000f3 2fe1      	MOV  R30,R17
0000f4 30e0      	CPI  R30,0
0000f5 f439      	BRNE _0x2000022
0000f6 3225      	CPI  R18,37
0000f7 f411      	BRNE _0x2000023
0000f8 e011      	LDI  R17,LOW(1)
0000f9 c002      	RJMP _0x2000024
                 _0x2000023:
0000fa 940e 024e 	CALL SUBOPT_0x0
                 _0x2000024:
0000fc c10a      	RJMP _0x2000021
                 _0x2000022:
0000fd 30e1      	CPI  R30,LOW(0x1)
0000fe f4a9      	BRNE _0x2000025
0000ff 3225      	CPI  R18,37
000100 f419      	BRNE _0x2000026
000101 940e 024e 	CALL SUBOPT_0x0
000103 c102      	RJMP _0x20000D2
                 _0x2000026:
000104 e012      	LDI  R17,LOW(2)
000105 e040      	LDI  R20,LOW(0)
000106 e000      	LDI  R16,LOW(0)
000107 322d      	CPI  R18,45
000108 f411      	BRNE _0x2000027
000109 e001      	LDI  R16,LOW(1)
00010a c0fc      	RJMP _0x2000021
                 _0x2000027:
00010b 322b      	CPI  R18,43
00010c f411      	BRNE _0x2000028
00010d e24b      	LDI  R20,LOW(43)
00010e c0f8      	RJMP _0x2000021
                 _0x2000028:
00010f 3220      	CPI  R18,32
000110 f411      	BRNE _0x2000029
000111 e240      	LDI  R20,LOW(32)
000112 c0f4      	RJMP _0x2000021
                 _0x2000029:
000113 c002      	RJMP _0x200002A
                 _0x2000025:
000114 30e2      	CPI  R30,LOW(0x2)
000115 f439      	BRNE _0x200002B
                 _0x200002A:
000116 e050      	LDI  R21,LOW(0)
000117 e013      	LDI  R17,LOW(3)
000118 3320      	CPI  R18,48
000119 f411      	BRNE _0x200002C
00011a 6800      	ORI  R16,LOW(128)
00011b c0eb      	RJMP _0x2000021
                 _0x200002C:
00011c c003      	RJMP _0x200002D
                 _0x200002B:
00011d 30e3      	CPI  R30,LOW(0x3)
00011e f009      	BREQ PC+2
00011f c0e7      	RJMP _0x2000021
                 _0x200002D:
000120 3320      	CPI  R18,48
000121 f010      	BRLO _0x2000030
000122 332a      	CPI  R18,58
000123 f008      	BRLO _0x2000031
                 _0x2000030:
000124 c007      	RJMP _0x200002F
                 _0x2000031:
000125 e0aa      	LDI  R26,LOW(10)
000126 9f5a      	MUL  R21,R26
000127 2d50      	MOV  R21,R0
000128 2fe2      	MOV  R30,R18
000129 53e0      	SUBI R30,LOW(48)
00012a 0f5e      	ADD  R21,R30
00012b c0db      	RJMP _0x2000021
                 _0x200002F:
00012c 2fe2      	MOV  R30,R18
00012d 36e3      	CPI  R30,LOW(0x63)
00012e f449      	BRNE _0x2000035
00012f 940e 0255 	CALL SUBOPT_0x1
000131 89e8      	LDD  R30,Y+16
000132 89f9      	LDD  R31,Y+16+1
000133 81a4      	LDD  R26,Z+4
000134 93aa      	ST   -Y,R26
000135 940e 025b 	CALL SUBOPT_0x2
000137 c0ce      	RJMP _0x2000036
                 _0x2000035:
000138 37e3      	CPI  R30,LOW(0x73)
000139 f441      	BRNE _0x2000038
00013a 940e 0255 	CALL SUBOPT_0x1
00013c 940e 0261 	CALL SUBOPT_0x3
00013e 940e 0235 	CALL _strlen
000140 2f1e      	MOV  R17,R30
000141 c00a      	RJMP _0x2000039
                 _0x2000038:
000142 37e0      	CPI  R30,LOW(0x70)
000143 f461      	BRNE _0x200003B
000144 940e 0255 	CALL SUBOPT_0x1
000146 940e 0261 	CALL SUBOPT_0x3
000148 940e 0241 	CALL _strlenf
00014a 2f1e      	MOV  R17,R30
00014b 6008      	ORI  R16,LOW(8)
                 _0x2000039:
00014c 6002      	ORI  R16,LOW(2)
00014d 770f      	ANDI R16,LOW(127)
00014e e030      	LDI  R19,LOW(0)
00014f c034      	RJMP _0x200003C
                 _0x200003B:
000150 36e4      	CPI  R30,LOW(0x64)
000151 f011      	BREQ _0x200003F
000152 36e9      	CPI  R30,LOW(0x69)
000153 f411      	BRNE _0x2000040
                 _0x200003F:
000154 6004      	ORI  R16,LOW(4)
000155 c002      	RJMP _0x2000041
                 _0x2000040:
000156 37e5      	CPI  R30,LOW(0x75)
000157 f431      	BRNE _0x2000042
                 _0x2000041:
000158 e6e8      	LDI  R30,LOW(_tbl10_G100*2)
000159 e0f0      	LDI  R31,HIGH(_tbl10_G100*2)
00015a 83ee      	STD  Y+6,R30
00015b 83ff      	STD  Y+6+1,R31
00015c e015      	LDI  R17,LOW(5)
00015d c00c      	RJMP _0x2000043
                 _0x2000042:
00015e 35e8      	CPI  R30,LOW(0x58)
00015f f411      	BRNE _0x2000045
000160 6008      	ORI  R16,LOW(8)
000161 c003      	RJMP _0x2000046
                 _0x2000045:
000162 37e8      	CPI  R30,LOW(0x78)
000163 f009      	BREQ PC+2
000164 c0a1      	RJMP _0x2000077
                 _0x2000046:
000165 e7e2      	LDI  R30,LOW(_tbl16_G100*2)
000166 e0f0      	LDI  R31,HIGH(_tbl16_G100*2)
000167 83ee      	STD  Y+6,R30
000168 83ff      	STD  Y+6+1,R31
000169 e014      	LDI  R17,LOW(4)
                 _0x2000043:
00016a ff02      	SBRS R16,2
00016b c014      	RJMP _0x2000048
00016c 940e 0255 	CALL SUBOPT_0x1
00016e 940e 026b 	CALL SUBOPT_0x4
000170 85ab      	LDD  R26,Y+11
000171 23aa      	TST  R26
000172 f43a      	BRPL _0x2000049
000173 85ea      	LDD  R30,Y+10
000174 85fb      	LDD  R31,Y+10+1
000175 940e 0281 	CALL __ANEGW1
000177 87ea      	STD  Y+10,R30
000178 87fb      	STD  Y+10+1,R31
000179 e24d      	LDI  R20,LOW(45)
                 _0x2000049:
00017a 3040      	CPI  R20,0
00017b f011      	BREQ _0x200004A
00017c 5f1f      	SUBI R17,-LOW(1)
00017d c001      	RJMP _0x200004B
                 _0x200004A:
00017e 7f0b      	ANDI R16,LOW(251)
                 _0x200004B:
00017f c004      	RJMP _0x200004C
                 _0x2000048:
000180 940e 0255 	CALL SUBOPT_0x1
000182 940e 026b 	CALL SUBOPT_0x4
                 _0x200004C:
                 _0x200003C:
000184 fd00      	SBRC R16,0
000185 c011      	RJMP _0x200004D
                 _0x200004E:
000186 1715      	CP   R17,R21
000187 f478      	BRSH _0x2000050
000188 ff07      	SBRS R16,7
000189 c008      	RJMP _0x2000051
00018a ff02      	SBRS R16,2
00018b c004      	RJMP _0x2000052
00018c 7f0b      	ANDI R16,LOW(251)
00018d 2f24      	MOV  R18,R20
00018e 5011      	SUBI R17,LOW(1)
00018f c001      	RJMP _0x2000053
                 _0x2000052:
000190 e320      	LDI  R18,LOW(48)
                 _0x2000053:
000191 c001      	RJMP _0x2000054
                 _0x2000051:
000192 e220      	LDI  R18,LOW(32)
                 _0x2000054:
000193 940e 024e 	CALL SUBOPT_0x0
000195 5051      	SUBI R21,LOW(1)
000196 cfef      	RJMP _0x200004E
                 _0x2000050:
                 _0x200004D:
000197 2f31      	MOV  R19,R17
000198 ff01      	SBRS R16,1
000199 c017      	RJMP _0x2000055
                 _0x2000056:
00019a 3030      	CPI  R19,0
00019b f0a1      	BREQ _0x2000058
00019c ff03      	SBRS R16,3
00019d c006      	RJMP _0x2000059
00019e 81ee      	LDD  R30,Y+6
00019f 81ff      	LDD  R31,Y+6+1
0001a0 9125      	LPM  R18,Z+
0001a1 83ee      	STD  Y+6,R30
0001a2 83ff      	STD  Y+6+1,R31
0001a3 c005      	RJMP _0x200005A
                 _0x2000059:
0001a4 81ae      	LDD  R26,Y+6
0001a5 81bf      	LDD  R27,Y+6+1
0001a6 912d      	LD   R18,X+
0001a7 83ae      	STD  Y+6,R26
0001a8 83bf      	STD  Y+6+1,R27
                 _0x200005A:
0001a9 940e 024e 	CALL SUBOPT_0x0
0001ab 3050      	CPI  R21,0
0001ac f009      	BREQ _0x200005B
0001ad 5051      	SUBI R21,LOW(1)
                 _0x200005B:
0001ae 5031      	SUBI R19,LOW(1)
0001af cfea      	RJMP _0x2000056
                 _0x2000058:
0001b0 c04b      	RJMP _0x200005C
                 _0x2000055:
                 _0x200005E:
0001b1 e320      	LDI  R18,LOW(48)
0001b2 81ee      	LDD  R30,Y+6
0001b3 81ff      	LDD  R31,Y+6+1
0001b4 940e 0289 	CALL __GETW1PF
0001b6 87e8      	STD  Y+8,R30
0001b7 87f9      	STD  Y+8+1,R31
0001b8 81ee      	LDD  R30,Y+6
0001b9 81ff      	LDD  R31,Y+6+1
0001ba 9632      	ADIW R30,2
0001bb 83ee      	STD  Y+6,R30
0001bc 83ff      	STD  Y+6+1,R31
                 _0x2000060:
0001bd 85e8      	LDD  R30,Y+8
0001be 85f9      	LDD  R31,Y+8+1
0001bf 85aa      	LDD  R26,Y+10
0001c0 85bb      	LDD  R27,Y+10+1
0001c1 17ae      	CP   R26,R30
0001c2 07bf      	CPC  R27,R31
0001c3 f050      	BRLO _0x2000062
0001c4 5f2f      	SUBI R18,-LOW(1)
0001c5 85a8      	LDD  R26,Y+8
0001c6 85b9      	LDD  R27,Y+8+1
0001c7 85ea      	LDD  R30,Y+10
0001c8 85fb      	LDD  R31,Y+10+1
0001c9 1bea      	SUB  R30,R26
0001ca 0bfb      	SBC  R31,R27
0001cb 87ea      	STD  Y+10,R30
0001cc 87fb      	STD  Y+10+1,R31
0001cd cfef      	RJMP _0x2000060
                 _0x2000062:
0001ce 332a      	CPI  R18,58
0001cf f028      	BRLO _0x2000063
0001d0 ff03      	SBRS R16,3
0001d1 c002      	RJMP _0x2000064
0001d2 5f29      	SUBI R18,-LOW(7)
0001d3 c001      	RJMP _0x2000065
                 _0x2000064:
0001d4 5d29      	SUBI R18,-LOW(39)
                 _0x2000065:
                 _0x2000063:
0001d5 fd04      	SBRC R16,4
0001d6 c01a      	RJMP _0x2000067
0001d7 3321      	CPI  R18,49
0001d8 f420      	BRSH _0x2000069
0001d9 85a8      	LDD  R26,Y+8
0001da 85b9      	LDD  R27,Y+8+1
0001db 9711      	SBIW R26,1
0001dc f409      	BRNE _0x2000068
                 _0x2000069:
0001dd c009      	RJMP _0x20000D3
                 _0x2000068:
0001de 1753      	CP   R21,R19
0001df f010      	BRLO _0x200006D
0001e0 ff00      	SBRS R16,0
0001e1 c001      	RJMP _0x200006E
                 _0x200006D:
0001e2 c013      	RJMP _0x200006C
                 _0x200006E:
0001e3 e220      	LDI  R18,LOW(32)
0001e4 ff07      	SBRS R16,7
0001e5 c00b      	RJMP _0x200006F
0001e6 e320      	LDI  R18,LOW(48)
                 _0x20000D3:
0001e7 6100      	ORI  R16,LOW(16)
0001e8 ff02      	SBRS R16,2
0001e9 c007      	RJMP _0x2000070
0001ea 7f0b      	ANDI R16,LOW(251)
0001eb 934a      	ST   -Y,R20
0001ec 940e 025b 	CALL SUBOPT_0x2
0001ee 3050      	CPI  R21,0
0001ef f009      	BREQ _0x2000071
0001f0 5051      	SUBI R21,LOW(1)
                 _0x2000071:
                 _0x2000070:
                 _0x200006F:
                 _0x2000067:
0001f1 940e 024e 	CALL SUBOPT_0x0
0001f3 3050      	CPI  R21,0
0001f4 f009      	BREQ _0x2000072
0001f5 5051      	SUBI R21,LOW(1)
                 _0x2000072:
                 _0x200006C:
0001f6 5031      	SUBI R19,LOW(1)
0001f7 85a8      	LDD  R26,Y+8
0001f8 85b9      	LDD  R27,Y+8+1
0001f9 9712      	SBIW R26,2
0001fa f008      	BRLO _0x200005F
0001fb cfb5      	RJMP _0x200005E
                 _0x200005F:
                 _0x200005C:
0001fc ff00      	SBRS R16,0
0001fd c008      	RJMP _0x2000073
                 _0x2000074:
0001fe 3050      	CPI  R21,0
0001ff f031      	BREQ _0x2000076
000200 5051      	SUBI R21,LOW(1)
000201 e2e0      	LDI  R30,LOW(32)
000202 93ea      	ST   -Y,R30
000203 940e 025b 	CALL SUBOPT_0x2
000205 cff8      	RJMP _0x2000074
                 _0x2000076:
                 _0x2000073:
                 _0x2000077:
                 _0x2000036:
                 _0x20000D2:
000206 e010      	LDI  R17,LOW(0)
                 _0x2000021:
000207 cee0      	RJMP _0x200001C
                 _0x200001E:
000208 85ac      	LDD  R26,Y+12
000209 85bd      	LDD  R27,Y+12+1
00020a 940e 0285 	CALL __GETW1P
00020c 940e 0294 	CALL __LOADLOCR6
00020e 9664      	ADIW R28,20
00020f 9508      	RET
                 ; .FEND
                 _printf:
                 ; .FSTART _printf
000210 92ff      	PUSH R15
000211 2ef8      	MOV  R15,R24
000212 9726      	SBIW R28,6
000213 931a      	ST   -Y,R17
000214 930a      	ST   -Y,R16
000215 01de      	MOVW R26,R28
000216 9614      	ADIW R26,4
000217 940e 027d 	CALL __ADDW2R15
000219 018d      	MOVW R16,R26
00021a e0e0      	LDI  R30,LOW(0)
00021b 83ec      	STD  Y+4,R30
00021c 83ed      	STD  Y+4+1,R30
00021d 83ee      	STD  Y+6,R30
00021e 83ef      	STD  Y+6+1,R30
00021f 01de      	MOVW R26,R28
000220 9618      	ADIW R26,8
000221 940e 027d 	CALL __ADDW2R15
000223 940e 0285 	CALL __GETW1P
000225 93fa      	ST   -Y,R31
000226 93ea      	ST   -Y,R30
000227 931a      	ST   -Y,R17
000228 930a      	ST   -Y,R16
000229 ecef      	LDI  R30,LOW(_put_usart_G100)
00022a e0f0      	LDI  R31,HIGH(_put_usart_G100)
00022b 93fa      	ST   -Y,R31
00022c 93ea      	ST   -Y,R30
00022d 01de      	MOVW R26,R28
00022e 9618      	ADIW R26,8
00022f deac      	RCALL __print_G100
000230 8119      	LDD  R17,Y+1
000231 8108      	LDD  R16,Y+0
000232 9628      	ADIW R28,8
000233 90ff      	POP  R15
000234 9508      	RET
                 ; .FEND
                 
                 	.CSEG
                 
                 	.CSEG
                 _strlen:
                 ; .FSTART _strlen
000235 93ba      	ST   -Y,R27
000236 93aa      	ST   -Y,R26
000237 91a9          ld   r26,y+
000238 91b9          ld   r27,y+
000239 27ee          clr  r30
00023a 27ff          clr  r31
                 strlen0:
00023b 916d          ld   r22,x+
00023c 2366          tst  r22
00023d f011          breq strlen1
00023e 9631          adiw r30,1
00023f cffb          rjmp strlen0
                 strlen1:
000240 9508          ret
                 ; .FEND
                 _strlenf:
                 ; .FSTART _strlenf
000241 93ba      	ST   -Y,R27
000242 93aa      	ST   -Y,R26
000243 27aa          clr  r26
000244 27bb          clr  r27
000245 91e9          ld   r30,y+
000246 91f9          ld   r31,y+
                 strlenf0:
000247 9005      	lpm  r0,z+
000248 2000          tst  r0
000249 f011          breq strlenf1
00024a 9611          adiw r26,1
00024b cffb          rjmp strlenf0
                 strlenf1:
00024c 01fd          movw r30,r26
00024d 9508          ret
                 ; .FEND
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:13 WORDS
                 SUBOPT_0x0:
00024e 932a      	ST   -Y,R18
00024f 85ad      	LDD  R26,Y+13
000250 85be      	LDD  R27,Y+13+1
000251 85ef      	LDD  R30,Y+15
000252 89f8      	LDD  R31,Y+15+1
000253 9509      	ICALL
000254 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:9 WORDS
                 SUBOPT_0x1:
000255 89e8      	LDD  R30,Y+16
000256 89f9      	LDD  R31,Y+16+1
000257 9734      	SBIW R30,4
000258 8be8      	STD  Y+16,R30
000259 8bf9      	STD  Y+16+1,R31
00025a 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x2:
00025b 85ad      	LDD  R26,Y+13
00025c 85be      	LDD  R27,Y+13+1
00025d 85ef      	LDD  R30,Y+15
00025e 89f8      	LDD  R31,Y+15+1
00025f 9509      	ICALL
000260 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x3:
000261 89a8      	LDD  R26,Y+16
000262 89b9      	LDD  R27,Y+16+1
000263 9614      	ADIW R26,4
000264 940e 0285 	CALL __GETW1P
000266 83ee      	STD  Y+6,R30
000267 83ff      	STD  Y+6+1,R31
000268 81ae      	LDD  R26,Y+6
000269 81bf      	LDD  R27,Y+6+1
00026a 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x4:
00026b 89a8      	LDD  R26,Y+16
00026c 89b9      	LDD  R27,Y+16+1
00026d 9614      	ADIW R26,4
00026e 940e 0285 	CALL __GETW1P
000270 87ea      	STD  Y+10,R30
000271 87fb      	STD  Y+10+1,R31
000272 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
000273 9610      	adiw r26,0
000274 f039      	breq __delay_ms1
                 __delay_ms0:
000275 95a8      	wdr
                +
000276 ec8d     +LDI R24 , LOW ( 0xACD )
000277 e09a     +LDI R25 , HIGH ( 0xACD )
                +__DELAY_USW_LOOP :
000278 9701     +SBIW R24 , 1
000279 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0xACD
00027a 9711      	sbiw r26,1
00027b f7c9      	brne __delay_ms0
                 __delay_ms1:
00027c 9508      	ret
                 
                 __ADDW2R15:
00027d 2400      	CLR  R0
00027e 0daf      	ADD  R26,R15
00027f 1db0      	ADC  R27,R0
000280 9508      	RET
                 
                 __ANEGW1:
000281 95f1      	NEG  R31
000282 95e1      	NEG  R30
000283 40f0      	SBCI R31,0
000284 9508      	RET
                 
                 __GETW1P:
000285 91ed      	LD   R30,X+
000286 91fc      	LD   R31,X
000287 9711      	SBIW R26,1
000288 9508      	RET
                 
                 __GETW1PF:
000289 9005      	LPM  R0,Z+
00028a 91f4      	LPM  R31,Z
00028b 2de0      	MOV  R30,R0
00028c 9508      	RET
                 
                 __SAVELOCR6:
00028d 935a      	ST   -Y,R21
                 __SAVELOCR5:
00028e 934a      	ST   -Y,R20
                 __SAVELOCR4:
00028f 933a      	ST   -Y,R19
                 __SAVELOCR3:
000290 932a      	ST   -Y,R18
                 __SAVELOCR2:
000291 931a      	ST   -Y,R17
000292 930a      	ST   -Y,R16
000293 9508      	RET
                 
                 __LOADLOCR6:
000294 815d      	LDD  R21,Y+5
                 __LOADLOCR5:
000295 814c      	LDD  R20,Y+4
                 __LOADLOCR4:
000296 813b      	LDD  R19,Y+3
                 __LOADLOCR3:
000297 812a      	LDD  R18,Y+2
                 __LOADLOCR2:
000298 8119      	LDD  R17,Y+1
000299 8108      	LD   R16,Y
00029a 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega328P register use summary:
r0 :   7 r1 :   0 r2 :   0 r3 :   0 r4 :   0 r5 :   0 r6 :   0 r7 :   0 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   4 
r16:  30 r17:  19 r18:  27 r19:   8 r20:   9 r21:  17 r22:   2 r23:   0 
r24:   8 r25:   2 r26:  50 r27:  26 r28:  11 r29:   1 r30: 145 r31:  43 
x  :  12 y  : 120 z  :   6 
Registers used: 20 out of 35 (57.1%)

ATmega328P instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   1 add   :   2 
adiw  :  16 and   :   0 andi  :   5 asr   :   0 bclr  :   0 bld   :   0 
brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 break :   0 breq  :  13 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   6 
brlt  :   0 brmi  :   0 brne  :  21 brpl  :   1 brsh  :   2 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 call  :  30 
cbi   :   0 cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 
clr   :   7 cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   0 
cp    :   3 cpc   :   1 cpi   :  29 cpse  :   0 dec   :   1 des   :   0 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   2 ijmp  :   0 
in    :   0 inc   :   0 jmp   :  27 ld    :  13 ldd   :  57 ldi   :  58 
lds   :   1 lpm   :   7 lsl   :   0 lsr   :   0 mov   :  11 movw  :   5 
mul   :   1 muls  :   0 mulsu :   0 neg   :   2 nop   :   0 or    :   0 
ori   :   6 out   :  20 pop   :   1 push  :   1 rcall :   3 ret   :  18 
reti  :   0 rjmp  :  51 rol   :   0 ror   :   0 sbc   :   1 sbci  :   1 
sbi   :   0 sbic  :   0 sbis  :   0 sbiw  :  10 sbr   :   0 sbrc  :   2 
sbrs  :  10 sec   :   0 seh   :   0 sei   :   0 sen   :   0 ser   :   0 
ses   :   0 set   :   0 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  35 std   :  28 sts   :  33 sub   :   1 subi  :  13 swap  :   0 
tst   :   3 wdr   :   1 
Instructions used: 46 out of 116 (39.7%)

ATmega328P memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000536   1300     34   1334   32768   4.1%
[.dseg] 0x000100 0x000300      0      0      0    2048   0.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
