+ SOURCE=blinky16k
+ '[' x == xblinky16k ']'
+ '[' '!' -f blinky16k.v ']'
+ OUTDIR=build-blinky16k
+ '[' '!' -d build-blinky16k ']'
+ yosys -p 'tcl synth/synth_generic.tcl 4 build-blinky16k/blinky16k.json build-blinky16k/blinky16k-pre.v' blinky16k.v

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+3833 (git sha1 b0004911, clang 12.0.0 -fPIC -Os)


-- Parsing `blinky16k.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend: blinky16k.v
Parsing Verilog input from `blinky16k.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

-- Running command `tcl synth/synth_generic.tcl 4 build-blinky16k/blinky16k.json build-blinky16k/blinky16k-pre.v' --

2. Executing Verilog-2005 frontend: /Users/swhite/Projects/rodinia/nextpnr/synth/prims.v
Parsing Verilog input from `/Users/swhite/Projects/rodinia/nextpnr/synth/prims.v' to AST representation.
Generating RTLIL representation for module `\LUT'.
Generating RTLIL representation for module `\DFF'.
Generating RTLIL representation for module `\GENERIC_SLICE'.
Generating RTLIL representation for module `\GENERIC_IOB'.
Generating RTLIL representation for module `\alta_bram'.
Generating RTLIL representation for module `\alta_bram9k'.
Generating RTLIL representation for module `\alta_pllx'.
Generating RTLIL representation for module `\alta_boot'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Finding top of design hierarchy..
root of   1 design levels: top                 
Automatically selected top as design top module.

3.2. Analyzing design hierarchy..
Top module:  \top

3.3. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

4. Executing PROC pass (convert processes to netlists).

4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

4.4. Executing PROC_INIT pass (extract init attributes).

4.5. Executing PROC_ARST pass (detect async resets in processes).

4.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\top.$proc$blinky16k.v:28$1'.

4.7. Executing PROC_DLATCH pass (convert process syncs to latches).

4.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\top.\ctr' using process `\top.$proc$blinky16k.v:28$1'.
  created $dff cell `$procdff$3' with positive edge clock.

4.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `top.$proc$blinky16k.v:28$1'.
Cleaned up 0 empty switches.

5. Executing FLATTEN pass (flatten design).

6. Executing TRIBUF pass.

7. Executing DEMINOUT pass (demote inout ports to input or output).

8. Executing SYNTH pass.

8.1. Executing PROC pass (convert processes to netlists).

8.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

8.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

8.1.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

8.1.4. Executing PROC_INIT pass (extract init attributes).

8.1.5. Executing PROC_ARST pass (detect async resets in processes).

8.1.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

8.1.7. Executing PROC_DLATCH pass (convert process syncs to latches).

8.1.8. Executing PROC_DFF pass (convert process syncs to FFs).

8.1.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

8.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

8.4. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

8.5. Executing OPT pass (performing simple optimizations).

8.5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

8.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

8.5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

8.5.6. Executing OPT_DFF pass (perform DFF optimizations).

8.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

8.5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.5.9. Finished OPT passes. (There is nothing left to do.)

8.6. Executing FSM pass (extract and optimize FSM).

8.6.1. Executing FSM_DETECT pass (finding FSMs in design).

8.6.2. Executing FSM_EXTRACT pass (extracting FSM from design).

8.6.3. Executing FSM_OPT pass (simple optimizations of FSMs).

8.6.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

8.6.5. Executing FSM_OPT pass (simple optimizations of FSMs).

8.6.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

8.6.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

8.6.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

8.7. Executing OPT pass (performing simple optimizations).

8.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

8.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

8.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

8.7.6. Executing OPT_DFF pass (perform DFF optimizations).

8.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

8.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.7.9. Finished OPT passes. (There is nothing left to do.)

8.8. Executing WREDUCE pass (reducing word size of cells).

8.9. Executing PEEPOPT pass (run peephole optimizers).

8.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

8.11. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $add$blinky16k.v:29$2 ($add).
  creating $alu model for $macc $add$blinky16k.v:29$2.
  creating $alu cell for $add$blinky16k.v:29$2: $auto$alumacc.cc:485:replace_alu$4
  created 1 $alu and 0 $macc cells.

8.12. Executing SHARE pass (SAT-based resource sharing).

8.13. Executing OPT pass (performing simple optimizations).

8.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

8.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

8.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

8.13.6. Executing OPT_DFF pass (perform DFF optimizations).

8.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

8.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.13.9. Finished OPT passes. (There is nothing left to do.)

8.14. Executing MEMORY pass.

8.14.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

8.14.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

8.14.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

8.14.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

8.14.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

8.14.6. Executing MEMORY_COLLECT pass (generating $mem cells).

8.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

9. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

10. Executing OPT pass (performing simple optimizations).

10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

10.6. Executing OPT_SHARE pass.

10.7. Executing OPT_DFF pass (perform DFF optimizations).

10.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

10.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

10.10. Finished OPT passes. (There is nothing left to do.)

11. Executing TECHMAP pass (map to technology primitives).

11.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

11.2. Continuing TECHMAP pass.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=26\Y_WIDTH=26 for cells of type $alu.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using template $paramod\_90_lcu\WIDTH=26 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~322 debug messages>

12. Executing OPT pass (performing simple optimizations).

12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~145 debug messages>

12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

12.3. Executing OPT_DFF pass (perform DFF optimizations).

12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 27 unused cells and 91 unused wires.
<suppressed ~28 debug messages>

12.5. Finished fast OPT passes.

13. Executing ABC pass (technology mapping using ABC).

13.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 68 gates and 94 wires to a netlist network with 26 inputs and 26 outputs.

13.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =      33.
ABC: Participating nodes from both networks       =      64.
ABC: Participating nodes from the first network   =      32. (  91.43 % of nodes)
ABC: Participating nodes from the second network  =      32. (  91.43 % of nodes)
ABC: Node pairs (any polarity)                    =      32. (  91.43 % of names can be moved)
ABC: Node pairs (same polarity)                   =      32. (  91.43 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

13.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       34
ABC RESULTS:        internal signals:       42
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       26
Removing temp directory.
Removed 0 unused cells and 71 unused wires.

14. Executing TECHMAP pass (map to technology primitives).

14.1. Executing Verilog-2005 frontend: /Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v
Parsing Verilog input from `/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Generating RTLIL representation for module `\$_DFF_P_'.
Successfully finished Verilog frontend.

14.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111110000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
No more expansions possible.
<suppressed ~129 debug messages>
Removed 0 unused cells and 146 unused wires.

15. Executing HIERARCHY pass (managing design hierarchy).

15.1. Analyzing design hierarchy..
Top module:  \top

15.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

16. Printing statistics.

=== top ===

   Number of wires:                 13
   Number of wire bits:             95
   Number of public wires:           3
   Number of public wire bits:      35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 69
     DFF                            26
     GENERIC_IOB                     9
     LUT                            34

17. Executing JSON backend.

18. Executing Verilog backend.
Dumping module `\top'.

End of script. Logfile hash: 8d281fe879, CPU: user 0.14s system 0.01s
Yosys 0.9+3833 (git sha1 b0004911, clang 12.0.0 -fPIC -Os)
Time spent: 51% 1x abc (0 sec), 11% 2x techmap (0 sec), ...
+ nextpnr-generic --pre-pack simple.py --post-route bitstream.py --json build-blinky16k/blinky16k.json --write build-blinky16k/pnrblinky16k.json --debug --router router2
Creating wires and BELs
Creating PIPs


Info: Packing constants..
Info: $abc$540$auto$blifparse.cc:498:parse_blif$541.I[2]$const user $abc$540$auto$blifparse.cc:498:parse_blif$541
Info: $abc$540$auto$blifparse.cc:498:parse_blif$541.I[3]$const user $abc$540$auto$blifparse.cc:498:parse_blif$541
Info: $abc$540$auto$blifparse.cc:498:parse_blif$542.I[3]$const user $abc$540$auto$blifparse.cc:498:parse_blif$542
Info: $abc$540$auto$blifparse.cc:498:parse_blif$544.I[2]$const user $abc$540$auto$blifparse.cc:498:parse_blif$544
Info: $abc$540$auto$blifparse.cc:498:parse_blif$544.I[3]$const user $abc$540$auto$blifparse.cc:498:parse_blif$544
Info: $abc$540$auto$blifparse.cc:498:parse_blif$546.I[3]$const user $abc$540$auto$blifparse.cc:498:parse_blif$546
Info: $abc$540$auto$blifparse.cc:498:parse_blif$548.I[2]$const user $abc$540$auto$blifparse.cc:498:parse_blif$548
Info: $abc$540$auto$blifparse.cc:498:parse_blif$548.I[3]$const user $abc$540$auto$blifparse.cc:498:parse_blif$548
Info: $abc$540$auto$blifparse.cc:498:parse_blif$550.I[3]$const user $abc$540$auto$blifparse.cc:498:parse_blif$550
Info: $abc$540$auto$blifparse.cc:498:parse_blif$552.I[2]$const user $abc$540$auto$blifparse.cc:498:parse_blif$552
Info: $abc$540$auto$blifparse.cc:498:parse_blif$552.I[3]$const user $abc$540$auto$blifparse.cc:498:parse_blif$552
Info: $abc$540$auto$blifparse.cc:498:parse_blif$554.I[3]$const user $abc$540$auto$blifparse.cc:498:parse_blif$554
Info: $abc$540$auto$blifparse.cc:498:parse_blif$556.I[2]$const user $abc$540$auto$blifparse.cc:498:parse_blif$556
Info: $abc$540$auto$blifparse.cc:498:parse_blif$556.I[3]$const user $abc$540$auto$blifparse.cc:498:parse_blif$556
Info: $abc$540$auto$blifparse.cc:498:parse_blif$558.I[3]$const user $abc$540$auto$blifparse.cc:498:parse_blif$558
Info: $abc$540$auto$blifparse.cc:498:parse_blif$560.I[2]$const user $abc$540$auto$blifparse.cc:498:parse_blif$560
Info: $abc$540$auto$blifparse.cc:498:parse_blif$560.I[3]$const user $abc$540$auto$blifparse.cc:498:parse_blif$560
Info: $abc$540$auto$blifparse.cc:498:parse_blif$562.I[3]$const user $abc$540$auto$blifparse.cc:498:parse_blif$562
Info: $abc$540$auto$blifparse.cc:498:parse_blif$564.I[2]$const user $abc$540$auto$blifparse.cc:498:parse_blif$564
Info: $abc$540$auto$blifparse.cc:498:parse_blif$564.I[3]$const user $abc$540$auto$blifparse.cc:498:parse_blif$564
Info: $abc$540$auto$blifparse.cc:498:parse_blif$566.I[3]$const user $abc$540$auto$blifparse.cc:498:parse_blif$566
Info: $abc$540$auto$blifparse.cc:498:parse_blif$568.I[2]$const user $abc$540$auto$blifparse.cc:498:parse_blif$568
Info: $abc$540$auto$blifparse.cc:498:parse_blif$568.I[3]$const user $abc$540$auto$blifparse.cc:498:parse_blif$568
Info: $abc$540$auto$blifparse.cc:498:parse_blif$570.I[3]$const user $abc$540$auto$blifparse.cc:498:parse_blif$570
Info: $abc$540$auto$blifparse.cc:498:parse_blif$572.I[2]$const user $abc$540$auto$blifparse.cc:498:parse_blif$572
Info: $abc$540$auto$blifparse.cc:498:parse_blif$572.I[3]$const user $abc$540$auto$blifparse.cc:498:parse_blif$572
Info: $abc$540$auto$blifparse.cc:498:parse_blif$574.I[1]$const user $abc$540$auto$blifparse.cc:498:parse_blif$574
Info: $abc$540$auto$blifparse.cc:498:parse_blif$574.I[2]$const user $abc$540$auto$blifparse.cc:498:parse_blif$574
Info: $abc$540$auto$blifparse.cc:498:parse_blif$574.I[3]$const user $abc$540$auto$blifparse.cc:498:parse_blif$574
Info: Packing IOs..
Info: Packing LUT-FFs..
Info: cell '$abc$540$auto$blifparse.cc:498:parse_blif$541' is of type 'LUT'
Info: packed cell $abc$540$auto$blifparse.cc:498:parse_blif$541 into $abc$540$auto$blifparse.cc:498:parse_blif$541_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$84
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$84 into $abc$540$auto$blifparse.cc:498:parse_blif$541_LC
Info: cell '$abc$540$auto$blifparse.cc:498:parse_blif$542' is of type 'LUT'
Info: packed cell $abc$540$auto$blifparse.cc:498:parse_blif$542 into $abc$540$auto$blifparse.cc:498:parse_blif$542_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$85
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$85 into $abc$540$auto$blifparse.cc:498:parse_blif$542_LC
Info: cell '$abc$540$auto$blifparse.cc:498:parse_blif$543' is of type 'LUT'
Info: packed cell $abc$540$auto$blifparse.cc:498:parse_blif$543 into $abc$540$auto$blifparse.cc:498:parse_blif$543_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$86
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$86 into $abc$540$auto$blifparse.cc:498:parse_blif$543_LC
Info: cell '$abc$540$auto$blifparse.cc:498:parse_blif$544' is of type 'LUT'
Info: packed cell $abc$540$auto$blifparse.cc:498:parse_blif$544 into $abc$540$auto$blifparse.cc:498:parse_blif$544_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$87
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$87 into $abc$540$auto$blifparse.cc:498:parse_blif$544_LC
Info: cell '$abc$540$auto$blifparse.cc:498:parse_blif$545' is of type 'LUT'
Info: packed cell $abc$540$auto$blifparse.cc:498:parse_blif$545 into $abc$540$auto$blifparse.cc:498:parse_blif$545_LC
Info: cell '$abc$540$auto$blifparse.cc:498:parse_blif$546' is of type 'LUT'
Info: packed cell $abc$540$auto$blifparse.cc:498:parse_blif$546 into $abc$540$auto$blifparse.cc:498:parse_blif$546_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$88
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$88 into $abc$540$auto$blifparse.cc:498:parse_blif$546_LC
Info: cell '$abc$540$auto$blifparse.cc:498:parse_blif$547' is of type 'LUT'
Info: packed cell $abc$540$auto$blifparse.cc:498:parse_blif$547 into $abc$540$auto$blifparse.cc:498:parse_blif$547_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$89
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$89 into $abc$540$auto$blifparse.cc:498:parse_blif$547_LC
Info: cell '$abc$540$auto$blifparse.cc:498:parse_blif$548' is of type 'LUT'
Info: packed cell $abc$540$auto$blifparse.cc:498:parse_blif$548 into $abc$540$auto$blifparse.cc:498:parse_blif$548_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$90
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$90 into $abc$540$auto$blifparse.cc:498:parse_blif$548_LC
Info: cell '$abc$540$auto$blifparse.cc:498:parse_blif$549' is of type 'LUT'
Info: packed cell $abc$540$auto$blifparse.cc:498:parse_blif$549 into $abc$540$auto$blifparse.cc:498:parse_blif$549_LC
Info: cell '$abc$540$auto$blifparse.cc:498:parse_blif$550' is of type 'LUT'
Info: packed cell $abc$540$auto$blifparse.cc:498:parse_blif$550 into $abc$540$auto$blifparse.cc:498:parse_blif$550_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$91
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$91 into $abc$540$auto$blifparse.cc:498:parse_blif$550_LC
Info: cell '$abc$540$auto$blifparse.cc:498:parse_blif$551' is of type 'LUT'
Info: packed cell $abc$540$auto$blifparse.cc:498:parse_blif$551 into $abc$540$auto$blifparse.cc:498:parse_blif$551_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$92
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$92 into $abc$540$auto$blifparse.cc:498:parse_blif$551_LC
Info: cell '$abc$540$auto$blifparse.cc:498:parse_blif$552' is of type 'LUT'
Info: packed cell $abc$540$auto$blifparse.cc:498:parse_blif$552 into $abc$540$auto$blifparse.cc:498:parse_blif$552_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$93
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$93 into $abc$540$auto$blifparse.cc:498:parse_blif$552_LC
Info: cell '$abc$540$auto$blifparse.cc:498:parse_blif$553' is of type 'LUT'
Info: packed cell $abc$540$auto$blifparse.cc:498:parse_blif$553 into $abc$540$auto$blifparse.cc:498:parse_blif$553_LC
Info: cell '$abc$540$auto$blifparse.cc:498:parse_blif$554' is of type 'LUT'
Info: packed cell $abc$540$auto$blifparse.cc:498:parse_blif$554 into $abc$540$auto$blifparse.cc:498:parse_blif$554_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$94
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$94 into $abc$540$auto$blifparse.cc:498:parse_blif$554_LC
Info: cell '$abc$540$auto$blifparse.cc:498:parse_blif$555' is of type 'LUT'
Info: packed cell $abc$540$auto$blifparse.cc:498:parse_blif$555 into $abc$540$auto$blifparse.cc:498:parse_blif$555_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$95
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$95 into $abc$540$auto$blifparse.cc:498:parse_blif$555_LC
Info: cell '$abc$540$auto$blifparse.cc:498:parse_blif$556' is of type 'LUT'
Info: packed cell $abc$540$auto$blifparse.cc:498:parse_blif$556 into $abc$540$auto$blifparse.cc:498:parse_blif$556_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$96
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$96 into $abc$540$auto$blifparse.cc:498:parse_blif$556_LC
Info: cell '$abc$540$auto$blifparse.cc:498:parse_blif$557' is of type 'LUT'
Info: packed cell $abc$540$auto$blifparse.cc:498:parse_blif$557 into $abc$540$auto$blifparse.cc:498:parse_blif$557_LC
Info: cell '$abc$540$auto$blifparse.cc:498:parse_blif$558' is of type 'LUT'
Info: packed cell $abc$540$auto$blifparse.cc:498:parse_blif$558 into $abc$540$auto$blifparse.cc:498:parse_blif$558_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$97
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$97 into $abc$540$auto$blifparse.cc:498:parse_blif$558_LC
Info: cell '$abc$540$auto$blifparse.cc:498:parse_blif$559' is of type 'LUT'
Info: packed cell $abc$540$auto$blifparse.cc:498:parse_blif$559 into $abc$540$auto$blifparse.cc:498:parse_blif$559_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$98
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$98 into $abc$540$auto$blifparse.cc:498:parse_blif$559_LC
Info: cell '$abc$540$auto$blifparse.cc:498:parse_blif$560' is of type 'LUT'
Info: packed cell $abc$540$auto$blifparse.cc:498:parse_blif$560 into $abc$540$auto$blifparse.cc:498:parse_blif$560_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$99
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$99 into $abc$540$auto$blifparse.cc:498:parse_blif$560_LC
Info: cell '$abc$540$auto$blifparse.cc:498:parse_blif$561' is of type 'LUT'
Info: packed cell $abc$540$auto$blifparse.cc:498:parse_blif$561 into $abc$540$auto$blifparse.cc:498:parse_blif$561_LC
Info: cell '$abc$540$auto$blifparse.cc:498:parse_blif$562' is of type 'LUT'
Info: packed cell $abc$540$auto$blifparse.cc:498:parse_blif$562 into $abc$540$auto$blifparse.cc:498:parse_blif$562_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$100
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$100 into $abc$540$auto$blifparse.cc:498:parse_blif$562_LC
Info: cell '$abc$540$auto$blifparse.cc:498:parse_blif$563' is of type 'LUT'
Info: packed cell $abc$540$auto$blifparse.cc:498:parse_blif$563 into $abc$540$auto$blifparse.cc:498:parse_blif$563_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$101
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$101 into $abc$540$auto$blifparse.cc:498:parse_blif$563_LC
Info: cell '$abc$540$auto$blifparse.cc:498:parse_blif$564' is of type 'LUT'
Info: packed cell $abc$540$auto$blifparse.cc:498:parse_blif$564 into $abc$540$auto$blifparse.cc:498:parse_blif$564_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$102
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$102 into $abc$540$auto$blifparse.cc:498:parse_blif$564_LC
Info: cell '$abc$540$auto$blifparse.cc:498:parse_blif$565' is of type 'LUT'
Info: packed cell $abc$540$auto$blifparse.cc:498:parse_blif$565 into $abc$540$auto$blifparse.cc:498:parse_blif$565_LC
Info: cell '$abc$540$auto$blifparse.cc:498:parse_blif$566' is of type 'LUT'
Info: packed cell $abc$540$auto$blifparse.cc:498:parse_blif$566 into $abc$540$auto$blifparse.cc:498:parse_blif$566_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$103
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$103 into $abc$540$auto$blifparse.cc:498:parse_blif$566_LC
Info: cell '$abc$540$auto$blifparse.cc:498:parse_blif$567' is of type 'LUT'
Info: packed cell $abc$540$auto$blifparse.cc:498:parse_blif$567 into $abc$540$auto$blifparse.cc:498:parse_blif$567_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$104
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$104 into $abc$540$auto$blifparse.cc:498:parse_blif$567_LC
Info: cell '$abc$540$auto$blifparse.cc:498:parse_blif$568' is of type 'LUT'
Info: packed cell $abc$540$auto$blifparse.cc:498:parse_blif$568 into $abc$540$auto$blifparse.cc:498:parse_blif$568_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$105
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$105 into $abc$540$auto$blifparse.cc:498:parse_blif$568_LC
Info: cell '$abc$540$auto$blifparse.cc:498:parse_blif$569' is of type 'LUT'
Info: packed cell $abc$540$auto$blifparse.cc:498:parse_blif$569 into $abc$540$auto$blifparse.cc:498:parse_blif$569_LC
Info: cell '$abc$540$auto$blifparse.cc:498:parse_blif$570' is of type 'LUT'
Info: packed cell $abc$540$auto$blifparse.cc:498:parse_blif$570 into $abc$540$auto$blifparse.cc:498:parse_blif$570_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$106
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$106 into $abc$540$auto$blifparse.cc:498:parse_blif$570_LC
Info: cell '$abc$540$auto$blifparse.cc:498:parse_blif$571' is of type 'LUT'
Info: packed cell $abc$540$auto$blifparse.cc:498:parse_blif$571 into $abc$540$auto$blifparse.cc:498:parse_blif$571_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$107
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$107 into $abc$540$auto$blifparse.cc:498:parse_blif$571_LC
Info: cell '$abc$540$auto$blifparse.cc:498:parse_blif$572' is of type 'LUT'
Info: packed cell $abc$540$auto$blifparse.cc:498:parse_blif$572 into $abc$540$auto$blifparse.cc:498:parse_blif$572_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$108
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$108 into $abc$540$auto$blifparse.cc:498:parse_blif$572_LC
Info: cell '$abc$540$auto$blifparse.cc:498:parse_blif$573' is of type 'LUT'
Info: packed cell $abc$540$auto$blifparse.cc:498:parse_blif$573 into $abc$540$auto$blifparse.cc:498:parse_blif$573_LC
Info: cell '$abc$540$auto$blifparse.cc:498:parse_blif$574' is of type 'LUT'
Info: packed cell $abc$540$auto$blifparse.cc:498:parse_blif$574 into $abc$540$auto$blifparse.cc:498:parse_blif$574_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$83
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$83 into $abc$540$auto$blifparse.cc:498:parse_blif$574_LC
Info: cell '$auto$simplemap.cc:420:simplemap_dff$100' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$101' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$102' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$103' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$104' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$105' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$106' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$107' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$108' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$83' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$84' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$85' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$86' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$87' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$88' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$89' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$90' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$91' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$92' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$93' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$94' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$95' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$96' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$97' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$98' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$99' is of type 'DFF'
Info: cell 'clk_ibuf' is of type 'GENERIC_IOB'
Info: cell 'led0_obuf' is of type 'GENERIC_IOB'
Info: cell 'led1_obuf' is of type 'GENERIC_IOB'
Info: cell 'led2_obuf' is of type 'GENERIC_IOB'
Info: cell 'led3_obuf' is of type 'GENERIC_IOB'
Info: cell 'led4_obuf' is of type 'GENERIC_IOB'
Info: cell 'led5_obuf' is of type 'GENERIC_IOB'
Info: cell 'led6_obuf' is of type 'GENERIC_IOB'
Info: cell 'led7_obuf' is of type 'GENERIC_IOB'
Info: cell '$PACKER_VCC' is of type 'GENERIC_SLICE'
Info: Packing non-LUT FFs..
Info: Checksum: 0xc9554ca6

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$572_LC.I[1], connected to net 'ctr[25]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port led7_obuf.I, connected to net 'ctr[25]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$568_LC.I[1], connected to net 'ctr[22]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$570_LC.I[1], connected to net 'ctr[22]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$571_LC.I[1], connected to net 'ctr[22]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$573_LC.I[1], connected to net 'ctr[22]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port led4_obuf.I, connected to net 'ctr[22]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$567_LC.I[3], connected to net 'ctr[21]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$569_LC.I[3], connected to net 'ctr[21]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port led3_obuf.I, connected to net 'ctr[21]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$566_LC.I[2], connected to net 'ctr[20]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$567_LC.I[2], connected to net 'ctr[20]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$569_LC.I[2], connected to net 'ctr[20]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port led2_obuf.I, connected to net 'ctr[20]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$564_LC.I[0], connected to net '$abc$540$auto$alumacc.cc:485:replace_alu$4.CO[18]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$566_LC.I[0], connected to net '$abc$540$auto$alumacc.cc:485:replace_alu$4.CO[18]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$567_LC.I[0], connected to net '$abc$540$auto$alumacc.cc:485:replace_alu$4.CO[18]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$569_LC.I[0], connected to net '$abc$540$auto$alumacc.cc:485:replace_alu$4.CO[18]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$563_LC.I[3], connected to net 'ctr[18]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$565_LC.I[3], connected to net 'ctr[18]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port led0_obuf.I, connected to net 'ctr[18]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$562_LC.I[2], connected to net 'ctr[17]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$563_LC.I[2], connected to net 'ctr[17]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$565_LC.I[2], connected to net 'ctr[17]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$560_LC.I[1], connected to net 'ctr[16]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$562_LC.I[1], connected to net 'ctr[16]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$563_LC.I[1], connected to net 'ctr[16]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$565_LC.I[1], connected to net 'ctr[16]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$559_LC.I[3], connected to net 'ctr[15]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$561_LC.I[3], connected to net 'ctr[15]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$556_LC.I[0], connected to net '$abc$540$new_n70_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$558_LC.I[0], connected to net '$abc$540$new_n70_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$559_LC.I[0], connected to net '$abc$540$new_n70_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$561_LC.I[0], connected to net '$abc$540$new_n70_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$555_LC.I[3], connected to net 'ctr[12]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$557_LC.I[3], connected to net 'ctr[12]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$552_LC.I[0], connected to net '$abc$540$auto$alumacc.cc:485:replace_alu$4.CO[9]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$554_LC.I[0], connected to net '$abc$540$auto$alumacc.cc:485:replace_alu$4.CO[9]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$555_LC.I[0], connected to net '$abc$540$auto$alumacc.cc:485:replace_alu$4.CO[9]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$557_LC.I[0], connected to net '$abc$540$auto$alumacc.cc:485:replace_alu$4.CO[9]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$570_LC.I[2], connected to net 'ctr[23]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$571_LC.I[2], connected to net 'ctr[23]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$573_LC.I[2], connected to net 'ctr[23]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port led5_obuf.I, connected to net 'ctr[23]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$551_LC.I[3], connected to net 'ctr[9]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$553_LC.I[3], connected to net 'ctr[9]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$568_LC.I[0], connected to net '$abc$540$auto$alumacc.cc:485:replace_alu$4.CO[21]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$570_LC.I[0], connected to net '$abc$540$auto$alumacc.cc:485:replace_alu$4.CO[21]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$571_LC.I[0], connected to net '$abc$540$auto$alumacc.cc:485:replace_alu$4.CO[21]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$573_LC.I[0], connected to net '$abc$540$auto$alumacc.cc:485:replace_alu$4.CO[21]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$558_LC.I[2], connected to net 'ctr[14]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$559_LC.I[2], connected to net 'ctr[14]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$561_LC.I[2], connected to net 'ctr[14]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$541_LC.I[0], connected to net 'ctr[0]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$542_LC.I[0], connected to net 'ctr[0]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$543_LC.I[0], connected to net 'ctr[0]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$545_LC.I[0], connected to net 'ctr[0]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$574_LC.I[0], connected to net 'ctr[0]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$548_LC.I[0], connected to net '$abc$540$auto$alumacc.cc:485:replace_alu$4.CO[6]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$550_LC.I[0], connected to net '$abc$540$auto$alumacc.cc:485:replace_alu$4.CO[6]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$551_LC.I[0], connected to net '$abc$540$auto$alumacc.cc:485:replace_alu$4.CO[6]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$553_LC.I[0], connected to net '$abc$540$auto$alumacc.cc:485:replace_alu$4.CO[6]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$547_LC.I[3], connected to net 'ctr[6]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$549_LC.I[3], connected to net 'ctr[6]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$556_LC.I[1], connected to net 'ctr[13]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$558_LC.I[1], connected to net 'ctr[13]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$559_LC.I[1], connected to net 'ctr[13]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$561_LC.I[1], connected to net 'ctr[13]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$546_LC.I[2], connected to net 'ctr[5]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$547_LC.I[2], connected to net 'ctr[5]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$549_LC.I[2], connected to net 'ctr[5]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$564_LC.I[1], connected to net 'ctr[19]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$566_LC.I[1], connected to net 'ctr[19]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$567_LC.I[1], connected to net 'ctr[19]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$569_LC.I[1], connected to net 'ctr[19]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port led1_obuf.I, connected to net 'ctr[19]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$572_LC.I[0], connected to net '$abc$540$auto$alumacc.cc:485:replace_alu$4.CO[24]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$554_LC.I[2], connected to net 'ctr[11]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$555_LC.I[2], connected to net 'ctr[11]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$557_LC.I[2], connected to net 'ctr[11]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$548_LC.I[1], connected to net 'ctr[7]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$550_LC.I[1], connected to net 'ctr[7]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$551_LC.I[1], connected to net 'ctr[7]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$553_LC.I[1], connected to net 'ctr[7]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$562_LC.CLK, connected to net 'clk', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$563_LC.CLK, connected to net 'clk', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$564_LC.CLK, connected to net 'clk', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$566_LC.CLK, connected to net 'clk', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$567_LC.CLK, connected to net 'clk', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$568_LC.CLK, connected to net 'clk', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$570_LC.CLK, connected to net 'clk', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$571_LC.CLK, connected to net 'clk', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$572_LC.CLK, connected to net 'clk', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$574_LC.CLK, connected to net 'clk', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$541_LC.CLK, connected to net 'clk', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$542_LC.CLK, connected to net 'clk', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$543_LC.CLK, connected to net 'clk', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$544_LC.CLK, connected to net 'clk', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$546_LC.CLK, connected to net 'clk', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$547_LC.CLK, connected to net 'clk', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$548_LC.CLK, connected to net 'clk', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$550_LC.CLK, connected to net 'clk', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$551_LC.CLK, connected to net 'clk', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$552_LC.CLK, connected to net 'clk', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$554_LC.CLK, connected to net 'clk', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$555_LC.CLK, connected to net 'clk', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$556_LC.CLK, connected to net 'clk', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$558_LC.CLK, connected to net 'clk', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$559_LC.CLK, connected to net 'clk', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$560_LC.CLK, connected to net 'clk', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$541_LC.I[1], connected to net 'ctr[1]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$542_LC.I[1], connected to net 'ctr[1]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$543_LC.I[1], connected to net 'ctr[1]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$545_LC.I[1], connected to net 'ctr[1]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$571_LC.I[3], connected to net 'ctr[24]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$573_LC.I[3], connected to net 'ctr[24]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port led6_obuf.I, connected to net 'ctr[24]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$541_LC.I[2], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$541_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$542_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$544_LC.I[2], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$544_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$546_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$548_LC.I[2], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$548_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$550_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$552_LC.I[2], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$552_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$554_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$556_LC.I[2], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$556_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$558_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$560_LC.I[2], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$560_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$562_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$564_LC.I[2], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$564_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$566_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$568_LC.I[2], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$568_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$570_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$572_LC.I[2], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$572_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$574_LC.I[1], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$574_LC.I[2], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$574_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$542_LC.I[2], connected to net 'ctr[2]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$543_LC.I[2], connected to net 'ctr[2]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$545_LC.I[2], connected to net 'ctr[2]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$543_LC.I[3], connected to net 'ctr[3]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$545_LC.I[3], connected to net 'ctr[3]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$552_LC.I[1], connected to net 'ctr[10]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$554_LC.I[1], connected to net 'ctr[10]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$555_LC.I[1], connected to net 'ctr[10]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$557_LC.I[1], connected to net 'ctr[10]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$550_LC.I[2], connected to net 'ctr[8]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$551_LC.I[2], connected to net 'ctr[8]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$553_LC.I[2], connected to net 'ctr[8]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$560_LC.I[0], connected to net '$abc$540$new_n74_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$562_LC.I[0], connected to net '$abc$540$new_n74_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$563_LC.I[0], connected to net '$abc$540$new_n74_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$565_LC.I[0], connected to net '$abc$540$new_n74_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$544_LC.I[0], connected to net '$abc$540$auto$alumacc.cc:485:replace_alu$4.CO[3]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$546_LC.I[0], connected to net '$abc$540$auto$alumacc.cc:485:replace_alu$4.CO[3]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$547_LC.I[0], connected to net '$abc$540$auto$alumacc.cc:485:replace_alu$4.CO[3]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$549_LC.I[0], connected to net '$abc$540$auto$alumacc.cc:485:replace_alu$4.CO[3]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$544_LC.I[1], connected to net 'ctr[4]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$546_LC.I[1], connected to net 'ctr[4]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$547_LC.I[1], connected to net 'ctr[4]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$540$auto$blifparse.cc:498:parse_blif$549_LC.I[1], connected to net 'ctr[4]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: Checksum: 0xc9554ca6

Info: Device utilisation:
Info: 	         GENERIC_IOB:     9/  502     1%
Info: 	       GENERIC_SLICE:    35/16624     0%
Info: 	         alta_bram9k:     0/   56     0%
Info: 	         alta_saradc:     0/    2     0%
Info: 	            alta_oct:     0/    4     0%
Info: 	          alta_pllve:     0/    4     0%
Info: 	           alta_mult:     0/   56     0%
Info: 	         alta_mcu_m3:     0/    1     0%
Info: 	           alta_jtag:     0/    1     0%
Info: 	            alta_osc:     0/    1     0%
Info: 	           alta_ufml:     0/    1     0%
Info: 	         alta_remote:     0/    1     0%

Info: Placed 9 cells based on constraints.
Info: Creating initial analytic placement for 35 cells, random placement wirelen = 1449.
Info:     at initial placer iter 0, wirelen = 36
Info:     at initial placer iter 1, wirelen = 35
Info:     at initial placer iter 2, wirelen = 36
Info:     at initial placer iter 3, wirelen = 35
Info: Running main analytical placer.
Info:     at iteration #1, type GENERIC_SLICE: wirelen solved = 36, spread = 69, legal = 69; time = 0.00s
Info:     at iteration #2, type GENERIC_SLICE: wirelen solved = 44, spread = 57, legal = 55; time = 0.00s
Info:     at iteration #3, type GENERIC_SLICE: wirelen solved = 41, spread = 57, legal = 56; time = 0.00s
Info:     at iteration #4, type GENERIC_SLICE: wirelen solved = 46, spread = 50, legal = 50; time = 0.00s
Info: AP soln: clk_ibuf -> IOTILE(49,15):alta_rio02
Info: AP soln: led0_obuf -> IOTILE(49,04):alta_rio04
Info: AP soln: led1_obuf -> IOTILE(49,04):alta_rio05
Info: AP soln: led2_obuf -> IOTILE(49,03):alta_rio00
Info: AP soln: led3_obuf -> IOTILE(49,03):alta_rio01
Info: AP soln: led4_obuf -> IOTILE(49,03):alta_rio02
Info: AP soln: led5_obuf -> IOTILE(49,03):alta_rio03
Info: AP soln: led6_obuf -> IOTILE(45,00):alta_rio02
Info: AP soln: led7_obuf -> IOTILE(45,00):alta_rio03
Info: AP soln: $PACKER_VCC -> LogicTILE(45,02):alta_slice03
Info: AP soln: $abc$540$auto$blifparse.cc:498:parse_blif$541_LC -> LogicTILE(44,02):alta_slice04
Info: AP soln: $abc$540$auto$blifparse.cc:498:parse_blif$542_LC -> LogicTILE(44,02):alta_slice03
Info: AP soln: $abc$540$auto$blifparse.cc:498:parse_blif$543_LC -> LogicTILE(44,02):alta_slice02
Info: AP soln: $abc$540$auto$blifparse.cc:498:parse_blif$544_LC -> LogicTILE(44,01):alta_slice04
Info: AP soln: $abc$540$auto$blifparse.cc:498:parse_blif$545_LC -> LogicTILE(44,02):alta_slice01
Info: AP soln: $abc$540$auto$blifparse.cc:498:parse_blif$546_LC -> LogicTILE(44,01):alta_slice03
Info: AP soln: $abc$540$auto$blifparse.cc:498:parse_blif$547_LC -> LogicTILE(44,01):alta_slice02
Info: AP soln: $abc$540$auto$blifparse.cc:498:parse_blif$548_LC -> LogicTILE(45,02):alta_slice02
Info: AP soln: $abc$540$auto$blifparse.cc:498:parse_blif$549_LC -> LogicTILE(44,01):alta_slice01
Info: AP soln: $abc$540$auto$blifparse.cc:498:parse_blif$550_LC -> LogicTILE(44,01):alta_slice00
Info: AP soln: $abc$540$auto$blifparse.cc:498:parse_blif$551_LC -> LogicTILE(45,02):alta_slice01
Info: AP soln: $abc$540$auto$blifparse.cc:498:parse_blif$552_LC -> LogicTILE(45,01):alta_slice04
Info: AP soln: $abc$540$auto$blifparse.cc:498:parse_blif$553_LC -> LogicTILE(45,02):alta_slice00
Info: AP soln: $abc$540$auto$blifparse.cc:498:parse_blif$554_LC -> LogicTILE(45,01):alta_slice03
Info: AP soln: $abc$540$auto$blifparse.cc:498:parse_blif$555_LC -> LogicTILE(45,01):alta_slice02
Info: AP soln: $abc$540$auto$blifparse.cc:498:parse_blif$556_LC -> LogicTILE(46,01):alta_slice05
Info: AP soln: $abc$540$auto$blifparse.cc:498:parse_blif$557_LC -> LogicTILE(46,01):alta_slice04
Info: AP soln: $abc$540$auto$blifparse.cc:498:parse_blif$558_LC -> LogicTILE(46,01):alta_slice03
Info: AP soln: $abc$540$auto$blifparse.cc:498:parse_blif$559_LC -> LogicTILE(46,01):alta_slice02
Info: AP soln: $abc$540$auto$blifparse.cc:498:parse_blif$560_LC -> LogicTILE(47,02):alta_slice07
Info: AP soln: $abc$540$auto$blifparse.cc:498:parse_blif$561_LC -> LogicTILE(46,01):alta_slice01
Info: AP soln: $abc$540$auto$blifparse.cc:498:parse_blif$562_LC -> LogicTILE(47,02):alta_slice06
Info: AP soln: $abc$540$auto$blifparse.cc:498:parse_blif$563_LC -> LogicTILE(47,02):alta_slice05
Info: AP soln: $abc$540$auto$blifparse.cc:498:parse_blif$564_LC -> LogicTILE(47,02):alta_slice04
Info: AP soln: $abc$540$auto$blifparse.cc:498:parse_blif$565_LC -> LogicTILE(47,02):alta_slice03
Info: AP soln: $abc$540$auto$blifparse.cc:498:parse_blif$566_LC -> LogicTILE(47,02):alta_slice02
Info: AP soln: $abc$540$auto$blifparse.cc:498:parse_blif$567_LC -> LogicTILE(47,02):alta_slice01
Info: AP soln: $abc$540$auto$blifparse.cc:498:parse_blif$568_LC -> LogicTILE(47,01):alta_slice01
Info: AP soln: $abc$540$auto$blifparse.cc:498:parse_blif$569_LC -> LogicTILE(47,02):alta_slice00
Info: AP soln: $abc$540$auto$blifparse.cc:498:parse_blif$570_LC -> LogicTILE(47,01):alta_slice00
Info: AP soln: $abc$540$auto$blifparse.cc:498:parse_blif$571_LC -> LogicTILE(46,01):alta_slice00
Info: AP soln: $abc$540$auto$blifparse.cc:498:parse_blif$572_LC -> LogicTILE(45,01):alta_slice01
Info: AP soln: $abc$540$auto$blifparse.cc:498:parse_blif$573_LC -> LogicTILE(45,01):alta_slice00
Info: AP soln: $abc$540$auto$blifparse.cc:498:parse_blif$574_LC -> LogicTILE(44,02):alta_slice00
Info: HeAP Placer Time: 0.02s
Info:   of which solving equations: 0.01s
Info:   of which spreading cells: 0.00s
Info:   of which strict legalisation: 0.00s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 0, wirelen = 50
iter #1: temp = 0.000000, timing cost = 0, wirelen = 50, dia = 3, Ra = 0.05 
iter #2: temp = 0.000000, timing cost = 0, wirelen = 45, dia = 2, Ra = 0.10 
iter #3: temp = 0.000000, timing cost = 0, wirelen = 42, dia = 2, Ra = 0.07 
iter #4: temp = 0.000000, timing cost = 0, wirelen = 40, dia = 2, Ra = 0.07 
Info:   at iteration #5: temp = 0.000000, timing cost = 0, wirelen = 40
Info:   at iteration #5: temp = 0.000000, timing cost = 0, wirelen = 40 
Info: SA placement time 0.00s
Warning: No clocks found in design

Info: Checksum: 0xfead7b6c
Info: Running router2...
Info: Setting up routing resources...
Info: ctr[0]: bb=(44, 2)->(44, 2) c=(44, 2) hpwl=1
Info: ctr[1]: bb=(44, 2)->(44, 2) c=(44, 2) hpwl=1
Info: ctr[2]: bb=(44, 2)->(44, 2) c=(44, 2) hpwl=1
Info: ctr[3]: bb=(44, 2)->(44, 2) c=(44, 2) hpwl=1
Info: $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[3]_new_: bb=(44, 1)->(44, 2) c=(44, 1) hpwl=1
Info: ctr[4]: bb=(44, 1)->(44, 1) c=(44, 1) hpwl=1
Info: ctr[5]: bb=(44, 1)->(44, 1) c=(44, 1) hpwl=1
Info: ctr[6]: bb=(44, 1)->(44, 1) c=(44, 1) hpwl=1
Info: $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[6]_new_: bb=(44, 1)->(45, 2) c=(44, 1) hpwl=2
Info: ctr[7]: bb=(45, 2)->(45, 2) c=(45, 2) hpwl=1
Info: ctr[8]: bb=(45, 2)->(45, 2) c=(45, 2) hpwl=1
Info: ctr[9]: bb=(45, 2)->(45, 2) c=(45, 2) hpwl=1
Info: $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[9]_new_: bb=(45, 1)->(45, 2) c=(45, 1) hpwl=1
Info: ctr[10]: bb=(45, 1)->(45, 1) c=(45, 1) hpwl=1
Info: ctr[11]: bb=(45, 1)->(45, 1) c=(45, 1) hpwl=1
Info: ctr[12]: bb=(45, 1)->(45, 1) c=(45, 1) hpwl=1
Info: $abc$540$new_n70_: bb=(45, 1)->(46, 1) c=(45, 1) hpwl=1
Info: ctr[13]: bb=(46, 1)->(46, 1) c=(46, 1) hpwl=1
Info: ctr[14]: bb=(46, 1)->(46, 1) c=(46, 1) hpwl=1
Info: ctr[15]: bb=(46, 1)->(46, 1) c=(46, 1) hpwl=1
Info: $abc$540$new_n74_: bb=(46, 1)->(47, 2) c=(46, 1) hpwl=2
Info: ctr[16]: bb=(47, 2)->(47, 2) c=(47, 2) hpwl=1
Info: ctr[17]: bb=(47, 2)->(47, 2) c=(47, 2) hpwl=1
Info: ctr[18]: bb=(47, 2)->(49, 4) c=(47, 2) hpwl=4
Info: $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[18]_new_: bb=(47, 2)->(47, 2) c=(47, 2) hpwl=1
Info: ctr[19]: bb=(47, 2)->(49, 4) c=(47, 2) hpwl=4
Info: ctr[20]: bb=(47, 2)->(49, 3) c=(47, 2) hpwl=3
Info: ctr[21]: bb=(47, 2)->(49, 3) c=(47, 2) hpwl=3
Info: $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[21]_new_: bb=(46, 2)->(47, 2) c=(46, 2) hpwl=1
Info: ctr[22]: bb=(46, 2)->(49, 3) c=(46, 2) hpwl=4
Info: ctr[23]: bb=(46, 2)->(49, 3) c=(46, 2) hpwl=4
Info: ctr[24]: bb=(45, 0)->(46, 2) c=(45, 1) hpwl=3
Info: $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[24]_new_: bb=(45, 1)->(46, 2) c=(45, 1) hpwl=2
Info: ctr[25]: bb=(45, 0)->(45, 1) c=(45, 0) hpwl=1
Info: clk: bb=(44, 1)->(49, 15) c=(45, 2) hpwl=19
Info: $PACKER_VCC_NET: bb=(44, 1)->(47, 2) c=(45, 1) hpwl=4
resevering wires for arc 0 of net ctr[0]
      LogicTILE(44,02):alta_slice06:A
      LogicTILE(44,02):IMUX24
resevering wires for arc 1 of net ctr[0]
      LogicTILE(44,02):alta_slice03:A
      LogicTILE(44,02):IMUX12
resevering wires for arc 2 of net ctr[0]
      LogicTILE(44,02):alta_slice10:A
      LogicTILE(44,02):IMUX40
resevering wires for arc 3 of net ctr[0]
      LogicTILE(44,02):alta_slice15:A
      LogicTILE(44,02):IMUX60
resevering wires for arc 4 of net ctr[0]
      LogicTILE(44,02):alta_slice04:A
      LogicTILE(44,02):IMUX16
resevering wires for arc 0 of net ctr[1]
      LogicTILE(44,02):alta_slice06:B
      LogicTILE(44,02):IMUX25
resevering wires for arc 1 of net ctr[1]
      LogicTILE(44,02):alta_slice03:B
      LogicTILE(44,02):IMUX13
resevering wires for arc 2 of net ctr[1]
      LogicTILE(44,02):alta_slice10:B
      LogicTILE(44,02):IMUX41
resevering wires for arc 3 of net ctr[1]
      LogicTILE(44,02):alta_slice15:B
      LogicTILE(44,02):IMUX61
resevering wires for arc 0 of net ctr[2]
      LogicTILE(44,02):alta_slice03:C
      LogicTILE(44,02):IMUX14
resevering wires for arc 1 of net ctr[2]
      LogicTILE(44,02):alta_slice10:C
      LogicTILE(44,02):IMUX42
resevering wires for arc 2 of net ctr[2]
      LogicTILE(44,02):alta_slice15:C
      LogicTILE(44,02):IMUX62
resevering wires for arc 0 of net ctr[3]
      LogicTILE(44,02):alta_slice10:D
      LogicTILE(44,02):IMUX43
resevering wires for arc 1 of net ctr[3]
      LogicTILE(44,02):alta_slice15:D
      LogicTILE(44,02):IMUX63
resevering wires for arc 0 of net $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[3]_new_
      LogicTILE(44,01):alta_slice09:A
      LogicTILE(44,01):IMUX36
resevering wires for arc 1 of net $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[3]_new_
      LogicTILE(44,01):alta_slice02:A
      LogicTILE(44,01):IMUX08
resevering wires for arc 2 of net $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[3]_new_
      LogicTILE(44,01):alta_slice11:A
      LogicTILE(44,01):IMUX44
resevering wires for arc 3 of net $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[3]_new_
      LogicTILE(44,01):alta_slice10:A
      LogicTILE(44,01):IMUX40
resevering wires for arc 0 of net ctr[4]
      LogicTILE(44,01):alta_slice09:B
      LogicTILE(44,01):IMUX37
resevering wires for arc 1 of net ctr[4]
      LogicTILE(44,01):alta_slice02:B
      LogicTILE(44,01):IMUX09
resevering wires for arc 2 of net ctr[4]
      LogicTILE(44,01):alta_slice11:B
      LogicTILE(44,01):IMUX45
resevering wires for arc 3 of net ctr[4]
      LogicTILE(44,01):alta_slice10:B
      LogicTILE(44,01):IMUX41
resevering wires for arc 0 of net ctr[5]
      LogicTILE(44,01):alta_slice02:C
      LogicTILE(44,01):IMUX10
resevering wires for arc 1 of net ctr[5]
      LogicTILE(44,01):alta_slice11:C
      LogicTILE(44,01):IMUX46
resevering wires for arc 2 of net ctr[5]
      LogicTILE(44,01):alta_slice10:C
      LogicTILE(44,01):IMUX42
resevering wires for arc 0 of net ctr[6]
      LogicTILE(44,01):alta_slice11:D
      LogicTILE(44,01):IMUX47
resevering wires for arc 1 of net ctr[6]
      LogicTILE(44,01):alta_slice10:D
      LogicTILE(44,01):IMUX43
resevering wires for arc 0 of net $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[6]_new_
      LogicTILE(45,02):alta_slice15:A
      LogicTILE(45,02):IMUX60
resevering wires for arc 1 of net $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[6]_new_
      LogicTILE(45,02):alta_slice13:A
      LogicTILE(45,02):IMUX52
resevering wires for arc 2 of net $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[6]_new_
      LogicTILE(45,02):alta_slice00:A
      LogicTILE(45,02):IMUX00
resevering wires for arc 3 of net $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[6]_new_
      LogicTILE(45,02):alta_slice07:A
      LogicTILE(45,02):IMUX28
resevering wires for arc 0 of net ctr[7]
      LogicTILE(45,02):alta_slice15:B
      LogicTILE(45,02):IMUX61
resevering wires for arc 1 of net ctr[7]
      LogicTILE(45,02):alta_slice13:B
      LogicTILE(45,02):IMUX53
resevering wires for arc 2 of net ctr[7]
      LogicTILE(45,02):alta_slice00:B
      LogicTILE(45,02):IMUX01
resevering wires for arc 3 of net ctr[7]
      LogicTILE(45,02):alta_slice07:B
      LogicTILE(45,02):IMUX29
resevering wires for arc 0 of net ctr[8]
      LogicTILE(45,02):alta_slice13:C
      LogicTILE(45,02):IMUX54
resevering wires for arc 1 of net ctr[8]
      LogicTILE(45,02):alta_slice00:C
      LogicTILE(45,02):IMUX02
resevering wires for arc 2 of net ctr[8]
      LogicTILE(45,02):alta_slice07:C
      LogicTILE(45,02):IMUX30
resevering wires for arc 0 of net ctr[9]
      LogicTILE(45,02):alta_slice00:D
      LogicTILE(45,02):IMUX03
resevering wires for arc 1 of net ctr[9]
      LogicTILE(45,02):alta_slice07:D
      LogicTILE(45,02):IMUX31
resevering wires for arc 0 of net $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[9]_new_
      LogicTILE(45,01):alta_slice06:A
      LogicTILE(45,01):IMUX24
resevering wires for arc 1 of net $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[9]_new_
      LogicTILE(45,01):alta_slice00:A
      LogicTILE(45,01):IMUX00
resevering wires for arc 2 of net $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[9]_new_
      LogicTILE(45,01):alta_slice14:A
      LogicTILE(45,01):IMUX56
resevering wires for arc 3 of net $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[9]_new_
      LogicTILE(45,01):alta_slice03:A
      LogicTILE(45,01):IMUX12
resevering wires for arc 0 of net ctr[10]
      LogicTILE(45,01):alta_slice06:B
      LogicTILE(45,01):IMUX25
resevering wires for arc 1 of net ctr[10]
      LogicTILE(45,01):alta_slice00:B
      LogicTILE(45,01):IMUX01
resevering wires for arc 2 of net ctr[10]
      LogicTILE(45,01):alta_slice14:B
      LogicTILE(45,01):IMUX57
resevering wires for arc 3 of net ctr[10]
      LogicTILE(45,01):alta_slice03:B
      LogicTILE(45,01):IMUX13
resevering wires for arc 0 of net ctr[11]
      LogicTILE(45,01):alta_slice00:C
      LogicTILE(45,01):IMUX02
resevering wires for arc 1 of net ctr[11]
      LogicTILE(45,01):alta_slice14:C
      LogicTILE(45,01):IMUX58
resevering wires for arc 2 of net ctr[11]
      LogicTILE(45,01):alta_slice03:C
      LogicTILE(45,01):IMUX14
resevering wires for arc 0 of net ctr[12]
      LogicTILE(45,01):alta_slice14:D
      LogicTILE(45,01):IMUX59
resevering wires for arc 1 of net ctr[12]
      LogicTILE(45,01):alta_slice03:D
      LogicTILE(45,01):IMUX15
resevering wires for arc 0 of net $abc$540$new_n70_
      LogicTILE(46,01):alta_slice11:A
      LogicTILE(46,01):IMUX44
resevering wires for arc 1 of net $abc$540$new_n70_
      LogicTILE(46,01):alta_slice02:A
      LogicTILE(46,01):IMUX08
resevering wires for arc 2 of net $abc$540$new_n70_
      LogicTILE(46,01):alta_slice09:A
      LogicTILE(46,01):IMUX36
resevering wires for arc 3 of net $abc$540$new_n70_
      LogicTILE(46,01):alta_slice06:A
      LogicTILE(46,01):IMUX24
resevering wires for arc 0 of net ctr[13]
      LogicTILE(46,01):alta_slice11:B
      LogicTILE(46,01):IMUX45
resevering wires for arc 1 of net ctr[13]
      LogicTILE(46,01):alta_slice02:B
      LogicTILE(46,01):IMUX09
resevering wires for arc 2 of net ctr[13]
      LogicTILE(46,01):alta_slice09:B
      LogicTILE(46,01):IMUX37
resevering wires for arc 3 of net ctr[13]
      LogicTILE(46,01):alta_slice06:B
      LogicTILE(46,01):IMUX25
resevering wires for arc 0 of net ctr[14]
      LogicTILE(46,01):alta_slice02:C
      LogicTILE(46,01):IMUX10
resevering wires for arc 1 of net ctr[14]
      LogicTILE(46,01):alta_slice09:C
      LogicTILE(46,01):IMUX38
resevering wires for arc 2 of net ctr[14]
      LogicTILE(46,01):alta_slice06:C
      LogicTILE(46,01):IMUX26
resevering wires for arc 0 of net ctr[15]
      LogicTILE(46,01):alta_slice09:D
      LogicTILE(46,01):IMUX39
resevering wires for arc 1 of net ctr[15]
      LogicTILE(46,01):alta_slice06:D
      LogicTILE(46,01):IMUX27
resevering wires for arc 0 of net $abc$540$new_n74_
      LogicTILE(47,02):alta_slice07:A
      LogicTILE(47,02):IMUX28
resevering wires for arc 1 of net $abc$540$new_n74_
      LogicTILE(47,02):alta_slice11:A
      LogicTILE(47,02):IMUX44
resevering wires for arc 2 of net $abc$540$new_n74_
      LogicTILE(47,02):alta_slice01:A
      LogicTILE(47,02):IMUX04
resevering wires for arc 3 of net $abc$540$new_n74_
      LogicTILE(47,02):alta_slice08:A
      LogicTILE(47,02):IMUX32
resevering wires for arc 0 of net ctr[16]
      LogicTILE(47,02):alta_slice07:B
      LogicTILE(47,02):IMUX29
resevering wires for arc 1 of net ctr[16]
      LogicTILE(47,02):alta_slice11:B
      LogicTILE(47,02):IMUX45
resevering wires for arc 2 of net ctr[16]
      LogicTILE(47,02):alta_slice01:B
      LogicTILE(47,02):IMUX05
resevering wires for arc 3 of net ctr[16]
      LogicTILE(47,02):alta_slice08:B
      LogicTILE(47,02):IMUX33
resevering wires for arc 0 of net ctr[17]
      LogicTILE(47,02):alta_slice11:C
      LogicTILE(47,02):IMUX46
resevering wires for arc 1 of net ctr[17]
      LogicTILE(47,02):alta_slice01:C
      LogicTILE(47,02):IMUX06
resevering wires for arc 2 of net ctr[17]
      LogicTILE(47,02):alta_slice08:C
      LogicTILE(47,02):IMUX34
resevering wires for arc 0 of net ctr[18]
      LogicTILE(47,02):alta_slice01:D
      LogicTILE(47,02):IMUX07
resevering wires for arc 1 of net ctr[18]
      LogicTILE(47,02):alta_slice08:D
      LogicTILE(47,02):IMUX35
resevering wires for arc 2 of net ctr[18]
      IOTILE(49,04):IOMUX04
resevering wires for arc 0 of net $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[18]_new_
      LogicTILE(47,02):alta_slice15:A
      LogicTILE(47,02):IMUX60
resevering wires for arc 1 of net $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[18]_new_
      LogicTILE(47,02):alta_slice13:A
      LogicTILE(47,02):IMUX52
resevering wires for arc 2 of net $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[18]_new_
      LogicTILE(47,02):alta_slice03:A
      LogicTILE(47,02):IMUX12
resevering wires for arc 3 of net $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[18]_new_
      LogicTILE(47,02):alta_slice02:A
      LogicTILE(47,02):IMUX08
resevering wires for arc 0 of net ctr[19]
      LogicTILE(47,02):alta_slice15:B
      LogicTILE(47,02):IMUX61
resevering wires for arc 1 of net ctr[19]
      LogicTILE(47,02):alta_slice13:B
      LogicTILE(47,02):IMUX53
resevering wires for arc 2 of net ctr[19]
      LogicTILE(47,02):alta_slice03:B
      LogicTILE(47,02):IMUX13
resevering wires for arc 3 of net ctr[19]
      LogicTILE(47,02):alta_slice02:B
      LogicTILE(47,02):IMUX09
resevering wires for arc 4 of net ctr[19]
      IOTILE(49,04):IOMUX05
resevering wires for arc 0 of net ctr[20]
      LogicTILE(47,02):alta_slice13:C
      LogicTILE(47,02):IMUX54
resevering wires for arc 1 of net ctr[20]
      LogicTILE(47,02):alta_slice03:C
      LogicTILE(47,02):IMUX14
resevering wires for arc 2 of net ctr[20]
      LogicTILE(47,02):alta_slice02:C
      LogicTILE(47,02):IMUX10
resevering wires for arc 3 of net ctr[20]
      IOTILE(49,03):IOMUX00
resevering wires for arc 0 of net ctr[21]
      LogicTILE(47,02):alta_slice03:D
      LogicTILE(47,02):IMUX15
resevering wires for arc 1 of net ctr[21]
      LogicTILE(47,02):alta_slice02:D
      LogicTILE(47,02):IMUX11
resevering wires for arc 2 of net ctr[21]
      IOTILE(49,03):IOMUX01
resevering wires for arc 0 of net $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[21]_new_
      LogicTILE(46,02):alta_slice07:A
      LogicTILE(46,02):IMUX28
resevering wires for arc 1 of net $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[21]_new_
      LogicTILE(46,02):alta_slice05:A
      LogicTILE(46,02):IMUX20
resevering wires for arc 2 of net $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[21]_new_
      LogicTILE(46,02):alta_slice04:A
      LogicTILE(46,02):IMUX16
resevering wires for arc 3 of net $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[21]_new_
      LogicTILE(46,02):alta_slice13:A
      LogicTILE(46,02):IMUX52
resevering wires for arc 0 of net ctr[22]
      LogicTILE(46,02):alta_slice07:B
      LogicTILE(46,02):IMUX29
resevering wires for arc 1 of net ctr[22]
      LogicTILE(46,02):alta_slice05:B
      LogicTILE(46,02):IMUX21
resevering wires for arc 2 of net ctr[22]
      LogicTILE(46,02):alta_slice04:B
      LogicTILE(46,02):IMUX17
resevering wires for arc 3 of net ctr[22]
      LogicTILE(46,02):alta_slice13:B
      LogicTILE(46,02):IMUX53
resevering wires for arc 4 of net ctr[22]
      IOTILE(49,03):IOMUX02
resevering wires for arc 0 of net ctr[23]
      LogicTILE(46,02):alta_slice05:C
      LogicTILE(46,02):IMUX22
resevering wires for arc 1 of net ctr[23]
      LogicTILE(46,02):alta_slice04:C
      LogicTILE(46,02):IMUX18
resevering wires for arc 2 of net ctr[23]
      LogicTILE(46,02):alta_slice13:C
      LogicTILE(46,02):IMUX54
resevering wires for arc 3 of net ctr[23]
      IOTILE(49,03):IOMUX03
resevering wires for arc 0 of net ctr[24]
      LogicTILE(46,02):alta_slice04:D
      LogicTILE(46,02):IMUX19
resevering wires for arc 1 of net ctr[24]
      LogicTILE(46,02):alta_slice13:D
      LogicTILE(46,02):IMUX55
resevering wires for arc 2 of net ctr[24]
      IOTILE(45,00):IOMUX02
resevering wires for arc 0 of net $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[24]_new_
      LogicTILE(45,01):alta_slice12:A
      LogicTILE(45,01):IMUX48
resevering wires for arc 0 of net ctr[25]
      LogicTILE(45,01):alta_slice12:B
      LogicTILE(45,01):IMUX49
resevering wires for arc 1 of net ctr[25]
      IOTILE(45,00):IOMUX03
resevering wires for arc 0 of net clk
      LogicTILE(47,02):ClkMUX11
resevering wires for arc 1 of net clk
      LogicTILE(47,02):ClkMUX01
resevering wires for arc 2 of net clk
      LogicTILE(47,02):ClkMUX15
resevering wires for arc 3 of net clk
      LogicTILE(47,02):ClkMUX13
resevering wires for arc 4 of net clk
      LogicTILE(47,02):ClkMUX03
resevering wires for arc 5 of net clk
      LogicTILE(46,02):ClkMUX07
resevering wires for arc 6 of net clk
      LogicTILE(46,02):ClkMUX05
resevering wires for arc 7 of net clk
      LogicTILE(46,02):ClkMUX04
resevering wires for arc 8 of net clk
      LogicTILE(45,01):ClkMUX12
resevering wires for arc 9 of net clk
      LogicTILE(44,02):ClkMUX04
resevering wires for arc 10 of net clk
      LogicTILE(44,02):ClkMUX06
resevering wires for arc 11 of net clk
      LogicTILE(44,02):ClkMUX03
resevering wires for arc 12 of net clk
      LogicTILE(44,02):ClkMUX10
resevering wires for arc 13 of net clk
      LogicTILE(44,01):ClkMUX09
resevering wires for arc 14 of net clk
      LogicTILE(44,01):ClkMUX02
resevering wires for arc 15 of net clk
      LogicTILE(44,01):ClkMUX11
resevering wires for arc 16 of net clk
      LogicTILE(45,02):ClkMUX15
resevering wires for arc 17 of net clk
      LogicTILE(45,02):ClkMUX13
resevering wires for arc 18 of net clk
      LogicTILE(45,02):ClkMUX00
resevering wires for arc 19 of net clk
      LogicTILE(45,01):ClkMUX06
resevering wires for arc 20 of net clk
      LogicTILE(45,01):ClkMUX00
resevering wires for arc 21 of net clk
      LogicTILE(45,01):ClkMUX14
resevering wires for arc 22 of net clk
      LogicTILE(46,01):ClkMUX11
resevering wires for arc 23 of net clk
      LogicTILE(46,01):ClkMUX02
resevering wires for arc 24 of net clk
      LogicTILE(46,01):ClkMUX09
resevering wires for arc 25 of net clk
      LogicTILE(47,02):ClkMUX07
resevering wires for arc 0 of net $PACKER_VCC_NET
      LogicTILE(44,02):alta_slice06:C
      LogicTILE(44,02):IMUX26
resevering wires for arc 1 of net $PACKER_VCC_NET
      LogicTILE(44,02):alta_slice06:D
      LogicTILE(44,02):IMUX27
resevering wires for arc 2 of net $PACKER_VCC_NET
      LogicTILE(44,02):alta_slice03:D
      LogicTILE(44,02):IMUX15
resevering wires for arc 3 of net $PACKER_VCC_NET
      LogicTILE(44,01):alta_slice09:C
      LogicTILE(44,01):IMUX38
resevering wires for arc 4 of net $PACKER_VCC_NET
      LogicTILE(44,01):alta_slice09:D
      LogicTILE(44,01):IMUX39
resevering wires for arc 5 of net $PACKER_VCC_NET
      LogicTILE(44,01):alta_slice02:D
      LogicTILE(44,01):IMUX11
resevering wires for arc 6 of net $PACKER_VCC_NET
      LogicTILE(45,02):alta_slice15:C
      LogicTILE(45,02):IMUX62
resevering wires for arc 7 of net $PACKER_VCC_NET
      LogicTILE(45,02):alta_slice15:D
      LogicTILE(45,02):IMUX63
resevering wires for arc 8 of net $PACKER_VCC_NET
      LogicTILE(45,02):alta_slice13:D
      LogicTILE(45,02):IMUX55
resevering wires for arc 9 of net $PACKER_VCC_NET
      LogicTILE(45,01):alta_slice06:C
      LogicTILE(45,01):IMUX26
resevering wires for arc 10 of net $PACKER_VCC_NET
      LogicTILE(45,01):alta_slice06:D
      LogicTILE(45,01):IMUX27
resevering wires for arc 11 of net $PACKER_VCC_NET
      LogicTILE(45,01):alta_slice00:D
      LogicTILE(45,01):IMUX03
resevering wires for arc 12 of net $PACKER_VCC_NET
      LogicTILE(46,01):alta_slice11:C
      LogicTILE(46,01):IMUX46
resevering wires for arc 13 of net $PACKER_VCC_NET
      LogicTILE(46,01):alta_slice11:D
      LogicTILE(46,01):IMUX47
resevering wires for arc 14 of net $PACKER_VCC_NET
      LogicTILE(46,01):alta_slice02:D
      LogicTILE(46,01):IMUX11
resevering wires for arc 15 of net $PACKER_VCC_NET
      LogicTILE(47,02):alta_slice07:C
      LogicTILE(47,02):IMUX30
resevering wires for arc 16 of net $PACKER_VCC_NET
      LogicTILE(47,02):alta_slice07:D
      LogicTILE(47,02):IMUX31
resevering wires for arc 17 of net $PACKER_VCC_NET
      LogicTILE(47,02):alta_slice11:D
      LogicTILE(47,02):IMUX47
resevering wires for arc 18 of net $PACKER_VCC_NET
      LogicTILE(47,02):alta_slice15:C
      LogicTILE(47,02):IMUX62
resevering wires for arc 19 of net $PACKER_VCC_NET
      LogicTILE(47,02):alta_slice15:D
      LogicTILE(47,02):IMUX63
resevering wires for arc 20 of net $PACKER_VCC_NET
      LogicTILE(47,02):alta_slice13:D
      LogicTILE(47,02):IMUX55
resevering wires for arc 21 of net $PACKER_VCC_NET
      LogicTILE(46,02):alta_slice07:C
      LogicTILE(46,02):IMUX30
resevering wires for arc 22 of net $PACKER_VCC_NET
      LogicTILE(46,02):alta_slice07:D
      LogicTILE(46,02):IMUX31
resevering wires for arc 23 of net $PACKER_VCC_NET
      LogicTILE(46,02):alta_slice05:D
      LogicTILE(46,02):IMUX23
resevering wires for arc 24 of net $PACKER_VCC_NET
      LogicTILE(45,01):alta_slice12:C
      LogicTILE(45,01):IMUX50
resevering wires for arc 25 of net $PACKER_VCC_NET
      LogicTILE(45,01):alta_slice12:D
      LogicTILE(45,01):IMUX51
resevering wires for arc 26 of net $PACKER_VCC_NET
      LogicTILE(44,02):alta_slice04:B
      LogicTILE(44,02):IMUX17
resevering wires for arc 27 of net $PACKER_VCC_NET
      LogicTILE(44,02):alta_slice04:C
      LogicTILE(44,02):IMUX18
resevering wires for arc 28 of net $PACKER_VCC_NET
      LogicTILE(44,02):alta_slice04:D
      LogicTILE(44,02):IMUX19
Info:     x splitpoint: 45
Info:     y splitpoint: 1
Info:         bin 0 N=0
Info:         bin 1 N=0
Info:         bin 2 N=8
Info:         bin 3 N=23
Info:         bin 4 N=5
Info: Running main router loop...
Routing net 'clk'...
Routing arc 0 of net 'clk' (47, 2) -> (49, 15)
   Routed (explored 15557 wires):       wire: LogicTILE(47,02):ClkMUX11 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):ClkMUX11:I1 <= LogicTILE(47,02):alta_clkenctrl01:ClkOut (47, 2)
      wire: LogicTILE(47,02):alta_clkenctrl01:ClkOut (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):alta_clkenctrl01:ClkIn <= LogicTILE(47,02):alta_clkenctrl01:ClkOut (47, 2)
      wire: LogicTILE(47,02):alta_clkenctrl01:ClkIn (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):alta_clkenctrl01:ClkIn <= LogicTILE(47,02):TileClkMUX01:O0 (47, 2)
      wire: LogicTILE(47,02):TileClkMUX01 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):TileClkMUX01:I2 <= LogicTILE(47,02):CtrlMUX03:O0 (47, 2)
      wire: LogicTILE(47,02):CtrlMUX03 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):CtrlMUX03:I7 <= LogicTILE(47,02):RMUX11:O0 (47, 2)
      wire: LogicTILE(47,02):RMUX11 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):RMUX11:I9 <= LogicTILE(47,03):RMUX72:O0 (47, 2)
      wire: LogicTILE(47,03):RMUX72 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,03):RMUX72:I12 <= LogicTILE(47,07):RMUX66:O0 (47, 3)
      wire: LogicTILE(47,07):RMUX66 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,07):RMUX66:I0 <= RogicTILE(48,07):RMUX93:O0 (47, 7)
      wire: RogicTILE(48,07):RMUX93 (curr 0 hist 1.000000 share 1)
         pip: RogicTILE(48,07):RMUX93:I10 <= RogicTILE(48,11):RMUX21:O0 (48, 7)
      wire: RogicTILE(48,11):RMUX21 (curr 0 hist 1.000000 share 1)
         pip: RogicTILE(48,11):RMUX21:I10 <= RogicTILE(48,15):RMUX27:O0 (48, 11)
      wire: RogicTILE(48,15):RMUX27 (curr 0 hist 1.000000 share 1)
         pip: RogicTILE(48,15):RMUX27:I19 <= RogicTILE(48,15):BufMUX05:O0 (48, 15)
      wire: RogicTILE(48,15):BufMUX05 (curr 0 hist 1.000000 share 1)
         pip: RogicTILE(48,15):BufMUX05:I0 <= IOTILE(49,15):InputMUX02:O0 (48, 15)
      wire: IOTILE(49,15):InputMUX02 (curr 0 hist 1.000000 share 1)
         pip: IOTILE(49,15):InputMUX02:I0 <= IOTILE(49,15):alta_indel02:out (49, 15)
      wire: IOTILE(49,15):alta_indel02:out (curr 0 hist 1.000000 share 1)
         pip: IOTILE(49,15):alta_indel02:in <= IOTILE(49,15):alta_indel02:out (49, 15)
      wire: IOTILE(49,15):alta_indel02:in (curr 0 hist 1.000000 share 1)
         pip: IOTILE(49,15):alta_indel02:in <= IOTILE(49,15):alta_io02:combout (49, 15)
      wire: IOTILE(49,15):alta_io02:combout (curr 0 hist 1.000000 share 1)
Routing arc 1 of net 'clk' (47, 2) -> (49, 15)
   Routed (backwards):       wire: IOTILE(49,15):alta_indel02:in (curr 0 hist 1.000000)
      wire: IOTILE(49,15):alta_indel02:out (curr 0 hist 1.000000)
      wire: IOTILE(49,15):InputMUX02 (curr 0 hist 1.000000)
      wire: RogicTILE(48,15):BufMUX05 (curr 0 hist 1.000000)
      wire: RogicTILE(48,15):RMUX27 (curr 0 hist 1.000000)
      wire: RogicTILE(48,11):RMUX21 (curr 0 hist 1.000000)
      wire: RogicTILE(48,07):RMUX93 (curr 0 hist 1.000000)
      wire: LogicTILE(47,07):RMUX66 (curr 0 hist 1.000000)
      wire: LogicTILE(47,03):RMUX72 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):RMUX11 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):CtrlMUX03 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):TileClkMUX01 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):alta_clkenctrl01:ClkIn (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):alta_clkenctrl01:ClkOut (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):ClkMUX01 (curr 0 hist 1.000000)
Routing arc 2 of net 'clk' (47, 2) -> (49, 15)
   Routed (backwards):       wire: IOTILE(49,15):alta_indel02:in (curr 0 hist 1.000000)
      wire: IOTILE(49,15):alta_indel02:out (curr 0 hist 1.000000)
      wire: IOTILE(49,15):InputMUX02 (curr 0 hist 1.000000)
      wire: RogicTILE(48,15):BufMUX05 (curr 0 hist 1.000000)
      wire: RogicTILE(48,15):RMUX27 (curr 0 hist 1.000000)
      wire: RogicTILE(48,11):RMUX21 (curr 0 hist 1.000000)
      wire: RogicTILE(48,07):RMUX93 (curr 0 hist 1.000000)
      wire: LogicTILE(47,07):RMUX66 (curr 0 hist 1.000000)
      wire: LogicTILE(47,03):RMUX72 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):RMUX11 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):CtrlMUX03 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):TileClkMUX01 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):alta_clkenctrl01:ClkIn (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):alta_clkenctrl01:ClkOut (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):ClkMUX15 (curr 0 hist 1.000000)
Routing arc 3 of net 'clk' (47, 2) -> (49, 15)
   Routed (backwards):       wire: IOTILE(49,15):alta_indel02:in (curr 0 hist 1.000000)
      wire: IOTILE(49,15):alta_indel02:out (curr 0 hist 1.000000)
      wire: IOTILE(49,15):InputMUX02 (curr 0 hist 1.000000)
      wire: RogicTILE(48,15):BufMUX05 (curr 0 hist 1.000000)
      wire: RogicTILE(48,15):RMUX27 (curr 0 hist 1.000000)
      wire: RogicTILE(48,11):RMUX21 (curr 0 hist 1.000000)
      wire: RogicTILE(48,07):RMUX93 (curr 0 hist 1.000000)
      wire: LogicTILE(47,07):RMUX66 (curr 0 hist 1.000000)
      wire: LogicTILE(47,03):RMUX72 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):RMUX11 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):CtrlMUX03 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):TileClkMUX01 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):alta_clkenctrl01:ClkIn (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):alta_clkenctrl01:ClkOut (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):ClkMUX13 (curr 0 hist 1.000000)
Routing arc 4 of net 'clk' (47, 2) -> (49, 15)
   Routed (backwards):       wire: IOTILE(49,15):alta_indel02:in (curr 0 hist 1.000000)
      wire: IOTILE(49,15):alta_indel02:out (curr 0 hist 1.000000)
      wire: IOTILE(49,15):InputMUX02 (curr 0 hist 1.000000)
      wire: RogicTILE(48,15):BufMUX05 (curr 0 hist 1.000000)
      wire: RogicTILE(48,15):RMUX27 (curr 0 hist 1.000000)
      wire: RogicTILE(48,11):RMUX21 (curr 0 hist 1.000000)
      wire: RogicTILE(48,07):RMUX93 (curr 0 hist 1.000000)
      wire: LogicTILE(47,07):RMUX66 (curr 0 hist 1.000000)
      wire: LogicTILE(47,03):RMUX72 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):RMUX11 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):CtrlMUX03 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):TileClkMUX01 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):alta_clkenctrl01:ClkIn (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):alta_clkenctrl01:ClkOut (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):ClkMUX03 (curr 0 hist 1.000000)
Routing arc 5 of net 'clk' (46, 2) -> (49, 15)
   Routed (explored 4862 wires):       wire: LogicTILE(46,02):ClkMUX07 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,02):ClkMUX07:I0 <= LogicTILE(46,02):alta_clkenctrl00:ClkOut (46, 2)
      wire: LogicTILE(46,02):alta_clkenctrl00:ClkOut (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,02):alta_clkenctrl00:ClkIn <= LogicTILE(46,02):alta_clkenctrl00:ClkOut (46, 2)
      wire: LogicTILE(46,02):alta_clkenctrl00:ClkIn (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,02):alta_clkenctrl00:ClkIn <= LogicTILE(46,02):TileClkMUX00:O0 (46, 2)
      wire: LogicTILE(46,02):TileClkMUX00 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,02):TileClkMUX00:I1 <= LogicTILE(46,02):CtrlMUX00:O0 (46, 2)
      wire: LogicTILE(46,02):CtrlMUX00 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,02):CtrlMUX00:I8 <= LogicTILE(47,02):RMUX02:O0 (46, 2)
      wire: LogicTILE(47,02):RMUX02 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):RMUX02:I16 <= LogicTILE(47,03):RMUX72:O0 (47, 2)
      wire: LogicTILE(47,03):RMUX72 (curr 0 hist 1.000000 share 6)
         pip: LogicTILE(47,03):RMUX72:I12 <= LogicTILE(47,07):RMUX66:O0 (47, 3)
      wire: LogicTILE(47,07):RMUX66 (curr 0 hist 1.000000 share 6)
         pip: LogicTILE(47,07):RMUX66:I0 <= RogicTILE(48,07):RMUX93:O0 (47, 7)
      wire: RogicTILE(48,07):RMUX93 (curr 0 hist 1.000000 share 6)
         pip: RogicTILE(48,07):RMUX93:I10 <= RogicTILE(48,11):RMUX21:O0 (48, 7)
      wire: RogicTILE(48,11):RMUX21 (curr 0 hist 1.000000 share 6)
         pip: RogicTILE(48,11):RMUX21:I10 <= RogicTILE(48,15):RMUX27:O0 (48, 11)
      wire: RogicTILE(48,15):RMUX27 (curr 0 hist 1.000000 share 6)
         pip: RogicTILE(48,15):RMUX27:I19 <= RogicTILE(48,15):BufMUX05:O0 (48, 15)
      wire: RogicTILE(48,15):BufMUX05 (curr 0 hist 1.000000 share 6)
         pip: RogicTILE(48,15):BufMUX05:I0 <= IOTILE(49,15):InputMUX02:O0 (48, 15)
      wire: IOTILE(49,15):InputMUX02 (curr 0 hist 1.000000 share 6)
         pip: IOTILE(49,15):InputMUX02:I0 <= IOTILE(49,15):alta_indel02:out (49, 15)
      wire: IOTILE(49,15):alta_indel02:out (curr 0 hist 1.000000 share 6)
         pip: IOTILE(49,15):alta_indel02:in <= IOTILE(49,15):alta_indel02:out (49, 15)
      wire: IOTILE(49,15):alta_indel02:in (curr 0 hist 1.000000 share 6)
         pip: IOTILE(49,15):alta_indel02:in <= IOTILE(49,15):alta_io02:combout (49, 15)
      wire: IOTILE(49,15):alta_io02:combout (curr 0 hist 1.000000 share 6)
Routing arc 6 of net 'clk' (46, 2) -> (49, 15)
   Routed (backwards):       wire: IOTILE(49,15):alta_indel02:in (curr 0 hist 1.000000)
      wire: IOTILE(49,15):alta_indel02:out (curr 0 hist 1.000000)
      wire: IOTILE(49,15):InputMUX02 (curr 0 hist 1.000000)
      wire: RogicTILE(48,15):BufMUX05 (curr 0 hist 1.000000)
      wire: RogicTILE(48,15):RMUX27 (curr 0 hist 1.000000)
      wire: RogicTILE(48,11):RMUX21 (curr 0 hist 1.000000)
      wire: RogicTILE(48,07):RMUX93 (curr 0 hist 1.000000)
      wire: LogicTILE(47,07):RMUX66 (curr 0 hist 1.000000)
      wire: LogicTILE(47,03):RMUX72 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):RMUX02 (curr 0 hist 1.000000)
      wire: LogicTILE(46,02):CtrlMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(46,02):TileClkMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(46,02):alta_clkenctrl00:ClkIn (curr 0 hist 1.000000)
      wire: LogicTILE(46,02):alta_clkenctrl00:ClkOut (curr 0 hist 1.000000)
      wire: LogicTILE(46,02):ClkMUX05 (curr 0 hist 1.000000)
Routing arc 7 of net 'clk' (46, 2) -> (49, 15)
   Routed (backwards):       wire: IOTILE(49,15):alta_indel02:in (curr 0 hist 1.000000)
      wire: IOTILE(49,15):alta_indel02:out (curr 0 hist 1.000000)
      wire: IOTILE(49,15):InputMUX02 (curr 0 hist 1.000000)
      wire: RogicTILE(48,15):BufMUX05 (curr 0 hist 1.000000)
      wire: RogicTILE(48,15):RMUX27 (curr 0 hist 1.000000)
      wire: RogicTILE(48,11):RMUX21 (curr 0 hist 1.000000)
      wire: RogicTILE(48,07):RMUX93 (curr 0 hist 1.000000)
      wire: LogicTILE(47,07):RMUX66 (curr 0 hist 1.000000)
      wire: LogicTILE(47,03):RMUX72 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):RMUX02 (curr 0 hist 1.000000)
      wire: LogicTILE(46,02):CtrlMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(46,02):TileClkMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(46,02):alta_clkenctrl00:ClkIn (curr 0 hist 1.000000)
      wire: LogicTILE(46,02):alta_clkenctrl00:ClkOut (curr 0 hist 1.000000)
      wire: LogicTILE(46,02):ClkMUX04 (curr 0 hist 1.000000)
Routing arc 8 of net 'clk' (45, 1) -> (49, 15)
   Routed (explored 11628 wires):       wire: LogicTILE(45,01):ClkMUX12 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,01):ClkMUX12:I1 <= LogicTILE(45,01):alta_clkenctrl01:ClkOut (45, 1)
      wire: LogicTILE(45,01):alta_clkenctrl01:ClkOut (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,01):alta_clkenctrl01:ClkIn <= LogicTILE(45,01):alta_clkenctrl01:ClkOut (45, 1)
      wire: LogicTILE(45,01):alta_clkenctrl01:ClkIn (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,01):alta_clkenctrl01:ClkIn <= LogicTILE(45,01):TileClkMUX01:O0 (45, 1)
      wire: LogicTILE(45,01):TileClkMUX01 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,01):TileClkMUX01:I2 <= LogicTILE(45,01):CtrlMUX03:O0 (45, 1)
      wire: LogicTILE(45,01):CtrlMUX03 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,01):CtrlMUX03:I27 <= LogicTILE(45,01):RMUX35:O0 (45, 1)
      wire: LogicTILE(45,01):RMUX35 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,01):RMUX35:I1 <= LogicTILE(47,01):RMUX33:O0 (45, 1)
      wire: LogicTILE(47,01):RMUX33 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,01):RMUX33:I9 <= LogicTILE(47,02):RMUX06:O0 (47, 1)
      wire: LogicTILE(47,02):RMUX06 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):RMUX06:I9 <= LogicTILE(47,03):RMUX72:O0 (47, 2)
      wire: LogicTILE(47,03):RMUX72 (curr 0 hist 1.000000 share 9)
         pip: LogicTILE(47,03):RMUX72:I12 <= LogicTILE(47,07):RMUX66:O0 (47, 3)
      wire: LogicTILE(47,07):RMUX66 (curr 0 hist 1.000000 share 9)
         pip: LogicTILE(47,07):RMUX66:I0 <= RogicTILE(48,07):RMUX93:O0 (47, 7)
      wire: RogicTILE(48,07):RMUX93 (curr 0 hist 1.000000 share 9)
         pip: RogicTILE(48,07):RMUX93:I10 <= RogicTILE(48,11):RMUX21:O0 (48, 7)
      wire: RogicTILE(48,11):RMUX21 (curr 0 hist 1.000000 share 9)
         pip: RogicTILE(48,11):RMUX21:I10 <= RogicTILE(48,15):RMUX27:O0 (48, 11)
      wire: RogicTILE(48,15):RMUX27 (curr 0 hist 1.000000 share 9)
         pip: RogicTILE(48,15):RMUX27:I19 <= RogicTILE(48,15):BufMUX05:O0 (48, 15)
      wire: RogicTILE(48,15):BufMUX05 (curr 0 hist 1.000000 share 9)
         pip: RogicTILE(48,15):BufMUX05:I0 <= IOTILE(49,15):InputMUX02:O0 (48, 15)
      wire: IOTILE(49,15):InputMUX02 (curr 0 hist 1.000000 share 9)
         pip: IOTILE(49,15):InputMUX02:I0 <= IOTILE(49,15):alta_indel02:out (49, 15)
      wire: IOTILE(49,15):alta_indel02:out (curr 0 hist 1.000000 share 9)
         pip: IOTILE(49,15):alta_indel02:in <= IOTILE(49,15):alta_indel02:out (49, 15)
      wire: IOTILE(49,15):alta_indel02:in (curr 0 hist 1.000000 share 9)
         pip: IOTILE(49,15):alta_indel02:in <= IOTILE(49,15):alta_io02:combout (49, 15)
      wire: IOTILE(49,15):alta_io02:combout (curr 0 hist 1.000000 share 9)
Routing arc 9 of net 'clk' (44, 2) -> (49, 15)
   Routed (explored 14298 wires):       wire: LogicTILE(44,02):ClkMUX04 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,02):ClkMUX04:I0 <= LogicTILE(44,02):alta_clkenctrl00:ClkOut (44, 2)
      wire: LogicTILE(44,02):alta_clkenctrl00:ClkOut (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,02):alta_clkenctrl00:ClkIn <= LogicTILE(44,02):alta_clkenctrl00:ClkOut (44, 2)
      wire: LogicTILE(44,02):alta_clkenctrl00:ClkIn (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,02):alta_clkenctrl00:ClkIn <= LogicTILE(44,02):TileClkMUX00:O0 (44, 2)
      wire: LogicTILE(44,02):TileClkMUX00 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,02):TileClkMUX00:I2 <= LogicTILE(44,02):CtrlMUX01:O0 (44, 2)
      wire: LogicTILE(44,02):CtrlMUX01 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,02):CtrlMUX01:I17 <= LogicTILE(44,02):RMUX28:O0 (44, 2)
      wire: LogicTILE(44,02):RMUX28 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,02):RMUX28:I17 <= LogicTILE(44,01):RMUX31:O0 (44, 2)
      wire: LogicTILE(44,01):RMUX31 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,01):RMUX31:I2 <= LogicTILE(47,01):RMUX33:O0 (44, 1)
      wire: LogicTILE(47,01):RMUX33 (curr 0 hist 1.000000 share 2)
         pip: LogicTILE(47,01):RMUX33:I9 <= LogicTILE(47,02):RMUX06:O0 (47, 1)
      wire: LogicTILE(47,02):RMUX06 (curr 0 hist 1.000000 share 2)
         pip: LogicTILE(47,02):RMUX06:I9 <= LogicTILE(47,03):RMUX72:O0 (47, 2)
      wire: LogicTILE(47,03):RMUX72 (curr 0 hist 1.000000 share 10)
         pip: LogicTILE(47,03):RMUX72:I12 <= LogicTILE(47,07):RMUX66:O0 (47, 3)
      wire: LogicTILE(47,07):RMUX66 (curr 0 hist 1.000000 share 10)
         pip: LogicTILE(47,07):RMUX66:I0 <= RogicTILE(48,07):RMUX93:O0 (47, 7)
      wire: RogicTILE(48,07):RMUX93 (curr 0 hist 1.000000 share 10)
         pip: RogicTILE(48,07):RMUX93:I10 <= RogicTILE(48,11):RMUX21:O0 (48, 7)
      wire: RogicTILE(48,11):RMUX21 (curr 0 hist 1.000000 share 10)
         pip: RogicTILE(48,11):RMUX21:I10 <= RogicTILE(48,15):RMUX27:O0 (48, 11)
      wire: RogicTILE(48,15):RMUX27 (curr 0 hist 1.000000 share 10)
         pip: RogicTILE(48,15):RMUX27:I19 <= RogicTILE(48,15):BufMUX05:O0 (48, 15)
      wire: RogicTILE(48,15):BufMUX05 (curr 0 hist 1.000000 share 10)
         pip: RogicTILE(48,15):BufMUX05:I0 <= IOTILE(49,15):InputMUX02:O0 (48, 15)
      wire: IOTILE(49,15):InputMUX02 (curr 0 hist 1.000000 share 10)
         pip: IOTILE(49,15):InputMUX02:I0 <= IOTILE(49,15):alta_indel02:out (49, 15)
      wire: IOTILE(49,15):alta_indel02:out (curr 0 hist 1.000000 share 10)
         pip: IOTILE(49,15):alta_indel02:in <= IOTILE(49,15):alta_indel02:out (49, 15)
      wire: IOTILE(49,15):alta_indel02:in (curr 0 hist 1.000000 share 10)
         pip: IOTILE(49,15):alta_indel02:in <= IOTILE(49,15):alta_io02:combout (49, 15)
      wire: IOTILE(49,15):alta_io02:combout (curr 0 hist 1.000000 share 10)
Routing arc 10 of net 'clk' (44, 2) -> (49, 15)
   Routed (backwards):       wire: IOTILE(49,15):alta_indel02:in (curr 0 hist 1.000000)
      wire: IOTILE(49,15):alta_indel02:out (curr 0 hist 1.000000)
      wire: IOTILE(49,15):InputMUX02 (curr 0 hist 1.000000)
      wire: RogicTILE(48,15):BufMUX05 (curr 0 hist 1.000000)
      wire: RogicTILE(48,15):RMUX27 (curr 0 hist 1.000000)
      wire: RogicTILE(48,11):RMUX21 (curr 0 hist 1.000000)
      wire: RogicTILE(48,07):RMUX93 (curr 0 hist 1.000000)
      wire: LogicTILE(47,07):RMUX66 (curr 0 hist 1.000000)
      wire: LogicTILE(47,03):RMUX72 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):RMUX06 (curr 0 hist 1.000000)
      wire: LogicTILE(47,01):RMUX33 (curr 0 hist 1.000000)
      wire: LogicTILE(44,01):RMUX31 (curr 0 hist 1.000000)
      wire: LogicTILE(44,02):RMUX28 (curr 0 hist 1.000000)
      wire: LogicTILE(44,02):CtrlMUX01 (curr 0 hist 1.000000)
      wire: LogicTILE(44,02):TileClkMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(44,02):alta_clkenctrl00:ClkIn (curr 0 hist 1.000000)
      wire: LogicTILE(44,02):alta_clkenctrl00:ClkOut (curr 0 hist 1.000000)
      wire: LogicTILE(44,02):ClkMUX06 (curr 0 hist 1.000000)
Routing arc 11 of net 'clk' (44, 2) -> (49, 15)
   Routed (backwards):       wire: IOTILE(49,15):alta_indel02:in (curr 0 hist 1.000000)
      wire: IOTILE(49,15):alta_indel02:out (curr 0 hist 1.000000)
      wire: IOTILE(49,15):InputMUX02 (curr 0 hist 1.000000)
      wire: RogicTILE(48,15):BufMUX05 (curr 0 hist 1.000000)
      wire: RogicTILE(48,15):RMUX27 (curr 0 hist 1.000000)
      wire: RogicTILE(48,11):RMUX21 (curr 0 hist 1.000000)
      wire: RogicTILE(48,07):RMUX93 (curr 0 hist 1.000000)
      wire: LogicTILE(47,07):RMUX66 (curr 0 hist 1.000000)
      wire: LogicTILE(47,03):RMUX72 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):RMUX06 (curr 0 hist 1.000000)
      wire: LogicTILE(47,01):RMUX33 (curr 0 hist 1.000000)
      wire: LogicTILE(44,01):RMUX31 (curr 0 hist 1.000000)
      wire: LogicTILE(44,02):RMUX28 (curr 0 hist 1.000000)
      wire: LogicTILE(44,02):CtrlMUX01 (curr 0 hist 1.000000)
      wire: LogicTILE(44,02):TileClkMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(44,02):alta_clkenctrl00:ClkIn (curr 0 hist 1.000000)
      wire: LogicTILE(44,02):alta_clkenctrl00:ClkOut (curr 0 hist 1.000000)
      wire: LogicTILE(44,02):ClkMUX03 (curr 0 hist 1.000000)
Routing arc 12 of net 'clk' (44, 2) -> (49, 15)
   Routed (backwards):       wire: IOTILE(49,15):alta_indel02:in (curr 0 hist 1.000000)
      wire: IOTILE(49,15):alta_indel02:out (curr 0 hist 1.000000)
      wire: IOTILE(49,15):InputMUX02 (curr 0 hist 1.000000)
      wire: RogicTILE(48,15):BufMUX05 (curr 0 hist 1.000000)
      wire: RogicTILE(48,15):RMUX27 (curr 0 hist 1.000000)
      wire: RogicTILE(48,11):RMUX21 (curr 0 hist 1.000000)
      wire: RogicTILE(48,07):RMUX93 (curr 0 hist 1.000000)
      wire: LogicTILE(47,07):RMUX66 (curr 0 hist 1.000000)
      wire: LogicTILE(47,03):RMUX72 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):RMUX06 (curr 0 hist 1.000000)
      wire: LogicTILE(47,01):RMUX33 (curr 0 hist 1.000000)
      wire: LogicTILE(44,01):RMUX31 (curr 0 hist 1.000000)
      wire: LogicTILE(44,02):RMUX28 (curr 0 hist 1.000000)
      wire: LogicTILE(44,02):CtrlMUX01 (curr 0 hist 1.000000)
      wire: LogicTILE(44,02):TileClkMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(44,02):alta_clkenctrl00:ClkIn (curr 0 hist 1.000000)
      wire: LogicTILE(44,02):alta_clkenctrl00:ClkOut (curr 0 hist 1.000000)
      wire: LogicTILE(44,02):ClkMUX10 (curr 0 hist 1.000000)
Routing arc 13 of net 'clk' (44, 1) -> (49, 15)
   Routed (explored 5482 wires):       wire: LogicTILE(44,01):ClkMUX09 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,01):ClkMUX09:I1 <= LogicTILE(44,01):alta_clkenctrl01:ClkOut (44, 1)
      wire: LogicTILE(44,01):alta_clkenctrl01:ClkOut (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,01):alta_clkenctrl01:ClkIn <= LogicTILE(44,01):alta_clkenctrl01:ClkOut (44, 1)
      wire: LogicTILE(44,01):alta_clkenctrl01:ClkIn (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,01):alta_clkenctrl01:ClkIn <= LogicTILE(44,01):TileClkMUX01:O0 (44, 1)
      wire: LogicTILE(44,01):TileClkMUX01 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,01):TileClkMUX01:I2 <= LogicTILE(44,01):CtrlMUX03:O0 (44, 1)
      wire: LogicTILE(44,01):CtrlMUX03 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,01):CtrlMUX03:I27 <= LogicTILE(44,01):RMUX35:O0 (44, 1)
      wire: LogicTILE(44,01):RMUX35 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,01):RMUX35:I2 <= LogicTILE(47,01):RMUX33:O0 (44, 1)
      wire: LogicTILE(47,01):RMUX33 (curr 0 hist 1.000000 share 6)
         pip: LogicTILE(47,01):RMUX33:I9 <= LogicTILE(47,02):RMUX06:O0 (47, 1)
      wire: LogicTILE(47,02):RMUX06 (curr 0 hist 1.000000 share 6)
         pip: LogicTILE(47,02):RMUX06:I9 <= LogicTILE(47,03):RMUX72:O0 (47, 2)
      wire: LogicTILE(47,03):RMUX72 (curr 0 hist 1.000000 share 14)
         pip: LogicTILE(47,03):RMUX72:I12 <= LogicTILE(47,07):RMUX66:O0 (47, 3)
      wire: LogicTILE(47,07):RMUX66 (curr 0 hist 1.000000 share 14)
         pip: LogicTILE(47,07):RMUX66:I0 <= RogicTILE(48,07):RMUX93:O0 (47, 7)
      wire: RogicTILE(48,07):RMUX93 (curr 0 hist 1.000000 share 14)
         pip: RogicTILE(48,07):RMUX93:I10 <= RogicTILE(48,11):RMUX21:O0 (48, 7)
      wire: RogicTILE(48,11):RMUX21 (curr 0 hist 1.000000 share 14)
         pip: RogicTILE(48,11):RMUX21:I10 <= RogicTILE(48,15):RMUX27:O0 (48, 11)
      wire: RogicTILE(48,15):RMUX27 (curr 0 hist 1.000000 share 14)
         pip: RogicTILE(48,15):RMUX27:I19 <= RogicTILE(48,15):BufMUX05:O0 (48, 15)
      wire: RogicTILE(48,15):BufMUX05 (curr 0 hist 1.000000 share 14)
         pip: RogicTILE(48,15):BufMUX05:I0 <= IOTILE(49,15):InputMUX02:O0 (48, 15)
      wire: IOTILE(49,15):InputMUX02 (curr 0 hist 1.000000 share 14)
         pip: IOTILE(49,15):InputMUX02:I0 <= IOTILE(49,15):alta_indel02:out (49, 15)
      wire: IOTILE(49,15):alta_indel02:out (curr 0 hist 1.000000 share 14)
         pip: IOTILE(49,15):alta_indel02:in <= IOTILE(49,15):alta_indel02:out (49, 15)
      wire: IOTILE(49,15):alta_indel02:in (curr 0 hist 1.000000 share 14)
         pip: IOTILE(49,15):alta_indel02:in <= IOTILE(49,15):alta_io02:combout (49, 15)
      wire: IOTILE(49,15):alta_io02:combout (curr 0 hist 1.000000 share 14)
Routing arc 14 of net 'clk' (44, 1) -> (49, 15)
   Routed (backwards):       wire: IOTILE(49,15):alta_indel02:in (curr 0 hist 1.000000)
      wire: IOTILE(49,15):alta_indel02:out (curr 0 hist 1.000000)
      wire: IOTILE(49,15):InputMUX02 (curr 0 hist 1.000000)
      wire: RogicTILE(48,15):BufMUX05 (curr 0 hist 1.000000)
      wire: RogicTILE(48,15):RMUX27 (curr 0 hist 1.000000)
      wire: RogicTILE(48,11):RMUX21 (curr 0 hist 1.000000)
      wire: RogicTILE(48,07):RMUX93 (curr 0 hist 1.000000)
      wire: LogicTILE(47,07):RMUX66 (curr 0 hist 1.000000)
      wire: LogicTILE(47,03):RMUX72 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):RMUX06 (curr 0 hist 1.000000)
      wire: LogicTILE(47,01):RMUX33 (curr 0 hist 1.000000)
      wire: LogicTILE(44,01):RMUX35 (curr 0 hist 1.000000)
      wire: LogicTILE(44,01):CtrlMUX03 (curr 0 hist 1.000000)
      wire: LogicTILE(44,01):TileClkMUX01 (curr 0 hist 1.000000)
      wire: LogicTILE(44,01):alta_clkenctrl01:ClkIn (curr 0 hist 1.000000)
      wire: LogicTILE(44,01):alta_clkenctrl01:ClkOut (curr 0 hist 1.000000)
      wire: LogicTILE(44,01):ClkMUX02 (curr 0 hist 1.000000)
Routing arc 15 of net 'clk' (44, 1) -> (49, 15)
   Routed (backwards):       wire: IOTILE(49,15):alta_indel02:in (curr 0 hist 1.000000)
      wire: IOTILE(49,15):alta_indel02:out (curr 0 hist 1.000000)
      wire: IOTILE(49,15):InputMUX02 (curr 0 hist 1.000000)
      wire: RogicTILE(48,15):BufMUX05 (curr 0 hist 1.000000)
      wire: RogicTILE(48,15):RMUX27 (curr 0 hist 1.000000)
      wire: RogicTILE(48,11):RMUX21 (curr 0 hist 1.000000)
      wire: RogicTILE(48,07):RMUX93 (curr 0 hist 1.000000)
      wire: LogicTILE(47,07):RMUX66 (curr 0 hist 1.000000)
      wire: LogicTILE(47,03):RMUX72 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):RMUX06 (curr 0 hist 1.000000)
      wire: LogicTILE(47,01):RMUX33 (curr 0 hist 1.000000)
      wire: LogicTILE(44,01):RMUX35 (curr 0 hist 1.000000)
      wire: LogicTILE(44,01):CtrlMUX03 (curr 0 hist 1.000000)
      wire: LogicTILE(44,01):TileClkMUX01 (curr 0 hist 1.000000)
      wire: LogicTILE(44,01):alta_clkenctrl01:ClkIn (curr 0 hist 1.000000)
      wire: LogicTILE(44,01):alta_clkenctrl01:ClkOut (curr 0 hist 1.000000)
      wire: LogicTILE(44,01):ClkMUX11 (curr 0 hist 1.000000)
Routing arc 16 of net 'clk' (45, 2) -> (49, 15)
   Routed (explored 10475 wires):       wire: LogicTILE(45,02):ClkMUX15 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,02):ClkMUX15:I0 <= LogicTILE(45,02):alta_clkenctrl00:ClkOut (45, 2)
      wire: LogicTILE(45,02):alta_clkenctrl00:ClkOut (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,02):alta_clkenctrl00:ClkIn <= LogicTILE(45,02):alta_clkenctrl00:ClkOut (45, 2)
      wire: LogicTILE(45,02):alta_clkenctrl00:ClkIn (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,02):alta_clkenctrl00:ClkIn <= LogicTILE(45,02):TileClkMUX00:O0 (45, 2)
      wire: LogicTILE(45,02):TileClkMUX00 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,02):TileClkMUX00:I2 <= LogicTILE(45,02):CtrlMUX01:O0 (45, 2)
      wire: LogicTILE(45,02):CtrlMUX01 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,02):CtrlMUX01:I27 <= LogicTILE(45,02):RMUX35:O0 (45, 2)
      wire: LogicTILE(45,02):RMUX35 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,02):RMUX35:I10 <= LogicTILE(45,01):RMUX31:O0 (45, 2)
      wire: LogicTILE(45,01):RMUX31 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,01):RMUX31:I1 <= LogicTILE(47,01):RMUX33:O0 (45, 1)
      wire: LogicTILE(47,01):RMUX33 (curr 0 hist 1.000000 share 9)
         pip: LogicTILE(47,01):RMUX33:I9 <= LogicTILE(47,02):RMUX06:O0 (47, 1)
      wire: LogicTILE(47,02):RMUX06 (curr 0 hist 1.000000 share 9)
         pip: LogicTILE(47,02):RMUX06:I9 <= LogicTILE(47,03):RMUX72:O0 (47, 2)
      wire: LogicTILE(47,03):RMUX72 (curr 0 hist 1.000000 share 17)
         pip: LogicTILE(47,03):RMUX72:I12 <= LogicTILE(47,07):RMUX66:O0 (47, 3)
      wire: LogicTILE(47,07):RMUX66 (curr 0 hist 1.000000 share 17)
         pip: LogicTILE(47,07):RMUX66:I0 <= RogicTILE(48,07):RMUX93:O0 (47, 7)
      wire: RogicTILE(48,07):RMUX93 (curr 0 hist 1.000000 share 17)
         pip: RogicTILE(48,07):RMUX93:I10 <= RogicTILE(48,11):RMUX21:O0 (48, 7)
      wire: RogicTILE(48,11):RMUX21 (curr 0 hist 1.000000 share 17)
         pip: RogicTILE(48,11):RMUX21:I10 <= RogicTILE(48,15):RMUX27:O0 (48, 11)
      wire: RogicTILE(48,15):RMUX27 (curr 0 hist 1.000000 share 17)
         pip: RogicTILE(48,15):RMUX27:I19 <= RogicTILE(48,15):BufMUX05:O0 (48, 15)
      wire: RogicTILE(48,15):BufMUX05 (curr 0 hist 1.000000 share 17)
         pip: RogicTILE(48,15):BufMUX05:I0 <= IOTILE(49,15):InputMUX02:O0 (48, 15)
      wire: IOTILE(49,15):InputMUX02 (curr 0 hist 1.000000 share 17)
         pip: IOTILE(49,15):InputMUX02:I0 <= IOTILE(49,15):alta_indel02:out (49, 15)
      wire: IOTILE(49,15):alta_indel02:out (curr 0 hist 1.000000 share 17)
         pip: IOTILE(49,15):alta_indel02:in <= IOTILE(49,15):alta_indel02:out (49, 15)
      wire: IOTILE(49,15):alta_indel02:in (curr 0 hist 1.000000 share 17)
         pip: IOTILE(49,15):alta_indel02:in <= IOTILE(49,15):alta_io02:combout (49, 15)
      wire: IOTILE(49,15):alta_io02:combout (curr 0 hist 1.000000 share 17)
Routing arc 17 of net 'clk' (45, 2) -> (49, 15)
   Routed (backwards):       wire: IOTILE(49,15):alta_indel02:in (curr 0 hist 1.000000)
      wire: IOTILE(49,15):alta_indel02:out (curr 0 hist 1.000000)
      wire: IOTILE(49,15):InputMUX02 (curr 0 hist 1.000000)
      wire: RogicTILE(48,15):BufMUX05 (curr 0 hist 1.000000)
      wire: RogicTILE(48,15):RMUX27 (curr 0 hist 1.000000)
      wire: RogicTILE(48,11):RMUX21 (curr 0 hist 1.000000)
      wire: RogicTILE(48,07):RMUX93 (curr 0 hist 1.000000)
      wire: LogicTILE(47,07):RMUX66 (curr 0 hist 1.000000)
      wire: LogicTILE(47,03):RMUX72 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):RMUX06 (curr 0 hist 1.000000)
      wire: LogicTILE(47,01):RMUX33 (curr 0 hist 1.000000)
      wire: LogicTILE(45,01):RMUX31 (curr 0 hist 1.000000)
      wire: LogicTILE(45,02):RMUX35 (curr 0 hist 1.000000)
      wire: LogicTILE(45,02):CtrlMUX01 (curr 0 hist 1.000000)
      wire: LogicTILE(45,02):TileClkMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(45,02):alta_clkenctrl00:ClkIn (curr 0 hist 1.000000)
      wire: LogicTILE(45,02):alta_clkenctrl00:ClkOut (curr 0 hist 1.000000)
      wire: LogicTILE(45,02):ClkMUX13 (curr 0 hist 1.000000)
Routing arc 18 of net 'clk' (45, 2) -> (49, 15)
   Routed (backwards):       wire: IOTILE(49,15):alta_indel02:in (curr 0 hist 1.000000)
      wire: IOTILE(49,15):alta_indel02:out (curr 0 hist 1.000000)
      wire: IOTILE(49,15):InputMUX02 (curr 0 hist 1.000000)
      wire: RogicTILE(48,15):BufMUX05 (curr 0 hist 1.000000)
      wire: RogicTILE(48,15):RMUX27 (curr 0 hist 1.000000)
      wire: RogicTILE(48,11):RMUX21 (curr 0 hist 1.000000)
      wire: RogicTILE(48,07):RMUX93 (curr 0 hist 1.000000)
      wire: LogicTILE(47,07):RMUX66 (curr 0 hist 1.000000)
      wire: LogicTILE(47,03):RMUX72 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):RMUX06 (curr 0 hist 1.000000)
      wire: LogicTILE(47,01):RMUX33 (curr 0 hist 1.000000)
      wire: LogicTILE(45,01):RMUX31 (curr 0 hist 1.000000)
      wire: LogicTILE(45,02):RMUX35 (curr 0 hist 1.000000)
      wire: LogicTILE(45,02):CtrlMUX01 (curr 0 hist 1.000000)
      wire: LogicTILE(45,02):TileClkMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(45,02):alta_clkenctrl00:ClkIn (curr 0 hist 1.000000)
      wire: LogicTILE(45,02):alta_clkenctrl00:ClkOut (curr 0 hist 1.000000)
      wire: LogicTILE(45,02):ClkMUX00 (curr 0 hist 1.000000)
Routing arc 19 of net 'clk' (45, 1) -> (49, 15)
   Routed (backwards):       wire: IOTILE(49,15):alta_indel02:in (curr 0 hist 1.000000)
      wire: IOTILE(49,15):alta_indel02:out (curr 0 hist 1.000000)
      wire: IOTILE(49,15):InputMUX02 (curr 0 hist 1.000000)
      wire: RogicTILE(48,15):BufMUX05 (curr 0 hist 1.000000)
      wire: RogicTILE(48,15):RMUX27 (curr 0 hist 1.000000)
      wire: RogicTILE(48,11):RMUX21 (curr 0 hist 1.000000)
      wire: RogicTILE(48,07):RMUX93 (curr 0 hist 1.000000)
      wire: LogicTILE(47,07):RMUX66 (curr 0 hist 1.000000)
      wire: LogicTILE(47,03):RMUX72 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):RMUX06 (curr 0 hist 1.000000)
      wire: LogicTILE(47,01):RMUX33 (curr 0 hist 1.000000)
      wire: LogicTILE(45,01):RMUX35 (curr 0 hist 1.000000)
      wire: LogicTILE(45,01):CtrlMUX03 (curr 0 hist 1.000000)
      wire: LogicTILE(45,01):TileClkMUX01 (curr 0 hist 1.000000)
      wire: LogicTILE(45,01):alta_clkenctrl01:ClkIn (curr 0 hist 1.000000)
      wire: LogicTILE(45,01):alta_clkenctrl01:ClkOut (curr 0 hist 1.000000)
      wire: LogicTILE(45,01):ClkMUX06 (curr 0 hist 1.000000)
Routing arc 20 of net 'clk' (45, 1) -> (49, 15)
   Routed (backwards):       wire: IOTILE(49,15):alta_indel02:in (curr 0 hist 1.000000)
      wire: IOTILE(49,15):alta_indel02:out (curr 0 hist 1.000000)
      wire: IOTILE(49,15):InputMUX02 (curr 0 hist 1.000000)
      wire: RogicTILE(48,15):BufMUX05 (curr 0 hist 1.000000)
      wire: RogicTILE(48,15):RMUX27 (curr 0 hist 1.000000)
      wire: RogicTILE(48,11):RMUX21 (curr 0 hist 1.000000)
      wire: RogicTILE(48,07):RMUX93 (curr 0 hist 1.000000)
      wire: LogicTILE(47,07):RMUX66 (curr 0 hist 1.000000)
      wire: LogicTILE(47,03):RMUX72 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):RMUX06 (curr 0 hist 1.000000)
      wire: LogicTILE(47,01):RMUX33 (curr 0 hist 1.000000)
      wire: LogicTILE(45,01):RMUX35 (curr 0 hist 1.000000)
      wire: LogicTILE(45,01):CtrlMUX03 (curr 0 hist 1.000000)
      wire: LogicTILE(45,01):TileClkMUX01 (curr 0 hist 1.000000)
      wire: LogicTILE(45,01):alta_clkenctrl01:ClkIn (curr 0 hist 1.000000)
      wire: LogicTILE(45,01):alta_clkenctrl01:ClkOut (curr 0 hist 1.000000)
      wire: LogicTILE(45,01):ClkMUX00 (curr 0 hist 1.000000)
Routing arc 21 of net 'clk' (45, 1) -> (49, 15)
   Routed (backwards):       wire: IOTILE(49,15):alta_indel02:in (curr 0 hist 1.000000)
      wire: IOTILE(49,15):alta_indel02:out (curr 0 hist 1.000000)
      wire: IOTILE(49,15):InputMUX02 (curr 0 hist 1.000000)
      wire: RogicTILE(48,15):BufMUX05 (curr 0 hist 1.000000)
      wire: RogicTILE(48,15):RMUX27 (curr 0 hist 1.000000)
      wire: RogicTILE(48,11):RMUX21 (curr 0 hist 1.000000)
      wire: RogicTILE(48,07):RMUX93 (curr 0 hist 1.000000)
      wire: LogicTILE(47,07):RMUX66 (curr 0 hist 1.000000)
      wire: LogicTILE(47,03):RMUX72 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):RMUX06 (curr 0 hist 1.000000)
      wire: LogicTILE(47,01):RMUX33 (curr 0 hist 1.000000)
      wire: LogicTILE(45,01):RMUX35 (curr 0 hist 1.000000)
      wire: LogicTILE(45,01):CtrlMUX03 (curr 0 hist 1.000000)
      wire: LogicTILE(45,01):TileClkMUX01 (curr 0 hist 1.000000)
      wire: LogicTILE(45,01):alta_clkenctrl01:ClkIn (curr 0 hist 1.000000)
      wire: LogicTILE(45,01):alta_clkenctrl01:ClkOut (curr 0 hist 1.000000)
      wire: LogicTILE(45,01):ClkMUX14 (curr 0 hist 1.000000)
Routing arc 22 of net 'clk' (46, 1) -> (49, 15)
   Routed (backwards):       wire: IOTILE(49,15):alta_indel02:in (curr 0 hist 1.000000)
      wire: IOTILE(49,15):alta_indel02:out (curr 0 hist 1.000000)
      wire: IOTILE(49,15):InputMUX02 (curr 0 hist 1.000000)
      wire: RogicTILE(48,15):BufMUX05 (curr 0 hist 1.000000)
      wire: RogicTILE(48,15):RMUX27 (curr 0 hist 1.000000)
      wire: RogicTILE(48,11):RMUX21 (curr 0 hist 1.000000)
      wire: RogicTILE(48,07):RMUX93 (curr 0 hist 1.000000)
      wire: LogicTILE(47,07):RMUX66 (curr 0 hist 1.000000)
      wire: LogicTILE(47,03):RMUX72 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):RMUX06 (curr 0 hist 1.000000)
      wire: LogicTILE(47,01):RMUX26 (curr 0 hist 1.000000)
      wire: LogicTILE(46,01):CtrlMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(46,01):TileClkMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(46,01):alta_clkenctrl00:ClkIn (curr 0 hist 1.000000)
      wire: LogicTILE(46,01):alta_clkenctrl00:ClkOut (curr 0 hist 1.000000)
      wire: LogicTILE(46,01):ClkMUX11 (curr 0 hist 1.000000)
Routing arc 23 of net 'clk' (46, 1) -> (49, 15)
   Routed (backwards):       wire: IOTILE(49,15):alta_indel02:in (curr 0 hist 1.000000)
      wire: IOTILE(49,15):alta_indel02:out (curr 0 hist 1.000000)
      wire: IOTILE(49,15):InputMUX02 (curr 0 hist 1.000000)
      wire: RogicTILE(48,15):BufMUX05 (curr 0 hist 1.000000)
      wire: RogicTILE(48,15):RMUX27 (curr 0 hist 1.000000)
      wire: RogicTILE(48,11):RMUX21 (curr 0 hist 1.000000)
      wire: RogicTILE(48,07):RMUX93 (curr 0 hist 1.000000)
      wire: LogicTILE(47,07):RMUX66 (curr 0 hist 1.000000)
      wire: LogicTILE(47,03):RMUX72 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):RMUX06 (curr 0 hist 1.000000)
      wire: LogicTILE(47,01):RMUX26 (curr 0 hist 1.000000)
      wire: LogicTILE(46,01):CtrlMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(46,01):TileClkMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(46,01):alta_clkenctrl00:ClkIn (curr 0 hist 1.000000)
      wire: LogicTILE(46,01):alta_clkenctrl00:ClkOut (curr 0 hist 1.000000)
      wire: LogicTILE(46,01):ClkMUX02 (curr 0 hist 1.000000)
Routing arc 24 of net 'clk' (46, 1) -> (49, 15)
   Routed (backwards):       wire: IOTILE(49,15):alta_indel02:in (curr 0 hist 1.000000)
      wire: IOTILE(49,15):alta_indel02:out (curr 0 hist 1.000000)
      wire: IOTILE(49,15):InputMUX02 (curr 0 hist 1.000000)
      wire: RogicTILE(48,15):BufMUX05 (curr 0 hist 1.000000)
      wire: RogicTILE(48,15):RMUX27 (curr 0 hist 1.000000)
      wire: RogicTILE(48,11):RMUX21 (curr 0 hist 1.000000)
      wire: RogicTILE(48,07):RMUX93 (curr 0 hist 1.000000)
      wire: LogicTILE(47,07):RMUX66 (curr 0 hist 1.000000)
      wire: LogicTILE(47,03):RMUX72 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):RMUX06 (curr 0 hist 1.000000)
      wire: LogicTILE(47,01):RMUX26 (curr 0 hist 1.000000)
      wire: LogicTILE(46,01):CtrlMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(46,01):TileClkMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(46,01):alta_clkenctrl00:ClkIn (curr 0 hist 1.000000)
      wire: LogicTILE(46,01):alta_clkenctrl00:ClkOut (curr 0 hist 1.000000)
      wire: LogicTILE(46,01):ClkMUX09 (curr 0 hist 1.000000)
Routing arc 25 of net 'clk' (47, 2) -> (49, 15)
   Routed (backwards):       wire: IOTILE(49,15):alta_indel02:in (curr 0 hist 1.000000)
      wire: IOTILE(49,15):alta_indel02:out (curr 0 hist 1.000000)
      wire: IOTILE(49,15):InputMUX02 (curr 0 hist 1.000000)
      wire: RogicTILE(48,15):BufMUX05 (curr 0 hist 1.000000)
      wire: RogicTILE(48,15):RMUX27 (curr 0 hist 1.000000)
      wire: RogicTILE(48,11):RMUX21 (curr 0 hist 1.000000)
      wire: RogicTILE(48,07):RMUX93 (curr 0 hist 1.000000)
      wire: LogicTILE(47,07):RMUX66 (curr 0 hist 1.000000)
      wire: LogicTILE(47,03):RMUX72 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):RMUX11 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):CtrlMUX03 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):TileClkMUX01 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):alta_clkenctrl01:ClkIn (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):alta_clkenctrl01:ClkOut (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):ClkMUX07 (curr 0 hist 1.000000)
Routing net 'ctr[18]'...
Routing arc 0 of net 'ctr[18]' (47, 2) -> (47, 2)
   Routed (explored 1041 wires):       wire: LogicTILE(47,02):alta_slice01:D (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):alta_slice01:D <= LogicTILE(47,02):IMUX07:O0 (47, 2)
      wire: LogicTILE(47,02):IMUX07 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):IMUX07:I7 <= LogicTILE(47,02):RMUX05:O0 (47, 2)
      wire: LogicTILE(47,02):RMUX05 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):RMUX05:I19 <= LogicTILE(47,02):OMUX05:O0 (47, 2)
      wire: LogicTILE(47,02):OMUX05 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):OMUX05:I1 <= LogicTILE(47,02):alta_slice01:Q (47, 2)
      wire: LogicTILE(47,02):alta_slice01:Q (curr 0 hist 1.000000 share 1)
Routing arc 1 of net 'ctr[18]' (47, 2) -> (47, 2)
   Routed (explored 572 wires):       wire: LogicTILE(47,02):alta_slice08:D (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):alta_slice08:D <= LogicTILE(47,02):IMUX35:O0 (47, 2)
      wire: LogicTILE(47,02):IMUX35 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):IMUX35:I7 <= LogicTILE(47,02):RMUX05:O0 (47, 2)
      wire: LogicTILE(47,02):RMUX05 (curr 0 hist 1.000000 share 2)
         pip: LogicTILE(47,02):RMUX05:I19 <= LogicTILE(47,02):OMUX05:O0 (47, 2)
      wire: LogicTILE(47,02):OMUX05 (curr 0 hist 1.000000 share 2)
         pip: LogicTILE(47,02):OMUX05:I1 <= LogicTILE(47,02):alta_slice01:Q (47, 2)
      wire: LogicTILE(47,02):alta_slice01:Q (curr 0 hist 1.000000 share 2)
Routing arc 2 of net 'ctr[18]' (47, 2) -> (49, 4)
   Routed (explored 628 wires):       wire: IOTILE(49,04):IOMUX04 (curr 0 hist 1.000000 share 1)
         pip: IOTILE(49,04):IOMUX04:I7 <= IOTILE(49,04):RMUX42:O0 (49, 4)
      wire: IOTILE(49,04):RMUX42 (curr 0 hist 1.000000 share 1)
         pip: IOTILE(49,04):RMUX42:I8 <= RogicTILE(48,04):RMUX83:O0 (49, 4)
      wire: RogicTILE(48,04):RMUX83 (curr 0 hist 1.000000 share 1)
         pip: RogicTILE(48,04):RMUX83:I16 <= RogicTILE(48,02):RMUX18:O0 (48, 4)
      wire: RogicTILE(48,02):RMUX18 (curr 0 hist 1.000000 share 1)
         pip: RogicTILE(48,02):RMUX18:I19 <= LogicTILE(47,02):OMUX03:O0 (48, 2)
      wire: LogicTILE(47,02):OMUX03 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):OMUX03:I1 <= LogicTILE(47,02):alta_slice01:Q (47, 2)
      wire: LogicTILE(47,02):alta_slice01:Q (curr 0 hist 1.000000 share 3)
Routing net '$abc$540$auto$alumacc.cc:485:replace_alu$4.CO[3]_new_'...
Routing arc 0 of net '$abc$540$auto$alumacc.cc:485:replace_alu$4.CO[3]_new_' (44, 1) -> (44, 2)
   Routed (explored 4316 wires):       wire: LogicTILE(44,01):alta_slice09:A (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,01):alta_slice09:A <= LogicTILE(44,01):IMUX36:O0 (44, 1)
      wire: LogicTILE(44,01):IMUX36 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,01):IMUX36:I16 <= LogicTILE(44,01):RMUX71:O0 (44, 1)
      wire: LogicTILE(44,01):RMUX71 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,01):RMUX71:I13 <= LogicTILE(44,02):RMUX87:O0 (44, 1)
      wire: LogicTILE(44,02):RMUX87 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,02):RMUX87:I21 <= LogicTILE(44,02):OMUX47:O0 (44, 2)
      wire: LogicTILE(44,02):OMUX47 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,02):OMUX47:I0 <= LogicTILE(44,02):alta_slice15:LutOut (44, 2)
      wire: LogicTILE(44,02):alta_slice15:LutOut (curr 0 hist 1.000000 share 1)
Routing arc 1 of net '$abc$540$auto$alumacc.cc:485:replace_alu$4.CO[3]_new_' (44, 1) -> (44, 2)
   Routed (backwards):       wire: LogicTILE(44,02):OMUX47 (curr 0 hist 1.000000)
      wire: LogicTILE(44,02):RMUX87 (curr 0 hist 1.000000)
      wire: LogicTILE(44,01):RMUX71 (curr 0 hist 1.000000)
      wire: LogicTILE(44,01):IMUX08 (curr 0 hist 1.000000)
      wire: LogicTILE(44,01):alta_slice02:A (curr 0 hist 1.000000)
Routing arc 2 of net '$abc$540$auto$alumacc.cc:485:replace_alu$4.CO[3]_new_' (44, 1) -> (44, 2)
   Routed (backwards):       wire: LogicTILE(44,02):OMUX47 (curr 0 hist 1.000000)
      wire: LogicTILE(44,02):RMUX87 (curr 0 hist 1.000000)
      wire: LogicTILE(44,01):RMUX71 (curr 0 hist 1.000000)
      wire: LogicTILE(44,01):IMUX44 (curr 0 hist 1.000000)
      wire: LogicTILE(44,01):alta_slice11:A (curr 0 hist 1.000000)
Routing arc 3 of net '$abc$540$auto$alumacc.cc:485:replace_alu$4.CO[3]_new_' (44, 1) -> (44, 2)
   Routed (backwards):       wire: LogicTILE(44,02):OMUX47 (curr 0 hist 1.000000)
      wire: LogicTILE(44,02):RMUX87 (curr 0 hist 1.000000)
      wire: LogicTILE(44,01):RMUX71 (curr 0 hist 1.000000)
      wire: LogicTILE(44,01):IMUX40 (curr 0 hist 1.000000)
      wire: LogicTILE(44,01):alta_slice10:A (curr 0 hist 1.000000)
Routing net 'ctr[8]'...
Routing arc 0 of net 'ctr[8]' (45, 2) -> (45, 2)
   Routed (explored 1475 wires):       wire: LogicTILE(45,02):alta_slice13:C (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,02):alta_slice13:C <= LogicTILE(45,02):IMUX54:O0 (45, 2)
      wire: LogicTILE(45,02):IMUX54 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,02):IMUX54:I17 <= LogicTILE(45,02):RMUX77:O0 (45, 2)
      wire: LogicTILE(45,02):RMUX77 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,02):RMUX77:I19 <= LogicTILE(45,02):OMUX41:O0 (45, 2)
      wire: LogicTILE(45,02):OMUX41 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,02):OMUX41:I1 <= LogicTILE(45,02):alta_slice13:Q (45, 2)
      wire: LogicTILE(45,02):alta_slice13:Q (curr 0 hist 1.000000 share 1)
Routing arc 1 of net 'ctr[8]' (45, 2) -> (45, 2)
   Routed (backwards):       wire: LogicTILE(45,02):OMUX41 (curr 0 hist 1.000000)
      wire: LogicTILE(45,02):RMUX77 (curr 0 hist 1.000000)
      wire: LogicTILE(45,02):IMUX02 (curr 0 hist 1.000000)
      wire: LogicTILE(45,02):alta_slice00:C (curr 0 hist 1.000000)
Routing arc 2 of net 'ctr[8]' (45, 2) -> (45, 2)
   Routed (backwards):       wire: LogicTILE(45,02):OMUX41 (curr 0 hist 1.000000)
      wire: LogicTILE(45,02):RMUX77 (curr 0 hist 1.000000)
      wire: LogicTILE(45,02):IMUX30 (curr 0 hist 1.000000)
      wire: LogicTILE(45,02):alta_slice07:C (curr 0 hist 1.000000)
Routing net 'ctr[4]'...
Routing arc 0 of net 'ctr[4]' (44, 1) -> (44, 1)
   Routed (backwards):       wire: LogicTILE(44,01):OMUX28 (curr 0 hist 1.000000)
      wire: LogicTILE(44,01):IMUX37 (curr 0 hist 1.000000)
      wire: LogicTILE(44,01):alta_slice09:B (curr 0 hist 1.000000)
Routing arc 1 of net 'ctr[4]' (44, 1) -> (44, 1)
   Routed (backwards):       wire: LogicTILE(44,01):OMUX28 (curr 0 hist 1.000000)
      wire: LogicTILE(44,01):IMUX09 (curr 0 hist 1.000000)
      wire: LogicTILE(44,01):alta_slice02:B (curr 0 hist 1.000000)
Routing arc 2 of net 'ctr[4]' (44, 1) -> (44, 1)
   Routed (backwards):       wire: LogicTILE(44,01):OMUX28 (curr 0 hist 1.000000)
      wire: LogicTILE(44,01):IMUX45 (curr 0 hist 1.000000)
      wire: LogicTILE(44,01):alta_slice11:B (curr 0 hist 1.000000)
Routing arc 3 of net 'ctr[4]' (44, 1) -> (44, 1)
   Routed (backwards):       wire: LogicTILE(44,01):OMUX28 (curr 0 hist 1.000000)
      wire: LogicTILE(44,01):IMUX41 (curr 0 hist 1.000000)
      wire: LogicTILE(44,01):alta_slice10:B (curr 0 hist 1.000000)
Routing net 'ctr[24]'...
Routing arc 0 of net 'ctr[24]' (46, 2) -> (46, 2)
   Routed (explored 1000 wires):       wire: LogicTILE(46,02):alta_slice04:D (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,02):alta_slice04:D <= LogicTILE(46,02):IMUX19:O0 (46, 2)
      wire: LogicTILE(46,02):IMUX19 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,02):IMUX19:I10 <= LogicTILE(46,02):RMUX28:O0 (46, 2)
      wire: LogicTILE(46,02):RMUX28 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,02):RMUX28:I18 <= LogicTILE(46,02):OMUX14:O0 (46, 2)
      wire: LogicTILE(46,02):OMUX14 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,02):OMUX14:I1 <= LogicTILE(46,02):alta_slice04:Q (46, 2)
      wire: LogicTILE(46,02):alta_slice04:Q (curr 0 hist 1.000000 share 1)
Routing arc 1 of net 'ctr[24]' (46, 2) -> (46, 2)
   Routed (backwards):       wire: LogicTILE(46,02):OMUX14 (curr 0 hist 1.000000)
      wire: LogicTILE(46,02):RMUX28 (curr 0 hist 1.000000)
      wire: LogicTILE(46,02):IMUX55 (curr 0 hist 1.000000)
      wire: LogicTILE(46,02):alta_slice13:D (curr 0 hist 1.000000)
Routing arc 2 of net 'ctr[24]' (45, 0) -> (46, 2)
   Routed (explored 613 wires):       wire: IOTILE(45,00):IOMUX02 (curr 0 hist 1.000000 share 1)
         pip: IOTILE(45,00):IOMUX02:I1 <= IOTILE(45,00):RMUX06:O0 (45, 0)
      wire: IOTILE(45,00):RMUX06 (curr 0 hist 1.000000 share 1)
         pip: IOTILE(45,00):RMUX06:I5 <= LogicTILE(45,02):RMUX06:O0 (45, 0)
      wire: LogicTILE(45,02):RMUX06 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,02):RMUX06:I0 <= LogicTILE(46,02):RMUX25:O0 (45, 2)
      wire: LogicTILE(46,02):RMUX25 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,02):RMUX25:I18 <= LogicTILE(46,02):OMUX14:O0 (46, 2)
      wire: LogicTILE(46,02):OMUX14 (curr 0 hist 1.000000 share 3)
         pip: LogicTILE(46,02):OMUX14:I1 <= LogicTILE(46,02):alta_slice04:Q (46, 2)
      wire: LogicTILE(46,02):alta_slice04:Q (curr 0 hist 1.000000 share 3)
Routing net '$abc$540$auto$alumacc.cc:485:replace_alu$4.CO[18]_new_'...
Routing arc 0 of net '$abc$540$auto$alumacc.cc:485:replace_alu$4.CO[18]_new_' (47, 2) -> (47, 2)
   Routed (explored 1746 wires):       wire: LogicTILE(47,02):alta_slice15:A (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):alta_slice15:A <= LogicTILE(47,02):IMUX60:O0 (47, 2)
      wire: LogicTILE(47,02):IMUX60 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):IMUX60:I5 <= RogicTILE(48,02):RMUX62:O0 (47, 2)
      wire: RogicTILE(48,02):RMUX62 (curr 0 hist 1.000000 share 1)
         pip: RogicTILE(48,02):RMUX62:I18 <= LogicTILE(47,02):OMUX24:O0 (48, 2)
      wire: LogicTILE(47,02):OMUX24 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):OMUX24:I0 <= LogicTILE(47,02):alta_slice08:LutOut (47, 2)
      wire: LogicTILE(47,02):alta_slice08:LutOut (curr 0 hist 1.000000 share 1)
Routing arc 1 of net '$abc$540$auto$alumacc.cc:485:replace_alu$4.CO[18]_new_' (47, 2) -> (47, 2)
   Routed (explored 1373 wires):       wire: LogicTILE(47,02):alta_slice13:A (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):alta_slice13:A <= LogicTILE(47,02):IMUX52:O0 (47, 2)
      wire: LogicTILE(47,02):IMUX52 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):IMUX52:I4 <= RogicTILE(48,02):RMUX62:O0 (47, 2)
      wire: RogicTILE(48,02):RMUX62 (curr 0 hist 1.000000 share 2)
         pip: RogicTILE(48,02):RMUX62:I18 <= LogicTILE(47,02):OMUX24:O0 (48, 2)
      wire: LogicTILE(47,02):OMUX24 (curr 0 hist 1.000000 share 2)
         pip: LogicTILE(47,02):OMUX24:I0 <= LogicTILE(47,02):alta_slice08:LutOut (47, 2)
      wire: LogicTILE(47,02):alta_slice08:LutOut (curr 0 hist 1.000000 share 2)
Routing arc 2 of net '$abc$540$auto$alumacc.cc:485:replace_alu$4.CO[18]_new_' (47, 2) -> (47, 2)
   Routed (explored 1228 wires):       wire: LogicTILE(47,02):alta_slice03:A (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):alta_slice03:A <= LogicTILE(47,02):IMUX12:O0 (47, 2)
      wire: LogicTILE(47,02):IMUX12 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):IMUX12:I5 <= RogicTILE(48,02):RMUX62:O0 (47, 2)
      wire: RogicTILE(48,02):RMUX62 (curr 0 hist 1.000000 share 3)
         pip: RogicTILE(48,02):RMUX62:I18 <= LogicTILE(47,02):OMUX24:O0 (48, 2)
      wire: LogicTILE(47,02):OMUX24 (curr 0 hist 1.000000 share 3)
         pip: LogicTILE(47,02):OMUX24:I0 <= LogicTILE(47,02):alta_slice08:LutOut (47, 2)
      wire: LogicTILE(47,02):alta_slice08:LutOut (curr 0 hist 1.000000 share 3)
Routing arc 3 of net '$abc$540$auto$alumacc.cc:485:replace_alu$4.CO[18]_new_' (47, 2) -> (47, 2)
   Routed (explored 1229 wires):       wire: LogicTILE(47,02):alta_slice02:A (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):alta_slice02:A <= LogicTILE(47,02):IMUX08:O0 (47, 2)
      wire: LogicTILE(47,02):IMUX08 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):IMUX08:I4 <= RogicTILE(48,02):RMUX62:O0 (47, 2)
      wire: RogicTILE(48,02):RMUX62 (curr 0 hist 1.000000 share 4)
         pip: RogicTILE(48,02):RMUX62:I18 <= LogicTILE(47,02):OMUX24:O0 (48, 2)
      wire: LogicTILE(47,02):OMUX24 (curr 0 hist 1.000000 share 4)
         pip: LogicTILE(47,02):OMUX24:I0 <= LogicTILE(47,02):alta_slice08:LutOut (47, 2)
      wire: LogicTILE(47,02):alta_slice08:LutOut (curr 0 hist 1.000000 share 4)
Routing net 'ctr[23]'...
Routing arc 0 of net 'ctr[23]' (46, 2) -> (46, 2)
   Routed (explored 1258 wires):       wire: LogicTILE(46,02):alta_slice05:C (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,02):alta_slice05:C <= LogicTILE(46,02):IMUX22:O0 (46, 2)
      wire: LogicTILE(46,02):IMUX22 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,02):IMUX22:I12 <= LogicTILE(46,02):RMUX34:O0 (46, 2)
      wire: LogicTILE(46,02):RMUX34 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,02):RMUX34:I19 <= LogicTILE(46,02):OMUX17:O0 (46, 2)
      wire: LogicTILE(46,02):OMUX17 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,02):OMUX17:I1 <= LogicTILE(46,02):alta_slice05:Q (46, 2)
      wire: LogicTILE(46,02):alta_slice05:Q (curr 0 hist 1.000000 share 1)
Routing arc 1 of net 'ctr[23]' (46, 2) -> (46, 2)
   Routed (backwards):       wire: LogicTILE(46,02):OMUX17 (curr 0 hist 1.000000)
      wire: LogicTILE(46,02):RMUX34 (curr 0 hist 1.000000)
      wire: LogicTILE(46,02):IMUX18 (curr 0 hist 1.000000)
      wire: LogicTILE(46,02):alta_slice04:C (curr 0 hist 1.000000)
Routing arc 2 of net 'ctr[23]' (46, 2) -> (46, 2)
   Routed (backwards):       wire: LogicTILE(46,02):OMUX17 (curr 0 hist 1.000000)
      wire: LogicTILE(46,02):RMUX34 (curr 0 hist 1.000000)
      wire: LogicTILE(46,02):IMUX54 (curr 0 hist 1.000000)
      wire: LogicTILE(46,02):alta_slice13:C (curr 0 hist 1.000000)
Routing arc 3 of net 'ctr[23]' (46, 2) -> (49, 3)
   Routed (explored 692 wires):       wire: IOTILE(49,03):IOMUX03 (curr 0 hist 1.000000 share 1)
         pip: IOTILE(49,03):IOMUX03:I3 <= IOTILE(49,03):RMUX18:O0 (49, 3)
      wire: IOTILE(49,03):RMUX18 (curr 0 hist 1.000000 share 1)
         pip: IOTILE(49,03):RMUX18:I4 <= LogicTILE(47,03):RMUX60:O0 (49, 3)
      wire: LogicTILE(47,03):RMUX60 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,03):RMUX60:I12 <= LogicTILE(47,02):RMUX39:O0 (47, 3)
      wire: LogicTILE(47,02):RMUX39 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):RMUX39:I19 <= LogicTILE(46,02):OMUX15:O0 (47, 2)
      wire: LogicTILE(46,02):OMUX15 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,02):OMUX15:I1 <= LogicTILE(46,02):alta_slice05:Q (46, 2)
      wire: LogicTILE(46,02):alta_slice05:Q (curr 0 hist 1.000000 share 4)
Routing net 'ctr[6]'...
Routing arc 0 of net 'ctr[6]' (44, 1) -> (44, 1)
   Routed (explored 720 wires):       wire: LogicTILE(44,01):alta_slice11:D (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,01):alta_slice11:D <= LogicTILE(44,01):IMUX47:O0 (44, 1)
      wire: LogicTILE(44,01):IMUX47 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,01):IMUX47:I14 <= LogicTILE(44,01):RMUX65:O0 (44, 1)
      wire: LogicTILE(44,01):RMUX65 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,01):RMUX65:I21 <= LogicTILE(44,01):OMUX35:O0 (44, 1)
      wire: LogicTILE(44,01):OMUX35 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,01):OMUX35:I1 <= LogicTILE(44,01):alta_slice11:Q (44, 1)
      wire: LogicTILE(44,01):alta_slice11:Q (curr 0 hist 1.000000 share 1)
Routing arc 1 of net 'ctr[6]' (44, 1) -> (44, 1)
   Routed (backwards):       wire: LogicTILE(44,01):OMUX35 (curr 0 hist 1.000000)
      wire: LogicTILE(44,01):RMUX65 (curr 0 hist 1.000000)
      wire: LogicTILE(44,01):IMUX43 (curr 0 hist 1.000000)
      wire: LogicTILE(44,01):alta_slice10:D (curr 0 hist 1.000000)
Routing net 'ctr[22]'...
Routing arc 0 of net 'ctr[22]' (46, 2) -> (46, 2)
   Routed (backwards):       wire: LogicTILE(46,02):OMUX22 (curr 0 hist 1.000000)
      wire: LogicTILE(46,02):IMUX29 (curr 0 hist 1.000000)
      wire: LogicTILE(46,02):alta_slice07:B (curr 0 hist 1.000000)
Routing arc 1 of net 'ctr[22]' (46, 2) -> (46, 2)
   Routed (backwards):       wire: LogicTILE(46,02):OMUX22 (curr 0 hist 1.000000)
      wire: LogicTILE(46,02):IMUX21 (curr 0 hist 1.000000)
      wire: LogicTILE(46,02):alta_slice05:B (curr 0 hist 1.000000)
Routing arc 2 of net 'ctr[22]' (46, 2) -> (46, 2)
   Routed (backwards):       wire: LogicTILE(46,02):OMUX22 (curr 0 hist 1.000000)
      wire: LogicTILE(46,02):IMUX17 (curr 0 hist 1.000000)
      wire: LogicTILE(46,02):alta_slice04:B (curr 0 hist 1.000000)
Routing arc 3 of net 'ctr[22]' (46, 2) -> (46, 2)
   Routed (backwards):       wire: LogicTILE(46,02):OMUX22 (curr 0 hist 1.000000)
      wire: LogicTILE(46,02):IMUX53 (curr 0 hist 1.000000)
      wire: LogicTILE(46,02):alta_slice13:B (curr 0 hist 1.000000)
Routing arc 4 of net 'ctr[22]' (46, 2) -> (49, 3)
   Routed (explored 776 wires):       wire: IOTILE(49,03):IOMUX02 (curr 0 hist 1.000000 share 1)
         pip: IOTILE(49,03):IOMUX02:I1 <= IOTILE(49,03):RMUX06:O0 (49, 3)
      wire: IOTILE(49,03):RMUX06 (curr 0 hist 1.000000 share 1)
         pip: IOTILE(49,03):RMUX06:I6 <= LogicTILE(47,03):RMUX30:O0 (49, 3)
      wire: LogicTILE(47,03):RMUX30 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,03):RMUX30:I10 <= LogicTILE(47,02):RMUX31:O0 (47, 3)
      wire: LogicTILE(47,02):RMUX31 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):RMUX31:I21 <= LogicTILE(46,02):OMUX21:O0 (47, 2)
      wire: LogicTILE(46,02):OMUX21 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,02):OMUX21:I1 <= LogicTILE(46,02):alta_slice07:Q (46, 2)
      wire: LogicTILE(46,02):alta_slice07:Q (curr 0 hist 1.000000 share 5)
Routing net 'ctr[11]'...
Routing arc 0 of net 'ctr[11]' (45, 1) -> (45, 1)
   Routed (explored 1369 wires):       wire: LogicTILE(45,01):alta_slice00:C (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,01):alta_slice00:C <= LogicTILE(45,01):IMUX02:O0 (45, 1)
      wire: LogicTILE(45,01):IMUX02 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,01):IMUX02:I7 <= LogicTILE(45,01):RMUX11:O0 (45, 1)
      wire: LogicTILE(45,01):RMUX11 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,01):RMUX11:I18 <= LogicTILE(45,01):OMUX02:O0 (45, 1)
      wire: LogicTILE(45,01):OMUX02 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,01):OMUX02:I1 <= LogicTILE(45,01):alta_slice00:Q (45, 1)
      wire: LogicTILE(45,01):alta_slice00:Q (curr 0 hist 1.000000 share 1)
Routing arc 1 of net 'ctr[11]' (45, 1) -> (45, 1)
   Routed (explored 1192 wires):       wire: LogicTILE(45,01):alta_slice14:C (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,01):alta_slice14:C <= LogicTILE(45,01):IMUX58:O0 (45, 1)
      wire: LogicTILE(45,01):IMUX58 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,01):IMUX58:I7 <= LogicTILE(45,01):RMUX11:O0 (45, 1)
      wire: LogicTILE(45,01):RMUX11 (curr 0 hist 1.000000 share 2)
         pip: LogicTILE(45,01):RMUX11:I18 <= LogicTILE(45,01):OMUX02:O0 (45, 1)
      wire: LogicTILE(45,01):OMUX02 (curr 0 hist 1.000000 share 2)
         pip: LogicTILE(45,01):OMUX02:I1 <= LogicTILE(45,01):alta_slice00:Q (45, 1)
      wire: LogicTILE(45,01):alta_slice00:Q (curr 0 hist 1.000000 share 2)
Routing arc 2 of net 'ctr[11]' (45, 1) -> (45, 1)
   Routed (explored 1186 wires):       wire: LogicTILE(45,01):alta_slice03:C (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,01):alta_slice03:C <= LogicTILE(45,01):IMUX14:O0 (45, 1)
      wire: LogicTILE(45,01):IMUX14 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,01):IMUX14:I7 <= LogicTILE(45,01):RMUX11:O0 (45, 1)
      wire: LogicTILE(45,01):RMUX11 (curr 0 hist 1.000000 share 3)
         pip: LogicTILE(45,01):RMUX11:I18 <= LogicTILE(45,01):OMUX02:O0 (45, 1)
      wire: LogicTILE(45,01):OMUX02 (curr 0 hist 1.000000 share 3)
         pip: LogicTILE(45,01):OMUX02:I1 <= LogicTILE(45,01):alta_slice00:Q (45, 1)
      wire: LogicTILE(45,01):alta_slice00:Q (curr 0 hist 1.000000 share 3)
Routing net '$abc$540$new_n70_'...
Routing arc 0 of net '$abc$540$new_n70_' (45, 1) -> (46, 1)
   Routed (explored 2216 wires):       wire: LogicTILE(46,01):alta_slice11:A (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,01):alta_slice11:A <= LogicTILE(46,01):IMUX44:O0 (46, 1)
      wire: LogicTILE(46,01):IMUX44 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,01):IMUX44:I7 <= LogicTILE(46,01):RMUX05:O0 (46, 1)
      wire: LogicTILE(46,01):RMUX05 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,01):RMUX05:I21 <= LogicTILE(45,01):OMUX09:O0 (46, 1)
      wire: LogicTILE(45,01):OMUX09 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,01):OMUX09:I0 <= LogicTILE(45,01):alta_slice03:LutOut (45, 1)
      wire: LogicTILE(45,01):alta_slice03:LutOut (curr 0 hist 1.000000 share 1)
Routing arc 1 of net '$abc$540$new_n70_' (45, 1) -> (46, 1)
   Routed (explored 2121 wires):       wire: LogicTILE(46,01):alta_slice02:A (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,01):alta_slice02:A <= LogicTILE(46,01):IMUX08:O0 (46, 1)
      wire: LogicTILE(46,01):IMUX08 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,01):IMUX08:I7 <= LogicTILE(46,01):RMUX05:O0 (46, 1)
      wire: LogicTILE(46,01):RMUX05 (curr 0 hist 1.000000 share 2)
         pip: LogicTILE(46,01):RMUX05:I21 <= LogicTILE(45,01):OMUX09:O0 (46, 1)
      wire: LogicTILE(45,01):OMUX09 (curr 0 hist 1.000000 share 2)
         pip: LogicTILE(45,01):OMUX09:I0 <= LogicTILE(45,01):alta_slice03:LutOut (45, 1)
      wire: LogicTILE(45,01):alta_slice03:LutOut (curr 0 hist 1.000000 share 2)
Routing arc 2 of net '$abc$540$new_n70_' (45, 1) -> (46, 1)
   Routed (explored 2040 wires):       wire: LogicTILE(46,01):alta_slice09:A (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,01):alta_slice09:A <= LogicTILE(46,01):IMUX36:O0 (46, 1)
      wire: LogicTILE(46,01):IMUX36 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,01):IMUX36:I7 <= LogicTILE(46,01):RMUX05:O0 (46, 1)
      wire: LogicTILE(46,01):RMUX05 (curr 0 hist 1.000000 share 3)
         pip: LogicTILE(46,01):RMUX05:I21 <= LogicTILE(45,01):OMUX09:O0 (46, 1)
      wire: LogicTILE(45,01):OMUX09 (curr 0 hist 1.000000 share 3)
         pip: LogicTILE(45,01):OMUX09:I0 <= LogicTILE(45,01):alta_slice03:LutOut (45, 1)
      wire: LogicTILE(45,01):alta_slice03:LutOut (curr 0 hist 1.000000 share 3)
Routing arc 3 of net '$abc$540$new_n70_' (45, 1) -> (46, 1)
   Routed (explored 2022 wires):       wire: LogicTILE(46,01):alta_slice06:A (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,01):alta_slice06:A <= LogicTILE(46,01):IMUX24:O0 (46, 1)
      wire: LogicTILE(46,01):IMUX24 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,01):IMUX24:I7 <= LogicTILE(46,01):RMUX05:O0 (46, 1)
      wire: LogicTILE(46,01):RMUX05 (curr 0 hist 1.000000 share 4)
         pip: LogicTILE(46,01):RMUX05:I21 <= LogicTILE(45,01):OMUX09:O0 (46, 1)
      wire: LogicTILE(45,01):OMUX09 (curr 0 hist 1.000000 share 4)
         pip: LogicTILE(45,01):OMUX09:I0 <= LogicTILE(45,01):alta_slice03:LutOut (45, 1)
      wire: LogicTILE(45,01):alta_slice03:LutOut (curr 0 hist 1.000000 share 4)
Routing net '$PACKER_VCC_NET'...
Routing arc 0 of net '$PACKER_VCC_NET' (44, 2) -> (47, 2)
   Routed (explored 2208 wires):       wire: LogicTILE(44,02):alta_slice06:C (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,02):alta_slice06:C <= LogicTILE(44,02):IMUX26:O0 (44, 2)
      wire: LogicTILE(44,02):IMUX26 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,02):IMUX26:I7 <= LogicTILE(44,02):RMUX11:O0 (44, 2)
      wire: LogicTILE(44,02):RMUX11 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,02):RMUX11:I2 <= LogicTILE(47,02):RMUX25:O0 (44, 2)
      wire: LogicTILE(47,02):RMUX25 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):RMUX25:I18 <= LogicTILE(47,02):OMUX14:O0 (47, 2)
      wire: LogicTILE(47,02):OMUX14 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):OMUX14:I0 <= LogicTILE(47,02):alta_slice04:LutOut (47, 2)
      wire: LogicTILE(47,02):alta_slice04:LutOut (curr 0 hist 1.000000 share 1)
Routing arc 1 of net '$PACKER_VCC_NET' (44, 2) -> (47, 2)
   Routed (explored 1288 wires):       wire: LogicTILE(44,02):alta_slice06:D (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,02):alta_slice06:D <= LogicTILE(44,02):IMUX27:O0 (44, 2)
      wire: LogicTILE(44,02):IMUX27 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,02):IMUX27:I0 <= LogicTILE(45,02):RMUX08:O0 (44, 2)
      wire: LogicTILE(45,02):RMUX08 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,02):RMUX08:I1 <= LogicTILE(47,02):RMUX25:O0 (45, 2)
      wire: LogicTILE(47,02):RMUX25 (curr 0 hist 1.000000 share 2)
         pip: LogicTILE(47,02):RMUX25:I18 <= LogicTILE(47,02):OMUX14:O0 (47, 2)
      wire: LogicTILE(47,02):OMUX14 (curr 0 hist 1.000000 share 2)
         pip: LogicTILE(47,02):OMUX14:I0 <= LogicTILE(47,02):alta_slice04:LutOut (47, 2)
      wire: LogicTILE(47,02):alta_slice04:LutOut (curr 0 hist 1.000000 share 2)
Routing arc 2 of net '$PACKER_VCC_NET' (44, 2) -> (47, 2)
   Routed (backwards):       wire: LogicTILE(47,02):OMUX14 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):RMUX25 (curr 0 hist 1.000000)
      wire: LogicTILE(45,02):RMUX08 (curr 0 hist 1.000000)
      wire: LogicTILE(44,02):IMUX15 (curr 0 hist 1.000000)
      wire: LogicTILE(44,02):alta_slice03:D (curr 0 hist 1.000000)
Routing arc 3 of net '$PACKER_VCC_NET' (44, 1) -> (47, 2)
   Routed (explored 4595 wires):       wire: LogicTILE(44,01):alta_slice09:C (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,01):alta_slice09:C <= LogicTILE(44,01):IMUX38:O0 (44, 1)
      wire: LogicTILE(44,01):IMUX38 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,01):IMUX38:I12 <= LogicTILE(44,01):RMUX34:O0 (44, 1)
      wire: LogicTILE(44,01):RMUX34 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,01):RMUX34:I9 <= LogicTILE(44,02):RMUX06:O0 (44, 1)
      wire: LogicTILE(44,02):RMUX06 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,02):RMUX06:I2 <= LogicTILE(47,02):RMUX25:O0 (44, 2)
      wire: LogicTILE(47,02):RMUX25 (curr 0 hist 1.000000 share 4)
         pip: LogicTILE(47,02):RMUX25:I18 <= LogicTILE(47,02):OMUX14:O0 (47, 2)
      wire: LogicTILE(47,02):OMUX14 (curr 0 hist 1.000000 share 4)
         pip: LogicTILE(47,02):OMUX14:I0 <= LogicTILE(47,02):alta_slice04:LutOut (47, 2)
      wire: LogicTILE(47,02):alta_slice04:LutOut (curr 0 hist 1.000000 share 4)
Routing arc 4 of net '$PACKER_VCC_NET' (44, 1) -> (47, 2)
   Routed (explored 2085 wires):       wire: LogicTILE(44,01):alta_slice09:D (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,01):alta_slice09:D <= LogicTILE(44,01):IMUX39:O0 (44, 1)
      wire: LogicTILE(44,01):IMUX39 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,01):IMUX39:I11 <= LogicTILE(44,01):RMUX29:O0 (44, 1)
      wire: LogicTILE(44,01):RMUX29 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,01):RMUX29:I16 <= LogicTILE(44,02):RMUX06:O0 (44, 1)
      wire: LogicTILE(44,02):RMUX06 (curr 0 hist 1.000000 share 2)
         pip: LogicTILE(44,02):RMUX06:I2 <= LogicTILE(47,02):RMUX25:O0 (44, 2)
      wire: LogicTILE(47,02):RMUX25 (curr 0 hist 1.000000 share 5)
         pip: LogicTILE(47,02):RMUX25:I18 <= LogicTILE(47,02):OMUX14:O0 (47, 2)
      wire: LogicTILE(47,02):OMUX14 (curr 0 hist 1.000000 share 5)
         pip: LogicTILE(47,02):OMUX14:I0 <= LogicTILE(47,02):alta_slice04:LutOut (47, 2)
      wire: LogicTILE(47,02):alta_slice04:LutOut (curr 0 hist 1.000000 share 5)
Routing arc 5 of net '$PACKER_VCC_NET' (44, 1) -> (47, 2)
   Routed (backwards):       wire: LogicTILE(47,02):OMUX14 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):RMUX25 (curr 0 hist 1.000000)
      wire: LogicTILE(44,02):RMUX06 (curr 0 hist 1.000000)
      wire: LogicTILE(44,01):RMUX29 (curr 0 hist 1.000000)
      wire: LogicTILE(44,01):IMUX11 (curr 0 hist 1.000000)
      wire: LogicTILE(44,01):alta_slice02:D (curr 0 hist 1.000000)
Routing arc 6 of net '$PACKER_VCC_NET' (45, 2) -> (47, 2)
   Routed (explored 2113 wires):       wire: LogicTILE(45,02):alta_slice15:C (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,02):alta_slice15:C <= LogicTILE(45,02):IMUX62:O0 (45, 2)
      wire: LogicTILE(45,02):IMUX62 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,02):IMUX62:I7 <= LogicTILE(45,02):RMUX11:O0 (45, 2)
      wire: LogicTILE(45,02):RMUX11 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,02):RMUX11:I1 <= LogicTILE(47,02):RMUX25:O0 (45, 2)
      wire: LogicTILE(47,02):RMUX25 (curr 0 hist 1.000000 share 7)
         pip: LogicTILE(47,02):RMUX25:I18 <= LogicTILE(47,02):OMUX14:O0 (47, 2)
      wire: LogicTILE(47,02):OMUX14 (curr 0 hist 1.000000 share 7)
         pip: LogicTILE(47,02):OMUX14:I0 <= LogicTILE(47,02):alta_slice04:LutOut (47, 2)
      wire: LogicTILE(47,02):alta_slice04:LutOut (curr 0 hist 1.000000 share 7)
Routing arc 7 of net '$PACKER_VCC_NET' (45, 2) -> (47, 2)
   Routed (explored 1444 wires):       wire: LogicTILE(45,02):alta_slice15:D (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,02):alta_slice15:D <= LogicTILE(45,02):IMUX63:O0 (45, 2)
      wire: LogicTILE(45,02):IMUX63 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,02):IMUX63:I0 <= LogicTILE(46,02):RMUX08:O0 (45, 2)
      wire: LogicTILE(46,02):RMUX08 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,02):RMUX08:I0 <= LogicTILE(47,02):RMUX25:O0 (46, 2)
      wire: LogicTILE(47,02):RMUX25 (curr 0 hist 1.000000 share 8)
         pip: LogicTILE(47,02):RMUX25:I18 <= LogicTILE(47,02):OMUX14:O0 (47, 2)
      wire: LogicTILE(47,02):OMUX14 (curr 0 hist 1.000000 share 8)
         pip: LogicTILE(47,02):OMUX14:I0 <= LogicTILE(47,02):alta_slice04:LutOut (47, 2)
      wire: LogicTILE(47,02):alta_slice04:LutOut (curr 0 hist 1.000000 share 8)
Routing arc 8 of net '$PACKER_VCC_NET' (45, 2) -> (47, 2)
   Routed (backwards):       wire: LogicTILE(47,02):OMUX14 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):RMUX25 (curr 0 hist 1.000000)
      wire: LogicTILE(46,02):RMUX08 (curr 0 hist 1.000000)
      wire: LogicTILE(45,02):IMUX55 (curr 0 hist 1.000000)
      wire: LogicTILE(45,02):alta_slice13:D (curr 0 hist 1.000000)
Routing arc 9 of net '$PACKER_VCC_NET' (45, 1) -> (47, 2)
   Routed (explored 5459 wires):       wire: LogicTILE(45,01):alta_slice06:C (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,01):alta_slice06:C <= LogicTILE(45,01):IMUX26:O0 (45, 1)
      wire: LogicTILE(45,01):IMUX26 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,01):IMUX26:I12 <= LogicTILE(45,01):RMUX34:O0 (45, 1)
      wire: LogicTILE(45,01):RMUX34 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,01):RMUX34:I9 <= LogicTILE(45,02):RMUX06:O0 (45, 1)
      wire: LogicTILE(45,02):RMUX06 (curr 1 hist 1.000000 share 1)
         pip: LogicTILE(45,02):RMUX06:I1 <= LogicTILE(47,02):RMUX25:O0 (45, 2)
      wire: LogicTILE(47,02):RMUX25 (curr 0 hist 1.000000 share 10)
         pip: LogicTILE(47,02):RMUX25:I18 <= LogicTILE(47,02):OMUX14:O0 (47, 2)
      wire: LogicTILE(47,02):OMUX14 (curr 0 hist 1.000000 share 10)
         pip: LogicTILE(47,02):OMUX14:I0 <= LogicTILE(47,02):alta_slice04:LutOut (47, 2)
      wire: LogicTILE(47,02):alta_slice04:LutOut (curr 0 hist 1.000000 share 10)
Routing arc 10 of net '$PACKER_VCC_NET' (45, 1) -> (47, 2)
   Routed (explored 2807 wires):       wire: LogicTILE(45,01):alta_slice06:D (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,01):alta_slice06:D <= LogicTILE(45,01):IMUX27:O0 (45, 1)
      wire: LogicTILE(45,01):IMUX27 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,01):IMUX27:I11 <= LogicTILE(45,01):RMUX29:O0 (45, 1)
      wire: LogicTILE(45,01):RMUX29 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,01):RMUX29:I16 <= LogicTILE(45,02):RMUX06:O0 (45, 1)
      wire: LogicTILE(45,02):RMUX06 (curr 1 hist 1.000000 share 2)
         pip: LogicTILE(45,02):RMUX06:I1 <= LogicTILE(47,02):RMUX25:O0 (45, 2)
      wire: LogicTILE(47,02):RMUX25 (curr 0 hist 1.000000 share 11)
         pip: LogicTILE(47,02):RMUX25:I18 <= LogicTILE(47,02):OMUX14:O0 (47, 2)
      wire: LogicTILE(47,02):OMUX14 (curr 0 hist 1.000000 share 11)
         pip: LogicTILE(47,02):OMUX14:I0 <= LogicTILE(47,02):alta_slice04:LutOut (47, 2)
      wire: LogicTILE(47,02):alta_slice04:LutOut (curr 0 hist 1.000000 share 11)
Routing arc 11 of net '$PACKER_VCC_NET' (45, 1) -> (47, 2)
   Routed (explored 1507 wires):       wire: LogicTILE(45,01):alta_slice00:D (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,01):alta_slice00:D <= LogicTILE(45,01):IMUX03:O0 (45, 1)
      wire: LogicTILE(45,01):IMUX03 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,01):IMUX03:I11 <= LogicTILE(45,01):RMUX29:O0 (45, 1)
      wire: LogicTILE(45,01):RMUX29 (curr 0 hist 1.000000 share 2)
         pip: LogicTILE(45,01):RMUX29:I16 <= LogicTILE(45,02):RMUX06:O0 (45, 1)
      wire: LogicTILE(45,02):RMUX06 (curr 1 hist 1.000000 share 3)
         pip: LogicTILE(45,02):RMUX06:I1 <= LogicTILE(47,02):RMUX25:O0 (45, 2)
      wire: LogicTILE(47,02):RMUX25 (curr 0 hist 1.000000 share 12)
         pip: LogicTILE(47,02):RMUX25:I18 <= LogicTILE(47,02):OMUX14:O0 (47, 2)
      wire: LogicTILE(47,02):OMUX14 (curr 0 hist 1.000000 share 12)
         pip: LogicTILE(47,02):OMUX14:I0 <= LogicTILE(47,02):alta_slice04:LutOut (47, 2)
      wire: LogicTILE(47,02):alta_slice04:LutOut (curr 0 hist 1.000000 share 12)
Routing arc 12 of net '$PACKER_VCC_NET' (46, 1) -> (47, 2)
   Routed (explored 4175 wires):       wire: LogicTILE(46,01):alta_slice11:C (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,01):alta_slice11:C <= LogicTILE(46,01):IMUX46:O0 (46, 1)
      wire: LogicTILE(46,01):IMUX46 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,01):IMUX46:I12 <= LogicTILE(46,01):RMUX34:O0 (46, 1)
      wire: LogicTILE(46,01):RMUX34 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,01):RMUX34:I9 <= LogicTILE(46,02):RMUX06:O0 (46, 1)
      wire: LogicTILE(46,02):RMUX06 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,02):RMUX06:I0 <= LogicTILE(47,02):RMUX25:O0 (46, 2)
      wire: LogicTILE(47,02):RMUX25 (curr 0 hist 1.000000 share 13)
         pip: LogicTILE(47,02):RMUX25:I18 <= LogicTILE(47,02):OMUX14:O0 (47, 2)
      wire: LogicTILE(47,02):OMUX14 (curr 0 hist 1.000000 share 13)
         pip: LogicTILE(47,02):OMUX14:I0 <= LogicTILE(47,02):alta_slice04:LutOut (47, 2)
      wire: LogicTILE(47,02):alta_slice04:LutOut (curr 0 hist 1.000000 share 13)
Routing arc 13 of net '$PACKER_VCC_NET' (46, 1) -> (47, 2)
   Routed (explored 2710 wires):       wire: LogicTILE(46,01):alta_slice11:D (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,01):alta_slice11:D <= LogicTILE(46,01):IMUX47:O0 (46, 1)
      wire: LogicTILE(46,01):IMUX47 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,01):IMUX47:I10 <= LogicTILE(46,01):RMUX28:O0 (46, 1)
      wire: LogicTILE(46,01):RMUX28 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,01):RMUX28:I16 <= LogicTILE(46,02):RMUX06:O0 (46, 1)
      wire: LogicTILE(46,02):RMUX06 (curr 0 hist 1.000000 share 2)
         pip: LogicTILE(46,02):RMUX06:I0 <= LogicTILE(47,02):RMUX25:O0 (46, 2)
      wire: LogicTILE(47,02):RMUX25 (curr 0 hist 1.000000 share 14)
         pip: LogicTILE(47,02):RMUX25:I18 <= LogicTILE(47,02):OMUX14:O0 (47, 2)
      wire: LogicTILE(47,02):OMUX14 (curr 0 hist 1.000000 share 14)
         pip: LogicTILE(47,02):OMUX14:I0 <= LogicTILE(47,02):alta_slice04:LutOut (47, 2)
      wire: LogicTILE(47,02):alta_slice04:LutOut (curr 0 hist 1.000000 share 14)
Routing arc 14 of net '$PACKER_VCC_NET' (46, 1) -> (47, 2)
   Routed (backwards):       wire: LogicTILE(47,02):OMUX14 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):RMUX25 (curr 0 hist 1.000000)
      wire: LogicTILE(46,02):RMUX06 (curr 0 hist 1.000000)
      wire: LogicTILE(46,01):RMUX28 (curr 0 hist 1.000000)
      wire: LogicTILE(46,01):IMUX11 (curr 0 hist 1.000000)
      wire: LogicTILE(46,01):alta_slice02:D (curr 0 hist 1.000000)
Routing arc 15 of net '$PACKER_VCC_NET' (47, 2) -> (47, 2)
   Routed (backwards):       wire: LogicTILE(47,02):BufMUX04 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):IMUX30 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):alta_slice07:C (curr 0 hist 1.000000)
Routing arc 16 of net '$PACKER_VCC_NET' (47, 2) -> (47, 2)
   Routed (explored 1181 wires):       wire: LogicTILE(47,02):alta_slice07:D (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):alta_slice07:D <= LogicTILE(47,02):IMUX31:O0 (47, 2)
      wire: LogicTILE(47,02):IMUX31 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):IMUX31:I10 <= LogicTILE(47,02):RMUX28:O0 (47, 2)
      wire: LogicTILE(47,02):RMUX28 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):RMUX28:I18 <= LogicTILE(47,02):OMUX14:O0 (47, 2)
      wire: LogicTILE(47,02):OMUX14 (curr 0 hist 1.000000 share 16)
         pip: LogicTILE(47,02):OMUX14:I0 <= LogicTILE(47,02):alta_slice04:LutOut (47, 2)
      wire: LogicTILE(47,02):alta_slice04:LutOut (curr 0 hist 1.000000 share 17)
Routing arc 17 of net '$PACKER_VCC_NET' (47, 2) -> (47, 2)
   Routed (backwards):       wire: LogicTILE(47,02):OMUX14 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):RMUX28 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):IMUX47 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):alta_slice11:D (curr 0 hist 1.000000)
Routing arc 18 of net '$PACKER_VCC_NET' (47, 2) -> (47, 2)
   Routed (backwards):       wire: LogicTILE(47,02):BufMUX04 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):IMUX62 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):alta_slice15:C (curr 0 hist 1.000000)
Routing arc 19 of net '$PACKER_VCC_NET' (47, 2) -> (47, 2)
   Routed (backwards):       wire: LogicTILE(47,02):OMUX14 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):RMUX28 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):IMUX63 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):alta_slice15:D (curr 0 hist 1.000000)
Routing arc 20 of net '$PACKER_VCC_NET' (47, 2) -> (47, 2)
   Routed (backwards):       wire: LogicTILE(47,02):OMUX14 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):RMUX28 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):IMUX55 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):alta_slice13:D (curr 0 hist 1.000000)
Routing arc 21 of net '$PACKER_VCC_NET' (46, 2) -> (47, 2)
   Routed (explored 2466 wires):       wire: LogicTILE(46,02):alta_slice07:C (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,02):alta_slice07:C <= LogicTILE(46,02):IMUX30:O0 (46, 2)
      wire: LogicTILE(46,02):IMUX30 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,02):IMUX30:I7 <= LogicTILE(46,02):RMUX11:O0 (46, 2)
      wire: LogicTILE(46,02):RMUX11 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,02):RMUX11:I0 <= LogicTILE(47,02):RMUX25:O0 (46, 2)
      wire: LogicTILE(47,02):RMUX25 (curr 0 hist 1.000000 share 16)
         pip: LogicTILE(47,02):RMUX25:I18 <= LogicTILE(47,02):OMUX14:O0 (47, 2)
      wire: LogicTILE(47,02):OMUX14 (curr 0 hist 1.000000 share 20)
         pip: LogicTILE(47,02):OMUX14:I0 <= LogicTILE(47,02):alta_slice04:LutOut (47, 2)
      wire: LogicTILE(47,02):alta_slice04:LutOut (curr 0 hist 1.000000 share 22)
Routing arc 22 of net '$PACKER_VCC_NET' (46, 2) -> (47, 2)
   Routed (explored 1078 wires):       wire: LogicTILE(46,02):alta_slice07:D (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,02):alta_slice07:D <= LogicTILE(46,02):IMUX31:O0 (46, 2)
      wire: LogicTILE(46,02):IMUX31 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,02):IMUX31:I2 <= LogicTILE(47,02):RMUX32:O0 (46, 2)
      wire: LogicTILE(47,02):RMUX32 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):RMUX32:I18 <= LogicTILE(47,02):OMUX14:O0 (47, 2)
      wire: LogicTILE(47,02):OMUX14 (curr 0 hist 1.000000 share 21)
         pip: LogicTILE(47,02):OMUX14:I0 <= LogicTILE(47,02):alta_slice04:LutOut (47, 2)
      wire: LogicTILE(47,02):alta_slice04:LutOut (curr 0 hist 1.000000 share 23)
Routing arc 23 of net '$PACKER_VCC_NET' (46, 2) -> (47, 2)
   Routed (backwards):       wire: LogicTILE(47,02):OMUX14 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):RMUX32 (curr 0 hist 1.000000)
      wire: LogicTILE(46,02):IMUX23 (curr 0 hist 1.000000)
      wire: LogicTILE(46,02):alta_slice05:D (curr 0 hist 1.000000)
Routing arc 24 of net '$PACKER_VCC_NET' (45, 1) -> (47, 2)
   Routed (explored 1877 wires):       wire: LogicTILE(45,01):alta_slice12:C (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,01):alta_slice12:C <= LogicTILE(45,01):IMUX50:O0 (45, 1)
      wire: LogicTILE(45,01):IMUX50 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,01):IMUX50:I12 <= LogicTILE(45,01):RMUX34:O0 (45, 1)
      wire: LogicTILE(45,01):RMUX34 (curr 0 hist 1.000000 share 2)
         pip: LogicTILE(45,01):RMUX34:I9 <= LogicTILE(45,02):RMUX06:O0 (45, 1)
      wire: LogicTILE(45,02):RMUX06 (curr 1 hist 1.000000 share 4)
         pip: LogicTILE(45,02):RMUX06:I1 <= LogicTILE(47,02):RMUX25:O0 (45, 2)
      wire: LogicTILE(47,02):RMUX25 (curr 0 hist 1.000000 share 17)
         pip: LogicTILE(47,02):RMUX25:I18 <= LogicTILE(47,02):OMUX14:O0 (47, 2)
      wire: LogicTILE(47,02):OMUX14 (curr 0 hist 1.000000 share 23)
         pip: LogicTILE(47,02):OMUX14:I0 <= LogicTILE(47,02):alta_slice04:LutOut (47, 2)
      wire: LogicTILE(47,02):alta_slice04:LutOut (curr 0 hist 1.000000 share 25)
Routing arc 25 of net '$PACKER_VCC_NET' (45, 1) -> (47, 2)
   Routed (explored 981 wires):       wire: LogicTILE(45,01):alta_slice12:D (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,01):alta_slice12:D <= LogicTILE(45,01):IMUX51:O0 (45, 1)
      wire: LogicTILE(45,01):IMUX51 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,01):IMUX51:I11 <= LogicTILE(45,01):RMUX29:O0 (45, 1)
      wire: LogicTILE(45,01):RMUX29 (curr 0 hist 1.000000 share 3)
         pip: LogicTILE(45,01):RMUX29:I16 <= LogicTILE(45,02):RMUX06:O0 (45, 1)
      wire: LogicTILE(45,02):RMUX06 (curr 1 hist 1.000000 share 5)
         pip: LogicTILE(45,02):RMUX06:I1 <= LogicTILE(47,02):RMUX25:O0 (45, 2)
      wire: LogicTILE(47,02):RMUX25 (curr 0 hist 1.000000 share 18)
         pip: LogicTILE(47,02):RMUX25:I18 <= LogicTILE(47,02):OMUX14:O0 (47, 2)
      wire: LogicTILE(47,02):OMUX14 (curr 0 hist 1.000000 share 24)
         pip: LogicTILE(47,02):OMUX14:I0 <= LogicTILE(47,02):alta_slice04:LutOut (47, 2)
      wire: LogicTILE(47,02):alta_slice04:LutOut (curr 0 hist 1.000000 share 26)
Routing arc 26 of net '$PACKER_VCC_NET' (44, 2) -> (47, 2)
   Routed (explored 1846 wires):       wire: LogicTILE(44,02):alta_slice04:B (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,02):alta_slice04:B <= LogicTILE(44,02):IMUX17:O0 (44, 2)
      wire: LogicTILE(44,02):IMUX17 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,02):IMUX17:I7 <= LogicTILE(44,02):RMUX11:O0 (44, 2)
      wire: LogicTILE(44,02):RMUX11 (curr 0 hist 1.000000 share 2)
         pip: LogicTILE(44,02):RMUX11:I2 <= LogicTILE(47,02):RMUX25:O0 (44, 2)
      wire: LogicTILE(47,02):RMUX25 (curr 0 hist 1.000000 share 19)
         pip: LogicTILE(47,02):RMUX25:I18 <= LogicTILE(47,02):OMUX14:O0 (47, 2)
      wire: LogicTILE(47,02):OMUX14 (curr 0 hist 1.000000 share 25)
         pip: LogicTILE(47,02):OMUX14:I0 <= LogicTILE(47,02):alta_slice04:LutOut (47, 2)
      wire: LogicTILE(47,02):alta_slice04:LutOut (curr 0 hist 1.000000 share 27)
Routing arc 27 of net '$PACKER_VCC_NET' (44, 2) -> (47, 2)
   Routed (explored 1269 wires):       wire: LogicTILE(44,02):alta_slice04:C (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,02):alta_slice04:C <= LogicTILE(44,02):IMUX18:O0 (44, 2)
      wire: LogicTILE(44,02):IMUX18 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,02):IMUX18:I7 <= LogicTILE(44,02):RMUX11:O0 (44, 2)
      wire: LogicTILE(44,02):RMUX11 (curr 0 hist 1.000000 share 3)
         pip: LogicTILE(44,02):RMUX11:I2 <= LogicTILE(47,02):RMUX25:O0 (44, 2)
      wire: LogicTILE(47,02):RMUX25 (curr 0 hist 1.000000 share 20)
         pip: LogicTILE(47,02):RMUX25:I18 <= LogicTILE(47,02):OMUX14:O0 (47, 2)
      wire: LogicTILE(47,02):OMUX14 (curr 0 hist 1.000000 share 26)
         pip: LogicTILE(47,02):OMUX14:I0 <= LogicTILE(47,02):alta_slice04:LutOut (47, 2)
      wire: LogicTILE(47,02):alta_slice04:LutOut (curr 0 hist 1.000000 share 28)
Routing arc 28 of net '$PACKER_VCC_NET' (44, 2) -> (47, 2)
   Routed (backwards):       wire: LogicTILE(47,02):OMUX14 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):RMUX25 (curr 0 hist 1.000000)
      wire: LogicTILE(45,02):RMUX08 (curr 0 hist 1.000000)
      wire: LogicTILE(44,02):IMUX19 (curr 0 hist 1.000000)
      wire: LogicTILE(44,02):alta_slice04:D (curr 0 hist 1.000000)
Routing net '$abc$540$auto$alumacc.cc:485:replace_alu$4.CO[24]_new_'...
Routing arc 0 of net '$abc$540$auto$alumacc.cc:485:replace_alu$4.CO[24]_new_' (45, 1) -> (46, 2)
   Routed (explored 3487 wires):       wire: LogicTILE(45,01):alta_slice12:A (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,01):alta_slice12:A <= LogicTILE(45,01):IMUX48:O0 (45, 1)
      wire: LogicTILE(45,01):IMUX48 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,01):IMUX48:I2 <= LogicTILE(46,01):RMUX38:O0 (45, 1)
      wire: LogicTILE(46,01):RMUX38 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,01):RMUX38:I11 <= LogicTILE(46,02):RMUX79:O0 (46, 1)
      wire: LogicTILE(46,02):RMUX79 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,02):RMUX79:I19 <= LogicTILE(46,02):OMUX41:O0 (46, 2)
      wire: LogicTILE(46,02):OMUX41 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,02):OMUX41:I0 <= LogicTILE(46,02):alta_slice13:LutOut (46, 2)
      wire: LogicTILE(46,02):alta_slice13:LutOut (curr 0 hist 1.000000 share 1)
Routing net '$abc$540$auto$alumacc.cc:485:replace_alu$4.CO[21]_new_'...
Routing arc 0 of net '$abc$540$auto$alumacc.cc:485:replace_alu$4.CO[21]_new_' (46, 2) -> (47, 2)
   Routed (explored 1985 wires):       wire: LogicTILE(46,02):alta_slice07:A (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,02):alta_slice07:A <= LogicTILE(46,02):IMUX28:O0 (46, 2)
      wire: LogicTILE(46,02):IMUX28 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,02):IMUX28:I1 <= LogicTILE(47,02):RMUX14:O0 (46, 2)
      wire: LogicTILE(47,02):RMUX14 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):RMUX14:I20 <= LogicTILE(47,02):OMUX08:O0 (47, 2)
      wire: LogicTILE(47,02):OMUX08 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):OMUX08:I0 <= LogicTILE(47,02):alta_slice02:LutOut (47, 2)
      wire: LogicTILE(47,02):alta_slice02:LutOut (curr 0 hist 1.000000 share 1)
Routing arc 1 of net '$abc$540$auto$alumacc.cc:485:replace_alu$4.CO[21]_new_' (46, 2) -> (47, 2)
   Routed (backwards):       wire: LogicTILE(47,02):OMUX08 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):RMUX14 (curr 0 hist 1.000000)
      wire: LogicTILE(46,02):IMUX20 (curr 0 hist 1.000000)
      wire: LogicTILE(46,02):alta_slice05:A (curr 0 hist 1.000000)
Routing arc 2 of net '$abc$540$auto$alumacc.cc:485:replace_alu$4.CO[21]_new_' (46, 2) -> (47, 2)
   Routed (backwards):       wire: LogicTILE(47,02):OMUX08 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):RMUX14 (curr 0 hist 1.000000)
      wire: LogicTILE(46,02):IMUX16 (curr 0 hist 1.000000)
      wire: LogicTILE(46,02):alta_slice04:A (curr 0 hist 1.000000)
Routing arc 3 of net '$abc$540$auto$alumacc.cc:485:replace_alu$4.CO[21]_new_' (46, 2) -> (47, 2)
   Routed (backwards):       wire: LogicTILE(47,02):OMUX08 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):RMUX14 (curr 0 hist 1.000000)
      wire: LogicTILE(46,02):IMUX52 (curr 0 hist 1.000000)
      wire: LogicTILE(46,02):alta_slice13:A (curr 0 hist 1.000000)
Routing net 'ctr[17]'...
Routing arc 0 of net 'ctr[17]' (47, 2) -> (47, 2)
   Routed (explored 1111 wires):       wire: LogicTILE(47,02):alta_slice11:C (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):alta_slice11:C <= LogicTILE(47,02):IMUX46:O0 (47, 2)
      wire: LogicTILE(47,02):IMUX46 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):IMUX46:I16 <= LogicTILE(47,02):RMUX71:O0 (47, 2)
      wire: LogicTILE(47,02):RMUX71 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):RMUX71:I21 <= LogicTILE(47,02):OMUX35:O0 (47, 2)
      wire: LogicTILE(47,02):OMUX35 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):OMUX35:I1 <= LogicTILE(47,02):alta_slice11:Q (47, 2)
      wire: LogicTILE(47,02):alta_slice11:Q (curr 0 hist 1.000000 share 1)
Routing arc 1 of net 'ctr[17]' (47, 2) -> (47, 2)
   Routed (backwards):       wire: LogicTILE(47,02):OMUX35 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):RMUX71 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):IMUX06 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):alta_slice01:C (curr 0 hist 1.000000)
Routing arc 2 of net 'ctr[17]' (47, 2) -> (47, 2)
   Routed (backwards):       wire: LogicTILE(47,02):OMUX35 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):RMUX71 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):IMUX34 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):alta_slice08:C (curr 0 hist 1.000000)
Routing net 'ctr[25]'...
Routing arc 0 of net 'ctr[25]' (45, 1) -> (45, 1)
   Routed (backwards):       wire: LogicTILE(45,01):OMUX37 (curr 0 hist 1.000000)
      wire: LogicTILE(45,01):IMUX49 (curr 0 hist 1.000000)
      wire: LogicTILE(45,01):alta_slice12:B (curr 0 hist 1.000000)
Routing arc 1 of net 'ctr[25]' (45, 0) -> (45, 1)
   Routed (explored 271 wires):       wire: IOTILE(45,00):IOMUX03 (curr 0 hist 1.000000 share 1)
         pip: IOTILE(45,00):IOMUX03:I0 <= IOTILE(45,00):RMUX00:O0 (45, 0)
      wire: IOTILE(45,00):RMUX00 (curr 0 hist 1.000000 share 1)
         pip: IOTILE(45,00):RMUX00:I0 <= LogicTILE(45,01):RMUX72:O0 (45, 0)
      wire: LogicTILE(45,01):RMUX72 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,01):RMUX72:I18 <= LogicTILE(45,01):OMUX38:O0 (45, 1)
      wire: LogicTILE(45,01):OMUX38 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,01):OMUX38:I1 <= LogicTILE(45,01):alta_slice12:Q (45, 1)
      wire: LogicTILE(45,01):alta_slice12:Q (curr 0 hist 1.000000 share 2)
Routing net 'ctr[19]'...
Routing arc 0 of net 'ctr[19]' (47, 2) -> (47, 2)
   Routed (explored 2088 wires):       wire: LogicTILE(47,02):alta_slice15:B (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):alta_slice15:B <= LogicTILE(47,02):IMUX61:O0 (47, 2)
      wire: LogicTILE(47,02):IMUX61 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):IMUX61:I14 <= LogicTILE(47,02):RMUX95:O0 (47, 2)
      wire: LogicTILE(47,02):RMUX95 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):RMUX95:I21 <= LogicTILE(47,02):OMUX47:O0 (47, 2)
      wire: LogicTILE(47,02):OMUX47 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):OMUX47:I1 <= LogicTILE(47,02):alta_slice15:Q (47, 2)
      wire: LogicTILE(47,02):alta_slice15:Q (curr 0 hist 1.000000 share 1)
Routing arc 1 of net 'ctr[19]' (47, 2) -> (47, 2)
   Routed (backwards):       wire: LogicTILE(47,02):OMUX47 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):RMUX95 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):IMUX53 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):alta_slice13:B (curr 0 hist 1.000000)
Routing arc 2 of net 'ctr[19]' (47, 2) -> (47, 2)
   Routed (backwards):       wire: LogicTILE(47,02):OMUX47 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):RMUX95 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):IMUX13 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):alta_slice03:B (curr 0 hist 1.000000)
Routing arc 3 of net 'ctr[19]' (47, 2) -> (47, 2)
   Routed (backwards):       wire: LogicTILE(47,02):OMUX47 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):RMUX95 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):IMUX09 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):alta_slice02:B (curr 0 hist 1.000000)
Routing arc 4 of net 'ctr[19]' (47, 2) -> (49, 4)
   Routed (explored 590 wires):       wire: IOTILE(49,04):IOMUX05 (curr 0 hist 1.000000 share 1)
         pip: IOTILE(49,04):IOMUX05:I1 <= IOTILE(49,04):RMUX06:O0 (49, 4)
      wire: IOTILE(49,04):RMUX06 (curr 0 hist 1.000000 share 1)
         pip: IOTILE(49,04):RMUX06:I7 <= RogicTILE(48,04):RMUX17:O0 (49, 4)
      wire: RogicTILE(48,04):RMUX17 (curr 0 hist 1.000000 share 1)
         pip: RogicTILE(48,04):RMUX17:I13 <= RogicTILE(48,02):RMUX75:O0 (48, 4)
      wire: RogicTILE(48,02):RMUX75 (curr 0 hist 1.000000 share 1)
         pip: RogicTILE(48,02):RMUX75:I21 <= LogicTILE(47,02):OMUX45:O0 (48, 2)
      wire: LogicTILE(47,02):OMUX45 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):OMUX45:I1 <= LogicTILE(47,02):alta_slice15:Q (47, 2)
      wire: LogicTILE(47,02):alta_slice15:Q (curr 0 hist 1.000000 share 5)
Routing net 'ctr[3]'...
Routing arc 0 of net 'ctr[3]' (44, 2) -> (44, 2)
   Routed (explored 784 wires):       wire: LogicTILE(44,02):alta_slice10:D (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,02):alta_slice10:D <= LogicTILE(44,02):IMUX43:O0 (44, 2)
      wire: LogicTILE(44,02):IMUX43 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,02):IMUX43:I14 <= LogicTILE(44,02):RMUX65:O0 (44, 2)
      wire: LogicTILE(44,02):RMUX65 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,02):RMUX65:I20 <= LogicTILE(44,02):OMUX32:O0 (44, 2)
      wire: LogicTILE(44,02):OMUX32 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,02):OMUX32:I1 <= LogicTILE(44,02):alta_slice10:Q (44, 2)
      wire: LogicTILE(44,02):alta_slice10:Q (curr 0 hist 1.000000 share 1)
Routing arc 1 of net 'ctr[3]' (44, 2) -> (44, 2)
   Routed (backwards):       wire: LogicTILE(44,02):OMUX32 (curr 0 hist 1.000000)
      wire: LogicTILE(44,02):RMUX65 (curr 0 hist 1.000000)
      wire: LogicTILE(44,02):IMUX63 (curr 0 hist 1.000000)
      wire: LogicTILE(44,02):alta_slice15:D (curr 0 hist 1.000000)
Routing net 'ctr[15]'...
Routing arc 0 of net 'ctr[15]' (46, 1) -> (46, 1)
   Routed (explored 615 wires):       wire: LogicTILE(46,01):alta_slice09:D (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,01):alta_slice09:D <= LogicTILE(46,01):IMUX39:O0 (46, 1)
      wire: LogicTILE(46,01):IMUX39 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,01):IMUX39:I18 <= LogicTILE(46,01):RMUX53:O0 (46, 1)
      wire: LogicTILE(46,01):RMUX53 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,01):RMUX53:I19 <= LogicTILE(46,01):OMUX29:O0 (46, 1)
      wire: LogicTILE(46,01):OMUX29 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,01):OMUX29:I1 <= LogicTILE(46,01):alta_slice09:Q (46, 1)
      wire: LogicTILE(46,01):alta_slice09:Q (curr 0 hist 1.000000 share 1)
Routing arc 1 of net 'ctr[15]' (46, 1) -> (46, 1)
   Routed (backwards):       wire: LogicTILE(46,01):OMUX29 (curr 0 hist 1.000000)
      wire: LogicTILE(46,01):RMUX53 (curr 0 hist 1.000000)
      wire: LogicTILE(46,01):IMUX27 (curr 0 hist 1.000000)
      wire: LogicTILE(46,01):alta_slice06:D (curr 0 hist 1.000000)
Routing net '$abc$540$auto$alumacc.cc:485:replace_alu$4.CO[9]_new_'...
Routing arc 0 of net '$abc$540$auto$alumacc.cc:485:replace_alu$4.CO[9]_new_' (45, 1) -> (45, 2)
   Routed (explored 5679 wires):       wire: LogicTILE(45,01):alta_slice06:A (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,01):alta_slice06:A <= LogicTILE(45,01):IMUX24:O0 (45, 1)
      wire: LogicTILE(45,01):IMUX24 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,01):IMUX24:I14 <= LogicTILE(45,01):RMUX65:O0 (45, 1)
      wire: LogicTILE(45,01):RMUX65 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,01):RMUX65:I0 <= LogicTILE(46,01):RMUX19:O0 (45, 1)
      wire: LogicTILE(46,01):RMUX19 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,01):RMUX19:I13 <= LogicTILE(46,02):RMUX27:O0 (46, 1)
      wire: LogicTILE(46,02):RMUX27 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,02):RMUX27:I21 <= LogicTILE(45,02):OMUX21:O0 (46, 2)
      wire: LogicTILE(45,02):OMUX21 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,02):OMUX21:I0 <= LogicTILE(45,02):alta_slice07:LutOut (45, 2)
      wire: LogicTILE(45,02):alta_slice07:LutOut (curr 0 hist 1.000000 share 1)
Routing arc 1 of net '$abc$540$auto$alumacc.cc:485:replace_alu$4.CO[9]_new_' (45, 1) -> (45, 2)
   Routed (backwards):       wire: LogicTILE(45,02):OMUX21 (curr 0 hist 1.000000)
      wire: LogicTILE(46,02):RMUX27 (curr 0 hist 1.000000)
      wire: LogicTILE(46,01):RMUX19 (curr 0 hist 1.000000)
      wire: LogicTILE(45,01):RMUX65 (curr 0 hist 1.000000)
      wire: LogicTILE(45,01):IMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(45,01):alta_slice00:A (curr 0 hist 1.000000)
Routing arc 2 of net '$abc$540$auto$alumacc.cc:485:replace_alu$4.CO[9]_new_' (45, 1) -> (45, 2)
   Routed (backwards):       wire: LogicTILE(45,02):OMUX21 (curr 0 hist 1.000000)
      wire: LogicTILE(46,02):RMUX27 (curr 0 hist 1.000000)
      wire: LogicTILE(46,01):RMUX19 (curr 0 hist 1.000000)
      wire: LogicTILE(45,01):RMUX65 (curr 0 hist 1.000000)
      wire: LogicTILE(45,01):IMUX56 (curr 0 hist 1.000000)
      wire: LogicTILE(45,01):alta_slice14:A (curr 0 hist 1.000000)
Routing arc 3 of net '$abc$540$auto$alumacc.cc:485:replace_alu$4.CO[9]_new_' (45, 1) -> (45, 2)
   Routed (backwards):       wire: LogicTILE(45,02):OMUX21 (curr 0 hist 1.000000)
      wire: LogicTILE(46,02):RMUX27 (curr 0 hist 1.000000)
      wire: LogicTILE(46,01):RMUX19 (curr 0 hist 1.000000)
      wire: LogicTILE(45,01):RMUX65 (curr 0 hist 1.000000)
      wire: LogicTILE(45,01):IMUX12 (curr 0 hist 1.000000)
      wire: LogicTILE(45,01):alta_slice03:A (curr 0 hist 1.000000)
Routing net 'ctr[7]'...
Routing arc 0 of net 'ctr[7]' (45, 2) -> (45, 2)
   Routed (explored 2465 wires):       wire: LogicTILE(45,02):alta_slice15:B (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,02):alta_slice15:B <= LogicTILE(45,02):IMUX61:O0 (45, 2)
      wire: LogicTILE(45,02):IMUX61 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,02):IMUX61:I11 <= LogicTILE(45,02):RMUX89:O0 (45, 2)
      wire: LogicTILE(45,02):RMUX89 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,02):RMUX89:I21 <= LogicTILE(45,02):OMUX47:O0 (45, 2)
      wire: LogicTILE(45,02):OMUX47 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,02):OMUX47:I1 <= LogicTILE(45,02):alta_slice15:Q (45, 2)
      wire: LogicTILE(45,02):alta_slice15:Q (curr 0 hist 1.000000 share 1)
Routing arc 1 of net 'ctr[7]' (45, 2) -> (45, 2)
   Routed (backwards):       wire: LogicTILE(45,02):OMUX47 (curr 0 hist 1.000000)
      wire: LogicTILE(45,02):RMUX89 (curr 0 hist 1.000000)
      wire: LogicTILE(45,02):IMUX53 (curr 0 hist 1.000000)
      wire: LogicTILE(45,02):alta_slice13:B (curr 0 hist 1.000000)
Routing arc 2 of net 'ctr[7]' (45, 2) -> (45, 2)
   Routed (backwards):       wire: LogicTILE(45,02):OMUX47 (curr 0 hist 1.000000)
      wire: LogicTILE(45,02):RMUX89 (curr 0 hist 1.000000)
      wire: LogicTILE(45,02):IMUX01 (curr 0 hist 1.000000)
      wire: LogicTILE(45,02):alta_slice00:B (curr 0 hist 1.000000)
Routing arc 3 of net 'ctr[7]' (45, 2) -> (45, 2)
   Routed (backwards):       wire: LogicTILE(45,02):OMUX47 (curr 0 hist 1.000000)
      wire: LogicTILE(45,02):RMUX89 (curr 0 hist 1.000000)
      wire: LogicTILE(45,02):IMUX29 (curr 0 hist 1.000000)
      wire: LogicTILE(45,02):alta_slice07:B (curr 0 hist 1.000000)
Routing net 'ctr[10]'...
Routing arc 0 of net 'ctr[10]' (45, 1) -> (45, 1)
   Routed (explored 1751 wires):       wire: LogicTILE(45,01):alta_slice06:B (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,01):alta_slice06:B <= LogicTILE(45,01):IMUX25:O0 (45, 1)
      wire: LogicTILE(45,01):IMUX25 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,01):IMUX25:I13 <= LogicTILE(45,01):RMUX40:O0 (45, 1)
      wire: LogicTILE(45,01):RMUX40 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,01):RMUX40:I20 <= LogicTILE(45,01):OMUX20:O0 (45, 1)
      wire: LogicTILE(45,01):OMUX20 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,01):OMUX20:I1 <= LogicTILE(45,01):alta_slice06:Q (45, 1)
      wire: LogicTILE(45,01):alta_slice06:Q (curr 0 hist 1.000000 share 1)
Routing arc 1 of net 'ctr[10]' (45, 1) -> (45, 1)
   Routed (backwards):       wire: LogicTILE(45,01):OMUX20 (curr 0 hist 1.000000)
      wire: LogicTILE(45,01):RMUX40 (curr 0 hist 1.000000)
      wire: LogicTILE(45,01):IMUX01 (curr 0 hist 1.000000)
      wire: LogicTILE(45,01):alta_slice00:B (curr 0 hist 1.000000)
Routing arc 2 of net 'ctr[10]' (45, 1) -> (45, 1)
   Routed (backwards):       wire: LogicTILE(45,01):OMUX20 (curr 0 hist 1.000000)
      wire: LogicTILE(45,01):RMUX40 (curr 0 hist 1.000000)
      wire: LogicTILE(45,01):IMUX57 (curr 0 hist 1.000000)
      wire: LogicTILE(45,01):alta_slice14:B (curr 0 hist 1.000000)
Routing arc 3 of net 'ctr[10]' (45, 1) -> (45, 1)
   Routed (backwards):       wire: LogicTILE(45,01):OMUX20 (curr 0 hist 1.000000)
      wire: LogicTILE(45,01):RMUX40 (curr 0 hist 1.000000)
      wire: LogicTILE(45,01):IMUX13 (curr 0 hist 1.000000)
      wire: LogicTILE(45,01):alta_slice03:B (curr 0 hist 1.000000)
Routing net 'ctr[16]'...
Routing arc 0 of net 'ctr[16]' (47, 2) -> (47, 2)
   Routed (backwards):       wire: LogicTILE(47,02):OMUX22 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):IMUX29 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):alta_slice07:B (curr 0 hist 1.000000)
Routing arc 1 of net 'ctr[16]' (47, 2) -> (47, 2)
   Routed (backwards):       wire: LogicTILE(47,02):OMUX22 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):IMUX45 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):alta_slice11:B (curr 0 hist 1.000000)
Routing arc 2 of net 'ctr[16]' (47, 2) -> (47, 2)
   Routed (backwards):       wire: LogicTILE(47,02):OMUX22 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):IMUX05 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):alta_slice01:B (curr 0 hist 1.000000)
Routing arc 3 of net 'ctr[16]' (47, 2) -> (47, 2)
   Routed (backwards):       wire: LogicTILE(47,02):OMUX22 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):IMUX33 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):alta_slice08:B (curr 0 hist 1.000000)
Routing net '$abc$540$new_n74_'...
Routing arc 0 of net '$abc$540$new_n74_' (46, 1) -> (47, 2)
   Routed (explored 4432 wires):       wire: LogicTILE(47,02):alta_slice07:A (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):alta_slice07:A <= LogicTILE(47,02):IMUX28:O0 (47, 2)
      wire: LogicTILE(47,02):IMUX28 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):IMUX28:I12 <= LogicTILE(47,02):RMUX34:O0 (47, 2)
      wire: LogicTILE(47,02):RMUX34 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):RMUX34:I10 <= LogicTILE(47,01):RMUX31:O0 (47, 2)
      wire: LogicTILE(47,01):RMUX31 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,01):RMUX31:I20 <= LogicTILE(46,01):OMUX18:O0 (47, 1)
      wire: LogicTILE(46,01):OMUX18 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,01):OMUX18:I0 <= LogicTILE(46,01):alta_slice06:LutOut (46, 1)
      wire: LogicTILE(46,01):alta_slice06:LutOut (curr 0 hist 1.000000 share 1)
Routing arc 1 of net '$abc$540$new_n74_' (46, 1) -> (47, 2)
   Routed (backwards):       wire: LogicTILE(46,01):OMUX18 (curr 0 hist 1.000000)
      wire: LogicTILE(47,01):RMUX31 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):RMUX34 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):IMUX44 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):alta_slice11:A (curr 0 hist 1.000000)
Routing arc 2 of net '$abc$540$new_n74_' (46, 1) -> (47, 2)
   Routed (backwards):       wire: LogicTILE(46,01):OMUX18 (curr 0 hist 1.000000)
      wire: LogicTILE(47,01):RMUX31 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):RMUX34 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):IMUX04 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):alta_slice01:A (curr 0 hist 1.000000)
Routing arc 3 of net '$abc$540$new_n74_' (46, 1) -> (47, 2)
   Routed (backwards):       wire: LogicTILE(46,01):OMUX18 (curr 0 hist 1.000000)
      wire: LogicTILE(47,01):RMUX31 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):RMUX34 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):IMUX32 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):alta_slice08:A (curr 0 hist 1.000000)
Routing net 'ctr[2]'...
Routing arc 0 of net 'ctr[2]' (44, 2) -> (44, 2)
   Routed (explored 1584 wires):       wire: LogicTILE(44,02):alta_slice03:C (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,02):alta_slice03:C <= LogicTILE(44,02):IMUX14:O0 (44, 2)
      wire: LogicTILE(44,02):IMUX14 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,02):IMUX14:I0 <= LogicTILE(45,02):RMUX02:O0 (44, 2)
      wire: LogicTILE(45,02):RMUX02 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,02):RMUX02:I21 <= LogicTILE(44,02):OMUX09:O0 (45, 2)
      wire: LogicTILE(44,02):OMUX09 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,02):OMUX09:I1 <= LogicTILE(44,02):alta_slice03:Q (44, 2)
      wire: LogicTILE(44,02):alta_slice03:Q (curr 0 hist 1.000000 share 1)
Routing arc 1 of net 'ctr[2]' (44, 2) -> (44, 2)
   Routed (backwards):       wire: LogicTILE(44,02):OMUX09 (curr 0 hist 1.000000)
      wire: LogicTILE(45,02):RMUX02 (curr 0 hist 1.000000)
      wire: LogicTILE(44,02):IMUX42 (curr 0 hist 1.000000)
      wire: LogicTILE(44,02):alta_slice10:C (curr 0 hist 1.000000)
Routing arc 2 of net 'ctr[2]' (44, 2) -> (44, 2)
   Routed (backwards):       wire: LogicTILE(44,02):OMUX09 (curr 0 hist 1.000000)
      wire: LogicTILE(45,02):RMUX02 (curr 0 hist 1.000000)
      wire: LogicTILE(44,02):IMUX62 (curr 0 hist 1.000000)
      wire: LogicTILE(44,02):alta_slice15:C (curr 0 hist 1.000000)
Routing net 'ctr[12]'...
Routing arc 0 of net 'ctr[12]' (45, 1) -> (45, 1)
   Routed (explored 784 wires):       wire: LogicTILE(45,01):alta_slice14:D (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,01):alta_slice14:D <= LogicTILE(45,01):IMUX59:O0 (45, 1)
      wire: LogicTILE(45,01):IMUX59 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,01):IMUX59:I5 <= LogicTILE(46,01):RMUX80:O0 (45, 1)
      wire: LogicTILE(46,01):RMUX80 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,01):RMUX80:I20 <= LogicTILE(45,01):OMUX42:O0 (46, 1)
      wire: LogicTILE(45,01):OMUX42 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,01):OMUX42:I1 <= LogicTILE(45,01):alta_slice14:Q (45, 1)
      wire: LogicTILE(45,01):alta_slice14:Q (curr 0 hist 1.000000 share 1)
Routing arc 1 of net 'ctr[12]' (45, 1) -> (45, 1)
   Routed (explored 495 wires):       wire: LogicTILE(45,01):alta_slice03:D (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,01):alta_slice03:D <= LogicTILE(45,01):IMUX15:O0 (45, 1)
      wire: LogicTILE(45,01):IMUX15 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,01):IMUX15:I6 <= LogicTILE(46,01):RMUX80:O0 (45, 1)
      wire: LogicTILE(46,01):RMUX80 (curr 0 hist 1.000000 share 2)
         pip: LogicTILE(46,01):RMUX80:I20 <= LogicTILE(45,01):OMUX42:O0 (46, 1)
      wire: LogicTILE(45,01):OMUX42 (curr 0 hist 1.000000 share 2)
         pip: LogicTILE(45,01):OMUX42:I1 <= LogicTILE(45,01):alta_slice14:Q (45, 1)
      wire: LogicTILE(45,01):alta_slice14:Q (curr 0 hist 1.000000 share 2)
Routing net 'ctr[14]'...
Routing arc 0 of net 'ctr[14]' (46, 1) -> (46, 1)
   Routed (explored 1176 wires):       wire: LogicTILE(46,01):alta_slice02:C (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,01):alta_slice02:C <= LogicTILE(46,01):IMUX10:O0 (46, 1)
      wire: LogicTILE(46,01):IMUX10 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,01):IMUX10:I0 <= LogicTILE(47,01):RMUX02:O0 (46, 1)
      wire: LogicTILE(47,01):RMUX02 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,01):RMUX02:I20 <= LogicTILE(46,01):OMUX06:O0 (47, 1)
      wire: LogicTILE(46,01):OMUX06 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,01):OMUX06:I1 <= LogicTILE(46,01):alta_slice02:Q (46, 1)
      wire: LogicTILE(46,01):alta_slice02:Q (curr 0 hist 1.000000 share 1)
Routing arc 1 of net 'ctr[14]' (46, 1) -> (46, 1)
   Routed (backwards):       wire: LogicTILE(46,01):OMUX06 (curr 0 hist 1.000000)
      wire: LogicTILE(47,01):RMUX02 (curr 0 hist 1.000000)
      wire: LogicTILE(46,01):IMUX38 (curr 0 hist 1.000000)
      wire: LogicTILE(46,01):alta_slice09:C (curr 0 hist 1.000000)
Routing arc 2 of net 'ctr[14]' (46, 1) -> (46, 1)
   Routed (backwards):       wire: LogicTILE(46,01):OMUX06 (curr 0 hist 1.000000)
      wire: LogicTILE(47,01):RMUX02 (curr 0 hist 1.000000)
      wire: LogicTILE(46,01):IMUX26 (curr 0 hist 1.000000)
      wire: LogicTILE(46,01):alta_slice06:C (curr 0 hist 1.000000)
Routing net 'ctr[20]'...
Routing arc 0 of net 'ctr[20]' (47, 2) -> (47, 2)
   Routed (explored 1416 wires):       wire: LogicTILE(47,02):alta_slice13:C (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):alta_slice13:C <= LogicTILE(47,02):IMUX54:O0 (47, 2)
      wire: LogicTILE(47,02):IMUX54 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):IMUX54:I17 <= LogicTILE(47,02):RMUX77:O0 (47, 2)
      wire: LogicTILE(47,02):RMUX77 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):RMUX77:I19 <= LogicTILE(47,02):OMUX41:O0 (47, 2)
      wire: LogicTILE(47,02):OMUX41 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):OMUX41:I1 <= LogicTILE(47,02):alta_slice13:Q (47, 2)
      wire: LogicTILE(47,02):alta_slice13:Q (curr 0 hist 1.000000 share 1)
Routing arc 1 of net 'ctr[20]' (47, 2) -> (47, 2)
   Routed (backwards):       wire: LogicTILE(47,02):OMUX41 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):RMUX77 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):IMUX14 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):alta_slice03:C (curr 0 hist 1.000000)
Routing arc 2 of net 'ctr[20]' (47, 2) -> (47, 2)
   Routed (backwards):       wire: LogicTILE(47,02):OMUX41 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):RMUX77 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):IMUX10 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):alta_slice02:C (curr 0 hist 1.000000)
Routing arc 3 of net 'ctr[20]' (47, 2) -> (49, 3)
   Routed (explored 771 wires):       wire: IOTILE(49,03):IOMUX00 (curr 0 hist 1.000000 share 1)
         pip: IOTILE(49,03):IOMUX00:I5 <= IOTILE(49,03):RMUX30:O0 (49, 3)
      wire: IOTILE(49,03):RMUX30 (curr 0 hist 1.000000 share 1)
         pip: IOTILE(49,03):RMUX30:I7 <= RogicTILE(48,03):RMUX53:O0 (49, 3)
      wire: RogicTILE(48,03):RMUX53 (curr 0 hist 1.000000 share 1)
         pip: RogicTILE(48,03):RMUX53:I8 <= RogicTILE(48,02):RMUX84:O0 (48, 3)
      wire: RogicTILE(48,02):RMUX84 (curr 0 hist 1.000000 share 1)
         pip: RogicTILE(48,02):RMUX84:I19 <= LogicTILE(47,02):OMUX39:O0 (48, 2)
      wire: LogicTILE(47,02):OMUX39 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):OMUX39:I1 <= LogicTILE(47,02):alta_slice13:Q (47, 2)
      wire: LogicTILE(47,02):alta_slice13:Q (curr 0 hist 1.000000 share 4)
Routing net 'ctr[9]'...
Routing arc 0 of net 'ctr[9]' (45, 2) -> (45, 2)
   Routed (explored 1010 wires):       wire: LogicTILE(45,02):alta_slice00:D (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,02):alta_slice00:D <= LogicTILE(45,02):IMUX03:O0 (45, 2)
      wire: LogicTILE(45,02):IMUX03 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,02):IMUX03:I7 <= LogicTILE(45,02):RMUX05:O0 (45, 2)
      wire: LogicTILE(45,02):RMUX05 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,02):RMUX05:I18 <= LogicTILE(45,02):OMUX02:O0 (45, 2)
      wire: LogicTILE(45,02):OMUX02 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,02):OMUX02:I1 <= LogicTILE(45,02):alta_slice00:Q (45, 2)
      wire: LogicTILE(45,02):alta_slice00:Q (curr 0 hist 1.000000 share 1)
Routing arc 1 of net 'ctr[9]' (45, 2) -> (45, 2)
   Routed (explored 652 wires):       wire: LogicTILE(45,02):alta_slice07:D (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,02):alta_slice07:D <= LogicTILE(45,02):IMUX31:O0 (45, 2)
      wire: LogicTILE(45,02):IMUX31 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,02):IMUX31:I7 <= LogicTILE(45,02):RMUX05:O0 (45, 2)
      wire: LogicTILE(45,02):RMUX05 (curr 0 hist 1.000000 share 2)
         pip: LogicTILE(45,02):RMUX05:I18 <= LogicTILE(45,02):OMUX02:O0 (45, 2)
      wire: LogicTILE(45,02):OMUX02 (curr 0 hist 1.000000 share 2)
         pip: LogicTILE(45,02):OMUX02:I1 <= LogicTILE(45,02):alta_slice00:Q (45, 2)
      wire: LogicTILE(45,02):alta_slice00:Q (curr 0 hist 1.000000 share 2)
Routing net 'ctr[5]'...
Routing arc 0 of net 'ctr[5]' (44, 1) -> (44, 1)
   Routed (explored 1307 wires):       wire: LogicTILE(44,01):alta_slice02:C (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,01):alta_slice02:C <= LogicTILE(44,01):IMUX10:O0 (44, 1)
      wire: LogicTILE(44,01):IMUX10 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,01):IMUX10:I0 <= LogicTILE(45,01):RMUX02:O0 (44, 1)
      wire: LogicTILE(45,01):RMUX02 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,01):RMUX02:I20 <= LogicTILE(44,01):OMUX06:O0 (45, 1)
      wire: LogicTILE(44,01):OMUX06 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,01):OMUX06:I1 <= LogicTILE(44,01):alta_slice02:Q (44, 1)
      wire: LogicTILE(44,01):alta_slice02:Q (curr 0 hist 1.000000 share 1)
Routing arc 1 of net 'ctr[5]' (44, 1) -> (44, 1)
   Routed (backwards):       wire: LogicTILE(44,01):OMUX06 (curr 0 hist 1.000000)
      wire: LogicTILE(45,01):RMUX02 (curr 0 hist 1.000000)
      wire: LogicTILE(44,01):IMUX46 (curr 0 hist 1.000000)
      wire: LogicTILE(44,01):alta_slice11:C (curr 0 hist 1.000000)
Routing arc 2 of net 'ctr[5]' (44, 1) -> (44, 1)
   Routed (backwards):       wire: LogicTILE(44,01):OMUX06 (curr 0 hist 1.000000)
      wire: LogicTILE(45,01):RMUX02 (curr 0 hist 1.000000)
      wire: LogicTILE(44,01):IMUX42 (curr 0 hist 1.000000)
      wire: LogicTILE(44,01):alta_slice10:C (curr 0 hist 1.000000)
Routing net 'ctr[21]'...
Routing arc 0 of net 'ctr[21]' (47, 2) -> (47, 2)
   Routed (explored 1032 wires):       wire: LogicTILE(47,02):alta_slice03:D (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):alta_slice03:D <= LogicTILE(47,02):IMUX15:O0 (47, 2)
      wire: LogicTILE(47,02):IMUX15 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):IMUX15:I9 <= LogicTILE(47,02):RMUX23:O0 (47, 2)
      wire: LogicTILE(47,02):RMUX23 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):RMUX23:I21 <= LogicTILE(47,02):OMUX11:O0 (47, 2)
      wire: LogicTILE(47,02):OMUX11 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):OMUX11:I1 <= LogicTILE(47,02):alta_slice03:Q (47, 2)
      wire: LogicTILE(47,02):alta_slice03:Q (curr 0 hist 1.000000 share 1)
Routing arc 1 of net 'ctr[21]' (47, 2) -> (47, 2)
   Routed (explored 699 wires):       wire: LogicTILE(47,02):alta_slice02:D (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):alta_slice02:D <= LogicTILE(47,02):IMUX11:O0 (47, 2)
      wire: LogicTILE(47,02):IMUX11 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):IMUX11:I9 <= LogicTILE(47,02):RMUX23:O0 (47, 2)
      wire: LogicTILE(47,02):RMUX23 (curr 0 hist 1.000000 share 2)
         pip: LogicTILE(47,02):RMUX23:I21 <= LogicTILE(47,02):OMUX11:O0 (47, 2)
      wire: LogicTILE(47,02):OMUX11 (curr 0 hist 1.000000 share 2)
         pip: LogicTILE(47,02):OMUX11:I1 <= LogicTILE(47,02):alta_slice03:Q (47, 2)
      wire: LogicTILE(47,02):alta_slice03:Q (curr 0 hist 1.000000 share 2)
Routing arc 2 of net 'ctr[21]' (47, 2) -> (49, 3)
   Routed (explored 669 wires):       wire: IOTILE(49,03):IOMUX01 (curr 0 hist 1.000000 share 1)
         pip: IOTILE(49,03):IOMUX01:I0 <= IOTILE(49,03):RMUX00:O0 (49, 3)
      wire: IOTILE(49,03):RMUX00 (curr 0 hist 1.000000 share 1)
         pip: IOTILE(49,03):RMUX00:I7 <= RogicTILE(48,03):RMUX05:O0 (49, 3)
      wire: RogicTILE(48,03):RMUX05 (curr 0 hist 1.000000 share 1)
         pip: RogicTILE(48,03):RMUX05:I17 <= RogicTILE(48,02):RMUX01:O0 (48, 3)
      wire: RogicTILE(48,02):RMUX01 (curr 0 hist 1.000000 share 1)
         pip: RogicTILE(48,02):RMUX01:I21 <= LogicTILE(47,02):OMUX09:O0 (48, 2)
      wire: LogicTILE(47,02):OMUX09 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(47,02):OMUX09:I1 <= LogicTILE(47,02):alta_slice03:Q (47, 2)
      wire: LogicTILE(47,02):alta_slice03:Q (curr 0 hist 1.000000 share 3)
Routing net 'ctr[13]'...
Routing arc 0 of net 'ctr[13]' (46, 1) -> (46, 1)
   Routed (explored 1551 wires):       wire: LogicTILE(46,01):alta_slice11:B (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,01):alta_slice11:B <= LogicTILE(46,01):IMUX45:O0 (46, 1)
      wire: LogicTILE(46,01):IMUX45 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,01):IMUX45:I10 <= LogicTILE(46,01):RMUX64:O0 (46, 1)
      wire: LogicTILE(46,01):RMUX64 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,01):RMUX64:I21 <= LogicTILE(46,01):OMUX35:O0 (46, 1)
      wire: LogicTILE(46,01):OMUX35 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,01):OMUX35:I1 <= LogicTILE(46,01):alta_slice11:Q (46, 1)
      wire: LogicTILE(46,01):alta_slice11:Q (curr 0 hist 1.000000 share 1)
Routing arc 1 of net 'ctr[13]' (46, 1) -> (46, 1)
   Routed (backwards):       wire: LogicTILE(46,01):OMUX35 (curr 0 hist 1.000000)
      wire: LogicTILE(46,01):RMUX64 (curr 0 hist 1.000000)
      wire: LogicTILE(46,01):IMUX09 (curr 0 hist 1.000000)
      wire: LogicTILE(46,01):alta_slice02:B (curr 0 hist 1.000000)
Routing arc 2 of net 'ctr[13]' (46, 1) -> (46, 1)
   Routed (backwards):       wire: LogicTILE(46,01):OMUX35 (curr 0 hist 1.000000)
      wire: LogicTILE(46,01):RMUX64 (curr 0 hist 1.000000)
      wire: LogicTILE(46,01):IMUX37 (curr 0 hist 1.000000)
      wire: LogicTILE(46,01):alta_slice09:B (curr 0 hist 1.000000)
Routing arc 3 of net 'ctr[13]' (46, 1) -> (46, 1)
   Routed (backwards):       wire: LogicTILE(46,01):OMUX35 (curr 0 hist 1.000000)
      wire: LogicTILE(46,01):RMUX64 (curr 0 hist 1.000000)
      wire: LogicTILE(46,01):IMUX25 (curr 0 hist 1.000000)
      wire: LogicTILE(46,01):alta_slice06:B (curr 0 hist 1.000000)
Routing net 'ctr[0]'...
Routing arc 0 of net 'ctr[0]' (44, 2) -> (44, 2)
   Routed (explored 2328 wires):       wire: LogicTILE(44,02):alta_slice06:A (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,02):alta_slice06:A <= LogicTILE(44,02):IMUX24:O0 (44, 2)
      wire: LogicTILE(44,02):IMUX24 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,02):IMUX24:I12 <= LogicTILE(44,02):RMUX34:O0 (44, 2)
      wire: LogicTILE(44,02):RMUX34 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,02):RMUX34:I18 <= LogicTILE(44,02):OMUX14:O0 (44, 2)
      wire: LogicTILE(44,02):OMUX14 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,02):OMUX14:I1 <= LogicTILE(44,02):alta_slice04:Q (44, 2)
      wire: LogicTILE(44,02):alta_slice04:Q (curr 0 hist 1.000000 share 1)
Routing arc 1 of net 'ctr[0]' (44, 2) -> (44, 2)
   Routed (backwards):       wire: LogicTILE(44,02):OMUX14 (curr 0 hist 1.000000)
      wire: LogicTILE(44,02):RMUX34 (curr 0 hist 1.000000)
      wire: LogicTILE(44,02):IMUX12 (curr 0 hist 1.000000)
      wire: LogicTILE(44,02):alta_slice03:A (curr 0 hist 1.000000)
Routing arc 2 of net 'ctr[0]' (44, 2) -> (44, 2)
   Routed (backwards):       wire: LogicTILE(44,02):OMUX14 (curr 0 hist 1.000000)
      wire: LogicTILE(44,02):RMUX34 (curr 0 hist 1.000000)
      wire: LogicTILE(44,02):IMUX40 (curr 0 hist 1.000000)
      wire: LogicTILE(44,02):alta_slice10:A (curr 0 hist 1.000000)
Routing arc 3 of net 'ctr[0]' (44, 2) -> (44, 2)
   Routed (backwards):       wire: LogicTILE(44,02):OMUX14 (curr 0 hist 1.000000)
      wire: LogicTILE(44,02):RMUX34 (curr 0 hist 1.000000)
      wire: LogicTILE(44,02):IMUX60 (curr 0 hist 1.000000)
      wire: LogicTILE(44,02):alta_slice15:A (curr 0 hist 1.000000)
Routing arc 4 of net 'ctr[0]' (44, 2) -> (44, 2)
   Routed (backwards):       wire: LogicTILE(44,02):OMUX14 (curr 0 hist 1.000000)
      wire: LogicTILE(44,02):RMUX34 (curr 0 hist 1.000000)
      wire: LogicTILE(44,02):IMUX16 (curr 0 hist 1.000000)
      wire: LogicTILE(44,02):alta_slice04:A (curr 0 hist 1.000000)
Routing net 'ctr[1]'...
Routing arc 0 of net 'ctr[1]' (44, 2) -> (44, 2)
   Routed (explored 2170 wires):       wire: LogicTILE(44,02):alta_slice06:B (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,02):alta_slice06:B <= LogicTILE(44,02):IMUX25:O0 (44, 2)
      wire: LogicTILE(44,02):IMUX25 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,02):IMUX25:I13 <= LogicTILE(44,02):RMUX40:O0 (44, 2)
      wire: LogicTILE(44,02):RMUX40 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,02):RMUX40:I20 <= LogicTILE(44,02):OMUX20:O0 (44, 2)
      wire: LogicTILE(44,02):OMUX20 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,02):OMUX20:I1 <= LogicTILE(44,02):alta_slice06:Q (44, 2)
      wire: LogicTILE(44,02):alta_slice06:Q (curr 0 hist 1.000000 share 1)
Routing arc 1 of net 'ctr[1]' (44, 2) -> (44, 2)
   Routed (backwards):       wire: LogicTILE(44,02):OMUX20 (curr 0 hist 1.000000)
      wire: LogicTILE(44,02):RMUX40 (curr 0 hist 1.000000)
      wire: LogicTILE(44,02):IMUX13 (curr 0 hist 1.000000)
      wire: LogicTILE(44,02):alta_slice03:B (curr 0 hist 1.000000)
Routing arc 2 of net 'ctr[1]' (44, 2) -> (44, 2)
   Routed (backwards):       wire: LogicTILE(44,02):OMUX20 (curr 0 hist 1.000000)
      wire: LogicTILE(44,02):RMUX40 (curr 0 hist 1.000000)
      wire: LogicTILE(44,02):IMUX41 (curr 0 hist 1.000000)
      wire: LogicTILE(44,02):alta_slice10:B (curr 0 hist 1.000000)
Routing arc 3 of net 'ctr[1]' (44, 2) -> (44, 2)
   Routed (backwards):       wire: LogicTILE(44,02):OMUX20 (curr 0 hist 1.000000)
      wire: LogicTILE(44,02):RMUX40 (curr 0 hist 1.000000)
      wire: LogicTILE(44,02):IMUX61 (curr 0 hist 1.000000)
      wire: LogicTILE(44,02):alta_slice15:B (curr 0 hist 1.000000)
Routing net '$abc$540$auto$alumacc.cc:485:replace_alu$4.CO[6]_new_'...
Routing arc 0 of net '$abc$540$auto$alumacc.cc:485:replace_alu$4.CO[6]_new_' (44, 1) -> (45, 2)
   Routed (explored 5251 wires):       wire: LogicTILE(45,02):alta_slice15:A (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,02):alta_slice15:A <= LogicTILE(45,02):IMUX60:O0 (45, 2)
      wire: LogicTILE(45,02):IMUX60 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,02):IMUX60:I10 <= LogicTILE(45,02):RMUX28:O0 (45, 2)
      wire: LogicTILE(45,02):RMUX28 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,02):RMUX28:I8 <= LogicTILE(45,01):RMUX54:O0 (45, 2)
      wire: LogicTILE(45,01):RMUX54 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,01):RMUX54:I20 <= LogicTILE(44,01):OMUX30:O0 (45, 1)
      wire: LogicTILE(44,01):OMUX30 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(44,01):OMUX30:I0 <= LogicTILE(44,01):alta_slice10:LutOut (44, 1)
      wire: LogicTILE(44,01):alta_slice10:LutOut (curr 0 hist 1.000000 share 1)
Routing arc 1 of net '$abc$540$auto$alumacc.cc:485:replace_alu$4.CO[6]_new_' (44, 1) -> (45, 2)
   Routed (backwards):       wire: LogicTILE(44,01):OMUX30 (curr 0 hist 1.000000)
      wire: LogicTILE(45,01):RMUX54 (curr 0 hist 1.000000)
      wire: LogicTILE(45,02):RMUX28 (curr 0 hist 1.000000)
      wire: LogicTILE(45,02):IMUX52 (curr 0 hist 1.000000)
      wire: LogicTILE(45,02):alta_slice13:A (curr 0 hist 1.000000)
Routing arc 2 of net '$abc$540$auto$alumacc.cc:485:replace_alu$4.CO[6]_new_' (44, 1) -> (45, 2)
   Routed (backwards):       wire: LogicTILE(44,01):OMUX30 (curr 0 hist 1.000000)
      wire: LogicTILE(45,01):RMUX54 (curr 0 hist 1.000000)
      wire: LogicTILE(45,02):RMUX28 (curr 0 hist 1.000000)
      wire: LogicTILE(45,02):IMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(45,02):alta_slice00:A (curr 0 hist 1.000000)
Routing arc 3 of net '$abc$540$auto$alumacc.cc:485:replace_alu$4.CO[6]_new_' (44, 1) -> (45, 2)
   Routed (backwards):       wire: LogicTILE(44,01):OMUX30 (curr 0 hist 1.000000)
      wire: LogicTILE(45,01):RMUX54 (curr 0 hist 1.000000)
      wire: LogicTILE(45,02):RMUX28 (curr 0 hist 1.000000)
      wire: LogicTILE(45,02):IMUX28 (curr 0 hist 1.000000)
      wire: LogicTILE(45,02):alta_slice07:A (curr 0 hist 1.000000)
Info:     iter=1 wires=509 overused=1 overuse=1 archfail=NA
Routing net '$PACKER_VCC_NET'...
Routing arc 9 of net '$PACKER_VCC_NET' (45, 1) -> (47, 2)
   Routed (explored 2722 wires):       wire: LogicTILE(45,01):alta_slice06:C (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,01):alta_slice06:C <= LogicTILE(45,01):IMUX26:O0 (45, 1)
      wire: LogicTILE(45,01):IMUX26 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,01):IMUX26:I2 <= LogicTILE(46,01):RMUX26:O0 (45, 1)
      wire: LogicTILE(46,01):RMUX26 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,01):RMUX26:I16 <= LogicTILE(46,02):RMUX06:O0 (46, 1)
      wire: LogicTILE(46,02):RMUX06 (curr 0 hist 1.000000 share 4)
         pip: LogicTILE(46,02):RMUX06:I0 <= LogicTILE(47,02):RMUX25:O0 (46, 2)
      wire: LogicTILE(47,02):RMUX25 (curr 0 hist 1.000000 share 17)
         pip: LogicTILE(47,02):RMUX25:I18 <= LogicTILE(47,02):OMUX14:O0 (47, 2)
      wire: LogicTILE(47,02):OMUX14 (curr 0 hist 1.000000 share 23)
         pip: LogicTILE(47,02):OMUX14:I0 <= LogicTILE(47,02):alta_slice04:LutOut (47, 2)
      wire: LogicTILE(47,02):alta_slice04:LutOut (curr 0 hist 1.000000 share 30)
Routing arc 10 of net '$PACKER_VCC_NET' (45, 1) -> (47, 2)
   Routed (explored 1661 wires):       wire: LogicTILE(45,01):alta_slice06:D (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,01):alta_slice06:D <= LogicTILE(45,01):IMUX27:O0 (45, 1)
      wire: LogicTILE(45,01):IMUX27 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(45,01):IMUX27:I2 <= LogicTILE(46,01):RMUX32:O0 (45, 1)
      wire: LogicTILE(46,01):RMUX32 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(46,01):RMUX32:I9 <= LogicTILE(46,02):RMUX06:O0 (46, 1)
      wire: LogicTILE(46,02):RMUX06 (curr 0 hist 1.000000 share 5)
         pip: LogicTILE(46,02):RMUX06:I0 <= LogicTILE(47,02):RMUX25:O0 (46, 2)
      wire: LogicTILE(47,02):RMUX25 (curr 0 hist 1.000000 share 18)
         pip: LogicTILE(47,02):RMUX25:I18 <= LogicTILE(47,02):OMUX14:O0 (47, 2)
      wire: LogicTILE(47,02):OMUX14 (curr 0 hist 1.000000 share 24)
         pip: LogicTILE(47,02):OMUX14:I0 <= LogicTILE(47,02):alta_slice04:LutOut (47, 2)
      wire: LogicTILE(47,02):alta_slice04:LutOut (curr 0 hist 1.000000 share 31)
Routing arc 11 of net '$PACKER_VCC_NET' (45, 1) -> (47, 2)
   Routed (backwards):       wire: LogicTILE(47,02):OMUX14 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):RMUX25 (curr 0 hist 1.000000)
      wire: LogicTILE(46,02):RMUX06 (curr 0 hist 1.000000)
      wire: LogicTILE(46,01):RMUX32 (curr 0 hist 1.000000)
      wire: LogicTILE(45,01):IMUX03 (curr 0 hist 1.000000)
      wire: LogicTILE(45,01):alta_slice00:D (curr 0 hist 1.000000)
Routing arc 24 of net '$PACKER_VCC_NET' (45, 1) -> (47, 2)
   Routed (backwards):       wire: LogicTILE(47,02):OMUX14 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):RMUX25 (curr 0 hist 1.000000)
      wire: LogicTILE(46,02):RMUX06 (curr 0 hist 1.000000)
      wire: LogicTILE(46,01):RMUX26 (curr 0 hist 1.000000)
      wire: LogicTILE(45,01):IMUX50 (curr 0 hist 1.000000)
      wire: LogicTILE(45,01):alta_slice12:C (curr 0 hist 1.000000)
Routing arc 25 of net '$PACKER_VCC_NET' (45, 1) -> (47, 2)
   Routed (backwards):       wire: LogicTILE(47,02):OMUX14 (curr 0 hist 1.000000)
      wire: LogicTILE(47,02):RMUX25 (curr 0 hist 1.000000)
      wire: LogicTILE(46,02):RMUX06 (curr 0 hist 1.000000)
      wire: LogicTILE(46,01):RMUX32 (curr 0 hist 1.000000)
      wire: LogicTILE(45,01):IMUX51 (curr 0 hist 1.000000)
      wire: LogicTILE(45,01):alta_slice12:D (curr 0 hist 1.000000)
Routing net 'ctr[24]'...
Info:     iter=2 wires=508 overused=0 overuse=0 archfail=0
Info: Router2 time 0.45s
Info: Running router1 to check that route is legal...

Info: Routing..
Info: Setting up routing queue.
Info: Routing 0 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:          0 |        0          0 |    0     0 |         0|       0.00       0.00|
Info: Routing complete.
Info: Router1 time 0.00s
checking net ctr[25]
  driver: LogicTILE(45,01):alta_slice12:Q
    -> LogicTILE(45,01):OMUX37
      -> LogicTILE(45,01):IMUX49
        -> LogicTILE(45,01):alta_slice12:B
          => sink 0
    -> LogicTILE(45,01):OMUX38
      -> LogicTILE(45,01):RMUX72
        -> IOTILE(45,00):RMUX00
          -> IOTILE(45,00):IOMUX03
            => sink 1
  no dangling wires.
checking net ctr[22]
  driver: LogicTILE(46,02):alta_slice07:Q
    -> LogicTILE(46,02):OMUX22
      -> LogicTILE(46,02):IMUX29
        -> LogicTILE(46,02):alta_slice07:B
          => sink 0
      -> LogicTILE(46,02):IMUX21
        -> LogicTILE(46,02):alta_slice05:B
          => sink 1
      -> LogicTILE(46,02):IMUX53
        -> LogicTILE(46,02):alta_slice13:B
          => sink 3
      -> LogicTILE(46,02):IMUX17
        -> LogicTILE(46,02):alta_slice04:B
          => sink 2
    -> LogicTILE(46,02):OMUX21
      -> LogicTILE(47,02):RMUX31
        -> LogicTILE(47,03):RMUX30
          -> IOTILE(49,03):RMUX06
            -> IOTILE(49,03):IOMUX02
              => sink 4
  no dangling wires.
checking net ctr[21]
  driver: LogicTILE(47,02):alta_slice03:Q
    -> LogicTILE(47,02):OMUX11
      -> LogicTILE(47,02):RMUX23
        -> LogicTILE(47,02):IMUX15
          -> LogicTILE(47,02):alta_slice03:D
            => sink 0
        -> LogicTILE(47,02):IMUX11
          -> LogicTILE(47,02):alta_slice02:D
            => sink 1
    -> LogicTILE(47,02):OMUX09
      -> RogicTILE(48,02):RMUX01
        -> RogicTILE(48,03):RMUX05
          -> IOTILE(49,03):RMUX00
            -> IOTILE(49,03):IOMUX01
              => sink 2
  no dangling wires.
checking net ctr[20]
  driver: LogicTILE(47,02):alta_slice13:Q
    -> LogicTILE(47,02):OMUX39
      -> RogicTILE(48,02):RMUX84
        -> RogicTILE(48,03):RMUX53
          -> IOTILE(49,03):RMUX30
            -> IOTILE(49,03):IOMUX00
              => sink 3
    -> LogicTILE(47,02):OMUX41
      -> LogicTILE(47,02):RMUX77
        -> LogicTILE(47,02):IMUX10
          -> LogicTILE(47,02):alta_slice02:C
            => sink 2
        -> LogicTILE(47,02):IMUX54
          -> LogicTILE(47,02):alta_slice13:C
            => sink 0
        -> LogicTILE(47,02):IMUX14
          -> LogicTILE(47,02):alta_slice03:C
            => sink 1
  no dangling wires.
checking net $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[18]_new_
  driver: LogicTILE(47,02):alta_slice08:LutOut
    -> LogicTILE(47,02):OMUX24
      -> RogicTILE(48,02):RMUX62
        -> LogicTILE(47,02):IMUX08
          -> LogicTILE(47,02):alta_slice02:A
            => sink 3
        -> LogicTILE(47,02):IMUX60
          -> LogicTILE(47,02):alta_slice15:A
            => sink 0
        -> LogicTILE(47,02):IMUX52
          -> LogicTILE(47,02):alta_slice13:A
            => sink 1
        -> LogicTILE(47,02):IMUX12
          -> LogicTILE(47,02):alta_slice03:A
            => sink 2
  no dangling wires.
checking net ctr[18]
  driver: LogicTILE(47,02):alta_slice01:Q
    -> LogicTILE(47,02):OMUX05
      -> LogicTILE(47,02):RMUX05
        -> LogicTILE(47,02):IMUX35
          -> LogicTILE(47,02):alta_slice08:D
            => sink 1
        -> LogicTILE(47,02):IMUX07
          -> LogicTILE(47,02):alta_slice01:D
            => sink 0
    -> LogicTILE(47,02):OMUX03
      -> RogicTILE(48,02):RMUX18
        -> RogicTILE(48,04):RMUX83
          -> IOTILE(49,04):RMUX42
            -> IOTILE(49,04):IOMUX04
              => sink 2
  no dangling wires.
checking net ctr[17]
  driver: LogicTILE(47,02):alta_slice11:Q
    -> LogicTILE(47,02):OMUX35
      -> LogicTILE(47,02):RMUX71
        -> LogicTILE(47,02):IMUX06
          -> LogicTILE(47,02):alta_slice01:C
            => sink 1
        -> LogicTILE(47,02):IMUX46
          -> LogicTILE(47,02):alta_slice11:C
            => sink 0
        -> LogicTILE(47,02):IMUX34
          -> LogicTILE(47,02):alta_slice08:C
            => sink 2
  no dangling wires.
checking net ctr[16]
  driver: LogicTILE(47,02):alta_slice07:Q
    -> LogicTILE(47,02):OMUX22
      -> LogicTILE(47,02):IMUX33
        -> LogicTILE(47,02):alta_slice08:B
          => sink 3
      -> LogicTILE(47,02):IMUX29
        -> LogicTILE(47,02):alta_slice07:B
          => sink 0
      -> LogicTILE(47,02):IMUX45
        -> LogicTILE(47,02):alta_slice11:B
          => sink 1
      -> LogicTILE(47,02):IMUX05
        -> LogicTILE(47,02):alta_slice01:B
          => sink 2
  no dangling wires.
checking net ctr[15]
  driver: LogicTILE(46,01):alta_slice09:Q
    -> LogicTILE(46,01):OMUX29
      -> LogicTILE(46,01):RMUX53
        -> LogicTILE(46,01):IMUX39
          -> LogicTILE(46,01):alta_slice09:D
            => sink 0
        -> LogicTILE(46,01):IMUX27
          -> LogicTILE(46,01):alta_slice06:D
            => sink 1
  no dangling wires.
checking net $abc$540$new_n70_
  driver: LogicTILE(45,01):alta_slice03:LutOut
    -> LogicTILE(45,01):OMUX09
      -> LogicTILE(46,01):RMUX05
        -> LogicTILE(46,01):IMUX36
          -> LogicTILE(46,01):alta_slice09:A
            => sink 2
        -> LogicTILE(46,01):IMUX24
          -> LogicTILE(46,01):alta_slice06:A
            => sink 3
        -> LogicTILE(46,01):IMUX44
          -> LogicTILE(46,01):alta_slice11:A
            => sink 0
        -> LogicTILE(46,01):IMUX08
          -> LogicTILE(46,01):alta_slice02:A
            => sink 1
  no dangling wires.
checking net ctr[12]
  driver: LogicTILE(45,01):alta_slice14:Q
    -> LogicTILE(45,01):OMUX42
      -> LogicTILE(46,01):RMUX80
        -> LogicTILE(45,01):IMUX59
          -> LogicTILE(45,01):alta_slice14:D
            => sink 0
        -> LogicTILE(45,01):IMUX15
          -> LogicTILE(45,01):alta_slice03:D
            => sink 1
  no dangling wires.
checking net $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[9]_new_
  driver: LogicTILE(45,02):alta_slice07:LutOut
    -> LogicTILE(45,02):OMUX21
      -> LogicTILE(46,02):RMUX27
        -> LogicTILE(46,01):RMUX19
          -> LogicTILE(45,01):RMUX65
            -> LogicTILE(45,01):IMUX56
              -> LogicTILE(45,01):alta_slice14:A
                => sink 2
            -> LogicTILE(45,01):IMUX00
              -> LogicTILE(45,01):alta_slice00:A
                => sink 1
            -> LogicTILE(45,01):IMUX24
              -> LogicTILE(45,01):alta_slice06:A
                => sink 0
            -> LogicTILE(45,01):IMUX12
              -> LogicTILE(45,01):alta_slice03:A
                => sink 3
  no dangling wires.
checking net ctr[23]
  driver: LogicTILE(46,02):alta_slice05:Q
    -> LogicTILE(46,02):OMUX17
      -> LogicTILE(46,02):RMUX34
        -> LogicTILE(46,02):IMUX22
          -> LogicTILE(46,02):alta_slice05:C
            => sink 0
        -> LogicTILE(46,02):IMUX54
          -> LogicTILE(46,02):alta_slice13:C
            => sink 2
        -> LogicTILE(46,02):IMUX18
          -> LogicTILE(46,02):alta_slice04:C
            => sink 1
    -> LogicTILE(46,02):OMUX15
      -> LogicTILE(47,02):RMUX39
        -> LogicTILE(47,03):RMUX60
          -> IOTILE(49,03):RMUX18
            -> IOTILE(49,03):IOMUX03
              => sink 3
  no dangling wires.
checking net ctr[9]
  driver: LogicTILE(45,02):alta_slice00:Q
    -> LogicTILE(45,02):OMUX02
      -> LogicTILE(45,02):RMUX05
        -> LogicTILE(45,02):IMUX31
          -> LogicTILE(45,02):alta_slice07:D
            => sink 1
        -> LogicTILE(45,02):IMUX03
          -> LogicTILE(45,02):alta_slice00:D
            => sink 0
  no dangling wires.
checking net $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[21]_new_
  driver: LogicTILE(47,02):alta_slice02:LutOut
    -> LogicTILE(47,02):OMUX08
      -> LogicTILE(47,02):RMUX14
        -> LogicTILE(46,02):IMUX28
          -> LogicTILE(46,02):alta_slice07:A
            => sink 0
        -> LogicTILE(46,02):IMUX20
          -> LogicTILE(46,02):alta_slice05:A
            => sink 1
        -> LogicTILE(46,02):IMUX52
          -> LogicTILE(46,02):alta_slice13:A
            => sink 3
        -> LogicTILE(46,02):IMUX16
          -> LogicTILE(46,02):alta_slice04:A
            => sink 2
  no dangling wires.
checking net ctr[14]
  driver: LogicTILE(46,01):alta_slice02:Q
    -> LogicTILE(46,01):OMUX06
      -> LogicTILE(47,01):RMUX02
        -> LogicTILE(46,01):IMUX10
          -> LogicTILE(46,01):alta_slice02:C
            => sink 0
        -> LogicTILE(46,01):IMUX38
          -> LogicTILE(46,01):alta_slice09:C
            => sink 1
        -> LogicTILE(46,01):IMUX26
          -> LogicTILE(46,01):alta_slice06:C
            => sink 2
  no dangling wires.
checking net ctr[0]
  driver: LogicTILE(44,02):alta_slice04:Q
    -> LogicTILE(44,02):OMUX14
      -> LogicTILE(44,02):RMUX34
        -> LogicTILE(44,02):IMUX24
          -> LogicTILE(44,02):alta_slice06:A
            => sink 0
        -> LogicTILE(44,02):IMUX12
          -> LogicTILE(44,02):alta_slice03:A
            => sink 1
        -> LogicTILE(44,02):IMUX40
          -> LogicTILE(44,02):alta_slice10:A
            => sink 2
        -> LogicTILE(44,02):IMUX60
          -> LogicTILE(44,02):alta_slice15:A
            => sink 3
        -> LogicTILE(44,02):IMUX16
          -> LogicTILE(44,02):alta_slice04:A
            => sink 4
  no dangling wires.
checking net $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[6]_new_
  driver: LogicTILE(44,01):alta_slice10:LutOut
    -> LogicTILE(44,01):OMUX30
      -> LogicTILE(45,01):RMUX54
        -> LogicTILE(45,02):RMUX28
          -> LogicTILE(45,02):IMUX52
            -> LogicTILE(45,02):alta_slice13:A
              => sink 1
          -> LogicTILE(45,02):IMUX60
            -> LogicTILE(45,02):alta_slice15:A
              => sink 0
          -> LogicTILE(45,02):IMUX00
            -> LogicTILE(45,02):alta_slice00:A
              => sink 2
          -> LogicTILE(45,02):IMUX28
            -> LogicTILE(45,02):alta_slice07:A
              => sink 3
  no dangling wires.
checking net ctr[6]
  driver: LogicTILE(44,01):alta_slice11:Q
    -> LogicTILE(44,01):OMUX35
      -> LogicTILE(44,01):RMUX65
        -> LogicTILE(44,01):IMUX47
          -> LogicTILE(44,01):alta_slice11:D
            => sink 0
        -> LogicTILE(44,01):IMUX43
          -> LogicTILE(44,01):alta_slice10:D
            => sink 1
  no dangling wires.
checking net ctr[13]
  driver: LogicTILE(46,01):alta_slice11:Q
    -> LogicTILE(46,01):OMUX35
      -> LogicTILE(46,01):RMUX64
        -> LogicTILE(46,01):IMUX25
          -> LogicTILE(46,01):alta_slice06:B
            => sink 3
        -> LogicTILE(46,01):IMUX45
          -> LogicTILE(46,01):alta_slice11:B
            => sink 0
        -> LogicTILE(46,01):IMUX09
          -> LogicTILE(46,01):alta_slice02:B
            => sink 1
        -> LogicTILE(46,01):IMUX37
          -> LogicTILE(46,01):alta_slice09:B
            => sink 2
  no dangling wires.
checking net ctr[5]
  driver: LogicTILE(44,01):alta_slice02:Q
    -> LogicTILE(44,01):OMUX06
      -> LogicTILE(45,01):RMUX02
        -> LogicTILE(44,01):IMUX42
          -> LogicTILE(44,01):alta_slice10:C
            => sink 2
        -> LogicTILE(44,01):IMUX10
          -> LogicTILE(44,01):alta_slice02:C
            => sink 0
        -> LogicTILE(44,01):IMUX46
          -> LogicTILE(44,01):alta_slice11:C
            => sink 1
  no dangling wires.
checking net ctr[19]
  driver: LogicTILE(47,02):alta_slice15:Q
    -> LogicTILE(47,02):OMUX47
      -> LogicTILE(47,02):RMUX95
        -> LogicTILE(47,02):IMUX61
          -> LogicTILE(47,02):alta_slice15:B
            => sink 0
        -> LogicTILE(47,02):IMUX09
          -> LogicTILE(47,02):alta_slice02:B
            => sink 3
        -> LogicTILE(47,02):IMUX53
          -> LogicTILE(47,02):alta_slice13:B
            => sink 1
        -> LogicTILE(47,02):IMUX13
          -> LogicTILE(47,02):alta_slice03:B
            => sink 2
    -> LogicTILE(47,02):OMUX45
      -> RogicTILE(48,02):RMUX75
        -> RogicTILE(48,04):RMUX17
          -> IOTILE(49,04):RMUX06
            -> IOTILE(49,04):IOMUX05
              => sink 4
  no dangling wires.
checking net $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[24]_new_
  driver: LogicTILE(46,02):alta_slice13:LutOut
    -> LogicTILE(46,02):OMUX41
      -> LogicTILE(46,02):RMUX79
        -> LogicTILE(46,01):RMUX38
          -> LogicTILE(45,01):IMUX48
            -> LogicTILE(45,01):alta_slice12:A
              => sink 0
  no dangling wires.
checking net ctr[11]
  driver: LogicTILE(45,01):alta_slice00:Q
    -> LogicTILE(45,01):OMUX02
      -> LogicTILE(45,01):RMUX11
        -> LogicTILE(45,01):IMUX02
          -> LogicTILE(45,01):alta_slice00:C
            => sink 0
        -> LogicTILE(45,01):IMUX58
          -> LogicTILE(45,01):alta_slice14:C
            => sink 1
        -> LogicTILE(45,01):IMUX14
          -> LogicTILE(45,01):alta_slice03:C
            => sink 2
  no dangling wires.
checking net ctr[7]
  driver: LogicTILE(45,02):alta_slice15:Q
    -> LogicTILE(45,02):OMUX47
      -> LogicTILE(45,02):RMUX89
        -> LogicTILE(45,02):IMUX61
          -> LogicTILE(45,02):alta_slice15:B
            => sink 0
        -> LogicTILE(45,02):IMUX01
          -> LogicTILE(45,02):alta_slice00:B
            => sink 2
        -> LogicTILE(45,02):IMUX53
          -> LogicTILE(45,02):alta_slice13:B
            => sink 1
        -> LogicTILE(45,02):IMUX29
          -> LogicTILE(45,02):alta_slice07:B
            => sink 3
  no dangling wires.
checking net clk
  driver: IOTILE(49,15):alta_io02:combout
    -> IOTILE(49,15):alta_indel02:in
      -> IOTILE(49,15):alta_indel02:out
        -> IOTILE(49,15):InputMUX02
          -> RogicTILE(48,15):BufMUX05
            -> RogicTILE(48,15):RMUX27
              -> RogicTILE(48,11):RMUX21
                -> RogicTILE(48,07):RMUX93
                  -> LogicTILE(47,07):RMUX66
                    -> LogicTILE(47,03):RMUX72
                      -> LogicTILE(47,02):RMUX02
                        -> LogicTILE(46,02):CtrlMUX00
                          -> LogicTILE(46,02):TileClkMUX00
                            -> LogicTILE(46,02):alta_clkenctrl00:ClkIn
                              -> LogicTILE(46,02):alta_clkenctrl00:ClkOut
                                -> LogicTILE(46,02):ClkMUX07
                                  => sink 5
                                -> LogicTILE(46,02):ClkMUX05
                                  => sink 6
                                -> LogicTILE(46,02):ClkMUX04
                                  => sink 7
                      -> LogicTILE(47,02):RMUX11
                        -> LogicTILE(47,02):CtrlMUX03
                          -> LogicTILE(47,02):TileClkMUX01
                            -> LogicTILE(47,02):alta_clkenctrl01:ClkIn
                              -> LogicTILE(47,02):alta_clkenctrl01:ClkOut
                                -> LogicTILE(47,02):ClkMUX07
                                  => sink 25
                                -> LogicTILE(47,02):ClkMUX15
                                  => sink 2
                                -> LogicTILE(47,02):ClkMUX11
                                  => sink 0
                                -> LogicTILE(47,02):ClkMUX01
                                  => sink 1
                                -> LogicTILE(47,02):ClkMUX03
                                  => sink 4
                                -> LogicTILE(47,02):ClkMUX13
                                  => sink 3
                      -> LogicTILE(47,02):RMUX06
                        -> LogicTILE(47,01):RMUX33
                          -> LogicTILE(45,01):RMUX35
                            -> LogicTILE(45,01):CtrlMUX03
                              -> LogicTILE(45,01):TileClkMUX01
                                -> LogicTILE(45,01):alta_clkenctrl01:ClkIn
                                  -> LogicTILE(45,01):alta_clkenctrl01:ClkOut
                                    -> LogicTILE(45,01):ClkMUX06
                                      => sink 19
                                    -> LogicTILE(45,01):ClkMUX12
                                      => sink 8
                                    -> LogicTILE(45,01):ClkMUX00
                                      => sink 20
                                    -> LogicTILE(45,01):ClkMUX14
                                      => sink 21
                          -> LogicTILE(44,01):RMUX31
                            -> LogicTILE(44,02):RMUX28
                              -> LogicTILE(44,02):CtrlMUX01
                                -> LogicTILE(44,02):TileClkMUX00
                                  -> LogicTILE(44,02):alta_clkenctrl00:ClkIn
                                    -> LogicTILE(44,02):alta_clkenctrl00:ClkOut
                                      -> LogicTILE(44,02):ClkMUX06
                                        => sink 10
                                      -> LogicTILE(44,02):ClkMUX04
                                        => sink 9
                                      -> LogicTILE(44,02):ClkMUX03
                                        => sink 11
                                      -> LogicTILE(44,02):ClkMUX10
                                        => sink 12
                          -> LogicTILE(44,01):RMUX35
                            -> LogicTILE(44,01):CtrlMUX03
                              -> LogicTILE(44,01):TileClkMUX01
                                -> LogicTILE(44,01):alta_clkenctrl01:ClkIn
                                  -> LogicTILE(44,01):alta_clkenctrl01:ClkOut
                                    -> LogicTILE(44,01):ClkMUX02
                                      => sink 14
                                    -> LogicTILE(44,01):ClkMUX09
                                      => sink 13
                                    -> LogicTILE(44,01):ClkMUX11
                                      => sink 15
                          -> LogicTILE(45,01):RMUX31
                            -> LogicTILE(45,02):RMUX35
                              -> LogicTILE(45,02):CtrlMUX01
                                -> LogicTILE(45,02):TileClkMUX00
                                  -> LogicTILE(45,02):alta_clkenctrl00:ClkIn
                                    -> LogicTILE(45,02):alta_clkenctrl00:ClkOut
                                      -> LogicTILE(45,02):ClkMUX15
                                        => sink 16
                                      -> LogicTILE(45,02):ClkMUX00
                                        => sink 18
                                      -> LogicTILE(45,02):ClkMUX13
                                        => sink 17
                        -> LogicTILE(47,01):RMUX26
                          -> LogicTILE(46,01):CtrlMUX00
                            -> LogicTILE(46,01):TileClkMUX00
                              -> LogicTILE(46,01):alta_clkenctrl00:ClkIn
                                -> LogicTILE(46,01):alta_clkenctrl00:ClkOut
                                  -> LogicTILE(46,01):ClkMUX02
                                    => sink 23
                                  -> LogicTILE(46,01):ClkMUX11
                                    => sink 22
                                  -> LogicTILE(46,01):ClkMUX09
                                    => sink 24
  no dangling wires.
checking net ctr[1]
  driver: LogicTILE(44,02):alta_slice06:Q
    -> LogicTILE(44,02):OMUX20
      -> LogicTILE(44,02):RMUX40
        -> LogicTILE(44,02):IMUX25
          -> LogicTILE(44,02):alta_slice06:B
            => sink 0
        -> LogicTILE(44,02):IMUX13
          -> LogicTILE(44,02):alta_slice03:B
            => sink 1
        -> LogicTILE(44,02):IMUX41
          -> LogicTILE(44,02):alta_slice10:B
            => sink 2
        -> LogicTILE(44,02):IMUX61
          -> LogicTILE(44,02):alta_slice15:B
            => sink 3
  no dangling wires.
checking net ctr[24]
  driver: LogicTILE(46,02):alta_slice04:Q
    -> LogicTILE(46,02):OMUX14
      -> LogicTILE(46,02):RMUX28
        -> LogicTILE(46,02):IMUX19
          -> LogicTILE(46,02):alta_slice04:D
            => sink 0
        -> LogicTILE(46,02):IMUX55
          -> LogicTILE(46,02):alta_slice13:D
            => sink 1
      -> LogicTILE(46,02):RMUX25
        -> LogicTILE(45,02):RMUX06
          -> IOTILE(45,00):RMUX06
            -> IOTILE(45,00):IOMUX02
              => sink 2
  no dangling wires.
checking net $PACKER_VCC_NET
  driver: LogicTILE(47,02):alta_slice04:LutOut
    -> LogicTILE(47,02):OMUX14
      -> LogicTILE(47,02):RMUX25
        -> LogicTILE(45,02):RMUX08
          -> LogicTILE(44,02):IMUX27
            -> LogicTILE(44,02):alta_slice06:D
              => sink 1
          -> LogicTILE(44,02):IMUX15
            -> LogicTILE(44,02):alta_slice03:D
              => sink 2
          -> LogicTILE(44,02):IMUX19
            -> LogicTILE(44,02):alta_slice04:D
              => sink 28
        -> LogicTILE(44,02):RMUX11
          -> LogicTILE(44,02):IMUX26
            -> LogicTILE(44,02):alta_slice06:C
              => sink 0
          -> LogicTILE(44,02):IMUX18
            -> LogicTILE(44,02):alta_slice04:C
              => sink 27
          -> LogicTILE(44,02):IMUX17
            -> LogicTILE(44,02):alta_slice04:B
              => sink 26
        -> LogicTILE(45,02):RMUX11
          -> LogicTILE(45,02):IMUX62
            -> LogicTILE(45,02):alta_slice15:C
              => sink 6
        -> LogicTILE(46,02):RMUX08
          -> LogicTILE(45,02):IMUX63
            -> LogicTILE(45,02):alta_slice15:D
              => sink 7
          -> LogicTILE(45,02):IMUX55
            -> LogicTILE(45,02):alta_slice13:D
              => sink 8
        -> LogicTILE(46,02):RMUX06
          -> LogicTILE(46,01):RMUX26
            -> LogicTILE(45,01):IMUX26
              -> LogicTILE(45,01):alta_slice06:C
                => sink 9
            -> LogicTILE(45,01):IMUX50
              -> LogicTILE(45,01):alta_slice12:C
                => sink 24
          -> LogicTILE(46,01):RMUX32
            -> LogicTILE(45,01):IMUX03
              -> LogicTILE(45,01):alta_slice00:D
                => sink 11
            -> LogicTILE(45,01):IMUX27
              -> LogicTILE(45,01):alta_slice06:D
                => sink 10
            -> LogicTILE(45,01):IMUX51
              -> LogicTILE(45,01):alta_slice12:D
                => sink 25
          -> LogicTILE(46,01):RMUX34
            -> LogicTILE(46,01):IMUX46
              -> LogicTILE(46,01):alta_slice11:C
                => sink 12
          -> LogicTILE(46,01):RMUX28
            -> LogicTILE(46,01):IMUX47
              -> LogicTILE(46,01):alta_slice11:D
                => sink 13
            -> LogicTILE(46,01):IMUX11
              -> LogicTILE(46,01):alta_slice02:D
                => sink 14
        -> LogicTILE(44,02):RMUX06
          -> LogicTILE(44,01):RMUX34
            -> LogicTILE(44,01):IMUX38
              -> LogicTILE(44,01):alta_slice09:C
                => sink 3
          -> LogicTILE(44,01):RMUX29
            -> LogicTILE(44,01):IMUX39
              -> LogicTILE(44,01):alta_slice09:D
                => sink 4
            -> LogicTILE(44,01):IMUX11
              -> LogicTILE(44,01):alta_slice02:D
                => sink 5
        -> LogicTILE(46,02):RMUX11
          -> LogicTILE(46,02):IMUX30
            -> LogicTILE(46,02):alta_slice07:C
              => sink 21
      -> LogicTILE(47,02):RMUX28
        -> LogicTILE(47,02):IMUX31
          -> LogicTILE(47,02):alta_slice07:D
            => sink 16
        -> LogicTILE(47,02):IMUX63
          -> LogicTILE(47,02):alta_slice15:D
            => sink 19
        -> LogicTILE(47,02):IMUX47
          -> LogicTILE(47,02):alta_slice11:D
            => sink 17
        -> LogicTILE(47,02):IMUX55
          -> LogicTILE(47,02):alta_slice13:D
            => sink 20
      -> LogicTILE(47,02):RMUX32
        -> LogicTILE(46,02):IMUX23
          -> LogicTILE(46,02):alta_slice05:D
            => sink 23
        -> LogicTILE(46,02):IMUX31
          -> LogicTILE(46,02):alta_slice07:D
            => sink 22
    -> LogicTILE(47,02):BufMUX04
      -> LogicTILE(47,02):IMUX62
        -> LogicTILE(47,02):alta_slice15:C
          => sink 18
      -> LogicTILE(47,02):IMUX30
        -> LogicTILE(47,02):alta_slice07:C
          => sink 15
  no dangling wires.
checking net ctr[2]
  driver: LogicTILE(44,02):alta_slice03:Q
    -> LogicTILE(44,02):OMUX09
      -> LogicTILE(45,02):RMUX02
        -> LogicTILE(44,02):IMUX14
          -> LogicTILE(44,02):alta_slice03:C
            => sink 0
        -> LogicTILE(44,02):IMUX42
          -> LogicTILE(44,02):alta_slice10:C
            => sink 1
        -> LogicTILE(44,02):IMUX62
          -> LogicTILE(44,02):alta_slice15:C
            => sink 2
  no dangling wires.
checking net ctr[3]
  driver: LogicTILE(44,02):alta_slice10:Q
    -> LogicTILE(44,02):OMUX32
      -> LogicTILE(44,02):RMUX65
        -> LogicTILE(44,02):IMUX43
          -> LogicTILE(44,02):alta_slice10:D
            => sink 0
        -> LogicTILE(44,02):IMUX63
          -> LogicTILE(44,02):alta_slice15:D
            => sink 1
  no dangling wires.
checking net ctr[10]
  driver: LogicTILE(45,01):alta_slice06:Q
    -> LogicTILE(45,01):OMUX20
      -> LogicTILE(45,01):RMUX40
        -> LogicTILE(45,01):IMUX01
          -> LogicTILE(45,01):alta_slice00:B
            => sink 1
        -> LogicTILE(45,01):IMUX25
          -> LogicTILE(45,01):alta_slice06:B
            => sink 0
        -> LogicTILE(45,01):IMUX57
          -> LogicTILE(45,01):alta_slice14:B
            => sink 2
        -> LogicTILE(45,01):IMUX13
          -> LogicTILE(45,01):alta_slice03:B
            => sink 3
  no dangling wires.
checking net ctr[8]
  driver: LogicTILE(45,02):alta_slice13:Q
    -> LogicTILE(45,02):OMUX41
      -> LogicTILE(45,02):RMUX77
        -> LogicTILE(45,02):IMUX54
          -> LogicTILE(45,02):alta_slice13:C
            => sink 0
        -> LogicTILE(45,02):IMUX02
          -> LogicTILE(45,02):alta_slice00:C
            => sink 1
        -> LogicTILE(45,02):IMUX30
          -> LogicTILE(45,02):alta_slice07:C
            => sink 2
  no dangling wires.
checking net $abc$540$new_n74_
  driver: LogicTILE(46,01):alta_slice06:LutOut
    -> LogicTILE(46,01):OMUX18
      -> LogicTILE(47,01):RMUX31
        -> LogicTILE(47,02):RMUX34
          -> LogicTILE(47,02):IMUX32
            -> LogicTILE(47,02):alta_slice08:A
              => sink 3
          -> LogicTILE(47,02):IMUX28
            -> LogicTILE(47,02):alta_slice07:A
              => sink 0
          -> LogicTILE(47,02):IMUX44
            -> LogicTILE(47,02):alta_slice11:A
              => sink 1
          -> LogicTILE(47,02):IMUX04
            -> LogicTILE(47,02):alta_slice01:A
              => sink 2
  no dangling wires.
checking net $abc$540$auto$alumacc.cc:485:replace_alu$4.CO[3]_new_
  driver: LogicTILE(44,02):alta_slice15:LutOut
    -> LogicTILE(44,02):OMUX47
      -> LogicTILE(44,02):RMUX87
        -> LogicTILE(44,01):RMUX71
          -> LogicTILE(44,01):IMUX36
            -> LogicTILE(44,01):alta_slice09:A
              => sink 0
          -> LogicTILE(44,01):IMUX08
            -> LogicTILE(44,01):alta_slice02:A
              => sink 1
          -> LogicTILE(44,01):IMUX44
            -> LogicTILE(44,01):alta_slice11:A
              => sink 2
          -> LogicTILE(44,01):IMUX40
            -> LogicTILE(44,01):alta_slice10:A
              => sink 3
  no dangling wires.
checking net ctr[4]
  driver: LogicTILE(44,01):alta_slice09:Q
    -> LogicTILE(44,01):OMUX28
      -> LogicTILE(44,01):IMUX37
        -> LogicTILE(44,01):alta_slice09:B
          => sink 0
      -> LogicTILE(44,01):IMUX09
        -> LogicTILE(44,01):alta_slice02:B
          => sink 1
      -> LogicTILE(44,01):IMUX45
        -> LogicTILE(44,01):alta_slice11:B
          => sink 2
      -> LogicTILE(44,01):IMUX41
        -> LogicTILE(44,01):alta_slice10:B
          => sink 3
  no dangling wires.
Info: Checksum: 0x2b51253b
Warning: No clocks found in design

2 warnings, 0 errors
+ yosys -p 'read_verilog -lib synth/prims.v; read_json build-blinky16k/pnrblinky16k.json; dump -o build-blinky16k/blinky16k.il; show -format png -prefix blinky16k; write_verilog build-blinky16k/blinky16k-post.v'

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+3833 (git sha1 b0004911, clang 12.0.0 -fPIC -Os)


-- Running command `read_verilog -lib synth/prims.v; read_json build-blinky16k/pnrblinky16k.json; dump -o build-blinky16k/blinky16k.il; show -format png -prefix blinky16k; write_verilog build-blinky16k/blinky16k-post.v' --

1. Executing Verilog-2005 frontend: synth/prims.v
Parsing Verilog input from `synth/prims.v' to AST representation.
Generating RTLIL representation for module `\LUT'.
Generating RTLIL representation for module `\DFF'.
Generating RTLIL representation for module `\GENERIC_SLICE'.
Generating RTLIL representation for module `\GENERIC_IOB'.
Generating RTLIL representation for module `\alta_bram'.
Generating RTLIL representation for module `\alta_bram9k'.
Generating RTLIL representation for module `\alta_pllx'.
Generating RTLIL representation for module `\alta_boot'.
Successfully finished Verilog frontend.

2. Executing JSON frontend.
Importing module top from JSON tree.

3. Generating Graphviz representation of design.
Writing dot description to `blinky16k.dot'.
Dumping module top to page 1.
Exec: dot -Tpng 'blinky16k.dot' > 'blinky16k.png.new' && mv 'blinky16k.png.new' 'blinky16k.png'

4. Executing Verilog backend.
Dumping module `\top'.

End of script. Logfile hash: 57bd47de3b, CPU: user 0.04s system 0.01s
Yosys 0.9+3833 (git sha1 b0004911, clang 12.0.0 -fPIC -Os)
Time spent: 97% 1x show (1 sec), 1% 2x write_verilog (0 sec), ...
+ mv blinky16k.dot build-blinky16k
+ mv blinky16k.png build-blinky16k
+ mv nextpnr.fasm build-blinky16k/blinky16k.fasm
+ python3 fasm_pack.py build-blinky16k/blinky16k.fasm build-blinky16k/blinky16k.asc AG15K
+ python3 ../bitstream/agm-pack.py build-blinky16k/blinky16k.asc build-blinky16k/blinky16k.bin
+ python3 ../bitstream/agm-unpack.py build-blinky16k/blinky16k.bin
Unhandled word 00030000 at position 16
Unhandled word 00000000 at position 20
Unhandled word 00000000 at position 24
Unhandled word 00000000 at position 28
Unhandled word 00000000 at position 32
Unexpected bitstream length 2186240 (expected 4388096)
Unexpected bitstream length 4372480 (expected 4388096)
+ python3 ../bitstream/agm-explain.py build-blinky16k/blinky16k-unpack.txt
+ python3 ../bitstream/agm-explain.py --output fasm build-blinky16k/blinky16k-unpack.txt
