Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/developer/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto b5d969fc6b7547a9a4e0d87f9c57878f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot T_AXI4_BLOCK_behav xil_defaultlib.T_AXI4_BLOCK xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture rtl of entity xil_defaultlib.AXI4_MASTER [axi4_master_default]
Compiling module xil_defaultlib.axi4_bd_AXI4_MASTER_0_0
Compiling architecture rtl of entity xil_defaultlib.AXI4_SLAVE [axi4_slave_default]
Compiling module xil_defaultlib.axi4_bd_AXI4_SLAVE_0_0
Compiling module axi_protocol_checker_v2_0_5.axi_protocol_checker_v2_0_5_thre...
Compiling module axi_protocol_checker_v2_0_5.axi_protocol_checker_v2_0_5_syn_...
Compiling module axi_protocol_checker_v2_0_5.axi_protocol_checker_v2_0_5_axi4...
Compiling module axi_protocol_checker_v2_0_5.axi_protocol_checker_v2_0_5_syn_...
Compiling module axi_protocol_checker_v2_0_5.axi_protocol_checker_v2_0_5_syn_...
Compiling module axi_protocol_checker_v2_0_5.axi_protocol_checker_v2_0_5_core...
Compiling module axi_protocol_checker_v2_0_5.axi_protocol_checker_v2_0_5_repo...
Compiling module axi_protocol_checker_v2_0_5.axi_protocol_checker_v2_0_5_top(...
Compiling module xil_defaultlib.axi4_bd_axi_protocol_checker_0_0
Compiling module xil_defaultlib.axi4_bd
Compiling module xil_defaultlib.axi4_bd_wrapper
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling architecture test of entity xil_defaultlib.t_axi4_block
Built simulation snapshot T_AXI4_BLOCK_behav
