Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto eabb33699e004c02a410b0151d584289 --debug typical --relax --mt 2 -L xbip_utils_v3_0_5 -L axi_utils_v2_0_1 -L xbip_pipe_v3_0_1 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_1 -L xbip_dsp48_multadd_v3_0_1 -L xbip_bram18k_v3_0_1 -L mult_gen_v12_0_10 -L floating_point_v7_1_1 -L xil_defaultlib -L fifo_generator_v13_0_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot cg_tb_behav xil_defaultlib.cg_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/imports/Summer Internship IIIT-H/cg_vect_multiplier.v" Line 5. Module vector_by_vector_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/imports/Summer Internship IIIT-H/cg_multiplier.v" Line 1. Module my_mult_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/imports/Summer Internship IIIT-H/cg_multiplier.v" Line 1. Module my_mult_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/imports/Summer Internship IIIT-H/cg_adder.v" Line 1. Module adder_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_vector_subtractor.v" Line 4. Module cg_vector_subtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/imports/Summer Internship IIIT-H/cg_adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/imports/Summer Internship IIIT-H/cg_adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/imports/Summer Internship IIIT-H/cg_multiplier.v" Line 1. Module my_mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/imports/Summer Internship IIIT-H/cg_multiplier.v" Line 1. Module my_mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/imports/Summer Internship IIIT-H/cg_multiplier.v" Line 1. Module my_mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/imports/Summer Internship IIIT-H/cg_vect_multiplier.v" Line 5. Module vector_by_vector_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/imports/Summer Internship IIIT-H/cg_multiplier.v" Line 1. Module my_mult_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/imports/Summer Internship IIIT-H/cg_multiplier.v" Line 1. Module my_mult_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/imports/Summer Internship IIIT-H/cg_adder.v" Line 1. Module adder_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/new/cg_vector_subtractor.v" Line 4. Module cg_vector_subtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/imports/Summer Internship IIIT-H/cg_adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/imports/Summer Internship IIIT-H/cg_adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/imports/Summer Internship IIIT-H/cg_multiplier.v" Line 1. Module my_mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/imports/Summer Internship IIIT-H/cg_multiplier.v" Line 1. Module my_mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/mygit/CG_Project/project_cg/project_cg.srcs/sources_1/imports/Summer Internship IIIT-H/cg_multiplier.v" Line 1. Module my_mult doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_1.floating_point_v7_1_1_viv_comp
Compiling package std.textio
Compiling package xbip_utils_v3_0_5.xbip_utils_v3_0_5_pkg
Compiling package axi_utils_v2_0_1.axi_utils_v2_0_1_pkg
Compiling package floating_point_v7_1_1.floating_point_v7_1_1_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_1.floating_point_v7_1_1_exp_table_...
Compiling package mult_gen_v12_0_10.mult_gen_v12_0_10_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_1.floating_point_v7_1_1_pkg
Compiling package floating_point_v7_1_1.flt_utils
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_10.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv_comp
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_unsigned
Compiling architecture xilinx of entity axi_utils_v2_0_1.axi_slave_2to1 [\axi_slave_2to1(32,false,1,false...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(1,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(26,1,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(1,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(2,1,false,true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_10.delay_line [\delay_line("zynq",true,1,0,25,0...]
Compiling architecture xilinx of entity mult_gen_v12_0_10.delay_line [\delay_line("zynq",true,1,0,18,0...]
Compiling architecture xilinx of entity mult_gen_v12_0_10.delay_line [\delay_line("zynq",true,1,0,8,0,...]
Compiling architecture xilinx of entity mult_gen_v12_0_10.delay_line [\delay_line("zynq",true,1,0,1,0,...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(1,0,0,1,"NO_RESET","DIR...]
Compiling architecture xilinx of entity mult_gen_v12_0_10.delay_line [\delay_line("zynq",true,1,0,17,0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(1,0,1,1,"NO_RESET","CAS...]
Compiling architecture xilinx of entity mult_gen_v12_0_10.delay_line [\delay_line("zynq",true,1,0,43,0...]
Compiling architecture xilinx of entity mult_gen_v12_0_10.delay_line [\delay_line("zynq",true,1,0,1,0,...]
Compiling architecture xilinx of entity mult_gen_v12_0_10.op_resize [\op_resize(24,24,1,1,0,25,25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_10.dsp [\dsp("zynq",24,1,24,1,1,0,100000...]
Compiling architecture xilinx of entity mult_gen_v12_0_10.mult_gen_v12_0_10_viv [\mult_gen_v12_0_10_viv(0,1,1,"zy...]
Compiling architecture rtl of entity floating_point_v7_1_1.fix_mult_xx [\fix_mult_xx("zynq",2,24,5,(true...]
Compiling architecture rtl of entity floating_point_v7_1_1.fix_mult [\fix_mult("zynq",flt_pt_fix_mult...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE('0','0','0','0')\]
Compiling architecture fde_v of entity unisim.FDE [\FDE('0')\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(1,0,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(1,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(7,1,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(1,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(8,1,false,true)\]
Compiling architecture struct of entity floating_point_v7_1_1.carry_chain [\carry_chain("zynq",8,1,1,false,...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(32,0,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(4,0,false,false)\]
Compiling architecture struct of entity floating_point_v7_1_1.carry_chain [\carry_chain("zynq",4,0,1,false,...]
Compiling architecture synth of entity floating_point_v7_1_1.compare_eq_im [\compare_eq_im("zynq",23,(others...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(1,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(1,1,false,true)\]
Compiling architecture rtl of entity floating_point_v7_1_1.special_detect [\special_detect("zynq",false,32,...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(1,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(1,1,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(4,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(1,4,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(4,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(2,4,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(4,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(1,4,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(6,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(1,6,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(4,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(4,4,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(4,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(8,4,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(2,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(1,2,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(1,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(3,1,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(2,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(4,2,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(1,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(14,1,false,false)\]
Compiling architecture rtl of entity floating_point_v7_1_1.flt_mult_exp [\flt_mult_exp("zynq",false,32,8,...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(2,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(8,2,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(1,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(8,1,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(1,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(11,1,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(2,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(12,2,false,true)\]
Compiling architecture struct of entity floating_point_v7_1_1.carry_chain [\carry_chain("zynq",12,2,1,false...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(1,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(12,1,false,true)\]
Compiling architecture struct of entity floating_point_v7_1_1.carry_chain [\carry_chain("zynq",12,1,1,false...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(8,0,false,false)\]
Compiling architecture struct of entity floating_point_v7_1_1.carry_chain [\carry_chain("zynq",8,0,0,false,...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(14,0,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(25,0,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(3,0,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(2,0,false,false)\]
Compiling architecture struct of entity floating_point_v7_1_1.carry_chain [\carry_chain("zynq",3,0,0,false,...]
Compiling architecture rtl of entity floating_point_v7_1_1.flt_round_bit [\flt_round_bit("zynq",false,fals...]
Compiling architecture rtl of entity floating_point_v7_1_1.renorm_and_round_logic [\renorm_and_round_logic("zynq",(...]
Compiling architecture rtl of entity floating_point_v7_1_1.flt_mult_round [\flt_mult_round("zynq",(flt_pt_i...]
Compiling architecture synth of entity floating_point_v7_1_1.flt_dec_op_lat [\flt_dec_op_lat("zynq",32,24,tru...]
Compiling architecture rtl of entity floating_point_v7_1_1.flt_mult [\flt_mult("zynq",1,2,32,24,32,24...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(8,1,0,0,0,...]
Compiling architecture xilinx of entity floating_point_v7_1_1.floating_point_v7_1_1_viv [\floating_point_v7_1_1_viv("zynq...]
Compiling architecture xilinx of entity floating_point_v7_1_1.floating_point_v7_1_1 [\floating_point_v7_1_1("zynq",0,...]
Compiling architecture floating_point_0_arch of entity xil_defaultlib.floating_point_0 [floating_point_0_default]
Compiling module xil_defaultlib.my_mult_2
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(7,0,false,false)\]
Compiling architecture struct of entity floating_point_v7_1_1.carry_chain [\carry_chain("zynq",7,0,0,false,...]
Compiling architecture synth of entity floating_point_v7_1_1.compare_eq_im [\compare_eq_im("zynq",14,(others...]
Compiling architecture struct of entity floating_point_v7_1_1.carry_chain [\carry_chain("zynq",1,0,1,false,...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(2,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(24,2,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(1,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(16,1,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(2,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(1,2,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(48,0,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(24,0,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(16,0,false,false)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(1,1,1,1,"NO_RESET","DIR...]
Compiling architecture rtl of entity floating_point_v7_1_1.dsp48e1_wrapper [\dsp48e1_wrapper(24,16,48,24,40,...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(3,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(1,3,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(13,0,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(27,0,false,false)\]
Compiling architecture synth of entity floating_point_v7_1_1.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl("zynq",24...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("0000000000000000111111110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("0000000000000000000000001...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(1,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(27,1,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(1,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(5,1,false,false)\]
Compiling architecture rtl of entity floating_point_v7_1_1.lead_zero_encode_shift [\lead_zero_encode_shift(24,8,(tr...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(1,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(4,1,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(1,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(3,1,false,false)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1111111001010100101110100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("0001000101011111000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("1110111010100000111111111...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(2,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(2,2,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(25,0,false,false)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(2,0,1,2,"NO_RESET","DIR...]
Compiling architecture rtl of entity floating_point_v7_1_1.dsp48e1_wrapper [\dsp48e1_wrapper(24,16,48,25,35,...]
Compiling architecture rtl of entity floating_point_v7_1_1.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(24,8...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("1001100110011001100110011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("1111111100000000111100001...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(9,0,false,false)\]
Compiling architecture struct of entity floating_point_v7_1_1.carry_chain [\carry_chain("zynq",9,0,0,false,...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(1,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(9,1,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(5,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(9,5,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(1,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(10,1,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(1,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(4,1,false,true)\]
Compiling architecture struct of entity floating_point_v7_1_1.carry_chain [\carry_chain("zynq",16,0,1,false...]
Compiling architecture synth of entity floating_point_v7_1_1.compare_gt [\compare_gt("zynq",32,false,1)(1...]
Compiling architecture synth of entity floating_point_v7_1_1.compare [\compare("zynq",32,true,1)(1,4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(8,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(2,8,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(9,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(1,9,false,true)\]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(1,8,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(3,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(1,3,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(2,0,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(1,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(12,1,false,false)\]
Compiling architecture rtl of entity floating_point_v7_1_1.flt_add_exp_sp [\flt_add_exp_sp("zynq",32,8,24,(...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(1,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(23,1,false,false)\]
Compiling architecture synth of entity floating_point_v7_1_1.flt_dec_op [\flt_dec_op("zynq",32,24,true,1,...]
Compiling architecture rtl of entity floating_point_v7_1_1.flt_add_dsp [\flt_add_dsp("zynq",2,32,24,32,2...]
Compiling architecture rtl of entity floating_point_v7_1_1.flt_add [\flt_add("zynq",1,0,0,0,32,24,32...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(11,1,0,0,0...]
Compiling architecture xilinx of entity floating_point_v7_1_1.floating_point_v7_1_1_viv [\floating_point_v7_1_1_viv("zynq...]
Compiling architecture xilinx of entity floating_point_v7_1_1.floating_point_v7_1_1 [\floating_point_v7_1_1("zynq",1,...]
Compiling architecture floating_point_1_arch of entity xil_defaultlib.floating_point_1 [floating_point_1_default]
Compiling module xil_defaultlib.adder_2
Compiling module xil_defaultlib.vector_by_vector_default
Compiling architecture rtl of entity floating_point_v7_1_1.flt_add [\flt_add("zynq",0,1,0,0,32,24,32...]
Compiling architecture xilinx of entity floating_point_v7_1_1.floating_point_v7_1_1_viv [\floating_point_v7_1_1_viv("zynq...]
Compiling architecture xilinx of entity floating_point_v7_1_1.floating_point_v7_1_1 [\floating_point_v7_1_1("zynq",0,...]
Compiling architecture vect_float_sub_arch of entity xil_defaultlib.vect_float_sub [vect_float_sub_default]
Compiling module xil_defaultlib.cg_vector_subtractor
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.cg_vector_adder
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(1,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(25,1,false,true)\]
Compiling architecture struct of entity floating_point_v7_1_1.carry_chain [\carry_chain("zynq",25,1,0,false...]
Compiling architecture synth of entity floating_point_v7_1_1.flt_div_mant_addsub [\flt_div_mant_addsub("zynq",25,1...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(1,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(26,1,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(26,0,false,false)\]
Compiling architecture virtex of entity floating_point_v7_1_1.flt_div_mant [\flt_div_mant("zynq",24,1,(true,...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(2,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(10,2,false,true)\]
Compiling architecture rtl of entity floating_point_v7_1_1.special_detect [\special_detect("no_family",fals...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(25,1,0,0,0...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(1,25,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(2,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(2,2,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(26,1,0,0,0...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(1,26,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(24,1,0,0,0...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(8,24,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(24,1,0,0,0...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(1,24,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(23,1,0,0,0...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(3,23,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(24,1,0,0,0...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(4,24,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(23,1,0,0,0...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(1,23,false,true)\]
Compiling architecture rtl of entity floating_point_v7_1_1.flt_div_exp [\flt_div_exp("no_family",false,3...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(11,0,false,false)\]
Compiling architecture struct of entity floating_point_v7_1_1.carry_chain [\carry_chain("zynq",12,1,0,false...]
Compiling architecture rtl of entity floating_point_v7_1_1.flt_round_bit [\flt_round_bit("zynq",false,fals...]
Compiling architecture rtl of entity floating_point_v7_1_1.renorm_and_round_logic [\renorm_and_round_logic("zynq",(...]
Compiling architecture synth of entity floating_point_v7_1_1.flt_dec_op_lat [\flt_dec_op_lat("zynq",32,24,tru...]
Compiling architecture virtex of entity floating_point_v7_1_1.flt_div [\flt_div("zynq",0,32,24,32,24,32...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(28,1,0,0,0...]
Compiling architecture xilinx of entity floating_point_v7_1_1.floating_point_v7_1_1_viv [\floating_point_v7_1_1_viv("zynq...]
Compiling architecture xilinx of entity floating_point_v7_1_1.floating_point_v7_1_1 [\floating_point_v7_1_1("zynq",0,...]
Compiling architecture scalar_float_division_arch of entity xil_defaultlib.scalar_float_division [scalar_float_division_default]
Compiling module xil_defaultlib.cg_scalar_division
Compiling module xil_defaultlib.my_mult
Compiling module xil_defaultlib.cg_scalar_mult
Compiling architecture behavioral of entity fifo_generator_v13_0_1.fifo_generator_v13_0_1_bhv_ss [\fifo_generator_v13_0_1_bhv_ss("...]
Compiling architecture behavioral of entity fifo_generator_v13_0_1.fifo_generator_v13_0_1_bhv_preload0 [\fifo_generator_v13_0_1_bhv_prel...]
Compiling architecture behavioral of entity fifo_generator_v13_0_1.fifo_generator_v13_0_1_conv [\fifo_generator_v13_0_1_conv(1,1...]
Compiling architecture behavioral of entity fifo_generator_v13_0_1.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(1,0,10,...]
Compiling architecture xilinx of entity fifo_generator_v13_0_1.fifo_generator_v13_0_1 [\fifo_generator_v13_0_1(1,0,10,"...]
Compiling architecture fifo_matrix_a_arch of entity xil_defaultlib.fifo_matrix_A [fifo_matrix_a_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(2,0,1,2,"NO_RESET","DIR...]
Compiling architecture xilinx of entity mult_gen_v12_0_10.op_resize [\op_resize(24,17,1,1,0,25,18)\]
Compiling architecture xilinx of entity mult_gen_v12_0_10.dsp [\dsp("zynq",24,1,17,1,1,0,3,1,0,...]
Compiling architecture xilinx of entity mult_gen_v12_0_10.delay_line [\delay_line("zynq",true,1,0,24,0...]
Compiling architecture xilinx of entity mult_gen_v12_0_10.delay_line [\delay_line("zynq",true,1,0,7,0,...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2("1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_10.op_resize [\op_resize(24,7,1,1,0,27,7)\]
Compiling architecture xilinx of entity mult_gen_v12_0_10.luts [\luts("zynq",24,1,7,1,1,0,3,1,1)...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E("0000000000000000",'0')(...]
Compiling architecture xilinx of entity mult_gen_v12_0_10.delay_line [\delay_line("zynq",true,1,0,7,0,...]
Compiling architecture xilinx of entity mult_gen_v12_0_10.delay_line [\delay_line("zynq",true,1,0,24,0...]
Compiling architecture xilinx of entity mult_gen_v12_0_10.delay_line [\delay_line("zynq",true,1,0,1,0,...]
Compiling architecture xilinx of entity mult_gen_v12_0_10.op_resize [\op_resize(24,24,1,1,1,24,24)\]
Compiling architecture xilinx of entity mult_gen_v12_0_10.delay_line [\delay_line("zynq",true,1,0,48,0...]
Compiling architecture xilinx of entity mult_gen_v12_0_10.hybrid [\hybrid("zynq",24,1,24,1,1,0,5,1...]
Compiling architecture xilinx of entity mult_gen_v12_0_10.mult_gen_v12_0_10_viv [\mult_gen_v12_0_10_viv(0,1,0,"zy...]
Compiling architecture rtl of entity floating_point_v7_1_1.fix_mult_xx [\fix_mult_xx("zynq",1,24,6,(true...]
Compiling architecture rtl of entity floating_point_v7_1_1.fix_mult [\fix_mult("zynq",flt_pt_fix_mult...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(5,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(1,5,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(5,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(2,5,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(5,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(1,5,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(5,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(4,5,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(5,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(8,5,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(3,0,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(1,0,false,true)\]
Compiling architecture rtl of entity floating_point_v7_1_1.flt_mult_exp [\flt_mult_exp("zynq",false,32,8,...]
Compiling architecture rtl of entity floating_point_v7_1_1.renorm_and_round_logic [\renorm_and_round_logic("zynq",(...]
Compiling architecture rtl of entity floating_point_v7_1_1.flt_mult_round [\flt_mult_round("zynq",(flt_pt_i...]
Compiling architecture rtl of entity floating_point_v7_1_1.flt_mult [\flt_mult("zynq",1,1,32,24,32,24...]
Compiling architecture xilinx of entity floating_point_v7_1_1.floating_point_v7_1_1_viv [\floating_point_v7_1_1_viv("zynq...]
Compiling architecture xilinx of entity floating_point_v7_1_1.floating_point_v7_1_1 [\floating_point_v7_1_1("zynq",0,...]
Compiling architecture ephsilon_mult_arch of entity xil_defaultlib.ephsilon_mult [ephsilon_mult_default]
Compiling module xil_defaultlib.cg_top
Compiling module xil_defaultlib.cg_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cg_tb_behav
