
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Feb 25 19:12:12 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 531.188 ; gain = 200.977
Command: link_design -top top -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Device 21-9227] Part: xc7a100tcsg324-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 970.789 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2045 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ajrbe/Documents/School/Thesis/BCI/gru-hardware-implementation-and-optimization/actualImplementation/actualImplementation.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/ajrbe/Documents/School/Thesis/BCI/gru-hardware-implementation-and-optimization/actualImplementation/actualImplementation.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1131.055 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1131.055 ; gain = 599.867
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.896 . Memory (MB): peak = 1156.359 ; gain = 25.305

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1f5eb3410

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1749.250 ; gain = 592.891

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1f5eb3410

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2132.535 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1f5eb3410

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2132.535 ; gain = 0.000
Phase 1 Initialization | Checksum: 1f5eb3410

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2132.535 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1f5eb3410

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.348 . Memory (MB): peak = 2132.535 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1f5eb3410

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.381 . Memory (MB): peak = 2132.535 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 1f5eb3410

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.383 . Memory (MB): peak = 2132.535 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 16 inverters resulting in an inversion of 354 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2b735c850

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.581 . Memory (MB): peak = 2132.535 ; gain = 0.000
Retarget | Checksum: 2b735c850
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 17 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 288ccbb09

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.964 . Memory (MB): peak = 2132.535 ; gain = 0.000
Constant propagation | Checksum: 288ccbb09
INFO: [Opt 31-389] Phase Constant propagation created 118 cells and removed 2635 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 220c9d4ea

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2132.535 ; gain = 0.000
Sweep | Checksum: 220c9d4ea
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 14 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 220c9d4ea

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2132.535 ; gain = 0.000
BUFG optimization | Checksum: 220c9d4ea
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 220c9d4ea

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2132.535 ; gain = 0.000
Shift Register Optimization | Checksum: 220c9d4ea
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 220c9d4ea

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2132.535 ; gain = 0.000
Post Processing Netlist | Checksum: 220c9d4ea
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 347407a2c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2132.535 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2132.535 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 347407a2c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2132.535 ; gain = 0.000
Phase 9 Finalization | Checksum: 347407a2c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2132.535 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              17  |                                              0  |
|  Constant propagation         |             118  |            2635  |                                              0  |
|  Sweep                        |               0  |              14  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 347407a2c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2132.535 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 347407a2c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2132.535 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 347407a2c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2132.535 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2132.535 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 347407a2c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2132.535 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2132.535 ; gain = 1001.480
INFO: [Vivado 12-24828] Executing command : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/ajrbe/Documents/School/Thesis/BCI/gru-hardware-implementation-and-optimization/actualImplementation/actualImplementation.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2132.535 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2132.535 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.067 . Memory (MB): peak = 2132.535 ; gain = 0.000
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.104 . Memory (MB): peak = 2132.535 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2132.535 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2132.535 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.125 . Memory (MB): peak = 2132.535 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ajrbe/Documents/School/Thesis/BCI/gru-hardware-implementation-and-optimization/actualImplementation/actualImplementation.runs/impl_1/top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2132.535 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 292c96a19

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2132.535 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2132.535 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 208c0bf99

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2132.535 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2ed5eb57b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2151.664 ; gain = 19.129

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2ed5eb57b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2151.664 ; gain = 19.129
Phase 1 Placer Initialization | Checksum: 2ed5eb57b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2151.664 ; gain = 19.129

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 27e35fa62

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2151.664 ; gain = 19.129

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2dabc4490

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2151.664 ; gain = 19.129

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2dabc4490

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2151.664 ; gain = 19.129

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 18d6ddc95

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2151.664 ; gain = 19.129

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 15 LUTNM shape to break, 12 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 15, total 15, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 20 nets or LUTs. Breaked 15 LUTs, combined 5 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-46] Identified 200 candidate nets for critical-cell optimization.
INFO: [Physopt 32-601] Processed net x_t_reg_n_0_[42][1]. Net driver x_t_reg[42][1] was replaced.
INFO: [Physopt 32-601] Processed net x_t_reg_n_0_[41][6]. Net driver x_t_reg[41][6] was replaced.
INFO: [Physopt 32-601] Processed net x_t_reg_n_0_[42][10]. Net driver x_t_reg[42][10] was replaced.
INFO: [Physopt 32-601] Processed net x_t_reg_n_0_[42][9]. Net driver x_t_reg[42][9] was replaced.
INFO: [Physopt 32-601] Processed net x_t_reg_n_0_[41][3]. Net driver x_t_reg[41][3] was replaced.
INFO: [Physopt 32-601] Processed net x_t_reg_n_0_[42][3]. Net driver x_t_reg[42][3] was replaced.
INFO: [Physopt 32-601] Processed net x_t_reg_n_0_[41][15]. Net driver x_t_reg[41][15] was replaced.
INFO: [Physopt 32-601] Processed net x_t_reg_n_0_[42][15]. Net driver x_t_reg[42][15] was replaced.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[43][9]. Replicated 1 times.
INFO: [Physopt 32-601] Processed net x_t_reg_n_0_[41][4]. Net driver x_t_reg[41][4] was replaced.
INFO: [Physopt 32-601] Processed net x_t_reg_n_0_[42][0]. Net driver x_t_reg[42][0] was replaced.
INFO: [Physopt 32-601] Processed net x_t_reg_n_0_[42][2]. Net driver x_t_reg[42][2] was replaced.
INFO: [Physopt 32-601] Processed net x_t_reg_n_0_[42][4]. Net driver x_t_reg[42][4] was replaced.
INFO: [Physopt 32-601] Processed net x_t_reg_n_0_[42][6]. Net driver x_t_reg[42][6] was replaced.
INFO: [Physopt 32-601] Processed net x_t_reg_n_0_[41][12]. Net driver x_t_reg[41][12] was replaced.
INFO: [Physopt 32-601] Processed net x_t_reg_n_0_[41][1]. Net driver x_t_reg[41][1] was replaced.
INFO: [Physopt 32-601] Processed net x_t_reg_n_0_[42][8]. Net driver x_t_reg[42][8] was replaced.
INFO: [Physopt 32-601] Processed net x_t_reg_n_0_[41][9]. Net driver x_t_reg[41][9] was replaced.
INFO: [Physopt 32-601] Processed net x_t_reg_n_0_[41][5]. Net driver x_t_reg[41][5] was replaced.
INFO: [Physopt 32-601] Processed net x_t_reg_n_0_[42][12]. Net driver x_t_reg[42][12] was replaced.
INFO: [Physopt 32-601] Processed net x_t_reg_n_0_[41][13]. Net driver x_t_reg[41][13] was replaced.
INFO: [Physopt 32-601] Processed net x_t_reg_n_0_[41][14]. Net driver x_t_reg[41][14] was replaced.
INFO: [Physopt 32-601] Processed net x_t_reg_n_0_[41][10]. Net driver x_t_reg[41][10] was replaced.
INFO: [Physopt 32-601] Processed net x_t_reg_n_0_[41][2]. Net driver x_t_reg[41][2] was replaced.
INFO: [Physopt 32-601] Processed net x_t_reg_n_0_[42][13]. Net driver x_t_reg[42][13] was replaced.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[43][10]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[43][4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[43][5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[43][15]. Replicated 1 times.
INFO: [Physopt 32-601] Processed net x_t_reg_n_0_[42][11]. Net driver x_t_reg[42][11] was replaced.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[43][6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[53][7]. Replicated 1 times.
INFO: [Physopt 32-601] Processed net x_t_reg_n_0_[41][7]. Net driver x_t_reg[41][7] was replaced.
INFO: [Physopt 32-601] Processed net x_t_reg_n_0_[41][11]. Net driver x_t_reg[41][11] was replaced.
INFO: [Physopt 32-601] Processed net x_t_reg_n_0_[41][0]. Net driver x_t_reg[41][0] was replaced.
INFO: [Physopt 32-601] Processed net x_t_reg_n_0_[41][8]. Net driver x_t_reg[41][8] was replaced.
INFO: [Physopt 32-601] Processed net x_t_reg_n_0_[42][7]. Net driver x_t_reg[42][7] was replaced.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[43][0]. Replicated 1 times.
INFO: [Physopt 32-601] Processed net x_t_reg_n_0_[42][5]. Net driver x_t_reg[42][5] was replaced.
INFO: [Physopt 32-601] Processed net x_t_reg_n_0_[42][14]. Net driver x_t_reg[42][14] was replaced.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[43][13]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[43][11]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[43][12]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[43][14]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[43][2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[43][8]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[53][12]. Replicated 1 times.
INFO: [Physopt 32-601] Processed net x_t_reg_n_0_[45][10]. Net driver x_t_reg[45][10] was replaced.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[53][3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[53][5]. Replicated 1 times.
INFO: [Physopt 32-601] Processed net x_t_reg_n_0_[45][2]. Net driver x_t_reg[45][2] was replaced.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[53][11]. Replicated 1 times.
INFO: [Physopt 32-601] Processed net x_t_reg_n_0_[45][15]. Net driver x_t_reg[45][15] was replaced.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[43][3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[43][7]. Replicated 1 times.
INFO: [Physopt 32-601] Processed net x_t_reg_n_0_[45][12]. Net driver x_t_reg[45][12] was replaced.
INFO: [Physopt 32-601] Processed net x_t_reg_n_0_[45][8]. Net driver x_t_reg[45][8] was replaced.
INFO: [Physopt 32-601] Processed net x_t_reg_n_0_[45][6]. Net driver x_t_reg[45][6] was replaced.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[53][10]. Replicated 1 times.
INFO: [Physopt 32-601] Processed net x_t_reg_n_0_[45][4]. Net driver x_t_reg[45][4] was replaced.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[43][1]. Replicated 1 times.
INFO: [Physopt 32-601] Processed net x_t_reg_n_0_[45][11]. Net driver x_t_reg[45][11] was replaced.
INFO: [Physopt 32-601] Processed net x_t_reg_n_0_[45][13]. Net driver x_t_reg[45][13] was replaced.
INFO: [Physopt 32-601] Processed net x_t_reg_n_0_[45][14]. Net driver x_t_reg[45][14] was replaced.
INFO: [Physopt 32-601] Processed net x_t_reg_n_0_[45][1]. Net driver x_t_reg[45][1] was replaced.
INFO: [Physopt 32-601] Processed net x_t_reg_n_0_[45][3]. Net driver x_t_reg[45][3] was replaced.
INFO: [Physopt 32-601] Processed net x_t_reg_n_0_[45][5]. Net driver x_t_reg[45][5] was replaced.
INFO: [Physopt 32-601] Processed net x_t_reg_n_0_[45][9]. Net driver x_t_reg[45][9] was replaced.
INFO: [Physopt 32-601] Processed net x_t_reg_n_0_[45][7]. Net driver x_t_reg[45][7] was replaced.
INFO: [Physopt 32-601] Processed net x_t_reg_n_0_[45][0]. Net driver x_t_reg[45][0] was replaced.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[37][8]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[44][0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[39][15]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[44][3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[44][5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[44][9]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[44][13]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[44][14]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[44][7]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[44][11]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[44][10]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[44][4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[44][6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[44][15]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[44][1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[44][2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[39][13]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[39][14]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[39][10]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[39][12]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[39][0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[38][10]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[51][14]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[47][15]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[38][7]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[40][4]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[40][15]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[53][6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[40][12]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[40][1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[38][9]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[39][1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[38][5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[53][15]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[46][15]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[39][2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[38][15]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[40][2]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[40][6]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[53][13]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[53][14]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[39][6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[40][3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[40][7]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[53][9]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[53][1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[44][12]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[44][8]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[38][2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[37][12]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[48][15]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[38][0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[38][6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[40][11]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[48][11]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[48][7]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[38][11]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[38][4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[39][9]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[46][1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[53][0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[40][14]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[48][5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[40][8]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[36][10]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[36][9]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[36][2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[36][6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[36][0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[36][8]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[48][14]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[36][5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[46][4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[48][12]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[48][9]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[37][15]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[36][7]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[36][1]. Replicated 1 times.
INFO: [Common 17-14] Message 'Physopt 32-81' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-232] Optimized 200 nets. Created 174 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 200 nets or cells. Created 174 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2151.664 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2151.664 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           15  |              5  |                    20  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |          174  |              0  |                   200  |           0  |           1  |  00:00:04  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          189  |              5  |                   220  |           0  |          10  |  00:00:04  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 19fcdc187

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2151.664 ; gain = 19.129
Phase 2.4 Global Placement Core | Checksum: 1ac74a7ee

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2151.664 ; gain = 19.129
Phase 2 Global Placement | Checksum: 1ac74a7ee

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2151.664 ; gain = 19.129

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 204d24cb7

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2151.664 ; gain = 19.129

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 296b9df8e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2151.664 ; gain = 19.129

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 276c7bd05

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2151.664 ; gain = 19.129

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2604fa397

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2151.664 ; gain = 19.129

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1f3c45489

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 2151.664 ; gain = 19.129

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 31e4c467d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 2151.664 ; gain = 19.129

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 30e38074c

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 2151.664 ; gain = 19.129

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 26ccbc4e7

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 2151.664 ; gain = 19.129

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 2050073f1

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 2151.664 ; gain = 19.129
Phase 3 Detail Placement | Checksum: 2050073f1

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 2151.664 ; gain = 19.129

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2b9db7f19

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.993 | TNS=-1048.315 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a5439d93

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.238 . Memory (MB): peak = 2164.840 ; gain = 0.000
INFO: [Place 46-33] Processed net u_gru/gen_parallel_elements[0].reset_elem/rst_n, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net h_t_prev, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 22237afe8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.585 . Memory (MB): peak = 2164.840 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 2b9db7f19

Time (s): cpu = 00:00:49 ; elapsed = 00:00:43 . Memory (MB): peak = 2164.840 ; gain = 32.305

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-21.645. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2ddf487da

Time (s): cpu = 00:01:01 ; elapsed = 00:00:54 . Memory (MB): peak = 2215.824 ; gain = 83.289

Time (s): cpu = 00:01:01 ; elapsed = 00:00:54 . Memory (MB): peak = 2215.824 ; gain = 83.289
Phase 4.1 Post Commit Optimization | Checksum: 2ddf487da

Time (s): cpu = 00:01:01 ; elapsed = 00:00:54 . Memory (MB): peak = 2215.824 ; gain = 83.289

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2ddf487da

Time (s): cpu = 00:01:01 ; elapsed = 00:00:54 . Memory (MB): peak = 2215.824 ; gain = 83.289

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2ddf487da

Time (s): cpu = 00:01:01 ; elapsed = 00:00:55 . Memory (MB): peak = 2215.824 ; gain = 83.289
Phase 4.3 Placer Reporting | Checksum: 2ddf487da

Time (s): cpu = 00:01:01 ; elapsed = 00:00:55 . Memory (MB): peak = 2215.824 ; gain = 83.289

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2215.824 ; gain = 0.000

Time (s): cpu = 00:01:01 ; elapsed = 00:00:55 . Memory (MB): peak = 2215.824 ; gain = 83.289
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 28a17478f

Time (s): cpu = 00:01:02 ; elapsed = 00:00:55 . Memory (MB): peak = 2215.824 ; gain = 83.289
Ending Placer Task | Checksum: 1cf00b262

Time (s): cpu = 00:01:02 ; elapsed = 00:00:55 . Memory (MB): peak = 2215.824 ; gain = 83.289
226 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:04 ; elapsed = 00:00:56 . Memory (MB): peak = 2215.824 ; gain = 83.289
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2215.824 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2215.824 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2232.348 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.882 . Memory (MB): peak = 2235.305 ; gain = 2.957
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2235.305 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2235.305 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2235.305 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2235.305 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.937 . Memory (MB): peak = 2235.305 ; gain = 2.957
INFO: [Common 17-1381] The checkpoint 'C:/Users/ajrbe/Documents/School/Thesis/BCI/gru-hardware-implementation-and-optimization/actualImplementation/actualImplementation.runs/impl_1/top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2246.871 ; gain = 11.566
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 2.00s |  WALL: 1.20s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2246.871 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.593 | TNS=-1042.333 |
Phase 1 Physical Synthesis Initialization | Checksum: afb50d82

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.780 . Memory (MB): peak = 2249.406 ; gain = 2.535
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.593 | TNS=-1042.333 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: afb50d82

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.833 . Memory (MB): peak = 2249.406 ; gain = 2.535

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.593 | TNS=-1042.333 |
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/n_t_n_reg[16]_0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/r_t_storage_reg_n_0_[2][16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/tanh_inst/tanh_result[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n_reg[9]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[9]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.506 | TNS=-1040.899 |
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/n_t_n_reg[16]_0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/tanh_inst/tanh_result[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n_reg[13]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[13]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.480 | TNS=-1040.821 |
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[13]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[13]_i_11_n_0.  Re-placed instance u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[13]_i_11
INFO: [Physopt 32-735] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[13]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.444 | TNS=-1040.653 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[9]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.358 | TNS=-1039.991 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[13]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.357 | TNS=-1039.988 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[13]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.354 | TNS=-1039.979 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[13]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.328 | TNS=-1039.895 |
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[9]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[9]_i_5_n_0. Critical path length was reduced through logic transformation on cell u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[9]_i_5_comp.
INFO: [Physopt 32-735] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[9]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.326 | TNS=-1039.835 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[13]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.318 | TNS=-1039.811 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[5]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.318 | TNS=-1039.083 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[13]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.313 | TNS=-1039.068 |
INFO: [Physopt 32-663] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[13]_i_12_n_0.  Re-placed instance u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[13]_i_12
INFO: [Physopt 32-735] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[13]_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.302 | TNS=-1039.035 |
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[13]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[13]_i_4_n_0. Critical path length was reduced through logic transformation on cell u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[13]_i_4_comp.
INFO: [Physopt 32-735] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[5]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.261 | TNS=-1038.876 |
INFO: [Physopt 32-81] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[5]_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[5]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.253 | TNS=-1038.433 |
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[5]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/tanh_inst/sel0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n_reg[5]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[5]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry__0_i_9[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_27_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.213 | TNS=-1037.793 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_27_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.125 | TNS=-1036.356 |
INFO: [Physopt 32-710] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[13]_i_5_n_0. Critical path length was reduced through logic transformation on cell u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[13]_i_5_comp.
INFO: [Physopt 32-735] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[13]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.121 | TNS=-1036.325 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_27_1[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.120 | TNS=-1036.226 |
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[5]_i_21_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 8 pins.
INFO: [Physopt 32-735] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[5]_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.104 | TNS=-1036.099 |
INFO: [Physopt 32-663] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[13]_i_11_n_0.  Re-placed instance u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[13]_i_11_comp_1
INFO: [Physopt 32-735] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[13]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.103 | TNS=-1036.073 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_27_1[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.089 | TNS=-1035.877 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_27_0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.084 | TNS=-1035.807 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_27_0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.076 | TNS=-1035.647 |
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/tanh_inst/sigmoid_out_times_2[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/tanh_inst/sigmoid_out_times_2[6]. Critical path length was reduced through logic transformation on cell u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[9]_i_6_comp.
INFO: [Physopt 32-735] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[9]_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.070 | TNS=-1035.454 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[9]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.054 | TNS=-1035.379 |
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[5]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry__0_i_9[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_27_2[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.053 | TNS=-1035.308 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_27_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.042 | TNS=-1035.187 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_27_2[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.036 | TNS=-1034.961 |
INFO: [Physopt 32-663] Processed net x_t_reg_n_0_[45][5].  Re-placed instance x_t_reg[45][5]
INFO: [Physopt 32-735] Processed net x_t_reg_n_0_[45][5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.022 | TNS=-1034.737 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_27_1[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.022 | TNS=-1034.737 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_27_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.017 | TNS=-1034.657 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_27_1[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.995 | TNS=-1034.320 |
INFO: [Physopt 32-663] Processed net x_t_reg_n_0_[45][7].  Re-placed instance x_t_reg[45][7]
INFO: [Physopt 32-735] Processed net x_t_reg_n_0_[45][7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.986 | TNS=-1034.221 |
INFO: [Physopt 32-663] Processed net x_t_reg_n_0_[45][3].  Re-placed instance x_t_reg[45][3]
INFO: [Physopt 32-735] Processed net x_t_reg_n_0_[45][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.976 | TNS=-1034.111 |
INFO: [Physopt 32-663] Processed net x_t_reg_n_0_[45][8].  Re-placed instance x_t_reg[45][8]
INFO: [Physopt 32-735] Processed net x_t_reg_n_0_[45][8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.972 | TNS=-1034.067 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_27_2[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.967 | TNS=-1033.987 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_27_2[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.957 | TNS=-1033.697 |
INFO: [Physopt 32-663] Processed net x_t_reg_n_0_[42][3].  Re-placed instance x_t_reg[42][3]
INFO: [Physopt 32-735] Processed net x_t_reg_n_0_[42][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.951 | TNS=-1033.601 |
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_27_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/acc_h_sat10_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_128_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/n_t_n_reg[16]_i_45_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry__0_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_67_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_140_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.932 | TNS=-1033.297 |
INFO: [Physopt 32-663] Processed net x_t_reg_n_0_[42][15].  Re-placed instance x_t_reg[42][15]
INFO: [Physopt 32-735] Processed net x_t_reg_n_0_[42][15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.896 | TNS=-1032.721 |
INFO: [Physopt 32-663] Processed net x_t_reg_n_0_[41][3].  Re-placed instance x_t_reg[41][3]
INFO: [Physopt 32-735] Processed net x_t_reg_n_0_[41][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.890 | TNS=-1032.625 |
INFO: [Physopt 32-663] Processed net x_t_reg_n_0_[41][15].  Re-placed instance x_t_reg[41][15]
INFO: [Physopt 32-735] Processed net x_t_reg_n_0_[41][15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.889 | TNS=-1032.609 |
INFO: [Physopt 32-663] Processed net x_t_reg_n_0_[45][10].  Re-placed instance x_t_reg[45][10]
INFO: [Physopt 32-735] Processed net x_t_reg_n_0_[45][10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.888 | TNS=-1032.593 |
INFO: [Physopt 32-663] Processed net x_t_reg_n_0_[45][11].  Re-placed instance x_t_reg[45][11]
INFO: [Physopt 32-735] Processed net x_t_reg_n_0_[45][11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.888 | TNS=-1032.593 |
INFO: [Physopt 32-663] Processed net x_t_reg_n_0_[41][12].  Re-placed instance x_t_reg[41][12]
INFO: [Physopt 32-735] Processed net x_t_reg_n_0_[41][12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.888 | TNS=-1032.593 |
INFO: [Physopt 32-663] Processed net x_t_reg_n_0_[41][11].  Re-placed instance x_t_reg[41][11]
INFO: [Physopt 32-735] Processed net x_t_reg_n_0_[41][11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.871 | TNS=-1032.321 |
INFO: [Physopt 32-663] Processed net x_t_reg_n_0_[41][5].  Re-placed instance x_t_reg[41][5]
INFO: [Physopt 32-735] Processed net x_t_reg_n_0_[41][5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.871 | TNS=-1032.321 |
INFO: [Physopt 32-663] Processed net x_t_reg_n_0_[41][4].  Re-placed instance x_t_reg[41][4]
INFO: [Physopt 32-735] Processed net x_t_reg_n_0_[41][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.868 | TNS=-1032.273 |
INFO: [Physopt 32-663] Processed net x_t_reg_n_0_[41][9].  Re-placed instance x_t_reg[41][9]
INFO: [Physopt 32-735] Processed net x_t_reg_n_0_[41][9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.866 | TNS=-1032.241 |
INFO: [Physopt 32-663] Processed net x_t_reg_n_0_[45][15].  Re-placed instance x_t_reg[45][15]
INFO: [Physopt 32-735] Processed net x_t_reg_n_0_[45][15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.856 | TNS=-1032.081 |
INFO: [Physopt 32-663] Processed net x_t_reg_n_0_[42][8].  Re-placed instance x_t_reg[42][8]
INFO: [Physopt 32-735] Processed net x_t_reg_n_0_[42][8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.854 | TNS=-1032.049 |
INFO: [Physopt 32-663] Processed net x_t_reg_n_0_[45][2].  Re-placed instance x_t_reg[45][2]
INFO: [Physopt 32-735] Processed net x_t_reg_n_0_[45][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.854 | TNS=-1032.049 |
INFO: [Physopt 32-663] Processed net x_t_reg_n_0_[42][1].  Re-placed instance x_t_reg[42][1]
INFO: [Physopt 32-735] Processed net x_t_reg_n_0_[42][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.853 | TNS=-1032.033 |
INFO: [Physopt 32-663] Processed net x_t_reg_n_0_[45][13].  Re-placed instance x_t_reg[45][13]
INFO: [Physopt 32-735] Processed net x_t_reg_n_0_[45][13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.853 | TNS=-1032.033 |
INFO: [Physopt 32-663] Processed net x_t_reg_n_0_[41][15].  Re-placed instance x_t_reg[41][15]
INFO: [Physopt 32-735] Processed net x_t_reg_n_0_[41][15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.845 | TNS=-1031.905 |
INFO: [Physopt 32-663] Processed net x_t_reg_n_0_[42][13].  Re-placed instance x_t_reg[42][13]
INFO: [Physopt 32-735] Processed net x_t_reg_n_0_[42][13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.844 | TNS=-1031.889 |
INFO: [Physopt 32-663] Processed net x_t_reg_n_0_[45][12].  Re-placed instance x_t_reg[45][12]
INFO: [Physopt 32-735] Processed net x_t_reg_n_0_[45][12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.844 | TNS=-1031.889 |
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[41][15]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net x_t_reg_n_0_[41][15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.842 | TNS=-1031.857 |
INFO: [Physopt 32-663] Processed net x_t_reg_n_0_[42][10].  Re-placed instance x_t_reg[42][10]
INFO: [Physopt 32-735] Processed net x_t_reg_n_0_[42][10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.841 | TNS=-1031.841 |
INFO: [Physopt 32-663] Processed net x_t_reg_n_0_[42][11].  Re-placed instance x_t_reg[42][11]
INFO: [Physopt 32-735] Processed net x_t_reg_n_0_[42][11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.837 | TNS=-1031.777 |
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/n_t_n_reg[16]_0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net x_t_reg_n_0_[45][9].  Re-placed instance x_t_reg[45][9]
INFO: [Physopt 32-735] Processed net x_t_reg_n_0_[45][9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.835 | TNS=-1031.745 |
INFO: [Physopt 32-663] Processed net x_t_reg_n_0_[41][7].  Re-placed instance x_t_reg[41][7]
INFO: [Physopt 32-735] Processed net x_t_reg_n_0_[41][7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.830 | TNS=-1031.665 |
INFO: [Physopt 32-663] Processed net x_t_reg_n_0_[41][15]_repN.  Re-placed instance x_t_reg[41][15]_replica
INFO: [Physopt 32-735] Processed net x_t_reg_n_0_[41][15]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.827 | TNS=-1031.617 |
INFO: [Physopt 32-663] Processed net x_t_reg_n_0_[41][14].  Re-placed instance x_t_reg[41][14]
INFO: [Physopt 32-735] Processed net x_t_reg_n_0_[41][14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.825 | TNS=-1031.585 |
INFO: [Physopt 32-663] Processed net x_t_reg_n_0_[41][0].  Re-placed instance x_t_reg[41][0]
INFO: [Physopt 32-735] Processed net x_t_reg_n_0_[41][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.824 | TNS=-1031.569 |
INFO: [Physopt 32-663] Processed net x_t_reg_n_0_[42][15].  Re-placed instance x_t_reg[42][15]
INFO: [Physopt 32-735] Processed net x_t_reg_n_0_[42][15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.821 | TNS=-1031.521 |
INFO: [Physopt 32-663] Processed net x_t_reg_n_0_[43][1]_repN.  Re-placed instance x_t_reg[43][1]_replica
INFO: [Physopt 32-735] Processed net x_t_reg_n_0_[43][1]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.821 | TNS=-1031.521 |
INFO: [Physopt 32-702] Processed net x_t_reg_n_0_[42][15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/tanh_inst/tanh_result[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[9]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[5]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/tanh_inst/sel0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[5]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry__0_i_9[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/acc_x_sat[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry_i_40_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/y0_carry_i_92_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/y0_carry_i_300_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/y0_carry_i_296_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/y0_carry_i_305_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/y0_carry_i_375_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/y0_carry_i_371_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/y0_carry_i_716_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net u_gru/gen_parallel_elements[0].new_elem/y0_carry_i_858_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.806 | TNS=-1031.281 |
INFO: [Physopt 32-702] Processed net u_gru/r_t_storage_reg_n_0_[2][16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_27_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/acc_h_sat10_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_128_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/n_t_n_reg[16]_i_45_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_140_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/y0_carry_i_137_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.780 | TNS=-1030.865 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net u_gru/gen_parallel_elements[0].new_elem/y0_carry_i_857_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.777 | TNS=-1030.817 |
INFO: [Physopt 32-702] Processed net x_t_reg_n_0_[45][15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/y0_carry_i_717_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net u_gru/gen_parallel_elements[0].new_elem/y0_carry_i_864_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.773 | TNS=-1030.753 |
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/tanh_inst/sig_inst/y0_carry_i_88_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/y0_carry_i_150_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/y0_carry__0_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net u_gru/gen_parallel_elements[0].new_elem/y0_carry__0_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.745 | TNS=-1030.305 |
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/n_t_n[16]_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net u_gru/gen_parallel_elements[0].new_elem/n_t_n[16]_i_49_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.744 | TNS=-1030.289 |
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/n_t_n[16]_i_78_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/n_t_n[16]_i_74_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/y0_carry_i_719_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/y0_carry__0_i_126_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/y0_carry__0_i_122_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/y0_carry_i_760_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/y0_carry_i_1271_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/y0_carry_i_1268_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/D[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[42].mult_x_inst/P[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.744 | TNS=-1030.289 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2258.418 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 10c661952

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2258.418 ; gain = 11.547

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.744 | TNS=-1030.289 |
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/n_t_n_reg[16]_0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net x_t_reg_n_0_[42][15]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net x_t_reg_n_0_[42][15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.744 | TNS=-1030.289 |
INFO: [Physopt 32-601] Processed net x_t_reg_n_0_[41][15]_repN. Net driver x_t_reg[41][15]_replica was replaced.
INFO: [Physopt 32-735] Processed net x_t_reg_n_0_[41][15]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.743 | TNS=-1030.273 |
INFO: [Physopt 32-702] Processed net x_t_reg_n_0_[41][15]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/tanh_inst/tanh_result[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n_reg[9]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[9]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[5]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/tanh_inst/sel0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n_reg[5]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[5]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry__0_i_9[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/acc_x_sat[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry_i_40_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/y0_carry_i_92_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/y0_carry_i_150_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/y0_carry_i_300_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/y0_carry_i_296_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/y0_carry_i_305_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/n_t_n_reg[16]_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/n_t_n[16]_i_78_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/n_t_n[16]_i_74_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/y0_carry_i_719_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/y0_carry__0_i_85_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/y0_carry__0_i_126_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net u_gru/gen_parallel_elements[0].new_elem/y0_carry__0_i_122_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/y0_carry__0_i_122_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/y0_carry_i_760_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/y0_carry_i_763_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/y0_carry_i_778_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/y0_carry_i_1269_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/y0_carry_i_1266_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/D[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[41].mult_x_inst/P[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/n_t_n_reg[16]_0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net x_t_reg_n_0_[41][15]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/tanh_inst/tanh_result[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[9]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[5]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/tanh_inst/sel0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/n_t_n[5]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry__0_i_9[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/acc_x_sat[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry_i_40_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/y0_carry_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/y0_carry_i_92_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/y0_carry_i_300_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/y0_carry_i_296_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/y0_carry_i_305_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/n_t_n[16]_i_78_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/n_t_n[16]_i_74_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/y0_carry_i_719_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/y0_carry__0_i_126_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/y0_carry__0_i_122_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/y0_carry_i_760_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/y0_carry_i_1269_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/y0_carry_i_1266_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[62].mult_x_inst/D[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[41].mult_x_inst/P[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.743 | TNS=-1030.273 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2279.184 ; gain = 0.043
Phase 4 Critical Path Optimization | Checksum: 10c661952

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2279.184 ; gain = 32.312
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2279.184 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-20.743 | TNS=-1030.273 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.850  |         12.060  |            5  |              0  |                    75  |           0  |           2  |  00:00:07  |
|  Total          |          0.850  |         12.060  |            5  |              0  |                    75  |           0  |           3  |  00:00:07  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2279.184 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 11c72938c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2279.184 ; gain = 32.312
INFO: [Common 17-83] Releasing license: Implementation
607 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2279.184 ; gain = 43.879
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2295.621 ; gain = 0.008
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.890 . Memory (MB): peak = 2298.605 ; gain = 2.984
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2298.605 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2298.605 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2298.605 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2298.605 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.943 . Memory (MB): peak = 2298.605 ; gain = 2.984
INFO: [Common 17-1381] The checkpoint 'C:/Users/ajrbe/Documents/School/Thesis/BCI/gru-hardware-implementation-and-optimization/actualImplementation/actualImplementation.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: ba368e8 ConstDB: 0 ShapeSum: 329637c6 RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 1100d2df | NumContArr: ecb16852 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 28304306b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2454.930 ; gain = 134.922

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 28304306b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2454.930 ; gain = 134.922

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 28304306b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2454.930 ; gain = 134.922
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1e8813e97

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2495.441 ; gain = 175.434
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-20.394| TNS=-1005.061| WHS=-0.987 | THS=-39.546|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 15790
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 15790
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2849c9e71

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 2495.441 ; gain = 175.434

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2849c9e71

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 2495.441 ; gain = 175.434

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 22c64dd4f

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 2499.398 ; gain = 179.391
Phase 4 Initial Routing | Checksum: 22c64dd4f

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 2499.398 ; gain = 179.391

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 3758
 Number of Nodes with overlaps = 1680
 Number of Nodes with overlaps = 708
 Number of Nodes with overlaps = 282
 Number of Nodes with overlaps = 97
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-21.469| TNS=-6019.206| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 21ffc4294

Time (s): cpu = 00:02:12 ; elapsed = 00:01:23 . Memory (MB): peak = 2525.129 ; gain = 205.121

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 115
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-21.142| TNS=-6002.583| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 27a2ab6bd

Time (s): cpu = 00:03:08 ; elapsed = 00:02:12 . Memory (MB): peak = 2525.129 ; gain = 205.121

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 328
 Number of Nodes with overlaps = 216
 Number of Nodes with overlaps = 143
 Number of Nodes with overlaps = 120
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 16
Phase 5.3 Global Iteration 2 | Checksum: 2832be8fd

Time (s): cpu = 00:05:56 ; elapsed = 00:03:21 . Memory (MB): peak = 2525.129 ; gain = 205.121
Phase 5 Rip-up And Reroute | Checksum: 2832be8fd

Time (s): cpu = 00:05:56 ; elapsed = 00:03:21 . Memory (MB): peak = 2525.129 ; gain = 205.121

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2f22293d1

Time (s): cpu = 00:05:59 ; elapsed = 00:03:23 . Memory (MB): peak = 2525.129 ; gain = 205.121
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-21.135| TNS=-5976.843| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 2c3604b0c

Time (s): cpu = 00:06:01 ; elapsed = 00:03:24 . Memory (MB): peak = 2525.129 ; gain = 205.121

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2c3604b0c

Time (s): cpu = 00:06:01 ; elapsed = 00:03:24 . Memory (MB): peak = 2525.129 ; gain = 205.121
Phase 6 Delay and Skew Optimization | Checksum: 2c3604b0c

Time (s): cpu = 00:06:01 ; elapsed = 00:03:24 . Memory (MB): peak = 2525.129 ; gain = 205.121

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-21.077| TNS=-4898.469| WHS=0.014  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 20d883afc

Time (s): cpu = 00:06:04 ; elapsed = 00:03:25 . Memory (MB): peak = 2525.129 ; gain = 205.121
Phase 7 Post Hold Fix | Checksum: 20d883afc

Time (s): cpu = 00:06:04 ; elapsed = 00:03:25 . Memory (MB): peak = 2525.129 ; gain = 205.121

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.69739 %
  Global Horizontal Routing Utilization  = 6.25824 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 69.3694%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 68.4685%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 77.9412%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 80.8824%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 20d883afc

Time (s): cpu = 00:06:05 ; elapsed = 00:03:25 . Memory (MB): peak = 2525.129 ; gain = 205.121

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 20d883afc

Time (s): cpu = 00:06:05 ; elapsed = 00:03:25 . Memory (MB): peak = 2525.129 ; gain = 205.121

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 255bf8ac7

Time (s): cpu = 00:06:08 ; elapsed = 00:03:27 . Memory (MB): peak = 2525.129 ; gain = 205.121

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 255bf8ac7

Time (s): cpu = 00:06:09 ; elapsed = 00:03:27 . Memory (MB): peak = 2525.129 ; gain = 205.121

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-21.077| TNS=-4898.469| WHS=0.014  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 255bf8ac7

Time (s): cpu = 00:06:09 ; elapsed = 00:03:27 . Memory (MB): peak = 2525.129 ; gain = 205.121
Total Elapsed time in route_design: 207.187 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 168598e7c

Time (s): cpu = 00:06:09 ; elapsed = 00:03:27 . Memory (MB): peak = 2525.129 ; gain = 205.121
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 168598e7c

Time (s): cpu = 00:06:10 ; elapsed = 00:03:28 . Memory (MB): peak = 2525.129 ; gain = 205.121

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
625 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:06:12 ; elapsed = 00:03:30 . Memory (MB): peak = 2525.129 ; gain = 226.523
INFO: [Vivado 12-24828] Executing command : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/ajrbe/Documents/School/Thesis/BCI/gru-hardware-implementation-and-optimization/actualImplementation/actualImplementation.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2525.129 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/ajrbe/Documents/School/Thesis/BCI/gru-hardware-implementation-and-optimization/actualImplementation/actualImplementation.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2534.738 ; gain = 9.609
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2534.738 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
642 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2546.852 ; gain = 12.113
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file top_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:51 ; elapsed = 00:00:33 . Memory (MB): peak = 2546.852 ; gain = 21.723
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 2557.723 ; gain = 0.035
Wrote PlaceDB: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2562.465 ; gain = 4.777
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2562.465 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.414 . Memory (MB): peak = 2562.465 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2562.465 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2562.465 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2562.465 ; gain = 4.777
INFO: [Common 17-1381] The checkpoint 'C:/Users/ajrbe/Documents/School/Thesis/BCI/gru-hardware-implementation-and-optimization/actualImplementation/actualImplementation.runs/impl_1/top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2562.465 ; gain = 15.613
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[0].mult_gate_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_gate[0].mult_gate_inst/full_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[0].mult_gate_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_gate[0].mult_gate_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[10].mult_gate_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_gate[10].mult_gate_inst/full_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[10].mult_gate_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_gate[10].mult_gate_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[11].mult_gate_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_gate[11].mult_gate_inst/full_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[11].mult_gate_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_gate[11].mult_gate_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[12].mult_gate_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_gate[12].mult_gate_inst/full_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[12].mult_gate_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_gate[12].mult_gate_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[13].mult_gate_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_gate[13].mult_gate_inst/full_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[13].mult_gate_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_gate[13].mult_gate_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[14].mult_gate_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_gate[14].mult_gate_inst/full_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[14].mult_gate_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_gate[14].mult_gate_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[1].mult_gate_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_gate[1].mult_gate_inst/full_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[1].mult_gate_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_gate[1].mult_gate_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[2].mult_gate_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_gate[2].mult_gate_inst/full_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[2].mult_gate_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_gate[2].mult_gate_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[3].mult_gate_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_gate[3].mult_gate_inst/full_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[3].mult_gate_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_gate[3].mult_gate_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[4].mult_gate_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_gate[4].mult_gate_inst/full_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[4].mult_gate_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_gate[4].mult_gate_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[5].mult_gate_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_gate[5].mult_gate_inst/full_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[5].mult_gate_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_gate[5].mult_gate_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[6].mult_gate_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_gate[6].mult_gate_inst/full_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[6].mult_gate_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_gate[6].mult_gate_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[7].mult_gate_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_gate[7].mult_gate_inst/full_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[7].mult_gate_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_gate[7].mult_gate_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[8].mult_gate_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_gate[8].mult_gate_inst/full_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[8].mult_gate_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_gate[8].mult_gate_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[9].mult_gate_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_gate[9].mult_gate_inst/full_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[9].mult_gate_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_gate[9].mult_gate_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[0].mult_h_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[0].mult_h_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[10].mult_h_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[10].mult_h_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[11].mult_h_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[11].mult_h_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[12].mult_h_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[12].mult_h_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[13].mult_h_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[13].mult_h_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[14].mult_h_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[14].mult_h_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[15].mult_h_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[15].mult_h_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[1].mult_h_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[1].mult_h_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[2].mult_h_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[2].mult_h_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[3].mult_h_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[3].mult_h_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[4].mult_h_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[4].mult_h_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[5].mult_h_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[5].mult_h_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[6].mult_h_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[6].mult_h_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[8].mult_h_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[8].mult_h_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[9].mult_h_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[9].mult_h_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[0].mult_x_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[0].mult_x_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[10].mult_x_inst/full_product__0 input u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[10].mult_x_inst/full_product__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[11].mult_x_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[11].mult_x_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[12].mult_x_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[12].mult_x_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[13].mult_x_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[13].mult_x_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[14].mult_x_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[14].mult_x_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[15].mult_x_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[15].mult_x_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[16].mult_x_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[16].mult_x_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[17].mult_x_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[17].mult_x_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[18].mult_x_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[18].mult_x_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[19].mult_x_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[19].mult_x_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[1].mult_x_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[1].mult_x_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[20].mult_x_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[20].mult_x_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[21].mult_x_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[21].mult_x_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[22].mult_x_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[22].mult_x_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[23].mult_x_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[23].mult_x_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[24].mult_x_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[24].mult_x_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[25].mult_x_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[25].mult_x_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[26].mult_x_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[26].mult_x_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[27].mult_x_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[27].mult_x_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[28].mult_x_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[28].mult_x_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[29].mult_x_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[29].mult_x_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[2].mult_x_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[2].mult_x_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[30].mult_x_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[30].mult_x_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[31].mult_x_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[31].mult_x_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[32].mult_x_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[32].mult_x_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[33].mult_x_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[33].mult_x_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[34].mult_x_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[34].mult_x_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[35].mult_x_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[35].mult_x_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[36].mult_x_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[36].mult_x_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[37].mult_x_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[37].mult_x_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[38].mult_x_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[38].mult_x_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[39].mult_x_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[39].mult_x_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[3].mult_x_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[3].mult_x_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[40].mult_x_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[40].mult_x_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[41].mult_x_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[41].mult_x_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[42].mult_x_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[42].mult_x_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[43].mult_x_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[43].mult_x_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[44].mult_x_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[44].mult_x_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[45].mult_x_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[45].mult_x_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[46].mult_x_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[46].mult_x_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[47].mult_x_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[47].mult_x_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[48].mult_x_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[48].mult_x_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[49].mult_x_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[49].mult_x_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[4].mult_x_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[4].mult_x_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[50].mult_x_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[50].mult_x_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[51].mult_x_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[51].mult_x_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[52].mult_x_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[52].mult_x_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[53].mult_x_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[53].mult_x_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[54].mult_x_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[54].mult_x_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[55].mult_x_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[55].mult_x_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[56].mult_x_inst/full_product input u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[56].mult_x_inst/full_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[0].mult_gate_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_gate[0].mult_gate_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[10].mult_gate_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_gate[10].mult_gate_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[11].mult_gate_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_gate[11].mult_gate_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[12].mult_gate_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_gate[12].mult_gate_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[13].mult_gate_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_gate[13].mult_gate_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[14].mult_gate_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_gate[14].mult_gate_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[1].mult_gate_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_gate[1].mult_gate_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[2].mult_gate_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_gate[2].mult_gate_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[3].mult_gate_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_gate[3].mult_gate_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[4].mult_gate_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_gate[4].mult_gate_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[5].mult_gate_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_gate[5].mult_gate_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[6].mult_gate_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_gate[6].mult_gate_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[7].mult_gate_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_gate[7].mult_gate_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[8].mult_gate_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_gate[8].mult_gate_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[9].mult_gate_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_gate[9].mult_gate_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[0].mult_h_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[0].mult_h_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[10].mult_h_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[10].mult_h_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[11].mult_h_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[11].mult_h_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[12].mult_h_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[12].mult_h_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[13].mult_h_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[13].mult_h_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[14].mult_h_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[14].mult_h_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[15].mult_h_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[15].mult_h_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[1].mult_h_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[1].mult_h_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[2].mult_h_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[2].mult_h_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[3].mult_h_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[3].mult_h_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[4].mult_h_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[4].mult_h_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[5].mult_h_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[5].mult_h_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[6].mult_h_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[6].mult_h_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[8].mult_h_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[8].mult_h_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[9].mult_h_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[9].mult_h_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[0].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[0].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[10].mult_x_inst/full_product__0 output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[10].mult_x_inst/full_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[11].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[11].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[12].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[12].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[13].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[13].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[14].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[14].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[15].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[15].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[16].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[16].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[17].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[17].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[18].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[18].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[19].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[19].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[1].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[1].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[20].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[20].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[21].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[21].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[22].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[22].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[23].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[23].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[24].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[24].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[25].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[25].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[26].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[26].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[27].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[27].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[28].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[28].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[29].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[29].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[2].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[2].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[30].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[30].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[31].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[31].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[32].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[32].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[33].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[33].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[34].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[34].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[35].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[35].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[36].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[36].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[37].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[37].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[38].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[38].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[39].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[39].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[3].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[3].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[40].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[40].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[41].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[41].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[42].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[42].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[43].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[43].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[44].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[44].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[45].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[45].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[46].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[46].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[47].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[47].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[48].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[48].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[49].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[49].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[4].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[4].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[50].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[50].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[51].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[51].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[52].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[52].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[53].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[53].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[54].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[54].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[55].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[55].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[56].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[56].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[57].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[57].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[58].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[58].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[59].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[59].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[5].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[5].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[60].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[60].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[61].mult_x_inst/full_product output u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[61].mult_x_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].reset_elem/gen_mult_h[0].mult_h_inst/full_product output u_gru/gen_parallel_elements[0].reset_elem/gen_mult_h[0].mult_h_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].reset_elem/gen_mult_h[10].mult_h_inst/full_product output u_gru/gen_parallel_elements[0].reset_elem/gen_mult_h[10].mult_h_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].reset_elem/gen_mult_h[11].mult_h_inst/full_product output u_gru/gen_parallel_elements[0].reset_elem/gen_mult_h[11].mult_h_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].reset_elem/gen_mult_h[12].mult_h_inst/full_product output u_gru/gen_parallel_elements[0].reset_elem/gen_mult_h[12].mult_h_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].reset_elem/gen_mult_h[13].mult_h_inst/full_product output u_gru/gen_parallel_elements[0].reset_elem/gen_mult_h[13].mult_h_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].reset_elem/gen_mult_h[14].mult_h_inst/full_product output u_gru/gen_parallel_elements[0].reset_elem/gen_mult_h[14].mult_h_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].reset_elem/gen_mult_h[15].mult_h_inst/full_product output u_gru/gen_parallel_elements[0].reset_elem/gen_mult_h[15].mult_h_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].reset_elem/gen_mult_h[1].mult_h_inst/full_product output u_gru/gen_parallel_elements[0].reset_elem/gen_mult_h[1].mult_h_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].reset_elem/gen_mult_h[2].mult_h_inst/full_product output u_gru/gen_parallel_elements[0].reset_elem/gen_mult_h[2].mult_h_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_gru/gen_parallel_elements[0].reset_elem/gen_mult_h[3].mult_h_inst/full_product output u_gru/gen_parallel_elements[0].reset_elem/gen_mult_h[3].mult_h_inst/full_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
INFO: [Common 17-14] Message 'DRC DPOP-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[0].mult_gate_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_gate[0].mult_gate_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[10].mult_gate_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_gate[10].mult_gate_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[11].mult_gate_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_gate[11].mult_gate_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[12].mult_gate_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_gate[12].mult_gate_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[13].mult_gate_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_gate[13].mult_gate_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[14].mult_gate_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_gate[14].mult_gate_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_gate[15].mult_gate_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[1].mult_gate_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_gate[1].mult_gate_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[2].mult_gate_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_gate[2].mult_gate_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[3].mult_gate_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_gate[3].mult_gate_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[4].mult_gate_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_gate[4].mult_gate_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[5].mult_gate_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_gate[5].mult_gate_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[6].mult_gate_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_gate[6].mult_gate_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[7].mult_gate_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_gate[7].mult_gate_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[8].mult_gate_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_gate[8].mult_gate_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_gate[9].mult_gate_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_gate[9].mult_gate_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[0].mult_h_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[0].mult_h_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[10].mult_h_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[10].mult_h_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[11].mult_h_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[11].mult_h_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[12].mult_h_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[12].mult_h_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[13].mult_h_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[13].mult_h_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[14].mult_h_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[14].mult_h_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[15].mult_h_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[15].mult_h_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[1].mult_h_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[1].mult_h_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[2].mult_h_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[2].mult_h_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[3].mult_h_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[3].mult_h_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[4].mult_h_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[4].mult_h_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[5].mult_h_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[5].mult_h_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[6].mult_h_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[6].mult_h_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[7].mult_h_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[8].mult_h_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[8].mult_h_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[9].mult_h_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_h[9].mult_h_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[0].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[0].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[10].mult_x_inst/full_product__0 multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[10].mult_x_inst/full_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[11].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[11].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[12].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[12].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[13].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[13].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[14].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[14].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[15].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[15].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[16].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[16].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[17].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[17].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[18].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[18].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[19].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[19].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[1].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[1].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[20].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[20].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[21].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[21].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[22].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[22].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[23].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[23].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[24].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[24].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[25].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[25].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[26].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[26].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[27].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[27].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[28].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[28].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[29].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[29].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[2].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[2].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[30].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[30].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[31].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[31].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[32].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[32].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[33].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[33].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[34].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[34].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[35].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[35].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[36].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[36].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[37].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[37].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[38].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[38].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[39].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[39].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[3].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[3].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[40].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[40].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[41].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[41].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[42].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[42].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[43].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[43].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[44].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[44].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[45].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[45].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[46].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[46].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[47].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[47].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[48].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[48].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[49].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[49].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[4].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[4].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[50].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[50].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[51].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[51].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[52].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[52].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[53].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[53].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[54].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[54].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[55].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[55].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[56].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[56].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[57].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[57].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[58].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[58].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[59].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[59].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[5].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[5].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[60].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[60].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[61].mult_x_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].new_elem/gen_mult_x[61].mult_x_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].reset_elem/gen_mult_h[0].mult_h_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].reset_elem/gen_mult_h[0].mult_h_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].reset_elem/gen_mult_h[10].mult_h_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].reset_elem/gen_mult_h[10].mult_h_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].reset_elem/gen_mult_h[11].mult_h_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].reset_elem/gen_mult_h[11].mult_h_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].reset_elem/gen_mult_h[12].mult_h_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].reset_elem/gen_mult_h[12].mult_h_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].reset_elem/gen_mult_h[13].mult_h_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].reset_elem/gen_mult_h[13].mult_h_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].reset_elem/gen_mult_h[14].mult_h_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].reset_elem/gen_mult_h[14].mult_h_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].reset_elem/gen_mult_h[15].mult_h_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].reset_elem/gen_mult_h[15].mult_h_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].reset_elem/gen_mult_h[1].mult_h_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].reset_elem/gen_mult_h[1].mult_h_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].reset_elem/gen_mult_h[2].mult_h_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].reset_elem/gen_mult_h[2].mult_h_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_gru/gen_parallel_elements[0].reset_elem/gen_mult_h[3].mult_h_inst/full_product multiplier stage u_gru/gen_parallel_elements[0].reset_elem/gen_mult_h[3].mult_h_inst/full_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Common 17-14] Message 'DRC DPOP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 736 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 13425728 bits.
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
660 Infos, 303 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:05 ; elapsed = 00:00:47 . Memory (MB): peak = 3048.785 ; gain = 486.320
INFO: [Common 17-206] Exiting Vivado at Wed Feb 25 19:18:48 2026...
