Search.setIndex({"docnames": ["doc/\u4eff\u771f/index", "doc/\u4eff\u771f/\u4eff\u771f\u5f15\u64ce", "doc/\u4eff\u771f/\u4f8b\u5b50", "doc/\u4eff\u771f/\u542f\u52a8\u4eff\u771f", "doc/\u4eff\u771f/\u5b89\u88c5\u6307\u5357", "doc/\u4eff\u771f/\u5c11\u7ebf\u7a0bAPI", "doc/\u4eff\u771f/\u654f\u611fAPI", "doc/\u4eff\u771f/\u65f6\u949f\u57df", "doc/\u4eff\u771f/\u6ee1\u7ebf\u7a0bAPI", "doc/\u4eff\u771f/\u7b80\u4ecb", "doc/\u4eff\u771f/\u8bbf\u95ee\u4eff\u771f\u4fe1\u53f7", "doc/\u4f8b\u5b50/index", "doc/\u4f8b\u5b50/\u7b80\u5355\u5b9e\u4f8b", "doc/\u4f8b\u5b50/\u8fdb\u9636\u5b9e\u4f8b", "doc/\u4f8b\u5b50/\u9ad8\u7ea7\u5b9e\u4f8b", "doc/\u5173\u4e8eSpinalHDL/FAQ", "doc/\u5173\u4e8eSpinalHDL/index", "doc/\u5173\u4e8eSpinalHDL/\u652f\u6301", "doc/\u5173\u4e8eSpinalHDL/\u7528\u6237", "doc/\u5176\u5b83\u8bed\u8a00\u7279\u5f81/VHDL\u548cVerilog\u751f\u6210", "doc/\u5176\u5b83\u8bed\u8a00\u7279\u5f81/index", "doc/\u5176\u5b83\u8bed\u8a00\u7279\u5f81/\u4f5c\u7528\u57df\u5c5e\u6027", "doc/\u5176\u5b83\u8bed\u8a00\u7279\u5f81/\u5b58\u6839", "doc/\u5176\u5b83\u8bed\u8a00\u7279\u5f81/\u5de5\u5177", "doc/\u5176\u5b83\u8bed\u8a00\u7279\u5f81/\u62a5\u544a", "doc/\u5176\u5b83\u8bed\u8a00\u7279\u5f81/\u65ad\u8a00", "doc/\u5176\u5b83\u8bed\u8a00\u7279\u5f81/\u6a21\u62df\u4e0eIO\u53e3", "doc/\u5176\u5b83\u8bed\u8a00\u7279\u5f81/\u7b80\u4ecb", "doc/\u5e93/Com", "doc/\u5e93/IO\u53e3", "doc/\u5e93/Misc", "doc/\u5e93/VexRiscv", "doc/\u5e93/index", "doc/\u5e93/\u4e2d\u65ad\u8bbe\u8ba1\u89c4\u8303", "doc/\u5e93/\u4e8c\u8fdb\u5236\u7cfb\u7edf", "doc/\u5e93/\u4ece\u7aef\u603b\u7ebf\u5e93", "doc/\u5e93/\u56fe\u5f62", "doc/\u5e93/\u5b9e\u7528\u5de5\u5177", "doc/\u5e93/\u5bc4\u5b58\u5668\u63a5\u53e3", "doc/\u5e93/\u603b\u7ebf", "doc/\u5e93/\u6d41", "doc/\u5e93/\u6d41\u5f0f", "doc/\u5e93/\u7247\u6bb5", "doc/\u5e93/\u72b6\u6001\u673a", "doc/\u5e93/\u7b80\u4ecb", "doc/\u5e93/\u7ea4\u7a0b\u6846\u67b6", "doc/\u5e93/\u81ea\u52a8\u8bbe\u8ba1\u5de5\u5177", "doc/\u5f00\u59cb\u5165\u95e8/Scala\u6307\u5bfc\u624b\u518c", "doc/\u5f00\u59cb\u5165\u95e8/index", "doc/\u5f00\u59cb\u5165\u95e8/\u5bf9VHDL\u7684\u652f\u6301", "doc/\u5f00\u59cb\u5165\u95e8/\u5f00\u59cb\u5165\u95e8", "doc/\u5f00\u59cb\u5165\u95e8/\u76ee\u7684", "doc/\u5f00\u59cb\u5165\u95e8/\u8868\u73b0", "doc/\u5f62\u5f0f\u9a8c\u8bc1/index", "doc/\u5f62\u5f0f\u9a8c\u8bc1/\u4e3e\u4f8b", "doc/\u5f62\u5f0f\u9a8c\u8bc1/\u5b89\u88c5\u9700\u6c42", "doc/\u5f62\u5f0f\u9a8c\u8bc1/\u5b9e\u7528\u7a0b\u5e8f\u548c\u539f\u8bed", "doc/\u5f62\u5f0f\u9a8c\u8bc1/\u5f62\u5f0f\u540e\u7aef", "doc/\u5f62\u5f0f\u9a8c\u8bc1/\u901a\u5e38", "doc/\u5f62\u5f0f\u9a8c\u8bc1/\u9650\u5236", "doc/\u6570\u636e\u7c7b\u578b/AFix", "doc/\u6570\u636e\u7c7b\u578b/Bits", "doc/\u6570\u636e\u7c7b\u578b/Bool", "doc/\u6570\u636e\u7c7b\u578b/Bundle", "doc/\u6570\u636e\u7c7b\u578b/Fix", "doc/\u6570\u636e\u7c7b\u578b/Floating", "doc/\u6570\u636e\u7c7b\u578b/Int", "doc/\u6570\u636e\u7c7b\u578b/SpinalEnum", "doc/\u6570\u636e\u7c7b\u578b/Vec", "doc/\u6570\u636e\u7c7b\u578b/index", "doc/\u6570\u636e\u7c7b\u578b/\u7b80\u4ecb", "doc/\u65f6\u5e8f\u903b\u8f91/RAM_ROM", "doc/\u65f6\u5e8f\u903b\u8f91/index", "doc/\u65f6\u5e8f\u903b\u8f91/\u5bc4\u5b58\u5668", "doc/\u7ed3\u6784/VHDL\u4f8b\u5316\u548cVerilogIP", "doc/\u7ed3\u6784/index", "doc/\u7ed3\u6784/\u4fdd\u7559\u540d\u79f0", "doc/\u7ed3\u6784/\u51fd\u6570", "doc/\u7ed3\u6784/\u533a\u57df", "doc/\u7ed3\u6784/\u53c2\u6570\u5316", "doc/\u7ed3\u6784/\u65f6\u949f\u57df", "doc/\u7ed3\u6784/\u6a21\u5757\u548c\u5c42\u6b21", "doc/\u8bbe\u8ba1\u9519\u8bef/IO\u5305", "doc/\u8bbe\u8ba1\u9519\u8bef/Spinal\u65e0\u6cd5\u514b\u9686\u7c7b", "doc/\u8bbe\u8ba1\u9519\u8bef/index", "doc/\u8bbe\u8ba1\u9519\u8bef/\u4f4d\u5bbd\u4e0d\u5339\u914d", "doc/\u8bbe\u8ba1\u9519\u8bef/\u4f5c\u7528\u57df\u8fdd\u4f8b", "doc/\u8bbe\u8ba1\u9519\u8bef/\u5b9a\u4e49\u4e3a\u7ec4\u4ef6\u8f93\u5165\u7684\u5bc4\u5b58\u5668", "doc/\u8bbe\u8ba1\u9519\u8bef/\u5c42\u6b21\u8fdd\u4f8b", "doc/\u8bbe\u8ba1\u9519\u8bef/\u6392\u9664\u7a7a\u6307\u9488", "doc/\u8bbe\u8ba1\u9519\u8bef/\u65e0\u6cd5\u5b9e\u73b0\u7684is\u8868\u8ff0", "doc/\u8bbe\u8ba1\u9519\u8bef/\u65e0\u9a71\u52a8\u68c0\u6d4b", "doc/\u8bbe\u8ba1\u9519\u8bef/\u672a\u5206\u914d\u7684\u5bc4\u5b58\u5668", "doc/\u8bbe\u8ba1\u9519\u8bef/\u7b80\u4ecb", "doc/\u8bbe\u8ba1\u9519\u8bef/\u7ec4\u5408\u73af", "doc/\u8bbe\u8ba1\u9519\u8bef/\u8d4b\u503c\u8986\u76d6", "doc/\u8bbe\u8ba1\u9519\u8bef/\u8de8\u65f6\u949f\u57df\u8fdd\u4f8b", "doc/\u8bbe\u8ba1\u9519\u8bef/\u9501\u5b58\u5668\u68c0\u6d4b", "doc/\u8bed\u4e49/When_switch", "doc/\u8bed\u4e49/index", "doc/\u8bed\u4e49/\u89c4\u5219", "doc/\u8bed\u4e49/\u8d4b\u503c", "index"], "filenames": ["doc/\u4eff\u771f/index.rst", "doc/\u4eff\u771f/\u4eff\u771f\u5f15\u64ce.md", "doc/\u4eff\u771f/\u4f8b\u5b50.md", "doc/\u4eff\u771f/\u542f\u52a8\u4eff\u771f.md", "doc/\u4eff\u771f/\u5b89\u88c5\u6307\u5357.md", "doc/\u4eff\u771f/\u5c11\u7ebf\u7a0bAPI.md", "doc/\u4eff\u771f/\u654f\u611fAPI.md", "doc/\u4eff\u771f/\u65f6\u949f\u57df.md", "doc/\u4eff\u771f/\u6ee1\u7ebf\u7a0bAPI.md", "doc/\u4eff\u771f/\u7b80\u4ecb.md", "doc/\u4eff\u771f/\u8bbf\u95ee\u4eff\u771f\u4fe1\u53f7.md", "doc/\u4f8b\u5b50/index.rst", "doc/\u4f8b\u5b50/\u7b80\u5355\u5b9e\u4f8b.md", "doc/\u4f8b\u5b50/\u8fdb\u9636\u5b9e\u4f8b.md", "doc/\u4f8b\u5b50/\u9ad8\u7ea7\u5b9e\u4f8b.md", "doc/\u5173\u4e8eSpinalHDL/FAQ.md", "doc/\u5173\u4e8eSpinalHDL/index.rst", "doc/\u5173\u4e8eSpinalHDL/\u652f\u6301.md", "doc/\u5173\u4e8eSpinalHDL/\u7528\u6237.md", "doc/\u5176\u5b83\u8bed\u8a00\u7279\u5f81/VHDL\u548cVerilog\u751f\u6210.md", "doc/\u5176\u5b83\u8bed\u8a00\u7279\u5f81/index.rst", "doc/\u5176\u5b83\u8bed\u8a00\u7279\u5f81/\u4f5c\u7528\u57df\u5c5e\u6027.md", "doc/\u5176\u5b83\u8bed\u8a00\u7279\u5f81/\u5b58\u6839.md", "doc/\u5176\u5b83\u8bed\u8a00\u7279\u5f81/\u5de5\u5177.md", "doc/\u5176\u5b83\u8bed\u8a00\u7279\u5f81/\u62a5\u544a.md", "doc/\u5176\u5b83\u8bed\u8a00\u7279\u5f81/\u65ad\u8a00.md", "doc/\u5176\u5b83\u8bed\u8a00\u7279\u5f81/\u6a21\u62df\u4e0eIO\u53e3.md", "doc/\u5176\u5b83\u8bed\u8a00\u7279\u5f81/\u7b80\u4ecb.md", "doc/\u5e93/Com.md", "doc/\u5e93/IO\u53e3.md", "doc/\u5e93/Misc.md", "doc/\u5e93/VexRiscv.md", "doc/\u5e93/index.rst", "doc/\u5e93/\u4e2d\u65ad\u8bbe\u8ba1\u89c4\u8303.md", "doc/\u5e93/\u4e8c\u8fdb\u5236\u7cfb\u7edf.md", "doc/\u5e93/\u4ece\u7aef\u603b\u7ebf\u5e93.md", "doc/\u5e93/\u56fe\u5f62.md", "doc/\u5e93/\u5b9e\u7528\u5de5\u5177.md", "doc/\u5e93/\u5bc4\u5b58\u5668\u63a5\u53e3.md", "doc/\u5e93/\u603b\u7ebf.md", "doc/\u5e93/\u6d41.md", "doc/\u5e93/\u6d41\u5f0f.md", "doc/\u5e93/\u7247\u6bb5.md", "doc/\u5e93/\u72b6\u6001\u673a.md", "doc/\u5e93/\u7b80\u4ecb.md", "doc/\u5e93/\u7ea4\u7a0b\u6846\u67b6.md", "doc/\u5e93/\u81ea\u52a8\u8bbe\u8ba1\u5de5\u5177.md", "doc/\u5f00\u59cb\u5165\u95e8/Scala\u6307\u5bfc\u624b\u518c.md", "doc/\u5f00\u59cb\u5165\u95e8/index.rst", "doc/\u5f00\u59cb\u5165\u95e8/\u5bf9VHDL\u7684\u652f\u6301.md", "doc/\u5f00\u59cb\u5165\u95e8/\u5f00\u59cb\u5165\u95e8.md", "doc/\u5f00\u59cb\u5165\u95e8/\u76ee\u7684.md", "doc/\u5f00\u59cb\u5165\u95e8/\u8868\u73b0.md", "doc/\u5f62\u5f0f\u9a8c\u8bc1/index.rst", "doc/\u5f62\u5f0f\u9a8c\u8bc1/\u4e3e\u4f8b.md", "doc/\u5f62\u5f0f\u9a8c\u8bc1/\u5b89\u88c5\u9700\u6c42.md", "doc/\u5f62\u5f0f\u9a8c\u8bc1/\u5b9e\u7528\u7a0b\u5e8f\u548c\u539f\u8bed.md", "doc/\u5f62\u5f0f\u9a8c\u8bc1/\u5f62\u5f0f\u540e\u7aef.md", "doc/\u5f62\u5f0f\u9a8c\u8bc1/\u901a\u5e38.md", "doc/\u5f62\u5f0f\u9a8c\u8bc1/\u9650\u5236.md", "doc/\u6570\u636e\u7c7b\u578b/AFix.md", "doc/\u6570\u636e\u7c7b\u578b/Bits.md", "doc/\u6570\u636e\u7c7b\u578b/Bool.md", "doc/\u6570\u636e\u7c7b\u578b/Bundle.md", "doc/\u6570\u636e\u7c7b\u578b/Fix.md", "doc/\u6570\u636e\u7c7b\u578b/Floating.md", "doc/\u6570\u636e\u7c7b\u578b/Int.md", "doc/\u6570\u636e\u7c7b\u578b/SpinalEnum.md", "doc/\u6570\u636e\u7c7b\u578b/Vec.md", "doc/\u6570\u636e\u7c7b\u578b/index.rst", "doc/\u6570\u636e\u7c7b\u578b/\u7b80\u4ecb.md", "doc/\u65f6\u5e8f\u903b\u8f91/RAM_ROM.md", "doc/\u65f6\u5e8f\u903b\u8f91/index.rst", "doc/\u65f6\u5e8f\u903b\u8f91/\u5bc4\u5b58\u5668.md", "doc/\u7ed3\u6784/VHDL\u4f8b\u5316\u548cVerilogIP.md", "doc/\u7ed3\u6784/index.rst", "doc/\u7ed3\u6784/\u4fdd\u7559\u540d\u79f0.md", "doc/\u7ed3\u6784/\u51fd\u6570.md", "doc/\u7ed3\u6784/\u533a\u57df.md", "doc/\u7ed3\u6784/\u53c2\u6570\u5316.md", "doc/\u7ed3\u6784/\u65f6\u949f\u57df.md", "doc/\u7ed3\u6784/\u6a21\u5757\u548c\u5c42\u6b21.md", "doc/\u8bbe\u8ba1\u9519\u8bef/IO\u5305.md", "doc/\u8bbe\u8ba1\u9519\u8bef/Spinal\u65e0\u6cd5\u514b\u9686\u7c7b.md", "doc/\u8bbe\u8ba1\u9519\u8bef/index.rst", "doc/\u8bbe\u8ba1\u9519\u8bef/\u4f4d\u5bbd\u4e0d\u5339\u914d.md", "doc/\u8bbe\u8ba1\u9519\u8bef/\u4f5c\u7528\u57df\u8fdd\u4f8b.md", "doc/\u8bbe\u8ba1\u9519\u8bef/\u5b9a\u4e49\u4e3a\u7ec4\u4ef6\u8f93\u5165\u7684\u5bc4\u5b58\u5668.md", "doc/\u8bbe\u8ba1\u9519\u8bef/\u5c42\u6b21\u8fdd\u4f8b.md", "doc/\u8bbe\u8ba1\u9519\u8bef/\u6392\u9664\u7a7a\u6307\u9488.md", "doc/\u8bbe\u8ba1\u9519\u8bef/\u65e0\u6cd5\u5b9e\u73b0\u7684is\u8868\u8ff0.md", "doc/\u8bbe\u8ba1\u9519\u8bef/\u65e0\u9a71\u52a8\u68c0\u6d4b.md", "doc/\u8bbe\u8ba1\u9519\u8bef/\u672a\u5206\u914d\u7684\u5bc4\u5b58\u5668.md", "doc/\u8bbe\u8ba1\u9519\u8bef/\u7b80\u4ecb.md", "doc/\u8bbe\u8ba1\u9519\u8bef/\u7ec4\u5408\u73af.md", "doc/\u8bbe\u8ba1\u9519\u8bef/\u8d4b\u503c\u8986\u76d6.md", "doc/\u8bbe\u8ba1\u9519\u8bef/\u8de8\u65f6\u949f\u57df\u8fdd\u4f8b.md", "doc/\u8bbe\u8ba1\u9519\u8bef/\u9501\u5b58\u5668\u68c0\u6d4b.md", "doc/\u8bed\u4e49/When_switch.md", "doc/\u8bed\u4e49/index.rst", "doc/\u8bed\u4e49/\u89c4\u5219.md", "doc/\u8bed\u4e49/\u8d4b\u503c.md", "index.rst"], "titles": ["\u4eff\u771f(Simulation)", "\u4eff\u771f\u5f15\u64ce(Simulation engine)", "\u4f8b\u5b50(Examples)", "\u542f\u52a8\u4eff\u771f(Boot a Simulation)", "\u5b89\u88c5\u6307\u5357(Installation instructions)", "\u5c11\u7ebf\u7a0bAPI(Thread-less API)", "\u654f\u611fAPI(Sensitive API)", "\u65f6\u949f\u57df(Clock domains)", "\u6ee1\u7ebf\u7a0bAPI(Thread-full API)", "\u4ecb\u7ecd(Introduction)", "\u8bbf\u95ee\u4eff\u771f\u4fe1\u53f7(Accessing signals of the simulation)", "\u4f8b\u5b50(Examples)", "\u7b80\u5355\u7684\u5b9e\u4f8b", "\u8fdb\u9636\u5b9e\u4f8b", "\u9ad8\u7ea7\u5b9e\u4f8b", "FAQ", "\u5173\u4e8eSpinalHDL(About SpinalHDL)", "\u4e8c\u3001\u5546\u4e1a\u652f\u6301(Commercial support)", "\u7528\u6237(Users)", "VHDL\u548cVerilog\u751f\u6210(VHDL and Verilog generation)", "\u5176\u4ed6\u8bed\u8a00\u7279\u5f81(Other language features)", "ScopeProperty(\u4f5c\u7528\u57df\u5c5e\u6027)", "Stub (\u5b58\u6839)", "\u5de5\u5177(Utils)", "Report(\u62a5\u544a)", "Assertions(\u65ad\u8a00)", "Analog and inout (\u6a21\u62df\u4e0eIO\u53e3)", "\u7b80\u4ecb", "Com", "IO\u53e3", "Misc", "VexRiscv(RV32IM CPU)", "Libraries(\u5e93)", "\u4e2d\u65ad\u8bbe\u8ba1\u89c4\u8303(Interrupt Design Spec)", "\u4e8c\u8fdb\u5236\u7cfb\u7edf(Binary System)", "\u4ece\u7aef\u603b\u7ebf\u5e93(Bus Slave Factory)", "\u56fe\u5f62(Graphics)", "Utils(\u5b9e\u7528\u5de5\u5177)", "\u5bc4\u5b58\u5668\u63a5\u53e3(RegIf)", "\u603b\u7ebf(bus)", "Flow", "\u6d41(Stream)", "\u7247\u6bb5(Fragment)", "\u72b6\u6001\u673a(State machine)", "\u7b80\u4ecb", "\u7ea4\u7a0b\u6846\u67b6(Fiber Framework)", "\u81ea\u52a8\u8bbe\u8ba1\u5de5\u5177(EDA)", "Scala\u6307\u5bfc\u624b\u518c(Scala Guide)", "\u5f00\u59cb\u5165\u95e8(Getting Started)", "\u5bf9VHDL\u7684\u652f\u6301(Help for VHDL people)", "\u5f00\u59cb\u5165\u95e8(Getting Started)", "\u76ee\u7684(Motivation)", "\u8868\u73b0(Presentation)", "\u5f62\u5f0f\u9a8c\u8bc1(Formal verification)", "\u4e3e\u4f8b(Example)", "\u5b89\u88c5\u9700\u6c42(Installing requirements)", "\u5b9e\u7528\u7a0b\u5e8f\u548c\u539f\u8bed(Utilities and primitives)", "\u5f62\u5f0f\u540e\u7aef(Formal backend)", "\u901a\u5e38(General)", "\u9650\u5236(Limitations)", "AFix(AFix\u662f\u6700\u65b0\u7248Spinal\u65b0\u589e\u7684\u6570\u636e\u7ed3\u6784\uff0c\u4e0d\u77e5\u4e3a\u4f55\u8be5\u677f\u5757\u6709\u4e9b\u4ee3\u7801\u65e0\u6cd5\u901a\u8fc7\u7f16\u8bd1)", "Bits", "Bool", "Bundle", "UFix/SFix", "Floating", "UInt/SInt", "SpinalEnum", "Vec", "\u6570\u636e\u7c7b\u578b(Data Types)", "\u7b80\u4ecb(Introduction)", "RAM/ROM", "\u65f6\u5e8f\u903b\u8f91(Sequential logic)", "\u5bc4\u5b58\u5668(Registers)", "VHDL\u4f8b\u5316\u548cVerilog IP(Instantiate VHDL and Verilog IP)", "\u7ed3\u6784(Structuring)", "\u4fdd\u7559\u540d\u79f0(Preserving names)", "\u51fd\u6570(Function)", "\u533a\u57df(Area)", "\u53c2\u6570\u5316(Parametrization)", "\u65f6\u949f\u57df(Clock domains)", "\u6a21\u5757\u548c\u5c42\u6b21(Component and hierarchy)", "IO\u5305", "Spinal\u65e0\u6cd5\u514b\u9686\u7c7b(Spinal can\u2019t clone class)", "\u8bbe\u8ba1\u9519\u8bef(Design Errors)", "\u4f4d\u5bbd\u4e0d\u5339\u914d(Width mismatch)", "\u4f5c\u7528\u57df\u8fdd\u4f8b(Scope violation)", "\u5b9a\u4e49\u4e3a\u7ec4\u4ef6\u8f93\u5165\u7684\u5bc4\u5b58\u5668(Register defined as component input)", "\u5c42\u6b21\u8fdd\u4f8b(Hierarchy violation)", "\u6392\u9664\u7a7a\u6307\u9488(NullPointerException)", "\u65e0\u6cd5\u5b9e\u73b0\u7684is\u8868\u8ff0(Unreachable is statement)", "\u65e0\u9a71\u52a8\u68c0\u6d4b(no driver on)", "\u672a\u5206\u914d\u7684\u5bc4\u5b58\u5668(Unassigned register)", "\u7b80\u4ecb(Introduction)", "\u7ec4\u5408\u73af(Combinatorial loop)", "\u8d4b\u503c\u8986\u76d6(Assignment Overlap)", "\u8de8\u65f6\u949f\u57df\u8fdd\u4f8b(Clock crossing violation)", "\u9501\u5b58\u5668\u68c0\u6d4b(Latch detected)", "When/Switch/Mux", "\u8bed\u4e49(Semantic)", "\u89c4\u5219(Rules)", "\u8d4b\u503c(Assignments)", "\u6b22\u8fce\u6765\u5230SpinalHDL\u4e2d\u6587\u6587\u6863"], "terms": {"introduct": [0, 32, 47, 49, 69, 72, 75, 84, 99, 102], "spinalhdl": [0, 3, 4, 10, 12, 13, 14, 17, 20, 23, 27, 28, 29, 31, 39, 41, 43, 45, 46, 47, 48, 49, 51, 52, 58, 63, 64, 65, 66, 67, 68, 70, 71, 73, 74, 76, 78, 79, 80, 81, 82, 83, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 100, 101], "veril": [0, 1, 3, 4, 76, 94], "how": [0, 47, 48], "the": [0, 2, 4, 12, 13, 15, 19, 36, 41, 43, 47, 50, 53, 54, 60, 76, 82, 83, 85, 86, 87, 88, 89, 90, 91, 92, 95, 96, 97, 102], "hardwar": [0, 15, 20, 47, 49, 75, 102], "with": [0, 2, 11, 13, 14, 15, 26, 28, 29, 36, 39, 40, 43, 48, 49, 54, 63, 77, 84, 99], "backend": [0, 53, 102], "ghdl": [0, 4], "icarus": [0, 4], "synopsi": [0, 4], "vcs": [0, 3, 4], "instal": [0, 50, 53, 102], "instruct": [0, 14, 98, 102], "scala": [0, 2, 3, 9, 10, 12, 13, 14, 19, 21, 23, 25, 33, 41, 45, 48, 49, 50, 59, 62, 64, 66, 68, 75, 77, 79, 81, 89, 94, 96, 99, 102], "depend": 0, "boot": [0, 43, 80, 102], "configur": [0, 4, 13, 15, 39, 80], "run": [0, 2, 4, 50, 54], "multipl": 0, "test": [0, 9, 13, 74, 76, 77], "on": [0, 2, 4, 7, 13, 28, 41, 46, 80, 84, 85, 102], "same": [0, 45], "throw": 0, "success": [0, 28], "or": [0, 12, 13, 22, 41, 43, 49, 60, 61, 62, 66, 76, 80, 81, 83, 85], "failur": [0, 25, 54], "of": [0, 2, 4, 13, 15, 19, 41, 47, 50, 53, 54, 75, 82, 83, 85, 86, 87, 88, 89, 90, 91, 92, 95, 96, 97, 102], "from": [0, 20, 64, 75, 96, 97], "thread": [0, 2, 89, 102], "access": [0, 32, 56, 88, 102], "signal": [0, 2, 15, 19, 47, 49, 53, 54, 63, 75, 80, 82, 97, 99, 102], "read": [0, 2, 13, 14, 26, 28, 29, 35, 54, 72], "and": [0, 2, 4, 11, 13, 18, 20, 29, 39, 49, 50, 53, 54, 69, 75, 99, 102], "write": [0, 12, 13, 14, 26, 28, 29, 35, 39, 54, 72], "insid": [0, 36], "compon": [0, 2, 12, 13, 14, 15, 20, 22, 23, 24, 25, 26, 27, 28, 33, 36, 38, 41, 43, 46, 47, 49, 50, 54, 57, 59, 63, 71, 73, 74, 75, 77, 78, 79, 80, 82, 83, 84, 85, 86, 88, 89, 90, 91, 92, 94, 95, 96, 97, 102], "hierarchi": [0, 54, 75, 84, 102], "clock": [0, 12, 13, 27, 49, 53, 75, 84, 102], "domain": [0, 2, 27, 49, 75, 96, 102], "api": [0, 9, 21, 47, 60, 66, 76, 102], "stimulus": [0, 53], "wait": [0, 2], "callback": [0, 5, 6, 76], "default": [0, 14, 19, 37, 43, 47, 49, 54, 61, 66, 67, 98], "clockdomain": [0, 2, 3, 5, 10, 12, 13, 28, 37, 41, 46, 49, 54, 56, 63, 74, 78, 80, 96], "new": [0, 2, 3, 8, 10, 12, 13, 14, 15, 19, 22, 23, 26, 28, 29, 33, 36, 38, 40, 41, 43, 46, 47, 49, 50, 54, 57, 59, 60, 63, 71, 73, 74, 76, 77, 78, 79, 80, 81, 82, 83, 87, 88, 96], "full": [0, 14, 32, 81, 94, 96, 102], "fork": [0, 2, 4, 7], "join": 0, "sleep": [0, 2, 7], "waituntil": [0, 2], "less": [0, 32, 82, 102], "sensit": [0, 5, 102], "engin": [0, 102], "exampl": [0, 26, 32, 35, 38, 48, 53, 64, 67, 69, 102], "asychron": 0, "adder": [0, 11, 81], "fifo": [0, 14, 15, 19, 23, 41, 44, 47, 49, 76, 77], "dual": [0, 71], "singl": [0, 71], "synchron": [0, 37, 41, 72], "uart": [0, 11, 19, 32, 35, 40, 41, 42, 44, 46, 80, 101], "decod": [0, 15, 31], "encod": [0, 67], "vhdl": [1, 4, 8, 9, 12, 13, 16, 20, 26, 27, 43, 47, 48, 50, 67, 71, 73, 75, 77, 78, 89, 93, 98, 100, 101], "verilog": [1, 4, 8, 9, 12, 13, 14, 16, 20, 22, 24, 26, 27, 41, 43, 46, 47, 49, 61, 62, 63, 64, 66, 67, 68, 70, 71, 73, 75, 76, 77, 78, 80, 89, 93, 98, 100, 101], "dut": [1, 2, 3, 7, 8, 9, 10, 22, 54, 56], "testbench": [1, 2, 3, 4, 7, 8, 9, 34, 54], "100": [2, 23, 28, 38, 49, 78, 80], "255": [2, 12, 60, 71, 77], "import": [2, 3, 4, 10, 12, 13, 14, 19, 27, 28, 34, 38, 43, 44, 45, 50, 54, 57, 65, 67, 68], "spinal": [2, 3, 4, 10, 12, 13, 14, 19, 26, 27, 28, 32, 34, 37, 38, 43, 44, 45, 46, 49, 50, 54, 57, 64, 65, 67, 68, 69, 70, 76, 80, 81, 84, 102], "sim": [2, 3, 4, 10, 28], "core": [2, 3, 4, 9, 10, 12, 19, 27, 28, 34, 37, 45, 49, 50, 54, 57, 64, 67, 102], "util": [2, 20, 27, 32, 53, 54, 102], "random": [2, 3, 10, 54], "object": [2, 3, 9, 10, 12, 13, 14, 19, 21, 24, 28, 46, 47, 50, 54, 67, 73, 74, 76, 81], "simasynchronousexampl": 2, "class": [2, 3, 10, 12, 13, 14, 15, 19, 22, 23, 24, 25, 26, 28, 29, 33, 36, 38, 39, 41, 43, 46, 47, 49, 50, 54, 59, 60, 63, 68, 73, 74, 75, 77, 78, 79, 80, 81, 82, 84, 85, 86, 87, 88, 89, 90, 91, 92, 94, 95, 96, 97, 102], "extend": [2, 3, 10, 12, 13, 14, 15, 19, 21, 22, 23, 24, 25, 26, 28, 29, 33, 36, 38, 39, 41, 43, 46, 47, 49, 50, 54, 59, 63, 67, 73, 74, 76, 77, 78, 79, 80, 81, 82, 83, 85, 86, 87, 88, 89, 90, 91, 92, 94, 95, 96, 97], "val": [2, 3, 4, 8, 10, 12, 13, 14, 15, 19, 22, 23, 24, 25, 26, 28, 29, 33, 36, 37, 38, 39, 40, 41, 43, 45, 46, 47, 49, 50, 54, 59, 60, 61, 62, 63, 64, 66, 67, 68, 70, 71, 73, 74, 76, 77, 78, 79, 80, 81, 82, 83, 85, 86, 87, 88, 89, 90, 91, 92, 94, 95, 96, 97, 98, 100, 101], "io": [2, 3, 4, 7, 8, 10, 12, 13, 14, 15, 19, 20, 22, 23, 28, 32, 33, 36, 38, 40, 41, 43, 46, 49, 50, 55, 59, 69, 71, 73, 75, 76, 77, 78, 80, 81, 83, 84, 87, 88, 98, 101, 102], "bundl": [2, 12, 13, 14, 15, 19, 20, 22, 23, 28, 29, 33, 36, 38, 39, 41, 42, 43, 46, 47, 49, 50, 59, 67, 69, 70, 73, 74, 75, 77, 79, 80, 81, 82, 83, 87, 88, 101, 102], "in": [2, 12, 13, 14, 15, 19, 23, 25, 26, 28, 29, 33, 36, 37, 38, 39, 47, 49, 50, 53, 54, 59, 63, 67, 71, 73, 74, 75, 77, 79, 80, 81, 82, 83, 87, 88, 89, 90, 97, 101], "uint": [2, 3, 10, 12, 13, 14, 15, 19, 23, 36, 37, 39, 41, 43, 47, 49, 54, 61, 62, 63, 64, 65, 67, 68, 69, 70, 73, 74, 76, 77, 78, 79, 80, 81, 82, 83, 85, 86, 87, 88, 89, 90, 91, 92, 94, 95, 96, 97, 98, 100, 101, 102], "bit": [2, 3, 4, 10, 12, 13, 14, 15, 19, 22, 23, 26, 28, 29, 35, 36, 37, 38, 39, 40, 41, 42, 43, 47, 49, 50, 54, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 73, 74, 76, 77, 78, 79, 80, 81, 82, 83, 85, 86, 87, 88, 89, 90, 91, 92, 94, 95, 96, 97, 99, 100, 101, 102], "result": [2, 12, 15, 43, 49, 76, 80, 81, 85, 90, 91, 92, 100], "out": [2, 12, 13, 14, 15, 19, 23, 24, 26, 28, 29, 33, 36, 38, 39, 43, 49, 50, 54, 59, 63, 67, 71, 73, 74, 76, 77, 80, 81, 82, 88, 91, 92, 101], "def": [2, 3, 10, 12, 13, 14, 15, 19, 23, 26, 28, 29, 33, 36, 38, 39, 41, 43, 46, 47, 49, 50, 59, 60, 63, 71, 73, 74, 76, 77, 80, 81, 83, 100], "main": [2, 3, 10, 12, 13, 14, 19, 33, 46, 47, 50, 59, 71, 74, 80, 81, 89], "arg": [2, 3, 10, 12, 13, 19, 41, 46, 47, 50, 71, 74, 80, 81, 83], "array": [2, 3, 10, 12, 13, 19, 46, 47, 49, 50, 71, 74, 80, 81], "string": [2, 3, 4, 10, 12, 13, 19, 25, 32, 33, 46, 47, 50, 59, 71, 74, 76, 80, 81], "unit": [2, 3, 9, 12, 13, 14, 15, 19, 26, 28, 29, 33, 39, 47, 49, 59, 63, 73, 74, 76, 77, 100], "simconfig": [2, 3, 4, 10], "withwav": [2, 3, 4], "compil": [2, 3, 4, 10, 46], "dosim": [2, 3, 10], "var": [2, 12, 47, 86, 101], "idx": [2, 47], "while": [2, 7], "nextint": 2, "256": [2, 60, 71], "assert": [2, 13, 20, 37, 53, 58, 66, 102], "toint": [2, 3, 10, 12, 13, 47, 77, 80], "0xff": 2, "streamfifocc": [2, 41, 80], "collect": 2, "mutabl": 2, "queue": [2, 13, 14, 15, 41, 47, 49, 76, 77], "simstreamfifoccexampl": 2, "for": [2, 3, 4, 10, 12, 32, 38, 47, 48, 54, 56, 68, 72, 79, 98, 102], "simul": [2, 4, 72, 102], "alloptimis": [2, 3], "rtl": [2, 3, 16, 19, 24, 45, 46, 47, 49, 66, 71, 73, 75, 81, 89, 100, 102], "datatyp": [2, 15, 20, 29, 35, 41, 47, 49, 73, 81, 83], "32": [2, 12, 14, 15, 22, 23, 26, 28, 29, 33, 34, 38, 39, 47, 49, 59, 60, 61, 66, 71, 74, 81, 98], "depth": [2, 4, 15, 23, 41, 47, 49, 57, 73, 77, 96], "pushclock": [2, 41, 96], "extern": [2, 14, 28, 53, 80, 96], "clka": [2, 74, 80, 96], "popclock": [2, 41, 96], "clkb": [2, 74, 80, 96], "withreset": [2, 80], "fals": [2, 12, 13, 14, 15, 19, 25, 39, 40, 41, 43, 47, 49, 56, 60, 61, 62, 66, 73, 76, 78, 80, 84, 100], "dosimuntilvoid": [2, 3], "queuemodel": 2, "long": [2, 3, 10, 32, 76], "to": [2, 3, 4, 10, 12, 13, 15, 27, 28, 32, 37, 38, 47, 48, 54, 57, 60, 61, 63, 66, 73, 75, 76, 83, 96, 100], "manag": 2, "clocksthread": 2, "clear": [2, 11, 14, 37, 49, 62, 100], "be": [2, 4, 15, 54, 81, 100], "sure": [2, 4], "captur": 2, "their": 2, "first": [2, 4, 37, 42], "edg": [2, 7, 49, 62], "fallingedg": [2, 7], "deassertreset": [2, 7], "do": [2, 48], "reset": [2, 7, 11, 13, 14, 15, 19, 22, 26, 28, 41, 43, 46, 49, 53, 54, 61, 62, 66, 71, 72, 75, 76, 78, 80], "assertreset": [2, 7], "10": [2, 3, 7, 10, 12, 13, 23, 34, 37, 38, 47, 49, 54, 61, 64, 66, 68, 70, 71, 101], "forev": 2, "toggl": [2, 62, 76], "one": [2, 13, 54, 56, 95], "this": [2, 4, 12, 13, 14, 15, 28, 33, 36, 38, 49, 50, 59, 60, 74, 76, 77, 83], "will": [2, 4, 54, 100], "creat": [2, 4, 12, 83], "asynchron": [2, 12, 37, 50, 71, 80], "without": 2, "fix": [2, 39, 60, 64, 66, 70], "frequenc": [2, 12, 13, 20, 28, 37, 80], "true": [2, 4, 7, 12, 13, 14, 15, 19, 23, 28, 29, 37, 39, 40, 41, 42, 43, 47, 49, 56, 60, 61, 62, 66, 71, 73, 76, 80, 100], "if": [2, 4, 12, 13, 15, 19, 22, 39, 41, 43, 47, 49, 54, 61, 62, 63, 66, 71, 74, 76, 78, 79, 80, 92, 102], "nextboolean": 2, "clocktoggl": [2, 7], "els": [2, 12, 13, 15, 22, 39, 41, 43, 47, 49, 61, 62, 66, 76, 79, 80, 81], "push": [2, 15, 40, 41, 47, 49, 76, 77], "data": [2, 3, 10, 12, 13, 14, 15, 23, 28, 29, 40, 41, 47, 49, 54, 63, 68, 71, 73, 74, 76, 80, 81, 98, 102], "fill": [2, 54, 73, 81], "transact": [2, 40, 41], "pushthread": 2, "valid": [2, 13, 14, 15, 25, 35, 39, 40, 41, 49, 63, 64, 73, 75, 76, 99], "payload": [2, 13, 14, 15, 35, 40, 41, 49, 63, 75, 76], "waitsampl": [2, 3, 7, 10], "toboolean": [2, 3, 10], "readi": [2, 13, 15, 25, 40, 41, 49, 63, 74, 75, 76], "enqueu": 2, "tolong": [2, 3, 10], "pop": [2, 15, 41, 47, 49, 76, 77], "check": [2, 54, 99], "that": [2, 12, 13, 15, 23, 35, 37, 47, 50, 54, 56, 77, 83], "it": [2, 13, 76], "match": 2, "popthread": 2, "until": [2, 12, 37, 47, 54, 56, 61, 66, 79, 98], "100000": 2, "dequeu": 2, "simsuccess": [2, 3], "streamfifo": [2, 15, 41, 49, 76], "simstreamfifoexampl": 2, "forkstimulus": [2, 3, 7, 10], "period": [2, 3, 7, 23], "simtimeout": [2, 3], "1000000": 2, "simsynchronousexampl": 2, "regnext": [2, 12, 13, 14, 49, 73, 80, 83, 87, 96], "init": [2, 3, 10, 12, 13, 14, 15, 19, 40, 42, 43, 49, 54, 56, 71, 73, 80, 84, 96, 101], "resultmodel": 2, "process": [2, 8, 15, 19, 49, 73, 77], "which": [2, 15, 54], "analyz": 2, "uartpin": 2, "print": 2, "transmit": 2, "byte": [2, 13, 23, 28, 34, 38, 71], "into": [2, 15, 54, 72, 82], "termin": 2, "design": [2, 32, 102], "set": [2, 15, 19, 21, 54, 62, 66, 79, 100], "effect": [2, 28], "baudperiod": 2, "buffer": [2, 41, 47, 63], "bitid": 2, "tochar": 2, "get": [2, 4, 21, 45, 102], "char": 2, "type": [2, 27, 32, 40, 41, 47, 49, 61, 62, 63, 64, 65, 66, 67, 68, 71, 73, 75, 102], "them": 2, "system": [2, 9, 32, 71, 74, 102], "is": [2, 12, 13, 14, 19, 26, 36, 38, 47, 49, 50, 54, 67, 71, 74, 84, 86, 87, 88, 98, 102], "java": [2, 4, 47, 50, 89], "equival": [2, 48], "stdin": 2, "avail": 2, "littl": [2, 37, 41], "avoid": 2, "poll": 2, "too": [2, 54], "often": 2, "toplevel": [3, 10, 12, 19, 24, 25, 43, 46, 49, 54, 57, 71, 74, 80, 81, 82, 83, 85, 86, 87, 88, 89, 90, 91, 92, 94, 95, 96, 97], "duttest": 3, "withvcdwav": 3, "vcd": [3, 4], "withfstwav": 3, "fst": 3, "withconfig": 3, "spinalconfig": [3, 4, 19, 54, 71, 80], "workspacepath": [3, 4, 46], "path": [3, 4, 37], "withveril": 3, "withghdl": 3, "withiverilog": 3, "iverilog": [3, 4], "withvc": [3, 4], "simcompil": 3, "simnam": 3, "seed": 3, "gt": [3, 28, 37, 39, 40, 41, 61, 62, 64, 66, 68, 100, 101], "defaultclockdomainfrequ": [3, 13, 19, 80], "fixedfrequ": [3, 12, 13, 28, 80], "mhz": [3, 12, 22, 23, 28, 31, 46, 80], "tmp": [3, 46, 76, 83, 86, 88, 96, 98], "simworkspac": 3, "xxx": [3, 38, 39], "spinalsim_wrokspac": 3, "testa": 3, "testb": 3, "simfailur": 3, "maxdur": 3, "1000": [3, 8, 19, 37], "bool": [3, 10, 12, 13, 14, 15, 19, 25, 26, 28, 29, 33, 36, 37, 38, 39, 40, 41, 42, 43, 46, 47, 49, 50, 54, 56, 59, 61, 63, 64, 65, 66, 67, 68, 69, 70, 73, 74, 76, 77, 79, 80, 81, 86, 94, 96, 97, 98, 100, 102], "scalaboolean": [3, 10], "sint": [3, 10, 12, 23, 38, 47, 49, 61, 62, 64, 65, 67, 68, 69, 70, 76, 81, 101, 102], "bitvector": [3, 10, 23, 37, 61, 70], "scalaint": [3, 10], "scalalong": [3, 10], "tobigint": [3, 10, 34], "scalabigint": [3, 10], "spinalenumcraft": [3, 10, 67], "toenum": [3, 10], "scalaspinalenumel": [3, 10], "boolean": [3, 10, 12, 14, 15, 19, 23, 39, 47, 49, 60, 61, 62, 66, 71, 74, 79, 80], "int": [3, 4, 10, 12, 13, 14, 15, 21, 23, 26, 28, 32, 33, 35, 36, 37, 38, 39, 41, 45, 47, 49, 56, 59, 60, 61, 63, 64, 65, 66, 68, 71, 73, 74, 76, 77, 79, 80, 81, 83], "bigint": [3, 10, 14, 23, 32, 37, 60, 61, 64, 66, 81], "spinalenumel": [3, 10, 67], "42": [3, 8, 10, 29, 47, 49, 89, 91, 92, 94, 95, 97], "42l": [3, 10], "101010": [3, 10], "0123456789abcdef": [3, 10], "16": [3, 10, 12, 13, 14, 26, 28, 33, 34, 38, 41, 47, 59, 60, 61, 64, 66, 68, 71, 74, 76, 80], "println": [3, 4, 10, 21, 45, 46, 47, 61, 68, 76], "simpubl": [3, 10], "simaccesssubsign": [3, 10], "counter": [3, 10, 11, 13, 14, 15, 37, 43, 47, 49, 62, 64, 66, 67, 68, 74, 76, 78, 80, 96, 100], "reg": [3, 10, 12, 13, 14, 15, 19, 22, 35, 38, 40, 41, 43, 47, 49, 54, 61, 62, 63, 64, 66, 67, 68, 71, 73, 76, 77, 78, 80, 87, 92, 96, 100, 101], "spinalsim": [4, 8], "build": [4, 15, 55, 102], "sbt": [4, 15, 50, 102], "setup": [4, 15, 28], "linux": [4, 28], "v0": 4, "37": 4, "bug": [4, 64, 65], "boost": 4, "debian": [4, 50], "libboost": 4, "dev": [4, 15, 28], "sudo": [4, 50], "apt": [4, 50], "essenti": 4, "git": [4, 12, 13, 16, 41, 50], "gnat": 4, "ada": 4, "use": [4, 13, 15, 28, 38, 50, 54], "buid": 4, "clone": [4, 15, 20, 47, 50, 84, 102], "https": [4, 13, 14, 15, 28, 30, 31, 47, 50, 51, 52, 55, 65, 102], "github": [4, 13, 14, 15, 19, 28, 30, 31, 44, 50, 51, 52, 55, 64, 65, 71, 102], "com": [4, 13, 14, 15, 17, 30, 31, 32, 50, 51, 52, 55, 65, 102], "cd": [4, 15, 50], "mkdir": 4, "make": 4, "openjdk": [4, 50], "window": 4, "html": [4, 14, 38, 50, 55, 102], "fandom": 4, "wiki": [4, 60, 65], "guid": [4, 48, 102], "vcs_home": 4, "verdi_hom": 4, "verdi": 4, "bin": [4, 12, 34, 46], "ld_library_path": 4, "pli": 4, "export": 4, "share": [4, 9], "linux64": 4, "ius": 4, "lib": [4, 12, 13, 14, 27, 28, 33, 34, 38, 43, 44, 46, 59, 65, 68, 76, 80, 81, 102], "modelsim": 4, "sharedmemifac": 4, "cpp": 4, "fail": 4, "cplus_include_path": 4, "library_path": 4, "withvcssimsetup": 4, "setupfil": 4, "work": [4, 47, 49, 50], "myproj": 4, "synopsys_sim": 4, "beforeanalysi": 4, "code": [4, 28, 32, 45, 48, 50, 54, 68, 76], "block": [4, 49, 54], "befor": 4, "analysi": 4, "step": 4, "pwd": 4, "hello": [4, 47], "flag": [4, 79], "vlogan": 4, "vhdlan": 4, "hdl": [4, 9, 14, 15, 27, 34, 73, 80], "vcsflag": 4, "sdf": 4, "compileflag": 4, "list": [4, 14, 15, 28, 32, 37, 50, 79], "elaborateflag": 4, "runflag": 4, "kdb": 4, "debug": [4, 19, 33, 38, 49, 76, 83], "config": [4, 12, 13, 14, 15, 28, 36, 37, 39, 49, 80, 81, 83], "withfsdbwav": 4, "tb": [4, 13], "uintadd": 4, "vpd": 4, "fsdb": [4, 9], "spinalsimconfig": 4, "withvpdwav": 4, "withwavedepth": 4, "ip": [4, 9, 14, 15, 27, 32, 46, 71, 75, 102], "blackbox": [4, 11, 26, 27, 72, 75], "addrtlpath": [4, 74], "mergertlsourc": [4, 74], "filenam": [4, 33, 59, 76], "null": [4, 12, 15, 19, 25, 39, 49, 79, 80, 86], "autoconf": 4, "flex": 4, "bison": 4, "time": [4, 13, 20, 36, 37, 75, 78], "prerequisit": 4, "http": 4, "veripool": 4, "org": [4, 47, 50, 65], "onli": [4, 54, 56, 84], "unsetenv": 4, "verilator_root": 4, "csh": 4, "ignor": 4, "error": [4, 13, 25, 36, 38, 82, 83, 101, 102], "bash": 4, "unset": 4, "pull": [4, 81], "we": [4, 50, 54, 63], "re": 4, "up": [4, 13, 54], "date": 4, "checkout": 4, "v4": 4, "040": 4, "script": 4, "nproc": 4, "echo": [4, 50], "done": 4, "msys2": 4, "gcc": 4, "msy2": 4, "usr": 4, "msys64": 4, "mingw64": 4, "home": [4, 46, 50], "jdk": [4, 50], "program": [4, 46, 48], "file": [4, 38, 82, 83, 85, 86, 87, 88, 89, 90, 91, 92, 95, 96, 97], "13": [4, 66], "64bit": [4, 47], "mingw": 4, "64": [4, 14, 15, 34, 61, 66, 76, 81], "shell": [4, 19, 50], "pacman": 4, "syuu": 4, "close": [4, 66], "onc": 4, "you": [4, 54, 83], "ask": 4, "need": [4, 54], "base": [4, 37, 61, 66, 75, 102], "devel": 4, "w64": 4, "x86_64": 4, "toolchain": [4, 55], "cmake": 4, "includ": 4, "core_perl": 4, "cp": [4, 38], "flexlex": 4, "src": [4, 13, 14, 33, 50, 59], "add": [4, 49, 50, 75, 98], "your": [4, 83], "jre": 4, "delay": [5, 37, 56], "jvm": [5, 9, 50], "delta": [5, 6], "cycl": [5, 6, 13, 37, 54], "forksensit": 6, "forksensitivewhil": 6, "softreset": [7, 13, 36, 80], "clocken": [7, 80], "singal": 7, "forksimspeedprint": 7, "printperiod": 7, "risingedg": 7, "assertclocken": 7, "deassertclocken": 7, "assertsoftreset": 7, "deassertsoftreset": 7, "cyclescount": [7, 43], "activ": [7, 80], "amp": [7, 33, 41, 61, 62, 66, 71], "waitrisingedg": 7, "waitfallingedg": 7, "waitactiveedg": 7, "clockdomainconfig": [7, 19, 49, 80], "waitrisingedgewher": 7, "condit": [7, 63, 68, 76], "booleancondit": 7, "waitfallingedgewher": 7, "waitactiveedgewher": 7, "onnextsampl": 7, "off": 7, "enabl": [7, 12, 13, 28, 38, 54, 56, 72, 74, 76, 80], "onsampl": 7, "onactiveedg": 7, "onedg": 7, "onrisingedg": 7, "onfallingedg": 7, "coreclk": [7, 49, 80], "corereset": [7, 49, 80], "systemverilog": [8, 9, 16, 58], "alway": [8, 12, 13, 15, 22, 41, 43, 47, 49, 54, 61, 62, 63, 66, 67, 71, 73, 76, 77, 78, 80], "mynewthread": 8, "bodi": 8, "so": [9, 28], "jnr": 9, "ffi": 9, "vpi": 9, "dump": 9, "licens": 9, "murax": 9, "soc": [9, 14, 18, 45, 102], "intel": 9, "i7": 9, "4720hq": 9, "200": [9, 12], "000": 9, "apb3": [11, 14, 15, 26, 32, 33, 35, 38, 46, 49, 59, 63, 73], "carri": [11, 62], "color": [11, 13, 36, 47, 49, 63], "sum": [11, 81], "pll": [11, 80], "control": 11, "rgb": [11, 13, 15, 36, 41, 47, 49, 71, 75, 83], "rom": [11, 27, 47, 72, 102], "sinus": [11, 71], "fractal": 11, "calcul": [11, 45], "vga": [11, 32, 44], "jtag": [11, 31, 44, 49], "tap": 11, "memori": [11, 12, 15, 31, 53, 63, 71], "map": [11, 15, 30, 38, 47, 49, 68, 75, 79], "pinesec": 11, "timer": [11, 35, 78], "arm": [12, 39], "paddr": [12, 15, 39, 49, 73], "master": [12, 13, 14, 15, 22, 26, 28, 29, 30, 36, 39, 40, 41, 42, 46, 49, 51, 52, 63, 65, 73, 76, 77, 81, 102], "psel": [12, 15, 39, 49], "selwidth": [12, 15, 39], "1bit": [12, 66, 80], "penabl": [12, 15, 39, 49], "pwrite": [12, 15, 39, 49, 73], "pwdata": [12, 15, 39, 49], "datawidth": [12, 14, 15, 26, 28, 39, 49, 63, 81], "preadi": [12, 15, 39, 49], "slave": [12, 13, 14, 15, 22, 26, 28, 32, 33, 36, 38, 39, 40, 41, 46, 49, 54, 59, 63, 76, 77, 81, 102], "prdata": [12, 15, 39, 49], "pslverror": [12, 15, 39], "case": [12, 13, 14, 15, 19, 23, 26, 28, 29, 33, 36, 39, 41, 43, 46, 47, 49, 59, 61, 63, 66, 67, 73, 77, 79, 81, 83, 102], "apb3config": [12, 14, 15, 33, 38, 39, 59, 73], "addresswidth": [12, 14, 15, 28, 39, 49, 81], "useslaveerror": [12, 15, 39], "imasterslav": [12, 13, 14, 15, 26, 28, 29, 36, 39, 49, 63, 77, 81], "overrid": [12, 13, 14, 15, 26, 28, 29, 36, 39, 47, 63, 76, 77, 83], "asmast": [12, 13, 14, 15, 26, 28, 29, 36, 39, 63, 77], "usag": [12, 19, 28], "apbconfig": [12, 14, 39], "apb": [12, 14, 15, 26, 33, 38, 39, 59, 73], "when": [12, 13, 14, 15, 19, 25, 26, 27, 29, 36, 37, 39, 40, 43, 47, 49, 54, 56, 61, 62, 66, 67, 71, 73, 76, 78, 80, 86, 95, 97, 99, 100, 102], "packag": [12, 50, 67], "math": [12, 13, 47, 65, 66], "apb3slav": 12, "asslav": 12, "slavebus": 12, "masterbus": 12, "asmat": 12, "num": [12, 34], "pow": 12, "mem": [12, 47, 54, 56, 72, 77], "address": [12, 14, 28, 35, 38, 54, 71, 83], "readsync": [12, 71], "apb3slaveinst": 12, "spinalverilog": [12, 19, 22, 28, 38, 46, 54, 80], "generat": [12, 13, 14, 15, 20, 32, 41, 47, 50, 63, 79, 80, 102], "v1": [12, 13, 31, 41, 102], "head": [12, 13, 28, 41], "73c8d8e2b86b45646e9d0b2e729291f2b65e6be3": [12, 13, 41], "modul": [12, 13, 15, 22, 41, 43, 49, 63, 66, 71, 74, 76, 77, 78, 80, 81], "input": [12, 13, 14, 22, 23, 37, 41, 43, 46, 49, 54, 61, 63, 66, 71, 73, 74, 75, 76, 77, 78, 80, 84, 102], "io_slavebus_paddr": 12, "io_slavebus_psel": 12, "io_slavebus_pen": 12, "output": [12, 13, 22, 23, 41, 43, 46, 49, 54, 63, 66, 71, 73, 74, 75, 76, 77, 80], "io_slavebus_preadi": 12, "io_slavebus_pwrit": 12, "31": [12, 14, 19, 22, 26, 28, 36, 49, 60, 61, 66, 71], "io_slavebus_pwdata": 12, "io_slavebus_prdata": 12, "clk": [12, 13, 15, 19, 22, 26, 41, 43, 47, 49, 61, 62, 66, 71, 74, 76, 78, 80], "_zz_mem_port1": [12, 71], "wire": [12, 13, 19, 22, 37, 41, 43, 47, 49, 54, 61, 62, 63, 64, 66, 67, 68, 70, 72, 74, 76, 77, 78, 80, 81, 102], "_zz_mem_port": 12, "_zz_io_slavebus_prdata": 12, "15": [12, 28, 38, 41, 54, 57, 60, 61, 66, 77], "assign": [12, 13, 22, 41, 43, 47, 49, 61, 62, 63, 66, 67, 68, 69, 70, 71, 74, 76, 77, 78, 80, 81, 84, 86, 89, 99, 102], "posedg": [12, 13, 22, 41, 43, 47, 49, 61, 62, 66, 71, 76, 78, 80], "begin": [12, 13, 15, 19, 22, 33, 41, 43, 47, 49, 50, 59, 61, 62, 63, 66, 67, 71, 76, 78, 80], "end": [12, 13, 15, 19, 22, 26, 33, 37, 41, 43, 47, 49, 50, 59, 61, 62, 63, 66, 67, 71, 74, 76, 78, 80], "b1": [12, 13, 22, 41, 43, 47, 49, 61, 62, 63, 66, 68, 76, 80], "endmodul": [12, 13, 22, 41, 43, 49, 63, 71, 74, 76, 77, 78, 80, 81], "carryadd": 12, "size": [12, 37, 41, 49, 61, 65, 66, 68, 71, 76, 77], "like": 12, "variabl": [12, 47], "some": [12, 15, 50, 54, 81], "intermedi": 12, "valu": [12, 13, 14, 19, 23, 37, 47, 49, 53, 54, 61, 62, 65, 66, 68, 69, 72, 76, 77, 78, 80, 100], "loop": [12, 15, 84, 99, 100, 102], "scope": [12, 53, 84, 102], "logic": [12, 19, 49, 50, 61, 62, 66, 102], "carryadderproject": 12, "spinalvhdl": [12, 13, 19, 26, 50, 74, 81], "io_a": [12, 49, 50, 80, 81, 82, 87, 88, 97], "io_b": [12, 49, 50, 80, 81], "io_result": [12, 43, 49, 80], "c_4": 12, "c_3": 12, "c_2": 12, "c_1": 12, "_zz_c_1": 12, "_zz_c_1_1": 12, "_zz_c_2": 12, "_zz_c_2_1": 12, "_zz_c_3": 12, "_zz_c_3_1": 12, "_zz_c_4": 12, "_zz_c_4_1": 12, "b0": [12, 13, 22, 41, 43, 49, 61, 62, 63, 66, 68, 76, 78, 80], "channelwidth": [12, 41, 49, 63], "return": [12, 15, 23, 47, 49, 66, 76, 77], "sourc": [12, 41, 49, 50, 75, 76, 82, 83, 85, 86, 87, 88, 89, 90, 91, 92, 95, 96, 97], "colorsum": 12, "sourcecount": 12, "vec": [12, 38, 41, 46, 47, 49, 61, 64, 65, 66, 69, 70, 73, 76, 94, 102], "colorsumminginst": 12, "io_sources_0_r": 12, "io_sources_0_g": 12, "io_sources_0_b": 12, "io_sources_1_r": 12, "io_sources_1_g": 12, "io_sources_1_b": 12, "io_sources_2_r": 12, "io_sources_2_g": 12, "io_sources_2_b": 12, "io_result_r": 12, "io_result_g": 12, "io_result_b": 12, "_zz_io_result_r": 12, "_zz_io_result_g": 12, "_zz_io_result_b": 12, "_zz_io_result_r_1": 12, "_zz_io_result_g_1": 12, "_zz_io_result_b_1": 12, "_zz_io_result_r_2": 12, "_zz_io_result_g_2": 12, "_zz_io_result_b_2": 12, "sum_r": 12, "sum_g": 12, "sum_b": 12, "b0000": [12, 13, 49, 61, 66, 80], "width": [12, 14, 29, 41, 42, 47, 61, 64, 65, 66, 72, 79, 81, 83, 84, 99, 102], "regist": [12, 13, 15, 27, 28, 38, 49, 54, 72, 76, 84, 96, 99, 101, 102], "definit": [12, 49, 50, 75, 82, 83, 87, 90, 91, 92, 96, 97], "clkin": [12, 80], "clkout": 12, "islock": 12, "noioprefix": [12, 74], "port": [12, 19, 26, 49, 50, 71, 73, 74], "std_logic": [12, 15, 19, 26, 49, 50, 71, 74], "areset": [12, 80], "clk100mhz": 12, "area": [12, 13, 14, 27, 32, 35, 36, 47, 49, 53, 75, 79, 102], "clkctrl": 12, "coreclockdomain": [12, 49, 80], "intern": [12, 49, 53, 80], "name": [12, 19, 46, 47, 75, 80, 102], "resetctrl": [12, 37], "asyncassertsyncdeassert": [12, 37], "clockingarea": [12, 49, 73, 78, 80, 96], "mytoplevel": [12, 19, 41, 43, 50, 63, 71, 74, 80], "io_areset": 12, "io_clk100mhz": 12, "clkctrl_pll_clkout": 12, "clkctrl_pll_islock": 12, "buffercc_1_io_dataout": 12, "core_clk": 12, "core_reset": 12, "_zz_1": [12, 41, 61, 66], "core_count": 12, "clkctrl_pll": 12, "buffercc": [12, 13, 37, 80, 96], "buffercc_1": 12, "io_datain": [12, 80], "io_dataout": [12, 80], "b0001": [12, 13, 49, 80], "async_reg": [12, 80], "buffers_0": [12, 80], "buffers_1": [12, 80], "wr": [12, 71, 74], "rgbtogray": 12, "coef": [12, 77], "by": [12, 13, 15, 23, 41, 54, 76, 77, 81, 83, 88], "float": [12, 47, 54, 69, 70, 77, 102], "gray": [12, 77], "3f": [12, 47, 77], "4f": [12, 47, 77], "counterfreerun": [12, 13, 37, 80], "statecount": [12, 37, 67], "io_clear": [12, 49], "io_r": 12, "io_g": 12, "io_wr": 12, "io_address": 12, "io_data": [12, 80], "_zz_gray": [12, 77], "_zz_gray_1": [12, 77], "_zz_gray_2": [12, 77], "_zz_gray_3": [12, 77], "_zz_gray_4": [12, 77], "_zz_gray_5": [12, 77], "_zz_gray_6": [12, 77], "_zz_address_valuenext": 12, "_zz_address_valuenext_1": 12, "address_willincr": 12, "address_willclear": 12, "address_valuenext": 12, "address_valu": 12, "address_willoverflowifinc": 12, "address_willoverflow": 12, "h4c": [12, 49, 77], "h66": [12, 77], "d0": [12, 13, 41, 43, 49, 61, 66, 67, 68, 80], "hffff": 12, "h0": [12, 22, 41, 43, 47, 49, 61, 63, 66, 68, 76, 78, 80], "resolutionwidth": [12, 47], "samplecount": [12, 47], "sin": [12, 47], "sinfiltr": 12, "sintabl": [12, 47], "sampleindex": [12, 47], "yield": [12, 79, 98], "sinvalu": [12, 47], "pi": [12, 47], "initialcont": [12, 47, 71], "phase": 12, "log2up": [12, 13, 23, 39, 41, 67, 74], "sinfilt": 12, "io_sin": 12, "io_sinfiltr": 12, "_zz_rom_port0": 12, "_zz_rom_port": 12, "_zz_io_sin": 12, "_zz__zz_io_sinfiltr": 12, "_zz__zz_io_sinfiltred_1": 12, "_zz__zz_io_sinfiltred_2": 12, "_zz__zz_io_sinfiltred_3": 12, "_zz__zz_io_sinfiltred_4": 12, "_zz_io_sinfiltr": 12, "sign": [12, 13, 49, 60, 62, 64, 66, 68], "initi": [12, 53, 72, 80], "readmemb": 12, "v_toplevel_rom": 12, "h01": [12, 43, 47, 49, 76, 78], "binari": [12, 20, 32, 102], "0000000000000000": 12, "0001100011111000": 12, "0011000011111011": 12, "0100011100011100": 12, "0101101010000001": 12, "0110101001101100": 12, "0111011001000000": 12, "0111110110001001": 12, "0111111111111111": 12, "1110011100001000": 12, "1100111100000101": 12, "1011100011100100": 12, "1010010101111111": 12, "1001010110010100": 12, "1000100111000000": 12, "1000001001110111": 12, "1000000000000001": 12, "mandelbrot": [13, 19], "stream": [13, 14, 15, 22, 28, 32, 36, 39, 40, 42, 44, 47, 49, 76, 83, 102], "xy": [13, 61], "cmd": [13, 41, 49], "pixeltask": 13, "rsp": 13, "pixelresult": 13, "sfix": [13, 65, 69, 102], "iter": [13, 37], "elabor": [13, 47, 75], "paramet": [13, 20, 47, 75, 80], "pixelsolvergener": 13, "fixamplitud": 13, "fixresolut": 13, "iterationlimit": 13, "iterationwidth": 13, "iterationtyp": 13, "fixtyp": 13, "peak": [13, 64], "exp": [13, 60, 64], "resolut": [13, 64], "typedef": [13, 47], "pixelsolv": 13, "xx": 13, "yy": [13, 40, 41], "otherwis": [13, 47, 49, 66, 98], "truncat": [13, 60, 64, 65], "io_cmd_valid": 13, "io_cmd_readi": 13, "io_cmd_payload_x": 13, "io_cmd_payload_i": 13, "io_rsp_valid": 13, "io_rsp_readi": 13, "io_rsp_payload_iter": 13, "_zz_when_pixelsolver_l45": 13, "_zz_when_pixelsolver_l45_1": 13, "17": [13, 28, 46, 64, 66], "_zz_x": 13, "_zz_x_1": 13, "_zz_x_2": 13, "_zz_x_3": 13, "18": [13, 28, 38, 64], "_zz_i": 13, "_zz_y_1": 13, "_zz_y_2": 13, "when_pixelsolver_l45": 13, "b00": [13, 61, 66], "b1010": 13, "tree": [13, 14, 28], "clockdivid": [13, 14, 80], "pariti": 13, "stopbit": 13, "datalength": 13, "rxd": [13, 28], "uartctrlconfig": [13, 14, 15, 28], "flow": [13, 14, 28, 32, 35, 41, 42, 44, 46, 63, 73, 102], "txd": [13, 28], "datawidthmax": [13, 14, 28], "clockdividerwidth": [13, 28], "presamplings": [13, 28], "drop": [13, 25], "samplings": [13, 28], "postsamplings": [13, 28], "uartctrl": [13, 14, 15, 19, 28, 78, 80, 101], "uartctrlgener": [13, 14, 28], "20": [13, 15, 23, 28, 46, 66], "baudrat": 13, "fclk": 13, "rxsampleperbit": 13, "ispow2": [13, 23], "spinalwarn": 13, "not": [13, 54, 64], "nice": 13, "have": [13, 83], "odd": 13, "becaus": 13, "major": 13, "vote": 13, "enum": [13, 19, 24, 49, 67, 70], "stop": 13, "enumer": [13, 67], "uartparitytyp": 13, "spinalenum": [13, 14, 24, 49, 69, 102], "sequanci": 13, "none": 13, "even": [13, 66], "newel": [13, 14, 24, 67], "uartstoptyp": 13, "two": [13, 41, 47, 76, 83], "tobitcount": 13, "uartctrlframeconfig": [13, 14], "count": [13, 76], "frame": [13, 14, 28, 36, 38], "setclockdivid": 13, "doubl": [13, 64, 74, 80], "clkfrequenc": 13, "current": [13, 14, 54, 56, 74, 80], "getvalu": [13, 80], "rx": [13, 14, 19, 38], "uartctrltx": 13, "uartctrlrx": 13, "configfram": 13, "samplingtick": [13, 28], "uartctrltxstat": [13, 67], "idl": [13, 14, 40, 43], "start": [13, 37, 54, 74, 102], "tick": [13, 14, 78], "machin": [13, 15, 31, 32, 102], "tickcount": [13, 78], "max": [13, 61, 64, 66], "statemachin": [13, 15, 32, 40, 78], "state": [13, 14, 15, 32, 38, 40, 54, 102], "reginit": [13, 25, 62, 73, 76], "switch": [13, 14, 19, 27, 47, 49, 67, 90, 93, 99, 102], "uartctrlrxstat": 13, "sampler": 13, "syncronis": 13, "sampl": [13, 54], "histori": [13, 37], "length": [13, 14, 28, 37], "majorityvot": [13, 37, 47], "bittim": 13, "bitcount": [13, 29, 37, 62, 64, 81], "shifter": [13, 14], "elsewhen": [13, 47, 49, 66, 98], "tx": [13, 19, 38], "divid": [13, 41, 49], "115200": 13, "uartctrlinitconfig": 13, "readon": 13, "921600": 13, "led": [13, 14], "2000": 13, "uartctrlusageexampl": 13, "load": [13, 45], "each": [13, 15], "receiv": [13, 28], "toreg": [13, 40], "willoverflow": [13, 37], "50e6": 13, "0x55": 13, "fragment": [13, 32, 44, 102], "4000": 13, "last": [13, 37, 41, 42, 76, 99], "stage": [13, 41], "inserthead": [13, 42], "tostreamoffrag": 13, "blob": [13, 28, 30, 51, 52, 65], "tester": [13, 76, 83], "resourc": 13, "vhd": [13, 15, 46, 50, 74], "queuedread": 13, "tostream": [13, 14, 63], "writecmd": [13, 14], "stopit": 13, "haltwhen": [13, 41], "xess": 13, "blog": 13, "rest": 13, "stori": 13, "graphic": [13, 32, 102], "vgactrl": [13, 15, 36], "rgbconfig": [13, 36, 47, 71], "rwidth": [13, 36, 47], "gwidth": [13, 36, 47], "bwidth": [13, 36, 47], "getwidth": [13, 36, 47, 61, 66], "vsync": [13, 36], "hsync": [13, 36], "coloren": [13, 36], "asoutput": [13, 36], "vgatim": [13, 36], "timingswidth": [13, 36], "hsyncstart": 13, "hsyncend": 13, "hcolorstart": 13, "hcolorend": 13, "vsyncstart": 13, "vsyncend": 13, "vcolorstart": 13, "vcolorend": 13, "vgatimingshv": [13, 36], "colorstart": [13, 36], "colorend": [13, 36], "syncstart": [13, 36], "syncend": [13, 36], "setas_h640_v480_r60": [13, 36], "96": [13, 61, 66], "800": 13, "48": [13, 28, 60], "525": 13, "33": 13, "setas_h64_v64_r60": 13, "288": 13, "208": 13, "pixel": [13, 36, 42], "framestart": [13, 36], "12": [13, 14, 15, 36, 38, 39, 60, 62, 66, 101], "pwm": 13, "hvarea": 13, "timingshv": 13, "sync": [13, 49, 80], "setwhen": [13, 14, 38, 62], "clearwhen": [13, 62], "feedwith": 13, "islast": [13, 42], "www": [14, 50], "fpga4fun": 14, "key": [14, 47, 50], "uid": 14, "0x87654321": [14, 29], "simplejtagtap": 14, "jtagtap": 14, "idcodearea": 14, "idcod": 14, "x87654321": 14, "instructionid": 14, "switchsarea": 14, "keysarea": 14, "ledsarea": 14, "builder": 14, "tms": 14, "tdi": 14, "tdo": 14, "tck": 14, "jtag2": 14, "jtagstat": 14, "ir_select": 14, "ir_captur": 14, "ir_shift": 14, "ir_exit1": 14, "ir_paus": 14, "ir_exit2": 14, "ir_upd": 14, "dr_select": 14, "dr_captur": 14, "dr_shift": 14, "dr_exit1": 14, "dr_paus": 14, "dr_exit2": 14, "dr_updat": 14, "jtagfsm": 14, "statenext": [14, 67], "randboot": [14, 73], "mux": [14, 27, 99, 102], "instructionwidth": 14, "fsm": [14, 15, 40, 43, 49], "instructionshift": 14, "bypass": 14, "lsb": [14, 23, 37, 61, 63, 66], "altera": [14, 46], "jtap": 14, "trait": [14, 33, 59], "jtagtapaccess": 14, "gettdi": 14, "gettm": 14, "settdo": 14, "getstat": 14, "getinstruct": 14, "setinstruct": 14, "impl": 14, "docaptur": 14, "doshift": 14, "doupdat": 14, "doreset": 14, "jtaginstruct": 14, "instructionhit": 14, "addprepoptask": [14, 74], "jtaginstructionread": 14, "getbitswidth": [14, 63, 68], "asbit": [14, 38, 61, 62, 63, 64, 65, 66, 67, 68, 101], "jtaginstructionwrit": 14, "store": 14, "assignfrombit": [14, 63, 67], "ir": 14, "jtaginstructionidcod": 14, "user": [14, 16, 31, 102], "friend": 14, "wrapper": 14, "cleanupd": 14, "readabl": 14, "ahb": [14, 32], "axi": [14, 35, 39, 42, 102], "rw": [14, 28, 33, 38], "writebusi": 14, "zero": [14, 65], "downto": [14, 15, 19, 26, 35, 38, 49, 61, 66, 74, 98], "apb3slavefactori": [14, 35], "spinaldoc": [14, 51, 52, 102], "rtd": [14, 102], "librariesbus": 14, "factori": [14, 32, 66, 102], "bus": [14, 15, 28, 30, 32, 33, 38, 41, 42, 46, 59, 75, 79, 102], "apb3uartctrl": [14, 15], "getapb3config": [14, 26], "rxfifodepth": 14, "busctrl": [14, 36], "driveandread": [14, 35], "createanddriveflow": [14, 35], "br": 14, "readstreamnonblock": [14, 35], "validbitoffset": [14, 35], "payloadbitoffset": [14, 35], "limit": [14, 53, 102], "bridg": [14, 15, 41], "function": [14, 15, 32, 39, 47, 49, 61, 66, 68, 73, 75, 83, 102], "librari": [14, 27, 50, 102], "bus_slave_factori": 14, "busslavefactori": [14, 30, 35, 36, 49], "baseaddress": [14, 36], "seq": [14, 24, 30, 37, 41], "ticksen": 14, "len": 14, "clearsen": 14, "arg1": 14, "arg2": 14, "arg3": 14, "drivefrom": [14, 36], "mask": [14, 33, 38, 71], "createreadwrit": [14, 35], "busclear": 14, "orr": [14, 61, 66], "auto": [14, 60, 71], "iswrit": 14, "pinsec": [14, 22], "interrupt": [14, 28, 32, 46, 102], "prescal": 14, "timera": 14, "timerb": 14, "timerc": 14, "timerd": 14, "prescalerbridg": 14, "0x00": 14, "timerabridg": 14, "0x40": [14, 38], "overflow": [14, 49, 60], "timerbbridg": 14, "0x50": 14, "timercbridg": 14, "0x60": 14, "timerdbridg": 14, "0x70": 14, "interruptctrl": 14, "interruptctrlbridg": 14, "0x10": 14, "pend": 14, "hls": [15, 102], "eda": [15, 32, 102], "3klut": 15, "cpu": [15, 18, 19, 28, 32, 49, 81, 102], "2014": 15, "2016": [15, 19], "mysign": [15, 49, 79], "myregist": [15, 49], "unsign": [15, 19, 26, 49, 64, 71], "myregisterwithreset": [15, 49], "cond": [15, 19, 40, 41, 47, 49, 61, 62, 71, 73, 76, 86, 97, 98, 100], "then": [15, 19, 49], "rising_edg": [15, 19, 49], "elsif": [15, 19, 49], "2008": [15, 49], "record": [15, 49], "struct": 15, "can": [15, 54, 84, 102], "instanti": [15, 49, 72, 75, 102], "repres": 15, "given": [15, 76], "option": [15, 19, 75], "interfac": [15, 46, 49], "host": 15, "vhdl2008": [15, 49], "instanci": [15, 39, 54], "an": [15, 32, 54, 75], "axi4": [15, 39], "apbbridg": 15, "axi4toapb3bridg": 15, "idwidth": [15, 39], "peripher": 15, "gpioactrl": 15, "apb3gpio": [15, 26], "gpiowidth": [15, 26], "gpiobctrl": 15, "timerctrl": 15, "pinsectimerctrl": 15, "axi4vgactrl": 15, "vgactrlconfig": 15, "drive": [15, 20, 35, 54], "region": 15, "apbdecod": 15, "apb3decod": 15, "0x00000": 15, "kib": [15, 23, 33, 38, 59], "0x01000": 15, "0x10000": 15, "0x20000": 15, "0x30000": 15, "macro": 15, "task": 15, "alwasi": 15, "compent": 15, "procedur": [15, 49], "myhandshakebus": 15, "quequ": 15, "defin": [15, 50, 75, 82, 84, 91, 92, 97, 100, 102], "concept": 15, "handshak": [15, 63], "cloneof": [15, 23, 47, 49, 83], "oper": [15, 39, 69, 85], "connect": 15, "left": [15, 85], "operand": [15, 85], "right": [15, 85], "via": [15, 82, 83, 85, 86, 87, 88, 89, 90, 91, 92, 95, 96, 97], "element": [15, 61, 66, 68, 69], "all": [15, 50, 54, 75], "statea": [15, 43], "stateb": [15, 43], "statec": [15, 43], "entri": [15, 43, 47], "point": [15, 43, 47, 60, 64, 70], "setentri": [15, 43], "behaviour": 15, "whenisact": [15, 40, 43], "goto": [15, 40, 43], "onentri": [15, 43], "onexit": [15, 43], "dummi": [15, 32, 61, 66], "clean": 15, "publishloc": 15, "gitter": 15, "im": 15, "stackoverflow": [15, 102], "spinalhl": 15, "group": [15, 102], "googl": [15, 102], "forum": [15, 102], "descript": [15, 47, 49, 69, 75, 102], "languag": [15, 102], "faq": [16, 102], "support": [16, 46, 102], "communic": 16, "channel": [16, 102], "compani": 16, "repositori": 16, "commerci": [16, 102], "gmail": 17, "qspin": 18, "belgium": 18, "datenlord": 18, "china": 18, "j1sc": 18, "stack": [18, 82, 83, 85, 86, 87, 88, 89, 90, 91, 92, 93, 95, 96, 97], "vexriscv": [18, 32, 102], "naxriscv": 18, "saxonsoc": [18, 28, 45], "open": 18, "rdma": 18, "microrv32": 18, "yourcompon": 19, "spinalvhd": 19, "mymain": 19, "riscv": [19, 30, 31], "parametr": [19, 75, 102], "mode": 19, "spinalmod": 19, "defaultconfigforclockdomain": 19, "risingedgeclock": 19, "asynchronousreset": 19, "resetactivehigh": 19, "clockenableactivehigh": 19, "onlystdlogicvectorattoplevelio": 19, "std_logic_vector": [19, 26, 49, 71, 74], "iclockdomainfrequ": [19, 80], "unknownfrequ": [19, 80], "targetdirectori": 19, "currentdirectori": 19, "temp": [19, 23, 47], "mydesign": [19, 74], "spinalcor": 19, "select": [19, 50, 99], "enter": 19, "direct": [19, 28, 54, 69, 82], "target": [19, 30], "directori": 19, "organ": [19, 49], "combin": [19, 100, 101], "withoutprocess": 19, "withprocess": 19, "0000": [19, 73], "0001": 19, "entiti": [19, 26, 49, 50], "io_cond": [19, 49], "io_valu": [19, 49], "io_withoutprocess": 19, "io_withprocess": 19, "architectur": [19, 28, 49, 50], "arch": [19, 50], "pkg_unsign": 19, "1001": [19, 37], "other": [19, 49, 102], "resulta": 19, "resultb": 19, "regwithreset": 19, "regwithoutreset": 19, "io_resulta": 19, "io_resultb": 19, "addattribut": [19, 46], "pcplus4": 19, "pc": 19, "keep": 19, "pass": 20, "as": [20, 38, 45, 54, 84, 102], "construct": 20, "prefix": [20, 75], "stub": [20, 102], "report": [20, 46, 74, 102], "scopeproperti": [20, 79, 83, 102], "analog": [20, 29, 102], "inout": [20, 29, 82, 102], "inoutwrapp": [20, 29], "manual": [20, 56], "attribut": 20, "implicit": [21, 49, 83], "thredloc": 21, "threadloc": 21, "xlen": [21, 83], "scopepropertymiaou": 21, "app": [21, 28, 54, 76], "subsysmodul": 22, "dx": 22, "dy": 22, "toplevl": 22, "io_dx_valid": 22, "io_dx_readi": 22, "io_dx_payload": 22, "io_dy_valid": 22, "io_dy_readi": 22, "io_dy_payload": 22, "io_dx_m2spipe_valid": 22, "io_dx_m2spipe_readi": 22, "io_dx_m2spipe_payload": 22, "io_dx_rvalid": 22, "io_dx_rdata": 22, "when_stream_l368": 22, "500": 22, "widthof": [23, 35], "roundup": [23, 60, 66], "cat": 23, "msb": [23, 37, 61, 66], "pluson": 23, "treepluson": 23, "shiftregist": [23, 73], "shiftreg": 23, "hardtyp": [23, 29, 73, 76], "blueprint": 23, "appli": [23, 30, 47, 54], "timeoutlimit": 23, "ms": [23, 37], "us": 23, "periodcycl": 23, "timeoutcycl": 23, "timenumb": 23, "fs": 23, "ps": 23, "ns": 23, "sec": 23, "mn": 23, "hr": 23, "hertznumb": [23, 37, 81], "hz": 23, "khz": 23, "ghz": 23, "thz": 23, "physicalnumb": 23, "bigdecim": 23, "iec": 23, "memsiz": 23, "512": 23, "mib": 23, "dpramsiz": 23, "1024": 23, "gib": 23, "30": 23, "tib": 23, "40": [23, 43, 60], "pib": 23, "50": [23, 60, 80], "eib": 23, "60": [23, 60], "zib": 23, "70": 23, "yib": 23, "80": 23, "miaou": [24, 46, 76], "rawrr": [24, 76], "0x42": 24, "display": 24, "note": [24, 25, 43], "a_str": 24, "c_string": 24, "spinalhdl1": 24, "messag": 25, "sever": 25, "assertnodesever": 25, "warn": [25, 81], "fall": [25, 56, 62, 80], "was": [25, 76, 82], "low": [25, 37, 63, 80], "gpio": [26, 29, 33, 59], "tristat": [26, 32], "tristatearray": [26, 29], "sdraminterfac": 26, "sdramlayout": 26, "dq": 26, "dqm": 26, "byteperword": [26, 81], "addr": [26, 71, 74], "chipaddresswidth": 26, "ba": 26, "bankwidth": 26, "cke": 26, "csn": 26, "casn": 26, "rasn": 26, "wen": 26, "readableopendrain": [26, 32], "io_gpio": 26, "io_apb_paddr": 26, "io_apb_psel": 26, "io_apb_pen": 26, "io_apb_preadi": 26, "io_apb_pwrit": 26, "io_apb_pwdata": 26, "io_apb_prdata": 26, "io_apb_pslverror": 26, "io_gpio_read": 26, "io_gpio_writ": 26, "io_gpio_writeen": 26, "tri": 26, "writeen": [26, 29], "featur": [27, 102], "liter": [27, 49], "ram": [27, 28, 54, 56, 72, 74, 102], "convert": [27, 44, 63], "abstract": 27, "tool": 27, "buse": [27, 49], "methodolog": 27, "rs232": 28, "rs485": 28, "emit": 28, "12mbps": 28, "driver": [28, 84, 102], "gadget": 28, "udc": 28, "bmb": 28, "12mhz": 28, "48mhz": 28, "phi": 28, "artya7": 28, "8mbps": 28, "bsp": 28, "digil": 28, "artya7smplinux": 28, "radiona": 28, "ulx3": 28, "smp": 28, "0xff00": 28, "usbframeid": 28, "ro": [28, 33, 38], "id": 28, "0xff04": 28, "wo": [28, 38], "token": 28, "trigger": [28, 33], "ep0": 28, "set_address": 28, "0xff08": 28, "endpoint": 28, "rc": [28, 38], "ep0setup": 28, "suspend": 28, "resum": 28, "19": [28, 60], "disconnect": 28, "halt": 28, "0xff0c": 28, "nak": 28, "endpointid": 28, "0xff10": 28, "pullupset": 28, "dp": 28, "pullupclear": 28, "interruptenableset": 28, "interruptenableclear": 28, "info": 28, "0xff20": 28, "ramsiz": 28, "lt": [28, 35, 37, 39, 40, 41, 61, 64, 66, 101], "0x0000": [28, 38], "0x003f": 28, "traffic": 28, "stall": 28, "nack": 28, "dataphas": 28, "pid": 28, "data0": 28, "empti": [28, 96], "isochron": 28, "maxpackets": 28, "22": 28, "ack": [28, 62], "0x0040": 28, "0x0047": 28, "descriptor": 28, "offset": [28, 38, 49, 61, 66], "0xf": [28, 73], "progress": 28, "0x0": 28, "next": [28, 48], "noth": [28, 47, 74], "completiononful": 28, "data1oncomplet": 28, "dataphasedata1": 28, "bmbparamet": 28, "usbdevicephyn": 28, "usblsfsphyabstractioag": 28, "usbdevicectrl": 28, "usbdevicectrlparamet": 28, "usbdevicetop": 28, "ctrlcd": 28, "phycd": 28, "ctrl": [28, 80], "14": [28, 47, 64, 66], "ctrladdresswidth": 28, "sourcewidth": 28, "contextwidth": 28, "lengthwidth": 28, "cc": [28, 60], "toio": 28, "power": 28, "pullup": 28, "usbdevicegen": 28, "databus": 29, "0x12345678": 29, "plicmapp": 30, "plicmap": 30, "gateway": 30, "plicgateway": 30, "plictarget": 30, "spec": [30, 32, 102], "adoc": 30, "sifiv": 30, "e31": 30, "light": 30, "claim": 30, "complet": [30, 95], "fpga": [31, 39, 55, 71, 80], "risc": 31, "isa": 31, "fetch": 31, "execut": 31, "writeback": 31, "44": [31, 60], "dmip": 31, "mul": 31, "div": 31, "mmu": 31, "eclips": 31, "gdb": 31, "openocd": 31, "privileg": 31, "shiftnumb": 31, "hazard": 31, "freerto": 31, "dolu1990": 31, "special": 32, "specif": 32, "semant": [32, 102], "rv32im": [32, 102], "fiber": [32, 102], "framework": [32, 102], "simpl": [32, 48, 71], "handl": [32, 75], "enrich": 32, "regif": [32, 33, 59, 102], "automat": [32, 72], "alloc": 32, "28": 32, "document": [32, 102], "level": 32, "sys": [32, 59, 74], "merg": 32, "develop": [32, 35, 53], "lite3": 32, "avalonmm": [32, 46], "usb": 32, "qsysifi": 32, "quartusflow": 32, "exist": 32, "project": [32, 50, 102], "misc": [32, 61, 62, 64, 66, 68, 102], "plic": 32, "raw": [33, 38, 69], "w1c": [33, 38], "forc": [33, 38], "sw": 33, "status": [33, 38], "busif": [33, 38, 59], "interruptfactori": [33, 38, 59], "int_level": 33, "interruptlevelfactori": [33, 59], "sys_int0": 33, "sys_int1": 33, "regnamepr": 33, "interruptfactorynoforc": 33, "level_int": 33, "interruptfactoryat": 33, "addroffset": 33, "adderoffset": 33, "interruptfactorynoforceat": 33, "regfileintrexampl": [33, 59], "int_pulse0": [33, 59], "int_pulse1": [33, 59], "int_pulse2": [33, 59], "int_pulse3": [33, 59], "int_level0": [33, 59], "int_level1": [33, 59], "int_level2": [33, 59], "sys_int": [33, 59], "gpio_int": [33, 59], "businterfac": [33, 38, 59], "0x000": [33, 38, 59], "regpr": [33, 38, 59], "ap": [33, 38, 59], "gendoc": [33, 38, 59], "accept": [33, 38, 59], "cheadergener": [33, 38, 59], "intrreg": [33, 38, 59], "intr": [33, 59], "htmlgener": [33, 38, 59], "interupt": [33, 38, 59], "jsongener": [33, 38, 59], "busifvistor": [33, 59], "latex": [33, 38, 59], "busifvisitor": [33, 59], "reginst": [33, 59], "busdatawidth": [33, 35, 59], "visit": [33, 59], "descr": [33, 59], "fifodescr": [33, 59], "regdescr": [33, 59], "ashex": 34, "asdec": 34, "asoct": 34, "asbin": 34, "x7c": 34, "hexstr": 34, "hex": 34, "octstr": 34, "oct": 34, "binstr": 34, "bitsiz": 34, "tobinint": 34, "binarylist": 34, "todecint": 34, "decimallist": 34, "tooctint": 34, "octallist": 34, "3f2a": 34, "hextobinint": 34, "hextobinintsalign": 34, "binintstohex": 34, "binintstooct": 34, "binintstohexalignhigh": 34, "binintstooctalignhigh": 34, "binintstoint": 34, "binintstolong": 34, "binintstobigint": 34, "3233113232l": 34, "tobyt": 34, "32ff190": 34, "12384798999999": 34, "123456777777700": 34, "10100011100111111": 34, "32323239988l": 34, "7869d8034": 34, "3239988l": 34, "14270064": 34, "34": 34, "100010": 34, "1302309988l": 34, "100101110": 34, "123456789abcdef0": 34, "1234567": 34, "123451118": 34, "39": 34, "1302309988": 34, "27": 34, "9c": 34, "47": [34, 43], "3211323244l": 34, "3211323244": 34, "implement": 35, "lite": 35, "avalon": [35, 39, 44, 46], "bitoffset": 35, "onwrit": 35, "dothat": 35, "onread": 35, "nonstopwrit": 35, "readandwrit": 35, "readmultiword": 35, "writemultiword": 35, "createwriteon": 35, "driveflow": 35, "dobitsaccumulationandclearonread": 35, "high": [36, 37, 49, 61, 63, 66, 80], "togray": [37, 96], "fromgray": 37, "revers": [37, 61, 66], "ohtouint": 37, "counton": 37, "endiannessswap": 37, "big": [37, 41], "endian": [37, 41], "ohmask": 37, "roundrobin": [37, 41], "request": [37, 40], "ohprior": 37, "0010": 37, "muxoh": 37, "onehot": 37, "indexedseq": 37, "prioritymux": 37, "sel": [37, 49, 61, 66, 90, 98], "cyclecount": 37, "inc": [37, 54, 100], "rang": [37, 49, 60, 61, 66], "stateccount": 37, "bitcoun": 37, "increment": [37, 54, 74], "valuenext": [37, 96], "willoverflowifinc": 37, "cast": [37, 49, 61, 62, 63, 64, 65, 66, 67, 68], "timeout": [37, 49], "10ms": 37, "resetcontrol": 37, "de": [37, 65], "inputpolar": 37, "polar": [37, 49], "outputpolar": 37, "resetactivelevel": [37, 49, 80], "bufferdepth": [37, 80], "asyncassertsyncdeassertdr": 37, "latencyanalysi": 37, "node": 37, "uvm": 38, "25": [38, 60, 61, 64], "regbankexampl": 38, "apb3businterfac": 38, "m_reg0": 38, "newreg": 38, "doc": [38, 47, 64, 65, 81, 102], "reg0": 38, "m_reg1": 38, "reg1": [38, 73], "m_reg2": 38, "reg2": [38, 73], "m_regn": 38, "newregat": 38, "regn": 38, "m_regn1": 38, "regn1": 38, "header": [38, 42], "json": 38, "fd0": 38, "field": 38, "reserv": 38, "fd1": 38, "fd2": 38, "fd3": 38, "fieldat": 38, "pos": 38, "r1fd0": 38, "r1fd2": 38, "caus": 38, "except": [38, 89], "rs": 38, "wrc": 38, "wrs": 38, "wc": 38, "ws": 38, "wsrc": 38, "wcrc": 38, "w1s": 38, "w1t": 38, "w0c": 38, "w0s": 38, "w0t": 38, "w1src": 38, "w1crs": 38, "w0src": 38, "w0crs": 38, "woc": 38, "wos": 38, "w1": 38, "wo1": 38, "na": 38, "w1p": 38, "puls": 38, "w0p": 38, "titl": 38, "cheader": 38, "ralf": 38, "ralfgener": 38, "pdf": [38, 51, 52, 102], "docx": 38, "regbank": 38, "stat": 38, "iq": 38, "setnam": [38, 74, 76, 81], "real": 38, "accesstyp": 38, "complex": 38, "imag": 38, "acceler": 38, "cpinterruptexampl": 38, "tx_done": 38, "rx_done": 38, "frame_end": 38, "m_cp_int_raw": 38, "tx_int_raw": 38, "rx_int_raw": 38, "frame_int_raw": 38, "m_cp_int_forc": 38, "tx_int_forc": 38, "rx_int_forc": 38, "frame_int_forc": 38, "m_cp_int_mask": 38, "tx_int_mask": 38, "rx_int_mask": 38, "frame_int_mask": 38, "m_cp_int_status": 38, "tx_int_status": 38, "rx_int_status": 38, "frame_int_status": 38, "easyinterrupt": 38, "ahblite3config": 39, "haddr": 39, "hwdata": 39, "hrdata": 39, "ahblite3": 39, "hsel": 39, "hreadi": 39, "hwrite": 39, "hsize": 39, "hburst": 39, "hprot": 39, "htran": 39, "hmastlock": 39, "hreadyout": 39, "hresp": 39, "ahbconfig": 39, "ahbx": 39, "ahbi": 39, "variat": 39, "ahblite3mast": 39, "amba3": 39, "apbx": 39, "apbi": 39, "axi4config": 39, "usexxx": 39, "userwidth": 39, "useld": 39, "useregion": 39, "useburst": 39, "uselock": 39, "usecach": 39, "uses": 39, "useqo": 39, "uselen": 39, "uselast": 39, "useresp": 39, "useprot": 39, "usestrb": 39, "useus": 39, "aw": 39, "axi4aw": 39, "axi4w": 39, "axi4b": 39, "ar": 39, "axi4ar": 39, "axi4r": 39, "axiconfig": 39, "axix": 39, "axiy": 39, "axi4readon": 39, "axi4writeon": 39, "axi4shar": 39, "awr": 39, "towriteon": 39, "toreadon": 39, "avalonmmconfig": 39, "burstcountwidth": 39, "usebyteen": 39, "usedebugaccess": 39, "useread": 39, "usewrit": 39, "userespons": 39, "usewaitrequestn": 39, "usereaddatavalid": 39, "useburstcount": 39, "useendofpacket": 39, "addressunit": 39, "symbol": 39, "burstcountunit": 39, "word": [39, 54, 56], "burstonburstboundarieson": 39, "constantburstbehavior": 39, "holdtim": 39, "linewrapburst": 39, "maximumpendingreadtransact": 39, "maximumpendingwritetransact": 39, "unlimit": 39, "readlat": 39, "readwaittim": 39, "setuptim": 39, "writewaittim": 39, "getreadonlyconfig": 39, "getwriteonlyconfig": 39, "pipelin": 39, "burst": [39, 41], "myavalonconfig": 39, "memdatawidth": [39, 49], "burstsiz": 39, "copi": 39, "don": [40, 41], "care": [40, 41], "dont": [40, 41], "m2spipe": [40, 41, 76], "throwwhen": [40, 41], "setidl": 40, "newpayload": 40, "answer": 40, "storag": 40, "entrypoint": [40, 43], "sendecho": 40, "streamarbit": 41, "portcount": [41, 49], "consum": 41, "fire": [41, 42], "isstal": 41, "cost": 41, "flop": 41, "s2mpipe": 41, "halfpip": 41, "flip": 41, "bandwidth": 41, "red": 41, "green": 41, "blue": [41, 47], "isblack": 41, "sink": [41, 49, 76], "rgbstream": 41, "source_valid": [41, 76], "source_readi": [41, 76], "source_payload_r": 41, "source_payload_green": 41, "source_payload_blu": 41, "sink_valid": [41, 76], "sink_readi": [41, 76], "sink_payload_r": 41, "sink_payload_green": 41, "sink_payload_blu": 41, "when_stream_l408": 41, "source_thrown_valid": 41, "source_thrown_readi": 41, "source_thrown_payload_r": 41, "source_thrown_payload_green": 41, "source_thrown_payload_blu": 41, "source_thrown_m2spipe_valid": 41, "source_thrown_m2spipe_readi": 41, "source_thrown_m2spipe_payload_r": 41, "source_thrown_m2spipe_payload_green": 41, "source_thrown_m2spipe_payload_blu": 41, "source_thrown_rvalid": 41, "source_thrown_rdata_r": 41, "source_thrown_rdata_green": 41, "source_thrown_rdata_blu": 41, "when_stream_l342": 41, "streama": 41, "streamb": 41, "myfifo": 41, "128": [41, 49, 66, 68, 98], "io_push_valid": [41, 76, 77], "io_push_readi": [41, 76, 77], "io_push_payload": [41, 76, 77], "io_pop_valid": [41, 76, 77], "io_pop_readi": [41, 76, 77], "io_pop_payload": [41, 76, 77], "io_flush": [41, 76], "io_occup": [41, 76], "io_avail": [41, 76], "_zz_logic_ram_port0": 41, "_zz_logic_pushptr_valuenext": 41, "_zz_logic_pushptr_valuenext_1": 41, "_zz_logic_popptr_valuenext": 41, "_zz_logic_popptr_valuenext_1": 41, "_zz_logic_ram_port": 41, "_zz_io_pop_payload": 41, "_zz_io_avail": 41, "logic_pushptr_willincr": 41, "logic_pushptr_willclear": 41, "logic_pushptr_valuenext": 41, "logic_pushptr_valu": 41, "logic_pushptr_willoverflowifinc": 41, "logic_pushptr_willoverflow": 41, "logic_popptr_willincr": 41, "logic_popptr_willclear": 41, "logic_popptr_valuenext": 41, "logic_popptr_valu": 41, "logic_popptr_willoverflowifinc": 41, "logic_popptr_willoverflow": 41, "logic_ptrmatch": 41, "logic_risingoccup": 41, "logic_push": 41, "logic_pop": 41, "logic_empti": 41, "logic_ful": 41, "_zz_io_pop_valid": 41, "when_stream_l1078": 41, "logic_ptrdif": 41, "logic_ram": 41, "127": [41, 61, 66], "h7f": [41, 66], "flush": 41, "occup": 41, "fifocc": 41, "clocka": 41, "clockb": 41, "pushoccup": 41, "popoccup": 41, "streamccbytoggl": [41, 80], "inputclock": 41, "outputclock": 41, "streamwidthadapt": 41, "outstream": 41, "instream": 41, "adapt": 41, "io_cond0": [41, 43, 62], "io_cond1": [41, 43, 80], "io_flag": [41, 43], "io_stat": [41, 43], "_zz_outstream_payload_1": 41, "instream_valid": 41, "instream_readi": 41, "instream_payload": 41, "outstream_valid": 41, "outstream_readi": 41, "outstream_payload": 41, "instream_fir": 41, "_zz_instream_readi": 41, "_zz_instream_ready_1": 41, "_zz_instream_ready_2": 41, "_zz_instream_ready_3": 41, "_zz_outstream_payload": 41, "instream_fire_1": 41, "order": 41, "slicesord": 41, "higher_first": 41, "lower_first": 41, "pad": 41, "streamarbiterfactori": 41, "streamc": 41, "arbitredabc": 41, "onarg": 41, "streamd": 41, "streamf": 41, "arbitreddef": 41, "lowerfirst": 41, "nolock": 41, "sequentialord": 41, "transactionlock": 41, "fragmentlock": 41, "streamjoin": 41, "cmdjoin": 41, "arbitrationfrom": 41, "cmdabuff": 41, "cmdbbuffer": 41, "streamfork": 41, "inputstream": 41, "outputstream1": 41, "outputstream2": 41, "streamfork2": 41, "outputstream": 41, "streamdispatchersequenci": 41, "rout": 41, "outputcount": 41, "dispatchedstream": 41, "height": [42, 47], "axireadrespons": 42, "regnextwhen": [42, 73], "tail": 42, "isfirst": 42, "istail": 42, "swith": [43, 76], "localparam": [43, 67], "fsm_enumdef_boot": 43, "fsm_enumdef_statea": 43, "d1": [43, 67], "fsm_enumdef_stateb": 43, "d2": [43, 67], "fsm_enumdef_statec": 43, "d3": [43, 67], "fsm_wantexit": 43, "fsm_wantstart": 43, "fsm_wantkil": 43, "fsm_counter": 43, "fsm_statereg": 43, "fsm_statenext": 43, "_zz_when_statemachine_l233": 43, "_zz_when_statemachine_l233_1": 43, "when_mytoplevel_l54": 43, "when_statemachine_l233": 43, "when_statemachine_l249": 43, "ifndef": [43, 67], "synthesi": [43, 67], "fsm_statereg_str": 43, "fsm_statenext_str": 43, "endif": [43, 67], "endcas": [43, 49, 61, 66, 67], "h04": 43, "myfsm": 43, "accessor": 43, "isact": 43, "isent": 43, "transit": 43, "nextstat": 43, "exit": 43, "statefsm": 43, "statedelay": 43, "stateparallelfsm": 43, "yourstat": 43, "whenisnext": 43, "whencomplet": 43, "stateg": 43, "stateh": 43, "internalfsm": 43, "internalfsma": 43, "internalfsmb": 43, "about": [43, 102], "makeinstantentri": 43, "state_a": 43, "state_b": 43, "state_c": 43, "amba": 44, "qsys": [44, 46], "makefil": 45, "futur": 45, "lazi": 45, "soon": 45, "abov": 45, "printer": [45, 47], "xplus2": 45, "produc": 45, "xplus3": 45, "deriv": 45, "lambda": [45, 68], "starvat": 45, "deadlock": 45, "tcl": 46, "avalonmmuartctrl": 46, "getavalonmmconfig": 46, "uartctrlmemorymappedconfig": 46, "addtag": [46, 74, 80, 96], "clockdomaintag": 46, "qsysip": 46, "tag": [46, 96, 102], "busclockdomain": 46, "interruptreceivertag": 46, "relatedmemoryinterfacei": 46, "interruptclockdomain": 46, "resetoutput": 46, "resetemittertag": 46, "resetoutputclockdomain": 46, "adding": 46, "emitt": 46, "qsysifyinterfaceemit": 46, "quartus": 46, "gui": [46, 50], "quartuspath": 46, "intelfpga_lit": 46, "spinalvm": 46, "toplevelpath": 46, "famili": 46, "cyclon": 46, "devic": 46, "5csema5f31c6": 46, "frequencytarget": 46, "topllevel": 46, "devbic": 46, "cli": 46, "virtual_pin": 46, "666": 46, "altera_attribut": 46, "quartusproject": 46, "qpf": 46, "cdf": 46, "prj": 46, "bin64": 46, "32bit": 47, "integ": [47, 49, 71], "14f": 47, "doublt": 47, "world": 47, "utf": 47, "va": 47, "number": [47, 65], "three": 47, "six": 47, "sumbiggerthanzero": 47, "infer": 47, "cueli": 47, "brace": 47, "void": 47, "1234": 47, "5678": 47, "argument": 47, "0f": 47, "index": [47, 98, 102], "static": 47, "pow2": 47, "mathutil": 47, "mytoplevelmain": 47, "getgraylevel": 47, "graylevelofblu": 47, "redlevelofblu": 47, "inherit": 47, "rectangl": 47, "squar": 47, "shape": 47, "getarea": 47, "sidelength": 47, "wxtend": 47, "templat": 47, "parameter": [47, 49], "dosometh": 47, "someth": [47, 61, 66, 73, 92, 95, 100], "style": [47, 68], "lang": [47, 89], "vs": [47, 49], "companion": 47, "log2": 47, "instanc": 47, "behind": 47, "everyth": 47, "refer": 47, "8bit": [47, 49, 61, 68], "myrgbsign": 47, "myrgbclon": 47, "myrgbsignal_r": 47, "myrgbsignal_g": 47, "myrgbsignal_b": 47, "myrgbcloned_r": 47, "myrgbcloned_g": 47, "myrgbcloned_b": 47, "myrgbtypedef": 47, "myrgbfromtypedef": 47, "myfunct": 47, "000001": 47, "myfunctioncal": 47, "myfunctioncall_temp": 47, "h2a": [47, 49], "subcompon": 47, "activehigh": 47, "capabl": 47, "generateaclearwhenhit42": 47, "when_main_l17": [47, 49], "valuesare42": 47, "valuesareall42": 47, "reduc": [47, 76], "valuesareequaltotheirindex": 47, "zipwithindex": 47, "values_0": 47, "values_1": 47, "values_2": 47, "values_3": 47, "valuesare42_0": 47, "valuesare42_1": 47, "valuesare42_2": 47, "valuesare42_3": 47, "valuesareequaltotheirindex_0": 47, "valuesareequaltotheirindex_1": 47, "valuesareequaltotheirindex_2": 47, "valuesareequaltotheirindex_3": 47, "h02": [47, 49, 66, 68], "h03": [47, 49, 68], "requir": [48, 53, 60, 81, 102], "thing": [48, 54], "download": 48, "veri": 48, "what": [48, 76], "present": [48, 51, 102], "motiv": [48, 102], "basic": 48, "convent": 48, "help": [48, 102], "peopl": [48, 102], "comparison": [48, 61, 62, 63, 64, 66, 67, 68], "io_reg2out": 49, "explicit": 49, "natur": 49, "async": [49, 80], "clockedg": [49, 80], "rise": [49, 62, 80], "resetkind": [49, 80], "corearea": [49, 80], "mycoreclockedregist": 49, "io_coreclk": 49, "io_corereset": 49, "corearea_mycoreclockedregist": 49, "io_grey": 49, "io_overflow": 49, "when_main_l11": 49, "timeout_count": 49, "h64": [49, 78], "io_counter_num": 49, "safeti": 49, "latch": [49, 54, 84, 93, 101, 102], "lint": 49, "simplealupipelin": 49, "op": [49, 50, 68], "resiz": [49, 61, 66, 85, 101], "_zz_result": [49, 76], "_zz_result_1": [49, 76], "io_c": [49, 50, 80], "io_op": 49, "b0010": [49, 80], "datacarri": 49, "when_main_l15": 49, "io_cnt": 49, "p_m": 49, "apb_m": 49, "p_s": 49, "apb_": 49, "coreconfig": 49, "pcwidth": 49, "addrwidth": 49, "startaddress": 49, "0x00000000": 49, "regfilereadkind": 49, "branchpredict": 49, "dynam": 49, "bypassexecute0": 49, "bypassexecute1": 49, "bypasswriteback": 49, "bypasswritebackbuff": 49, "collapsebuddl": 49, "fastfetchcmdpccalcul": 49, "dynamicbranchpredictorcachesizelog2": 49, "mulextens": 49, "divextens": 49, "barrelshifterfullextens": 49, "icacheconfig": 49, "instructioncacheconfig": [49, 81], "caches": 49, "4096": [49, 60], "byteperlin": 49, "waycount": 49, "wrappedmemaccess": 49, "cpudatawidth": 49, "riscvcoreaxi4": 49, "dcacheconfig": 49, "interruptcount": 49, "declar": [49, 69, 83, 86, 96, 99], "divider_cmd_valid": 49, "divider_cmd_readi": 49, "divider_cmd_numer": 49, "divider_cmd_denomin": 49, "divider_rsp_valid": 49, "divider_rsp_readi": 49, "divider_rsp_quoti": 49, "divider_rsp_remaind": 49, "unsigneddivid": 49, "cmd_valid": 49, "cmd_readi": 49, "cmd_numer": 49, "cmd_denomin": 49, "rsp_valid": 49, "rsp_readi": 49, "rsp_quotient": 49, "rsp_remaind": 49, "numer": [49, 75], "std": 49, "myvalu": 49, "valuebiggerthantwo": 49, "io_valbiggerthantwo": 49, "arraysel": 49, "_zz_arraysel": 49, "array_0": 49, "array_1": 49, "array_2": 49, "array_3": 49, "array_4": 49, "array_5": 49, "array_6": 49, "array_7": 49, "b000": [49, 68, 78], "b001": [49, 78], "b010": 49, "b011": 49, "b100": 49, "b101": [49, 61], "b110": 49, "my8bitssign": 49, "my4bitssign": 49, "generic": [49, 71, 75], "colorstream": 49, "colorfifo": 49, "arbit": 49, "payloadtyp": [49, 76], "cal": 49, "meta": [49, 82], "mycompon": [49, 76, 79], "mysubcompo": 49, "mysubcompon": 49, "mysubcomponent_io_result": 49, "_zz_io_grey": 49, "_zz_io_result": 49, "_zz_io_result_1": 49, "h05": [49, 64, 66], "vector": [49, 72], "mycolor": 49, "ab": 49, "abc": 49, "myuint": [49, 66], "76": 49, "79": 49, "65": [49, 60], "when_main_l21": 49, "when_main_l23": 49, "h4f": 49, "h41": 49, "mybool": [49, 61, 62, 63, 66, 68], "0001_1100": 49, "xee": 49, "54": 49, "h1c": 49, "hee": 49, "h36": 49, "hff": [49, 61, 66], "_zz_when_main_l17": 49, "io_output": 49, "h00": 49, "mycombinatori": 49, "io_input": [49, 80], "11": [50, 60, 64, 66], "intellij": 50, "idea": 50, "ide": [50, 102], "way": [50, 83], "mycod": 50, "ava": 50, "deb": 50, "repo": [50, 102], "scalasbt": 50, "tee": 50, "etc": 50, "sbt_old": 50, "curl": 50, "sl": 50, "keyserv": 50, "ubuntu": 50, "pks": 50, "lookup": 50, "search": 50, "0x2ee0ea64e40a89b84b2df73499e82a75642ac823": 50, "updat": 50, "spinaltemplatesbt": [50, 102], "mylib": 50, "mytoplevelvhdl": 50, "menu": 50, "ls": 50, "ivy2": 50, "its": [50, 86], "plugin": 50, "and_gat": 50, "correspond": 50, "here": [50, 54], "let": 50, "go": 50, "pkg_enum": 50, "pkg_scala2hdl": 50, "ieee": [50, 65], "std_logic_1164": 50, "numeric_std": 50, "ppt": [51, 52], "en": [51, 52, 55, 65, 66, 71, 74], "workshop": [51, 102], "tast": 51, "general": [53, 102], "more": 53, "past": [53, 56], "assum": [53, 56], "content": 53, "primit": [53, 102], "specifi": 53, "assumpt": 53, "our": 54, "limitedcount": 54, "between": 54, "limitedcounterform": 54, "formal": [54, 102], "verif": [54, 102], "but": [54, 87, 88], "also": 54, "describ": 54, "stuff": 54, "explor": 54, "space": 54, "find": 54, "formalconfig": [54, 57], "withbmc": [54, 57], "doverifi": [54, 57], "formaldut": 54, "ensur": 54, "are": 54, "indirect": 54, "driven": [54, 76, 88], "no": [54, 56, 75, 84, 102], "allow": [54, 87], "everi": 54, "across": 54, "proper": 54, "assumeiniti": [54, 56], "isresetact": [54, 56, 80], "few": 54, "want": 54, "emb": 54, "statement": [54, 76, 84, 102], "limitedcounterembed": 54, "netlist": 54, "would": 54, "includeform": 54, "generationflag": 54, "limitedcounterembeddedform": 54, "anyseq": 54, "qnyconst": 54, "allseq": 54, "allconst": 54, "limitedcounterinc": 54, "limitedcounterincform": 54, "haspast": 54, "had": 54, "at": [54, 85, 86, 90, 91, 92, 94, 96, 97], "least": 54, "pastvalid": 54, "dutwithram": 54, "writeport": 54, "readasyncport": 54, "formalram": 54, "has": 54, "wordcount": [54, 56, 71, 74], "anyth": 54, "withoutreset": [54, 56], "occur": [54, 56], "dure": [54, 71], "there": 54, "symbi": [55, 58], "yosi": [55, 58], "yosyshq": 55, "oss": 55, "cad": 55, "suit": 55, "releas": 55, "symbiyosi": 55, "readthedoc": 55, "latest": 55, "wuff": [56, 76], "readresetwir": [56, 80], "formalcontain": 56, "formalcount": 56, "duringreset": 56, "rawrrr": 56, "cover": 56, "rose": 56, "chang": 56, "stabl": 56, "initst": 56, "verifi": 57, "withprov": 57, "withcov": 57, "sva": 58, "u12": 60, "uq": 60, "u8": 60, "s11": 60, "sq": 60, "s8": 60, "4095": 60, "9375": 60, "maxvalu": [60, 64, 66], "minvalu": [60, 64, 66], "expnumb": [60, 64], "75": 60, "36": 60, "52": 60, "56": 60, "77": 60, "00": [60, 64, 70], "308": 60, "3125": 60, "616": 60, "38": 60, "aa": [60, 61], "bb": 60, "63": [60, 61, 66], "sat": [60, 66], "follow": 60, "floor": [60, 66], "ceil": [60, 66], "floortozero": [60, 66], "ceiltoinf": [60, 66], "roundhalfup": [60, 66], "roundhalfdown": [60, 66], "roundhalftozero": [60, 66], "roundhalftoinf": [60, 66], "roundhalftoeven": [60, 66], "roundhalftoodd": [60, 66], "roundtyp": [60, 66], "rounddown": [60, 66], "roundtozero": [60, 66], "roundtoinf": [60, 66], "roundtoeven": [60, 66], "roundtoodd": [60, 66], "mybit": [61, 62, 63, 66, 67, 70], "mybits1": 61, "mybits2": 61, "mybits3": 61, "xff": [61, 66], "mybits4": 61, "1001_0011": 61, "mybits5": 61, "11111111": [61, 66], "mybits6": 61, "101": 61, "10111000": 61, "mybits7": 61, "10000000": [61, 66], "h19": 61, "h93": 61, "zz_mybits6": 61, "endfunct": [61, 66], "zz_mybits7": 61, "_zz_2": 61, "124": [61, 62, 64, 66, 98], "xorr": [61, 66], "andr": [61, 66], "rotateleft": [61, 66], "rotateright": [61, 66], "clearal": [61, 66], "setal": [61, 66], "setallto": [61, 66], "all_1": 61, "bits_10bit": 61, "bits_8bit": 61, "10bit": 61, "shift_8bit": 61, "x42": [61, 86, 88], "h0a": [61, 66], "h42": 61, "mybits_32": 61, "x44332211": 61, "asuint": [61, 62, 64, 66, 67], "assint": [61, 62, 64, 66, 67], "asbool": [61, 64, 65, 66], "mysint": [61, 62, 66], "myvec": [61, 66], "myvec_0": [61, 66], "myvec_1": [61, 66], "myvec_2": [61, 66], "myvec_3": [61, 66], "myvec_4": [61, 66], "myvec_5": [61, 66], "myvec_6": [61, 66], "myvec_7": [61, 66], "extract": [61, 66, 75], "down": 61, "010": [61, 66], "4bit": [61, 66, 73], "mybits_8bit": 61, "mybits_16bit": [61, 68], "mybits_7bit": 61, "mybits_6bit": 61, "mybits_4bit": 61, "subdividein": [61, 66, 98], "slice": [61, 66], "resizeleft": 61, "mybits_32bit": 61, "mybits_24bit": 61, "bits_8bits_1": 61, "bits_8bits_2": 61, "bits_8bits_3": 61, "mybitsword": 61, "mybits_128bit": 61, "95": [61, 66], "myvector": [61, 66], "x11223344": [61, 66], "0x44": [61, 66], "0x11": 61, "_zz_mybitsword": 61, "23": 61, "b01": [61, 66], "b10": [61, 66], "h11223344": [61, 66], "24": 61, "maskedliter": 61, "1101": 61, "test1": 61, "01": [61, 64, 66], "test2": 61, "test3": 61, "b1101": 61, "b1011": 61, "b1001": 61, "b1000": 61, "mybool_1": 62, "mybool_2": 62, "mybool_3": 62, "yx": 62, "risewhen": 62, "fallwhen": 62, "res": 62, "req": 62, "when_mytoplevel_l47": 62, "when_mytoplevel_l49": 62, "detect": [62, 81, 84, 102], "initat": 62, "reg_next": 62, "booledg": 62, "edgebundl": 62, "_zz_res_1": 62, "_zz_res": 62, "mybundl": [63, 73], "bundleitem0": 63, "anytyp": 63, "bundleitem1": 63, "bundleitemn": 63, "color1": 63, "color2": 63, "color1_data": 63, "back": 63, "hi": 63, "lo": 63, "commondatabus": 63, "3rd": 63, "parti": 63, "testbundl": 63, "addrwr": 63, "datain": [63, 80], "addrrd": 63, "dataout": [63, 80], "mm": 63, "ram3rdparty_1w_1r": 63, "g_data_width": 63, "g_addr_width": 63, "g_vendor": 63, "intel_arria10_m20k": 63, "clk_in": 63, "readclockwir": [63, 80], "clk_out": 63, "addr_wr": 63, "addr_rd": 63, "toxxx": 63, "fromxxx": 63, "payloadwidth": [63, 77], "io_input_valid": 63, "io_input_readi": 63, "io_input_payload": 63, "io_output_valid": 63, "io_output_readi": 63, "io_output_payload": 63, "when_mytoplevel_l56": 63, "h23": 63, "issu": [64, 65, 71, 89], "min": 64, "format": [64, 65], "notat": 64, "wikipedia": [64, 65, 66], "q8": 64, "uq_8_2": 64, "q_8_2": 64, "2exp": 64, "i16_m2": 64, "i16_0": 64, "i8_m2": 64, "o16_m2": 64, "o16_m0": 64, "o14_m2": 64, "ok": 64, "constant": 64, "i4_m2": 64, "h10": [64, 66], "00000001": 64, "00000100": 64, "h004": 64, "h011": 64, "arithmet": [64, 66], "amplitud": 64, "touint": [64, 65], "tosint": [64, 65], "toufix": 64, "tosfix": 64, "754": 65, "recfloat": 65, "facto": 65, "experiment": 65, "recod": 65, "denorm": 65, "berkeley": 65, "normal": 65, "ucb": 65, "bar": 65, "hardfloat": 65, "readm": 65, "md": 65, "107": 65, "130": 65, "infin": [65, 66], "nan": 65, "exponents": 65, "mantissas": 65, "floating16": 65, "floating32": 65, "floating64": 65, "floating128": 65, "recfloating16": 65, "recfloating32": 65, "recfloating64": 65, "recfloating128": 65, "fromuint": 65, "ufix": [65, 69, 102], "uintsint": 66, "xbit": 66, "0000_0101": 66, "h1a": 66, "00011110": 66, "_zz_mybool": 66, "zz__zz_mybool": 66, "h80": [66, 68], "h1e": 66, "arithshift": 66, "logicshift": 66, "rotat": 66, "_zz_c": 66, "_zz_arithshift": 66, "_zz_logicshift": 66, "_zz_rotat": 66, "when_mytoplevel_l51": 66, "h00000005": 66, "h0000000a": 66, "hffffffff": 66, "xf0": 66, "x0f": 66, "x0ff": 66, "x20": 66, "_zz_e": 66, "when_uint_l119": 66, "hf0": 66, "h0f": 66, "h20": [66, 76], "when_mytoplevel_l39": 66, "when_mytoplevel_l41": 66, "when_mytoplevel_l43": 66, "b11": 66, "ssign": 66, "intosint": 66, "myuint_8bit": 66, "myuint_16bit": 66, "myuint_7bit": 66, "myuint_6bit": 66, "mysint_8bit": 66, "mysint_4bit": 66, "subdivideln": 66, "twocompl": 66, "abs": 66, "expand": 66, "abswithsym": 66, "mysint_1": 66, "mysintword": 66, "mysint_128bit": 66, "myuint_32bit": 66, "mysint_ab": 66, "_zz_mysint": 66, "_zz_mysintword": 66, "_zz_mysintword_1": 66, "_zz_mysintword_2": 66, "_zz_mysintword_3": 66, "_zz_mysintword_4": 66, "h28": 66, "_zz_mysint_1": 66, "_zz_mysint_2": 66, "_zz_mysint_ab": 66, "_zz_mysint_abs_1": 66, "_zz_mysint_abs_3": 66, "_zz_mysint_abs_2": 66, "lower": 66, "align": [66, 68], "yes": 66, "matlab": 66, "round": [66, 69], "python2": 66, "python3": 66, "roundtoup": 66, "equal": 66, "_zz__zz_when_sint_l337_2": 66, "_zz__zz_when_sint_l337_2_1": 66, "_zz_when_sint_l191": 66, "_zz__zz_b_3": 66, "_zz__zz_b_3_1": 66, "_zz__zz_b": 66, "_zz__zz_b_1": 66, "_zz__zz_b_2": 66, "_zz_when_sint_l131": 66, "_zz_when_sint_l137": 66, "_zz_b": 66, "_zz_b_1": 66, "_zz_when_sint_l337": 66, "_zz_when_sint_l337_1": 66, "_zz_when_sint_l337_2": 66, "_zz_b_2": 66, "when_sint_l337": 66, "_zz_b_3": 66, "when_sint_l191": 66, "when_sint_l130": 66, "when_sint_l131": 66, "when_sint_l137": 66, "6bit": 66, "h001": 66, "b0000_0000_0010_0000": 66, "h7ff": 66, "5bit": 66, "h200": 66, "h1ff": 66, "both": 66, "hw": 66, "top": [66, 80], "trim": 66, "symmetri": 66, "h81": 66, "fixto": 66, "way1": 66, "section": 66, "symmetr": 66, "fixfunct": 66, "sym": 66, "highest": 66, "fixto_dout": 66, "sint16fixto10_3_roundtoinf": 66, "din": [66, 74], "dout": [66, 74], "_zz__zz_dout_4": 66, "_zz__zz_dout_4_1": 66, "_zz__zz_dout_6": 66, "_zz__zz_dout_6_1": 66, "_zz__zz_dout": 66, "_zz__zz_dout_1": 66, "_zz__zz_dout_2": 66, "_zz_dout": 66, "_zz_dout_1": 66, "_zz_dout_2": 66, "_zz_dout_3": 66, "_zz_dout_4": 66, "_zz_dout_5": 66, "_zz_dout_6": 66, "_zz_dout_7": 66, "h0001": 66, "h3fff": 66, "element0": 67, "element1": 67, "elementn": 67, "defaultencod": 67, "encodingofyourchoic": 67, "myenum": 67, "nativ": 67, "binarysequenti": 67, "binaryonehot": 67, "myenumstat": 67, "e0": 67, "e1": 67, "e2": 67, "e3": 67, "spinalenumencod": 67, "staticencod": 67, "dynamicencod": 67, "myenumdynam": 67, "sidl": 67, "sstart": 67, "sdata": 67, "spariti": 67, "sstop": 67, "uartctrltxstate_sidl": 67, "uartctrltxstate_sstart": 67, "uartctrltxstate_sdata": 67, "uartctrltxstate_spar": 67, "uartctrltxstate_sstop": 67, "d4": 67, "55": 67, "statenext_str": 67, "_zz_statenext": 67, "_zz_statenext_str": 67, "myvecofsint": 68, "myvecofmixedint": 68, "myvecof_xyz_ref": 68, "_zz_myvecofsint_1": 68, "myvecofsint_0": 68, "myvecofsint_1": 68, "myvecofmixedint_0": 68, "myvecofmixedint_1": 68, "myvecofmixedint_2": 68, "vec2": 68, "vec1": 68, "vec2_0": 68, "vec2_1": 68, "vec1_0": 68, "vec1_1": 68, "helper": 68, "tabl": 68, "border": 68, "docutil": 68, "thead": 68, "tr": 68, "th": 68, "text": 68, "center": 68, "tbodi": 68, "td": 68, "scount": 68, "sexist": 68, "scontain": 68, "sfindfirst": 68, "reducebalancedtre": 68, "shuffl": 68, "indexmap": 68, "c1": 68, "c2": 68, "250": 68, "b2": 68, "u1": 68, "u2": 68, "_zz_c1": 68, "_zz_c1_1": 68, "_zz_c1_2": 68, "_zz_c1_3": 68, "_zz_c1_4": 68, "_zz_c1_5": 68, "_zz_c1_6": 68, "_zz_c2": 68, "_zz_c2_1": 68, "_zz_c2_2": 68, "_zz_c2_3": 68, "_zz_c2_4": 68, "_zz_c2_5": 68, "_zz_c2_6": 68, "_zz_u2": 68, "_zz_u2_1": 68, "vec1_2": 68, "vec1_3": 68, "hfa": 68, "sxxx": 68, "fixpoint": 69, "afix": [69, 102], "mathemat": 69, "inequ": 69, "bitshift": 69, "satur": 69, "itmatch": 70, "hcc": 70, "h08": 70, "addressdata": 71, "readasync": 71, "readunderwrit": 71, "clockcross": 71, "readwritesync": 71, "addressdataenablewrit": 71, "writevalid": 71, "writeaddress": 71, "writedata": 71, "readdata": 71, "readvalid": 71, "readaddress": 71, "io_writevalid": 71, "io_writeaddress": 71, "io_writedata": 71, "io_readvalid": 71, "io_readaddress": 71, "io_readdata": 71, "rdata": [71, 76], "rdena": 71, "dontcar": 71, "readfirst": 71, "writefirst": 71, "writemixedwidth": 71, "readasyncmixedwidth": 71, "readsyncmixedwidth": 71, "readwritesyncmixedwidth": 71, "addstandardmemblackbox": 71, "blackboxal": 71, "generatevhdl": [71, 80], "blackboxallwhatsyoucan": 71, "blackboxrequestedanduninfer": 71, "blackboxonlyifrequest": 71, "generateasblackbox": 71, "memblackboxingpolici": 71, "standard": 71, "ram_1w_1ra": 71, "wordwidth": [71, 74], "technolog": 71, "wraddresswidth": 71, "wrdatawidth": 71, "wrmaskwidth": 71, "wrmasken": 71, "rdaddresswidth": 71, "rddatawidth": 71, "wr_en": 71, "wr_mask": 71, "wr_addr": 71, "wr_data": 71, "rd_addr": 71, "rd_data": 71, "ram_1w_1r": [71, 74], "rdenen": 71, "wr_clk": 71, "rd_clk": 71, "rd_en": 71, "readwrit": 71, "ram_1wr": 71, "wrdata": [71, 74], "rddata": 71, "ram_2wr": 71, "porta_readunderwrit": 71, "porta_addresswidth": 71, "porta_datawidth": 71, "porta_maskwidth": 71, "porta_masken": 71, "portb_readunderwrit": 71, "portb_addresswidth": 71, "portb_datawidth": 71, "portb_maskwidth": 71, "portb_masken": 71, "porta_clk": 71, "porta_en": 71, "porta_wr": 71, "porta_mask": 71, "porta_addr": 71, "porta_wrdata": 71, "porta_rddata": 71, "portb_clk": 71, "portb_en": 71, "portb_wr": 71, "portb_mask": 71, "portb_addr": 71, "portb_wrdata": 71, "portb_rddata": 71, "settechnolog": 71, "ramblock": 71, "distributedlut": 71, "registerfil": 71, "transform": 72, "syntax": 72, "quirk": 72, "under": 72, "polici": 72, "mix": 72, "resetvalu": 73, "nextvalu": 73, "reg3": 73, "reg4": 73, "validrgb": 73, "vecreg1": 73, "vecreg2": 73, "foreach": [73, 74], "initfunc": 73, "ouutput": 73, "srconsum": 73, "initidleflow": 73, "sr": 73, "newvalu": 73, "setasreg": 73, "somecondit": 73, "addgener": 74, "rd": 74, "mapclockdomain": 74, "io_clk": [74, 80], "io_wr_en": 74, "wren": 74, "io_wr_addr": 74, "wraddr": 74, "io_wr_data": 74, "io_rd_en": 74, "rden": 74, "io_rd_addr": 74, "rdaddr": 74, "io_rd_data": 74, "test_io_rd_data": 74, "std_ulog": 74, "blackboxulog": 74, "wirdwidth": 74, "ram_io_rd_data": 74, "mapcurrentclockdomain": 74, "myram": 74, "clkdomain": 74, "_wordcount": 74, "_wordwidth": 74, "ios": 74, "porta": 74, "cs": 74, "rwn": 74, "portb": 74, "io_": 74, "privat": 74, "renameio": 74, "flatten": 74, "bt": 74, "getnam": [74, 76, 81], "contain": 74, "replac": [74, 81], "porta_": 74, "_a": 74, "portb_": 74, "_b": 74, "cs_a": 74, "rwn_a": 74, "din_a": 74, "dout_a": 74, "cs_b": 74, "rwn_b": 74, "din_b": 74, "dout_b": 74, "myblackbox": 74, "registerbank": 74, "env": 74, "my_project": 74, "getenv": 74, "mergertl": 74, "nonumerictyp": 74, "initvalu": 74, "currentclockdomain": 74, "prune": 75, "synthes": 75, "rga": 75, "grey": 75, "cross": [75, 84, 102], "renam": 75, "preserv": [75, 102], "nameabl": 75, "composit": 75, "chain": [75, 94], "unam": 75, "weak": 76, "setcompositenam": 76, "postfix": 76, "_wuff": 76, "rawrr_wuff": 76, "idslplugin": 76, "valcallback": 76, "ref": 76, "got": 76, "demo": 76, "toto": 76, "debug3": 76, "sandbox": 76, "691a7f8f": 76, "161b062a": 76, "dostuff": 76, "0x20": 76, "namespac": 76, "logica": 76, "logica_toggl": 76, "iszero": 76, "compar": 76, "somelog": 76, "somelogic_compar": 76, "value_compar": 76, "invert": 76, "value_comparator_invert": 76, "self": [76, 83], "rvalid": 76, "source_payload": 76, "sink_payload": 76, "source_fifo_io_pop_readi": 76, "source_fifo_io_push_readi": 76, "source_fifo_io_pop_valid": 76, "source_fifo_io_pop_payload": 76, "source_fifo_io_occup": 76, "source_fifo_io_avail": 76, "source_fifo_io_pop_m2spipe_valid": 76, "source_fifo_io_pop_m2spipe_readi": 76, "source_fifo_io_pop_m2spipe_payload": 76, "source_fifo_io_pop_rvalid": 76, "source_fifo_io_pop_rdata": 76, "source_fifo": 76, "zz": 76, "drivensign": 76, "express": 76, "split": 76, "conditions_0": 76, "conditions_1": 76, "conditions_2": 76, "conditions_3": 76, "conditions_58": 76, "conditions_59": 76, "conditions_60": 76, "conditions_61": 76, "conditions_62": 76, "conditions_63": 76, "_zz_result_2": 76, "conditions_32": 76, "conditions_33": 76, "conditions_34": 76, "conditions_35": 76, "conditions_36": 76, "conditions_37": 76, "conditions_38": 76, "conditions_39": 76, "conditions_40": 76, "conditions_41": 76, "conditions_42": 76, "conditions_43": 76, "conditions_44": 76, "conditions_45": 76, "conditions_46": 76, "conditions_47": 76, "conditions_16": 76, "conditions_17": 76, "conditions_18": 76, "conditions_19": 76, "conditions_20": 76, "conditions_21": 76, "conditions_22": 76, "conditions_23": 76, "conditions_24": 76, "conditions_25": 76, "conditions_26": 76, "conditions_27": 76, "conditions_28": 76, "conditions_29": 76, "conditions_30": 76, "conditions_31": 76, "conditions_4": 76, "conditions_5": 76, "conditions_6": 76, "conditions_7": 76, "conditions_8": 76, "conditions_9": 76, "conditions_10": 76, "conditions_11": 76, "conditions_12": 76, "conditions_13": 76, "conditions_14": 76, "conditions_15": 76, "conditions_48": 76, "conditions_49": 76, "conditions_50": 76, "conditions_51": 76, "conditions_52": 76, "conditions_53": 76, "conditions_54": 76, "conditions_55": 76, "conditions_56": 76, "conditions_57": 76, "line": [76, 94], "when_test_l117": 76, "resort": 76, "ret": 76, "_zz_valu": 76, "look": 76, "mybus": [77, 79], "mybusfifo": 77, "test_io_push_valid": 77, "test_io_push_payload": 77, "test_io_pop_readi": 77, "test_io_push_readi": 77, "test_io_pop_valid": 77, "test_io_pop_payload": 77, "myuart": 78, "timer_count": 78, "timer_tick": 78, "tickcounter_valu": 78, "tickcounter_reset": 78, "myhardwar": 79, "amount": 79, "ebnf": 80, "coreclock": 80, "coreclockedregist": 80, "corearea_coreclockedregist": 80, "freecount": 80, "gatedcount": 80, "gatedclk": 80, "gate": 80, "io_en": 80, "io_freecount": 80, "io_gatedcount": 80, "_zz_freecounter_valuenext": 80, "_zz_freecounter_valuenext_1": 80, "_zz_gatedcounter_valuenext": 80, "_zz_gatedcounter_valuenext_1": 80, "freecounter_willincr": 80, "freecounter_willclear": 80, "freecounter_valuenext": 80, "freecounter_valu": 80, "freecounter_willoverflowifinc": 80, "freecounter_willoverflow": 80, "gatedcounter_willincr": 80, "gatedcounter_willclear": 80, "gatedcounter_valuenext": 80, "gatedcounter_valu": 80, "gatedcounter_willoverflowifinc": 80, "gatedcounter_willoverflow": 80, "b1111": 80, "constructor": 80, "ff": 80, "bitstream": 80, "softresetactivelevel": 80, "clockenableactivelevel": 80, "customclockexampl": 80, "resetn": 80, "myclockdomain": 80, "myarea": 80, "myreg": 80, "io_resetn": 80, "myarea_myreg": 80, "negedg": 80, "b0111": 80, "defaultcc": 80, "withsoftreset": 80, "withclocken": 80, "internalclockwithpllexampl": 80, "clk100m": 80, "myclockname_clk": 80, "myclockname_reset": 80, "interna": 80, "myclocknam": 80, "clockout": 80, "bollean": 80, "clockdomainin": 80, "externalclockexampl": 80, "tt_io_result": 80, "tt": 80, "prioriti": 80, "asyncreset": 80, "syncreset": 80, "clockedarea": 80, "clockenablearea": 80, "veriloghdl": 80, "clockedarea_newclocken": 80, "clockedarea_reg": 80, "context": 80, "hasreset": 80, "hassoftreset": 80, "hasclocken": 80, "readsoftresetwir": 80, "readclockenablewir": 80, "issoftresetact": 80, "isclockenableact": 80, "100e6": 80, "57": 80, "6e3": 80, "crossclockdomain": [80, 96], "_____": 80, "rsta": 80, "rstb": 80, "crossingexampl": 80, "area_clka": 80, "area_clkb": 80, "buf0": 80, "buf1": 80, "addtap": 80, "io_clka": 80, "io_rsta": 80, "io_clkb": 80, "io_rstb": 80, "area_clka_reg": 80, "area_clkb_buf0": 80, "area_clkb_buf1": 80, "clk1_clk": 80, "clk1_reset": 80, "clk2_clk": 80, "clk2_reset": 80, "area_clka_reg_buffercc_io_dataout": 80, "area_clka_reg_buffercc": 80, "slow": 80, "slowarea": 80, "counter1": 80, "counter2": 80, "counter3": 80, "100mhz": 80, "areastd": 80, "25mhz": 80, "areadiv4": 80, "50mhz": 80, "area50mhz": 80, "toplevel1": 80, "bootreset": 80, "withbootreset": 80, "withsyncreset": 80, "withasyncreset": 80, "io_d": 80, "io_data_regnext": 80, "io_data_regnext_1": 80, "io_data_regnext_2": 80, "io_data_regnext_3": 80, "resetarea": 80, "specialreset": 80, "arearst_1": 80, "arearst_2": 80, "_zz__zz_io_counter1_1_1": 80, "_zz_io_counter1": 80, "_zz__zz_io_counter1_1": 80, "_zz__zz_io_counter2_1_1": 80, "_zz_io_counter2": 80, "_zz__zz_io_counter2_1": 80, "_zz_io_counter1_1": 80, "_zz_io_counter1_2": 80, "arearst_2_newreset": 80, "_zz_io_counter2_1": 80, "_zz_io_counter2_2": 80, "io_counter1": 80, "io_counter2": 80, "area_1": 80, "area_1_newclocken": 80, "addercel": 81, "cin": 81, "cout": 81, "cell0": 81, "cell1": 81, "arraycel": 81, "cellarray": 81, "cell0_io_a": 81, "cell0_io_b": 81, "cell0_io_cin": 81, "cell1_io_a": 81, "cell1_io_b": 81, "cellarray_0_io_a": 81, "cellarray_0_io_b": 81, "cellarray_0_io_cin": 81, "cellarray_1_io_a": 81, "cellarray_1_io_b": 81, "cell0_io_sum": 81, "cell0_io_cout": 81, "cell1_io_sum": 81, "cell1_io_cout": 81, "cellarray_0_io_sum": 81, "cellarray_0_io_cout": 81, "cellarray_1_io_sum": 81, "cellarray_1_io_cout": 81, "io_cin": 81, "io_sum": 81, "io_cout": 81, "cellarray_0": 81, "cellarray_1": 81, "mast": 81, "debugg": 81, "where": 81, "thesign": 81, "spinalreport": 81, "printprun": 81, "printprunedio": 81, "unusedsign": 81, "unusedsignal2": 81, "unus": 81, "myadder": 81, "mysocconfig": 81, "axifrequ": 81, "onchiprams": 81, "risccoreconfig": 81, "icach": 81, "mysoc": 81, "mybusconfig": 81, "addresstyp": 81, "must": 81, "partial": [81, 94], "io_clockdomain_reset": 81, "setpartialnam": 81, "getpartialnam": 81, "setdefinitionnam": 81, "locat": [82, 83, 85, 86, 87, 88, 89, 90, 91, 92, 95, 96, 97], "trace": [82, 83, 85, 86, 87, 88, 89, 90, 91, 92, 93, 95, 96, 97], "allowdirectionlessio": 82, "playdevmessag": 83, "solv": 83, "place": 83, "memoryaddress": 83, "xlenconfig": 83, "debugmemori": 83, "inputaddress": 83, "someaddress": 83, "overlap": [84, 102], "violat": [84, 102], "combinatori": [84, 97, 99, 102], "posit": 84, "nullpointerexcept": [84, 102], "unassign": [84, 102], "unreach": [84, 102], "mismatch": [84, 102], "outsid": 86, "isn": [87, 88], "directionless": 88, "child": 88, "explan": 89, "somethingels": 92, "allowunsetregtoavoidlatch": 92, "playdev": [94, 96], "831": 94, "832": 94, "834": [94, 96], "nocombloopcheck": 94, "66": 95, "eras": 95, "previous": 95, "allowoverrid": 95, "rega": 96, "regb": 96, "835": 96, "838": 96, "through": 96, "setsyncronouswith": 96, "setsynchronouswith": 96, "asyncfifo": 96, "poptopushgray": 96, "ptrwidth": 96, "pushtopopgray": 96, "pushcc": 96, "pushptr": 96, "pushptrgray": 96, "popptrgray": 96, "isful": 96, "popcc": 96, "popptr": 96, "isempti": 96, "cond1": 98, "cond2": 98, "value1": 98, "value2": 98, "aluop": 98, "immedi": 98, "immi": 98, "signextend": 98, "slt": 98, "sltu": 98, "sll": 98, "shamt": 98, "sra": 98, "alu0p": 98, "whentru": 98, "whenfals": 98, "muxoutput": 98, "muxoutput2": 98, "bitwiseselect": 98, "bitwiseresult": 98, "src0": 98, "src1": 98, "muxlistdc": 98, "muxlist": 98, "dataword": 98, "local": 99, "bitwis": 99, "rule": [99, 102], "concurr": 99, "win": [99, 101], "interact": 99, "oop": 99, "fasl": 100, "setcount": 100, "setcounterwhen": 100, "setsomethingwhen": 100, "sequenti": [101, 102], "newwidth": 101, "myuintof_8bit": 101, "structur": 102, "charl": 102, "papon": 102, "ee": 102, "ips": 102, "lgpl": 102, "mit": 102, "jupyt": 102, "bootcamp": 102, "spinalworkshop": 102, "donat": 102, "opencollect": 102, "chines": 102, "version": 102, "thucgra": 102, "spinalhdl_chinese_doc": 102}, "objects": {}, "objtypes": {}, "objnames": {}, "titleterms": {"simul": [0, 1, 3, 8, 9, 10, 73], "engin": 1, "exampl": [2, 11, 33, 40, 45, 50, 54, 59, 68], "asychron": 2, "adder": [2, 12], "fifo": 2, "dual": 2, "clock": [2, 7, 56, 74, 80, 96], "singl": 2, "synchron": [2, 71], "uart": [2, 13, 14, 28], "decod": 2, "encod": 2, "boot": 3, "introduct": [3, 9, 43, 70, 73, 76, 77, 78, 79, 80, 81, 93, 100], "configur": 3, "run": 3, "multipl": 3, "test": 3, "on": [3, 91], "the": [3, 9, 10, 56], "same": 3, "hardwar": [3, 9, 23, 79], "throw": 3, "success": 3, "or": 3, "failur": 3, "of": [3, 10, 56, 74], "from": [3, 19, 76], "thread": [3, 5, 8], "access": [3, 10, 38], "signal": [3, 10, 56, 76, 81, 100], "read": [3, 10, 71], "and": [3, 8, 10, 12, 19, 23, 26, 56, 60, 74, 81, 100], "write": [3, 10, 71], "insid": [3, 10], "compon": [3, 10, 19, 76, 81, 87], "hierarchi": [3, 10, 81, 88], "instal": [4, 55], "instruct": 4, "scala": [4, 47, 76, 100], "backend": [4, 9, 57], "depend": 4, "api": [5, 6, 7, 8], "less": [5, 37], "sensit": 6, "domain": [7, 80], "stimulus": [7, 54], "wait": 7, "callback": 7, "default": 7, "clockdomain": 7, "new": 7, "full": [8, 37], "fork": 8, "join": 8, "sleep": 8, "waituntil": 8, "spinalhdl": [9, 15, 16, 19, 50, 102], "veril": 9, "how": [9, 50], "with": [9, 12, 50, 92, 100], "ghdl": 9, "icarus": 9, "synopsi": 9, "vcs": 9, "apb3": [12, 39], "carri": 12, "color": 12, "sum": 12, "counter": 12, "clear": 12, "pll": 12, "blackbox": [12, 71, 74], "reset": [12, 56, 73, 74], "control": 12, "rgb": [12, 77], "rom": [12, 71], "sinus": 12, "fractal": 13, "calcul": 13, "vga": [13, 36], "jtag": 14, "tap": 14, "memori": [14, 54, 56], "map": [14, 74], "pinesec": 14, "timer": 14, "faq": 15, "rtl": [15, 74], "vhdl": [15, 19, 49, 74, 81, 102], "verilog": [15, 19, 74, 81, 102], "systemverilog": 15, "git": 15, "support": [15, 17], "communic": 15, "channel": 15, "about": 16, "commerci": 17, "user": 18, "compani": 18, "repositori": 18, "generat": [19, 38], "attribut": 19, "other": 20, "languag": 20, "featur": 20, "scopeproperti": 21, "stub": 22, "util": [23, 37, 41, 56], "clone": [23, 83], "datatyp": 23, "pass": 23, "as": [23, 87], "construct": 23, "paramet": [23, 79, 81], "frequenc": 23, "time": [23, 79], "binari": [23, 34], "prefix": [23, 74], "report": 24, "assert": [25, 54, 56], "analog": 26, "inout": 26, "io": [26, 29, 63, 74, 82], "inoutwrapp": 26, "manual": 26, "drive": 26, "bundl": [26, 63, 76], "com": 28, "usb": 28, "readableopendrain": 29, "tristat": 29, "misc": 30, "plic": 30, "vexriscv": 31, "rv32im": 31, "cpu": 31, "librari": 32, "interrupt": [33, 38], "design": [33, 84], "spec": 33, "ip": [33, 74], "level": 33, "factori": [33, 35, 38], "sys": 33, "merg": 33, "spinal": [33, 60, 83], "develop": [33, 59], "area": [33, 59, 76, 78, 80], "system": 34, "specif": [34, 40, 41, 42], "int": 34, "long": 34, "bigint": 34, "string": 34, "to": [34, 50, 77], "list": 34, "enrich": 34, "bus": [35, 39, 77], "slave": 35, "function": [35, 40, 41, 42, 76, 77], "graphic": 36, "state": [37, 43], "special": 37, "regif": 38, "automat": [38, 71], "alloc": 38, "28": 38, "type": [38, 69, 74], "document": 38, "ahb": 39, "lite3": 39, "avalonmm": 39, "flow": 40, "code": [40, 47], "stream": 41, "semant": [41, 99], "fragment": 42, "machin": 43, "statemachin": 43, "fiber": 45, "framework": 45, "simpl": [45, 50], "dummi": 45, "handl": [45, 76], "eda": 46, "qsysifi": 46, "quartusflow": 46, "for": [46, 49, 73], "an": [46, 74], "exist": 46, "project": 46, "guid": 47, "basic": 47, "convent": 47, "get": [48, 50], "start": [48, 50], "help": 49, "peopl": 49, "comparison": 49, "equival": 49, "requir": [50, 55], "thing": 50, "download": 50, "program": 50, "veri": 50, "what": 50, "do": 50, "next": 50, "motiv": 51, "present": 52, "formal": [53, 56, 57], "verif": 53, "extern": 54, "intern": 54, "more": 54, "past": 54, "assum": 54, "content": [54, 56], "primit": 56, "specifi": 56, "initi": [56, 73], "valu": [56, 64, 73], "assumpt": 56, "in": [56, 76], "scope": [56, 86], "general": 58, "limit": 59, "afix": 60, "descript": [60, 61, 62, 63, 64, 65, 66, 67, 68, 74], "declar": [60, 61, 62, 63, 64, 65, 66, 67, 68, 98], "mathemat": 60, "oper": [60, 61, 62, 63, 64, 65, 66, 67, 68], "inequ": 60, "bit": [60, 61, 98], "bitshift": 60, "satur": 60, "round": 60, "assign": [60, 64, 95, 100, 101], "bool": 62, "element": 63, "direct": 63, "ufix": 64, "sfix": 64, "raw": 64, "float": 65, "uint": 66, "sint": 66, "fixpoint": 66, "spinalenum": 67, "vec": 68, "data": 69, "ram": 71, "syntax": 71, "quirk": 71, "enabl": 71, "under": 71, "polici": 71, "mix": 71, "width": [71, 85, 101], "mem": 71, "sequenti": 72, "logic": 72, "regist": [73, 87, 92, 100], "instanti": [73, 74, 80], "vector": 73, "transform": 73, "wire": 73, "into": 73, "defin": [74, 87], "generic": [74, 81], "renam": 74, "all": 74, "add": 74, "sourc": 74, "no": [74, 91], "numer": 74, "structur": 75, "preserv": 76, "name": [76, 81], "nameabl": 76, "base": 76, "class": [76, 83], "extract": 76, "composit": 76, "chain": 76, "unam": 76, "rga": 77, "grey": 77, "valid": [77, 100], "readi": 77, "payload": 77, "parametr": 79, "elabor": 79, "option": 79, "cross": [80, 96], "input": [81, 87], "output": 81, "definit": 81, "prune": 81, "synthes": 81, "can": 83, "error": 84, "mismatch": 85, "violat": [86, 88, 96], "nullpointerexcept": 89, "is": 90, "unreach": 90, "statement": 90, "driver": 91, "unassign": 92, "onli": 92, "init": 92, "combinatori": [94, 101], "loop": [94, 101], "fals": 94, "posit": 94, "overlap": 95, "latch": 97, "detect": 97, "when": 98, "switch": 98, "mux": 98, "local": 98, "bitwis": 98, "select": 98, "rule": 100, "concurr": 100, "last": 100, "win": 100, "interact": 100, "oop": 100, "check": 101, "licens": 102, "link": 102}, "envversion": {"sphinx.domains.c": 2, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 8, "sphinx.domains.index": 1, "sphinx.domains.javascript": 2, "sphinx.domains.math": 2, "sphinx.domains.python": 3, "sphinx.domains.rst": 2, "sphinx.domains.std": 2, "sphinx": 57}, "alltitles": {"\u4eff\u771f(Simulation)": [[0, "simulation"]], "\u4eff\u771f\u5f15\u64ce(Simulation engine)": [[1, "simulation-engine"]], "\u4f8b\u5b50(Examples)": [[2, "examples"], [11, "examples"]], "\u4e00\u3001\u5f02\u6b65\u52a0\u6cd5\u5668(Asychronous adder)": [[2, "asychronous-adder"]], "\u4e8c\u3001\u53cc\u65f6\u949fFIFO(Dual clock FIFO)": [[2, "fifo-dual-clock-fifo"]], "\u4e09\u3001\u5355\u65f6\u949fFIFO(Single clock FIFO)": [[2, "fifo-single-clock-fifo"]], "\u56db\u3001\u540c\u6b65\u52a0\u6cd5\u5668(Synchronous adder)": [[2, "synchronous-adder"]], "\u4e94\u3001\u4e32\u53e3\u8bd1\u7801\u5668(Uart decoder)": [[2, "uart-decoder"]], "\u516d\u3001\u4e32\u53e3\u7f16\u7801\u5668(Uart encoder)": [[2, "uart-encoder"]], "\u542f\u52a8\u4eff\u771f(Boot a Simulation)": [[3, "boot-a-simulation"]], "\u4e00\u3001\u4ecb\u7ecd(Introduction)": [[3, "introduction"]], "\u4e8c\u3001\u914d\u7f6e(Configuration)": [[3, "configuration"]], "\u4e09\u3001\u5728\u540c\u4e00\u786c\u4ef6\u4e0a\u8fd0\u884c\u591a\u4e2a\u6d4b\u8bd5\u7528\u4f8b(Running multiple tests on the same hardware)": [[3, "running-multiple-tests-on-the-same-hardware"]], "\u56db\u3001\u4ece\u7ebf\u7a0b\u4e2d\u62a5\u544a\u4eff\u771f\u7684\u6210\u529f\u6216\u5931\u8d25(Throw Success or Failure of the simulation from a thread)": [[3, "throw-success-or-failure-of-the-simulation-from-a-thread"]], "\u8bbf\u95ee\u4eff\u771f\u4fe1\u53f7(Accessing signals of the simulation)": [[3, "accessing-signals-of-the-simulation"], [10, "accessing-signals-of-the-simulation"]], "\u4e00\u3001\u8bfb\u5199\u4fe1\u53f7(Read and write signals)": [[3, "read-and-write-signals"], [10, "read-and-write-signals"]], "\u4e8c\u3001\u5728\u6a21\u5757\u5c42\u6b21\u8bbf\u95ee\u4fe1\u53f7(Accessing signals inside the component\u2019s hierarchy)": [[3, "accessing-signals-inside-the-component-s-hierarchy"], [10, "accessing-signals-inside-the-component-s-hierarchy"]], "\u5b89\u88c5\u6307\u5357(Installation instructions)": [[4, "installation-instructions"]], "\u4e00\u3001Scala": [[4, "scala"]], "\u4e8c\u3001\u540e\u7aef\u76f8\u5173\u7684\u5b89\u88c5\u6307\u5357(Backend-dependent installation instructions)": [[4, "backend-dependent-installation-instructions"]], "\u5c11\u7ebf\u7a0bAPI(Thread-less API)": [[5, "api-thread-less-api"]], "\u654f\u611fAPI(Sensitive API)": [[6, "api-sensitive-api"]], "\u65f6\u949f\u57df(Clock domains)": [[7, "clock-domains"], [80, "clock-domains"]], "\u4e00\u3001\u6fc0\u52b1API(Stimulus API)": [[7, "api-stimulus-api"]], "\u4e8c\u3001\u7b49\u5f85API(Wait API)": [[7, "api-wait-api"]], "\u4e09\u3001\u4f20\u56deAPI(Callback API)": [[7, "api-callback-api"]], "\u56db\u3001\u9ed8\u8ba4\u65f6\u949f\u57df(Default ClockDomain)": [[7, "default-clockdomain"]], "\u4e94\u3001\u65b0\u65f6\u949f\u57df(New ClockDomain)": [[7, "new-clockdomain"]], "\u6ee1\u7ebf\u7a0bAPI(Thread-full API)": [[8, "api-thread-full-api"]], "\u4e00\u3001\u4eff\u771f\u7ebf\u7a0b\u7684\u5206\u53c9\u548c\u6c47\u5408(Fork and Join simulation threads)": [[8, "fork-and-join-simulation-threads"]], "\u4e8c\u3001\u4f11\u7720\u548c\u7b49\u5f85(Sleep and WaitUntil)": [[8, "sleep-and-waituntil"]], "\u4ecb\u7ecd(Introduction)": [[9, "introduction"]], "\u4e00\u3001SpinalHDL\u5982\u4f55\u7528Verilator\u4eff\u771f(How SpinalHDL simulates the hardware with Verilator backend)": [[9, "spinalhdlverilator-how-spinalhdl-simulates-the-hardware-with-verilator-backend"]], "\u4e8c\u3001SpinalHDL\u5982\u4f55\u7528GHDL/Icarus\u4eff\u771f(How SpinalHDL simulates the hardware with GHDL/Icarus backend)": [[9, "spinalhdlghdl-icarus-how-spinalhdl-simulates-the-hardware-with-ghdl-icarus-backend"]], "\u4e09\u3001SpinalHDL\u5982\u4f55\u7528Synopsys VCS\u4eff\u771f(How SpinalHDL simulates the hardware with Synopsys VCS backend)": [[9, "spinalhdlsynopsys-vcs-how-spinalhdl-simulates-the-hardware-with-synopsys-vcs-backend"]], "\u56db\u3001\u6027\u80fd": [[9, "id1"]], "\u7b80\u5355\u7684\u5b9e\u4f8b": [[12, "id1"]], "\u4e00\u3001APB3": [[12, "apb3"]], "\u4e8c\u3001\u8fdb\u4f4d\u52a0\u6cd5\u5668(Carry Adder)": [[12, "carry-adder"]], "\u4e09\u3001\u989c\u8272\u6c42\u548c(Color Summing)": [[12, "color-summing"]], "\u56db\u3001\u5e26\u6e05\u9664\u7684\u8ba1\u6570\u5668(Counter with clear)": [[12, "counter-with-clear"]], "\u4e94\u3001\u9501\u76f8\u73af\u9ed1\u76d2\u4e0e\u590d\u4f4d\u63a7\u5236\u5668(PLL BlackBox and reset controller)": [[12, "pll-blackbox-and-reset-controller"]], "\u516d\u3001RGB\u8f6c\u7070\u5ea6\u56fe": [[12, "rgb"]], "\u4e03\u3001\u6b63\u5f26ROM(Sinus rom)": [[12, "rom-sinus-rom"]], "\u8fdb\u9636\u5b9e\u4f8b": [[13, "id1"]], "\u4e00\u3001\u5206\u5f62\u8ba1\u7b97\u5668(Fractal calculator)": [[13, "fractal-calculator"]], "\u4e8c\u3001UART": [[13, "uart"]], "\u4e09\u3001VGA": [[13, "vga"]], "\u9ad8\u7ea7\u5b9e\u4f8b": [[14, "id1"]], "\u4e00\u3001JTAG TAP": [[14, "jtag-tap"]], "\u4e8c\u3001\u5185\u5b58\u6620\u5c04UART(Memory mapped UART)": [[14, "uart-memory-mapped-uart"]], "\u4e09\u3001Pinesec": [[14, "pinesec"]], "\u56db\u3001\u8ba1\u65f6\u5668(Timer)": [[14, "timer"]], "FAQ": [[15, "faq"]], "\u4e00\u3001SpinalHDL\u751f\u6210\u7684RTL\u4e0e\u624b\u5de5\u4e66\u5199VHDL/Verilog\u76f8\u6bd4\u989d\u5916\u786c\u4ef6\u5f00\u9500\u6709\u591a\u5c11\uff1f": [[15, "spinalhdlrtlvhdl-verilog"]], "\u4e8c\u3001SpinalHDL\u672a\u6765\u53ef\u80fd\u4f1a\u4e0d\u652f\u6301\u5417\uff1f": [[15, "spinalhdl"]], "\u4e09\u3001SpinalHDL\u751f\u6210\u7684VHDL/Verilog\u662f\u5426\u4fdd\u6301\u5907\u6ce8\uff1f": [[15, "spinalhdlvhdl-verilog"]], "\u56db\u3001SpinalHDL\u53ef\u4ee5\u6269\u5c55\u5230\u5927\u5de5\u7a0b\u5417\uff1f": [[15, "id1"]], "\u4e94\u3001SpinalHDL\u5982\u4f55\u4ea7\u751f\u7684\uff1f": [[15, "id2"]], "\u516d\u3001\u4e3a\u4ec0\u4e48\u6709VHDL/Verilog/SystemVerilog\u8fd8\u8981\u5f00\u53d1\u65b0\u8bed\u8a00\uff1f": [[15, "vhdl-verilog-systemverilog"]], "\u4e03\u3001\u5982\u4f55\u4f7f\u7528\u672a\u53d1\u5e03(\u4f46\u662f\u5df2\u7ecf\u63d0\u4ea4\u5230git)\u7684SpinalHDL\u7248\u672c\uff1f": [[15, "git-spinalhdl"]], "\u652f\u6301(Support)": [[15, "support"]], "\u4e00\u3001\u8054\u7cfb\u6e20\u9053(Communication channels)": [[15, "communication-channels"]], "\u5173\u4e8eSpinalHDL(About SpinalHDL)": [[16, "spinalhdl-about-spinalhdl"]], "\u4e8c\u3001\u5546\u4e1a\u652f\u6301(Commercial support)": [[17, "commercial-support"]], "\u7528\u6237(Users)": [[18, "users"]], "\u4e00\u3001\u516c\u53f8(Companies)": [[18, "companies"]], "\u4e8c\u3001\u4ed3\u5e93(Repositories)": [[18, "repositories"]], "VHDL\u548cVerilog\u751f\u6210(VHDL and Verilog generation)": [[19, "vhdlverilog-vhdl-and-verilog-generation"]], "\u4e00\u3001\u4ece\u4e00\u4e2aSpinalHDL\u7ec4\u4ef6\u751f\u6210VHDL\u6216Verilog\u4ee3\u7801(Generate VHDL and Verilog from a SpinalHDL Component)": [[19, "spinalhdlvhdlverilog-generate-vhdl-and-verilog-from-a-spinalhdl-component"]], "\u4e8c\u3001\u5df2\u751f\u6210\u7684VHDL\u6216Verilog(Generated VHDL and Verilog)": [[19, "vhdlverilog-generated-vhdl-and-verilog"]], "\u4e09\u3001VHDL\u4e0eVerilog\u5c5e\u6027(VHDL and Verilog attributes)": [[19, "vhdlverilog-vhdl-and-verilog-attributes"]], "\u5176\u4ed6\u8bed\u8a00\u7279\u5f81(Other language features)": [[20, "other-language-features"]], "ScopeProperty(\u4f5c\u7528\u57df\u5c5e\u6027)": [[21, "scopeproperty"]], "Stub (\u5b58\u6839)": [[22, "stub"]], "\u5de5\u5177(Utils)": [[23, "utils"]], "\u4e00\u3001 \u603b\u89c8": [[23, "id1"]], "\u4e8c\u3001\u514b\u9686\u786c\u4ef6\u6570\u636e\u7c7b\u578b(Cloning hardware datatypes)": [[23, "cloning-hardware-datatypes"]], "\u4e09\u3001\u4f20\u9012\u6570\u636e\u7c7b\u578b\u4f5c\u4e3a\u7ed3\u6784\u53c2\u6570(Passing a datatype as construction parameter)": [[23, "passing-a-datatype-as-construction-parameter"]], "\u56db\u3001\u9891\u7387\u4e0e\u65f6\u95f4(Frequency and time)": [[23, "frequency-and-time"]], "\u4e94\u3001\u4e8c\u8fdb\u5236\u524d\u7f00(Binary prefix)": [[23, "binary-prefix"]], "Report(\u62a5\u544a)": [[24, "report"]], "Assertions(\u65ad\u8a00)": [[25, "assertions"]], "Analog and inout (\u6a21\u62df\u4e0eIO\u53e3)": [[26, "analog-and-inout-io"]], "\u4e00\u3001\u7b80\u4ecb": [[26, "id1"], [35, "id1"], [82, "id1"], [83, "id1"], [85, "id1"], [86, "id1"], [87, "id1"], [88, "id1"], [89, "id1"], [90, "id1"], [91, "id1"], [92, "id1"], [94, "id1"], [95, "id1"], [96, "id1"], [97, "id1"]], "\u4e8c\u3001Analog(\u6a21\u62df)": [[26, "analog"]], "\u4e09\u3001Inout(IO\u53e3)": [[26, "inout-io"]], "\u56db\u3001InOutWrapper(IO\u53e3\u5c01\u88c5)": [[26, "inoutwrapper-io"]], "\u4e94\u3001Manually driving Analog bundles(\u624b\u52a8\u9a71\u52a8\u6a21\u62df\u675f)": [[26, "manually-driving-analog-bundles"]], "\u7b80\u4ecb": [[27, "id1"], [44, "id1"]], "Com": [[28, "com"]], "\u4e00\u3001UART": [[28, "uart"]], "\u4e8c\u3001USB\u8bbe\u5907": [[28, "usb"]], "IO\u53e3": [[29, "io"]], "\u4e00\u3001ReadableOpenDrain": [[29, "readableopendrain"]], "\u4e8c\u3001\u4e09\u6001(Tristate)": [[29, "tristate"]], "Misc": [[30, "misc"]], "\u4e00\u3001Plic\u6620\u5c04\u5668": [[30, "plic"]], "VexRiscv(RV32IM CPU)": [[31, "vexriscv-rv32im-cpu"]], "Libraries(\u5e93)": [[32, "libraries"]], "\u4e2d\u65ad\u8bbe\u8ba1\u89c4\u8303(Interrupt Design Spec)": [[33, "interrupt-design-spec"]], "\u4e00\u3001IP\u7ea7\u4e2d\u65ad\u5e93(IP level interrupt Factory)": [[33, "ip-ip-level-interrupt-factory"]], "\u4e8c\u3001\u7cfb\u7edf\u7ea7\u4e2d\u65ad\u5408\u5e76(SYS level interrupt merge)": [[33, "sys-level-interrupt-merge"]], "\u4e09\u3001Spinal\u5e93(Spinal Factory)": [[33, "spinal-spinal-factory"]], "\u56db\u3001\u4f8b\u5b50(Example)": [[33, "example"], [59, "example"]], "\u4e94\u3001\u5f00\u53d1\u533a\u57df(Developers Area)": [[33, "developers-area"], [59, "developers-area"]], "\u4e8c\u8fdb\u5236\u7cfb\u7edf(Binary System)": [[34, "binary-system"]], "\u4e00\u3001\u89c4\u8303(Specification)": [[34, "specification"], [40, "specification"], [41, "specification"], [42, "specification"]], "\u4e8c\u3001\u5b57\u7b26\u4e32\u8f6cInt/Long/BigInt(String to Int/Long/BigInt)": [[34, "int-long-bigint-string-to-int-long-bigint"]], "\u4e09\u3001Int/Long/BigInt \u8f6c\u4e3a String": [[34, "int-long-bigint-string"]], "\u56db\u3001Int/Long/BigInt \u8f6c\u4e3a Binary-List": [[34, "int-long-bigint-binary-list"]], "\u4e94\u3001Binary-List \u8f6c\u4e3a Int/Long/BigInt": [[34, "binary-list-int-long-bigint"]], "\u516d\u3001BigInt\u653e\u5927\u5668(BigInt enricher)": [[34, "bigint-bigint-enricher"]], "\u4ece\u7aef\u603b\u7ebf\u5e93(Bus Slave Factory)": [[35, "bus-slave-factory"]], "\u4e8c\u3001\u529f\u80fd\u6027(Functionality)": [[35, "functionality"]], "\u56fe\u5f62(Graphics)": [[36, "graphics"]], "\u4e00\u3001\u989c\u8272": [[36, "id1"]], "\u4e8c\u3001VGA": [[36, "vga"]], "Utils(\u5b9e\u7528\u5de5\u5177)": [[37, "utils"]], "\u4e00\u3001State less utilities(\u514d\u72b6\u6001\u5de5\u5177)": [[37, "state-less-utilities"]], "\u4e8c\u3001State full utilities(\u5168\u72b6\u6001\u5de5\u5177)": [[37, "state-full-utilities"]], "\u4e09\u3001\u7279\u6b8a\u5de5\u5177(Special utilities)": [[37, "special-utilities"]], "\u5bc4\u5b58\u5668\u63a5\u53e3(RegIf)": [[38, "regif"]], "\u4e00\u3001\u81ea\u52a8\u5206\u914d(Automatic allocation)": [[38, "automatic-allocation"]], "\u4e8c\u300128\u79cd\u53ef\u652f\u6301\u7c7b\u578b(28 Access Types)": [[38, "access-types"]], "\u4e09\u3001\u81ea\u52a8\u6587\u732e\u751f\u6210(Automatic documentation generation)": [[38, "automatic-documentation-generation"]], "\u56db\u3001\u4f8b\u5b50": [[38, "id1"]], "\u4e94\u3001\u4e2d\u65ad\u5e93(Interrupt Factory)": [[38, "interrupt-factory"]], "\u603b\u7ebf(bus)": [[39, "bus"]], "\u4e00\u3001AHB-Lite3": [[39, "ahb-lite3"]], "\u4e8c\u3001Apb3": [[39, "apb3"]], "\u56db\u3001AvalonMM": [[39, "avalonmm"]], "Flow": [[40, "flow"]], "\u4e8c\u3001\u51fd\u6570(Functions)": [[40, "functions"], [42, "functions"]], "\u4e09\u3001\u4ee3\u7801\u5b9e\u4f8b(code example)": [[40, "code-example"]], "\u6d41(Stream)": [[41, "stream"]], "\u4e8c\u3001\u8bed\u4e49(Semantics)": [[41, "semantics"]], "\u4e09\u3001\u51fd\u6570(Functions)": [[41, "functions"]], "\u56db\u3001\u5de5\u5177(Utils)": [[41, "utils"]], "\u7247\u6bb5(Fragment)": [[42, "fragment"]], "\u72b6\u6001\u673a(State machine)": [[43, "state-machine"]], "\u4e00\u3001\u7b80\u4ecb(Introduction)": [[43, "introduction"], [73, "introduction"], [76, "introduction"], [77, "introduction"], [78, "introduction"], [79, "introduction"], [80, "introduction"], [81, "introduction"], [100, "introduction"]], "\u4e8c\u3001\u72b6\u6001\u673a(StateMachine)": [[43, "statemachine"]], "\u4e09\u3001\u72b6\u6001(States)": [[43, "states"]], "\u7ea4\u7a0b\u6846\u67b6(Fiber Framework)": [[45, "fiber-framework"]], "\u4e00\u3001\u7b80\u5355\u7684\u6837\u4f8b(Simple dummy example)": [[45, "simple-dummy-example"]], "\u4e8c\u3001Handle[T]": [[45, "handle-t"]], "\u81ea\u52a8\u8bbe\u8ba1\u5de5\u5177(EDA)": [[46, "eda"]], "\u4e00\u3001QSysify": [[46, "qsysify"]], "\u4e8c\u3001QuartusFlow": [[46, "quartusflow"]], "\u4e09\u3001\u5bf9\u4e8e\u4e00\u4e2a\u5df2\u5b58\u5728\u7684\u9879\u76ee(For an existing project)": [[46, "for-an-existing-project"]], "Scala\u6307\u5bfc\u624b\u518c(Scala Guide)": [[47, "scala-scala-guide"]], "\u7b80\u4ecb(Basics)": [[47, "basics"]], "\u4e00\u3001\u57fa\u7840": [[47, "id1"]], "\u4e8c\u3001\u4ee3\u7801\u7ea6\u675f(Coding conventions)": [[47, "coding-conventions"]], "\u4e09\u3001\u4ea4\u4e92": [[47, "id2"]], "\u5f00\u59cb\u5165\u95e8(Getting Started)": [[48, "getting-started"], [50, "getting-started"]], "\u5bf9VHDL\u7684\u652f\u6301(Help for VHDL people)": [[49, "vhdl-help-for-vhdl-people"]], "\u4e00\u3001VHDL\u5bf9\u6bd4(VHDL comparison)": [[49, "vhdl-vhdl-comparison"]], "\u4e8c\u3001VHDL\u7b49\u6548(VHDL equivalences)": [[49, "vhdl-vhdl-equivalences"]], "\u4e00\u3001\u5f00\u59cb\u6240\u8981\u4e0b\u8f7d\u7684\u5fc5\u8981\u6761\u4ef6/\u4e8b\u60c5(Requirements/Things to download to get started)": [[50, "requirements-things-to-download-to-get-started"]], "\u4e8c\u3001\u5982\u4f55\u5f00\u59cb\u7528SpinalHDL\u7f16\u7a0b(How to start programming with SpinalHDL)": [[50, "spinalhdl-how-to-start-programming-with-spinalhdl"]], "\u4e09\u3001\u4e00\u4e2a\u975e\u5e38\u7b80\u5355\u7684SpinalHDL\u4f8b\u5b50(A very simple SpinalHDL example)": [[50, "spinalhdl-a-very-simple-spinalhdl-example"]], "\u56db\u3001\u63a5\u4e0b\u6765\u505a\u4ec0\u4e48?(What to do next?)": [[50, "what-to-do-next"]], "\u76ee\u7684(Motivation)": [[51, "motivation"]], "\u8868\u73b0(Presentation)": [[52, "presentation"]], "\u5f62\u5f0f\u9a8c\u8bc1(Formal verification)": [[53, "formal-verification"]], "\u4e3e\u4f8b(Example)": [[54, "example"]], "\u4e00\u3001\u5916\u90e8\u65ad\u8a00(External assertions)": [[54, "external-assertions"]], "\u4e8c\u3001\u5185\u90e8\u65ad\u8a00(Internal assertions)": [[54, "internal-assertions"]], "\u4e09\u3001\u5916\u90e8\u6fc0\u52b1(External stimulus)": [[54, "external-stimulus"]], "\u56db\u3001\u66f4\u591a\u7684\u65ad\u8a00/\u4f20\u9012(More assertions/past)": [[54, "more-assertions-past"]], "\u4e94\u3001\u5047\u8bbe\u5b58\u50a8\u5185\u5bb9(Assuming memory content)": [[54, "assuming-memory-content"]], "\u5b89\u88c5\u9700\u6c42(Installing requirements)": [[55, "installing-requirements"]], "\u5b9e\u7528\u7a0b\u5e8f\u548c\u539f\u8bed(Utilities and primitives)": [[56, "utilities-and-primitives"]], "\u4e00\u3001\u65ad\u8a00/\u65f6\u949f/\u590d\u4f4d(Assertions/clock/reset)": [[56, "assertions-clock-reset"]], "\u4e8c\u3001\u7ed9\u5b9a\u4fe1\u53f7\u521d\u59cb\u503c(Specifying the initial value of a signal)": [[56, "specifying-the-initial-value-of-a-signal"]], "\u4e09\u3001\u7ed9\u5b9a\u521d\u59cb\u5316\u58f0\u660e(Specifying a initial assumption)": [[56, "specifying-a-initial-assumption"]], "\u56db\u3001\u5b58\u50a8\u5185\u5bb9(Memory content)": [[56, "memory-content"]], "\u4e94\u3001\u5728\u590d\u4f4d\u533a\u57df\u5185\u7ed9\u5b9a\u65ad\u8a00(Specifying assertion in the reset scope)": [[56, "specifying-assertion-in-the-reset-scope"]], "\u516d\u3001\u5f62\u5f0f\u5316\u539f\u8bed(Formal primitives)": [[56, "formal-primitives"]], "\u5f62\u5f0f\u540e\u7aef(Formal backend)": [[57, "formal-backend"]], "\u901a\u5e38(General)": [[58, "general"]], "\u9650\u5236(Limitations)": [[59, "limitations"]], "AFix(AFix\u662f\u6700\u65b0\u7248Spinal\u65b0\u589e\u7684\u6570\u636e\u7ed3\u6784\uff0c\u4e0d\u77e5\u4e3a\u4f55\u8be5\u677f\u5757\u6709\u4e9b\u4ee3\u7801\u65e0\u6cd5\u901a\u8fc7\u7f16\u8bd1)": [[60, "afix-afixspinal"]], "\u4e00\u3001\u63cf\u8ff0(Description)": [[60, "description"], [61, "description"], [62, "description"], [63, "description"], [64, "description"], [65, "description"], [66, "description"], [67, "description"], [68, "description"], [74, "description"]], "\u4e8c\u3001\u58f0\u660e(Declaration)": [[60, "declaration"], [61, "declaration"], [62, "declaration"], [63, "declaration"], [64, "declaration"], [65, "declaration"], [66, "declaration"], [67, "declaration"], [68, "declaration"]], "\u4e09\u3001\u6570\u5b66\u64cd\u4f5c(Mathematical Operations)": [[60, "mathematical-operations"]], "\u56db\u3001\u4e0d\u76f8\u7b49\u64cd\u4f5c(Inequality Operators)": [[60, "inequality-operators"]], "\u4e94\u3001Bit\u79fb\u4f4d(Bitshifting)": [[60, "bit-bitshifting"]], "\u516d\u3001\u8fd1\u4f3c\u548c\u9971\u548c(Saturation and Rounding)": [[60, "saturation-and-rounding"]], "\u4e03\u3001\u8d4b\u503c(Assignment)": [[60, "assignment"]], "Bits": [[61, "bits"]], "\u4e09\u3001\u64cd\u4f5c\u7b26(Operators)": [[61, "operators"], [62, "operators"], [63, "operators"], [65, "operators"], [66, "operators"], [67, "operators"], [68, "operators"]], "Bool": [[62, "bool"]], "Bundle": [[63, "bundle"]], "\u56db\u3001IO\u7c7b\u578b\u6307\u5bfc(IO Element direction)": [[63, "io-io-element-direction"]], "UFix/SFix": [[64, "ufix-sfix"]], "\u4e09\u3001\u8d4b\u503c(Assignments)": [[64, "assignments"]], "\u56db\u3001Raw\u503c(Raw value)": [[64, "raw-raw-value"]], "\u4e94\u3001\u64cd\u4f5c\u7b26(Operators)": [[64, "operators"]], "Floating": [[65, "floating"]], "UInt/SInt": [[66, "uint-sint"]], "\u56db\u3001\u5b9a\u70b9\u6570\u64cd\u4f5c(FixPoint operations)": [[66, "fixpoint-operations"]], "SpinalEnum": [[67, "spinalenum"]], "Vec": [[68, "vec"]], "Examples": [[68, "examples"]], "\u6570\u636e\u7c7b\u578b(Data Types)": [[69, "data-types"]], "\u7b80\u4ecb(Introduction)": [[70, "introduction"], [93, "introduction"]], "RAM/ROM": [[71, "ram-rom"]], "\u4e00\u3001\u8bed\u4e49(Syntax)": [[71, "syntax"]], "\u4e8c\u3001\u540c\u6b65\u4f7f\u80fdquirk(Synchronous enable quirk)": [[71, "quirk-synchronous-enable-quirk"]], "\u4e09\u3001\u8bfb\u4e0b\u5199\u539f\u5219(Read-under-write policy)": [[71, "read-under-write-policy"]], "\u56db\u3001\u6df7\u5408\u5bbd\u5ea6ram(Mixed-width ram)": [[71, "ram-mixed-width-ram"]], "\u4e94\u3001\u81ea\u52a8\u5316mem\u9ed1\u76d2(Automatic blackboxing)": [[71, "mem-automatic-blackboxing"]], "\u65f6\u5e8f\u903b\u8f91(Sequential logic)": [[72, "sequential-logic"]], "\u5bc4\u5b58\u5668(Registers)": [[73, "registers"]], "\u4e8c\u3001\u4f8b\u5316(Instantiation)": [[73, "instantiation"], [80, "instantiation"]], "\u4e09\u3001\u590d\u4f4d\u503c(Reset value)": [[73, "reset-value"]], "\u56db\u3001\u4eff\u771f\u4e0b\u7684\u4f8b\u5316(Initialization value for simulation)": [[73, "initialization-value-for-simulation"]], "\u4e94\u3001\u5bc4\u5b58\u5668\u5411\u91cf(Register vectors)": [[73, "register-vectors"]], "\u516d\u3001\u628a\u7ebf\u7c7b\u578b\u8f6c\u5316\u4e3a\u5bc4\u5b58\u5668(Transforming a wire into a register)": [[73, "transforming-a-wire-into-a-register"]], "VHDL\u4f8b\u5316\u548cVerilog IP(Instantiate VHDL and Verilog IP)": [[74, "vhdlverilog-ip-instantiate-vhdl-and-verilog-ip"]], "\u4e8c\u3001\u5b9a\u4e49\u9ed1\u76d2(Defining an blackbox)": [[74, "defining-an-blackbox"]], "\u4e09\u3001\u8303\u5f0f(Generics)": [[74, "generics"]], "\u56db\u3001\u4f8b\u5316\u9ed1\u76d2(Instantiating a blackbox)": [[74, "instantiating-a-blackbox"]], "\u4e94\u3001\u65f6\u949f\u548c\u590d\u4f4d\u7684\u5e03\u5c40(Clock and reset mapping)": [[74, "clock-and-reset-mapping"]], "\u516d\u3001io\u524d\u7f00(io prefix)": [[74, "io-io-prefix"]], "\u4e03\u3001\u91cd\u547d\u540d\u9ed1\u76d2\u7684\u6240\u6709io(Rename all io of a blackbox)": [[74, "io-rename-all-io-of-a-blackbox"]], "\u516b\u3001\u6dfb\u52a0RTL\u6e90(Add RTL source)": [[74, "rtl-add-rtl-source"]], "\u4e5d\u3001VHDL\u2014\u2014\u975e\u6570\u5b57\u7c7b\u578b(VHDL-No numeric type)": [[74, "vhdl-vhdl-no-numeric-type"]], "\u7ed3\u6784(Structuring)": [[75, "structuring"]], "\u4fdd\u7559\u540d\u79f0(Preserving names)": [[76, "preserving-names"]], "\u4e8c\u3001\u53ef\u547d\u540d\u7684\u57fa\u7840\u7c7b(Nameable base class)": [[76, "nameable-base-class"]], "\u4e09\u3001\u4eceScala\u4e2d\u63d0\u53d6\u540d\u5b57(Name extraction from Scala)": [[76, "scala-name-extraction-from-scala"]], "\u56db\u3001\u6a21\u5757\u4e2d\u7684\u533a\u57df(Area in a Component)": [[76, "area-in-a-component"]], "\u4e94\u3001\u51fd\u6570\u4e2d\u7684\u533a\u57df(Area in a function)": [[76, "area-in-a-function"]], "\u516d\u3001\u5728\u51fd\u6570\u4e2d\u7ec4\u5408(Composite in a function)": [[76, "composite-in-a-function"]], "\u4e03\u3001\u7ec4\u5408\u94fe(Composite chains)": [[76, "composite-chains"]], "\u516b\u3001Bundle\u51fd\u6570\u4e2d\u7684\u7ec4\u5408(Composite in a Bundle\u2019s function)": [[76, "bundle-composite-in-a-bundle-s-function"]], "\u4e5d\u3001\u5904\u7406\u672a\u547d\u540d\u4fe1\u53f7(Unamed signal handling)": [[76, "unamed-signal-handling"]], "\u51fd\u6570(Function)": [[77, "function"]], "\u4e8c\u3001RGA\u5230\u7070\u5ea6(RGB to grey)": [[77, "rga-rgb-to-grey"]], "\u4e09\u3001Valid\u548cReady\u8d1f\u8f7d\u603b\u7ebf(Valid Ready Payload bus)": [[77, "validready-valid-ready-payload-bus"]], "\u533a\u57df(Area)": [[78, "area"]], "\u53c2\u6570\u5316(Parametrization)": [[79, "parametrization"]], "\u4e8c\u3001\u7ec6\u5316\u9636\u6bb5\u7684\u53c2\u6570(Elaboration time parameters)": [[79, "elaboration-time-parameters"]], "\u4e09\u3001\u53ef\u9009\u62e9\u7684\u786c\u4ef6\u751f\u6210(Optional hardware)": [[79, "optional-hardware"]], "\u4e09\u3001\u8de8\u65f6\u949f\u57df(Clock domain crossing)": [[80, "clock-domain-crossing"]], "\u56db\u3001\u7279\u6b8a\u7684\u65f6\u5e8f\u533a\u57df(clocking areas)": [[80, "clocking-areas"]], "\u6a21\u5757\u548c\u5c42\u6b21(Component and hierarchy)": [[81, "component-and-hierarchy"]], "\u4e8c\u3001\u8f93\u5165/\u8f93\u51fa\u5b9a\u4e49(Input/output definition)": [[81, "input-output-definition"]], "\u4e09\u3001\u4fe1\u53f7\u526a\u679d(Pruned signals)": [[81, "pruned-signals"]], "\u56db\u3001\u53c2\u6570\u5316\u786c\u4ef6\u7535\u8def(\u201dGeneric\u201d\u2014\u2014VHDL, \u201cParameter\u201d\u2014\u2014Verilog)": [[81, "generic-vhdl-parameter-verilog"]], "\u4e94\u3001\u7efc\u5408\u6a21\u5757\u540d(Synthesized component names)": [[81, "synthesized-component-names"]], "IO\u5305": [[82, "io"]], "\u4e8c\u3001\u4f8b\u5b50": [[82, "id2"], [86, "id2"], [87, "id2"], [88, "id2"], [89, "id2"], [90, "id2"], [91, "id2"], [92, "id2"], [94, "id2"], [95, "id2"], [96, "id2"], [97, "id2"]], "Spinal\u65e0\u6cd5\u514b\u9686\u7c7b(Spinal can\u2019t clone class)": [[83, "spinal-spinal-cant-clone-class"]], "\u4e8c\u3001\u4f8b\u5b501": [[83, "id2"]], "\u4e8c\u3001\u4f8b\u5b502": [[83, "id3"]], "\u8bbe\u8ba1\u9519\u8bef(Design Errors)": [[84, "design-errors"]], "\u4f4d\u5bbd\u4e0d\u5339\u914d(Width mismatch)": [[85, "width-mismatch"]], "\u4e8c\u3001\u5206\u914d\u8d4b\u503c\u4f8b\u5b50": [[85, "id2"]], "\u4e09\u3001\u64cd\u4f5c\u5b9e\u4f8b": [[85, "id3"]], "\u4f5c\u7528\u57df\u8fdd\u4f8b(Scope violation)": [[86, "scope-violation"]], "\u5b9a\u4e49\u4e3a\u7ec4\u4ef6\u8f93\u5165\u7684\u5bc4\u5b58\u5668(Register defined as component input)": [[87, "register-defined-as-component-input"]], "\u5c42\u6b21\u8fdd\u4f8b(Hierarchy violation)": [[88, "hierarchy-violation"]], "\u6392\u9664\u7a7a\u6307\u9488(NullPointerException)": [[89, "nullpointerexception"]], "\u65e0\u6cd5\u5b9e\u73b0\u7684is\u8868\u8ff0(Unreachable is statement)": [[90, "is-unreachable-is-statement"]], "\u65e0\u9a71\u52a8\u68c0\u6d4b(no driver on)": [[91, "no-driver-on"]], "\u672a\u5206\u914d\u7684\u5bc4\u5b58\u5668(Unassigned register)": [[92, "unassigned-register"]], "\u4e09\u3001\u53ea\u6709\u521d\u59cb\u5316\u7684\u5bc4\u5b58\u5668(Register with only init)": [[92, "register-with-only-init"]], "\u7ec4\u5408\u73af(Combinatorial loop)": [[94, "combinatorial-loop"]], "\u4e09\u3001\u5047\u9633\u6027(false-positives)": [[94, "false-positives"]], "\u8d4b\u503c\u8986\u76d6(Assignment Overlap)": [[95, "assignment-overlap"]], "\u8de8\u65f6\u949f\u57df\u8fdd\u4f8b(Clock crossing violation)": [[96, "clock-crossing-violation"]], "\u9501\u5b58\u5668\u68c0\u6d4b(Latch detected)": [[97, "latch-detected"]], "When/Switch/Mux": [[98, "when-switch-mux"]], "\u4e00\u3001When": [[98, "when"]], "\u4e8c\u3001Switch": [[98, "switch"]], "\u4e09\u3001\u672c\u5730\u58f0\u660e(Local declaration)": [[98, "local-declaration"]], "\u56db\u3001Mux": [[98, "mux"]], "\u4e94\u3001Bit\u7ea7\u9009\u62e9(Bitwise selection)": [[98, "bit-bitwise-selection"]], "\u8bed\u4e49(Semantic)": [[99, "semantic"]], "\u89c4\u5219(Rules)": [[100, "rules"]], "\u4e8c\u3001\u5e76\u884c\u6027(Concurrency)": [[100, "concurrency"]], "\u4e09\u3001\u4ee5\u6700\u540e\u8d4b\u503c\u4e3a\u51c6(Last valid assignment wins)": [[100, "last-valid-assignment-wins"]], "\u56db\u3001Scala\u4e0b\u7684\u4fe1\u53f7\u548c\u5bc4\u5b58\u5668\u7684\u5185\u5728\u8054\u7cfb(Signal and register interactions with Scala)(OOP\u5f15\u7528+\u51fd\u6570)": [[100, "scala-signal-and-register-interactions-with-scala-oop"]], "\u8d4b\u503c(Assignments)": [[101, "assignments"]], "\u4e00\u3001\u8d4b\u503c(Assignments)": [[101, "id1"]], "\u4e8c\u3001\u4f4d\u5bbd\u68c0\u67e5(Width checking)": [[101, "width-checking"]], "\u4e09\u3001\u7ec4\u5408\u903b\u8f91\u73af\u8def(Combinatorial loops)": [[101, "combinatorial-loops"]], "\u6b22\u8fce\u6765\u5230SpinalHDL\u4e2d\u6587\u6587\u6863": [[102, "spinalhdl"]], "\u8bd1\u8005\u5e8f": [[102, "id1"]], "\u524d\u8a00": [[102, "id2"]], "\u7f51\u7ad9\u7684\u76ee\u7684\u548c\u7ed3\u6784": [[102, "id3"]], "\u4ec0\u4e48\u662fSpinalHDL?": [[102, "id5"]], "SpinalHDL\u4e0eVHDL/Verilog\u76f8\u6bd4\u7684\u4f18\u52bf": [[102, "spinalhdlvhdl-verilog"]], "License": [[102, "license"]], "\u5f00\u59cb\uff01": [[102, "id7"]], "Links": [[102, "links"]]}, "indexentries": {}})