;redcode
;assert 1
	SPL 0, <402
	CMP -217, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 0, -14
	ADD 130, 9
	SUB -217, <-120
	SUB <90, 81
	SUB -127, 706
	MOV -7, <-20
	SLT 0, 70
	SLT 21, @12
	SPL 0, <-2
	SPL 0, <-2
	SUB -17, <-130
	ADD #271, <1
	MOV -1, <-20
	SLT 130, 9
	SUB @121, 103
	SUB @127, 106
	MOV @-900, @-815
	MOV @-900, @-815
	SLT #271, <1
	ADD 210, 60
	DJN 0, <402
	CMP -17, <-130
	MOV @-900, @-815
	SUB @0, @2
	CMP -17, <-130
	ADD 210, 60
	ADD 210, 60
	SLT 30, 9
	JMP 0, #2
	MOV @-900, @-815
	SLT 30, 9
	JMP 0, #2
	SUB @121, 106
	ADD 210, 60
	MOV @-900, @-815
	SUB @121, 106
	ADD 210, 60
	JMP 0, #2
	SPL 0, <402
	SPL 0, <402
	ADD 210, 60
	MOV -1, <-20
	SUB <90, 81
	SUB #172, @300
	JMN 0, 0
	ADD 3, 21
