// Seed: 222254178
module module_0 (
    id_1,
    id_2
);
  output tri0 id_2;
  input wire id_1;
  assign id_2 = -1'b0;
endmodule
module module_1 (
    input supply1 id_0,
    output wor id_1,
    output wor id_2,
    input tri1 id_3,
    input uwire id_4,
    input supply1 id_5,
    input wor id_6,
    input tri id_7,
    input wire id_8,
    output supply1 id_9
);
  logic id_11;
  ;
  xor primCall (id_2, id_6, id_8, id_5, id_4, id_0, id_11);
  module_0 modCall_1 (
      id_11,
      id_11
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  output wire id_13;
  module_0 modCall_1 (
      id_3,
      id_11
  );
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  always force id_5 = id_14;
endmodule
