//
//Written by GowinSynthesis
//Tool Version "V1.9.11.02 (64-bit)"
//Sun Sep 14 18:08:15 2025

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/debugger/ip_debugger.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/dvi_tx/dvi_tx.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_clkdiv/gowin_clkdiv.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll/gowin_rpll.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll2/gowin_rpll2.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/msx_slot/msx_slot.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ram/ip_ram.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/sdram/ip_sdram_tangnano20k_c.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/tangnano20k_vdp_cartridge.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette_ram.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command_cache.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_cpu_interface.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_info_collect.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_makeup_pixel.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_select_visible_planes.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_screen_mode.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_sprite.v"
//file21 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_ssg.v"
//file22 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan.v"
//file23 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan_line_buffer.v"
//file24 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_double_buffer.v"
//file25 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out.v"
//file26 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out_bilinear.v"
//file27 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_ram_line_buffer.v"
//file28 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_vram_interface.v"
//file29 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ws2812_led/ip_ws2812_led.v"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  clk14m_d,
  clk215m
)
;
input clk14m_d;
output clk215m;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire pll_lock215;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk215m),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock215),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=14;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=4;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module Gowin_rPLL2 (
  clk14m_d,
  clk85m,
  O_sdram_clk_d,
  pll_lock85
)
;
input clk14m_d;
output clk85m;
output O_sdram_clk_d;
output pll_lock85;
wire clkoutd_o;
wire clkoutd3_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk85m),
    .CLKOUTP(O_sdram_clk_d),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock85),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({VCC,VCC,VCC,VCC}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="false";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=5;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=8;
defparam rpll_inst.PSDA_SEL="1000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL2 */
module Gowin_CLKDIV (
  clk85m,
  pll_lock85,
  clk42m
)
;
input clk85m;
input pll_lock85;
output clk42m;
wire VCC;
wire GND;
  CLKDIV clkdiv_inst (
    .CLKOUT(clk42m),
    .CALIB(GND),
    .HCLKIN(clk85m),
    .RESETN(pll_lock85) 
);
defparam clkdiv_inst.DIV_MODE="2";
defparam clkdiv_inst.GSREN="false";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_CLKDIV */
module msx_slot (
  clk85m,
  n36_6,
  w_bus_vdp_rdata_en,
  slot_wait_d_4,
  slot_rd_n_d,
  slot_wr_n_d,
  slot_iorq_n_d,
  ff_reset_n2_1,
  ff_busy,
  ff_bus_ready,
  slot_a_d,
  slot_d_in,
  w_bus_vdp_rdata,
  w_bus_ioreq,
  w_bus_write,
  slot_data_dir_d,
  p_slot_data_0_7,
  w_bus_valid,
  w_bus_wdata,
  w_bus_address,
  ff_rdata
)
;
input clk85m;
input n36_6;
input w_bus_vdp_rdata_en;
input slot_wait_d_4;
input slot_rd_n_d;
input slot_wr_n_d;
input slot_iorq_n_d;
input ff_reset_n2_1;
input ff_busy;
input ff_bus_ready;
input [7:0] slot_a_d;
input [7:0] slot_d_in;
input [7:0] w_bus_vdp_rdata;
output w_bus_ioreq;
output w_bus_write;
output slot_data_dir_d;
output p_slot_data_0_7;
output w_bus_valid;
output [7:0] w_bus_wdata;
output [1:0] w_bus_address;
output [7:0] ff_rdata;
wire w_active;
wire n230_5;
wire n227_3;
wire ff_write_9;
wire ff_ioreq_7;
wire n73_5;
wire ff_write_10;
wire n89_7;
wire n89_8;
wire n73_7;
wire n89_10;
wire n20_11;
wire n23_7;
wire n92_10;
wire ff_active;
wire ff_initial_busy;
wire ff_slot_rd_n;
wire ff_slot_wr_n;
wire ff_slot_ioreq_n;
wire ff_pre_slot_rd_n;
wire ff_pre_slot_wr_n;
wire ff_pre_slot_ioreq_n;
wire ff_iorq_wr;
wire ff_iorq_rd;
wire ff_slot_address_7_7;
wire ff_slot_data_7_6;
wire [7:0] ff_slot_address;
wire VCC;
wire GND;
  LUT2 w_active_s0 (
    .F(w_active),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam w_active_s0.INIT=4'hE;
  LUT2 n230_s2 (
    .F(n230_5),
    .I0(w_bus_ioreq),
    .I1(ff_reset_n2_1) 
);
defparam n230_s2.INIT=4'h7;
  LUT2 slot_data_dir_d_s (
    .F(slot_data_dir_d),
    .I0(ff_iorq_rd),
    .I1(w_bus_ioreq) 
);
defparam slot_data_dir_d_s.INIT=4'h8;
  LUT2 n227_s0 (
    .F(n227_3),
    .I0(ff_reset_n2_1),
    .I1(n73_7) 
);
defparam n227_s0.INIT=4'h8;
  LUT4 ff_write_s6 (
    .F(ff_write_9),
    .I0(ff_write_10),
    .I1(w_bus_write),
    .I2(ff_ioreq_7),
    .I3(ff_reset_n2_1) 
);
defparam ff_write_s6.INIT=16'h5CFF;
  LUT2 ff_ioreq_s4 (
    .F(ff_ioreq_7),
    .I0(w_bus_valid),
    .I1(ff_active) 
);
defparam ff_ioreq_s4.INIT=4'h1;
  LUT4 n73_s2 (
    .F(n73_5),
    .I0(ff_busy),
    .I1(ff_bus_ready),
    .I2(w_bus_ioreq),
    .I3(w_bus_valid) 
);
defparam n73_s2.INIT=16'h4F00;
  LUT2 ff_write_s7 (
    .F(ff_write_10),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam ff_write_s7.INIT=4'h4;
  LUT3 n89_s2 (
    .F(n89_7),
    .I0(ff_slot_address[2]),
    .I1(ff_slot_address[3]),
    .I2(n89_8) 
);
defparam n89_s2.INIT=8'h40;
  LUT4 n89_s3 (
    .F(n89_8),
    .I0(ff_slot_address[4]),
    .I1(ff_slot_address[5]),
    .I2(ff_slot_address[6]),
    .I3(ff_slot_address[7]) 
);
defparam n89_s3.INIT=16'h0100;
  LUT4 n73_s3 (
    .F(n73_7),
    .I0(w_active),
    .I1(w_bus_valid),
    .I2(ff_active),
    .I3(n89_7) 
);
defparam n73_s3.INIT=16'h0200;
  LUT2 p_slot_data_0_s3 (
    .F(p_slot_data_0_7),
    .I0(ff_iorq_rd),
    .I1(w_bus_ioreq) 
);
defparam p_slot_data_0_s3.INIT=4'h7;
  LUT4 n89_s4 (
    .F(n89_10),
    .I0(n89_7),
    .I1(ff_active),
    .I2(ff_iorq_wr),
    .I3(ff_iorq_rd) 
);
defparam n89_s4.INIT=16'hEEE0;
  LUT4 n20_s3 (
    .F(n20_11),
    .I0(ff_slot_ioreq_n),
    .I1(ff_slot_wr_n),
    .I2(ff_iorq_wr),
    .I3(ff_initial_busy) 
);
defparam n20_s3.INIT=16'hF011;
  LUT4 n23_s3 (
    .F(n23_7),
    .I0(ff_slot_ioreq_n),
    .I1(ff_slot_rd_n),
    .I2(ff_iorq_rd),
    .I3(ff_initial_busy) 
);
defparam n23_s3.INIT=16'hF011;
  LUT3 n92_s4 (
    .F(n92_10),
    .I0(n73_7),
    .I1(n73_5),
    .I2(w_bus_valid) 
);
defparam n92_s4.INIT=8'h1E;
  DFFE ff_slot_address_7_s0 (
    .Q(ff_slot_address[7]),
    .D(slot_a_d[7]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_6_s0 (
    .Q(ff_slot_address[6]),
    .D(slot_a_d[6]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_5_s0 (
    .Q(ff_slot_address[5]),
    .D(slot_a_d[5]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_4_s0 (
    .Q(ff_slot_address[4]),
    .D(slot_a_d[4]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_3_s0 (
    .Q(ff_slot_address[3]),
    .D(slot_a_d[3]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_2_s0 (
    .Q(ff_slot_address[2]),
    .D(slot_a_d[2]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_1_s0 (
    .Q(ff_slot_address[1]),
    .D(slot_a_d[1]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_0_s0 (
    .Q(ff_slot_address[0]),
    .D(slot_a_d[0]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_data_7_s0 (
    .Q(w_bus_wdata[7]),
    .D(slot_d_in[7]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_6_s0 (
    .Q(w_bus_wdata[6]),
    .D(slot_d_in[6]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_5_s0 (
    .Q(w_bus_wdata[5]),
    .D(slot_d_in[5]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_4_s0 (
    .Q(w_bus_wdata[4]),
    .D(slot_d_in[4]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_3_s0 (
    .Q(w_bus_wdata[3]),
    .D(slot_d_in[3]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_2_s0 (
    .Q(w_bus_wdata[2]),
    .D(slot_d_in[2]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_1_s0 (
    .Q(w_bus_wdata[1]),
    .D(slot_d_in[1]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_0_s0 (
    .Q(w_bus_wdata[0]),
    .D(slot_d_in[0]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFR ff_active_s0 (
    .Q(ff_active),
    .D(w_active),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_active_s0.INIT=1'b0;
  DFFRE ff_ioreq_s0 (
    .Q(w_bus_ioreq),
    .D(n89_10),
    .CLK(clk85m),
    .CE(ff_ioreq_7),
    .RESET(n36_6) 
);
defparam ff_ioreq_s0.INIT=1'b0;
  DFFE ff_bus_address_1_s0 (
    .Q(w_bus_address[1]),
    .D(ff_slot_address[1]),
    .CLK(clk85m),
    .CE(n227_3) 
);
  DFFE ff_bus_address_0_s0 (
    .Q(w_bus_address[0]),
    .D(ff_slot_address[0]),
    .CLK(clk85m),
    .CE(n227_3) 
);
  DFFRE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(w_bus_vdp_rdata[7]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_7_s0.INIT=1'b0;
  DFFRE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(w_bus_vdp_rdata[6]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_6_s0.INIT=1'b0;
  DFFRE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(w_bus_vdp_rdata[5]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_5_s0.INIT=1'b0;
  DFFRE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(w_bus_vdp_rdata[4]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_4_s0.INIT=1'b0;
  DFFRE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(w_bus_vdp_rdata[3]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_3_s0.INIT=1'b0;
  DFFRE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(w_bus_vdp_rdata[2]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_2_s0.INIT=1'b0;
  DFFRE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(w_bus_vdp_rdata[1]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_1_s0.INIT=1'b0;
  DFFRE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(w_bus_vdp_rdata[0]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_0_s0.INIT=1'b0;
  DFFS ff_initial_busy_s0 (
    .Q(ff_initial_busy),
    .D(slot_wait_d_4),
    .CLK(clk85m),
    .SET(n36_6) 
);
defparam ff_initial_busy_s0.INIT=1'b1;
  DFF ff_write_s2 (
    .Q(w_bus_write),
    .D(ff_write_9),
    .CLK(clk85m) 
);
defparam ff_write_s2.INIT=1'b0;
  DFFS ff_slot_rd_n_s1 (
    .Q(ff_slot_rd_n),
    .D(ff_pre_slot_rd_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_rd_n_s1.INIT=1'b1;
  DFFS ff_slot_wr_n_s1 (
    .Q(ff_slot_wr_n),
    .D(ff_pre_slot_wr_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_wr_n_s1.INIT=1'b1;
  DFFS ff_slot_ioreq_n_s1 (
    .Q(ff_slot_ioreq_n),
    .D(ff_pre_slot_ioreq_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_ioreq_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_rd_n_s1 (
    .Q(ff_pre_slot_rd_n),
    .D(slot_rd_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_rd_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_wr_n_s1 (
    .Q(ff_pre_slot_wr_n),
    .D(slot_wr_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_wr_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_ioreq_n_s1 (
    .Q(ff_pre_slot_ioreq_n),
    .D(slot_iorq_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_ioreq_n_s1.INIT=1'b1;
  DFFC ff_iorq_wr_s3 (
    .Q(ff_iorq_wr),
    .D(n20_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_wr_s3.INIT=1'b0;
  DFFC ff_iorq_rd_s2 (
    .Q(ff_iorq_rd),
    .D(n23_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_rd_s2.INIT=1'b0;
  DFFR ff_valid_s2 (
    .Q(w_bus_valid),
    .D(n92_10),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_valid_s2.INIT=1'b0;
  INV ff_slot_address_7_s3 (
    .O(ff_slot_address_7_7),
    .I(ff_slot_ioreq_n) 
);
  INV ff_slot_data_7_s3 (
    .O(ff_slot_data_7_6),
    .I(ff_slot_wr_n) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_slot */
module vdp_cpu_interface (
  w_bus_write,
  clk85m,
  n36_6,
  ff_reset_n2_1,
  w_bus_valid,
  w_cpu_vram_rdata_en,
  w_status_command_execute,
  n1195_7,
  w_pre_vram_refresh,
  ff_vram_refresh,
  n185_5,
  w_sprite_collision,
  w_status_border_detect,
  w_status_transfer_ready,
  n309_13,
  w_bus_ioreq,
  w_bus_wdata,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_status_color,
  w_bus_address,
  w_cpu_vram_rdata,
  w_status_border_position,
  w_screen_pos_y,
  ff_half_count_0,
  ff_half_count_1,
  ff_half_count_2,
  ff_half_count_3,
  ff_half_count_4,
  ff_half_count_5,
  ff_half_count_6,
  ff_half_count_7,
  ff_half_count_8,
  ff_half_count_9,
  ff_half_count_12,
  w_register_write,
  w_pulse1,
  w_cpu_vram_write,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_display_on,
  reg_sprite_disable,
  reg_color0_opaque,
  reg_50hz_mode,
  reg_interleaving_mode,
  reg_interlace_mode,
  reg_212lines_mode,
  reg_scroll_planes,
  reg_left_mask,
  reg_yjk_mode,
  reg_yae_mode,
  w_palette_valid,
  w_bus_vdp_rdata_en,
  ff_bus_ready,
  w_pulse2,
  n28_4,
  n31_3,
  n1646_4,
  n1656_4,
  n1680_4,
  n1686_4,
  n964_35,
  n959_41,
  n959_42,
  ff_busy,
  n1061_22,
  w_register_data,
  w_register_num,
  w_cpu_vram_wdata,
  reg_screen_mode,
  reg_pattern_name_table_base,
  reg_color_table_base,
  reg_pattern_generator_table_base,
  reg_sprite_attribute_table_base,
  reg_sprite_pattern_generator_table_base,
  reg_backdrop_color,
  reg_text_back_color,
  reg_blink_period,
  ff_status_register_pointer,
  reg_display_adjust,
  reg_vertical_offset,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  w_palette_r,
  w_palette_b,
  w_palette_g,
  w_bus_vdp_rdata,
  w_cpu_vram_address,
  w_palette_num
)
;
input w_bus_write;
input clk85m;
input n36_6;
input ff_reset_n2_1;
input w_bus_valid;
input w_cpu_vram_rdata_en;
input w_status_command_execute;
input n1195_7;
input w_pre_vram_refresh;
input ff_vram_refresh;
input n185_5;
input w_sprite_collision;
input w_status_border_detect;
input w_status_transfer_ready;
input n309_13;
input w_bus_ioreq;
input [7:0] w_bus_wdata;
input [8:0] w_sprite_collision_x;
input [8:0] w_sprite_collision_y;
input [7:0] w_status_color;
input [1:0] w_bus_address;
input [7:0] w_cpu_vram_rdata;
input [8:0] w_status_border_position;
input [9:0] w_screen_pos_y;
input ff_half_count_0;
input ff_half_count_1;
input ff_half_count_2;
input ff_half_count_3;
input ff_half_count_4;
input ff_half_count_5;
input ff_half_count_6;
input ff_half_count_7;
input ff_half_count_8;
input ff_half_count_9;
input ff_half_count_12;
output w_register_write;
output w_pulse1;
output w_cpu_vram_write;
output reg_sprite_magify;
output reg_sprite_16x16;
output reg_display_on;
output reg_sprite_disable;
output reg_color0_opaque;
output reg_50hz_mode;
output reg_interleaving_mode;
output reg_interlace_mode;
output reg_212lines_mode;
output reg_scroll_planes;
output reg_left_mask;
output reg_yjk_mode;
output reg_yae_mode;
output w_palette_valid;
output w_bus_vdp_rdata_en;
output ff_bus_ready;
output w_pulse2;
output n28_4;
output n31_3;
output n1646_4;
output n1656_4;
output n1680_4;
output n1686_4;
output n964_35;
output n959_41;
output n959_42;
output ff_busy;
output n1061_22;
output [7:0] w_register_data;
output [5:0] w_register_num;
output [7:0] w_cpu_vram_wdata;
output [4:0] reg_screen_mode;
output [16:10] reg_pattern_name_table_base;
output [16:6] reg_color_table_base;
output [16:11] reg_pattern_generator_table_base;
output [16:7] reg_sprite_attribute_table_base;
output [16:11] reg_sprite_pattern_generator_table_base;
output [7:0] reg_backdrop_color;
output [7:0] reg_text_back_color;
output [7:0] reg_blink_period;
output [3:0] ff_status_register_pointer;
output [7:0] reg_display_adjust;
output [7:0] reg_vertical_offset;
output [2:0] reg_horizontal_offset_l;
output [8:3] reg_horizontal_offset_h;
output [2:0] w_palette_r;
output [2:0] w_palette_b;
output [2:0] w_palette_g;
output [7:0] w_bus_vdp_rdata;
output [16:0] w_cpu_vram_address;
output [3:0] w_palette_num;
wire n966_28;
wire n966_29;
wire n23_3;
wire n26_5;
wire n30_4;
wire n96_3;
wire n123_3;
wire n124_3;
wire n125_3;
wire n126_3;
wire n127_3;
wire n128_3;
wire n200_3;
wire n201_3;
wire n202_3;
wire n203_3;
wire n204_3;
wire n205_3;
wire n377_3;
wire n378_3;
wire n379_3;
wire n380_3;
wire n381_3;
wire n382_3;
wire n383_3;
wire n384_3;
wire n385_3;
wire n386_3;
wire n387_3;
wire n388_3;
wire n389_3;
wire n390_3;
wire n391_3;
wire n392_3;
wire n393_3;
wire n879_3;
wire n919_3;
wire n920_3;
wire n921_3;
wire n922_3;
wire n1004_3;
wire n1005_3;
wire n1006_3;
wire n1007_3;
wire n1008_3;
wire n1009_3;
wire n1010_3;
wire n1011_3;
wire n1521_4;
wire n1541_3;
wire n959_37;
wire n960_36;
wire n961_38;
wire n962_35;
wire n963_39;
wire n964_32;
wire n964_34;
wire n965_41;
wire n966_37;
wire n966_39;
wire ff_palette_g_2_5;
wire ff_register_write_7;
wire ff_register_num_5_7;
wire ff_register_pointer_5_8;
wire ff_vram_address_16_6;
wire ff_vram_address_13_6;
wire ff_color_palette_valid_7;
wire n1061_8;
wire n1064_8;
wire n230_6;
wire n229_6;
wire n228_6;
wire n227_6;
wire n226_6;
wire n225_6;
wire n224_6;
wire n223_6;
wire n966_41;
wire n1061_10;
wire n1064_10;
wire n255_8;
wire n1012_6;
wire n200_4;
wire n202_4;
wire n203_4;
wire n377_4;
wire n378_4;
wire n380_4;
wire n381_4;
wire n382_4;
wire n385_4;
wire n386_4;
wire n388_4;
wire n1636_4;
wire n391_4;
wire n392_4;
wire n393_4;
wire n393_5;
wire n1639_4;
wire n1653_4;
wire n1721_4;
wire n1745_4;
wire n920_4;
wire n1004_4;
wire n1005_4;
wire n1006_4;
wire n1007_4;
wire n1008_4;
wire n1009_4;
wire n1010_4;
wire n1011_4;
wire n959_39;
wire n959_40;
wire n960_37;
wire n961_39;
wire n962_36;
wire n963_40;
wire n964_36;
wire n965_42;
wire n966_42;
wire n966_43;
wire ff_vram_valid_7;
wire ff_vram_valid_9;
wire ff_vram_address_16_7;
wire ff_vram_address_13_7;
wire n1061_11;
wire n1064_11;
wire n1064_12;
wire n1064_13;
wire n379_5;
wire n391_5;
wire n959_43;
wire n960_38;
wire n960_39;
wire n961_40;
wire n962_37;
wire n962_38;
wire n963_41;
wire n964_37;
wire n965_43;
wire n1061_13;
wire n1061_14;
wire n1061_15;
wire n1064_15;
wire n1064_16;
wire n1064_17;
wire n959_44;
wire n963_42;
wire n1061_17;
wire n1061_18;
wire n201_6;
wire n387_6;
wire n919_6;
wire n1795_5;
wire ff_vram_address_inc_8;
wire ff_vram_write_8;
wire ff_vram_valid_11;
wire n1061_20;
wire n383_6;
wire n379_8;
wire n1701_5;
wire n1664_6;
wire n1709_5;
wire n1672_6;
wire ff_vram_address_16_10;
wire n1680_6;
wire n1737_5;
wire n1717_5;
wire n1686_6;
wire n384_6;
wire n1064_19;
wire n959_46;
wire n879_6;
wire n1694_5;
wire n1636_7;
wire ff_vram_valid_13;
wire n1004_7;
wire n96_6;
wire n881_5;
wire n219_5;
wire n1515_7;
wire n1745_6;
wire n1697_5;
wire n1639_6;
wire n1750_5;
wire n1721_6;
wire n1653_6;
wire n1646_6;
wire n1756_5;
wire n1729_5;
wire n1670_5;
wire n1656_6;
wire n47_8;
wire n254_10;
wire n923_14;
wire ff_bus_write;
wire ff_port0;
wire ff_port1;
wire ff_port2;
wire ff_port3;
wire ff_bus_valid;
wire ff_not_increment;
wire ff_line_interrupt_enable;
wire ff_frame_interrupt_enable;
wire ff_vram_type;
wire ff_2nd_access;
wire ff_frame_interrupt;
wire ff_line_interrupt;
wire ff_color_palette_g_phase;
wire n966_31;
wire n966_33;
wire n966_35;
wire n131_5;
wire n243_8;
wire [7:0] ff_bus_wdata;
wire [7:0] reg_interrupt_line;
wire [7:0] ff_status_register;
wire [5:0] ff_register_pointer;
wire VCC;
wire GND;
  LUT3 n966_s31 (
    .F(n966_28),
    .I0(w_sprite_collision_x[8]),
    .I1(w_sprite_collision_y[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s31.INIT=8'hCA;
  LUT3 n966_s32 (
    .F(n966_29),
    .I0(w_sprite_collision_y[8]),
    .I1(w_status_color[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s32.INIT=8'hCA;
  LUT2 n23_s0 (
    .F(n23_3),
    .I0(w_bus_valid),
    .I1(ff_bus_ready) 
);
defparam n23_s0.INIT=4'h8;
  LUT2 n26_s2 (
    .F(n26_5),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n26_s2.INIT=4'h1;
  LUT2 n28_s1 (
    .F(n28_4),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n28_s1.INIT=4'h4;
  LUT2 n30_s1 (
    .F(n30_4),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]) 
);
defparam n30_s1.INIT=4'h4;
  LUT2 n31_s0 (
    .F(n31_3),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n31_s0.INIT=4'h8;
  LUT3 n96_s0 (
    .F(n96_3),
    .I0(n96_6),
    .I1(ff_bus_wdata[7]),
    .I2(n1515_7) 
);
defparam n96_s0.INIT=8'hCA;
  LUT3 n123_s0 (
    .F(n123_3),
    .I0(ff_bus_wdata[5]),
    .I1(ff_register_pointer[5]),
    .I2(n1515_7) 
);
defparam n123_s0.INIT=8'hAC;
  LUT3 n124_s0 (
    .F(n124_3),
    .I0(ff_bus_wdata[4]),
    .I1(ff_register_pointer[4]),
    .I2(n1515_7) 
);
defparam n124_s0.INIT=8'hAC;
  LUT3 n125_s0 (
    .F(n125_3),
    .I0(ff_bus_wdata[3]),
    .I1(ff_register_pointer[3]),
    .I2(n1515_7) 
);
defparam n125_s0.INIT=8'hAC;
  LUT3 n126_s0 (
    .F(n126_3),
    .I0(ff_bus_wdata[2]),
    .I1(ff_register_pointer[2]),
    .I2(n1515_7) 
);
defparam n126_s0.INIT=8'hAC;
  LUT3 n127_s0 (
    .F(n127_3),
    .I0(ff_bus_wdata[1]),
    .I1(ff_register_pointer[1]),
    .I2(n1515_7) 
);
defparam n127_s0.INIT=8'hAC;
  LUT3 n128_s0 (
    .F(n128_3),
    .I0(ff_bus_wdata[0]),
    .I1(ff_register_pointer[0]),
    .I2(n1515_7) 
);
defparam n128_s0.INIT=8'hAC;
  LUT3 n200_s0 (
    .F(n200_3),
    .I0(n200_4),
    .I1(w_register_data[5]),
    .I2(n96_6) 
);
defparam n200_s0.INIT=8'hAC;
  LUT4 n201_s0 (
    .F(n201_3),
    .I0(w_register_data[4]),
    .I1(ff_register_pointer[4]),
    .I2(n201_6),
    .I3(n96_6) 
);
defparam n201_s0.INIT=16'h3CAA;
  LUT3 n202_s0 (
    .F(n202_3),
    .I0(n202_4),
    .I1(w_register_data[3]),
    .I2(n96_6) 
);
defparam n202_s0.INIT=8'hAC;
  LUT4 n203_s0 (
    .F(n203_3),
    .I0(w_register_data[2]),
    .I1(ff_register_pointer[2]),
    .I2(n203_4),
    .I3(n96_6) 
);
defparam n203_s0.INIT=16'h3CAA;
  LUT4 n204_s0 (
    .F(n204_3),
    .I0(w_register_data[1]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]),
    .I3(n96_6) 
);
defparam n204_s0.INIT=16'h3CAA;
  LUT3 n205_s0 (
    .F(n205_3),
    .I0(w_register_data[0]),
    .I1(ff_register_pointer[0]),
    .I2(n96_6) 
);
defparam n205_s0.INIT=8'h3A;
  LUT3 n377_s0 (
    .F(n377_3),
    .I0(n377_4),
    .I1(ff_bus_wdata[5]),
    .I2(w_pulse2) 
);
defparam n377_s0.INIT=8'hAC;
  LUT3 n378_s0 (
    .F(n378_3),
    .I0(n378_4),
    .I1(ff_bus_wdata[4]),
    .I2(w_pulse2) 
);
defparam n378_s0.INIT=8'hAC;
  LUT4 n379_s0 (
    .F(n379_3),
    .I0(ff_bus_wdata[3]),
    .I1(w_cpu_vram_address[11]),
    .I2(n379_8),
    .I3(w_pulse2) 
);
defparam n379_s0.INIT=16'h3CAA;
  LUT4 n380_s0 (
    .F(n380_3),
    .I0(ff_bus_wdata[2]),
    .I1(w_cpu_vram_address[10]),
    .I2(n380_4),
    .I3(w_pulse2) 
);
defparam n380_s0.INIT=16'h3CAA;
  LUT3 n381_s0 (
    .F(n381_3),
    .I0(n381_4),
    .I1(ff_bus_wdata[1]),
    .I2(w_pulse2) 
);
defparam n381_s0.INIT=8'hAC;
  LUT3 n382_s0 (
    .F(n382_3),
    .I0(n382_4),
    .I1(ff_bus_wdata[0]),
    .I2(w_pulse2) 
);
defparam n382_s0.INIT=8'hAC;
  LUT4 n383_s0 (
    .F(n383_3),
    .I0(w_register_data[7]),
    .I1(w_cpu_vram_address[7]),
    .I2(n383_6),
    .I3(w_pulse2) 
);
defparam n383_s0.INIT=16'h3CAA;
  LUT3 n384_s0 (
    .F(n384_3),
    .I0(w_register_data[6]),
    .I1(n384_6),
    .I2(w_pulse2) 
);
defparam n384_s0.INIT=8'hCA;
  LUT4 n385_s0 (
    .F(n385_3),
    .I0(w_register_data[5]),
    .I1(w_cpu_vram_address[5]),
    .I2(n385_4),
    .I3(w_pulse2) 
);
defparam n385_s0.INIT=16'h3CAA;
  LUT4 n386_s0 (
    .F(n386_3),
    .I0(w_register_data[4]),
    .I1(w_cpu_vram_address[4]),
    .I2(n386_4),
    .I3(w_pulse2) 
);
defparam n386_s0.INIT=16'h3CAA;
  LUT3 n387_s0 (
    .F(n387_3),
    .I0(n387_6),
    .I1(w_register_data[3]),
    .I2(w_pulse2) 
);
defparam n387_s0.INIT=8'hAC;
  LUT4 n388_s0 (
    .F(n388_3),
    .I0(w_register_data[2]),
    .I1(w_cpu_vram_address[2]),
    .I2(n388_4),
    .I3(w_pulse2) 
);
defparam n388_s0.INIT=16'h3CAA;
  LUT4 n389_s0 (
    .F(n389_3),
    .I0(w_register_data[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(w_pulse2) 
);
defparam n389_s0.INIT=16'h3CAA;
  LUT3 n390_s0 (
    .F(n390_3),
    .I0(w_cpu_vram_address[0]),
    .I1(w_register_data[0]),
    .I2(w_pulse2) 
);
defparam n390_s0.INIT=8'h5C;
  LUT4 n391_s0 (
    .F(n391_3),
    .I0(ff_vram_type),
    .I1(w_register_data[2]),
    .I2(n391_4),
    .I3(w_pulse2) 
);
defparam n391_s0.INIT=16'hF088;
  LUT4 n392_s0 (
    .F(n392_3),
    .I0(ff_vram_type),
    .I1(w_register_data[1]),
    .I2(n392_4),
    .I3(w_pulse2) 
);
defparam n392_s0.INIT=16'hF088;
  LUT4 n393_s0 (
    .F(n393_3),
    .I0(n393_4),
    .I1(w_cpu_vram_address[14]),
    .I2(n393_5),
    .I3(w_pulse2) 
);
defparam n393_s0.INIT=16'h3CAA;
  LUT4 n879_s0 (
    .F(n879_3),
    .I0(w_register_write),
    .I1(n881_5),
    .I2(w_palette_valid),
    .I3(n879_6) 
);
defparam n879_s0.INIT=16'hFF10;
  LUT3 n919_s0 (
    .F(n919_3),
    .I0(n919_6),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n919_s0.INIT=8'hCA;
  LUT4 n920_s0 (
    .F(n920_3),
    .I0(w_register_data[2]),
    .I1(w_palette_num[2]),
    .I2(n920_4),
    .I3(w_register_write) 
);
defparam n920_s0.INIT=16'hAA3C;
  LUT4 n921_s0 (
    .F(n921_3),
    .I0(w_register_data[1]),
    .I1(w_palette_num[0]),
    .I2(w_palette_num[1]),
    .I3(w_register_write) 
);
defparam n921_s0.INIT=16'hAA3C;
  LUT3 n922_s0 (
    .F(n922_3),
    .I0(w_palette_num[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n922_s0.INIT=8'hC5;
  LUT4 n1004_s0 (
    .F(n1004_3),
    .I0(n1004_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[7]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1004_s0.INIT=16'hF044;
  LUT4 n1005_s0 (
    .F(n1005_3),
    .I0(n1005_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[6]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1005_s0.INIT=16'hF044;
  LUT4 n1006_s0 (
    .F(n1006_3),
    .I0(n1006_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[5]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1006_s0.INIT=16'hF044;
  LUT4 n1007_s0 (
    .F(n1007_3),
    .I0(n1007_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[4]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1007_s0.INIT=16'hF044;
  LUT4 n1008_s0 (
    .F(n1008_3),
    .I0(n1008_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[3]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1008_s0.INIT=16'hF044;
  LUT4 n1009_s0 (
    .F(n1009_3),
    .I0(n1009_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[2]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1009_s0.INIT=16'hF044;
  LUT4 n1010_s0 (
    .F(n1010_3),
    .I0(n1010_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[1]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1010_s0.INIT=16'hF044;
  LUT4 n1011_s0 (
    .F(n1011_3),
    .I0(n1011_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[0]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1011_s0.INIT=16'hF044;
  LUT3 n1521_s1 (
    .F(n1521_4),
    .I0(n96_6),
    .I1(ff_2nd_access),
    .I2(n1515_7) 
);
defparam n1521_s1.INIT=8'h3A;
  LUT3 n1541_s0 (
    .F(n1541_3),
    .I0(n96_6),
    .I1(n1639_4),
    .I2(n1721_4) 
);
defparam n1541_s0.INIT=8'h40;
  LUT4 n959_s23 (
    .F(n959_37),
    .I0(n959_46),
    .I1(w_status_border_position[7]),
    .I2(n959_39),
    .I3(n959_40) 
);
defparam n959_s23.INIT=16'h000D;
  LUT3 n960_s22 (
    .F(n960_36),
    .I0(n959_46),
    .I1(w_status_border_position[6]),
    .I2(n960_37) 
);
defparam n960_s22.INIT=8'h0D;
  LUT4 n961_s22 (
    .F(n961_38),
    .I0(w_status_border_position[5]),
    .I1(n959_46),
    .I2(ff_status_register_pointer[3]),
    .I3(n961_39) 
);
defparam n961_s22.INIT=16'hBBB0;
  LUT3 n962_s21 (
    .F(n962_35),
    .I0(n959_46),
    .I1(w_status_border_position[4]),
    .I2(n962_36) 
);
defparam n962_s21.INIT=8'h0D;
  LUT4 n963_s23 (
    .F(n963_39),
    .I0(w_status_border_position[3]),
    .I1(n959_46),
    .I2(ff_status_register_pointer[3]),
    .I3(n963_40) 
);
defparam n963_s23.INIT=16'hBBB0;
  LUT4 n964_s20 (
    .F(n964_32),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n964_s20.INIT=16'hC1CE;
  LUT4 n964_s21 (
    .F(n964_34),
    .I0(w_status_border_position[2]),
    .I1(n964_35),
    .I2(n964_36),
    .I3(ff_status_register_pointer[3]) 
);
defparam n964_s21.INIT=16'hBB0F;
  LUT4 n965_s23 (
    .F(n965_41),
    .I0(w_status_border_position[1]),
    .I1(n959_46),
    .I2(ff_status_register_pointer[3]),
    .I3(n965_42) 
);
defparam n965_s23.INIT=16'hB0BB;
  LUT3 n966_s34 (
    .F(n966_37),
    .I0(w_status_command_execute),
    .I1(w_sprite_collision_x[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s34.INIT=8'hCA;
  LUT4 n966_s25 (
    .F(n966_39),
    .I0(n966_42),
    .I1(n966_43),
    .I2(n966_35),
    .I3(ff_status_register_pointer[3]) 
);
defparam n966_s25.INIT=16'hBBF0;
  LUT4 ff_palette_g_2_s2 (
    .F(ff_palette_g_2_5),
    .I0(w_register_write),
    .I1(ff_reset_n2_1),
    .I2(ff_color_palette_g_phase),
    .I3(n881_5) 
);
defparam ff_palette_g_2_s2.INIT=16'h4000;
  LUT3 ff_register_write_s4 (
    .F(ff_register_write_7),
    .I0(n1515_7),
    .I1(ff_2nd_access),
    .I2(ff_busy) 
);
defparam ff_register_write_s4.INIT=8'h0D;
  LUT3 ff_register_num_5_s4 (
    .F(ff_register_num_5_7),
    .I0(n96_6),
    .I1(ff_2nd_access),
    .I2(n1515_7) 
);
defparam ff_register_num_5_s4.INIT=8'hCA;
  LUT3 ff_register_pointer_5_s3 (
    .F(ff_register_pointer_5_8),
    .I0(ff_not_increment),
    .I1(n96_6),
    .I2(n1541_3) 
);
defparam ff_register_pointer_5_s3.INIT=8'hF4;
  LUT4 ff_vram_address_16_s3 (
    .F(ff_vram_address_16_6),
    .I0(ff_vram_address_16_7),
    .I1(ff_vram_type),
    .I2(ff_vram_address_16_10),
    .I3(w_pulse2) 
);
defparam ff_vram_address_16_s3.INIT=16'h44F0;
  LUT4 ff_vram_address_13_s3 (
    .F(ff_vram_address_13_6),
    .I0(ff_vram_address_16_10),
    .I1(n1515_7),
    .I2(ff_vram_address_13_7),
    .I3(w_pulse2) 
);
defparam ff_vram_address_13_s3.INIT=16'hFF40;
  LUT3 ff_color_palette_valid_s4 (
    .F(ff_color_palette_valid_7),
    .I0(n881_5),
    .I1(ff_color_palette_g_phase),
    .I2(w_register_write) 
);
defparam ff_color_palette_valid_s4.INIT=8'h0D;
  LUT4 n1061_s3 (
    .F(n1061_8),
    .I0(n1061_11),
    .I1(ff_frame_interrupt_enable),
    .I2(n1061_22),
    .I3(n1195_7) 
);
defparam n1061_s3.INIT=16'h0BFF;
  LUT4 n1064_s3 (
    .F(n1064_8),
    .I0(n1064_11),
    .I1(n1064_12),
    .I2(n1064_13),
    .I3(n1064_10) 
);
defparam n1064_s3.INIT=16'h80FF;
  LUT2 n230_s1 (
    .F(n230_6),
    .I0(ff_bus_wdata[0]),
    .I1(n219_5) 
);
defparam n230_s1.INIT=4'h8;
  LUT2 n229_s1 (
    .F(n229_6),
    .I0(ff_bus_wdata[1]),
    .I1(n219_5) 
);
defparam n229_s1.INIT=4'h8;
  LUT2 n228_s1 (
    .F(n228_6),
    .I0(ff_bus_wdata[2]),
    .I1(n219_5) 
);
defparam n228_s1.INIT=4'h8;
  LUT2 n227_s1 (
    .F(n227_6),
    .I0(ff_bus_wdata[3]),
    .I1(n219_5) 
);
defparam n227_s1.INIT=4'h8;
  LUT2 n226_s1 (
    .F(n226_6),
    .I0(ff_bus_wdata[4]),
    .I1(n219_5) 
);
defparam n226_s1.INIT=4'h8;
  LUT2 n225_s1 (
    .F(n225_6),
    .I0(ff_bus_wdata[5]),
    .I1(n219_5) 
);
defparam n225_s1.INIT=4'h8;
  LUT2 n224_s1 (
    .F(n224_6),
    .I0(ff_bus_wdata[6]),
    .I1(n219_5) 
);
defparam n224_s1.INIT=4'h8;
  LUT2 n223_s1 (
    .F(n223_6),
    .I0(ff_bus_wdata[7]),
    .I1(n219_5) 
);
defparam n223_s1.INIT=4'h8;
  LUT2 n966_s33 (
    .F(n966_41),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_line_interrupt) 
);
defparam n966_s33.INIT=4'h8;
  LUT3 n1061_s4 (
    .F(n1061_10),
    .I0(n1061_22),
    .I1(ff_frame_interrupt_enable),
    .I2(n1195_7) 
);
defparam n1061_s4.INIT=8'hE0;
  LUT3 n1064_s4 (
    .F(n1064_10),
    .I0(n1064_19),
    .I1(ff_line_interrupt_enable),
    .I2(n1061_22) 
);
defparam n1064_s4.INIT=8'h5C;
  LUT3 n255_s3 (
    .F(n255_8),
    .I0(w_pulse2),
    .I1(ff_bus_write),
    .I2(w_cpu_vram_rdata_en) 
);
defparam n255_s3.INIT=8'hF4;
  LUT3 n1012_s1 (
    .F(n1012_6),
    .I0(ff_port0),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata_en) 
);
defparam n1012_s1.INIT=8'hF4;
  LUT3 n200_s1 (
    .F(n200_4),
    .I0(ff_register_pointer[4]),
    .I1(n201_6),
    .I2(ff_register_pointer[5]) 
);
defparam n200_s1.INIT=8'h78;
  LUT4 n202_s1 (
    .F(n202_4),
    .I0(ff_register_pointer[2]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]),
    .I3(ff_register_pointer[3]) 
);
defparam n202_s1.INIT=16'h7F80;
  LUT2 n203_s1 (
    .F(n203_4),
    .I0(ff_register_pointer[1]),
    .I1(ff_register_pointer[0]) 
);
defparam n203_s1.INIT=4'h8;
  LUT4 n377_s1 (
    .F(n377_4),
    .I0(w_cpu_vram_address[12]),
    .I1(w_cpu_vram_address[11]),
    .I2(n379_8),
    .I3(w_cpu_vram_address[13]) 
);
defparam n377_s1.INIT=16'h7F80;
  LUT3 n378_s1 (
    .F(n378_4),
    .I0(w_cpu_vram_address[11]),
    .I1(n379_8),
    .I2(w_cpu_vram_address[12]) 
);
defparam n378_s1.INIT=8'h78;
  LUT4 n380_s1 (
    .F(n380_4),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[8]),
    .I2(w_cpu_vram_address[7]),
    .I3(n383_6) 
);
defparam n380_s1.INIT=16'h8000;
  LUT4 n381_s1 (
    .F(n381_4),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[7]),
    .I2(n383_6),
    .I3(w_cpu_vram_address[9]) 
);
defparam n381_s1.INIT=16'h7F80;
  LUT3 n382_s1 (
    .F(n382_4),
    .I0(w_cpu_vram_address[7]),
    .I1(n383_6),
    .I2(w_cpu_vram_address[8]) 
);
defparam n382_s1.INIT=8'h78;
  LUT2 n385_s1 (
    .F(n385_4),
    .I0(w_cpu_vram_address[4]),
    .I1(n386_4) 
);
defparam n385_s1.INIT=4'h8;
  LUT4 n386_s1 (
    .F(n386_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[3]),
    .I2(w_cpu_vram_address[2]),
    .I3(w_cpu_vram_address[1]) 
);
defparam n386_s1.INIT=16'h8000;
  LUT2 n388_s1 (
    .F(n388_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]) 
);
defparam n388_s1.INIT=4'h8;
  LUT4 n1636_s1 (
    .F(n1636_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_num[5]),
    .I3(w_register_write) 
);
defparam n1636_s1.INIT=16'h0100;
  LUT4 n391_s1 (
    .F(n391_4),
    .I0(w_cpu_vram_address[15]),
    .I1(n379_8),
    .I2(n391_5),
    .I3(w_cpu_vram_address[16]) 
);
defparam n391_s1.INIT=16'h7F80;
  LUT4 n392_s1 (
    .F(n392_4),
    .I0(n379_5),
    .I1(n383_6),
    .I2(n391_5),
    .I3(w_cpu_vram_address[15]) 
);
defparam n392_s1.INIT=16'h7F80;
  LUT2 n393_s1 (
    .F(n393_4),
    .I0(w_register_data[0]),
    .I1(ff_vram_type) 
);
defparam n393_s1.INIT=4'h8;
  LUT4 n393_s2 (
    .F(n393_5),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[12]),
    .I2(w_cpu_vram_address[11]),
    .I3(n379_8) 
);
defparam n393_s2.INIT=16'h8000;
  LUT3 n1639_s1 (
    .F(n1639_4),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]) 
);
defparam n1639_s1.INIT=8'h10;
  LUT3 n1646_s1 (
    .F(n1646_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]) 
);
defparam n1646_s1.INIT=8'h10;
  LUT4 n1653_s1 (
    .F(n1653_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[5]),
    .I2(w_register_write),
    .I3(w_register_num[3]) 
);
defparam n1653_s1.INIT=16'h1000;
  LUT3 n1656_s1 (
    .F(n1656_4),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]) 
);
defparam n1656_s1.INIT=8'h40;
  LUT3 n1680_s1 (
    .F(n1680_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]) 
);
defparam n1680_s1.INIT=8'h40;
  LUT3 n1686_s1 (
    .F(n1686_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]) 
);
defparam n1686_s1.INIT=8'h80;
  LUT4 n1721_s1 (
    .F(n1721_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[5]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1721_s1.INIT=16'h1000;
  LUT4 n1745_s1 (
    .F(n1745_4),
    .I0(w_register_num[5]),
    .I1(w_register_num[3]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1745_s1.INIT=16'h4000;
  LUT2 n920_s1 (
    .F(n920_4),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[1]) 
);
defparam n920_s1.INIT=4'h8;
  LUT3 n1004_s1 (
    .F(n1004_4),
    .I0(ff_port0),
    .I1(ff_status_register[7]),
    .I2(ff_port1) 
);
defparam n1004_s1.INIT=8'h10;
  LUT3 n1005_s1 (
    .F(n1005_4),
    .I0(ff_port0),
    .I1(ff_status_register[6]),
    .I2(ff_port1) 
);
defparam n1005_s1.INIT=8'h10;
  LUT3 n1006_s1 (
    .F(n1006_4),
    .I0(ff_port0),
    .I1(ff_status_register[5]),
    .I2(ff_port1) 
);
defparam n1006_s1.INIT=8'h10;
  LUT3 n1007_s1 (
    .F(n1007_4),
    .I0(ff_port0),
    .I1(ff_status_register[4]),
    .I2(ff_port1) 
);
defparam n1007_s1.INIT=8'h10;
  LUT3 n1008_s1 (
    .F(n1008_4),
    .I0(ff_port0),
    .I1(ff_status_register[3]),
    .I2(ff_port1) 
);
defparam n1008_s1.INIT=8'h10;
  LUT3 n1009_s1 (
    .F(n1009_4),
    .I0(ff_port0),
    .I1(ff_status_register[2]),
    .I2(ff_port1) 
);
defparam n1009_s1.INIT=8'h10;
  LUT3 n1010_s1 (
    .F(n1010_4),
    .I0(ff_port0),
    .I1(ff_status_register[1]),
    .I2(ff_port1) 
);
defparam n1010_s1.INIT=8'h10;
  LUT3 n1011_s1 (
    .F(n1011_4),
    .I0(ff_port0),
    .I1(ff_status_register[0]),
    .I2(ff_port1) 
);
defparam n1011_s1.INIT=8'h10;
  LUT4 n959_s25 (
    .F(n959_39),
    .I0(ff_status_register_pointer[3]),
    .I1(w_status_color[7]),
    .I2(ff_status_register_pointer[2]),
    .I3(n959_41) 
);
defparam n959_s25.INIT=16'h1000;
  LUT4 n959_s26 (
    .F(n959_40),
    .I0(w_sprite_collision_y[7]),
    .I1(n959_42),
    .I2(n959_43),
    .I3(ff_status_register_pointer[3]) 
);
defparam n959_s26.INIT=16'h00F4;
  LUT4 n960_s23 (
    .F(n960_37),
    .I0(n960_38),
    .I1(n960_39),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[2]) 
);
defparam n960_s23.INIT=16'h0C0A;
  LUT4 n961_s23 (
    .F(n961_39),
    .I0(w_sprite_collision_x[5]),
    .I1(ff_status_register_pointer[2]),
    .I2(n961_40),
    .I3(ff_status_register_pointer[0]) 
);
defparam n961_s23.INIT=16'hE0CC;
  LUT4 n962_s22 (
    .F(n962_36),
    .I0(n962_37),
    .I1(n962_38),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[2]) 
);
defparam n962_s22.INIT=16'h0C05;
  LUT4 n963_s24 (
    .F(n963_40),
    .I0(ff_status_register_pointer[2]),
    .I1(w_sprite_collision_x[3]),
    .I2(ff_status_register_pointer[0]),
    .I3(n963_41) 
);
defparam n963_s24.INIT=16'h00EF;
  LUT2 n964_s22 (
    .F(n964_35),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]) 
);
defparam n964_s22.INIT=4'h1;
  LUT4 n964_s23 (
    .F(n964_36),
    .I0(w_sprite_collision_x[2]),
    .I1(ff_status_register_pointer[1]),
    .I2(n964_37),
    .I3(ff_status_register_pointer[2]) 
);
defparam n964_s23.INIT=16'h0F77;
  LUT4 n965_s24 (
    .F(n965_42),
    .I0(w_sprite_collision_y[1]),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_status_register_pointer[1]),
    .I3(n965_43) 
);
defparam n965_s24.INIT=16'h3FF4;
  LUT3 n966_s27 (
    .F(n966_42),
    .I0(w_status_border_position[0]),
    .I1(w_status_border_position[8]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s27.INIT=8'hCA;
  LUT2 n966_s28 (
    .F(n966_43),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[2]) 
);
defparam n966_s28.INIT=4'h1;
  LUT3 ff_vram_valid_s4 (
    .F(ff_vram_valid_7),
    .I0(w_pre_vram_refresh),
    .I1(ff_vram_refresh),
    .I2(n185_5) 
);
defparam ff_vram_valid_s4.INIT=8'h10;
  LUT2 ff_vram_valid_s6 (
    .F(ff_vram_valid_9),
    .I0(w_pulse2),
    .I1(w_cpu_vram_rdata_en) 
);
defparam ff_vram_valid_s6.INIT=4'h1;
  LUT2 ff_vram_address_16_s4 (
    .F(ff_vram_address_16_7),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]) 
);
defparam ff_vram_address_16_s4.INIT=4'h1;
  LUT2 ff_vram_address_13_s4 (
    .F(ff_vram_address_13_7),
    .I0(ff_bus_wdata[7]),
    .I1(ff_2nd_access) 
);
defparam ff_vram_address_13_s4.INIT=4'h4;
  LUT4 n1061_s5 (
    .F(n1061_11),
    .I0(n1061_13),
    .I1(n1061_14),
    .I2(n1061_15),
    .I3(n1061_20) 
);
defparam n1061_s5.INIT=16'h8000;
  LUT4 n1064_s5 (
    .F(n1064_11),
    .I0(w_screen_pos_y[2]),
    .I1(reg_interrupt_line[2]),
    .I2(n1064_15),
    .I3(n1064_16) 
);
defparam n1064_s5.INIT=16'h9000;
  LUT4 n1064_s6 (
    .F(n1064_12),
    .I0(w_screen_pos_y[0]),
    .I1(reg_interrupt_line[0]),
    .I2(w_screen_pos_y[6]),
    .I3(reg_interrupt_line[6]) 
);
defparam n1064_s6.INIT=16'h9009;
  LUT4 n1064_s7 (
    .F(n1064_13),
    .I0(n1061_22),
    .I1(reg_interrupt_line[5]),
    .I2(w_screen_pos_y[5]),
    .I3(n1064_17) 
);
defparam n1064_s7.INIT=16'h4100;
  LUT4 n379_s2 (
    .F(n379_5),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[9]),
    .I2(w_cpu_vram_address[8]),
    .I3(w_cpu_vram_address[7]) 
);
defparam n379_s2.INIT=16'h8000;
  LUT4 n391_s2 (
    .F(n391_5),
    .I0(w_cpu_vram_address[14]),
    .I1(w_cpu_vram_address[13]),
    .I2(w_cpu_vram_address[12]),
    .I3(w_cpu_vram_address[11]) 
);
defparam n391_s2.INIT=16'h8000;
  LUT2 n959_s27 (
    .F(n959_41),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]) 
);
defparam n959_s27.INIT=4'h8;
  LUT2 n959_s28 (
    .F(n959_42),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[0]) 
);
defparam n959_s28.INIT=4'h4;
  LUT4 n959_s29 (
    .F(n959_43),
    .I0(n964_35),
    .I1(ff_frame_interrupt),
    .I2(n959_44),
    .I3(ff_status_register_pointer[2]) 
);
defparam n959_s29.INIT=16'h0007;
  LUT4 n960_s24 (
    .F(n960_38),
    .I0(w_sprite_collision),
    .I1(w_sprite_collision_x[6]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n960_s24.INIT=16'h3FF5;
  LUT4 n960_s25 (
    .F(n960_39),
    .I0(w_sprite_collision_y[6]),
    .I1(w_status_color[6]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n960_s25.INIT=16'h3500;
  LUT4 n961_s24 (
    .F(n961_40),
    .I0(w_status_color[5]),
    .I1(w_sprite_collision_y[5]),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n961_s24.INIT=16'hAFC0;
  LUT4 n962_s23 (
    .F(n962_37),
    .I0(w_status_border_detect),
    .I1(w_sprite_collision_x[4]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n962_s23.INIT=16'hCA00;
  LUT4 n962_s24 (
    .F(n962_38),
    .I0(w_sprite_collision_y[4]),
    .I1(w_status_color[4]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n962_s24.INIT=16'h3500;
  LUT4 n963_s25 (
    .F(n963_41),
    .I0(w_status_color[3]),
    .I1(ff_status_register_pointer[1]),
    .I2(ff_status_register_pointer[2]),
    .I3(n963_42) 
);
defparam n963_s25.INIT=16'h7303;
  LUT3 n964_s24 (
    .F(n964_37),
    .I0(w_sprite_collision_y[2]),
    .I1(w_status_color[2]),
    .I2(ff_status_register_pointer[1]) 
);
defparam n964_s24.INIT=8'hCA;
  LUT4 n965_s25 (
    .F(n965_43),
    .I0(w_sprite_collision_x[1]),
    .I1(w_status_color[1]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[2]) 
);
defparam n965_s25.INIT=16'hC0AF;
  LUT4 n1061_s7 (
    .F(n1061_13),
    .I0(ff_half_count_2),
    .I1(ff_half_count_4),
    .I2(ff_half_count_9),
    .I3(n1061_17) 
);
defparam n1061_s7.INIT=16'h0100;
  LUT4 n1061_s8 (
    .F(n1061_14),
    .I0(ff_half_count_5),
    .I1(ff_half_count_12),
    .I2(ff_half_count_6),
    .I3(ff_half_count_3) 
);
defparam n1061_s8.INIT=16'h1000;
  LUT4 n1061_s9 (
    .F(n1061_15),
    .I0(w_screen_pos_y[1]),
    .I1(w_screen_pos_y[3]),
    .I2(w_screen_pos_y[5]),
    .I3(w_screen_pos_y[6]) 
);
defparam n1061_s9.INIT=16'h0100;
  LUT2 n1064_s9 (
    .F(n1064_15),
    .I0(w_screen_pos_y[8]),
    .I1(w_screen_pos_y[9]) 
);
defparam n1064_s9.INIT=4'h1;
  LUT4 n1064_s10 (
    .F(n1064_16),
    .I0(w_screen_pos_y[1]),
    .I1(reg_interrupt_line[1]),
    .I2(w_screen_pos_y[4]),
    .I3(reg_interrupt_line[4]) 
);
defparam n1064_s10.INIT=16'h9009;
  LUT4 n1064_s11 (
    .F(n1064_17),
    .I0(w_screen_pos_y[3]),
    .I1(reg_interrupt_line[3]),
    .I2(w_screen_pos_y[7]),
    .I3(reg_interrupt_line[7]) 
);
defparam n1064_s11.INIT=16'h9009;
  LUT4 n959_s30 (
    .F(n959_44),
    .I0(w_status_transfer_ready),
    .I1(w_sprite_collision_x[7]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n959_s30.INIT=16'hCA00;
  LUT3 n963_s26 (
    .F(n963_42),
    .I0(w_sprite_collision_y[3]),
    .I1(ff_status_register_pointer[1]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n963_s26.INIT=8'hD0;
  LUT4 n1061_s11 (
    .F(n1061_17),
    .I0(w_screen_pos_y[0]),
    .I1(w_screen_pos_y[2]),
    .I2(w_screen_pos_y[4]),
    .I3(w_screen_pos_y[7]) 
);
defparam n1061_s11.INIT=16'h4000;
  LUT4 n1061_s12 (
    .F(n1061_18),
    .I0(ff_half_count_0),
    .I1(ff_half_count_1),
    .I2(ff_half_count_8),
    .I3(ff_half_count_7) 
);
defparam n1061_s12.INIT=16'h0100;
  LUT4 n201_s2 (
    .F(n201_6),
    .I0(ff_register_pointer[3]),
    .I1(ff_register_pointer[2]),
    .I2(ff_register_pointer[1]),
    .I3(ff_register_pointer[0]) 
);
defparam n201_s2.INIT=16'h8000;
  LUT4 n387_s2 (
    .F(n387_6),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(w_cpu_vram_address[3]) 
);
defparam n387_s2.INIT=16'h7F80;
  LUT4 n919_s2 (
    .F(n919_6),
    .I0(w_palette_num[2]),
    .I1(w_palette_num[0]),
    .I2(w_palette_num[1]),
    .I3(w_palette_num[3]) 
);
defparam n919_s2.INIT=16'h7F80;
  LUT4 n1795_s1 (
    .F(n1795_5),
    .I0(ff_reset_n2_1),
    .I1(n881_5),
    .I2(w_register_write),
    .I3(ff_color_palette_g_phase) 
);
defparam n1795_s1.INIT=16'h0008;
  LUT4 ff_vram_address_inc_s4 (
    .F(ff_vram_address_inc_8),
    .I0(w_pre_vram_refresh),
    .I1(ff_vram_refresh),
    .I2(n185_5),
    .I3(ff_vram_valid_9) 
);
defparam ff_vram_address_inc_s4.INIT=16'h10FF;
  LUT3 ff_vram_write_s4 (
    .F(ff_vram_write_8),
    .I0(ff_vram_valid_13),
    .I1(w_pulse2),
    .I2(w_cpu_vram_rdata_en) 
);
defparam ff_vram_write_s4.INIT=8'h02;
  LUT4 ff_vram_valid_s7 (
    .F(ff_vram_valid_11),
    .I0(ff_vram_valid_7),
    .I1(ff_vram_valid_13),
    .I2(w_pulse2),
    .I3(w_cpu_vram_rdata_en) 
);
defparam ff_vram_valid_s7.INIT=16'h000E;
  LUT4 n1061_s13 (
    .F(n1061_20),
    .I0(w_screen_pos_y[8]),
    .I1(w_screen_pos_y[9]),
    .I2(n1061_18),
    .I3(n309_13) 
);
defparam n1061_s13.INIT=16'h1000;
  LUT4 n383_s2 (
    .F(n383_6),
    .I0(w_cpu_vram_address[4]),
    .I1(n386_4),
    .I2(w_cpu_vram_address[6]),
    .I3(w_cpu_vram_address[5]) 
);
defparam n383_s2.INIT=16'h8000;
  LUT4 n379_s4 (
    .F(n379_8),
    .I0(n379_5),
    .I1(n385_4),
    .I2(w_cpu_vram_address[6]),
    .I3(w_cpu_vram_address[5]) 
);
defparam n379_s4.INIT=16'h8000;
  LUT4 n1701_s1 (
    .F(n1701_5),
    .I0(n1653_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1701_s1.INIT=16'h0200;
  LUT4 n1664_s2 (
    .F(n1664_6),
    .I0(n1636_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1664_s2.INIT=16'h0200;
  LUT4 n1709_s1 (
    .F(n1709_5),
    .I0(n1653_4),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(w_register_num[2]) 
);
defparam n1709_s1.INIT=16'h2000;
  LUT4 n1672_s2 (
    .F(n1672_6),
    .I0(n1636_4),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(w_register_num[2]) 
);
defparam n1672_s2.INIT=16'h2000;
  LUT4 ff_vram_address_16_s6 (
    .F(ff_vram_address_16_10),
    .I0(n1653_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam ff_vram_address_16_s6.INIT=16'h2000;
  LUT4 n1680_s2 (
    .F(n1680_6),
    .I0(n1636_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1680_s2.INIT=16'h2000;
  LUT4 n1737_s1 (
    .F(n1737_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1721_4) 
);
defparam n1737_s1.INIT=16'h8000;
  LUT4 n1717_s1 (
    .F(n1717_5),
    .I0(n1653_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1717_s1.INIT=16'h8000;
  LUT4 n1686_s2 (
    .F(n1686_6),
    .I0(n1636_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1686_s2.INIT=16'h8000;
  LUT4 n384_s2 (
    .F(n384_6),
    .I0(w_cpu_vram_address[5]),
    .I1(w_cpu_vram_address[4]),
    .I2(n386_4),
    .I3(w_cpu_vram_address[6]) 
);
defparam n384_s2.INIT=16'h7F80;
  LUT4 n1064_s12 (
    .F(n1064_19),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n1064_s12.INIT=16'h0100;
  LUT4 n959_s31 (
    .F(n959_46),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n959_s31.INIT=16'h0004;
  LUT4 n879_s2 (
    .F(n879_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1721_4) 
);
defparam n879_s2.INIT=16'h0100;
  LUT4 n1694_s1 (
    .F(n1694_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1653_4) 
);
defparam n1694_s1.INIT=16'h0100;
  LUT4 n1636_s3 (
    .F(n1636_7),
    .I0(n1636_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1636_s3.INIT=16'h0002;
  LUT4 ff_vram_valid_s8 (
    .F(ff_vram_valid_13),
    .I0(w_pulse1),
    .I1(ff_port0),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam ff_vram_valid_s8.INIT=16'h0400;
  LUT3 n1004_s3 (
    .F(n1004_7),
    .I0(ff_bus_write),
    .I1(ff_busy),
    .I2(ff_bus_valid) 
);
defparam n1004_s3.INIT=8'h10;
  LUT4 n96_s2 (
    .F(n96_6),
    .I0(ff_bus_write),
    .I1(ff_port3),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n96_s2.INIT=16'h0800;
  LUT4 n881_s1 (
    .F(n881_5),
    .I0(ff_bus_write),
    .I1(ff_port2),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n881_s1.INIT=16'h0800;
  LUT4 n219_s1 (
    .F(n219_5),
    .I0(ff_bus_write),
    .I1(ff_port0),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n219_s1.INIT=16'h0800;
  LUT4 n1515_s3 (
    .F(n1515_7),
    .I0(ff_bus_write),
    .I1(ff_port1),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n1515_s3.INIT=16'h0800;
  LUT4 n1745_s2 (
    .F(n1745_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1745_4) 
);
defparam n1745_s2.INIT=16'h1000;
  LUT4 n1697_s1 (
    .F(n1697_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1653_4) 
);
defparam n1697_s1.INIT=16'h1000;
  LUT4 n1639_s2 (
    .F(n1639_6),
    .I0(n1636_4),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(w_register_num[0]) 
);
defparam n1639_s2.INIT=16'h0200;
  LUT4 n1750_s1 (
    .F(n1750_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1745_4) 
);
defparam n1750_s1.INIT=16'h1000;
  LUT4 n1721_s2 (
    .F(n1721_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1721_4) 
);
defparam n1721_s2.INIT=16'h1000;
  LUT4 n1653_s2 (
    .F(n1653_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1653_4) 
);
defparam n1653_s2.INIT=16'h1000;
  LUT4 n1646_s2 (
    .F(n1646_6),
    .I0(n1636_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(w_register_num[1]) 
);
defparam n1646_s2.INIT=16'h0200;
  LUT4 n1756_s1 (
    .F(n1756_5),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1745_4) 
);
defparam n1756_s1.INIT=16'h4000;
  LUT4 n1729_s1 (
    .F(n1729_5),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1721_4) 
);
defparam n1729_s1.INIT=16'h4000;
  LUT4 n1670_s1 (
    .F(n1670_5),
    .I0(n1653_4),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(w_register_num[0]) 
);
defparam n1670_s1.INIT=16'h2000;
  LUT4 n1656_s2 (
    .F(n1656_6),
    .I0(n1636_4),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(w_register_num[0]) 
);
defparam n1656_s2.INIT=16'h2000;
  LUT3 n47_s2 (
    .F(n47_8),
    .I0(w_bus_valid),
    .I1(ff_bus_ready),
    .I2(w_bus_ioreq) 
);
defparam n47_s2.INIT=8'h70;
  LUT4 n254_s4 (
    .F(n254_10),
    .I0(ff_vram_valid_13),
    .I1(ff_busy),
    .I2(w_pulse2),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n254_s4.INIT=16'hCC0E;
  LUT4 n923_s8 (
    .F(n923_14),
    .I0(n881_5),
    .I1(w_register_write),
    .I2(n879_6),
    .I3(ff_color_palette_g_phase) 
);
defparam n923_s8.INIT=16'h0D32;
  LUT4 n1061_s14 (
    .F(n1061_22),
    .I0(ff_port1),
    .I1(ff_bus_write),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n1061_s14.INIT=16'h0200;
  DFFCE ff_bus_write_s0 (
    .Q(ff_bus_write),
    .D(w_bus_write),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_7_s0 (
    .Q(ff_bus_wdata[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_6_s0 (
    .Q(ff_bus_wdata[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_5_s0 (
    .Q(ff_bus_wdata[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_4_s0 (
    .Q(ff_bus_wdata[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_3_s0 (
    .Q(ff_bus_wdata[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_2_s0 (
    .Q(ff_bus_wdata[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_1_s0 (
    .Q(ff_bus_wdata[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_0_s0 (
    .Q(ff_bus_wdata[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port0_s0 (
    .Q(ff_port0),
    .D(n26_5),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port1_s0 (
    .Q(ff_port1),
    .D(n28_4),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port2_s0 (
    .Q(ff_port2),
    .D(n30_4),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port3_s0 (
    .Q(ff_port3),
    .D(n31_3),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_valid_s0 (
    .Q(ff_bus_valid),
    .D(n23_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_7_s0 (
    .Q(w_register_data[7]),
    .D(ff_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_6_s0 (
    .Q(w_register_data[6]),
    .D(ff_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_5_s0 (
    .Q(w_register_data[5]),
    .D(ff_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_4_s0 (
    .Q(w_register_data[4]),
    .D(ff_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_3_s0 (
    .Q(w_register_data[3]),
    .D(ff_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_2_s0 (
    .Q(w_register_data[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_1_s0 (
    .Q(w_register_data[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_0_s0 (
    .Q(w_register_data[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_write_s0 (
    .Q(w_register_write),
    .D(n96_3),
    .CLK(clk85m),
    .CE(ff_register_write_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_5_s0 (
    .Q(w_register_num[5]),
    .D(n123_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_4_s0 (
    .Q(w_register_num[4]),
    .D(n124_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_3_s0 (
    .Q(w_register_num[3]),
    .D(n125_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_2_s0 (
    .Q(w_register_num[2]),
    .D(n126_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_1_s0 (
    .Q(w_register_num[1]),
    .D(n127_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_0_s0 (
    .Q(w_register_num[0]),
    .D(n128_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_not_increment_s0 (
    .Q(ff_not_increment),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1541_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(w_pulse1),
    .D(n243_8),
    .CLK(clk85m),
    .CE(ff_vram_valid_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_cpu_vram_write),
    .D(n219_5),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_cpu_vram_wdata[7]),
    .D(n223_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_cpu_vram_wdata[6]),
    .D(n224_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_cpu_vram_wdata[5]),
    .D(n225_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_cpu_vram_wdata[4]),
    .D(n226_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_cpu_vram_wdata[3]),
    .D(n227_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_cpu_vram_wdata[2]),
    .D(n228_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_cpu_vram_wdata[1]),
    .D(n229_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_cpu_vram_wdata[0]),
    .D(n230_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_4_s0 (
    .Q(reg_screen_mode[4]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1636_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_3_s0 (
    .Q(reg_screen_mode[3]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1636_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_2_s0 (
    .Q(reg_screen_mode[2]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1636_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_1_s0 (
    .Q(reg_screen_mode[1]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_0_s0 (
    .Q(reg_screen_mode[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_enable_s0 (
    .Q(ff_line_interrupt_enable),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1636_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_magify_s0 (
    .Q(reg_sprite_magify),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_16x16_s0 (
    .Q(reg_sprite_16x16),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_frame_interrupt_enable_s0 (
    .Q(ff_frame_interrupt_enable),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_on_s0 (
    .Q(reg_display_on),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_16_s0 (
    .Q(reg_pattern_name_table_base[16]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_15_s0 (
    .Q(reg_pattern_name_table_base[15]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_14_s0 (
    .Q(reg_pattern_name_table_base[14]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_13_s0 (
    .Q(reg_pattern_name_table_base[13]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_12_s0 (
    .Q(reg_pattern_name_table_base[12]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_11_s0 (
    .Q(reg_pattern_name_table_base[11]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_10_s0 (
    .Q(reg_pattern_name_table_base[10]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_16_s0 (
    .Q(reg_color_table_base[16]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1653_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_15_s0 (
    .Q(reg_color_table_base[15]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1653_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_14_s0 (
    .Q(reg_color_table_base[14]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1653_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_13_s0 (
    .Q(reg_color_table_base[13]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_12_s0 (
    .Q(reg_color_table_base[12]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_11_s0 (
    .Q(reg_color_table_base[11]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_10_s0 (
    .Q(reg_color_table_base[10]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_9_s0 (
    .Q(reg_color_table_base[9]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_8_s0 (
    .Q(reg_color_table_base[8]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_7_s0 (
    .Q(reg_color_table_base[7]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_6_s0 (
    .Q(reg_color_table_base[6]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_16_s0 (
    .Q(reg_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1664_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_15_s0 (
    .Q(reg_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1664_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_14_s0 (
    .Q(reg_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1664_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_13_s0 (
    .Q(reg_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1664_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_12_s0 (
    .Q(reg_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1664_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_11_s0 (
    .Q(reg_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1664_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_16_s0 (
    .Q(reg_sprite_attribute_table_base[16]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1670_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_15_s0 (
    .Q(reg_sprite_attribute_table_base[15]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1670_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_14_s0 (
    .Q(reg_sprite_attribute_table_base[14]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_13_s0 (
    .Q(reg_sprite_attribute_table_base[13]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_12_s0 (
    .Q(reg_sprite_attribute_table_base[12]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_11_s0 (
    .Q(reg_sprite_attribute_table_base[11]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_10_s0 (
    .Q(reg_sprite_attribute_table_base[10]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_9_s0 (
    .Q(reg_sprite_attribute_table_base[9]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_8_s0 (
    .Q(reg_sprite_attribute_table_base[8]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_7_s0 (
    .Q(reg_sprite_attribute_table_base[7]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_16_s0 (
    .Q(reg_sprite_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_15_s0 (
    .Q(reg_sprite_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_14_s0 (
    .Q(reg_sprite_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_13_s0 (
    .Q(reg_sprite_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_12_s0 (
    .Q(reg_sprite_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_11_s0 (
    .Q(reg_sprite_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_7_s0 (
    .Q(reg_backdrop_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_6_s0 (
    .Q(reg_backdrop_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_5_s0 (
    .Q(reg_backdrop_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_4_s0 (
    .Q(reg_backdrop_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_3_s0 (
    .Q(reg_backdrop_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_2_s0 (
    .Q(reg_backdrop_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_1_s0 (
    .Q(reg_backdrop_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_0_s0 (
    .Q(reg_backdrop_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_disable_s0 (
    .Q(reg_sprite_disable),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1694_5),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_type_s0 (
    .Q(ff_vram_type),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1694_5),
    .PRESET(n36_6) 
);
  DFFCE ff_color0_opaque_s0 (
    .Q(reg_color0_opaque),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1694_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_50hz_mode_s0 (
    .Q(reg_50hz_mode),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1697_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interleaving_mode_s0 (
    .Q(reg_interleaving_mode),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1697_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interlace_mode_s0 (
    .Q(reg_interlace_mode),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1697_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_212lines_mode_s0 (
    .Q(reg_212lines_mode),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1697_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_7_s0 (
    .Q(reg_text_back_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1701_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_6_s0 (
    .Q(reg_text_back_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1701_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_5_s0 (
    .Q(reg_text_back_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1701_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_4_s0 (
    .Q(reg_text_back_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1701_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_3_s0 (
    .Q(reg_text_back_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1701_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_2_s0 (
    .Q(reg_text_back_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1701_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_1_s0 (
    .Q(reg_text_back_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1701_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_0_s0 (
    .Q(reg_text_back_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1701_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_7_s0 (
    .Q(reg_blink_period[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_6_s0 (
    .Q(reg_blink_period[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_5_s0 (
    .Q(reg_blink_period[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_4_s0 (
    .Q(reg_blink_period[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_3_s0 (
    .Q(reg_blink_period[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_2_s0 (
    .Q(reg_blink_period[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_1_s0 (
    .Q(reg_blink_period[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_0_s0 (
    .Q(reg_blink_period[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_3_s0 (
    .Q(ff_status_register_pointer[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1717_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_2_s0 (
    .Q(ff_status_register_pointer[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1717_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_1_s0 (
    .Q(ff_status_register_pointer[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1717_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_0_s0 (
    .Q(ff_status_register_pointer[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1717_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_7_s0 (
    .Q(reg_display_adjust[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_6_s0 (
    .Q(reg_display_adjust[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_5_s0 (
    .Q(reg_display_adjust[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_4_s0 (
    .Q(reg_display_adjust[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_3_s0 (
    .Q(reg_display_adjust[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_2_s0 (
    .Q(reg_display_adjust[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_1_s0 (
    .Q(reg_display_adjust[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_0_s0 (
    .Q(reg_display_adjust[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_7_s0 (
    .Q(reg_interrupt_line[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_6_s0 (
    .Q(reg_interrupt_line[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_5_s0 (
    .Q(reg_interrupt_line[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_4_s0 (
    .Q(reg_interrupt_line[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_3_s0 (
    .Q(reg_interrupt_line[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_2_s0 (
    .Q(reg_interrupt_line[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_1_s0 (
    .Q(reg_interrupt_line[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_0_s0 (
    .Q(reg_interrupt_line[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_7_s0 (
    .Q(reg_vertical_offset[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_6_s0 (
    .Q(reg_vertical_offset[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_5_s0 (
    .Q(reg_vertical_offset[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_4_s0 (
    .Q(reg_vertical_offset[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_3_s0 (
    .Q(reg_vertical_offset[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_2_s0 (
    .Q(reg_vertical_offset[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_1_s0 (
    .Q(reg_vertical_offset[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_0_s0 (
    .Q(reg_vertical_offset[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_scroll_planes_s0 (
    .Q(reg_scroll_planes),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1745_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_left_mask_s0 (
    .Q(reg_left_mask),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1745_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_yjk_mode_s0 (
    .Q(reg_yjk_mode),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1745_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_yae_mode_s0 (
    .Q(reg_yae_mode),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1745_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(reg_horizontal_offset_l[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1756_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(reg_horizontal_offset_l[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1756_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(reg_horizontal_offset_l[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1756_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(reg_horizontal_offset_h[8]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1750_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(reg_horizontal_offset_h[7]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1750_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(reg_horizontal_offset_h[6]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1750_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(reg_horizontal_offset_h[5]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1750_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(reg_horizontal_offset_h[4]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1750_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(reg_horizontal_offset_h[3]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1750_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_palette_valid_s0 (
    .Q(w_palette_valid),
    .D(n881_5),
    .CLK(clk85m),
    .CE(ff_color_palette_valid_7),
    .CLEAR(n36_6) 
);
  DFFE ff_palette_r_2_s0 (
    .Q(w_palette_r[2]),
    .D(ff_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_r_1_s0 (
    .Q(w_palette_r[1]),
    .D(ff_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_r_0_s0 (
    .Q(w_palette_r[0]),
    .D(ff_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_b_2_s0 (
    .Q(w_palette_b[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_b_1_s0 (
    .Q(w_palette_b[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_b_0_s0 (
    .Q(w_palette_b[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_g_2_s0 (
    .Q(w_palette_g[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFFE ff_palette_g_1_s0 (
    .Q(w_palette_g[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFFE ff_palette_g_0_s0 (
    .Q(w_palette_g[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFF ff_status_register_7_s0 (
    .Q(ff_status_register[7]),
    .D(n959_37),
    .CLK(clk85m) 
);
  DFF ff_status_register_6_s0 (
    .Q(ff_status_register[6]),
    .D(n960_36),
    .CLK(clk85m) 
);
  DFF ff_status_register_5_s0 (
    .Q(ff_status_register[5]),
    .D(n961_38),
    .CLK(clk85m) 
);
  DFF ff_status_register_4_s0 (
    .Q(ff_status_register[4]),
    .D(n962_35),
    .CLK(clk85m) 
);
  DFF ff_status_register_3_s0 (
    .Q(ff_status_register[3]),
    .D(n963_39),
    .CLK(clk85m) 
);
  DFF ff_status_register_1_s0 (
    .Q(ff_status_register[1]),
    .D(n965_41),
    .CLK(clk85m) 
);
  DFF ff_status_register_0_s0 (
    .Q(ff_status_register[0]),
    .D(n966_39),
    .CLK(clk85m) 
);
  DFFC ff_bus_rdata_en_s0 (
    .Q(w_bus_vdp_rdata_en),
    .D(n1012_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFE ff_bus_rdata_7_s0 (
    .Q(w_bus_vdp_rdata[7]),
    .D(n1004_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_6_s0 (
    .Q(w_bus_vdp_rdata[6]),
    .D(n1005_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_5_s0 (
    .Q(w_bus_vdp_rdata[5]),
    .D(n1006_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_4_s0 (
    .Q(w_bus_vdp_rdata[4]),
    .D(n1007_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_3_s0 (
    .Q(w_bus_vdp_rdata[3]),
    .D(n1008_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_2_s0 (
    .Q(w_bus_vdp_rdata[2]),
    .D(n1009_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_1_s0 (
    .Q(w_bus_vdp_rdata[1]),
    .D(n1010_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_0_s0 (
    .Q(w_bus_vdp_rdata[0]),
    .D(n1011_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFP ff_bus_ready_s0 (
    .Q(ff_bus_ready),
    .D(n47_8),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
  DFFCE ff_2nd_access_s1 (
    .Q(ff_2nd_access),
    .D(n131_5),
    .CLK(clk85m),
    .CE(n1515_7),
    .CLEAR(n36_6) 
);
defparam ff_2nd_access_s1.INIT=1'b0;
  DFFCE ff_register_pointer_5_s1 (
    .Q(ff_register_pointer[5]),
    .D(n200_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_5_s1.INIT=1'b0;
  DFFCE ff_register_pointer_4_s1 (
    .Q(ff_register_pointer[4]),
    .D(n201_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_4_s1.INIT=1'b0;
  DFFCE ff_register_pointer_3_s1 (
    .Q(ff_register_pointer[3]),
    .D(n202_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_3_s1.INIT=1'b0;
  DFFCE ff_register_pointer_2_s1 (
    .Q(ff_register_pointer[2]),
    .D(n203_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_2_s1.INIT=1'b0;
  DFFCE ff_register_pointer_1_s1 (
    .Q(ff_register_pointer[1]),
    .D(n204_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_1_s1.INIT=1'b0;
  DFFCE ff_register_pointer_0_s1 (
    .Q(ff_register_pointer[0]),
    .D(n205_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_0_s1.INIT=1'b0;
  DFFCE ff_vram_address_inc_s1 (
    .Q(w_pulse2),
    .D(n255_8),
    .CLK(clk85m),
    .CE(ff_vram_address_inc_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_inc_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_cpu_vram_address[16]),
    .D(n391_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_cpu_vram_address[15]),
    .D(n392_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_cpu_vram_address[14]),
    .D(n393_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_cpu_vram_address[13]),
    .D(n377_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_cpu_vram_address[12]),
    .D(n378_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_cpu_vram_address[11]),
    .D(n379_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_cpu_vram_address[10]),
    .D(n380_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_cpu_vram_address[9]),
    .D(n381_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_cpu_vram_address[8]),
    .D(n382_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_cpu_vram_address[7]),
    .D(n383_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_cpu_vram_address[6]),
    .D(n384_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_cpu_vram_address[5]),
    .D(n385_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_cpu_vram_address[4]),
    .D(n386_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_cpu_vram_address[3]),
    .D(n387_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_cpu_vram_address[2]),
    .D(n388_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_cpu_vram_address[1]),
    .D(n389_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_cpu_vram_address[0]),
    .D(n390_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_3_s1 (
    .Q(w_palette_num[3]),
    .D(n919_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_3_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_2_s1 (
    .Q(w_palette_num[2]),
    .D(n920_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_2_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_1_s1 (
    .Q(w_palette_num[1]),
    .D(n921_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_1_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_0_s1 (
    .Q(w_palette_num[0]),
    .D(n922_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_0_s1.INIT=1'b0;
  DFFCE ff_frame_interrupt_s1 (
    .Q(ff_frame_interrupt),
    .D(n1061_10),
    .CLK(clk85m),
    .CE(n1061_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_s1 (
    .Q(ff_line_interrupt),
    .D(n1064_10),
    .CLK(clk85m),
    .CE(n1064_8),
    .CLEAR(n36_6) 
);
  DFFS ff_status_register_2_s1 (
    .Q(ff_status_register[2]),
    .D(n964_32),
    .CLK(clk85m),
    .SET(n964_34) 
);
  DFFC ff_busy_s5 (
    .Q(ff_busy),
    .D(n254_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_busy_s5.INIT=1'b0;
  DFFC ff_color_palette_g_phase_s4 (
    .Q(ff_color_palette_g_phase),
    .D(n923_14),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_g_phase_s4.INIT=1'b0;
  MUX2_LUT5 n966_s30 (
    .O(n966_31),
    .I0(n966_28),
    .I1(n966_29),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT5 n966_s29 (
    .O(n966_33),
    .I0(n966_41),
    .I1(n966_37),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT6 n966_s23 (
    .O(n966_35),
    .I0(n966_33),
    .I1(n966_31),
    .S0(ff_status_register_pointer[2]) 
);
  INV n131_s2 (
    .O(n131_5),
    .I(ff_2nd_access) 
);
  INV n243_s3 (
    .O(n243_8),
    .I(w_pulse1) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_cpu_interface */
module vdp_timing_control_ssg (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_50hz_mode,
  n62_8,
  reg_interlace_mode,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_pre_vram_refresh,
  w_screen_v_active,
  ff_interleaving_page,
  w_h_count_end,
  w_h_count_end_13,
  w_h_count_end_14,
  n309_13,
  w_h_count_end_15,
  w_horizontal_offset_l,
  w_h_count,
  ff_half_count_0,
  ff_half_count_1,
  ff_half_count_2,
  ff_half_count_3,
  ff_half_count_4,
  ff_half_count_5,
  ff_half_count_6,
  ff_half_count_7,
  ff_half_count_8,
  ff_half_count_9,
  ff_half_count_12,
  w_v_count,
  ff_blink_base,
  w_screen_pos_x_Z,
  w_screen_pos_y_Z,
  w_pixel_pos_x_Z,
  w_pixel_pos_y_Z,
  w_screen_pos_y
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_50hz_mode;
input n62_8;
input reg_interlace_mode;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
output w_pre_vram_refresh;
output w_screen_v_active;
output ff_interleaving_page;
output w_h_count_end;
output w_h_count_end_13;
output w_h_count_end_14;
output n309_13;
output w_h_count_end_15;
output [2:0] w_horizontal_offset_l;
output [11:0] w_h_count;
output ff_half_count_0;
output ff_half_count_1;
output ff_half_count_2;
output ff_half_count_3;
output ff_half_count_4;
output ff_half_count_5;
output ff_half_count_6;
output ff_half_count_7;
output ff_half_count_8;
output ff_half_count_9;
output ff_half_count_12;
output [9:0] w_v_count;
output [0:0] ff_blink_base;
output [13:0] w_screen_pos_x_Z;
output [7:3] w_screen_pos_y_Z;
output [8:3] w_pixel_pos_x_Z;
output [7:0] w_pixel_pos_y_Z;
output [9:0] w_screen_pos_y;
wire n78_3;
wire n138_3;
wire n264_3;
wire ff_v_active_5;
wire ff_blink_counter_3_8;
wire n423_7;
wire n422_7;
wire n421_7;
wire n420_7;
wire n387_7;
wire n386_7;
wire n385_7;
wire n163_7;
wire n161_7;
wire n160_7;
wire n158_7;
wire n157_7;
wire n156_7;
wire n155_7;
wire n102_7;
wire n99_7;
wire n96_7;
wire n95_7;
wire n93_7;
wire n61_7;
wire n60_7;
wire n58_7;
wire n57_7;
wire n56_7;
wire n55_7;
wire n53_7;
wire n52_7;
wire n51_7;
wire w_h_count_end_12;
wire n138_4;
wire n138_5;
wire n379_4;
wire n264_4;
wire n264_5;
wire ff_v_active_6;
wire ff_blink_counter_3_9;
wire ff_blink_counter_3_10;
wire ff_interleaving_page_9;
wire n423_9;
wire n422_8;
wire n422_9;
wire n421_9;
wire n420_8;
wire n162_8;
wire n159_8;
wire n156_8;
wire n155_8;
wire n103_8;
wire n101_8;
wire n100_8;
wire n98_8;
wire n97_8;
wire n95_8;
wire n56_8;
wire n54_8;
wire n51_8;
wire n309_12;
wire n264_6;
wire ff_v_active_7;
wire ff_blink_counter_3_11;
wire ff_blink_counter_3_12;
wire ff_interleaving_page_10;
wire n421_10;
wire n155_9;
wire n155_10;
wire ff_v_active_9;
wire n155_11;
wire n155_12;
wire n100_10;
wire n103_10;
wire n420_11;
wire n421_12;
wire n94_10;
wire ff_v_active_11;
wire n160_10;
wire n162_10;
wire n309_15;
wire n159_10;
wire n54_10;
wire n97_10;
wire n443_9;
wire ff_interleaving_page_12;
wire n58_10;
wire n59_9;
wire n164_10;
wire n379_6;
wire n94_12;
wire n98_10;
wire n101_10;
wire n104_9;
wire n105_9;
wire n423_11;
wire w_pixel_pos_x_3_2;
wire w_pixel_pos_x_4_2;
wire w_pixel_pos_x_5_2;
wire w_pixel_pos_x_6_2;
wire w_pixel_pos_x_7_2;
wire w_pixel_pos_x_8_0_COUT;
wire w_screen_pos_y_3_1;
wire w_screen_pos_y_3_2;
wire w_screen_pos_y_5_1;
wire w_screen_pos_y_5_2;
wire w_screen_pos_y_6_1;
wire w_screen_pos_y_6_2;
wire w_screen_pos_y_7_1;
wire w_screen_pos_y_7_2;
wire w_screen_pos_y_8_1;
wire w_screen_pos_y_9_6;
wire w_screen_pos_y_0_4;
wire w_screen_pos_y_1_5;
wire w_screen_pos_y_2_5;
wire w_screen_pos_y_4_5;
wire w_screen_pos_y_5_4;
wire w_screen_pos_y_6_4;
wire w_screen_pos_y_7_4;
wire w_screen_pos_y_8_4;
wire w_screen_pos_y_9_1_COUT;
wire w_pixel_pos_y_0_2;
wire w_pixel_pos_y_1_2;
wire w_pixel_pos_y_2_2;
wire w_pixel_pos_y_3_2;
wire w_pixel_pos_y_4_2;
wire w_pixel_pos_y_5_2;
wire w_pixel_pos_y_6_2;
wire w_pixel_pos_y_7_0_COUT;
wire w_screen_pos_y_1_8;
wire w_screen_pos_y_1_7;
wire w_screen_pos_y_2_8;
wire w_screen_pos_y_2_7;
wire w_screen_pos_y_4_8;
wire w_screen_pos_y_4_7;
wire w_screen_pos_y_3_7;
wire n296_6;
wire n222_5;
wire w_screen_pos_y_9_9;
wire n62_9;
wire w_screen_pos_x_7_12;
wire [12:8] w_screen_pos_x;
wire [8:3] ff_horizontal_offset_h;
wire [11:10] ff_half_count_10;
wire [4:2] ff_top_line;
wire [3:1] ff_blink_base_0;
wire [3:0] ff_blink_counter;
wire [8:3] w_pixel_pos_x;
wire [7:0] w_pixel_pos_y;
wire VCC;
wire GND;
  LUT2 n78_s0 (
    .F(n78_3),
    .I0(w_v_count[0]),
    .I1(w_h_count_end) 
);
defparam n78_s0.INIT=4'h8;
  LUT4 w_h_count_end_s8 (
    .F(w_h_count_end),
    .I0(w_h_count[8]),
    .I1(w_h_count_end_12),
    .I2(w_h_count_end_13),
    .I3(w_h_count_end_14) 
);
defparam w_h_count_end_s8.INIT=16'h4000;
  LUT3 n138_s0 (
    .F(n138_3),
    .I0(w_h_count_end_12),
    .I1(n138_4),
    .I2(n138_5) 
);
defparam n138_s0.INIT=8'h80;
  LUT4 n264_s0 (
    .F(n264_3),
    .I0(w_screen_pos_y[2]),
    .I1(w_screen_pos_y[3]),
    .I2(n264_4),
    .I3(n264_5) 
);
defparam n264_s0.INIT=16'h8000;
  LUT4 ff_v_active_s2 (
    .F(ff_v_active_5),
    .I0(n379_4),
    .I1(n264_3),
    .I2(ff_v_active_6),
    .I3(w_h_count_end) 
);
defparam ff_v_active_s2.INIT=16'hFE00;
  LUT4 ff_blink_counter_3_s3 (
    .F(ff_blink_counter_3_8),
    .I0(n379_4),
    .I1(w_h_count_end),
    .I2(ff_blink_counter_3_9),
    .I3(ff_blink_counter_3_10) 
);
defparam ff_blink_counter_3_s3.INIT=16'hFF80;
  LUT3 w_screen_pos_x_9_s3 (
    .F(w_screen_pos_x[9]),
    .I0(ff_half_count_7),
    .I1(ff_half_count_8),
    .I2(ff_half_count_9) 
);
defparam w_screen_pos_x_9_s3.INIT=8'h1E;
  LUT4 n423_s2 (
    .F(n423_7),
    .I0(n423_11),
    .I1(n423_9),
    .I2(ff_blink_counter[0]),
    .I3(ff_blink_counter_3_10) 
);
defparam n423_s2.INIT=16'h000D;
  LUT4 n422_s2 (
    .F(n422_7),
    .I0(n423_11),
    .I1(n422_8),
    .I2(ff_blink_counter_3_10),
    .I3(n422_9) 
);
defparam n422_s2.INIT=16'h000D;
  LUT4 n421_s2 (
    .F(n421_7),
    .I0(n421_12),
    .I1(ff_blink_counter_3_10),
    .I2(ff_blink_counter[2]),
    .I3(n421_9) 
);
defparam n421_s2.INIT=16'h0130;
  LUT4 n420_s2 (
    .F(n420_7),
    .I0(n420_8),
    .I1(ff_blink_counter_3_10),
    .I2(ff_blink_counter[3]),
    .I3(n420_11) 
);
defparam n420_s2.INIT=16'h0230;
  LUT3 n387_s2 (
    .F(n387_7),
    .I0(ff_blink_counter_3_9),
    .I1(ff_blink_base[0]),
    .I2(ff_blink_base_0[1]) 
);
defparam n387_s2.INIT=8'h14;
  LUT3 n386_s2 (
    .F(n386_7),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base_0[1]),
    .I2(ff_blink_base_0[2]) 
);
defparam n386_s2.INIT=8'h78;
  LUT4 n385_s2 (
    .F(n385_7),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base_0[1]),
    .I2(ff_blink_base_0[2]),
    .I3(ff_blink_base_0[3]) 
);
defparam n385_s2.INIT=16'h7D80;
  LUT3 n163_s2 (
    .F(n163_7),
    .I0(n379_4),
    .I1(w_v_count[0]),
    .I2(w_v_count[1]) 
);
defparam n163_s2.INIT=8'h14;
  LUT4 n161_s2 (
    .F(n161_7),
    .I0(w_v_count[2]),
    .I1(n162_8),
    .I2(n379_4),
    .I3(w_v_count[3]) 
);
defparam n161_s2.INIT=16'h0708;
  LUT3 n160_s2 (
    .F(n160_7),
    .I0(n379_4),
    .I1(w_v_count[4]),
    .I2(n160_10) 
);
defparam n160_s2.INIT=8'h14;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(w_v_count[5]),
    .I1(n159_8),
    .I2(n379_4),
    .I3(w_v_count[6]) 
);
defparam n158_s2.INIT=16'h0708;
  LUT4 n157_s2 (
    .F(n157_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(n159_8),
    .I3(w_v_count[7]) 
);
defparam n157_s2.INIT=16'h7F80;
  LUT2 n156_s2 (
    .F(n156_7),
    .I0(w_v_count[8]),
    .I1(n156_8) 
);
defparam n156_s2.INIT=4'h6;
  LUT4 n155_s2 (
    .F(n155_7),
    .I0(n155_8),
    .I1(n156_8),
    .I2(w_v_count[8]),
    .I3(w_v_count[9]) 
);
defparam n155_s2.INIT=16'h3AC0;
  LUT4 n102_s2 (
    .F(n102_7),
    .I0(ff_half_count_2),
    .I1(n103_8),
    .I2(n78_3),
    .I3(ff_half_count_3) 
);
defparam n102_s2.INIT=16'h0708;
  LUT4 n99_s2 (
    .F(n99_7),
    .I0(ff_half_count_5),
    .I1(n100_8),
    .I2(n78_3),
    .I3(ff_half_count_6) 
);
defparam n99_s2.INIT=16'h0708;
  LUT4 n96_s2 (
    .F(n96_7),
    .I0(ff_half_count_8),
    .I1(n97_8),
    .I2(n78_3),
    .I3(ff_half_count_9) 
);
defparam n96_s2.INIT=16'h0708;
  LUT4 n95_s2 (
    .F(n95_7),
    .I0(n97_8),
    .I1(n95_8),
    .I2(n78_3),
    .I3(ff_half_count_10[10]) 
);
defparam n95_s2.INIT=16'h0708;
  LUT4 n93_s2 (
    .F(n93_7),
    .I0(ff_half_count_10[11]),
    .I1(n94_10),
    .I2(n78_3),
    .I3(ff_half_count_12) 
);
defparam n93_s2.INIT=16'h0708;
  LUT2 n61_s2 (
    .F(n61_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]) 
);
defparam n61_s2.INIT=4'h6;
  LUT3 n60_s2 (
    .F(n60_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam n60_s2.INIT=8'h78;
  LUT3 n58_s2 (
    .F(n58_7),
    .I0(w_h_count_end),
    .I1(w_h_count[4]),
    .I2(n58_10) 
);
defparam n58_s2.INIT=8'h14;
  LUT4 n57_s2 (
    .F(n57_7),
    .I0(w_h_count[4]),
    .I1(n58_10),
    .I2(w_h_count_end),
    .I3(w_h_count[5]) 
);
defparam n57_s2.INIT=16'h0708;
  LUT2 n56_s2 (
    .F(n56_7),
    .I0(w_h_count[6]),
    .I1(n56_8) 
);
defparam n56_s2.INIT=4'h6;
  LUT4 n55_s2 (
    .F(n55_7),
    .I0(w_h_count[6]),
    .I1(n56_8),
    .I2(w_h_count_end),
    .I3(w_h_count[7]) 
);
defparam n55_s2.INIT=16'h0708;
  LUT4 n53_s2 (
    .F(n53_7),
    .I0(w_h_count[8]),
    .I1(n54_8),
    .I2(w_h_count_end),
    .I3(w_h_count[9]) 
);
defparam n53_s2.INIT=16'h0708;
  LUT4 n52_s2 (
    .F(n52_7),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(n54_8),
    .I3(w_h_count[10]) 
);
defparam n52_s2.INIT=16'h7F80;
  LUT4 n51_s2 (
    .F(n51_7),
    .I0(n54_8),
    .I1(n51_8),
    .I2(w_h_count_end),
    .I3(w_h_count[11]) 
);
defparam n51_s2.INIT=16'h0708;
  LUT2 w_screen_pos_x_8_s4 (
    .F(w_screen_pos_x[8]),
    .I0(ff_half_count_7),
    .I1(ff_half_count_8) 
);
defparam w_screen_pos_x_8_s4.INIT=4'h9;
  LUT3 w_screen_pos_x_11_s4 (
    .F(w_screen_pos_x[11]),
    .I0(ff_half_count_10[10]),
    .I1(n309_12),
    .I2(ff_half_count_10[11]) 
);
defparam w_screen_pos_x_11_s4.INIT=8'hE1;
  LUT4 w_h_count_end_s9 (
    .F(w_h_count_end_12),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_h_count[9]),
    .I3(w_h_count_end_15) 
);
defparam w_h_count_end_s9.INIT=16'h4000;
  LUT3 w_h_count_end_s10 (
    .F(w_h_count_end_13),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam w_h_count_end_s10.INIT=8'h80;
  LUT3 w_h_count_end_s11 (
    .F(w_h_count_end_14),
    .I0(w_h_count[4]),
    .I1(w_h_count[3]),
    .I2(w_h_count[5]) 
);
defparam w_h_count_end_s11.INIT=8'h40;
  LUT4 n138_s1 (
    .F(n138_4),
    .I0(w_h_count[2]),
    .I1(w_h_count[3]),
    .I2(w_h_count[5]),
    .I3(w_h_count[4]) 
);
defparam n138_s1.INIT=16'h0100;
  LUT4 n138_s2 (
    .F(n138_5),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[8]),
    .I3(w_v_count[0]) 
);
defparam n138_s2.INIT=16'h0100;
  LUT3 n379_s1 (
    .F(n379_4),
    .I0(w_v_count[8]),
    .I1(n155_8),
    .I2(w_v_count[9]) 
);
defparam n379_s1.INIT=8'h10;
  LUT4 n264_s1 (
    .F(n264_4),
    .I0(w_v_count[0]),
    .I1(w_screen_pos_y[4]),
    .I2(w_screen_pos_y[7]),
    .I3(n264_6) 
);
defparam n264_s1.INIT=16'h8000;
  LUT4 n264_s2 (
    .F(n264_5),
    .I0(w_screen_pos_y[5]),
    .I1(w_screen_pos_y[6]),
    .I2(w_screen_pos_y[8]),
    .I3(w_screen_pos_y[9]) 
);
defparam n264_s2.INIT=16'h8000;
  LUT4 ff_v_active_s3 (
    .F(ff_v_active_6),
    .I0(ff_v_active_7),
    .I1(reg_212lines_mode),
    .I2(n264_4),
    .I3(ff_v_active_11) 
);
defparam ff_v_active_s3.INIT=16'hE000;
  LUT4 ff_blink_counter_3_s4 (
    .F(ff_blink_counter_3_9),
    .I0(ff_blink_base_0[1]),
    .I1(ff_blink_base_0[2]),
    .I2(ff_blink_base[0]),
    .I3(ff_blink_base_0[3]) 
);
defparam ff_blink_counter_3_s4.INIT=16'h1000;
  LUT2 ff_blink_counter_3_s5 (
    .F(ff_blink_counter_3_10),
    .I0(ff_blink_counter_3_11),
    .I1(ff_blink_counter_3_12) 
);
defparam ff_blink_counter_3_s5.INIT=4'h8;
  LUT4 ff_interleaving_page_s4 (
    .F(ff_interleaving_page_9),
    .I0(ff_interleaving_page_10),
    .I1(ff_blink_counter_3_9),
    .I2(n423_11),
    .I3(w_h_count_end) 
);
defparam ff_interleaving_page_s4.INIT=16'h4000;
  LUT3 n423_s4 (
    .F(n423_9),
    .I0(reg_blink_period[0]),
    .I1(reg_blink_period[4]),
    .I2(ff_interleaving_page) 
);
defparam n423_s4.INIT=8'hCA;
  LUT3 n422_s3 (
    .F(n422_8),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(ff_interleaving_page) 
);
defparam n422_s3.INIT=8'hCA;
  LUT2 n422_s4 (
    .F(n422_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]) 
);
defparam n422_s4.INIT=4'h6;
  LUT2 n421_s4 (
    .F(n421_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]) 
);
defparam n421_s4.INIT=4'h1;
  LUT3 n420_s3 (
    .F(n420_8),
    .I0(reg_blink_period[7]),
    .I1(reg_blink_period[3]),
    .I2(ff_interleaving_page) 
);
defparam n420_s3.INIT=8'hAC;
  LUT2 n162_s3 (
    .F(n162_8),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]) 
);
defparam n162_s3.INIT=4'h8;
  LUT2 n159_s3 (
    .F(n159_8),
    .I0(w_v_count[4]),
    .I1(n160_10) 
);
defparam n159_s3.INIT=4'h8;
  LUT4 n156_s3 (
    .F(n156_8),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]),
    .I3(n159_8) 
);
defparam n156_s3.INIT=16'h8000;
  LUT4 n155_s3 (
    .F(n155_8),
    .I0(reg_50hz_mode),
    .I1(n155_9),
    .I2(n62_8),
    .I3(n155_10) 
);
defparam n155_s3.INIT=16'h00EF;
  LUT2 n103_s3 (
    .F(n103_8),
    .I0(ff_half_count_0),
    .I1(ff_half_count_1) 
);
defparam n103_s3.INIT=4'h8;
  LUT4 n101_s3 (
    .F(n101_8),
    .I0(ff_half_count_0),
    .I1(ff_half_count_1),
    .I2(ff_half_count_2),
    .I3(ff_half_count_3) 
);
defparam n101_s3.INIT=16'h8000;
  LUT2 n100_s3 (
    .F(n100_8),
    .I0(ff_half_count_4),
    .I1(n101_8) 
);
defparam n100_s3.INIT=4'h8;
  LUT4 n98_s3 (
    .F(n98_8),
    .I0(ff_half_count_4),
    .I1(ff_half_count_5),
    .I2(ff_half_count_6),
    .I3(n101_8) 
);
defparam n98_s3.INIT=16'h8000;
  LUT2 n97_s3 (
    .F(n97_8),
    .I0(ff_half_count_7),
    .I1(n98_8) 
);
defparam n97_s3.INIT=4'h8;
  LUT2 n95_s3 (
    .F(n95_8),
    .I0(ff_half_count_8),
    .I1(ff_half_count_9) 
);
defparam n95_s3.INIT=4'h8;
  LUT4 n56_s3 (
    .F(n56_8),
    .I0(w_h_count[3]),
    .I1(w_h_count[4]),
    .I2(w_h_count[5]),
    .I3(w_h_count_end_13) 
);
defparam n56_s3.INIT=16'h8000;
  LUT3 n54_s3 (
    .F(n54_8),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n56_8) 
);
defparam n54_s3.INIT=8'h80;
  LUT3 n51_s3 (
    .F(n51_8),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(w_h_count[10]) 
);
defparam n51_s3.INIT=8'h80;
  LUT3 n309_s7 (
    .F(n309_12),
    .I0(ff_half_count_8),
    .I1(ff_half_count_7),
    .I2(ff_half_count_9) 
);
defparam n309_s7.INIT=8'hE0;
  LUT2 n309_s8 (
    .F(n309_13),
    .I0(ff_half_count_10[10]),
    .I1(ff_half_count_10[11]) 
);
defparam n309_s8.INIT=4'h1;
  LUT2 w_h_count_end_s12 (
    .F(w_h_count_end_15),
    .I0(w_h_count[10]),
    .I1(w_h_count[11]) 
);
defparam w_h_count_end_s12.INIT=4'h4;
  LUT2 n264_s3 (
    .F(n264_6),
    .I0(w_screen_pos_y[0]),
    .I1(w_screen_pos_y[1]) 
);
defparam n264_s3.INIT=4'h8;
  LUT4 ff_v_active_s4 (
    .F(ff_v_active_7),
    .I0(w_screen_pos_y[6]),
    .I1(w_screen_pos_y[3]),
    .I2(w_screen_pos_y[5]),
    .I3(w_screen_pos_y[2]) 
);
defparam ff_v_active_s4.INIT=16'h4000;
  LUT4 ff_blink_counter_3_s6 (
    .F(ff_blink_counter_3_11),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(reg_blink_period[0]),
    .I3(reg_blink_period[4]) 
);
defparam ff_blink_counter_3_s6.INIT=16'h0001;
  LUT4 ff_blink_counter_3_s7 (
    .F(ff_blink_counter_3_12),
    .I0(reg_blink_period[3]),
    .I1(reg_blink_period[7]),
    .I2(reg_blink_period[2]),
    .I3(reg_blink_period[6]) 
);
defparam ff_blink_counter_3_s7.INIT=16'h0001;
  LUT4 ff_interleaving_page_s5 (
    .F(ff_interleaving_page_10),
    .I0(n423_9),
    .I1(n421_10),
    .I2(n420_8),
    .I3(n422_8) 
);
defparam ff_interleaving_page_s5.INIT=16'h0001;
  LUT3 n421_s5 (
    .F(n421_10),
    .I0(reg_blink_period[2]),
    .I1(reg_blink_period[6]),
    .I2(ff_interleaving_page) 
);
defparam n421_s5.INIT=8'hCA;
  LUT4 n155_s4 (
    .F(n155_9),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(reg_interlace_mode),
    .I3(w_v_count[2]) 
);
defparam n155_s4.INIT=16'hEFF7;
  LUT4 n155_s5 (
    .F(n155_10),
    .I0(w_v_count[1]),
    .I1(w_v_count[2]),
    .I2(n155_11),
    .I3(n155_12) 
);
defparam n155_s5.INIT=16'h1000;
  LUT4 ff_v_active_s6 (
    .F(ff_v_active_9),
    .I0(w_screen_pos_y[2]),
    .I1(w_screen_pos_y[3]),
    .I2(w_screen_pos_y[5]),
    .I3(w_screen_pos_y[6]) 
);
defparam ff_v_active_s6.INIT=16'h0100;
  LUT4 n155_s6 (
    .F(n155_11),
    .I0(w_v_count[3]),
    .I1(w_v_count[4]),
    .I2(w_v_count[5]),
    .I3(w_v_count[6]) 
);
defparam n155_s6.INIT=16'h4000;
  LUT4 n155_s7 (
    .F(n155_12),
    .I0(reg_50hz_mode),
    .I1(reg_interlace_mode),
    .I2(w_v_count[0]),
    .I3(w_v_count[7]) 
);
defparam n155_s7.INIT=16'h00F8;
  LUT4 n100_s4 (
    .F(n100_10),
    .I0(n78_3),
    .I1(ff_half_count_5),
    .I2(ff_half_count_4),
    .I3(n101_8) 
);
defparam n100_s4.INIT=16'h1444;
  LUT4 n103_s4 (
    .F(n103_10),
    .I0(n78_3),
    .I1(ff_half_count_2),
    .I2(ff_half_count_0),
    .I3(ff_half_count_1) 
);
defparam n103_s4.INIT=16'h1444;
  LUT3 n420_s5 (
    .F(n420_11),
    .I0(ff_blink_counter[2]),
    .I1(ff_blink_counter[0]),
    .I2(ff_blink_counter[1]) 
);
defparam n420_s5.INIT=8'h01;
  LUT4 n421_s6 (
    .F(n421_12),
    .I0(ff_blink_counter[3]),
    .I1(reg_blink_period[2]),
    .I2(reg_blink_period[6]),
    .I3(ff_interleaving_page) 
);
defparam n421_s6.INIT=16'h0511;
  LUT4 n94_s4 (
    .F(n94_10),
    .I0(ff_half_count_10[10]),
    .I1(n97_8),
    .I2(ff_half_count_8),
    .I3(ff_half_count_9) 
);
defparam n94_s4.INIT=16'h8000;
  LUT4 ff_v_active_s7 (
    .F(ff_v_active_11),
    .I0(ff_v_active_9),
    .I1(reg_212lines_mode),
    .I2(w_screen_pos_y[8]),
    .I3(w_screen_pos_y[9]) 
);
defparam ff_v_active_s7.INIT=16'h000B;
  LUT4 n160_s4 (
    .F(n160_10),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n160_s4.INIT=16'h8000;
  LUT4 n162_s4 (
    .F(n162_10),
    .I0(n379_4),
    .I1(w_v_count[2]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n162_s4.INIT=16'h1444;
  LUT4 w_screen_pos_x_12_s5 (
    .F(w_screen_pos_x[12]),
    .I0(n309_12),
    .I1(ff_half_count_10[10]),
    .I2(ff_half_count_10[11]),
    .I3(ff_half_count_12) 
);
defparam w_screen_pos_x_12_s5.INIT=16'hFE01;
  LUT4 n309_s9 (
    .F(n309_15),
    .I0(ff_half_count_12),
    .I1(n309_12),
    .I2(ff_half_count_10[10]),
    .I3(ff_half_count_10[11]) 
);
defparam n309_s9.INIT=16'h0001;
  LUT4 n159_s4 (
    .F(n159_10),
    .I0(n379_4),
    .I1(w_v_count[5]),
    .I2(w_v_count[4]),
    .I3(n160_10) 
);
defparam n159_s4.INIT=16'h1444;
  LUT4 w_screen_pos_x_10_s5 (
    .F(w_screen_pos_x[10]),
    .I0(ff_half_count_10[10]),
    .I1(ff_half_count_8),
    .I2(ff_half_count_7),
    .I3(ff_half_count_9) 
);
defparam w_screen_pos_x_10_s5.INIT=16'hA955;
  LUT4 n54_s4 (
    .F(n54_10),
    .I0(w_h_count[8]),
    .I1(w_h_count[6]),
    .I2(w_h_count[7]),
    .I3(n56_8) 
);
defparam n54_s4.INIT=16'h6AAA;
  LUT4 n97_s4 (
    .F(n97_10),
    .I0(n78_3),
    .I1(ff_half_count_8),
    .I2(ff_half_count_7),
    .I3(n98_8) 
);
defparam n97_s4.INIT=16'h1444;
  LUT3 n443_s3 (
    .F(n443_9),
    .I0(ff_blink_counter_3_11),
    .I1(ff_blink_counter_3_12),
    .I2(ff_interleaving_page) 
);
defparam n443_s3.INIT=8'h8F;
  LUT4 ff_interleaving_page_s6 (
    .F(ff_interleaving_page_12),
    .I0(n379_4),
    .I1(ff_interleaving_page_9),
    .I2(ff_blink_counter_3_11),
    .I3(ff_blink_counter_3_12) 
);
defparam ff_interleaving_page_s6.INIT=16'hF888;
  LUT4 n58_s4 (
    .F(n58_10),
    .I0(w_h_count[3]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[2]) 
);
defparam n58_s4.INIT=16'h8000;
  LUT4 n59_s3 (
    .F(n59_9),
    .I0(w_h_count[3]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[2]) 
);
defparam n59_s3.INIT=16'h6AAA;
  LUT4 n164_s4 (
    .F(n164_10),
    .I0(w_v_count[0]),
    .I1(w_v_count[8]),
    .I2(n155_8),
    .I3(w_v_count[9]) 
);
defparam n164_s4.INIT=16'h5455;
  LUT4 n379_s2 (
    .F(n379_6),
    .I0(w_h_count_end),
    .I1(w_v_count[8]),
    .I2(n155_8),
    .I3(w_v_count[9]) 
);
defparam n379_s2.INIT=16'h0200;
  LUT4 n94_s5 (
    .F(n94_12),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count_10[11]),
    .I3(n94_10) 
);
defparam n94_s5.INIT=16'h0770;
  LUT4 n98_s4 (
    .F(n98_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count_7),
    .I3(n98_8) 
);
defparam n98_s4.INIT=16'h0770;
  LUT4 n101_s4 (
    .F(n101_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count_4),
    .I3(n101_8) 
);
defparam n101_s4.INIT=16'h0770;
  LUT4 n104_s3 (
    .F(n104_9),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count_0),
    .I3(ff_half_count_1) 
);
defparam n104_s3.INIT=16'h0770;
  LUT3 n105_s3 (
    .F(n105_9),
    .I0(ff_half_count_0),
    .I1(w_v_count[0]),
    .I2(w_h_count_end) 
);
defparam n105_s3.INIT=8'h15;
  LUT4 n423_s5 (
    .F(n423_11),
    .I0(ff_blink_counter[3]),
    .I1(ff_blink_counter[2]),
    .I2(ff_blink_counter[0]),
    .I3(ff_blink_counter[1]) 
);
defparam n423_s5.INIT=16'h0001;
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(w_horizontal_offset_l[1]),
    .D(reg_horizontal_offset_l[1]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(w_horizontal_offset_l[0]),
    .D(reg_horizontal_offset_l[0]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(ff_horizontal_offset_h[8]),
    .D(reg_horizontal_offset_h[8]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(ff_horizontal_offset_h[7]),
    .D(reg_horizontal_offset_h[7]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(ff_horizontal_offset_h[6]),
    .D(reg_horizontal_offset_h[6]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(ff_horizontal_offset_h[5]),
    .D(reg_horizontal_offset_h[5]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(ff_horizontal_offset_h[4]),
    .D(reg_horizontal_offset_h[4]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(ff_horizontal_offset_h[3]),
    .D(reg_horizontal_offset_h[3]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_11_s0 (
    .Q(w_h_count[11]),
    .D(n51_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_10_s0 (
    .Q(w_h_count[10]),
    .D(n52_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_9_s0 (
    .Q(w_h_count[9]),
    .D(n53_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_8_s0 (
    .Q(w_h_count[8]),
    .D(n54_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_7_s0 (
    .Q(w_h_count[7]),
    .D(n55_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_6_s0 (
    .Q(w_h_count[6]),
    .D(n56_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_5_s0 (
    .Q(w_h_count[5]),
    .D(n57_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_4_s0 (
    .Q(w_h_count[4]),
    .D(n58_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_3_s0 (
    .Q(w_h_count[3]),
    .D(n59_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_2_s0 (
    .Q(w_h_count[2]),
    .D(n60_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_1_s0 (
    .Q(w_h_count[1]),
    .D(n61_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_0_s0 (
    .Q(w_h_count[0]),
    .D(n62_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_12_s0 (
    .Q(ff_half_count_12),
    .D(n93_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_11_s0 (
    .Q(ff_half_count_10[11]),
    .D(n94_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_10_s0 (
    .Q(ff_half_count_10[10]),
    .D(n95_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_9_s0 (
    .Q(ff_half_count_9),
    .D(n96_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_8_s0 (
    .Q(ff_half_count_8),
    .D(n97_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_7_s0 (
    .Q(ff_half_count_7),
    .D(n98_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_6_s0 (
    .Q(ff_half_count_6),
    .D(n99_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_5_s0 (
    .Q(ff_half_count_5),
    .D(n100_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_4_s0 (
    .Q(ff_half_count_4),
    .D(n101_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_3_s0 (
    .Q(ff_half_count_3),
    .D(n102_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_2_s0 (
    .Q(ff_half_count_2),
    .D(n103_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_1_s0 (
    .Q(ff_half_count_1),
    .D(n104_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_0_s0 (
    .Q(ff_half_count_0),
    .D(n105_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_refresh_s0 (
    .Q(w_pre_vram_refresh),
    .D(n138_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_9_s0 (
    .Q(w_v_count[9]),
    .D(n155_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_8_s0 (
    .Q(w_v_count[8]),
    .D(n156_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_7_s0 (
    .Q(w_v_count[7]),
    .D(n157_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_6_s0 (
    .Q(w_v_count[6]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_5_s0 (
    .Q(w_v_count[5]),
    .D(n159_10),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_4_s0 (
    .Q(w_v_count[4]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_3_s0 (
    .Q(w_v_count[3]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_2_s0 (
    .Q(w_v_count[2]),
    .D(n162_10),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_1_s0 (
    .Q(w_v_count[1]),
    .D(n163_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_0_s0 (
    .Q(w_v_count[0]),
    .D(n164_10),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_active_s0 (
    .Q(w_screen_v_active),
    .D(n264_3),
    .CLK(clk85m),
    .CE(ff_v_active_5),
    .CLEAR(n36_6) 
);
  DFFP ff_top_line_4_s0 (
    .Q(ff_top_line[4]),
    .D(n296_6),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
  DFFC ff_top_line_2_s0 (
    .Q(ff_top_line[2]),
    .D(reg_212lines_mode),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_3_s0 (
    .Q(ff_blink_base_0[3]),
    .D(n385_7),
    .CLK(clk85m),
    .CE(n379_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_2_s0 (
    .Q(ff_blink_base_0[2]),
    .D(n386_7),
    .CLK(clk85m),
    .CE(n379_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_1_s0 (
    .Q(ff_blink_base_0[1]),
    .D(n387_7),
    .CLK(clk85m),
    .CE(n379_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_0_s0 (
    .Q(ff_blink_base[0]),
    .D(n222_5),
    .CLK(clk85m),
    .CE(n379_6),
    .CLEAR(n36_6) 
);
  DFF ff_screen_pos_x_13_s0 (
    .Q(w_screen_pos_x_Z[13]),
    .D(n309_15),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_12_s0 (
    .Q(w_screen_pos_x_Z[12]),
    .D(w_screen_pos_x[12]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_11_s0 (
    .Q(w_screen_pos_x_Z[11]),
    .D(w_screen_pos_x[11]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_10_s0 (
    .Q(w_screen_pos_x_Z[10]),
    .D(w_screen_pos_x[10]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_9_s0 (
    .Q(w_screen_pos_x_Z[9]),
    .D(w_screen_pos_x[9]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_8_s0 (
    .Q(w_screen_pos_x_Z[8]),
    .D(w_screen_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_7_s0 (
    .Q(w_screen_pos_x_Z[7]),
    .D(w_screen_pos_x_7_12),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_6_s0 (
    .Q(w_screen_pos_x_Z[6]),
    .D(ff_half_count_6),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_5_s0 (
    .Q(w_screen_pos_x_Z[5]),
    .D(ff_half_count_5),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_4_s0 (
    .Q(w_screen_pos_x_Z[4]),
    .D(ff_half_count_4),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_3_s0 (
    .Q(w_screen_pos_x_Z[3]),
    .D(ff_half_count_3),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_2_s0 (
    .Q(w_screen_pos_x_Z[2]),
    .D(ff_half_count_2),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_1_s0 (
    .Q(w_screen_pos_x_Z[1]),
    .D(ff_half_count_1),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_0_s0 (
    .Q(w_screen_pos_x_Z[0]),
    .D(ff_half_count_0),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_7_s0 (
    .Q(w_screen_pos_y_Z[7]),
    .D(w_screen_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_6_s0 (
    .Q(w_screen_pos_y_Z[6]),
    .D(w_screen_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_5_s0 (
    .Q(w_screen_pos_y_Z[5]),
    .D(w_screen_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_4_s0 (
    .Q(w_screen_pos_y_Z[4]),
    .D(w_screen_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_3_s0 (
    .Q(w_screen_pos_y_Z[3]),
    .D(w_screen_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_8_s0 (
    .Q(w_pixel_pos_x_Z[8]),
    .D(w_pixel_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_7_s0 (
    .Q(w_pixel_pos_x_Z[7]),
    .D(w_pixel_pos_x[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_6_s0 (
    .Q(w_pixel_pos_x_Z[6]),
    .D(w_pixel_pos_x[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_5_s0 (
    .Q(w_pixel_pos_x_Z[5]),
    .D(w_pixel_pos_x[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_4_s0 (
    .Q(w_pixel_pos_x_Z[4]),
    .D(w_pixel_pos_x[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_3_s0 (
    .Q(w_pixel_pos_x_Z[3]),
    .D(w_pixel_pos_x[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_7_s0 (
    .Q(w_pixel_pos_y_Z[7]),
    .D(w_pixel_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_6_s0 (
    .Q(w_pixel_pos_y_Z[6]),
    .D(w_pixel_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_5_s0 (
    .Q(w_pixel_pos_y_Z[5]),
    .D(w_pixel_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_4_s0 (
    .Q(w_pixel_pos_y_Z[4]),
    .D(w_pixel_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_3_s0 (
    .Q(w_pixel_pos_y_Z[3]),
    .D(w_pixel_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_2_s0 (
    .Q(w_pixel_pos_y_Z[2]),
    .D(w_pixel_pos_y[2]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_1_s0 (
    .Q(w_pixel_pos_y_Z[1]),
    .D(w_pixel_pos_y[1]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_0_s0 (
    .Q(w_pixel_pos_y_Z[0]),
    .D(w_pixel_pos_y[0]),
    .CLK(clk85m) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(w_horizontal_offset_l[2]),
    .D(reg_horizontal_offset_l[2]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_counter_3_s1 (
    .Q(ff_blink_counter[3]),
    .D(n420_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_8),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_3_s1.INIT=1'b0;
  DFFCE ff_blink_counter_2_s1 (
    .Q(ff_blink_counter[2]),
    .D(n421_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_8),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_2_s1.INIT=1'b0;
  DFFCE ff_blink_counter_1_s1 (
    .Q(ff_blink_counter[1]),
    .D(n422_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_8),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_1_s1.INIT=1'b0;
  DFFCE ff_blink_counter_0_s1 (
    .Q(ff_blink_counter[0]),
    .D(n423_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_8),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_0_s1.INIT=1'b0;
  DFFPE ff_interleaving_page_s1 (
    .Q(ff_interleaving_page),
    .D(n443_9),
    .CLK(clk85m),
    .CE(ff_interleaving_page_12),
    .PRESET(n36_6) 
);
defparam ff_interleaving_page_s1.INIT=1'b1;
  ALU w_pixel_pos_x_3_s (
    .SUM(w_pixel_pos_x[3]),
    .COUT(w_pixel_pos_x_3_2),
    .I0(w_screen_pos_x_7_12),
    .I1(ff_horizontal_offset_h[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_x_3_s.ALU_MODE=0;
  ALU w_pixel_pos_x_4_s (
    .SUM(w_pixel_pos_x[4]),
    .COUT(w_pixel_pos_x_4_2),
    .I0(w_screen_pos_x[8]),
    .I1(ff_horizontal_offset_h[4]),
    .I3(GND),
    .CIN(w_pixel_pos_x_3_2) 
);
defparam w_pixel_pos_x_4_s.ALU_MODE=0;
  ALU w_pixel_pos_x_5_s (
    .SUM(w_pixel_pos_x[5]),
    .COUT(w_pixel_pos_x_5_2),
    .I0(w_screen_pos_x[9]),
    .I1(ff_horizontal_offset_h[5]),
    .I3(GND),
    .CIN(w_pixel_pos_x_4_2) 
);
defparam w_pixel_pos_x_5_s.ALU_MODE=0;
  ALU w_pixel_pos_x_6_s (
    .SUM(w_pixel_pos_x[6]),
    .COUT(w_pixel_pos_x_6_2),
    .I0(w_screen_pos_x[10]),
    .I1(ff_horizontal_offset_h[6]),
    .I3(GND),
    .CIN(w_pixel_pos_x_5_2) 
);
defparam w_pixel_pos_x_6_s.ALU_MODE=0;
  ALU w_pixel_pos_x_7_s (
    .SUM(w_pixel_pos_x[7]),
    .COUT(w_pixel_pos_x_7_2),
    .I0(w_screen_pos_x[11]),
    .I1(ff_horizontal_offset_h[7]),
    .I3(GND),
    .CIN(w_pixel_pos_x_6_2) 
);
defparam w_pixel_pos_x_7_s.ALU_MODE=0;
  ALU w_pixel_pos_x_8_s (
    .SUM(w_pixel_pos_x[8]),
    .COUT(w_pixel_pos_x_8_0_COUT),
    .I0(w_screen_pos_x[12]),
    .I1(ff_horizontal_offset_h[8]),
    .I3(GND),
    .CIN(w_pixel_pos_x_7_2) 
);
defparam w_pixel_pos_x_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_3_s (
    .SUM(w_screen_pos_y_3_1),
    .COUT(w_screen_pos_y_3_2),
    .I0(w_v_count[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_2_7) 
);
defparam w_screen_pos_y_3_s.ALU_MODE=0;
  ALU w_screen_pos_y_5_s (
    .SUM(w_screen_pos_y_5_1),
    .COUT(w_screen_pos_y_5_2),
    .I0(w_v_count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_7) 
);
defparam w_screen_pos_y_5_s.ALU_MODE=0;
  ALU w_screen_pos_y_6_s (
    .SUM(w_screen_pos_y_6_1),
    .COUT(w_screen_pos_y_6_2),
    .I0(w_v_count[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_5_2) 
);
defparam w_screen_pos_y_6_s.ALU_MODE=0;
  ALU w_screen_pos_y_7_s (
    .SUM(w_screen_pos_y_7_1),
    .COUT(w_screen_pos_y_7_2),
    .I0(w_v_count[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_6_2) 
);
defparam w_screen_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_8_s (
    .SUM(w_screen_pos_y_8_1),
    .COUT(w_screen_pos_y_9_6),
    .I0(w_v_count[9]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_7_2) 
);
defparam w_screen_pos_y_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_0_s0 (
    .SUM(w_screen_pos_y[0]),
    .COUT(w_screen_pos_y_0_4),
    .I0(w_v_count[1]),
    .I1(reg_display_adjust[4]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_screen_pos_y_0_s0.ALU_MODE=0;
  ALU w_screen_pos_y_1_s1 (
    .SUM(w_screen_pos_y[1]),
    .COUT(w_screen_pos_y_1_5),
    .I0(w_screen_pos_y_1_8),
    .I1(reg_display_adjust[5]),
    .I3(GND),
    .CIN(w_screen_pos_y_0_4) 
);
defparam w_screen_pos_y_1_s1.ALU_MODE=0;
  ALU w_screen_pos_y_2_s1 (
    .SUM(w_screen_pos_y[2]),
    .COUT(w_screen_pos_y_2_5),
    .I0(w_screen_pos_y_2_8),
    .I1(reg_display_adjust[6]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_5) 
);
defparam w_screen_pos_y_2_s1.ALU_MODE=0;
  ALU w_screen_pos_y_4_s1 (
    .SUM(w_screen_pos_y[4]),
    .COUT(w_screen_pos_y_4_5),
    .I0(w_screen_pos_y_4_8),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_3_7) 
);
defparam w_screen_pos_y_4_s1.ALU_MODE=0;
  ALU w_screen_pos_y_5_s0 (
    .SUM(w_screen_pos_y[5]),
    .COUT(w_screen_pos_y_5_4),
    .I0(w_screen_pos_y_5_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_5) 
);
defparam w_screen_pos_y_5_s0.ALU_MODE=0;
  ALU w_screen_pos_y_6_s0 (
    .SUM(w_screen_pos_y[6]),
    .COUT(w_screen_pos_y_6_4),
    .I0(w_screen_pos_y_6_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_5_4) 
);
defparam w_screen_pos_y_6_s0.ALU_MODE=0;
  ALU w_screen_pos_y_7_s0 (
    .SUM(w_screen_pos_y[7]),
    .COUT(w_screen_pos_y_7_4),
    .I0(w_screen_pos_y_7_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_6_4) 
);
defparam w_screen_pos_y_7_s0.ALU_MODE=0;
  ALU w_screen_pos_y_8_s0 (
    .SUM(w_screen_pos_y[8]),
    .COUT(w_screen_pos_y_8_4),
    .I0(w_screen_pos_y_8_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_7_4) 
);
defparam w_screen_pos_y_8_s0.ALU_MODE=0;
  ALU w_screen_pos_y_9_s0 (
    .SUM(w_screen_pos_y[9]),
    .COUT(w_screen_pos_y_9_1_COUT),
    .I0(w_screen_pos_y_9_9),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_8_4) 
);
defparam w_screen_pos_y_9_s0.ALU_MODE=0;
  ALU w_pixel_pos_y_0_s (
    .SUM(w_pixel_pos_y[0]),
    .COUT(w_pixel_pos_y_0_2),
    .I0(w_screen_pos_y[0]),
    .I1(reg_vertical_offset[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_y_0_s.ALU_MODE=0;
  ALU w_pixel_pos_y_1_s (
    .SUM(w_pixel_pos_y[1]),
    .COUT(w_pixel_pos_y_1_2),
    .I0(w_screen_pos_y[1]),
    .I1(reg_vertical_offset[1]),
    .I3(GND),
    .CIN(w_pixel_pos_y_0_2) 
);
defparam w_pixel_pos_y_1_s.ALU_MODE=0;
  ALU w_pixel_pos_y_2_s (
    .SUM(w_pixel_pos_y[2]),
    .COUT(w_pixel_pos_y_2_2),
    .I0(w_screen_pos_y[2]),
    .I1(reg_vertical_offset[2]),
    .I3(GND),
    .CIN(w_pixel_pos_y_1_2) 
);
defparam w_pixel_pos_y_2_s.ALU_MODE=0;
  ALU w_pixel_pos_y_3_s (
    .SUM(w_pixel_pos_y[3]),
    .COUT(w_pixel_pos_y_3_2),
    .I0(w_screen_pos_y[3]),
    .I1(reg_vertical_offset[3]),
    .I3(GND),
    .CIN(w_pixel_pos_y_2_2) 
);
defparam w_pixel_pos_y_3_s.ALU_MODE=0;
  ALU w_pixel_pos_y_4_s (
    .SUM(w_pixel_pos_y[4]),
    .COUT(w_pixel_pos_y_4_2),
    .I0(w_screen_pos_y[4]),
    .I1(reg_vertical_offset[4]),
    .I3(GND),
    .CIN(w_pixel_pos_y_3_2) 
);
defparam w_pixel_pos_y_4_s.ALU_MODE=0;
  ALU w_pixel_pos_y_5_s (
    .SUM(w_pixel_pos_y[5]),
    .COUT(w_pixel_pos_y_5_2),
    .I0(w_screen_pos_y[5]),
    .I1(reg_vertical_offset[5]),
    .I3(GND),
    .CIN(w_pixel_pos_y_4_2) 
);
defparam w_pixel_pos_y_5_s.ALU_MODE=0;
  ALU w_pixel_pos_y_6_s (
    .SUM(w_pixel_pos_y[6]),
    .COUT(w_pixel_pos_y_6_2),
    .I0(w_screen_pos_y[6]),
    .I1(reg_vertical_offset[6]),
    .I3(GND),
    .CIN(w_pixel_pos_y_5_2) 
);
defparam w_pixel_pos_y_6_s.ALU_MODE=0;
  ALU w_pixel_pos_y_7_s (
    .SUM(w_pixel_pos_y[7]),
    .COUT(w_pixel_pos_y_7_0_COUT),
    .I0(w_screen_pos_y[7]),
    .I1(reg_vertical_offset[7]),
    .I3(GND),
    .CIN(w_pixel_pos_y_6_2) 
);
defparam w_pixel_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_1_s2 (
    .SUM(w_screen_pos_y_1_8),
    .COUT(w_screen_pos_y_1_7),
    .I0(w_v_count[2]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_screen_pos_y_1_s2.ALU_MODE=1;
  ALU w_screen_pos_y_2_s2 (
    .SUM(w_screen_pos_y_2_8),
    .COUT(w_screen_pos_y_2_7),
    .I0(w_v_count[3]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_7) 
);
defparam w_screen_pos_y_2_s2.ALU_MODE=1;
  ALU w_screen_pos_y_4_s2 (
    .SUM(w_screen_pos_y_4_8),
    .COUT(w_screen_pos_y_4_7),
    .I0(w_v_count[5]),
    .I1(ff_top_line[4]),
    .I3(GND),
    .CIN(w_screen_pos_y_3_2) 
);
defparam w_screen_pos_y_4_s2.ALU_MODE=1;
  ALU w_screen_pos_y_3_s2 (
    .SUM(w_screen_pos_y[3]),
    .COUT(w_screen_pos_y_3_7),
    .I0(w_screen_pos_y_3_1),
    .I1(reg_display_adjust[7]),
    .I3(GND),
    .CIN(w_screen_pos_y_2_5) 
);
defparam w_screen_pos_y_3_s2.ALU_MODE=1;
  INV n296_s2 (
    .O(n296_6),
    .I(reg_212lines_mode) 
);
  INV n222_s2 (
    .O(n222_5),
    .I(ff_blink_base[0]) 
);
  INV w_screen_pos_y_9_s3 (
    .O(w_screen_pos_y_9_9),
    .I(w_screen_pos_y_9_6) 
);
  INV n62_s4 (
    .O(n62_9),
    .I(w_h_count[0]) 
);
  INV w_screen_pos_x_7_s6 (
    .O(w_screen_pos_x_7_12),
    .I(ff_half_count_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_ssg */
module vdp_timing_control_screen_mode (
  clk85m,
  n36_6,
  reg_display_on,
  n517_4,
  w_screen_v_active,
  reg_left_mask,
  n354_8,
  w_sprite_mode2_4,
  n477_6,
  n1333_21,
  ff_display_color_7_9,
  ff_interleaving_page,
  n1836_102,
  w_next_1_8,
  n1852_97,
  n1836_103,
  reg_scroll_planes,
  reg_interleaving_mode,
  w_screen_mode_vram_rdata,
  w_screen_pos_y_Z,
  w_screen_pos_x_Z,
  w_horizontal_offset_l,
  w_pixel_pos_x_Z,
  reg_screen_mode,
  reg_backdrop_color,
  reg_pattern_generator_table_base,
  w_pixel_pos_y_Z,
  reg_text_back_color,
  reg_pattern_name_table_base,
  reg_color_table_base,
  ff_blink_base,
  w_screen_mode_vram_valid,
  w_screen_mode_display_color_en,
  ff_state_1_7,
  n122_2,
  n553_30,
  w_screen_mode_3_3,
  n2017_5,
  n1753_4,
  n829_32,
  ff_next_vram1_7_9,
  ff_next_vram1_3_9,
  n1753_6,
  n2017_7,
  w_screen_mode_vram_address,
  w_screen_mode_display_color,
  w_pixel_phase_x
)
;
input clk85m;
input n36_6;
input reg_display_on;
input n517_4;
input w_screen_v_active;
input reg_left_mask;
input n354_8;
input w_sprite_mode2_4;
input n477_6;
input n1333_21;
input ff_display_color_7_9;
input ff_interleaving_page;
input n1836_102;
input w_next_1_8;
input n1852_97;
input n1836_103;
input reg_scroll_planes;
input reg_interleaving_mode;
input [31:0] w_screen_mode_vram_rdata;
input [7:3] w_screen_pos_y_Z;
input [13:0] w_screen_pos_x_Z;
input [2:0] w_horizontal_offset_l;
input [8:3] w_pixel_pos_x_Z;
input [4:0] reg_screen_mode;
input [7:0] reg_backdrop_color;
input [16:11] reg_pattern_generator_table_base;
input [7:0] w_pixel_pos_y_Z;
input [7:0] reg_text_back_color;
input [16:10] reg_pattern_name_table_base;
input [16:6] reg_color_table_base;
input [0:0] ff_blink_base;
output w_screen_mode_vram_valid;
output w_screen_mode_display_color_en;
output ff_state_1_7;
output n122_2;
output n553_30;
output w_screen_mode_3_3;
output n2017_5;
output n1753_4;
output n829_32;
output ff_next_vram1_7_9;
output ff_next_vram1_3_9;
output n1753_6;
output n2017_7;
output [16:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
output [1:0] w_pixel_phase_x;
wire n825_2;
wire n826_2;
wire n827_2;
wire n828_2;
wire n805_6;
wire n805_7;
wire n806_6;
wire n806_7;
wire n807_6;
wire n807_7;
wire n808_6;
wire n808_7;
wire n809_6;
wire n809_7;
wire n810_6;
wire n810_7;
wire n811_6;
wire n811_7;
wire n812_6;
wire n812_7;
wire n841_28;
wire n842_28;
wire n843_28;
wire n844_28;
wire n1754_2;
wire n1480_4;
wire n1481_4;
wire n1482_4;
wire n1483_4;
wire n1485_4;
wire n1487_4;
wire n1488_4;
wire n1489_4;
wire n1490_4;
wire n1491_4;
wire n1493_4;
wire n1494_4;
wire n1496_4;
wire n1497_4;
wire n1498_4;
wire n1499_4;
wire n1500_4;
wire n1501_4;
wire n1502_4;
wire n1503_4;
wire n1504_4;
wire n1505_4;
wire n1506_4;
wire n1507_4;
wire n1508_4;
wire n1509_4;
wire n1510_4;
wire n1511_4;
wire n1512_4;
wire n1513_4;
wire n1514_4;
wire n1515_4;
wire n1516_4;
wire n1517_4;
wire n1518_4;
wire n1519_4;
wire n1520_4;
wire n1521_4;
wire n1522_4;
wire n1523_4;
wire n1524_4;
wire n1525_4;
wire n1526_4;
wire n1527_4;
wire n1533_4;
wire n1753_3;
wire n1802_5;
wire n1803_4;
wire n1804_4;
wire n1805_4;
wire n829_29;
wire n830_29;
wire n831_29;
wire n832_29;
wire n833_22;
wire n834_22;
wire n835_22;
wire n836_22;
wire n837_30;
wire n838_29;
wire n839_29;
wire n840_29;
wire n853_25;
wire n854_25;
wire n855_25;
wire n856_25;
wire n857_26;
wire n858_24;
wire n859_24;
wire n860_24;
wire n1099_17;
wire n1100_16;
wire n1101_16;
wire n1102_16;
wire n1103_18;
wire n1104_18;
wire n1105_18;
wire n1106_18;
wire n1107_17;
wire n1108_17;
wire n1109_17;
wire n1110_17;
wire n1111_18;
wire n1112_17;
wire n1113_17;
wire n1114_17;
wire n1115_13;
wire n1116_13;
wire n1117_13;
wire n1118_13;
wire n1123_14;
wire n1124_14;
wire n1125_14;
wire n1126_14;
wire n1131_14;
wire n1132_14;
wire n1133_14;
wire n1134_14;
wire n1472_29;
wire n1473_29;
wire n1474_29;
wire n1475_29;
wire n1476_23;
wire n1477_23;
wire n1478_23;
wire n1479_23;
wire ff_next_vram6_3_8;
wire ff_screen_h_in_active_9;
wire n730_10;
wire n731_10;
wire n732_10;
wire n733_10;
wire n734_10;
wire n735_10;
wire n736_10;
wire n737_10;
wire n738_10;
wire n739_10;
wire n740_10;
wire n741_10;
wire n742_10;
wire n743_10;
wire n744_10;
wire n745_10;
wire n746_10;
wire ff_next_vram1_7_8;
wire ff_next_vram3_7_8;
wire ff_next_vram3_3_8;
wire ff_next_vram4_7_7;
wire ff_next_vram5_3_8;
wire ff_next_vram4_3_8;
wire n182_7;
wire n181_7;
wire n179_7;
wire n1801_7;
wire n1800_7;
wire n1799_7;
wire n1798_7;
wire n547_6;
wire n139_7;
wire n138_7;
wire n258_9;
wire w_screen_mode_3_4;
wire n1480_5;
wire n1480_6;
wire n1481_5;
wire n1481_6;
wire n1482_5;
wire n1482_6;
wire n1483_5;
wire n1483_6;
wire n1484_5;
wire n1484_6;
wire n1485_5;
wire n1485_6;
wire n1486_5;
wire n1487_5;
wire n1487_6;
wire n1488_5;
wire n1489_5;
wire n1490_5;
wire n1491_5;
wire n1492_5;
wire n1493_5;
wire n1494_5;
wire n1494_6;
wire n1494_8;
wire n1495_5;
wire n1496_5;
wire n1497_5;
wire n1498_5;
wire n1499_5;
wire n1500_6;
wire n1500_7;
wire n1501_5;
wire n1501_6;
wire n1502_5;
wire n1502_6;
wire n1503_5;
wire n1503_6;
wire n1504_5;
wire n1505_5;
wire n1506_5;
wire n1507_5;
wire n1508_5;
wire n1508_6;
wire n1508_7;
wire n1509_5;
wire n1509_6;
wire n1509_7;
wire n1510_5;
wire n1510_6;
wire n1510_7;
wire n1511_6;
wire n1512_5;
wire n1513_5;
wire n1514_5;
wire n1515_5;
wire n1516_5;
wire n1516_6;
wire n1516_7;
wire n1517_5;
wire n1517_6;
wire n1517_7;
wire n1518_5;
wire n1518_6;
wire n1518_7;
wire n1519_5;
wire n1519_6;
wire n1519_7;
wire n1520_5;
wire n1521_5;
wire n1522_5;
wire n1523_5;
wire n1524_5;
wire n1524_6;
wire n1524_7;
wire n1525_5;
wire n1525_6;
wire n1525_7;
wire n1526_5;
wire n1526_6;
wire n1526_7;
wire n1527_5;
wire n1527_6;
wire n1527_7;
wire n1528_5;
wire n1529_5;
wire n1530_5;
wire n1531_5;
wire n1532_5;
wire n1533_5;
wire n1533_6;
wire n1533_7;
wire n1534_5;
wire n1535_5;
wire n1753_5;
wire n829_30;
wire n829_31;
wire n829_33;
wire n830_30;
wire n830_31;
wire n830_32;
wire n831_32;
wire n832_30;
wire n832_31;
wire n832_32;
wire n833_23;
wire n833_24;
wire n833_25;
wire n834_23;
wire n834_24;
wire n835_23;
wire n835_24;
wire n836_23;
wire n836_24;
wire n837_32;
wire n837_33;
wire n838_30;
wire n838_31;
wire n839_30;
wire n839_31;
wire n840_30;
wire n840_31;
wire n1099_19;
wire n1099_20;
wire n1100_18;
wire n1100_19;
wire n1101_17;
wire n1101_18;
wire n1101_19;
wire n1102_18;
wire n1102_19;
wire n1103_19;
wire n1103_20;
wire n1103_21;
wire n1104_19;
wire n1104_20;
wire n1104_21;
wire n1105_19;
wire n1105_20;
wire n1105_21;
wire n1106_20;
wire n1107_18;
wire n1107_19;
wire n1108_18;
wire n1108_19;
wire n1109_18;
wire n1109_19;
wire n1110_18;
wire n1110_19;
wire n1111_19;
wire n1112_18;
wire n1113_18;
wire n1114_18;
wire n1115_14;
wire n1119_14;
wire n1119_15;
wire n1121_14;
wire n1123_15;
wire n1124_15;
wire n1125_15;
wire n1126_15;
wire n1127_18;
wire n1472_30;
wire n1472_31;
wire n1473_30;
wire n1474_30;
wire n1475_30;
wire n1476_24;
wire n1476_25;
wire n1477_24;
wire n1478_24;
wire n1478_25;
wire n1479_24;
wire n1479_25;
wire ff_next_vram0_7_7;
wire ff_screen_h_in_active_10;
wire n730_12;
wire n731_12;
wire n731_13;
wire n732_11;
wire n732_12;
wire n732_13;
wire n733_11;
wire n733_12;
wire n733_13;
wire n734_11;
wire n734_12;
wire n734_13;
wire n735_11;
wire n735_12;
wire n735_13;
wire n736_11;
wire n736_12;
wire n736_13;
wire n737_11;
wire n737_12;
wire n737_13;
wire n737_14;
wire n738_11;
wire n738_12;
wire n738_13;
wire n738_14;
wire n739_11;
wire n739_12;
wire n739_14;
wire n740_11;
wire n740_12;
wire n740_13;
wire n741_11;
wire n741_12;
wire n741_13;
wire n742_11;
wire n742_12;
wire n742_13;
wire n743_11;
wire n743_12;
wire n743_13;
wire n744_11;
wire n744_12;
wire n744_13;
wire n745_11;
wire n745_12;
wire n746_11;
wire n746_12;
wire ff_next_vram7_3_8;
wire ff_next_vram1_7_10;
wire ff_next_vram2_7_9;
wire ff_next_vram3_7_10;
wire ff_next_vram4_7_8;
wire ff_next_vram5_7_9;
wire n184_8;
wire n181_8;
wire n547_7;
wire n547_8;
wire n140_9;
wire n258_10;
wire n258_11;
wire n1480_8;
wire n1481_8;
wire n1482_8;
wire n1483_8;
wire n1484_8;
wire n1484_9;
wire n1485_8;
wire n1485_9;
wire n1486_6;
wire n1486_7;
wire n1487_8;
wire n1488_7;
wire n1489_7;
wire n1490_6;
wire n1491_7;
wire n1492_6;
wire n1492_7;
wire n1493_6;
wire n1493_7;
wire n1494_9;
wire n1494_10;
wire n1494_11;
wire n1495_6;
wire n1495_7;
wire n1496_6;
wire n1497_6;
wire n1498_6;
wire n1499_6;
wire n1504_7;
wire n1505_7;
wire n1506_7;
wire n1507_7;
wire n1508_8;
wire n1508_9;
wire n1509_8;
wire n1509_9;
wire n1510_8;
wire n1511_8;
wire n1512_7;
wire n1513_7;
wire n1514_7;
wire n1515_7;
wire n1516_8;
wire n1516_9;
wire n1517_8;
wire n1517_9;
wire n1518_8;
wire n1518_9;
wire n1519_8;
wire n1519_9;
wire n1520_7;
wire n1521_7;
wire n1522_7;
wire n1523_7;
wire n1524_8;
wire n1524_9;
wire n1525_8;
wire n1525_9;
wire n1526_8;
wire n1526_9;
wire n1527_8;
wire n1527_9;
wire n1532_6;
wire n1533_8;
wire n1534_6;
wire n1535_6;
wire n831_33;
wire n831_34;
wire n833_26;
wire n1099_22;
wire n1101_20;
wire n1103_22;
wire n1104_22;
wire n1105_22;
wire n1106_22;
wire n1106_23;
wire n1107_20;
wire n1476_27;
wire n1477_27;
wire n1478_26;
wire n1479_26;
wire n730_13;
wire n730_14;
wire n730_15;
wire n731_14;
wire n731_16;
wire n732_14;
wire n732_15;
wire n732_17;
wire n732_19;
wire n733_15;
wire n733_16;
wire n734_15;
wire n734_16;
wire n734_17;
wire n734_18;
wire n734_19;
wire n734_20;
wire n735_15;
wire n735_16;
wire n735_17;
wire n736_14;
wire n736_15;
wire n736_16;
wire n736_18;
wire n737_15;
wire n737_16;
wire n737_17;
wire n738_15;
wire n738_16;
wire n738_17;
wire n738_19;
wire n739_15;
wire n739_16;
wire n739_17;
wire n740_16;
wire n740_17;
wire n740_18;
wire n740_19;
wire n741_14;
wire n741_15;
wire n741_16;
wire n741_17;
wire n742_14;
wire n742_15;
wire n742_16;
wire n743_15;
wire n743_16;
wire n744_16;
wire n744_17;
wire n745_13;
wire n745_14;
wire n745_15;
wire n745_16;
wire n746_13;
wire n746_14;
wire n746_15;
wire ff_next_vram1_7_12;
wire ff_next_vram2_7_11;
wire n547_9;
wire n547_10;
wire n258_12;
wire n1480_9;
wire n1481_9;
wire n1482_9;
wire n1483_9;
wire n1484_10;
wire n1485_11;
wire n1490_7;
wire n1494_12;
wire n1495_8;
wire n1495_9;
wire n1511_9;
wire n1532_7;
wire n1534_7;
wire n1535_7;
wire n1099_24;
wire n1099_25;
wire ff_pos_x_5_11;
wire ff_pos_x_5_12;
wire ff_screen_h_in_active_12;
wire ff_screen_h_in_active_13;
wire n734_21;
wire n734_22;
wire n735_18;
wire n735_20;
wire n736_19;
wire n736_20;
wire n737_19;
wire n737_20;
wire n738_20;
wire n738_21;
wire n739_18;
wire n739_19;
wire n739_20;
wire n740_21;
wire n740_22;
wire n741_18;
wire n741_19;
wire n742_17;
wire n744_18;
wire n746_16;
wire n739_21;
wire ff_next_vram1_7_15;
wire ff_next_vram2_3_11;
wire ff_next_vram2_7_13;
wire ff_next_vram7_3_11;
wire n180_10;
wire n1115_17;
wire n1116_16;
wire n1117_16;
wire n1118_16;
wire ff_screen_h_in_active_15;
wire ff_pos_x_5_14;
wire ff_next_vram1_3_11;
wire n1801_10;
wire ff_pattern7_7_7;
wire n1102_23;
wire n1100_23;
wire n1099_27;
wire n1106_25;
wire n1102_25;
wire n1100_25;
wire n1099_29;
wire n1130_17;
wire n1129_17;
wire n1128_17;
wire n1127_20;
wire n737_22;
wire n736_22;
wire n731_18;
wire ff_next_vram7_3_13;
wire ff_next_vram3_7_12;
wire n1122_16;
wire n1121_16;
wire n1120_16;
wire n1119_17;
wire n180_12;
wire n183_9;
wire n744_20;
wire n743_18;
wire n738_23;
wire n744_22;
wire n1501_9;
wire n1485_13;
wire n1476_29;
wire n1484_12;
wire n740_24;
wire n831_36;
wire n732_21;
wire ff_next_vram0_7_9;
wire n733_19;
wire n731_20;
wire n730_19;
wire n733_21;
wire n732_23;
wire n1500_11;
wire n1483_11;
wire n1482_11;
wire n1481_11;
wire n1480_11;
wire n1122_18;
wire n1120_18;
wire n831_38;
wire n1523_9;
wire n1522_9;
wire n1521_9;
wire n1520_9;
wire n1515_9;
wire n1514_9;
wire n1513_9;
wire n1512_9;
wire n1511_11;
wire n1507_9;
wire n1506_9;
wire n1505_9;
wire n1504_9;
wire n1494_14;
wire n1491_9;
wire n1489_9;
wire n1488_9;
wire n1485_15;
wire n1535_9;
wire n1534_9;
wire n1532_9;
wire n1531_8;
wire n1530_8;
wire n1529_8;
wire n1528_8;
wire n1495_11;
wire n1492_9;
wire n1486_9;
wire n1484_14;
wire n1477_29;
wire ff_pos_x_5_16;
wire n740_26;
wire n1531_10;
wire n1530_10;
wire n1529_10;
wire n1528_10;
wire n1511_13;
wire n1500_13;
wire n1487_10;
wire n1477_31;
wire n1106_27;
wire n1102_27;
wire n1100_27;
wire n1099_31;
wire n837_35;
wire n184_13;
wire ff_pos_x_5_18;
wire n735_23;
wire n735_24;
wire n730_22;
wire n730_24;
wire ff_next_vram7_7_10;
wire ff_next_vram5_7_11;
wire n140_11;
wire n734_24;
wire n735_26;
wire ff_next_vram6_7_11;
wire n1500_15;
wire n1802_8;
wire n739_23;
wire n740_28;
wire ff_screen_h_in_active;
wire w_pattern_name_t12_pre_3_2;
wire w_pattern_name_t12_pre_4_2;
wire w_pattern_name_t12_pre_5_2;
wire w_pattern_name_t12_pre_6_2;
wire w_pattern_name_t12_pre_7_2;
wire w_pattern_name_t12_pre_8_2;
wire w_pattern_name_t12_pre_9_2;
wire w_pixel_phase_x_0_3;
wire w_pixel_phase_x_1_3;
wire w_scroll_pos_x_2_3;
wire w_scroll_pos_x_3_3;
wire w_scroll_pos_x_4_3;
wire w_scroll_pos_x_5_3;
wire w_scroll_pos_x_6_3;
wire w_scroll_pos_x_7_3;
wire w_scroll_pos_x_8_3;
wire w_scroll_pos_x_9_0_COUT;
wire n319_2;
wire n319_3;
wire n318_2;
wire n318_3;
wire n317_2;
wire n317_3;
wire n316_2;
wire n316_3;
wire n315_2;
wire n314_6;
wire w_pos_x_0_4;
wire w_pos_x_1_4;
wire w_pos_x_2_4;
wire w_pos_x_3_4;
wire w_pos_x_4_4;
wire w_pos_x_5_4;
wire w_pos_x_6_4;
wire w_pos_x_7_4;
wire n805_9;
wire n806_9;
wire n807_9;
wire n808_9;
wire n809_9;
wire n810_9;
wire n811_9;
wire n812_9;
wire n841_30;
wire n842_30;
wire n843_30;
wire n844_30;
wire [3:3] w_screen_mode;
wire [2:0] ff_phase;
wire [7:0] ff_next_vram0;
wire [7:0] ff_next_vram1;
wire [7:0] ff_next_vram2;
wire [7:0] ff_next_vram3;
wire [7:0] ff_next_vram4;
wire [7:0] ff_next_vram5;
wire [7:0] ff_next_vram6;
wire [7:0] ff_next_vram7;
wire [7:0] ff_pattern0;
wire [7:0] ff_pattern1;
wire [7:0] ff_pattern2;
wire [7:0] ff_pattern3;
wire [7:0] ff_pattern4;
wire [7:0] ff_pattern5;
wire [7:0] ff_pattern6;
wire [7:0] ff_pattern7;
wire [5:0] ff_pos_x;
wire [9:3] w_pattern_name_t12_pre;
wire [9:2] w_scroll_pos_x;
wire [7:0] w_pos_x;
wire VCC;
wire GND;
  LUT3 n841_s28 (
    .F(n825_2),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n841_s28.INIT=8'hCA;
  LUT3 n842_s28 (
    .F(n826_2),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n842_s28.INIT=8'hCA;
  LUT3 n843_s28 (
    .F(n827_2),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n843_s28.INIT=8'hCA;
  LUT3 n844_s28 (
    .F(n828_2),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n844_s28.INIT=8'hCA;
  LUT3 n805_s6 (
    .F(n805_6),
    .I0(w_screen_mode_vram_rdata[7]),
    .I1(w_screen_mode_vram_rdata[15]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n805_s6.INIT=8'hCA;
  LUT3 n805_s7 (
    .F(n805_7),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n805_s7.INIT=8'hCA;
  LUT3 n806_s6 (
    .F(n806_6),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[14]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n806_s6.INIT=8'hCA;
  LUT3 n806_s7 (
    .F(n806_7),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n806_s7.INIT=8'hCA;
  LUT3 n807_s6 (
    .F(n807_6),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[13]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n807_s6.INIT=8'hCA;
  LUT3 n807_s7 (
    .F(n807_7),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n807_s7.INIT=8'hCA;
  LUT3 n808_s6 (
    .F(n808_6),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[12]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n808_s6.INIT=8'hCA;
  LUT3 n808_s7 (
    .F(n808_7),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n808_s7.INIT=8'hCA;
  LUT3 n809_s6 (
    .F(n809_6),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n809_s6.INIT=8'hCA;
  LUT3 n809_s7 (
    .F(n809_7),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n809_s7.INIT=8'hCA;
  LUT3 n810_s6 (
    .F(n810_6),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n810_s6.INIT=8'hCA;
  LUT3 n810_s7 (
    .F(n810_7),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n810_s7.INIT=8'hCA;
  LUT3 n811_s6 (
    .F(n811_6),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n811_s6.INIT=8'hCA;
  LUT3 n811_s7 (
    .F(n811_7),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n811_s7.INIT=8'hCA;
  LUT3 n812_s6 (
    .F(n812_6),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n812_s6.INIT=8'hCA;
  LUT3 n812_s7 (
    .F(n812_7),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n812_s7.INIT=8'hCA;
  LUT3 n841_s27 (
    .F(n841_28),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(n553_30) 
);
defparam n841_s27.INIT=8'hCA;
  LUT3 n842_s27 (
    .F(n842_28),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(n553_30) 
);
defparam n842_s27.INIT=8'hCA;
  LUT3 n843_s27 (
    .F(n843_28),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(n553_30) 
);
defparam n843_s27.INIT=8'hCA;
  LUT3 n844_s27 (
    .F(n844_28),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(n553_30) 
);
defparam n844_s27.INIT=8'hCA;
  LUT3 w_screen_mode_3_s (
    .F(w_screen_mode[3]),
    .I0(w_screen_mode_3_3),
    .I1(reg_screen_mode[0]),
    .I2(w_screen_mode_3_4) 
);
defparam w_screen_mode_3_s.INIT=8'hF8;
  LUT4 n100_s4 (
    .F(ff_state_1_7),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n100_s4.INIT=16'h8000;
  LUT4 n552_s0 (
    .F(n122_2),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n552_s0.INIT=16'h0001;
  LUT4 n2017_s0 (
    .F(n1754_2),
    .I0(n2017_7),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n2017_5),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n2017_s0.INIT=16'hD000;
  LUT2 n1480_s1 (
    .F(n1480_4),
    .I0(n1480_5),
    .I1(n1480_6) 
);
defparam n1480_s1.INIT=4'hE;
  LUT2 n1481_s1 (
    .F(n1481_4),
    .I0(n1481_5),
    .I1(n1481_6) 
);
defparam n1481_s1.INIT=4'hE;
  LUT2 n1482_s1 (
    .F(n1482_4),
    .I0(n1482_5),
    .I1(n1482_6) 
);
defparam n1482_s1.INIT=4'hE;
  LUT2 n1483_s1 (
    .F(n1483_4),
    .I0(n1483_5),
    .I1(n1483_6) 
);
defparam n1483_s1.INIT=4'hE;
  LUT4 n1485_s1 (
    .F(n1485_4),
    .I0(n1485_5),
    .I1(ff_pattern1[2]),
    .I2(n1485_6),
    .I3(n1485_15) 
);
defparam n1485_s1.INIT=16'h004F;
  LUT2 n1487_s1 (
    .F(n1487_4),
    .I0(n1487_5),
    .I1(n1487_6) 
);
defparam n1487_s1.INIT=4'h4;
  LUT3 n1488_s1 (
    .F(n1488_4),
    .I0(n1488_5),
    .I1(n1488_9),
    .I2(n1480_5) 
);
defparam n1488_s1.INIT=8'hF4;
  LUT3 n1489_s1 (
    .F(n1489_4),
    .I0(n1489_5),
    .I1(n1489_9),
    .I2(n1481_5) 
);
defparam n1489_s1.INIT=8'hF4;
  LUT2 n1490_s1 (
    .F(n1490_4),
    .I0(n1482_5),
    .I1(n1490_5) 
);
defparam n1490_s1.INIT=4'hE;
  LUT3 n1491_s1 (
    .F(n1491_4),
    .I0(n1491_5),
    .I1(n1491_9),
    .I2(n1483_5) 
);
defparam n1491_s1.INIT=8'hF4;
  LUT4 n1493_s1 (
    .F(n1493_4),
    .I0(n1485_5),
    .I1(ff_pattern2[2]),
    .I2(n1493_5),
    .I3(n1485_15) 
);
defparam n1493_s1.INIT=16'h004F;
  LUT4 n1494_s1 (
    .F(n1494_4),
    .I0(n1494_5),
    .I1(n1494_6),
    .I2(n1494_14),
    .I3(n1494_8) 
);
defparam n1494_s1.INIT=16'h4F00;
  LUT2 n1496_s1 (
    .F(n1496_4),
    .I0(n1480_5),
    .I1(n1496_5) 
);
defparam n1496_s1.INIT=4'hE;
  LUT2 n1497_s1 (
    .F(n1497_4),
    .I0(n1481_5),
    .I1(n1497_5) 
);
defparam n1497_s1.INIT=4'hE;
  LUT2 n1498_s1 (
    .F(n1498_4),
    .I0(n1482_5),
    .I1(n1498_5) 
);
defparam n1498_s1.INIT=4'hE;
  LUT2 n1499_s1 (
    .F(n1499_4),
    .I0(n1483_5),
    .I1(n1499_5) 
);
defparam n1499_s1.INIT=4'hE;
  LUT4 n1500_s1 (
    .F(n1500_4),
    .I0(n1500_15),
    .I1(ff_next_vram2[3]),
    .I2(n1500_6),
    .I3(n1500_7) 
);
defparam n1500_s1.INIT=16'hE0FF;
  LUT4 n1501_s1 (
    .F(n1501_4),
    .I0(n1500_15),
    .I1(ff_next_vram2[2]),
    .I2(n1501_5),
    .I3(n1501_6) 
);
defparam n1501_s1.INIT=16'hE0FF;
  LUT4 n1502_s1 (
    .F(n1502_4),
    .I0(n1500_15),
    .I1(ff_next_vram2[1]),
    .I2(n1502_5),
    .I3(n1502_6) 
);
defparam n1502_s1.INIT=16'h4F00;
  LUT4 n1503_s1 (
    .F(n1503_4),
    .I0(n1500_15),
    .I1(ff_next_vram2[0]),
    .I2(n1503_5),
    .I3(n1503_6) 
);
defparam n1503_s1.INIT=16'h4F00;
  LUT3 n1504_s1 (
    .F(n1504_4),
    .I0(n1504_5),
    .I1(n1504_9),
    .I2(n1480_5) 
);
defparam n1504_s1.INIT=8'hF4;
  LUT3 n1505_s1 (
    .F(n1505_4),
    .I0(n1505_5),
    .I1(n1505_9),
    .I2(n1481_5) 
);
defparam n1505_s1.INIT=8'hF4;
  LUT3 n1506_s1 (
    .F(n1506_4),
    .I0(n1506_5),
    .I1(n1506_9),
    .I2(n1482_5) 
);
defparam n1506_s1.INIT=8'hF4;
  LUT3 n1507_s1 (
    .F(n1507_4),
    .I0(n1507_5),
    .I1(n1507_9),
    .I2(n1483_5) 
);
defparam n1507_s1.INIT=8'hF4;
  LUT4 n1508_s1 (
    .F(n1508_4),
    .I0(n1508_5),
    .I1(n1508_6),
    .I2(n1494_14),
    .I3(n1508_7) 
);
defparam n1508_s1.INIT=16'h10FF;
  LUT4 n1509_s1 (
    .F(n1509_4),
    .I0(n1509_5),
    .I1(n1509_6),
    .I2(n1494_14),
    .I3(n1509_7) 
);
defparam n1509_s1.INIT=16'hE0FF;
  LUT4 n1510_s1 (
    .F(n1510_4),
    .I0(n1510_5),
    .I1(n1510_6),
    .I2(n1494_14),
    .I3(n1510_7) 
);
defparam n1510_s1.INIT=16'h10FF;
  LUT4 n1511_s1 (
    .F(n1511_4),
    .I0(n1484_6),
    .I1(reg_backdrop_color[0]),
    .I2(n1511_11),
    .I3(n1511_6) 
);
defparam n1511_s1.INIT=16'hFFF4;
  LUT3 n1512_s1 (
    .F(n1512_4),
    .I0(n1512_5),
    .I1(n1512_9),
    .I2(n1480_5) 
);
defparam n1512_s1.INIT=8'hF4;
  LUT3 n1513_s1 (
    .F(n1513_4),
    .I0(n1513_5),
    .I1(n1513_9),
    .I2(n1481_5) 
);
defparam n1513_s1.INIT=8'hF4;
  LUT3 n1514_s1 (
    .F(n1514_4),
    .I0(n1514_5),
    .I1(n1514_9),
    .I2(n1482_5) 
);
defparam n1514_s1.INIT=8'hF4;
  LUT3 n1515_s1 (
    .F(n1515_4),
    .I0(n1515_5),
    .I1(n1515_9),
    .I2(n1483_5) 
);
defparam n1515_s1.INIT=8'hF4;
  LUT4 n1516_s1 (
    .F(n1516_4),
    .I0(n1516_5),
    .I1(n1516_6),
    .I2(n1494_14),
    .I3(n1516_7) 
);
defparam n1516_s1.INIT=16'hE0FF;
  LUT4 n1517_s1 (
    .F(n1517_4),
    .I0(n1517_5),
    .I1(n1517_6),
    .I2(n1494_14),
    .I3(n1517_7) 
);
defparam n1517_s1.INIT=16'hE0FF;
  LUT4 n1518_s1 (
    .F(n1518_4),
    .I0(n1518_5),
    .I1(n1518_6),
    .I2(n1494_14),
    .I3(n1518_7) 
);
defparam n1518_s1.INIT=16'hE0FF;
  LUT4 n1519_s1 (
    .F(n1519_4),
    .I0(n1519_5),
    .I1(n1519_6),
    .I2(n1494_14),
    .I3(n1519_7) 
);
defparam n1519_s1.INIT=16'hE0FF;
  LUT3 n1520_s1 (
    .F(n1520_4),
    .I0(n1520_5),
    .I1(n1520_9),
    .I2(n1480_5) 
);
defparam n1520_s1.INIT=8'hF4;
  LUT3 n1521_s1 (
    .F(n1521_4),
    .I0(n1521_5),
    .I1(n1521_9),
    .I2(n1481_5) 
);
defparam n1521_s1.INIT=8'hF4;
  LUT3 n1522_s1 (
    .F(n1522_4),
    .I0(n1522_5),
    .I1(n1522_9),
    .I2(n1482_5) 
);
defparam n1522_s1.INIT=8'hF4;
  LUT3 n1523_s1 (
    .F(n1523_4),
    .I0(n1523_5),
    .I1(n1523_9),
    .I2(n1483_5) 
);
defparam n1523_s1.INIT=8'hF4;
  LUT4 n1524_s1 (
    .F(n1524_4),
    .I0(n1524_5),
    .I1(n1524_6),
    .I2(n1494_14),
    .I3(n1524_7) 
);
defparam n1524_s1.INIT=16'hE0FF;
  LUT4 n1525_s1 (
    .F(n1525_4),
    .I0(n1525_5),
    .I1(n1525_6),
    .I2(n1494_14),
    .I3(n1525_7) 
);
defparam n1525_s1.INIT=16'hE0FF;
  LUT4 n1526_s1 (
    .F(n1526_4),
    .I0(n1526_5),
    .I1(n1526_6),
    .I2(n1494_14),
    .I3(n1526_7) 
);
defparam n1526_s1.INIT=16'hE0FF;
  LUT4 n1527_s1 (
    .F(n1527_4),
    .I0(n1527_5),
    .I1(n1527_6),
    .I2(n1494_14),
    .I3(n1527_7) 
);
defparam n1527_s1.INIT=16'hE0FF;
  LUT4 n1533_s1 (
    .F(n1533_4),
    .I0(n1533_5),
    .I1(n1533_6),
    .I2(n1494_14),
    .I3(n1533_7) 
);
defparam n1533_s1.INIT=16'hE0FF;
  LUT4 n1753_s0 (
    .F(n1753_3),
    .I0(n1753_4),
    .I1(w_screen_pos_x_Z[7]),
    .I2(n1753_5),
    .I3(reg_display_on) 
);
defparam n1753_s0.INIT=16'h8F00;
  LUT3 n1802_s2 (
    .F(n1802_5),
    .I0(ff_pattern0[3]),
    .I1(ff_pattern0[7]),
    .I2(n1802_8) 
);
defparam n1802_s2.INIT=8'hCA;
  LUT3 n1803_s1 (
    .F(n1803_4),
    .I0(ff_pattern0[2]),
    .I1(ff_pattern0[6]),
    .I2(n1802_8) 
);
defparam n1803_s1.INIT=8'hCA;
  LUT3 n1804_s1 (
    .F(n1804_4),
    .I0(ff_pattern0[1]),
    .I1(ff_pattern0[5]),
    .I2(n1802_8) 
);
defparam n1804_s1.INIT=8'hCA;
  LUT3 n1805_s1 (
    .F(n1805_4),
    .I0(ff_pattern0[0]),
    .I1(ff_pattern0[4]),
    .I2(n1802_8) 
);
defparam n1805_s1.INIT=8'hCA;
  LUT4 n829_s21 (
    .F(n829_29),
    .I0(n829_30),
    .I1(n829_31),
    .I2(n829_32),
    .I3(n829_33) 
);
defparam n829_s21.INIT=16'hCAFF;
  LUT4 n830_s21 (
    .F(n830_29),
    .I0(n830_30),
    .I1(n830_31),
    .I2(n829_32),
    .I3(n830_32) 
);
defparam n830_s21.INIT=16'hCAFF;
  LUT3 n831_s21 (
    .F(n831_29),
    .I0(n831_38),
    .I1(n831_36),
    .I2(n831_32) 
);
defparam n831_s21.INIT=8'h4F;
  LUT4 n832_s21 (
    .F(n832_29),
    .I0(n832_30),
    .I1(n832_31),
    .I2(n829_32),
    .I3(n832_32) 
);
defparam n832_s21.INIT=16'hCAFF;
  LUT4 n833_s18 (
    .F(n833_22),
    .I0(n833_23),
    .I1(n809_9),
    .I2(n833_24),
    .I3(n833_25) 
);
defparam n833_s18.INIT=16'h0D00;
  LUT4 n834_s18 (
    .F(n834_22),
    .I0(n833_23),
    .I1(n810_9),
    .I2(n834_23),
    .I3(n834_24) 
);
defparam n834_s18.INIT=16'h0D00;
  LUT4 n835_s18 (
    .F(n835_22),
    .I0(n833_23),
    .I1(n811_9),
    .I2(n835_23),
    .I3(n835_24) 
);
defparam n835_s18.INIT=16'h0D00;
  LUT4 n836_s18 (
    .F(n836_22),
    .I0(n833_23),
    .I1(n812_9),
    .I2(n836_23),
    .I3(n836_24) 
);
defparam n836_s18.INIT=16'h0D00;
  LUT4 n837_s24 (
    .F(n837_30),
    .I0(n837_35),
    .I1(ff_next_vram4[7]),
    .I2(n837_32),
    .I3(n837_33) 
);
defparam n837_s24.INIT=16'hFFF8;
  LUT4 n838_s23 (
    .F(n838_29),
    .I0(n837_35),
    .I1(ff_next_vram4[6]),
    .I2(n838_30),
    .I3(n838_31) 
);
defparam n838_s23.INIT=16'hFFF8;
  LUT4 n839_s23 (
    .F(n839_29),
    .I0(n837_35),
    .I1(ff_next_vram4[5]),
    .I2(n839_30),
    .I3(n839_31) 
);
defparam n839_s23.INIT=16'hFFF8;
  LUT4 n840_s23 (
    .F(n840_29),
    .I0(n837_35),
    .I1(ff_next_vram4[4]),
    .I2(n840_30),
    .I3(n840_31) 
);
defparam n840_s23.INIT=16'hFFF8;
  LUT4 n853_s19 (
    .F(n853_25),
    .I0(ff_next_vram6[7]),
    .I1(n831_36),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(n553_30) 
);
defparam n853_s19.INIT=16'hF888;
  LUT4 n854_s19 (
    .F(n854_25),
    .I0(ff_next_vram6[6]),
    .I1(n831_36),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(n553_30) 
);
defparam n854_s19.INIT=16'hF888;
  LUT4 n855_s19 (
    .F(n855_25),
    .I0(ff_next_vram6[5]),
    .I1(n831_36),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(n553_30) 
);
defparam n855_s19.INIT=16'hF888;
  LUT4 n856_s19 (
    .F(n856_25),
    .I0(ff_next_vram6[4]),
    .I1(n831_36),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(n553_30) 
);
defparam n856_s19.INIT=16'hF888;
  LUT3 n857_s22 (
    .F(n857_26),
    .I0(w_screen_mode_vram_rdata[27]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(n553_30) 
);
defparam n857_s22.INIT=8'hAC;
  LUT3 n858_s20 (
    .F(n858_24),
    .I0(w_screen_mode_vram_rdata[26]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(n553_30) 
);
defparam n858_s20.INIT=8'hAC;
  LUT3 n859_s20 (
    .F(n859_24),
    .I0(w_screen_mode_vram_rdata[25]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(n553_30) 
);
defparam n859_s20.INIT=8'hAC;
  LUT3 n860_s20 (
    .F(n860_24),
    .I0(w_screen_mode_vram_rdata[24]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(n553_30) 
);
defparam n860_s20.INIT=8'hAC;
  LUT4 n1099_s13 (
    .F(n1099_17),
    .I0(n1099_31),
    .I1(n829_30),
    .I2(n1099_19),
    .I3(n1099_20) 
);
defparam n1099_s13.INIT=16'h000D;
  LUT4 n1100_s12 (
    .F(n1100_16),
    .I0(n1100_27),
    .I1(n830_30),
    .I2(n1100_18),
    .I3(n1100_19) 
);
defparam n1100_s12.INIT=16'h000D;
  LUT4 n1101_s12 (
    .F(n1101_16),
    .I0(n1101_17),
    .I1(n1101_18),
    .I2(n1101_19),
    .I3(ff_phase[2]) 
);
defparam n1101_s12.INIT=16'hF0BB;
  LUT4 n1102_s12 (
    .F(n1102_16),
    .I0(n1102_27),
    .I1(n832_30),
    .I2(n1102_18),
    .I3(n1102_19) 
);
defparam n1102_s12.INIT=16'h000D;
  LUT4 n1103_s14 (
    .F(n1103_18),
    .I0(n1103_19),
    .I1(n1103_20),
    .I2(n1103_21),
    .I3(ff_phase[2]) 
);
defparam n1103_s14.INIT=16'hF0EE;
  LUT4 n1104_s14 (
    .F(n1104_18),
    .I0(n1104_19),
    .I1(n1104_20),
    .I2(n1104_21),
    .I3(ff_phase[2]) 
);
defparam n1104_s14.INIT=16'hF0EE;
  LUT4 n1105_s14 (
    .F(n1105_18),
    .I0(n1105_19),
    .I1(n1105_20),
    .I2(n1105_21),
    .I3(ff_phase[2]) 
);
defparam n1105_s14.INIT=16'hF0EE;
  LUT4 n1106_s14 (
    .F(n1106_18),
    .I0(n831_36),
    .I1(n812_9),
    .I2(n1106_27),
    .I3(n1106_20) 
);
defparam n1106_s14.INIT=16'h008F;
  LUT3 n1107_s13 (
    .F(n1107_17),
    .I0(n1107_18),
    .I1(n1107_19),
    .I2(ff_phase[2]) 
);
defparam n1107_s13.INIT=8'hC5;
  LUT3 n1108_s13 (
    .F(n1108_17),
    .I0(n1108_18),
    .I1(n1108_19),
    .I2(ff_phase[2]) 
);
defparam n1108_s13.INIT=8'hC5;
  LUT3 n1109_s13 (
    .F(n1109_17),
    .I0(n1109_18),
    .I1(n1109_19),
    .I2(ff_phase[2]) 
);
defparam n1109_s13.INIT=8'hC5;
  LUT3 n1110_s13 (
    .F(n1110_17),
    .I0(n1110_18),
    .I1(n1110_19),
    .I2(ff_phase[2]) 
);
defparam n1110_s13.INIT=8'hC5;
  LUT3 n1111_s14 (
    .F(n1111_18),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(n1111_19),
    .I2(ff_phase[2]) 
);
defparam n1111_s14.INIT=8'hCA;
  LUT3 n1112_s13 (
    .F(n1112_17),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(n1112_18),
    .I2(ff_phase[2]) 
);
defparam n1112_s13.INIT=8'hCA;
  LUT3 n1113_s13 (
    .F(n1113_17),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(n1113_18),
    .I2(ff_phase[2]) 
);
defparam n1113_s13.INIT=8'hCA;
  LUT3 n1114_s13 (
    .F(n1114_17),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(n1114_18),
    .I2(ff_phase[2]) 
);
defparam n1114_s13.INIT=8'hCA;
  LUT4 n1115_s9 (
    .F(n1115_13),
    .I0(n1115_14),
    .I1(ff_next_vram5[7]),
    .I2(n1115_17),
    .I3(ff_phase[1]) 
);
defparam n1115_s9.INIT=16'h4F44;
  LUT4 n1116_s9 (
    .F(n1116_13),
    .I0(n1115_14),
    .I1(ff_next_vram5[6]),
    .I2(n1116_16),
    .I3(ff_phase[1]) 
);
defparam n1116_s9.INIT=16'h4F44;
  LUT4 n1117_s9 (
    .F(n1117_13),
    .I0(n1115_14),
    .I1(ff_next_vram5[5]),
    .I2(n1117_16),
    .I3(ff_phase[1]) 
);
defparam n1117_s9.INIT=16'h4F44;
  LUT4 n1118_s9 (
    .F(n1118_13),
    .I0(n1115_14),
    .I1(ff_next_vram5[4]),
    .I2(n1118_16),
    .I3(ff_phase[1]) 
);
defparam n1118_s9.INIT=16'h4F44;
  LUT3 n1123_s10 (
    .F(n1123_14),
    .I0(n1123_15),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(ff_phase[1]) 
);
defparam n1123_s10.INIT=8'hC5;
  LUT3 n1124_s10 (
    .F(n1124_14),
    .I0(n1124_15),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(ff_phase[1]) 
);
defparam n1124_s10.INIT=8'hC5;
  LUT3 n1125_s10 (
    .F(n1125_14),
    .I0(n1125_15),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(ff_phase[1]) 
);
defparam n1125_s10.INIT=8'hC5;
  LUT3 n1126_s10 (
    .F(n1126_14),
    .I0(n1126_15),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(ff_phase[1]) 
);
defparam n1126_s10.INIT=8'hC5;
  LUT4 n1131_s10 (
    .F(n1131_14),
    .I0(ff_next_vram7[7]),
    .I1(n831_36),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(ff_phase[1]) 
);
defparam n1131_s10.INIT=16'hF088;
  LUT4 n1132_s10 (
    .F(n1132_14),
    .I0(ff_next_vram7[6]),
    .I1(n831_36),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(ff_phase[1]) 
);
defparam n1132_s10.INIT=16'hF088;
  LUT4 n1133_s10 (
    .F(n1133_14),
    .I0(ff_next_vram7[5]),
    .I1(n831_36),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(ff_phase[1]) 
);
defparam n1133_s10.INIT=16'hF088;
  LUT4 n1134_s10 (
    .F(n1134_14),
    .I0(ff_next_vram7[4]),
    .I1(n831_36),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(ff_phase[1]) 
);
defparam n1134_s10.INIT=16'hF088;
  LUT4 n1472_s21 (
    .F(n1472_29),
    .I0(n1472_30),
    .I1(n1494_14),
    .I2(ff_next_vram7[7]),
    .I3(n1472_31) 
);
defparam n1472_s21.INIT=16'h80FF;
  LUT4 n1473_s21 (
    .F(n1473_29),
    .I0(n1472_30),
    .I1(n1494_14),
    .I2(ff_next_vram7[6]),
    .I3(n1473_30) 
);
defparam n1473_s21.INIT=16'h80FF;
  LUT4 n1474_s21 (
    .F(n1474_29),
    .I0(n1472_30),
    .I1(n1494_14),
    .I2(ff_next_vram7[5]),
    .I3(n1474_30) 
);
defparam n1474_s21.INIT=16'h80FF;
  LUT4 n1475_s21 (
    .F(n1475_29),
    .I0(n1472_30),
    .I1(n1494_14),
    .I2(ff_next_vram7[4]),
    .I3(n1475_30) 
);
defparam n1475_s21.INIT=16'h80FF;
  LUT4 n1476_s19 (
    .F(n1476_23),
    .I0(n1476_24),
    .I1(n1476_25),
    .I2(n1476_29),
    .I3(n1494_14) 
);
defparam n1476_s19.INIT=16'hBBF0;
  LUT3 n1477_s19 (
    .F(n1477_23),
    .I0(n1477_24),
    .I1(n1477_31),
    .I2(n1477_29) 
);
defparam n1477_s19.INIT=8'h3A;
  LUT4 n1478_s19 (
    .F(n1478_23),
    .I0(n1478_24),
    .I1(reg_backdrop_color[1]),
    .I2(n1478_25),
    .I3(n1494_14) 
);
defparam n1478_s19.INIT=16'h050C;
  LUT4 n1479_s19 (
    .F(n1479_23),
    .I0(n1479_24),
    .I1(reg_backdrop_color[0]),
    .I2(n1479_25),
    .I3(n1494_14) 
);
defparam n1479_s19.INIT=16'h050C;
  LUT2 ff_next_vram6_3_s4 (
    .F(ff_next_vram6_3_8),
    .I0(n831_36),
    .I1(ff_next_vram6_7_11) 
);
defparam ff_next_vram6_3_s4.INIT=4'h4;
  LUT2 ff_screen_h_in_active_s4 (
    .F(ff_screen_h_in_active_9),
    .I0(ff_screen_h_in_active_10),
    .I1(n258_9) 
);
defparam ff_screen_h_in_active_s4.INIT=4'hB;
  LUT3 n730_s6 (
    .F(n730_10),
    .I0(n730_19),
    .I1(n837_35),
    .I2(n730_12) 
);
defparam n730_s6.INIT=8'h8F;
  LUT4 n731_s6 (
    .F(n731_10),
    .I0(n731_20),
    .I1(n837_35),
    .I2(n731_12),
    .I3(n731_13) 
);
defparam n731_s6.INIT=16'hF8FF;
  LUT4 n732_s6 (
    .F(n732_10),
    .I0(n732_11),
    .I1(reg_pattern_generator_table_base[14]),
    .I2(n732_12),
    .I3(n732_13) 
);
defparam n732_s6.INIT=16'hF4FF;
  LUT3 n733_s6 (
    .F(n733_10),
    .I0(n733_11),
    .I1(n733_12),
    .I2(n733_13) 
);
defparam n733_s6.INIT=8'h1F;
  LUT4 n734_s6 (
    .F(n734_10),
    .I0(n734_11),
    .I1(reg_pattern_generator_table_base[12]),
    .I2(n734_12),
    .I3(n734_13) 
);
defparam n734_s6.INIT=16'hF4FF;
  LUT4 n735_s6 (
    .F(n735_10),
    .I0(n735_11),
    .I1(reg_pattern_generator_table_base[11]),
    .I2(n735_12),
    .I3(n735_13) 
);
defparam n735_s6.INIT=16'hF4FF;
  LUT3 n736_s6 (
    .F(n736_10),
    .I0(n736_11),
    .I1(n736_12),
    .I2(n736_13) 
);
defparam n736_s6.INIT=8'hEF;
  LUT4 n737_s6 (
    .F(n737_10),
    .I0(n737_11),
    .I1(n737_12),
    .I2(n737_13),
    .I3(n737_14) 
);
defparam n737_s6.INIT=16'hFEFF;
  LUT4 n738_s6 (
    .F(n738_10),
    .I0(n738_11),
    .I1(n738_12),
    .I2(n738_13),
    .I3(n738_14) 
);
defparam n738_s6.INIT=16'hFEFF;
  LUT4 n739_s6 (
    .F(n739_10),
    .I0(n739_11),
    .I1(n739_12),
    .I2(n739_23),
    .I3(n739_14) 
);
defparam n739_s6.INIT=16'hFEFF;
  LUT4 n740_s6 (
    .F(n740_10),
    .I0(n740_11),
    .I1(ff_next_vram0_7_7),
    .I2(n740_12),
    .I3(n740_13) 
);
defparam n740_s6.INIT=16'hF4FF;
  LUT4 n741_s6 (
    .F(n741_10),
    .I0(n741_11),
    .I1(ff_next_vram0[2]),
    .I2(n741_12),
    .I3(n741_13) 
);
defparam n741_s6.INIT=16'hF4FF;
  LUT3 n742_s6 (
    .F(n742_10),
    .I0(n742_11),
    .I1(n742_12),
    .I2(n742_13) 
);
defparam n742_s6.INIT=8'hBF;
  LUT4 n743_s6 (
    .F(n743_10),
    .I0(n743_11),
    .I1(ff_next_vram0_7_7),
    .I2(n743_12),
    .I3(n743_13) 
);
defparam n743_s6.INIT=16'h4FFF;
  LUT4 n744_s6 (
    .F(n744_10),
    .I0(n744_11),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n744_12),
    .I3(n744_13) 
);
defparam n744_s6.INIT=16'hFFF4;
  LUT4 n745_s6 (
    .F(n745_10),
    .I0(n744_11),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(n745_11),
    .I3(n745_12) 
);
defparam n745_s6.INIT=16'hFFF4;
  LUT4 n746_s6 (
    .F(n746_10),
    .I0(n744_11),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(n746_11),
    .I3(n746_12) 
);
defparam n746_s6.INIT=16'hF4FF;
  LUT4 n553_s22 (
    .F(n553_30),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[4]) 
);
defparam n553_s22.INIT=16'h1000;
  LUT4 ff_next_vram1_7_s3 (
    .F(ff_next_vram1_7_8),
    .I0(ff_next_vram1_7_9),
    .I1(n553_30),
    .I2(ff_next_vram1_7_10),
    .I3(ff_next_vram1_7_15) 
);
defparam ff_next_vram1_7_s3.INIT=16'h1F00;
  LUT4 ff_next_vram3_7_s3 (
    .F(ff_next_vram3_7_8),
    .I0(ff_phase[0]),
    .I1(ff_next_vram3_7_12),
    .I2(ff_phase[2]),
    .I3(ff_next_vram3_7_10) 
);
defparam ff_next_vram3_7_s3.INIT=16'hF400;
  LUT4 ff_next_vram3_3_s3 (
    .F(ff_next_vram3_3_8),
    .I0(ff_phase[0]),
    .I1(ff_next_vram7_3_8),
    .I2(ff_phase[2]),
    .I3(ff_next_vram3_7_10) 
);
defparam ff_next_vram3_3_s3.INIT=16'hF400;
  LUT2 ff_next_vram4_7_s3 (
    .F(ff_next_vram4_7_7),
    .I0(ff_next_vram4_7_8),
    .I1(ff_next_vram0_7_9) 
);
defparam ff_next_vram4_7_s3.INIT=4'h4;
  LUT3 ff_next_vram5_3_s3 (
    .F(ff_next_vram5_3_8),
    .I0(n831_36),
    .I1(ff_phase[1]),
    .I2(ff_next_vram5_7_11) 
);
defparam ff_next_vram5_3_s3.INIT=8'hD0;
  LUT2 ff_next_vram4_3_s4 (
    .F(ff_next_vram4_3_8),
    .I0(n833_23),
    .I1(ff_next_vram0_7_9) 
);
defparam ff_next_vram4_3_s4.INIT=4'h4;
  LUT4 n182_s2 (
    .F(n182_7),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[0]),
    .I2(n184_8),
    .I3(ff_pos_x[2]) 
);
defparam n182_s2.INIT=16'h0708;
  LUT4 n181_s2 (
    .F(n181_7),
    .I0(ff_pos_x[0]),
    .I1(n181_8),
    .I2(n184_8),
    .I3(ff_pos_x[3]) 
);
defparam n181_s2.INIT=16'h0708;
  LUT4 n179_s2 (
    .F(n179_7),
    .I0(ff_pos_x[4]),
    .I1(n180_10),
    .I2(n184_8),
    .I3(ff_pos_x[5]) 
);
defparam n179_s2.INIT=16'h0708;
  LUT3 n1801_s2 (
    .F(n1801_7),
    .I0(n1801_10),
    .I1(n2017_7),
    .I2(ff_pattern0[4]) 
);
defparam n1801_s2.INIT=8'h40;
  LUT3 n1800_s2 (
    .F(n1800_7),
    .I0(n1801_10),
    .I1(n2017_7),
    .I2(ff_pattern0[5]) 
);
defparam n1800_s2.INIT=8'h40;
  LUT3 n1799_s2 (
    .F(n1799_7),
    .I0(n1801_10),
    .I1(n2017_7),
    .I2(ff_pattern0[6]) 
);
defparam n1799_s2.INIT=8'h40;
  LUT3 n1798_s2 (
    .F(n1798_7),
    .I0(n1801_10),
    .I1(n2017_7),
    .I2(ff_pattern0[7]) 
);
defparam n1798_s2.INIT=8'h40;
  LUT4 n547_s1 (
    .F(n547_6),
    .I0(n1127_18),
    .I1(n1472_30),
    .I2(n547_7),
    .I3(n547_8) 
);
defparam n547_s1.INIT=16'h0700;
  LUT3 n139_s2 (
    .F(n139_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(n140_9) 
);
defparam n139_s2.INIT=8'h06;
  LUT4 n138_s2 (
    .F(n138_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(n140_9) 
);
defparam n138_s2.INIT=16'h0078;
  LUT4 n258_s4 (
    .F(n258_9),
    .I0(w_screen_pos_x_Z[13]),
    .I1(n258_10),
    .I2(n258_11),
    .I3(ff_state_1_7) 
);
defparam n258_s4.INIT=16'hEFFF;
  LUT4 w_screen_mode_3_s0 (
    .F(w_screen_mode_3_3),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[3]) 
);
defparam w_screen_mode_3_s0.INIT=16'h0100;
  LUT4 w_screen_mode_3_s1 (
    .F(w_screen_mode_3_4),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[1]) 
);
defparam w_screen_mode_3_s1.INIT=16'h0100;
  LUT2 n2017_s2 (
    .F(n2017_5),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]) 
);
defparam n2017_s2.INIT=4'h8;
  LUT4 n1480_s2 (
    .F(n1480_5),
    .I0(reg_backdrop_color[7]),
    .I1(n517_4),
    .I2(n1480_11),
    .I3(n1484_6) 
);
defparam n1480_s2.INIT=16'h00F8;
  LUT4 n1480_s3 (
    .F(n1480_6),
    .I0(n1480_8),
    .I1(ff_pattern1[7]),
    .I2(n1485_5),
    .I3(n1484_6) 
);
defparam n1480_s3.INIT=16'h5C00;
  LUT4 n1481_s2 (
    .F(n1481_5),
    .I0(n517_4),
    .I1(reg_backdrop_color[6]),
    .I2(n1481_11),
    .I3(n1484_6) 
);
defparam n1481_s2.INIT=16'h00F8;
  LUT4 n1481_s3 (
    .F(n1481_6),
    .I0(n1481_8),
    .I1(ff_pattern1[6]),
    .I2(n1485_5),
    .I3(n1484_6) 
);
defparam n1481_s3.INIT=16'h5C00;
  LUT4 n1482_s2 (
    .F(n1482_5),
    .I0(n517_4),
    .I1(reg_backdrop_color[5]),
    .I2(n1482_11),
    .I3(n1484_6) 
);
defparam n1482_s2.INIT=16'h00F8;
  LUT4 n1482_s3 (
    .F(n1482_6),
    .I0(n1482_8),
    .I1(ff_pattern1[5]),
    .I2(n1485_5),
    .I3(n1484_6) 
);
defparam n1482_s3.INIT=16'h5C00;
  LUT4 n1483_s2 (
    .F(n1483_5),
    .I0(n517_4),
    .I1(reg_backdrop_color[4]),
    .I2(n1483_11),
    .I3(n1484_6) 
);
defparam n1483_s2.INIT=16'h00F8;
  LUT4 n1483_s3 (
    .F(n1483_6),
    .I0(n1483_8),
    .I1(ff_pattern1[4]),
    .I2(n1485_5),
    .I3(n1484_6) 
);
defparam n1483_s3.INIT=16'h5C00;
  LUT4 n1484_s2 (
    .F(n1484_5),
    .I0(n1484_8),
    .I1(n1484_9),
    .I2(ff_pattern1[3]),
    .I3(n1485_5) 
);
defparam n1484_s2.INIT=16'hEE0F;
  LUT2 n1484_s3 (
    .F(n1484_6),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active) 
);
defparam n1484_s3.INIT=4'h8;
  LUT3 n1485_s2 (
    .F(n1485_5),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]) 
);
defparam n1485_s2.INIT=8'h40;
  LUT4 n1485_s3 (
    .F(n1485_6),
    .I0(n1485_8),
    .I1(n1485_5),
    .I2(n1485_9),
    .I3(n1484_6) 
);
defparam n1485_s3.INIT=16'hBF00;
  LUT4 n1486_s2 (
    .F(n1486_5),
    .I0(n1486_6),
    .I1(n1486_7),
    .I2(ff_pattern1[1]),
    .I3(n1485_5) 
);
defparam n1486_s2.INIT=16'hBB0F;
  LUT4 n1487_s2 (
    .F(n1487_5),
    .I0(n1487_10),
    .I1(n1487_8),
    .I2(w_screen_mode[3]),
    .I3(n1494_14) 
);
defparam n1487_s2.INIT=16'h3A00;
  LUT4 n1487_s3 (
    .F(n1487_6),
    .I0(ff_pattern1[0]),
    .I1(n1485_5),
    .I2(reg_backdrop_color[0]),
    .I3(n1484_6) 
);
defparam n1487_s3.INIT=16'hEEF0;
  LUT4 n1488_s2 (
    .F(n1488_5),
    .I0(n1472_30),
    .I1(ff_next_vram1[7]),
    .I2(n1488_7),
    .I3(n1485_5) 
);
defparam n1488_s2.INIT=16'h0700;
  LUT4 n1489_s2 (
    .F(n1489_5),
    .I0(n1472_30),
    .I1(ff_next_vram1[6]),
    .I2(n1489_7),
    .I3(n1485_5) 
);
defparam n1489_s2.INIT=16'h0700;
  LUT4 n1490_s2 (
    .F(n1490_5),
    .I0(n1490_6),
    .I1(ff_pattern2[5]),
    .I2(n1485_5),
    .I3(n1484_6) 
);
defparam n1490_s2.INIT=16'h5C00;
  LUT4 n1491_s2 (
    .F(n1491_5),
    .I0(n1472_30),
    .I1(ff_next_vram1[4]),
    .I2(n1491_7),
    .I3(n1485_5) 
);
defparam n1491_s2.INIT=16'h0700;
  LUT4 n1492_s2 (
    .F(n1492_5),
    .I0(n1492_6),
    .I1(n1492_7),
    .I2(ff_pattern2[3]),
    .I3(n1485_5) 
);
defparam n1492_s2.INIT=16'hBB0F;
  LUT4 n1493_s2 (
    .F(n1493_5),
    .I0(n1493_6),
    .I1(n1485_5),
    .I2(n1493_7),
    .I3(n1484_6) 
);
defparam n1493_s2.INIT=16'hBF00;
  LUT4 n1494_s2 (
    .F(n1494_5),
    .I0(n1494_9),
    .I1(ff_next_vram2[5]),
    .I2(n1494_10),
    .I3(w_screen_mode[3]) 
);
defparam n1494_s2.INIT=16'h5300;
  LUT4 n1494_s3 (
    .F(n1494_6),
    .I0(w_screen_mode[3]),
    .I1(n1494_11),
    .I2(ff_next_vram1[1]),
    .I3(n1472_30) 
);
defparam n1494_s3.INIT=16'hF0EE;
  LUT4 n1494_s5 (
    .F(n1494_8),
    .I0(ff_pattern2[1]),
    .I1(n1485_5),
    .I2(reg_backdrop_color[1]),
    .I3(n1484_6) 
);
defparam n1494_s5.INIT=16'hEEF0;
  LUT4 n1495_s2 (
    .F(n1495_5),
    .I0(n1495_6),
    .I1(n1495_7),
    .I2(ff_pattern2[0]),
    .I3(n1485_5) 
);
defparam n1495_s2.INIT=16'hBB0F;
  LUT4 n1496_s2 (
    .F(n1496_5),
    .I0(n1496_6),
    .I1(ff_pattern3[7]),
    .I2(n1485_5),
    .I3(n1484_6) 
);
defparam n1496_s2.INIT=16'h5C00;
  LUT4 n1497_s2 (
    .F(n1497_5),
    .I0(n1497_6),
    .I1(ff_pattern3[6]),
    .I2(n1485_5),
    .I3(n1484_6) 
);
defparam n1497_s2.INIT=16'h5C00;
  LUT4 n1498_s2 (
    .F(n1498_5),
    .I0(n1498_6),
    .I1(ff_pattern3[5]),
    .I2(n1485_5),
    .I3(n1484_6) 
);
defparam n1498_s2.INIT=16'h5C00;
  LUT4 n1499_s2 (
    .F(n1499_5),
    .I0(n1499_6),
    .I1(ff_pattern3[4]),
    .I2(n1485_5),
    .I3(n1484_6) 
);
defparam n1499_s2.INIT=16'h5C00;
  LUT4 n1500_s3 (
    .F(n1500_6),
    .I0(ff_next_vram2[7]),
    .I1(n1500_11),
    .I2(n1500_13),
    .I3(n1494_14) 
);
defparam n1500_s3.INIT=16'hFE00;
  LUT4 n1500_s4 (
    .F(n1500_7),
    .I0(n1485_5),
    .I1(n1484_6),
    .I2(ff_pattern3[3]),
    .I3(n1484_12) 
);
defparam n1500_s4.INIT=16'h00BF;
  LUT4 n1501_s2 (
    .F(n1501_5),
    .I0(ff_next_vram2[6]),
    .I1(n1500_11),
    .I2(n1500_13),
    .I3(n1494_14) 
);
defparam n1501_s2.INIT=16'hFE00;
  LUT4 n1501_s3 (
    .F(n1501_6),
    .I0(n1485_5),
    .I1(n1484_6),
    .I2(ff_pattern3[2]),
    .I3(n1501_9) 
);
defparam n1501_s3.INIT=16'h00BF;
  LUT4 n1502_s2 (
    .F(n1502_5),
    .I0(n1500_11),
    .I1(n1500_13),
    .I2(ff_next_vram2[5]),
    .I3(n1494_14) 
);
defparam n1502_s2.INIT=16'hEF00;
  LUT4 n1502_s3 (
    .F(n1502_6),
    .I0(ff_pattern3[1]),
    .I1(n1485_5),
    .I2(reg_backdrop_color[1]),
    .I3(n1484_6) 
);
defparam n1502_s3.INIT=16'hEEF0;
  LUT4 n1503_s2 (
    .F(n1503_5),
    .I0(n1500_11),
    .I1(n1500_13),
    .I2(ff_next_vram2[4]),
    .I3(n1494_14) 
);
defparam n1503_s2.INIT=16'hEF00;
  LUT4 n1503_s3 (
    .F(n1503_6),
    .I0(ff_pattern3[0]),
    .I1(n1485_5),
    .I2(reg_backdrop_color[0]),
    .I3(n1484_6) 
);
defparam n1503_s3.INIT=16'hEEF0;
  LUT4 n1504_s2 (
    .F(n1504_5),
    .I0(n1472_30),
    .I1(ff_next_vram3[7]),
    .I2(n1504_7),
    .I3(n1485_5) 
);
defparam n1504_s2.INIT=16'h0700;
  LUT4 n1505_s2 (
    .F(n1505_5),
    .I0(n1472_30),
    .I1(ff_next_vram3[6]),
    .I2(n1505_7),
    .I3(n1485_5) 
);
defparam n1505_s2.INIT=16'h0700;
  LUT4 n1506_s2 (
    .F(n1506_5),
    .I0(n1472_30),
    .I1(ff_next_vram3[5]),
    .I2(n1506_7),
    .I3(n1485_5) 
);
defparam n1506_s2.INIT=16'h0700;
  LUT4 n1507_s2 (
    .F(n1507_5),
    .I0(n1472_30),
    .I1(ff_next_vram3[4]),
    .I2(n1507_7),
    .I3(n1485_5) 
);
defparam n1507_s2.INIT=16'h0700;
  LUT4 n1508_s2 (
    .F(n1508_5),
    .I0(n1508_8),
    .I1(ff_next_vram2[7]),
    .I2(n1494_10),
    .I3(w_screen_mode[3]) 
);
defparam n1508_s2.INIT=16'h5300;
  LUT4 n1508_s3 (
    .F(n1508_6),
    .I0(n1508_9),
    .I1(ff_next_vram3[3]),
    .I2(w_screen_mode[3]),
    .I3(n1472_30) 
);
defparam n1508_s3.INIT=16'h0305;
  LUT4 n1508_s4 (
    .F(n1508_7),
    .I0(n1485_5),
    .I1(n1484_6),
    .I2(ff_pattern4[3]),
    .I3(n1484_12) 
);
defparam n1508_s4.INIT=16'h00BF;
  LUT4 n1509_s2 (
    .F(n1509_5),
    .I0(n1509_8),
    .I1(ff_next_vram3[2]),
    .I2(w_screen_mode[3]),
    .I3(n1472_30) 
);
defparam n1509_s2.INIT=16'h0C0A;
  LUT4 n1509_s3 (
    .F(n1509_6),
    .I0(n1509_9),
    .I1(ff_next_vram2[6]),
    .I2(n1494_10),
    .I3(w_screen_mode[3]) 
);
defparam n1509_s3.INIT=16'hAC00;
  LUT4 n1509_s4 (
    .F(n1509_7),
    .I0(n1485_5),
    .I1(n1484_6),
    .I2(ff_pattern4[2]),
    .I3(n1501_9) 
);
defparam n1509_s4.INIT=16'h00BF;
  LUT4 n1510_s2 (
    .F(n1510_5),
    .I0(n1510_8),
    .I1(ff_next_vram2[5]),
    .I2(n1494_10),
    .I3(w_screen_mode[3]) 
);
defparam n1510_s2.INIT=16'h5300;
  LUT4 n1510_s3 (
    .F(n1510_6),
    .I0(n1494_9),
    .I1(ff_next_vram3[1]),
    .I2(w_screen_mode[3]),
    .I3(n1472_30) 
);
defparam n1510_s3.INIT=16'h0305;
  LUT4 n1510_s4 (
    .F(n1510_7),
    .I0(n1485_5),
    .I1(ff_pattern4[1]),
    .I2(reg_backdrop_color[1]),
    .I3(n1484_6) 
);
defparam n1510_s4.INIT=16'hBB0F;
  LUT4 n1511_s3 (
    .F(n1511_6),
    .I0(n1511_13),
    .I1(n1511_8),
    .I2(w_screen_mode[3]),
    .I3(n1494_14) 
);
defparam n1511_s3.INIT=16'h3500;
  LUT4 n1512_s2 (
    .F(n1512_5),
    .I0(n1472_30),
    .I1(ff_next_vram4[7]),
    .I2(n1512_7),
    .I3(n1485_5) 
);
defparam n1512_s2.INIT=16'h0700;
  LUT4 n1513_s2 (
    .F(n1513_5),
    .I0(n1472_30),
    .I1(ff_next_vram4[6]),
    .I2(n1513_7),
    .I3(n1485_5) 
);
defparam n1513_s2.INIT=16'h0700;
  LUT4 n1514_s2 (
    .F(n1514_5),
    .I0(n1472_30),
    .I1(ff_next_vram4[5]),
    .I2(n1514_7),
    .I3(n1485_5) 
);
defparam n1514_s2.INIT=16'h0700;
  LUT4 n1515_s2 (
    .F(n1515_5),
    .I0(n1472_30),
    .I1(ff_next_vram4[4]),
    .I2(n1515_7),
    .I3(n1485_5) 
);
defparam n1515_s2.INIT=16'h0700;
  LUT4 n1516_s2 (
    .F(n1516_5),
    .I0(n1516_8),
    .I1(ff_next_vram4[3]),
    .I2(w_screen_mode[3]),
    .I3(n1472_30) 
);
defparam n1516_s2.INIT=16'h0C0A;
  LUT4 n1516_s3 (
    .F(n1516_6),
    .I0(n1516_9),
    .I1(ff_next_vram2[3]),
    .I2(n1494_10),
    .I3(w_screen_mode[3]) 
);
defparam n1516_s3.INIT=16'hAC00;
  LUT4 n1516_s4 (
    .F(n1516_7),
    .I0(n1485_5),
    .I1(n1484_6),
    .I2(ff_pattern5[3]),
    .I3(n1484_12) 
);
defparam n1516_s4.INIT=16'h00BF;
  LUT4 n1517_s2 (
    .F(n1517_5),
    .I0(n1517_8),
    .I1(ff_next_vram4[2]),
    .I2(w_screen_mode[3]),
    .I3(n1472_30) 
);
defparam n1517_s2.INIT=16'h0C0A;
  LUT4 n1517_s3 (
    .F(n1517_6),
    .I0(n1517_9),
    .I1(ff_next_vram2[2]),
    .I2(n1494_10),
    .I3(w_screen_mode[3]) 
);
defparam n1517_s3.INIT=16'hAC00;
  LUT4 n1517_s4 (
    .F(n1517_7),
    .I0(n1485_5),
    .I1(n1484_6),
    .I2(ff_pattern5[2]),
    .I3(n1501_9) 
);
defparam n1517_s4.INIT=16'h00BF;
  LUT4 n1518_s2 (
    .F(n1518_5),
    .I0(n1518_8),
    .I1(ff_next_vram4[1]),
    .I2(w_screen_mode[3]),
    .I3(n1472_30) 
);
defparam n1518_s2.INIT=16'h0C0A;
  LUT4 n1518_s3 (
    .F(n1518_6),
    .I0(n1518_9),
    .I1(ff_next_vram2[1]),
    .I2(n1494_10),
    .I3(w_screen_mode[3]) 
);
defparam n1518_s3.INIT=16'hAC00;
  LUT4 n1518_s4 (
    .F(n1518_7),
    .I0(n1485_5),
    .I1(ff_pattern5[1]),
    .I2(reg_backdrop_color[1]),
    .I3(n1484_6) 
);
defparam n1518_s4.INIT=16'hBB0F;
  LUT4 n1519_s2 (
    .F(n1519_5),
    .I0(n1519_8),
    .I1(ff_next_vram4[0]),
    .I2(w_screen_mode[3]),
    .I3(n1472_30) 
);
defparam n1519_s2.INIT=16'h0C0A;
  LUT4 n1519_s3 (
    .F(n1519_6),
    .I0(n1519_9),
    .I1(ff_next_vram2[0]),
    .I2(n1494_10),
    .I3(w_screen_mode[3]) 
);
defparam n1519_s3.INIT=16'hAC00;
  LUT4 n1519_s4 (
    .F(n1519_7),
    .I0(n1485_5),
    .I1(ff_pattern5[0]),
    .I2(reg_backdrop_color[0]),
    .I3(n1484_6) 
);
defparam n1519_s4.INIT=16'hBB0F;
  LUT4 n1520_s2 (
    .F(n1520_5),
    .I0(n1472_30),
    .I1(ff_next_vram5[7]),
    .I2(n1520_7),
    .I3(n1485_5) 
);
defparam n1520_s2.INIT=16'h0700;
  LUT4 n1521_s2 (
    .F(n1521_5),
    .I0(n1472_30),
    .I1(ff_next_vram5[6]),
    .I2(n1521_7),
    .I3(n1485_5) 
);
defparam n1521_s2.INIT=16'h0700;
  LUT4 n1522_s2 (
    .F(n1522_5),
    .I0(n1472_30),
    .I1(ff_next_vram5[5]),
    .I2(n1522_7),
    .I3(n1485_5) 
);
defparam n1522_s2.INIT=16'h0700;
  LUT4 n1523_s2 (
    .F(n1523_5),
    .I0(n1472_30),
    .I1(ff_next_vram5[4]),
    .I2(n1523_7),
    .I3(n1485_5) 
);
defparam n1523_s2.INIT=16'h0700;
  LUT4 n1524_s2 (
    .F(n1524_5),
    .I0(n1524_8),
    .I1(ff_next_vram5[3]),
    .I2(w_screen_mode[3]),
    .I3(n1472_30) 
);
defparam n1524_s2.INIT=16'h0C0A;
  LUT4 n1524_s3 (
    .F(n1524_6),
    .I0(n1524_9),
    .I1(ff_next_vram2[3]),
    .I2(n1494_10),
    .I3(w_screen_mode[3]) 
);
defparam n1524_s3.INIT=16'hAC00;
  LUT4 n1524_s4 (
    .F(n1524_7),
    .I0(n1485_5),
    .I1(n1484_6),
    .I2(ff_pattern6[3]),
    .I3(n1484_12) 
);
defparam n1524_s4.INIT=16'h00BF;
  LUT4 n1525_s2 (
    .F(n1525_5),
    .I0(n1525_8),
    .I1(ff_next_vram5[2]),
    .I2(w_screen_mode[3]),
    .I3(n1472_30) 
);
defparam n1525_s2.INIT=16'h0C0A;
  LUT4 n1525_s3 (
    .F(n1525_6),
    .I0(n1525_9),
    .I1(ff_next_vram2[2]),
    .I2(n1494_10),
    .I3(w_screen_mode[3]) 
);
defparam n1525_s3.INIT=16'hAC00;
  LUT4 n1525_s4 (
    .F(n1525_7),
    .I0(n1485_5),
    .I1(n1484_6),
    .I2(ff_pattern6[2]),
    .I3(n1501_9) 
);
defparam n1525_s4.INIT=16'h00BF;
  LUT4 n1526_s2 (
    .F(n1526_5),
    .I0(n1526_8),
    .I1(ff_next_vram5[1]),
    .I2(w_screen_mode[3]),
    .I3(n1472_30) 
);
defparam n1526_s2.INIT=16'h0C0A;
  LUT4 n1526_s3 (
    .F(n1526_6),
    .I0(n1526_9),
    .I1(ff_next_vram2[1]),
    .I2(n1494_10),
    .I3(w_screen_mode[3]) 
);
defparam n1526_s3.INIT=16'hAC00;
  LUT4 n1526_s4 (
    .F(n1526_7),
    .I0(n1485_5),
    .I1(ff_pattern6[1]),
    .I2(reg_backdrop_color[1]),
    .I3(n1484_6) 
);
defparam n1526_s4.INIT=16'hBB0F;
  LUT4 n1527_s2 (
    .F(n1527_5),
    .I0(n1527_8),
    .I1(ff_next_vram5[0]),
    .I2(w_screen_mode[3]),
    .I3(n1472_30) 
);
defparam n1527_s2.INIT=16'h0C0A;
  LUT4 n1527_s3 (
    .F(n1527_6),
    .I0(n1527_9),
    .I1(ff_next_vram2[0]),
    .I2(n1494_10),
    .I3(w_screen_mode[3]) 
);
defparam n1527_s3.INIT=16'hAC00;
  LUT4 n1527_s4 (
    .F(n1527_7),
    .I0(n1485_5),
    .I1(ff_pattern6[0]),
    .I2(reg_backdrop_color[0]),
    .I3(n1484_6) 
);
defparam n1527_s4.INIT=16'hBB0F;
  LUT4 n1528_s2 (
    .F(n1528_5),
    .I0(n1480_11),
    .I1(n1528_10),
    .I2(ff_pattern7[7]),
    .I3(n1485_5) 
);
defparam n1528_s2.INIT=16'hEEF0;
  LUT4 n1529_s2 (
    .F(n1529_5),
    .I0(n1481_11),
    .I1(n1529_10),
    .I2(ff_pattern7[6]),
    .I3(n1485_5) 
);
defparam n1529_s2.INIT=16'hEEF0;
  LUT4 n1530_s2 (
    .F(n1530_5),
    .I0(n1482_11),
    .I1(n1530_10),
    .I2(ff_pattern7[5]),
    .I3(n1485_5) 
);
defparam n1530_s2.INIT=16'hEEF0;
  LUT4 n1531_s2 (
    .F(n1531_5),
    .I0(n1483_11),
    .I1(n1531_10),
    .I2(ff_pattern7[4]),
    .I3(n1485_5) 
);
defparam n1531_s2.INIT=16'hEEF0;
  LUT4 n1532_s2 (
    .F(n1532_5),
    .I0(n1532_6),
    .I1(n1476_25),
    .I2(ff_pattern7[3]),
    .I3(n1485_5) 
);
defparam n1532_s2.INIT=16'hBBF0;
  LUT4 n1533_s2 (
    .F(n1533_5),
    .I0(n1485_13),
    .I1(ff_next_vram2[2]),
    .I2(n1494_10),
    .I3(w_screen_mode[3]) 
);
defparam n1533_s2.INIT=16'hAC00;
  LUT4 n1533_s3 (
    .F(n1533_6),
    .I0(n1533_8),
    .I1(ff_next_vram6[2]),
    .I2(w_screen_mode[3]),
    .I3(n1472_30) 
);
defparam n1533_s3.INIT=16'h0C0A;
  LUT4 n1533_s4 (
    .F(n1533_7),
    .I0(n1485_5),
    .I1(n1484_6),
    .I2(ff_pattern7[2]),
    .I3(n1501_9) 
);
defparam n1533_s4.INIT=16'h00BF;
  LUT4 n1534_s2 (
    .F(n1534_5),
    .I0(n1534_6),
    .I1(n1478_24),
    .I2(ff_pattern7[1]),
    .I3(n1485_5) 
);
defparam n1534_s2.INIT=16'hEE0F;
  LUT4 n1535_s2 (
    .F(n1535_5),
    .I0(n1535_6),
    .I1(n1479_24),
    .I2(ff_pattern7[0]),
    .I3(n1485_5) 
);
defparam n1535_s2.INIT=16'hEE0F;
  LUT3 n1753_s1 (
    .F(n1753_4),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[6]) 
);
defparam n1753_s1.INIT=8'h80;
  LUT4 n1753_s2 (
    .F(n1753_5),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(reg_left_mask),
    .I3(n1753_6) 
);
defparam n1753_s2.INIT=16'h1000;
  LUT2 n829_s22 (
    .F(n829_30),
    .I0(n805_9),
    .I1(n831_36) 
);
defparam n829_s22.INIT=4'h8;
  LUT3 n829_s23 (
    .F(n829_31),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n829_s23.INIT=8'hAC;
  LUT2 n829_s24 (
    .F(n829_32),
    .I0(reg_screen_mode[0]),
    .I1(w_screen_mode_3_3) 
);
defparam n829_s24.INIT=4'h8;
  LUT4 n829_s25 (
    .F(n829_33),
    .I0(n805_9),
    .I1(ff_next_vram1_7_9),
    .I2(w_screen_mode_vram_rdata[7]),
    .I3(n553_30) 
);
defparam n829_s25.INIT=16'h0777;
  LUT2 n830_s22 (
    .F(n830_30),
    .I0(n806_9),
    .I1(n831_36) 
);
defparam n830_s22.INIT=4'h8;
  LUT3 n830_s23 (
    .F(n830_31),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[22]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n830_s23.INIT=8'hCA;
  LUT4 n830_s24 (
    .F(n830_32),
    .I0(n806_9),
    .I1(ff_next_vram1_7_9),
    .I2(w_screen_mode_vram_rdata[6]),
    .I3(n553_30) 
);
defparam n830_s24.INIT=16'h0777;
  LUT4 n831_s24 (
    .F(n831_32),
    .I0(n807_9),
    .I1(ff_next_vram1_7_9),
    .I2(w_screen_mode_vram_rdata[5]),
    .I3(n553_30) 
);
defparam n831_s24.INIT=16'h0777;
  LUT2 n832_s22 (
    .F(n832_30),
    .I0(n808_9),
    .I1(n831_36) 
);
defparam n832_s22.INIT=4'h8;
  LUT3 n832_s23 (
    .F(n832_31),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[20]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n832_s23.INIT=8'hCA;
  LUT4 n832_s24 (
    .F(n832_32),
    .I0(n808_9),
    .I1(ff_next_vram1_7_9),
    .I2(w_screen_mode_vram_rdata[4]),
    .I3(n553_30) 
);
defparam n832_s24.INIT=16'h0777;
  LUT4 n833_s19 (
    .F(n833_23),
    .I0(reg_screen_mode[1]),
    .I1(n833_26),
    .I2(reg_screen_mode[0]),
    .I3(w_screen_mode_3_3) 
);
defparam n833_s19.INIT=16'h0BBB;
  LUT4 n833_s20 (
    .F(n833_24),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(n829_32) 
);
defparam n833_s20.INIT=16'h3500;
  LUT4 n833_s21 (
    .F(n833_25),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(n553_30),
    .I2(w_screen_mode_vram_rdata[7]),
    .I3(ff_next_vram1_3_9) 
);
defparam n833_s21.INIT=16'hB0BB;
  LUT4 n834_s19 (
    .F(n834_23),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(n829_32) 
);
defparam n834_s19.INIT=16'h3500;
  LUT4 n834_s20 (
    .F(n834_24),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(n553_30),
    .I2(w_screen_mode_vram_rdata[6]),
    .I3(ff_next_vram1_3_9) 
);
defparam n834_s20.INIT=16'hB0BB;
  LUT4 n835_s19 (
    .F(n835_23),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(n829_32) 
);
defparam n835_s19.INIT=16'h3500;
  LUT4 n835_s20 (
    .F(n835_24),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(n553_30),
    .I2(w_screen_mode_vram_rdata[5]),
    .I3(ff_next_vram1_3_9) 
);
defparam n835_s20.INIT=16'hB0BB;
  LUT4 n836_s19 (
    .F(n836_23),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(n829_32) 
);
defparam n836_s19.INIT=16'h3500;
  LUT4 n836_s20 (
    .F(n836_24),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(n553_30),
    .I2(w_screen_mode_vram_rdata[4]),
    .I3(ff_next_vram1_3_9) 
);
defparam n836_s20.INIT=16'hB0BB;
  LUT4 n837_s26 (
    .F(n837_32),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(w_screen_mode[3]) 
);
defparam n837_s26.INIT=16'hCA00;
  LUT2 n837_s27 (
    .F(n837_33),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(n553_30) 
);
defparam n837_s27.INIT=4'h8;
  LUT4 n838_s24 (
    .F(n838_30),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(w_screen_mode[3]) 
);
defparam n838_s24.INIT=16'hCA00;
  LUT2 n838_s25 (
    .F(n838_31),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(n553_30) 
);
defparam n838_s25.INIT=4'h8;
  LUT4 n839_s24 (
    .F(n839_30),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(w_screen_mode[3]) 
);
defparam n839_s24.INIT=16'hCA00;
  LUT2 n839_s25 (
    .F(n839_31),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(n553_30) 
);
defparam n839_s25.INIT=4'h8;
  LUT4 n840_s24 (
    .F(n840_30),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(w_screen_mode[3]) 
);
defparam n840_s24.INIT=16'hCA00;
  LUT2 n840_s25 (
    .F(n840_31),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(n553_30) 
);
defparam n840_s25.INIT=4'h8;
  LUT4 n1099_s15 (
    .F(n1099_19),
    .I0(reg_text_back_color[7]),
    .I1(reg_backdrop_color[7]),
    .I2(n1099_22),
    .I3(ff_phase[2]) 
);
defparam n1099_s15.INIT=16'h5300;
  LUT3 n1099_s16 (
    .F(n1099_20),
    .I0(n831_36),
    .I1(ff_next_vram2[7]),
    .I2(n1099_27) 
);
defparam n1099_s16.INIT=8'h70;
  LUT4 n1100_s14 (
    .F(n1100_18),
    .I0(reg_text_back_color[6]),
    .I1(reg_backdrop_color[6]),
    .I2(n1099_22),
    .I3(ff_phase[2]) 
);
defparam n1100_s14.INIT=16'h5300;
  LUT3 n1100_s15 (
    .F(n1100_19),
    .I0(n831_36),
    .I1(ff_next_vram2[6]),
    .I2(n1100_23) 
);
defparam n1100_s15.INIT=8'h70;
  LUT4 n1101_s13 (
    .F(n1101_17),
    .I0(ff_next_vram2[5]),
    .I1(n807_9),
    .I2(ff_phase[1]),
    .I3(n831_36) 
);
defparam n1101_s13.INIT=16'hCA00;
  LUT4 n1101_s14 (
    .F(n1101_18),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(n553_30),
    .I2(n1101_20),
    .I3(ff_phase[1]) 
);
defparam n1101_s14.INIT=16'hF077;
  LUT3 n1101_s15 (
    .F(n1101_19),
    .I0(reg_text_back_color[5]),
    .I1(reg_backdrop_color[5]),
    .I2(n1099_22) 
);
defparam n1101_s15.INIT=8'hAC;
  LUT4 n1102_s14 (
    .F(n1102_18),
    .I0(reg_text_back_color[4]),
    .I1(reg_backdrop_color[4]),
    .I2(n1099_22),
    .I3(ff_phase[2]) 
);
defparam n1102_s14.INIT=16'h5300;
  LUT3 n1102_s15 (
    .F(n1102_19),
    .I0(n831_36),
    .I1(ff_next_vram2[4]),
    .I2(n1102_23) 
);
defparam n1102_s15.INIT=8'h70;
  LUT4 n1103_s15 (
    .F(n1103_19),
    .I0(n809_9),
    .I1(n831_36),
    .I2(n1103_22),
    .I3(ff_phase[1]) 
);
defparam n1103_s15.INIT=16'h8F00;
  LUT4 n1103_s16 (
    .F(n1103_20),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[15]),
    .I2(ff_phase[1]),
    .I3(n553_30) 
);
defparam n1103_s16.INIT=16'h0A0C;
  LUT3 n1103_s17 (
    .F(n1103_21),
    .I0(reg_text_back_color[3]),
    .I1(reg_backdrop_color[3]),
    .I2(n1099_22) 
);
defparam n1103_s17.INIT=8'hAC;
  LUT4 n1104_s15 (
    .F(n1104_19),
    .I0(n810_9),
    .I1(n831_36),
    .I2(n1104_22),
    .I3(ff_phase[1]) 
);
defparam n1104_s15.INIT=16'h8F00;
  LUT4 n1104_s16 (
    .F(n1104_20),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[14]),
    .I2(ff_phase[1]),
    .I3(n553_30) 
);
defparam n1104_s16.INIT=16'h0A0C;
  LUT3 n1104_s17 (
    .F(n1104_21),
    .I0(reg_text_back_color[2]),
    .I1(reg_backdrop_color[2]),
    .I2(n1099_22) 
);
defparam n1104_s17.INIT=8'hAC;
  LUT4 n1105_s15 (
    .F(n1105_19),
    .I0(n811_9),
    .I1(n831_36),
    .I2(n1105_22),
    .I3(ff_phase[1]) 
);
defparam n1105_s15.INIT=16'h8F00;
  LUT4 n1105_s16 (
    .F(n1105_20),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[13]),
    .I2(ff_phase[1]),
    .I3(n553_30) 
);
defparam n1105_s16.INIT=16'h0A0C;
  LUT3 n1105_s17 (
    .F(n1105_21),
    .I0(reg_text_back_color[1]),
    .I1(reg_backdrop_color[1]),
    .I2(n1099_22) 
);
defparam n1105_s17.INIT=8'hAC;
  LUT3 n1106_s16 (
    .F(n1106_20),
    .I0(n1106_22),
    .I1(n1106_23),
    .I2(ff_phase[2]) 
);
defparam n1106_s16.INIT=8'h3A;
  LUT4 n1107_s14 (
    .F(n1107_18),
    .I0(ff_next_vram3[7]),
    .I1(n831_36),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(ff_phase[1]) 
);
defparam n1107_s14.INIT=16'h0F77;
  LUT3 n1107_s15 (
    .F(n1107_19),
    .I0(reg_text_back_color[7]),
    .I1(reg_backdrop_color[7]),
    .I2(n1107_20) 
);
defparam n1107_s15.INIT=8'hAC;
  LUT4 n1108_s14 (
    .F(n1108_18),
    .I0(ff_next_vram3[6]),
    .I1(n831_36),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(ff_phase[1]) 
);
defparam n1108_s14.INIT=16'h0F77;
  LUT3 n1108_s15 (
    .F(n1108_19),
    .I0(reg_text_back_color[6]),
    .I1(reg_backdrop_color[6]),
    .I2(n1107_20) 
);
defparam n1108_s15.INIT=8'hAC;
  LUT4 n1109_s14 (
    .F(n1109_18),
    .I0(ff_next_vram3[5]),
    .I1(n831_36),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(ff_phase[1]) 
);
defparam n1109_s14.INIT=16'h0F77;
  LUT3 n1109_s15 (
    .F(n1109_19),
    .I0(reg_text_back_color[5]),
    .I1(reg_backdrop_color[5]),
    .I2(n1107_20) 
);
defparam n1109_s15.INIT=8'hAC;
  LUT4 n1110_s14 (
    .F(n1110_18),
    .I0(ff_next_vram3[4]),
    .I1(n831_36),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(ff_phase[1]) 
);
defparam n1110_s14.INIT=16'h0F77;
  LUT3 n1110_s15 (
    .F(n1110_19),
    .I0(reg_text_back_color[4]),
    .I1(reg_backdrop_color[4]),
    .I2(n1107_20) 
);
defparam n1110_s15.INIT=8'hAC;
  LUT3 n1111_s15 (
    .F(n1111_19),
    .I0(reg_text_back_color[3]),
    .I1(reg_backdrop_color[3]),
    .I2(n1107_20) 
);
defparam n1111_s15.INIT=8'hAC;
  LUT3 n1112_s14 (
    .F(n1112_18),
    .I0(reg_text_back_color[2]),
    .I1(reg_backdrop_color[2]),
    .I2(n1107_20) 
);
defparam n1112_s14.INIT=8'hAC;
  LUT3 n1113_s14 (
    .F(n1113_18),
    .I0(reg_text_back_color[1]),
    .I1(reg_backdrop_color[1]),
    .I2(n1107_20) 
);
defparam n1113_s14.INIT=8'hAC;
  LUT3 n1114_s14 (
    .F(n1114_18),
    .I0(reg_text_back_color[0]),
    .I1(reg_backdrop_color[0]),
    .I2(n1107_20) 
);
defparam n1114_s14.INIT=8'hAC;
  LUT4 n1115_s10 (
    .F(n1115_14),
    .I0(n829_32),
    .I1(n553_30),
    .I2(n831_36),
    .I3(ff_phase[1]) 
);
defparam n1115_s10.INIT=16'hEE0F;
  LUT2 n1119_s10 (
    .F(n1119_14),
    .I0(n553_30),
    .I1(ff_phase[1]) 
);
defparam n1119_s10.INIT=4'h4;
  LUT4 n1119_s11 (
    .F(n1119_15),
    .I0(n553_30),
    .I1(ff_next_vram5[3]),
    .I2(n809_9),
    .I3(n829_32) 
);
defparam n1119_s11.INIT=16'h0FBB;
  LUT4 n1121_s10 (
    .F(n1121_14),
    .I0(n553_30),
    .I1(ff_next_vram5[1]),
    .I2(n811_9),
    .I3(n829_32) 
);
defparam n1121_s10.INIT=16'h0FBB;
  LUT4 n1123_s11 (
    .F(n1123_15),
    .I0(ff_next_vram1[7]),
    .I1(n831_36),
    .I2(n805_9),
    .I3(ff_phase[0]) 
);
defparam n1123_s11.INIT=16'h0F77;
  LUT4 n1124_s11 (
    .F(n1124_15),
    .I0(ff_next_vram1[6]),
    .I1(n831_36),
    .I2(n806_9),
    .I3(ff_phase[0]) 
);
defparam n1124_s11.INIT=16'h0F77;
  LUT4 n1125_s11 (
    .F(n1125_15),
    .I0(ff_next_vram1[5]),
    .I1(n831_36),
    .I2(n807_9),
    .I3(ff_phase[0]) 
);
defparam n1125_s11.INIT=16'h0F77;
  LUT4 n1126_s11 (
    .F(n1126_15),
    .I0(ff_next_vram1[4]),
    .I1(n831_36),
    .I2(n808_9),
    .I3(ff_phase[0]) 
);
defparam n1126_s11.INIT=16'h0F77;
  LUT2 n1127_s14 (
    .F(n1127_18),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]) 
);
defparam n1127_s14.INIT=4'h4;
  LUT2 n1472_s22 (
    .F(n1472_30),
    .I0(reg_screen_mode[1]),
    .I1(n833_26) 
);
defparam n1472_s22.INIT=4'h4;
  LUT4 n1472_s23 (
    .F(n1472_31),
    .I0(n1494_14),
    .I1(n517_4),
    .I2(reg_backdrop_color[7]),
    .I3(n1480_11) 
);
defparam n1472_s23.INIT=16'h00BF;
  LUT4 n1473_s22 (
    .F(n1473_30),
    .I0(n1494_14),
    .I1(reg_backdrop_color[6]),
    .I2(n517_4),
    .I3(n1481_11) 
);
defparam n1473_s22.INIT=16'h00BF;
  LUT4 n1474_s22 (
    .F(n1474_30),
    .I0(n1494_14),
    .I1(reg_backdrop_color[5]),
    .I2(n517_4),
    .I3(n1482_11) 
);
defparam n1474_s22.INIT=16'h00BF;
  LUT4 n1475_s22 (
    .F(n1475_30),
    .I0(n1494_14),
    .I1(reg_backdrop_color[4]),
    .I2(n517_4),
    .I3(n1483_11) 
);
defparam n1475_s22.INIT=16'h00BF;
  LUT4 n1476_s20 (
    .F(n1476_24),
    .I0(n1476_27),
    .I1(ff_next_vram7[3]),
    .I2(w_screen_mode[3]),
    .I3(n1472_30) 
);
defparam n1476_s20.INIT=16'h0C0A;
  LUT4 n1476_s21 (
    .F(n1476_25),
    .I0(ff_next_vram2[3]),
    .I1(w_screen_mode_3_4),
    .I2(reg_backdrop_color[3]),
    .I3(n829_32) 
);
defparam n1476_s21.INIT=16'h0777;
  LUT4 n1477_s20 (
    .F(n1477_24),
    .I0(ff_next_vram2[2]),
    .I1(n1485_13),
    .I2(n1494_10),
    .I3(n1494_14) 
);
defparam n1477_s20.INIT=16'hCACC;
  LUT4 n1478_s20 (
    .F(n1478_24),
    .I0(ff_next_vram2[1]),
    .I1(reg_backdrop_color[1]),
    .I2(n1494_10),
    .I3(w_screen_mode[3]) 
);
defparam n1478_s20.INIT=16'h3500;
  LUT4 n1478_s21 (
    .F(n1478_25),
    .I0(n1478_26),
    .I1(ff_next_vram7[1]),
    .I2(n1472_30),
    .I3(n1477_29) 
);
defparam n1478_s21.INIT=16'h3500;
  LUT4 n1479_s20 (
    .F(n1479_24),
    .I0(ff_next_vram2[0]),
    .I1(reg_backdrop_color[0]),
    .I2(n1494_10),
    .I3(w_screen_mode[3]) 
);
defparam n1479_s20.INIT=16'h3500;
  LUT4 n1479_s21 (
    .F(n1479_25),
    .I0(n1479_26),
    .I1(ff_next_vram7[0]),
    .I2(n1472_30),
    .I3(n1477_29) 
);
defparam n1479_s21.INIT=16'h3500;
  LUT3 ff_next_vram0_7_s3 (
    .F(ff_next_vram0_7_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]) 
);
defparam ff_next_vram0_7_s3.INIT=8'h01;
  LUT4 ff_screen_h_in_active_s5 (
    .F(ff_screen_h_in_active_10),
    .I0(ff_pos_x_5_14),
    .I1(ff_screen_h_in_active_15),
    .I2(n354_8),
    .I3(ff_state_1_7) 
);
defparam ff_screen_h_in_active_s5.INIT=16'hCA00;
  LUT4 n730_s8 (
    .F(n730_12),
    .I0(n730_14),
    .I1(n730_15),
    .I2(n732_11),
    .I3(reg_pattern_generator_table_base[16]) 
);
defparam n730_s8.INIT=16'hE0EE;
  LUT3 n731_s8 (
    .F(n731_12),
    .I0(n731_14),
    .I1(n731_18),
    .I2(n731_16) 
);
defparam n731_s8.INIT=8'h0E;
  LUT4 n731_s9 (
    .F(n731_13),
    .I0(n829_32),
    .I1(n730_19),
    .I2(n732_11),
    .I3(reg_pattern_generator_table_base[15]) 
);
defparam n731_s9.INIT=16'h7077;
  LUT4 n732_s7 (
    .F(n732_11),
    .I0(n730_13),
    .I1(w_screen_mode_3_4),
    .I2(n732_14),
    .I3(n732_15) 
);
defparam n732_s7.INIT=16'h0007;
  LUT4 n732_s8 (
    .F(n732_12),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(n1472_30),
    .I2(n732_21),
    .I3(n553_30) 
);
defparam n732_s8.INIT=16'h30B0;
  LUT4 n732_s9 (
    .F(n732_13),
    .I0(n732_17),
    .I1(n831_36),
    .I2(n732_23),
    .I3(n732_19) 
);
defparam n732_s9.INIT=16'h0007;
  LUT4 n733_s7 (
    .F(n733_11),
    .I0(n837_35),
    .I1(n733_19),
    .I2(reg_pattern_name_table_base[13]),
    .I3(ff_next_vram0_7_7) 
);
defparam n733_s7.INIT=16'h0777;
  LUT4 n733_s8 (
    .F(n733_12),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(n1494_10),
    .I2(n733_15),
    .I3(n1472_30) 
);
defparam n733_s8.INIT=16'h7D00;
  LUT4 n733_s9 (
    .F(n733_13),
    .I0(n732_11),
    .I1(reg_pattern_generator_table_base[13]),
    .I2(n733_16),
    .I3(n733_21) 
);
defparam n733_s9.INIT=16'h000B;
  LUT4 n734_s7 (
    .F(n734_11),
    .I0(n734_24),
    .I1(n734_15),
    .I2(n734_16),
    .I3(n734_17) 
);
defparam n734_s7.INIT=16'h4F00;
  LUT4 n734_s8 (
    .F(n734_12),
    .I0(n734_18),
    .I1(n837_35),
    .I2(n730_13),
    .I3(reg_color_table_base[12]) 
);
defparam n734_s8.INIT=16'h4000;
  LUT4 n734_s9 (
    .F(n734_13),
    .I0(n734_19),
    .I1(n734_20),
    .I2(n829_32),
    .I3(n733_19) 
);
defparam n734_s9.INIT=16'h0BBB;
  LUT4 n735_s7 (
    .F(n735_11),
    .I0(n735_26),
    .I1(n734_15),
    .I2(n734_16),
    .I3(n734_17) 
);
defparam n735_s7.INIT=16'h4F00;
  LUT4 n735_s8 (
    .F(n735_12),
    .I0(n735_15),
    .I1(n837_35),
    .I2(n730_13),
    .I3(reg_color_table_base[11]) 
);
defparam n735_s8.INIT=16'h4000;
  LUT4 n735_s9 (
    .F(n735_13),
    .I0(n735_16),
    .I1(ff_next_vram0_7_7),
    .I2(reg_pattern_name_table_base[11]),
    .I3(n735_17) 
);
defparam n735_s9.INIT=16'hBF00;
  LUT4 n736_s7 (
    .F(n736_11),
    .I0(n736_14),
    .I1(reg_color_table_base[10]),
    .I2(n736_15),
    .I3(n730_13) 
);
defparam n736_s7.INIT=16'h8F00;
  LUT3 n736_s8 (
    .F(n736_12),
    .I0(n736_16),
    .I1(ff_next_vram0_7_7),
    .I2(reg_pattern_name_table_base[10]) 
);
defparam n736_s8.INIT=8'h40;
  LUT3 n736_s9 (
    .F(n736_13),
    .I0(n736_22),
    .I1(ff_next_vram4[7]),
    .I2(n736_18) 
);
defparam n736_s9.INIT=8'h70;
  LUT4 n737_s7 (
    .F(n737_11),
    .I0(n737_15),
    .I1(n831_34),
    .I2(n737_16),
    .I3(ff_next_vram0_7_7) 
);
defparam n737_s7.INIT=16'h1F00;
  LUT4 n737_s8 (
    .F(n737_12),
    .I0(n736_14),
    .I1(reg_color_table_base[9]),
    .I2(n737_17),
    .I3(n730_13) 
);
defparam n737_s8.INIT=16'h8F00;
  LUT2 n737_s9 (
    .F(n737_13),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(n737_22) 
);
defparam n737_s9.INIT=4'h8;
  LUT4 n737_s10 (
    .F(n737_14),
    .I0(ff_next_vram4[6]),
    .I1(n732_15),
    .I2(ff_next_vram0[6]),
    .I3(n732_14) 
);
defparam n737_s10.INIT=16'h0777;
  LUT4 n738_s7 (
    .F(n738_11),
    .I0(n736_14),
    .I1(reg_color_table_base[8]),
    .I2(n738_15),
    .I3(n730_13) 
);
defparam n738_s7.INIT=16'h8F00;
  LUT4 n738_s8 (
    .F(n738_12),
    .I0(n738_16),
    .I1(n738_17),
    .I2(n738_23),
    .I3(n738_19) 
);
defparam n738_s8.INIT=16'h0700;
  LUT2 n738_s9 (
    .F(n738_13),
    .I0(ff_next_vram0[5]),
    .I1(n732_14) 
);
defparam n738_s9.INIT=4'h8;
  LUT4 n738_s10 (
    .F(n738_14),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(n737_22),
    .I2(ff_next_vram4[5]),
    .I3(n736_22) 
);
defparam n738_s10.INIT=16'h0777;
  LUT4 n739_s7 (
    .F(n739_11),
    .I0(n736_14),
    .I1(reg_color_table_base[7]),
    .I2(n739_15),
    .I3(n730_13) 
);
defparam n739_s7.INIT=16'h8F00;
  LUT4 n739_s8 (
    .F(n739_12),
    .I0(n739_16),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n739_17),
    .I3(ff_next_vram0_7_7) 
);
defparam n739_s8.INIT=16'h4F00;
  LUT4 n739_s10 (
    .F(n739_14),
    .I0(ff_next_vram4[4]),
    .I1(n732_15),
    .I2(ff_next_vram0[4]),
    .I3(n732_14) 
);
defparam n739_s10.INIT=16'h0777;
  LUT4 n740_s7 (
    .F(n740_11),
    .I0(n740_26),
    .I1(n740_24),
    .I2(n740_16),
    .I3(n740_17) 
);
defparam n740_s7.INIT=16'h0700;
  LUT4 n740_s8 (
    .F(n740_12),
    .I0(n736_14),
    .I1(reg_color_table_base[6]),
    .I2(n740_18),
    .I3(n730_13) 
);
defparam n740_s8.INIT=16'h8F00;
  LUT4 n740_s9 (
    .F(n740_13),
    .I0(n736_22),
    .I1(ff_next_vram4[3]),
    .I2(n740_19),
    .I3(n740_28) 
);
defparam n740_s9.INIT=16'h0007;
  LUT4 n741_s7 (
    .F(n741_11),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[0]),
    .I2(n741_14),
    .I3(n732_14) 
);
defparam n741_s7.INIT=16'h00EF;
  LUT4 n741_s8 (
    .F(n741_12),
    .I0(n739_16),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n741_15),
    .I3(ff_next_vram0_7_7) 
);
defparam n741_s8.INIT=16'h4F00;
  LUT4 n741_s9 (
    .F(n741_13),
    .I0(n730_13),
    .I1(n741_16),
    .I2(reg_color_table_base[6]),
    .I3(n741_17) 
);
defparam n741_s9.INIT=16'h7F00;
  LUT4 n742_s7 (
    .F(n742_11),
    .I0(n739_16),
    .I1(w_pos_x[7]),
    .I2(n742_14),
    .I3(ff_next_vram0_7_7) 
);
defparam n742_s7.INIT=16'h4F00;
  LUT4 n742_s8 (
    .F(n742_12),
    .I0(n741_11),
    .I1(ff_next_vram0[1]),
    .I2(ff_next_vram4[1]),
    .I3(n732_15) 
);
defparam n742_s8.INIT=16'h0BBB;
  LUT4 n742_s9 (
    .F(n742_13),
    .I0(n742_15),
    .I1(n742_16),
    .I2(w_pos_x[4]),
    .I3(n731_18) 
);
defparam n742_s9.INIT=16'h0777;
  LUT4 n743_s7 (
    .F(n743_11),
    .I0(ff_next_vram1_3_9),
    .I1(w_pos_x[4]),
    .I2(n743_18),
    .I3(n743_15) 
);
defparam n743_s7.INIT=16'h0700;
  LUT4 n743_s8 (
    .F(n743_12),
    .I0(n741_11),
    .I1(ff_next_vram0[0]),
    .I2(ff_next_vram4[0]),
    .I3(n732_15) 
);
defparam n743_s8.INIT=16'h0BBB;
  LUT4 n743_s9 (
    .F(n743_13),
    .I0(n743_16),
    .I1(n742_16),
    .I2(w_pos_x[3]),
    .I3(n731_18) 
);
defparam n743_s9.INIT=16'h0777;
  LUT4 n744_s7 (
    .F(n744_11),
    .I0(n744_22),
    .I1(n730_13),
    .I2(n732_15),
    .I3(n732_14) 
);
defparam n744_s7.INIT=16'h0007;
  LUT4 n744_s8 (
    .F(n744_12),
    .I0(n744_20),
    .I1(n744_16),
    .I2(n744_17),
    .I3(ff_next_vram0_7_7) 
);
defparam n744_s8.INIT=16'hEF00;
  LUT4 n744_s9 (
    .F(n744_13),
    .I0(n736_14),
    .I1(ff_next_vram0[5]),
    .I2(n740_16),
    .I3(n730_13) 
);
defparam n744_s9.INIT=16'hF800;
  LUT4 n745_s7 (
    .F(n745_11),
    .I0(n745_13),
    .I1(n745_14),
    .I2(w_screen_mode[3]),
    .I3(n745_15) 
);
defparam n745_s7.INIT=16'hC500;
  LUT4 n745_s8 (
    .F(n745_12),
    .I0(n736_14),
    .I1(ff_next_vram0[4]),
    .I2(n745_16),
    .I3(n730_13) 
);
defparam n745_s8.INIT=16'h8F00;
  LUT4 n746_s7 (
    .F(n746_11),
    .I0(n736_14),
    .I1(ff_next_vram0[3]),
    .I2(n746_13),
    .I3(n730_13) 
);
defparam n746_s7.INIT=16'hF800;
  LUT3 n746_s8 (
    .F(n746_12),
    .I0(n746_14),
    .I1(n745_15),
    .I2(n746_15) 
);
defparam n746_s8.INIT=8'hB0;
  LUT3 ff_next_vram7_3_s3 (
    .F(ff_next_vram7_3_8),
    .I0(ff_next_vram1_3_9),
    .I1(n553_30),
    .I2(ff_phase[1]) 
);
defparam ff_next_vram7_3_s3.INIT=8'hCA;
  LUT4 ff_next_vram1_7_s4 (
    .F(ff_next_vram1_7_9),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[0]) 
);
defparam ff_next_vram1_7_s4.INIT=16'h0100;
  LUT2 ff_next_vram1_7_s5 (
    .F(ff_next_vram1_7_10),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]) 
);
defparam ff_next_vram1_7_s5.INIT=4'h1;
  LUT4 ff_next_vram1_3_s4 (
    .F(ff_next_vram1_3_9),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_sprite_mode2_4) 
);
defparam ff_next_vram1_3_s4.INIT=16'h1800;
  LUT2 ff_next_vram2_7_s4 (
    .F(ff_next_vram2_7_9),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]) 
);
defparam ff_next_vram2_7_s4.INIT=4'h1;
  LUT4 ff_next_vram3_7_s5 (
    .F(ff_next_vram3_7_10),
    .I0(n829_32),
    .I1(ff_next_vram1_7_10),
    .I2(ff_phase[2]),
    .I3(n477_6) 
);
defparam ff_next_vram3_7_s5.INIT=16'h8F00;
  LUT4 ff_next_vram4_7_s4 (
    .F(ff_next_vram4_7_8),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[1]) 
);
defparam ff_next_vram4_7_s4.INIT=16'h0110;
  LUT4 ff_next_vram5_7_s4 (
    .F(ff_next_vram5_7_9),
    .I0(w_screen_mode[3]),
    .I1(n553_30),
    .I2(ff_next_vram1_7_9),
    .I3(ff_phase[1]) 
);
defparam ff_next_vram5_7_s4.INIT=16'h00FE;
  LUT2 n184_s3 (
    .F(n184_8),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_14) 
);
defparam n184_s3.INIT=4'h8;
  LUT2 n181_s3 (
    .F(n181_8),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[2]) 
);
defparam n181_s3.INIT=4'h8;
  LUT4 n547_s2 (
    .F(n547_7),
    .I0(ff_next_vram4_7_8),
    .I1(n547_9),
    .I2(n547_10),
    .I3(n829_32) 
);
defparam n547_s2.INIT=16'h00F1;
  LUT4 n547_s3 (
    .F(n547_8),
    .I0(ff_phase[2]),
    .I1(reg_display_on),
    .I2(n122_2),
    .I3(n1484_6) 
);
defparam n547_s3.INIT=16'h4000;
  LUT3 n140_s4 (
    .F(n140_9),
    .I0(ff_pos_x_5_16),
    .I1(ff_screen_h_in_active_15),
    .I2(n354_8) 
);
defparam n140_s4.INIT=8'hC5;
  LUT4 n258_s5 (
    .F(n258_10),
    .I0(n1333_21),
    .I1(w_screen_pos_x_Z[12]),
    .I2(n354_8),
    .I3(w_screen_pos_x_Z[7]) 
);
defparam n258_s5.INIT=16'hFD3F;
  LUT3 n258_s6 (
    .F(n258_11),
    .I0(n1753_6),
    .I1(w_screen_pos_x_Z[12]),
    .I2(n258_12) 
);
defparam n258_s6.INIT=8'hB0;
  LUT4 n1480_s5 (
    .F(n1480_8),
    .I0(n1480_9),
    .I1(n829_32),
    .I2(ff_next_vram0[7]),
    .I3(n1472_30) 
);
defparam n1480_s5.INIT=16'h0777;
  LUT4 n1481_s5 (
    .F(n1481_8),
    .I0(n1481_9),
    .I1(n829_32),
    .I2(ff_next_vram0[6]),
    .I3(n1472_30) 
);
defparam n1481_s5.INIT=16'h0777;
  LUT4 n1482_s5 (
    .F(n1482_8),
    .I0(n1482_9),
    .I1(n829_32),
    .I2(ff_next_vram0[5]),
    .I3(n1472_30) 
);
defparam n1482_s5.INIT=16'h0777;
  LUT4 n1483_s5 (
    .F(n1483_8),
    .I0(n1483_9),
    .I1(n829_32),
    .I2(ff_next_vram0[4]),
    .I3(n1472_30) 
);
defparam n1483_s5.INIT=16'h0777;
  LUT4 n1484_s5 (
    .F(n1484_8),
    .I0(n1484_10),
    .I1(ff_next_vram2[7]),
    .I2(n1494_10),
    .I3(w_screen_mode[3]) 
);
defparam n1484_s5.INIT=16'h5300;
  LUT4 n1484_s6 (
    .F(n1484_9),
    .I0(n1480_9),
    .I1(ff_next_vram0[3]),
    .I2(w_screen_mode[3]),
    .I3(n1472_30) 
);
defparam n1484_s6.INIT=16'h0305;
  LUT4 n1485_s5 (
    .F(n1485_8),
    .I0(n1485_11),
    .I1(ff_next_vram2[6]),
    .I2(n1494_10),
    .I3(w_screen_mode[3]) 
);
defparam n1485_s5.INIT=16'h5300;
  LUT4 n1485_s6 (
    .F(n1485_9),
    .I0(w_screen_mode[3]),
    .I1(n1481_9),
    .I2(ff_next_vram0[2]),
    .I3(n1472_30) 
);
defparam n1485_s6.INIT=16'hF0EE;
  LUT4 n1486_s3 (
    .F(n1486_6),
    .I0(n1494_11),
    .I1(ff_next_vram2[5]),
    .I2(n1494_10),
    .I3(w_screen_mode[3]) 
);
defparam n1486_s3.INIT=16'h5300;
  LUT4 n1486_s4 (
    .F(n1486_7),
    .I0(w_screen_mode[3]),
    .I1(n1482_9),
    .I2(ff_next_vram0[1]),
    .I3(n1472_30) 
);
defparam n1486_s4.INIT=16'hF0EE;
  LUT4 n1487_s5 (
    .F(n1487_8),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[4]),
    .I2(ff_next_vram1[6]),
    .I3(n1494_10) 
);
defparam n1487_s5.INIT=16'hCACC;
  LUT4 n1488_s4 (
    .F(n1488_7),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[5]),
    .I3(n829_32) 
);
defparam n1488_s4.INIT=16'hCA00;
  LUT4 n1489_s4 (
    .F(n1489_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[5]),
    .I3(n829_32) 
);
defparam n1489_s4.INIT=16'hCA00;
  LUT4 n1490_s3 (
    .F(n1490_6),
    .I0(n1490_7),
    .I1(n829_32),
    .I2(ff_next_vram1[5]),
    .I3(n1472_30) 
);
defparam n1490_s3.INIT=16'h0777;
  LUT4 n1491_s4 (
    .F(n1491_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[5]),
    .I3(n829_32) 
);
defparam n1491_s4.INIT=16'hAC00;
  LUT4 n1492_s3 (
    .F(n1492_6),
    .I0(n1508_9),
    .I1(ff_next_vram2[7]),
    .I2(n1494_10),
    .I3(w_screen_mode[3]) 
);
defparam n1492_s3.INIT=16'h5300;
  LUT4 n1492_s4 (
    .F(n1492_7),
    .I0(w_screen_mode[3]),
    .I1(n1484_10),
    .I2(ff_next_vram1[3]),
    .I3(n1472_30) 
);
defparam n1492_s4.INIT=16'hF0EE;
  LUT4 n1493_s3 (
    .F(n1493_6),
    .I0(n1509_8),
    .I1(ff_next_vram2[6]),
    .I2(n1494_10),
    .I3(w_screen_mode[3]) 
);
defparam n1493_s3.INIT=16'h5300;
  LUT4 n1493_s4 (
    .F(n1493_7),
    .I0(w_screen_mode[3]),
    .I1(n1485_11),
    .I2(ff_next_vram1[2]),
    .I3(n1472_30) 
);
defparam n1493_s4.INIT=16'hF0EE;
  LUT3 n1494_s6 (
    .F(n1494_9),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[4]) 
);
defparam n1494_s6.INIT=8'hAC;
  LUT4 n1494_s7 (
    .F(n1494_10),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[3]),
    .I2(n1494_12),
    .I3(ff_next_vram4_7_8) 
);
defparam n1494_s7.INIT=16'h008F;
  LUT3 n1494_s8 (
    .F(n1494_11),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[6]) 
);
defparam n1494_s8.INIT=8'hAC;
  LUT4 n1495_s3 (
    .F(n1495_6),
    .I0(n1495_8),
    .I1(ff_next_vram2[4]),
    .I2(n1494_10),
    .I3(w_screen_mode[3]) 
);
defparam n1495_s3.INIT=16'h5300;
  LUT4 n1495_s4 (
    .F(n1495_7),
    .I0(w_screen_mode[3]),
    .I1(n1495_9),
    .I2(ff_next_vram1[0]),
    .I3(n1472_30) 
);
defparam n1495_s4.INIT=16'hF0EE;
  LUT4 n1496_s3 (
    .F(n1496_6),
    .I0(n1516_8),
    .I1(n829_32),
    .I2(ff_next_vram2[7]),
    .I3(n1472_30) 
);
defparam n1496_s3.INIT=16'h0777;
  LUT4 n1497_s3 (
    .F(n1497_6),
    .I0(n1517_8),
    .I1(n829_32),
    .I2(ff_next_vram2[6]),
    .I3(n1472_30) 
);
defparam n1497_s3.INIT=16'h0777;
  LUT4 n1498_s3 (
    .F(n1498_6),
    .I0(n1518_8),
    .I1(n829_32),
    .I2(ff_next_vram2[5]),
    .I3(n1472_30) 
);
defparam n1498_s3.INIT=16'h0777;
  LUT4 n1499_s3 (
    .F(n1499_6),
    .I0(n1519_8),
    .I1(n829_32),
    .I2(ff_next_vram2[4]),
    .I3(n1472_30) 
);
defparam n1499_s3.INIT=16'h0777;
  LUT4 n1504_s4 (
    .F(n1504_7),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[7]),
    .I3(n829_32) 
);
defparam n1504_s4.INIT=16'hAC00;
  LUT4 n1505_s4 (
    .F(n1505_7),
    .I0(ff_next_vram3[2]),
    .I1(ff_next_vram3[6]),
    .I2(ff_next_vram5[7]),
    .I3(n829_32) 
);
defparam n1505_s4.INIT=16'hCA00;
  LUT4 n1506_s4 (
    .F(n1506_7),
    .I0(ff_next_vram3[1]),
    .I1(ff_next_vram3[5]),
    .I2(ff_next_vram5[7]),
    .I3(n829_32) 
);
defparam n1506_s4.INIT=16'hCA00;
  LUT4 n1507_s4 (
    .F(n1507_7),
    .I0(ff_next_vram3[0]),
    .I1(ff_next_vram3[4]),
    .I2(ff_next_vram5[7]),
    .I3(n829_32) 
);
defparam n1507_s4.INIT=16'hCA00;
  LUT3 n1508_s5 (
    .F(n1508_8),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[6]) 
);
defparam n1508_s5.INIT=8'hAC;
  LUT3 n1508_s6 (
    .F(n1508_9),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[4]) 
);
defparam n1508_s6.INIT=8'hCA;
  LUT3 n1509_s5 (
    .F(n1509_8),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[4]) 
);
defparam n1509_s5.INIT=8'hCA;
  LUT3 n1509_s6 (
    .F(n1509_9),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[6]) 
);
defparam n1509_s6.INIT=8'hAC;
  LUT3 n1510_s5 (
    .F(n1510_8),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[6]) 
);
defparam n1510_s5.INIT=8'hAC;
  LUT3 n1511_s5 (
    .F(n1511_8),
    .I0(n1511_9),
    .I1(ff_next_vram2[4]),
    .I2(n1494_10) 
);
defparam n1511_s5.INIT=8'h53;
  LUT4 n1512_s4 (
    .F(n1512_7),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[5]),
    .I3(n829_32) 
);
defparam n1512_s4.INIT=16'hAC00;
  LUT4 n1513_s4 (
    .F(n1513_7),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[5]),
    .I3(n829_32) 
);
defparam n1513_s4.INIT=16'hAC00;
  LUT4 n1514_s4 (
    .F(n1514_7),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[5]),
    .I3(n829_32) 
);
defparam n1514_s4.INIT=16'hAC00;
  LUT4 n1515_s4 (
    .F(n1515_7),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[5]),
    .I3(n829_32) 
);
defparam n1515_s4.INIT=16'hAC00;
  LUT3 n1516_s5 (
    .F(n1516_8),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[3]) 
);
defparam n1516_s5.INIT=8'hCA;
  LUT3 n1516_s6 (
    .F(n1516_9),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[4]) 
);
defparam n1516_s6.INIT=8'hAC;
  LUT3 n1517_s5 (
    .F(n1517_8),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[3]) 
);
defparam n1517_s5.INIT=8'hCA;
  LUT3 n1517_s6 (
    .F(n1517_9),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[4]) 
);
defparam n1517_s6.INIT=8'hAC;
  LUT3 n1518_s5 (
    .F(n1518_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[3]) 
);
defparam n1518_s5.INIT=8'hAC;
  LUT3 n1518_s6 (
    .F(n1518_9),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[4]) 
);
defparam n1518_s6.INIT=8'hAC;
  LUT3 n1519_s5 (
    .F(n1519_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[3]) 
);
defparam n1519_s5.INIT=8'hAC;
  LUT3 n1519_s6 (
    .F(n1519_9),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[4]) 
);
defparam n1519_s6.INIT=8'hAC;
  LUT4 n1520_s4 (
    .F(n1520_7),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[3]),
    .I3(n829_32) 
);
defparam n1520_s4.INIT=16'hAC00;
  LUT4 n1521_s4 (
    .F(n1521_7),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[3]),
    .I3(n829_32) 
);
defparam n1521_s4.INIT=16'hAC00;
  LUT4 n1522_s4 (
    .F(n1522_7),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[3]),
    .I3(n829_32) 
);
defparam n1522_s4.INIT=16'hAC00;
  LUT4 n1523_s4 (
    .F(n1523_7),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[3]),
    .I3(n829_32) 
);
defparam n1523_s4.INIT=16'hAC00;
  LUT3 n1524_s5 (
    .F(n1524_8),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[2]) 
);
defparam n1524_s5.INIT=8'hCA;
  LUT3 n1524_s6 (
    .F(n1524_9),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[2]) 
);
defparam n1524_s6.INIT=8'hAC;
  LUT3 n1525_s5 (
    .F(n1525_8),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[2]) 
);
defparam n1525_s5.INIT=8'hCA;
  LUT3 n1525_s6 (
    .F(n1525_9),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[2]) 
);
defparam n1525_s6.INIT=8'hAC;
  LUT3 n1526_s5 (
    .F(n1526_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[2]) 
);
defparam n1526_s5.INIT=8'hAC;
  LUT3 n1526_s6 (
    .F(n1526_9),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[2]) 
);
defparam n1526_s6.INIT=8'hAC;
  LUT3 n1527_s5 (
    .F(n1527_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[2]) 
);
defparam n1527_s5.INIT=8'hAC;
  LUT3 n1527_s6 (
    .F(n1527_9),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[2]) 
);
defparam n1527_s6.INIT=8'hAC;
  LUT4 n1532_s3 (
    .F(n1532_6),
    .I0(n1532_7),
    .I1(ff_next_vram6[3]),
    .I2(w_screen_mode[3]),
    .I3(n1472_30) 
);
defparam n1532_s3.INIT=16'h0C0A;
  LUT3 n1533_s5 (
    .F(n1533_8),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[1]) 
);
defparam n1533_s5.INIT=8'hCA;
  LUT4 n1534_s3 (
    .F(n1534_6),
    .I0(n1534_7),
    .I1(ff_next_vram6[1]),
    .I2(w_screen_mode[3]),
    .I3(n1472_30) 
);
defparam n1534_s3.INIT=16'h0305;
  LUT4 n1535_s3 (
    .F(n1535_6),
    .I0(n1535_7),
    .I1(ff_next_vram6[0]),
    .I2(w_screen_mode[3]),
    .I3(n1472_30) 
);
defparam n1535_s3.INIT=16'h0305;
  LUT4 n1753_s3 (
    .F(n1753_6),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n1753_s3.INIT=16'h0001;
  LUT3 n831_s25 (
    .F(n831_33),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[21]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n831_s25.INIT=8'hCA;
  LUT3 n831_s26 (
    .F(n831_34),
    .I0(ff_display_color_7_9),
    .I1(n553_30),
    .I2(ff_next_vram1_7_9) 
);
defparam n831_s26.INIT=8'h01;
  LUT4 n833_s22 (
    .F(n833_26),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[3]) 
);
defparam n833_s22.INIT=16'h0C0A;
  LUT4 n1099_s18 (
    .F(n1099_22),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[7]),
    .I2(ff_interleaving_page),
    .I3(n1099_25) 
);
defparam n1099_s18.INIT=16'h0C0A;
  LUT4 n1101_s16 (
    .F(n1101_20),
    .I0(n1472_30),
    .I1(ff_next_vram2[5]),
    .I2(reg_backdrop_color[5]),
    .I3(ff_next_vram1_7_9) 
);
defparam n1101_s16.INIT=16'h0777;
  LUT4 n1103_s18 (
    .F(n1103_22),
    .I0(n1472_30),
    .I1(ff_next_vram2[3]),
    .I2(reg_backdrop_color[3]),
    .I3(ff_next_vram1_7_9) 
);
defparam n1103_s18.INIT=16'h0777;
  LUT4 n1104_s18 (
    .F(n1104_22),
    .I0(n1472_30),
    .I1(ff_next_vram2[2]),
    .I2(reg_backdrop_color[2]),
    .I3(ff_next_vram1_7_9) 
);
defparam n1104_s18.INIT=16'h0777;
  LUT4 n1105_s18 (
    .F(n1105_22),
    .I0(n1472_30),
    .I1(ff_next_vram2[1]),
    .I2(reg_backdrop_color[1]),
    .I3(ff_next_vram1_7_9) 
);
defparam n1105_s18.INIT=16'h0777;
  LUT4 n1106_s18 (
    .F(n1106_22),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[12]),
    .I2(ff_phase[1]),
    .I3(n553_30) 
);
defparam n1106_s18.INIT=16'h0503;
  LUT3 n1106_s19 (
    .F(n1106_23),
    .I0(reg_text_back_color[0]),
    .I1(reg_backdrop_color[0]),
    .I2(n1099_22) 
);
defparam n1106_s19.INIT=8'hAC;
  LUT4 n1107_s16 (
    .F(n1107_20),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[6]),
    .I2(ff_interleaving_page),
    .I3(n1099_25) 
);
defparam n1107_s16.INIT=16'h0C0A;
  LUT3 n1476_s23 (
    .F(n1476_27),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[0]) 
);
defparam n1476_s23.INIT=8'hCA;
  LUT3 n1477_s23 (
    .F(n1477_27),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[0]) 
);
defparam n1477_s23.INIT=8'hCA;
  LUT3 n1478_s22 (
    .F(n1478_26),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[0]) 
);
defparam n1478_s22.INIT=8'hAC;
  LUT3 n1479_s22 (
    .F(n1479_26),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[0]) 
);
defparam n1479_s22.INIT=8'hAC;
  LUT3 n730_s9 (
    .F(n730_13),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]) 
);
defparam n730_s9.INIT=8'h40;
  LUT3 n730_s10 (
    .F(n730_14),
    .I0(n730_24),
    .I1(reg_pattern_name_table_base[15]),
    .I2(n553_30) 
);
defparam n730_s10.INIT=8'h70;
  LUT3 n730_s11 (
    .F(n730_15),
    .I0(ff_next_vram0_7_7),
    .I1(reg_pattern_name_table_base[16]),
    .I2(n731_18) 
);
defparam n730_s11.INIT=8'h07;
  LUT4 n731_s10 (
    .F(n731_14),
    .I0(n730_24),
    .I1(n1472_30),
    .I2(ff_next_vram0_7_7),
    .I3(reg_pattern_name_table_base[15]) 
);
defparam n731_s10.INIT=16'hB000;
  LUT3 n731_s12 (
    .F(n731_16),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(reg_pattern_name_table_base[14]),
    .I2(n553_30) 
);
defparam n731_s12.INIT=8'h70;
  LUT4 n732_s10 (
    .F(n732_14),
    .I0(n833_26),
    .I1(reg_screen_mode[1]),
    .I2(w_screen_mode_3_4),
    .I3(n734_16) 
);
defparam n732_s10.INIT=16'h0D00;
  LUT4 n732_s11 (
    .F(n732_15),
    .I0(ff_phase[0]),
    .I1(reg_screen_mode[0]),
    .I2(w_screen_mode_3_3),
    .I3(n1099_24) 
);
defparam n732_s11.INIT=16'h4000;
  LUT3 n732_s13 (
    .F(n732_17),
    .I0(w_screen_mode[3]),
    .I1(reg_color_table_base[14]),
    .I2(n730_13) 
);
defparam n732_s13.INIT=8'h40;
  LUT3 n732_s15 (
    .F(n732_19),
    .I0(reg_pattern_name_table_base[13]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n731_18) 
);
defparam n732_s15.INIT=8'h80;
  LUT4 n733_s11 (
    .F(n733_15),
    .I0(n1494_12),
    .I1(n1836_102),
    .I2(reg_screen_mode[3]),
    .I3(ff_next_vram1_7_9) 
);
defparam n733_s11.INIT=16'h001F;
  LUT3 n733_s12 (
    .F(n733_16),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n731_18) 
);
defparam n733_s12.INIT=8'h80;
  LUT3 n734_s11 (
    .F(n734_15),
    .I0(n1494_10),
    .I1(n831_34),
    .I2(n733_15) 
);
defparam n734_s11.INIT=8'h7E;
  LUT3 n734_s12 (
    .F(n734_16),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(ff_phase[0]) 
);
defparam n734_s12.INIT=8'h10;
  LUT3 n734_s13 (
    .F(n734_17),
    .I0(n730_13),
    .I1(w_screen_mode_3_4),
    .I2(n732_15) 
);
defparam n734_s13.INIT=8'h07;
  LUT3 n734_s14 (
    .F(n734_18),
    .I0(n733_15),
    .I1(n1494_10),
    .I2(w_pixel_pos_y_Z[7]) 
);
defparam n734_s14.INIT=8'h07;
  LUT4 n734_s15 (
    .F(n734_19),
    .I0(n734_21),
    .I1(ff_phase[1]),
    .I2(reg_pattern_name_table_base[12]),
    .I3(n734_22) 
);
defparam n734_s15.INIT=16'h00EF;
  LUT2 n734_s16 (
    .F(n734_20),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]) 
);
defparam n734_s16.INIT=4'h1;
  LUT3 n735_s11 (
    .F(n735_15),
    .I0(n733_15),
    .I1(n1494_10),
    .I2(w_pixel_pos_y_Z[6]) 
);
defparam n735_s11.INIT=8'h07;
  LUT4 n735_s12 (
    .F(n735_16),
    .I0(n735_18),
    .I1(w_screen_mode[3]),
    .I2(n833_23),
    .I3(n735_23) 
);
defparam n735_s12.INIT=16'h000D;
  LUT4 n735_s13 (
    .F(n735_17),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(n731_18),
    .I2(reg_pattern_name_table_base[10]),
    .I3(n735_20) 
);
defparam n735_s13.INIT=16'h007F;
  LUT4 n736_s10 (
    .F(n736_14),
    .I0(w_screen_mode[3]),
    .I1(n1494_10),
    .I2(n831_34),
    .I3(n733_15) 
);
defparam n736_s10.INIT=16'h4000;
  LUT4 n736_s11 (
    .F(n736_15),
    .I0(n736_19),
    .I1(ff_next_vram0[7]),
    .I2(reg_color_table_base[11]),
    .I3(n829_32) 
);
defparam n736_s11.INIT=16'h0BBB;
  LUT4 n736_s12 (
    .F(n736_16),
    .I0(n736_20),
    .I1(w_pattern_name_t12_pre[9]),
    .I2(n833_23),
    .I3(w_screen_mode[3]) 
);
defparam n736_s12.INIT=16'h0305;
  LUT4 n736_s14 (
    .F(n736_18),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(n731_18),
    .I2(ff_next_vram0[7]),
    .I3(n732_14) 
);
defparam n736_s14.INIT=16'h0777;
  LUT4 n737_s11 (
    .F(n737_15),
    .I0(w_pattern_name_t12_pre[9]),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(n1494_10),
    .I3(n733_15) 
);
defparam n737_s11.INIT=16'hF335;
  LUT4 n737_s12 (
    .F(n737_16),
    .I0(ff_next_vram1_3_9),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n737_19),
    .I3(n741_16) 
);
defparam n737_s12.INIT=16'h0007;
  LUT4 n737_s13 (
    .F(n737_17),
    .I0(n829_32),
    .I1(reg_color_table_base[10]),
    .I2(n737_20),
    .I3(ff_next_vram0[6]) 
);
defparam n737_s13.INIT=16'h7077;
  LUT4 n738_s11 (
    .F(n738_15),
    .I0(n829_32),
    .I1(reg_color_table_base[9]),
    .I2(n738_20),
    .I3(ff_next_vram0[5]) 
);
defparam n738_s11.INIT=16'h7077;
  LUT4 n738_s12 (
    .F(n738_16),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(n1494_10),
    .I2(n733_15),
    .I3(n831_34) 
);
defparam n738_s12.INIT=16'h00D7;
  LUT4 n738_s13 (
    .F(n738_17),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(w_pattern_name_t12_pre[8]),
    .I2(n1494_10),
    .I3(n733_15) 
);
defparam n738_s13.INIT=16'h5FF3;
  LUT4 n738_s15 (
    .F(n738_19),
    .I0(w_pattern_name_t12_pre[7]),
    .I1(n1494_10),
    .I2(w_screen_mode[3]),
    .I3(n738_21) 
);
defparam n738_s15.INIT=16'hBF00;
  LUT4 n739_s11 (
    .F(n739_15),
    .I0(n735_23),
    .I1(reg_color_table_base[8]),
    .I2(n739_18),
    .I3(ff_next_vram0[4]) 
);
defparam n739_s11.INIT=16'h7077;
  LUT2 n739_s12 (
    .F(n739_16),
    .I0(reg_screen_mode[1]),
    .I1(n739_19) 
);
defparam n739_s12.INIT=4'h4;
  LUT3 n739_s13 (
    .F(n739_17),
    .I0(ff_next_vram1_3_9),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(n739_20) 
);
defparam n739_s13.INIT=8'h70;
  LUT4 n740_s12 (
    .F(n740_16),
    .I0(w_pattern_name_t12_pre[5]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(n1494_10),
    .I3(w_screen_mode[3]) 
);
defparam n740_s12.INIT=16'hAC00;
  LUT4 n740_s13 (
    .F(n740_17),
    .I0(w_pattern_name_t12_pre[6]),
    .I1(ff_next_vram1_7_9),
    .I2(w_pos_x[7]),
    .I3(w_next_1_8) 
);
defparam n740_s13.INIT=16'h0777;
  LUT4 n740_s14 (
    .F(n740_18),
    .I0(n829_32),
    .I1(n740_21),
    .I2(n740_22),
    .I3(ff_next_vram0[3]) 
);
defparam n740_s14.INIT=16'h7077;
  LUT2 n740_s15 (
    .F(n740_19),
    .I0(ff_next_vram0[3]),
    .I1(n732_14) 
);
defparam n740_s15.INIT=4'h8;
  LUT4 n741_s10 (
    .F(n741_14),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(n730_13) 
);
defparam n741_s10.INIT=16'h1E00;
  LUT4 n741_s11 (
    .F(n741_15),
    .I0(ff_next_vram1_3_9),
    .I1(w_pos_x[6]),
    .I2(n741_18),
    .I3(n741_19) 
);
defparam n741_s11.INIT=16'h0700;
  LUT3 n741_s12 (
    .F(n741_16),
    .I0(reg_screen_mode[0]),
    .I1(w_pattern_name_t12_pre[8]),
    .I2(w_screen_mode_3_3) 
);
defparam n741_s12.INIT=8'h80;
  LUT4 n741_s13 (
    .F(n741_17),
    .I0(w_pos_x[5]),
    .I1(n737_22),
    .I2(ff_next_vram4[2]),
    .I3(n732_15) 
);
defparam n741_s13.INIT=16'h0777;
  LUT4 n742_s10 (
    .F(n742_14),
    .I0(ff_next_vram1_3_9),
    .I1(w_pos_x[5]),
    .I2(n742_17),
    .I3(n746_13) 
);
defparam n742_s10.INIT=16'h0007;
  LUT3 n742_s11 (
    .F(n742_15),
    .I0(w_pattern_name_t12_pre[7]),
    .I1(ff_next_vram0[7]),
    .I2(w_screen_mode[3]) 
);
defparam n742_s11.INIT=8'hAC;
  LUT4 n742_s12 (
    .F(n742_16),
    .I0(n1494_10),
    .I1(n831_34),
    .I2(n730_13),
    .I3(n733_15) 
);
defparam n742_s12.INIT=16'h8000;
  LUT4 n743_s11 (
    .F(n743_15),
    .I0(n829_32),
    .I1(ff_pos_x[2]),
    .I2(w_pattern_name_t12_pre[3]),
    .I3(ff_next_vram1_7_9) 
);
defparam n743_s11.INIT=16'h0777;
  LUT3 n743_s12 (
    .F(n743_16),
    .I0(w_pattern_name_t12_pre[6]),
    .I1(ff_next_vram0[6]),
    .I2(w_screen_mode[3]) 
);
defparam n743_s12.INIT=8'hAC;
  LUT2 n744_s12 (
    .F(n744_16),
    .I0(w_pos_x[3]),
    .I1(ff_next_vram1_3_9) 
);
defparam n744_s12.INIT=4'h8;
  LUT4 n744_s13 (
    .F(n744_17),
    .I0(ff_pos_x[2]),
    .I1(ff_next_vram1_7_9),
    .I2(ff_pos_x[1]),
    .I3(n829_32) 
);
defparam n744_s13.INIT=16'h0777;
  LUT4 n745_s9 (
    .F(n745_13),
    .I0(n1494_10),
    .I1(ff_pos_x[1]),
    .I2(w_pos_x[4]),
    .I3(n831_34) 
);
defparam n745_s9.INIT=16'h0FBB;
  LUT3 n745_s10 (
    .F(n745_14),
    .I0(ff_pos_x[0]),
    .I1(w_pos_x[4]),
    .I2(n1494_10) 
);
defparam n745_s10.INIT=8'hAC;
  LUT3 n745_s11 (
    .F(n745_15),
    .I0(ff_display_color_7_9),
    .I1(n1852_97),
    .I2(ff_next_vram0_7_7) 
);
defparam n745_s11.INIT=8'h10;
  LUT3 n745_s12 (
    .F(n745_16),
    .I0(w_screen_mode_3_4),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n741_18) 
);
defparam n745_s12.INIT=8'h07;
  LUT3 n746_s9 (
    .F(n746_13),
    .I0(reg_screen_mode[0]),
    .I1(w_pattern_name_t12_pre[3]),
    .I2(w_screen_mode_3_3) 
);
defparam n746_s9.INIT=8'h80;
  LUT4 n746_s10 (
    .F(n746_14),
    .I0(n1494_10),
    .I1(ff_pos_x[0]),
    .I2(n746_16),
    .I3(n831_34) 
);
defparam n746_s10.INIT=16'h0FBB;
  LUT4 n746_s11 (
    .F(n746_15),
    .I0(w_screen_mode_3_4),
    .I1(n730_13),
    .I2(w_pixel_pos_y_Z[2]),
    .I3(n737_22) 
);
defparam n746_s11.INIT=16'h007F;
  LUT4 ff_next_vram1_7_s7 (
    .F(ff_next_vram1_7_12),
    .I0(n1472_30),
    .I1(w_screen_mode[3]),
    .I2(n829_32),
    .I3(ff_phase[0]) 
);
defparam ff_next_vram1_7_s7.INIT=16'h0ECC;
  LUT4 ff_next_vram2_7_s6 (
    .F(ff_next_vram2_7_11),
    .I0(w_screen_mode[3]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam ff_next_vram2_7_s6.INIT=16'h030E;
  LUT4 n547_s4 (
    .F(n547_9),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[3]),
    .I3(w_sprite_mode2_4) 
);
defparam n547_s4.INIT=16'hBF00;
  LUT4 n547_s5 (
    .F(n547_10),
    .I0(n553_30),
    .I1(n739_19),
    .I2(ff_phase[0]),
    .I3(ff_phase[1]) 
);
defparam n547_s5.INIT=16'hC500;
  LUT3 n258_s7 (
    .F(n258_12),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[6]) 
);
defparam n258_s7.INIT=8'h10;
  LUT3 n1480_s6 (
    .F(n1480_9),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[7]) 
);
defparam n1480_s6.INIT=8'hCA;
  LUT3 n1481_s6 (
    .F(n1481_9),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[7]) 
);
defparam n1481_s6.INIT=8'hCA;
  LUT3 n1482_s6 (
    .F(n1482_9),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[7]) 
);
defparam n1482_s6.INIT=8'hAC;
  LUT3 n1483_s6 (
    .F(n1483_9),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[7]) 
);
defparam n1483_s6.INIT=8'hAC;
  LUT3 n1484_s7 (
    .F(n1484_10),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[6]) 
);
defparam n1484_s7.INIT=8'hCA;
  LUT3 n1485_s8 (
    .F(n1485_11),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[6]) 
);
defparam n1485_s8.INIT=8'hCA;
  LUT3 n1490_s4 (
    .F(n1490_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[5]) 
);
defparam n1490_s4.INIT=8'hAC;
  LUT3 n1494_s9 (
    .F(n1494_12),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]) 
);
defparam n1494_s9.INIT=8'h10;
  LUT3 n1495_s5 (
    .F(n1495_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[4]) 
);
defparam n1495_s5.INIT=8'hAC;
  LUT3 n1495_s6 (
    .F(n1495_9),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[6]) 
);
defparam n1495_s6.INIT=8'hAC;
  LUT3 n1511_s6 (
    .F(n1511_9),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[6]) 
);
defparam n1511_s6.INIT=8'hAC;
  LUT3 n1532_s4 (
    .F(n1532_7),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[1]) 
);
defparam n1532_s4.INIT=8'hCA;
  LUT3 n1534_s4 (
    .F(n1534_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[1]) 
);
defparam n1534_s4.INIT=8'hAC;
  LUT3 n1535_s4 (
    .F(n1535_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[1]) 
);
defparam n1535_s4.INIT=8'hAC;
  LUT2 n1099_s20 (
    .F(n1099_24),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]) 
);
defparam n1099_s20.INIT=4'h4;
  LUT2 n1099_s21 (
    .F(n1099_25),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[0]) 
);
defparam n1099_s21.INIT=4'h1;
  LUT4 ff_pos_x_5_s6 (
    .F(ff_pos_x_5_11),
    .I0(w_scroll_pos_x[6]),
    .I1(w_scroll_pos_x[7]),
    .I2(w_scroll_pos_x[8]),
    .I3(w_scroll_pos_x[9]) 
);
defparam ff_pos_x_5_s6.INIT=16'h0001;
  LUT4 ff_pos_x_5_s7 (
    .F(ff_pos_x_5_12),
    .I0(w_scroll_pos_x[3]),
    .I1(w_scroll_pos_x[4]),
    .I2(w_scroll_pos_x[5]),
    .I3(w_scroll_pos_x[2]) 
);
defparam ff_pos_x_5_s7.INIT=16'h0100;
  LUT4 ff_screen_h_in_active_s7 (
    .F(ff_screen_h_in_active_12),
    .I0(w_scroll_pos_x[6]),
    .I1(w_scroll_pos_x[7]),
    .I2(w_scroll_pos_x[8]),
    .I3(w_scroll_pos_x[9]) 
);
defparam ff_screen_h_in_active_s7.INIT=16'h8000;
  LUT4 ff_screen_h_in_active_s8 (
    .F(ff_screen_h_in_active_13),
    .I0(w_scroll_pos_x[2]),
    .I1(w_scroll_pos_x[3]),
    .I2(w_scroll_pos_x[4]),
    .I3(w_scroll_pos_x[5]) 
);
defparam ff_screen_h_in_active_s8.INIT=16'h8000;
  LUT4 n734_s17 (
    .F(n734_21),
    .I0(n553_30),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(reg_screen_mode[1]),
    .I3(n833_26) 
);
defparam n734_s17.INIT=16'h0B00;
  LUT3 n734_s18 (
    .F(n734_22),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(n553_30) 
);
defparam n734_s18.INIT=8'h80;
  LUT2 n735_s14 (
    .F(n735_18),
    .I0(n553_30),
    .I1(w_pixel_pos_y_Z[4]) 
);
defparam n735_s14.INIT=4'h4;
  LUT4 n735_s16 (
    .F(n735_20),
    .I0(reg_screen_mode[0]),
    .I1(reg_color_table_base[12]),
    .I2(w_screen_mode_3_3),
    .I3(n730_13) 
);
defparam n735_s16.INIT=16'h8000;
  LUT4 n736_s15 (
    .F(n736_19),
    .I0(n744_18),
    .I1(n1836_102),
    .I2(reg_color_table_base[10]),
    .I3(w_screen_mode_3_4) 
);
defparam n736_s15.INIT=16'h007F;
  LUT2 n736_s16 (
    .F(n736_20),
    .I0(n553_30),
    .I1(w_pixel_pos_y_Z[3]) 
);
defparam n736_s16.INIT=4'h4;
  LUT3 n737_s15 (
    .F(n737_19),
    .I0(n739_19),
    .I1(reg_screen_mode[1]),
    .I2(w_pixel_pos_y_Z[7]) 
);
defparam n737_s15.INIT=8'hD0;
  LUT4 n737_s16 (
    .F(n737_20),
    .I0(n744_18),
    .I1(n1836_102),
    .I2(reg_color_table_base[9]),
    .I3(w_screen_mode_3_4) 
);
defparam n737_s16.INIT=16'h007F;
  LUT4 n738_s16 (
    .F(n738_20),
    .I0(n744_18),
    .I1(n1836_102),
    .I2(reg_color_table_base[8]),
    .I3(w_screen_mode_3_4) 
);
defparam n738_s16.INIT=16'h007F;
  LUT4 n738_s17 (
    .F(n738_21),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(n1836_102),
    .I2(n1836_103),
    .I3(ff_next_vram0_7_7) 
);
defparam n738_s17.INIT=16'hBF00;
  LUT4 n739_s14 (
    .F(n739_18),
    .I0(n744_18),
    .I1(n1836_102),
    .I2(reg_color_table_base[7]),
    .I3(w_screen_mode_3_4) 
);
defparam n739_s14.INIT=16'h007F;
  LUT4 n739_s15 (
    .F(n739_19),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[0]) 
);
defparam n739_s15.INIT=16'h07B8;
  LUT4 n739_s16 (
    .F(n739_20),
    .I0(w_screen_mode_3_3),
    .I1(n739_21),
    .I2(w_pattern_name_t12_pre[7]),
    .I3(ff_next_vram1_7_9) 
);
defparam n739_s16.INIT=16'h0777;
  LUT2 n740_s17 (
    .F(n740_21),
    .I0(w_pattern_name_t12_pre[9]),
    .I1(reg_color_table_base[7]) 
);
defparam n740_s17.INIT=4'h8;
  LUT4 n740_s18 (
    .F(n740_22),
    .I0(n744_18),
    .I1(n1836_102),
    .I2(reg_color_table_base[6]),
    .I3(w_screen_mode_3_4) 
);
defparam n740_s18.INIT=16'h007F;
  LUT3 n741_s14 (
    .F(n741_18),
    .I0(reg_screen_mode[0]),
    .I1(w_pattern_name_t12_pre[4]),
    .I2(w_screen_mode_3_3) 
);
defparam n741_s14.INIT=8'h80;
  LUT4 n741_s15 (
    .F(n741_19),
    .I0(n553_30),
    .I1(w_pos_x[5]),
    .I2(w_pattern_name_t12_pre[5]),
    .I3(ff_next_vram1_7_9) 
);
defparam n741_s15.INIT=16'h0777;
  LUT2 n742_s13 (
    .F(n742_17),
    .I0(w_pattern_name_t12_pre[4]),
    .I1(ff_next_vram1_7_9) 
);
defparam n742_s13.INIT=4'h8;
  LUT2 n744_s14 (
    .F(n744_18),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]) 
);
defparam n744_s14.INIT=4'h6;
  LUT3 n746_s12 (
    .F(n746_16),
    .I0(w_screen_mode_3_3),
    .I1(reg_screen_mode[0]),
    .I2(w_pos_x[3]) 
);
defparam n746_s12.INIT=8'h70;
  LUT2 n739_s17 (
    .F(n739_21),
    .I0(reg_screen_mode[0]),
    .I1(w_pattern_name_t12_pre[6]) 
);
defparam n739_s17.INIT=4'h8;
  LUT4 ff_next_vram1_7_s9 (
    .F(ff_next_vram1_7_15),
    .I0(n1119_14),
    .I1(ff_next_vram1_7_12),
    .I2(ff_phase[2]),
    .I3(n477_6) 
);
defparam ff_next_vram1_7_s9.INIT=16'h0100;
  LUT4 ff_next_vram2_3_s5 (
    .F(ff_next_vram2_3_11),
    .I0(ff_next_vram2_7_9),
    .I1(n1472_30),
    .I2(ff_next_vram2_7_11),
    .I3(ff_next_vram3_7_10) 
);
defparam ff_next_vram2_3_s5.INIT=16'h0D00;
  LUT4 ff_next_vram2_7_s7 (
    .F(ff_next_vram2_7_13),
    .I0(ff_next_vram2_7_9),
    .I1(ff_next_vram1_7_9),
    .I2(ff_next_vram2_7_11),
    .I3(ff_next_vram3_7_10) 
);
defparam ff_next_vram2_7_s7.INIT=16'h0700;
  LUT4 ff_next_vram7_3_s5 (
    .F(ff_next_vram7_3_11),
    .I0(ff_next_vram1_3_9),
    .I1(n553_30),
    .I2(ff_phase[1]),
    .I3(ff_next_vram7_3_13) 
);
defparam ff_next_vram7_3_s5.INIT=16'hCA00;
  LUT4 n180_s4 (
    .F(n180_10),
    .I0(ff_pos_x[0]),
    .I1(ff_pos_x[3]),
    .I2(ff_pos_x[1]),
    .I3(ff_pos_x[2]) 
);
defparam n180_s4.INIT=16'h8000;
  LUT4 n1115_s12 (
    .F(n1115_17),
    .I0(n829_32),
    .I1(n805_9),
    .I2(w_screen_mode_vram_rdata[23]),
    .I3(n553_30) 
);
defparam n1115_s12.INIT=16'h0777;
  LUT4 n1116_s11 (
    .F(n1116_16),
    .I0(n829_32),
    .I1(n806_9),
    .I2(w_screen_mode_vram_rdata[22]),
    .I3(n553_30) 
);
defparam n1116_s11.INIT=16'h0777;
  LUT4 n1117_s11 (
    .F(n1117_16),
    .I0(n829_32),
    .I1(n807_9),
    .I2(w_screen_mode_vram_rdata[21]),
    .I3(n553_30) 
);
defparam n1117_s11.INIT=16'h0777;
  LUT4 n1118_s11 (
    .F(n1118_16),
    .I0(n829_32),
    .I1(n808_9),
    .I2(w_screen_mode_vram_rdata[20]),
    .I3(n553_30) 
);
defparam n1118_s11.INIT=16'h0777;
  LUT4 ff_screen_h_in_active_s9 (
    .F(ff_screen_h_in_active_15),
    .I0(w_pixel_phase_x[0]),
    .I1(w_pixel_phase_x[1]),
    .I2(ff_screen_h_in_active_12),
    .I3(ff_screen_h_in_active_13) 
);
defparam ff_screen_h_in_active_s9.INIT=16'h8000;
  LUT4 ff_pos_x_5_s8 (
    .F(ff_pos_x_5_14),
    .I0(w_pixel_phase_x[0]),
    .I1(w_pixel_phase_x[1]),
    .I2(ff_pos_x_5_11),
    .I3(ff_pos_x_5_12) 
);
defparam ff_pos_x_5_s8.INIT=16'h8000;
  LUT4 ff_next_vram1_3_s5 (
    .F(ff_next_vram1_3_11),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_next_vram1_3_9),
    .I3(ff_next_vram1_7_15) 
);
defparam ff_next_vram1_3_s5.INIT=16'hFE00;
  LUT4 n1801_s4 (
    .F(n1801_10),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam n1801_s4.INIT=16'h4000;
  LUT4 ff_pattern7_7_s2 (
    .F(ff_pattern7_7_7),
    .I0(w_screen_pos_x_Z[2]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam ff_pattern7_7_s2.INIT=16'h4000;
  LUT4 n1102_s18 (
    .F(n1102_23),
    .I0(n553_30),
    .I1(w_screen_mode_vram_rdata[12]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n1102_s18.INIT=16'h0007;
  LUT4 n1100_s18 (
    .F(n1100_23),
    .I0(n553_30),
    .I1(w_screen_mode_vram_rdata[14]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n1100_s18.INIT=16'h0007;
  LUT4 n1099_s22 (
    .F(n1099_27),
    .I0(n553_30),
    .I1(w_screen_mode_vram_rdata[15]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n1099_s22.INIT=16'h0007;
  LUT4 n1106_s20 (
    .F(n1106_25),
    .I0(ff_next_vram1_7_9),
    .I1(reg_backdrop_color[0]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n1106_s20.INIT=16'h0700;
  LUT4 n1102_s19 (
    .F(n1102_25),
    .I0(ff_next_vram1_7_9),
    .I1(reg_backdrop_color[4]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n1102_s19.INIT=16'h0700;
  LUT4 n1100_s19 (
    .F(n1100_25),
    .I0(ff_next_vram1_7_9),
    .I1(reg_backdrop_color[6]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n1100_s19.INIT=16'h0700;
  LUT4 n1099_s23 (
    .F(n1099_29),
    .I0(ff_next_vram1_7_9),
    .I1(reg_backdrop_color[7]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n1099_s23.INIT=16'h0700;
  LUT4 n1130_s12 (
    .F(n1130_17),
    .I0(n812_9),
    .I1(w_screen_mode_vram_rdata[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1130_s12.INIT=16'hCACC;
  LUT4 n1129_s12 (
    .F(n1129_17),
    .I0(n811_9),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1129_s12.INIT=16'hCACC;
  LUT4 n1128_s12 (
    .F(n1128_17),
    .I0(n810_9),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1128_s12.INIT=16'hCACC;
  LUT4 n1127_s15 (
    .F(n1127_20),
    .I0(n809_9),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1127_s15.INIT=16'hCACC;
  LUT4 n737_s17 (
    .F(n737_22),
    .I0(ff_phase[1]),
    .I1(n553_30),
    .I2(ff_phase[0]),
    .I3(ff_phase[2]) 
);
defparam n737_s17.INIT=16'h0008;
  LUT4 n736_s17 (
    .F(n736_22),
    .I0(ff_phase[1]),
    .I1(n829_32),
    .I2(ff_phase[0]),
    .I3(ff_phase[2]) 
);
defparam n736_s17.INIT=16'h0008;
  LUT3 n731_s13 (
    .F(n731_18),
    .I0(n553_30),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]) 
);
defparam n731_s13.INIT=8'h02;
  LUT3 ff_next_vram7_3_s6 (
    .F(ff_next_vram7_3_13),
    .I0(n477_6),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]) 
);
defparam ff_next_vram7_3_s6.INIT=8'h02;
  LUT3 ff_next_vram3_7_s6 (
    .F(ff_next_vram3_7_12),
    .I0(n553_30),
    .I1(ff_phase[1]),
    .I2(ff_next_vram5_7_9) 
);
defparam ff_next_vram3_7_s6.INIT=8'h0B;
  LUT4 n1122_s11 (
    .F(n1122_16),
    .I0(n1122_18),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(n553_30),
    .I3(ff_phase[1]) 
);
defparam n1122_s11.INIT=16'hCACC;
  LUT4 n1121_s11 (
    .F(n1121_16),
    .I0(n553_30),
    .I1(ff_phase[1]),
    .I2(w_screen_mode_vram_rdata[17]),
    .I3(n1121_14) 
);
defparam n1121_s11.INIT=16'hB0F4;
  LUT4 n1120_s11 (
    .F(n1120_16),
    .I0(n1120_18),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(n553_30),
    .I3(ff_phase[1]) 
);
defparam n1120_s11.INIT=16'hCACC;
  LUT4 n1119_s12 (
    .F(n1119_17),
    .I0(n553_30),
    .I1(ff_phase[1]),
    .I2(w_screen_mode_vram_rdata[19]),
    .I3(n1119_15) 
);
defparam n1119_s12.INIT=16'hB0F4;
  LUT4 n180_s5 (
    .F(n180_12),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_14),
    .I2(ff_pos_x[4]),
    .I3(n180_10) 
);
defparam n180_s5.INIT=16'h0770;
  LUT4 n183_s3 (
    .F(n183_9),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_14),
    .I2(ff_pos_x[1]),
    .I3(ff_pos_x[0]) 
);
defparam n183_s3.INIT=16'h0770;
  LUT3 n744_s15 (
    .F(n744_20),
    .I0(reg_screen_mode[1]),
    .I1(n739_19),
    .I2(w_pos_x[5]) 
);
defparam n744_s15.INIT=8'hB0;
  LUT3 n743_s13 (
    .F(n743_18),
    .I0(reg_screen_mode[1]),
    .I1(n739_19),
    .I2(w_pos_x[6]) 
);
defparam n743_s13.INIT=8'hB0;
  LUT3 n738_s18 (
    .F(n738_23),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(reg_screen_mode[1]),
    .I2(n739_19) 
);
defparam n738_s18.INIT=8'h45;
  LUT3 n744_s16 (
    .F(n744_22),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(n1836_102) 
);
defparam n744_s16.INIT=8'h60;
  LUT4 n1501_s5 (
    .F(n1501_9),
    .I0(n1484_6),
    .I1(reg_screen_mode[2]),
    .I2(ff_display_color_7_9),
    .I3(reg_backdrop_color[2]) 
);
defparam n1501_s5.INIT=16'h4500;
  LUT3 n1485_s9 (
    .F(n1485_13),
    .I0(reg_screen_mode[2]),
    .I1(ff_display_color_7_9),
    .I2(reg_backdrop_color[2]) 
);
defparam n1485_s9.INIT=8'hB0;
  LUT3 n1476_s24 (
    .F(n1476_29),
    .I0(reg_screen_mode[2]),
    .I1(ff_display_color_7_9),
    .I2(reg_backdrop_color[3]) 
);
defparam n1476_s24.INIT=8'hB0;
  LUT4 n1484_s8 (
    .F(n1484_12),
    .I0(n1484_6),
    .I1(reg_screen_mode[2]),
    .I2(ff_display_color_7_9),
    .I3(reg_backdrop_color[3]) 
);
defparam n1484_s8.INIT=16'h4500;
  LUT4 n740_s19 (
    .F(n740_24),
    .I0(w_screen_mode[3]),
    .I1(ff_display_color_7_9),
    .I2(n553_30),
    .I3(ff_next_vram1_7_9) 
);
defparam n740_s19.INIT=16'h0001;
  LUT4 n831_s27 (
    .F(n831_36),
    .I0(n1472_30),
    .I1(ff_display_color_7_9),
    .I2(n553_30),
    .I3(ff_next_vram1_7_9) 
);
defparam n831_s27.INIT=16'h0001;
  LUT4 n732_s16 (
    .F(n732_21),
    .I0(reg_pattern_name_table_base[14]),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n732_s16.INIT=16'h0002;
  LUT4 ff_next_vram0_7_s4 (
    .F(ff_next_vram0_7_9),
    .I0(n477_6),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam ff_next_vram0_7_s4.INIT=16'h0002;
  LUT4 n733_s14 (
    .F(n733_19),
    .I0(reg_color_table_base[13]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n733_s14.INIT=16'h2000;
  LUT4 n731_s14 (
    .F(n731_20),
    .I0(reg_color_table_base[15]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n731_s14.INIT=16'h2000;
  LUT4 n730_s14 (
    .F(n730_19),
    .I0(reg_color_table_base[16]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n730_s14.INIT=16'h2000;
  LUT4 n733_s15 (
    .F(n733_21),
    .I0(reg_color_table_base[14]),
    .I1(reg_screen_mode[0]),
    .I2(w_screen_mode_3_3),
    .I3(n730_13) 
);
defparam n733_s15.INIT=16'h8000;
  LUT3 n732_s17 (
    .F(n732_23),
    .I0(reg_screen_mode[0]),
    .I1(w_screen_mode_3_3),
    .I2(n731_20) 
);
defparam n732_s17.INIT=8'h80;
  LUT3 n1500_s7 (
    .F(n1500_11),
    .I0(ff_next_vram1[2]),
    .I1(reg_screen_mode[0]),
    .I2(w_screen_mode_3_3) 
);
defparam n1500_s7.INIT=8'h40;
  LUT3 n1483_s7 (
    .F(n1483_11),
    .I0(reg_backdrop_color[0]),
    .I1(reg_screen_mode[0]),
    .I2(w_screen_mode_3_3) 
);
defparam n1483_s7.INIT=8'h80;
  LUT3 n1482_s7 (
    .F(n1482_11),
    .I0(reg_backdrop_color[1]),
    .I1(reg_screen_mode[0]),
    .I2(w_screen_mode_3_3) 
);
defparam n1482_s7.INIT=8'h80;
  LUT3 n1481_s7 (
    .F(n1481_11),
    .I0(reg_backdrop_color[2]),
    .I1(reg_screen_mode[0]),
    .I2(w_screen_mode_3_3) 
);
defparam n1481_s7.INIT=8'h80;
  LUT3 n1480_s7 (
    .F(n1480_11),
    .I0(reg_backdrop_color[3]),
    .I1(reg_screen_mode[0]),
    .I2(w_screen_mode_3_3) 
);
defparam n1480_s7.INIT=8'h80;
  LUT4 n1122_s12 (
    .F(n1122_18),
    .I0(ff_next_vram5[0]),
    .I1(n812_9),
    .I2(reg_screen_mode[0]),
    .I3(w_screen_mode_3_3) 
);
defparam n1122_s12.INIT=16'hCAAA;
  LUT4 n1120_s12 (
    .F(n1120_18),
    .I0(n810_9),
    .I1(ff_next_vram5[2]),
    .I2(reg_screen_mode[0]),
    .I3(w_screen_mode_3_3) 
);
defparam n1120_s12.INIT=16'hACCC;
  LUT4 n831_s28 (
    .F(n831_38),
    .I0(n831_33),
    .I1(n807_9),
    .I2(reg_screen_mode[0]),
    .I3(w_screen_mode_3_3) 
);
defparam n831_s28.INIT=16'h5333;
  LUT3 n2017_s3 (
    .F(n2017_7),
    .I0(reg_screen_mode[0]),
    .I1(w_screen_mode_3_3),
    .I2(ff_display_color_7_9) 
);
defparam n2017_s3.INIT=8'h07;
  LUT4 n1523_s5 (
    .F(n1523_9),
    .I0(n1485_5),
    .I1(ff_pattern6[4]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1523_s5.INIT=16'hE000;
  LUT4 n1522_s5 (
    .F(n1522_9),
    .I0(n1485_5),
    .I1(ff_pattern6[5]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1522_s5.INIT=16'hE000;
  LUT4 n1521_s5 (
    .F(n1521_9),
    .I0(n1485_5),
    .I1(ff_pattern6[6]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1521_s5.INIT=16'hE000;
  LUT4 n1520_s5 (
    .F(n1520_9),
    .I0(n1485_5),
    .I1(ff_pattern6[7]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1520_s5.INIT=16'hE000;
  LUT4 n1515_s5 (
    .F(n1515_9),
    .I0(n1485_5),
    .I1(ff_pattern5[4]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1515_s5.INIT=16'hE000;
  LUT4 n1514_s5 (
    .F(n1514_9),
    .I0(n1485_5),
    .I1(ff_pattern5[5]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1514_s5.INIT=16'hE000;
  LUT4 n1513_s5 (
    .F(n1513_9),
    .I0(n1485_5),
    .I1(ff_pattern5[6]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1513_s5.INIT=16'hE000;
  LUT4 n1512_s5 (
    .F(n1512_9),
    .I0(n1485_5),
    .I1(ff_pattern5[7]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1512_s5.INIT=16'hE000;
  LUT4 n1511_s7 (
    .F(n1511_11),
    .I0(n1485_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(ff_pattern4[0]) 
);
defparam n1511_s7.INIT=16'h4000;
  LUT4 n1507_s5 (
    .F(n1507_9),
    .I0(n1485_5),
    .I1(ff_pattern4[4]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1507_s5.INIT=16'hE000;
  LUT4 n1506_s5 (
    .F(n1506_9),
    .I0(n1485_5),
    .I1(ff_pattern4[5]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1506_s5.INIT=16'hE000;
  LUT4 n1505_s5 (
    .F(n1505_9),
    .I0(n1485_5),
    .I1(ff_pattern4[6]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1505_s5.INIT=16'hE000;
  LUT4 n1504_s5 (
    .F(n1504_9),
    .I0(n1485_5),
    .I1(ff_pattern4[7]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1504_s5.INIT=16'hE000;
  LUT3 n1494_s10 (
    .F(n1494_14),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1485_5) 
);
defparam n1494_s10.INIT=8'h80;
  LUT4 n1491_s5 (
    .F(n1491_9),
    .I0(n1485_5),
    .I1(ff_pattern2[4]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1491_s5.INIT=16'hE000;
  LUT4 n1489_s5 (
    .F(n1489_9),
    .I0(n1485_5),
    .I1(ff_pattern2[6]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1489_s5.INIT=16'hE000;
  LUT4 n1488_s5 (
    .F(n1488_9),
    .I0(n1485_5),
    .I1(ff_pattern2[7]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1488_s5.INIT=16'hE000;
  LUT3 n1485_s10 (
    .F(n1485_15),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1485_13) 
);
defparam n1485_s10.INIT=8'h07;
  LUT4 n1535_s5 (
    .F(n1535_9),
    .I0(n1535_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1535_s5.INIT=16'h5CCC;
  LUT4 n1534_s5 (
    .F(n1534_9),
    .I0(n1534_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1534_s5.INIT=16'h5CCC;
  LUT4 n1532_s5 (
    .F(n1532_9),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1532_5),
    .I3(n1484_12) 
);
defparam n1532_s5.INIT=16'hFF80;
  LUT4 n1531_s4 (
    .F(n1531_8),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1531_5),
    .I3(n1483_5) 
);
defparam n1531_s4.INIT=16'hFF80;
  LUT4 n1530_s4 (
    .F(n1530_8),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1530_5),
    .I3(n1482_5) 
);
defparam n1530_s4.INIT=16'hFF80;
  LUT4 n1529_s4 (
    .F(n1529_8),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1529_5),
    .I3(n1481_5) 
);
defparam n1529_s4.INIT=16'hFF80;
  LUT4 n1528_s4 (
    .F(n1528_8),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1528_5),
    .I3(n1480_5) 
);
defparam n1528_s4.INIT=16'hFF80;
  LUT4 n1495_s7 (
    .F(n1495_11),
    .I0(n1495_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1495_s7.INIT=16'h5CCC;
  LUT4 n1492_s5 (
    .F(n1492_9),
    .I0(n1492_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1484_12) 
);
defparam n1492_s5.INIT=16'hFF40;
  LUT4 n1486_s5 (
    .F(n1486_9),
    .I0(n1486_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1486_s5.INIT=16'h5CCC;
  LUT4 n1484_s9 (
    .F(n1484_14),
    .I0(n1484_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1484_12) 
);
defparam n1484_s9.INIT=16'hFF40;
  LUT4 n1477_s24 (
    .F(n1477_29),
    .I0(w_screen_mode_3_3),
    .I1(reg_screen_mode[0]),
    .I2(w_screen_mode_3_4),
    .I3(n1494_14) 
);
defparam n1477_s24.INIT=16'h0700;
  LUT4 ff_pos_x_5_s9 (
    .F(ff_pos_x_5_16),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_pos_x_5_14) 
);
defparam ff_pos_x_5_s9.INIT=16'h00BF;
  LUT4 n740_s20 (
    .F(n740_26),
    .I0(w_pos_x[7]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(reg_screen_mode[1]),
    .I3(n833_26) 
);
defparam n740_s20.INIT=16'hCACC;
  LUT3 n1531_s5 (
    .F(n1531_10),
    .I0(ff_next_vram6[4]),
    .I1(reg_screen_mode[1]),
    .I2(n833_26) 
);
defparam n1531_s5.INIT=8'h20;
  LUT3 n1530_s5 (
    .F(n1530_10),
    .I0(ff_next_vram6[5]),
    .I1(reg_screen_mode[1]),
    .I2(n833_26) 
);
defparam n1530_s5.INIT=8'h20;
  LUT3 n1529_s5 (
    .F(n1529_10),
    .I0(ff_next_vram6[6]),
    .I1(reg_screen_mode[1]),
    .I2(n833_26) 
);
defparam n1529_s5.INIT=8'h20;
  LUT3 n1528_s5 (
    .F(n1528_10),
    .I0(ff_next_vram6[7]),
    .I1(reg_screen_mode[1]),
    .I2(n833_26) 
);
defparam n1528_s5.INIT=8'h20;
  LUT4 n1511_s8 (
    .F(n1511_13),
    .I0(n1495_8),
    .I1(ff_next_vram3[0]),
    .I2(reg_screen_mode[1]),
    .I3(n833_26) 
);
defparam n1511_s8.INIT=16'h5355;
  LUT4 n1500_s8 (
    .F(n1500_13),
    .I0(reg_screen_mode[1]),
    .I1(n833_26),
    .I2(ff_next_vram1[5]),
    .I3(w_screen_mode[3]) 
);
defparam n1500_s8.INIT=16'h004F;
  LUT4 n1487_s6 (
    .F(n1487_10),
    .I0(n1483_9),
    .I1(ff_next_vram0[0]),
    .I2(reg_screen_mode[1]),
    .I3(n833_26) 
);
defparam n1487_s6.INIT=16'h5355;
  LUT4 n1477_s25 (
    .F(n1477_31),
    .I0(n1477_27),
    .I1(ff_next_vram7[2]),
    .I2(reg_screen_mode[1]),
    .I3(n833_26) 
);
defparam n1477_s25.INIT=16'h5355;
  LUT4 n1106_s21 (
    .F(n1106_27),
    .I0(reg_screen_mode[1]),
    .I1(n833_26),
    .I2(ff_next_vram2[0]),
    .I3(n1106_25) 
);
defparam n1106_s21.INIT=16'hBF00;
  LUT4 n1102_s20 (
    .F(n1102_27),
    .I0(reg_screen_mode[1]),
    .I1(n833_26),
    .I2(ff_next_vram2[4]),
    .I3(n1102_25) 
);
defparam n1102_s20.INIT=16'hBF00;
  LUT4 n1100_s20 (
    .F(n1100_27),
    .I0(reg_screen_mode[1]),
    .I1(n833_26),
    .I2(ff_next_vram2[6]),
    .I3(n1100_25) 
);
defparam n1100_s20.INIT=16'hBF00;
  LUT4 n1099_s24 (
    .F(n1099_31),
    .I0(reg_screen_mode[1]),
    .I1(n833_26),
    .I2(ff_next_vram2[7]),
    .I3(n1099_29) 
);
defparam n1099_s24.INIT=16'hBF00;
  LUT4 n837_s28 (
    .F(n837_35),
    .I0(w_screen_mode[3]),
    .I1(reg_screen_mode[1]),
    .I2(n833_26),
    .I3(n831_34) 
);
defparam n837_s28.INIT=16'h4500;
  LUT4 n184_s6 (
    .F(n184_13),
    .I0(ff_pos_x_5_14),
    .I1(ff_pos_x_5_16),
    .I2(ff_state_1_7),
    .I3(ff_pos_x[0]) 
);
defparam n184_s6.INIT=16'hCF10;
  LUT2 ff_pos_x_5_s10 (
    .F(ff_pos_x_5_18),
    .I0(ff_pos_x_5_16),
    .I1(ff_state_1_7) 
);
defparam ff_pos_x_5_s10.INIT=4'h4;
  LUT3 n735_s17 (
    .F(n735_23),
    .I0(n735_24),
    .I1(reg_screen_mode[0]),
    .I2(w_screen_mode_3_3) 
);
defparam n735_s17.INIT=8'h80;
  LUT3 n735_s18 (
    .F(n735_24),
    .I0(n314_6),
    .I1(GND),
    .I2(w_pattern_name_t12_pre_9_2) 
);
defparam n735_s18.INIT=8'h96;
  LUT4 n730_s16 (
    .F(n730_22),
    .I0(GND),
    .I1(w_pixel_pos_x_Z[8]),
    .I2(w_pos_x_7_4),
    .I3(reg_scroll_planes) 
);
defparam n730_s16.INIT=16'h9600;
  LUT4 n730_s17 (
    .F(n730_24),
    .I0(n730_22),
    .I1(ff_blink_base[0]),
    .I2(ff_interleaving_page),
    .I3(reg_interleaving_mode) 
);
defparam n730_s17.INIT=16'h4055;
  LUT4 ff_next_vram7_7_s4 (
    .F(ff_next_vram7_7_10),
    .I0(ff_next_vram7_3_13),
    .I1(n553_30),
    .I2(ff_phase[1]),
    .I3(ff_next_vram5_7_9) 
);
defparam ff_next_vram7_7_s4.INIT=16'h008A;
  LUT4 ff_next_vram5_7_s5 (
    .F(ff_next_vram5_7_11),
    .I0(ff_next_vram5_7_9),
    .I1(n477_6),
    .I2(ff_phase[0]),
    .I3(ff_phase[2]) 
);
defparam ff_next_vram5_7_s5.INIT=16'h0004;
  LUT4 n140_s5 (
    .F(n140_11),
    .I0(ff_phase[0]),
    .I1(ff_pos_x_5_16),
    .I2(ff_screen_h_in_active_15),
    .I3(n354_8) 
);
defparam n140_s5.INIT=16'h0544;
  LUT4 n734_s19 (
    .F(n734_24),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(n1836_102) 
);
defparam n734_s19.INIT=16'h2800;
  LUT4 n735_s19 (
    .F(n735_26),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(n1836_102) 
);
defparam n735_s19.INIT=16'h2800;
  LUT4 ff_next_vram6_7_s5 (
    .F(ff_next_vram6_7_11),
    .I0(reg_screen_mode[0]),
    .I1(w_screen_mode_3_3),
    .I2(ff_next_vram4_7_8),
    .I3(ff_next_vram0_7_9) 
);
defparam ff_next_vram6_7_s5.INIT=16'h0700;
  LUT4 n1500_s9 (
    .F(n1500_15),
    .I0(ff_next_vram1[2]),
    .I1(reg_screen_mode[0]),
    .I2(w_screen_mode_3_3),
    .I3(n1500_13) 
);
defparam n1500_s9.INIT=16'h00BF;
  LUT4 n1802_s4 (
    .F(n1802_8),
    .I0(reg_screen_mode[0]),
    .I1(w_screen_mode_3_3),
    .I2(ff_display_color_7_9),
    .I3(n1801_10) 
);
defparam n1802_s4.INIT=16'h00F8;
  LUT4 n739_s18 (
    .F(n739_23),
    .I0(w_pos_x[7]),
    .I1(n553_30),
    .I2(ff_phase[0]),
    .I3(ff_phase[2]) 
);
defparam n739_s18.INIT=16'h0008;
  LUT4 n740_s21 (
    .F(n740_28),
    .I0(w_pos_x[6]),
    .I1(n553_30),
    .I2(ff_phase[0]),
    .I3(ff_phase[2]) 
);
defparam n740_s21.INIT=16'h0008;
  DFFCE ff_phase_1_s0 (
    .Q(ff_phase[1]),
    .D(n139_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_phase_0_s0 (
    .Q(ff_phase[0]),
    .D(n140_11),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s0 (
    .Q(w_screen_mode_vram_valid),
    .D(n547_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_screen_mode_vram_address[16]),
    .D(n730_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_screen_mode_vram_address[15]),
    .D(n731_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_screen_mode_vram_address[14]),
    .D(n732_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_screen_mode_vram_address[13]),
    .D(n733_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_screen_mode_vram_address[12]),
    .D(n734_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_screen_mode_vram_address[11]),
    .D(n735_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_screen_mode_vram_address[10]),
    .D(n736_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_screen_mode_vram_address[9]),
    .D(n737_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_screen_mode_vram_address[8]),
    .D(n738_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_screen_mode_vram_address[7]),
    .D(n739_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_screen_mode_vram_address[6]),
    .D(n740_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_screen_mode_vram_address[5]),
    .D(n741_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_screen_mode_vram_address[4]),
    .D(n742_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_screen_mode_vram_address[3]),
    .D(n743_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_screen_mode_vram_address[2]),
    .D(n744_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s0 (
    .Q(w_screen_mode_vram_address[1]),
    .D(n745_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s0 (
    .Q(w_screen_mode_vram_address[0]),
    .D(n746_10),
    .CLK(clk85m),
    .CE(n122_2),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_7_s0 (
    .Q(ff_next_vram0[7]),
    .D(n829_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_6_s0 (
    .Q(ff_next_vram0[6]),
    .D(n830_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_5_s0 (
    .Q(ff_next_vram0[5]),
    .D(n831_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_4_s0 (
    .Q(ff_next_vram0[4]),
    .D(n832_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_3_s0 (
    .Q(ff_next_vram0[3]),
    .D(n833_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_2_s0 (
    .Q(ff_next_vram0[2]),
    .D(n834_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_1_s0 (
    .Q(ff_next_vram0[1]),
    .D(n835_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_0_s0 (
    .Q(ff_next_vram0[0]),
    .D(n836_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_7_s0 (
    .Q(ff_next_vram1[7]),
    .D(n1123_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_6_s0 (
    .Q(ff_next_vram1[6]),
    .D(n1124_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_5_s0 (
    .Q(ff_next_vram1[5]),
    .D(n1125_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_4_s0 (
    .Q(ff_next_vram1[4]),
    .D(n1126_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_3_s0 (
    .Q(ff_next_vram1[3]),
    .D(n1127_20),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_2_s0 (
    .Q(ff_next_vram1[2]),
    .D(n1128_17),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_1_s0 (
    .Q(ff_next_vram1[1]),
    .D(n1129_17),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_0_s0 (
    .Q(ff_next_vram1[0]),
    .D(n1130_17),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_7_s0 (
    .Q(ff_next_vram2[7]),
    .D(n1099_17),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_6_s0 (
    .Q(ff_next_vram2[6]),
    .D(n1100_16),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_5_s0 (
    .Q(ff_next_vram2[5]),
    .D(n1101_16),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_4_s0 (
    .Q(ff_next_vram2[4]),
    .D(n1102_16),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_3_s0 (
    .Q(ff_next_vram2[3]),
    .D(n1103_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_2_s0 (
    .Q(ff_next_vram2[2]),
    .D(n1104_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_1_s0 (
    .Q(ff_next_vram2[1]),
    .D(n1105_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_0_s0 (
    .Q(ff_next_vram2[0]),
    .D(n1106_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_7_s0 (
    .Q(ff_next_vram3[7]),
    .D(n1107_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_6_s0 (
    .Q(ff_next_vram3[6]),
    .D(n1108_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_5_s0 (
    .Q(ff_next_vram3[5]),
    .D(n1109_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_4_s0 (
    .Q(ff_next_vram3[4]),
    .D(n1110_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_3_s0 (
    .Q(ff_next_vram3[3]),
    .D(n1111_18),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_2_s0 (
    .Q(ff_next_vram3[2]),
    .D(n1112_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_1_s0 (
    .Q(ff_next_vram3[1]),
    .D(n1113_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_0_s0 (
    .Q(ff_next_vram3[0]),
    .D(n1114_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_7_s0 (
    .Q(ff_next_vram4[7]),
    .D(n837_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_6_s0 (
    .Q(ff_next_vram4[6]),
    .D(n838_29),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_5_s0 (
    .Q(ff_next_vram4[5]),
    .D(n839_29),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_4_s0 (
    .Q(ff_next_vram4[4]),
    .D(n840_29),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_3_s0 (
    .Q(ff_next_vram4[3]),
    .D(n841_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_2_s0 (
    .Q(ff_next_vram4[2]),
    .D(n842_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_1_s0 (
    .Q(ff_next_vram4[1]),
    .D(n843_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_0_s0 (
    .Q(ff_next_vram4[0]),
    .D(n844_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_7_s0 (
    .Q(ff_next_vram5[7]),
    .D(n1115_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_6_s0 (
    .Q(ff_next_vram5[6]),
    .D(n1116_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_5_s0 (
    .Q(ff_next_vram5[5]),
    .D(n1117_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_4_s0 (
    .Q(ff_next_vram5[4]),
    .D(n1118_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_3_s0 (
    .Q(ff_next_vram5[3]),
    .D(n1119_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_2_s0 (
    .Q(ff_next_vram5[2]),
    .D(n1120_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_1_s0 (
    .Q(ff_next_vram5[1]),
    .D(n1121_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_0_s0 (
    .Q(ff_next_vram5[0]),
    .D(n1122_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_7_s0 (
    .Q(ff_next_vram6[7]),
    .D(n853_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_6_s0 (
    .Q(ff_next_vram6[6]),
    .D(n854_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_5_s0 (
    .Q(ff_next_vram6[5]),
    .D(n855_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_4_s0 (
    .Q(ff_next_vram6[4]),
    .D(n856_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_3_s0 (
    .Q(ff_next_vram6[3]),
    .D(n857_26),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_2_s0 (
    .Q(ff_next_vram6[2]),
    .D(n858_24),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_1_s0 (
    .Q(ff_next_vram6[1]),
    .D(n859_24),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_0_s0 (
    .Q(ff_next_vram6[0]),
    .D(n860_24),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_7_s0 (
    .Q(ff_next_vram7[7]),
    .D(n1131_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_6_s0 (
    .Q(ff_next_vram7[6]),
    .D(n1132_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_5_s0 (
    .Q(ff_next_vram7[5]),
    .D(n1133_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_4_s0 (
    .Q(ff_next_vram7[4]),
    .D(n1134_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_3_s0 (
    .Q(ff_next_vram7[3]),
    .D(w_screen_mode_vram_rdata[27]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_2_s0 (
    .Q(ff_next_vram7[2]),
    .D(w_screen_mode_vram_rdata[26]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_1_s0 (
    .Q(ff_next_vram7[1]),
    .D(w_screen_mode_vram_rdata[25]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_0_s0 (
    .Q(ff_next_vram7[0]),
    .D(w_screen_mode_vram_rdata[24]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(n1480_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(n1481_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(n1482_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(n1483_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(n1484_14),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(n1485_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(n1486_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(n1487_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(n1488_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(n1489_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(n1490_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(n1491_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(n1492_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(n1493_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(n1494_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(n1495_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(n1496_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(n1497_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(n1498_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(n1499_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(n1500_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(n1501_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(n1502_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(n1503_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(n1504_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(n1505_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(n1506_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(n1507_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(n1508_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(n1509_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(n1510_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(n1511_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(n1512_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(n1513_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(n1514_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(n1515_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(n1516_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(n1517_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(n1518_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(n1519_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(n1520_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(n1521_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(n1522_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(n1523_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(n1524_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(n1525_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(n1526_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(n1527_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(n1528_8),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(n1529_8),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(n1530_8),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(n1531_8),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(n1532_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(n1533_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(n1534_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(n1535_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(n1472_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(n1473_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(n1474_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(n1475_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(n1476_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(n1477_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(n1478_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(n1479_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFE ff_display_color_en_s0 (
    .Q(w_screen_mode_display_color_en),
    .D(n1753_3),
    .CLK(clk85m),
    .CE(n1754_2) 
);
  DFFCE ff_phase_2_s0 (
    .Q(ff_phase[2]),
    .D(n138_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_x_5_s1 (
    .Q(ff_pos_x[5]),
    .D(n179_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_18),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_5_s1.INIT=1'b0;
  DFFCE ff_pos_x_4_s1 (
    .Q(ff_pos_x[4]),
    .D(n180_12),
    .CLK(clk85m),
    .CE(ff_pos_x_5_18),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_4_s1.INIT=1'b0;
  DFFCE ff_pos_x_3_s1 (
    .Q(ff_pos_x[3]),
    .D(n181_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_18),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_3_s1.INIT=1'b0;
  DFFCE ff_pos_x_2_s1 (
    .Q(ff_pos_x[2]),
    .D(n182_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_18),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_2_s1.INIT=1'b0;
  DFFCE ff_pos_x_1_s1 (
    .Q(ff_pos_x[1]),
    .D(n183_9),
    .CLK(clk85m),
    .CE(ff_pos_x_5_18),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_1_s1.INIT=1'b0;
  DFFCE ff_screen_h_in_active_s1 (
    .Q(ff_screen_h_in_active),
    .D(n258_9),
    .CLK(clk85m),
    .CE(ff_screen_h_in_active_9),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_in_active_s1.INIT=1'b0;
  DFFE ff_display_color_7_s1 (
    .Q(w_screen_mode_display_color[7]),
    .D(n1798_7),
    .CLK(clk85m),
    .CE(n1754_2) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFE ff_display_color_6_s1 (
    .Q(w_screen_mode_display_color[6]),
    .D(n1799_7),
    .CLK(clk85m),
    .CE(n1754_2) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFE ff_display_color_5_s1 (
    .Q(w_screen_mode_display_color[5]),
    .D(n1800_7),
    .CLK(clk85m),
    .CE(n1754_2) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFE ff_display_color_4_s1 (
    .Q(w_screen_mode_display_color[4]),
    .D(n1801_7),
    .CLK(clk85m),
    .CE(n1754_2) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFE ff_display_color_3_s1 (
    .Q(w_screen_mode_display_color[3]),
    .D(n1802_5),
    .CLK(clk85m),
    .CE(n1754_2) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFE ff_display_color_2_s1 (
    .Q(w_screen_mode_display_color[2]),
    .D(n1803_4),
    .CLK(clk85m),
    .CE(n1754_2) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFE ff_display_color_1_s1 (
    .Q(w_screen_mode_display_color[1]),
    .D(n1804_4),
    .CLK(clk85m),
    .CE(n1754_2) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFE ff_display_color_0_s1 (
    .Q(w_screen_mode_display_color[0]),
    .D(n1805_4),
    .CLK(clk85m),
    .CE(n1754_2) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFC ff_pos_x_0_s3 (
    .Q(ff_pos_x[0]),
    .D(n184_13),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_0_s3.INIT=1'b0;
  ALU w_pattern_name_t12_pre_3_s (
    .SUM(w_pattern_name_t12_pre[3]),
    .COUT(w_pattern_name_t12_pre_3_2),
    .I0(w_screen_pos_y_Z[3]),
    .I1(ff_pos_x[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t12_pre_3_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_4_s (
    .SUM(w_pattern_name_t12_pre[4]),
    .COUT(w_pattern_name_t12_pre_4_2),
    .I0(w_screen_pos_y_Z[4]),
    .I1(ff_pos_x[4]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_3_2) 
);
defparam w_pattern_name_t12_pre_4_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_5_s (
    .SUM(w_pattern_name_t12_pre[5]),
    .COUT(w_pattern_name_t12_pre_5_2),
    .I0(n319_2),
    .I1(ff_pos_x[5]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_4_2) 
);
defparam w_pattern_name_t12_pre_5_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_6_s (
    .SUM(w_pattern_name_t12_pre[6]),
    .COUT(w_pattern_name_t12_pre_6_2),
    .I0(n318_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_5_2) 
);
defparam w_pattern_name_t12_pre_6_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_7_s (
    .SUM(w_pattern_name_t12_pre[7]),
    .COUT(w_pattern_name_t12_pre_7_2),
    .I0(n317_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_6_2) 
);
defparam w_pattern_name_t12_pre_7_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_8_s (
    .SUM(w_pattern_name_t12_pre[8]),
    .COUT(w_pattern_name_t12_pre_8_2),
    .I0(n316_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_7_2) 
);
defparam w_pattern_name_t12_pre_8_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_9_s (
    .SUM(w_pattern_name_t12_pre[9]),
    .COUT(w_pattern_name_t12_pre_9_2),
    .I0(n315_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_8_2) 
);
defparam w_pattern_name_t12_pre_9_s.ALU_MODE=0;
  ALU w_pixel_phase_x_0_s (
    .SUM(w_pixel_phase_x[0]),
    .COUT(w_pixel_phase_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_pixel_phase_x_0_s.ALU_MODE=1;
  ALU w_pixel_phase_x_1_s (
    .SUM(w_pixel_phase_x[1]),
    .COUT(w_pixel_phase_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_pixel_phase_x_0_3) 
);
defparam w_pixel_phase_x_1_s.ALU_MODE=1;
  ALU w_scroll_pos_x_2_s (
    .SUM(w_scroll_pos_x[2]),
    .COUT(w_scroll_pos_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_pixel_phase_x_1_3) 
);
defparam w_scroll_pos_x_2_s.ALU_MODE=1;
  ALU w_scroll_pos_x_3_s (
    .SUM(w_scroll_pos_x[3]),
    .COUT(w_scroll_pos_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_2_3) 
);
defparam w_scroll_pos_x_3_s.ALU_MODE=1;
  ALU w_scroll_pos_x_4_s (
    .SUM(w_scroll_pos_x[4]),
    .COUT(w_scroll_pos_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_3_3) 
);
defparam w_scroll_pos_x_4_s.ALU_MODE=1;
  ALU w_scroll_pos_x_5_s (
    .SUM(w_scroll_pos_x[5]),
    .COUT(w_scroll_pos_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_4_3) 
);
defparam w_scroll_pos_x_5_s.ALU_MODE=1;
  ALU w_scroll_pos_x_6_s (
    .SUM(w_scroll_pos_x[6]),
    .COUT(w_scroll_pos_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_5_3) 
);
defparam w_scroll_pos_x_6_s.ALU_MODE=1;
  ALU w_scroll_pos_x_7_s (
    .SUM(w_scroll_pos_x[7]),
    .COUT(w_scroll_pos_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_6_3) 
);
defparam w_scroll_pos_x_7_s.ALU_MODE=1;
  ALU w_scroll_pos_x_8_s (
    .SUM(w_scroll_pos_x[8]),
    .COUT(w_scroll_pos_x_8_3),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_7_3) 
);
defparam w_scroll_pos_x_8_s.ALU_MODE=1;
  ALU w_scroll_pos_x_9_s (
    .SUM(w_scroll_pos_x[9]),
    .COUT(w_scroll_pos_x_9_0_COUT),
    .I0(w_screen_pos_x_Z[13]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_8_3) 
);
defparam w_scroll_pos_x_9_s.ALU_MODE=1;
  ALU n319_s (
    .SUM(n319_2),
    .COUT(n319_3),
    .I0(w_screen_pos_y_Z[3]),
    .I1(w_screen_pos_y_Z[5]),
    .I3(GND),
    .CIN(GND) 
);
defparam n319_s.ALU_MODE=0;
  ALU n318_s (
    .SUM(n318_2),
    .COUT(n318_3),
    .I0(w_screen_pos_y_Z[4]),
    .I1(w_screen_pos_y_Z[6]),
    .I3(GND),
    .CIN(n319_3) 
);
defparam n318_s.ALU_MODE=0;
  ALU n317_s (
    .SUM(n317_2),
    .COUT(n317_3),
    .I0(w_screen_pos_y_Z[5]),
    .I1(w_screen_pos_y_Z[7]),
    .I3(GND),
    .CIN(n318_3) 
);
defparam n317_s.ALU_MODE=0;
  ALU n316_s (
    .SUM(n316_2),
    .COUT(n316_3),
    .I0(w_screen_pos_y_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n317_3) 
);
defparam n316_s.ALU_MODE=0;
  ALU n315_s (
    .SUM(n315_2),
    .COUT(n314_6),
    .I0(w_screen_pos_y_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n316_3) 
);
defparam n315_s.ALU_MODE=0;
  ALU w_pos_x_0_s (
    .SUM(w_pos_x[0]),
    .COUT(w_pos_x_0_4),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_pos_x_0_s.ALU_MODE=1;
  ALU w_pos_x_1_s (
    .SUM(w_pos_x[1]),
    .COUT(w_pos_x_1_4),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_pos_x_0_4) 
);
defparam w_pos_x_1_s.ALU_MODE=1;
  ALU w_pos_x_2_s (
    .SUM(w_pos_x[2]),
    .COUT(w_pos_x_2_4),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_pos_x_1_4) 
);
defparam w_pos_x_2_s.ALU_MODE=1;
  ALU w_pos_x_3_s (
    .SUM(w_pos_x[3]),
    .COUT(w_pos_x_3_4),
    .I0(w_pixel_pos_x_Z[3]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_2_4) 
);
defparam w_pos_x_3_s.ALU_MODE=1;
  ALU w_pos_x_4_s (
    .SUM(w_pos_x[4]),
    .COUT(w_pos_x_4_4),
    .I0(w_pixel_pos_x_Z[4]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_3_4) 
);
defparam w_pos_x_4_s.ALU_MODE=1;
  ALU w_pos_x_5_s (
    .SUM(w_pos_x[5]),
    .COUT(w_pos_x_5_4),
    .I0(w_pixel_pos_x_Z[5]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_4_4) 
);
defparam w_pos_x_5_s.ALU_MODE=1;
  ALU w_pos_x_6_s (
    .SUM(w_pos_x[6]),
    .COUT(w_pos_x_6_4),
    .I0(w_pixel_pos_x_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_5_4) 
);
defparam w_pos_x_6_s.ALU_MODE=1;
  ALU w_pos_x_7_s (
    .SUM(w_pos_x[7]),
    .COUT(w_pos_x_7_4),
    .I0(w_pixel_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_6_4) 
);
defparam w_pos_x_7_s.ALU_MODE=1;
  MUX2_LUT5 n805_s5 (
    .O(n805_9),
    .I0(n805_6),
    .I1(n805_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n806_s5 (
    .O(n806_9),
    .I0(n806_6),
    .I1(n806_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n807_s5 (
    .O(n807_9),
    .I0(n807_6),
    .I1(n807_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n808_s5 (
    .O(n808_9),
    .I0(n808_6),
    .I1(n808_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n809_s5 (
    .O(n809_9),
    .I0(n809_6),
    .I1(n809_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n810_s5 (
    .O(n810_9),
    .I0(n810_6),
    .I1(n810_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n811_s5 (
    .O(n811_9),
    .I0(n811_6),
    .I1(n811_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n812_s5 (
    .O(n812_9),
    .I0(n812_6),
    .I1(n812_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n841_s26 (
    .O(n841_30),
    .I0(n841_28),
    .I1(n825_2),
    .S0(w_screen_mode[3]) 
);
  MUX2_LUT5 n842_s26 (
    .O(n842_30),
    .I0(n842_28),
    .I1(n826_2),
    .S0(w_screen_mode[3]) 
);
  MUX2_LUT5 n843_s26 (
    .O(n843_30),
    .I0(n843_28),
    .I1(n827_2),
    .S0(w_screen_mode[3]) 
);
  MUX2_LUT5 n844_s26 (
    .O(n844_30),
    .I0(n844_28),
    .I1(n828_2),
    .S0(w_screen_mode[3]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_screen_mode */
module vdp_sprite_select_visible_planes (
  clk85m,
  n36_6,
  w_screen_v_active,
  reg_display_on,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_sprite_disable,
  n878_16,
  n1753_4,
  w_sprite_mode2,
  n1753_6,
  w_screen_mode_3_3,
  ff_next_vram1_7_9,
  n122_2,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_7,
  w_screen_pos_x_Z_12,
  w_screen_pos_x_Z_13,
  reg_screen_mode,
  ff_vram_valid,
  w_selected_en,
  n477_6,
  n354_8,
  w_selected_plane_num,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_selected_count,
  w_selected_y
)
;
input clk85m;
input n36_6;
input w_screen_v_active;
input reg_display_on;
input reg_sprite_magify;
input reg_sprite_16x16;
input reg_sprite_disable;
input n878_16;
input n1753_4;
input w_sprite_mode2;
input n1753_6;
input w_screen_mode_3_3;
input ff_next_vram1_7_9;
input n122_2;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input w_screen_pos_x_Z_0;
input w_screen_pos_x_Z_1;
input w_screen_pos_x_Z_2;
input w_screen_pos_x_Z_3;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_7;
input w_screen_pos_x_Z_12;
input w_screen_pos_x_Z_13;
input [0:0] reg_screen_mode;
output ff_vram_valid;
output w_selected_en;
output n477_6;
output n354_8;
output [4:0] w_selected_plane_num;
output [7:0] w_selected_x;
output [7:0] w_selected_pattern;
output w_selected_color_0;
output w_selected_color_1;
output w_selected_color_2;
output w_selected_color_3;
output w_selected_color_7;
output [3:0] w_selected_count;
output [3:0] w_selected_y;
wire n477_4;
wire ff_vram_valid_6;
wire ff_selected_count_3_6;
wire ff_select_finish_8;
wire ff_selected_en_6;
wire n358_7;
wire n357_7;
wire n161_7;
wire n160_7;
wire n132_6;
wire n125_7;
wire n124_7;
wire n122_7;
wire n121_7;
wire n354_7;
wire n477_5;
wire ff_selected_count_3_7;
wire ff_selected_count_3_8;
wire ff_select_finish_9;
wire ff_selected_en_7;
wire n356_8;
wire n132_7;
wire n132_8;
wire n123_8;
wire ff_select_finish_10;
wire ff_selected_en_9;
wire ff_selected_en_10;
wire ff_select_finish_11;
wire ff_selected_en_12;
wire n475_6;
wire n475_8;
wire n121_10;
wire n123_10;
wire n364_11;
wire n356_10;
wire n359_9;
wire ff_select_finish;
wire w_offset_y_0_3;
wire w_offset_y_1_3;
wire w_offset_y_2_3;
wire w_offset_y_3_3;
wire w_offset_y_4_3;
wire w_offset_y_5_3;
wire w_offset_y_6_3;
wire n266_9;
wire [7:0] ff_y;
wire [7:0] w_offset_y;
wire VCC;
wire GND;
  LUT4 n477_s1 (
    .F(n477_4),
    .I0(w_screen_v_active),
    .I1(reg_display_on),
    .I2(n477_5),
    .I3(n477_6) 
);
defparam n477_s1.INIT=16'h8000;
  LUT3 w_selected_y_3_s0 (
    .F(w_selected_y[3]),
    .I0(w_offset_y[3]),
    .I1(w_offset_y[4]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_3_s0.INIT=8'hCA;
  LUT3 w_selected_y_2_s0 (
    .F(w_selected_y[2]),
    .I0(w_offset_y[2]),
    .I1(w_offset_y[3]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_2_s0.INIT=8'hCA;
  LUT3 w_selected_y_1_s0 (
    .F(w_selected_y[1]),
    .I0(w_offset_y[1]),
    .I1(w_offset_y[2]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_1_s0.INIT=8'hCA;
  LUT3 w_selected_y_0_s0 (
    .F(w_selected_y[0]),
    .I0(w_offset_y[0]),
    .I1(w_offset_y[1]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_0_s0.INIT=8'hCA;
  LUT3 ff_vram_valid_s2 (
    .F(ff_vram_valid_6),
    .I0(w_screen_pos_x_Z_13),
    .I1(w_screen_v_active),
    .I2(reg_display_on) 
);
defparam ff_vram_valid_s2.INIT=8'h40;
  LUT4 ff_selected_count_3_s3 (
    .F(ff_selected_count_3_6),
    .I0(ff_selected_count_3_7),
    .I1(ff_selected_count_3_8),
    .I2(w_selected_en),
    .I3(n354_7) 
);
defparam ff_selected_count_3_s3.INIT=16'h40FF;
  LUT4 ff_select_finish_s3 (
    .F(ff_select_finish_8),
    .I0(ff_selected_count_3_8),
    .I1(ff_selected_count_3_7),
    .I2(ff_select_finish_9),
    .I3(n354_7) 
);
defparam ff_select_finish_s3.INIT=16'h80FF;
  LUT4 ff_selected_en_s3 (
    .F(ff_selected_en_6),
    .I0(ff_selected_en_7),
    .I1(ff_selected_en_12),
    .I2(ff_selected_count_3_8),
    .I3(n354_7) 
);
defparam ff_selected_en_s3.INIT=16'hB0FF;
  LUT3 n358_s2 (
    .F(n358_7),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(n354_7) 
);
defparam n358_s2.INIT=8'h60;
  LUT4 n357_s2 (
    .F(n357_7),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(w_selected_count[2]),
    .I3(n354_7) 
);
defparam n357_s2.INIT=16'h7800;
  LUT2 n161_s2 (
    .F(n161_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_16) 
);
defparam n161_s2.INIT=4'h4;
  LUT2 n160_s2 (
    .F(n160_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_17) 
);
defparam n160_s2.INIT=4'h4;
  LUT3 n132_s1 (
    .F(n132_6),
    .I0(n132_7),
    .I1(n132_8),
    .I2(n475_8) 
);
defparam n132_s1.INIT=8'hE0;
  LUT2 n125_s2 (
    .F(n125_7),
    .I0(w_selected_plane_num[0]),
    .I1(n132_7) 
);
defparam n125_s2.INIT=4'h1;
  LUT3 n124_s2 (
    .F(n124_7),
    .I0(n132_7),
    .I1(w_selected_plane_num[1]),
    .I2(w_selected_plane_num[0]) 
);
defparam n124_s2.INIT=8'h14;
  LUT4 n122_s2 (
    .F(n122_7),
    .I0(w_selected_plane_num[2]),
    .I1(n123_8),
    .I2(n132_7),
    .I3(w_selected_plane_num[3]) 
);
defparam n122_s2.INIT=16'h0708;
  LUT3 n121_s2 (
    .F(n121_7),
    .I0(n132_7),
    .I1(w_selected_plane_num[4]),
    .I2(n121_10) 
);
defparam n121_s2.INIT=8'h14;
  LUT3 n354_s2 (
    .F(n354_7),
    .I0(reg_sprite_disable),
    .I1(n878_16),
    .I2(n354_8) 
);
defparam n354_s2.INIT=8'h10;
  LUT3 n477_s2 (
    .F(n477_5),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_screen_pos_x_Z_5),
    .I2(w_screen_pos_x_Z_6) 
);
defparam n477_s2.INIT=8'h40;
  LUT4 n477_s3 (
    .F(n477_6),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_screen_pos_x_Z_1),
    .I2(w_screen_pos_x_Z_2),
    .I3(w_screen_pos_x_Z_3) 
);
defparam n477_s3.INIT=16'h1000;
  LUT4 ff_selected_count_3_s4 (
    .F(ff_selected_count_3_7),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_screen_pos_x_Z_2),
    .I2(w_screen_pos_x_Z_3),
    .I3(w_screen_pos_x_Z_1) 
);
defparam ff_selected_count_3_s4.INIT=16'h0100;
  LUT3 ff_selected_count_3_s5 (
    .F(ff_selected_count_3_8),
    .I0(w_screen_v_active),
    .I1(reg_display_on),
    .I2(n1753_4) 
);
defparam ff_selected_count_3_s5.INIT=8'h80;
  LUT3 ff_select_finish_s4 (
    .F(ff_select_finish_9),
    .I0(ff_y[3]),
    .I1(w_sprite_mode2),
    .I2(ff_select_finish_10) 
);
defparam ff_select_finish_s4.INIT=8'h90;
  LUT3 ff_selected_en_s4 (
    .F(ff_selected_en_7),
    .I0(n132_8),
    .I1(ff_selected_en_9),
    .I2(ff_selected_en_10) 
);
defparam ff_selected_en_s4.INIT=8'h80;
  LUT4 n356_s3 (
    .F(n356_8),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[0]),
    .I2(w_selected_count[1]),
    .I3(w_selected_count[3]) 
);
defparam n356_s3.INIT=16'h7F80;
  LUT4 n132_s2 (
    .F(n132_7),
    .I0(w_screen_pos_x_Z_7),
    .I1(w_screen_pos_x_Z_12),
    .I2(w_screen_pos_x_Z_13),
    .I3(n1753_6) 
);
defparam n132_s2.INIT=16'h0100;
  LUT4 n132_s3 (
    .F(n132_8),
    .I0(w_sprite_mode2),
    .I1(w_selected_count[2]),
    .I2(ff_select_finish),
    .I3(w_selected_count[3]) 
);
defparam n132_s3.INIT=16'h000B;
  LUT2 n123_s3 (
    .F(n123_8),
    .I0(w_selected_plane_num[1]),
    .I1(w_selected_plane_num[0]) 
);
defparam n123_s3.INIT=4'h8;
  LUT3 n354_s3 (
    .F(n354_8),
    .I0(w_screen_mode_3_3),
    .I1(reg_screen_mode[0]),
    .I2(ff_next_vram1_7_9) 
);
defparam n354_s3.INIT=8'h07;
  LUT4 ff_select_finish_s5 (
    .F(ff_select_finish_10),
    .I0(ff_y[5]),
    .I1(ff_y[6]),
    .I2(ff_y[7]),
    .I3(ff_select_finish_11) 
);
defparam ff_select_finish_s5.INIT=16'h4000;
  LUT4 ff_selected_en_s6 (
    .F(ff_selected_en_9),
    .I0(w_offset_y[5]),
    .I1(w_offset_y[6]),
    .I2(w_offset_y[7]),
    .I3(n266_9) 
);
defparam ff_selected_en_s6.INIT=16'h0100;
  LUT4 ff_selected_en_s7 (
    .F(ff_selected_en_10),
    .I0(w_offset_y[3]),
    .I1(w_offset_y[4]),
    .I2(reg_sprite_16x16),
    .I3(reg_sprite_magify) 
);
defparam ff_selected_en_s7.INIT=16'hF331;
  LUT4 ff_select_finish_s6 (
    .F(ff_select_finish_11),
    .I0(ff_y[0]),
    .I1(ff_y[1]),
    .I2(ff_y[2]),
    .I3(ff_y[4]) 
);
defparam ff_select_finish_s6.INIT=16'h0100;
  LUT4 ff_selected_en_s8 (
    .F(ff_selected_en_12),
    .I0(ff_y[3]),
    .I1(w_sprite_mode2),
    .I2(ff_select_finish_10),
    .I3(ff_selected_count_3_7) 
);
defparam ff_selected_en_s8.INIT=16'h6F00;
  LUT4 n475_s2 (
    .F(n475_6),
    .I0(w_screen_pos_x_Z_13),
    .I1(w_screen_v_active),
    .I2(reg_display_on),
    .I3(n475_8) 
);
defparam n475_s2.INIT=16'h4000;
  LUT4 n475_s3 (
    .F(n475_8),
    .I0(n122_2),
    .I1(w_screen_pos_x_Z_4),
    .I2(w_screen_pos_x_Z_5),
    .I3(w_screen_pos_x_Z_6) 
);
defparam n475_s3.INIT=16'h2000;
  LUT4 n121_s4 (
    .F(n121_10),
    .I0(w_selected_plane_num[2]),
    .I1(w_selected_plane_num[3]),
    .I2(w_selected_plane_num[1]),
    .I3(w_selected_plane_num[0]) 
);
defparam n121_s4.INIT=16'h8000;
  LUT4 n123_s4 (
    .F(n123_10),
    .I0(n132_7),
    .I1(w_selected_plane_num[2]),
    .I2(w_selected_plane_num[1]),
    .I3(w_selected_plane_num[0]) 
);
defparam n123_s4.INIT=16'h1444;
  LUT4 n364_s5 (
    .F(n364_11),
    .I0(reg_sprite_disable),
    .I1(n878_16),
    .I2(n354_8),
    .I3(ff_selected_en_12) 
);
defparam n364_s5.INIT=16'h1000;
  LUT4 n356_s4 (
    .F(n356_10),
    .I0(n356_8),
    .I1(reg_sprite_disable),
    .I2(n878_16),
    .I3(n354_8) 
);
defparam n356_s4.INIT=16'h0200;
  LUT4 n359_s3 (
    .F(n359_9),
    .I0(w_selected_count[0]),
    .I1(reg_sprite_disable),
    .I2(n878_16),
    .I3(n354_8) 
);
defparam n359_s3.INIT=16'h0100;
  DFFCE ff_current_plane_num_3_s0 (
    .Q(w_selected_plane_num[3]),
    .D(n122_7),
    .CLK(clk85m),
    .CE(n475_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_2_s0 (
    .Q(w_selected_plane_num[2]),
    .D(n123_10),
    .CLK(clk85m),
    .CE(n475_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_1_s0 (
    .Q(w_selected_plane_num[1]),
    .D(n124_7),
    .CLK(clk85m),
    .CE(n475_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_0_s0 (
    .Q(w_selected_plane_num[0]),
    .D(n125_7),
    .CLK(clk85m),
    .CE(n475_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(ff_vram_valid),
    .D(n132_6),
    .CLK(clk85m),
    .CE(ff_vram_valid_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_7_s0 (
    .Q(ff_y[7]),
    .D(w_sprite_vram_rdata_7),
    .CLK(clk85m),
    .CE(n477_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_6_s0 (
    .Q(ff_y[6]),
    .D(w_sprite_vram_rdata_6),
    .CLK(clk85m),
    .CE(n477_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_5_s0 (
    .Q(ff_y[5]),
    .D(w_sprite_vram_rdata_5),
    .CLK(clk85m),
    .CE(n477_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_4_s0 (
    .Q(ff_y[4]),
    .D(w_sprite_vram_rdata_4),
    .CLK(clk85m),
    .CE(n477_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_3_s0 (
    .Q(ff_y[3]),
    .D(w_sprite_vram_rdata_3),
    .CLK(clk85m),
    .CE(n477_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_2_s0 (
    .Q(ff_y[2]),
    .D(w_sprite_vram_rdata_2),
    .CLK(clk85m),
    .CE(n477_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_1_s0 (
    .Q(ff_y[1]),
    .D(w_sprite_vram_rdata_1),
    .CLK(clk85m),
    .CE(n477_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_0_s0 (
    .Q(ff_y[0]),
    .D(w_sprite_vram_rdata_0),
    .CLK(clk85m),
    .CE(n477_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_7_s0 (
    .Q(w_selected_x[7]),
    .D(w_sprite_vram_rdata_15),
    .CLK(clk85m),
    .CE(n477_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_6_s0 (
    .Q(w_selected_x[6]),
    .D(w_sprite_vram_rdata_14),
    .CLK(clk85m),
    .CE(n477_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_5_s0 (
    .Q(w_selected_x[5]),
    .D(w_sprite_vram_rdata_13),
    .CLK(clk85m),
    .CE(n477_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_4_s0 (
    .Q(w_selected_x[4]),
    .D(w_sprite_vram_rdata_12),
    .CLK(clk85m),
    .CE(n477_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_3_s0 (
    .Q(w_selected_x[3]),
    .D(w_sprite_vram_rdata_11),
    .CLK(clk85m),
    .CE(n477_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_2_s0 (
    .Q(w_selected_x[2]),
    .D(w_sprite_vram_rdata_10),
    .CLK(clk85m),
    .CE(n477_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_1_s0 (
    .Q(w_selected_x[1]),
    .D(w_sprite_vram_rdata_9),
    .CLK(clk85m),
    .CE(n477_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_0_s0 (
    .Q(w_selected_x[0]),
    .D(w_sprite_vram_rdata_8),
    .CLK(clk85m),
    .CE(n477_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_7_s0 (
    .Q(w_selected_pattern[7]),
    .D(w_sprite_vram_rdata_23),
    .CLK(clk85m),
    .CE(n477_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_6_s0 (
    .Q(w_selected_pattern[6]),
    .D(w_sprite_vram_rdata_22),
    .CLK(clk85m),
    .CE(n477_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_5_s0 (
    .Q(w_selected_pattern[5]),
    .D(w_sprite_vram_rdata_21),
    .CLK(clk85m),
    .CE(n477_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_4_s0 (
    .Q(w_selected_pattern[4]),
    .D(w_sprite_vram_rdata_20),
    .CLK(clk85m),
    .CE(n477_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_3_s0 (
    .Q(w_selected_pattern[3]),
    .D(w_sprite_vram_rdata_19),
    .CLK(clk85m),
    .CE(n477_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_2_s0 (
    .Q(w_selected_pattern[2]),
    .D(w_sprite_vram_rdata_18),
    .CLK(clk85m),
    .CE(n477_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_1_s0 (
    .Q(w_selected_pattern[1]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(n477_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_0_s0 (
    .Q(w_selected_pattern[0]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(n477_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_7_s0 (
    .Q(w_selected_color_7),
    .D(w_sprite_vram_rdata_31),
    .CLK(clk85m),
    .CE(n477_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_3_s0 (
    .Q(w_selected_color_3),
    .D(w_sprite_vram_rdata_27),
    .CLK(clk85m),
    .CE(n477_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_2_s0 (
    .Q(w_selected_color_2),
    .D(w_sprite_vram_rdata_26),
    .CLK(clk85m),
    .CE(n477_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_1_s0 (
    .Q(w_selected_color_1),
    .D(w_sprite_vram_rdata_25),
    .CLK(clk85m),
    .CE(n477_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_0_s0 (
    .Q(w_selected_color_0),
    .D(w_sprite_vram_rdata_24),
    .CLK(clk85m),
    .CE(n477_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_4_s0 (
    .Q(w_selected_plane_num[4]),
    .D(n121_7),
    .CLK(clk85m),
    .CE(n475_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_selected_count_3_s1 (
    .Q(w_selected_count[3]),
    .D(n356_10),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_3_s1.INIT=1'b0;
  DFFCE ff_selected_count_2_s1 (
    .Q(w_selected_count[2]),
    .D(n357_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_2_s1.INIT=1'b0;
  DFFCE ff_selected_count_1_s1 (
    .Q(w_selected_count[1]),
    .D(n358_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_1_s1.INIT=1'b0;
  DFFCE ff_selected_count_0_s1 (
    .Q(w_selected_count[0]),
    .D(n359_9),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_0_s1.INIT=1'b0;
  DFFCE ff_select_finish_s1 (
    .Q(ff_select_finish),
    .D(n354_7),
    .CLK(clk85m),
    .CE(ff_select_finish_8),
    .CLEAR(n36_6) 
);
defparam ff_select_finish_s1.INIT=1'b0;
  DFFCE ff_selected_en_s1 (
    .Q(w_selected_en),
    .D(n364_11),
    .CLK(clk85m),
    .CE(ff_selected_en_6),
    .CLEAR(n36_6) 
);
  ALU w_offset_y_0_s (
    .SUM(w_offset_y[0]),
    .COUT(w_offset_y_0_3),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(ff_y[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_y_0_s.ALU_MODE=1;
  ALU w_offset_y_1_s (
    .SUM(w_offset_y[1]),
    .COUT(w_offset_y_1_3),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(ff_y[1]),
    .I3(GND),
    .CIN(w_offset_y_0_3) 
);
defparam w_offset_y_1_s.ALU_MODE=1;
  ALU w_offset_y_2_s (
    .SUM(w_offset_y[2]),
    .COUT(w_offset_y_2_3),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(ff_y[2]),
    .I3(GND),
    .CIN(w_offset_y_1_3) 
);
defparam w_offset_y_2_s.ALU_MODE=1;
  ALU w_offset_y_3_s (
    .SUM(w_offset_y[3]),
    .COUT(w_offset_y_3_3),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(ff_y[3]),
    .I3(GND),
    .CIN(w_offset_y_2_3) 
);
defparam w_offset_y_3_s.ALU_MODE=1;
  ALU w_offset_y_4_s (
    .SUM(w_offset_y[4]),
    .COUT(w_offset_y_4_3),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(ff_y[4]),
    .I3(GND),
    .CIN(w_offset_y_3_3) 
);
defparam w_offset_y_4_s.ALU_MODE=1;
  ALU w_offset_y_5_s (
    .SUM(w_offset_y[5]),
    .COUT(w_offset_y_5_3),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(ff_y[5]),
    .I3(GND),
    .CIN(w_offset_y_4_3) 
);
defparam w_offset_y_5_s.ALU_MODE=1;
  ALU w_offset_y_6_s (
    .SUM(w_offset_y[6]),
    .COUT(w_offset_y_6_3),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(ff_y[6]),
    .I3(GND),
    .CIN(w_offset_y_5_3) 
);
defparam w_offset_y_6_s.ALU_MODE=1;
  ALU w_offset_y_7_s (
    .SUM(w_offset_y[7]),
    .COUT(n266_9),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(ff_y[7]),
    .I3(GND),
    .CIN(w_offset_y_6_3) 
);
defparam w_offset_y_7_s.ALU_MODE=1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_select_visible_planes */
module vdp_sprite_info_collect (
  clk85m,
  w_sprite_mode2,
  n36_6,
  ff_state_1_7,
  ff_reset_n2_1,
  reg_display_on,
  w_selected_en,
  n122_2,
  n223_8,
  reg_sprite_16x16,
  n1753_4,
  w_screen_v_active,
  n1753_6,
  w_selected_y,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_selected_plane_num,
  w_screen_pos_x_Z,
  w_sprite_vram_rdata8,
  reg_sprite_attribute_table_base_7,
  reg_sprite_attribute_table_base_8,
  reg_sprite_attribute_table_base_10,
  reg_sprite_attribute_table_base_11,
  reg_sprite_attribute_table_base_12,
  reg_sprite_attribute_table_base_13,
  reg_sprite_attribute_table_base_14,
  reg_sprite_attribute_table_base_15,
  reg_sprite_attribute_table_base_16,
  reg_sprite_pattern_generator_table_base,
  w_selected_count,
  w_ic_vram_valid,
  ff_active,
  n878_16,
  n1333_18,
  n1333_21,
  w_plane_x,
  ff_state,
  w_makeup_plane,
  ff_vram_address,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_7,
  w_pattern_right
)
;
input clk85m;
input w_sprite_mode2;
input n36_6;
input ff_state_1_7;
input ff_reset_n2_1;
input reg_display_on;
input w_selected_en;
input n122_2;
input n223_8;
input reg_sprite_16x16;
input n1753_4;
input w_screen_v_active;
input n1753_6;
input [3:0] w_selected_y;
input [7:0] w_selected_x;
input [7:0] w_selected_pattern;
input w_selected_color_0;
input w_selected_color_1;
input w_selected_color_2;
input w_selected_color_3;
input w_selected_color_7;
input [4:0] w_selected_plane_num;
input [13:7] w_screen_pos_x_Z;
input [7:0] w_sprite_vram_rdata8;
input reg_sprite_attribute_table_base_7;
input reg_sprite_attribute_table_base_8;
input reg_sprite_attribute_table_base_10;
input reg_sprite_attribute_table_base_11;
input reg_sprite_attribute_table_base_12;
input reg_sprite_attribute_table_base_13;
input reg_sprite_attribute_table_base_14;
input reg_sprite_attribute_table_base_15;
input reg_sprite_attribute_table_base_16;
input [16:11] reg_sprite_pattern_generator_table_base;
input [3:0] w_selected_count;
output w_ic_vram_valid;
output ff_active;
output n878_16;
output n1333_18;
output n1333_21;
output [7:0] w_plane_x;
output [1:0] ff_state;
output [2:0] w_makeup_plane;
output [16:0] ff_vram_address;
output w_color_0;
output w_color_1;
output w_color_2;
output w_color_3;
output w_color_7;
output [7:0] w_pattern_right;
wire \ff_selected_ram[0]_ER_CL_59 ;
wire \ff_selected_ram[0]_ER_CL_60 ;
wire \ff_selected_ram[0]_ER_CL_61 ;
wire \ff_selected_ram[0]_ER_CL_62 ;
wire n1267_3;
wire ff_screen_h_active_8;
wire ff_current_plane_2_6;
wire ff_active_8;
wire ff_current_plane_3_9;
wire \ff_selected_ram[0]_ER_CL_70 ;
wire \ff_selected_ram[0]_ER_CL_72 ;
wire \ff_selected_ram[0]_ER_CL_74 ;
wire \ff_selected_ram[0]_ER_CL_76 ;
wire \ff_selected_ram[0]_ER_CL_78 ;
wire \ff_selected_ram[0]_ER_CL_80 ;
wire \ff_selected_ram[0]_ER_CL_82 ;
wire \ff_selected_ram[0]_ER_CL_84 ;
wire \ff_selected_ram[0]_ER_init ;
wire \ff_selected_ram[0]_ER_init_0 ;
wire \ff_selected_ram[0]_ER_61 ;
wire \ff_selected_ram[0]_ER_63 ;
wire \ff_selected_ram[0]_ER_65 ;
wire \ff_selected_ram[0]_ER_67 ;
wire \ff_selected_ram[0]_ER_69 ;
wire \ff_selected_ram[0]_ER_71 ;
wire \ff_selected_ram[0]_ER_73 ;
wire \ff_selected_ram[0]_ER_75 ;
wire \ff_selected_ram[0]_ER_77 ;
wire \ff_selected_ram[0]_ER_79 ;
wire \ff_selected_ram[0]_ER_81 ;
wire \ff_selected_ram[0]_ER_83 ;
wire \ff_selected_ram[0]_ER_85 ;
wire \ff_selected_ram[0]_ER_87 ;
wire \ff_selected_ram[0]_ER_89 ;
wire \ff_selected_ram[0]_ER_91 ;
wire \ff_selected_ram[0]_ER_93 ;
wire \ff_selected_ram[0]_ER_95 ;
wire \ff_selected_ram[0]_ER_97 ;
wire \ff_selected_ram[0]_ER_99 ;
wire \ff_selected_ram[0]_ER_101 ;
wire \ff_selected_ram[0]_ER_103 ;
wire \ff_selected_ram[0]_ER_105 ;
wire \ff_selected_ram[0]_ER_107 ;
wire \ff_selected_ram[0]_ER_109 ;
wire \ff_selected_ram[0]_ER_111 ;
wire \ff_selected_ram[0]_ER_113 ;
wire \ff_selected_ram[0]_ER_115 ;
wire \ff_selected_ram[0]_ER_117 ;
wire \ff_selected_ram[0]_ER_119 ;
wire n1520_8;
wire n1466_8;
wire n1468_8;
wire n1301_7;
wire n1533_8;
wire n1531_8;
wire n1530_8;
wire n1526_8;
wire n1525_8;
wire n1524_8;
wire n1523_8;
wire n1522_8;
wire n1521_8;
wire n1520_10;
wire n1267_4;
wire ff_selected_q_31_7;
wire ff_current_plane_2_7;
wire ff_current_plane_2_8;
wire ff_active_9;
wire ff_active_10;
wire n1520_11;
wire n1464_8;
wire n1467_9;
wire n1532_9;
wire n1531_9;
wire n1529_9;
wire n1528_9;
wire n1267_5;
wire ff_current_plane_2_9;
wire ff_current_plane_2_10;
wire ff_current_plane_2_11;
wire ff_current_plane_2_12;
wire ff_current_plane_2_13;
wire n1302_10;
wire n1515_9;
wire n1467_11;
wire n1464_10;
wire ff_vram_valid_8;
wire ff_selected_q_31_9;
wire n1527_10;
wire n1528_11;
wire n1529_11;
wire n1532_11;
wire n1534_10;
wire n1535_10;
wire n1536_10;
wire n1469_11;
wire ff_sprite_mode2;
wire ff_screen_h_active;
wire \ff_selected_ram[0]_ER_CL_28 ;
wire \ff_selected_ram[0]_ER_CL_30 ;
wire \ff_selected_ram[0]_ER_CL_32 ;
wire \ff_selected_ram[0]_ER_CL_34 ;
wire \ff_selected_ram[0]_ER_CL_36 ;
wire \ff_selected_ram[0]_ER_CL_38 ;
wire \ff_selected_ram[0]_ER_CL_40 ;
wire \ff_selected_ram[0]_ER_CL_42 ;
wire \ff_selected_ram[0]_ER_init_1 ;
wire \ff_selected_ram[0]_ER ;
wire \ff_selected_ram[0]_ER_2 ;
wire \ff_selected_ram[0]_ER_3 ;
wire \ff_selected_ram[0]_ER_4 ;
wire \ff_selected_ram[0]_ER_5 ;
wire \ff_selected_ram[0]_ER_6 ;
wire \ff_selected_ram[0]_ER_7 ;
wire \ff_selected_ram[0]_ER_8 ;
wire \ff_selected_ram[0]_ER_9 ;
wire \ff_selected_ram[0]_ER_10 ;
wire \ff_selected_ram[0]_ER_11 ;
wire \ff_selected_ram[0]_ER_12 ;
wire \ff_selected_ram[0]_ER_13 ;
wire \ff_selected_ram[0]_ER_14 ;
wire \ff_selected_ram[0]_ER_15 ;
wire \ff_selected_ram[0]_ER_16 ;
wire \ff_selected_ram[0]_ER_17 ;
wire \ff_selected_ram[0]_ER_18 ;
wire \ff_selected_ram[0]_ER_19 ;
wire \ff_selected_ram[0]_ER_20 ;
wire \ff_selected_ram[0]_ER_21 ;
wire \ff_selected_ram[0]_ER_22 ;
wire \ff_selected_ram[0]_ER_23 ;
wire \ff_selected_ram[0]_ER_24 ;
wire \ff_selected_ram[0]_ER_25 ;
wire \ff_selected_ram[0]_ER_26 ;
wire \ff_selected_ram[0]_ER_27 ;
wire \ff_selected_ram[0]_ER_28 ;
wire \ff_selected_ram[0]_ER_29 ;
wire \ff_selected_ram[0]_ER_30 ;
wire \ff_selected_ram[0]_ER_init_31 ;
wire \ff_selected_ram[0]_ER_CL_64 ;
wire \ff_selected_ram[0]_ER_CL_66 ;
wire \ff_selected_ram[0]_ER_init_32 ;
wire [31:0] ff_selected_q;
wire [3:3] ff_current_plane;
wire [3:2] DO;
wire VCC;
wire GND;
  LUT3 \ff_selected_ram[0]_ER_CL_s75  (
    .F(\ff_selected_ram[0]_ER_CL_59 ),
    .I0(\ff_selected_ram[0]_ER_CL_28 ),
    .I1(\ff_selected_ram[0]_ER_CL_30 ),
    .I2(w_makeup_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s75 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s76  (
    .F(\ff_selected_ram[0]_ER_CL_60 ),
    .I0(\ff_selected_ram[0]_ER_CL_32 ),
    .I1(\ff_selected_ram[0]_ER_CL_34 ),
    .I2(w_makeup_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s76 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s77  (
    .F(\ff_selected_ram[0]_ER_CL_61 ),
    .I0(\ff_selected_ram[0]_ER_CL_36 ),
    .I1(\ff_selected_ram[0]_ER_CL_38 ),
    .I2(w_makeup_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s77 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s78  (
    .F(\ff_selected_ram[0]_ER_CL_62 ),
    .I0(\ff_selected_ram[0]_ER_CL_40 ),
    .I1(\ff_selected_ram[0]_ER_CL_42 ),
    .I2(w_makeup_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s78 .INIT=8'hCA;
  LUT4 n1333_s14 (
    .F(n878_16),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n1333_18),
    .I3(n1333_21) 
);
defparam n1333_s14.INIT=16'h8000;
  LUT2 n1267_s0 (
    .F(n1267_3),
    .I0(reg_display_on),
    .I1(n1267_4) 
);
defparam n1267_s0.INIT=4'h8;
  LUT3 w_color_7_s (
    .F(w_color_7),
    .I0(w_sprite_vram_rdata8[7]),
    .I1(ff_selected_q[31]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_7_s.INIT=8'hAC;
  LUT3 w_color_3_s (
    .F(w_color_3),
    .I0(ff_selected_q[23]),
    .I1(w_sprite_vram_rdata8[3]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_3_s.INIT=8'hCA;
  LUT3 w_color_2_s (
    .F(w_color_2),
    .I0(ff_selected_q[22]),
    .I1(w_sprite_vram_rdata8[2]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_2_s.INIT=8'hCA;
  LUT3 w_color_1_s (
    .F(w_color_1),
    .I0(ff_selected_q[21]),
    .I1(w_sprite_vram_rdata8[1]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_1_s.INIT=8'hCA;
  LUT3 w_color_0_s (
    .F(w_color_0),
    .I0(ff_selected_q[20]),
    .I1(w_sprite_vram_rdata8[0]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_0_s.INIT=8'hCA;
  LUT2 ff_screen_h_active_s3 (
    .F(ff_screen_h_active_8),
    .I0(n878_16),
    .I1(n1267_4) 
);
defparam ff_screen_h_active_s3.INIT=4'hE;
  LUT4 ff_current_plane_2_s3 (
    .F(ff_current_plane_2_6),
    .I0(ff_selected_q_31_7),
    .I1(w_selected_en),
    .I2(ff_current_plane_2_7),
    .I3(ff_current_plane_2_8) 
);
defparam ff_current_plane_2_s3.INIT=16'hF8FF;
  LUT3 ff_active_s3 (
    .F(ff_active_8),
    .I0(ff_active_9),
    .I1(n1267_4),
    .I2(ff_active_10) 
);
defparam ff_active_s3.INIT=8'hF4;
  LUT4 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_9),
    .I0(ff_current_plane[3]),
    .I1(w_selected_en),
    .I2(reg_display_on),
    .I3(ff_selected_q_31_7) 
);
defparam ff_current_plane_3_s4.INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s65  (
    .F(\ff_selected_ram[0]_ER_CL_70 ),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s65 .INIT=16'h0100;
  LUT4 \ff_selected_ram[0]_ER_CL_s66  (
    .F(\ff_selected_ram[0]_ER_CL_72 ),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s66 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s67  (
    .F(\ff_selected_ram[0]_ER_CL_74 ),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s67 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s68  (
    .F(\ff_selected_ram[0]_ER_CL_76 ),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s68 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s69  (
    .F(\ff_selected_ram[0]_ER_CL_78 ),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s69 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s70  (
    .F(\ff_selected_ram[0]_ER_CL_80 ),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s70 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s71  (
    .F(\ff_selected_ram[0]_ER_CL_82 ),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s71 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s72  (
    .F(\ff_selected_ram[0]_ER_CL_84 ),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s72 .INIT=16'h8000;
  LUT2 \ff_selected_ram[0]_ER_init_s9  (
    .F(\ff_selected_ram[0]_ER_init ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_init_31 ) 
);
defparam \ff_selected_ram[0]_ER_init_s9 .INIT=4'hE;
  LUT3 \ff_selected_ram[0]_ER_init_s10  (
    .F(\ff_selected_ram[0]_ER_init_0 ),
    .I0(\ff_selected_ram[0]_ER_init_32 ),
    .I1(VCC),
    .I2(\ff_selected_ram[0]_ER_init ) 
);
defparam \ff_selected_ram[0]_ER_init_s10 .INIT=8'hAC;
  LUT2 \ff_selected_ram[0]_ER_s59  (
    .F(\ff_selected_ram[0]_ER_61 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_4 ) 
);
defparam \ff_selected_ram[0]_ER_s59 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s60  (
    .F(\ff_selected_ram[0]_ER_63 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_3 ) 
);
defparam \ff_selected_ram[0]_ER_s60 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s61  (
    .F(\ff_selected_ram[0]_ER_65 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_2 ) 
);
defparam \ff_selected_ram[0]_ER_s61 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s62  (
    .F(\ff_selected_ram[0]_ER_67 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER ) 
);
defparam \ff_selected_ram[0]_ER_s62 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s63  (
    .F(\ff_selected_ram[0]_ER_69 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_8 ) 
);
defparam \ff_selected_ram[0]_ER_s63 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s64  (
    .F(\ff_selected_ram[0]_ER_71 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_7 ) 
);
defparam \ff_selected_ram[0]_ER_s64 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s65  (
    .F(\ff_selected_ram[0]_ER_73 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_6 ) 
);
defparam \ff_selected_ram[0]_ER_s65 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s66  (
    .F(\ff_selected_ram[0]_ER_75 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_5 ) 
);
defparam \ff_selected_ram[0]_ER_s66 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s67  (
    .F(\ff_selected_ram[0]_ER_77 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_12 ) 
);
defparam \ff_selected_ram[0]_ER_s67 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s68  (
    .F(\ff_selected_ram[0]_ER_79 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_11 ) 
);
defparam \ff_selected_ram[0]_ER_s68 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s69  (
    .F(\ff_selected_ram[0]_ER_81 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_10 ) 
);
defparam \ff_selected_ram[0]_ER_s69 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s70  (
    .F(\ff_selected_ram[0]_ER_83 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_9 ) 
);
defparam \ff_selected_ram[0]_ER_s70 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s71  (
    .F(\ff_selected_ram[0]_ER_85 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_16 ) 
);
defparam \ff_selected_ram[0]_ER_s71 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s72  (
    .F(\ff_selected_ram[0]_ER_87 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_15 ) 
);
defparam \ff_selected_ram[0]_ER_s72 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s73  (
    .F(\ff_selected_ram[0]_ER_89 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_14 ) 
);
defparam \ff_selected_ram[0]_ER_s73 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s74  (
    .F(\ff_selected_ram[0]_ER_91 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_13 ) 
);
defparam \ff_selected_ram[0]_ER_s74 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s75  (
    .F(\ff_selected_ram[0]_ER_93 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_20 ) 
);
defparam \ff_selected_ram[0]_ER_s75 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s76  (
    .F(\ff_selected_ram[0]_ER_95 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_19 ) 
);
defparam \ff_selected_ram[0]_ER_s76 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s77  (
    .F(\ff_selected_ram[0]_ER_97 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_18 ) 
);
defparam \ff_selected_ram[0]_ER_s77 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s78  (
    .F(\ff_selected_ram[0]_ER_99 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_17 ) 
);
defparam \ff_selected_ram[0]_ER_s78 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s79  (
    .F(\ff_selected_ram[0]_ER_101 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_24 ) 
);
defparam \ff_selected_ram[0]_ER_s79 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s80  (
    .F(\ff_selected_ram[0]_ER_103 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_23 ) 
);
defparam \ff_selected_ram[0]_ER_s80 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s81  (
    .F(\ff_selected_ram[0]_ER_105 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_22 ) 
);
defparam \ff_selected_ram[0]_ER_s81 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s82  (
    .F(\ff_selected_ram[0]_ER_107 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_21 ) 
);
defparam \ff_selected_ram[0]_ER_s82 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s83  (
    .F(\ff_selected_ram[0]_ER_109 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_28 ) 
);
defparam \ff_selected_ram[0]_ER_s83 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s84  (
    .F(\ff_selected_ram[0]_ER_111 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_27 ) 
);
defparam \ff_selected_ram[0]_ER_s84 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s85  (
    .F(\ff_selected_ram[0]_ER_113 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_26 ) 
);
defparam \ff_selected_ram[0]_ER_s85 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s86  (
    .F(\ff_selected_ram[0]_ER_115 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_25 ) 
);
defparam \ff_selected_ram[0]_ER_s86 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s87  (
    .F(\ff_selected_ram[0]_ER_117 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_30 ) 
);
defparam \ff_selected_ram[0]_ER_s87 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s88  (
    .F(\ff_selected_ram[0]_ER_119 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_29 ) 
);
defparam \ff_selected_ram[0]_ER_s88 .INIT=4'h8;
  LUT3 n1520_s3 (
    .F(n1520_8),
    .I0(n122_2),
    .I1(n1520_11),
    .I2(ff_current_plane_2_8) 
);
defparam n1520_s3.INIT=8'h8F;
  LUT3 n1466_s3 (
    .F(n1466_8),
    .I0(ff_current_plane[3]),
    .I1(n223_8),
    .I2(ff_current_plane_2_8) 
);
defparam n1466_s3.INIT=8'h60;
  LUT3 n1468_s3 (
    .F(n1468_8),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(ff_current_plane_2_8) 
);
defparam n1468_s3.INIT=8'h60;
  LUT4 n1301_s2 (
    .F(n1301_7),
    .I0(n878_16),
    .I1(n1267_3),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1301_s2.INIT=16'h0110;
  LUT2 w_pattern_right_0_s (
    .F(w_pattern_right[0]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[0]) 
);
defparam w_pattern_right_0_s.INIT=4'h8;
  LUT2 w_pattern_right_1_s (
    .F(w_pattern_right[1]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[1]) 
);
defparam w_pattern_right_1_s.INIT=4'h8;
  LUT2 w_pattern_right_2_s (
    .F(w_pattern_right[2]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[2]) 
);
defparam w_pattern_right_2_s.INIT=4'h8;
  LUT2 w_pattern_right_3_s (
    .F(w_pattern_right[3]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[3]) 
);
defparam w_pattern_right_3_s.INIT=4'h8;
  LUT2 w_pattern_right_4_s (
    .F(w_pattern_right[4]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[4]) 
);
defparam w_pattern_right_4_s.INIT=4'h8;
  LUT2 w_pattern_right_5_s (
    .F(w_pattern_right[5]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[5]) 
);
defparam w_pattern_right_5_s.INIT=4'h8;
  LUT2 w_pattern_right_6_s (
    .F(w_pattern_right[6]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[6]) 
);
defparam w_pattern_right_6_s.INIT=4'h8;
  LUT2 w_pattern_right_7_s (
    .F(w_pattern_right[7]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[7]) 
);
defparam w_pattern_right_7_s.INIT=4'h8;
  LUT4 n1533_s3 (
    .F(n1533_8),
    .I0(ff_state[1]),
    .I1(ff_selected_q[12]),
    .I2(ff_selected_q[3]),
    .I3(ff_current_plane_2_8) 
);
defparam n1533_s3.INIT=16'hF400;
  LUT4 n1531_s3 (
    .F(n1531_8),
    .I0(ff_selected_q[25]),
    .I1(ff_selected_q[14]),
    .I2(n1531_9),
    .I3(ff_current_plane_2_8) 
);
defparam n1531_s3.INIT=16'hAC00;
  LUT4 n1530_s3 (
    .F(n1530_8),
    .I0(ff_selected_q[26]),
    .I1(ff_selected_q[15]),
    .I2(n1531_9),
    .I3(ff_current_plane_2_8) 
);
defparam n1530_s3.INIT=16'hAC00;
  LUT4 n1526_s3 (
    .F(n1526_8),
    .I0(reg_sprite_attribute_table_base_10),
    .I1(ff_selected_q[19]),
    .I2(n1531_9),
    .I3(ff_current_plane_2_8) 
);
defparam n1526_s3.INIT=16'hAC00;
  LUT4 n1525_s3 (
    .F(n1525_8),
    .I0(reg_sprite_attribute_table_base_11),
    .I1(reg_sprite_pattern_generator_table_base[11]),
    .I2(n1531_9),
    .I3(ff_current_plane_2_8) 
);
defparam n1525_s3.INIT=16'hAC00;
  LUT4 n1524_s3 (
    .F(n1524_8),
    .I0(reg_sprite_attribute_table_base_12),
    .I1(reg_sprite_pattern_generator_table_base[12]),
    .I2(n1531_9),
    .I3(ff_current_plane_2_8) 
);
defparam n1524_s3.INIT=16'hAC00;
  LUT4 n1523_s3 (
    .F(n1523_8),
    .I0(reg_sprite_attribute_table_base_13),
    .I1(reg_sprite_pattern_generator_table_base[13]),
    .I2(n1531_9),
    .I3(ff_current_plane_2_8) 
);
defparam n1523_s3.INIT=16'hAC00;
  LUT4 n1522_s3 (
    .F(n1522_8),
    .I0(reg_sprite_attribute_table_base_14),
    .I1(reg_sprite_pattern_generator_table_base[14]),
    .I2(n1531_9),
    .I3(ff_current_plane_2_8) 
);
defparam n1522_s3.INIT=16'hAC00;
  LUT4 n1521_s3 (
    .F(n1521_8),
    .I0(reg_sprite_attribute_table_base_15),
    .I1(reg_sprite_pattern_generator_table_base[15]),
    .I2(n1531_9),
    .I3(ff_current_plane_2_8) 
);
defparam n1521_s3.INIT=16'hAC00;
  LUT4 n1520_s4 (
    .F(n1520_10),
    .I0(reg_sprite_attribute_table_base_16),
    .I1(reg_sprite_pattern_generator_table_base[16]),
    .I2(n1531_9),
    .I3(ff_current_plane_2_8) 
);
defparam n1520_s4.INIT=16'hAC00;
  LUT3 n1333_s15 (
    .F(n1333_18),
    .I0(w_screen_pos_x_Z[7]),
    .I1(ff_state_1_7),
    .I2(n1753_4) 
);
defparam n1333_s15.INIT=8'h80;
  LUT4 n1267_s1 (
    .F(n1267_4),
    .I0(w_screen_pos_x_Z[13]),
    .I1(ff_state_1_7),
    .I2(n1753_4),
    .I3(n1267_5) 
);
defparam n1267_s1.INIT=16'h4000;
  LUT2 ff_selected_q_31_s3 (
    .F(ff_selected_q_31_7),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active) 
);
defparam ff_selected_q_31_s3.INIT=4'h8;
  LUT2 ff_current_plane_2_s4 (
    .F(ff_current_plane_2_7),
    .I0(ff_current_plane_2_9),
    .I1(ff_current_plane_2_10) 
);
defparam ff_current_plane_2_s4.INIT=4'h4;
  LUT3 ff_current_plane_2_s5 (
    .F(ff_current_plane_2_8),
    .I0(ff_active_9),
    .I1(n1267_4),
    .I2(n878_16) 
);
defparam ff_current_plane_2_s5.INIT=8'h0B;
  LUT4 ff_active_s4 (
    .F(ff_active_9),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[3]),
    .I2(w_selected_count[0]),
    .I3(w_selected_count[1]) 
);
defparam ff_active_s4.INIT=16'h0001;
  LUT3 ff_active_s5 (
    .F(ff_active_10),
    .I0(n878_16),
    .I1(ff_current_plane_2_9),
    .I2(ff_current_plane_2_10) 
);
defparam ff_active_s5.INIT=8'h40;
  LUT4 n1520_s5 (
    .F(n1520_11),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_selected_q_31_7),
    .I3(ff_active) 
);
defparam n1520_s5.INIT=16'h0E00;
  LUT4 n1464_s3 (
    .F(n1464_8),
    .I0(ff_sprite_mode2),
    .I1(reg_sprite_16x16),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1464_s3.INIT=16'hAFC0;
  LUT2 n1467_s4 (
    .F(n1467_9),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]) 
);
defparam n1467_s4.INIT=4'h8;
  LUT4 n1532_s4 (
    .F(n1532_9),
    .I0(ff_selected_q[24]),
    .I1(ff_state[0]),
    .I2(ff_selected_q[13]),
    .I3(ff_state[1]) 
);
defparam n1532_s4.INIT=16'hBBF0;
  LUT2 n1531_s4 (
    .F(n1531_9),
    .I0(ff_state[1]),
    .I1(ff_state[0]) 
);
defparam n1531_s4.INIT=4'h8;
  LUT4 n1529_s4 (
    .F(n1529_9),
    .I0(ff_selected_q[27]),
    .I1(reg_sprite_attribute_table_base_7),
    .I2(ff_selected_q[16]),
    .I3(n1531_9) 
);
defparam n1529_s4.INIT=16'h770F;
  LUT4 n1528_s4 (
    .F(n1528_9),
    .I0(ff_selected_q[28]),
    .I1(reg_sprite_attribute_table_base_8),
    .I2(ff_selected_q[17]),
    .I3(n1531_9) 
);
defparam n1528_s4.INIT=16'h770F;
  LUT4 n1267_s2 (
    .F(n1267_5),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_screen_pos_x_Z[12]),
    .I2(w_screen_v_active),
    .I3(n1753_6) 
);
defparam n1267_s2.INIT=16'h4000;
  LUT4 ff_current_plane_2_s6 (
    .F(ff_current_plane_2_9),
    .I0(ff_current_plane_2_11),
    .I1(ff_current_plane_2_12),
    .I2(w_selected_count[0]),
    .I3(w_makeup_plane[0]) 
);
defparam ff_current_plane_2_s6.INIT=16'h0410;
  LUT4 ff_current_plane_2_s7 (
    .F(ff_current_plane_2_10),
    .I0(ff_selected_q_31_7),
    .I1(ff_state_1_7),
    .I2(n1531_9),
    .I3(ff_active) 
);
defparam ff_current_plane_2_s7.INIT=16'h4000;
  LUT4 ff_current_plane_2_s8 (
    .F(ff_current_plane_2_11),
    .I0(w_selected_count[2]),
    .I1(w_makeup_plane[2]),
    .I2(n1467_9),
    .I3(ff_current_plane_2_13) 
);
defparam ff_current_plane_2_s8.INIT=16'hBFD6;
  LUT2 ff_current_plane_2_s9 (
    .F(ff_current_plane_2_12),
    .I0(w_selected_count[1]),
    .I1(w_makeup_plane[1]) 
);
defparam ff_current_plane_2_s9.INIT=4'h6;
  LUT2 ff_current_plane_2_s10 (
    .F(ff_current_plane_2_13),
    .I0(w_selected_count[3]),
    .I1(ff_current_plane[3]) 
);
defparam ff_current_plane_2_s10.INIT=4'h6;
  LUT4 n1302_s4 (
    .F(n1302_10),
    .I0(ff_state[0]),
    .I1(n878_16),
    .I2(reg_display_on),
    .I3(n1267_4) 
);
defparam n1302_s4.INIT=16'h0111;
  LUT3 n1515_s3 (
    .F(n1515_9),
    .I0(ff_active_9),
    .I1(reg_display_on),
    .I2(n1267_4) 
);
defparam n1515_s3.INIT=8'h40;
  LUT4 n1467_s5 (
    .F(n1467_11),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(ff_current_plane_2_8) 
);
defparam n1467_s5.INIT=16'h6A00;
  LUT4 n1333_s17 (
    .F(n1333_21),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_screen_pos_x_Z[11]),
    .I2(w_screen_pos_x_Z[8]),
    .I3(w_screen_pos_x_Z[9]) 
);
defparam n1333_s17.INIT=16'h8000;
  LUT4 n1464_s4 (
    .F(n1464_10),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active),
    .I2(n1464_8),
    .I3(n122_2) 
);
defparam n1464_s4.INIT=16'h7000;
  LUT4 ff_vram_valid_s4 (
    .F(ff_vram_valid_8),
    .I0(ff_active),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active),
    .I3(ff_current_plane_2_8) 
);
defparam ff_vram_valid_s4.INIT=16'hEAFF;
  LUT4 ff_selected_q_31_s4 (
    .F(ff_selected_q_31_9),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active),
    .I2(reg_display_on),
    .I3(ff_reset_n2_1) 
);
defparam ff_selected_q_31_s4.INIT=16'h7F00;
  LUT4 n1527_s4 (
    .F(n1527_10),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_selected_q[18]),
    .I3(ff_current_plane_2_8) 
);
defparam n1527_s4.INIT=16'h7000;
  LUT4 n1528_s5 (
    .F(n1528_11),
    .I0(n1528_9),
    .I1(ff_active_9),
    .I2(n1267_4),
    .I3(n878_16) 
);
defparam n1528_s5.INIT=16'h0045;
  LUT4 n1529_s5 (
    .F(n1529_11),
    .I0(n1529_9),
    .I1(ff_active_9),
    .I2(n1267_4),
    .I3(n878_16) 
);
defparam n1529_s5.INIT=16'h0045;
  LUT4 n1532_s5 (
    .F(n1532_11),
    .I0(ff_active_9),
    .I1(n1267_4),
    .I2(n878_16),
    .I3(n1532_9) 
);
defparam n1532_s5.INIT=16'h0B00;
  LUT4 n1534_s4 (
    .F(n1534_10),
    .I0(ff_selected_q[2]),
    .I1(ff_active_9),
    .I2(n1267_4),
    .I3(n878_16) 
);
defparam n1534_s4.INIT=16'h008A;
  LUT4 n1535_s4 (
    .F(n1535_10),
    .I0(ff_selected_q[1]),
    .I1(ff_active_9),
    .I2(n1267_4),
    .I3(n878_16) 
);
defparam n1535_s4.INIT=16'h008A;
  LUT4 n1536_s4 (
    .F(n1536_10),
    .I0(ff_selected_q[0]),
    .I1(ff_active_9),
    .I2(n1267_4),
    .I3(n878_16) 
);
defparam n1536_s4.INIT=16'h008A;
  LUT4 n1469_s5 (
    .F(n1469_11),
    .I0(w_makeup_plane[0]),
    .I1(ff_active_9),
    .I2(n1267_4),
    .I3(n878_16) 
);
defparam n1469_s5.INIT=16'h0045;
  DFFE ff_selected_q_31_s0 (
    .Q(ff_selected_q[31]),
    .D(\ff_selected_ram[0]_ER_119 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_28_s0 (
    .Q(ff_selected_q[28]),
    .D(\ff_selected_ram[0]_ER_117 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_27_s0 (
    .Q(ff_selected_q[27]),
    .D(\ff_selected_ram[0]_ER_115 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_26_s0 (
    .Q(ff_selected_q[26]),
    .D(\ff_selected_ram[0]_ER_113 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_25_s0 (
    .Q(ff_selected_q[25]),
    .D(\ff_selected_ram[0]_ER_111 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_24_s0 (
    .Q(ff_selected_q[24]),
    .D(\ff_selected_ram[0]_ER_109 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_23_s0 (
    .Q(ff_selected_q[23]),
    .D(\ff_selected_ram[0]_ER_107 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_22_s0 (
    .Q(ff_selected_q[22]),
    .D(\ff_selected_ram[0]_ER_105 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_21_s0 (
    .Q(ff_selected_q[21]),
    .D(\ff_selected_ram[0]_ER_103 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_20_s0 (
    .Q(ff_selected_q[20]),
    .D(\ff_selected_ram[0]_ER_101 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_19_s0 (
    .Q(ff_selected_q[19]),
    .D(\ff_selected_ram[0]_ER_99 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_18_s0 (
    .Q(ff_selected_q[18]),
    .D(\ff_selected_ram[0]_ER_97 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_17_s0 (
    .Q(ff_selected_q[17]),
    .D(\ff_selected_ram[0]_ER_95 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_16_s0 (
    .Q(ff_selected_q[16]),
    .D(\ff_selected_ram[0]_ER_93 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_15_s0 (
    .Q(ff_selected_q[15]),
    .D(\ff_selected_ram[0]_ER_91 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_14_s0 (
    .Q(ff_selected_q[14]),
    .D(\ff_selected_ram[0]_ER_89 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_13_s0 (
    .Q(ff_selected_q[13]),
    .D(\ff_selected_ram[0]_ER_87 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_12_s0 (
    .Q(ff_selected_q[12]),
    .D(\ff_selected_ram[0]_ER_85 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_11_s0 (
    .Q(w_plane_x[7]),
    .D(\ff_selected_ram[0]_ER_83 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_10_s0 (
    .Q(w_plane_x[6]),
    .D(\ff_selected_ram[0]_ER_81 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_9_s0 (
    .Q(w_plane_x[5]),
    .D(\ff_selected_ram[0]_ER_79 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_8_s0 (
    .Q(w_plane_x[4]),
    .D(\ff_selected_ram[0]_ER_77 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_7_s0 (
    .Q(w_plane_x[3]),
    .D(\ff_selected_ram[0]_ER_75 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_6_s0 (
    .Q(w_plane_x[2]),
    .D(\ff_selected_ram[0]_ER_73 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_5_s0 (
    .Q(w_plane_x[1]),
    .D(\ff_selected_ram[0]_ER_71 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_4_s0 (
    .Q(w_plane_x[0]),
    .D(\ff_selected_ram[0]_ER_69 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_3_s0 (
    .Q(ff_selected_q[3]),
    .D(\ff_selected_ram[0]_ER_67 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_2_s0 (
    .Q(ff_selected_q[2]),
    .D(\ff_selected_ram[0]_ER_65 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_1_s0 (
    .Q(ff_selected_q[1]),
    .D(\ff_selected_ram[0]_ER_63 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_0_s0 (
    .Q(ff_selected_q[0]),
    .D(\ff_selected_ram[0]_ER_61 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFCE ff_sprite_mode2_s0 (
    .Q(ff_sprite_mode2),
    .D(w_sprite_mode2),
    .CLK(clk85m),
    .CE(n1267_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_h_active_s1 (
    .Q(ff_screen_h_active),
    .D(n878_16),
    .CLK(clk85m),
    .CE(ff_screen_h_active_8),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_active_s1.INIT=1'b0;
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1301_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_1_s1.INIT=1'b0;
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1302_10),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_0_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(w_makeup_plane[2]),
    .D(n1467_11),
    .CLK(clk85m),
    .CE(ff_current_plane_2_6),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(w_makeup_plane[1]),
    .D(n1468_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_6),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_current_plane_0_s1 (
    .Q(w_makeup_plane[0]),
    .D(n1469_11),
    .CLK(clk85m),
    .CE(ff_current_plane_2_6),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s1.INIT=1'b0;
  DFFCE ff_vram_valid_s1 (
    .Q(w_ic_vram_valid),
    .D(n1464_10),
    .CLK(clk85m),
    .CE(ff_vram_valid_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n1515_9),
    .CLK(clk85m),
    .CE(ff_active_8),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFPE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n1466_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_6),
    .PRESET(n36_6) 
);
defparam ff_current_plane_3_s1.INIT=1'b1;
  DFFCE \ff_selected_ram[0]_ER_CL_s27  (
    .Q(\ff_selected_ram[0]_ER_CL_28 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_70 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s29  (
    .Q(\ff_selected_ram[0]_ER_CL_30 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_72 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s31  (
    .Q(\ff_selected_ram[0]_ER_CL_32 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_74 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s33  (
    .Q(\ff_selected_ram[0]_ER_CL_34 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_76 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s35  (
    .Q(\ff_selected_ram[0]_ER_CL_36 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_78 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s37  (
    .Q(\ff_selected_ram[0]_ER_CL_38 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_80 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s39  (
    .Q(\ff_selected_ram[0]_ER_CL_40 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_82 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s41  (
    .Q(\ff_selected_ram[0]_ER_CL_42 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_84 ),
    .CLEAR(n36_6) 
);
  DFF \ff_selected_ram[0]_ER_init_s  (
    .Q(\ff_selected_ram[0]_ER_init_1 ),
    .D(\ff_selected_ram[0]_ER_init ),
    .CLK(clk85m) 
);
  DFFCE ff_vram_address_16_s1 (
    .Q(ff_vram_address[16]),
    .D(n1520_10),
    .CLK(clk85m),
    .CE(n1520_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s1 (
    .Q(ff_vram_address[15]),
    .D(n1521_8),
    .CLK(clk85m),
    .CE(n1520_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s1 (
    .Q(ff_vram_address[14]),
    .D(n1522_8),
    .CLK(clk85m),
    .CE(n1520_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s1 (
    .Q(ff_vram_address[13]),
    .D(n1523_8),
    .CLK(clk85m),
    .CE(n1520_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s1 (
    .Q(ff_vram_address[12]),
    .D(n1524_8),
    .CLK(clk85m),
    .CE(n1520_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s1 (
    .Q(ff_vram_address[11]),
    .D(n1525_8),
    .CLK(clk85m),
    .CE(n1520_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s1 (
    .Q(ff_vram_address[10]),
    .D(n1526_8),
    .CLK(clk85m),
    .CE(n1520_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s1 (
    .Q(ff_vram_address[9]),
    .D(n1527_10),
    .CLK(clk85m),
    .CE(n1520_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s1 (
    .Q(ff_vram_address[8]),
    .D(n1528_11),
    .CLK(clk85m),
    .CE(n1520_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s1 (
    .Q(ff_vram_address[7]),
    .D(n1529_11),
    .CLK(clk85m),
    .CE(n1520_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s1 (
    .Q(ff_vram_address[6]),
    .D(n1530_8),
    .CLK(clk85m),
    .CE(n1520_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s1 (
    .Q(ff_vram_address[5]),
    .D(n1531_8),
    .CLK(clk85m),
    .CE(n1520_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s1 (
    .Q(ff_vram_address[4]),
    .D(n1532_11),
    .CLK(clk85m),
    .CE(n1520_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s1 (
    .Q(ff_vram_address[3]),
    .D(n1533_8),
    .CLK(clk85m),
    .CE(n1520_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s1 (
    .Q(ff_vram_address[2]),
    .D(n1534_10),
    .CLK(clk85m),
    .CE(n1520_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s1 (
    .Q(ff_vram_address[1]),
    .D(n1535_10),
    .CLK(clk85m),
    .CE(n1520_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s1 (
    .Q(ff_vram_address[0]),
    .D(n1536_10),
    .CLK(clk85m),
    .CE(n1520_8),
    .CLEAR(n36_6) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_0_s  (
    .DO({\ff_selected_ram[0]_ER ,\ff_selected_ram[0]_ER_2 ,\ff_selected_ram[0]_ER_3 ,\ff_selected_ram[0]_ER_4 }),
    .DI(w_selected_y[3:0]),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_1_s  (
    .DO({\ff_selected_ram[0]_ER_5 ,\ff_selected_ram[0]_ER_6 ,\ff_selected_ram[0]_ER_7 ,\ff_selected_ram[0]_ER_8 }),
    .DI(w_selected_x[3:0]),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_2_s  (
    .DO({\ff_selected_ram[0]_ER_9 ,\ff_selected_ram[0]_ER_10 ,\ff_selected_ram[0]_ER_11 ,\ff_selected_ram[0]_ER_12 }),
    .DI(w_selected_x[7:4]),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_3_s  (
    .DO({\ff_selected_ram[0]_ER_13 ,\ff_selected_ram[0]_ER_14 ,\ff_selected_ram[0]_ER_15 ,\ff_selected_ram[0]_ER_16 }),
    .DI(w_selected_pattern[3:0]),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_4_s  (
    .DO({\ff_selected_ram[0]_ER_17 ,\ff_selected_ram[0]_ER_18 ,\ff_selected_ram[0]_ER_19 ,\ff_selected_ram[0]_ER_20 }),
    .DI(w_selected_pattern[7:4]),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_5_s  (
    .DO({\ff_selected_ram[0]_ER_21 ,\ff_selected_ram[0]_ER_22 ,\ff_selected_ram[0]_ER_23 ,\ff_selected_ram[0]_ER_24 }),
    .DI({w_selected_color_3,w_selected_color_2,w_selected_color_1,w_selected_color_0}),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_6_s  (
    .DO({\ff_selected_ram[0]_ER_25 ,\ff_selected_ram[0]_ER_26 ,\ff_selected_ram[0]_ER_27 ,\ff_selected_ram[0]_ER_28 }),
    .DI(w_selected_plane_num[3:0]),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_7_s  (
    .DO({DO[3:2],\ff_selected_ram[0]_ER_29 ,\ff_selected_ram[0]_ER_30 }),
    .DI({GND,GND,w_selected_color_7,w_selected_plane_num[4]}),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  INV \ff_selected_ram[0]_ER_init_s2  (
    .O(\ff_selected_ram[0]_ER_init_31 ),
    .I(ff_reset_n2_1) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s73  (
    .O(\ff_selected_ram[0]_ER_CL_64 ),
    .I0(\ff_selected_ram[0]_ER_CL_59 ),
    .I1(\ff_selected_ram[0]_ER_CL_60 ),
    .S0(w_makeup_plane[1]) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s74  (
    .O(\ff_selected_ram[0]_ER_CL_66 ),
    .I0(\ff_selected_ram[0]_ER_CL_61 ),
    .I1(\ff_selected_ram[0]_ER_CL_62 ),
    .S0(w_makeup_plane[1]) 
);
  MUX2_LUT6 \ff_selected_ram[0]_ER_CL_s64  (
    .O(\ff_selected_ram[0]_ER_init_32 ),
    .I0(\ff_selected_ram[0]_ER_CL_64 ),
    .I1(\ff_selected_ram[0]_ER_CL_66 ),
    .S0(w_makeup_plane[2]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_info_collect */
module vdp_sprite_makeup_pixel (
  clk85m,
  n36_6,
  n878_16,
  ff_state_1_7,
  reg_sprite_magify,
  n964_35,
  n1061_22,
  w_screen_v_active,
  ff_active,
  n477_6,
  n1333_18,
  n1333_21,
  n959_42,
  n339_6,
  reg_sprite_16x16,
  reg_color0_opaque,
  reg_display_on,
  w_pattern_right,
  w_sprite_vram_rdata8,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_7,
  w_plane_x,
  w_selected_count,
  w_screen_pos_x_Z,
  w_pixel_pos_y_Z,
  ff_status_register_pointer,
  ff_state,
  w_makeup_plane,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1195_7,
  n223_8,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input n878_16;
input ff_state_1_7;
input reg_sprite_magify;
input n964_35;
input n1061_22;
input w_screen_v_active;
input ff_active;
input n477_6;
input n1333_18;
input n1333_21;
input n959_42;
input n339_6;
input reg_sprite_16x16;
input reg_color0_opaque;
input reg_display_on;
input [7:0] w_pattern_right;
input [7:0] w_sprite_vram_rdata8;
input w_color_0;
input w_color_1;
input w_color_2;
input w_color_3;
input w_color_7;
input [7:0] w_plane_x;
input [3:0] w_selected_count;
input [13:4] w_screen_pos_x_Z;
input [7:0] w_pixel_pos_y_Z;
input [3:2] ff_status_register_pointer;
input [1:0] ff_state;
input [2:0] w_makeup_plane;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1195_7;
output n223_8;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_color_7_30;
wire w_color_7_31;
wire w_color_7_32;
wire w_color_7_33;
wire w_color_3_30;
wire w_color_3_31;
wire w_color_3_32;
wire w_color_3_33;
wire w_color_2_30;
wire w_color_2_31;
wire w_color_2_32;
wire w_color_2_33;
wire w_color_1_30;
wire w_color_1_31;
wire w_color_1_32;
wire w_color_1_33;
wire w_color_0_30;
wire w_color_0_31;
wire w_color_0_32;
wire w_color_0_33;
wire w_x_7_30;
wire w_x_7_31;
wire w_x_7_32;
wire w_x_7_33;
wire w_x_6_30;
wire w_x_6_31;
wire w_x_6_32;
wire w_x_6_33;
wire w_x_5_30;
wire w_x_5_31;
wire w_x_5_32;
wire w_x_5_33;
wire w_x_4_30;
wire w_x_4_31;
wire w_x_4_32;
wire w_x_4_33;
wire w_x_3_30;
wire w_x_3_31;
wire w_x_3_32;
wire w_x_3_33;
wire w_x_2_30;
wire w_x_2_31;
wire w_x_2_32;
wire w_x_2_33;
wire w_x_1_30;
wire w_x_1_31;
wire w_x_1_32;
wire w_x_1_33;
wire w_x_0_30;
wire w_x_0_31;
wire w_x_0_32;
wire w_x_0_33;
wire w_pattern_0_266;
wire w_pattern_0_267;
wire w_pattern_0_268;
wire w_pattern_0_269;
wire w_pattern_0_270;
wire w_pattern_0_271;
wire w_pattern_0_272;
wire w_pattern_0_273;
wire w_pattern_0_274;
wire w_pattern_0_275;
wire w_pattern_0_276;
wire w_pattern_0_277;
wire w_pattern_0_278;
wire w_pattern_0_279;
wire w_pattern_0_280;
wire w_pattern_0_281;
wire w_pattern_0_282;
wire w_pattern_0_283;
wire w_pattern_0_284;
wire w_pattern_0_285;
wire w_pattern_0_286;
wire w_pattern_0_287;
wire w_pattern_0_288;
wire w_pattern_0_289;
wire w_pattern_0_290;
wire w_pattern_0_291;
wire w_pattern_0_292;
wire w_pattern_0_293;
wire w_pattern_0_294;
wire w_pattern_0_295;
wire w_pattern_0_296;
wire w_pattern_0_297;
wire w_pattern_0_298;
wire w_pattern_0_299;
wire w_pattern_0_300;
wire w_pattern_0_301;
wire w_pattern_0_302;
wire w_pattern_0_303;
wire w_pattern_0_304;
wire w_pattern_0_305;
wire w_pattern_0_306;
wire w_pattern_0_307;
wire w_pattern_0_308;
wire w_pattern_0_309;
wire w_pattern_0_310;
wire w_pattern_0_311;
wire w_pattern_0_312;
wire w_pattern_0_313;
wire w_pattern_0_314;
wire w_pattern_0_315;
wire w_pattern_0_316;
wire w_pattern_0_317;
wire w_pattern_0_318;
wire w_pattern_0_319;
wire w_pattern_0_320;
wire w_pattern_0_321;
wire w_pattern_0_322;
wire w_pattern_0_323;
wire w_pattern_0_324;
wire w_pattern_0_325;
wire w_pattern_0_326;
wire w_pattern_0_327;
wire w_pattern_0_328;
wire w_pattern_0_329;
wire n1027_3;
wire ff_sprite_collision_6;
wire ff_sprite_collision_x_8_7;
wire ff_current_plane_3_8;
wire n1175_7;
wire n1174_7;
wire n1173_7;
wire n1172_7;
wire n1171_7;
wire n1169_7;
wire n1168_7;
wire n1167_7;
wire n1165_7;
wire n1164_7;
wire n1163_8;
wire n1162_7;
wire n1160_7;
wire n1159_7;
wire n1158_7;
wire n1063_7;
wire n1062_7;
wire n1061_7;
wire n1060_7;
wire n923_9;
wire n922_9;
wire n920_10;
wire n1027_4;
wire n1027_5;
wire n1027_6;
wire n1027_7;
wire n223_5;
wire n215_5;
wire n733_5;
wire ff_active_9;
wire ff_sprite_collision_7;
wire ff_sprite_collision_8;
wire n1170_8;
wire n1161_8;
wire n921_10;
wire n1027_8;
wire n1027_9;
wire n1027_10;
wire n1027_11;
wire n1027_12;
wire ff_sprite_collision_9;
wire ff_sprite_collision_10;
wire n921_12;
wire n1168_10;
wire n1170_10;
wire n1157_9;
wire n1161_10;
wire n741_6;
wire n546_6;
wire n231_6;
wire n239_7;
wire n749_6;
wire n554_6;
wire n247_6;
wire n255_7;
wire n757_6;
wire n562_6;
wire n263_6;
wire n271_7;
wire n773_6;
wire n578_6;
wire n295_6;
wire n303_7;
wire n781_6;
wire n586_6;
wire n311_6;
wire n319_7;
wire n789_6;
wire n594_6;
wire n327_6;
wire n335_7;
wire n1159_12;
wire n538_7;
wire n910_9;
wire n1059_10;
wire ff_pre_pixel_color_en_12;
wire n1256_10;
wire n1257_10;
wire n1258_10;
wire n1259_10;
wire n1260_10;
wire n287_9;
wire n279_6;
wire n570_6;
wire n765_6;
wire n223_10;
wire n215_7;
wire n538_9;
wire n733_7;
wire ff_color_en;
wire ff_active_33;
wire ff_pre_pixel_color_en;
wire ff_pixel_color_en;
wire w_offset_x_0_3;
wire w_offset_x_1_3;
wire w_offset_x_2_3;
wire w_offset_x_3_3;
wire w_offset_x_4_3;
wire w_offset_x_5_3;
wire w_offset_x_6_3;
wire w_offset_x_7_3;
wire n983_9;
wire n937_1_SUM;
wire n937_3;
wire n938_1_SUM;
wire n938_3;
wire n939_1_SUM;
wire n939_3;
wire n940_1_SUM;
wire n941_2;
wire w_color_7_35;
wire w_color_7_37;
wire w_color_3_35;
wire w_color_3_37;
wire w_color_2_35;
wire w_color_2_37;
wire w_color_1_35;
wire w_color_1_37;
wire w_color_0_35;
wire w_color_0_37;
wire w_x_7_35;
wire w_x_7_37;
wire w_x_6_35;
wire w_x_6_37;
wire w_x_5_35;
wire w_x_5_37;
wire w_x_4_35;
wire w_x_4_37;
wire w_x_3_35;
wire w_x_3_37;
wire w_x_2_35;
wire w_x_2_37;
wire w_x_1_35;
wire w_x_1_37;
wire w_x_0_35;
wire w_x_0_37;
wire w_pattern_0_331;
wire w_pattern_0_333;
wire w_pattern_0_335;
wire w_pattern_0_337;
wire w_pattern_0_339;
wire w_pattern_0_341;
wire w_pattern_0_343;
wire w_pattern_0_345;
wire w_pattern_0_347;
wire w_pattern_0_349;
wire w_pattern_0_351;
wire w_pattern_0_353;
wire w_pattern_0_355;
wire w_pattern_0_357;
wire w_pattern_0_359;
wire w_pattern_0_361;
wire w_pattern_0_363;
wire w_pattern_0_365;
wire w_pattern_0_367;
wire w_pattern_0_369;
wire w_pattern_0_371;
wire w_pattern_0_373;
wire w_pattern_0_375;
wire w_pattern_0_377;
wire w_pattern_0_379;
wire w_pattern_0_381;
wire w_pattern_0_383;
wire w_pattern_0_385;
wire w_pattern_0_387;
wire w_pattern_0_389;
wire w_pattern_0_391;
wire w_pattern_0_393;
wire w_pattern_0_395;
wire w_pattern_0_397;
wire w_pattern_0_399;
wire w_pattern_0_401;
wire w_pattern_0_403;
wire w_pattern_0_405;
wire w_pattern_0_407;
wire w_pattern_0_409;
wire w_pattern_0_411;
wire w_pattern_0_413;
wire w_pattern_0_415;
wire w_pattern_0_417;
wire w_pattern_0_419;
wire w_pattern_0_421;
wire w_pattern_0_423;
wire w_pattern_0_425;
wire w_pattern_0_427;
wire w_pattern_0_429;
wire w_pattern_0_431;
wire w_pattern_0_433;
wire w_pattern_0_435;
wire w_pattern_0_437;
wire w_pattern_0_439;
wire w_pattern_0_441;
wire w_pattern_0_443;
wire w_pattern_0_445;
wire w_pattern_0_447;
wire w_pattern_0_449;
wire [1:0] w_bit_sel;
wire [15:0] ff_pattern0;
wire [15:0] ff_pattern1;
wire [15:0] ff_pattern2;
wire [15:0] ff_pattern3;
wire [15:0] ff_pattern4;
wire [15:0] ff_pattern5;
wire [15:0] ff_pattern6;
wire [15:0] ff_pattern7;
wire [7:0] ff_color0;
wire [7:0] ff_color1;
wire [7:0] ff_color2;
wire [7:0] ff_color3;
wire [7:0] ff_color4;
wire [7:0] ff_color5;
wire [7:0] ff_color6;
wire [7:0] ff_color7;
wire [7:0] ff_x0;
wire [7:0] ff_x1;
wire [7:0] ff_x2;
wire [7:0] ff_x3;
wire [7:0] ff_x4;
wire [7:0] ff_x5;
wire [7:0] ff_x6;
wire [7:0] ff_x7;
wire [3:0] ff_planes;
wire [3:0] ff_color;
wire [4:0] ff_pixel_color_d0;
wire [4:0] ff_pixel_color_d1;
wire [4:0] ff_pixel_color_d2;
wire [4:0] ff_pixel_color_d3;
wire [4:0] ff_pixel_color_d4;
wire [3:0] ff_pre_pixel_color;
wire [3:0] ff_current_plane;
wire [3:0] ff_pixel_color;
wire [8:0] w_offset_x;
wire [7:0] w_color_4;
wire [7:0] w_x;
wire VCC;
wire GND;
  LUT3 w_color_7_s32 (
    .F(w_color_7_30),
    .I0(ff_color0[7]),
    .I1(ff_color1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s32.INIT=8'hCA;
  LUT3 w_color_7_s33 (
    .F(w_color_7_31),
    .I0(ff_color2[7]),
    .I1(ff_color3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s33.INIT=8'hCA;
  LUT3 w_color_7_s34 (
    .F(w_color_7_32),
    .I0(ff_color4[7]),
    .I1(ff_color5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s34.INIT=8'hCA;
  LUT3 w_color_7_s35 (
    .F(w_color_7_33),
    .I0(ff_color6[7]),
    .I1(ff_color7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s35.INIT=8'hCA;
  LUT3 w_color_3_s32 (
    .F(w_color_3_30),
    .I0(ff_color0[3]),
    .I1(ff_color1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s32.INIT=8'hCA;
  LUT3 w_color_3_s33 (
    .F(w_color_3_31),
    .I0(ff_color2[3]),
    .I1(ff_color3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s33.INIT=8'hCA;
  LUT3 w_color_3_s34 (
    .F(w_color_3_32),
    .I0(ff_color4[3]),
    .I1(ff_color5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s34.INIT=8'hCA;
  LUT3 w_color_3_s35 (
    .F(w_color_3_33),
    .I0(ff_color6[3]),
    .I1(ff_color7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s35.INIT=8'hCA;
  LUT3 w_color_2_s32 (
    .F(w_color_2_30),
    .I0(ff_color0[2]),
    .I1(ff_color1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s32.INIT=8'hCA;
  LUT3 w_color_2_s33 (
    .F(w_color_2_31),
    .I0(ff_color2[2]),
    .I1(ff_color3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s33.INIT=8'hCA;
  LUT3 w_color_2_s34 (
    .F(w_color_2_32),
    .I0(ff_color4[2]),
    .I1(ff_color5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s34.INIT=8'hCA;
  LUT3 w_color_2_s35 (
    .F(w_color_2_33),
    .I0(ff_color6[2]),
    .I1(ff_color7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s35.INIT=8'hCA;
  LUT3 w_color_1_s32 (
    .F(w_color_1_30),
    .I0(ff_color0[1]),
    .I1(ff_color1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s32.INIT=8'hCA;
  LUT3 w_color_1_s33 (
    .F(w_color_1_31),
    .I0(ff_color2[1]),
    .I1(ff_color3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s33.INIT=8'hCA;
  LUT3 w_color_1_s34 (
    .F(w_color_1_32),
    .I0(ff_color4[1]),
    .I1(ff_color5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s34.INIT=8'hCA;
  LUT3 w_color_1_s35 (
    .F(w_color_1_33),
    .I0(ff_color6[1]),
    .I1(ff_color7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s35.INIT=8'hCA;
  LUT3 w_color_0_s32 (
    .F(w_color_0_30),
    .I0(ff_color0[0]),
    .I1(ff_color1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s32.INIT=8'hCA;
  LUT3 w_color_0_s33 (
    .F(w_color_0_31),
    .I0(ff_color2[0]),
    .I1(ff_color3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s33.INIT=8'hCA;
  LUT3 w_color_0_s34 (
    .F(w_color_0_32),
    .I0(ff_color4[0]),
    .I1(ff_color5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s34.INIT=8'hCA;
  LUT3 w_color_0_s35 (
    .F(w_color_0_33),
    .I0(ff_color6[0]),
    .I1(ff_color7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s35.INIT=8'hCA;
  LUT3 w_x_7_s32 (
    .F(w_x_7_30),
    .I0(ff_x0[7]),
    .I1(ff_x1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s32.INIT=8'hCA;
  LUT3 w_x_7_s33 (
    .F(w_x_7_31),
    .I0(ff_x2[7]),
    .I1(ff_x3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s33.INIT=8'hCA;
  LUT3 w_x_7_s34 (
    .F(w_x_7_32),
    .I0(ff_x4[7]),
    .I1(ff_x5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s34.INIT=8'hCA;
  LUT3 w_x_7_s35 (
    .F(w_x_7_33),
    .I0(ff_x6[7]),
    .I1(ff_x7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s35.INIT=8'hCA;
  LUT3 w_x_6_s32 (
    .F(w_x_6_30),
    .I0(ff_x0[6]),
    .I1(ff_x1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s32.INIT=8'hCA;
  LUT3 w_x_6_s33 (
    .F(w_x_6_31),
    .I0(ff_x2[6]),
    .I1(ff_x3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s33.INIT=8'hCA;
  LUT3 w_x_6_s34 (
    .F(w_x_6_32),
    .I0(ff_x4[6]),
    .I1(ff_x5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s34.INIT=8'hCA;
  LUT3 w_x_6_s35 (
    .F(w_x_6_33),
    .I0(ff_x6[6]),
    .I1(ff_x7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s35.INIT=8'hCA;
  LUT3 w_x_5_s32 (
    .F(w_x_5_30),
    .I0(ff_x0[5]),
    .I1(ff_x1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s32.INIT=8'hCA;
  LUT3 w_x_5_s33 (
    .F(w_x_5_31),
    .I0(ff_x2[5]),
    .I1(ff_x3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s33.INIT=8'hCA;
  LUT3 w_x_5_s34 (
    .F(w_x_5_32),
    .I0(ff_x4[5]),
    .I1(ff_x5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s34.INIT=8'hCA;
  LUT3 w_x_5_s35 (
    .F(w_x_5_33),
    .I0(ff_x6[5]),
    .I1(ff_x7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s35.INIT=8'hCA;
  LUT3 w_x_4_s32 (
    .F(w_x_4_30),
    .I0(ff_x0[4]),
    .I1(ff_x1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s32.INIT=8'hCA;
  LUT3 w_x_4_s33 (
    .F(w_x_4_31),
    .I0(ff_x2[4]),
    .I1(ff_x3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s33.INIT=8'hCA;
  LUT3 w_x_4_s34 (
    .F(w_x_4_32),
    .I0(ff_x4[4]),
    .I1(ff_x5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s34.INIT=8'hCA;
  LUT3 w_x_4_s35 (
    .F(w_x_4_33),
    .I0(ff_x6[4]),
    .I1(ff_x7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s35.INIT=8'hCA;
  LUT3 w_x_3_s32 (
    .F(w_x_3_30),
    .I0(ff_x0[3]),
    .I1(ff_x1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s32.INIT=8'hCA;
  LUT3 w_x_3_s33 (
    .F(w_x_3_31),
    .I0(ff_x2[3]),
    .I1(ff_x3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s33.INIT=8'hCA;
  LUT3 w_x_3_s34 (
    .F(w_x_3_32),
    .I0(ff_x4[3]),
    .I1(ff_x5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s34.INIT=8'hCA;
  LUT3 w_x_3_s35 (
    .F(w_x_3_33),
    .I0(ff_x6[3]),
    .I1(ff_x7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s35.INIT=8'hCA;
  LUT3 w_x_2_s32 (
    .F(w_x_2_30),
    .I0(ff_x0[2]),
    .I1(ff_x1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s32.INIT=8'hCA;
  LUT3 w_x_2_s33 (
    .F(w_x_2_31),
    .I0(ff_x2[2]),
    .I1(ff_x3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s33.INIT=8'hCA;
  LUT3 w_x_2_s34 (
    .F(w_x_2_32),
    .I0(ff_x4[2]),
    .I1(ff_x5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s34.INIT=8'hCA;
  LUT3 w_x_2_s35 (
    .F(w_x_2_33),
    .I0(ff_x6[2]),
    .I1(ff_x7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s35.INIT=8'hCA;
  LUT3 w_x_1_s32 (
    .F(w_x_1_30),
    .I0(ff_x0[1]),
    .I1(ff_x1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s32.INIT=8'hCA;
  LUT3 w_x_1_s33 (
    .F(w_x_1_31),
    .I0(ff_x2[1]),
    .I1(ff_x3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s33.INIT=8'hCA;
  LUT3 w_x_1_s34 (
    .F(w_x_1_32),
    .I0(ff_x4[1]),
    .I1(ff_x5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s34.INIT=8'hCA;
  LUT3 w_x_1_s35 (
    .F(w_x_1_33),
    .I0(ff_x6[1]),
    .I1(ff_x7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s35.INIT=8'hCA;
  LUT3 w_x_0_s32 (
    .F(w_x_0_30),
    .I0(ff_x0[0]),
    .I1(ff_x1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s32.INIT=8'hCA;
  LUT3 w_x_0_s33 (
    .F(w_x_0_31),
    .I0(ff_x2[0]),
    .I1(ff_x3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s33.INIT=8'hCA;
  LUT3 w_x_0_s34 (
    .F(w_x_0_32),
    .I0(ff_x4[0]),
    .I1(ff_x5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s34.INIT=8'hCA;
  LUT3 w_x_0_s35 (
    .F(w_x_0_33),
    .I0(ff_x6[0]),
    .I1(ff_x7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s35.INIT=8'hCA;
  LUT3 w_pattern_0_s443 (
    .F(w_pattern_0_266),
    .I0(ff_pattern0[0]),
    .I1(ff_pattern1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s443.INIT=8'hCA;
  LUT3 w_pattern_0_s444 (
    .F(w_pattern_0_267),
    .I0(ff_pattern2[0]),
    .I1(ff_pattern3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s444.INIT=8'hCA;
  LUT3 w_pattern_0_s445 (
    .F(w_pattern_0_268),
    .I0(ff_pattern4[0]),
    .I1(ff_pattern5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s445.INIT=8'hCA;
  LUT3 w_pattern_0_s446 (
    .F(w_pattern_0_269),
    .I0(ff_pattern6[0]),
    .I1(ff_pattern7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s446.INIT=8'hCA;
  LUT3 w_pattern_0_s447 (
    .F(w_pattern_0_270),
    .I0(ff_pattern0[1]),
    .I1(ff_pattern1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s447.INIT=8'hCA;
  LUT3 w_pattern_0_s448 (
    .F(w_pattern_0_271),
    .I0(ff_pattern2[1]),
    .I1(ff_pattern3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s448.INIT=8'hCA;
  LUT3 w_pattern_0_s449 (
    .F(w_pattern_0_272),
    .I0(ff_pattern4[1]),
    .I1(ff_pattern5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s449.INIT=8'hCA;
  LUT3 w_pattern_0_s450 (
    .F(w_pattern_0_273),
    .I0(ff_pattern6[1]),
    .I1(ff_pattern7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s450.INIT=8'hCA;
  LUT3 w_pattern_0_s451 (
    .F(w_pattern_0_274),
    .I0(ff_pattern0[2]),
    .I1(ff_pattern1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s451.INIT=8'hCA;
  LUT3 w_pattern_0_s452 (
    .F(w_pattern_0_275),
    .I0(ff_pattern2[2]),
    .I1(ff_pattern3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s452.INIT=8'hCA;
  LUT3 w_pattern_0_s453 (
    .F(w_pattern_0_276),
    .I0(ff_pattern4[2]),
    .I1(ff_pattern5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s453.INIT=8'hCA;
  LUT3 w_pattern_0_s454 (
    .F(w_pattern_0_277),
    .I0(ff_pattern6[2]),
    .I1(ff_pattern7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s454.INIT=8'hCA;
  LUT3 w_pattern_0_s455 (
    .F(w_pattern_0_278),
    .I0(ff_pattern0[3]),
    .I1(ff_pattern1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s455.INIT=8'hCA;
  LUT3 w_pattern_0_s456 (
    .F(w_pattern_0_279),
    .I0(ff_pattern2[3]),
    .I1(ff_pattern3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s456.INIT=8'hCA;
  LUT3 w_pattern_0_s457 (
    .F(w_pattern_0_280),
    .I0(ff_pattern4[3]),
    .I1(ff_pattern5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s457.INIT=8'hCA;
  LUT3 w_pattern_0_s458 (
    .F(w_pattern_0_281),
    .I0(ff_pattern6[3]),
    .I1(ff_pattern7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s458.INIT=8'hCA;
  LUT3 w_pattern_0_s459 (
    .F(w_pattern_0_282),
    .I0(ff_pattern0[4]),
    .I1(ff_pattern1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s459.INIT=8'hCA;
  LUT3 w_pattern_0_s460 (
    .F(w_pattern_0_283),
    .I0(ff_pattern2[4]),
    .I1(ff_pattern3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s460.INIT=8'hCA;
  LUT3 w_pattern_0_s461 (
    .F(w_pattern_0_284),
    .I0(ff_pattern4[4]),
    .I1(ff_pattern5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s461.INIT=8'hCA;
  LUT3 w_pattern_0_s462 (
    .F(w_pattern_0_285),
    .I0(ff_pattern6[4]),
    .I1(ff_pattern7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s462.INIT=8'hCA;
  LUT3 w_pattern_0_s463 (
    .F(w_pattern_0_286),
    .I0(ff_pattern0[5]),
    .I1(ff_pattern1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s463.INIT=8'hCA;
  LUT3 w_pattern_0_s464 (
    .F(w_pattern_0_287),
    .I0(ff_pattern2[5]),
    .I1(ff_pattern3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s464.INIT=8'hCA;
  LUT3 w_pattern_0_s465 (
    .F(w_pattern_0_288),
    .I0(ff_pattern4[5]),
    .I1(ff_pattern5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s465.INIT=8'hCA;
  LUT3 w_pattern_0_s466 (
    .F(w_pattern_0_289),
    .I0(ff_pattern6[5]),
    .I1(ff_pattern7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s466.INIT=8'hCA;
  LUT3 w_pattern_0_s467 (
    .F(w_pattern_0_290),
    .I0(ff_pattern0[6]),
    .I1(ff_pattern1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s467.INIT=8'hCA;
  LUT3 w_pattern_0_s468 (
    .F(w_pattern_0_291),
    .I0(ff_pattern2[6]),
    .I1(ff_pattern3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s468.INIT=8'hCA;
  LUT3 w_pattern_0_s469 (
    .F(w_pattern_0_292),
    .I0(ff_pattern4[6]),
    .I1(ff_pattern5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s469.INIT=8'hCA;
  LUT3 w_pattern_0_s470 (
    .F(w_pattern_0_293),
    .I0(ff_pattern6[6]),
    .I1(ff_pattern7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s470.INIT=8'hCA;
  LUT3 w_pattern_0_s471 (
    .F(w_pattern_0_294),
    .I0(ff_pattern0[7]),
    .I1(ff_pattern1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s471.INIT=8'hCA;
  LUT3 w_pattern_0_s472 (
    .F(w_pattern_0_295),
    .I0(ff_pattern2[7]),
    .I1(ff_pattern3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s472.INIT=8'hCA;
  LUT3 w_pattern_0_s473 (
    .F(w_pattern_0_296),
    .I0(ff_pattern4[7]),
    .I1(ff_pattern5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s473.INIT=8'hCA;
  LUT3 w_pattern_0_s474 (
    .F(w_pattern_0_297),
    .I0(ff_pattern6[7]),
    .I1(ff_pattern7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s474.INIT=8'hCA;
  LUT3 w_pattern_0_s475 (
    .F(w_pattern_0_298),
    .I0(ff_pattern0[8]),
    .I1(ff_pattern1[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s475.INIT=8'hCA;
  LUT3 w_pattern_0_s476 (
    .F(w_pattern_0_299),
    .I0(ff_pattern2[8]),
    .I1(ff_pattern3[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s476.INIT=8'hCA;
  LUT3 w_pattern_0_s477 (
    .F(w_pattern_0_300),
    .I0(ff_pattern4[8]),
    .I1(ff_pattern5[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s477.INIT=8'hCA;
  LUT3 w_pattern_0_s478 (
    .F(w_pattern_0_301),
    .I0(ff_pattern6[8]),
    .I1(ff_pattern7[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s478.INIT=8'hCA;
  LUT3 w_pattern_0_s479 (
    .F(w_pattern_0_302),
    .I0(ff_pattern0[9]),
    .I1(ff_pattern1[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s479.INIT=8'hCA;
  LUT3 w_pattern_0_s480 (
    .F(w_pattern_0_303),
    .I0(ff_pattern2[9]),
    .I1(ff_pattern3[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s480.INIT=8'hCA;
  LUT3 w_pattern_0_s481 (
    .F(w_pattern_0_304),
    .I0(ff_pattern4[9]),
    .I1(ff_pattern5[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s481.INIT=8'hCA;
  LUT3 w_pattern_0_s482 (
    .F(w_pattern_0_305),
    .I0(ff_pattern6[9]),
    .I1(ff_pattern7[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s482.INIT=8'hCA;
  LUT3 w_pattern_0_s483 (
    .F(w_pattern_0_306),
    .I0(ff_pattern0[10]),
    .I1(ff_pattern1[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s483.INIT=8'hCA;
  LUT3 w_pattern_0_s484 (
    .F(w_pattern_0_307),
    .I0(ff_pattern2[10]),
    .I1(ff_pattern3[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s484.INIT=8'hCA;
  LUT3 w_pattern_0_s485 (
    .F(w_pattern_0_308),
    .I0(ff_pattern4[10]),
    .I1(ff_pattern5[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s485.INIT=8'hCA;
  LUT3 w_pattern_0_s486 (
    .F(w_pattern_0_309),
    .I0(ff_pattern6[10]),
    .I1(ff_pattern7[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s486.INIT=8'hCA;
  LUT3 w_pattern_0_s487 (
    .F(w_pattern_0_310),
    .I0(ff_pattern0[11]),
    .I1(ff_pattern1[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s487.INIT=8'hCA;
  LUT3 w_pattern_0_s488 (
    .F(w_pattern_0_311),
    .I0(ff_pattern2[11]),
    .I1(ff_pattern3[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s488.INIT=8'hCA;
  LUT3 w_pattern_0_s489 (
    .F(w_pattern_0_312),
    .I0(ff_pattern4[11]),
    .I1(ff_pattern5[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s489.INIT=8'hCA;
  LUT3 w_pattern_0_s490 (
    .F(w_pattern_0_313),
    .I0(ff_pattern6[11]),
    .I1(ff_pattern7[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s490.INIT=8'hCA;
  LUT3 w_pattern_0_s491 (
    .F(w_pattern_0_314),
    .I0(ff_pattern0[12]),
    .I1(ff_pattern1[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s491.INIT=8'hCA;
  LUT3 w_pattern_0_s492 (
    .F(w_pattern_0_315),
    .I0(ff_pattern2[12]),
    .I1(ff_pattern3[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s492.INIT=8'hCA;
  LUT3 w_pattern_0_s493 (
    .F(w_pattern_0_316),
    .I0(ff_pattern4[12]),
    .I1(ff_pattern5[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s493.INIT=8'hCA;
  LUT3 w_pattern_0_s494 (
    .F(w_pattern_0_317),
    .I0(ff_pattern6[12]),
    .I1(ff_pattern7[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s494.INIT=8'hCA;
  LUT3 w_pattern_0_s495 (
    .F(w_pattern_0_318),
    .I0(ff_pattern0[13]),
    .I1(ff_pattern1[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s495.INIT=8'hCA;
  LUT3 w_pattern_0_s496 (
    .F(w_pattern_0_319),
    .I0(ff_pattern2[13]),
    .I1(ff_pattern3[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s496.INIT=8'hCA;
  LUT3 w_pattern_0_s497 (
    .F(w_pattern_0_320),
    .I0(ff_pattern4[13]),
    .I1(ff_pattern5[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s497.INIT=8'hCA;
  LUT3 w_pattern_0_s498 (
    .F(w_pattern_0_321),
    .I0(ff_pattern6[13]),
    .I1(ff_pattern7[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s498.INIT=8'hCA;
  LUT3 w_pattern_0_s499 (
    .F(w_pattern_0_322),
    .I0(ff_pattern0[14]),
    .I1(ff_pattern1[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s499.INIT=8'hCA;
  LUT3 w_pattern_0_s500 (
    .F(w_pattern_0_323),
    .I0(ff_pattern2[14]),
    .I1(ff_pattern3[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s500.INIT=8'hCA;
  LUT3 w_pattern_0_s501 (
    .F(w_pattern_0_324),
    .I0(ff_pattern4[14]),
    .I1(ff_pattern5[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s501.INIT=8'hCA;
  LUT3 w_pattern_0_s502 (
    .F(w_pattern_0_325),
    .I0(ff_pattern6[14]),
    .I1(ff_pattern7[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s502.INIT=8'hCA;
  LUT3 w_pattern_0_s503 (
    .F(w_pattern_0_326),
    .I0(ff_pattern0[15]),
    .I1(ff_pattern1[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s503.INIT=8'hCA;
  LUT3 w_pattern_0_s504 (
    .F(w_pattern_0_327),
    .I0(ff_pattern2[15]),
    .I1(ff_pattern3[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s504.INIT=8'hCA;
  LUT3 w_pattern_0_s505 (
    .F(w_pattern_0_328),
    .I0(ff_pattern4[15]),
    .I1(ff_pattern5[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s505.INIT=8'hCA;
  LUT3 w_pattern_0_s506 (
    .F(w_pattern_0_329),
    .I0(ff_pattern6[15]),
    .I1(ff_pattern7[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s506.INIT=8'hCA;
  LUT3 w_bit_sel_1_s0 (
    .F(w_bit_sel[1]),
    .I0(w_offset_x[1]),
    .I1(w_offset_x[2]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_1_s0.INIT=8'hCA;
  LUT3 w_bit_sel_0_s0 (
    .F(w_bit_sel[0]),
    .I0(w_offset_x[0]),
    .I1(w_offset_x[1]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_0_s0.INIT=8'hCA;
  LUT4 n1027_s0 (
    .F(n1027_3),
    .I0(n1027_4),
    .I1(n1027_5),
    .I2(n1027_6),
    .I3(n1027_7) 
);
defparam n1027_s0.INIT=16'h0100;
  LUT3 ff_sprite_collision_s3 (
    .F(ff_sprite_collision_6),
    .I0(ff_sprite_collision_7),
    .I1(ff_sprite_collision_8),
    .I2(n1195_7) 
);
defparam ff_sprite_collision_s3.INIT=8'h4F;
  LUT3 ff_sprite_collision_x_8_s4 (
    .F(ff_sprite_collision_x_8_7),
    .I0(ff_sprite_collision_7),
    .I1(ff_sprite_collision_8),
    .I2(n1195_7) 
);
defparam ff_sprite_collision_x_8_s4.INIT=8'hE0;
  LUT4 ff_current_plane_3_s3 (
    .F(ff_current_plane_3_8),
    .I0(ff_active_33),
    .I1(n941_2),
    .I2(ff_state_1_7),
    .I3(ff_active_9) 
);
defparam ff_current_plane_3_s3.INIT=16'h00F8;
  LUT2 n1175_s2 (
    .F(n1175_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[0]) 
);
defparam n1175_s2.INIT=4'h4;
  LUT2 n1174_s2 (
    .F(n1174_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[1]) 
);
defparam n1174_s2.INIT=4'h4;
  LUT2 n1173_s2 (
    .F(n1173_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[2]) 
);
defparam n1173_s2.INIT=4'h4;
  LUT2 n1172_s2 (
    .F(n1172_7),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(ff_sprite_collision_7) 
);
defparam n1172_s2.INIT=4'h1;
  LUT3 n1171_s2 (
    .F(n1171_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(w_pixel_pos_y_Z[4]) 
);
defparam n1171_s2.INIT=8'h14;
  LUT4 n1169_s2 (
    .F(n1169_7),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(n1170_8),
    .I2(ff_sprite_collision_7),
    .I3(w_pixel_pos_y_Z[6]) 
);
defparam n1169_s2.INIT=16'h0708;
  LUT3 n1168_s2 (
    .F(n1168_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n1168_10) 
);
defparam n1168_s2.INIT=8'h14;
  LUT3 n1167_s2 (
    .F(n1167_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n1168_10) 
);
defparam n1167_s2.INIT=8'h40;
  LUT2 n1165_s2 (
    .F(n1165_7),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[4]) 
);
defparam n1165_s2.INIT=4'h4;
  LUT2 n1164_s2 (
    .F(n1164_7),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[5]) 
);
defparam n1164_s2.INIT=4'h4;
  LUT2 n1163_s3 (
    .F(n1163_8),
    .I0(w_screen_pos_x_Z[6]),
    .I1(ff_sprite_collision_7) 
);
defparam n1163_s3.INIT=4'h1;
  LUT3 n1162_s2 (
    .F(n1162_7),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[7]),
    .I2(w_screen_pos_x_Z[6]) 
);
defparam n1162_s2.INIT=8'h41;
  LUT4 n1160_s2 (
    .F(n1160_7),
    .I0(n1161_8),
    .I1(w_screen_pos_x_Z[8]),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[9]) 
);
defparam n1160_s2.INIT=16'h0B04;
  LUT3 n1159_s2 (
    .F(n1159_7),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[10]),
    .I2(n1159_12) 
);
defparam n1159_s2.INIT=8'h14;
  LUT4 n1158_s2 (
    .F(n1158_7),
    .I0(w_screen_pos_x_Z[10]),
    .I1(n1159_12),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n1158_s2.INIT=16'h0708;
  LUT2 n1063_s2 (
    .F(n1063_7),
    .I0(n878_16),
    .I1(ff_color[0]) 
);
defparam n1063_s2.INIT=4'h4;
  LUT2 n1062_s2 (
    .F(n1062_7),
    .I0(n878_16),
    .I1(ff_color[1]) 
);
defparam n1062_s2.INIT=4'h4;
  LUT2 n1061_s2 (
    .F(n1061_7),
    .I0(n878_16),
    .I1(ff_color[2]) 
);
defparam n1061_s2.INIT=4'h4;
  LUT2 n1060_s2 (
    .F(n1060_7),
    .I0(n878_16),
    .I1(ff_color[3]) 
);
defparam n1060_s2.INIT=4'h4;
  LUT2 n923_s4 (
    .F(n923_9),
    .I0(ff_current_plane[0]),
    .I1(ff_state_1_7) 
);
defparam n923_s4.INIT=4'h1;
  LUT3 n922_s4 (
    .F(n922_9),
    .I0(ff_state_1_7),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[0]) 
);
defparam n922_s4.INIT=8'h14;
  LUT4 n920_s5 (
    .F(n920_10),
    .I0(ff_current_plane[2]),
    .I1(n921_10),
    .I2(ff_state_1_7),
    .I3(ff_current_plane[3]) 
);
defparam n920_s5.INIT=16'h0708;
  LUT4 n1195_s2 (
    .F(n1195_7),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]),
    .I2(n964_35),
    .I3(n1061_22) 
);
defparam n1195_s2.INIT=16'hEFFF;
  LUT4 n1027_s1 (
    .F(n1027_4),
    .I0(w_pattern_0_445),
    .I1(w_pattern_0_443),
    .I2(n1027_8),
    .I3(n1027_9) 
);
defparam n1027_s1.INIT=16'h0053;
  LUT4 n1027_s2 (
    .F(n1027_5),
    .I0(w_pattern_0_449),
    .I1(w_pattern_0_447),
    .I2(n1027_9),
    .I3(n1027_8) 
);
defparam n1027_s2.INIT=16'h5030;
  LUT4 n1027_s3 (
    .F(n1027_6),
    .I0(n1027_10),
    .I1(n1027_11),
    .I2(w_color_4[7]),
    .I3(w_offset_x[5]) 
);
defparam n1027_s3.INIT=16'h3FF5;
  LUT4 n1027_s4 (
    .F(n1027_7),
    .I0(w_screen_v_active),
    .I1(n941_2),
    .I2(ff_active_33),
    .I3(n1027_12) 
);
defparam n1027_s4.INIT=16'h8000;
  LUT4 n223_s2 (
    .F(n223_5),
    .I0(ff_state[1]),
    .I1(ff_active),
    .I2(ff_state[0]),
    .I3(n477_6) 
);
defparam n223_s2.INIT=16'h4000;
  LUT4 n215_s2 (
    .F(n215_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active),
    .I3(n477_6) 
);
defparam n215_s2.INIT=16'h4000;
  LUT4 n733_s2 (
    .F(n733_5),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_active),
    .I3(n477_6) 
);
defparam n733_s2.INIT=16'h1000;
  LUT4 ff_active_s4 (
    .F(ff_active_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n1333_18),
    .I3(n1333_21) 
);
defparam ff_active_s4.INIT=16'h1000;
  LUT4 ff_sprite_collision_s4 (
    .F(ff_sprite_collision_7),
    .I0(ff_status_register_pointer[3]),
    .I1(ff_status_register_pointer[2]),
    .I2(n959_42),
    .I3(n1061_22) 
);
defparam ff_sprite_collision_s4.INIT=16'h4000;
  LUT3 ff_sprite_collision_s5 (
    .F(ff_sprite_collision_8),
    .I0(n339_6),
    .I1(ff_pre_pixel_color_en),
    .I2(ff_sprite_collision_9) 
);
defparam ff_sprite_collision_s5.INIT=8'h40;
  LUT2 n1170_s3 (
    .F(n1170_8),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]) 
);
defparam n1170_s3.INIT=4'h8;
  LUT2 n1161_s3 (
    .F(n1161_8),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_screen_pos_x_Z[7]) 
);
defparam n1161_s3.INIT=4'h1;
  LUT2 n921_s5 (
    .F(n921_10),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]) 
);
defparam n921_s5.INIT=4'h8;
  LUT3 n1027_s5 (
    .F(n1027_8),
    .I0(w_offset_x[2]),
    .I1(w_offset_x[3]),
    .I2(reg_sprite_magify) 
);
defparam n1027_s5.INIT=8'hCA;
  LUT3 n1027_s6 (
    .F(n1027_9),
    .I0(w_offset_x[3]),
    .I1(w_offset_x[4]),
    .I2(reg_sprite_magify) 
);
defparam n1027_s6.INIT=8'hCA;
  LUT4 n1027_s7 (
    .F(n1027_10),
    .I0(w_offset_x[6]),
    .I1(w_offset_x[7]),
    .I2(w_offset_x[8]),
    .I3(n983_9) 
);
defparam n1027_s7.INIT=16'h0100;
  LUT4 n1027_s8 (
    .F(n1027_11),
    .I0(n983_9),
    .I1(w_offset_x[7]),
    .I2(w_offset_x[8]),
    .I3(w_offset_x[6]) 
);
defparam n1027_s8.INIT=16'h4000;
  LUT4 n1027_s9 (
    .F(n1027_12),
    .I0(w_offset_x[3]),
    .I1(w_offset_x[4]),
    .I2(reg_sprite_16x16),
    .I3(reg_sprite_magify) 
);
defparam n1027_s9.INIT=16'hF331;
  LUT3 ff_sprite_collision_s6 (
    .F(ff_sprite_collision_9),
    .I0(ff_sprite_collision_10),
    .I1(reg_color0_opaque),
    .I2(w_sprite_collision) 
);
defparam ff_sprite_collision_s6.INIT=8'h0D;
  LUT4 ff_sprite_collision_s7 (
    .F(ff_sprite_collision_10),
    .I0(ff_pre_pixel_color[0]),
    .I1(ff_pre_pixel_color[1]),
    .I2(ff_pre_pixel_color[2]),
    .I3(ff_pre_pixel_color[3]) 
);
defparam ff_sprite_collision_s7.INIT=16'h0001;
  LUT4 n921_s6 (
    .F(n921_12),
    .I0(ff_state_1_7),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane[0]) 
);
defparam n921_s6.INIT=16'h1444;
  LUT4 n1168_s4 (
    .F(n1168_10),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n1168_s4.INIT=16'h8000;
  LUT4 n1170_s4 (
    .F(n1170_10),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n1170_s4.INIT=16'h1444;
  LUT3 n223_s4 (
    .F(n223_8),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]) 
);
defparam n223_s4.INIT=8'h80;
  LUT4 n1157_s3 (
    .F(n1157_9),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[6]),
    .I2(w_screen_pos_x_Z[7]),
    .I3(n1333_21) 
);
defparam n1157_s3.INIT=16'h5400;
  LUT4 n1161_s4 (
    .F(n1161_10),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[8]),
    .I2(w_screen_pos_x_Z[6]),
    .I3(w_screen_pos_x_Z[7]) 
);
defparam n1161_s4.INIT=16'h1114;
  LUT4 n741_s2 (
    .F(n741_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n741_s2.INIT=16'h4000;
  LUT4 n546_s2 (
    .F(n546_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_7) 
);
defparam n546_s2.INIT=16'h4000;
  LUT4 n231_s2 (
    .F(n231_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n231_s2.INIT=16'h4000;
  LUT4 n239_s3 (
    .F(n239_7),
    .I0(n223_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n239_s3.INIT=16'h2000;
  LUT4 n749_s2 (
    .F(n749_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n749_s2.INIT=16'h4000;
  LUT4 n554_s2 (
    .F(n554_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n538_7) 
);
defparam n554_s2.INIT=16'h4000;
  LUT4 n247_s2 (
    .F(n247_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n247_s2.INIT=16'h4000;
  LUT4 n255_s3 (
    .F(n255_7),
    .I0(n223_5),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(w_makeup_plane[2]) 
);
defparam n255_s3.INIT=16'h2000;
  LUT4 n757_s2 (
    .F(n757_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n757_s2.INIT=16'h1000;
  LUT4 n562_s2 (
    .F(n562_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_7) 
);
defparam n562_s2.INIT=16'h1000;
  LUT4 n263_s2 (
    .F(n263_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n263_s2.INIT=16'h1000;
  LUT4 n271_s3 (
    .F(n271_7),
    .I0(n223_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n271_s3.INIT=16'h0200;
  LUT4 n773_s2 (
    .F(n773_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n733_5) 
);
defparam n773_s2.INIT=16'h1000;
  LUT4 n578_s2 (
    .F(n578_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n538_7) 
);
defparam n578_s2.INIT=16'h1000;
  LUT4 n295_s2 (
    .F(n295_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n215_5) 
);
defparam n295_s2.INIT=16'h1000;
  LUT4 n303_s3 (
    .F(n303_7),
    .I0(n223_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(w_makeup_plane[1]) 
);
defparam n303_s3.INIT=16'h0200;
  LUT4 n781_s2 (
    .F(n781_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n733_5) 
);
defparam n781_s2.INIT=16'h1000;
  LUT4 n586_s2 (
    .F(n586_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n538_7) 
);
defparam n586_s2.INIT=16'h1000;
  LUT4 n311_s2 (
    .F(n311_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n215_5) 
);
defparam n311_s2.INIT=16'h1000;
  LUT4 n319_s3 (
    .F(n319_7),
    .I0(n223_5),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(w_makeup_plane[0]) 
);
defparam n319_s3.INIT=16'h0200;
  LUT4 n789_s2 (
    .F(n789_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n789_s2.INIT=16'h0100;
  LUT4 n594_s2 (
    .F(n594_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_7) 
);
defparam n594_s2.INIT=16'h0100;
  LUT4 n327_s2 (
    .F(n327_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n327_s2.INIT=16'h0100;
  LUT4 n335_s3 (
    .F(n335_7),
    .I0(n223_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n335_s3.INIT=16'h0002;
  LUT4 n1159_s5 (
    .F(n1159_12),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_screen_pos_x_Z[7]),
    .I2(w_screen_pos_x_Z[8]),
    .I3(w_screen_pos_x_Z[9]) 
);
defparam n1159_s5.INIT=16'hE000;
  LUT4 n538_s3 (
    .F(n538_7),
    .I0(ff_active),
    .I1(n477_6),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n538_s3.INIT=16'h8000;
  LUT4 n910_s3 (
    .F(n910_9),
    .I0(ff_active_9),
    .I1(ff_active_33),
    .I2(reg_display_on),
    .I3(n878_16) 
);
defparam n910_s3.INIT=16'hF044;
  LUT4 n1059_s4 (
    .F(n1059_10),
    .I0(n339_6),
    .I1(ff_pre_pixel_color_en),
    .I2(ff_color_en),
    .I3(n878_16) 
);
defparam n1059_s4.INIT=16'h00F4;
  LUT3 ff_pre_pixel_color_en_s5 (
    .F(ff_pre_pixel_color_en_12),
    .I0(n878_16),
    .I1(n339_6),
    .I2(ff_pre_pixel_color_en) 
);
defparam ff_pre_pixel_color_en_s5.INIT=8'hEF;
  LUT4 n1256_s4 (
    .F(n1256_10),
    .I0(ff_pixel_color_en),
    .I1(ff_pre_pixel_color_en),
    .I2(n878_16),
    .I3(n339_6) 
);
defparam n1256_s4.INIT=16'h0C0A;
  LUT4 n1257_s4 (
    .F(n1257_10),
    .I0(ff_pixel_color[3]),
    .I1(ff_pre_pixel_color[3]),
    .I2(n878_16),
    .I3(n339_6) 
);
defparam n1257_s4.INIT=16'h0C0A;
  LUT4 n1258_s4 (
    .F(n1258_10),
    .I0(ff_pixel_color[2]),
    .I1(ff_pre_pixel_color[2]),
    .I2(n878_16),
    .I3(n339_6) 
);
defparam n1258_s4.INIT=16'h0C0A;
  LUT4 n1259_s4 (
    .F(n1259_10),
    .I0(ff_pixel_color[1]),
    .I1(ff_pre_pixel_color[1]),
    .I2(n878_16),
    .I3(n339_6) 
);
defparam n1259_s4.INIT=16'h0C0A;
  LUT4 n1260_s4 (
    .F(n1260_10),
    .I0(ff_pixel_color[0]),
    .I1(ff_pre_pixel_color[0]),
    .I2(n878_16),
    .I3(n339_6) 
);
defparam n1260_s4.INIT=16'h0C0A;
  LUT4 n287_s4 (
    .F(n287_9),
    .I0(n223_5),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(w_makeup_plane[1]) 
);
defparam n287_s4.INIT=16'h2000;
  LUT4 n279_s2 (
    .F(n279_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(n215_5) 
);
defparam n279_s2.INIT=16'h4000;
  LUT4 n570_s2 (
    .F(n570_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(n538_7) 
);
defparam n570_s2.INIT=16'h4000;
  LUT4 n765_s2 (
    .F(n765_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(n733_5) 
);
defparam n765_s2.INIT=16'h4000;
  LUT4 n223_s5 (
    .F(n223_10),
    .I0(n223_5),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(w_makeup_plane[1]) 
);
defparam n223_s5.INIT=16'h8000;
  LUT4 n215_s3 (
    .F(n215_7),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(n215_5) 
);
defparam n215_s3.INIT=16'h8000;
  LUT4 n538_s4 (
    .F(n538_9),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(n538_7) 
);
defparam n538_s4.INIT=16'h8000;
  LUT4 n733_s3 (
    .F(n733_7),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(n733_5) 
);
defparam n733_s3.INIT=16'h8000;
  DFFCE ff_pattern0_14_s0 (
    .Q(ff_pattern0[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_13_s0 (
    .Q(ff_pattern0[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_12_s0 (
    .Q(ff_pattern0[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_11_s0 (
    .Q(ff_pattern0[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_10_s0 (
    .Q(ff_pattern0[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_9_s0 (
    .Q(ff_pattern0[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_8_s0 (
    .Q(ff_pattern0[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_15_s0 (
    .Q(ff_pattern1[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_14_s0 (
    .Q(ff_pattern1[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_13_s0 (
    .Q(ff_pattern1[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_12_s0 (
    .Q(ff_pattern1[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_11_s0 (
    .Q(ff_pattern1[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_10_s0 (
    .Q(ff_pattern1[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_9_s0 (
    .Q(ff_pattern1[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_8_s0 (
    .Q(ff_pattern1[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_15_s0 (
    .Q(ff_pattern2[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_14_s0 (
    .Q(ff_pattern2[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_13_s0 (
    .Q(ff_pattern2[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_12_s0 (
    .Q(ff_pattern2[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_11_s0 (
    .Q(ff_pattern2[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_10_s0 (
    .Q(ff_pattern2[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_9_s0 (
    .Q(ff_pattern2[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_8_s0 (
    .Q(ff_pattern2[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_15_s0 (
    .Q(ff_pattern3[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_14_s0 (
    .Q(ff_pattern3[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_13_s0 (
    .Q(ff_pattern3[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_12_s0 (
    .Q(ff_pattern3[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_11_s0 (
    .Q(ff_pattern3[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_10_s0 (
    .Q(ff_pattern3[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_9_s0 (
    .Q(ff_pattern3[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_8_s0 (
    .Q(ff_pattern3[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n287_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n287_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n287_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n287_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n287_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n287_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n287_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n287_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_15_s0 (
    .Q(ff_pattern4[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_14_s0 (
    .Q(ff_pattern4[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_13_s0 (
    .Q(ff_pattern4[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_12_s0 (
    .Q(ff_pattern4[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_11_s0 (
    .Q(ff_pattern4[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_10_s0 (
    .Q(ff_pattern4[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_9_s0 (
    .Q(ff_pattern4[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_8_s0 (
    .Q(ff_pattern4[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_15_s0 (
    .Q(ff_pattern5[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_14_s0 (
    .Q(ff_pattern5[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_13_s0 (
    .Q(ff_pattern5[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_12_s0 (
    .Q(ff_pattern5[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_11_s0 (
    .Q(ff_pattern5[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_10_s0 (
    .Q(ff_pattern5[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_9_s0 (
    .Q(ff_pattern5[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_8_s0 (
    .Q(ff_pattern5[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_15_s0 (
    .Q(ff_pattern6[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_14_s0 (
    .Q(ff_pattern6[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_13_s0 (
    .Q(ff_pattern6[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_12_s0 (
    .Q(ff_pattern6[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_11_s0 (
    .Q(ff_pattern6[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_10_s0 (
    .Q(ff_pattern6[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_9_s0 (
    .Q(ff_pattern6[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_8_s0 (
    .Q(ff_pattern6[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_15_s0 (
    .Q(ff_pattern7[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_14_s0 (
    .Q(ff_pattern7[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_13_s0 (
    .Q(ff_pattern7[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_12_s0 (
    .Q(ff_pattern7[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_11_s0 (
    .Q(ff_pattern7[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_10_s0 (
    .Q(ff_pattern7[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_9_s0 (
    .Q(ff_pattern7[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_8_s0 (
    .Q(ff_pattern7[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n223_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n223_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n223_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n223_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n223_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n223_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n223_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n223_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_7_s0 (
    .Q(ff_color0[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_3_s0 (
    .Q(ff_color0[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_2_s0 (
    .Q(ff_color0[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_1_s0 (
    .Q(ff_color0[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_0_s0 (
    .Q(ff_color0[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_7_s0 (
    .Q(ff_color1[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_3_s0 (
    .Q(ff_color1[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_2_s0 (
    .Q(ff_color1[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_1_s0 (
    .Q(ff_color1[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_0_s0 (
    .Q(ff_color1[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_7_s0 (
    .Q(ff_color2[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_3_s0 (
    .Q(ff_color2[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_2_s0 (
    .Q(ff_color2[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_1_s0 (
    .Q(ff_color2[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_0_s0 (
    .Q(ff_color2[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_7_s0 (
    .Q(ff_color3[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_3_s0 (
    .Q(ff_color3[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_2_s0 (
    .Q(ff_color3[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_1_s0 (
    .Q(ff_color3[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_0_s0 (
    .Q(ff_color3[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_7_s0 (
    .Q(ff_color4[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_3_s0 (
    .Q(ff_color4[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_2_s0 (
    .Q(ff_color4[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_1_s0 (
    .Q(ff_color4[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_0_s0 (
    .Q(ff_color4[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_7_s0 (
    .Q(ff_color5[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_3_s0 (
    .Q(ff_color5[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_2_s0 (
    .Q(ff_color5[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_1_s0 (
    .Q(ff_color5[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_0_s0 (
    .Q(ff_color5[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_7_s0 (
    .Q(ff_color6[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_3_s0 (
    .Q(ff_color6[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_2_s0 (
    .Q(ff_color6[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_1_s0 (
    .Q(ff_color6[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_0_s0 (
    .Q(ff_color6[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_7_s0 (
    .Q(ff_color7[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n538_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_3_s0 (
    .Q(ff_color7[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n538_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_2_s0 (
    .Q(ff_color7[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n538_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_1_s0 (
    .Q(ff_color7[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n538_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_0_s0 (
    .Q(ff_color7[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n538_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_7_s0 (
    .Q(ff_x0[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_6_s0 (
    .Q(ff_x0[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_5_s0 (
    .Q(ff_x0[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_4_s0 (
    .Q(ff_x0[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_3_s0 (
    .Q(ff_x0[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_2_s0 (
    .Q(ff_x0[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_1_s0 (
    .Q(ff_x0[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_0_s0 (
    .Q(ff_x0[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_7_s0 (
    .Q(ff_x1[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_6_s0 (
    .Q(ff_x1[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_5_s0 (
    .Q(ff_x1[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_4_s0 (
    .Q(ff_x1[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_3_s0 (
    .Q(ff_x1[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_2_s0 (
    .Q(ff_x1[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_1_s0 (
    .Q(ff_x1[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_0_s0 (
    .Q(ff_x1[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_7_s0 (
    .Q(ff_x2[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_6_s0 (
    .Q(ff_x2[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_5_s0 (
    .Q(ff_x2[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_4_s0 (
    .Q(ff_x2[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_3_s0 (
    .Q(ff_x2[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_2_s0 (
    .Q(ff_x2[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_1_s0 (
    .Q(ff_x2[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_0_s0 (
    .Q(ff_x2[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_7_s0 (
    .Q(ff_x3[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_6_s0 (
    .Q(ff_x3[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_5_s0 (
    .Q(ff_x3[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_4_s0 (
    .Q(ff_x3[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_3_s0 (
    .Q(ff_x3[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_2_s0 (
    .Q(ff_x3[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_1_s0 (
    .Q(ff_x3[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_0_s0 (
    .Q(ff_x3[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_7_s0 (
    .Q(ff_x4[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_6_s0 (
    .Q(ff_x4[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_5_s0 (
    .Q(ff_x4[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_4_s0 (
    .Q(ff_x4[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_3_s0 (
    .Q(ff_x4[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_2_s0 (
    .Q(ff_x4[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_1_s0 (
    .Q(ff_x4[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_0_s0 (
    .Q(ff_x4[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_7_s0 (
    .Q(ff_x5[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_6_s0 (
    .Q(ff_x5[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_5_s0 (
    .Q(ff_x5[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_4_s0 (
    .Q(ff_x5[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_3_s0 (
    .Q(ff_x5[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_2_s0 (
    .Q(ff_x5[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_1_s0 (
    .Q(ff_x5[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_0_s0 (
    .Q(ff_x5[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_7_s0 (
    .Q(ff_x6[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_6_s0 (
    .Q(ff_x6[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_5_s0 (
    .Q(ff_x6[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_4_s0 (
    .Q(ff_x6[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_3_s0 (
    .Q(ff_x6[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_2_s0 (
    .Q(ff_x6[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_1_s0 (
    .Q(ff_x6[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_0_s0 (
    .Q(ff_x6[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_7_s0 (
    .Q(ff_x7[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_6_s0 (
    .Q(ff_x7[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_5_s0 (
    .Q(ff_x7[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_4_s0 (
    .Q(ff_x7[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_3_s0 (
    .Q(ff_x7[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_2_s0 (
    .Q(ff_x7[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_1_s0 (
    .Q(ff_x7[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_0_s0 (
    .Q(ff_x7[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_3_s0 (
    .Q(ff_planes[3]),
    .D(w_selected_count[3]),
    .CLK(clk85m),
    .CE(n878_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_2_s0 (
    .Q(ff_planes[2]),
    .D(w_selected_count[2]),
    .CLK(clk85m),
    .CE(n878_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_1_s0 (
    .Q(ff_planes[1]),
    .D(w_selected_count[1]),
    .CLK(clk85m),
    .CE(n878_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_0_s0 (
    .Q(ff_planes[0]),
    .D(w_selected_count[0]),
    .CLK(clk85m),
    .CE(n878_16),
    .CLEAR(n36_6) 
);
  DFFC ff_color_en_s0 (
    .Q(ff_color_en),
    .D(n1027_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(w_color_4[3]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(w_color_4[2]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(w_color_4[1]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(w_color_4[0]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_8_s0 (
    .Q(w_sprite_collision_x[8]),
    .D(n1157_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_7_s0 (
    .Q(w_sprite_collision_x[7]),
    .D(n1158_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_6_s0 (
    .Q(w_sprite_collision_x[6]),
    .D(n1159_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_5_s0 (
    .Q(w_sprite_collision_x[5]),
    .D(n1160_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_4_s0 (
    .Q(w_sprite_collision_x[4]),
    .D(n1161_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_3_s0 (
    .Q(w_sprite_collision_x[3]),
    .D(n1162_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_2_s0 (
    .Q(w_sprite_collision_x[2]),
    .D(n1163_8),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_1_s0 (
    .Q(w_sprite_collision_x[1]),
    .D(n1164_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_0_s0 (
    .Q(w_sprite_collision_x[0]),
    .D(n1165_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_8_s0 (
    .Q(w_sprite_collision_y[8]),
    .D(n1167_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_7_s0 (
    .Q(w_sprite_collision_y[7]),
    .D(n1168_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_6_s0 (
    .Q(w_sprite_collision_y[6]),
    .D(n1169_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_5_s0 (
    .Q(w_sprite_collision_y[5]),
    .D(n1170_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_4_s0 (
    .Q(w_sprite_collision_y[4]),
    .D(n1171_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_3_s0 (
    .Q(w_sprite_collision_y[3]),
    .D(n1172_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_2_s0 (
    .Q(w_sprite_collision_y[2]),
    .D(n1173_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_1_s0 (
    .Q(w_sprite_collision_y[1]),
    .D(n1174_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_0_s0 (
    .Q(w_sprite_collision_y[0]),
    .D(n1175_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_4_s0 (
    .Q(ff_pixel_color_d0[4]),
    .D(ff_pixel_color_en),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_3_s0 (
    .Q(ff_pixel_color_d0[3]),
    .D(ff_pixel_color[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_2_s0 (
    .Q(ff_pixel_color_d0[2]),
    .D(ff_pixel_color[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_1_s0 (
    .Q(ff_pixel_color_d0[1]),
    .D(ff_pixel_color[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_0_s0 (
    .Q(ff_pixel_color_d0[0]),
    .D(ff_pixel_color[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_4_s0 (
    .Q(ff_pixel_color_d1[4]),
    .D(ff_pixel_color_d0[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_3_s0 (
    .Q(ff_pixel_color_d1[3]),
    .D(ff_pixel_color_d0[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_2_s0 (
    .Q(ff_pixel_color_d1[2]),
    .D(ff_pixel_color_d0[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_1_s0 (
    .Q(ff_pixel_color_d1[1]),
    .D(ff_pixel_color_d0[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_0_s0 (
    .Q(ff_pixel_color_d1[0]),
    .D(ff_pixel_color_d0[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_4_s0 (
    .Q(ff_pixel_color_d2[4]),
    .D(ff_pixel_color_d1[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_3_s0 (
    .Q(ff_pixel_color_d2[3]),
    .D(ff_pixel_color_d1[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_2_s0 (
    .Q(ff_pixel_color_d2[2]),
    .D(ff_pixel_color_d1[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_1_s0 (
    .Q(ff_pixel_color_d2[1]),
    .D(ff_pixel_color_d1[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_0_s0 (
    .Q(ff_pixel_color_d2[0]),
    .D(ff_pixel_color_d1[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_4_s0 (
    .Q(ff_pixel_color_d3[4]),
    .D(ff_pixel_color_d2[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_3_s0 (
    .Q(ff_pixel_color_d3[3]),
    .D(ff_pixel_color_d2[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_2_s0 (
    .Q(ff_pixel_color_d3[2]),
    .D(ff_pixel_color_d2[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_1_s0 (
    .Q(ff_pixel_color_d3[1]),
    .D(ff_pixel_color_d2[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_0_s0 (
    .Q(ff_pixel_color_d3[0]),
    .D(ff_pixel_color_d2[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_4_s0 (
    .Q(ff_pixel_color_d4[4]),
    .D(ff_pixel_color_d3[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_3_s0 (
    .Q(ff_pixel_color_d4[3]),
    .D(ff_pixel_color_d3[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_2_s0 (
    .Q(ff_pixel_color_d4[2]),
    .D(ff_pixel_color_d3[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_1_s0 (
    .Q(ff_pixel_color_d4[1]),
    .D(ff_pixel_color_d3[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_0_s0 (
    .Q(ff_pixel_color_d4[0]),
    .D(ff_pixel_color_d3[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_4_s0 (
    .Q(w_sprite_display_color_en),
    .D(ff_pixel_color_d4[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_3_s0 (
    .Q(w_sprite_display_color[3]),
    .D(ff_pixel_color_d4[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_2_s0 (
    .Q(w_sprite_display_color[2]),
    .D(ff_pixel_color_d4[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_1_s0 (
    .Q(w_sprite_display_color[1]),
    .D(ff_pixel_color_d4[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_0_s0 (
    .Q(w_sprite_display_color[0]),
    .D(ff_pixel_color_d4[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_15_s0 (
    .Q(ff_pattern0[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pre_pixel_color_3_s1 (
    .Q(ff_pre_pixel_color[3]),
    .D(n1060_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_12),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_3_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_2_s1 (
    .Q(ff_pre_pixel_color[2]),
    .D(n1061_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_12),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_2_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_1_s1 (
    .Q(ff_pre_pixel_color[1]),
    .D(n1062_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_12),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_0_s1 (
    .Q(ff_pre_pixel_color[0]),
    .D(n1063_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_12),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_0_s1.INIT=1'b0;
  DFFCE ff_sprite_collision_s1 (
    .Q(w_sprite_collision),
    .D(n1195_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_6),
    .CLEAR(n36_6) 
);
defparam ff_sprite_collision_s1.INIT=1'b0;
  DFFCE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n920_10),
    .CLK(clk85m),
    .CE(ff_current_plane_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n921_12),
    .CLK(clk85m),
    .CE(ff_current_plane_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n922_9),
    .CLK(clk85m),
    .CE(ff_current_plane_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_0_s1 (
    .Q(ff_current_plane[0]),
    .D(n923_9),
    .CLK(clk85m),
    .CE(ff_current_plane_3_8),
    .CLEAR(n36_6) 
);
  DFFC ff_active_s5 (
    .Q(ff_active_33),
    .D(n910_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_active_s5.INIT=1'b0;
  DFFC ff_pre_pixel_color_en_s4 (
    .Q(ff_pre_pixel_color_en),
    .D(n1059_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_en_s4.INIT=1'b0;
  DFFC ff_pixel_color_en_s4 (
    .Q(ff_pixel_color_en),
    .D(n1256_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_en_s4.INIT=1'b0;
  DFFC ff_pixel_color_3_s3 (
    .Q(ff_pixel_color[3]),
    .D(n1257_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_3_s3.INIT=1'b0;
  DFFC ff_pixel_color_2_s3 (
    .Q(ff_pixel_color[2]),
    .D(n1258_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_2_s3.INIT=1'b0;
  DFFC ff_pixel_color_1_s3 (
    .Q(ff_pixel_color[1]),
    .D(n1259_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_1_s3.INIT=1'b0;
  DFFC ff_pixel_color_0_s3 (
    .Q(ff_pixel_color[0]),
    .D(n1260_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_0_s3.INIT=1'b0;
  ALU w_offset_x_0_s (
    .SUM(w_offset_x[0]),
    .COUT(w_offset_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_x[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_x_0_s.ALU_MODE=1;
  ALU w_offset_x_1_s (
    .SUM(w_offset_x[1]),
    .COUT(w_offset_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_x[1]),
    .I3(GND),
    .CIN(w_offset_x_0_3) 
);
defparam w_offset_x_1_s.ALU_MODE=1;
  ALU w_offset_x_2_s (
    .SUM(w_offset_x[2]),
    .COUT(w_offset_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_x[2]),
    .I3(GND),
    .CIN(w_offset_x_1_3) 
);
defparam w_offset_x_2_s.ALU_MODE=1;
  ALU w_offset_x_3_s (
    .SUM(w_offset_x[3]),
    .COUT(w_offset_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_x[3]),
    .I3(GND),
    .CIN(w_offset_x_2_3) 
);
defparam w_offset_x_3_s.ALU_MODE=1;
  ALU w_offset_x_4_s (
    .SUM(w_offset_x[4]),
    .COUT(w_offset_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_x[4]),
    .I3(GND),
    .CIN(w_offset_x_3_3) 
);
defparam w_offset_x_4_s.ALU_MODE=1;
  ALU w_offset_x_5_s (
    .SUM(w_offset_x[5]),
    .COUT(w_offset_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(w_x[5]),
    .I3(GND),
    .CIN(w_offset_x_4_3) 
);
defparam w_offset_x_5_s.ALU_MODE=1;
  ALU w_offset_x_6_s (
    .SUM(w_offset_x[6]),
    .COUT(w_offset_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_x[6]),
    .I3(GND),
    .CIN(w_offset_x_5_3) 
);
defparam w_offset_x_6_s.ALU_MODE=1;
  ALU w_offset_x_7_s (
    .SUM(w_offset_x[7]),
    .COUT(w_offset_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(w_x[7]),
    .I3(GND),
    .CIN(w_offset_x_6_3) 
);
defparam w_offset_x_7_s.ALU_MODE=1;
  ALU w_offset_x_8_s (
    .SUM(w_offset_x[8]),
    .COUT(n983_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_offset_x_7_3) 
);
defparam w_offset_x_8_s.ALU_MODE=1;
  ALU n937_s0 (
    .SUM(n937_1_SUM),
    .COUT(n937_3),
    .I0(ff_current_plane[0]),
    .I1(ff_planes[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n937_s0.ALU_MODE=3;
  ALU n938_s0 (
    .SUM(n938_1_SUM),
    .COUT(n938_3),
    .I0(ff_current_plane[1]),
    .I1(ff_planes[1]),
    .I3(GND),
    .CIN(n937_3) 
);
defparam n938_s0.ALU_MODE=3;
  ALU n939_s0 (
    .SUM(n939_1_SUM),
    .COUT(n939_3),
    .I0(ff_current_plane[2]),
    .I1(ff_planes[2]),
    .I3(GND),
    .CIN(n938_3) 
);
defparam n939_s0.ALU_MODE=3;
  ALU n940_s0 (
    .SUM(n940_1_SUM),
    .COUT(n941_2),
    .I0(ff_current_plane[3]),
    .I1(ff_planes[3]),
    .I3(GND),
    .CIN(n939_3) 
);
defparam n940_s0.ALU_MODE=3;
  MUX2_LUT5 w_color_7_s30 (
    .O(w_color_7_35),
    .I0(w_color_7_30),
    .I1(w_color_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_7_s31 (
    .O(w_color_7_37),
    .I0(w_color_7_32),
    .I1(w_color_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s30 (
    .O(w_color_3_35),
    .I0(w_color_3_30),
    .I1(w_color_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s31 (
    .O(w_color_3_37),
    .I0(w_color_3_32),
    .I1(w_color_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s30 (
    .O(w_color_2_35),
    .I0(w_color_2_30),
    .I1(w_color_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s31 (
    .O(w_color_2_37),
    .I0(w_color_2_32),
    .I1(w_color_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s30 (
    .O(w_color_1_35),
    .I0(w_color_1_30),
    .I1(w_color_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s31 (
    .O(w_color_1_37),
    .I0(w_color_1_32),
    .I1(w_color_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s30 (
    .O(w_color_0_35),
    .I0(w_color_0_30),
    .I1(w_color_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s31 (
    .O(w_color_0_37),
    .I0(w_color_0_32),
    .I1(w_color_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s30 (
    .O(w_x_7_35),
    .I0(w_x_7_30),
    .I1(w_x_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s31 (
    .O(w_x_7_37),
    .I0(w_x_7_32),
    .I1(w_x_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s30 (
    .O(w_x_6_35),
    .I0(w_x_6_30),
    .I1(w_x_6_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s31 (
    .O(w_x_6_37),
    .I0(w_x_6_32),
    .I1(w_x_6_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s30 (
    .O(w_x_5_35),
    .I0(w_x_5_30),
    .I1(w_x_5_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s31 (
    .O(w_x_5_37),
    .I0(w_x_5_32),
    .I1(w_x_5_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s30 (
    .O(w_x_4_35),
    .I0(w_x_4_30),
    .I1(w_x_4_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s31 (
    .O(w_x_4_37),
    .I0(w_x_4_32),
    .I1(w_x_4_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s30 (
    .O(w_x_3_35),
    .I0(w_x_3_30),
    .I1(w_x_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s31 (
    .O(w_x_3_37),
    .I0(w_x_3_32),
    .I1(w_x_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s30 (
    .O(w_x_2_35),
    .I0(w_x_2_30),
    .I1(w_x_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s31 (
    .O(w_x_2_37),
    .I0(w_x_2_32),
    .I1(w_x_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s30 (
    .O(w_x_1_35),
    .I0(w_x_1_30),
    .I1(w_x_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s31 (
    .O(w_x_1_37),
    .I0(w_x_1_32),
    .I1(w_x_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s30 (
    .O(w_x_0_35),
    .I0(w_x_0_30),
    .I1(w_x_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s31 (
    .O(w_x_0_37),
    .I0(w_x_0_32),
    .I1(w_x_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s411 (
    .O(w_pattern_0_331),
    .I0(w_pattern_0_266),
    .I1(w_pattern_0_267),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s412 (
    .O(w_pattern_0_333),
    .I0(w_pattern_0_268),
    .I1(w_pattern_0_269),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s413 (
    .O(w_pattern_0_335),
    .I0(w_pattern_0_270),
    .I1(w_pattern_0_271),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s414 (
    .O(w_pattern_0_337),
    .I0(w_pattern_0_272),
    .I1(w_pattern_0_273),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s415 (
    .O(w_pattern_0_339),
    .I0(w_pattern_0_274),
    .I1(w_pattern_0_275),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s416 (
    .O(w_pattern_0_341),
    .I0(w_pattern_0_276),
    .I1(w_pattern_0_277),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s417 (
    .O(w_pattern_0_343),
    .I0(w_pattern_0_278),
    .I1(w_pattern_0_279),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s418 (
    .O(w_pattern_0_345),
    .I0(w_pattern_0_280),
    .I1(w_pattern_0_281),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s419 (
    .O(w_pattern_0_347),
    .I0(w_pattern_0_282),
    .I1(w_pattern_0_283),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s420 (
    .O(w_pattern_0_349),
    .I0(w_pattern_0_284),
    .I1(w_pattern_0_285),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s421 (
    .O(w_pattern_0_351),
    .I0(w_pattern_0_286),
    .I1(w_pattern_0_287),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s422 (
    .O(w_pattern_0_353),
    .I0(w_pattern_0_288),
    .I1(w_pattern_0_289),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s423 (
    .O(w_pattern_0_355),
    .I0(w_pattern_0_290),
    .I1(w_pattern_0_291),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s424 (
    .O(w_pattern_0_357),
    .I0(w_pattern_0_292),
    .I1(w_pattern_0_293),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s425 (
    .O(w_pattern_0_359),
    .I0(w_pattern_0_294),
    .I1(w_pattern_0_295),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s426 (
    .O(w_pattern_0_361),
    .I0(w_pattern_0_296),
    .I1(w_pattern_0_297),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s427 (
    .O(w_pattern_0_363),
    .I0(w_pattern_0_298),
    .I1(w_pattern_0_299),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s428 (
    .O(w_pattern_0_365),
    .I0(w_pattern_0_300),
    .I1(w_pattern_0_301),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s429 (
    .O(w_pattern_0_367),
    .I0(w_pattern_0_302),
    .I1(w_pattern_0_303),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s430 (
    .O(w_pattern_0_369),
    .I0(w_pattern_0_304),
    .I1(w_pattern_0_305),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s431 (
    .O(w_pattern_0_371),
    .I0(w_pattern_0_306),
    .I1(w_pattern_0_307),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s432 (
    .O(w_pattern_0_373),
    .I0(w_pattern_0_308),
    .I1(w_pattern_0_309),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s433 (
    .O(w_pattern_0_375),
    .I0(w_pattern_0_310),
    .I1(w_pattern_0_311),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s434 (
    .O(w_pattern_0_377),
    .I0(w_pattern_0_312),
    .I1(w_pattern_0_313),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s435 (
    .O(w_pattern_0_379),
    .I0(w_pattern_0_314),
    .I1(w_pattern_0_315),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s436 (
    .O(w_pattern_0_381),
    .I0(w_pattern_0_316),
    .I1(w_pattern_0_317),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s437 (
    .O(w_pattern_0_383),
    .I0(w_pattern_0_318),
    .I1(w_pattern_0_319),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s438 (
    .O(w_pattern_0_385),
    .I0(w_pattern_0_320),
    .I1(w_pattern_0_321),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s439 (
    .O(w_pattern_0_387),
    .I0(w_pattern_0_322),
    .I1(w_pattern_0_323),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s440 (
    .O(w_pattern_0_389),
    .I0(w_pattern_0_324),
    .I1(w_pattern_0_325),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s441 (
    .O(w_pattern_0_391),
    .I0(w_pattern_0_326),
    .I1(w_pattern_0_327),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s442 (
    .O(w_pattern_0_393),
    .I0(w_pattern_0_328),
    .I1(w_pattern_0_329),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 w_color_7_s29 (
    .O(w_color_4[7]),
    .I0(w_color_7_35),
    .I1(w_color_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_3_s29 (
    .O(w_color_4[3]),
    .I0(w_color_3_35),
    .I1(w_color_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_2_s29 (
    .O(w_color_4[2]),
    .I0(w_color_2_35),
    .I1(w_color_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_1_s29 (
    .O(w_color_4[1]),
    .I0(w_color_1_35),
    .I1(w_color_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_0_s29 (
    .O(w_color_4[0]),
    .I0(w_color_0_35),
    .I1(w_color_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_7_s29 (
    .O(w_x[7]),
    .I0(w_x_7_35),
    .I1(w_x_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_6_s29 (
    .O(w_x[6]),
    .I0(w_x_6_35),
    .I1(w_x_6_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_5_s29 (
    .O(w_x[5]),
    .I0(w_x_5_35),
    .I1(w_x_5_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_4_s29 (
    .O(w_x[4]),
    .I0(w_x_4_35),
    .I1(w_x_4_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_3_s29 (
    .O(w_x[3]),
    .I0(w_x_3_35),
    .I1(w_x_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_2_s29 (
    .O(w_x[2]),
    .I0(w_x_2_35),
    .I1(w_x_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_1_s29 (
    .O(w_x[1]),
    .I0(w_x_1_35),
    .I1(w_x_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_0_s29 (
    .O(w_x[0]),
    .I0(w_x_0_35),
    .I1(w_x_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s395 (
    .O(w_pattern_0_395),
    .I0(w_pattern_0_331),
    .I1(w_pattern_0_333),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s396 (
    .O(w_pattern_0_397),
    .I0(w_pattern_0_335),
    .I1(w_pattern_0_337),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s397 (
    .O(w_pattern_0_399),
    .I0(w_pattern_0_339),
    .I1(w_pattern_0_341),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s398 (
    .O(w_pattern_0_401),
    .I0(w_pattern_0_343),
    .I1(w_pattern_0_345),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s399 (
    .O(w_pattern_0_403),
    .I0(w_pattern_0_347),
    .I1(w_pattern_0_349),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s400 (
    .O(w_pattern_0_405),
    .I0(w_pattern_0_351),
    .I1(w_pattern_0_353),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s401 (
    .O(w_pattern_0_407),
    .I0(w_pattern_0_355),
    .I1(w_pattern_0_357),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s402 (
    .O(w_pattern_0_409),
    .I0(w_pattern_0_359),
    .I1(w_pattern_0_361),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s403 (
    .O(w_pattern_0_411),
    .I0(w_pattern_0_363),
    .I1(w_pattern_0_365),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s404 (
    .O(w_pattern_0_413),
    .I0(w_pattern_0_367),
    .I1(w_pattern_0_369),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s405 (
    .O(w_pattern_0_415),
    .I0(w_pattern_0_371),
    .I1(w_pattern_0_373),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s406 (
    .O(w_pattern_0_417),
    .I0(w_pattern_0_375),
    .I1(w_pattern_0_377),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s407 (
    .O(w_pattern_0_419),
    .I0(w_pattern_0_379),
    .I1(w_pattern_0_381),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s408 (
    .O(w_pattern_0_421),
    .I0(w_pattern_0_383),
    .I1(w_pattern_0_385),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s409 (
    .O(w_pattern_0_423),
    .I0(w_pattern_0_387),
    .I1(w_pattern_0_389),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s410 (
    .O(w_pattern_0_425),
    .I0(w_pattern_0_391),
    .I1(w_pattern_0_393),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT7 w_pattern_0_s387 (
    .O(w_pattern_0_427),
    .I0(w_pattern_0_395),
    .I1(w_pattern_0_397),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s388 (
    .O(w_pattern_0_429),
    .I0(w_pattern_0_399),
    .I1(w_pattern_0_401),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s389 (
    .O(w_pattern_0_431),
    .I0(w_pattern_0_403),
    .I1(w_pattern_0_405),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s390 (
    .O(w_pattern_0_433),
    .I0(w_pattern_0_407),
    .I1(w_pattern_0_409),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s391 (
    .O(w_pattern_0_435),
    .I0(w_pattern_0_411),
    .I1(w_pattern_0_413),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s392 (
    .O(w_pattern_0_437),
    .I0(w_pattern_0_415),
    .I1(w_pattern_0_417),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s393 (
    .O(w_pattern_0_439),
    .I0(w_pattern_0_419),
    .I1(w_pattern_0_421),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s394 (
    .O(w_pattern_0_441),
    .I0(w_pattern_0_423),
    .I1(w_pattern_0_425),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT8 w_pattern_0_s383 (
    .O(w_pattern_0_443),
    .I0(w_pattern_0_427),
    .I1(w_pattern_0_429),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s384 (
    .O(w_pattern_0_445),
    .I0(w_pattern_0_431),
    .I1(w_pattern_0_433),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s385 (
    .O(w_pattern_0_447),
    .I0(w_pattern_0_435),
    .I1(w_pattern_0_437),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s386 (
    .O(w_pattern_0_449),
    .I0(w_pattern_0_439),
    .I1(w_pattern_0_441),
    .S0(w_bit_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_makeup_pixel */
module vdp_timing_control_sprite (
  clk85m,
  n36_6,
  w_screen_v_active,
  reg_display_on,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_sprite_disable,
  n1753_4,
  n1753_6,
  w_screen_mode_3_3,
  ff_next_vram1_7_9,
  n122_2,
  ff_state_1_7,
  ff_reset_n2_1,
  n964_35,
  n1061_22,
  n959_42,
  n339_6,
  reg_color0_opaque,
  reg_screen_mode,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_screen_pos_x_Z,
  w_sprite_vram_rdata8,
  reg_sprite_attribute_table_base_7,
  reg_sprite_attribute_table_base_8,
  reg_sprite_attribute_table_base_10,
  reg_sprite_attribute_table_base_11,
  reg_sprite_attribute_table_base_12,
  reg_sprite_attribute_table_base_13,
  reg_sprite_attribute_table_base_14,
  reg_sprite_attribute_table_base_15,
  reg_sprite_attribute_table_base_16,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_sprite_mode2,
  w_sprite_mode2_4,
  ff_vram_valid,
  n477_6,
  n354_8,
  w_ic_vram_valid,
  n1333_21,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1195_7,
  w_selected_plane_num,
  ff_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input w_screen_v_active;
input reg_display_on;
input reg_sprite_magify;
input reg_sprite_16x16;
input reg_sprite_disable;
input n1753_4;
input n1753_6;
input w_screen_mode_3_3;
input ff_next_vram1_7_9;
input n122_2;
input ff_state_1_7;
input ff_reset_n2_1;
input n964_35;
input n1061_22;
input n959_42;
input n339_6;
input reg_color0_opaque;
input [4:0] reg_screen_mode;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input [13:0] w_screen_pos_x_Z;
input [7:0] w_sprite_vram_rdata8;
input reg_sprite_attribute_table_base_7;
input reg_sprite_attribute_table_base_8;
input reg_sprite_attribute_table_base_10;
input reg_sprite_attribute_table_base_11;
input reg_sprite_attribute_table_base_12;
input reg_sprite_attribute_table_base_13;
input reg_sprite_attribute_table_base_14;
input reg_sprite_attribute_table_base_15;
input reg_sprite_attribute_table_base_16;
input [16:11] reg_sprite_pattern_generator_table_base;
input [3:2] ff_status_register_pointer;
output w_sprite_mode2;
output w_sprite_mode2_4;
output ff_vram_valid;
output n477_6;
output n354_8;
output w_ic_vram_valid;
output n1333_21;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1195_7;
output [4:0] w_selected_plane_num;
output [16:0] ff_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_selected_en;
wire ff_active;
wire n878_16;
wire n1333_18;
wire n223_8;
wire [7:0] w_selected_x;
wire [7:0] w_selected_pattern;
wire [7:0] w_selected_color;
wire [3:0] w_selected_count;
wire [3:0] w_selected_y;
wire [7:0] w_plane_x;
wire [1:0] ff_state;
wire [2:0] w_makeup_plane;
wire [7:0] w_color;
wire [7:0] w_pattern_right;
wire VCC;
wire GND;
  LUT4 w_sprite_mode2_s0 (
    .F(w_sprite_mode2),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_sprite_mode2_4) 
);
defparam w_sprite_mode2_s0.INIT=16'hBC00;
  LUT2 w_sprite_mode2_s1 (
    .F(w_sprite_mode2_4),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]) 
);
defparam w_sprite_mode2_s1.INIT=4'h1;
  vdp_sprite_select_visible_planes u_select_visible_planes (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_screen_v_active(w_screen_v_active),
    .reg_display_on(reg_display_on),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .n878_16(n878_16),
    .n1753_4(n1753_4),
    .w_sprite_mode2(w_sprite_mode2),
    .n1753_6(n1753_6),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .ff_next_vram1_7_9(ff_next_vram1_7_9),
    .n122_2(n122_2),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z[0]),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z[1]),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z[2]),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z[3]),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z[4]),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z[5]),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z[6]),
    .w_screen_pos_x_Z_7(w_screen_pos_x_Z[7]),
    .w_screen_pos_x_Z_12(w_screen_pos_x_Z[12]),
    .w_screen_pos_x_Z_13(w_screen_pos_x_Z[13]),
    .reg_screen_mode(reg_screen_mode[0]),
    .ff_vram_valid(ff_vram_valid),
    .w_selected_en(w_selected_en),
    .n477_6(n477_6),
    .n354_8(n354_8),
    .w_selected_plane_num(w_selected_plane_num[4:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_selected_count(w_selected_count[3:0]),
    .w_selected_y(w_selected_y[3:0])
);
  vdp_sprite_info_collect u_info_collect (
    .clk85m(clk85m),
    .w_sprite_mode2(w_sprite_mode2),
    .n36_6(n36_6),
    .ff_state_1_7(ff_state_1_7),
    .ff_reset_n2_1(ff_reset_n2_1),
    .reg_display_on(reg_display_on),
    .w_selected_en(w_selected_en),
    .n122_2(n122_2),
    .n223_8(n223_8),
    .reg_sprite_16x16(reg_sprite_16x16),
    .n1753_4(n1753_4),
    .w_screen_v_active(w_screen_v_active),
    .n1753_6(n1753_6),
    .w_selected_y(w_selected_y[3:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_selected_plane_num(w_selected_plane_num[4:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:7]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_attribute_table_base_7(reg_sprite_attribute_table_base_7),
    .reg_sprite_attribute_table_base_8(reg_sprite_attribute_table_base_8),
    .reg_sprite_attribute_table_base_10(reg_sprite_attribute_table_base_10),
    .reg_sprite_attribute_table_base_11(reg_sprite_attribute_table_base_11),
    .reg_sprite_attribute_table_base_12(reg_sprite_attribute_table_base_12),
    .reg_sprite_attribute_table_base_13(reg_sprite_attribute_table_base_13),
    .reg_sprite_attribute_table_base_14(reg_sprite_attribute_table_base_14),
    .reg_sprite_attribute_table_base_15(reg_sprite_attribute_table_base_15),
    .reg_sprite_attribute_table_base_16(reg_sprite_attribute_table_base_16),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .w_selected_count(w_selected_count[3:0]),
    .w_ic_vram_valid(w_ic_vram_valid),
    .ff_active(ff_active),
    .n878_16(n878_16),
    .n1333_18(n1333_18),
    .n1333_21(n1333_21),
    .w_plane_x(w_plane_x[7:0]),
    .ff_state(ff_state[1:0]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .ff_vram_address(ff_vram_address[16:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_7(w_color[7]),
    .w_pattern_right(w_pattern_right[7:0])
);
  vdp_sprite_makeup_pixel u_makeup_pixel (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n878_16(n878_16),
    .ff_state_1_7(ff_state_1_7),
    .reg_sprite_magify(reg_sprite_magify),
    .n964_35(n964_35),
    .n1061_22(n1061_22),
    .w_screen_v_active(w_screen_v_active),
    .ff_active(ff_active),
    .n477_6(n477_6),
    .n1333_18(n1333_18),
    .n1333_21(n1333_21),
    .n959_42(n959_42),
    .n339_6(n339_6),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_display_on(reg_display_on),
    .w_pattern_right(w_pattern_right[7:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_7(w_color[7]),
    .w_plane_x(w_plane_x[7:0]),
    .w_selected_count(w_selected_count[3:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:4]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:2]),
    .ff_state(ff_state[1:0]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1195_7(n1195_7),
    .n223_8(n223_8),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_sprite */
module vdp_timing_control (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_50hz_mode,
  n62_8,
  reg_interlace_mode,
  reg_display_on,
  n517_4,
  reg_left_mask,
  ff_display_color_7_9,
  n1836_102,
  w_next_1_8,
  n1852_97,
  n1836_103,
  reg_scroll_planes,
  reg_interleaving_mode,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_sprite_disable,
  ff_reset_n2_1,
  n964_35,
  n1061_22,
  n959_42,
  n339_6,
  reg_color0_opaque,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_screen_mode_vram_rdata,
  reg_screen_mode,
  reg_backdrop_color,
  reg_pattern_generator_table_base,
  reg_text_back_color,
  reg_pattern_name_table_base,
  reg_color_table_base,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_sprite_vram_rdata8,
  reg_sprite_attribute_table_base_7,
  reg_sprite_attribute_table_base_8,
  reg_sprite_attribute_table_base_10,
  reg_sprite_attribute_table_base_11,
  reg_sprite_attribute_table_base_12,
  reg_sprite_attribute_table_base_13,
  reg_sprite_attribute_table_base_14,
  reg_sprite_attribute_table_base_15,
  reg_sprite_attribute_table_base_16,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_pre_vram_refresh,
  w_h_count_end,
  w_h_count_end_13,
  w_h_count_end_14,
  n309_13,
  w_h_count_end_15,
  w_screen_mode_vram_valid,
  w_screen_mode_display_color_en,
  n122_2,
  n553_30,
  n2017_5,
  n829_32,
  ff_next_vram1_3_9,
  n2017_7,
  w_sprite_mode2,
  ff_vram_valid,
  n354_8,
  w_ic_vram_valid,
  n1333_21,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1195_7,
  w_h_count,
  ff_half_count_0,
  ff_half_count_1,
  ff_half_count_2,
  ff_half_count_3,
  ff_half_count_4,
  ff_half_count_5,
  ff_half_count_6,
  ff_half_count_7,
  ff_half_count_8,
  ff_half_count_9,
  ff_half_count_12,
  w_v_count,
  w_screen_pos_x_Z,
  w_screen_pos_y,
  w_screen_mode_vram_address,
  w_screen_mode_display_color,
  w_pixel_phase_x,
  w_selected_plane_num,
  ff_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_50hz_mode;
input n62_8;
input reg_interlace_mode;
input reg_display_on;
input n517_4;
input reg_left_mask;
input ff_display_color_7_9;
input n1836_102;
input w_next_1_8;
input n1852_97;
input n1836_103;
input reg_scroll_planes;
input reg_interleaving_mode;
input reg_sprite_magify;
input reg_sprite_16x16;
input reg_sprite_disable;
input ff_reset_n2_1;
input n964_35;
input n1061_22;
input n959_42;
input n339_6;
input reg_color0_opaque;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
input [31:0] w_screen_mode_vram_rdata;
input [4:0] reg_screen_mode;
input [7:0] reg_backdrop_color;
input [16:11] reg_pattern_generator_table_base;
input [7:0] reg_text_back_color;
input [16:10] reg_pattern_name_table_base;
input [16:6] reg_color_table_base;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_sprite_vram_rdata8;
input reg_sprite_attribute_table_base_7;
input reg_sprite_attribute_table_base_8;
input reg_sprite_attribute_table_base_10;
input reg_sprite_attribute_table_base_11;
input reg_sprite_attribute_table_base_12;
input reg_sprite_attribute_table_base_13;
input reg_sprite_attribute_table_base_14;
input reg_sprite_attribute_table_base_15;
input reg_sprite_attribute_table_base_16;
input [16:11] reg_sprite_pattern_generator_table_base;
input [3:2] ff_status_register_pointer;
output w_pre_vram_refresh;
output w_h_count_end;
output w_h_count_end_13;
output w_h_count_end_14;
output n309_13;
output w_h_count_end_15;
output w_screen_mode_vram_valid;
output w_screen_mode_display_color_en;
output n122_2;
output n553_30;
output n2017_5;
output n829_32;
output ff_next_vram1_3_9;
output n2017_7;
output w_sprite_mode2;
output ff_vram_valid;
output n354_8;
output w_ic_vram_valid;
output n1333_21;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1195_7;
output [11:0] w_h_count;
output ff_half_count_0;
output ff_half_count_1;
output ff_half_count_2;
output ff_half_count_3;
output ff_half_count_4;
output ff_half_count_5;
output ff_half_count_6;
output ff_half_count_7;
output ff_half_count_8;
output ff_half_count_9;
output ff_half_count_12;
output [9:0] w_v_count;
output [13:0] w_screen_pos_x_Z;
output [9:0] w_screen_pos_y;
output [16:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
output [1:0] w_pixel_phase_x;
output [4:0] w_selected_plane_num;
output [16:0] ff_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_screen_v_active;
wire ff_interleaving_page;
wire ff_state_1_7;
wire w_screen_mode_3_3;
wire n1753_4;
wire ff_next_vram1_7_9;
wire n1753_6;
wire w_sprite_mode2_4;
wire n477_6;
wire [2:0] w_horizontal_offset_l;
wire [0:0] ff_blink_base;
wire [7:3] w_screen_pos_y_Z;
wire [8:3] w_pixel_pos_x_Z;
wire [7:0] w_pixel_pos_y_Z;
wire VCC;
wire GND;
  vdp_timing_control_ssg u_ssg (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_50hz_mode(reg_50hz_mode),
    .n62_8(n62_8),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_screen_v_active(w_screen_v_active),
    .ff_interleaving_page(ff_interleaving_page),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_14(w_h_count_end_14),
    .n309_13(n309_13),
    .w_h_count_end_15(w_h_count_end_15),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count_0(ff_half_count_0),
    .ff_half_count_1(ff_half_count_1),
    .ff_half_count_2(ff_half_count_2),
    .ff_half_count_3(ff_half_count_3),
    .ff_half_count_4(ff_half_count_4),
    .ff_half_count_5(ff_half_count_5),
    .ff_half_count_6(ff_half_count_6),
    .ff_half_count_7(ff_half_count_7),
    .ff_half_count_8(ff_half_count_8),
    .ff_half_count_9(ff_half_count_9),
    .ff_half_count_12(ff_half_count_12),
    .w_v_count(w_v_count[9:0]),
    .ff_blink_base(ff_blink_base[0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_y(w_screen_pos_y[9:0])
);
  vdp_timing_control_screen_mode u_screen_mode (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_display_on(reg_display_on),
    .n517_4(n517_4),
    .w_screen_v_active(w_screen_v_active),
    .reg_left_mask(reg_left_mask),
    .n354_8(n354_8),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .n477_6(n477_6),
    .n1333_21(n1333_21),
    .ff_display_color_7_9(ff_display_color_7_9),
    .ff_interleaving_page(ff_interleaving_page),
    .n1836_102(n1836_102),
    .w_next_1_8(w_next_1_8),
    .n1852_97(n1852_97),
    .n1836_103(n1836_103),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_interleaving_mode(reg_interleaving_mode),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .reg_text_back_color(reg_text_back_color[7:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .ff_blink_base(ff_blink_base[0]),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_screen_mode_display_color_en(w_screen_mode_display_color_en),
    .ff_state_1_7(ff_state_1_7),
    .n122_2(n122_2),
    .n553_30(n553_30),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .n2017_5(n2017_5),
    .n1753_4(n1753_4),
    .n829_32(n829_32),
    .ff_next_vram1_7_9(ff_next_vram1_7_9),
    .ff_next_vram1_3_9(ff_next_vram1_3_9),
    .n1753_6(n1753_6),
    .n2017_7(n2017_7),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .w_pixel_phase_x(w_pixel_phase_x[1:0])
);
  vdp_timing_control_sprite u_sprite (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_screen_v_active(w_screen_v_active),
    .reg_display_on(reg_display_on),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .n1753_4(n1753_4),
    .n1753_6(n1753_6),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .ff_next_vram1_7_9(ff_next_vram1_7_9),
    .n122_2(n122_2),
    .ff_state_1_7(ff_state_1_7),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n964_35(n964_35),
    .n1061_22(n1061_22),
    .n959_42(n959_42),
    .n339_6(n339_6),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_attribute_table_base_7(reg_sprite_attribute_table_base_7),
    .reg_sprite_attribute_table_base_8(reg_sprite_attribute_table_base_8),
    .reg_sprite_attribute_table_base_10(reg_sprite_attribute_table_base_10),
    .reg_sprite_attribute_table_base_11(reg_sprite_attribute_table_base_11),
    .reg_sprite_attribute_table_base_12(reg_sprite_attribute_table_base_12),
    .reg_sprite_attribute_table_base_13(reg_sprite_attribute_table_base_13),
    .reg_sprite_attribute_table_base_14(reg_sprite_attribute_table_base_14),
    .reg_sprite_attribute_table_base_15(reg_sprite_attribute_table_base_15),
    .reg_sprite_attribute_table_base_16(reg_sprite_attribute_table_base_16),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .ff_status_register_pointer(ff_status_register_pointer[3:2]),
    .w_sprite_mode2(w_sprite_mode2),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .ff_vram_valid(ff_vram_valid),
    .n477_6(n477_6),
    .n354_8(n354_8),
    .w_ic_vram_valid(w_ic_vram_valid),
    .n1333_21(n1333_21),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1195_7(n1195_7),
    .w_selected_plane_num(w_selected_plane_num[4:0]),
    .ff_vram_address(ff_vram_address[16:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control */
module vdp_command_cache (
  clk85m,
  n36_6,
  ff_start,
  ff_cache_flush_start,
  ff_cache_vram_valid,
  ff_cache_vram_write,
  ff_vram_valid_7,
  w_pulse1,
  ff_vram_valid_9,
  w_command_vram_rdata_en,
  ff_cache_vram_address,
  w_command_vram_rdata,
  ff_cache_vram_wdata,
  w_screen_pos_x_Z,
  w_command_vram_write,
  w_command_vram_valid,
  ff_busy,
  w_cache_flush_end,
  w_cache_vram_rdata_en,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask,
  w_cache_vram_rdata
)
;
input clk85m;
input n36_6;
input ff_start;
input ff_cache_flush_start;
input ff_cache_vram_valid;
input ff_cache_vram_write;
input ff_vram_valid_7;
input w_pulse1;
input ff_vram_valid_9;
input w_command_vram_rdata_en;
input [16:0] ff_cache_vram_address;
input [31:0] w_command_vram_rdata;
input [7:0] ff_cache_vram_wdata;
input [3:3] w_screen_pos_x_Z;
output w_command_vram_write;
output w_command_vram_valid;
output ff_busy;
output w_cache_flush_end;
output w_cache_vram_rdata_en;
output [16:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
output [7:0] w_cache_vram_rdata;
wire n81_6;
wire n81_7;
wire n82_6;
wire n82_7;
wire n83_6;
wire n83_7;
wire n84_6;
wire n84_7;
wire n85_6;
wire n85_7;
wire n86_6;
wire n86_7;
wire n87_6;
wire n87_7;
wire n88_6;
wire n88_7;
wire n89_6;
wire n89_7;
wire n90_6;
wire n90_7;
wire n91_6;
wire n91_7;
wire n92_6;
wire n92_7;
wire n93_6;
wire n93_7;
wire n94_6;
wire n94_7;
wire n95_6;
wire n95_7;
wire n96_6;
wire n96_7;
wire n97_6;
wire n97_7;
wire n98_6;
wire n98_7;
wire n99_6;
wire n99_7;
wire n100_6;
wire n100_7;
wire n101_6;
wire n101_7;
wire n102_6;
wire n102_7;
wire n103_6;
wire n103_7;
wire n104_6;
wire n104_7;
wire n105_6;
wire n105_7;
wire n106_6;
wire n106_7;
wire n107_6;
wire n107_7;
wire n108_6;
wire n108_7;
wire n109_6;
wire n109_7;
wire n110_6;
wire n110_7;
wire n111_6;
wire n111_7;
wire n112_6;
wire n112_7;
wire n113_6;
wire n113_7;
wire n114_6;
wire n114_7;
wire n115_6;
wire n115_7;
wire n116_6;
wire n116_7;
wire n117_6;
wire n117_7;
wire n118_6;
wire n118_7;
wire n119_6;
wire n119_7;
wire n120_6;
wire n120_7;
wire n121_6;
wire n121_7;
wire n122_6;
wire n122_7;
wire n123_6;
wire n123_7;
wire n124_6;
wire n124_7;
wire n125_6;
wire n125_7;
wire n126_6;
wire n126_7;
wire n127_6;
wire n127_7;
wire n466_6;
wire n466_7;
wire n469_6;
wire n469_7;
wire n470_6;
wire n470_7;
wire n471_6;
wire n471_7;
wire n472_6;
wire n472_7;
wire n473_6;
wire n473_7;
wire n474_6;
wire n474_7;
wire n475_6;
wire n475_7;
wire n476_6;
wire n476_7;
wire n508_6;
wire n508_7;
wire n511_6;
wire n511_7;
wire n512_6;
wire n512_7;
wire n513_6;
wire n513_7;
wire n514_6;
wire n514_7;
wire n515_6;
wire n515_7;
wire n516_6;
wire n516_7;
wire n517_6;
wire n517_7;
wire n518_6;
wire n518_7;
wire n550_6;
wire n550_7;
wire n553_6;
wire n553_7;
wire n554_6;
wire n554_7;
wire n555_6;
wire n555_7;
wire n556_6;
wire n556_7;
wire n557_6;
wire n557_7;
wire n558_6;
wire n558_7;
wire n559_6;
wire n559_7;
wire n560_6;
wire n560_7;
wire n592_6;
wire n592_7;
wire n595_6;
wire n595_7;
wire n596_6;
wire n596_7;
wire n597_6;
wire n597_7;
wire n598_6;
wire n598_7;
wire n599_6;
wire n599_7;
wire n600_6;
wire n600_7;
wire n601_6;
wire n601_7;
wire n602_6;
wire n602_7;
wire n4780_6;
wire n4780_7;
wire n4781_6;
wire n4781_7;
wire n4782_6;
wire n4782_7;
wire n4783_6;
wire n4783_7;
wire n4784_6;
wire n4784_7;
wire n4785_6;
wire n4785_7;
wire n4786_6;
wire n4786_7;
wire n4787_6;
wire n4787_7;
wire w_cache2_hit;
wire n5084_5;
wire n5085_4;
wire n5086_4;
wire n5087_4;
wire n5088_4;
wire n5089_4;
wire n5090_4;
wire n5091_4;
wire n5092_4;
wire n5093_4;
wire n5094_4;
wire n5095_4;
wire n5096_4;
wire n5097_4;
wire n5098_4;
wire n5156_5;
wire n5157_4;
wire n5158_4;
wire n5159_4;
wire n5160_4;
wire n5161_4;
wire n5162_4;
wire n5163_4;
wire n5164_5;
wire n5165_4;
wire n5166_4;
wire n5167_4;
wire n5168_4;
wire n5169_4;
wire n5170_4;
wire n5171_4;
wire n5172_5;
wire n5173_4;
wire n5174_4;
wire n5175_4;
wire n5176_4;
wire n5177_4;
wire n5178_4;
wire n5179_4;
wire n5180_5;
wire n5181_4;
wire n5182_4;
wire n5183_4;
wire n5184_4;
wire n5185_4;
wire n5186_4;
wire n5187_4;
wire n5851_9;
wire n5852_9;
wire n5853_9;
wire n5854_9;
wire n5855_9;
wire n5856_9;
wire n5857_9;
wire n5858_9;
wire n5859_9;
wire n5860_9;
wire n5861_9;
wire n5862_9;
wire n5863_9;
wire n5864_9;
wire n5865_9;
wire n5866_4;
wire n5867_4;
wire n5868_4;
wire n5869_4;
wire n5870_4;
wire n5871_4;
wire n5872_4;
wire n5873_4;
wire n5874_4;
wire n5875_4;
wire n5876_4;
wire n5877_4;
wire n5878_4;
wire n5879_4;
wire n5880_4;
wire n5881_4;
wire n5882_4;
wire n5883_4;
wire n5884_4;
wire n5885_4;
wire n5886_4;
wire n5887_4;
wire n5888_4;
wire n5889_4;
wire n5890_4;
wire n5891_4;
wire n5892_4;
wire n5893_4;
wire n5894_4;
wire n5895_4;
wire n5896_4;
wire n5897_4;
wire n5898_9;
wire n5899_9;
wire n5900_9;
wire n5901_9;
wire ff_cache0_already_read_8;
wire ff_cache1_already_read_8;
wire ff_cache2_already_read_8;
wire ff_cache3_already_read_9;
wire ff_flush_state_1_7;
wire n6694_7;
wire ff_vram_wdata_31_7;
wire ff_cache0_address_15_10;
wire ff_cache0_data_31_10;
wire ff_cache0_data_23_10;
wire ff_cache0_data_15_10;
wire ff_cache0_data_7_10;
wire ff_cache1_address_16_10;
wire ff_cache1_data_31_10;
wire ff_cache1_data_23_10;
wire ff_cache1_data_15_10;
wire ff_cache1_data_7_10;
wire ff_cache2_address_16_10;
wire ff_cache2_data_31_10;
wire ff_cache2_data_23_10;
wire ff_cache2_data_15_10;
wire ff_cache2_data_7_10;
wire ff_cache3_address_16_10;
wire ff_cache3_data_31_10;
wire ff_cache3_data_23_10;
wire ff_cache3_data_15_10;
wire ff_cache3_data_7_10;
wire ff_cache0_data_en_8;
wire ff_cache1_data_en_8;
wire ff_cache2_data_en_8;
wire ff_cache3_data_en_8;
wire ff_cache0_data_mask_2_11;
wire ff_cache0_data_mask_1_10;
wire ff_cache0_data_mask_0_10;
wire ff_cache3_data_mask_3_11;
wire ff_cache3_data_mask_2_10;
wire ff_cache3_data_mask_1_10;
wire ff_cache3_data_mask_0_10;
wire ff_cache0_data_mask_3_10;
wire ff_vram_valid_7_34;
wire ff_cache1_data_mask_3_12;
wire ff_cache1_data_mask_2_11;
wire ff_cache1_data_mask_1_11;
wire ff_cache1_data_mask_0_11;
wire ff_cache2_data_mask_3_12;
wire ff_cache2_data_mask_2_11;
wire ff_cache2_data_mask_1_11;
wire ff_cache2_data_mask_0_11;
wire n6411_8;
wire n6409_10;
wire n6697_9;
wire n6695_11;
wire n6694_9;
wire n6693_10;
wire n5850_9;
wire n5284_7;
wire n5015_8;
wire n5016_7;
wire n5017_7;
wire n5018_7;
wire n5019_7;
wire n5020_7;
wire n5021_7;
wire n5022_7;
wire n1350_4;
wire n5851_10;
wire n5851_11;
wire n5851_12;
wire n5852_10;
wire n5852_11;
wire n5852_12;
wire n5852_13;
wire n5853_10;
wire n5853_11;
wire n5853_12;
wire n5853_13;
wire n5854_10;
wire n5854_11;
wire n5854_12;
wire n5854_13;
wire n5855_10;
wire n5855_11;
wire n5855_12;
wire n5855_13;
wire n5856_10;
wire n5856_11;
wire n5856_12;
wire n5857_10;
wire n5857_11;
wire n5857_12;
wire n5858_10;
wire n5858_11;
wire n5858_12;
wire n5858_13;
wire n5859_10;
wire n5859_11;
wire n5859_12;
wire n5859_13;
wire n5860_10;
wire n5860_11;
wire n5860_12;
wire n5861_10;
wire n5861_11;
wire n5861_12;
wire n5861_13;
wire n5862_10;
wire n5862_11;
wire n5862_12;
wire n5863_10;
wire n5863_11;
wire n5863_12;
wire n5863_13;
wire n5864_10;
wire n5864_11;
wire n5864_12;
wire n5864_13;
wire n5865_10;
wire n5865_11;
wire n5865_12;
wire n5866_5;
wire n5866_6;
wire n5866_8;
wire n5867_5;
wire n5867_6;
wire n5867_7;
wire n5868_5;
wire n5868_6;
wire n5869_6;
wire n5869_7;
wire n5870_5;
wire n5870_6;
wire n5870_7;
wire n5871_5;
wire n5871_6;
wire n5871_7;
wire n5872_5;
wire n5872_6;
wire n5873_5;
wire n5873_6;
wire n5874_5;
wire n5874_6;
wire n5875_5;
wire n5875_6;
wire n5875_7;
wire n5876_5;
wire n5876_6;
wire n5877_5;
wire n5877_6;
wire n5877_7;
wire n5877_8;
wire n5878_5;
wire n5878_6;
wire n5878_7;
wire n5878_8;
wire n5879_5;
wire n5879_6;
wire n5880_5;
wire n5880_6;
wire n5881_5;
wire n5881_7;
wire n5882_5;
wire n5882_6;
wire n5883_5;
wire n5883_6;
wire n5884_5;
wire n5884_6;
wire n5885_5;
wire n5885_6;
wire n5886_5;
wire n5886_6;
wire n5887_5;
wire n5887_7;
wire n5888_5;
wire n5888_6;
wire n5888_7;
wire n5889_5;
wire n5889_6;
wire n5890_5;
wire n5890_6;
wire n5891_5;
wire n5891_6;
wire n5892_5;
wire n5892_6;
wire n5893_5;
wire n5893_6;
wire n5893_7;
wire n5894_5;
wire n5894_6;
wire n5895_5;
wire n5895_6;
wire n5896_5;
wire n5896_6;
wire n5897_5;
wire n5897_6;
wire n5898_10;
wire n5898_11;
wire n5898_12;
wire n5899_10;
wire n5899_11;
wire n5899_12;
wire n5899_13;
wire n5900_10;
wire n5900_11;
wire n5901_10;
wire n5901_11;
wire n5901_12;
wire ff_cache0_already_read_9;
wire ff_cache1_already_read_9;
wire ff_cache1_already_read_10;
wire ff_cache1_already_read_11;
wire ff_cache3_already_read_11;
wire ff_cache_vram_rdata_en_8;
wire ff_flush_state_2_9;
wire ff_flush_state_2_10;
wire n6693_11;
wire n6693_13;
wire ff_vram_wdata_31_8;
wire ff_vram_wdata_31_9;
wire ff_cache0_address_15_12;
wire ff_cache0_data_31_11;
wire ff_cache0_data_23_11;
wire ff_cache0_data_15_11;
wire ff_cache0_data_7_11;
wire ff_cache1_address_16_13;
wire ff_cache1_data_31_14;
wire ff_cache2_address_16_11;
wire ff_cache2_data_31_11;
wire ff_cache2_data_23_11;
wire ff_cache2_data_15_11;
wire ff_cache2_data_7_11;
wire ff_cache3_address_16_11;
wire ff_cache3_data_31_11;
wire ff_cache3_data_23_11;
wire ff_cache3_data_15_11;
wire ff_cache3_data_7_11;
wire ff_vram_address_16_15;
wire ff_cache0_data_en_9;
wire ff_cache1_data_en_9;
wire ff_cache1_data_en_10;
wire ff_cache2_data_en_9;
wire ff_cache2_data_en_10;
wire ff_cache3_data_en_9;
wire ff_cache3_data_en_10;
wire ff_busy_9;
wire ff_cache0_data_mask_2_13;
wire ff_cache3_data_mask_3_12;
wire ff_cache3_data_mask_3_13;
wire ff_cache3_data_mask_3_15;
wire ff_cache3_data_mask_2_11;
wire ff_cache3_data_mask_1_11;
wire ff_cache3_data_mask_0_11;
wire ff_vram_valid_8;
wire ff_vram_valid_9_35;
wire ff_cache1_data_mask_3_13;
wire ff_cache1_data_mask_3_14;
wire ff_cache1_data_mask_2_12;
wire ff_cache1_data_mask_1_12;
wire ff_cache1_data_mask_0_12;
wire ff_cache2_data_mask_3_13;
wire ff_cache2_data_mask_3_14;
wire ff_cache2_data_mask_3_15;
wire ff_cache2_data_mask_2_12;
wire ff_cache2_data_mask_1_12;
wire ff_cache2_data_mask_0_12;
wire n6411_10;
wire n6409_11;
wire n6695_12;
wire n6695_13;
wire n6695_14;
wire n6693_14;
wire n6693_15;
wire n5850_10;
wire n5643_9;
wire n5625_9;
wire n5851_13;
wire n5851_14;
wire n5851_15;
wire n5851_16;
wire n5851_17;
wire n5851_19;
wire n5852_14;
wire n5852_15;
wire n5852_16;
wire n5852_17;
wire n5853_14;
wire n5853_15;
wire n5854_14;
wire n5854_15;
wire n5854_16;
wire n5855_14;
wire n5855_15;
wire n5856_13;
wire n5856_14;
wire n5856_15;
wire n5856_16;
wire n5857_13;
wire n5857_14;
wire n5857_15;
wire n5857_16;
wire n5858_14;
wire n5858_15;
wire n5859_14;
wire n5859_15;
wire n5860_13;
wire n5860_14;
wire n5860_15;
wire n5860_16;
wire n5861_14;
wire n5861_15;
wire n5862_13;
wire n5862_14;
wire n5862_15;
wire n5862_16;
wire n5863_14;
wire n5863_15;
wire n5864_14;
wire n5864_15;
wire n5865_13;
wire n5865_14;
wire n5865_15;
wire n5865_16;
wire n5866_9;
wire n5866_10;
wire n5866_11;
wire n5866_12;
wire n5866_13;
wire n5866_14;
wire n5866_15;
wire n5866_16;
wire n5866_17;
wire n5867_8;
wire n5867_9;
wire n5867_10;
wire n5867_11;
wire n5867_12;
wire n5867_13;
wire n5867_14;
wire n5868_8;
wire n5868_9;
wire n5868_11;
wire n5868_12;
wire n5868_13;
wire n5868_14;
wire n5869_8;
wire n5869_9;
wire n5869_10;
wire n5869_12;
wire n5869_13;
wire n5869_14;
wire n5870_8;
wire n5870_9;
wire n5870_10;
wire n5870_11;
wire n5870_12;
wire n5870_13;
wire n5871_9;
wire n5871_10;
wire n5871_11;
wire n5871_12;
wire n5871_13;
wire n5871_14;
wire n5872_7;
wire n5872_8;
wire n5872_9;
wire n5872_10;
wire n5872_11;
wire n5873_7;
wire n5873_8;
wire n5873_9;
wire n5873_10;
wire n5873_11;
wire n5873_13;
wire n5874_8;
wire n5874_9;
wire n5874_11;
wire n5874_12;
wire n5875_9;
wire n5875_10;
wire n5875_11;
wire n5875_14;
wire n5875_16;
wire n5876_8;
wire n5876_9;
wire n5876_10;
wire n5876_12;
wire n5876_14;
wire n5877_9;
wire n5877_10;
wire n5877_11;
wire n5877_13;
wire n5877_14;
wire n5878_10;
wire n5878_12;
wire n5878_13;
wire n5878_15;
wire n5879_7;
wire n5879_8;
wire n5879_9;
wire n5879_10;
wire n5879_11;
wire n5880_7;
wire n5880_8;
wire n5880_9;
wire n5880_10;
wire n5880_11;
wire n5881_9;
wire n5881_10;
wire n5881_12;
wire n5881_13;
wire n5881_16;
wire n5882_9;
wire n5882_10;
wire n5882_12;
wire n5883_8;
wire n5883_9;
wire n5883_10;
wire n5883_11;
wire n5883_12;
wire n5884_8;
wire n5884_9;
wire n5884_10;
wire n5884_12;
wire n5884_13;
wire n5884_14;
wire n5885_8;
wire n5885_9;
wire n5885_10;
wire n5885_12;
wire n5885_13;
wire n5885_14;
wire n5886_7;
wire n5886_8;
wire n5886_9;
wire n5886_10;
wire n5886_11;
wire n5887_10;
wire n5887_11;
wire n5887_12;
wire n5887_13;
wire n5888_8;
wire n5888_9;
wire n5888_10;
wire n5888_11;
wire n5888_12;
wire n5888_13;
wire n5888_14;
wire n5889_8;
wire n5889_10;
wire n5889_11;
wire n5889_12;
wire n5890_7;
wire n5890_8;
wire n5890_9;
wire n5890_10;
wire n5890_11;
wire n5891_8;
wire n5891_9;
wire n5891_10;
wire n5892_7;
wire n5892_8;
wire n5892_9;
wire n5892_10;
wire n5892_11;
wire n5892_12;
wire n5893_9;
wire n5893_10;
wire n5893_13;
wire n5893_14;
wire n5893_15;
wire n5893_16;
wire n5894_7;
wire n5894_8;
wire n5894_9;
wire n5894_10;
wire n5894_11;
wire n5895_8;
wire n5895_9;
wire n5895_10;
wire n5895_12;
wire n5896_7;
wire n5896_8;
wire n5896_10;
wire n5896_11;
wire n5896_12;
wire n5897_7;
wire n5897_8;
wire n5897_10;
wire n5897_11;
wire n5897_12;
wire n5898_13;
wire n5898_14;
wire n5898_15;
wire n5898_16;
wire n5898_17;
wire n5898_18;
wire n5898_19;
wire n5898_20;
wire n5898_21;
wire n5899_14;
wire n5899_15;
wire n5899_16;
wire n5899_17;
wire n5899_18;
wire n5899_19;
wire n5899_20;
wire n5900_12;
wire n5900_13;
wire n5900_14;
wire n5900_15;
wire n5900_16;
wire n5900_17;
wire n5901_13;
wire n5901_14;
wire n5901_15;
wire n5901_16;
wire n5901_17;
wire n5901_18;
wire ff_cache2_already_read_13;
wire ff_cache2_already_read_14;
wire ff_cache3_already_read_12;
wire ff_cache_vram_rdata_en_10;
wire ff_cache_vram_rdata_en_11;
wire n6693_16;
wire n6693_17;
wire ff_vram_wdata_31_11;
wire ff_cache0_data_31_12;
wire ff_cache1_address_16_14;
wire ff_cache1_address_16_15;
wire ff_cache1_address_16_16;
wire ff_cache2_address_16_12;
wire ff_cache3_address_16_13;
wire ff_cache1_data_en_11;
wire ff_cache0_data_mask_2_15;
wire ff_cache0_data_mask_2_16;
wire ff_cache3_data_mask_3_16;
wire ff_cache1_data_mask_3_16;
wire ff_cache2_data_mask_3_16;
wire n6695_15;
wire n6695_16;
wire n5850_11;
wire n5850_12;
wire n5851_20;
wire n5851_21;
wire n5852_18;
wire n5854_17;
wire n5866_19;
wire n5866_20;
wire n5867_16;
wire n5867_17;
wire n5867_18;
wire n5868_15;
wire n5868_16;
wire n5868_17;
wire n5869_15;
wire n5869_16;
wire n5870_15;
wire n5870_16;
wire n5870_17;
wire n5871_15;
wire n5871_16;
wire n5872_12;
wire n5872_13;
wire n5872_14;
wire n5873_14;
wire n5873_15;
wire n5874_13;
wire n5874_14;
wire n5874_15;
wire n5875_17;
wire n5875_18;
wire n5875_19;
wire n5875_20;
wire n5875_21;
wire n5876_15;
wire n5876_16;
wire n5876_17;
wire n5877_16;
wire n5878_16;
wire n5878_17;
wire n5879_13;
wire n5879_15;
wire n5879_16;
wire n5880_12;
wire n5880_14;
wire n5880_15;
wire n5881_17;
wire n5881_18;
wire n5881_19;
wire n5882_13;
wire n5882_15;
wire n5882_16;
wire n5883_14;
wire n5883_15;
wire n5883_16;
wire n5884_15;
wire n5884_16;
wire n5884_17;
wire n5885_15;
wire n5885_16;
wire n5885_18;
wire n5885_19;
wire n5885_20;
wire n5886_12;
wire n5886_13;
wire n5886_14;
wire n5887_14;
wire n5887_15;
wire n5888_15;
wire n5888_16;
wire n5889_13;
wire n5889_14;
wire n5889_15;
wire n5890_12;
wire n5890_13;
wire n5890_14;
wire n5891_12;
wire n5891_14;
wire n5891_15;
wire n5892_13;
wire n5892_14;
wire n5892_15;
wire n5892_16;
wire n5894_12;
wire n5894_13;
wire n5894_14;
wire n5895_13;
wire n5895_14;
wire n5895_15;
wire n5896_13;
wire n5896_14;
wire n5897_13;
wire n5897_14;
wire n5897_15;
wire n5898_22;
wire n5898_23;
wire n5898_24;
wire n5899_21;
wire n5900_18;
wire n5900_19;
wire n5901_19;
wire ff_cache_vram_rdata_en_12;
wire ff_cache_vram_rdata_en_13;
wire ff_cache0_address_15_15;
wire ff_cache3_data_mask_3_18;
wire n6695_17;
wire n5850_13;
wire n5850_14;
wire n5885_21;
wire ff_cache_vram_rdata_en_16;
wire ff_cache0_address_15_17;
wire ff_cache1_address_16_18;
wire ff_cache2_already_read_17;
wire ff_cache3_already_read_14;
wire ff_cache2_already_read_19;
wire ff_cache3_data_mask_3_20;
wire ff_cache1_data_mask_3_19;
wire ff_cache0_data_mask_2_18;
wire ff_cache_vram_rdata_en_18;
wire ff_vram_wdata_31_13;
wire n6188_9;
wire ff_vram_address_16_17;
wire ff_busy_11;
wire n5895_18;
wire ff_cache2_already_read_21;
wire n5878_19;
wire n5877_18;
wire ff_cache2_already_read_23;
wire n5884_19;
wire n5868_19;
wire ff_cache1_data_7_14;
wire n5625_11;
wire n5633_11;
wire n5638_11;
wire n5643_11;
wire ff_cache1_data_15_14;
wire n5624_10;
wire n5632_11;
wire n5637_11;
wire n5642_10;
wire ff_cache1_data_23_14;
wire n5623_10;
wire n5631_11;
wire n5636_11;
wire n5641_10;
wire ff_cache1_data_31_17;
wire n5622_10;
wire n5630_11;
wire n5635_11;
wire n5640_10;
wire ff_cache_vram_rdata_en_20;
wire ff_cache1_data_31_19;
wire n6694_12;
wire ff_cache0_data_mask_2_20;
wire n5022_10;
wire n5866_22;
wire ff_cache1_already_read_14;
wire n5882_18;
wire ff_cache1_data_7_16;
wire ff_cache1_data_15_16;
wire ff_cache1_data_23_16;
wire ff_cache1_data_31_21;
wire ff_cache3_data_31_15;
wire ff_cache2_data_31_14;
wire ff_cache3_data_mask_3_22;
wire ff_cache2_already_read_25;
wire n5896_17;
wire n5891_17;
wire n5889_18;
wire n5879_18;
wire n5869_19;
wire ff_cache3_address_16_15;
wire n5887_18;
wire ff_cache0_address_15_19;
wire n5897_18;
wire n5889_20;
wire n5883_18;
wire n5881_21;
wire n5874_18;
wire ff_cache0_already_read_14;
wire ff_cache0_already_read_16;
wire n5870_19;
wire n5867_20;
wire n5851_23;
wire n5881_23;
wire n5881_25;
wire n5871_19;
wire n5869_21;
wire ff_cache1_data_mask_3_21;
wire ff_cache0_already_read_18;
wire ff_cache1_data_31_23;
wire n1357_5;
wire n1356_5;
wire n1355_5;
wire n1354_5;
wire n1353_5;
wire n1352_5;
wire n1351_5;
wire n1350_6;
wire n5887_20;
wire n5878_21;
wire ff_cache2_data_mask_3_19;
wire ff_cache3_data_31_17;
wire n5875_23;
wire n6693_19;
wire n6692_11;
wire n5891_19;
wire n5882_20;
wire n5893_18;
wire n5874_20;
wire n5897_20;
wire n5896_19;
wire n5895_20;
wire n5894_17;
wire n5891_21;
wire n5890_17;
wire n5889_22;
wire n5887_22;
wire n5886_17;
wire n5885_23;
wire n5882_22;
wire n5880_17;
wire n5879_20;
wire n5874_22;
wire n5872_17;
wire n5871_21;
wire n5869_23;
wire n5893_20;
wire n5881_27;
wire n5878_23;
wire n5877_20;
wire n5873_17;
wire n5876_19;
wire n5875_25;
wire n6411_12;
wire n5883_20;
wire n5885_25;
wire n5876_21;
wire n5875_27;
wire ff_cache0_data_en_12;
wire ff_cache1_address_16_20;
wire ff_cache_vram_rdata_en_22;
wire n5866_24;
wire n5868_21;
wire n5875_29;
wire n5876_23;
wire n5882_24;
wire n5884_21;
wire n5885_27;
wire n5887_24;
wire n5893_22;
wire n5895_22;
wire ff_cache_vram_rdata_en_24;
wire n5023_10;
wire ff_cache_vram_rdata_7_11;
wire ff_vram_address_16_19;
wire ff_cache0_address_15_21;
wire n5881_29;
wire ff_cache0_already_read;
wire ff_cache1_already_read;
wire ff_cache2_already_read;
wire ff_cache3_already_read;
wire ff_cache0_data_en;
wire ff_cache1_data_en;
wire ff_cache2_data_en;
wire ff_cache3_data_en;
wire n4_1_SUM;
wire n4_3;
wire n5_1_SUM;
wire n5_3;
wire n6_1_SUM;
wire n6_3;
wire n7_1_SUM;
wire n7_3;
wire n8_1_SUM;
wire n8_3;
wire n9_1_SUM;
wire n9_3;
wire n10_1_SUM;
wire n10_3;
wire n11_1_SUM;
wire n11_3;
wire n12_1_SUM;
wire n12_3;
wire n13_1_SUM;
wire n13_3;
wire n14_1_SUM;
wire n14_3;
wire n15_1_SUM;
wire n15_3;
wire n16_1_SUM;
wire n16_3;
wire n17_1_SUM;
wire n17_3;
wire n18_1_SUM;
wire n18_3;
wire n21_1_SUM;
wire n21_3;
wire n22_1_SUM;
wire n22_3;
wire n23_1_SUM;
wire n23_3;
wire n24_1_SUM;
wire n24_3;
wire n25_1_SUM;
wire n25_3;
wire n26_1_SUM;
wire n26_3;
wire n27_1_SUM;
wire n27_3;
wire n28_1_SUM;
wire n28_3;
wire n29_1_SUM;
wire n29_3;
wire n30_1_SUM;
wire n30_3;
wire n31_1_SUM;
wire n31_3;
wire n32_1_SUM;
wire n32_3;
wire n33_1_SUM;
wire n33_3;
wire n34_1_SUM;
wire n34_3;
wire n35_1_SUM;
wire n35_3;
wire n38_1_SUM;
wire n38_3;
wire n39_1_SUM;
wire n39_3;
wire n40_1_SUM;
wire n40_3;
wire n41_1_SUM;
wire n41_3;
wire n42_1_SUM;
wire n42_3;
wire n43_1_SUM;
wire n43_3;
wire n44_1_SUM;
wire n44_3;
wire n45_1_SUM;
wire n45_3;
wire n46_1_SUM;
wire n46_3;
wire n47_1_SUM;
wire n47_3;
wire n48_1_SUM;
wire n48_3;
wire n49_1_SUM;
wire n49_3;
wire n50_1_SUM;
wire n50_3;
wire n51_1_SUM;
wire n51_3;
wire n52_1_SUM;
wire n52_3;
wire n55_1_SUM;
wire n55_3;
wire n56_1_SUM;
wire n56_3;
wire n57_1_SUM;
wire n57_3;
wire n58_1_SUM;
wire n58_3;
wire n59_1_SUM;
wire n59_3;
wire n60_1_SUM;
wire n60_3;
wire n61_1_SUM;
wire n61_3;
wire n62_1_SUM;
wire n62_3;
wire n63_1_SUM;
wire n63_3;
wire n64_1_SUM;
wire n64_3;
wire n65_1_SUM;
wire n65_3;
wire n66_1_SUM;
wire n66_3;
wire n67_1_SUM;
wire n67_3;
wire n68_1_SUM;
wire n68_3;
wire n69_1_SUM;
wire n69_3;
wire n81_9;
wire n82_9;
wire n83_9;
wire n84_9;
wire n85_9;
wire n86_9;
wire n87_9;
wire n88_9;
wire n89_9;
wire n90_9;
wire n91_9;
wire n92_9;
wire n93_9;
wire n94_9;
wire n95_9;
wire n97_9;
wire n99_9;
wire n100_9;
wire n101_9;
wire n102_9;
wire n103_9;
wire n104_9;
wire n107_9;
wire n108_9;
wire n109_9;
wire n110_9;
wire n111_9;
wire n113_9;
wire n116_9;
wire n118_9;
wire n119_9;
wire n120_9;
wire n121_9;
wire n122_9;
wire n124_9;
wire n126_9;
wire n127_9;
wire n466_9;
wire n469_9;
wire n470_9;
wire n471_9;
wire n472_9;
wire n473_9;
wire n474_9;
wire n475_9;
wire n476_9;
wire n508_9;
wire n511_9;
wire n512_9;
wire n513_9;
wire n514_9;
wire n515_9;
wire n516_9;
wire n517_9;
wire n518_9;
wire n550_9;
wire n553_9;
wire n554_9;
wire n555_9;
wire n556_9;
wire n557_9;
wire n558_9;
wire n559_9;
wire n560_9;
wire n595_9;
wire n596_9;
wire n597_9;
wire n598_9;
wire n599_9;
wire n600_9;
wire n601_9;
wire n602_9;
wire n4780_9;
wire n4781_9;
wire n4782_9;
wire n4783_9;
wire n4784_9;
wire n4785_9;
wire n4786_9;
wire n4787_9;
wire n1210_3;
wire n1211_3;
wire n1212_3;
wire n1213_3;
wire n1214_3;
wire n1215_3;
wire n1216_3;
wire n1217_3;
wire n5015_6;
wire n5016_5;
wire n5017_5;
wire n5018_5;
wire n5019_5;
wire n5020_5;
wire n5021_5;
wire n5022_5;
wire [16:2] ff_cache0_address;
wire [31:0] ff_cache0_data;
wire [3:0] ff_cache0_data_mask;
wire [16:2] ff_cache1_address;
wire [31:0] ff_cache1_data;
wire [3:0] ff_cache1_data_mask;
wire [16:2] ff_cache2_address;
wire [31:0] ff_cache2_data;
wire [3:0] ff_cache2_data_mask;
wire [16:2] ff_cache3_address;
wire [31:0] ff_cache3_data;
wire [3:0] ff_cache3_data_mask;
wire [2:0] ff_flush_state;
wire [1:0] ff_priority;
wire VCC;
wire GND;
  LUT3 n81_s6 (
    .F(n81_6),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache1_address[16]),
    .I2(ff_priority[0]) 
);
defparam n81_s6.INIT=8'hCA;
  LUT3 n81_s7 (
    .F(n81_7),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache3_address[16]),
    .I2(ff_priority[0]) 
);
defparam n81_s7.INIT=8'hCA;
  LUT3 n82_s6 (
    .F(n82_6),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache1_address[15]),
    .I2(ff_priority[0]) 
);
defparam n82_s6.INIT=8'hCA;
  LUT3 n82_s7 (
    .F(n82_7),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache3_address[15]),
    .I2(ff_priority[0]) 
);
defparam n82_s7.INIT=8'hCA;
  LUT3 n83_s6 (
    .F(n83_6),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache1_address[14]),
    .I2(ff_priority[0]) 
);
defparam n83_s6.INIT=8'hCA;
  LUT3 n83_s7 (
    .F(n83_7),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache3_address[14]),
    .I2(ff_priority[0]) 
);
defparam n83_s7.INIT=8'hCA;
  LUT3 n84_s6 (
    .F(n84_6),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache1_address[13]),
    .I2(ff_priority[0]) 
);
defparam n84_s6.INIT=8'hCA;
  LUT3 n84_s7 (
    .F(n84_7),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache3_address[13]),
    .I2(ff_priority[0]) 
);
defparam n84_s7.INIT=8'hCA;
  LUT3 n85_s6 (
    .F(n85_6),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache1_address[12]),
    .I2(ff_priority[0]) 
);
defparam n85_s6.INIT=8'hCA;
  LUT3 n85_s7 (
    .F(n85_7),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache3_address[12]),
    .I2(ff_priority[0]) 
);
defparam n85_s7.INIT=8'hCA;
  LUT3 n86_s6 (
    .F(n86_6),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache1_address[11]),
    .I2(ff_priority[0]) 
);
defparam n86_s6.INIT=8'hCA;
  LUT3 n86_s7 (
    .F(n86_7),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache3_address[11]),
    .I2(ff_priority[0]) 
);
defparam n86_s7.INIT=8'hCA;
  LUT3 n87_s6 (
    .F(n87_6),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache1_address[10]),
    .I2(ff_priority[0]) 
);
defparam n87_s6.INIT=8'hCA;
  LUT3 n87_s7 (
    .F(n87_7),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache3_address[10]),
    .I2(ff_priority[0]) 
);
defparam n87_s7.INIT=8'hCA;
  LUT3 n88_s6 (
    .F(n88_6),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache1_address[9]),
    .I2(ff_priority[0]) 
);
defparam n88_s6.INIT=8'hCA;
  LUT3 n88_s7 (
    .F(n88_7),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache3_address[9]),
    .I2(ff_priority[0]) 
);
defparam n88_s7.INIT=8'hCA;
  LUT3 n89_s6 (
    .F(n89_6),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache1_address[8]),
    .I2(ff_priority[0]) 
);
defparam n89_s6.INIT=8'hCA;
  LUT3 n89_s7 (
    .F(n89_7),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache3_address[8]),
    .I2(ff_priority[0]) 
);
defparam n89_s7.INIT=8'hCA;
  LUT3 n90_s6 (
    .F(n90_6),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache1_address[7]),
    .I2(ff_priority[0]) 
);
defparam n90_s6.INIT=8'hCA;
  LUT3 n90_s7 (
    .F(n90_7),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache3_address[7]),
    .I2(ff_priority[0]) 
);
defparam n90_s7.INIT=8'hCA;
  LUT3 n91_s6 (
    .F(n91_6),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache1_address[6]),
    .I2(ff_priority[0]) 
);
defparam n91_s6.INIT=8'hCA;
  LUT3 n91_s7 (
    .F(n91_7),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache3_address[6]),
    .I2(ff_priority[0]) 
);
defparam n91_s7.INIT=8'hCA;
  LUT3 n92_s6 (
    .F(n92_6),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache1_address[5]),
    .I2(ff_priority[0]) 
);
defparam n92_s6.INIT=8'hCA;
  LUT3 n92_s7 (
    .F(n92_7),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache3_address[5]),
    .I2(ff_priority[0]) 
);
defparam n92_s7.INIT=8'hCA;
  LUT3 n93_s6 (
    .F(n93_6),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache1_address[4]),
    .I2(ff_priority[0]) 
);
defparam n93_s6.INIT=8'hCA;
  LUT3 n93_s7 (
    .F(n93_7),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache3_address[4]),
    .I2(ff_priority[0]) 
);
defparam n93_s7.INIT=8'hCA;
  LUT3 n94_s6 (
    .F(n94_6),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache1_address[3]),
    .I2(ff_priority[0]) 
);
defparam n94_s6.INIT=8'hCA;
  LUT3 n94_s7 (
    .F(n94_7),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache3_address[3]),
    .I2(ff_priority[0]) 
);
defparam n94_s7.INIT=8'hCA;
  LUT3 n95_s6 (
    .F(n95_6),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache1_address[2]),
    .I2(ff_priority[0]) 
);
defparam n95_s6.INIT=8'hCA;
  LUT3 n95_s7 (
    .F(n95_7),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache3_address[2]),
    .I2(ff_priority[0]) 
);
defparam n95_s7.INIT=8'hCA;
  LUT3 n96_s3 (
    .F(n96_6),
    .I0(ff_cache0_data[31]),
    .I1(ff_cache1_data[31]),
    .I2(ff_priority[0]) 
);
defparam n96_s3.INIT=8'hCA;
  LUT3 n96_s4 (
    .F(n96_7),
    .I0(ff_cache2_data[31]),
    .I1(ff_cache3_data[31]),
    .I2(ff_priority[0]) 
);
defparam n96_s4.INIT=8'hCA;
  LUT3 n97_s6 (
    .F(n97_6),
    .I0(ff_cache0_data[30]),
    .I1(ff_cache1_data[30]),
    .I2(ff_priority[0]) 
);
defparam n97_s6.INIT=8'hCA;
  LUT3 n97_s7 (
    .F(n97_7),
    .I0(ff_cache2_data[30]),
    .I1(ff_cache3_data[30]),
    .I2(ff_priority[0]) 
);
defparam n97_s7.INIT=8'hCA;
  LUT3 n98_s3 (
    .F(n98_6),
    .I0(ff_cache0_data[29]),
    .I1(ff_cache1_data[29]),
    .I2(ff_priority[0]) 
);
defparam n98_s3.INIT=8'hCA;
  LUT3 n98_s4 (
    .F(n98_7),
    .I0(ff_cache2_data[29]),
    .I1(ff_cache3_data[29]),
    .I2(ff_priority[0]) 
);
defparam n98_s4.INIT=8'hCA;
  LUT3 n99_s6 (
    .F(n99_6),
    .I0(ff_cache0_data[28]),
    .I1(ff_cache1_data[28]),
    .I2(ff_priority[0]) 
);
defparam n99_s6.INIT=8'hCA;
  LUT3 n99_s7 (
    .F(n99_7),
    .I0(ff_cache2_data[28]),
    .I1(ff_cache3_data[28]),
    .I2(ff_priority[0]) 
);
defparam n99_s7.INIT=8'hCA;
  LUT3 n100_s6 (
    .F(n100_6),
    .I0(ff_cache0_data[27]),
    .I1(ff_cache1_data[27]),
    .I2(ff_priority[0]) 
);
defparam n100_s6.INIT=8'hCA;
  LUT3 n100_s7 (
    .F(n100_7),
    .I0(ff_cache2_data[27]),
    .I1(ff_cache3_data[27]),
    .I2(ff_priority[0]) 
);
defparam n100_s7.INIT=8'hCA;
  LUT3 n101_s6 (
    .F(n101_6),
    .I0(ff_cache0_data[26]),
    .I1(ff_cache1_data[26]),
    .I2(ff_priority[0]) 
);
defparam n101_s6.INIT=8'hCA;
  LUT3 n101_s7 (
    .F(n101_7),
    .I0(ff_cache2_data[26]),
    .I1(ff_cache3_data[26]),
    .I2(ff_priority[0]) 
);
defparam n101_s7.INIT=8'hCA;
  LUT3 n102_s6 (
    .F(n102_6),
    .I0(ff_cache0_data[25]),
    .I1(ff_cache1_data[25]),
    .I2(ff_priority[0]) 
);
defparam n102_s6.INIT=8'hCA;
  LUT3 n102_s7 (
    .F(n102_7),
    .I0(ff_cache2_data[25]),
    .I1(ff_cache3_data[25]),
    .I2(ff_priority[0]) 
);
defparam n102_s7.INIT=8'hCA;
  LUT3 n103_s6 (
    .F(n103_6),
    .I0(ff_cache0_data[24]),
    .I1(ff_cache1_data[24]),
    .I2(ff_priority[0]) 
);
defparam n103_s6.INIT=8'hCA;
  LUT3 n103_s7 (
    .F(n103_7),
    .I0(ff_cache2_data[24]),
    .I1(ff_cache3_data[24]),
    .I2(ff_priority[0]) 
);
defparam n103_s7.INIT=8'hCA;
  LUT3 n104_s6 (
    .F(n104_6),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache1_data[23]),
    .I2(ff_priority[0]) 
);
defparam n104_s6.INIT=8'hCA;
  LUT3 n104_s7 (
    .F(n104_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache3_data[23]),
    .I2(ff_priority[0]) 
);
defparam n104_s7.INIT=8'hCA;
  LUT3 n105_s3 (
    .F(n105_6),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache1_data[22]),
    .I2(ff_priority[0]) 
);
defparam n105_s3.INIT=8'hCA;
  LUT3 n105_s4 (
    .F(n105_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache3_data[22]),
    .I2(ff_priority[0]) 
);
defparam n105_s4.INIT=8'hCA;
  LUT3 n106_s3 (
    .F(n106_6),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache1_data[21]),
    .I2(ff_priority[0]) 
);
defparam n106_s3.INIT=8'hCA;
  LUT3 n106_s4 (
    .F(n106_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache3_data[21]),
    .I2(ff_priority[0]) 
);
defparam n106_s4.INIT=8'hCA;
  LUT3 n107_s6 (
    .F(n107_6),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache1_data[20]),
    .I2(ff_priority[0]) 
);
defparam n107_s6.INIT=8'hCA;
  LUT3 n107_s7 (
    .F(n107_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache3_data[20]),
    .I2(ff_priority[0]) 
);
defparam n107_s7.INIT=8'hCA;
  LUT3 n108_s6 (
    .F(n108_6),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache1_data[19]),
    .I2(ff_priority[0]) 
);
defparam n108_s6.INIT=8'hCA;
  LUT3 n108_s7 (
    .F(n108_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache3_data[19]),
    .I2(ff_priority[0]) 
);
defparam n108_s7.INIT=8'hCA;
  LUT3 n109_s6 (
    .F(n109_6),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache1_data[18]),
    .I2(ff_priority[0]) 
);
defparam n109_s6.INIT=8'hCA;
  LUT3 n109_s7 (
    .F(n109_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache3_data[18]),
    .I2(ff_priority[0]) 
);
defparam n109_s7.INIT=8'hCA;
  LUT3 n110_s6 (
    .F(n110_6),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache1_data[17]),
    .I2(ff_priority[0]) 
);
defparam n110_s6.INIT=8'hCA;
  LUT3 n110_s7 (
    .F(n110_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache3_data[17]),
    .I2(ff_priority[0]) 
);
defparam n110_s7.INIT=8'hCA;
  LUT3 n111_s6 (
    .F(n111_6),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache1_data[16]),
    .I2(ff_priority[0]) 
);
defparam n111_s6.INIT=8'hCA;
  LUT3 n111_s7 (
    .F(n111_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache3_data[16]),
    .I2(ff_priority[0]) 
);
defparam n111_s7.INIT=8'hCA;
  LUT3 n112_s3 (
    .F(n112_6),
    .I0(ff_cache0_data[15]),
    .I1(ff_cache1_data[15]),
    .I2(ff_priority[0]) 
);
defparam n112_s3.INIT=8'hCA;
  LUT3 n112_s4 (
    .F(n112_7),
    .I0(ff_cache2_data[15]),
    .I1(ff_cache3_data[15]),
    .I2(ff_priority[0]) 
);
defparam n112_s4.INIT=8'hCA;
  LUT3 n113_s6 (
    .F(n113_6),
    .I0(ff_cache0_data[14]),
    .I1(ff_cache1_data[14]),
    .I2(ff_priority[0]) 
);
defparam n113_s6.INIT=8'hCA;
  LUT3 n113_s7 (
    .F(n113_7),
    .I0(ff_cache2_data[14]),
    .I1(ff_cache3_data[14]),
    .I2(ff_priority[0]) 
);
defparam n113_s7.INIT=8'hCA;
  LUT3 n114_s3 (
    .F(n114_6),
    .I0(ff_cache0_data[13]),
    .I1(ff_cache1_data[13]),
    .I2(ff_priority[0]) 
);
defparam n114_s3.INIT=8'hCA;
  LUT3 n114_s4 (
    .F(n114_7),
    .I0(ff_cache2_data[13]),
    .I1(ff_cache3_data[13]),
    .I2(ff_priority[0]) 
);
defparam n114_s4.INIT=8'hCA;
  LUT3 n115_s3 (
    .F(n115_6),
    .I0(ff_cache0_data[12]),
    .I1(ff_cache1_data[12]),
    .I2(ff_priority[0]) 
);
defparam n115_s3.INIT=8'hCA;
  LUT3 n115_s4 (
    .F(n115_7),
    .I0(ff_cache2_data[12]),
    .I1(ff_cache3_data[12]),
    .I2(ff_priority[0]) 
);
defparam n115_s4.INIT=8'hCA;
  LUT3 n116_s6 (
    .F(n116_6),
    .I0(ff_cache0_data[11]),
    .I1(ff_cache1_data[11]),
    .I2(ff_priority[0]) 
);
defparam n116_s6.INIT=8'hCA;
  LUT3 n116_s7 (
    .F(n116_7),
    .I0(ff_cache2_data[11]),
    .I1(ff_cache3_data[11]),
    .I2(ff_priority[0]) 
);
defparam n116_s7.INIT=8'hCA;
  LUT3 n117_s3 (
    .F(n117_6),
    .I0(ff_cache0_data[10]),
    .I1(ff_cache1_data[10]),
    .I2(ff_priority[0]) 
);
defparam n117_s3.INIT=8'hCA;
  LUT3 n117_s4 (
    .F(n117_7),
    .I0(ff_cache2_data[10]),
    .I1(ff_cache3_data[10]),
    .I2(ff_priority[0]) 
);
defparam n117_s4.INIT=8'hCA;
  LUT3 n118_s6 (
    .F(n118_6),
    .I0(ff_cache0_data[9]),
    .I1(ff_cache1_data[9]),
    .I2(ff_priority[0]) 
);
defparam n118_s6.INIT=8'hCA;
  LUT3 n118_s7 (
    .F(n118_7),
    .I0(ff_cache2_data[9]),
    .I1(ff_cache3_data[9]),
    .I2(ff_priority[0]) 
);
defparam n118_s7.INIT=8'hCA;
  LUT3 n119_s6 (
    .F(n119_6),
    .I0(ff_cache0_data[8]),
    .I1(ff_cache1_data[8]),
    .I2(ff_priority[0]) 
);
defparam n119_s6.INIT=8'hCA;
  LUT3 n119_s7 (
    .F(n119_7),
    .I0(ff_cache2_data[8]),
    .I1(ff_cache3_data[8]),
    .I2(ff_priority[0]) 
);
defparam n119_s7.INIT=8'hCA;
  LUT3 n120_s6 (
    .F(n120_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache1_data[7]),
    .I2(ff_priority[0]) 
);
defparam n120_s6.INIT=8'hCA;
  LUT3 n120_s7 (
    .F(n120_7),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache3_data[7]),
    .I2(ff_priority[0]) 
);
defparam n120_s7.INIT=8'hCA;
  LUT3 n121_s6 (
    .F(n121_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache1_data[6]),
    .I2(ff_priority[0]) 
);
defparam n121_s6.INIT=8'hCA;
  LUT3 n121_s7 (
    .F(n121_7),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache3_data[6]),
    .I2(ff_priority[0]) 
);
defparam n121_s7.INIT=8'hCA;
  LUT3 n122_s6 (
    .F(n122_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache1_data[5]),
    .I2(ff_priority[0]) 
);
defparam n122_s6.INIT=8'hCA;
  LUT3 n122_s7 (
    .F(n122_7),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache3_data[5]),
    .I2(ff_priority[0]) 
);
defparam n122_s7.INIT=8'hCA;
  LUT3 n123_s3 (
    .F(n123_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache1_data[4]),
    .I2(ff_priority[0]) 
);
defparam n123_s3.INIT=8'hCA;
  LUT3 n123_s4 (
    .F(n123_7),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache3_data[4]),
    .I2(ff_priority[0]) 
);
defparam n123_s4.INIT=8'hCA;
  LUT3 n124_s6 (
    .F(n124_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache1_data[3]),
    .I2(ff_priority[0]) 
);
defparam n124_s6.INIT=8'hCA;
  LUT3 n124_s7 (
    .F(n124_7),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache3_data[3]),
    .I2(ff_priority[0]) 
);
defparam n124_s7.INIT=8'hCA;
  LUT3 n125_s3 (
    .F(n125_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache1_data[2]),
    .I2(ff_priority[0]) 
);
defparam n125_s3.INIT=8'hCA;
  LUT3 n125_s4 (
    .F(n125_7),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache3_data[2]),
    .I2(ff_priority[0]) 
);
defparam n125_s4.INIT=8'hCA;
  LUT3 n126_s6 (
    .F(n126_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache1_data[1]),
    .I2(ff_priority[0]) 
);
defparam n126_s6.INIT=8'hCA;
  LUT3 n126_s7 (
    .F(n126_7),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache3_data[1]),
    .I2(ff_priority[0]) 
);
defparam n126_s7.INIT=8'hCA;
  LUT3 n127_s6 (
    .F(n127_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache1_data[0]),
    .I2(ff_priority[0]) 
);
defparam n127_s6.INIT=8'hCA;
  LUT3 n127_s7 (
    .F(n127_7),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache3_data[0]),
    .I2(ff_priority[0]) 
);
defparam n127_s7.INIT=8'hCA;
  LUT3 n466_s6 (
    .F(n466_6),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n466_s6.INIT=8'hCA;
  LUT3 n466_s7 (
    .F(n466_7),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n466_s7.INIT=8'hCA;
  LUT3 n469_s6 (
    .F(n469_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache0_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n469_s6.INIT=8'hCA;
  LUT3 n469_s7 (
    .F(n469_7),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache0_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n469_s7.INIT=8'hCA;
  LUT3 n470_s6 (
    .F(n470_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache0_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n470_s6.INIT=8'hCA;
  LUT3 n470_s7 (
    .F(n470_7),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache0_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n470_s7.INIT=8'hCA;
  LUT3 n471_s6 (
    .F(n471_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache0_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n471_s6.INIT=8'hCA;
  LUT3 n471_s7 (
    .F(n471_7),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache0_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n471_s7.INIT=8'hCA;
  LUT3 n472_s6 (
    .F(n472_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache0_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n472_s6.INIT=8'hCA;
  LUT3 n472_s7 (
    .F(n472_7),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache0_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n472_s7.INIT=8'hCA;
  LUT3 n473_s6 (
    .F(n473_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache0_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n473_s6.INIT=8'hCA;
  LUT3 n473_s7 (
    .F(n473_7),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache0_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n473_s7.INIT=8'hCA;
  LUT3 n474_s6 (
    .F(n474_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache0_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n474_s6.INIT=8'hCA;
  LUT3 n474_s7 (
    .F(n474_7),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache0_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n474_s7.INIT=8'hCA;
  LUT3 n475_s6 (
    .F(n475_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache0_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n475_s6.INIT=8'hCA;
  LUT3 n475_s7 (
    .F(n475_7),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache0_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n475_s7.INIT=8'hCA;
  LUT3 n476_s6 (
    .F(n476_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache0_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n476_s6.INIT=8'hCA;
  LUT3 n476_s7 (
    .F(n476_7),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache0_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n476_s7.INIT=8'hCA;
  LUT3 n508_s6 (
    .F(n508_6),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n508_s6.INIT=8'hCA;
  LUT3 n508_s7 (
    .F(n508_7),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache1_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n508_s7.INIT=8'hCA;
  LUT3 n511_s6 (
    .F(n511_6),
    .I0(ff_cache1_data[7]),
    .I1(ff_cache1_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n511_s6.INIT=8'hCA;
  LUT3 n511_s7 (
    .F(n511_7),
    .I0(ff_cache1_data[23]),
    .I1(ff_cache1_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n511_s7.INIT=8'hCA;
  LUT3 n512_s6 (
    .F(n512_6),
    .I0(ff_cache1_data[6]),
    .I1(ff_cache1_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n512_s6.INIT=8'hCA;
  LUT3 n512_s7 (
    .F(n512_7),
    .I0(ff_cache1_data[22]),
    .I1(ff_cache1_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n512_s7.INIT=8'hCA;
  LUT3 n513_s6 (
    .F(n513_6),
    .I0(ff_cache1_data[5]),
    .I1(ff_cache1_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n513_s6.INIT=8'hCA;
  LUT3 n513_s7 (
    .F(n513_7),
    .I0(ff_cache1_data[21]),
    .I1(ff_cache1_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n513_s7.INIT=8'hCA;
  LUT3 n514_s6 (
    .F(n514_6),
    .I0(ff_cache1_data[4]),
    .I1(ff_cache1_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n514_s6.INIT=8'hCA;
  LUT3 n514_s7 (
    .F(n514_7),
    .I0(ff_cache1_data[20]),
    .I1(ff_cache1_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n514_s7.INIT=8'hCA;
  LUT3 n515_s6 (
    .F(n515_6),
    .I0(ff_cache1_data[3]),
    .I1(ff_cache1_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n515_s6.INIT=8'hCA;
  LUT3 n515_s7 (
    .F(n515_7),
    .I0(ff_cache1_data[19]),
    .I1(ff_cache1_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n515_s7.INIT=8'hCA;
  LUT3 n516_s6 (
    .F(n516_6),
    .I0(ff_cache1_data[2]),
    .I1(ff_cache1_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n516_s6.INIT=8'hCA;
  LUT3 n516_s7 (
    .F(n516_7),
    .I0(ff_cache1_data[18]),
    .I1(ff_cache1_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n516_s7.INIT=8'hCA;
  LUT3 n517_s6 (
    .F(n517_6),
    .I0(ff_cache1_data[1]),
    .I1(ff_cache1_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n517_s6.INIT=8'hCA;
  LUT3 n517_s7 (
    .F(n517_7),
    .I0(ff_cache1_data[17]),
    .I1(ff_cache1_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n517_s7.INIT=8'hCA;
  LUT3 n518_s6 (
    .F(n518_6),
    .I0(ff_cache1_data[0]),
    .I1(ff_cache1_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n518_s6.INIT=8'hCA;
  LUT3 n518_s7 (
    .F(n518_7),
    .I0(ff_cache1_data[16]),
    .I1(ff_cache1_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n518_s7.INIT=8'hCA;
  LUT3 n550_s6 (
    .F(n550_6),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n550_s6.INIT=8'hCA;
  LUT3 n550_s7 (
    .F(n550_7),
    .I0(ff_cache2_data_mask[2]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n550_s7.INIT=8'hCA;
  LUT3 n1210_s3 (
    .F(n553_6),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache2_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s3.INIT=8'hCA;
  LUT3 n1210_s4 (
    .F(n553_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache2_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s4.INIT=8'hCA;
  LUT3 n1211_s3 (
    .F(n554_6),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache2_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s3.INIT=8'hCA;
  LUT3 n1211_s4 (
    .F(n554_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache2_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s4.INIT=8'hCA;
  LUT3 n1212_s3 (
    .F(n555_6),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache2_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s3.INIT=8'hCA;
  LUT3 n1212_s4 (
    .F(n555_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache2_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s4.INIT=8'hCA;
  LUT3 n1213_s3 (
    .F(n556_6),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache2_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s3.INIT=8'hCA;
  LUT3 n1213_s4 (
    .F(n556_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache2_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s4.INIT=8'hCA;
  LUT3 n1214_s3 (
    .F(n557_6),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache2_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s3.INIT=8'hCA;
  LUT3 n1214_s4 (
    .F(n557_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache2_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s4.INIT=8'hCA;
  LUT3 n1215_s3 (
    .F(n558_6),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache2_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s3.INIT=8'hCA;
  LUT3 n1215_s4 (
    .F(n558_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache2_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s4.INIT=8'hCA;
  LUT3 n1216_s3 (
    .F(n559_6),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache2_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s3.INIT=8'hCA;
  LUT3 n1216_s4 (
    .F(n559_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache2_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s4.INIT=8'hCA;
  LUT3 n1217_s3 (
    .F(n560_6),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache2_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s3.INIT=8'hCA;
  LUT3 n1217_s4 (
    .F(n560_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache2_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s4.INIT=8'hCA;
  LUT3 n592_s3 (
    .F(n592_6),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n592_s3.INIT=8'hCA;
  LUT3 n592_s4 (
    .F(n592_7),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache3_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n592_s4.INIT=8'hCA;
  LUT3 n1210_s5 (
    .F(n595_6),
    .I0(ff_cache3_data[7]),
    .I1(ff_cache3_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s5.INIT=8'hCA;
  LUT3 n1210_s6 (
    .F(n595_7),
    .I0(ff_cache3_data[23]),
    .I1(ff_cache3_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s6.INIT=8'hCA;
  LUT3 n1211_s5 (
    .F(n596_6),
    .I0(ff_cache3_data[6]),
    .I1(ff_cache3_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s5.INIT=8'hCA;
  LUT3 n1211_s6 (
    .F(n596_7),
    .I0(ff_cache3_data[22]),
    .I1(ff_cache3_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s6.INIT=8'hCA;
  LUT3 n1212_s5 (
    .F(n597_6),
    .I0(ff_cache3_data[5]),
    .I1(ff_cache3_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s5.INIT=8'hCA;
  LUT3 n1212_s6 (
    .F(n597_7),
    .I0(ff_cache3_data[21]),
    .I1(ff_cache3_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s6.INIT=8'hCA;
  LUT3 n1213_s5 (
    .F(n598_6),
    .I0(ff_cache3_data[4]),
    .I1(ff_cache3_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s5.INIT=8'hCA;
  LUT3 n1213_s6 (
    .F(n598_7),
    .I0(ff_cache3_data[20]),
    .I1(ff_cache3_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s6.INIT=8'hCA;
  LUT3 n1214_s5 (
    .F(n599_6),
    .I0(ff_cache3_data[3]),
    .I1(ff_cache3_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s5.INIT=8'hCA;
  LUT3 n1214_s6 (
    .F(n599_7),
    .I0(ff_cache3_data[19]),
    .I1(ff_cache3_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s6.INIT=8'hCA;
  LUT3 n1215_s5 (
    .F(n600_6),
    .I0(ff_cache3_data[2]),
    .I1(ff_cache3_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s5.INIT=8'hCA;
  LUT3 n1215_s6 (
    .F(n600_7),
    .I0(ff_cache3_data[18]),
    .I1(ff_cache3_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s6.INIT=8'hCA;
  LUT3 n1216_s5 (
    .F(n601_6),
    .I0(ff_cache3_data[1]),
    .I1(ff_cache3_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s5.INIT=8'hCA;
  LUT3 n1216_s6 (
    .F(n601_7),
    .I0(ff_cache3_data[17]),
    .I1(ff_cache3_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s6.INIT=8'hCA;
  LUT3 n1217_s5 (
    .F(n602_6),
    .I0(ff_cache3_data[0]),
    .I1(ff_cache3_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s5.INIT=8'hCA;
  LUT3 n1217_s6 (
    .F(n602_7),
    .I0(ff_cache3_data[16]),
    .I1(ff_cache3_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s6.INIT=8'hCA;
  LUT3 n4780_s6 (
    .F(n4780_6),
    .I0(w_command_vram_rdata[7]),
    .I1(w_command_vram_rdata[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4780_s6.INIT=8'hCA;
  LUT3 n4780_s7 (
    .F(n4780_7),
    .I0(w_command_vram_rdata[23]),
    .I1(w_command_vram_rdata[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4780_s7.INIT=8'hCA;
  LUT3 n4781_s6 (
    .F(n4781_6),
    .I0(w_command_vram_rdata[6]),
    .I1(w_command_vram_rdata[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4781_s6.INIT=8'hCA;
  LUT3 n4781_s7 (
    .F(n4781_7),
    .I0(w_command_vram_rdata[22]),
    .I1(w_command_vram_rdata[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4781_s7.INIT=8'hCA;
  LUT3 n4782_s6 (
    .F(n4782_6),
    .I0(w_command_vram_rdata[5]),
    .I1(w_command_vram_rdata[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4782_s6.INIT=8'hCA;
  LUT3 n4782_s7 (
    .F(n4782_7),
    .I0(w_command_vram_rdata[21]),
    .I1(w_command_vram_rdata[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4782_s7.INIT=8'hCA;
  LUT3 n4783_s6 (
    .F(n4783_6),
    .I0(w_command_vram_rdata[4]),
    .I1(w_command_vram_rdata[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4783_s6.INIT=8'hCA;
  LUT3 n4783_s7 (
    .F(n4783_7),
    .I0(w_command_vram_rdata[20]),
    .I1(w_command_vram_rdata[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4783_s7.INIT=8'hCA;
  LUT3 n4784_s6 (
    .F(n4784_6),
    .I0(w_command_vram_rdata[3]),
    .I1(w_command_vram_rdata[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4784_s6.INIT=8'hCA;
  LUT3 n4784_s7 (
    .F(n4784_7),
    .I0(w_command_vram_rdata[19]),
    .I1(w_command_vram_rdata[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4784_s7.INIT=8'hCA;
  LUT3 n4785_s6 (
    .F(n4785_6),
    .I0(w_command_vram_rdata[2]),
    .I1(w_command_vram_rdata[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4785_s6.INIT=8'hCA;
  LUT3 n4785_s7 (
    .F(n4785_7),
    .I0(w_command_vram_rdata[18]),
    .I1(w_command_vram_rdata[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4785_s7.INIT=8'hCA;
  LUT3 n4786_s6 (
    .F(n4786_6),
    .I0(w_command_vram_rdata[1]),
    .I1(w_command_vram_rdata[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4786_s6.INIT=8'hCA;
  LUT3 n4786_s7 (
    .F(n4786_7),
    .I0(w_command_vram_rdata[17]),
    .I1(w_command_vram_rdata[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4786_s7.INIT=8'hCA;
  LUT3 n4787_s6 (
    .F(n4787_6),
    .I0(w_command_vram_rdata[0]),
    .I1(w_command_vram_rdata[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4787_s6.INIT=8'hCA;
  LUT3 n4787_s7 (
    .F(n4787_7),
    .I0(w_command_vram_rdata[16]),
    .I1(w_command_vram_rdata[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4787_s7.INIT=8'hCA;
  LUT2 w_cache2_hit_s0 (
    .F(w_cache2_hit),
    .I0(n52_3),
    .I1(ff_cache2_data_en) 
);
defparam w_cache2_hit_s0.INIT=4'h4;
  LUT3 n5084_s2 (
    .F(n5084_5),
    .I0(ff_cache_vram_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5284_7) 
);
defparam n5084_s2.INIT=8'hCA;
  LUT3 n5085_s1 (
    .F(n5085_4),
    .I0(ff_cache_vram_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5284_7) 
);
defparam n5085_s1.INIT=8'hCA;
  LUT3 n5086_s1 (
    .F(n5086_4),
    .I0(ff_cache_vram_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5284_7) 
);
defparam n5086_s1.INIT=8'hCA;
  LUT3 n5087_s1 (
    .F(n5087_4),
    .I0(ff_cache_vram_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5284_7) 
);
defparam n5087_s1.INIT=8'hCA;
  LUT3 n5088_s1 (
    .F(n5088_4),
    .I0(ff_cache_vram_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5284_7) 
);
defparam n5088_s1.INIT=8'hCA;
  LUT3 n5089_s1 (
    .F(n5089_4),
    .I0(ff_cache_vram_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5284_7) 
);
defparam n5089_s1.INIT=8'hCA;
  LUT3 n5090_s1 (
    .F(n5090_4),
    .I0(ff_cache_vram_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5284_7) 
);
defparam n5090_s1.INIT=8'hCA;
  LUT3 n5091_s1 (
    .F(n5091_4),
    .I0(ff_cache_vram_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5284_7) 
);
defparam n5091_s1.INIT=8'hCA;
  LUT3 n5092_s1 (
    .F(n5092_4),
    .I0(ff_cache_vram_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5284_7) 
);
defparam n5092_s1.INIT=8'hCA;
  LUT3 n5093_s1 (
    .F(n5093_4),
    .I0(ff_cache_vram_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5284_7) 
);
defparam n5093_s1.INIT=8'hCA;
  LUT3 n5094_s1 (
    .F(n5094_4),
    .I0(ff_cache_vram_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5284_7) 
);
defparam n5094_s1.INIT=8'hCA;
  LUT3 n5095_s1 (
    .F(n5095_4),
    .I0(ff_cache_vram_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5284_7) 
);
defparam n5095_s1.INIT=8'hCA;
  LUT3 n5096_s1 (
    .F(n5096_4),
    .I0(ff_cache_vram_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5284_7) 
);
defparam n5096_s1.INIT=8'hCA;
  LUT3 n5097_s1 (
    .F(n5097_4),
    .I0(ff_cache_vram_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5284_7) 
);
defparam n5097_s1.INIT=8'hCA;
  LUT3 n5098_s1 (
    .F(n5098_4),
    .I0(ff_cache_vram_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5284_7) 
);
defparam n5098_s1.INIT=8'hCA;
  LUT3 n5156_s2 (
    .F(n5156_5),
    .I0(ff_cache_vram_wdata[7]),
    .I1(w_command_vram_rdata[31]),
    .I2(n5284_7) 
);
defparam n5156_s2.INIT=8'hCA;
  LUT3 n5157_s1 (
    .F(n5157_4),
    .I0(ff_cache_vram_wdata[6]),
    .I1(w_command_vram_rdata[30]),
    .I2(n5284_7) 
);
defparam n5157_s1.INIT=8'hCA;
  LUT3 n5158_s1 (
    .F(n5158_4),
    .I0(ff_cache_vram_wdata[5]),
    .I1(w_command_vram_rdata[29]),
    .I2(n5284_7) 
);
defparam n5158_s1.INIT=8'hCA;
  LUT3 n5159_s1 (
    .F(n5159_4),
    .I0(ff_cache_vram_wdata[4]),
    .I1(w_command_vram_rdata[28]),
    .I2(n5284_7) 
);
defparam n5159_s1.INIT=8'hCA;
  LUT3 n5160_s1 (
    .F(n5160_4),
    .I0(ff_cache_vram_wdata[3]),
    .I1(w_command_vram_rdata[27]),
    .I2(n5284_7) 
);
defparam n5160_s1.INIT=8'hCA;
  LUT3 n5161_s1 (
    .F(n5161_4),
    .I0(ff_cache_vram_wdata[2]),
    .I1(w_command_vram_rdata[26]),
    .I2(n5284_7) 
);
defparam n5161_s1.INIT=8'hCA;
  LUT3 n5162_s1 (
    .F(n5162_4),
    .I0(ff_cache_vram_wdata[1]),
    .I1(w_command_vram_rdata[25]),
    .I2(n5284_7) 
);
defparam n5162_s1.INIT=8'hCA;
  LUT3 n5163_s1 (
    .F(n5163_4),
    .I0(ff_cache_vram_wdata[0]),
    .I1(w_command_vram_rdata[24]),
    .I2(n5284_7) 
);
defparam n5163_s1.INIT=8'hCA;
  LUT3 n5164_s2 (
    .F(n5164_5),
    .I0(w_command_vram_rdata[23]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5164_s2.INIT=8'hAC;
  LUT3 n5165_s1 (
    .F(n5165_4),
    .I0(w_command_vram_rdata[22]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5165_s1.INIT=8'hAC;
  LUT3 n5166_s1 (
    .F(n5166_4),
    .I0(w_command_vram_rdata[21]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5166_s1.INIT=8'hAC;
  LUT3 n5167_s1 (
    .F(n5167_4),
    .I0(w_command_vram_rdata[20]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5167_s1.INIT=8'hAC;
  LUT3 n5168_s1 (
    .F(n5168_4),
    .I0(w_command_vram_rdata[19]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5168_s1.INIT=8'hAC;
  LUT3 n5169_s1 (
    .F(n5169_4),
    .I0(w_command_vram_rdata[18]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5169_s1.INIT=8'hAC;
  LUT3 n5170_s1 (
    .F(n5170_4),
    .I0(w_command_vram_rdata[17]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5170_s1.INIT=8'hAC;
  LUT3 n5171_s1 (
    .F(n5171_4),
    .I0(w_command_vram_rdata[16]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5171_s1.INIT=8'hAC;
  LUT3 n5172_s2 (
    .F(n5172_5),
    .I0(w_command_vram_rdata[15]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5172_s2.INIT=8'hAC;
  LUT3 n5173_s1 (
    .F(n5173_4),
    .I0(w_command_vram_rdata[14]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5173_s1.INIT=8'hAC;
  LUT3 n5174_s1 (
    .F(n5174_4),
    .I0(w_command_vram_rdata[13]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5174_s1.INIT=8'hAC;
  LUT3 n5175_s1 (
    .F(n5175_4),
    .I0(w_command_vram_rdata[12]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5175_s1.INIT=8'hAC;
  LUT3 n5176_s1 (
    .F(n5176_4),
    .I0(w_command_vram_rdata[11]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5176_s1.INIT=8'hAC;
  LUT3 n5177_s1 (
    .F(n5177_4),
    .I0(w_command_vram_rdata[10]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5177_s1.INIT=8'hAC;
  LUT3 n5178_s1 (
    .F(n5178_4),
    .I0(w_command_vram_rdata[9]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5178_s1.INIT=8'hAC;
  LUT3 n5179_s1 (
    .F(n5179_4),
    .I0(w_command_vram_rdata[8]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5179_s1.INIT=8'hAC;
  LUT3 n5180_s2 (
    .F(n5180_5),
    .I0(w_command_vram_rdata[7]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5180_s2.INIT=8'hAC;
  LUT3 n5181_s1 (
    .F(n5181_4),
    .I0(w_command_vram_rdata[6]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5181_s1.INIT=8'hAC;
  LUT3 n5182_s1 (
    .F(n5182_4),
    .I0(w_command_vram_rdata[5]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5182_s1.INIT=8'hAC;
  LUT3 n5183_s1 (
    .F(n5183_4),
    .I0(w_command_vram_rdata[4]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5183_s1.INIT=8'hAC;
  LUT3 n5184_s1 (
    .F(n5184_4),
    .I0(w_command_vram_rdata[3]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5184_s1.INIT=8'hAC;
  LUT3 n5185_s1 (
    .F(n5185_4),
    .I0(w_command_vram_rdata[2]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5185_s1.INIT=8'hAC;
  LUT3 n5186_s1 (
    .F(n5186_4),
    .I0(w_command_vram_rdata[1]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5186_s1.INIT=8'hAC;
  LUT3 n5187_s1 (
    .F(n5187_4),
    .I0(w_command_vram_rdata[0]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5187_s1.INIT=8'hAC;
  LUT3 n5851_s6 (
    .F(n5851_9),
    .I0(n5851_10),
    .I1(n5851_11),
    .I2(n5851_12) 
);
defparam n5851_s6.INIT=8'h07;
  LUT4 n5852_s6 (
    .F(n5852_9),
    .I0(n5852_10),
    .I1(n5852_11),
    .I2(n5852_12),
    .I3(n5852_13) 
);
defparam n5852_s6.INIT=16'h00EF;
  LUT4 n5853_s6 (
    .F(n5853_9),
    .I0(n5853_10),
    .I1(n5853_11),
    .I2(n5853_12),
    .I3(n5853_13) 
);
defparam n5853_s6.INIT=16'h00EF;
  LUT4 n5854_s6 (
    .F(n5854_9),
    .I0(n5854_10),
    .I1(n5854_11),
    .I2(n5854_12),
    .I3(n5854_13) 
);
defparam n5854_s6.INIT=16'h00EF;
  LUT4 n5855_s6 (
    .F(n5855_9),
    .I0(n5855_10),
    .I1(n5855_11),
    .I2(n5855_12),
    .I3(n5855_13) 
);
defparam n5855_s6.INIT=16'h00EF;
  LUT3 n5856_s6 (
    .F(n5856_9),
    .I0(n5856_10),
    .I1(n5856_11),
    .I2(n5856_12) 
);
defparam n5856_s6.INIT=8'h07;
  LUT3 n5857_s6 (
    .F(n5857_9),
    .I0(n5857_10),
    .I1(n5857_11),
    .I2(n5857_12) 
);
defparam n5857_s6.INIT=8'h07;
  LUT4 n5858_s6 (
    .F(n5858_9),
    .I0(n5858_10),
    .I1(n5858_11),
    .I2(n5858_12),
    .I3(n5858_13) 
);
defparam n5858_s6.INIT=16'h00EF;
  LUT4 n5859_s6 (
    .F(n5859_9),
    .I0(n5859_10),
    .I1(n5859_11),
    .I2(n5859_12),
    .I3(n5859_13) 
);
defparam n5859_s6.INIT=16'h00EF;
  LUT3 n5860_s6 (
    .F(n5860_9),
    .I0(n5860_10),
    .I1(n5860_11),
    .I2(n5860_12) 
);
defparam n5860_s6.INIT=8'h07;
  LUT4 n5861_s6 (
    .F(n5861_9),
    .I0(n5861_10),
    .I1(n5861_11),
    .I2(n5861_12),
    .I3(n5861_13) 
);
defparam n5861_s6.INIT=16'h00EF;
  LUT3 n5862_s6 (
    .F(n5862_9),
    .I0(n5862_10),
    .I1(n5862_11),
    .I2(n5862_12) 
);
defparam n5862_s6.INIT=8'h07;
  LUT4 n5863_s6 (
    .F(n5863_9),
    .I0(n5863_10),
    .I1(n5863_11),
    .I2(n5863_12),
    .I3(n5863_13) 
);
defparam n5863_s6.INIT=16'h00EF;
  LUT4 n5864_s6 (
    .F(n5864_9),
    .I0(n5864_10),
    .I1(n5864_11),
    .I2(n5864_12),
    .I3(n5864_13) 
);
defparam n5864_s6.INIT=16'h00EF;
  LUT3 n5865_s6 (
    .F(n5865_9),
    .I0(n5865_10),
    .I1(n5865_11),
    .I2(n5865_12) 
);
defparam n5865_s6.INIT=8'h07;
  LUT4 n5866_s1 (
    .F(n5866_4),
    .I0(n5866_5),
    .I1(n5866_6),
    .I2(n5866_22),
    .I3(n5866_8) 
);
defparam n5866_s1.INIT=16'h1F00;
  LUT3 n5867_s1 (
    .F(n5867_4),
    .I0(n5867_5),
    .I1(n5867_6),
    .I2(n5867_7) 
);
defparam n5867_s1.INIT=8'hD0;
  LUT4 n5868_s1 (
    .F(n5868_4),
    .I0(n5868_5),
    .I1(n5866_22),
    .I2(n5868_6),
    .I3(n5868_21) 
);
defparam n5868_s1.INIT=16'h000B;
  LUT4 n5869_s1 (
    .F(n5869_4),
    .I0(n5869_21),
    .I1(n99_9),
    .I2(n5869_6),
    .I3(n5869_7) 
);
defparam n5869_s1.INIT=16'h000E;
  LUT3 n5870_s1 (
    .F(n5870_4),
    .I0(n5870_5),
    .I1(n5870_6),
    .I2(n5870_7) 
);
defparam n5870_s1.INIT=8'h70;
  LUT4 n5871_s1 (
    .F(n5871_4),
    .I0(n5871_5),
    .I1(n5871_6),
    .I2(n5871_7),
    .I3(n5871_19) 
);
defparam n5871_s1.INIT=16'h0007;
  LUT4 n5872_s1 (
    .F(n5872_4),
    .I0(n5869_21),
    .I1(n102_9),
    .I2(n5872_5),
    .I3(n5872_6) 
);
defparam n5872_s1.INIT=16'h000E;
  LUT4 n5873_s1 (
    .F(n5873_4),
    .I0(n5869_21),
    .I1(n103_9),
    .I2(n5873_5),
    .I3(n5873_6) 
);
defparam n5873_s1.INIT=16'h000E;
  LUT4 n5874_s1 (
    .F(n5874_4),
    .I0(n5869_21),
    .I1(n104_9),
    .I2(n5874_5),
    .I3(n5874_6) 
);
defparam n5874_s1.INIT=16'h000E;
  LUT4 n5875_s1 (
    .F(n5875_4),
    .I0(n5875_5),
    .I1(n5875_6),
    .I2(n5875_7),
    .I3(n5875_29) 
);
defparam n5875_s1.INIT=16'h00F1;
  LUT4 n5876_s1 (
    .F(n5876_4),
    .I0(n5876_5),
    .I1(n5876_6),
    .I2(n5875_7),
    .I3(n5876_23) 
);
defparam n5876_s1.INIT=16'h00F1;
  LUT4 n5877_s1 (
    .F(n5877_4),
    .I0(n5877_5),
    .I1(n5877_6),
    .I2(n5877_7),
    .I3(n5877_8) 
);
defparam n5877_s1.INIT=16'h7077;
  LUT4 n5878_s1 (
    .F(n5878_4),
    .I0(n5878_5),
    .I1(n5878_6),
    .I2(n5878_7),
    .I3(n5878_8) 
);
defparam n5878_s1.INIT=16'h0BBB;
  LUT4 n5879_s1 (
    .F(n5879_4),
    .I0(n5869_21),
    .I1(n109_9),
    .I2(n5879_5),
    .I3(n5879_6) 
);
defparam n5879_s1.INIT=16'h000E;
  LUT4 n5880_s1 (
    .F(n5880_4),
    .I0(n5869_21),
    .I1(n110_9),
    .I2(n5880_5),
    .I3(n5880_6) 
);
defparam n5880_s1.INIT=16'h000E;
  LUT4 n5881_s1 (
    .F(n5881_4),
    .I0(n5881_5),
    .I1(n5881_25),
    .I2(n5881_7),
    .I3(n5881_23) 
);
defparam n5881_s1.INIT=16'h000B;
  LUT4 n5882_s1 (
    .F(n5882_4),
    .I0(n5882_5),
    .I1(n5882_6),
    .I2(n5875_7),
    .I3(n5882_24) 
);
defparam n5882_s1.INIT=16'h00F1;
  LUT4 n5883_s1 (
    .F(n5883_4),
    .I0(n5869_21),
    .I1(n113_9),
    .I2(n5883_5),
    .I3(n5883_6) 
);
defparam n5883_s1.INIT=16'hFFF4;
  LUT4 n5884_s1 (
    .F(n5884_4),
    .I0(n5884_5),
    .I1(n5884_6),
    .I2(n5875_7),
    .I3(n5884_21) 
);
defparam n5884_s1.INIT=16'h00F1;
  LUT4 n5885_s1 (
    .F(n5885_4),
    .I0(n5885_5),
    .I1(n5885_6),
    .I2(n5875_7),
    .I3(n5885_27) 
);
defparam n5885_s1.INIT=16'h00F4;
  LUT4 n5886_s1 (
    .F(n5886_4),
    .I0(n5869_21),
    .I1(n116_9),
    .I2(n5886_5),
    .I3(n5886_6) 
);
defparam n5886_s1.INIT=16'h000E;
  LUT4 n5887_s1 (
    .F(n5887_4),
    .I0(n5887_5),
    .I1(n5887_18),
    .I2(n5887_7),
    .I3(n5887_24) 
);
defparam n5887_s1.INIT=16'h000B;
  LUT3 n5888_s1 (
    .F(n5888_4),
    .I0(n5888_5),
    .I1(n5888_6),
    .I2(n5888_7) 
);
defparam n5888_s1.INIT=8'h07;
  LUT4 n5889_s1 (
    .F(n5889_4),
    .I0(n5869_21),
    .I1(n119_9),
    .I2(n5889_5),
    .I3(n5889_6) 
);
defparam n5889_s1.INIT=16'h000E;
  LUT4 n5890_s1 (
    .F(n5890_4),
    .I0(n5869_21),
    .I1(n120_9),
    .I2(n5890_5),
    .I3(n5890_6) 
);
defparam n5890_s1.INIT=16'h000E;
  LUT4 n5891_s1 (
    .F(n5891_4),
    .I0(n5891_5),
    .I1(n121_9),
    .I2(n5891_6),
    .I3(n5869_21) 
);
defparam n5891_s1.INIT=16'h050C;
  LUT2 n5892_s1 (
    .F(n5892_4),
    .I0(n5892_5),
    .I1(n5892_6) 
);
defparam n5892_s1.INIT=4'h1;
  LUT4 n5893_s1 (
    .F(n5893_4),
    .I0(n5893_5),
    .I1(n5893_6),
    .I2(n5893_7),
    .I3(n5893_22) 
);
defparam n5893_s1.INIT=16'h0007;
  LUT4 n5894_s1 (
    .F(n5894_4),
    .I0(n5869_21),
    .I1(n124_9),
    .I2(n5894_5),
    .I3(n5894_6) 
);
defparam n5894_s1.INIT=16'h000E;
  LUT4 n5895_s1 (
    .F(n5895_4),
    .I0(n5895_5),
    .I1(n5895_6),
    .I2(n5875_7),
    .I3(n5895_22) 
);
defparam n5895_s1.INIT=16'h00F1;
  LUT4 n5896_s1 (
    .F(n5896_4),
    .I0(n5869_21),
    .I1(n126_9),
    .I2(n5896_5),
    .I3(n5896_6) 
);
defparam n5896_s1.INIT=16'h000E;
  LUT4 n5897_s1 (
    .F(n5897_4),
    .I0(n5869_21),
    .I1(n127_9),
    .I2(n5897_5),
    .I3(n5897_6) 
);
defparam n5897_s1.INIT=16'h000E;
  LUT3 n5898_s6 (
    .F(n5898_9),
    .I0(n5898_10),
    .I1(n5898_11),
    .I2(n5898_12) 
);
defparam n5898_s6.INIT=8'hB0;
  LUT4 n5899_s6 (
    .F(n5899_9),
    .I0(n5899_10),
    .I1(n5899_11),
    .I2(n5899_12),
    .I3(n5899_13) 
);
defparam n5899_s6.INIT=16'hBF00;
  LUT2 n5900_s6 (
    .F(n5900_9),
    .I0(n5900_10),
    .I1(n5900_11) 
);
defparam n5900_s6.INIT=4'h4;
  LUT3 n5901_s6 (
    .F(n5901_9),
    .I0(n5901_10),
    .I1(n5901_11),
    .I2(n5901_12) 
);
defparam n5901_s6.INIT=8'h70;
  LUT3 ff_cache0_already_read_s4 (
    .F(ff_cache0_already_read_8),
    .I0(ff_cache0_already_read_9),
    .I1(ff_cache0_already_read_14),
    .I2(ff_cache0_already_read_16) 
);
defparam ff_cache0_already_read_s4.INIT=8'hE0;
  LUT4 ff_cache1_already_read_s4 (
    .F(ff_cache1_already_read_8),
    .I0(ff_cache1_already_read_9),
    .I1(ff_cache1_already_read_10),
    .I2(n5284_7),
    .I3(ff_cache1_already_read_11) 
);
defparam ff_cache1_already_read_s4.INIT=16'hF800;
  LUT4 ff_cache2_already_read_s4 (
    .F(ff_cache2_already_read_8),
    .I0(ff_cache2_already_read_25),
    .I1(ff_cache2_already_read_23),
    .I2(ff_cache2_already_read_17),
    .I3(ff_cache2_already_read_19) 
);
defparam ff_cache2_already_read_s4.INIT=16'hE000;
  LUT3 ff_cache3_already_read_s5 (
    .F(ff_cache3_already_read_9),
    .I0(ff_cache3_already_read_14),
    .I1(ff_cache3_already_read_11),
    .I2(ff_cache0_already_read_16) 
);
defparam ff_cache3_already_read_s5.INIT=8'h10;
  LUT4 ff_flush_state_2_s3 (
    .F(ff_flush_state_1_7),
    .I0(n5875_7),
    .I1(ff_flush_state_2_9),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state_2_10) 
);
defparam ff_flush_state_2_s3.INIT=16'h01FF;
  LUT4 n6693_s3 (
    .F(n6694_7),
    .I0(n6693_11),
    .I1(n6693_19),
    .I2(n6693_13),
    .I3(ff_start) 
);
defparam n6693_s3.INIT=16'hFF40;
  LUT4 ff_vram_wdata_31_s4 (
    .F(ff_vram_wdata_31_7),
    .I0(ff_vram_wdata_31_8),
    .I1(ff_vram_wdata_31_9),
    .I2(n5881_25),
    .I3(ff_vram_wdata_31_13) 
);
defparam ff_vram_wdata_31_s4.INIT=16'h8F00;
  LUT4 ff_cache0_address_15_s5 (
    .F(ff_cache0_address_15_10),
    .I0(ff_cache0_address_15_21),
    .I1(ff_cache0_address_15_12),
    .I2(ff_cache0_already_read_14),
    .I3(ff_cache0_already_read_16) 
);
defparam ff_cache0_address_15_s5.INIT=16'hF200;
  LUT2 ff_cache0_data_31_s5 (
    .F(ff_cache0_data_31_10),
    .I0(ff_cache0_data_31_11),
    .I1(ff_cache0_already_read_16) 
);
defparam ff_cache0_data_31_s5.INIT=4'h4;
  LUT2 ff_cache0_data_23_s5 (
    .F(ff_cache0_data_23_10),
    .I0(ff_cache0_data_23_11),
    .I1(ff_cache0_already_read_16) 
);
defparam ff_cache0_data_23_s5.INIT=4'h4;
  LUT2 ff_cache0_data_15_s5 (
    .F(ff_cache0_data_15_10),
    .I0(ff_cache0_data_15_11),
    .I1(ff_cache0_already_read_16) 
);
defparam ff_cache0_data_15_s5.INIT=4'h4;
  LUT2 ff_cache0_data_7_s5 (
    .F(ff_cache0_data_7_10),
    .I0(ff_cache0_data_7_11),
    .I1(ff_cache0_already_read_16) 
);
defparam ff_cache0_data_7_s5.INIT=4'h4;
  LUT4 ff_cache1_address_16_s5 (
    .F(ff_cache1_address_16_10),
    .I0(ff_cache1_address_16_20),
    .I1(ff_cache1_address_16_18),
    .I2(ff_cache1_address_16_13),
    .I3(ff_cache1_already_read_11) 
);
defparam ff_cache1_address_16_s5.INIT=16'h0D00;
  LUT4 ff_cache1_data_31_s5 (
    .F(ff_cache1_data_31_10),
    .I0(ff_cache1_data_31_23),
    .I1(ff_cache1_data_31_17),
    .I2(ff_cache1_data_31_21),
    .I3(ff_cache1_data_31_14) 
);
defparam ff_cache1_data_31_s5.INIT=16'hF400;
  LUT4 ff_cache1_data_23_s5 (
    .F(ff_cache1_data_23_10),
    .I0(ff_cache1_data_31_23),
    .I1(ff_cache1_data_23_14),
    .I2(ff_cache1_data_23_16),
    .I3(ff_cache1_data_31_14) 
);
defparam ff_cache1_data_23_s5.INIT=16'hF400;
  LUT4 ff_cache1_data_15_s5 (
    .F(ff_cache1_data_15_10),
    .I0(ff_cache1_data_31_23),
    .I1(ff_cache1_data_15_14),
    .I2(ff_cache1_data_15_16),
    .I3(ff_cache1_data_31_14) 
);
defparam ff_cache1_data_15_s5.INIT=16'hF400;
  LUT4 ff_cache1_data_7_s5 (
    .F(ff_cache1_data_7_10),
    .I0(ff_cache1_data_31_23),
    .I1(ff_cache1_data_7_14),
    .I2(ff_cache1_data_7_16),
    .I3(ff_cache1_data_31_14) 
);
defparam ff_cache1_data_7_s5.INIT=16'hF400;
  LUT4 ff_cache2_address_16_s5 (
    .F(ff_cache2_address_16_10),
    .I0(ff_cache2_address_16_11),
    .I1(ff_cache0_address_15_21),
    .I2(ff_cache2_already_read_23),
    .I3(ff_cache0_already_read_16) 
);
defparam ff_cache2_address_16_s5.INIT=16'hF400;
  LUT2 ff_cache2_data_31_s5 (
    .F(ff_cache2_data_31_10),
    .I0(ff_cache2_data_31_11),
    .I1(ff_cache2_already_read_17) 
);
defparam ff_cache2_data_31_s5.INIT=4'h4;
  LUT2 ff_cache2_data_23_s5 (
    .F(ff_cache2_data_23_10),
    .I0(ff_cache2_data_23_11),
    .I1(ff_cache2_already_read_17) 
);
defparam ff_cache2_data_23_s5.INIT=4'h4;
  LUT2 ff_cache2_data_15_s5 (
    .F(ff_cache2_data_15_10),
    .I0(ff_cache2_data_15_11),
    .I1(ff_cache2_already_read_17) 
);
defparam ff_cache2_data_15_s5.INIT=4'h4;
  LUT2 ff_cache2_data_7_s5 (
    .F(ff_cache2_data_7_10),
    .I0(ff_cache2_data_7_11),
    .I1(ff_cache2_already_read_17) 
);
defparam ff_cache2_data_7_s5.INIT=4'h4;
  LUT4 ff_cache3_address_16_s5 (
    .F(ff_cache3_address_16_10),
    .I0(ff_cache3_address_16_11),
    .I1(ff_cache0_address_15_21),
    .I2(ff_cache3_address_16_15),
    .I3(ff_cache0_already_read_16) 
);
defparam ff_cache3_address_16_s5.INIT=16'hF400;
  LUT2 ff_cache3_data_31_s5 (
    .F(ff_cache3_data_31_10),
    .I0(ff_cache3_data_31_11),
    .I1(ff_cache3_data_31_17) 
);
defparam ff_cache3_data_31_s5.INIT=4'h4;
  LUT2 ff_cache3_data_23_s5 (
    .F(ff_cache3_data_23_10),
    .I0(ff_cache3_data_23_11),
    .I1(ff_cache3_data_31_17) 
);
defparam ff_cache3_data_23_s5.INIT=4'h4;
  LUT2 ff_cache3_data_15_s5 (
    .F(ff_cache3_data_15_10),
    .I0(ff_cache3_data_15_11),
    .I1(ff_cache3_data_31_17) 
);
defparam ff_cache3_data_15_s5.INIT=4'h4;
  LUT2 ff_cache3_data_7_s5 (
    .F(ff_cache3_data_7_10),
    .I0(ff_cache3_data_7_11),
    .I1(ff_cache3_data_31_17) 
);
defparam ff_cache3_data_7_s5.INIT=4'h4;
  LUT4 ff_cache0_data_en_s3 (
    .F(ff_cache0_data_en_8),
    .I0(ff_cache0_data_en_9),
    .I1(ff_cache0_data_en_12),
    .I2(n6693_13),
    .I3(ff_start) 
);
defparam ff_cache0_data_en_s3.INIT=16'hFF10;
  LUT4 ff_cache1_data_en_s3 (
    .F(ff_cache1_data_en_8),
    .I0(ff_cache1_data_en_9),
    .I1(n6693_13),
    .I2(ff_cache1_data_en_10),
    .I3(ff_start) 
);
defparam ff_cache1_data_en_s3.INIT=16'hFF40;
  LUT4 ff_cache2_data_en_s3 (
    .F(ff_cache2_data_en_8),
    .I0(ff_cache2_data_en_9),
    .I1(n6693_19),
    .I2(ff_cache2_data_en_10),
    .I3(ff_start) 
);
defparam ff_cache2_data_en_s3.INIT=16'hFFE0;
  LUT3 ff_cache3_data_en_s3 (
    .F(ff_cache3_data_en_8),
    .I0(ff_cache3_data_en_9),
    .I1(ff_cache3_data_en_10),
    .I2(ff_start) 
);
defparam ff_cache3_data_en_s3.INIT=8'hF4;
  LUT4 ff_cache0_data_mask_2_s6 (
    .F(ff_cache0_data_mask_2_11),
    .I0(ff_cache1_data_23_14),
    .I1(ff_cache0_data_mask_2_20),
    .I2(ff_cache0_data_mask_2_13),
    .I3(ff_cache0_data_mask_2_18) 
);
defparam ff_cache0_data_mask_2_s6.INIT=16'h8F00;
  LUT4 ff_cache0_data_mask_1_s5 (
    .F(ff_cache0_data_mask_1_10),
    .I0(ff_cache1_data_15_14),
    .I1(ff_cache0_data_mask_2_20),
    .I2(ff_cache0_data_mask_2_13),
    .I3(ff_cache0_data_mask_2_18) 
);
defparam ff_cache0_data_mask_1_s5.INIT=16'h8F00;
  LUT4 ff_cache0_data_mask_0_s5 (
    .F(ff_cache0_data_mask_0_10),
    .I0(ff_cache1_data_7_14),
    .I1(ff_cache0_data_mask_2_20),
    .I2(ff_cache0_data_mask_2_13),
    .I3(ff_cache0_data_mask_2_18) 
);
defparam ff_cache0_data_mask_0_s5.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_3_s6 (
    .F(ff_cache3_data_mask_3_11),
    .I0(ff_cache3_data_mask_3_12),
    .I1(ff_cache3_data_mask_3_13),
    .I2(ff_cache3_data_mask_3_22),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_3_s6.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_2_s5 (
    .F(ff_cache3_data_mask_2_10),
    .I0(ff_cache3_data_mask_2_11),
    .I1(ff_cache3_data_mask_3_13),
    .I2(ff_cache3_data_mask_3_22),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_2_s5.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_1_s5 (
    .F(ff_cache3_data_mask_1_10),
    .I0(ff_cache3_data_mask_1_11),
    .I1(ff_cache3_data_mask_3_13),
    .I2(ff_cache3_data_mask_3_22),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_1_s5.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_0_s5 (
    .F(ff_cache3_data_mask_0_10),
    .I0(ff_cache3_data_mask_0_11),
    .I1(ff_cache3_data_mask_3_13),
    .I2(ff_cache3_data_mask_3_22),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_0_s5.INIT=16'h8F00;
  LUT4 ff_cache0_data_mask_3_s5 (
    .F(ff_cache0_data_mask_3_10),
    .I0(ff_cache0_data_mask_2_20),
    .I1(ff_cache1_data_31_17),
    .I2(ff_cache0_data_mask_2_13),
    .I3(ff_cache0_data_mask_2_18) 
);
defparam ff_cache0_data_mask_3_s5.INIT=16'h8F00;
  LUT4 ff_vram_valid_s4 (
    .F(ff_vram_valid_7_34),
    .I0(ff_vram_valid_8),
    .I1(ff_vram_valid_9_35),
    .I2(ff_cache_flush_start),
    .I3(ff_start) 
);
defparam ff_vram_valid_s4.INIT=16'hFF0E;
  LUT3 ff_cache1_data_mask_3_s7 (
    .F(ff_cache1_data_mask_3_12),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_3_14),
    .I2(ff_cache1_data_mask_3_19) 
);
defparam ff_cache1_data_mask_3_s7.INIT=8'h10;
  LUT3 ff_cache1_data_mask_2_s6 (
    .F(ff_cache1_data_mask_2_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_2_12),
    .I2(ff_cache1_data_mask_3_19) 
);
defparam ff_cache1_data_mask_2_s6.INIT=8'h10;
  LUT3 ff_cache1_data_mask_1_s6 (
    .F(ff_cache1_data_mask_1_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_1_12),
    .I2(ff_cache1_data_mask_3_19) 
);
defparam ff_cache1_data_mask_1_s6.INIT=8'h10;
  LUT3 ff_cache1_data_mask_0_s6 (
    .F(ff_cache1_data_mask_0_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_0_12),
    .I2(ff_cache1_data_mask_3_19) 
);
defparam ff_cache1_data_mask_0_s6.INIT=8'h10;
  LUT3 ff_cache2_data_mask_3_s7 (
    .F(ff_cache2_data_mask_3_12),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_3_14),
    .I2(ff_cache2_data_mask_3_15) 
);
defparam ff_cache2_data_mask_3_s7.INIT=8'h10;
  LUT3 ff_cache2_data_mask_2_s6 (
    .F(ff_cache2_data_mask_2_11),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_2_12),
    .I2(ff_cache2_data_mask_3_15) 
);
defparam ff_cache2_data_mask_2_s6.INIT=8'h10;
  LUT3 ff_cache2_data_mask_1_s6 (
    .F(ff_cache2_data_mask_1_11),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_1_12),
    .I2(ff_cache2_data_mask_3_15) 
);
defparam ff_cache2_data_mask_1_s6.INIT=8'h10;
  LUT3 ff_cache2_data_mask_0_s6 (
    .F(ff_cache2_data_mask_0_11),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_0_12),
    .I2(ff_cache2_data_mask_3_15) 
);
defparam ff_cache2_data_mask_0_s6.INIT=8'h10;
  LUT4 n6411_s3 (
    .F(n6411_8),
    .I0(ff_cache_flush_start),
    .I1(n6411_12),
    .I2(n6411_10),
    .I3(ff_start) 
);
defparam n6411_s3.INIT=16'h00FE;
  LUT3 n6409_s5 (
    .F(n6409_10),
    .I0(n6409_11),
    .I1(ff_cache_flush_start),
    .I2(ff_start) 
);
defparam n6409_s5.INIT=8'h0E;
  LUT4 n6697_s4 (
    .F(n6697_9),
    .I0(w_cache_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_cache_flush_start),
    .I3(ff_start) 
);
defparam n6697_s4.INIT=16'h00F1;
  LUT4 n6695_s6 (
    .F(n6695_11),
    .I0(n6695_12),
    .I1(n6695_13),
    .I2(n5875_7),
    .I3(n6695_14) 
);
defparam n6695_s6.INIT=16'hF100;
  LUT4 n6694_s3 (
    .F(n6694_9),
    .I0(n6694_12),
    .I1(ff_priority[0]),
    .I2(ff_start),
    .I3(ff_cache1_address_16_20) 
);
defparam n6694_s3.INIT=16'h0A03;
  LUT4 n6693_s4 (
    .F(n6693_10),
    .I0(n6693_14),
    .I1(n6693_15),
    .I2(ff_start),
    .I3(ff_cache1_address_16_20) 
);
defparam n6693_s4.INIT=16'h0C0A;
  LUT4 n5850_s4 (
    .F(n5850_9),
    .I0(n6695_12),
    .I1(ff_busy),
    .I2(n5850_10),
    .I3(w_command_vram_write) 
);
defparam n5850_s4.INIT=16'h0305;
  LUT4 w_cache_flush_end_s (
    .F(w_cache_flush_end),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state[0]) 
);
defparam w_cache_flush_end_s.INIT=16'h0100;
  LUT3 n5284_s2 (
    .F(n5284_7),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid) 
);
defparam n5284_s2.INIT=8'hEF;
  LUT3 n5015_s7 (
    .F(n5015_8),
    .I0(n469_9),
    .I1(n4780_9),
    .I2(n5284_7) 
);
defparam n5015_s7.INIT=8'hCA;
  LUT3 n5016_s5 (
    .F(n5016_7),
    .I0(n470_9),
    .I1(n4781_9),
    .I2(n5284_7) 
);
defparam n5016_s5.INIT=8'hCA;
  LUT3 n5017_s5 (
    .F(n5017_7),
    .I0(n471_9),
    .I1(n4782_9),
    .I2(n5284_7) 
);
defparam n5017_s5.INIT=8'hCA;
  LUT3 n5018_s5 (
    .F(n5018_7),
    .I0(n472_9),
    .I1(n4783_9),
    .I2(n5284_7) 
);
defparam n5018_s5.INIT=8'hCA;
  LUT3 n5019_s5 (
    .F(n5019_7),
    .I0(n473_9),
    .I1(n4784_9),
    .I2(n5284_7) 
);
defparam n5019_s5.INIT=8'hCA;
  LUT3 n5020_s5 (
    .F(n5020_7),
    .I0(n474_9),
    .I1(n4785_9),
    .I2(n5284_7) 
);
defparam n5020_s5.INIT=8'hCA;
  LUT3 n5021_s5 (
    .F(n5021_7),
    .I0(n475_9),
    .I1(n4786_9),
    .I2(n5284_7) 
);
defparam n5021_s5.INIT=8'hCA;
  LUT3 n5022_s6 (
    .F(n5022_7),
    .I0(n476_9),
    .I1(n4787_9),
    .I2(n5284_7) 
);
defparam n5022_s6.INIT=8'hCA;
  LUT2 n1350_s1 (
    .F(n1350_4),
    .I0(n35_3),
    .I1(ff_cache1_data_en) 
);
defparam n1350_s1.INIT=4'h4;
  LUT3 n5851_s7 (
    .F(n5851_10),
    .I0(n5851_13),
    .I1(n5851_14),
    .I2(n5851_15) 
);
defparam n5851_s7.INIT=8'h01;
  LUT4 n5851_s8 (
    .F(n5851_11),
    .I0(n5851_16),
    .I1(w_command_vram_address[16]),
    .I2(n5851_17),
    .I3(n5851_23) 
);
defparam n5851_s8.INIT=16'h0B00;
  LUT4 n5851_s9 (
    .F(n5851_12),
    .I0(n81_9),
    .I1(ff_cache_vram_address[16]),
    .I2(n5851_23),
    .I3(n5851_19) 
);
defparam n5851_s9.INIT=16'h0305;
  LUT4 n5852_s7 (
    .F(n5852_10),
    .I0(ff_cache1_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5852_14),
    .I3(ff_cache1_data_en_10) 
);
defparam n5852_s7.INIT=16'hAC00;
  LUT4 n5852_s8 (
    .F(n5852_11),
    .I0(ff_cache3_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5852_15),
    .I3(n6411_10) 
);
defparam n5852_s8.INIT=16'hAC00;
  LUT4 n5852_s9 (
    .F(n5852_12),
    .I0(n5851_16),
    .I1(w_command_vram_address[15]),
    .I2(n5852_16),
    .I3(n5852_17) 
);
defparam n5852_s9.INIT=16'h0B00;
  LUT4 n5852_s10 (
    .F(n5852_13),
    .I0(n82_9),
    .I1(ff_cache_vram_address[15]),
    .I2(n5851_23),
    .I3(n5851_19) 
);
defparam n5852_s10.INIT=16'h0305;
  LUT4 n5853_s7 (
    .F(n5853_10),
    .I0(ff_cache1_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5852_14),
    .I3(ff_cache1_data_en_10) 
);
defparam n5853_s7.INIT=16'hAC00;
  LUT4 n5853_s8 (
    .F(n5853_11),
    .I0(ff_cache3_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5852_15),
    .I3(n6411_10) 
);
defparam n5853_s8.INIT=16'hAC00;
  LUT4 n5853_s9 (
    .F(n5853_12),
    .I0(n5851_16),
    .I1(w_command_vram_address[14]),
    .I2(n5853_14),
    .I3(n5853_15) 
);
defparam n5853_s9.INIT=16'h0B00;
  LUT4 n5853_s10 (
    .F(n5853_13),
    .I0(n83_9),
    .I1(ff_cache_vram_address[14]),
    .I2(n5851_23),
    .I3(n5851_19) 
);
defparam n5853_s10.INIT=16'h0305;
  LUT4 n5854_s7 (
    .F(n5854_10),
    .I0(ff_cache1_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5852_14),
    .I3(ff_cache1_data_en_10) 
);
defparam n5854_s7.INIT=16'hAC00;
  LUT4 n5854_s8 (
    .F(n5854_11),
    .I0(ff_cache0_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5854_14),
    .I3(n6409_11) 
);
defparam n5854_s8.INIT=16'hAC00;
  LUT4 n5854_s9 (
    .F(n5854_12),
    .I0(n5851_16),
    .I1(w_command_vram_address[13]),
    .I2(n5854_15),
    .I3(n5854_16) 
);
defparam n5854_s9.INIT=16'h0B00;
  LUT4 n5854_s10 (
    .F(n5854_13),
    .I0(n84_9),
    .I1(ff_cache_vram_address[13]),
    .I2(n5851_23),
    .I3(n5851_19) 
);
defparam n5854_s10.INIT=16'h0305;
  LUT4 n5855_s7 (
    .F(n5855_10),
    .I0(ff_cache1_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5852_14),
    .I3(ff_cache1_data_en_10) 
);
defparam n5855_s7.INIT=16'hAC00;
  LUT4 n5855_s8 (
    .F(n5855_11),
    .I0(ff_cache3_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5852_15),
    .I3(n6411_10) 
);
defparam n5855_s8.INIT=16'hAC00;
  LUT4 n5855_s9 (
    .F(n5855_12),
    .I0(n5851_16),
    .I1(w_command_vram_address[12]),
    .I2(n5855_14),
    .I3(n5855_15) 
);
defparam n5855_s9.INIT=16'h0B00;
  LUT4 n5855_s10 (
    .F(n5855_13),
    .I0(n85_9),
    .I1(ff_cache_vram_address[12]),
    .I2(n5851_23),
    .I3(n5851_19) 
);
defparam n5855_s10.INIT=16'h0305;
  LUT3 n5856_s7 (
    .F(n5856_10),
    .I0(n5856_13),
    .I1(n5856_14),
    .I2(n5856_15) 
);
defparam n5856_s7.INIT=8'h01;
  LUT4 n5856_s8 (
    .F(n5856_11),
    .I0(n5851_16),
    .I1(w_command_vram_address[11]),
    .I2(n5856_16),
    .I3(n5851_23) 
);
defparam n5856_s8.INIT=16'h0B00;
  LUT4 n5856_s9 (
    .F(n5856_12),
    .I0(n86_9),
    .I1(ff_cache_vram_address[11]),
    .I2(n5851_23),
    .I3(n5851_19) 
);
defparam n5856_s9.INIT=16'h0305;
  LUT3 n5857_s7 (
    .F(n5857_10),
    .I0(n5857_13),
    .I1(n5857_14),
    .I2(n5857_15) 
);
defparam n5857_s7.INIT=8'h01;
  LUT4 n5857_s8 (
    .F(n5857_11),
    .I0(n5851_16),
    .I1(w_command_vram_address[10]),
    .I2(n5857_16),
    .I3(n5851_23) 
);
defparam n5857_s8.INIT=16'h0B00;
  LUT4 n5857_s9 (
    .F(n5857_12),
    .I0(n87_9),
    .I1(ff_cache_vram_address[10]),
    .I2(n5851_23),
    .I3(n5851_19) 
);
defparam n5857_s9.INIT=16'h0305;
  LUT4 n5858_s7 (
    .F(n5858_10),
    .I0(ff_cache1_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5852_14),
    .I3(ff_cache1_data_en_10) 
);
defparam n5858_s7.INIT=16'hAC00;
  LUT4 n5858_s8 (
    .F(n5858_11),
    .I0(ff_cache0_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5854_14),
    .I3(n6409_11) 
);
defparam n5858_s8.INIT=16'hAC00;
  LUT4 n5858_s9 (
    .F(n5858_12),
    .I0(n5851_16),
    .I1(w_command_vram_address[9]),
    .I2(n5858_14),
    .I3(n5858_15) 
);
defparam n5858_s9.INIT=16'h0B00;
  LUT4 n5858_s10 (
    .F(n5858_13),
    .I0(n88_9),
    .I1(ff_cache_vram_address[9]),
    .I2(n5851_23),
    .I3(n5851_19) 
);
defparam n5858_s10.INIT=16'h0305;
  LUT4 n5859_s7 (
    .F(n5859_10),
    .I0(ff_cache1_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5852_14),
    .I3(ff_cache1_data_en_10) 
);
defparam n5859_s7.INIT=16'hAC00;
  LUT4 n5859_s8 (
    .F(n5859_11),
    .I0(ff_cache0_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5854_14),
    .I3(n6409_11) 
);
defparam n5859_s8.INIT=16'hAC00;
  LUT4 n5859_s9 (
    .F(n5859_12),
    .I0(n5851_16),
    .I1(w_command_vram_address[8]),
    .I2(n5859_14),
    .I3(n5859_15) 
);
defparam n5859_s9.INIT=16'h0B00;
  LUT4 n5859_s10 (
    .F(n5859_13),
    .I0(n89_9),
    .I1(ff_cache_vram_address[8]),
    .I2(n5851_23),
    .I3(n5851_19) 
);
defparam n5859_s10.INIT=16'h0305;
  LUT3 n5860_s7 (
    .F(n5860_10),
    .I0(n5860_13),
    .I1(n5860_14),
    .I2(n5860_15) 
);
defparam n5860_s7.INIT=8'h01;
  LUT4 n5860_s8 (
    .F(n5860_11),
    .I0(n5851_16),
    .I1(w_command_vram_address[7]),
    .I2(n5860_16),
    .I3(n5851_23) 
);
defparam n5860_s8.INIT=16'h0B00;
  LUT4 n5860_s9 (
    .F(n5860_12),
    .I0(n90_9),
    .I1(ff_cache_vram_address[7]),
    .I2(n5851_23),
    .I3(n5851_19) 
);
defparam n5860_s9.INIT=16'h0305;
  LUT4 n5861_s7 (
    .F(n5861_10),
    .I0(ff_cache1_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5852_14),
    .I3(ff_cache1_data_en_10) 
);
defparam n5861_s7.INIT=16'hAC00;
  LUT4 n5861_s8 (
    .F(n5861_11),
    .I0(ff_cache0_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5854_14),
    .I3(n6409_11) 
);
defparam n5861_s8.INIT=16'hAC00;
  LUT4 n5861_s9 (
    .F(n5861_12),
    .I0(n5851_16),
    .I1(w_command_vram_address[6]),
    .I2(n5861_14),
    .I3(n5861_15) 
);
defparam n5861_s9.INIT=16'h0B00;
  LUT4 n5861_s10 (
    .F(n5861_13),
    .I0(n91_9),
    .I1(ff_cache_vram_address[6]),
    .I2(n5851_23),
    .I3(n5851_19) 
);
defparam n5861_s10.INIT=16'h0305;
  LUT3 n5862_s7 (
    .F(n5862_10),
    .I0(n5862_13),
    .I1(n5862_14),
    .I2(n5862_15) 
);
defparam n5862_s7.INIT=8'h01;
  LUT4 n5862_s8 (
    .F(n5862_11),
    .I0(n5851_16),
    .I1(w_command_vram_address[5]),
    .I2(n5862_16),
    .I3(n5851_23) 
);
defparam n5862_s8.INIT=16'h0B00;
  LUT4 n5862_s9 (
    .F(n5862_12),
    .I0(n92_9),
    .I1(ff_cache_vram_address[5]),
    .I2(n5851_23),
    .I3(n5851_19) 
);
defparam n5862_s9.INIT=16'h0305;
  LUT4 n5863_s7 (
    .F(n5863_10),
    .I0(ff_cache3_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5852_15),
    .I3(n6411_10) 
);
defparam n5863_s7.INIT=16'hAC00;
  LUT4 n5863_s8 (
    .F(n5863_11),
    .I0(ff_cache1_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5852_14),
    .I3(ff_cache1_data_en_10) 
);
defparam n5863_s8.INIT=16'hAC00;
  LUT4 n5863_s9 (
    .F(n5863_12),
    .I0(n5851_16),
    .I1(w_command_vram_address[4]),
    .I2(n5863_14),
    .I3(n5863_15) 
);
defparam n5863_s9.INIT=16'h0B00;
  LUT4 n5863_s10 (
    .F(n5863_13),
    .I0(n93_9),
    .I1(ff_cache_vram_address[4]),
    .I2(n5851_23),
    .I3(n5851_19) 
);
defparam n5863_s10.INIT=16'h0305;
  LUT4 n5864_s7 (
    .F(n5864_10),
    .I0(ff_cache1_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5852_14),
    .I3(ff_cache1_data_en_10) 
);
defparam n5864_s7.INIT=16'hAC00;
  LUT4 n5864_s8 (
    .F(n5864_11),
    .I0(ff_cache0_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5854_14),
    .I3(n6409_11) 
);
defparam n5864_s8.INIT=16'hAC00;
  LUT4 n5864_s9 (
    .F(n5864_12),
    .I0(n5851_16),
    .I1(w_command_vram_address[3]),
    .I2(n5864_14),
    .I3(n5864_15) 
);
defparam n5864_s9.INIT=16'h0B00;
  LUT4 n5864_s10 (
    .F(n5864_13),
    .I0(n94_9),
    .I1(ff_cache_vram_address[3]),
    .I2(n5851_23),
    .I3(n5851_19) 
);
defparam n5864_s10.INIT=16'h0305;
  LUT3 n5865_s7 (
    .F(n5865_10),
    .I0(n5865_13),
    .I1(n5865_14),
    .I2(n5865_15) 
);
defparam n5865_s7.INIT=8'h01;
  LUT4 n5865_s8 (
    .F(n5865_11),
    .I0(n5851_16),
    .I1(w_command_vram_address[2]),
    .I2(n5865_16),
    .I3(n5851_23) 
);
defparam n5865_s8.INIT=16'h0B00;
  LUT4 n5865_s9 (
    .F(n5865_12),
    .I0(n95_9),
    .I1(ff_cache_vram_address[2]),
    .I2(n5851_23),
    .I3(n5851_19) 
);
defparam n5865_s9.INIT=16'h0305;
  LUT4 n5866_s2 (
    .F(n5866_5),
    .I0(n5866_9),
    .I1(n5866_10),
    .I2(w_command_vram_wdata[31]),
    .I3(n5866_11) 
);
defparam n5866_s2.INIT=16'hEF00;
  LUT4 n5866_s3 (
    .F(n5866_6),
    .I0(n5866_12),
    .I1(n5866_13),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5866_s3.INIT=16'h0305;
  LUT4 n5866_s5 (
    .F(n5866_8),
    .I0(n5866_15),
    .I1(n5866_16),
    .I2(n5866_17),
    .I3(n5866_24) 
);
defparam n5866_s5.INIT=16'h00BF;
  LUT4 n5867_s2 (
    .F(n5867_5),
    .I0(n97_9),
    .I1(ff_cache_vram_write),
    .I2(n5867_8),
    .I3(n5881_25) 
);
defparam n5867_s2.INIT=16'h0700;
  LUT4 n5867_s3 (
    .F(n5867_6),
    .I0(n5867_9),
    .I1(n5867_10),
    .I2(ff_priority[0]),
    .I3(n5867_11) 
);
defparam n5867_s3.INIT=16'hCA00;
  LUT4 n5867_s4 (
    .F(n5867_7),
    .I0(n5867_12),
    .I1(n5867_13),
    .I2(n5867_14),
    .I3(n5867_20) 
);
defparam n5867_s4.INIT=16'h007F;
  LUT4 n5868_s2 (
    .F(n5868_5),
    .I0(n5868_8),
    .I1(n5868_9),
    .I2(n5868_19),
    .I3(n5868_11) 
);
defparam n5868_s2.INIT=16'hCACC;
  LUT4 n5868_s3 (
    .F(n5868_6),
    .I0(n5868_12),
    .I1(ff_cache1_data_en_10),
    .I2(n5868_13),
    .I3(n5868_14) 
);
defparam n5868_s3.INIT=16'h7000;
  LUT4 n5869_s3 (
    .F(n5869_6),
    .I0(n5869_8),
    .I1(n5869_9),
    .I2(n5869_10),
    .I3(n5869_19) 
);
defparam n5869_s3.INIT=16'hF400;
  LUT4 n5869_s4 (
    .F(n5869_7),
    .I0(n5869_12),
    .I1(ff_cache2_data_en_9),
    .I2(n5869_13),
    .I3(n5869_14) 
);
defparam n5869_s4.INIT=16'h7000;
  LUT4 n5870_s2 (
    .F(n5870_5),
    .I0(n5870_8),
    .I1(n5867_11),
    .I2(n5870_9),
    .I3(n5870_10) 
);
defparam n5870_s2.INIT=16'h770F;
  LUT3 n5870_s3 (
    .F(n5870_6),
    .I0(n100_9),
    .I1(ff_cache_vram_write),
    .I2(n5881_25) 
);
defparam n5870_s3.INIT=8'h70;
  LUT4 n5870_s4 (
    .F(n5870_7),
    .I0(n5870_11),
    .I1(n5870_12),
    .I2(n5870_13),
    .I3(n5870_19) 
);
defparam n5870_s4.INIT=16'h007F;
  LUT4 n5871_s2 (
    .F(n5871_5),
    .I0(n5871_9),
    .I1(n5867_11),
    .I2(n5871_10),
    .I3(n5871_11) 
);
defparam n5871_s2.INIT=16'h0F77;
  LUT3 n5871_s3 (
    .F(n5871_6),
    .I0(n101_9),
    .I1(ff_cache_vram_write),
    .I2(n5881_25) 
);
defparam n5871_s3.INIT=8'h70;
  LUT4 n5871_s4 (
    .F(n5871_7),
    .I0(n5871_12),
    .I1(n6411_12),
    .I2(n5871_13),
    .I3(n5871_14) 
);
defparam n5871_s4.INIT=16'h7000;
  LUT3 n5872_s2 (
    .F(n5872_5),
    .I0(n5872_7),
    .I1(n5872_8),
    .I2(n5881_25) 
);
defparam n5872_s2.INIT=8'hE0;
  LUT4 n5872_s3 (
    .F(n5872_6),
    .I0(n5872_9),
    .I1(n6409_11),
    .I2(n5872_10),
    .I3(n5872_11) 
);
defparam n5872_s3.INIT=16'h7000;
  LUT4 n5873_s2 (
    .F(n5873_5),
    .I0(n5873_7),
    .I1(n5873_8),
    .I2(n5873_9),
    .I3(n5866_22) 
);
defparam n5873_s2.INIT=16'hF100;
  LUT4 n5873_s3 (
    .F(n5873_6),
    .I0(n5873_10),
    .I1(n5873_11),
    .I2(n5873_17),
    .I3(n5873_13) 
);
defparam n5873_s3.INIT=16'h1000;
  LUT4 n5874_s2 (
    .F(n5874_5),
    .I0(n5874_20),
    .I1(n5874_8),
    .I2(n5874_9),
    .I3(n5874_18) 
);
defparam n5874_s2.INIT=16'hF400;
  LUT4 n5874_s3 (
    .F(n5874_6),
    .I0(n5874_20),
    .I1(n6411_10),
    .I2(n5874_11),
    .I3(n5874_12) 
);
defparam n5874_s3.INIT=16'h7000;
  LUT4 n5875_s2 (
    .F(n5875_5),
    .I0(n5875_9),
    .I1(n5875_10),
    .I2(n5875_11),
    .I3(n5875_23) 
);
defparam n5875_s2.INIT=16'hF400;
  LUT4 n5875_s3 (
    .F(n5875_6),
    .I0(n5875_27),
    .I1(n5875_14),
    .I2(n5875_25),
    .I3(n5875_16) 
);
defparam n5875_s3.INIT=16'h0100;
  LUT2 n5875_s4 (
    .F(n5875_7),
    .I0(ff_busy),
    .I1(w_command_vram_write) 
);
defparam n5875_s4.INIT=4'h8;
  LUT4 n5876_s2 (
    .F(n5876_5),
    .I0(n5876_8),
    .I1(n5876_9),
    .I2(n5876_10),
    .I3(n5875_23) 
);
defparam n5876_s2.INIT=16'hF400;
  LUT4 n5876_s3 (
    .F(n5876_6),
    .I0(n5876_21),
    .I1(n5876_12),
    .I2(n5876_19),
    .I3(n5876_14) 
);
defparam n5876_s3.INIT=16'h0100;
  LUT3 n5877_s2 (
    .F(n5877_5),
    .I0(n5877_9),
    .I1(ff_cache2_data_en_9),
    .I2(n5877_10) 
);
defparam n5877_s2.INIT=8'h70;
  LUT4 n5877_s3 (
    .F(n5877_6),
    .I0(n5877_11),
    .I1(ff_cache1_data_en_10),
    .I2(n5877_20),
    .I3(n5851_23) 
);
defparam n5877_s3.INIT=16'h0700;
  LUT4 n5877_s4 (
    .F(n5877_7),
    .I0(n5877_13),
    .I1(ff_priority[1]),
    .I2(n5877_14),
    .I3(n5877_18) 
);
defparam n5877_s4.INIT=16'h8F00;
  LUT3 n5877_s5 (
    .F(n5877_8),
    .I0(n5866_14),
    .I1(n107_9),
    .I2(n5851_23) 
);
defparam n5877_s5.INIT=8'h0B;
  LUT4 n5878_s2 (
    .F(n5878_5),
    .I0(n5878_21),
    .I1(n5878_10),
    .I2(n5878_19),
    .I3(n5878_12) 
);
defparam n5878_s2.INIT=16'hB000;
  LUT3 n5878_s3 (
    .F(n5878_6),
    .I0(n5866_14),
    .I1(n108_9),
    .I2(n5851_23) 
);
defparam n5878_s3.INIT=8'h0B;
  LUT4 n5878_s4 (
    .F(n5878_7),
    .I0(n5878_13),
    .I1(n6411_10),
    .I2(n5878_23),
    .I3(n5851_23) 
);
defparam n5878_s4.INIT=16'h0700;
  LUT3 n5878_s5 (
    .F(n5878_8),
    .I0(n5878_21),
    .I1(n6411_12),
    .I2(n5878_15) 
);
defparam n5878_s5.INIT=8'h70;
  LUT4 n5879_s2 (
    .F(n5879_5),
    .I0(n5879_7),
    .I1(n6409_11),
    .I2(n5879_8),
    .I3(n5879_9) 
);
defparam n5879_s2.INIT=16'h7000;
  LUT4 n5879_s3 (
    .F(n5879_6),
    .I0(n5879_10),
    .I1(n5879_11),
    .I2(n5879_18),
    .I3(n5866_22) 
);
defparam n5879_s3.INIT=16'h0D00;
  LUT4 n5880_s2 (
    .F(n5880_5),
    .I0(n5880_7),
    .I1(n6411_12),
    .I2(n5880_8),
    .I3(n5880_9) 
);
defparam n5880_s2.INIT=16'h7000;
  LUT3 n5880_s3 (
    .F(n5880_6),
    .I0(n5880_10),
    .I1(n5880_11),
    .I2(n5866_22) 
);
defparam n5880_s3.INIT=8'hE0;
  LUT4 n5881_s2 (
    .F(n5881_5),
    .I0(n5881_9),
    .I1(n5881_10),
    .I2(n5881_21),
    .I3(n5881_12) 
);
defparam n5881_s2.INIT=16'h001F;
  LUT4 n5881_s4 (
    .F(n5881_7),
    .I0(n5881_13),
    .I1(n5881_29),
    .I2(n5881_27),
    .I3(n5881_16) 
);
defparam n5881_s4.INIT=16'h1000;
  LUT4 n5882_s2 (
    .F(n5882_5),
    .I0(n5882_20),
    .I1(n6409_11),
    .I2(n5882_9),
    .I3(n5882_10) 
);
defparam n5882_s2.INIT=16'h7000;
  LUT4 n5882_s3 (
    .F(n5882_6),
    .I0(n5882_20),
    .I1(n5869_9),
    .I2(n5882_18),
    .I3(n5882_12) 
);
defparam n5882_s3.INIT=16'h0070;
  LUT4 n5883_s2 (
    .F(n5883_5),
    .I0(n5883_20),
    .I1(n5883_8),
    .I2(n5883_9),
    .I3(n5851_23) 
);
defparam n5883_s2.INIT=16'hBF00;
  LUT4 n5883_s3 (
    .F(n5883_6),
    .I0(n5883_10),
    .I1(n5883_11),
    .I2(n5883_12),
    .I3(n5883_18) 
);
defparam n5883_s3.INIT=16'h0B00;
  LUT4 n5884_s2 (
    .F(n5884_5),
    .I0(n5884_8),
    .I1(n5884_9),
    .I2(n5884_10),
    .I3(n5875_23) 
);
defparam n5884_s2.INIT=16'hF400;
  LUT4 n5884_s3 (
    .F(n5884_6),
    .I0(n5884_19),
    .I1(n5884_12),
    .I2(n5884_13),
    .I3(n5884_14) 
);
defparam n5884_s3.INIT=16'h1000;
  LUT4 n5885_s2 (
    .F(n5885_5),
    .I0(n5885_8),
    .I1(n5885_9),
    .I2(n5885_10),
    .I3(n5885_25) 
);
defparam n5885_s2.INIT=16'h0001;
  LUT4 n5885_s3 (
    .F(n5885_6),
    .I0(n5885_12),
    .I1(n5885_13),
    .I2(n5885_14),
    .I3(n5875_23) 
);
defparam n5885_s3.INIT=16'hB0BB;
  LUT3 n5886_s2 (
    .F(n5886_5),
    .I0(n5886_7),
    .I1(n5886_8),
    .I2(n5866_22) 
);
defparam n5886_s2.INIT=8'hE0;
  LUT4 n5886_s3 (
    .F(n5886_6),
    .I0(n5886_9),
    .I1(n6409_11),
    .I2(n5886_10),
    .I3(n5886_11) 
);
defparam n5886_s3.INIT=16'h7000;
  LUT4 n5887_s2 (
    .F(n5887_5),
    .I0(ff_priority[1]),
    .I1(n5887_20),
    .I2(ff_priority[0]),
    .I3(n5887_10) 
);
defparam n5887_s2.INIT=16'h4F00;
  LUT4 n5887_s4 (
    .F(n5887_7),
    .I0(n5887_20),
    .I1(n6411_12),
    .I2(n5887_12),
    .I3(n5887_13) 
);
defparam n5887_s4.INIT=16'h7000;
  LUT3 n5888_s2 (
    .F(n5888_5),
    .I0(n5888_8),
    .I1(n6411_10),
    .I2(n5888_9) 
);
defparam n5888_s2.INIT=8'h70;
  LUT3 n5888_s3 (
    .F(n5888_6),
    .I0(n5888_10),
    .I1(ff_cache2_data_en_9),
    .I2(n5888_11) 
);
defparam n5888_s3.INIT=8'h70;
  LUT4 n5888_s4 (
    .F(n5888_7),
    .I0(n5888_12),
    .I1(n5888_13),
    .I2(n5866_14),
    .I3(n5888_14) 
);
defparam n5888_s4.INIT=16'h7F00;
  LUT4 n5889_s2 (
    .F(n5889_5),
    .I0(n5889_20),
    .I1(n5889_8),
    .I2(n5874_8),
    .I3(n5889_18) 
);
defparam n5889_s2.INIT=16'hF400;
  LUT4 n5889_s3 (
    .F(n5889_6),
    .I0(n5889_10),
    .I1(ff_cache1_data_en_10),
    .I2(n5889_11),
    .I3(n5889_12) 
);
defparam n5889_s3.INIT=16'h7000;
  LUT3 n5890_s2 (
    .F(n5890_5),
    .I0(n5890_7),
    .I1(n5890_8),
    .I2(n5866_22) 
);
defparam n5890_s2.INIT=8'hE0;
  LUT4 n5890_s3 (
    .F(n5890_6),
    .I0(n5890_9),
    .I1(ff_cache2_data_en_9),
    .I2(n5890_10),
    .I3(n5890_11) 
);
defparam n5890_s3.INIT=16'h7000;
  LUT4 n5891_s2 (
    .F(n5891_5),
    .I0(n5891_19),
    .I1(n6409_11),
    .I2(n5891_8),
    .I3(n5891_9) 
);
defparam n5891_s2.INIT=16'h7000;
  LUT4 n5891_s3 (
    .F(n5891_6),
    .I0(n5891_19),
    .I1(n5869_9),
    .I2(n5891_10),
    .I3(n5891_17) 
);
defparam n5891_s3.INIT=16'hF400;
  LUT4 n5892_s2 (
    .F(n5892_5),
    .I0(n5892_7),
    .I1(ff_cache2_data_en_9),
    .I2(n5892_8),
    .I3(n5892_9) 
);
defparam n5892_s2.INIT=16'h7000;
  LUT4 n5892_s3 (
    .F(n5892_6),
    .I0(n5892_10),
    .I1(n5892_11),
    .I2(n5866_14),
    .I3(n5892_12) 
);
defparam n5892_s3.INIT=16'hEF00;
  LUT4 n5893_s2 (
    .F(n5893_5),
    .I0(n5893_9),
    .I1(ff_cache1_data_en_10),
    .I2(n5893_10),
    .I3(n5893_20) 
);
defparam n5893_s2.INIT=16'h0700;
  LUT4 n5893_s3 (
    .F(n5893_6),
    .I0(n5893_18),
    .I1(n6411_10),
    .I2(n5893_13),
    .I3(ff_cache2_data_en_9) 
);
defparam n5893_s3.INIT=16'h0777;
  LUT4 n5893_s4 (
    .F(n5893_7),
    .I0(n5893_14),
    .I1(n5893_15),
    .I2(n5893_16),
    .I3(n5866_22) 
);
defparam n5893_s4.INIT=16'hF100;
  LUT3 n5894_s2 (
    .F(n5894_5),
    .I0(n5894_7),
    .I1(n5894_8),
    .I2(n5881_25) 
);
defparam n5894_s2.INIT=8'hE0;
  LUT4 n5894_s3 (
    .F(n5894_6),
    .I0(n5894_9),
    .I1(n6411_10),
    .I2(n5894_10),
    .I3(n5894_11) 
);
defparam n5894_s3.INIT=16'h7000;
  LUT3 n5895_s2 (
    .F(n5895_5),
    .I0(n5895_8),
    .I1(n5895_9),
    .I2(n5875_23) 
);
defparam n5895_s2.INIT=8'hE0;
  LUT4 n5895_s3 (
    .F(n5895_6),
    .I0(n5895_10),
    .I1(n6411_10),
    .I2(n5895_18),
    .I3(n5895_12) 
);
defparam n5895_s3.INIT=16'h0700;
  LUT4 n5896_s2 (
    .F(n5896_5),
    .I0(n5896_7),
    .I1(n5869_9),
    .I2(n5896_8),
    .I3(n5896_17) 
);
defparam n5896_s2.INIT=16'hF400;
  LUT4 n5896_s3 (
    .F(n5896_6),
    .I0(n5896_10),
    .I1(ff_cache2_data_en_9),
    .I2(n5896_11),
    .I3(n5896_12) 
);
defparam n5896_s3.INIT=16'h7000;
  LUT4 n5897_s2 (
    .F(n5897_5),
    .I0(n5897_7),
    .I1(n5897_8),
    .I2(n5897_18),
    .I3(n5866_22) 
);
defparam n5897_s2.INIT=16'h0D00;
  LUT4 n5897_s3 (
    .F(n5897_6),
    .I0(n5897_10),
    .I1(n6411_12),
    .I2(n5897_11),
    .I3(n5897_12) 
);
defparam n5897_s3.INIT=16'h7000;
  LUT3 n5898_s7 (
    .F(n5898_10),
    .I0(n5898_13),
    .I1(ff_flush_state_2_9),
    .I2(n5898_14) 
);
defparam n5898_s7.INIT=8'hE0;
  LUT4 n5898_s8 (
    .F(n5898_11),
    .I0(n5875_7),
    .I1(n5898_15),
    .I2(n5898_16),
    .I3(n5898_17) 
);
defparam n5898_s8.INIT=16'h0001;
  LUT4 n5898_s9 (
    .F(n5898_12),
    .I0(n5898_18),
    .I1(n5898_19),
    .I2(n5898_20),
    .I3(n5898_21) 
);
defparam n5898_s9.INIT=16'hB0BB;
  LUT4 n5899_s7 (
    .F(n5899_10),
    .I0(ff_cache3_data_mask[2]),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n5852_15),
    .I3(n6411_10) 
);
defparam n5899_s7.INIT=16'hAC00;
  LUT4 n5899_s8 (
    .F(n5899_11),
    .I0(n5899_14),
    .I1(n5899_15),
    .I2(n5898_14),
    .I3(n5875_7) 
);
defparam n5899_s8.INIT=16'h001F;
  LUT4 n5899_s9 (
    .F(n5899_12),
    .I0(n5899_16),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n5899_17),
    .I3(n5899_18) 
);
defparam n5899_s9.INIT=16'h001F;
  LUT4 n5899_s10 (
    .F(n5899_13),
    .I0(n5898_18),
    .I1(n5899_19),
    .I2(n5898_20),
    .I3(n5899_20) 
);
defparam n5899_s10.INIT=16'hB0BB;
  LUT4 n5900_s7 (
    .F(n5900_10),
    .I0(n5900_12),
    .I1(n5900_13),
    .I2(n5900_14),
    .I3(n5900_15) 
);
defparam n5900_s7.INIT=16'h0100;
  LUT4 n5900_s8 (
    .F(n5900_11),
    .I0(n5898_18),
    .I1(n5900_16),
    .I2(n5898_20),
    .I3(n5900_17) 
);
defparam n5900_s8.INIT=16'hB0BB;
  LUT4 n5901_s7 (
    .F(n5901_10),
    .I0(n5901_13),
    .I1(ff_cache2_data_mask[0]),
    .I2(n5901_14),
    .I3(n5901_15) 
);
defparam n5901_s7.INIT=16'h0700;
  LUT4 n5901_s8 (
    .F(n5901_11),
    .I0(n5854_14),
    .I1(n5851_16),
    .I2(w_command_vram_wdata_mask[0]),
    .I3(n5901_16) 
);
defparam n5901_s8.INIT=16'h05CF;
  LUT4 n5901_s9 (
    .F(n5901_12),
    .I0(n5898_18),
    .I1(n5901_17),
    .I2(n5898_20),
    .I3(n5901_18) 
);
defparam n5901_s9.INIT=16'hB0BB;
  LUT4 ff_cache0_already_read_s5 (
    .F(ff_cache0_already_read_9),
    .I0(ff_cache0_data_en),
    .I1(n5284_7),
    .I2(ff_cache_vram_write),
    .I3(ff_cache0_already_read_18) 
);
defparam ff_cache0_already_read_s5.INIT=16'h1000;
  LUT4 ff_cache1_already_read_s5 (
    .F(ff_cache1_already_read_9),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(n52_3),
    .I3(ff_cache2_data_en) 
);
defparam ff_cache1_already_read_s5.INIT=16'hB0BB;
  LUT4 ff_cache1_already_read_s6 (
    .F(ff_cache1_already_read_10),
    .I0(ff_cache1_data_en),
    .I1(ff_cache0_data_en),
    .I2(ff_cache_vram_write),
    .I3(n18_3) 
);
defparam ff_cache1_already_read_s6.INIT=16'h4000;
  LUT2 ff_cache1_already_read_s7 (
    .F(ff_cache1_already_read_11),
    .I0(ff_cache1_already_read_14),
    .I1(ff_cache0_already_read_16) 
);
defparam ff_cache1_already_read_s7.INIT=4'h4;
  LUT4 ff_cache3_already_read_s7 (
    .F(ff_cache3_already_read_11),
    .I0(n5284_7),
    .I1(ff_cache2_already_read_14),
    .I2(ff_cache2_data_en),
    .I3(ff_cache3_address_16_15) 
);
defparam ff_cache3_already_read_s7.INIT=16'h00BF;
  LUT2 ff_cache_vram_rdata_en_s5 (
    .F(ff_cache_vram_rdata_en_8),
    .I0(ff_cache_vram_rdata_en_10),
    .I1(ff_cache1_address_16_20) 
);
defparam ff_cache_vram_rdata_en_s5.INIT=4'h4;
  LUT3 ff_flush_state_2_s4 (
    .F(ff_flush_state_2_9),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam ff_flush_state_2_s4.INIT=8'h01;
  LUT2 ff_flush_state_2_s5 (
    .F(ff_flush_state_2_10),
    .I0(ff_start),
    .I1(ff_cache_flush_start) 
);
defparam ff_flush_state_2_s5.INIT=4'h1;
  LUT4 n6693_s5 (
    .F(n6693_11),
    .I0(n6693_16),
    .I1(ff_cache_vram_write),
    .I2(n6693_17),
    .I3(ff_cache_vram_rdata_en_22) 
);
defparam n6693_s5.INIT=16'h001F;
  LUT4 n6693_s7 (
    .F(n6693_13),
    .I0(w_command_vram_write),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_flush_start) 
);
defparam n6693_s7.INIT=16'h0007;
  LUT2 ff_vram_wdata_31_s5 (
    .F(ff_vram_wdata_31_8),
    .I0(ff_cache1_already_read_9),
    .I1(n6693_15) 
);
defparam ff_vram_wdata_31_s5.INIT=4'h8;
  LUT4 ff_vram_wdata_31_s6 (
    .F(ff_vram_wdata_31_9),
    .I0(ff_vram_wdata_31_11),
    .I1(ff_cache_vram_write),
    .I2(n5284_7),
    .I3(w_cache_vram_rdata_en) 
);
defparam ff_vram_wdata_31_s6.INIT=16'h000B;
  LUT3 ff_cache0_address_15_s7 (
    .F(ff_cache0_address_15_12),
    .I0(ff_cache0_address_15_17),
    .I1(ff_cache0_address_15_19),
    .I2(ff_cache_vram_write) 
);
defparam ff_cache0_address_15_s7.INIT=8'hC5;
  LUT4 ff_cache0_data_31_s6 (
    .F(ff_cache0_data_31_11),
    .I0(ff_cache1_data_31_17),
    .I1(ff_cache0_data_31_12),
    .I2(ff_cache0_data_mask[3]),
    .I3(ff_cache0_already_read_14) 
);
defparam ff_cache0_data_31_s6.INIT=16'h0777;
  LUT4 ff_cache0_data_23_s6 (
    .F(ff_cache0_data_23_11),
    .I0(ff_cache0_data_31_12),
    .I1(ff_cache1_data_23_14),
    .I2(ff_cache0_data_mask[2]),
    .I3(ff_cache0_already_read_14) 
);
defparam ff_cache0_data_23_s6.INIT=16'h0777;
  LUT4 ff_cache0_data_15_s6 (
    .F(ff_cache0_data_15_11),
    .I0(ff_cache0_data_31_12),
    .I1(ff_cache1_data_15_14),
    .I2(ff_cache0_data_mask[1]),
    .I3(ff_cache0_already_read_14) 
);
defparam ff_cache0_data_15_s6.INIT=16'h0777;
  LUT4 ff_cache0_data_7_s6 (
    .F(ff_cache0_data_7_11),
    .I0(ff_cache0_data_31_12),
    .I1(ff_cache1_data_7_14),
    .I2(ff_cache0_data_mask[0]),
    .I3(ff_cache0_already_read_14) 
);
defparam ff_cache0_data_7_s6.INIT=16'h0777;
  LUT4 ff_cache1_address_16_s8 (
    .F(ff_cache1_address_16_13),
    .I0(ff_cache_vram_write),
    .I1(ff_cache1_address_16_16),
    .I2(ff_vram_wdata_31_8),
    .I3(n5284_7) 
);
defparam ff_cache1_address_16_s8.INIT=16'h008F;
  LUT2 ff_cache1_data_31_s9 (
    .F(ff_cache1_data_31_14),
    .I0(ff_cache1_data_31_19),
    .I1(ff_cache0_already_read_16) 
);
defparam ff_cache1_data_31_s9.INIT=4'h4;
  LUT4 ff_cache2_address_16_s6 (
    .F(ff_cache2_address_16_11),
    .I0(n5866_9),
    .I1(ff_priority[1]),
    .I2(ff_cache2_address_16_12),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache2_address_16_s6.INIT=16'h0F77;
  LUT4 ff_cache2_data_31_s6 (
    .F(ff_cache2_data_31_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache1_data_31_17),
    .I2(ff_cache2_data_mask[3]),
    .I3(ff_cache2_already_read_23) 
);
defparam ff_cache2_data_31_s6.INIT=16'h0BBB;
  LUT4 ff_cache2_data_23_s6 (
    .F(ff_cache2_data_23_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache1_data_23_14),
    .I2(ff_cache2_data_mask[2]),
    .I3(ff_cache2_already_read_23) 
);
defparam ff_cache2_data_23_s6.INIT=16'h0BBB;
  LUT4 ff_cache2_data_15_s6 (
    .F(ff_cache2_data_15_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache1_data_15_14),
    .I2(ff_cache2_data_mask[1]),
    .I3(ff_cache2_already_read_23) 
);
defparam ff_cache2_data_15_s6.INIT=16'h0BBB;
  LUT4 ff_cache2_data_7_s6 (
    .F(ff_cache2_data_7_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache1_data_7_14),
    .I2(ff_cache2_data_mask[0]),
    .I3(ff_cache2_already_read_23) 
);
defparam ff_cache2_data_7_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_address_16_s6 (
    .F(ff_cache3_address_16_11),
    .I0(n5852_15),
    .I1(n5874_8),
    .I2(ff_cache3_address_16_13),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache3_address_16_s6.INIT=16'h0F77;
  LUT4 ff_cache3_data_31_s6 (
    .F(ff_cache3_data_31_11),
    .I0(ff_cache3_data_31_15),
    .I1(ff_cache1_data_31_17),
    .I2(ff_cache3_data_mask[3]),
    .I3(ff_cache3_address_16_15) 
);
defparam ff_cache3_data_31_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_data_23_s6 (
    .F(ff_cache3_data_23_11),
    .I0(ff_cache3_data_31_15),
    .I1(ff_cache1_data_23_14),
    .I2(ff_cache3_data_mask[2]),
    .I3(ff_cache3_address_16_15) 
);
defparam ff_cache3_data_23_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_data_15_s6 (
    .F(ff_cache3_data_15_11),
    .I0(ff_cache3_data_31_15),
    .I1(ff_cache1_data_15_14),
    .I2(ff_cache3_data_mask[1]),
    .I3(ff_cache3_address_16_15) 
);
defparam ff_cache3_data_15_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_data_7_s6 (
    .F(ff_cache3_data_7_11),
    .I0(ff_cache3_data_31_15),
    .I1(ff_cache1_data_7_14),
    .I2(ff_cache3_data_mask[0]),
    .I3(ff_cache3_address_16_15) 
);
defparam ff_cache3_data_7_s6.INIT=16'h0BBB;
  LUT4 ff_vram_address_16_s11 (
    .F(ff_vram_address_16_15),
    .I0(ff_vram_wdata_31_8),
    .I1(ff_cache_vram_write),
    .I2(ff_vram_wdata_31_9),
    .I3(n5881_25) 
);
defparam ff_vram_address_16_s11.INIT=16'h4F00;
  LUT4 ff_cache0_data_en_s4 (
    .F(ff_cache0_data_en_9),
    .I0(ff_cache0_address_15_21),
    .I1(ff_cache3_already_read_12),
    .I2(ff_cache0_already_read_14),
    .I3(ff_flush_state_2_9) 
);
defparam ff_cache0_data_en_s4.INIT=16'h0700;
  LUT4 ff_cache1_data_en_s4 (
    .F(ff_cache1_data_en_9),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_cache3_already_read_14),
    .I2(ff_cache1_data_en_11),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache1_data_en_s4.INIT=16'h00FE;
  LUT2 ff_cache1_data_en_s5 (
    .F(ff_cache1_data_en_10),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]) 
);
defparam ff_cache1_data_en_s5.INIT=4'h1;
  LUT3 ff_cache2_data_en_s4 (
    .F(ff_cache2_data_en_9),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]) 
);
defparam ff_cache2_data_en_s4.INIT=8'h40;
  LUT4 ff_cache2_data_en_s5 (
    .F(ff_cache2_data_en_10),
    .I0(ff_cache3_already_read_14),
    .I1(ff_cache2_already_read_19),
    .I2(ff_flush_state_2_9),
    .I3(n6693_13) 
);
defparam ff_cache2_data_en_s5.INIT=16'h4F00;
  LUT3 ff_cache3_data_en_s4 (
    .F(ff_cache3_data_en_9),
    .I0(ff_cache3_already_read_11),
    .I1(ff_cache3_already_read_14),
    .I2(ff_flush_state_2_9) 
);
defparam ff_cache3_data_en_s4.INIT=8'hE0;
  LUT3 ff_cache3_data_en_s5 (
    .F(ff_cache3_data_en_10),
    .I0(n6693_19),
    .I1(n6411_10),
    .I2(n6693_13) 
);
defparam ff_cache3_data_en_s5.INIT=8'hE0;
  LUT4 ff_busy_s4 (
    .F(ff_busy_9),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_cache_vram_rdata_en_22),
    .I2(ff_cache1_address_16_20),
    .I3(n5881_25) 
);
defparam ff_busy_s4.INIT=16'hFE00;
  LUT4 ff_cache0_data_mask_2_s8 (
    .F(ff_cache0_data_mask_2_13),
    .I0(ff_cache0_data_mask_2_15),
    .I1(ff_cache0_address_15_21),
    .I2(ff_cache0_already_read_14),
    .I3(ff_flush_state_2_9) 
);
defparam ff_cache0_data_mask_2_s8.INIT=16'h0B00;
  LUT2 ff_cache3_data_mask_3_s7 (
    .F(ff_cache3_data_mask_3_12),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_mask_3_s7.INIT=4'h8;
  LUT2 ff_cache3_data_mask_3_s8 (
    .F(ff_cache3_data_mask_3_13),
    .I0(n69_3),
    .I1(ff_cache3_data_en) 
);
defparam ff_cache3_data_mask_3_s8.INIT=4'h4;
  LUT4 ff_cache3_data_mask_3_s10 (
    .F(ff_cache3_data_mask_3_15),
    .I0(ff_cache3_address_16_15),
    .I1(ff_cache3_data_mask_3_16),
    .I2(ff_flush_state_2_9),
    .I3(ff_cache3_data_mask_3_20) 
);
defparam ff_cache3_data_mask_3_s10.INIT=16'hEF00;
  LUT2 ff_cache3_data_mask_2_s6 (
    .F(ff_cache3_data_mask_2_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_mask_2_s6.INIT=4'h4;
  LUT2 ff_cache3_data_mask_1_s6 (
    .F(ff_cache3_data_mask_1_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]) 
);
defparam ff_cache3_data_mask_1_s6.INIT=4'h4;
  LUT2 ff_cache3_data_mask_0_s6 (
    .F(ff_cache3_data_mask_0_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_mask_0_s6.INIT=4'h1;
  LUT4 ff_vram_valid_s5 (
    .F(ff_vram_valid_8),
    .I0(ff_vram_valid_7),
    .I1(w_pulse1),
    .I2(w_screen_pos_x_Z[3]),
    .I3(ff_vram_valid_9) 
);
defparam ff_vram_valid_s5.INIT=16'h3A00;
  LUT4 ff_vram_valid_s6 (
    .F(ff_vram_valid_9_35),
    .I0(ff_cache_vram_rdata_en_10),
    .I1(n5881_25),
    .I2(w_command_vram_valid),
    .I3(ff_vram_address_16_15) 
);
defparam ff_vram_valid_s6.INIT=16'h000B;
  LUT4 ff_cache1_data_mask_3_s8 (
    .F(ff_cache1_data_mask_3_13),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_cache1_already_read_14),
    .I2(ff_cache1_data_mask_3_16),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache1_data_mask_3_s8.INIT=16'h00FE;
  LUT4 ff_cache1_data_mask_3_s9 (
    .F(ff_cache1_data_mask_3_14),
    .I0(ff_cache3_data_mask_3_12),
    .I1(n1350_4),
    .I2(ff_cache0_already_read_18),
    .I3(n5643_9) 
);
defparam ff_cache1_data_mask_3_s9.INIT=16'h0700;
  LUT4 ff_cache1_data_mask_2_s7 (
    .F(ff_cache1_data_mask_2_12),
    .I0(ff_cache3_data_mask_2_11),
    .I1(n1350_4),
    .I2(ff_cache0_already_read_18),
    .I3(n5643_9) 
);
defparam ff_cache1_data_mask_2_s7.INIT=16'h0700;
  LUT4 ff_cache1_data_mask_1_s7 (
    .F(ff_cache1_data_mask_1_12),
    .I0(ff_cache3_data_mask_1_11),
    .I1(n1350_4),
    .I2(ff_cache0_already_read_18),
    .I3(n5643_9) 
);
defparam ff_cache1_data_mask_1_s7.INIT=16'h0700;
  LUT4 ff_cache1_data_mask_0_s7 (
    .F(ff_cache1_data_mask_0_12),
    .I0(ff_cache3_data_mask_0_11),
    .I1(n1350_4),
    .I2(ff_cache0_already_read_18),
    .I3(n5643_9) 
);
defparam ff_cache1_data_mask_0_s7.INIT=16'h0700;
  LUT3 ff_cache2_data_mask_3_s8 (
    .F(ff_cache2_data_mask_3_13),
    .I0(ff_cache2_data_mask_3_16),
    .I1(ff_cache2_already_read_21),
    .I2(ff_flush_state_2_9) 
);
defparam ff_cache2_data_mask_3_s8.INIT=8'hE0;
  LUT4 ff_cache2_data_mask_3_s9 (
    .F(ff_cache2_data_mask_3_14),
    .I0(ff_cache3_data_mask_3_12),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_9),
    .I3(n5643_9) 
);
defparam ff_cache2_data_mask_3_s9.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_3_s10 (
    .F(ff_cache2_data_mask_3_15),
    .I0(n6693_19),
    .I1(ff_cache2_data_en_9),
    .I2(ff_cache2_data_mask_3_19),
    .I3(ff_cache_vram_rdata_en_11) 
);
defparam ff_cache2_data_mask_3_s10.INIT=16'h0E00;
  LUT4 ff_cache2_data_mask_2_s7 (
    .F(ff_cache2_data_mask_2_12),
    .I0(ff_cache3_data_mask_2_11),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_9),
    .I3(n5643_9) 
);
defparam ff_cache2_data_mask_2_s7.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_1_s7 (
    .F(ff_cache2_data_mask_1_12),
    .I0(ff_cache3_data_mask_1_11),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_9),
    .I3(n5643_9) 
);
defparam ff_cache2_data_mask_1_s7.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_0_s7 (
    .F(ff_cache2_data_mask_0_12),
    .I0(ff_cache3_data_mask_0_11),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_9),
    .I3(n5643_9) 
);
defparam ff_cache2_data_mask_0_s7.INIT=16'h0700;
  LUT3 n6411_s5 (
    .F(n6411_10),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]) 
);
defparam n6411_s5.INIT=8'h10;
  LUT3 n6409_s6 (
    .F(n6409_11),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]) 
);
defparam n6409_s6.INIT=8'h40;
  LUT4 n6695_s7 (
    .F(n6695_12),
    .I0(n6409_11),
    .I1(n5854_14),
    .I2(ff_flush_state_2_9),
    .I3(n6695_15) 
);
defparam n6695_s7.INIT=16'h0700;
  LUT3 n6695_s8 (
    .F(n6695_13),
    .I0(n6695_16),
    .I1(ff_flush_state_2_9),
    .I2(ff_cache_vram_write) 
);
defparam n6695_s8.INIT=8'h80;
  LUT2 n6695_s9 (
    .F(n6695_14),
    .I0(ff_start),
    .I1(w_command_vram_valid) 
);
defparam n6695_s9.INIT=4'h1;
  LUT2 n6693_s8 (
    .F(n6693_14),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n6693_s8.INIT=4'h6;
  LUT4 n6693_s9 (
    .F(n6693_15),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n6693_s9.INIT=16'hB0BB;
  LUT4 n5850_s5 (
    .F(n5850_10),
    .I0(n5850_11),
    .I1(n5850_12),
    .I2(ff_vram_wdata_31_8),
    .I3(n5875_23) 
);
defparam n5850_s5.INIT=16'h8F00;
  LUT3 n5643_s4 (
    .F(n5643_9),
    .I0(n5284_7),
    .I1(ff_cache_vram_write),
    .I2(ff_flush_state_2_9) 
);
defparam n5643_s4.INIT=8'h40;
  LUT2 n5625_s4 (
    .F(n5625_9),
    .I0(n18_3),
    .I1(ff_cache0_data_en) 
);
defparam n5625_s4.INIT=4'h4;
  LUT4 n5851_s10 (
    .F(n5851_13),
    .I0(ff_cache3_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5852_15),
    .I3(n6411_10) 
);
defparam n5851_s10.INIT=16'hAC00;
  LUT4 n5851_s11 (
    .F(n5851_14),
    .I0(ff_cache1_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5852_14),
    .I3(n6411_12) 
);
defparam n5851_s11.INIT=16'hAC00;
  LUT4 n5851_s12 (
    .F(n5851_15),
    .I0(ff_cache0_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5854_14),
    .I3(n6409_11) 
);
defparam n5851_s12.INIT=16'hAC00;
  LUT4 n5851_s13 (
    .F(n5851_16),
    .I0(n5851_20),
    .I1(ff_cache2_data_en),
    .I2(ff_cache2_data_en_9),
    .I3(n5851_21) 
);
defparam n5851_s13.INIT=16'h4F00;
  LUT4 n5851_s14 (
    .F(n5851_17),
    .I0(n5851_20),
    .I1(ff_cache2_address[16]),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_data_en_9) 
);
defparam n5851_s14.INIT=16'h4000;
  LUT4 n5851_s16 (
    .F(n5851_19),
    .I0(n5850_11),
    .I1(n5850_12),
    .I2(ff_vram_wdata_31_8),
    .I3(n5866_14) 
);
defparam n5851_s16.INIT=16'h8F00;
  LUT2 n5852_s11 (
    .F(n5852_14),
    .I0(ff_cache1_address_16_14),
    .I1(ff_cache1_data_en) 
);
defparam n5852_s11.INIT=4'h4;
  LUT2 n5852_s12 (
    .F(n5852_15),
    .I0(n5852_18),
    .I1(ff_cache3_data_en) 
);
defparam n5852_s12.INIT=4'h4;
  LUT4 n5852_s13 (
    .F(n5852_16),
    .I0(ff_cache0_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5854_14),
    .I3(n6409_11) 
);
defparam n5852_s13.INIT=16'hAC00;
  LUT3 n5852_s14 (
    .F(n5852_17),
    .I0(n5901_13),
    .I1(ff_cache2_address[15]),
    .I2(n5851_23) 
);
defparam n5852_s14.INIT=8'h70;
  LUT4 n5853_s11 (
    .F(n5853_14),
    .I0(ff_cache0_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5854_14),
    .I3(n6409_11) 
);
defparam n5853_s11.INIT=16'hAC00;
  LUT3 n5853_s12 (
    .F(n5853_15),
    .I0(n5901_13),
    .I1(ff_cache2_address[14]),
    .I2(n5851_23) 
);
defparam n5853_s12.INIT=8'h70;
  LUT2 n5854_s11 (
    .F(n5854_14),
    .I0(n5854_17),
    .I1(ff_cache0_data_en) 
);
defparam n5854_s11.INIT=4'h4;
  LUT4 n5854_s12 (
    .F(n5854_15),
    .I0(ff_cache3_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5852_15),
    .I3(n6411_10) 
);
defparam n5854_s12.INIT=16'hAC00;
  LUT3 n5854_s13 (
    .F(n5854_16),
    .I0(n5901_13),
    .I1(ff_cache2_address[13]),
    .I2(n5851_23) 
);
defparam n5854_s13.INIT=8'h70;
  LUT4 n5855_s11 (
    .F(n5855_14),
    .I0(ff_cache0_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5854_14),
    .I3(n6409_11) 
);
defparam n5855_s11.INIT=16'hAC00;
  LUT3 n5855_s12 (
    .F(n5855_15),
    .I0(n5901_13),
    .I1(ff_cache2_address[12]),
    .I2(n5851_23) 
);
defparam n5855_s12.INIT=8'h70;
  LUT4 n5856_s10 (
    .F(n5856_13),
    .I0(ff_cache0_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5854_14),
    .I3(n6409_11) 
);
defparam n5856_s10.INIT=16'hAC00;
  LUT4 n5856_s11 (
    .F(n5856_14),
    .I0(ff_cache1_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5852_14),
    .I3(n6411_12) 
);
defparam n5856_s11.INIT=16'hAC00;
  LUT4 n5856_s12 (
    .F(n5856_15),
    .I0(ff_cache3_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5852_15),
    .I3(n6411_10) 
);
defparam n5856_s12.INIT=16'hAC00;
  LUT4 n5856_s13 (
    .F(n5856_16),
    .I0(n5851_20),
    .I1(ff_cache2_address[11]),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_data_en_9) 
);
defparam n5856_s13.INIT=16'h4000;
  LUT4 n5857_s10 (
    .F(n5857_13),
    .I0(ff_cache0_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5854_14),
    .I3(n6409_11) 
);
defparam n5857_s10.INIT=16'hAC00;
  LUT4 n5857_s11 (
    .F(n5857_14),
    .I0(ff_cache1_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5852_14),
    .I3(n6411_12) 
);
defparam n5857_s11.INIT=16'hAC00;
  LUT4 n5857_s12 (
    .F(n5857_15),
    .I0(ff_cache3_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5852_15),
    .I3(n6411_10) 
);
defparam n5857_s12.INIT=16'hAC00;
  LUT4 n5857_s13 (
    .F(n5857_16),
    .I0(n5851_20),
    .I1(ff_cache2_address[10]),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_data_en_9) 
);
defparam n5857_s13.INIT=16'h4000;
  LUT4 n5858_s11 (
    .F(n5858_14),
    .I0(ff_cache3_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5852_15),
    .I3(n6411_10) 
);
defparam n5858_s11.INIT=16'hAC00;
  LUT3 n5858_s12 (
    .F(n5858_15),
    .I0(n5901_13),
    .I1(ff_cache2_address[9]),
    .I2(n5851_23) 
);
defparam n5858_s12.INIT=8'h70;
  LUT4 n5859_s11 (
    .F(n5859_14),
    .I0(ff_cache3_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5852_15),
    .I3(n6411_10) 
);
defparam n5859_s11.INIT=16'hAC00;
  LUT3 n5859_s12 (
    .F(n5859_15),
    .I0(n5901_13),
    .I1(ff_cache2_address[8]),
    .I2(n5851_23) 
);
defparam n5859_s12.INIT=8'h70;
  LUT4 n5860_s10 (
    .F(n5860_13),
    .I0(ff_cache0_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5854_14),
    .I3(n6409_11) 
);
defparam n5860_s10.INIT=16'hAC00;
  LUT4 n5860_s11 (
    .F(n5860_14),
    .I0(ff_cache1_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5852_14),
    .I3(n6411_12) 
);
defparam n5860_s11.INIT=16'hAC00;
  LUT4 n5860_s12 (
    .F(n5860_15),
    .I0(ff_cache3_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5852_15),
    .I3(n6411_10) 
);
defparam n5860_s12.INIT=16'hAC00;
  LUT4 n5860_s13 (
    .F(n5860_16),
    .I0(n5851_20),
    .I1(ff_cache2_address[7]),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_data_en_9) 
);
defparam n5860_s13.INIT=16'h4000;
  LUT4 n5861_s11 (
    .F(n5861_14),
    .I0(ff_cache3_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5852_15),
    .I3(n6411_10) 
);
defparam n5861_s11.INIT=16'hAC00;
  LUT3 n5861_s12 (
    .F(n5861_15),
    .I0(n5901_13),
    .I1(ff_cache2_address[6]),
    .I2(n5851_23) 
);
defparam n5861_s12.INIT=8'h70;
  LUT4 n5862_s10 (
    .F(n5862_13),
    .I0(ff_cache0_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5854_14),
    .I3(n6409_11) 
);
defparam n5862_s10.INIT=16'hAC00;
  LUT4 n5862_s11 (
    .F(n5862_14),
    .I0(ff_cache1_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5852_14),
    .I3(n6411_12) 
);
defparam n5862_s11.INIT=16'hAC00;
  LUT4 n5862_s12 (
    .F(n5862_15),
    .I0(ff_cache3_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5852_15),
    .I3(n6411_10) 
);
defparam n5862_s12.INIT=16'hAC00;
  LUT4 n5862_s13 (
    .F(n5862_16),
    .I0(n5851_20),
    .I1(ff_cache2_address[5]),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_data_en_9) 
);
defparam n5862_s13.INIT=16'h4000;
  LUT4 n5863_s11 (
    .F(n5863_14),
    .I0(ff_cache0_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5854_14),
    .I3(n6409_11) 
);
defparam n5863_s11.INIT=16'hAC00;
  LUT3 n5863_s12 (
    .F(n5863_15),
    .I0(n5901_13),
    .I1(ff_cache2_address[4]),
    .I2(n5851_23) 
);
defparam n5863_s12.INIT=8'h70;
  LUT4 n5864_s11 (
    .F(n5864_14),
    .I0(ff_cache3_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5852_15),
    .I3(n6411_10) 
);
defparam n5864_s11.INIT=16'hAC00;
  LUT3 n5864_s12 (
    .F(n5864_15),
    .I0(n5901_13),
    .I1(ff_cache2_address[3]),
    .I2(n5851_23) 
);
defparam n5864_s12.INIT=8'h70;
  LUT4 n5865_s10 (
    .F(n5865_13),
    .I0(ff_cache0_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5854_14),
    .I3(n6409_11) 
);
defparam n5865_s10.INIT=16'hAC00;
  LUT4 n5865_s11 (
    .F(n5865_14),
    .I0(ff_cache1_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5852_14),
    .I3(n6411_12) 
);
defparam n5865_s11.INIT=16'hAC00;
  LUT4 n5865_s12 (
    .F(n5865_15),
    .I0(ff_cache3_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5852_15),
    .I3(n6411_10) 
);
defparam n5865_s12.INIT=16'hAC00;
  LUT4 n5865_s13 (
    .F(n5865_16),
    .I0(n5851_20),
    .I1(ff_cache2_address[2]),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_data_en_9) 
);
defparam n5865_s13.INIT=16'h4000;
  LUT3 n5866_s6 (
    .F(n5866_9),
    .I0(ff_priority[0]),
    .I1(n5851_20),
    .I2(ff_cache2_data_en) 
);
defparam n5866_s6.INIT=8'h10;
  LUT3 n5866_s7 (
    .F(n5866_10),
    .I0(n5852_18),
    .I1(ff_priority[0]),
    .I2(ff_cache3_data_en) 
);
defparam n5866_s7.INIT=8'h40;
  LUT4 n5866_s8 (
    .F(n5866_11),
    .I0(n5866_9),
    .I1(ff_cache2_data[31]),
    .I2(n5866_19),
    .I3(ff_priority[1]) 
);
defparam n5866_s8.INIT=16'h0700;
  LUT4 n5866_s9 (
    .F(n5866_12),
    .I0(ff_cache0_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5854_17),
    .I3(ff_cache0_data_en) 
);
defparam n5866_s9.INIT=16'hCACC;
  LUT4 n5866_s10 (
    .F(n5866_13),
    .I0(ff_cache1_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_data_en) 
);
defparam n5866_s10.INIT=16'hCACC;
  LUT3 n5866_s11 (
    .F(n5866_14),
    .I0(w_command_vram_write),
    .I1(ff_busy),
    .I2(ff_cache_vram_write) 
);
defparam n5866_s11.INIT=8'h07;
  LUT4 n5866_s12 (
    .F(n5866_15),
    .I0(ff_cache3_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5852_15),
    .I3(n6411_10) 
);
defparam n5866_s12.INIT=16'hAC00;
  LUT4 n5866_s13 (
    .F(n5866_16),
    .I0(n5866_12),
    .I1(n6409_11),
    .I2(n5866_13),
    .I3(n6411_12) 
);
defparam n5866_s13.INIT=16'h0777;
  LUT4 n5866_s14 (
    .F(n5866_17),
    .I0(n5851_16),
    .I1(w_command_vram_wdata[31]),
    .I2(n5866_20),
    .I3(n5851_23) 
);
defparam n5866_s14.INIT=16'h0B00;
  LUT4 n5867_s5 (
    .F(n5867_8),
    .I0(n5867_16),
    .I1(n5867_17),
    .I2(ff_priority[0]),
    .I3(n5867_18) 
);
defparam n5867_s5.INIT=16'hCA00;
  LUT4 n5867_s6 (
    .F(n5867_9),
    .I0(ff_cache2_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5851_20),
    .I3(ff_cache2_data_en) 
);
defparam n5867_s6.INIT=16'hCACC;
  LUT4 n5867_s7 (
    .F(n5867_10),
    .I0(ff_cache3_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5852_18),
    .I3(ff_cache3_data_en) 
);
defparam n5867_s7.INIT=16'hCACC;
  LUT2 n5867_s8 (
    .F(n5867_11),
    .I0(ff_cache_vram_write),
    .I1(ff_priority[1]) 
);
defparam n5867_s8.INIT=4'h4;
  LUT4 n5867_s9 (
    .F(n5867_12),
    .I0(n5867_16),
    .I1(n6409_11),
    .I2(w_command_vram_wdata[30]),
    .I3(n5851_21) 
);
defparam n5867_s9.INIT=16'h7707;
  LUT3 n5867_s10 (
    .F(n5867_13),
    .I0(n5867_10),
    .I1(n6411_10),
    .I2(n5851_23) 
);
defparam n5867_s10.INIT=8'h70;
  LUT4 n5867_s11 (
    .F(n5867_14),
    .I0(n5867_17),
    .I1(n6411_12),
    .I2(n5867_9),
    .I3(ff_cache2_data_en_9) 
);
defparam n5867_s11.INIT=16'h0777;
  LUT2 n5868_s5 (
    .F(n5868_8),
    .I0(n5868_15),
    .I1(ff_priority[0]) 
);
defparam n5868_s5.INIT=4'h8;
  LUT4 n5868_s6 (
    .F(n5868_9),
    .I0(ff_priority[1]),
    .I1(n5868_16),
    .I2(n5868_12),
    .I3(ff_priority[0]) 
);
defparam n5868_s6.INIT=16'hF0EE;
  LUT3 n5868_s8 (
    .F(n5868_11),
    .I0(n5866_9),
    .I1(ff_cache2_data[29]),
    .I2(ff_priority[1]) 
);
defparam n5868_s8.INIT=8'h70;
  LUT4 n5868_s9 (
    .F(n5868_12),
    .I0(ff_cache1_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_data_en) 
);
defparam n5868_s9.INIT=16'hCACC;
  LUT4 n5868_s10 (
    .F(n5868_13),
    .I0(n5868_16),
    .I1(n6409_11),
    .I2(n5868_17),
    .I3(n5851_23) 
);
defparam n5868_s10.INIT=16'h0700;
  LUT4 n5868_s11 (
    .F(n5868_14),
    .I0(n5868_15),
    .I1(n6411_10),
    .I2(n5851_16),
    .I3(w_command_vram_wdata[29]) 
);
defparam n5868_s11.INIT=16'h7077;
  LUT4 n5869_s5 (
    .F(n5869_8),
    .I0(ff_cache0_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5854_17),
    .I3(ff_cache0_data_en) 
);
defparam n5869_s5.INIT=16'hCACC;
  LUT2 n5869_s6 (
    .F(n5869_9),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n5869_s6.INIT=4'h1;
  LUT4 n5869_s7 (
    .F(n5869_10),
    .I0(n5869_15),
    .I1(n5869_12),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5869_s7.INIT=16'hF350;
  LUT4 n5869_s9 (
    .F(n5869_12),
    .I0(ff_cache2_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5851_20),
    .I3(ff_cache2_data_en) 
);
defparam n5869_s9.INIT=16'hCACC;
  LUT4 n5869_s10 (
    .F(n5869_13),
    .I0(n5869_8),
    .I1(n6409_11),
    .I2(n5869_16),
    .I3(n6411_10) 
);
defparam n5869_s10.INIT=16'h0777;
  LUT4 n5869_s11 (
    .F(n5869_14),
    .I0(n5869_15),
    .I1(n6411_12),
    .I2(n5869_23),
    .I3(n5851_23) 
);
defparam n5869_s11.INIT=16'h0700;
  LUT4 n5870_s5 (
    .F(n5870_8),
    .I0(ff_cache2_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5851_20),
    .I3(ff_cache2_data_en) 
);
defparam n5870_s5.INIT=16'hCACC;
  LUT3 n5870_s6 (
    .F(n5870_9),
    .I0(n5870_15),
    .I1(ff_priority[1]),
    .I2(ff_cache_vram_write) 
);
defparam n5870_s6.INIT=8'h0B;
  LUT4 n5870_s7 (
    .F(n5870_10),
    .I0(n5870_16),
    .I1(n5870_17),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5870_s7.INIT=16'h03F5;
  LUT4 n5870_s8 (
    .F(n5870_11),
    .I0(n5870_17),
    .I1(n6411_12),
    .I2(w_command_vram_wdata[27]),
    .I3(n5851_21) 
);
defparam n5870_s8.INIT=16'h7707;
  LUT3 n5870_s9 (
    .F(n5870_12),
    .I0(n5870_8),
    .I1(ff_cache2_data_en_9),
    .I2(n5851_23) 
);
defparam n5870_s9.INIT=8'h70;
  LUT4 n5870_s10 (
    .F(n5870_13),
    .I0(n5870_16),
    .I1(n6409_11),
    .I2(n5870_15),
    .I3(n6411_10) 
);
defparam n5870_s10.INIT=16'h0777;
  LUT4 n5871_s6 (
    .F(n5871_9),
    .I0(ff_cache3_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5852_18),
    .I3(ff_cache3_data_en) 
);
defparam n5871_s6.INIT=16'hCACC;
  LUT3 n5871_s7 (
    .F(n5871_10),
    .I0(n5871_15),
    .I1(ff_priority[1]),
    .I2(ff_cache_vram_write) 
);
defparam n5871_s7.INIT=8'h0B;
  LUT4 n5871_s8 (
    .F(n5871_11),
    .I0(n5871_16),
    .I1(n5871_12),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5871_s8.INIT=16'h0CFA;
  LUT4 n5871_s9 (
    .F(n5871_12),
    .I0(ff_cache1_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_data_en) 
);
defparam n5871_s9.INIT=16'hCACC;
  LUT4 n5871_s10 (
    .F(n5871_13),
    .I0(n5871_16),
    .I1(n6409_11),
    .I2(n5871_21),
    .I3(n5851_23) 
);
defparam n5871_s10.INIT=16'h0700;
  LUT4 n5871_s11 (
    .F(n5871_14),
    .I0(n5871_9),
    .I1(n6411_10),
    .I2(n5871_15),
    .I3(ff_cache2_data_en_9) 
);
defparam n5871_s11.INIT=16'h0777;
  LUT4 n5872_s4 (
    .F(n5872_7),
    .I0(n5872_9),
    .I1(n5872_12),
    .I2(ff_priority[0]),
    .I3(n5867_18) 
);
defparam n5872_s4.INIT=16'h3500;
  LUT4 n5872_s5 (
    .F(n5872_8),
    .I0(n5872_13),
    .I1(n5872_14),
    .I2(ff_priority[0]),
    .I3(n5867_11) 
);
defparam n5872_s5.INIT=16'h3500;
  LUT4 n5872_s6 (
    .F(n5872_9),
    .I0(ff_cache0_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5854_17),
    .I3(ff_cache0_data_en) 
);
defparam n5872_s6.INIT=16'hCACC;
  LUT4 n5872_s7 (
    .F(n5872_10),
    .I0(n5872_14),
    .I1(n6411_10),
    .I2(n5872_17),
    .I3(n5851_23) 
);
defparam n5872_s7.INIT=16'h0700;
  LUT4 n5872_s8 (
    .F(n5872_11),
    .I0(n5872_12),
    .I1(n6411_12),
    .I2(n5872_13),
    .I3(ff_cache2_data_en_9) 
);
defparam n5872_s8.INIT=16'h0777;
  LUT4 n5873_s4 (
    .F(n5873_7),
    .I0(ff_cache0_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5854_14),
    .I3(n5869_9) 
);
defparam n5873_s4.INIT=16'hAC00;
  LUT4 n5873_s5 (
    .F(n5873_8),
    .I0(n5873_14),
    .I1(n5873_15),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5873_s5.INIT=16'hFCA0;
  LUT4 n5873_s6 (
    .F(n5873_9),
    .I0(ff_cache3_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5852_15),
    .I3(n5874_8) 
);
defparam n5873_s6.INIT=16'h5300;
  LUT4 n5873_s7 (
    .F(n5873_10),
    .I0(ff_cache3_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5852_15),
    .I3(n6411_10) 
);
defparam n5873_s7.INIT=16'hAC00;
  LUT4 n5873_s8 (
    .F(n5873_11),
    .I0(ff_cache0_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5854_14),
    .I3(n6409_11) 
);
defparam n5873_s8.INIT=16'hAC00;
  LUT4 n5873_s10 (
    .F(n5873_13),
    .I0(n5873_15),
    .I1(ff_cache2_data_en_9),
    .I2(n5873_14),
    .I3(ff_cache1_data_en_10) 
);
defparam n5873_s10.INIT=16'h0777;
  LUT2 n5874_s5 (
    .F(n5874_8),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n5874_s5.INIT=4'h8;
  LUT4 n5874_s6 (
    .F(n5874_9),
    .I0(n5874_13),
    .I1(n5874_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5874_s6.INIT=16'h053F;
  LUT4 n5874_s8 (
    .F(n5874_11),
    .I0(n5874_14),
    .I1(n6411_12),
    .I2(n5874_22),
    .I3(n5851_23) 
);
defparam n5874_s8.INIT=16'h0700;
  LUT4 n5874_s9 (
    .F(n5874_12),
    .I0(n5874_15),
    .I1(n6409_11),
    .I2(n5874_13),
    .I3(ff_cache2_data_en_9) 
);
defparam n5874_s9.INIT=16'h0777;
  LUT3 n5875_s6 (
    .F(n5875_9),
    .I0(n5866_9),
    .I1(n5866_10),
    .I2(w_command_vram_wdata[22]) 
);
defparam n5875_s6.INIT=8'h10;
  LUT4 n5875_s7 (
    .F(n5875_10),
    .I0(n5866_9),
    .I1(ff_cache2_data[22]),
    .I2(n5875_17),
    .I3(ff_priority[1]) 
);
defparam n5875_s7.INIT=16'h0700;
  LUT4 n5875_s8 (
    .F(n5875_11),
    .I0(n5875_18),
    .I1(n5875_19),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5875_s8.INIT=16'h0305;
  LUT4 n5875_s11 (
    .F(n5875_14),
    .I0(n5875_20),
    .I1(n5875_21),
    .I2(n5901_13),
    .I3(w_command_vram_wdata[22]) 
);
defparam n5875_s11.INIT=16'h0100;
  LUT4 n5875_s13 (
    .F(n5875_16),
    .I0(n5875_21),
    .I1(ff_cache3_data[22]),
    .I2(ff_cache2_data[22]),
    .I3(n5901_13) 
);
defparam n5875_s13.INIT=16'h0777;
  LUT3 n5876_s5 (
    .F(n5876_8),
    .I0(n5866_9),
    .I1(n5866_10),
    .I2(w_command_vram_wdata[21]) 
);
defparam n5876_s5.INIT=8'h10;
  LUT4 n5876_s6 (
    .F(n5876_9),
    .I0(n5866_9),
    .I1(ff_cache2_data[21]),
    .I2(n5876_15),
    .I3(ff_priority[1]) 
);
defparam n5876_s6.INIT=16'h0700;
  LUT4 n5876_s7 (
    .F(n5876_10),
    .I0(n5876_16),
    .I1(n5876_17),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5876_s7.INIT=16'h0305;
  LUT4 n5876_s9 (
    .F(n5876_12),
    .I0(n5875_20),
    .I1(n5875_21),
    .I2(n5901_13),
    .I3(w_command_vram_wdata[21]) 
);
defparam n5876_s9.INIT=16'h0100;
  LUT4 n5876_s11 (
    .F(n5876_14),
    .I0(n5875_21),
    .I1(ff_cache3_data[21]),
    .I2(ff_cache2_data[21]),
    .I3(n5901_13) 
);
defparam n5876_s11.INIT=16'h0777;
  LUT4 n5877_s6 (
    .F(n5877_9),
    .I0(ff_cache2_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5851_20),
    .I3(ff_cache2_data_en) 
);
defparam n5877_s6.INIT=16'hCACC;
  LUT4 n5877_s7 (
    .F(n5877_10),
    .I0(n5877_16),
    .I1(n6409_11),
    .I2(n5877_13),
    .I3(n6411_10) 
);
defparam n5877_s7.INIT=16'h0777;
  LUT4 n5877_s8 (
    .F(n5877_11),
    .I0(ff_cache1_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_data_en) 
);
defparam n5877_s8.INIT=16'hCACC;
  LUT4 n5877_s10 (
    .F(n5877_13),
    .I0(ff_cache3_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5852_18),
    .I3(ff_cache3_data_en) 
);
defparam n5877_s10.INIT=16'hCACC;
  LUT4 n5877_s11 (
    .F(n5877_14),
    .I0(n5877_11),
    .I1(n5877_16),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5877_s11.INIT=16'hF503;
  LUT2 n5878_s7 (
    .F(n5878_10),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]) 
);
defparam n5878_s7.INIT=4'h4;
  LUT4 n5878_s9 (
    .F(n5878_12),
    .I0(n5878_17),
    .I1(n5878_13),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5878_s9.INIT=16'hCFFA;
  LUT4 n5878_s10 (
    .F(n5878_13),
    .I0(ff_cache3_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5852_18),
    .I3(ff_cache3_data_en) 
);
defparam n5878_s10.INIT=16'hCACC;
  LUT4 n5878_s12 (
    .F(n5878_15),
    .I0(n5878_17),
    .I1(n6409_11),
    .I2(n5878_16),
    .I3(ff_cache2_data_en_9) 
);
defparam n5878_s12.INIT=16'h0777;
  LUT4 n5879_s4 (
    .F(n5879_7),
    .I0(ff_cache0_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5854_17),
    .I3(ff_cache0_data_en) 
);
defparam n5879_s4.INIT=16'hCACC;
  LUT4 n5879_s5 (
    .F(n5879_8),
    .I0(n5879_13),
    .I1(n6411_12),
    .I2(n5879_20),
    .I3(n5851_23) 
);
defparam n5879_s5.INIT=16'h0700;
  LUT4 n5879_s6 (
    .F(n5879_9),
    .I0(n5879_15),
    .I1(n6411_10),
    .I2(n5879_16),
    .I3(ff_cache2_data_en_9) 
);
defparam n5879_s6.INIT=16'h0777;
  LUT4 n5879_s7 (
    .F(n5879_10),
    .I0(ff_priority[1]),
    .I1(n5879_7),
    .I2(n5879_13),
    .I3(ff_priority[0]) 
);
defparam n5879_s7.INIT=16'hF0EE;
  LUT3 n5879_s8 (
    .F(n5879_11),
    .I0(n5879_16),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]) 
);
defparam n5879_s8.INIT=8'hD0;
  LUT4 n5880_s4 (
    .F(n5880_7),
    .I0(ff_cache1_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_data_en) 
);
defparam n5880_s4.INIT=16'hCACC;
  LUT4 n5880_s5 (
    .F(n5880_8),
    .I0(n5880_12),
    .I1(ff_cache2_data_en_9),
    .I2(n5880_17),
    .I3(n5851_23) 
);
defparam n5880_s5.INIT=16'h0700;
  LUT4 n5880_s6 (
    .F(n5880_9),
    .I0(n5880_14),
    .I1(n6409_11),
    .I2(n5880_15),
    .I3(n6411_10) 
);
defparam n5880_s6.INIT=16'h0777;
  LUT4 n5880_s7 (
    .F(n5880_10),
    .I0(n5880_7),
    .I1(n5880_15),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5880_s7.INIT=16'h3500;
  LUT4 n5880_s8 (
    .F(n5880_11),
    .I0(n5880_14),
    .I1(n5880_12),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5880_s8.INIT=16'h0305;
  LUT4 n5881_s6 (
    .F(n5881_9),
    .I0(ff_cache2_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(ff_priority[0]),
    .I3(n5899_16) 
);
defparam n5881_s6.INIT=16'h0503;
  LUT4 n5881_s7 (
    .F(n5881_10),
    .I0(n5881_17),
    .I1(n5881_18),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5881_s7.INIT=16'h305F;
  LUT2 n5881_s9 (
    .F(n5881_12),
    .I0(n111_9),
    .I1(ff_cache_vram_write) 
);
defparam n5881_s9.INIT=4'h4;
  LUT4 n5881_s10 (
    .F(n5881_13),
    .I0(ff_cache2_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5899_16),
    .I3(ff_cache2_data_en_9) 
);
defparam n5881_s10.INIT=16'hAC00;
  LUT4 n5881_s13 (
    .F(n5881_16),
    .I0(n5881_19),
    .I1(n6409_11),
    .I2(n5881_18),
    .I3(n6411_10) 
);
defparam n5881_s13.INIT=16'h0777;
  LUT3 n5882_s6 (
    .F(n5882_9),
    .I0(n5882_13),
    .I1(n6411_12),
    .I2(n5882_22) 
);
defparam n5882_s6.INIT=8'h07;
  LUT4 n5882_s7 (
    .F(n5882_10),
    .I0(n5882_15),
    .I1(n6411_10),
    .I2(n5882_16),
    .I3(ff_cache2_data_en_9) 
);
defparam n5882_s7.INIT=16'h0777;
  LUT4 n5882_s9 (
    .F(n5882_12),
    .I0(n5882_16),
    .I1(n5882_15),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5882_s9.INIT=16'hCA00;
  LUT4 n5883_s5 (
    .F(n5883_8),
    .I0(n5883_15),
    .I1(n6409_11),
    .I2(n5883_16),
    .I3(n6411_12) 
);
defparam n5883_s5.INIT=16'h0777;
  LUT4 n5883_s6 (
    .F(n5883_9),
    .I0(n5883_10),
    .I1(ff_cache2_data_en_9),
    .I2(w_command_vram_wdata[14]),
    .I3(n5851_21) 
);
defparam n5883_s6.INIT=16'h7707;
  LUT4 n5883_s7 (
    .F(n5883_10),
    .I0(ff_cache2_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5851_20),
    .I3(ff_cache2_data_en) 
);
defparam n5883_s7.INIT=16'hCACC;
  LUT2 n5883_s8 (
    .F(n5883_11),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n5883_s8.INIT=4'h4;
  LUT4 n5883_s9 (
    .F(n5883_12),
    .I0(n5883_16),
    .I1(n5883_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5883_s9.INIT=16'h3500;
  LUT3 n5884_s5 (
    .F(n5884_8),
    .I0(n5866_9),
    .I1(n5866_10),
    .I2(w_command_vram_wdata[13]) 
);
defparam n5884_s5.INIT=8'h10;
  LUT4 n5884_s6 (
    .F(n5884_9),
    .I0(n5866_9),
    .I1(ff_cache2_data[13]),
    .I2(n5884_15),
    .I3(ff_priority[1]) 
);
defparam n5884_s6.INIT=16'h0700;
  LUT4 n5884_s7 (
    .F(n5884_10),
    .I0(n5884_16),
    .I1(n5884_17),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5884_s7.INIT=16'h0305;
  LUT4 n5884_s9 (
    .F(n5884_12),
    .I0(n5875_20),
    .I1(n5875_21),
    .I2(n5901_13),
    .I3(w_command_vram_wdata[13]) 
);
defparam n5884_s9.INIT=16'h0100;
  LUT3 n5884_s10 (
    .F(n5884_13),
    .I0(n5901_13),
    .I1(ff_cache2_data[13]),
    .I2(ff_flush_state_2_9) 
);
defparam n5884_s10.INIT=8'h07;
  LUT4 n5884_s11 (
    .F(n5884_14),
    .I0(n5884_16),
    .I1(n6409_11),
    .I2(n5884_17),
    .I3(n6411_12) 
);
defparam n5884_s11.INIT=16'h0777;
  LUT3 n5885_s5 (
    .F(n5885_8),
    .I0(n5885_15),
    .I1(n5885_16),
    .I2(n5885_23) 
);
defparam n5885_s5.INIT=8'h0D;
  LUT4 n5885_s6 (
    .F(n5885_9),
    .I0(ff_cache2_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5899_16),
    .I3(ff_cache2_data_en_9) 
);
defparam n5885_s6.INIT=16'hAC00;
  LUT4 n5885_s7 (
    .F(n5885_10),
    .I0(ff_cache3_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5852_15),
    .I3(n6411_10) 
);
defparam n5885_s7.INIT=16'hAC00;
  LUT3 n5885_s9 (
    .F(n5885_12),
    .I0(n5866_9),
    .I1(n5866_10),
    .I2(w_command_vram_wdata[12]) 
);
defparam n5885_s9.INIT=8'h10;
  LUT3 n5885_s10 (
    .F(n5885_13),
    .I0(n5866_9),
    .I1(ff_cache2_data[12]),
    .I2(n5885_19) 
);
defparam n5885_s10.INIT=8'h70;
  LUT4 n5885_s11 (
    .F(n5885_14),
    .I0(n5885_16),
    .I1(n5885_20),
    .I2(n5869_9),
    .I3(n5885_18) 
);
defparam n5885_s11.INIT=16'hBB0B;
  LUT4 n5886_s4 (
    .F(n5886_7),
    .I0(n5886_9),
    .I1(n5886_12),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5886_s4.INIT=16'h0305;
  LUT4 n5886_s5 (
    .F(n5886_8),
    .I0(n5886_13),
    .I1(n5886_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5886_s5.INIT=16'h3500;
  LUT4 n5886_s6 (
    .F(n5886_9),
    .I0(ff_cache0_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5854_17),
    .I3(ff_cache0_data_en) 
);
defparam n5886_s6.INIT=16'hCACC;
  LUT4 n5886_s7 (
    .F(n5886_10),
    .I0(n5886_14),
    .I1(n6411_10),
    .I2(n5886_17),
    .I3(n5851_23) 
);
defparam n5886_s7.INIT=16'h0700;
  LUT4 n5886_s8 (
    .F(n5886_11),
    .I0(n5886_13),
    .I1(n6411_12),
    .I2(n5886_12),
    .I3(ff_cache2_data_en_9) 
);
defparam n5886_s8.INIT=16'h0777;
  LUT4 n5887_s7 (
    .F(n5887_10),
    .I0(ff_priority[0]),
    .I1(n5887_14),
    .I2(n5887_15),
    .I3(ff_priority[1]) 
);
defparam n5887_s7.INIT=16'hF0EE;
  LUT4 n5887_s8 (
    .F(n5887_11),
    .I0(ff_cache3_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5852_18),
    .I3(ff_cache3_data_en) 
);
defparam n5887_s8.INIT=16'hCACC;
  LUT4 n5887_s9 (
    .F(n5887_12),
    .I0(n5887_11),
    .I1(n6411_10),
    .I2(n5887_22),
    .I3(n5851_23) 
);
defparam n5887_s9.INIT=16'h0700;
  LUT4 n5887_s10 (
    .F(n5887_13),
    .I0(n5887_14),
    .I1(n6409_11),
    .I2(n5887_15),
    .I3(ff_cache2_data_en_9) 
);
defparam n5887_s10.INIT=16'h0777;
  LUT4 n5888_s5 (
    .F(n5888_8),
    .I0(ff_cache3_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5852_18),
    .I3(ff_cache3_data_en) 
);
defparam n5888_s5.INIT=16'hCACC;
  LUT4 n5888_s6 (
    .F(n5888_9),
    .I0(n5888_15),
    .I1(n6409_11),
    .I2(n5888_16),
    .I3(n6411_12) 
);
defparam n5888_s6.INIT=16'h0777;
  LUT4 n5888_s7 (
    .F(n5888_10),
    .I0(ff_cache2_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5851_20),
    .I3(ff_cache2_data_en) 
);
defparam n5888_s7.INIT=16'hCACC;
  LUT4 n5888_s8 (
    .F(n5888_11),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[9]),
    .I2(n5851_21),
    .I3(n5875_7) 
);
defparam n5888_s8.INIT=16'h00F1;
  LUT4 n5888_s9 (
    .F(n5888_12),
    .I0(n5888_10),
    .I1(n5888_16),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5888_s9.INIT=16'hFACF;
  LUT4 n5888_s10 (
    .F(n5888_13),
    .I0(n5888_15),
    .I1(n5888_8),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5888_s10.INIT=16'hCFFA;
  LUT3 n5888_s11 (
    .F(n5888_14),
    .I0(n5866_14),
    .I1(n118_9),
    .I2(n5851_23) 
);
defparam n5888_s11.INIT=8'h0B;
  LUT4 n5889_s5 (
    .F(n5889_8),
    .I0(n5889_14),
    .I1(ff_priority[1]),
    .I2(n5889_10),
    .I3(ff_priority[0]) 
);
defparam n5889_s5.INIT=16'h0777;
  LUT4 n5889_s7 (
    .F(n5889_10),
    .I0(ff_cache1_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_data_en) 
);
defparam n5889_s7.INIT=16'hCACC;
  LUT4 n5889_s8 (
    .F(n5889_11),
    .I0(n5889_13),
    .I1(n6409_11),
    .I2(n5889_14),
    .I3(ff_cache2_data_en_9) 
);
defparam n5889_s8.INIT=16'h0777;
  LUT4 n5889_s9 (
    .F(n5889_12),
    .I0(n5889_15),
    .I1(n6411_10),
    .I2(n5889_22),
    .I3(n5851_23) 
);
defparam n5889_s9.INIT=16'h0700;
  LUT4 n5890_s4 (
    .F(n5890_7),
    .I0(n5890_9),
    .I1(n5890_12),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5890_s4.INIT=16'h3500;
  LUT4 n5890_s5 (
    .F(n5890_8),
    .I0(n5890_13),
    .I1(n5890_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5890_s5.INIT=16'h0305;
  LUT4 n5890_s6 (
    .F(n5890_9),
    .I0(ff_cache2_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5851_20),
    .I3(ff_cache2_data_en) 
);
defparam n5890_s6.INIT=16'hCACC;
  LUT4 n5890_s7 (
    .F(n5890_10),
    .I0(n5890_13),
    .I1(n6409_11),
    .I2(n5890_14),
    .I3(n6411_12) 
);
defparam n5890_s7.INIT=16'h0777;
  LUT4 n5890_s8 (
    .F(n5890_11),
    .I0(n5890_12),
    .I1(n6411_10),
    .I2(n5890_17),
    .I3(n5851_23) 
);
defparam n5890_s8.INIT=16'h0700;
  LUT3 n5891_s5 (
    .F(n5891_8),
    .I0(n5891_12),
    .I1(n6411_10),
    .I2(n5891_21) 
);
defparam n5891_s5.INIT=8'h07;
  LUT4 n5891_s6 (
    .F(n5891_9),
    .I0(n5891_14),
    .I1(n6411_12),
    .I2(n5891_15),
    .I3(ff_cache2_data_en_9) 
);
defparam n5891_s6.INIT=16'h0777;
  LUT4 n5891_s7 (
    .F(n5891_10),
    .I0(n5891_14),
    .I1(n5891_15),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5891_s7.INIT=16'hF350;
  LUT4 n5892_s4 (
    .F(n5892_7),
    .I0(ff_cache2_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5851_20),
    .I3(ff_cache2_data_en) 
);
defparam n5892_s4.INIT=16'hCACC;
  LUT4 n5892_s5 (
    .F(n5892_8),
    .I0(n5892_13),
    .I1(n6409_11),
    .I2(n5892_14),
    .I3(n6411_10) 
);
defparam n5892_s5.INIT=16'h0777;
  LUT3 n5892_s6 (
    .F(n5892_9),
    .I0(n5892_15),
    .I1(n6411_12),
    .I2(n5892_16) 
);
defparam n5892_s6.INIT=8'h70;
  LUT4 n5892_s7 (
    .F(n5892_10),
    .I0(n5892_13),
    .I1(n5892_15),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5892_s7.INIT=16'h0305;
  LUT4 n5892_s8 (
    .F(n5892_11),
    .I0(n5892_7),
    .I1(n5892_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5892_s8.INIT=16'h3500;
  LUT3 n5892_s9 (
    .F(n5892_12),
    .I0(n5866_14),
    .I1(n122_9),
    .I2(n5851_23) 
);
defparam n5892_s9.INIT=8'h0B;
  LUT4 n5893_s6 (
    .F(n5893_9),
    .I0(ff_cache1_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_data_en) 
);
defparam n5893_s6.INIT=16'hCACC;
  LUT4 n5893_s7 (
    .F(n5893_10),
    .I0(ff_cache0_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5854_14),
    .I3(n6409_11) 
);
defparam n5893_s7.INIT=16'hAC00;
  LUT4 n5893_s10 (
    .F(n5893_13),
    .I0(ff_cache2_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5851_20),
    .I3(ff_cache2_data_en) 
);
defparam n5893_s10.INIT=16'hCACC;
  LUT4 n5893_s11 (
    .F(n5893_14),
    .I0(ff_cache0_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5854_14),
    .I3(n5869_9) 
);
defparam n5893_s11.INIT=16'hAC00;
  LUT4 n5893_s12 (
    .F(n5893_15),
    .I0(n5893_9),
    .I1(n5893_13),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5893_s12.INIT=16'hFCA0;
  LUT4 n5893_s13 (
    .F(n5893_16),
    .I0(ff_cache3_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5852_15),
    .I3(n5874_8) 
);
defparam n5893_s13.INIT=16'h5300;
  LUT4 n5894_s4 (
    .F(n5894_7),
    .I0(n5894_12),
    .I1(n5894_13),
    .I2(ff_priority[0]),
    .I3(n5867_18) 
);
defparam n5894_s4.INIT=16'h3500;
  LUT4 n5894_s5 (
    .F(n5894_8),
    .I0(n5894_14),
    .I1(n5894_9),
    .I2(ff_priority[0]),
    .I3(n5867_11) 
);
defparam n5894_s5.INIT=16'h3500;
  LUT4 n5894_s6 (
    .F(n5894_9),
    .I0(ff_cache3_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5852_18),
    .I3(ff_cache3_data_en) 
);
defparam n5894_s6.INIT=16'hCACC;
  LUT4 n5894_s7 (
    .F(n5894_10),
    .I0(n5894_13),
    .I1(n6411_12),
    .I2(n5894_17),
    .I3(n5851_23) 
);
defparam n5894_s7.INIT=16'h0700;
  LUT4 n5894_s8 (
    .F(n5894_11),
    .I0(n5894_12),
    .I1(n6409_11),
    .I2(n5894_14),
    .I3(ff_cache2_data_en_9) 
);
defparam n5894_s8.INIT=16'h0777;
  LUT4 n5895_s5 (
    .F(n5895_8),
    .I0(n5895_13),
    .I1(n5895_10),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5895_s5.INIT=16'h3500;
  LUT4 n5895_s6 (
    .F(n5895_9),
    .I0(n5895_14),
    .I1(n5895_15),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5895_s6.INIT=16'h0305;
  LUT4 n5895_s7 (
    .F(n5895_10),
    .I0(ff_cache3_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5852_18),
    .I3(ff_cache3_data_en) 
);
defparam n5895_s7.INIT=16'hCACC;
  LUT4 n5895_s9 (
    .F(n5895_12),
    .I0(n5895_14),
    .I1(n6409_11),
    .I2(n5895_13),
    .I3(ff_cache2_data_en_9) 
);
defparam n5895_s9.INIT=16'h0777;
  LUT4 n5896_s4 (
    .F(n5896_7),
    .I0(ff_cache0_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5854_17),
    .I3(ff_cache0_data_en) 
);
defparam n5896_s4.INIT=16'hCACC;
  LUT4 n5896_s5 (
    .F(n5896_8),
    .I0(n5896_13),
    .I1(n5896_10),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5896_s5.INIT=16'hF350;
  LUT4 n5896_s7 (
    .F(n5896_10),
    .I0(ff_cache2_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5851_20),
    .I3(ff_cache2_data_en) 
);
defparam n5896_s7.INIT=16'hCACC;
  LUT4 n5896_s8 (
    .F(n5896_11),
    .I0(n5896_14),
    .I1(n6411_10),
    .I2(n5896_19),
    .I3(n5851_23) 
);
defparam n5896_s8.INIT=16'h0700;
  LUT4 n5896_s9 (
    .F(n5896_12),
    .I0(n5896_7),
    .I1(n6409_11),
    .I2(n5896_13),
    .I3(n6411_12) 
);
defparam n5896_s9.INIT=16'h0777;
  LUT4 n5897_s4 (
    .F(n5897_7),
    .I0(n5897_13),
    .I1(ff_priority[0]),
    .I2(n5897_10),
    .I3(ff_priority[1]) 
);
defparam n5897_s4.INIT=16'hBBF0;
  LUT3 n5897_s5 (
    .F(n5897_8),
    .I0(n5897_14),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]) 
);
defparam n5897_s5.INIT=8'h07;
  LUT4 n5897_s7 (
    .F(n5897_10),
    .I0(ff_cache1_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_data_en) 
);
defparam n5897_s7.INIT=16'hCACC;
  LUT4 n5897_s8 (
    .F(n5897_11),
    .I0(n5897_13),
    .I1(n6411_10),
    .I2(n5897_20),
    .I3(n5851_23) 
);
defparam n5897_s8.INIT=16'h0700;
  LUT4 n5897_s9 (
    .F(n5897_12),
    .I0(n5897_15),
    .I1(n6409_11),
    .I2(n5897_14),
    .I3(ff_cache2_data_en_9) 
);
defparam n5897_s9.INIT=16'h0777;
  LUT4 n5898_s10 (
    .F(n5898_13),
    .I0(ff_cache1_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(ff_cache1_data_en_10),
    .I3(n5852_14) 
);
defparam n5898_s10.INIT=16'hACCC;
  LUT3 n5898_s11 (
    .F(n5898_14),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n5898_s11.INIT=8'hD3;
  LUT4 n5898_s12 (
    .F(n5898_15),
    .I0(w_command_vram_wdata_mask[3]),
    .I1(ff_cache0_data_mask[3]),
    .I2(n5854_14),
    .I3(n6409_11) 
);
defparam n5898_s12.INIT=16'hCA00;
  LUT4 n5898_s13 (
    .F(n5898_16),
    .I0(ff_cache3_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n5852_15),
    .I3(n6411_10) 
);
defparam n5898_s13.INIT=16'hAC00;
  LUT4 n5898_s14 (
    .F(n5898_17),
    .I0(ff_cache2_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n5899_16),
    .I3(ff_cache2_data_en_9) 
);
defparam n5898_s14.INIT=16'hAC00;
  LUT4 n5898_s15 (
    .F(n5898_18),
    .I0(n5866_10),
    .I1(n5866_9),
    .I2(n5898_22),
    .I3(n5869_21) 
);
defparam n5898_s15.INIT=16'h1F00;
  LUT4 n5898_s16 (
    .F(n5898_19),
    .I0(ff_cache3_data_mask[3]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5898_s16.INIT=16'h5300;
  LUT4 n5898_s17 (
    .F(n5898_20),
    .I0(n5898_23),
    .I1(n5898_24),
    .I2(n5898_22),
    .I3(n5869_21) 
);
defparam n5898_s17.INIT=16'h1F00;
  LUT4 n5898_s18 (
    .F(n5898_21),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5898_s18.INIT=16'h0503;
  LUT4 n5899_s11 (
    .F(n5899_14),
    .I0(ff_cache1_address_16_14),
    .I1(ff_cache1_data_en_10),
    .I2(ff_cache1_data_en),
    .I3(w_command_vram_wdata_mask[2]) 
);
defparam n5899_s11.INIT=16'hBF00;
  LUT4 n5899_s12 (
    .F(n5899_15),
    .I0(ff_cache1_address_16_14),
    .I1(n5899_21),
    .I2(ff_flush_state[2]),
    .I3(ff_cache1_data_en_10) 
);
defparam n5899_s12.INIT=16'h4F00;
  LUT2 n5899_s13 (
    .F(n5899_16),
    .I0(n5851_20),
    .I1(ff_cache2_data_en) 
);
defparam n5899_s13.INIT=4'h4;
  LUT3 n5899_s14 (
    .F(n5899_17),
    .I0(ff_cache2_data_mask[2]),
    .I1(ff_cache2_data_en),
    .I2(ff_cache2_data_en_9) 
);
defparam n5899_s14.INIT=8'hB0;
  LUT4 n5899_s15 (
    .F(n5899_18),
    .I0(w_command_vram_wdata_mask[2]),
    .I1(ff_cache0_data_mask[2]),
    .I2(n5854_14),
    .I3(n6409_11) 
);
defparam n5899_s15.INIT=16'hCA00;
  LUT4 n5899_s16 (
    .F(n5899_19),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache2_data_mask[2]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5899_s16.INIT=16'h5300;
  LUT4 n5899_s17 (
    .F(n5899_20),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache0_data_mask[2]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5899_s17.INIT=16'h0503;
  LUT4 n5900_s9 (
    .F(n5900_12),
    .I0(ff_cache1_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n5852_14),
    .I3(n6411_12) 
);
defparam n5900_s9.INIT=16'hAC00;
  LUT4 n5900_s10 (
    .F(n5900_13),
    .I0(w_command_vram_wdata_mask[1]),
    .I1(ff_cache0_data_mask[1]),
    .I2(n5854_14),
    .I3(n6409_11) 
);
defparam n5900_s10.INIT=16'hCA00;
  LUT4 n5900_s11 (
    .F(n5900_14),
    .I0(ff_cache2_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n5899_16),
    .I3(ff_cache2_data_en_9) 
);
defparam n5900_s11.INIT=16'hAC00;
  LUT4 n5900_s12 (
    .F(n5900_15),
    .I0(n5852_15),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n5900_18),
    .I3(n5900_19) 
);
defparam n5900_s12.INIT=16'h1F00;
  LUT4 n5900_s13 (
    .F(n5900_16),
    .I0(ff_cache3_data_mask[1]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5900_s13.INIT=16'h5300;
  LUT4 n5900_s14 (
    .F(n5900_17),
    .I0(ff_cache1_data_mask[1]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5900_s14.INIT=16'h0503;
  LUT3 n5901_s10 (
    .F(n5901_13),
    .I0(n5851_20),
    .I1(ff_cache2_data_en),
    .I2(ff_cache2_data_en_9) 
);
defparam n5901_s10.INIT=8'h40;
  LUT4 n5901_s11 (
    .F(n5901_14),
    .I0(n5852_14),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n6411_12),
    .I3(ff_cache1_data_mask[0]) 
);
defparam n5901_s11.INIT=16'hE040;
  LUT4 n5901_s12 (
    .F(n5901_15),
    .I0(n5852_15),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n5901_19),
    .I3(n5851_23) 
);
defparam n5901_s12.INIT=16'h1F00;
  LUT3 n5901_s13 (
    .F(n5901_16),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_en),
    .I2(n6409_11) 
);
defparam n5901_s13.INIT=8'hB0;
  LUT4 n5901_s14 (
    .F(n5901_17),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache2_data_mask[0]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5901_s14.INIT=16'h5300;
  LUT4 n5901_s15 (
    .F(n5901_18),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache0_data_mask[0]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5901_s15.INIT=16'h0503;
  LUT3 ff_cache2_already_read_s9 (
    .F(ff_cache2_already_read_13),
    .I0(n6693_15),
    .I1(ff_cache_vram_write),
    .I2(n5284_7) 
);
defparam ff_cache2_already_read_s9.INIT=8'h07;
  LUT2 ff_cache2_already_read_s10 (
    .F(ff_cache2_already_read_14),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en) 
);
defparam ff_cache2_already_read_s10.INIT=4'h8;
  LUT2 ff_cache3_already_read_s8 (
    .F(ff_cache3_already_read_12),
    .I0(ff_vram_wdata_31_11),
    .I1(ff_cache_vram_write) 
);
defparam ff_cache3_already_read_s8.INIT=4'h4;
  LUT4 ff_cache_vram_rdata_en_s7 (
    .F(ff_cache_vram_rdata_en_10),
    .I0(ff_cache0_already_read_18),
    .I1(ff_cache_vram_rdata_en_12),
    .I2(ff_cache_vram_rdata_en_13),
    .I3(ff_cache_vram_rdata_en_20) 
);
defparam ff_cache_vram_rdata_en_s7.INIT=16'h00EF;
  LUT2 ff_cache_vram_rdata_en_s8 (
    .F(ff_cache_vram_rdata_en_11),
    .I0(ff_start),
    .I1(n6693_13) 
);
defparam ff_cache_vram_rdata_en_s8.INIT=4'h4;
  LUT4 n6693_s10 (
    .F(n6693_16),
    .I0(ff_cache1_already_read_9),
    .I1(ff_cache_vram_rdata_en_12),
    .I2(ff_cache_vram_rdata_en_13),
    .I3(ff_cache_vram_rdata_en_20) 
);
defparam n6693_s10.INIT=16'h004F;
  LUT4 n6693_s11 (
    .F(n6693_17),
    .I0(ff_vram_wdata_31_8),
    .I1(ff_vram_wdata_31_11),
    .I2(ff_cache_vram_write),
    .I3(n5284_7) 
);
defparam n6693_s11.INIT=16'h008F;
  LUT4 ff_vram_wdata_31_s8 (
    .F(ff_vram_wdata_31_11),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en),
    .I2(ff_cache2_data_en),
    .I3(ff_cache3_data_en) 
);
defparam ff_vram_wdata_31_s8.INIT=16'h8000;
  LUT4 ff_cache0_data_31_s7 (
    .F(ff_cache0_data_31_12),
    .I0(ff_cache0_address_15_19),
    .I1(ff_cache0_already_read_18),
    .I2(n5625_9),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_data_31_s7.INIT=16'hF400;
  LUT4 ff_cache1_address_16_s9 (
    .F(ff_cache1_address_16_14),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache1_data_mask[2]),
    .I3(ff_cache1_data_mask[3]) 
);
defparam ff_cache1_address_16_s9.INIT=16'h8000;
  LUT3 ff_cache1_address_16_s10 (
    .F(ff_cache1_address_16_15),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]),
    .I2(ff_cache1_data_en) 
);
defparam ff_cache1_address_16_s10.INIT=8'h40;
  LUT4 ff_cache1_address_16_s11 (
    .F(ff_cache1_address_16_16),
    .I0(n5878_10),
    .I1(ff_vram_wdata_31_11),
    .I2(ff_cache1_data_en),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache1_address_16_s11.INIT=16'h7077;
  LUT4 ff_cache2_address_16_s7 (
    .F(ff_cache2_address_16_12),
    .I0(ff_cache3_data_en),
    .I1(n5883_11),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_already_read_14) 
);
defparam ff_cache2_address_16_s7.INIT=16'h8F00;
  LUT4 ff_cache3_address_16_s8 (
    .F(ff_cache3_address_16_13),
    .I0(n5874_8),
    .I1(ff_cache3_data_en),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_already_read_14) 
);
defparam ff_cache3_address_16_s8.INIT=16'hB000;
  LUT4 ff_cache1_data_en_s6 (
    .F(ff_cache1_data_en_11),
    .I0(w_command_vram_rdata_en),
    .I1(n5878_10),
    .I2(ff_cache0_data_en),
    .I3(n5284_7) 
);
defparam ff_cache1_data_en_s6.INIT=16'h770F;
  LUT2 ff_cache0_data_mask_2_s10 (
    .F(ff_cache0_data_mask_2_15),
    .I0(ff_cache_vram_write),
    .I1(ff_cache0_address_15_17) 
);
defparam ff_cache0_data_mask_2_s10.INIT=4'h1;
  LUT3 ff_cache0_data_mask_2_s11 (
    .F(ff_cache0_data_mask_2_16),
    .I0(n18_3),
    .I1(ff_cache0_address_15_19),
    .I2(n5643_9) 
);
defparam ff_cache0_data_mask_2_s11.INIT=8'h80;
  LUT4 ff_cache3_data_mask_3_s11 (
    .F(ff_cache3_data_mask_3_16),
    .I0(w_cache2_hit),
    .I1(n5284_7),
    .I2(ff_cache3_data_mask_3_18),
    .I3(n6693_15) 
);
defparam ff_cache3_data_mask_3_s11.INIT=16'h0100;
  LUT4 ff_cache1_data_mask_3_s11 (
    .F(ff_cache1_data_mask_3_16),
    .I0(ff_vram_wdata_31_8),
    .I1(n5878_10),
    .I2(n5852_14),
    .I3(ff_cache1_data_31_19) 
);
defparam ff_cache1_data_mask_3_s11.INIT=16'h7F00;
  LUT4 ff_cache2_data_mask_3_s11 (
    .F(ff_cache2_data_mask_3_16),
    .I0(ff_vram_wdata_31_8),
    .I1(n5866_9),
    .I2(ff_priority[1]),
    .I3(ff_cache2_already_read_13) 
);
defparam ff_cache2_data_mask_3_s11.INIT=16'h7F00;
  LUT4 n6695_s10 (
    .F(n6695_15),
    .I0(n5852_14),
    .I1(ff_cache1_data_en_10),
    .I2(n5875_21),
    .I3(n5901_13) 
);
defparam n6695_s10.INIT=16'h0007;
  LUT4 n6695_s11 (
    .F(n6695_16),
    .I0(n5851_20),
    .I1(ff_priority[1]),
    .I2(n6695_17),
    .I3(n5852_18) 
);
defparam n6695_s11.INIT=16'hBCB0;
  LUT4 n5850_s6 (
    .F(n5850_11),
    .I0(n5854_17),
    .I1(ff_cache0_address_15_15),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_address_16_15) 
);
defparam n5850_s6.INIT=16'hB0BB;
  LUT4 n5850_s7 (
    .F(n5850_12),
    .I0(n5852_18),
    .I1(n5850_13),
    .I2(n5851_20),
    .I3(n5850_14) 
);
defparam n5850_s7.INIT=16'hB0BB;
  LUT4 n5851_s17 (
    .F(n5851_20),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache2_data_mask[2]),
    .I3(ff_cache2_data_mask[3]) 
);
defparam n5851_s17.INIT=16'h8000;
  LUT2 n5851_s18 (
    .F(n5851_21),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]) 
);
defparam n5851_s18.INIT=4'h6;
  LUT4 n5852_s15 (
    .F(n5852_18),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache3_data_mask[2]),
    .I3(ff_cache3_data_mask[3]) 
);
defparam n5852_s15.INIT=16'h8000;
  LUT4 n5854_s14 (
    .F(n5854_17),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache0_data_mask[2]),
    .I3(ff_cache0_data_mask[3]) 
);
defparam n5854_s14.INIT=16'h8000;
  LUT4 n5866_s16 (
    .F(n5866_19),
    .I0(n5852_18),
    .I1(ff_cache3_data[31]),
    .I2(ff_priority[0]),
    .I3(ff_cache3_data_en) 
);
defparam n5866_s16.INIT=16'h4000;
  LUT4 n5866_s17 (
    .F(n5866_20),
    .I0(n5851_20),
    .I1(ff_cache2_data[31]),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_data_en_9) 
);
defparam n5866_s17.INIT=16'h4000;
  LUT4 n5867_s13 (
    .F(n5867_16),
    .I0(ff_cache0_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5854_17),
    .I3(ff_cache0_data_en) 
);
defparam n5867_s13.INIT=16'hCACC;
  LUT4 n5867_s14 (
    .F(n5867_17),
    .I0(ff_cache1_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_data_en) 
);
defparam n5867_s14.INIT=16'hCACC;
  LUT2 n5867_s15 (
    .F(n5867_18),
    .I0(ff_priority[1]),
    .I1(ff_cache_vram_write) 
);
defparam n5867_s15.INIT=4'h1;
  LUT4 n5868_s12 (
    .F(n5868_15),
    .I0(ff_cache3_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5852_18),
    .I3(ff_cache3_data_en) 
);
defparam n5868_s12.INIT=16'hCACC;
  LUT4 n5868_s13 (
    .F(n5868_16),
    .I0(ff_cache0_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5854_17),
    .I3(ff_cache0_data_en) 
);
defparam n5868_s13.INIT=16'hCACC;
  LUT4 n5868_s14 (
    .F(n5868_17),
    .I0(n5851_20),
    .I1(ff_cache2_data[29]),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_data_en_9) 
);
defparam n5868_s14.INIT=16'h4000;
  LUT4 n5869_s12 (
    .F(n5869_15),
    .I0(ff_cache1_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_data_en) 
);
defparam n5869_s12.INIT=16'hCACC;
  LUT4 n5869_s13 (
    .F(n5869_16),
    .I0(ff_cache3_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5852_18),
    .I3(ff_cache3_data_en) 
);
defparam n5869_s13.INIT=16'hCACC;
  LUT4 n5870_s12 (
    .F(n5870_15),
    .I0(ff_cache3_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5852_18),
    .I3(ff_cache3_data_en) 
);
defparam n5870_s12.INIT=16'hCACC;
  LUT4 n5870_s13 (
    .F(n5870_16),
    .I0(ff_cache0_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5854_17),
    .I3(ff_cache0_data_en) 
);
defparam n5870_s13.INIT=16'hCACC;
  LUT4 n5870_s14 (
    .F(n5870_17),
    .I0(ff_cache1_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_data_en) 
);
defparam n5870_s14.INIT=16'hCACC;
  LUT4 n5871_s12 (
    .F(n5871_15),
    .I0(ff_cache2_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5851_20),
    .I3(ff_cache2_data_en) 
);
defparam n5871_s12.INIT=16'hCACC;
  LUT4 n5871_s13 (
    .F(n5871_16),
    .I0(ff_cache0_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5854_17),
    .I3(ff_cache0_data_en) 
);
defparam n5871_s13.INIT=16'hCACC;
  LUT4 n5872_s9 (
    .F(n5872_12),
    .I0(ff_cache1_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_data_en) 
);
defparam n5872_s9.INIT=16'hCACC;
  LUT4 n5872_s10 (
    .F(n5872_13),
    .I0(ff_cache2_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5851_20),
    .I3(ff_cache2_data_en) 
);
defparam n5872_s10.INIT=16'hCACC;
  LUT4 n5872_s11 (
    .F(n5872_14),
    .I0(ff_cache3_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5852_18),
    .I3(ff_cache3_data_en) 
);
defparam n5872_s11.INIT=16'hCACC;
  LUT4 n5873_s11 (
    .F(n5873_14),
    .I0(ff_cache1_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_data_en) 
);
defparam n5873_s11.INIT=16'hCACC;
  LUT4 n5873_s12 (
    .F(n5873_15),
    .I0(ff_cache2_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5851_20),
    .I3(ff_cache2_data_en) 
);
defparam n5873_s12.INIT=16'hCACC;
  LUT4 n5874_s10 (
    .F(n5874_13),
    .I0(ff_cache2_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5851_20),
    .I3(ff_cache2_data_en) 
);
defparam n5874_s10.INIT=16'hCACC;
  LUT4 n5874_s11 (
    .F(n5874_14),
    .I0(ff_cache1_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_data_en) 
);
defparam n5874_s11.INIT=16'hCACC;
  LUT4 n5874_s12 (
    .F(n5874_15),
    .I0(ff_cache0_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5854_17),
    .I3(ff_cache0_data_en) 
);
defparam n5874_s12.INIT=16'hCACC;
  LUT4 n5875_s14 (
    .F(n5875_17),
    .I0(n5852_18),
    .I1(ff_cache3_data[22]),
    .I2(ff_priority[0]),
    .I3(ff_cache3_data_en) 
);
defparam n5875_s14.INIT=16'h4000;
  LUT4 n5875_s15 (
    .F(n5875_18),
    .I0(ff_cache0_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5854_17),
    .I3(ff_cache0_data_en) 
);
defparam n5875_s15.INIT=16'hCACC;
  LUT4 n5875_s16 (
    .F(n5875_19),
    .I0(ff_cache1_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_data_en) 
);
defparam n5875_s16.INIT=16'hCACC;
  LUT2 n5875_s17 (
    .F(n5875_20),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]) 
);
defparam n5875_s17.INIT=4'h4;
  LUT3 n5875_s18 (
    .F(n5875_21),
    .I0(n5852_18),
    .I1(ff_cache3_data_en),
    .I2(n6411_10) 
);
defparam n5875_s18.INIT=8'h40;
  LUT4 n5876_s12 (
    .F(n5876_15),
    .I0(n5852_18),
    .I1(ff_cache3_data[21]),
    .I2(ff_priority[0]),
    .I3(ff_cache3_data_en) 
);
defparam n5876_s12.INIT=16'h4000;
  LUT4 n5876_s13 (
    .F(n5876_16),
    .I0(ff_cache0_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5854_17),
    .I3(ff_cache0_data_en) 
);
defparam n5876_s13.INIT=16'hCACC;
  LUT4 n5876_s14 (
    .F(n5876_17),
    .I0(ff_cache1_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_data_en) 
);
defparam n5876_s14.INIT=16'hCACC;
  LUT4 n5877_s13 (
    .F(n5877_16),
    .I0(ff_cache0_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5854_17),
    .I3(ff_cache0_data_en) 
);
defparam n5877_s13.INIT=16'hCACC;
  LUT4 n5878_s13 (
    .F(n5878_16),
    .I0(ff_cache2_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5851_20),
    .I3(ff_cache2_data_en) 
);
defparam n5878_s13.INIT=16'hCACC;
  LUT4 n5878_s14 (
    .F(n5878_17),
    .I0(ff_cache0_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5854_17),
    .I3(ff_cache0_data_en) 
);
defparam n5878_s14.INIT=16'hCACC;
  LUT4 n5879_s10 (
    .F(n5879_13),
    .I0(ff_cache1_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_data_en) 
);
defparam n5879_s10.INIT=16'hCACC;
  LUT4 n5879_s12 (
    .F(n5879_15),
    .I0(ff_cache3_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5852_18),
    .I3(ff_cache3_data_en) 
);
defparam n5879_s12.INIT=16'hCACC;
  LUT4 n5879_s13 (
    .F(n5879_16),
    .I0(ff_cache2_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5851_20),
    .I3(ff_cache2_data_en) 
);
defparam n5879_s13.INIT=16'hCACC;
  LUT4 n5880_s9 (
    .F(n5880_12),
    .I0(ff_cache2_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5851_20),
    .I3(ff_cache2_data_en) 
);
defparam n5880_s9.INIT=16'hCACC;
  LUT4 n5880_s11 (
    .F(n5880_14),
    .I0(ff_cache0_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5854_17),
    .I3(ff_cache0_data_en) 
);
defparam n5880_s11.INIT=16'hCACC;
  LUT4 n5880_s12 (
    .F(n5880_15),
    .I0(ff_cache3_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5852_18),
    .I3(ff_cache3_data_en) 
);
defparam n5880_s12.INIT=16'hCACC;
  LUT4 n5881_s14 (
    .F(n5881_17),
    .I0(ff_cache1_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_data_en) 
);
defparam n5881_s14.INIT=16'hCACC;
  LUT4 n5881_s15 (
    .F(n5881_18),
    .I0(ff_cache3_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5852_18),
    .I3(ff_cache3_data_en) 
);
defparam n5881_s15.INIT=16'hCACC;
  LUT4 n5881_s16 (
    .F(n5881_19),
    .I0(ff_cache0_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5854_17),
    .I3(ff_cache0_data_en) 
);
defparam n5881_s16.INIT=16'hCACC;
  LUT4 n5882_s10 (
    .F(n5882_13),
    .I0(ff_cache1_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_data_en) 
);
defparam n5882_s10.INIT=16'hCACC;
  LUT4 n5882_s12 (
    .F(n5882_15),
    .I0(ff_cache3_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5852_18),
    .I3(ff_cache3_data_en) 
);
defparam n5882_s12.INIT=16'hCACC;
  LUT4 n5882_s13 (
    .F(n5882_16),
    .I0(ff_cache2_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5851_20),
    .I3(ff_cache2_data_en) 
);
defparam n5882_s13.INIT=16'hCACC;
  LUT4 n5883_s11 (
    .F(n5883_14),
    .I0(ff_cache3_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5852_18),
    .I3(ff_cache3_data_en) 
);
defparam n5883_s11.INIT=16'hCACC;
  LUT4 n5883_s12 (
    .F(n5883_15),
    .I0(ff_cache0_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5854_17),
    .I3(ff_cache0_data_en) 
);
defparam n5883_s12.INIT=16'hCACC;
  LUT4 n5883_s13 (
    .F(n5883_16),
    .I0(ff_cache1_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_data_en) 
);
defparam n5883_s13.INIT=16'hCACC;
  LUT4 n5884_s12 (
    .F(n5884_15),
    .I0(n5852_18),
    .I1(ff_cache3_data[13]),
    .I2(ff_priority[0]),
    .I3(ff_cache3_data_en) 
);
defparam n5884_s12.INIT=16'h4000;
  LUT4 n5884_s13 (
    .F(n5884_16),
    .I0(ff_cache0_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5854_17),
    .I3(ff_cache0_data_en) 
);
defparam n5884_s13.INIT=16'hCACC;
  LUT4 n5884_s14 (
    .F(n5884_17),
    .I0(ff_cache1_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_data_en) 
);
defparam n5884_s14.INIT=16'hCACC;
  LUT4 n5885_s12 (
    .F(n5885_15),
    .I0(ff_cache1_address_16_14),
    .I1(ff_cache1_data_en),
    .I2(ff_cache1_data[12]),
    .I3(n5875_20) 
);
defparam n5885_s12.INIT=16'hBF00;
  LUT3 n5885_s13 (
    .F(n5885_16),
    .I0(ff_cache1_address_16_14),
    .I1(ff_cache1_data_en),
    .I2(w_command_vram_wdata[12]) 
);
defparam n5885_s13.INIT=8'hB0;
  LUT4 n5885_s15 (
    .F(n5885_18),
    .I0(ff_cache0_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5854_17),
    .I3(ff_cache0_data_en) 
);
defparam n5885_s15.INIT=16'hCACC;
  LUT4 n5885_s16 (
    .F(n5885_19),
    .I0(n5885_21),
    .I1(n5852_18),
    .I2(n5867_11),
    .I3(ff_flush_state_2_9) 
);
defparam n5885_s16.INIT=16'hD000;
  LUT4 n5885_s17 (
    .F(n5885_20),
    .I0(ff_cache1_address_16_14),
    .I1(ff_cache1_data[12]),
    .I2(ff_cache1_data_en),
    .I3(n5878_10) 
);
defparam n5885_s17.INIT=16'hBF00;
  LUT4 n5886_s9 (
    .F(n5886_12),
    .I0(ff_cache2_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5851_20),
    .I3(ff_cache2_data_en) 
);
defparam n5886_s9.INIT=16'hCACC;
  LUT4 n5886_s10 (
    .F(n5886_13),
    .I0(ff_cache1_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_data_en) 
);
defparam n5886_s10.INIT=16'hCACC;
  LUT4 n5886_s11 (
    .F(n5886_14),
    .I0(ff_cache3_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5852_18),
    .I3(ff_cache3_data_en) 
);
defparam n5886_s11.INIT=16'hCACC;
  LUT4 n5887_s11 (
    .F(n5887_14),
    .I0(ff_cache0_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5854_17),
    .I3(ff_cache0_data_en) 
);
defparam n5887_s11.INIT=16'hCACC;
  LUT4 n5887_s12 (
    .F(n5887_15),
    .I0(ff_cache2_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5851_20),
    .I3(ff_cache2_data_en) 
);
defparam n5887_s12.INIT=16'hCACC;
  LUT4 n5888_s12 (
    .F(n5888_15),
    .I0(ff_cache0_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5854_17),
    .I3(ff_cache0_data_en) 
);
defparam n5888_s12.INIT=16'hCACC;
  LUT4 n5888_s13 (
    .F(n5888_16),
    .I0(ff_cache1_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_data_en) 
);
defparam n5888_s13.INIT=16'hCACC;
  LUT4 n5889_s10 (
    .F(n5889_13),
    .I0(ff_cache0_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5854_17),
    .I3(ff_cache0_data_en) 
);
defparam n5889_s10.INIT=16'hCACC;
  LUT4 n5889_s11 (
    .F(n5889_14),
    .I0(ff_cache2_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5851_20),
    .I3(ff_cache2_data_en) 
);
defparam n5889_s11.INIT=16'hCACC;
  LUT4 n5889_s12 (
    .F(n5889_15),
    .I0(ff_cache3_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5852_18),
    .I3(ff_cache3_data_en) 
);
defparam n5889_s12.INIT=16'hCACC;
  LUT4 n5890_s9 (
    .F(n5890_12),
    .I0(ff_cache3_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5852_18),
    .I3(ff_cache3_data_en) 
);
defparam n5890_s9.INIT=16'hCACC;
  LUT4 n5890_s10 (
    .F(n5890_13),
    .I0(ff_cache0_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5854_17),
    .I3(ff_cache0_data_en) 
);
defparam n5890_s10.INIT=16'hCACC;
  LUT4 n5890_s11 (
    .F(n5890_14),
    .I0(ff_cache1_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_data_en) 
);
defparam n5890_s11.INIT=16'hCACC;
  LUT4 n5891_s9 (
    .F(n5891_12),
    .I0(ff_cache3_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5852_18),
    .I3(ff_cache3_data_en) 
);
defparam n5891_s9.INIT=16'hCACC;
  LUT4 n5891_s11 (
    .F(n5891_14),
    .I0(ff_cache1_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_data_en) 
);
defparam n5891_s11.INIT=16'hCACC;
  LUT4 n5891_s12 (
    .F(n5891_15),
    .I0(ff_cache2_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5851_20),
    .I3(ff_cache2_data_en) 
);
defparam n5891_s12.INIT=16'hCACC;
  LUT4 n5892_s10 (
    .F(n5892_13),
    .I0(ff_cache0_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5854_17),
    .I3(ff_cache0_data_en) 
);
defparam n5892_s10.INIT=16'hCACC;
  LUT4 n5892_s11 (
    .F(n5892_14),
    .I0(ff_cache3_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5852_18),
    .I3(ff_cache3_data_en) 
);
defparam n5892_s11.INIT=16'hCACC;
  LUT4 n5892_s12 (
    .F(n5892_15),
    .I0(ff_cache1_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_data_en) 
);
defparam n5892_s12.INIT=16'hCACC;
  LUT4 n5892_s13 (
    .F(n5892_16),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[5]),
    .I2(n5851_21),
    .I3(n5875_7) 
);
defparam n5892_s13.INIT=16'h00F1;
  LUT4 n5894_s9 (
    .F(n5894_12),
    .I0(ff_cache0_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5854_17),
    .I3(ff_cache0_data_en) 
);
defparam n5894_s9.INIT=16'hCACC;
  LUT4 n5894_s10 (
    .F(n5894_13),
    .I0(ff_cache1_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_data_en) 
);
defparam n5894_s10.INIT=16'hCACC;
  LUT4 n5894_s11 (
    .F(n5894_14),
    .I0(ff_cache2_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5851_20),
    .I3(ff_cache2_data_en) 
);
defparam n5894_s11.INIT=16'hCACC;
  LUT4 n5895_s10 (
    .F(n5895_13),
    .I0(ff_cache2_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5851_20),
    .I3(ff_cache2_data_en) 
);
defparam n5895_s10.INIT=16'hCACC;
  LUT4 n5895_s11 (
    .F(n5895_14),
    .I0(ff_cache0_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5854_17),
    .I3(ff_cache0_data_en) 
);
defparam n5895_s11.INIT=16'hCACC;
  LUT4 n5895_s12 (
    .F(n5895_15),
    .I0(ff_cache1_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_data_en) 
);
defparam n5895_s12.INIT=16'hCACC;
  LUT4 n5896_s10 (
    .F(n5896_13),
    .I0(ff_cache1_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_data_en) 
);
defparam n5896_s10.INIT=16'hCACC;
  LUT4 n5896_s11 (
    .F(n5896_14),
    .I0(ff_cache3_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5852_18),
    .I3(ff_cache3_data_en) 
);
defparam n5896_s11.INIT=16'hCACC;
  LUT4 n5897_s10 (
    .F(n5897_13),
    .I0(ff_cache3_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5852_18),
    .I3(ff_cache3_data_en) 
);
defparam n5897_s10.INIT=16'hCACC;
  LUT4 n5897_s11 (
    .F(n5897_14),
    .I0(ff_cache2_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5851_20),
    .I3(ff_cache2_data_en) 
);
defparam n5897_s11.INIT=16'hCACC;
  LUT4 n5897_s12 (
    .F(n5897_15),
    .I0(ff_cache0_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5854_17),
    .I3(ff_cache0_data_en) 
);
defparam n5897_s12.INIT=16'hCACC;
  LUT3 n5898_s19 (
    .F(n5898_22),
    .I0(ff_flush_state_2_9),
    .I1(ff_cache1_already_read_9),
    .I2(n6693_15) 
);
defparam n5898_s19.INIT=8'h80;
  LUT2 n5898_s20 (
    .F(n5898_23),
    .I0(ff_priority[0]),
    .I1(ff_cache0_data_en) 
);
defparam n5898_s20.INIT=4'h4;
  LUT2 n5898_s21 (
    .F(n5898_24),
    .I0(ff_priority[0]),
    .I1(ff_cache1_data_en) 
);
defparam n5898_s21.INIT=4'h8;
  LUT2 n5899_s18 (
    .F(n5899_21),
    .I0(ff_cache1_data_en),
    .I1(ff_cache1_data_mask[2]) 
);
defparam n5899_s18.INIT=4'h8;
  LUT3 n5900_s15 (
    .F(n5900_18),
    .I0(ff_cache3_data_mask[1]),
    .I1(ff_cache3_data_en),
    .I2(n6411_10) 
);
defparam n5900_s15.INIT=8'hB0;
  LUT4 n5900_s16 (
    .F(n5900_19),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n5851_21),
    .I3(n5875_7) 
);
defparam n5900_s16.INIT=16'h00F1;
  LUT3 n5901_s16 (
    .F(n5901_19),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_en),
    .I2(n6411_10) 
);
defparam n5901_s16.INIT=8'hB0;
  LUT4 ff_cache_vram_rdata_en_s9 (
    .F(ff_cache_vram_rdata_en_12),
    .I0(w_cache2_hit),
    .I1(ff_cache_vram_rdata_en_24),
    .I2(ff_cache_vram_rdata_en_16),
    .I3(n1350_4) 
);
defparam ff_cache_vram_rdata_en_s9.INIT=16'h00F4;
  LUT4 ff_cache_vram_rdata_en_s10 (
    .F(ff_cache_vram_rdata_en_13),
    .I0(ff_cache1_already_read),
    .I1(n1350_4),
    .I2(n508_9),
    .I3(n5625_9) 
);
defparam ff_cache_vram_rdata_en_s10.INIT=16'h00BF;
  LUT3 ff_cache0_address_15_s10 (
    .F(ff_cache0_address_15_15),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(ff_cache0_data_en) 
);
defparam ff_cache0_address_15_s10.INIT=8'h10;
  LUT4 ff_cache3_data_mask_3_s13 (
    .F(ff_cache3_data_mask_3_18),
    .I0(n5852_18),
    .I1(n69_3),
    .I2(n5850_13),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache3_data_mask_3_s13.INIT=16'h00BF;
  LUT4 n6695_s12 (
    .F(n6695_17),
    .I0(n5854_17),
    .I1(ff_cache1_address_16_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6695_s12.INIT=16'h0CFA;
  LUT3 n5850_s8 (
    .F(n5850_13),
    .I0(ff_cache3_data_en),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]) 
);
defparam n5850_s8.INIT=8'h80;
  LUT3 n5850_s9 (
    .F(n5850_14),
    .I0(ff_priority[0]),
    .I1(ff_cache2_data_en),
    .I2(ff_priority[1]) 
);
defparam n5850_s9.INIT=8'h40;
  LUT3 n5885_s18 (
    .F(n5885_21),
    .I0(ff_cache3_data_en),
    .I1(ff_cache3_data[12]),
    .I2(ff_priority[0]) 
);
defparam n5885_s18.INIT=8'h80;
  LUT4 ff_cache_vram_rdata_en_s13 (
    .F(ff_cache_vram_rdata_en_16),
    .I0(ff_cache2_already_read),
    .I1(n52_3),
    .I2(n550_9),
    .I3(ff_cache2_data_en) 
);
defparam ff_cache_vram_rdata_en_s13.INIT=16'h1000;
  LUT4 ff_cache0_address_15_s11 (
    .F(ff_cache0_address_15_17),
    .I0(n5854_17),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache0_address_15_s11.INIT=16'h0100;
  LUT4 ff_cache1_address_16_s12 (
    .F(ff_cache1_address_16_18),
    .I0(ff_cache1_address_16_14),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]),
    .I3(ff_cache1_data_en) 
);
defparam ff_cache1_address_16_s12.INIT=16'h1000;
  LUT4 ff_cache2_already_read_s12 (
    .F(ff_cache2_already_read_17),
    .I0(n6693_15),
    .I1(ff_cache_vram_write),
    .I2(n5284_7),
    .I3(ff_cache0_already_read_16) 
);
defparam ff_cache2_already_read_s12.INIT=16'hF800;
  LUT4 ff_cache3_already_read_s9 (
    .F(ff_cache3_already_read_14),
    .I0(ff_vram_wdata_31_11),
    .I1(ff_cache_vram_write),
    .I2(ff_vram_wdata_31_8),
    .I3(n5284_7) 
);
defparam ff_cache3_already_read_s9.INIT=16'h00BF;
  LUT4 ff_cache2_already_read_s13 (
    .F(ff_cache2_already_read_19),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en),
    .I2(n5284_7),
    .I3(ff_cache2_already_read_21) 
);
defparam ff_cache2_already_read_s13.INIT=16'h00F8;
  LUT4 ff_cache3_data_mask_3_s14 (
    .F(ff_cache3_data_mask_3_20),
    .I0(n6693_19),
    .I1(n6411_10),
    .I2(ff_start),
    .I3(n6693_13) 
);
defparam ff_cache3_data_mask_3_s14.INIT=16'h0E00;
  LUT4 ff_cache1_data_mask_3_s13 (
    .F(ff_cache1_data_mask_3_19),
    .I0(ff_cache1_data_mask_3_21),
    .I1(ff_start),
    .I2(n6693_13),
    .I3(ff_cache1_data_en_10) 
);
defparam ff_cache1_data_mask_3_s13.INIT=16'h1000;
  LUT4 ff_cache0_data_mask_2_s12 (
    .F(ff_cache0_data_mask_2_18),
    .I0(ff_cache0_data_en_12),
    .I1(ff_cache0_data_mask_2_16),
    .I2(ff_start),
    .I3(n6693_13) 
);
defparam ff_cache0_data_mask_2_s12.INIT=16'h0100;
  LUT3 ff_cache_vram_rdata_en_s14 (
    .F(ff_cache_vram_rdata_en_18),
    .I0(ff_flush_state_2_9),
    .I1(ff_start),
    .I2(n6693_13) 
);
defparam ff_cache_vram_rdata_en_s14.INIT=8'h20;
  LUT3 ff_vram_wdata_31_s9 (
    .F(ff_vram_wdata_31_13),
    .I0(w_command_vram_valid),
    .I1(ff_start),
    .I2(ff_cache_flush_start) 
);
defparam ff_vram_wdata_31_s9.INIT=8'h01;
  LUT4 n6188_s3 (
    .F(n6188_9),
    .I0(n6411_12),
    .I1(ff_cache2_data_en_9),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam n6188_s3.INIT=16'h000E;
  LUT3 ff_vram_address_16_s12 (
    .F(ff_vram_address_16_17),
    .I0(ff_start),
    .I1(ff_cache_flush_start),
    .I2(ff_vram_valid_9_35) 
);
defparam ff_vram_address_16_s12.INIT=8'h10;
  LUT4 ff_busy_s5 (
    .F(ff_busy_11),
    .I0(w_command_vram_valid),
    .I1(ff_busy_9),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam ff_busy_s5.INIT=16'hFFF4;
  LUT4 n5895_s14 (
    .F(n5895_18),
    .I0(n5895_15),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(n5895_20) 
);
defparam n5895_s14.INIT=16'h00EF;
  LUT4 ff_cache2_already_read_s14 (
    .F(ff_cache2_already_read_21),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(w_command_vram_rdata_en),
    .I3(n5284_7) 
);
defparam ff_cache2_already_read_s14.INIT=16'hBF00;
  LUT4 n5878_s15 (
    .F(n5878_19),
    .I0(n5878_16),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n5866_14) 
);
defparam n5878_s15.INIT=16'hEF00;
  LUT4 n5877_s14 (
    .F(n5877_18),
    .I0(n5877_9),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n5866_14) 
);
defparam n5877_s14.INIT=16'hEF00;
  LUT3 ff_cache2_already_read_s15 (
    .F(ff_cache2_already_read_23),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(ff_cache_vram_rdata_en_22) 
);
defparam ff_cache2_already_read_s15.INIT=8'h40;
  LUT4 n5884_s15 (
    .F(n5884_19),
    .I0(ff_cache3_data[13]),
    .I1(n5852_18),
    .I2(ff_cache3_data_en),
    .I3(n6411_10) 
);
defparam n5884_s15.INIT=16'h2000;
  LUT4 n5868_s15 (
    .F(n5868_19),
    .I0(ff_priority[0]),
    .I1(n5851_20),
    .I2(ff_cache2_data_en),
    .I3(w_command_vram_wdata[29]) 
);
defparam n5868_s15.INIT=16'h4500;
  LUT3 ff_cache1_data_7_s8 (
    .F(ff_cache1_data_7_14),
    .I0(n5284_7),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_7_s8.INIT=8'h01;
  LUT4 n5625_s5 (
    .F(n5625_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5625_9),
    .I3(n5643_9) 
);
defparam n5625_s5.INIT=16'h0EFF;
  LUT4 n5633_s5 (
    .F(n5633_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1350_4),
    .I3(n5643_9) 
);
defparam n5633_s5.INIT=16'h0EFF;
  LUT4 n5638_s5 (
    .F(n5638_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(n5643_9) 
);
defparam n5638_s5.INIT=16'h0EFF;
  LUT4 n5643_s5 (
    .F(n5643_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache3_data_mask_3_13),
    .I3(n5643_9) 
);
defparam n5643_s5.INIT=16'h0EFF;
  LUT3 ff_cache1_data_15_s8 (
    .F(ff_cache1_data_15_14),
    .I0(n5284_7),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam ff_cache1_data_15_s8.INIT=8'h10;
  LUT4 n5624_s4 (
    .F(n5624_10),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5625_9),
    .I3(n5643_9) 
);
defparam n5624_s4.INIT=16'h0BFF;
  LUT4 n5632_s5 (
    .F(n5632_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n1350_4),
    .I3(n5643_9) 
);
defparam n5632_s5.INIT=16'h0BFF;
  LUT4 n5637_s5 (
    .F(n5637_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(w_cache2_hit),
    .I3(n5643_9) 
);
defparam n5637_s5.INIT=16'h0BFF;
  LUT4 n5642_s4 (
    .F(n5642_10),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache3_data_mask_3_13),
    .I3(n5643_9) 
);
defparam n5642_s4.INIT=16'h0BFF;
  LUT3 ff_cache1_data_23_s8 (
    .F(ff_cache1_data_23_14),
    .I0(n5284_7),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_23_s8.INIT=8'h10;
  LUT4 n5623_s4 (
    .F(n5623_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5625_9),
    .I3(n5643_9) 
);
defparam n5623_s4.INIT=16'h0BFF;
  LUT4 n5631_s5 (
    .F(n5631_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1350_4),
    .I3(n5643_9) 
);
defparam n5631_s5.INIT=16'h0BFF;
  LUT4 n5636_s5 (
    .F(n5636_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(n5643_9) 
);
defparam n5636_s5.INIT=16'h0BFF;
  LUT4 n5641_s4 (
    .F(n5641_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache3_data_mask_3_13),
    .I3(n5643_9) 
);
defparam n5641_s4.INIT=16'h0BFF;
  LUT3 ff_cache1_data_31_s11 (
    .F(ff_cache1_data_31_17),
    .I0(n5284_7),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_31_s11.INIT=8'h40;
  LUT4 n5622_s4 (
    .F(n5622_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5625_9),
    .I3(n5643_9) 
);
defparam n5622_s4.INIT=16'h07FF;
  LUT4 n5630_s5 (
    .F(n5630_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1350_4),
    .I3(n5643_9) 
);
defparam n5630_s5.INIT=16'h07FF;
  LUT4 n5635_s5 (
    .F(n5635_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(n5643_9) 
);
defparam n5635_s5.INIT=16'h07FF;
  LUT4 n5640_s4 (
    .F(n5640_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache3_data_mask_3_13),
    .I3(n5643_9) 
);
defparam n5640_s4.INIT=16'h07FF;
  LUT4 ff_cache_vram_rdata_en_s15 (
    .F(ff_cache_vram_rdata_en_20),
    .I0(n466_9),
    .I1(ff_cache0_already_read),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache_vram_rdata_en_s15.INIT=16'h0D00;
  LUT4 ff_cache1_data_31_s12 (
    .F(ff_cache1_data_31_19),
    .I0(n18_3),
    .I1(ff_cache0_data_en),
    .I2(ff_cache_vram_write),
    .I3(n5284_7) 
);
defparam ff_cache1_data_31_s12.INIT=16'h004F;
  LUT4 n6694_s5 (
    .F(n6694_12),
    .I0(n1350_4),
    .I1(w_cache2_hit),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n6694_s5.INIT=16'hB0BB;
  LUT3 ff_cache0_data_mask_2_s13 (
    .F(ff_cache0_data_mask_2_20),
    .I0(ff_cache_vram_write),
    .I1(n18_3),
    .I2(ff_cache0_data_en) 
);
defparam ff_cache0_data_mask_2_s13.INIT=8'h20;
  LUT3 n5022_s5 (
    .F(n5022_10),
    .I0(n5284_7),
    .I1(n18_3),
    .I2(ff_cache0_data_en) 
);
defparam n5022_s5.INIT=8'h45;
  LUT4 n5866_s18 (
    .F(n5866_22),
    .I0(ff_flush_state_2_9),
    .I1(w_command_vram_write),
    .I2(ff_busy),
    .I3(ff_cache_vram_write) 
);
defparam n5866_s18.INIT=16'h002A;
  LUT4 ff_cache1_already_read_s9 (
    .F(ff_cache1_already_read_14),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]),
    .I2(w_command_vram_rdata_en),
    .I3(n5284_7) 
);
defparam ff_cache1_already_read_s9.INIT=16'hBF00;
  LUT4 n5882_s14 (
    .F(n5882_18),
    .I0(n5882_13),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]),
    .I3(n5875_23) 
);
defparam n5882_s14.INIT=16'hDF00;
  LUT4 ff_cache1_data_7_s9 (
    .F(ff_cache1_data_7_16),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]),
    .I3(ff_cache_vram_rdata_en_22) 
);
defparam ff_cache1_data_7_s9.INIT=16'h2000;
  LUT4 ff_cache1_data_15_s9 (
    .F(ff_cache1_data_15_16),
    .I0(ff_cache1_data_mask[1]),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]),
    .I3(ff_cache_vram_rdata_en_22) 
);
defparam ff_cache1_data_15_s9.INIT=16'h2000;
  LUT4 ff_cache1_data_23_s9 (
    .F(ff_cache1_data_23_16),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]),
    .I3(ff_cache_vram_rdata_en_22) 
);
defparam ff_cache1_data_23_s9.INIT=16'h2000;
  LUT4 ff_cache1_data_31_s13 (
    .F(ff_cache1_data_31_21),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]),
    .I3(ff_cache_vram_rdata_en_22) 
);
defparam ff_cache1_data_31_s13.INIT=16'h2000;
  LUT3 ff_cache3_data_31_s9 (
    .F(ff_cache3_data_31_15),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache3_address_16_13) 
);
defparam ff_cache3_data_31_s9.INIT=8'h0B;
  LUT4 ff_cache2_data_31_s8 (
    .F(ff_cache2_data_31_14),
    .I0(ff_cache2_address_16_12),
    .I1(n69_3),
    .I2(ff_cache3_data_en),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_31_s8.INIT=16'h0075;
  LUT4 ff_cache3_data_mask_3_s15 (
    .F(ff_cache3_data_mask_3_22),
    .I0(ff_cache3_address_16_13),
    .I1(n69_3),
    .I2(ff_cache3_data_en),
    .I3(n5643_9) 
);
defparam ff_cache3_data_mask_3_s15.INIT=16'h7500;
  LUT3 ff_cache2_already_read_s16 (
    .F(ff_cache2_already_read_25),
    .I0(ff_cache2_data_en),
    .I1(n69_3),
    .I2(ff_cache3_data_en) 
);
defparam ff_cache2_already_read_s16.INIT=8'h45;
  LUT4 n5896_s13 (
    .F(n5896_17),
    .I0(n5896_14),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n5866_22) 
);
defparam n5896_s13.INIT=16'h7F00;
  LUT4 n5891_s13 (
    .F(n5891_17),
    .I0(n5891_12),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n5866_22) 
);
defparam n5891_s13.INIT=16'h7F00;
  LUT4 n5889_s14 (
    .F(n5889_18),
    .I0(n5889_15),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n5866_22) 
);
defparam n5889_s14.INIT=16'h7F00;
  LUT3 n5879_s14 (
    .F(n5879_18),
    .I0(n5879_15),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]) 
);
defparam n5879_s14.INIT=8'h80;
  LUT4 n5869_s15 (
    .F(n5869_19),
    .I0(n5869_16),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n5866_22) 
);
defparam n5869_s15.INIT=16'h7F00;
  LUT4 ff_cache3_address_16_s9 (
    .F(ff_cache3_address_16_15),
    .I0(w_command_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache3_address_16_s9.INIT=16'h8000;
  LUT4 n5887_s14 (
    .F(n5887_18),
    .I0(n5887_11),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n5866_22) 
);
defparam n5887_s14.INIT=16'h7F00;
  LUT4 ff_cache0_address_15_s12 (
    .F(ff_cache0_address_15_19),
    .I0(ff_vram_wdata_31_11),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache0_address_15_s12.INIT=16'hFD00;
  LUT3 n5897_s14 (
    .F(n5897_18),
    .I0(n5897_15),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]) 
);
defparam n5897_s14.INIT=8'h02;
  LUT3 n5889_s15 (
    .F(n5889_20),
    .I0(n5889_13),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]) 
);
defparam n5889_s15.INIT=8'h02;
  LUT4 n5883_s14 (
    .F(n5883_18),
    .I0(n5883_15),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n5866_22) 
);
defparam n5883_s14.INIT=16'hFE00;
  LUT4 n5881_s17 (
    .F(n5881_21),
    .I0(n5881_19),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n5866_14) 
);
defparam n5881_s17.INIT=16'hFD00;
  LUT4 n5874_s14 (
    .F(n5874_18),
    .I0(n5874_15),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n5866_22) 
);
defparam n5874_s14.INIT=16'hFD00;
  LUT3 ff_cache0_already_read_s9 (
    .F(ff_cache0_already_read_14),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(ff_cache_vram_rdata_en_22) 
);
defparam ff_cache0_already_read_s9.INIT=8'h10;
  LUT4 ff_cache0_already_read_s10 (
    .F(ff_cache0_already_read_16),
    .I0(ff_start),
    .I1(w_cache_vram_rdata_en),
    .I2(ff_flush_state_2_9),
    .I3(n6693_13) 
);
defparam ff_cache0_already_read_s10.INIT=16'h1000;
  LUT3 n5870_s15 (
    .F(n5870_19),
    .I0(n100_9),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5870_s15.INIT=8'h40;
  LUT3 n5867_s16 (
    .F(n5867_20),
    .I0(n97_9),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5867_s16.INIT=8'h40;
  LUT3 n5851_s19 (
    .F(n5851_23),
    .I0(ff_busy),
    .I1(w_command_vram_write),
    .I2(ff_flush_state_2_9) 
);
defparam n5851_s19.INIT=8'h07;
  LUT3 n5881_s18 (
    .F(n5881_23),
    .I0(n111_9),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5881_s18.INIT=8'h40;
  LUT3 n5881_s19 (
    .F(n5881_25),
    .I0(ff_busy),
    .I1(w_command_vram_write),
    .I2(ff_flush_state_2_9) 
);
defparam n5881_s19.INIT=8'h70;
  LUT3 n5871_s15 (
    .F(n5871_19),
    .I0(n101_9),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5871_s15.INIT=8'h40;
  LUT4 n5869_s16 (
    .F(n5869_21),
    .I0(ff_cache_vram_write),
    .I1(ff_flush_state_2_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5869_s16.INIT=16'h0777;
  LUT4 ff_cache1_data_mask_3_s14 (
    .F(ff_cache1_data_mask_3_21),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache1_address_16_16),
    .I3(n5643_9) 
);
defparam ff_cache1_data_mask_3_s14.INIT=16'hB000;
  LUT3 ff_cache0_already_read_s11 (
    .F(ff_cache0_already_read_18),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache1_already_read_9) 
);
defparam ff_cache0_already_read_s11.INIT=8'hB0;
  LUT4 ff_cache1_data_31_s14 (
    .F(ff_cache1_data_31_23),
    .I0(ff_cache1_address_16_16),
    .I1(ff_cache1_already_read_9),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam ff_cache1_data_31_s14.INIT=16'hB0BB;
  LUT4 n5022_s7 (
    .F(n1357_5),
    .I0(n518_9),
    .I1(n1217_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5022_s7.INIT=16'hCACC;
  LUT4 n5021_s6 (
    .F(n1356_5),
    .I0(n517_9),
    .I1(n1216_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5021_s6.INIT=16'hCACC;
  LUT4 n5020_s6 (
    .F(n1355_5),
    .I0(n516_9),
    .I1(n1215_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5020_s6.INIT=16'hCACC;
  LUT4 n5019_s6 (
    .F(n1354_5),
    .I0(n515_9),
    .I1(n1214_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5019_s6.INIT=16'hCACC;
  LUT4 n5018_s6 (
    .F(n1353_5),
    .I0(n514_9),
    .I1(n1213_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5018_s6.INIT=16'hCACC;
  LUT4 n5017_s6 (
    .F(n1352_5),
    .I0(n513_9),
    .I1(n1212_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5017_s6.INIT=16'hCACC;
  LUT4 n5016_s6 (
    .F(n1351_5),
    .I0(n512_9),
    .I1(n1211_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5016_s6.INIT=16'hCACC;
  LUT4 n5015_s8 (
    .F(n1350_6),
    .I0(n511_9),
    .I1(n1210_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5015_s8.INIT=16'hCACC;
  LUT4 n5887_s15 (
    .F(n5887_20),
    .I0(ff_cache1_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_data_en) 
);
defparam n5887_s15.INIT=16'hCACC;
  LUT4 n5878_s16 (
    .F(n5878_21),
    .I0(ff_cache1_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_data_en) 
);
defparam n5878_s16.INIT=16'hCACC;
  LUT4 ff_cache2_data_mask_3_s13 (
    .F(ff_cache2_data_mask_3_19),
    .I0(n52_3),
    .I1(ff_cache2_data_en),
    .I2(ff_cache2_address_16_12),
    .I3(n5643_9) 
);
defparam ff_cache2_data_mask_3_s13.INIT=16'h0B00;
  LUT4 ff_cache3_data_31_s10 (
    .F(ff_cache3_data_31_17),
    .I0(n5284_7),
    .I1(n52_3),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_already_read_17) 
);
defparam ff_cache3_data_31_s10.INIT=16'hEF00;
  LUT4 n5875_s19 (
    .F(n5875_23),
    .I0(ff_cache_vram_write),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5875_s19.INIT=16'h0001;
  LUT4 n6693_s12 (
    .F(n6693_19),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6693_s12.INIT=16'h0001;
  LUT4 n6692_s5 (
    .F(n6692_11),
    .I0(ff_start),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6692_s5.INIT=16'h0001;
  LUT4 n5891_s14 (
    .F(n5891_19),
    .I0(ff_cache0_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5854_17),
    .I3(ff_cache0_data_en) 
);
defparam n5891_s14.INIT=16'hCACC;
  LUT4 n5882_s15 (
    .F(n5882_20),
    .I0(ff_cache0_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5854_17),
    .I3(ff_cache0_data_en) 
);
defparam n5882_s15.INIT=16'hCACC;
  LUT4 n5893_s14 (
    .F(n5893_18),
    .I0(ff_cache3_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5852_18),
    .I3(ff_cache3_data_en) 
);
defparam n5893_s14.INIT=16'hCACC;
  LUT4 n5874_s15 (
    .F(n5874_20),
    .I0(ff_cache3_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5852_18),
    .I3(ff_cache3_data_en) 
);
defparam n5874_s15.INIT=16'hCACC;
  LUT3 n5897_s15 (
    .F(n5897_20),
    .I0(w_command_vram_wdata[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n5897_s15.INIT=8'h82;
  LUT3 n5896_s14 (
    .F(n5896_19),
    .I0(w_command_vram_wdata[1]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n5896_s14.INIT=8'h82;
  LUT4 n5895_s15 (
    .F(n5895_20),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[2]),
    .I3(ff_cache1_data_en_10) 
);
defparam n5895_s15.INIT=16'h006F;
  LUT3 n5894_s13 (
    .F(n5894_17),
    .I0(w_command_vram_wdata[3]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n5894_s13.INIT=8'h82;
  LUT4 n5891_s15 (
    .F(n5891_21),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[6]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5891_s15.INIT=16'hE00E;
  LUT3 n5890_s13 (
    .F(n5890_17),
    .I0(w_command_vram_wdata[7]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n5890_s13.INIT=8'h82;
  LUT3 n5889_s16 (
    .F(n5889_22),
    .I0(w_command_vram_wdata[8]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n5889_s16.INIT=8'h82;
  LUT3 n5887_s16 (
    .F(n5887_22),
    .I0(w_command_vram_wdata[10]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n5887_s16.INIT=8'h82;
  LUT3 n5886_s13 (
    .F(n5886_17),
    .I0(w_command_vram_wdata[11]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n5886_s13.INIT=8'h82;
  LUT4 n5885_s19 (
    .F(n5885_23),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[12]),
    .I3(ff_cache1_data_en_10) 
);
defparam n5885_s19.INIT=16'h006F;
  LUT4 n5882_s16 (
    .F(n5882_22),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[15]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5882_s16.INIT=16'hE00E;
  LUT3 n5880_s13 (
    .F(n5880_17),
    .I0(w_command_vram_wdata[17]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n5880_s13.INIT=8'h82;
  LUT3 n5879_s15 (
    .F(n5879_20),
    .I0(w_command_vram_wdata[18]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n5879_s15.INIT=8'h82;
  LUT3 n5874_s16 (
    .F(n5874_22),
    .I0(w_command_vram_wdata[23]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n5874_s16.INIT=8'h82;
  LUT3 n5872_s13 (
    .F(n5872_17),
    .I0(w_command_vram_wdata[25]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n5872_s13.INIT=8'h82;
  LUT3 n5871_s16 (
    .F(n5871_21),
    .I0(w_command_vram_wdata[26]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n5871_s16.INIT=8'h82;
  LUT3 n5869_s17 (
    .F(n5869_23),
    .I0(w_command_vram_wdata[28]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n5869_s17.INIT=8'h82;
  LUT4 n5893_s15 (
    .F(n5893_20),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[4]),
    .I3(n5851_23) 
);
defparam n5893_s15.INIT=16'h6F00;
  LUT4 n5881_s20 (
    .F(n5881_27),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[16]),
    .I3(n5851_23) 
);
defparam n5881_s20.INIT=16'h6F00;
  LUT3 n5878_s17 (
    .F(n5878_23),
    .I0(w_command_vram_wdata[19]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n5878_s17.INIT=8'h82;
  LUT3 n5877_s15 (
    .F(n5877_20),
    .I0(w_command_vram_wdata[20]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n5877_s15.INIT=8'h82;
  LUT4 n5873_s13 (
    .F(n5873_17),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[24]),
    .I3(n5851_23) 
);
defparam n5873_s13.INIT=16'h6F00;
  LUT4 n5876_s15 (
    .F(n5876_19),
    .I0(n5876_17),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n5876_s15.INIT=16'h000B;
  LUT4 n5875_s20 (
    .F(n5875_25),
    .I0(ff_flush_state[2]),
    .I1(n5875_19),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n5875_s20.INIT=16'h000D;
  LUT3 n6411_s6 (
    .F(n6411_12),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n6411_s6.INIT=8'h02;
  LUT4 n5883_s15 (
    .F(n5883_20),
    .I0(n5883_14),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[1]) 
);
defparam n5883_s15.INIT=16'h0200;
  LUT4 n5885_s20 (
    .F(n5885_25),
    .I0(n5885_18),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[2]) 
);
defparam n5885_s20.INIT=16'h2000;
  LUT4 n5876_s16 (
    .F(n5876_21),
    .I0(n5876_16),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[2]) 
);
defparam n5876_s16.INIT=16'h2000;
  LUT4 n5875_s21 (
    .F(n5875_27),
    .I0(n5875_18),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[2]) 
);
defparam n5875_s21.INIT=16'h2000;
  LUT4 ff_cache0_data_en_s6 (
    .F(ff_cache0_data_en_12),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]),
    .I3(n6693_19) 
);
defparam ff_cache0_data_en_s6.INIT=16'h00BF;
  LUT4 ff_cache1_address_16_s13 (
    .F(ff_cache1_address_16_20),
    .I0(ff_cache_vram_write),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam ff_cache1_address_16_s13.INIT=16'h0100;
  LUT4 ff_cache_vram_rdata_en_s16 (
    .F(ff_cache_vram_rdata_en_22),
    .I0(w_command_vram_rdata_en),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam ff_cache_vram_rdata_en_s16.INIT=16'hA8AA;
  LUT4 n5866_s19 (
    .F(n5866_24),
    .I0(n96_6),
    .I1(n96_7),
    .I2(ff_priority[1]),
    .I3(n5869_21) 
);
defparam n5866_s19.INIT=16'h0035;
  LUT4 n5868_s16 (
    .F(n5868_21),
    .I0(n98_6),
    .I1(n98_7),
    .I2(ff_priority[1]),
    .I3(n5869_21) 
);
defparam n5868_s16.INIT=16'h0035;
  LUT4 n5875_s22 (
    .F(n5875_29),
    .I0(n105_6),
    .I1(n105_7),
    .I2(ff_priority[1]),
    .I3(n5869_21) 
);
defparam n5875_s22.INIT=16'h0035;
  LUT4 n5876_s17 (
    .F(n5876_23),
    .I0(n106_6),
    .I1(n106_7),
    .I2(ff_priority[1]),
    .I3(n5869_21) 
);
defparam n5876_s17.INIT=16'h0035;
  LUT4 n5882_s17 (
    .F(n5882_24),
    .I0(n112_6),
    .I1(n112_7),
    .I2(ff_priority[1]),
    .I3(n5869_21) 
);
defparam n5882_s17.INIT=16'h0035;
  LUT4 n5884_s16 (
    .F(n5884_21),
    .I0(n114_6),
    .I1(n114_7),
    .I2(ff_priority[1]),
    .I3(n5869_21) 
);
defparam n5884_s16.INIT=16'h0035;
  LUT4 n5885_s21 (
    .F(n5885_27),
    .I0(n115_6),
    .I1(n115_7),
    .I2(ff_priority[1]),
    .I3(n5869_21) 
);
defparam n5885_s21.INIT=16'h0035;
  LUT4 n5887_s17 (
    .F(n5887_24),
    .I0(n117_6),
    .I1(n117_7),
    .I2(ff_priority[1]),
    .I3(n5869_21) 
);
defparam n5887_s17.INIT=16'h0035;
  LUT4 n5893_s16 (
    .F(n5893_22),
    .I0(n123_6),
    .I1(n123_7),
    .I2(ff_priority[1]),
    .I3(n5869_21) 
);
defparam n5893_s16.INIT=16'h0035;
  LUT4 n5895_s16 (
    .F(n5895_22),
    .I0(n125_6),
    .I1(n125_7),
    .I2(ff_priority[1]),
    .I3(n5869_21) 
);
defparam n5895_s16.INIT=16'h0035;
  LUT4 ff_cache_vram_rdata_en_s17 (
    .F(ff_cache_vram_rdata_en_24),
    .I0(ff_cache3_already_read),
    .I1(n592_6),
    .I2(n592_7),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache_vram_rdata_en_s17.INIT=16'h5044;
  LUT4 n5023_s4 (
    .F(n5023_10),
    .I0(ff_cache_vram_rdata_en_8),
    .I1(ff_cache_vram_rdata_en_22),
    .I2(w_cache_vram_rdata_en),
    .I3(ff_cache_vram_rdata_en_18) 
);
defparam n5023_s4.INIT=16'h0EF0;
  LUT4 ff_cache_vram_rdata_7_s7 (
    .F(ff_cache_vram_rdata_7_11),
    .I0(ff_cache_vram_rdata_en_10),
    .I1(ff_cache1_address_16_20),
    .I2(ff_cache_vram_rdata_en_22),
    .I3(ff_cache0_already_read_16) 
);
defparam ff_cache_vram_rdata_7_s7.INIT=16'hF400;
  LUT4 ff_vram_address_16_s13 (
    .F(ff_vram_address_16_19),
    .I0(ff_vram_address_16_15),
    .I1(w_command_vram_valid),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam ff_vram_address_16_s13.INIT=16'h0001;
  LUT4 ff_cache0_address_15_s13 (
    .F(ff_cache0_address_15_21),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache1_already_read_9),
    .I3(n5022_10) 
);
defparam ff_cache0_address_15_s13.INIT=16'hB000;
  LUT4 n5881_s21 (
    .F(n5881_29),
    .I0(n5881_17),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n5881_s21.INIT=16'h0008;
  DFFCE ff_cache0_address_15_s0 (
    .Q(ff_cache0_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_14_s0 (
    .Q(ff_cache0_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_13_s0 (
    .Q(ff_cache0_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_12_s0 (
    .Q(ff_cache0_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_11_s0 (
    .Q(ff_cache0_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_10_s0 (
    .Q(ff_cache0_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_9_s0 (
    .Q(ff_cache0_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_8_s0 (
    .Q(ff_cache0_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_7_s0 (
    .Q(ff_cache0_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_6_s0 (
    .Q(ff_cache0_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_5_s0 (
    .Q(ff_cache0_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_4_s0 (
    .Q(ff_cache0_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_3_s0 (
    .Q(ff_cache0_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_2_s0 (
    .Q(ff_cache0_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_31_s0 (
    .Q(ff_cache0_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_30_s0 (
    .Q(ff_cache0_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_29_s0 (
    .Q(ff_cache0_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_28_s0 (
    .Q(ff_cache0_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_27_s0 (
    .Q(ff_cache0_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_26_s0 (
    .Q(ff_cache0_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_25_s0 (
    .Q(ff_cache0_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_24_s0 (
    .Q(ff_cache0_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_23_s0 (
    .Q(ff_cache0_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_22_s0 (
    .Q(ff_cache0_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_21_s0 (
    .Q(ff_cache0_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_20_s0 (
    .Q(ff_cache0_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_19_s0 (
    .Q(ff_cache0_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_18_s0 (
    .Q(ff_cache0_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_17_s0 (
    .Q(ff_cache0_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_16_s0 (
    .Q(ff_cache0_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_15_s0 (
    .Q(ff_cache0_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_14_s0 (
    .Q(ff_cache0_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_13_s0 (
    .Q(ff_cache0_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_12_s0 (
    .Q(ff_cache0_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_11_s0 (
    .Q(ff_cache0_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_10_s0 (
    .Q(ff_cache0_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_9_s0 (
    .Q(ff_cache0_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_8_s0 (
    .Q(ff_cache0_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_7_s0 (
    .Q(ff_cache0_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_6_s0 (
    .Q(ff_cache0_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_5_s0 (
    .Q(ff_cache0_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_4_s0 (
    .Q(ff_cache0_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_3_s0 (
    .Q(ff_cache0_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_2_s0 (
    .Q(ff_cache0_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_1_s0 (
    .Q(ff_cache0_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_0_s0 (
    .Q(ff_cache0_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_2_s0 (
    .Q(ff_cache0_data_mask[2]),
    .D(n5623_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_1_s0 (
    .Q(ff_cache0_data_mask[1]),
    .D(n5624_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_1_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_0_s0 (
    .Q(ff_cache0_data_mask[0]),
    .D(n5625_11),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache0_already_read_s0 (
    .Q(ff_cache0_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache0_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_16_s0 (
    .Q(ff_cache1_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_15_s0 (
    .Q(ff_cache1_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_14_s0 (
    .Q(ff_cache1_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_13_s0 (
    .Q(ff_cache1_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_12_s0 (
    .Q(ff_cache1_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_11_s0 (
    .Q(ff_cache1_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_10_s0 (
    .Q(ff_cache1_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_9_s0 (
    .Q(ff_cache1_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_8_s0 (
    .Q(ff_cache1_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_7_s0 (
    .Q(ff_cache1_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_6_s0 (
    .Q(ff_cache1_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_5_s0 (
    .Q(ff_cache1_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_4_s0 (
    .Q(ff_cache1_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_3_s0 (
    .Q(ff_cache1_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_2_s0 (
    .Q(ff_cache1_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_31_s0 (
    .Q(ff_cache1_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_30_s0 (
    .Q(ff_cache1_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_29_s0 (
    .Q(ff_cache1_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_28_s0 (
    .Q(ff_cache1_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_27_s0 (
    .Q(ff_cache1_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_26_s0 (
    .Q(ff_cache1_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_25_s0 (
    .Q(ff_cache1_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_24_s0 (
    .Q(ff_cache1_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_23_s0 (
    .Q(ff_cache1_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_22_s0 (
    .Q(ff_cache1_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_21_s0 (
    .Q(ff_cache1_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_20_s0 (
    .Q(ff_cache1_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_19_s0 (
    .Q(ff_cache1_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_18_s0 (
    .Q(ff_cache1_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_17_s0 (
    .Q(ff_cache1_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_16_s0 (
    .Q(ff_cache1_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_15_s0 (
    .Q(ff_cache1_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_14_s0 (
    .Q(ff_cache1_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_13_s0 (
    .Q(ff_cache1_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_12_s0 (
    .Q(ff_cache1_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_11_s0 (
    .Q(ff_cache1_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_10_s0 (
    .Q(ff_cache1_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_9_s0 (
    .Q(ff_cache1_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_8_s0 (
    .Q(ff_cache1_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_7_s0 (
    .Q(ff_cache1_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_6_s0 (
    .Q(ff_cache1_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_5_s0 (
    .Q(ff_cache1_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_4_s0 (
    .Q(ff_cache1_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_3_s0 (
    .Q(ff_cache1_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_2_s0 (
    .Q(ff_cache1_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_1_s0 (
    .Q(ff_cache1_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_0_s0 (
    .Q(ff_cache1_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache1_data_mask_3_s0 (
    .Q(ff_cache1_data_mask[3]),
    .D(n5630_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_2_s0 (
    .Q(ff_cache1_data_mask[2]),
    .D(n5631_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_1_s0 (
    .Q(ff_cache1_data_mask[1]),
    .D(n5632_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_0_s0 (
    .Q(ff_cache1_data_mask[0]),
    .D(n5633_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache1_already_read_s0 (
    .Q(ff_cache1_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache1_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_16_s0 (
    .Q(ff_cache2_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_15_s0 (
    .Q(ff_cache2_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_14_s0 (
    .Q(ff_cache2_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_13_s0 (
    .Q(ff_cache2_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_12_s0 (
    .Q(ff_cache2_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_11_s0 (
    .Q(ff_cache2_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_10_s0 (
    .Q(ff_cache2_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_9_s0 (
    .Q(ff_cache2_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_8_s0 (
    .Q(ff_cache2_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_7_s0 (
    .Q(ff_cache2_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_6_s0 (
    .Q(ff_cache2_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_5_s0 (
    .Q(ff_cache2_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_4_s0 (
    .Q(ff_cache2_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_3_s0 (
    .Q(ff_cache2_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_2_s0 (
    .Q(ff_cache2_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_31_s0 (
    .Q(ff_cache2_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_30_s0 (
    .Q(ff_cache2_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_29_s0 (
    .Q(ff_cache2_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_28_s0 (
    .Q(ff_cache2_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_27_s0 (
    .Q(ff_cache2_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_26_s0 (
    .Q(ff_cache2_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_25_s0 (
    .Q(ff_cache2_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_24_s0 (
    .Q(ff_cache2_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_23_s0 (
    .Q(ff_cache2_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_22_s0 (
    .Q(ff_cache2_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_21_s0 (
    .Q(ff_cache2_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_20_s0 (
    .Q(ff_cache2_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_19_s0 (
    .Q(ff_cache2_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_18_s0 (
    .Q(ff_cache2_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_17_s0 (
    .Q(ff_cache2_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_16_s0 (
    .Q(ff_cache2_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_15_s0 (
    .Q(ff_cache2_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_14_s0 (
    .Q(ff_cache2_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_13_s0 (
    .Q(ff_cache2_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_12_s0 (
    .Q(ff_cache2_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_11_s0 (
    .Q(ff_cache2_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_10_s0 (
    .Q(ff_cache2_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_9_s0 (
    .Q(ff_cache2_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_8_s0 (
    .Q(ff_cache2_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_7_s0 (
    .Q(ff_cache2_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_6_s0 (
    .Q(ff_cache2_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_5_s0 (
    .Q(ff_cache2_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_4_s0 (
    .Q(ff_cache2_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_3_s0 (
    .Q(ff_cache2_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_2_s0 (
    .Q(ff_cache2_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_1_s0 (
    .Q(ff_cache2_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_0_s0 (
    .Q(ff_cache2_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache2_data_mask_3_s0 (
    .Q(ff_cache2_data_mask[3]),
    .D(n5635_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_2_s0 (
    .Q(ff_cache2_data_mask[2]),
    .D(n5636_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_1_s0 (
    .Q(ff_cache2_data_mask[1]),
    .D(n5637_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_0_s0 (
    .Q(ff_cache2_data_mask[0]),
    .D(n5638_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache2_already_read_s0 (
    .Q(ff_cache2_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache2_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_16_s0 (
    .Q(ff_cache3_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_15_s0 (
    .Q(ff_cache3_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_14_s0 (
    .Q(ff_cache3_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_13_s0 (
    .Q(ff_cache3_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_12_s0 (
    .Q(ff_cache3_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_11_s0 (
    .Q(ff_cache3_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_10_s0 (
    .Q(ff_cache3_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_9_s0 (
    .Q(ff_cache3_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_8_s0 (
    .Q(ff_cache3_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_7_s0 (
    .Q(ff_cache3_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_6_s0 (
    .Q(ff_cache3_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_5_s0 (
    .Q(ff_cache3_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_4_s0 (
    .Q(ff_cache3_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_3_s0 (
    .Q(ff_cache3_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_2_s0 (
    .Q(ff_cache3_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_31_s0 (
    .Q(ff_cache3_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_30_s0 (
    .Q(ff_cache3_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_29_s0 (
    .Q(ff_cache3_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_28_s0 (
    .Q(ff_cache3_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_27_s0 (
    .Q(ff_cache3_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_26_s0 (
    .Q(ff_cache3_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_25_s0 (
    .Q(ff_cache3_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_24_s0 (
    .Q(ff_cache3_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_23_s0 (
    .Q(ff_cache3_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_22_s0 (
    .Q(ff_cache3_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_21_s0 (
    .Q(ff_cache3_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_20_s0 (
    .Q(ff_cache3_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_19_s0 (
    .Q(ff_cache3_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_18_s0 (
    .Q(ff_cache3_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_17_s0 (
    .Q(ff_cache3_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_16_s0 (
    .Q(ff_cache3_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_15_s0 (
    .Q(ff_cache3_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_14_s0 (
    .Q(ff_cache3_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_13_s0 (
    .Q(ff_cache3_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_12_s0 (
    .Q(ff_cache3_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_11_s0 (
    .Q(ff_cache3_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_10_s0 (
    .Q(ff_cache3_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_9_s0 (
    .Q(ff_cache3_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_8_s0 (
    .Q(ff_cache3_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_7_s0 (
    .Q(ff_cache3_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_6_s0 (
    .Q(ff_cache3_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_5_s0 (
    .Q(ff_cache3_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_4_s0 (
    .Q(ff_cache3_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_3_s0 (
    .Q(ff_cache3_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_2_s0 (
    .Q(ff_cache3_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_1_s0 (
    .Q(ff_cache3_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_0_s0 (
    .Q(ff_cache3_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache3_data_mask_3_s0 (
    .Q(ff_cache3_data_mask[3]),
    .D(n5640_10),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_3_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_2_s0 (
    .Q(ff_cache3_data_mask[2]),
    .D(n5641_10),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_2_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_1_s0 (
    .Q(ff_cache3_data_mask[1]),
    .D(n5642_10),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_1_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_0_s0 (
    .Q(ff_cache3_data_mask[0]),
    .D(n5643_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache3_already_read_s0 (
    .Q(ff_cache3_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache3_already_read_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_command_vram_address[16]),
    .D(n5851_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_command_vram_address[15]),
    .D(n5852_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_command_vram_address[14]),
    .D(n5853_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_command_vram_address[13]),
    .D(n5854_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_command_vram_address[12]),
    .D(n5855_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_command_vram_address[11]),
    .D(n5856_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_command_vram_address[10]),
    .D(n5857_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_command_vram_address[9]),
    .D(n5858_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_command_vram_address[8]),
    .D(n5859_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_command_vram_address[7]),
    .D(n5860_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_command_vram_address[6]),
    .D(n5861_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_command_vram_address[5]),
    .D(n5862_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_command_vram_address[4]),
    .D(n5863_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_command_vram_address[3]),
    .D(n5864_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_command_vram_address[2]),
    .D(n5865_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_command_vram_write),
    .D(n5850_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_19),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_command_vram_wdata[31]),
    .D(n5866_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_command_vram_wdata[30]),
    .D(n5867_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_command_vram_wdata[29]),
    .D(n5868_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_command_vram_wdata[28]),
    .D(n5869_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_command_vram_wdata[27]),
    .D(n5870_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_command_vram_wdata[26]),
    .D(n5871_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_command_vram_wdata[25]),
    .D(n5872_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_command_vram_wdata[24]),
    .D(n5873_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_command_vram_wdata[23]),
    .D(n5874_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_command_vram_wdata[22]),
    .D(n5875_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_command_vram_wdata[21]),
    .D(n5876_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_command_vram_wdata[20]),
    .D(n5877_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_command_vram_wdata[19]),
    .D(n5878_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_command_vram_wdata[18]),
    .D(n5879_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_command_vram_wdata[17]),
    .D(n5880_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_command_vram_wdata[16]),
    .D(n5881_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_command_vram_wdata[15]),
    .D(n5882_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_command_vram_wdata[14]),
    .D(n5883_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_command_vram_wdata[13]),
    .D(n5884_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_command_vram_wdata[12]),
    .D(n5885_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_command_vram_wdata[11]),
    .D(n5886_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_command_vram_wdata[10]),
    .D(n5887_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_command_vram_wdata[9]),
    .D(n5888_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_command_vram_wdata[8]),
    .D(n5889_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_command_vram_wdata[7]),
    .D(n5890_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_command_vram_wdata[6]),
    .D(n5891_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_command_vram_wdata[5]),
    .D(n5892_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_command_vram_wdata[4]),
    .D(n5893_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_command_vram_wdata[3]),
    .D(n5894_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_command_vram_wdata[2]),
    .D(n5895_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_command_vram_wdata[1]),
    .D(n5896_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_command_vram_wdata[0]),
    .D(n5897_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_data_mask_3_s0 (
    .Q(w_command_vram_wdata_mask[3]),
    .D(n5898_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_2_s0 (
    .Q(w_command_vram_wdata_mask[2]),
    .D(n5899_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_1_s0 (
    .Q(w_command_vram_wdata_mask[1]),
    .D(n5900_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_0_s0 (
    .Q(w_command_vram_wdata_mask[0]),
    .D(n5901_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .PRESET(n36_6) 
);
  DFFCE ff_cache_vram_rdata_7_s0 (
    .Q(w_cache_vram_rdata[7]),
    .D(n5015_6),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_6_s0 (
    .Q(w_cache_vram_rdata[6]),
    .D(n5016_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_5_s0 (
    .Q(w_cache_vram_rdata[5]),
    .D(n5017_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_4_s0 (
    .Q(w_cache_vram_rdata[4]),
    .D(n5018_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_3_s0 (
    .Q(w_cache_vram_rdata[3]),
    .D(n5019_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_2_s0 (
    .Q(w_cache_vram_rdata[2]),
    .D(n5020_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_1_s0 (
    .Q(w_cache_vram_rdata[1]),
    .D(n5021_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_0_s0 (
    .Q(w_cache_vram_rdata[0]),
    .D(n5022_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_16_s0 (
    .Q(ff_cache0_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_3_s0 (
    .Q(ff_cache0_data_mask[3]),
    .D(n5622_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_3_10),
    .PRESET(n36_6) 
);
  DFFCE ff_flush_state_2_s1 (
    .Q(ff_flush_state[2]),
    .D(n6409_10),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_2_s1.INIT=1'b0;
  DFFCE ff_flush_state_1_s1 (
    .Q(ff_flush_state[1]),
    .D(n6188_9),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_1_s1.INIT=1'b0;
  DFFCE ff_flush_state_0_s1 (
    .Q(ff_flush_state[0]),
    .D(n6411_8),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_0_s1.INIT=1'b0;
  DFFCE ff_cache0_data_en_s1 (
    .Q(ff_cache0_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache0_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_en_s1 (
    .Q(ff_cache1_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_en_s1 (
    .Q(ff_cache2_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_en_s1 (
    .Q(ff_cache3_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_1_s1 (
    .Q(ff_priority[1]),
    .D(n6693_10),
    .CLK(clk85m),
    .CE(n6694_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_0_s1 (
    .Q(ff_priority[0]),
    .D(n6694_9),
    .CLK(clk85m),
    .CE(n6694_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s1 (
    .Q(w_command_vram_valid),
    .D(n6695_11),
    .CLK(clk85m),
    .CE(ff_vram_valid_7_34),
    .CLEAR(n36_6) 
);
  DFFPE ff_busy_s1 (
    .Q(ff_busy),
    .D(n6697_9),
    .CLK(clk85m),
    .CE(ff_busy_11),
    .PRESET(n36_6) 
);
  DFFC ff_cache_vram_rdata_en_s18 (
    .Q(w_cache_vram_rdata_en),
    .D(n5023_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_cache_vram_rdata_en_s18.INIT=1'b0;
  ALU n4_s0 (
    .SUM(n4_1_SUM),
    .COUT(n4_3),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n4_s0.ALU_MODE=3;
  ALU n5_s0 (
    .SUM(n5_1_SUM),
    .COUT(n5_3),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n4_3) 
);
defparam n5_s0.ALU_MODE=3;
  ALU n6_s0 (
    .SUM(n6_1_SUM),
    .COUT(n6_3),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n5_3) 
);
defparam n6_s0.ALU_MODE=3;
  ALU n7_s0 (
    .SUM(n7_1_SUM),
    .COUT(n7_3),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n6_3) 
);
defparam n7_s0.ALU_MODE=3;
  ALU n8_s0 (
    .SUM(n8_1_SUM),
    .COUT(n8_3),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n7_3) 
);
defparam n8_s0.ALU_MODE=3;
  ALU n9_s0 (
    .SUM(n9_1_SUM),
    .COUT(n9_3),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n8_3) 
);
defparam n9_s0.ALU_MODE=3;
  ALU n10_s0 (
    .SUM(n10_1_SUM),
    .COUT(n10_3),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n9_3) 
);
defparam n10_s0.ALU_MODE=3;
  ALU n11_s0 (
    .SUM(n11_1_SUM),
    .COUT(n11_3),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n10_3) 
);
defparam n11_s0.ALU_MODE=3;
  ALU n12_s0 (
    .SUM(n12_1_SUM),
    .COUT(n12_3),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n11_3) 
);
defparam n12_s0.ALU_MODE=3;
  ALU n13_s0 (
    .SUM(n13_1_SUM),
    .COUT(n13_3),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n12_3) 
);
defparam n13_s0.ALU_MODE=3;
  ALU n14_s0 (
    .SUM(n14_1_SUM),
    .COUT(n14_3),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n13_3) 
);
defparam n14_s0.ALU_MODE=3;
  ALU n15_s0 (
    .SUM(n15_1_SUM),
    .COUT(n15_3),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n14_3) 
);
defparam n15_s0.ALU_MODE=3;
  ALU n16_s0 (
    .SUM(n16_1_SUM),
    .COUT(n16_3),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n15_3) 
);
defparam n16_s0.ALU_MODE=3;
  ALU n17_s0 (
    .SUM(n17_1_SUM),
    .COUT(n17_3),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n16_3) 
);
defparam n17_s0.ALU_MODE=3;
  ALU n18_s0 (
    .SUM(n18_1_SUM),
    .COUT(n18_3),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n17_3) 
);
defparam n18_s0.ALU_MODE=3;
  ALU n21_s0 (
    .SUM(n21_1_SUM),
    .COUT(n21_3),
    .I0(ff_cache1_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s0.ALU_MODE=3;
  ALU n22_s0 (
    .SUM(n22_1_SUM),
    .COUT(n22_3),
    .I0(ff_cache1_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n21_3) 
);
defparam n22_s0.ALU_MODE=3;
  ALU n23_s0 (
    .SUM(n23_1_SUM),
    .COUT(n23_3),
    .I0(ff_cache1_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n22_3) 
);
defparam n23_s0.ALU_MODE=3;
  ALU n24_s0 (
    .SUM(n24_1_SUM),
    .COUT(n24_3),
    .I0(ff_cache1_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n23_3) 
);
defparam n24_s0.ALU_MODE=3;
  ALU n25_s0 (
    .SUM(n25_1_SUM),
    .COUT(n25_3),
    .I0(ff_cache1_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n24_3) 
);
defparam n25_s0.ALU_MODE=3;
  ALU n26_s0 (
    .SUM(n26_1_SUM),
    .COUT(n26_3),
    .I0(ff_cache1_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n25_3) 
);
defparam n26_s0.ALU_MODE=3;
  ALU n27_s0 (
    .SUM(n27_1_SUM),
    .COUT(n27_3),
    .I0(ff_cache1_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n26_3) 
);
defparam n27_s0.ALU_MODE=3;
  ALU n28_s0 (
    .SUM(n28_1_SUM),
    .COUT(n28_3),
    .I0(ff_cache1_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n27_3) 
);
defparam n28_s0.ALU_MODE=3;
  ALU n29_s0 (
    .SUM(n29_1_SUM),
    .COUT(n29_3),
    .I0(ff_cache1_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n28_3) 
);
defparam n29_s0.ALU_MODE=3;
  ALU n30_s0 (
    .SUM(n30_1_SUM),
    .COUT(n30_3),
    .I0(ff_cache1_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n29_3) 
);
defparam n30_s0.ALU_MODE=3;
  ALU n31_s0 (
    .SUM(n31_1_SUM),
    .COUT(n31_3),
    .I0(ff_cache1_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n30_3) 
);
defparam n31_s0.ALU_MODE=3;
  ALU n32_s0 (
    .SUM(n32_1_SUM),
    .COUT(n32_3),
    .I0(ff_cache1_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n31_3) 
);
defparam n32_s0.ALU_MODE=3;
  ALU n33_s0 (
    .SUM(n33_1_SUM),
    .COUT(n33_3),
    .I0(ff_cache1_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n32_3) 
);
defparam n33_s0.ALU_MODE=3;
  ALU n34_s0 (
    .SUM(n34_1_SUM),
    .COUT(n34_3),
    .I0(ff_cache1_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n33_3) 
);
defparam n34_s0.ALU_MODE=3;
  ALU n35_s0 (
    .SUM(n35_1_SUM),
    .COUT(n35_3),
    .I0(ff_cache1_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n34_3) 
);
defparam n35_s0.ALU_MODE=3;
  ALU n38_s0 (
    .SUM(n38_1_SUM),
    .COUT(n38_3),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n38_s0.ALU_MODE=3;
  ALU n39_s0 (
    .SUM(n39_1_SUM),
    .COUT(n39_3),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n38_3) 
);
defparam n39_s0.ALU_MODE=3;
  ALU n40_s0 (
    .SUM(n40_1_SUM),
    .COUT(n40_3),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n39_3) 
);
defparam n40_s0.ALU_MODE=3;
  ALU n41_s0 (
    .SUM(n41_1_SUM),
    .COUT(n41_3),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n40_3) 
);
defparam n41_s0.ALU_MODE=3;
  ALU n42_s0 (
    .SUM(n42_1_SUM),
    .COUT(n42_3),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n41_3) 
);
defparam n42_s0.ALU_MODE=3;
  ALU n43_s0 (
    .SUM(n43_1_SUM),
    .COUT(n43_3),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n42_3) 
);
defparam n43_s0.ALU_MODE=3;
  ALU n44_s0 (
    .SUM(n44_1_SUM),
    .COUT(n44_3),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n43_3) 
);
defparam n44_s0.ALU_MODE=3;
  ALU n45_s0 (
    .SUM(n45_1_SUM),
    .COUT(n45_3),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n44_3) 
);
defparam n45_s0.ALU_MODE=3;
  ALU n46_s0 (
    .SUM(n46_1_SUM),
    .COUT(n46_3),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n45_3) 
);
defparam n46_s0.ALU_MODE=3;
  ALU n47_s0 (
    .SUM(n47_1_SUM),
    .COUT(n47_3),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n46_3) 
);
defparam n47_s0.ALU_MODE=3;
  ALU n48_s0 (
    .SUM(n48_1_SUM),
    .COUT(n48_3),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n47_3) 
);
defparam n48_s0.ALU_MODE=3;
  ALU n49_s0 (
    .SUM(n49_1_SUM),
    .COUT(n49_3),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n48_3) 
);
defparam n49_s0.ALU_MODE=3;
  ALU n50_s0 (
    .SUM(n50_1_SUM),
    .COUT(n50_3),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n49_3) 
);
defparam n50_s0.ALU_MODE=3;
  ALU n51_s0 (
    .SUM(n51_1_SUM),
    .COUT(n51_3),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n50_3) 
);
defparam n51_s0.ALU_MODE=3;
  ALU n52_s0 (
    .SUM(n52_1_SUM),
    .COUT(n52_3),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n51_3) 
);
defparam n52_s0.ALU_MODE=3;
  ALU n55_s0 (
    .SUM(n55_1_SUM),
    .COUT(n55_3),
    .I0(ff_cache3_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n55_s0.ALU_MODE=3;
  ALU n56_s0 (
    .SUM(n56_1_SUM),
    .COUT(n56_3),
    .I0(ff_cache3_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n55_3) 
);
defparam n56_s0.ALU_MODE=3;
  ALU n57_s0 (
    .SUM(n57_1_SUM),
    .COUT(n57_3),
    .I0(ff_cache3_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n56_3) 
);
defparam n57_s0.ALU_MODE=3;
  ALU n58_s0 (
    .SUM(n58_1_SUM),
    .COUT(n58_3),
    .I0(ff_cache3_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n57_3) 
);
defparam n58_s0.ALU_MODE=3;
  ALU n59_s0 (
    .SUM(n59_1_SUM),
    .COUT(n59_3),
    .I0(ff_cache3_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n58_3) 
);
defparam n59_s0.ALU_MODE=3;
  ALU n60_s0 (
    .SUM(n60_1_SUM),
    .COUT(n60_3),
    .I0(ff_cache3_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n59_3) 
);
defparam n60_s0.ALU_MODE=3;
  ALU n61_s0 (
    .SUM(n61_1_SUM),
    .COUT(n61_3),
    .I0(ff_cache3_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n60_3) 
);
defparam n61_s0.ALU_MODE=3;
  ALU n62_s0 (
    .SUM(n62_1_SUM),
    .COUT(n62_3),
    .I0(ff_cache3_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n61_3) 
);
defparam n62_s0.ALU_MODE=3;
  ALU n63_s0 (
    .SUM(n63_1_SUM),
    .COUT(n63_3),
    .I0(ff_cache3_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n62_3) 
);
defparam n63_s0.ALU_MODE=3;
  ALU n64_s0 (
    .SUM(n64_1_SUM),
    .COUT(n64_3),
    .I0(ff_cache3_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n63_3) 
);
defparam n64_s0.ALU_MODE=3;
  ALU n65_s0 (
    .SUM(n65_1_SUM),
    .COUT(n65_3),
    .I0(ff_cache3_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n64_3) 
);
defparam n65_s0.ALU_MODE=3;
  ALU n66_s0 (
    .SUM(n66_1_SUM),
    .COUT(n66_3),
    .I0(ff_cache3_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n65_3) 
);
defparam n66_s0.ALU_MODE=3;
  ALU n67_s0 (
    .SUM(n67_1_SUM),
    .COUT(n67_3),
    .I0(ff_cache3_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n66_3) 
);
defparam n67_s0.ALU_MODE=3;
  ALU n68_s0 (
    .SUM(n68_1_SUM),
    .COUT(n68_3),
    .I0(ff_cache3_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n67_3) 
);
defparam n68_s0.ALU_MODE=3;
  ALU n69_s0 (
    .SUM(n69_1_SUM),
    .COUT(n69_3),
    .I0(ff_cache3_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n68_3) 
);
defparam n69_s0.ALU_MODE=3;
  MUX2_LUT5 n81_s5 (
    .O(n81_9),
    .I0(n81_6),
    .I1(n81_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n82_s5 (
    .O(n82_9),
    .I0(n82_6),
    .I1(n82_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n83_s5 (
    .O(n83_9),
    .I0(n83_6),
    .I1(n83_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n84_s5 (
    .O(n84_9),
    .I0(n84_6),
    .I1(n84_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n85_s5 (
    .O(n85_9),
    .I0(n85_6),
    .I1(n85_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n86_s5 (
    .O(n86_9),
    .I0(n86_6),
    .I1(n86_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n87_s5 (
    .O(n87_9),
    .I0(n87_6),
    .I1(n87_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n88_s5 (
    .O(n88_9),
    .I0(n88_6),
    .I1(n88_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n89_s5 (
    .O(n89_9),
    .I0(n89_6),
    .I1(n89_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n90_s5 (
    .O(n90_9),
    .I0(n90_6),
    .I1(n90_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n91_s5 (
    .O(n91_9),
    .I0(n91_6),
    .I1(n91_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n92_s5 (
    .O(n92_9),
    .I0(n92_6),
    .I1(n92_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n93_s5 (
    .O(n93_9),
    .I0(n93_6),
    .I1(n93_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n94_s5 (
    .O(n94_9),
    .I0(n94_6),
    .I1(n94_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n95_s5 (
    .O(n95_9),
    .I0(n95_6),
    .I1(n95_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n97_s5 (
    .O(n97_9),
    .I0(n97_6),
    .I1(n97_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n99_s5 (
    .O(n99_9),
    .I0(n99_6),
    .I1(n99_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n100_s5 (
    .O(n100_9),
    .I0(n100_6),
    .I1(n100_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n101_s5 (
    .O(n101_9),
    .I0(n101_6),
    .I1(n101_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n102_s5 (
    .O(n102_9),
    .I0(n102_6),
    .I1(n102_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n103_s5 (
    .O(n103_9),
    .I0(n103_6),
    .I1(n103_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n104_s5 (
    .O(n104_9),
    .I0(n104_6),
    .I1(n104_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n107_s5 (
    .O(n107_9),
    .I0(n107_6),
    .I1(n107_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n108_s5 (
    .O(n108_9),
    .I0(n108_6),
    .I1(n108_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n109_s5 (
    .O(n109_9),
    .I0(n109_6),
    .I1(n109_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n110_s5 (
    .O(n110_9),
    .I0(n110_6),
    .I1(n110_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n111_s5 (
    .O(n111_9),
    .I0(n111_6),
    .I1(n111_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n113_s5 (
    .O(n113_9),
    .I0(n113_6),
    .I1(n113_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n116_s5 (
    .O(n116_9),
    .I0(n116_6),
    .I1(n116_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n118_s5 (
    .O(n118_9),
    .I0(n118_6),
    .I1(n118_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n119_s5 (
    .O(n119_9),
    .I0(n119_6),
    .I1(n119_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n120_s5 (
    .O(n120_9),
    .I0(n120_6),
    .I1(n120_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n121_s5 (
    .O(n121_9),
    .I0(n121_6),
    .I1(n121_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n122_s5 (
    .O(n122_9),
    .I0(n122_6),
    .I1(n122_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n124_s5 (
    .O(n124_9),
    .I0(n124_6),
    .I1(n124_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n126_s5 (
    .O(n126_9),
    .I0(n126_6),
    .I1(n126_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n127_s5 (
    .O(n127_9),
    .I0(n127_6),
    .I1(n127_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n466_s5 (
    .O(n466_9),
    .I0(n466_6),
    .I1(n466_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n469_s5 (
    .O(n469_9),
    .I0(n469_6),
    .I1(n469_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n470_s5 (
    .O(n470_9),
    .I0(n470_6),
    .I1(n470_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n471_s5 (
    .O(n471_9),
    .I0(n471_6),
    .I1(n471_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n472_s5 (
    .O(n472_9),
    .I0(n472_6),
    .I1(n472_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n473_s5 (
    .O(n473_9),
    .I0(n473_6),
    .I1(n473_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n474_s5 (
    .O(n474_9),
    .I0(n474_6),
    .I1(n474_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n475_s5 (
    .O(n475_9),
    .I0(n475_6),
    .I1(n475_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n476_s5 (
    .O(n476_9),
    .I0(n476_6),
    .I1(n476_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n508_s5 (
    .O(n508_9),
    .I0(n508_6),
    .I1(n508_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n511_s5 (
    .O(n511_9),
    .I0(n511_6),
    .I1(n511_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n512_s5 (
    .O(n512_9),
    .I0(n512_6),
    .I1(n512_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n513_s5 (
    .O(n513_9),
    .I0(n513_6),
    .I1(n513_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n514_s5 (
    .O(n514_9),
    .I0(n514_6),
    .I1(n514_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n515_s5 (
    .O(n515_9),
    .I0(n515_6),
    .I1(n515_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n516_s5 (
    .O(n516_9),
    .I0(n516_6),
    .I1(n516_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n517_s5 (
    .O(n517_9),
    .I0(n517_6),
    .I1(n517_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n518_s5 (
    .O(n518_9),
    .I0(n518_6),
    .I1(n518_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n550_s5 (
    .O(n550_9),
    .I0(n550_6),
    .I1(n550_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1210_s2 (
    .O(n553_9),
    .I0(n553_6),
    .I1(n553_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1211_s2 (
    .O(n554_9),
    .I0(n554_6),
    .I1(n554_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1212_s2 (
    .O(n555_9),
    .I0(n555_6),
    .I1(n555_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1213_s2 (
    .O(n556_9),
    .I0(n556_6),
    .I1(n556_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1214_s2 (
    .O(n557_9),
    .I0(n557_6),
    .I1(n557_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1215_s2 (
    .O(n558_9),
    .I0(n558_6),
    .I1(n558_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1216_s2 (
    .O(n559_9),
    .I0(n559_6),
    .I1(n559_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1217_s2 (
    .O(n560_9),
    .I0(n560_6),
    .I1(n560_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1210_s1 (
    .O(n595_9),
    .I0(n595_6),
    .I1(n595_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1211_s1 (
    .O(n596_9),
    .I0(n596_6),
    .I1(n596_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1212_s1 (
    .O(n597_9),
    .I0(n597_6),
    .I1(n597_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1213_s1 (
    .O(n598_9),
    .I0(n598_6),
    .I1(n598_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1214_s1 (
    .O(n599_9),
    .I0(n599_6),
    .I1(n599_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1215_s1 (
    .O(n600_9),
    .I0(n600_6),
    .I1(n600_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1216_s1 (
    .O(n601_9),
    .I0(n601_6),
    .I1(n601_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1217_s1 (
    .O(n602_9),
    .I0(n602_6),
    .I1(n602_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4780_s5 (
    .O(n4780_9),
    .I0(n4780_6),
    .I1(n4780_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4781_s5 (
    .O(n4781_9),
    .I0(n4781_6),
    .I1(n4781_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4782_s5 (
    .O(n4782_9),
    .I0(n4782_6),
    .I1(n4782_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4783_s5 (
    .O(n4783_9),
    .I0(n4783_6),
    .I1(n4783_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4784_s5 (
    .O(n4784_9),
    .I0(n4784_6),
    .I1(n4784_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4785_s5 (
    .O(n4785_9),
    .I0(n4785_6),
    .I1(n4785_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4786_s5 (
    .O(n4786_9),
    .I0(n4786_6),
    .I1(n4786_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4787_s5 (
    .O(n4787_9),
    .I0(n4787_6),
    .I1(n4787_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT6 n1210_s0 (
    .O(n1210_3),
    .I0(n595_9),
    .I1(n553_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1211_s0 (
    .O(n1211_3),
    .I0(n596_9),
    .I1(n554_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1212_s0 (
    .O(n1212_3),
    .I0(n597_9),
    .I1(n555_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1213_s0 (
    .O(n1213_3),
    .I0(n598_9),
    .I1(n556_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1214_s0 (
    .O(n1214_3),
    .I0(n599_9),
    .I1(n557_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1215_s0 (
    .O(n1215_3),
    .I0(n600_9),
    .I1(n558_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1216_s0 (
    .O(n1216_3),
    .I0(n601_9),
    .I1(n559_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1217_s0 (
    .O(n1217_3),
    .I0(n602_9),
    .I1(n560_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT5 n5015_s4 (
    .O(n5015_6),
    .I0(n5015_8),
    .I1(n1350_6),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5016_s3 (
    .O(n5016_5),
    .I0(n5016_7),
    .I1(n1351_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5017_s3 (
    .O(n5017_5),
    .I0(n5017_7),
    .I1(n1352_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5018_s3 (
    .O(n5018_5),
    .I0(n5018_7),
    .I1(n1353_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5019_s3 (
    .O(n5019_5),
    .I0(n5019_7),
    .I1(n1354_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5020_s3 (
    .O(n5020_5),
    .I0(n5020_7),
    .I1(n1355_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5021_s3 (
    .O(n5021_5),
    .I0(n5021_7),
    .I1(n1356_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5022_s3 (
    .O(n5022_5),
    .I0(n5022_7),
    .I1(n1357_5),
    .S0(n5022_10) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command_cache */
module vdp_command (
  clk85m,
  n36_6,
  n553_30,
  n1656_4,
  n1646_4,
  w_register_write,
  n1686_4,
  n1680_4,
  ff_reset_n2_1,
  n1061_22,
  n517_4,
  ff_next_vram1_3_9,
  ff_display_color_7_9,
  n959_41,
  ff_vram_valid_7,
  w_pulse1,
  ff_vram_valid_9,
  w_command_vram_rdata_en,
  w_register_data,
  reg_screen_mode,
  w_register_num,
  ff_status_register_pointer,
  w_command_vram_rdata,
  w_screen_pos_x_Z,
  w_status_transfer_ready,
  w_status_command_execute,
  w_status_border_detect,
  w_next_1_8,
  n1836_102,
  n1836_103,
  n1852_97,
  w_command_vram_write,
  w_command_vram_valid,
  w_status_border_position,
  w_status_color,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask
)
;
input clk85m;
input n36_6;
input n553_30;
input n1656_4;
input n1646_4;
input w_register_write;
input n1686_4;
input n1680_4;
input ff_reset_n2_1;
input n1061_22;
input n517_4;
input ff_next_vram1_3_9;
input ff_display_color_7_9;
input n959_41;
input ff_vram_valid_7;
input w_pulse1;
input ff_vram_valid_9;
input w_command_vram_rdata_en;
input [7:0] w_register_data;
input [4:0] reg_screen_mode;
input [5:0] w_register_num;
input [3:0] ff_status_register_pointer;
input [31:0] w_command_vram_rdata;
input [3:3] w_screen_pos_x_Z;
output w_status_transfer_ready;
output w_status_command_execute;
output w_status_border_detect;
output w_next_1_8;
output n1836_102;
output n1836_103;
output n1852_97;
output w_command_vram_write;
output w_command_vram_valid;
output [8:0] w_status_border_position;
output [7:0] w_status_color;
output [16:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
wire n1462_6;
wire n1462_7;
wire n1463_6;
wire n1463_7;
wire n317_3;
wire n318_3;
wire n319_3;
wire n320_3;
wire n321_3;
wire n322_3;
wire n323_3;
wire n324_3;
wire n325_3;
wire n359_3;
wire n367_3;
wire n403_3;
wire n404_3;
wire n405_3;
wire n406_3;
wire n407_3;
wire n408_3;
wire n409_3;
wire n410_3;
wire n411_3;
wire n412_3;
wire n604_6;
wire n605_6;
wire n606_6;
wire n607_6;
wire n608_6;
wire n609_6;
wire n610_6;
wire n611_6;
wire n612_6;
wire n639_3;
wire n647_3;
wire n718_3;
wire n719_3;
wire n720_3;
wire n721_3;
wire n722_3;
wire n723_3;
wire n724_3;
wire n725_3;
wire n726_3;
wire n727_3;
wire n1036_3;
wire n1037_3;
wire n1038_3;
wire n1039_3;
wire n1040_3;
wire n1041_3;
wire n1042_3;
wire n1043_3;
wire n1044_3;
wire n1077_4;
wire n1079_4;
wire n1162_3;
wire n1163_3;
wire n1164_3;
wire n1165_3;
wire n1166_3;
wire n1167_3;
wire n1168_3;
wire n1169_3;
wire n1170_3;
wire n1171_3;
wire n1220_3;
wire n1221_3;
wire n1222_3;
wire n1223_3;
wire n1224_3;
wire n1225_3;
wire n1226_3;
wire n1227_3;
wire n1297_3;
wire n1315_3;
wire n1316_3;
wire n1317_3;
wire n1318_3;
wire n1319_3;
wire n1320_3;
wire n1321_3;
wire n1322_3;
wire n1935_8;
wire n1936_9;
wire n1937_8;
wire n1938_9;
wire n1836_94;
wire n1837_91;
wire n1838_91;
wire n1839_91;
wire n1840_91;
wire n1841_91;
wire n1842_91;
wire n1843_91;
wire n1844_91;
wire n1845_91;
wire n1846_91;
wire n1847_91;
wire n1848_91;
wire n1849_91;
wire n1850_91;
wire n1851_91;
wire n1852_91;
wire n1867_95;
wire n1868_93;
wire ff_read_color_8;
wire ff_transfer_ready_6;
wire ff_command_execute_6;
wire n1930_8;
wire ff_source_7_6;
wire ff_dx_8_8;
wire ff_cache_vram_wdata_7_11;
wire ff_next_state_2_11;
wire ff_state_2_11;
wire ff_cache_flush_start_11;
wire ff_count_valid_12;
wire n1863_117;
wire n1861_112;
wire n1818_151;
wire n1479_7;
wire n1478_7;
wire n1477_7;
wire n1476_7;
wire n1383_8;
wire n1338_9;
wire n1219_7;
wire n1218_7;
wire n1826_93;
wire n1825_92;
wire n1824_90;
wire n1823_90;
wire n1822_90;
wire n1821_90;
wire n1820_90;
wire n1819_92;
wire n1934_12;
wire n1933_13;
wire n1932_13;
wire n1931_12;
wire n1930_10;
wire n1929_13;
wire n1864_114;
wire n1862_106;
wire ff_cache_vram_address_16_11;
wire ff_xsel_1_12;
wire ff_state_0_12;
wire ff_border_detect_6;
wire n1865_126;
wire n2490_4;
wire n317_4;
wire n317_5;
wire n318_4;
wire n319_4;
wire n320_4;
wire n321_4;
wire n322_4;
wire n323_4;
wire n324_4;
wire n325_4;
wire n359_4;
wire n604_7;
wire n639_4;
wire n2707_4;
wire n1036_4;
wire n1036_5;
wire n1036_6;
wire n1037_4;
wire n1037_5;
wire n1037_6;
wire n1038_4;
wire n1038_5;
wire n1038_6;
wire n1039_4;
wire n1039_5;
wire n1040_4;
wire n1040_5;
wire n1041_4;
wire n1041_5;
wire n1042_4;
wire n1042_5;
wire n1043_4;
wire n1043_7;
wire n1044_4;
wire n1044_5;
wire n1077_5;
wire n1162_4;
wire n1163_4;
wire n1164_4;
wire n1166_4;
wire n1167_4;
wire n1169_4;
wire n1220_4;
wire n1221_4;
wire n1222_4;
wire n1223_4;
wire n1224_4;
wire n1225_4;
wire n1226_4;
wire n1227_4;
wire n1297_4;
wire n1921_7;
wire n1935_10;
wire n1935_12;
wire n1936_11;
wire n1936_12;
wire n1936_13;
wire n1937_10;
wire n1937_11;
wire n1937_12;
wire n1938_10;
wire n1938_11;
wire n1938_12;
wire n1938_13;
wire n1836_95;
wire n1836_96;
wire n1836_97;
wire n1837_92;
wire n1837_93;
wire n1837_94;
wire n1838_92;
wire n1838_93;
wire n1839_92;
wire n1839_93;
wire n1840_92;
wire n1840_93;
wire n1841_92;
wire n1841_93;
wire n1842_92;
wire n1842_93;
wire n1843_92;
wire n1843_93;
wire n1844_92;
wire n1844_93;
wire n1845_92;
wire n1845_93;
wire n1845_94;
wire n1846_92;
wire n1846_93;
wire n1849_92;
wire n1849_93;
wire n1849_94;
wire n1850_92;
wire n1850_93;
wire n1851_92;
wire n1851_93;
wire n1852_92;
wire n1852_93;
wire ff_read_color_9;
wire ff_read_color_10;
wire ff_transfer_ready_7;
wire ff_transfer_ready_8;
wire n1930_11;
wire n1930_12;
wire ff_source_7_7;
wire ff_source_7_8;
wire ff_dx_8_9;
wire ff_dx_8_10;
wire ff_cache_vram_wdata_7_12;
wire ff_cache_vram_wdata_7_14;
wire ff_next_state_5_14;
wire ff_state_5_12;
wire ff_state_5_13;
wire ff_cache_flush_start_12;
wire ff_cache_vram_valid_13;
wire ff_count_valid_13;
wire ff_count_valid_14;
wire ff_cache_vram_write_16;
wire n1866_106;
wire n1866_107;
wire n1863_118;
wire n1863_119;
wire n1863_120;
wire n1861_113;
wire n1861_114;
wire n1861_115;
wire n1818_153;
wire n1479_8;
wire n1479_9;
wire n1478_8;
wire n1477_8;
wire n1383_9;
wire n1826_94;
wire n1826_95;
wire n1825_93;
wire n1825_94;
wire n1825_95;
wire n1824_91;
wire n1824_92;
wire n1824_93;
wire n1823_91;
wire n1823_93;
wire n1822_91;
wire n1822_92;
wire n1822_93;
wire n1821_91;
wire n1821_92;
wire n1821_93;
wire n1820_91;
wire n1820_92;
wire n1820_93;
wire n1819_93;
wire n1819_94;
wire n1819_95;
wire n1934_13;
wire n1934_14;
wire n1934_15;
wire n1933_14;
wire n1933_15;
wire n1933_17;
wire n1932_14;
wire n1932_15;
wire n1932_16;
wire n1931_13;
wire n1931_14;
wire n1930_13;
wire n1929_14;
wire n1929_15;
wire n1864_115;
wire n1862_107;
wire n1862_108;
wire n1865_127;
wire n317_6;
wire n317_7;
wire n359_6;
wire n359_7;
wire n359_8;
wire n604_8;
wire n639_5;
wire n639_6;
wire n1036_7;
wire n1036_8;
wire n1036_9;
wire n1036_10;
wire n1037_7;
wire n1037_9;
wire n1038_7;
wire n1038_8;
wire n1041_6;
wire n1042_6;
wire n1042_7;
wire n1043_8;
wire n1043_9;
wire n1044_7;
wire n1044_8;
wire n1077_7;
wire n1163_5;
wire n1297_6;
wire n1935_15;
wire n1935_16;
wire n1935_17;
wire n1935_19;
wire n1936_14;
wire n1936_15;
wire n1936_17;
wire n1937_13;
wire n1937_14;
wire n1937_15;
wire n1937_16;
wire n1937_17;
wire n1937_19;
wire n1937_20;
wire n1937_21;
wire n1937_23;
wire n1938_14;
wire n1938_17;
wire n1938_18;
wire n1938_19;
wire n1836_98;
wire n1836_100;
wire n1836_101;
wire n1837_95;
wire n1838_94;
wire n1839_94;
wire n1840_94;
wire n1841_94;
wire n1842_94;
wire n1844_94;
wire n1845_95;
wire n1846_94;
wire n1846_95;
wire n1846_96;
wire n1846_97;
wire n1847_93;
wire n1847_94;
wire n1848_93;
wire n1849_95;
wire n1849_96;
wire n1849_97;
wire n1850_94;
wire n1850_95;
wire n1851_94;
wire n1851_95;
wire n1852_95;
wire ff_transfer_ready_9;
wire ff_transfer_ready_10;
wire ff_transfer_ready_11;
wire n1930_14;
wire n1930_15;
wire n1930_16;
wire ff_dx_8_11;
wire ff_dx_8_12;
wire ff_dx_8_13;
wire ff_cache_vram_wdata_7_15;
wire ff_next_state_5_15;
wire ff_next_state_5_16;
wire ff_next_state_5_17;
wire ff_state_5_14;
wire ff_state_5_16;
wire ff_cache_flush_start_13;
wire ff_cache_flush_start_14;
wire ff_count_valid_15;
wire n1863_121;
wire n1861_117;
wire n1826_97;
wire n1825_97;
wire n1824_94;
wire n1824_95;
wire n1823_94;
wire n1823_95;
wire n1823_97;
wire n1823_98;
wire n1822_94;
wire n1822_96;
wire n1821_95;
wire n1820_95;
wire n1820_96;
wire n1819_96;
wire n1819_97;
wire n1819_98;
wire n1819_99;
wire n1934_16;
wire n1934_17;
wire n1934_19;
wire n1933_18;
wire n1933_20;
wire n1933_21;
wire n1932_18;
wire n1932_19;
wire n1931_15;
wire n1930_17;
wire n1930_18;
wire n1930_19;
wire n1930_20;
wire n1929_16;
wire n317_8;
wire n359_9;
wire n359_10;
wire n359_11;
wire n1043_10;
wire n1935_21;
wire n1935_22;
wire n1935_23;
wire n1935_24;
wire n1935_25;
wire n1935_26;
wire n1935_27;
wire n1936_18;
wire n1936_19;
wire n1937_24;
wire n1937_26;
wire n1937_27;
wire n1938_20;
wire n1846_98;
wire n1846_99;
wire n1847_95;
wire n1847_96;
wire n1848_94;
wire n1849_98;
wire n1850_96;
wire n1851_96;
wire ff_state_5_17;
wire n1826_100;
wire n1826_101;
wire n1826_102;
wire n1826_103;
wire n1826_104;
wire n1825_98;
wire n1825_99;
wire n1824_97;
wire n1823_99;
wire n1823_100;
wire n1822_97;
wire n1822_98;
wire n1822_99;
wire n1821_96;
wire n1821_97;
wire n1821_98;
wire n1820_97;
wire n1819_100;
wire n1934_20;
wire n1933_22;
wire n1930_21;
wire n1930_22;
wire n1935_28;
wire n1935_29;
wire n1935_30;
wire n1935_31;
wire n1937_28;
wire n1937_29;
wire n1938_23;
wire n1826_105;
wire n1826_106;
wire n1826_107;
wire n1826_108;
wire n1825_100;
wire n1825_101;
wire n1824_99;
wire n1823_101;
wire n1821_99;
wire n1821_100;
wire n1820_98;
wire n1820_99;
wire n1168_6;
wire n1935_33;
wire ff_cache_vram_address_16_14;
wire ff_cache_vram_write_18;
wire n1077_9;
wire n359_13;
wire ff_sx_9_11;
wire n1037_11;
wire n1165_6;
wire n1820_101;
wire n1824_101;
wire n1836_105;
wire n1936_22;
wire ff_xsel_1_15;
wire n1866_109;
wire n1937_31;
wire n1935_37;
wire n1818_155;
wire n1938_25;
wire ff_next_state_5_19;
wire n1039_8;
wire n1819_103;
wire n1822_101;
wire n1934_22;
wire n1937_33;
wire n1936_24;
wire n1297_8;
wire n2576_5;
wire n2815_5;
wire n2575_5;
wire n1423_5;
wire ff_border_detect_9;
wire ff_next_state_1_14;
wire n1043_12;
wire n1938_27;
wire n1861_119;
wire n1933_26;
wire ff_state_0_15;
wire n1938_29;
wire ff_cache_vram_wdata_7_17;
wire n1935_41;
wire ff_state_5_19;
wire n1936_26;
wire n2708_5;
wire n2491_5;
wire n2707_6;
wire n2490_6;
wire ff_next_state_0_16;
wire n1938_31;
wire ff_next_state_5_21;
wire n1867_98;
wire n1826_110;
wire n1826_112;
wire n1865_130;
wire n1040_8;
wire n1043_14;
wire n1928_7;
wire n1927_7;
wire n1926_7;
wire n1925_7;
wire n1924_7;
wire n1923_7;
wire n1922_7;
wire n1921_9;
wire n1932_21;
wire n1933_28;
wire n1937_35;
wire n1935_43;
wire n316_9;
wire n1848_96;
wire n1847_98;
wire n1823_105;
wire n1473_11;
wire n1472_11;
wire n1475_11;
wire n1474_11;
wire n1821_102;
wire n1825_103;
wire n1826_114;
wire n1823_107;
wire n1044_10;
wire ff_cache_vram_valid_15;
wire n1480_10;
wire n1480_12;
wire ff_read_pixel_7_15;
wire n1481_10;
wire n1481_12;
wire n1482_10;
wire n1483_10;
wire n1484_10;
wire n1484_12;
wire n1485_10;
wire n1485_12;
wire n1486_10;
wire n1487_10;
wire n1937_37;
wire n1935_45;
wire ff_maj;
wire ff_eq;
wire ff_dix;
wire ff_diy;
wire ff_start;
wire ff_cache_vram_write;
wire ff_read_color;
wire ff_cache_flush_start;
wire ff_cache_vram_valid;
wire ff_count_valid;
wire ff_border_detect_request;
wire \w_next_sx[0]_1_1 ;
wire \w_next_sx[1]_1_1 ;
wire \w_next_sx[2]_1_1 ;
wire \w_next_sx[3]_1_1 ;
wire \w_next_sx[4]_1_1 ;
wire \w_next_sx[5]_1_1 ;
wire \w_next_sx[6]_1_1 ;
wire \w_next_sx[7]_1_1 ;
wire \w_next_sx[8]_1_1 ;
wire \w_next_sx[9]_1_0_COUT ;
wire \w_next_sy[0]_1_1 ;
wire \w_next_sy[1]_1_1 ;
wire \w_next_sy[2]_1_1 ;
wire \w_next_sy[3]_1_1 ;
wire \w_next_sy[4]_1_1 ;
wire \w_next_sy[5]_1_1 ;
wire \w_next_sy[6]_1_1 ;
wire \w_next_sy[7]_1_1 ;
wire \w_next_sy[8]_1_1 ;
wire \w_next_sy[9]_1_0_COUT ;
wire \w_next_dx[0]_1_1 ;
wire \w_next_dx[1]_1_1 ;
wire \w_next_dx[2]_1_1 ;
wire \w_next_dx[3]_1_1 ;
wire \w_next_dx[4]_1_1 ;
wire \w_next_dx[5]_1_1 ;
wire \w_next_dx[6]_1_1 ;
wire \w_next_dx[7]_1_1 ;
wire \w_next_dx[8]_1_1 ;
wire \w_next_dx[9]_1_0_COUT ;
wire \w_next_dy[0]_1_1 ;
wire \w_next_dy[1]_1_1 ;
wire \w_next_dy[2]_1_1 ;
wire \w_next_dy[3]_1_1 ;
wire \w_next_dy[4]_1_1 ;
wire \w_next_dy[5]_1_1 ;
wire \w_next_dy[6]_1_1 ;
wire \w_next_dy[7]_1_1 ;
wire \w_next_dy[8]_1_1 ;
wire \w_next_dy[9]_1_0_COUT ;
wire n1197_1;
wire n1197_2;
wire n1196_1;
wire n1196_2;
wire n1195_1;
wire n1195_2;
wire n1194_1;
wire n1194_2;
wire n1193_1;
wire n1193_2;
wire n1192_1;
wire n1192_2;
wire n1191_1;
wire n1191_2;
wire n1190_1;
wire n1190_2;
wire n1189_1;
wire n1189_2;
wire n1188_1;
wire n1188_0_COUT;
wire w_next_nyb_0_3;
wire w_next_nyb_1_3;
wire w_next_nyb_2_3;
wire w_next_nyb_3_3;
wire w_next_nyb_4_3;
wire w_next_nyb_5_3;
wire w_next_nyb_6_3;
wire w_next_nyb_7_3;
wire w_next_nyb_8_3;
wire n1278_9;
wire n1008_2;
wire n1008_3;
wire n1007_2;
wire n1007_3;
wire n1006_2;
wire n1006_3;
wire n1005_2;
wire n1005_3;
wire n1004_2;
wire n1004_3;
wire n1003_2;
wire n1003_3;
wire n1002_2;
wire n1002_3;
wire n1001_2;
wire n1001_3;
wire n1000_2;
wire n1000_0_COUT;
wire n1637_1_SUM;
wire n1637_3;
wire n1638_1_SUM;
wire n1638_3;
wire n1639_1_SUM;
wire n1639_3;
wire n1640_1_SUM;
wire n1640_3;
wire n1641_1_SUM;
wire n1641_3;
wire n1642_1_SUM;
wire n1642_3;
wire n1643_1_SUM;
wire n1643_3;
wire n1462_9;
wire n1463_9;
wire ff_dix_3_4;
wire ff_diy_3_4;
wire ff_busy;
wire w_cache_flush_end;
wire w_cache_vram_rdata_en;
wire [2:0] w_next;
wire [8:0] reg_sx;
wire [8:0] reg_dx;
wire [8:0] reg_nx;
wire [3:0] ff_logical_opration;
wire [3:0] ff_command;
wire [16:0] ff_cache_vram_address;
wire [7:0] ff_cache_vram_wdata;
wire [7:0] ff_source;
wire [5:0] ff_next_state;
wire [1:0] ff_xsel;
wire [9:9] ff_sx;
wire [9:0] ff_sy;
wire [9:0] ff_dy;
wire [8:0] ff_nx;
wire [9:0] ff_ny;
wire [9:0] ff_nyb;
wire [7:0] ff_color;
wire [8:0] ff_dx;
wire [5:0] ff_state;
wire [7:0] ff_read_byte;
wire [9:0] w_next_sx;
wire [9:0] w_next_sy;
wire [9:0] w_next_dx;
wire [9:0] w_next_dy;
wire [9:0] w_next_nyb;
wire [7:0] w_cache_vram_rdata;
wire VCC;
wire GND;
  LUT3 n1462_s6 (
    .F(n1462_6),
    .I0(w_cache_vram_rdata[7]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_xsel[0]) 
);
defparam n1462_s6.INIT=8'hCA;
  LUT3 n1462_s7 (
    .F(n1462_7),
    .I0(w_cache_vram_rdata[3]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_xsel[0]) 
);
defparam n1462_s7.INIT=8'hCA;
  LUT3 n1463_s6 (
    .F(n1463_6),
    .I0(w_cache_vram_rdata[6]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_xsel[0]) 
);
defparam n1463_s6.INIT=8'hCA;
  LUT3 n1463_s7 (
    .F(n1463_7),
    .I0(w_cache_vram_rdata[2]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_xsel[0]) 
);
defparam n1463_s7.INIT=8'hCA;
  LUT4 w_next_0_s0 (
    .F(w_next[0]),
    .I0(n553_30),
    .I1(reg_screen_mode[3]),
    .I2(ff_command[3]),
    .I3(ff_command[2]) 
);
defparam w_next_0_s0.INIT=16'h8FFF;
  LUT3 n317_s0 (
    .F(n317_3),
    .I0(n317_4),
    .I1(w_next_sx[8]),
    .I2(n317_5) 
);
defparam n317_s0.INIT=8'hCA;
  LUT3 n318_s0 (
    .F(n318_3),
    .I0(n318_4),
    .I1(w_next_sx[7]),
    .I2(n317_5) 
);
defparam n318_s0.INIT=8'hC5;
  LUT3 n319_s0 (
    .F(n319_3),
    .I0(n319_4),
    .I1(w_next_sx[6]),
    .I2(n317_5) 
);
defparam n319_s0.INIT=8'hCA;
  LUT3 n320_s0 (
    .F(n320_3),
    .I0(n320_4),
    .I1(w_next_sx[5]),
    .I2(n317_5) 
);
defparam n320_s0.INIT=8'hCA;
  LUT3 n321_s0 (
    .F(n321_3),
    .I0(n321_4),
    .I1(w_next_sx[4]),
    .I2(n317_5) 
);
defparam n321_s0.INIT=8'hCA;
  LUT3 n322_s0 (
    .F(n322_3),
    .I0(n322_4),
    .I1(w_next_sx[3]),
    .I2(n317_5) 
);
defparam n322_s0.INIT=8'hCA;
  LUT3 n323_s0 (
    .F(n323_3),
    .I0(n323_4),
    .I1(w_next_sx[2]),
    .I2(n317_5) 
);
defparam n323_s0.INIT=8'hCA;
  LUT3 n324_s0 (
    .F(n324_3),
    .I0(n324_4),
    .I1(w_next_sx[1]),
    .I2(n317_5) 
);
defparam n324_s0.INIT=8'hCA;
  LUT3 n325_s0 (
    .F(n325_3),
    .I0(n325_4),
    .I1(w_next_sx[0]),
    .I2(n317_5) 
);
defparam n325_s0.INIT=8'hCA;
  LUT4 n359_s0 (
    .F(n359_3),
    .I0(n359_4),
    .I1(n359_13),
    .I2(n1656_4),
    .I3(n2490_4) 
);
defparam n359_s0.INIT=16'hF444;
  LUT4 n367_s0 (
    .F(n367_3),
    .I0(n359_4),
    .I1(n359_13),
    .I2(n1646_4),
    .I3(n2490_4) 
);
defparam n367_s0.INIT=16'hF444;
  LUT3 n403_s0 (
    .F(n403_3),
    .I0(w_next_sy[9]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n403_s0.INIT=8'hCA;
  LUT3 n404_s0 (
    .F(n404_3),
    .I0(w_next_sy[8]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n404_s0.INIT=8'hCA;
  LUT3 n405_s0 (
    .F(n405_3),
    .I0(w_next_sy[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n405_s0.INIT=8'hCA;
  LUT3 n406_s0 (
    .F(n406_3),
    .I0(w_next_sy[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n406_s0.INIT=8'hCA;
  LUT3 n407_s0 (
    .F(n407_3),
    .I0(w_next_sy[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n407_s0.INIT=8'hCA;
  LUT3 n408_s0 (
    .F(n408_3),
    .I0(w_next_sy[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n408_s0.INIT=8'hCA;
  LUT3 n409_s0 (
    .F(n409_3),
    .I0(w_next_sy[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n409_s0.INIT=8'hCA;
  LUT3 n410_s0 (
    .F(n410_3),
    .I0(w_next_sy[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n410_s0.INIT=8'hCA;
  LUT3 n411_s0 (
    .F(n411_3),
    .I0(w_next_sy[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n411_s0.INIT=8'hCA;
  LUT3 n412_s0 (
    .F(n412_3),
    .I0(w_next_sy[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n412_s0.INIT=8'hCA;
  LUT3 n604_s3 (
    .F(n604_6),
    .I0(w_next_dx[8]),
    .I1(reg_dx[8]),
    .I2(n604_7) 
);
defparam n604_s3.INIT=8'hCA;
  LUT3 n605_s3 (
    .F(n605_6),
    .I0(w_next_dx[7]),
    .I1(reg_dx[7]),
    .I2(n604_7) 
);
defparam n605_s3.INIT=8'hCA;
  LUT3 n606_s3 (
    .F(n606_6),
    .I0(w_next_dx[6]),
    .I1(reg_dx[6]),
    .I2(n604_7) 
);
defparam n606_s3.INIT=8'hCA;
  LUT3 n607_s3 (
    .F(n607_6),
    .I0(w_next_dx[5]),
    .I1(reg_dx[5]),
    .I2(n604_7) 
);
defparam n607_s3.INIT=8'hCA;
  LUT3 n608_s3 (
    .F(n608_6),
    .I0(w_next_dx[4]),
    .I1(reg_dx[4]),
    .I2(n604_7) 
);
defparam n608_s3.INIT=8'hCA;
  LUT3 n609_s3 (
    .F(n609_6),
    .I0(w_next_dx[3]),
    .I1(reg_dx[3]),
    .I2(n604_7) 
);
defparam n609_s3.INIT=8'hCA;
  LUT3 n610_s3 (
    .F(n610_6),
    .I0(w_next_dx[2]),
    .I1(reg_dx[2]),
    .I2(n604_7) 
);
defparam n610_s3.INIT=8'hCA;
  LUT3 n611_s3 (
    .F(n611_6),
    .I0(w_next_dx[1]),
    .I1(reg_dx[1]),
    .I2(n604_7) 
);
defparam n611_s3.INIT=8'hCA;
  LUT3 n612_s3 (
    .F(n612_6),
    .I0(w_next_dx[0]),
    .I1(reg_dx[0]),
    .I2(n604_7) 
);
defparam n612_s3.INIT=8'hCA;
  LUT3 n639_s0 (
    .F(n639_3),
    .I0(n2490_4),
    .I1(n1686_4),
    .I2(n639_4) 
);
defparam n639_s0.INIT=8'hF8;
  LUT3 n647_s0 (
    .F(n647_3),
    .I0(n2490_4),
    .I1(n1680_4),
    .I2(n639_4) 
);
defparam n647_s0.INIT=8'hF8;
  LUT3 n718_s0 (
    .F(n718_3),
    .I0(w_next_dy[9]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n718_s0.INIT=8'hCA;
  LUT3 n719_s0 (
    .F(n719_3),
    .I0(w_next_dy[8]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n719_s0.INIT=8'hCA;
  LUT3 n720_s0 (
    .F(n720_3),
    .I0(w_next_dy[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n720_s0.INIT=8'hCA;
  LUT3 n721_s0 (
    .F(n721_3),
    .I0(w_next_dy[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n721_s0.INIT=8'hCA;
  LUT3 n722_s0 (
    .F(n722_3),
    .I0(w_next_dy[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n722_s0.INIT=8'hCA;
  LUT3 n723_s0 (
    .F(n723_3),
    .I0(w_next_dy[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n723_s0.INIT=8'hCA;
  LUT3 n724_s0 (
    .F(n724_3),
    .I0(w_next_dy[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n724_s0.INIT=8'hCA;
  LUT3 n725_s0 (
    .F(n725_3),
    .I0(w_next_dy[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n725_s0.INIT=8'hCA;
  LUT3 n726_s0 (
    .F(n726_3),
    .I0(w_next_dy[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n726_s0.INIT=8'hCA;
  LUT3 n727_s0 (
    .F(n727_3),
    .I0(w_next_dy[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n727_s0.INIT=8'hCA;
  LUT4 n1036_s0 (
    .F(n1036_3),
    .I0(n1036_4),
    .I1(n1036_5),
    .I2(n1036_6),
    .I3(ff_start) 
);
defparam n1036_s0.INIT=16'h0FEE;
  LUT3 n1037_s0 (
    .F(n1037_3),
    .I0(n1037_4),
    .I1(n1037_5),
    .I2(n1037_6) 
);
defparam n1037_s0.INIT=8'h1F;
  LUT4 n1038_s0 (
    .F(n1038_3),
    .I0(n1038_4),
    .I1(n1038_5),
    .I2(n1037_4),
    .I3(n1038_6) 
);
defparam n1038_s0.INIT=16'h0EFF;
  LUT3 n1039_s0 (
    .F(n1039_3),
    .I0(n1039_4),
    .I1(n1037_4),
    .I2(n1039_5) 
);
defparam n1039_s0.INIT=8'hD0;
  LUT3 n1040_s0 (
    .F(n1040_3),
    .I0(n1040_4),
    .I1(n1037_4),
    .I2(n1040_5) 
);
defparam n1040_s0.INIT=8'h1F;
  LUT3 n1041_s0 (
    .F(n1041_3),
    .I0(n1041_4),
    .I1(n1037_4),
    .I2(n1041_5) 
);
defparam n1041_s0.INIT=8'h1F;
  LUT3 n1042_s0 (
    .F(n1042_3),
    .I0(n1042_4),
    .I1(n1037_4),
    .I2(n1042_5) 
);
defparam n1042_s0.INIT=8'h1F;
  LUT4 n1043_s0 (
    .F(n1043_3),
    .I0(n1043_4),
    .I1(n1043_12),
    .I2(n1043_14),
    .I3(n1043_7) 
);
defparam n1043_s0.INIT=16'hFFF8;
  LUT4 n1044_s0 (
    .F(n1044_3),
    .I0(n1044_4),
    .I1(n1044_5),
    .I2(n1044_10),
    .I3(ff_start) 
);
defparam n1044_s0.INIT=16'h0F11;
  LUT3 n1077_s1 (
    .F(n1077_4),
    .I0(n2707_4),
    .I1(n1656_4),
    .I2(n1077_5) 
);
defparam n1077_s1.INIT=8'hF8;
  LUT3 n1079_s1 (
    .F(n1079_4),
    .I0(n2707_4),
    .I1(n1646_4),
    .I2(n1077_5) 
);
defparam n1079_s1.INIT=8'hF8;
  LUT4 n1162_s0 (
    .F(n1162_3),
    .I0(w_register_data[1]),
    .I1(ff_ny[9]),
    .I2(n1162_4),
    .I3(w_register_write) 
);
defparam n1162_s0.INIT=16'hAA3C;
  LUT4 n1163_s0 (
    .F(n1163_3),
    .I0(w_register_data[0]),
    .I1(ff_ny[8]),
    .I2(n1163_4),
    .I3(w_register_write) 
);
defparam n1163_s0.INIT=16'hAA3C;
  LUT3 n1164_s0 (
    .F(n1164_3),
    .I0(n1164_4),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n1164_s0.INIT=8'hCA;
  LUT3 n1165_s0 (
    .F(n1165_3),
    .I0(n1165_6),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n1165_s0.INIT=8'hCA;
  LUT4 n1166_s0 (
    .F(n1166_3),
    .I0(w_register_data[5]),
    .I1(ff_ny[5]),
    .I2(n1166_4),
    .I3(w_register_write) 
);
defparam n1166_s0.INIT=16'hAA3C;
  LUT4 n1167_s0 (
    .F(n1167_3),
    .I0(w_register_data[4]),
    .I1(ff_ny[4]),
    .I2(n1167_4),
    .I3(w_register_write) 
);
defparam n1167_s0.INIT=16'hAA3C;
  LUT3 n1168_s0 (
    .F(n1168_3),
    .I0(n1168_6),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n1168_s0.INIT=8'hCA;
  LUT4 n1169_s0 (
    .F(n1169_3),
    .I0(w_register_data[2]),
    .I1(ff_ny[2]),
    .I2(n1169_4),
    .I3(w_register_write) 
);
defparam n1169_s0.INIT=16'hAA3C;
  LUT4 n1170_s0 (
    .F(n1170_3),
    .I0(w_register_data[1]),
    .I1(ff_ny[0]),
    .I2(ff_ny[1]),
    .I3(w_register_write) 
);
defparam n1170_s0.INIT=16'hAAC3;
  LUT3 n1171_s0 (
    .F(n1171_3),
    .I0(ff_ny[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n1171_s0.INIT=8'hC5;
  LUT3 n1220_s0 (
    .F(n1220_3),
    .I0(n1220_4),
    .I1(reg_nx[8]),
    .I2(ff_start) 
);
defparam n1220_s0.INIT=8'hCA;
  LUT3 n1221_s0 (
    .F(n1221_3),
    .I0(n1221_4),
    .I1(reg_nx[7]),
    .I2(ff_start) 
);
defparam n1221_s0.INIT=8'hCA;
  LUT3 n1222_s0 (
    .F(n1222_3),
    .I0(n1222_4),
    .I1(reg_nx[6]),
    .I2(ff_start) 
);
defparam n1222_s0.INIT=8'hCA;
  LUT3 n1223_s0 (
    .F(n1223_3),
    .I0(n1223_4),
    .I1(reg_nx[5]),
    .I2(ff_start) 
);
defparam n1223_s0.INIT=8'hCA;
  LUT3 n1224_s0 (
    .F(n1224_3),
    .I0(n1224_4),
    .I1(reg_nx[4]),
    .I2(ff_start) 
);
defparam n1224_s0.INIT=8'hCA;
  LUT3 n1225_s0 (
    .F(n1225_3),
    .I0(n1225_4),
    .I1(reg_nx[3]),
    .I2(ff_start) 
);
defparam n1225_s0.INIT=8'hCA;
  LUT3 n1226_s0 (
    .F(n1226_3),
    .I0(n1226_4),
    .I1(reg_nx[2]),
    .I2(ff_start) 
);
defparam n1226_s0.INIT=8'hCA;
  LUT3 n1227_s0 (
    .F(n1227_3),
    .I0(n1227_4),
    .I1(reg_nx[1]),
    .I2(ff_start) 
);
defparam n1227_s0.INIT=8'hCA;
  LUT4 n1297_s0 (
    .F(n1297_3),
    .I0(w_register_write),
    .I1(ff_state[5]),
    .I2(n1297_4),
    .I3(n1297_8) 
);
defparam n1297_s0.INIT=16'hFF40;
  LUT3 n1315_s0 (
    .F(n1315_3),
    .I0(w_status_color[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n1315_s0.INIT=8'hCA;
  LUT3 n1316_s0 (
    .F(n1316_3),
    .I0(w_status_color[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n1316_s0.INIT=8'hCA;
  LUT3 n1317_s0 (
    .F(n1317_3),
    .I0(w_status_color[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n1317_s0.INIT=8'hCA;
  LUT3 n1318_s0 (
    .F(n1318_3),
    .I0(w_status_color[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n1318_s0.INIT=8'hCA;
  LUT3 n1319_s0 (
    .F(n1319_3),
    .I0(w_status_color[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n1319_s0.INIT=8'hCA;
  LUT3 n1320_s0 (
    .F(n1320_3),
    .I0(w_status_color[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n1320_s0.INIT=8'hCA;
  LUT3 n1321_s0 (
    .F(n1321_3),
    .I0(w_status_color[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n1321_s0.INIT=8'hCA;
  LUT3 n1322_s0 (
    .F(n1322_3),
    .I0(w_status_color[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n1322_s0.INIT=8'hCA;
  LUT4 n1935_s5 (
    .F(n1935_8),
    .I0(n1935_37),
    .I1(n1935_10),
    .I2(n1935_43),
    .I3(n1935_12) 
);
defparam n1935_s5.INIT=16'h10FF;
  LUT4 n1936_s6 (
    .F(n1936_9),
    .I0(n1936_22),
    .I1(n1936_11),
    .I2(n1936_12),
    .I3(n1936_13) 
);
defparam n1936_s6.INIT=16'h8F00;
  LUT4 n1937_s5 (
    .F(n1937_8),
    .I0(n1937_35),
    .I1(n1937_10),
    .I2(n1937_11),
    .I3(n1937_12) 
);
defparam n1937_s5.INIT=16'h0D00;
  LUT4 n1938_s6 (
    .F(n1938_9),
    .I0(n1938_10),
    .I1(n1938_11),
    .I2(n1938_12),
    .I3(n1938_13) 
);
defparam n1938_s6.INIT=16'h4F00;
  LUT4 n1836_s90 (
    .F(n1836_94),
    .I0(n1836_95),
    .I1(n1836_96),
    .I2(n1836_97),
    .I3(n553_30) 
);
defparam n1836_s90.INIT=16'h3533;
  LUT3 n1837_s87 (
    .F(n1837_91),
    .I0(n1837_92),
    .I1(n1837_93),
    .I2(n1837_94) 
);
defparam n1837_s87.INIT=8'hC5;
  LUT3 n1838_s87 (
    .F(n1838_91),
    .I0(n1838_92),
    .I1(n1837_92),
    .I2(n1838_93) 
);
defparam n1838_s87.INIT=8'h3A;
  LUT3 n1839_s87 (
    .F(n1839_91),
    .I0(n1839_92),
    .I1(n1838_92),
    .I2(n1839_93) 
);
defparam n1839_s87.INIT=8'hC5;
  LUT3 n1840_s87 (
    .F(n1840_91),
    .I0(n1840_92),
    .I1(n1839_92),
    .I2(n1840_93) 
);
defparam n1840_s87.INIT=8'h3A;
  LUT3 n1841_s87 (
    .F(n1841_91),
    .I0(n1841_92),
    .I1(n1840_92),
    .I2(n1841_93) 
);
defparam n1841_s87.INIT=8'hC5;
  LUT3 n1842_s87 (
    .F(n1842_91),
    .I0(n1842_92),
    .I1(n1841_92),
    .I2(n1842_93) 
);
defparam n1842_s87.INIT=8'h3A;
  LUT3 n1843_s87 (
    .F(n1843_91),
    .I0(n1843_92),
    .I1(n1842_92),
    .I2(n1843_93) 
);
defparam n1843_s87.INIT=8'hC5;
  LUT4 n1844_s87 (
    .F(n1844_91),
    .I0(n1844_92),
    .I1(n1843_92),
    .I2(n1844_93),
    .I3(n553_30) 
);
defparam n1844_s87.INIT=16'h11F0;
  LUT3 n1845_s87 (
    .F(n1845_91),
    .I0(n1845_92),
    .I1(n1845_93),
    .I2(n1845_94) 
);
defparam n1845_s87.INIT=8'h3A;
  LUT4 n1846_s87 (
    .F(n1846_91),
    .I0(n1846_92),
    .I1(n1845_92),
    .I2(n1846_93),
    .I3(n553_30) 
);
defparam n1846_s87.INIT=16'hEEF0;
  LUT3 n1847_s87 (
    .F(n1847_91),
    .I0(n1847_98),
    .I1(n1846_93),
    .I2(n553_30) 
);
defparam n1847_s87.INIT=8'hCA;
  LUT3 n1848_s87 (
    .F(n1848_91),
    .I0(n1848_96),
    .I1(n1847_98),
    .I2(n553_30) 
);
defparam n1848_s87.INIT=8'hCA;
  LUT4 n1849_s87 (
    .F(n1849_91),
    .I0(n1849_92),
    .I1(n1849_93),
    .I2(n1836_97),
    .I3(n1849_94) 
);
defparam n1849_s87.INIT=16'h503F;
  LUT4 n1850_s87 (
    .F(n1850_91),
    .I0(n1850_92),
    .I1(n1849_92),
    .I2(n1836_97),
    .I3(n1850_93) 
);
defparam n1850_s87.INIT=16'h503F;
  LUT4 n1851_s87 (
    .F(n1851_91),
    .I0(n1850_92),
    .I1(n1836_97),
    .I2(n1851_92),
    .I3(n1851_93) 
);
defparam n1851_s87.INIT=16'h77F0;
  LUT4 n1852_s87 (
    .F(n1852_91),
    .I0(n1852_92),
    .I1(n1836_97),
    .I2(n1851_92),
    .I3(n1852_93) 
);
defparam n1852_s87.INIT=16'h77F0;
  LUT3 n1867_s91 (
    .F(n1867_95),
    .I0(ff_dx[1]),
    .I1(w_status_border_position[1]),
    .I2(n1867_98) 
);
defparam n1867_s91.INIT=8'hCA;
  LUT3 n1868_s89 (
    .F(n1868_93),
    .I0(ff_dx[0]),
    .I1(w_status_border_position[0]),
    .I2(n1867_98) 
);
defparam n1868_s89.INIT=8'hCA;
  LUT4 ff_read_color_s3 (
    .F(ff_read_color_8),
    .I0(ff_read_color_9),
    .I1(ff_state[5]),
    .I2(ff_start),
    .I3(ff_read_color_10) 
);
defparam ff_read_color_s3.INIT=16'hFFF8;
  LUT3 ff_transfer_ready_s3 (
    .F(ff_transfer_ready_6),
    .I0(ff_read_color_10),
    .I1(ff_transfer_ready_7),
    .I2(ff_transfer_ready_8) 
);
defparam ff_transfer_ready_s3.INIT=8'hEF;
  LUT2 ff_command_execute_s3 (
    .F(ff_command_execute_6),
    .I0(ff_start),
    .I1(w_cache_flush_end) 
);
defparam ff_command_execute_s3.INIT=4'hE;
  LUT3 n1930_s3 (
    .F(n1930_8),
    .I0(ff_start),
    .I1(n1930_11),
    .I2(n1930_12) 
);
defparam n1930_s3.INIT=8'hFE;
  LUT4 ff_source_7_s2 (
    .F(ff_source_7_6),
    .I0(ff_source_7_7),
    .I1(ff_source_7_8),
    .I2(ff_start),
    .I3(ff_reset_n2_1) 
);
defparam ff_source_7_s2.INIT=16'hF400;
  LUT4 ff_dx_8_s3 (
    .F(ff_dx_8_8),
    .I0(ff_dx_8_9),
    .I1(ff_dx_8_10),
    .I2(ff_maj),
    .I3(ff_sx_9_11) 
);
defparam ff_dx_8_s3.INIT=16'h7F00;
  LUT4 ff_cache_vram_wdata_7_s6 (
    .F(ff_cache_vram_wdata_7_11),
    .I0(ff_cache_vram_wdata_7_12),
    .I1(ff_cache_vram_wdata_7_17),
    .I2(ff_state[5]),
    .I3(ff_cache_vram_wdata_7_14) 
);
defparam ff_cache_vram_wdata_7_s6.INIT=16'hCA00;
  LUT3 ff_next_state_5_s7 (
    .F(ff_next_state_2_11),
    .I0(ff_next_state_5_19),
    .I1(ff_next_state_5_21),
    .I2(ff_next_state_5_14) 
);
defparam ff_next_state_5_s7.INIT=8'h10;
  LUT2 ff_state_5_s6 (
    .F(ff_state_2_11),
    .I0(ff_state_5_12),
    .I1(ff_state_5_13) 
);
defparam ff_state_5_s6.INIT=4'h1;
  LUT2 ff_cache_flush_start_s6 (
    .F(ff_cache_flush_start_11),
    .I0(ff_start),
    .I1(ff_cache_flush_start_12) 
);
defparam ff_cache_flush_start_s6.INIT=4'hE;
  LUT4 ff_count_valid_s7 (
    .F(ff_count_valid_12),
    .I0(ff_cache_vram_valid),
    .I1(ff_count_valid_13),
    .I2(ff_count_valid_14),
    .I3(ff_start) 
);
defparam ff_count_valid_s7.INIT=16'hFF01;
  LUT4 n1863_s101 (
    .F(n1863_117),
    .I0(n1863_118),
    .I1(n1863_119),
    .I2(ff_state[3]),
    .I3(n1863_120) 
);
defparam n1863_s101.INIT=16'hF100;
  LUT4 n1861_s98 (
    .F(n1861_112),
    .I0(n1861_113),
    .I1(n1861_114),
    .I2(n1861_115),
    .I3(n1861_119) 
);
defparam n1861_s98.INIT=16'h0D00;
  LUT4 n1818_s125 (
    .F(n1818_151),
    .I0(ff_next_state_5_19),
    .I1(n1818_155),
    .I2(ff_state[4]),
    .I3(n1818_153) 
);
defparam n1818_s125.INIT=16'hFE00;
  LUT4 n1479_s2 (
    .F(n1479_7),
    .I0(n1479_8),
    .I1(n1463_9),
    .I2(ff_start),
    .I3(n1479_9) 
);
defparam n1479_s2.INIT=16'h0C0A;
  LUT4 n1478_s2 (
    .F(n1478_7),
    .I0(n1478_8),
    .I1(n1462_9),
    .I2(ff_start),
    .I3(n1479_9) 
);
defparam n1478_s2.INIT=16'h0C0A;
  LUT4 n1477_s2 (
    .F(n1477_7),
    .I0(n1479_9),
    .I1(n1485_12),
    .I2(n1481_12),
    .I3(n1477_8) 
);
defparam n1477_s2.INIT=16'hF044;
  LUT4 n1476_s2 (
    .F(n1476_7),
    .I0(n1479_9),
    .I1(n1484_12),
    .I2(n1480_12),
    .I3(n1477_8) 
);
defparam n1476_s2.INIT=16'hF044;
  LUT3 n1383_s3 (
    .F(n1383_8),
    .I0(n1383_9),
    .I1(ff_transfer_ready_7),
    .I2(n1297_8) 
);
defparam n1383_s3.INIT=8'h0E;
  LUT2 n1338_s4 (
    .F(n1338_9),
    .I0(ff_start),
    .I1(ff_read_color_10) 
);
defparam n1338_s4.INIT=4'h4;
  LUT4 n1219_s2 (
    .F(n1219_7),
    .I0(n1189_1),
    .I1(w_next_nyb[8]),
    .I2(ff_start),
    .I3(ff_dx_8_9) 
);
defparam n1219_s2.INIT=16'h0C0A;
  LUT4 n1218_s2 (
    .F(n1218_7),
    .I0(n1188_1),
    .I1(w_next_nyb[9]),
    .I2(ff_start),
    .I3(ff_dx_8_9) 
);
defparam n1218_s2.INIT=16'h0C0A;
  LUT4 n1826_s87 (
    .F(n1826_93),
    .I0(n1826_94),
    .I1(n1826_95),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n1826_s87.INIT=16'h0C05;
  LUT4 n1825_s86 (
    .F(n1825_92),
    .I0(n1825_93),
    .I1(n1825_94),
    .I2(ff_state[5]),
    .I3(n1825_95) 
);
defparam n1825_s86.INIT=16'h000D;
  LUT4 n1824_s84 (
    .F(n1824_90),
    .I0(n1824_91),
    .I1(n1824_92),
    .I2(ff_state[5]),
    .I3(n1824_93) 
);
defparam n1824_s84.INIT=16'h000B;
  LUT4 n1823_s84 (
    .F(n1823_90),
    .I0(n1823_91),
    .I1(n1823_107),
    .I2(n1823_93),
    .I3(ff_state[5]) 
);
defparam n1823_s84.INIT=16'h004F;
  LUT4 n1822_s84 (
    .F(n1822_90),
    .I0(ff_state[5]),
    .I1(n1822_91),
    .I2(n1822_92),
    .I3(n1822_93) 
);
defparam n1822_s84.INIT=16'h0001;
  LUT4 n1821_s84 (
    .F(n1821_90),
    .I0(n1821_91),
    .I1(n1821_92),
    .I2(ff_state[5]),
    .I3(n1821_93) 
);
defparam n1821_s84.INIT=16'h0C0A;
  LUT4 n1820_s84 (
    .F(n1820_90),
    .I0(n1820_91),
    .I1(n1820_92),
    .I2(n1820_93),
    .I3(ff_state[5]) 
);
defparam n1820_s84.INIT=16'h00F4;
  LUT3 n1819_s86 (
    .F(n1819_92),
    .I0(n1819_93),
    .I1(n1819_94),
    .I2(n1819_95) 
);
defparam n1819_s86.INIT=8'h70;
  LUT4 n1934_s7 (
    .F(n1934_12),
    .I0(n1934_13),
    .I1(n1934_14),
    .I2(n1934_15),
    .I3(ff_start) 
);
defparam n1934_s7.INIT=16'h004F;
  LUT4 n1933_s8 (
    .F(n1933_13),
    .I0(n1933_14),
    .I1(n1933_15),
    .I2(n1933_28),
    .I3(n1933_17) 
);
defparam n1933_s8.INIT=16'hFFB0;
  LUT4 n1932_s8 (
    .F(n1932_13),
    .I0(n1932_14),
    .I1(n1932_15),
    .I2(n1932_16),
    .I3(n1932_21) 
);
defparam n1932_s8.INIT=16'h1F00;
  LUT4 n1931_s7 (
    .F(n1931_12),
    .I0(n1931_13),
    .I1(n1931_14),
    .I2(ff_state[5]),
    .I3(ff_start) 
);
defparam n1931_s7.INIT=16'h00EF;
  LUT4 n1930_s4 (
    .F(n1930_10),
    .I0(ff_eq),
    .I1(n1930_13),
    .I2(ff_state[4]),
    .I3(n1938_12) 
);
defparam n1930_s4.INIT=16'hF800;
  LUT3 n1929_s8 (
    .F(n1929_13),
    .I0(ff_start),
    .I1(n1929_14),
    .I2(n1929_15) 
);
defparam n1929_s8.INIT=8'h04;
  LUT4 n1864_s98 (
    .F(n1864_114),
    .I0(ff_state[3]),
    .I1(n1861_113),
    .I2(n1864_115),
    .I3(n1861_119) 
);
defparam n1864_s98.INIT=16'h01FF;
  LUT4 n1862_s92 (
    .F(n1862_106),
    .I0(n1863_118),
    .I1(n1862_107),
    .I2(n1862_108),
    .I3(ff_state[4]) 
);
defparam n1862_s92.INIT=16'hFF0B;
  LUT4 ff_cache_vram_address_16_s7 (
    .F(ff_cache_vram_address_16_11),
    .I0(ff_next_state_5_21),
    .I1(ff_next_state_0_16),
    .I2(n1932_15),
    .I3(ff_cache_vram_address_16_14) 
);
defparam ff_cache_vram_address_16_s7.INIT=16'h0100;
  LUT4 ff_xsel_1_s8 (
    .F(ff_xsel_1_12),
    .I0(ff_next_state_5_21),
    .I1(ff_next_state_0_16),
    .I2(ff_xsel_1_15),
    .I3(ff_next_state_5_14) 
);
defparam ff_xsel_1_s8.INIT=16'h0100;
  LUT4 ff_state_0_s7 (
    .F(ff_state_0_12),
    .I0(ff_state_0_15),
    .I1(n1938_12),
    .I2(ff_state_5_13),
    .I3(ff_state_5_12) 
);
defparam ff_state_0_s7.INIT=16'h0007;
  LUT4 ff_border_detect_s3 (
    .F(ff_border_detect_6),
    .I0(n1061_22),
    .I1(ff_border_detect_9),
    .I2(ff_border_detect_request),
    .I3(w_cache_flush_end) 
);
defparam ff_border_detect_s3.INIT=16'hF088;
  LUT4 n1865_s106 (
    .F(n1865_126),
    .I0(n1865_127),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(n1865_130) 
);
defparam n1865_s106.INIT=16'h000B;
  LUT4 n2490_s1 (
    .F(n2490_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n2490_s1.INIT=16'h1000;
  LUT4 n317_s1 (
    .F(n317_4),
    .I0(reg_dx[8]),
    .I1(reg_sx[8]),
    .I2(n317_6),
    .I3(n1038_4) 
);
defparam n317_s1.INIT=16'h0A0C;
  LUT3 n317_s2 (
    .F(n317_5),
    .I0(n317_7),
    .I1(n359_4),
    .I2(ff_start) 
);
defparam n317_s2.INIT=8'h0E;
  LUT4 n318_s1 (
    .F(n318_4),
    .I0(reg_dx[7]),
    .I1(reg_sx[7]),
    .I2(n317_6),
    .I3(n1038_4) 
);
defparam n318_s1.INIT=16'h0503;
  LUT4 n319_s1 (
    .F(n319_4),
    .I0(reg_dx[6]),
    .I1(reg_sx[6]),
    .I2(n317_6),
    .I3(n1038_4) 
);
defparam n319_s1.INIT=16'h0A0C;
  LUT4 n320_s1 (
    .F(n320_4),
    .I0(reg_dx[5]),
    .I1(reg_sx[5]),
    .I2(n317_6),
    .I3(n1038_4) 
);
defparam n320_s1.INIT=16'h0A0C;
  LUT4 n321_s1 (
    .F(n321_4),
    .I0(reg_dx[4]),
    .I1(reg_sx[4]),
    .I2(n317_6),
    .I3(n1038_4) 
);
defparam n321_s1.INIT=16'h0A0C;
  LUT4 n322_s1 (
    .F(n322_4),
    .I0(reg_dx[3]),
    .I1(reg_sx[3]),
    .I2(n317_6),
    .I3(n1038_4) 
);
defparam n322_s1.INIT=16'h0A0C;
  LUT4 n323_s1 (
    .F(n323_4),
    .I0(reg_dx[2]),
    .I1(reg_sx[2]),
    .I2(n317_6),
    .I3(n1038_4) 
);
defparam n323_s1.INIT=16'h0A0C;
  LUT4 n324_s1 (
    .F(n324_4),
    .I0(reg_dx[1]),
    .I1(reg_sx[1]),
    .I2(n317_6),
    .I3(n1038_4) 
);
defparam n324_s1.INIT=16'h0A0C;
  LUT4 n325_s1 (
    .F(n325_4),
    .I0(reg_dx[0]),
    .I1(reg_sx[0]),
    .I2(n317_6),
    .I3(n1038_4) 
);
defparam n325_s1.INIT=16'h0A0C;
  LUT3 n359_s1 (
    .F(n359_4),
    .I0(n359_6),
    .I1(n359_7),
    .I2(n359_8) 
);
defparam n359_s1.INIT=8'h01;
  LUT4 n604_s4 (
    .F(n604_7),
    .I0(ff_dx_8_9),
    .I1(ff_maj),
    .I2(ff_dx_8_10),
    .I3(n604_8) 
);
defparam n604_s4.INIT=16'h008F;
  LUT4 n639_s1 (
    .F(n639_4),
    .I0(n639_5),
    .I1(n359_4),
    .I2(n639_6),
    .I3(n359_13) 
);
defparam n639_s1.INIT=16'h5300;
  LUT4 n2707_s1 (
    .F(n2707_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[3]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n2707_s1.INIT=16'h4000;
  LUT4 n1036_s1 (
    .F(n1036_4),
    .I0(n1036_7),
    .I1(n1000_2),
    .I2(n639_6),
    .I3(n359_4) 
);
defparam n1036_s1.INIT=16'h0C05;
  LUT4 n1036_s2 (
    .F(n1036_5),
    .I0(n1036_8),
    .I1(n1036_9),
    .I2(ff_nx[8]),
    .I3(n639_6) 
);
defparam n1036_s2.INIT=16'h7800;
  LUT4 n1036_s3 (
    .F(n1036_6),
    .I0(n517_4),
    .I1(reg_nx[8]),
    .I2(n1036_10),
    .I3(n1038_4) 
);
defparam n1036_s3.INIT=16'hAAC3;
  LUT3 n1037_s1 (
    .F(n1037_4),
    .I0(n639_6),
    .I1(n359_4),
    .I2(ff_start) 
);
defparam n1037_s1.INIT=8'h0E;
  LUT4 n1037_s2 (
    .F(n1037_5),
    .I0(n1037_7),
    .I1(n1037_11),
    .I2(n1038_4),
    .I3(reg_nx[7]) 
);
defparam n1037_s2.INIT=16'h0807;
  LUT4 n1037_s3 (
    .F(n1037_6),
    .I0(n1037_9),
    .I1(ff_dx_8_10),
    .I2(n1001_2),
    .I3(n604_8) 
);
defparam n1037_s3.INIT=16'h0777;
  LUT4 n1038_s1 (
    .F(n1038_4),
    .I0(ff_command[0]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_command[3]) 
);
defparam n1038_s1.INIT=16'h4000;
  LUT4 n1038_s2 (
    .F(n1038_5),
    .I0(reg_nx[5]),
    .I1(reg_nx[4]),
    .I2(n1038_7),
    .I3(reg_nx[6]) 
);
defparam n1038_s2.INIT=16'hEF10;
  LUT3 n1038_s3 (
    .F(n1038_6),
    .I0(n604_8),
    .I1(n1002_2),
    .I2(n1038_8) 
);
defparam n1038_s3.INIT=8'h07;
  LUT4 n1039_s1 (
    .F(n1039_4),
    .I0(reg_nx[4]),
    .I1(n1038_7),
    .I2(n1038_4),
    .I3(reg_nx[5]) 
);
defparam n1039_s1.INIT=16'h040B;
  LUT3 n1039_s2 (
    .F(n1039_5),
    .I0(n604_8),
    .I1(n1003_2),
    .I2(n1039_8) 
);
defparam n1039_s2.INIT=8'h0D;
  LUT3 n1040_s1 (
    .F(n1040_4),
    .I0(n1038_4),
    .I1(reg_nx[4]),
    .I2(n1038_7) 
);
defparam n1040_s1.INIT=8'h41;
  LUT3 n1040_s2 (
    .F(n1040_5),
    .I0(n604_8),
    .I1(n1004_2),
    .I2(n1040_8) 
);
defparam n1040_s2.INIT=8'h07;
  LUT3 n1041_s1 (
    .F(n1041_4),
    .I0(n1038_4),
    .I1(reg_nx[3]),
    .I2(n1037_11) 
);
defparam n1041_s1.INIT=8'h41;
  LUT4 n1041_s2 (
    .F(n1041_5),
    .I0(n1041_6),
    .I1(ff_dx_8_10),
    .I2(n1005_2),
    .I3(n604_8) 
);
defparam n1041_s2.INIT=16'h0777;
  LUT4 n1042_s1 (
    .F(n1042_4),
    .I0(n639_6),
    .I1(n1042_6),
    .I2(n1038_4),
    .I3(reg_nx[2]) 
);
defparam n1042_s1.INIT=16'h040B;
  LUT3 n1042_s2 (
    .F(n1042_5),
    .I0(n604_8),
    .I1(n1006_2),
    .I2(n1042_7) 
);
defparam n1042_s2.INIT=8'h07;
  LUT3 n1043_s1 (
    .F(n1043_4),
    .I0(n639_6),
    .I1(reg_nx[1]),
    .I2(n1043_8) 
);
defparam n1043_s1.INIT=8'h8D;
  LUT4 n1043_s4 (
    .F(n1043_7),
    .I0(n1043_8),
    .I1(n1007_2),
    .I2(n359_4),
    .I3(n1043_9) 
);
defparam n1043_s4.INIT=16'hC500;
  LUT2 n1044_s1 (
    .F(n1044_4),
    .I0(ff_nx[0]),
    .I1(n639_6) 
);
defparam n1044_s1.INIT=4'h8;
  LUT4 n1044_s2 (
    .F(n1044_5),
    .I0(n1044_7),
    .I1(n1008_2),
    .I2(n639_6),
    .I3(n359_4) 
);
defparam n1044_s2.INIT=16'h0305;
  LUT4 n1077_s2 (
    .F(n1077_5),
    .I0(n359_4),
    .I1(n1077_9),
    .I2(ff_start),
    .I3(n1077_7) 
);
defparam n1077_s2.INIT=16'hF400;
  LUT2 n1162_s1 (
    .F(n1162_4),
    .I0(ff_ny[8]),
    .I1(n1163_4) 
);
defparam n1162_s1.INIT=4'h4;
  LUT4 n1163_s1 (
    .F(n1163_4),
    .I0(ff_ny[6]),
    .I1(ff_ny[7]),
    .I2(n1167_4),
    .I3(n1163_5) 
);
defparam n1163_s1.INIT=16'h1000;
  LUT4 n1164_s1 (
    .F(n1164_4),
    .I0(ff_ny[6]),
    .I1(n1167_4),
    .I2(n1163_5),
    .I3(ff_ny[7]) 
);
defparam n1164_s1.INIT=16'hBF40;
  LUT2 n1166_s1 (
    .F(n1166_4),
    .I0(ff_ny[4]),
    .I1(n1167_4) 
);
defparam n1166_s1.INIT=4'h4;
  LUT4 n1167_s1 (
    .F(n1167_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]),
    .I2(ff_ny[2]),
    .I3(ff_ny[3]) 
);
defparam n1167_s1.INIT=16'h0001;
  LUT2 n1169_s1 (
    .F(n1169_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]) 
);
defparam n1169_s1.INIT=4'h1;
  LUT3 n1220_s1 (
    .F(n1220_4),
    .I0(n1190_1),
    .I1(w_next_nyb[7]),
    .I2(ff_dx_8_9) 
);
defparam n1220_s1.INIT=8'hCA;
  LUT3 n1221_s1 (
    .F(n1221_4),
    .I0(n1191_1),
    .I1(w_next_nyb[6]),
    .I2(ff_dx_8_9) 
);
defparam n1221_s1.INIT=8'hCA;
  LUT3 n1222_s1 (
    .F(n1222_4),
    .I0(n1192_1),
    .I1(w_next_nyb[5]),
    .I2(ff_dx_8_9) 
);
defparam n1222_s1.INIT=8'hCA;
  LUT3 n1223_s1 (
    .F(n1223_4),
    .I0(n1193_1),
    .I1(w_next_nyb[4]),
    .I2(ff_dx_8_9) 
);
defparam n1223_s1.INIT=8'hCA;
  LUT3 n1224_s1 (
    .F(n1224_4),
    .I0(n1194_1),
    .I1(w_next_nyb[3]),
    .I2(ff_dx_8_9) 
);
defparam n1224_s1.INIT=8'hCA;
  LUT3 n1225_s1 (
    .F(n1225_4),
    .I0(n1195_1),
    .I1(w_next_nyb[2]),
    .I2(ff_dx_8_9) 
);
defparam n1225_s1.INIT=8'hCA;
  LUT3 n1226_s1 (
    .F(n1226_4),
    .I0(n1196_1),
    .I1(w_next_nyb[1]),
    .I2(ff_dx_8_9) 
);
defparam n1226_s1.INIT=8'hCA;
  LUT3 n1227_s1 (
    .F(n1227_4),
    .I0(n1197_1),
    .I1(w_next_nyb[0]),
    .I2(ff_dx_8_9) 
);
defparam n1227_s1.INIT=8'hCA;
  LUT2 n1297_s1 (
    .F(n1297_4),
    .I0(ff_state[0]),
    .I1(n1297_6) 
);
defparam n1297_s1.INIT=4'h4;
  LUT2 n1921_s4 (
    .F(n1921_7),
    .I0(ff_start),
    .I1(ff_state[4]) 
);
defparam n1921_s4.INIT=4'h4;
  LUT3 n1935_s7 (
    .F(n1935_10),
    .I0(n1935_45),
    .I1(n359_4),
    .I2(n1935_33) 
);
defparam n1935_s7.INIT=8'h0D;
  LUT3 n1935_s9 (
    .F(n1935_12),
    .I0(n1935_17),
    .I1(n1935_41),
    .I2(n1935_19) 
);
defparam n1935_s9.INIT=8'hB0;
  LUT4 n1936_s8 (
    .F(n1936_11),
    .I0(n359_7),
    .I1(n359_8),
    .I2(n359_6),
    .I3(n1936_14) 
);
defparam n1936_s8.INIT=16'hFE00;
  LUT4 n1936_s9 (
    .F(n1936_12),
    .I0(n1936_15),
    .I1(ff_state[2]),
    .I2(ff_state[1]),
    .I3(n1938_12) 
);
defparam n1936_s9.INIT=16'h4100;
  LUT4 n1936_s10 (
    .F(n1936_13),
    .I0(ff_read_color_9),
    .I1(n1936_11),
    .I2(n1936_26),
    .I3(n1936_17) 
);
defparam n1936_s10.INIT=16'h008F;
  LUT4 n1937_s7 (
    .F(n1937_10),
    .I0(n1937_14),
    .I1(n1936_11),
    .I2(ff_state[4]),
    .I3(n1937_15) 
);
defparam n1937_s7.INIT=16'hE000;
  LUT4 n1937_s8 (
    .F(n1937_11),
    .I0(n1937_16),
    .I1(n1937_17),
    .I2(n1937_33),
    .I3(n1937_19) 
);
defparam n1937_s8.INIT=16'h1F00;
  LUT4 n1937_s9 (
    .F(n1937_12),
    .I0(n1937_20),
    .I1(n1937_21),
    .I2(n1937_31),
    .I3(n1937_23) 
);
defparam n1937_s9.INIT=16'h004F;
  LUT4 n1938_s7 (
    .F(n1938_10),
    .I0(n359_4),
    .I1(n1935_45),
    .I2(n1935_33),
    .I3(n1938_14) 
);
defparam n1938_s7.INIT=16'h00F4;
  LUT4 n1938_s8 (
    .F(n1938_11),
    .I0(n1938_29),
    .I1(n1936_11),
    .I2(n1938_31),
    .I3(n1938_17) 
);
defparam n1938_s8.INIT=16'h0700;
  LUT2 n1938_s9 (
    .F(n1938_12),
    .I0(ff_start),
    .I1(ff_state[5]) 
);
defparam n1938_s9.INIT=4'h1;
  LUT4 n1938_s10 (
    .F(n1938_13),
    .I0(n1938_18),
    .I1(n1297_4),
    .I2(n1937_19),
    .I3(n1938_19) 
);
defparam n1938_s10.INIT=16'h00EF;
  LUT3 n1836_s91 (
    .F(n1836_95),
    .I0(n1836_98),
    .I1(ff_dx[0]),
    .I2(n1836_105) 
);
defparam n1836_s91.INIT=8'h35;
  LUT4 n1836_s92 (
    .F(n1836_96),
    .I0(n1837_93),
    .I1(n1852_92),
    .I2(n1836_100),
    .I3(n553_30) 
);
defparam n1836_s92.INIT=16'h0C05;
  LUT2 n1836_s93 (
    .F(n1836_97),
    .I0(ff_state[4]),
    .I1(n1836_101) 
);
defparam n1836_s93.INIT=4'h1;
  LUT4 n1837_s88 (
    .F(n1837_92),
    .I0(ff_sy[7]),
    .I1(ff_sy[8]),
    .I2(ff_next_vram1_3_9),
    .I3(n1836_97) 
);
defparam n1837_s88.INIT=16'h3500;
  LUT4 n1837_s89 (
    .F(n1837_93),
    .I0(ff_sy[9]),
    .I1(ff_sy[8]),
    .I2(ff_next_vram1_3_9),
    .I3(n1836_97) 
);
defparam n1837_s89.INIT=16'hAC00;
  LUT3 n1837_s90 (
    .F(n1837_94),
    .I0(n1837_95),
    .I1(n1836_100),
    .I2(n553_30) 
);
defparam n1837_s90.INIT=8'h3A;
  LUT4 n1838_s88 (
    .F(n1838_92),
    .I0(ff_sy[6]),
    .I1(ff_sy[7]),
    .I2(ff_next_vram1_3_9),
    .I3(n1836_97) 
);
defparam n1838_s88.INIT=16'hCA00;
  LUT3 n1838_s89 (
    .F(n1838_93),
    .I0(n1838_94),
    .I1(n1837_95),
    .I2(n553_30) 
);
defparam n1838_s89.INIT=8'h3A;
  LUT4 n1839_s88 (
    .F(n1839_92),
    .I0(ff_sy[5]),
    .I1(ff_sy[6]),
    .I2(ff_next_vram1_3_9),
    .I3(n1836_97) 
);
defparam n1839_s88.INIT=16'h3500;
  LUT3 n1839_s89 (
    .F(n1839_93),
    .I0(n1839_94),
    .I1(n1838_94),
    .I2(n553_30) 
);
defparam n1839_s89.INIT=8'h3A;
  LUT4 n1840_s88 (
    .F(n1840_92),
    .I0(ff_sy[4]),
    .I1(ff_sy[5]),
    .I2(ff_next_vram1_3_9),
    .I3(n1836_97) 
);
defparam n1840_s88.INIT=16'hCA00;
  LUT3 n1840_s89 (
    .F(n1840_93),
    .I0(n1840_94),
    .I1(n1839_94),
    .I2(n553_30) 
);
defparam n1840_s89.INIT=8'h3A;
  LUT4 n1841_s88 (
    .F(n1841_92),
    .I0(ff_sy[3]),
    .I1(ff_sy[4]),
    .I2(ff_next_vram1_3_9),
    .I3(n1836_97) 
);
defparam n1841_s88.INIT=16'h3500;
  LUT3 n1841_s89 (
    .F(n1841_93),
    .I0(n1841_94),
    .I1(n1840_94),
    .I2(n553_30) 
);
defparam n1841_s89.INIT=8'h3A;
  LUT4 n1842_s88 (
    .F(n1842_92),
    .I0(ff_sy[2]),
    .I1(ff_sy[3]),
    .I2(ff_next_vram1_3_9),
    .I3(n1836_97) 
);
defparam n1842_s88.INIT=16'hCA00;
  LUT3 n1842_s89 (
    .F(n1842_93),
    .I0(n1842_94),
    .I1(n1841_94),
    .I2(n553_30) 
);
defparam n1842_s89.INIT=8'h3A;
  LUT4 n1843_s88 (
    .F(n1843_92),
    .I0(ff_sy[1]),
    .I1(ff_sy[2]),
    .I2(ff_next_vram1_3_9),
    .I3(n1836_97) 
);
defparam n1843_s88.INIT=16'h3500;
  LUT3 n1843_s89 (
    .F(n1843_93),
    .I0(n1844_92),
    .I1(n1842_94),
    .I2(n553_30) 
);
defparam n1843_s89.INIT=8'h3A;
  LUT4 n1844_s88 (
    .F(n1844_92),
    .I0(ff_dy[1]),
    .I1(ff_dy[2]),
    .I2(n1836_97),
    .I3(ff_next_vram1_3_9) 
);
defparam n1844_s88.INIT=16'h0305;
  LUT2 n1844_s89 (
    .F(n1844_93),
    .I0(n1845_93),
    .I1(n1844_94) 
);
defparam n1844_s89.INIT=4'h1;
  LUT4 n1845_s88 (
    .F(n1845_92),
    .I0(n1845_95),
    .I1(ff_sy[0]),
    .I2(ff_next_vram1_3_9),
    .I3(n1836_97) 
);
defparam n1845_s88.INIT=16'hCA00;
  LUT4 n1845_s89 (
    .F(n1845_93),
    .I0(ff_sy[0]),
    .I1(ff_sy[1]),
    .I2(ff_next_vram1_3_9),
    .I3(n1836_97) 
);
defparam n1845_s89.INIT=16'h3500;
  LUT3 n1845_s90 (
    .F(n1845_94),
    .I0(n1846_92),
    .I1(n1844_94),
    .I2(n553_30) 
);
defparam n1845_s90.INIT=8'h3A;
  LUT4 n1846_s88 (
    .F(n1846_92),
    .I0(n1846_94),
    .I1(ff_dy[0]),
    .I2(n1836_97),
    .I3(ff_next_vram1_3_9) 
);
defparam n1846_s88.INIT=16'h0C0A;
  LUT4 n1846_s89 (
    .F(n1846_93),
    .I0(n1846_95),
    .I1(n1846_96),
    .I2(n1846_97),
    .I3(n1836_97) 
);
defparam n1846_s89.INIT=16'hEE0F;
  LUT3 n1849_s88 (
    .F(n1849_92),
    .I0(n1849_95),
    .I1(w_status_border_position[3]),
    .I2(n1836_105) 
);
defparam n1849_s88.INIT=8'h35;
  LUT3 n1849_s89 (
    .F(n1849_93),
    .I0(n1849_96),
    .I1(w_status_border_position[4]),
    .I2(n1836_105) 
);
defparam n1849_s89.INIT=8'h35;
  LUT4 n1849_s90 (
    .F(n1849_94),
    .I0(n1849_97),
    .I1(n1848_93),
    .I2(n1836_97),
    .I3(n553_30) 
);
defparam n1849_s90.INIT=16'h0CFA;
  LUT3 n1850_s88 (
    .F(n1850_92),
    .I0(n1850_94),
    .I1(w_status_border_position[2]),
    .I2(n1836_105) 
);
defparam n1850_s88.INIT=8'h35;
  LUT4 n1850_s89 (
    .F(n1850_93),
    .I0(n1850_95),
    .I1(n1849_97),
    .I2(n1836_97),
    .I3(n553_30) 
);
defparam n1850_s89.INIT=16'h0CFA;
  LUT4 n1851_s88 (
    .F(n1851_92),
    .I0(n1851_94),
    .I1(w_status_border_position[1]),
    .I2(n1836_105),
    .I3(n1836_97) 
);
defparam n1851_s88.INIT=16'hCA00;
  LUT4 n1851_s89 (
    .F(n1851_93),
    .I0(n1836_97),
    .I1(n1850_95),
    .I2(n1851_95),
    .I3(n553_30) 
);
defparam n1851_s89.INIT=16'hBBF0;
  LUT4 n1852_s88 (
    .F(n1852_92),
    .I0(w_status_border_position[0]),
    .I1(ff_display_color_7_9),
    .I2(n1852_97),
    .I3(n1852_95) 
);
defparam n1852_s88.INIT=16'h0D31;
  LUT4 n1852_s89 (
    .F(n1852_93),
    .I0(n1836_97),
    .I1(n1836_95),
    .I2(n1851_95),
    .I3(n553_30) 
);
defparam n1852_s89.INIT=16'hF0BB;
  LUT2 ff_read_color_s4 (
    .F(ff_read_color_9),
    .I0(ff_state[0]),
    .I1(n1297_6) 
);
defparam ff_read_color_s4.INIT=4'h8;
  LUT4 ff_read_color_s5 (
    .F(ff_read_color_10),
    .I0(ff_status_register_pointer[3]),
    .I1(ff_status_register_pointer[2]),
    .I2(n959_41),
    .I3(n1061_22) 
);
defparam ff_read_color_s5.INIT=16'h4000;
  LUT4 ff_transfer_ready_s4 (
    .F(ff_transfer_ready_7),
    .I0(ff_cache_vram_wdata_7_17),
    .I1(ff_transfer_ready_9),
    .I2(ff_command[2]),
    .I3(ff_transfer_ready_10) 
);
defparam ff_transfer_ready_s4.INIT=16'hCA00;
  LUT4 ff_transfer_ready_s5 (
    .F(ff_transfer_ready_8),
    .I0(ff_count_valid),
    .I1(ff_start),
    .I2(ff_transfer_ready_11),
    .I3(n1297_8) 
);
defparam ff_transfer_ready_s5.INIT=16'h001F;
  LUT4 n1930_s5 (
    .F(n1930_11),
    .I0(ff_cache_vram_valid),
    .I1(ff_state[5]),
    .I2(ff_cache_vram_wdata_7_17),
    .I3(w_cache_flush_end) 
);
defparam n1930_s5.INIT=16'h4000;
  LUT4 n1930_s6 (
    .F(n1930_12),
    .I0(n1930_14),
    .I1(n1930_15),
    .I2(n1938_31),
    .I3(n1930_16) 
);
defparam n1930_s6.INIT=16'hF800;
  LUT4 ff_source_7_s3 (
    .F(ff_source_7_7),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(n1866_107),
    .I3(ff_state[4]) 
);
defparam ff_source_7_s3.INIT=16'h7F00;
  LUT4 ff_source_7_s4 (
    .F(ff_source_7_8),
    .I0(n1932_14),
    .I1(n1861_114),
    .I2(n1865_127),
    .I3(n1930_16) 
);
defparam ff_source_7_s4.INIT=16'h1000;
  LUT4 ff_dx_8_s4 (
    .F(ff_dx_8_9),
    .I0(ff_dx_8_11),
    .I1(ff_dx_8_12),
    .I2(ff_dx_8_13),
    .I3(n1278_9) 
);
defparam ff_dx_8_s4.INIT=16'h7F00;
  LUT2 ff_dx_8_s5 (
    .F(ff_dx_8_10),
    .I0(ff_start),
    .I1(n639_6) 
);
defparam ff_dx_8_s5.INIT=4'h4;
  LUT3 ff_cache_vram_wdata_7_s7 (
    .F(ff_cache_vram_wdata_7_12),
    .I0(ff_next_state_5_19),
    .I1(ff_cache_vram_wdata_7_15),
    .I2(ff_state[4]) 
);
defparam ff_cache_vram_wdata_7_s7.INIT=8'h3A;
  LUT2 ff_cache_vram_wdata_7_s9 (
    .F(ff_cache_vram_wdata_7_14),
    .I0(ff_cache_vram_valid),
    .I1(ff_start) 
);
defparam ff_cache_vram_wdata_7_s9.INIT=4'h1;
  LUT3 ff_next_state_5_s10 (
    .F(ff_next_state_5_14),
    .I0(ff_source_7_7),
    .I1(ff_reset_n2_1),
    .I2(ff_cache_vram_address_16_14) 
);
defparam ff_next_state_5_s10.INIT=8'h40;
  LUT4 ff_state_5_s7 (
    .F(ff_state_5_12),
    .I0(ff_state_5_14),
    .I1(ff_state[5]),
    .I2(ff_cache_vram_valid),
    .I3(ff_start) 
);
defparam ff_state_5_s7.INIT=16'h00F4;
  LUT4 ff_state_5_s8 (
    .F(ff_state_5_13),
    .I0(ff_read_color_9),
    .I1(ff_state_5_19),
    .I2(ff_state_5_16),
    .I3(n1936_11) 
);
defparam ff_state_5_s8.INIT=16'h00F8;
  LUT4 ff_cache_flush_start_s7 (
    .F(ff_cache_flush_start_12),
    .I0(ff_cache_flush_start_13),
    .I1(ff_cache_flush_start_14),
    .I2(ff_cache_vram_valid),
    .I3(ff_state[5]) 
);
defparam ff_cache_flush_start_s7.INIT=16'h0C05;
  LUT4 ff_cache_vram_valid_s8 (
    .F(ff_cache_vram_valid_13),
    .I0(ff_cache_vram_valid),
    .I1(ff_next_state_5_21),
    .I2(ff_cache_vram_write_16),
    .I3(ff_start) 
);
defparam ff_cache_vram_valid_s8.INIT=16'h00FE;
  LUT4 ff_count_valid_s8 (
    .F(ff_count_valid_13),
    .I0(ff_source_7_7),
    .I1(n1930_14),
    .I2(n1938_31),
    .I3(ff_count_valid_15) 
);
defparam ff_count_valid_s8.INIT=16'h0D00;
  LUT4 ff_count_valid_s9 (
    .F(ff_count_valid_14),
    .I0(n1865_130),
    .I1(n1930_15),
    .I2(n1297_6),
    .I3(ff_state[5]) 
);
defparam ff_count_valid_s9.INIT=16'h0700;
  LUT4 ff_cache_vram_write_s12 (
    .F(ff_cache_vram_write_16),
    .I0(n1297_6),
    .I1(n1932_15),
    .I2(ff_cache_vram_wdata_7_17),
    .I3(ff_state[5]) 
);
defparam ff_cache_vram_write_s12.INIT=16'h0FEE;
  LUT2 n1866_s92 (
    .F(n1866_106),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam n1866_s92.INIT=4'h1;
  LUT2 n1866_s93 (
    .F(n1866_107),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n1866_s93.INIT=4'h1;
  LUT2 n1863_s102 (
    .F(n1863_118),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam n1863_s102.INIT=4'h8;
  LUT4 n1863_s103 (
    .F(n1863_119),
    .I0(ff_next_state[3]),
    .I1(ff_display_color_7_9),
    .I2(ff_dx[8]),
    .I3(ff_state[0]) 
);
defparam n1863_s103.INIT=16'h1000;
  LUT4 n1863_s104 (
    .F(n1863_120),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(n1863_121),
    .I3(ff_state[4]) 
);
defparam n1863_s104.INIT=16'h00FB;
  LUT3 n1861_s99 (
    .F(n1861_113),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]) 
);
defparam n1861_s99.INIT=8'hB0;
  LUT2 n1861_s100 (
    .F(n1861_114),
    .I0(ff_state[1]),
    .I1(ff_state[3]) 
);
defparam n1861_s100.INIT=4'h8;
  LUT4 n1861_s101 (
    .F(n1861_115),
    .I0(ff_display_color_7_9),
    .I1(ff_next_state[5]),
    .I2(ff_dx[8]),
    .I3(n1861_117) 
);
defparam n1861_s101.INIT=16'hBF00;
  LUT2 n1818_s127 (
    .F(n1818_153),
    .I0(ff_state[5]),
    .I1(ff_state_0_15) 
);
defparam n1818_s127.INIT=4'h1;
  LUT4 n1479_s3 (
    .F(n1479_8),
    .I0(w_cache_vram_rdata[4]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_xsel[0]),
    .I3(n517_4) 
);
defparam n1479_s3.INIT=16'hCCCA;
  LUT2 n1479_s4 (
    .F(n1479_9),
    .I0(reg_screen_mode[2]),
    .I1(ff_display_color_7_9) 
);
defparam n1479_s4.INIT=4'h8;
  LUT4 n1478_s3 (
    .F(n1478_8),
    .I0(w_cache_vram_rdata[5]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_xsel[0]),
    .I3(n517_4) 
);
defparam n1478_s3.INIT=16'hCCCA;
  LUT2 n1477_s3 (
    .F(n1477_8),
    .I0(ff_xsel[0]),
    .I1(n553_30) 
);
defparam n1477_s3.INIT=4'h1;
  LUT3 n1383_s4 (
    .F(n1383_9),
    .I0(ff_start),
    .I1(ff_count_valid),
    .I2(ff_transfer_ready_11) 
);
defparam n1383_s4.INIT=8'h40;
  LUT3 n1826_s88 (
    .F(n1826_94),
    .I0(n1826_112),
    .I1(n1826_97),
    .I2(n1826_110) 
);
defparam n1826_s88.INIT=8'h35;
  LUT3 n1826_s89 (
    .F(n1826_95),
    .I0(n1826_97),
    .I1(ff_read_byte[0]),
    .I2(n1826_114) 
);
defparam n1826_s89.INIT=8'hAC;
  LUT4 n1825_s87 (
    .F(n1825_93),
    .I0(n1825_103),
    .I1(ff_color[1]),
    .I2(ff_state[4]),
    .I3(n1863_118) 
);
defparam n1825_s87.INIT=16'h0503;
  LUT2 n1825_s88 (
    .F(n1825_94),
    .I0(n1826_110),
    .I1(n1825_97) 
);
defparam n1825_s88.INIT=4'h8;
  LUT4 n1825_s89 (
    .F(n1825_95),
    .I0(n1825_97),
    .I1(ff_read_byte[1]),
    .I2(n1826_114),
    .I3(ff_state[4]) 
);
defparam n1825_s89.INIT=16'h5300;
  LUT4 n1824_s85 (
    .F(n1824_91),
    .I0(n1824_94),
    .I1(n1826_97),
    .I2(n1824_95),
    .I3(n553_30) 
);
defparam n1824_s85.INIT=16'h0C0A;
  LUT4 n1824_s86 (
    .F(n1824_92),
    .I0(n1824_101),
    .I1(n1824_94),
    .I2(n517_4),
    .I3(n1821_93) 
);
defparam n1824_s86.INIT=16'h3500;
  LUT4 n1824_s87 (
    .F(n1824_93),
    .I0(ff_color[2]),
    .I1(ff_read_byte[2]),
    .I2(n1821_93),
    .I3(ff_state[4]) 
);
defparam n1824_s87.INIT=16'h0305;
  LUT4 n1823_s85 (
    .F(n1823_91),
    .I0(n1823_94),
    .I1(ff_read_byte[3]),
    .I2(n1825_97),
    .I3(n1823_95) 
);
defparam n1823_s85.INIT=16'h0FBB;
  LUT4 n1823_s87 (
    .F(n1823_93),
    .I0(n1823_105),
    .I1(n1823_97),
    .I2(n1823_98),
    .I3(n1821_93) 
);
defparam n1823_s87.INIT=16'hBB0F;
  LUT4 n1822_s85 (
    .F(n1822_91),
    .I0(n1826_97),
    .I1(ff_read_byte[4]),
    .I2(n1822_94),
    .I3(n1823_107) 
);
defparam n1822_s85.INIT=16'h3500;
  LUT4 n1822_s86 (
    .F(n1822_92),
    .I0(n1822_101),
    .I1(n1821_93),
    .I2(n517_4),
    .I3(n1822_96) 
);
defparam n1822_s86.INIT=16'h4000;
  LUT4 n1822_s87 (
    .F(n1822_93),
    .I0(ff_color[4]),
    .I1(ff_read_byte[4]),
    .I2(n1821_93),
    .I3(ff_state[4]) 
);
defparam n1822_s87.INIT=16'h0305;
  LUT3 n1821_s85 (
    .F(n1821_91),
    .I0(ff_color[5]),
    .I1(ff_read_byte[5]),
    .I2(ff_state[4]) 
);
defparam n1821_s85.INIT=8'hCA;
  LUT4 n1821_s86 (
    .F(n1821_92),
    .I0(n1822_94),
    .I1(n1825_97),
    .I2(n1821_102),
    .I3(n1821_95) 
);
defparam n1821_s86.INIT=16'h004F;
  LUT4 n1821_s87 (
    .F(n1821_93),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1821_s87.INIT=16'hC788;
  LUT4 n1820_s85 (
    .F(n1820_91),
    .I0(n1824_94),
    .I1(n1826_97),
    .I2(n553_30),
    .I3(n1820_101) 
);
defparam n1820_s85.INIT=16'h3500;
  LUT2 n1820_s86 (
    .F(n1820_92),
    .I0(n1820_95),
    .I1(n1820_96) 
);
defparam n1820_s86.INIT=4'h4;
  LUT4 n1820_s87 (
    .F(n1820_93),
    .I0(ff_color[6]),
    .I1(ff_read_byte[6]),
    .I2(n1821_93),
    .I3(ff_state[4]) 
);
defparam n1820_s87.INIT=16'h0C0A;
  LUT4 n1819_s87 (
    .F(n1819_93),
    .I0(n553_30),
    .I1(ff_dx[0]),
    .I2(n1823_97),
    .I3(n1823_107) 
);
defparam n1819_s87.INIT=16'hEF00;
  LUT4 n1819_s88 (
    .F(n1819_94),
    .I0(n553_30),
    .I1(n1825_97),
    .I2(ff_read_byte[7]),
    .I3(n1819_96) 
);
defparam n1819_s88.INIT=16'h770F;
  LUT4 n1819_s89 (
    .F(n1819_95),
    .I0(n1819_97),
    .I1(n1819_98),
    .I2(ff_state[5]),
    .I3(n1819_99) 
);
defparam n1819_s89.INIT=16'h000D;
  LUT4 n1934_s8 (
    .F(n1934_13),
    .I0(ff_state[0]),
    .I1(n1934_16),
    .I2(ff_state[3]),
    .I3(n1935_15) 
);
defparam n1934_s8.INIT=16'hCDC0;
  LUT4 n1934_s9 (
    .F(n1934_14),
    .I0(n1934_17),
    .I1(n1936_11),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n1934_s9.INIT=16'h0D00;
  LUT4 n1934_s10 (
    .F(n1934_15),
    .I0(n1937_17),
    .I1(n1937_16),
    .I2(n1934_22),
    .I3(n1934_19) 
);
defparam n1934_s10.INIT=16'h001F;
  LUT2 n1933_s9 (
    .F(n1933_14),
    .I0(n1936_11),
    .I1(n1933_18) 
);
defparam n1933_s9.INIT=4'h2;
  LUT4 n1933_s10 (
    .F(n1933_15),
    .I0(n1933_26),
    .I1(n1937_20),
    .I2(n1930_14),
    .I3(ff_state[4]) 
);
defparam n1933_s10.INIT=16'h0D00;
  LUT4 n1933_s12 (
    .F(n1933_17),
    .I0(ff_state[1]),
    .I1(n1937_17),
    .I2(n1933_21),
    .I3(n1935_41) 
);
defparam n1933_s12.INIT=16'h4F00;
  LUT2 n1932_s9 (
    .F(n1932_14),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam n1932_s9.INIT=4'h1;
  LUT3 n1932_s10 (
    .F(n1932_15),
    .I0(n1935_16),
    .I1(ff_state[4]),
    .I2(n1932_18) 
);
defparam n1932_s10.INIT=8'h40;
  LUT2 n1932_s11 (
    .F(n1932_16),
    .I0(ff_display_color_7_9),
    .I1(n1932_19) 
);
defparam n1932_s11.INIT=4'h4;
  LUT2 n1931_s8 (
    .F(n1931_13),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n1931_s8.INIT=4'h4;
  LUT4 n1931_s9 (
    .F(n1931_14),
    .I0(ff_next_state[3]),
    .I1(ff_next_state[4]),
    .I2(ff_next_state[5]),
    .I3(n1931_15) 
);
defparam n1931_s9.INIT=16'h8000;
  LUT4 n1930_s7 (
    .F(n1930_13),
    .I0(n1930_17),
    .I1(n1930_18),
    .I2(n1930_19),
    .I3(n1930_20) 
);
defparam n1930_s7.INIT=16'h8000;
  LUT4 n1929_s9 (
    .F(n1929_14),
    .I0(n1929_16),
    .I1(ff_state[0]),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n1929_s9.INIT=16'h053F;
  LUT4 n1929_s10 (
    .F(n1929_15),
    .I0(n1930_13),
    .I1(ff_eq),
    .I2(ff_state[5]),
    .I3(n1932_14) 
);
defparam n1929_s10.INIT=16'h0D00;
  LUT2 w_next_1_s3 (
    .F(w_next_1_8),
    .I0(reg_screen_mode[2]),
    .I1(ff_display_color_7_9) 
);
defparam w_next_1_s3.INIT=4'h4;
  LUT4 n1864_s99 (
    .F(n1864_115),
    .I0(ff_next_state[2]),
    .I1(ff_display_color_7_9),
    .I2(ff_dx[8]),
    .I3(ff_state[0]) 
);
defparam n1864_s99.INIT=16'h1000;
  LUT4 n1862_s93 (
    .F(n1862_107),
    .I0(ff_display_color_7_9),
    .I1(ff_next_state[4]),
    .I2(ff_dx[8]),
    .I3(n1861_117) 
);
defparam n1862_s93.INIT=16'hBF00;
  LUT4 n1862_s94 (
    .F(n1862_108),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1862_s94.INIT=16'hE300;
  LUT2 n1865_s107 (
    .F(n1865_127),
    .I0(ff_state[2]),
    .I1(ff_state[0]) 
);
defparam n1865_s107.INIT=4'h4;
  LUT3 n317_s3 (
    .F(n317_6),
    .I0(ff_command[3]),
    .I1(ff_start),
    .I2(n317_8) 
);
defparam n317_s3.INIT=8'h80;
  LUT4 n317_s4 (
    .F(n317_7),
    .I0(ff_command[0]),
    .I1(ff_command[3]),
    .I2(ff_command[2]),
    .I3(ff_command[1]) 
);
defparam n317_s4.INIT=16'h1000;
  LUT3 n359_s3 (
    .F(n359_6),
    .I0(ff_nx[4]),
    .I1(n359_9),
    .I2(n359_10) 
);
defparam n359_s3.INIT=8'h40;
  LUT4 n359_s4 (
    .F(n359_7),
    .I0(ff_display_color_7_9),
    .I1(w_next_dx[8]),
    .I2(w_next_dx[9]),
    .I3(n359_11) 
);
defparam n359_s4.INIT=16'hF400;
  LUT4 n359_s5 (
    .F(n359_8),
    .I0(ff_display_color_7_9),
    .I1(w_next_sx[8]),
    .I2(w_next_sx[9]),
    .I3(n317_8) 
);
defparam n359_s5.INIT=16'h00F4;
  LUT4 n604_s5 (
    .F(n604_8),
    .I0(n359_6),
    .I1(n359_7),
    .I2(n359_8),
    .I3(n1043_9) 
);
defparam n604_s5.INIT=16'h0100;
  LUT2 n639_s2 (
    .F(n639_5),
    .I0(ff_maj),
    .I1(ff_dx_8_9) 
);
defparam n639_s2.INIT=4'h4;
  LUT4 n639_s3 (
    .F(n639_6),
    .I0(ff_command[3]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_command[0]) 
);
defparam n639_s3.INIT=16'h4000;
  LUT3 n1036_s4 (
    .F(n1036_7),
    .I0(n1038_4),
    .I1(reg_nx[8]),
    .I2(n1036_10) 
);
defparam n1036_s4.INIT=8'h41;
  LUT2 n1036_s5 (
    .F(n1036_8),
    .I0(ff_nx[4]),
    .I1(n359_9) 
);
defparam n1036_s5.INIT=4'h4;
  LUT3 n1036_s6 (
    .F(n1036_9),
    .I0(ff_nx[5]),
    .I1(ff_nx[6]),
    .I2(ff_nx[7]) 
);
defparam n1036_s6.INIT=8'h01;
  LUT3 n1036_s7 (
    .F(n1036_10),
    .I0(reg_nx[7]),
    .I1(n1037_7),
    .I2(n1037_11) 
);
defparam n1036_s7.INIT=8'h40;
  LUT4 n1037_s4 (
    .F(n1037_7),
    .I0(reg_nx[6]),
    .I1(reg_nx[5]),
    .I2(reg_nx[4]),
    .I3(reg_nx[3]) 
);
defparam n1037_s4.INIT=16'h0001;
  LUT4 n1037_s6 (
    .F(n1037_9),
    .I0(ff_nx[5]),
    .I1(ff_nx[6]),
    .I2(n1036_8),
    .I3(ff_nx[7]) 
);
defparam n1037_s6.INIT=16'hEF10;
  LUT4 n1038_s4 (
    .F(n1038_7),
    .I0(reg_nx[3]),
    .I1(reg_nx[2]),
    .I2(n639_6),
    .I3(n1042_6) 
);
defparam n1038_s4.INIT=16'h0100;
  LUT4 n1038_s5 (
    .F(n1038_8),
    .I0(ff_nx[5]),
    .I1(n1036_8),
    .I2(ff_nx[6]),
    .I3(ff_dx_8_10) 
);
defparam n1038_s5.INIT=16'hB400;
  LUT4 n1041_s3 (
    .F(n1041_6),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_nx[2]),
    .I3(ff_nx[3]) 
);
defparam n1041_s3.INIT=16'hFE01;
  LUT2 n1042_s3 (
    .F(n1042_6),
    .I0(reg_nx[1]),
    .I1(reg_nx[0]) 
);
defparam n1042_s3.INIT=4'h1;
  LUT4 n1042_s4 (
    .F(n1042_7),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_nx[2]),
    .I3(ff_dx_8_10) 
);
defparam n1042_s4.INIT=16'hE100;
  LUT4 n1043_s5 (
    .F(n1043_8),
    .I0(n1043_10),
    .I1(reg_nx[1]),
    .I2(reg_nx[0]),
    .I3(n1038_4) 
);
defparam n1043_s5.INIT=16'h00BE;
  LUT2 n1043_s6 (
    .F(n1043_9),
    .I0(ff_start),
    .I1(n639_6) 
);
defparam n1043_s6.INIT=4'h1;
  LUT3 n1044_s4 (
    .F(n1044_7),
    .I0(reg_nx[0]),
    .I1(n1038_4),
    .I2(w_next[0]) 
);
defparam n1044_s4.INIT=8'h10;
  LUT3 n1044_s5 (
    .F(n1044_8),
    .I0(w_next[0]),
    .I1(reg_nx[0]),
    .I2(n639_6) 
);
defparam n1044_s5.INIT=8'h3D;
  LUT2 n1077_s4 (
    .F(n1077_7),
    .I0(w_register_write),
    .I1(n639_6) 
);
defparam n1077_s4.INIT=4'h1;
  LUT2 n1163_s2 (
    .F(n1163_5),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]) 
);
defparam n1163_s2.INIT=4'h1;
  LUT4 n1297_s3 (
    .F(n1297_6),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1297_s3.INIT=16'h0001;
  LUT4 n1935_s12 (
    .F(n1935_15),
    .I0(n359_6),
    .I1(n1935_22),
    .I2(n1866_106),
    .I3(n1935_23) 
);
defparam n1935_s12.INIT=16'h1000;
  LUT3 n1935_s13 (
    .F(n1935_16),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[0]) 
);
defparam n1935_s13.INIT=8'h10;
  LUT3 n1935_s14 (
    .F(n1935_17),
    .I0(ff_state[2]),
    .I1(ff_state[4]),
    .I2(n1935_24) 
);
defparam n1935_s14.INIT=8'hE7;
  LUT4 n1935_s16 (
    .F(n1935_19),
    .I0(n1935_21),
    .I1(n1935_26),
    .I2(n1938_12),
    .I3(n1935_27) 
);
defparam n1935_s16.INIT=16'h00EF;
  LUT4 n1936_s11 (
    .F(n1936_14),
    .I0(ff_ny[6]),
    .I1(ff_ny[7]),
    .I2(n1167_4),
    .I3(n1936_18) 
);
defparam n1936_s11.INIT=16'h1000;
  LUT4 n1936_s12 (
    .F(n1936_15),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[4]),
    .I3(ff_state[3]) 
);
defparam n1936_s12.INIT=16'h471E;
  LUT4 n1936_s14 (
    .F(n1936_17),
    .I0(ff_command[3]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_start) 
);
defparam n1936_s14.INIT=16'h3D00;
  LUT4 n1937_s10 (
    .F(n1937_13),
    .I0(ff_next_state_5_17),
    .I1(n1937_24),
    .I2(ff_state[4]),
    .I3(ff_state[3]) 
);
defparam n1937_s10.INIT=16'h0FFB;
  LUT3 n1937_s11 (
    .F(n1937_14),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]) 
);
defparam n1937_s11.INIT=8'h3D;
  LUT4 n1937_s12 (
    .F(n1937_15),
    .I0(n1937_37),
    .I1(ff_state[2]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1937_s12.INIT=16'hDFF3;
  LUT2 n1937_s13 (
    .F(n1937_16),
    .I0(ff_state[2]),
    .I1(ff_state[4]) 
);
defparam n1937_s13.INIT=4'h8;
  LUT4 n1937_s14 (
    .F(n1937_17),
    .I0(n359_7),
    .I1(n359_8),
    .I2(n359_6),
    .I3(n1937_26) 
);
defparam n1937_s14.INIT=16'hFE00;
  LUT2 n1937_s16 (
    .F(n1937_19),
    .I0(ff_start),
    .I1(ff_state[5]) 
);
defparam n1937_s16.INIT=4'h4;
  LUT4 n1937_s17 (
    .F(n1937_20),
    .I0(ff_state[0]),
    .I1(n359_6),
    .I2(n1935_22),
    .I3(n1935_23) 
);
defparam n1937_s17.INIT=16'h0100;
  LUT4 n1937_s18 (
    .F(n1937_21),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[3]) 
);
defparam n1937_s18.INIT=16'h000D;
  LUT4 n1937_s20 (
    .F(n1937_23),
    .I0(ff_command[2]),
    .I1(ff_command[3]),
    .I2(ff_command[1]),
    .I3(ff_start) 
);
defparam n1937_s20.INIT=16'hF100;
  LUT4 n1938_s11 (
    .F(n1938_14),
    .I0(ff_state[0]),
    .I1(n359_6),
    .I2(n1935_22),
    .I3(n1938_20) 
);
defparam n1938_s11.INIT=16'h0100;
  LUT3 n1938_s14 (
    .F(n1938_17),
    .I0(n1938_25),
    .I1(n1930_14),
    .I2(n1938_27) 
);
defparam n1938_s14.INIT=8'h0D;
  LUT4 n1938_s15 (
    .F(n1938_18),
    .I0(ff_next_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n1936_24) 
);
defparam n1938_s15.INIT=16'h2C00;
  LUT4 n1938_s16 (
    .F(n1938_19),
    .I0(ff_command[3]),
    .I1(ff_command[2]),
    .I2(ff_command[0]),
    .I3(ff_start) 
);
defparam n1938_s16.INIT=16'h0E00;
  LUT3 n1836_s94 (
    .F(n1836_98),
    .I0(ff_dx[2]),
    .I1(ff_dx[1]),
    .I2(reg_screen_mode[2]) 
);
defparam n1836_s94.INIT=8'hCA;
  LUT4 n1836_s96 (
    .F(n1836_100),
    .I0(ff_dy[9]),
    .I1(ff_dy[8]),
    .I2(n1836_97),
    .I3(ff_next_vram1_3_9) 
);
defparam n1836_s96.INIT=16'h0A0C;
  LUT4 n1836_s97 (
    .F(n1836_101),
    .I0(ff_state[3]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[0]) 
);
defparam n1836_s97.INIT=16'hB7CA;
  LUT4 n1837_s91 (
    .F(n1837_95),
    .I0(ff_dy[7]),
    .I1(ff_dy[8]),
    .I2(n1836_97),
    .I3(ff_next_vram1_3_9) 
);
defparam n1837_s91.INIT=16'h0305;
  LUT4 n1838_s90 (
    .F(n1838_94),
    .I0(ff_dy[6]),
    .I1(ff_dy[7]),
    .I2(n1836_97),
    .I3(ff_next_vram1_3_9) 
);
defparam n1838_s90.INIT=16'h0C0A;
  LUT4 n1839_s90 (
    .F(n1839_94),
    .I0(ff_dy[5]),
    .I1(ff_dy[6]),
    .I2(n1836_97),
    .I3(ff_next_vram1_3_9) 
);
defparam n1839_s90.INIT=16'h0305;
  LUT4 n1840_s90 (
    .F(n1840_94),
    .I0(ff_dy[4]),
    .I1(ff_dy[5]),
    .I2(n1836_97),
    .I3(ff_next_vram1_3_9) 
);
defparam n1840_s90.INIT=16'h0C0A;
  LUT4 n1841_s90 (
    .F(n1841_94),
    .I0(ff_dy[3]),
    .I1(ff_dy[4]),
    .I2(n1836_97),
    .I3(ff_next_vram1_3_9) 
);
defparam n1841_s90.INIT=16'h0305;
  LUT4 n1842_s90 (
    .F(n1842_94),
    .I0(ff_dy[2]),
    .I1(ff_dy[3]),
    .I2(n1836_97),
    .I3(ff_next_vram1_3_9) 
);
defparam n1842_s90.INIT=16'h0C0A;
  LUT4 n1844_s90 (
    .F(n1844_94),
    .I0(ff_dy[0]),
    .I1(ff_dy[1]),
    .I2(n1836_97),
    .I3(ff_next_vram1_3_9) 
);
defparam n1844_s90.INIT=16'h0305;
  LUT3 n1845_s91 (
    .F(n1845_95),
    .I0(w_status_border_position[8]),
    .I1(w_status_border_position[7]),
    .I2(ff_display_color_7_9) 
);
defparam n1845_s91.INIT=8'hAC;
  LUT3 n1846_s90 (
    .F(n1846_94),
    .I0(ff_dx[8]),
    .I1(ff_dx[7]),
    .I2(ff_display_color_7_9) 
);
defparam n1846_s90.INIT=8'hAC;
  LUT2 n1846_s91 (
    .F(n1846_95),
    .I0(w_status_border_position[6]),
    .I1(n1836_105) 
);
defparam n1846_s91.INIT=4'h8;
  LUT3 n1846_s92 (
    .F(n1846_96),
    .I0(n1852_97),
    .I1(ff_display_color_7_9),
    .I2(n1846_98) 
);
defparam n1846_s92.INIT=8'hAC;
  LUT3 n1846_s93 (
    .F(n1846_97),
    .I0(n1846_99),
    .I1(ff_dx[6]),
    .I2(n1836_105) 
);
defparam n1846_s93.INIT=8'h35;
  LUT3 n1847_s89 (
    .F(n1847_93),
    .I0(n1847_95),
    .I1(ff_dx[5]),
    .I2(n1836_105) 
);
defparam n1847_s89.INIT=8'h35;
  LUT3 n1847_s90 (
    .F(n1847_94),
    .I0(n1847_96),
    .I1(w_status_border_position[5]),
    .I2(n1836_105) 
);
defparam n1847_s90.INIT=8'h35;
  LUT3 n1848_s89 (
    .F(n1848_93),
    .I0(n1848_94),
    .I1(ff_dx[4]),
    .I2(n1836_105) 
);
defparam n1848_s89.INIT=8'h35;
  LUT3 n1849_s91 (
    .F(n1849_95),
    .I0(w_status_border_position[5]),
    .I1(w_status_border_position[4]),
    .I2(reg_screen_mode[2]) 
);
defparam n1849_s91.INIT=8'hCA;
  LUT3 n1849_s92 (
    .F(n1849_96),
    .I0(w_status_border_position[6]),
    .I1(w_status_border_position[5]),
    .I2(reg_screen_mode[2]) 
);
defparam n1849_s92.INIT=8'hCA;
  LUT3 n1849_s93 (
    .F(n1849_97),
    .I0(n1849_98),
    .I1(ff_dx[3]),
    .I2(n1836_105) 
);
defparam n1849_s93.INIT=8'h35;
  LUT3 n1850_s90 (
    .F(n1850_94),
    .I0(w_status_border_position[4]),
    .I1(w_status_border_position[3]),
    .I2(reg_screen_mode[2]) 
);
defparam n1850_s90.INIT=8'hCA;
  LUT3 n1850_s91 (
    .F(n1850_95),
    .I0(n1850_96),
    .I1(ff_dx[2]),
    .I2(n1836_105) 
);
defparam n1850_s91.INIT=8'h35;
  LUT3 n1851_s90 (
    .F(n1851_94),
    .I0(w_status_border_position[3]),
    .I1(w_status_border_position[2]),
    .I2(reg_screen_mode[2]) 
);
defparam n1851_s90.INIT=8'hCA;
  LUT4 n1851_s91 (
    .F(n1851_95),
    .I0(n1851_96),
    .I1(ff_dx[1]),
    .I2(n1836_97),
    .I3(n1836_105) 
);
defparam n1851_s91.INIT=16'h0C0A;
  LUT4 n1852_s91 (
    .F(n1852_95),
    .I0(w_status_border_position[2]),
    .I1(reg_screen_mode[3]),
    .I2(w_status_border_position[1]),
    .I3(reg_screen_mode[2]) 
);
defparam n1852_s91.INIT=16'hC355;
  LUT4 ff_transfer_ready_s6 (
    .F(ff_transfer_ready_9),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[3]),
    .I3(n1937_16) 
);
defparam ff_transfer_ready_s6.INIT=16'h4000;
  LUT4 ff_transfer_ready_s7 (
    .F(ff_transfer_ready_10),
    .I0(ff_state[5]),
    .I1(ff_command[1]),
    .I2(ff_command[3]),
    .I3(ff_command[0]) 
);
defparam ff_transfer_ready_s7.INIT=16'h4000;
  LUT4 ff_transfer_ready_s8 (
    .F(ff_transfer_ready_11),
    .I0(ff_command[0]),
    .I1(ff_command[2]),
    .I2(ff_command[1]),
    .I3(ff_command[3]) 
);
defparam ff_transfer_ready_s8.INIT=16'h1000;
  LUT4 n1930_s8 (
    .F(n1930_14),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n1937_37) 
);
defparam n1930_s8.INIT=16'h0040;
  LUT2 n1930_s9 (
    .F(n1930_15),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam n1930_s9.INIT=4'h8;
  LUT2 n1930_s10 (
    .F(n1930_16),
    .I0(ff_cache_vram_valid),
    .I1(ff_state[5]) 
);
defparam n1930_s10.INIT=4'h1;
  LUT4 ff_dx_8_s6 (
    .F(ff_dx_8_11),
    .I0(w_next_nyb[6]),
    .I1(w_next_nyb[7]),
    .I2(w_next_nyb[8]),
    .I3(w_next_nyb[9]) 
);
defparam ff_dx_8_s6.INIT=16'h0001;
  LUT4 ff_dx_8_s7 (
    .F(ff_dx_8_12),
    .I0(w_next_nyb[2]),
    .I1(w_next_nyb[3]),
    .I2(w_next_nyb[4]),
    .I3(w_next_nyb[5]) 
);
defparam ff_dx_8_s7.INIT=16'h0001;
  LUT2 ff_dx_8_s8 (
    .F(ff_dx_8_13),
    .I0(w_next_nyb[0]),
    .I1(w_next_nyb[1]) 
);
defparam ff_dx_8_s8.INIT=4'h1;
  LUT4 ff_cache_vram_wdata_7_s10 (
    .F(ff_cache_vram_wdata_7_15),
    .I0(ff_state[3]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam ff_cache_vram_wdata_7_s10.INIT=16'h9EF3;
  LUT2 ff_next_state_5_s11 (
    .F(ff_next_state_5_15),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam ff_next_state_5_s11.INIT=4'h1;
  LUT4 ff_next_state_5_s12 (
    .F(ff_next_state_5_16),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(ff_display_color_7_9),
    .I3(w_status_border_position[8]) 
);
defparam ff_next_state_5_s12.INIT=16'h0100;
  LUT4 ff_next_state_5_s13 (
    .F(ff_next_state_5_17),
    .I0(ff_display_color_7_9),
    .I1(w_status_border_position[8]),
    .I2(ff_sx[9]),
    .I3(n1934_16) 
);
defparam ff_next_state_5_s13.INIT=16'hF400;
  LUT4 ff_state_5_s9 (
    .F(ff_state_5_14),
    .I0(w_cache_flush_end),
    .I1(ff_cache_vram_wdata_7_17),
    .I2(w_cache_vram_rdata_en),
    .I3(ff_transfer_ready_9) 
);
defparam ff_state_5_s9.INIT=16'hB0BB;
  LUT4 ff_state_5_s11 (
    .F(ff_state_5_16),
    .I0(ff_state[5]),
    .I1(w_status_transfer_ready),
    .I2(n1921_7),
    .I3(ff_state_5_17) 
);
defparam ff_state_5_s11.INIT=16'h4000;
  LUT4 ff_cache_flush_start_s8 (
    .F(ff_cache_flush_start_13),
    .I0(n1937_24),
    .I1(n1930_14),
    .I2(ff_state[4]),
    .I3(ff_state[3]) 
);
defparam ff_cache_flush_start_s8.INIT=16'h3FFA;
  LUT4 ff_cache_flush_start_s9 (
    .F(ff_cache_flush_start_14),
    .I0(ff_state[0]),
    .I1(w_cache_vram_rdata_en),
    .I2(ff_state[1]),
    .I3(n1936_24) 
);
defparam ff_cache_flush_start_s9.INIT=16'hF800;
  LUT3 ff_count_valid_s10 (
    .F(ff_count_valid_15),
    .I0(n1937_14),
    .I1(ff_state[3]),
    .I2(ff_state[5]) 
);
defparam ff_count_valid_s10.INIT=8'h0B;
  LUT2 n1863_s105 (
    .F(n1863_121),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n1863_s105.INIT=4'h6;
  LUT2 n1861_s103 (
    .F(n1861_117),
    .I0(ff_state[3]),
    .I1(ff_state[0]) 
);
defparam n1861_s103.INIT=4'h4;
  LUT4 n1826_s91 (
    .F(n1826_97),
    .I0(ff_logical_opration[2]),
    .I1(n1826_100),
    .I2(n1826_101),
    .I3(n1826_102) 
);
defparam n1826_s91.INIT=16'h330B;
  LUT4 n1825_s91 (
    .F(n1825_97),
    .I0(ff_logical_opration[2]),
    .I1(n1825_98),
    .I2(n1826_102),
    .I3(n1825_99) 
);
defparam n1825_s91.INIT=16'h3B30;
  LUT3 n1824_s88 (
    .F(n1824_94),
    .I0(n1824_97),
    .I1(w_status_color[2]),
    .I2(n1826_102) 
);
defparam n1824_s88.INIT=8'hCA;
  LUT4 n1824_s89 (
    .F(n1824_95),
    .I0(reg_screen_mode[3]),
    .I1(ff_dx[1]),
    .I2(ff_dx[0]),
    .I3(n553_30) 
);
defparam n1824_s89.INIT=16'hFB0F;
  LUT2 n1823_s88 (
    .F(n1823_94),
    .I0(n553_30),
    .I1(ff_dx[0]) 
);
defparam n1823_s88.INIT=4'h4;
  LUT3 n1823_s89 (
    .F(n1823_95),
    .I0(ff_dx[0]),
    .I1(ff_dx[1]),
    .I2(n553_30) 
);
defparam n1823_s89.INIT=8'h40;
  LUT4 n1823_s91 (
    .F(n1823_97),
    .I0(n1826_102),
    .I1(n1823_99),
    .I2(w_status_color[3]),
    .I3(n1823_100) 
);
defparam n1823_s91.INIT=16'hE0E4;
  LUT3 n1823_s92 (
    .F(n1823_98),
    .I0(ff_color[3]),
    .I1(ff_read_byte[3]),
    .I2(ff_state[4]) 
);
defparam n1823_s92.INIT=8'hCA;
  LUT3 n1822_s88 (
    .F(n1822_94),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(n553_30) 
);
defparam n1822_s88.INIT=8'hBC;
  LUT4 n1822_s90 (
    .F(n1822_96),
    .I0(n1826_102),
    .I1(ff_source[4]),
    .I2(ff_logical_opration[2]),
    .I3(n1822_99) 
);
defparam n1822_s90.INIT=16'hE33F;
  LUT4 n1821_s89 (
    .F(n1821_95),
    .I0(n1821_96),
    .I1(w_status_color[5]),
    .I2(n1821_97),
    .I3(n1821_98) 
);
defparam n1821_s89.INIT=16'hF100;
  LUT4 n1820_s89 (
    .F(n1820_95),
    .I0(n1820_97),
    .I1(w_status_color[6]),
    .I2(n1826_102),
    .I3(n517_4) 
);
defparam n1820_s89.INIT=16'h3A00;
  LUT4 n1820_s90 (
    .F(n1820_96),
    .I0(n517_4),
    .I1(ff_read_byte[6]),
    .I2(n1819_96),
    .I3(n1821_93) 
);
defparam n1820_s90.INIT=16'hFE00;
  LUT3 n1819_s90 (
    .F(n1819_96),
    .I0(n553_30),
    .I1(ff_dx[1]),
    .I2(ff_dx[0]) 
);
defparam n1819_s90.INIT=8'h07;
  LUT4 n1819_s91 (
    .F(n1819_97),
    .I0(n1819_100),
    .I1(ff_source[7]),
    .I2(n1821_93),
    .I3(n517_4) 
);
defparam n1819_s91.INIT=16'h7000;
  LUT4 n1819_s92 (
    .F(n1819_98),
    .I0(ff_logical_opration[1]),
    .I1(w_status_color[7]),
    .I2(n1826_102),
    .I3(n1819_103) 
);
defparam n1819_s92.INIT=16'hCDC0;
  LUT4 n1819_s93 (
    .F(n1819_99),
    .I0(ff_color[7]),
    .I1(ff_read_byte[7]),
    .I2(n1821_93),
    .I3(ff_state[4]) 
);
defparam n1819_s93.INIT=16'h0305;
  LUT3 n1934_s11 (
    .F(n1934_16),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam n1934_s11.INIT=8'h10;
  LUT4 n1934_s12 (
    .F(n1934_17),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1934_s12.INIT=16'h8A7C;
  LUT4 n1934_s14 (
    .F(n1934_19),
    .I0(n1866_107),
    .I1(ff_next_state_5_15),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n1934_s14.INIT=16'h0007;
  LUT4 n1933_s13 (
    .F(n1933_18),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[0]) 
);
defparam n1933_s13.INIT=16'h3BC5;
  LUT4 n1933_s15 (
    .F(n1933_20),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1933_s15.INIT=16'h3DFE;
  LUT4 n1933_s16 (
    .F(n1933_21),
    .I0(ff_next_state_5_15),
    .I1(n1933_22),
    .I2(ff_state[4]),
    .I3(ff_state[2]) 
);
defparam n1933_s16.INIT=16'hCFF5;
  LUT4 n1932_s13 (
    .F(n1932_18),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[3]),
    .I3(ff_state[1]) 
);
defparam n1932_s13.INIT=16'hD3FD;
  LUT4 n1932_s14 (
    .F(n1932_19),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_dx[8]),
    .I3(ff_state[0]) 
);
defparam n1932_s14.INIT=16'h7000;
  LUT4 n1931_s10 (
    .F(n1931_15),
    .I0(ff_state[1]),
    .I1(ff_next_state[0]),
    .I2(ff_next_state[1]),
    .I3(ff_next_state[2]) 
);
defparam n1931_s10.INIT=16'h4000;
  LUT4 n1930_s11 (
    .F(n1930_17),
    .I0(w_status_border_position[7]),
    .I1(reg_sx[7]),
    .I2(reg_sx[8]),
    .I3(w_status_border_position[8]) 
);
defparam n1930_s11.INIT=16'h9009;
  LUT4 n1930_s12 (
    .F(n1930_18),
    .I0(w_status_border_position[6]),
    .I1(reg_sx[6]),
    .I2(w_status_border_position[5]),
    .I3(reg_sx[5]) 
);
defparam n1930_s12.INIT=16'h9009;
  LUT3 n1930_s13 (
    .F(n1930_19),
    .I0(w_status_border_position[3]),
    .I1(reg_sx[3]),
    .I2(n1930_21) 
);
defparam n1930_s13.INIT=8'h90;
  LUT3 n1930_s14 (
    .F(n1930_20),
    .I0(w_status_border_position[0]),
    .I1(reg_sx[0]),
    .I2(n1930_22) 
);
defparam n1930_s14.INIT=8'h90;
  LUT4 n1929_s11 (
    .F(n1929_16),
    .I0(ff_state[3]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam n1929_s11.INIT=16'hB64F;
  LUT4 n317_s5 (
    .F(n317_8),
    .I0(ff_command[2]),
    .I1(ff_command[3]),
    .I2(ff_command[0]),
    .I3(ff_command[1]) 
);
defparam n317_s5.INIT=16'hF13F;
  LUT4 n359_s6 (
    .F(n359_9),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_nx[2]),
    .I3(ff_nx[3]) 
);
defparam n359_s6.INIT=16'h0001;
  LUT4 n359_s7 (
    .F(n359_10),
    .I0(ff_nx[5]),
    .I1(ff_nx[6]),
    .I2(ff_nx[7]),
    .I3(ff_nx[8]) 
);
defparam n359_s7.INIT=16'h0001;
  LUT4 n359_s8 (
    .F(n359_11),
    .I0(ff_command[2]),
    .I1(ff_command[0]),
    .I2(ff_command[1]),
    .I3(ff_command[3]) 
);
defparam n359_s8.INIT=16'hEF00;
  LUT4 n1043_s7 (
    .F(n1043_10),
    .I0(reg_screen_mode[2]),
    .I1(ff_command[2]),
    .I2(ff_command[3]),
    .I3(ff_display_color_7_9) 
);
defparam n1043_s7.INIT=16'h8000;
  LUT2 n1935_s18 (
    .F(n1935_21),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam n1935_s18.INIT=4'h4;
  LUT3 n1935_s19 (
    .F(n1935_22),
    .I0(n1935_28),
    .I1(n1935_29),
    .I2(n1935_30) 
);
defparam n1935_s19.INIT=8'h80;
  LUT3 n1935_s20 (
    .F(n1935_23),
    .I0(ff_display_color_7_9),
    .I1(w_next_dx[8]),
    .I2(w_next_dx[9]) 
);
defparam n1935_s20.INIT=8'h0B;
  LUT4 n1935_s21 (
    .F(n1935_24),
    .I0(ff_next_state[3]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1935_s21.INIT=16'hC70C;
  LUT2 n1935_s22 (
    .F(n1935_25),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam n1935_s22.INIT=4'h6;
  LUT4 n1935_s23 (
    .F(n1935_26),
    .I0(ff_state[4]),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(n1935_31) 
);
defparam n1935_s23.INIT=16'h006B;
  LUT4 n1935_s24 (
    .F(n1935_27),
    .I0(ff_command[2]),
    .I1(ff_command[1]),
    .I2(ff_command[3]),
    .I3(ff_start) 
);
defparam n1935_s24.INIT=16'hE000;
  LUT4 n1936_s15 (
    .F(n1936_18),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]),
    .I2(ff_ny[8]),
    .I3(ff_ny[9]) 
);
defparam n1936_s15.INIT=16'h0001;
  LUT3 n1936_s16 (
    .F(n1936_19),
    .I0(ff_next_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]) 
);
defparam n1936_s16.INIT=8'hD3;
  LUT4 n1937_s21 (
    .F(n1937_24),
    .I0(n1932_19),
    .I1(n1937_28),
    .I2(ff_display_color_7_9),
    .I3(n1935_16) 
);
defparam n1937_s21.INIT=16'h00F1;
  LUT3 n1937_s23 (
    .F(n1937_26),
    .I0(n1167_4),
    .I1(n1936_18),
    .I2(n1937_29) 
);
defparam n1937_s23.INIT=8'h80;
  LUT4 n1937_s24 (
    .F(n1937_27),
    .I0(ff_next_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1937_s24.INIT=16'hF34F;
  LUT4 n1938_s17 (
    .F(n1938_20),
    .I0(ff_display_color_7_9),
    .I1(w_next_dx[8]),
    .I2(ff_state[2]),
    .I3(w_next_dx[9]) 
);
defparam n1938_s17.INIT=16'h000B;
  LUT3 n1836_s98 (
    .F(n1836_102),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[4]) 
);
defparam n1836_s98.INIT=8'h01;
  LUT2 n1836_s99 (
    .F(n1836_103),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]) 
);
defparam n1836_s99.INIT=4'h8;
  LUT4 n1846_s94 (
    .F(n1846_98),
    .I0(w_status_border_position[8]),
    .I1(reg_screen_mode[3]),
    .I2(w_status_border_position[7]),
    .I3(reg_screen_mode[2]) 
);
defparam n1846_s94.INIT=16'hC355;
  LUT3 n1846_s95 (
    .F(n1846_99),
    .I0(ff_dx[8]),
    .I1(ff_dx[7]),
    .I2(reg_screen_mode[2]) 
);
defparam n1846_s95.INIT=8'hCA;
  LUT3 n1847_s91 (
    .F(n1847_95),
    .I0(ff_dx[7]),
    .I1(ff_dx[6]),
    .I2(reg_screen_mode[2]) 
);
defparam n1847_s91.INIT=8'hCA;
  LUT3 n1847_s92 (
    .F(n1847_96),
    .I0(w_status_border_position[7]),
    .I1(w_status_border_position[6]),
    .I2(reg_screen_mode[2]) 
);
defparam n1847_s92.INIT=8'hCA;
  LUT3 n1848_s90 (
    .F(n1848_94),
    .I0(ff_dx[6]),
    .I1(ff_dx[5]),
    .I2(reg_screen_mode[2]) 
);
defparam n1848_s90.INIT=8'hCA;
  LUT3 n1849_s94 (
    .F(n1849_98),
    .I0(ff_dx[5]),
    .I1(ff_dx[4]),
    .I2(reg_screen_mode[2]) 
);
defparam n1849_s94.INIT=8'hCA;
  LUT3 n1850_s92 (
    .F(n1850_96),
    .I0(ff_dx[4]),
    .I1(ff_dx[3]),
    .I2(reg_screen_mode[2]) 
);
defparam n1850_s92.INIT=8'hCA;
  LUT3 n1851_s92 (
    .F(n1851_96),
    .I0(ff_dx[3]),
    .I1(ff_dx[2]),
    .I2(reg_screen_mode[2]) 
);
defparam n1851_s92.INIT=8'hCA;
  LUT3 ff_state_5_s12 (
    .F(ff_state_5_17),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam ff_state_5_s12.INIT=8'h80;
  LUT4 n1826_s94 (
    .F(n1826_100),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[0]),
    .I3(w_status_color[0]) 
);
defparam n1826_s94.INIT=16'h004F;
  LUT2 n1826_s95 (
    .F(n1826_101),
    .I0(n1826_105),
    .I1(n1826_106) 
);
defparam n1826_s95.INIT=4'h4;
  LUT3 n1826_s96 (
    .F(n1826_102),
    .I0(ff_source[2]),
    .I1(n1826_107),
    .I2(n1826_108) 
);
defparam n1826_s96.INIT=8'h40;
  LUT4 n1826_s97 (
    .F(n1826_103),
    .I0(ff_dx[1]),
    .I1(reg_screen_mode[2]),
    .I2(ff_display_color_7_9),
    .I3(ff_dx[0]) 
);
defparam n1826_s97.INIT=16'hBF00;
  LUT3 n1826_s98 (
    .F(n1826_104),
    .I0(ff_state[1]),
    .I1(ff_state[3]),
    .I2(ff_state[2]) 
);
defparam n1826_s98.INIT=8'hD3;
  LUT4 n1825_s92 (
    .F(n1825_98),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[1]),
    .I3(w_status_color[1]) 
);
defparam n1825_s92.INIT=16'h004F;
  LUT4 n1825_s93 (
    .F(n1825_99),
    .I0(n1825_100),
    .I1(n1825_101),
    .I2(n1822_97),
    .I3(ff_source[1]) 
);
defparam n1825_s93.INIT=16'h13FC;
  LUT4 n1824_s91 (
    .F(n1824_97),
    .I0(n1824_99),
    .I1(ff_source[2]),
    .I2(ff_logical_opration[2]),
    .I3(n1825_101) 
);
defparam n1824_s91.INIT=16'hB5C5;
  LUT4 n1823_s93 (
    .F(n1823_99),
    .I0(n1823_101),
    .I1(n1825_101),
    .I2(n1822_97),
    .I3(ff_source[3]) 
);
defparam n1823_s93.INIT=16'h13FC;
  LUT4 n1823_s94 (
    .F(n1823_100),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[3]),
    .I3(ff_logical_opration[2]) 
);
defparam n1823_s94.INIT=16'h004F;
  LUT2 n1822_s91 (
    .F(n1822_97),
    .I0(ff_logical_opration[2]),
    .I1(ff_logical_opration[1]) 
);
defparam n1822_s91.INIT=4'h4;
  LUT3 n1822_s92 (
    .F(n1822_98),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[4]),
    .I2(w_status_color[4]) 
);
defparam n1822_s92.INIT=8'h7C;
  LUT4 n1822_s93 (
    .F(n1822_99),
    .I0(ff_logical_opration[2]),
    .I1(w_status_color[4]),
    .I2(ff_logical_opration[0]),
    .I3(ff_logical_opration[1]) 
);
defparam n1822_s93.INIT=16'h004F;
  LUT4 n1821_s90 (
    .F(n1821_96),
    .I0(ff_source[2]),
    .I1(n1826_107),
    .I2(n1826_108),
    .I3(ff_logical_opration[1]) 
);
defparam n1821_s90.INIT=16'h00BF;
  LUT4 n1821_s91 (
    .F(n1821_97),
    .I0(ff_source[2]),
    .I1(n1826_108),
    .I2(n1826_107),
    .I3(n1821_99) 
);
defparam n1821_s91.INIT=16'h00BF;
  LUT4 n1821_s92 (
    .F(n1821_98),
    .I0(n1821_100),
    .I1(ff_source[5]),
    .I2(n553_30),
    .I3(reg_screen_mode[3]) 
);
defparam n1821_s92.INIT=16'h7000;
  LUT3 n1820_s91 (
    .F(n1820_97),
    .I0(n1820_98),
    .I1(n1820_99),
    .I2(ff_source[6]) 
);
defparam n1820_s91.INIT=8'h3A;
  LUT4 n1819_s94 (
    .F(n1819_100),
    .I0(w_status_color[7]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[0]) 
);
defparam n1819_s94.INIT=16'hDEF3;
  LUT4 n1934_s15 (
    .F(n1934_20),
    .I0(ff_next_state[4]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1934_s15.INIT=16'hF34F;
  LUT3 n1933_s17 (
    .F(n1933_22),
    .I0(ff_next_state[5]),
    .I1(ff_state[1]),
    .I2(ff_state[0]) 
);
defparam n1933_s17.INIT=8'hD3;
  LUT4 n1930_s15 (
    .F(n1930_21),
    .I0(w_status_border_position[4]),
    .I1(reg_sx[4]),
    .I2(w_status_border_position[1]),
    .I3(reg_sx[1]) 
);
defparam n1930_s15.INIT=16'h9009;
  LUT3 n1930_s16 (
    .F(n1930_22),
    .I0(ff_sx[9]),
    .I1(reg_sx[2]),
    .I2(w_status_border_position[2]) 
);
defparam n1930_s16.INIT=8'h41;
  LUT4 n1935_s25 (
    .F(n1935_28),
    .I0(ff_dy[1]),
    .I1(ff_dy[0]),
    .I2(w_next_dy[9]),
    .I3(ff_diy) 
);
defparam n1935_s25.INIT=16'h1000;
  LUT4 n1935_s26 (
    .F(n1935_29),
    .I0(ff_dy[5]),
    .I1(ff_dy[4]),
    .I2(ff_dy[3]),
    .I3(ff_dy[2]) 
);
defparam n1935_s26.INIT=16'h0001;
  LUT4 n1935_s27 (
    .F(n1935_30),
    .I0(ff_dy[8]),
    .I1(ff_dy[9]),
    .I2(ff_dy[7]),
    .I3(ff_dy[6]) 
);
defparam n1935_s27.INIT=16'h0001;
  LUT4 n1935_s28 (
    .F(n1935_31),
    .I0(ff_state[1]),
    .I1(ff_state[4]),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam n1935_s28.INIT=16'h53FC;
  LUT4 n1937_s25 (
    .F(n1937_28),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(ff_state[1]),
    .I3(w_status_border_position[8]) 
);
defparam n1937_s25.INIT=16'h1000;
  LUT4 n1937_s26 (
    .F(n1937_29),
    .I0(ff_ny[6]),
    .I1(ff_ny[7]),
    .I2(ff_state[2]),
    .I3(ff_state[4]) 
);
defparam n1937_s26.INIT=16'h0001;
  LUT3 n1938_s20 (
    .F(n1938_23),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[3]) 
);
defparam n1938_s20.INIT=8'h3E;
  LUT4 n1826_s99 (
    .F(n1826_105),
    .I0(w_status_color[0]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_source[0]) 
);
defparam n1826_s99.INIT=16'h7C00;
  LUT4 n1826_s100 (
    .F(n1826_106),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1826_s100.INIT=16'h3EC3;
  LUT4 n1826_s101 (
    .F(n1826_107),
    .I0(ff_source[0]),
    .I1(ff_source[1]),
    .I2(ff_source[3]),
    .I3(ff_logical_opration[3]) 
);
defparam n1826_s101.INIT=16'h0100;
  LUT4 n1826_s102 (
    .F(n1826_108),
    .I0(ff_source[4]),
    .I1(ff_source[5]),
    .I2(ff_source[6]),
    .I3(ff_source[7]) 
);
defparam n1826_s102.INIT=16'h0001;
  LUT2 n1825_s94 (
    .F(n1825_100),
    .I0(w_status_color[1]),
    .I1(ff_logical_opration[0]) 
);
defparam n1825_s94.INIT=4'h8;
  LUT3 n1825_s95 (
    .F(n1825_101),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[2]) 
);
defparam n1825_s95.INIT=8'h10;
  LUT4 n1824_s93 (
    .F(n1824_99),
    .I0(ff_logical_opration[0]),
    .I1(w_status_color[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_source[2]) 
);
defparam n1824_s93.INIT=16'h823F;
  LUT2 n1823_s95 (
    .F(n1823_101),
    .I0(w_status_color[3]),
    .I1(ff_logical_opration[0]) 
);
defparam n1823_s95.INIT=4'h8;
  LUT4 n1821_s93 (
    .F(n1821_99),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[5]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1821_s93.INIT=16'h0130;
  LUT4 n1821_s94 (
    .F(n1821_100),
    .I0(w_status_color[5]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[0]) 
);
defparam n1821_s94.INIT=16'hDEF3;
  LUT4 n1820_s92 (
    .F(n1820_98),
    .I0(ff_logical_opration[0]),
    .I1(w_status_color[6]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1820_s92.INIT=16'hFA3F;
  LUT4 n1820_s93 (
    .F(n1820_99),
    .I0(w_status_color[6]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[0]) 
);
defparam n1820_s93.INIT=16'hDEF3;
  LUT4 n1168_s2 (
    .F(n1168_6),
    .I0(ff_ny[2]),
    .I1(ff_ny[0]),
    .I2(ff_ny[1]),
    .I3(ff_ny[3]) 
);
defparam n1168_s2.INIT=16'hFE01;
  LUT4 n1935_s29 (
    .F(n1935_33),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1935_s29.INIT=16'h0D00;
  LUT4 ff_cache_vram_address_16_s9 (
    .F(ff_cache_vram_address_16_14),
    .I0(ff_state[5]),
    .I1(n1297_6),
    .I2(ff_cache_vram_valid),
    .I3(ff_start) 
);
defparam ff_cache_vram_address_16_s9.INIT=16'h0001;
  LUT4 ff_cache_vram_write_s13 (
    .F(ff_cache_vram_write_18),
    .I0(ff_next_state_5_21),
    .I1(ff_cache_vram_write_16),
    .I2(ff_cache_vram_valid),
    .I3(ff_start) 
);
defparam ff_cache_vram_write_s13.INIT=16'h0001;
  LUT4 n1077_s5 (
    .F(n1077_9),
    .I0(n1936_14),
    .I1(ff_cache_vram_valid),
    .I2(w_status_command_execute),
    .I3(ff_count_valid) 
);
defparam n1077_s5.INIT=16'h1000;
  LUT4 n359_s9 (
    .F(n359_13),
    .I0(w_register_write),
    .I1(ff_cache_vram_valid),
    .I2(w_status_command_execute),
    .I3(ff_count_valid) 
);
defparam n359_s9.INIT=16'h1000;
  LUT4 ff_sx_9_s5 (
    .F(ff_sx_9_11),
    .I0(ff_start),
    .I1(ff_cache_vram_valid),
    .I2(w_status_command_execute),
    .I3(ff_count_valid) 
);
defparam ff_sx_9_s5.INIT=16'hBAAA;
  LUT4 n1037_s7 (
    .F(n1037_11),
    .I0(reg_nx[2]),
    .I1(n639_6),
    .I2(reg_nx[1]),
    .I3(reg_nx[0]) 
);
defparam n1037_s7.INIT=16'h0001;
  LUT4 n1165_s2 (
    .F(n1165_6),
    .I0(n1167_4),
    .I1(ff_ny[4]),
    .I2(ff_ny[5]),
    .I3(ff_ny[6]) 
);
defparam n1165_s2.INIT=16'hFD02;
  LUT4 n1820_s94 (
    .F(n1820_101),
    .I0(n517_4),
    .I1(n553_30),
    .I2(ff_dx[1]),
    .I3(ff_dx[0]) 
);
defparam n1820_s94.INIT=16'h0015;
  LUT4 n1824_s94 (
    .F(n1824_101),
    .I0(n1823_95),
    .I1(n553_30),
    .I2(ff_dx[0]),
    .I3(ff_read_byte[2]) 
);
defparam n1824_s94.INIT=16'h4500;
  LUT3 n1852_s92 (
    .F(n1852_97),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(n1836_102) 
);
defparam n1852_s92.INIT=8'h80;
  LUT4 n1836_s100 (
    .F(n1836_105),
    .I0(n1836_102),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(ff_display_color_7_9) 
);
defparam n1836_s100.INIT=16'h007F;
  LUT4 n1936_s18 (
    .F(n1936_22),
    .I0(ff_state[1]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[4]) 
);
defparam n1936_s18.INIT=16'h8F70;
  LUT3 ff_xsel_1_s10 (
    .F(ff_xsel_1_15),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam ff_xsel_1_s10.INIT=8'hE0;
  LUT4 n1866_s94 (
    .F(n1866_109),
    .I0(ff_state[4]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(n1866_107) 
);
defparam n1866_s94.INIT=16'h0054;
  LUT4 n1937_s27 (
    .F(n1937_31),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n1935_25),
    .I3(n1938_12) 
);
defparam n1937_s27.INIT=16'hB000;
  LUT4 n1935_s31 (
    .F(n1935_37),
    .I0(ff_state[2]),
    .I1(n1936_11),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1935_s31.INIT=16'h0100;
  LUT4 n1818_s128 (
    .F(n1818_155),
    .I0(ff_state[3]),
    .I1(ff_cache_vram_write),
    .I2(ff_display_color_7_9),
    .I3(n1932_19) 
);
defparam n1818_s128.INIT=16'h0400;
  LUT4 n1938_s21 (
    .F(n1938_25),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(n1930_15) 
);
defparam n1938_s21.INIT=16'h5600;
  LUT4 ff_next_state_5_s14 (
    .F(ff_next_state_5_19),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n1865_127),
    .I3(ff_state[3]) 
);
defparam ff_next_state_5_s14.INIT=16'h0E00;
  LUT4 n1039_s4 (
    .F(n1039_8),
    .I0(ff_nx[5]),
    .I1(ff_nx[4]),
    .I2(n359_9),
    .I3(ff_dx_8_10) 
);
defparam n1039_s4.INIT=16'h6500;
  LUT4 n1819_s96 (
    .F(n1819_103),
    .I0(n1825_101),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_source[7]) 
);
defparam n1819_s96.INIT=16'h00BA;
  LUT4 n1822_s94 (
    .F(n1822_101),
    .I0(ff_logical_opration[2]),
    .I1(ff_logical_opration[1]),
    .I2(n1826_102),
    .I3(n1822_98) 
);
defparam n1822_s94.INIT=16'hF400;
  LUT4 n1934_s16 (
    .F(n1934_22),
    .I0(n1934_20),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n1934_s16.INIT=16'h4100;
  LUT3 n1937_s28 (
    .F(n1937_33),
    .I0(n1937_27),
    .I1(ff_state[3]),
    .I2(ff_state[4]) 
);
defparam n1937_s28.INIT=8'h41;
  LUT3 n1936_s19 (
    .F(n1936_24),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(ff_state[4]) 
);
defparam n1936_s19.INIT=8'h80;
  LUT4 n1297_s4 (
    .F(n1297_8),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2707_4) 
);
defparam n1297_s4.INIT=16'h1000;
  LUT4 n2576_s1 (
    .F(n2576_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2490_4) 
);
defparam n2576_s1.INIT=16'h1000;
  LUT4 n2815_s1 (
    .F(n2815_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n2707_4) 
);
defparam n2815_s1.INIT=16'h4000;
  LUT4 n2575_s1 (
    .F(n2575_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n2490_4) 
);
defparam n2575_s1.INIT=16'h4000;
  LUT4 n1423_s1 (
    .F(n1423_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2707_4) 
);
defparam n1423_s1.INIT=16'h4000;
  LUT4 ff_border_detect_s5 (
    .F(ff_border_detect_9),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam ff_border_detect_s5.INIT=16'h0400;
  LUT4 ff_next_state_1_s9 (
    .F(ff_next_state_1_14),
    .I0(ff_next_state_0_16),
    .I1(ff_next_state_5_19),
    .I2(ff_next_state_5_21),
    .I3(ff_next_state_5_14) 
);
defparam ff_next_state_1_s9.INIT=16'h0100;
  LUT4 n1043_s8 (
    .F(n1043_12),
    .I0(reg_screen_mode[2]),
    .I1(ff_display_color_7_9),
    .I2(n1038_4),
    .I3(ff_start) 
);
defparam n1043_s8.INIT=16'h7F00;
  LUT4 n1938_s22 (
    .F(n1938_27),
    .I0(ff_state[4]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(n1938_23) 
);
defparam n1938_s22.INIT=16'h0045;
  LUT4 n1861_s104 (
    .F(n1861_119),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1861_s104.INIT=16'h00BF;
  LUT4 n1933_s19 (
    .F(n1933_26),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1933_s19.INIT=16'h1001;
  LUT4 ff_state_0_s9 (
    .F(ff_state_0_15),
    .I0(ff_state[1]),
    .I1(ff_state[4]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam ff_state_0_s9.INIT=16'h0008;
  LUT4 n1938_s23 (
    .F(n1938_29),
    .I0(n1865_130),
    .I1(n1930_14),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1938_s23.INIT=16'h1000;
  LUT4 ff_cache_vram_wdata_7_s11 (
    .F(ff_cache_vram_wdata_7_17),
    .I0(ff_state[0]),
    .I1(n1863_118),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam ff_cache_vram_wdata_7_s11.INIT=16'h8000;
  LUT4 n1935_s33 (
    .F(n1935_41),
    .I0(ff_start),
    .I1(ff_state[5]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1935_s33.INIT=16'h4004;
  LUT3 ff_state_5_s13 (
    .F(ff_state_5_19),
    .I0(ff_read_color),
    .I1(ff_start),
    .I2(ff_state[5]) 
);
defparam ff_state_5_s13.INIT=8'h10;
  LUT4 n1936_s20 (
    .F(n1936_26),
    .I0(n1936_19),
    .I1(n1936_24),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam n1936_s20.INIT=16'h0B00;
  LUT4 n2708_s1 (
    .F(n2708_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2707_4) 
);
defparam n2708_s1.INIT=16'h0100;
  LUT4 n2491_s1 (
    .F(n2491_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2490_4) 
);
defparam n2491_s1.INIT=16'h0100;
  LUT4 n2707_s2 (
    .F(n2707_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n2707_4) 
);
defparam n2707_s2.INIT=16'h1000;
  LUT4 n2490_s2 (
    .F(n2490_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n2490_4) 
);
defparam n2490_s2.INIT=16'h1000;
  LUT4 ff_next_state_0_s10 (
    .F(ff_next_state_0_16),
    .I0(ff_state[3]),
    .I1(ff_state[4]),
    .I2(ff_display_color_7_9),
    .I3(n1932_19) 
);
defparam ff_next_state_0_s10.INIT=16'h0100;
  LUT3 n1938_s24 (
    .F(n1938_31),
    .I0(ff_state[3]),
    .I1(ff_state[4]),
    .I2(ff_next_state_5_17) 
);
defparam n1938_s24.INIT=8'h10;
  LUT4 ff_next_state_5_s15 (
    .F(ff_next_state_5_21),
    .I0(ff_next_state_5_16),
    .I1(ff_next_state_5_17),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam ff_next_state_5_s15.INIT=16'h000E;
  LUT4 n1867_s93 (
    .F(n1867_98),
    .I0(ff_state[0]),
    .I1(n1863_118),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1867_s93.INIT=16'h0009;
  LUT4 n1826_s103 (
    .F(n1826_110),
    .I0(n1826_103),
    .I1(n517_4),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1826_s103.INIT=16'hE000;
  LUT4 n1826_s104 (
    .F(n1826_112),
    .I0(ff_read_byte[0]),
    .I1(ff_color[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1826_s104.INIT=16'hACCC;
  LUT3 n1865_s109 (
    .F(n1865_130),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam n1865_s109.INIT=8'h40;
  LUT4 n1040_s4 (
    .F(n1040_8),
    .I0(ff_nx[4]),
    .I1(n359_9),
    .I2(ff_start),
    .I3(n639_6) 
);
defparam n1040_s4.INIT=16'h0600;
  LUT4 n1043_s9 (
    .F(n1043_14),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_start),
    .I3(n639_6) 
);
defparam n1043_s9.INIT=16'h0900;
  LUT4 n1928_s3 (
    .F(n1928_7),
    .I0(ff_color[0]),
    .I1(w_status_color[0]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1928_s3.INIT=16'hACAA;
  LUT4 n1927_s3 (
    .F(n1927_7),
    .I0(ff_color[1]),
    .I1(w_status_color[1]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1927_s3.INIT=16'hACAA;
  LUT4 n1926_s3 (
    .F(n1926_7),
    .I0(ff_color[2]),
    .I1(w_status_color[2]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1926_s3.INIT=16'hACAA;
  LUT4 n1925_s3 (
    .F(n1925_7),
    .I0(ff_color[3]),
    .I1(w_status_color[3]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1925_s3.INIT=16'hACAA;
  LUT4 n1924_s3 (
    .F(n1924_7),
    .I0(ff_color[4]),
    .I1(w_status_color[4]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1924_s3.INIT=16'hACAA;
  LUT4 n1923_s3 (
    .F(n1923_7),
    .I0(ff_color[5]),
    .I1(w_status_color[5]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1923_s3.INIT=16'hACAA;
  LUT4 n1922_s3 (
    .F(n1922_7),
    .I0(ff_color[6]),
    .I1(w_status_color[6]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1922_s3.INIT=16'hACAA;
  LUT4 n1921_s5 (
    .F(n1921_9),
    .I0(ff_color[7]),
    .I1(w_status_color[7]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1921_s5.INIT=16'hACAA;
  LUT3 w_next_2_s3 (
    .F(w_next[2]),
    .I0(w_next[0]),
    .I1(reg_screen_mode[2]),
    .I2(ff_display_color_7_9) 
);
defparam w_next_2_s3.INIT=8'h10;
  LUT3 w_next_1_s4 (
    .F(w_next[1]),
    .I0(reg_screen_mode[2]),
    .I1(ff_display_color_7_9),
    .I2(w_next[0]) 
);
defparam w_next_1_s4.INIT=8'h0B;
  LUT3 n1932_s15 (
    .F(n1932_21),
    .I0(ff_cache_vram_valid),
    .I1(ff_start),
    .I2(ff_state[5]) 
);
defparam n1932_s15.INIT=8'h01;
  LUT4 n1933_s20 (
    .F(n1933_28),
    .I0(n1933_20),
    .I1(ff_state[4]),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam n1933_s20.INIT=16'h000E;
  LUT3 n1937_s29 (
    .F(n1937_35),
    .I0(n1937_13),
    .I1(ff_start),
    .I2(ff_state[5]) 
);
defparam n1937_s29.INIT=8'h01;
  LUT4 n1935_s34 (
    .F(n1935_43),
    .I0(n1935_15),
    .I1(n1935_16),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam n1935_s34.INIT=16'h0001;
  LUT4 n316_s3 (
    .F(n316_9),
    .I0(w_next_sx[9]),
    .I1(n317_7),
    .I2(n359_4),
    .I3(ff_start) 
);
defparam n316_s3.INIT=16'h00A8;
  LUT4 n1848_s91 (
    .F(n1848_96),
    .I0(n1848_93),
    .I1(n1849_93),
    .I2(ff_state[4]),
    .I3(n1836_101) 
);
defparam n1848_s91.INIT=16'h5553;
  LUT4 n1847_s93 (
    .F(n1847_98),
    .I0(n1847_93),
    .I1(n1847_94),
    .I2(ff_state[4]),
    .I3(n1836_101) 
);
defparam n1847_s93.INIT=16'h5553;
  LUT4 n1823_s97 (
    .F(n1823_105),
    .I0(reg_screen_mode[3]),
    .I1(n553_30),
    .I2(n553_30),
    .I3(ff_dx[0]) 
);
defparam n1823_s97.INIT=16'h7077;
  LUT4 n1473_s4 (
    .F(n1473_11),
    .I0(reg_screen_mode[3]),
    .I1(n553_30),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[6]) 
);
defparam n1473_s4.INIT=16'h0800;
  LUT4 n1472_s4 (
    .F(n1472_11),
    .I0(reg_screen_mode[3]),
    .I1(n553_30),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[7]) 
);
defparam n1472_s4.INIT=16'h0800;
  LUT4 n1475_s4 (
    .F(n1475_11),
    .I0(reg_screen_mode[3]),
    .I1(n553_30),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[4]) 
);
defparam n1475_s4.INIT=16'h0800;
  LUT4 n1474_s4 (
    .F(n1474_11),
    .I0(reg_screen_mode[3]),
    .I1(n553_30),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[5]) 
);
defparam n1474_s4.INIT=16'h0800;
  LUT4 n1821_s95 (
    .F(n1821_102),
    .I0(n1822_94),
    .I1(ff_read_byte[5]),
    .I2(reg_screen_mode[3]),
    .I3(n553_30) 
);
defparam n1821_s95.INIT=16'h0777;
  LUT4 n1825_s96 (
    .F(n1825_103),
    .I0(reg_screen_mode[3]),
    .I1(n553_30),
    .I2(n1826_103),
    .I3(ff_read_byte[1]) 
);
defparam n1825_s96.INIT=16'h0700;
  LUT4 n1826_s105 (
    .F(n1826_114),
    .I0(n1826_103),
    .I1(reg_screen_mode[3]),
    .I2(n553_30),
    .I3(n1826_104) 
);
defparam n1826_s105.INIT=16'hEA00;
  LUT3 n1823_s98 (
    .F(n1823_107),
    .I0(reg_screen_mode[3]),
    .I1(n553_30),
    .I2(n1821_93) 
);
defparam n1823_s98.INIT=8'h70;
  LUT4 n1044_s6 (
    .F(n1044_10),
    .I0(n1044_8),
    .I1(reg_screen_mode[3]),
    .I2(n553_30),
    .I3(n1038_4) 
);
defparam n1044_s6.INIT=16'h3FAA;
  LUT4 ff_cache_vram_valid_s9 (
    .F(ff_cache_vram_valid_15),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid),
    .I3(ff_cache_vram_valid_13) 
);
defparam ff_cache_vram_valid_s9.INIT=16'h10FF;
  LUT4 n1480_s4 (
    .F(n1480_10),
    .I0(ff_read_byte[7]),
    .I1(w_cache_vram_rdata[7]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1480_s4.INIT=16'h0C0A;
  LUT2 n1480_s5 (
    .F(n1480_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[7]) 
);
defparam n1480_s5.INIT=4'h4;
  LUT2 ff_read_pixel_7_s4 (
    .F(ff_read_pixel_7_15),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_start) 
);
defparam ff_read_pixel_7_s4.INIT=4'hE;
  LUT4 n1481_s4 (
    .F(n1481_10),
    .I0(ff_read_byte[6]),
    .I1(w_cache_vram_rdata[6]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1481_s4.INIT=16'h0C0A;
  LUT2 n1481_s5 (
    .F(n1481_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[6]) 
);
defparam n1481_s5.INIT=4'h4;
  LUT4 n1482_s4 (
    .F(n1482_10),
    .I0(ff_read_byte[5]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1482_s4.INIT=16'h0C0A;
  LUT4 n1483_s4 (
    .F(n1483_10),
    .I0(ff_read_byte[4]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1483_s4.INIT=16'h0C0A;
  LUT4 n1484_s4 (
    .F(n1484_10),
    .I0(ff_read_byte[3]),
    .I1(w_cache_vram_rdata[3]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1484_s4.INIT=16'h0C0A;
  LUT2 n1484_s5 (
    .F(n1484_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[3]) 
);
defparam n1484_s5.INIT=4'h4;
  LUT4 n1485_s4 (
    .F(n1485_10),
    .I0(ff_read_byte[2]),
    .I1(w_cache_vram_rdata[2]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1485_s4.INIT=16'h0C0A;
  LUT2 n1485_s5 (
    .F(n1485_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[2]) 
);
defparam n1485_s5.INIT=4'h4;
  LUT4 n1486_s4 (
    .F(n1486_10),
    .I0(ff_read_byte[1]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1486_s4.INIT=16'h0C0A;
  LUT4 n1487_s4 (
    .F(n1487_10),
    .I0(ff_read_byte[0]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1487_s4.INIT=16'h0C0A;
  LUT4 n1937_s30 (
    .F(n1937_37),
    .I0(n1643_3),
    .I1(w_status_color[7]),
    .I2(ff_color[7]),
    .I3(ff_eq) 
);
defparam n1937_s30.INIT=16'h41BE;
  LUT4 n1935_s35 (
    .F(n1935_45),
    .I0(n1936_14),
    .I1(ff_state[4]),
    .I2(ff_state[3]),
    .I3(ff_state[0]) 
);
defparam n1935_s35.INIT=16'h0800;
  DFFCE reg_sx_7_s0 (
    .Q(reg_sx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2491_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_6_s0 (
    .Q(reg_sx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2491_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_5_s0 (
    .Q(reg_sx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2491_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_4_s0 (
    .Q(reg_sx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2491_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_3_s0 (
    .Q(reg_sx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2491_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_2_s0 (
    .Q(reg_sx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2491_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_1_s0 (
    .Q(reg_sx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2491_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_0_s0 (
    .Q(reg_sx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2491_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_8_s0 (
    .Q(reg_dx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2575_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_7_s0 (
    .Q(reg_dx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2576_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_6_s0 (
    .Q(reg_dx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2576_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_5_s0 (
    .Q(reg_dx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2576_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_4_s0 (
    .Q(reg_dx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2576_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_3_s0 (
    .Q(reg_dx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2576_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_2_s0 (
    .Q(reg_dx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2576_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_1_s0 (
    .Q(reg_dx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2576_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_0_s0 (
    .Q(reg_dx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2576_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_8_s0 (
    .Q(reg_nx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2707_6),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_7_s0 (
    .Q(reg_nx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2708_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_6_s0 (
    .Q(reg_nx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2708_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_5_s0 (
    .Q(reg_nx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2708_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_4_s0 (
    .Q(reg_nx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2708_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_3_s0 (
    .Q(reg_nx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2708_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_2_s0 (
    .Q(reg_nx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2708_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_1_s0 (
    .Q(reg_nx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2708_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_0_s0 (
    .Q(reg_nx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2708_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_maj_s0 (
    .Q(ff_maj),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2815_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_eq_s0 (
    .Q(ff_eq),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2815_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_dix_s0 (
    .Q(ff_dix),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2815_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_diy_s0 (
    .Q(ff_diy),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2815_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_3_s0 (
    .Q(ff_logical_opration[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1423_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_2_s0 (
    .Q(ff_logical_opration[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1423_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_1_s0 (
    .Q(ff_logical_opration[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1423_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_0_s0 (
    .Q(ff_logical_opration[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1423_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_3_s0 (
    .Q(ff_command[3]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1423_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_2_s0 (
    .Q(ff_command[2]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1423_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_1_s0 (
    .Q(ff_command[1]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1423_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_0_s0 (
    .Q(ff_command[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1423_5),
    .CLEAR(n36_6) 
);
  DFFC ff_start_s0 (
    .Q(ff_start),
    .D(n1423_5),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_16_s0 (
    .Q(ff_cache_vram_address[16]),
    .D(n1836_94),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_15_s0 (
    .Q(ff_cache_vram_address[15]),
    .D(n1837_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_14_s0 (
    .Q(ff_cache_vram_address[14]),
    .D(n1838_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_13_s0 (
    .Q(ff_cache_vram_address[13]),
    .D(n1839_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_12_s0 (
    .Q(ff_cache_vram_address[12]),
    .D(n1840_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_11_s0 (
    .Q(ff_cache_vram_address[11]),
    .D(n1841_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_10_s0 (
    .Q(ff_cache_vram_address[10]),
    .D(n1842_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_9_s0 (
    .Q(ff_cache_vram_address[9]),
    .D(n1843_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_8_s0 (
    .Q(ff_cache_vram_address[8]),
    .D(n1844_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_7_s0 (
    .Q(ff_cache_vram_address[7]),
    .D(n1845_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_6_s0 (
    .Q(ff_cache_vram_address[6]),
    .D(n1846_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_5_s0 (
    .Q(ff_cache_vram_address[5]),
    .D(n1847_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_4_s0 (
    .Q(ff_cache_vram_address[4]),
    .D(n1848_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_3_s0 (
    .Q(ff_cache_vram_address[3]),
    .D(n1849_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_2_s0 (
    .Q(ff_cache_vram_address[2]),
    .D(n1850_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_1_s0 (
    .Q(ff_cache_vram_address[1]),
    .D(n1851_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_0_s0 (
    .Q(ff_cache_vram_address[0]),
    .D(n1852_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_write_s0 (
    .Q(ff_cache_vram_write),
    .D(n1818_151),
    .CLK(clk85m),
    .CE(ff_cache_vram_write_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_7_s0 (
    .Q(ff_cache_vram_wdata[7]),
    .D(n1819_92),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_6_s0 (
    .Q(ff_cache_vram_wdata[6]),
    .D(n1820_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_5_s0 (
    .Q(ff_cache_vram_wdata[5]),
    .D(n1821_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_4_s0 (
    .Q(ff_cache_vram_wdata[4]),
    .D(n1822_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_3_s0 (
    .Q(ff_cache_vram_wdata[3]),
    .D(n1823_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_2_s0 (
    .Q(ff_cache_vram_wdata[2]),
    .D(n1824_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_1_s0 (
    .Q(ff_cache_vram_wdata[1]),
    .D(n1825_92),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_0_s0 (
    .Q(ff_cache_vram_wdata[0]),
    .D(n1826_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFE ff_source_7_s0 (
    .Q(ff_source[7]),
    .D(n1921_9),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_6_s0 (
    .Q(ff_source[6]),
    .D(n1922_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_5_s0 (
    .Q(ff_source[5]),
    .D(n1923_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_4_s0 (
    .Q(ff_source[4]),
    .D(n1924_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_3_s0 (
    .Q(ff_source[3]),
    .D(n1925_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_2_s0 (
    .Q(ff_source[2]),
    .D(n1926_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_1_s0 (
    .Q(ff_source[1]),
    .D(n1927_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_0_s0 (
    .Q(ff_source[0]),
    .D(n1928_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_next_state_5_s0 (
    .Q(ff_next_state[5]),
    .D(n1861_112),
    .CLK(clk85m),
    .CE(ff_next_state_2_11) 
);
  DFFE ff_next_state_4_s0 (
    .Q(ff_next_state[4]),
    .D(n1862_106),
    .CLK(clk85m),
    .CE(ff_next_state_2_11) 
);
  DFFE ff_next_state_3_s0 (
    .Q(ff_next_state[3]),
    .D(n1863_117),
    .CLK(clk85m),
    .CE(ff_next_state_2_11) 
);
  DFFE ff_next_state_2_s0 (
    .Q(ff_next_state[2]),
    .D(n1864_114),
    .CLK(clk85m),
    .CE(ff_next_state_2_11) 
);
  DFFE ff_next_state_1_s0 (
    .Q(ff_next_state[1]),
    .D(n1865_126),
    .CLK(clk85m),
    .CE(ff_next_state_1_14) 
);
  DFFE ff_next_state_0_s0 (
    .Q(ff_next_state[0]),
    .D(n1866_109),
    .CLK(clk85m),
    .CE(ff_next_state_1_14) 
);
  DFFE ff_xsel_1_s0 (
    .Q(ff_xsel[1]),
    .D(n1867_95),
    .CLK(clk85m),
    .CE(ff_xsel_1_12) 
);
  DFFE ff_xsel_0_s0 (
    .Q(ff_xsel[0]),
    .D(n1868_93),
    .CLK(clk85m),
    .CE(ff_xsel_1_12) 
);
  DFFCE reg_sx_8_s0 (
    .Q(reg_sx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2490_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_9_s1 (
    .Q(ff_sx[9]),
    .D(n316_9),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_9_s1.INIT=1'b0;
  DFFCE ff_sx_8_s1 (
    .Q(w_status_border_position[8]),
    .D(n317_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_8_s1.INIT=1'b0;
  DFFCE ff_sx_7_s1 (
    .Q(w_status_border_position[7]),
    .D(n318_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_7_s1.INIT=1'b0;
  DFFCE ff_sx_6_s1 (
    .Q(w_status_border_position[6]),
    .D(n319_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_6_s1.INIT=1'b0;
  DFFCE ff_sx_5_s1 (
    .Q(w_status_border_position[5]),
    .D(n320_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_5_s1.INIT=1'b0;
  DFFCE ff_sx_4_s1 (
    .Q(w_status_border_position[4]),
    .D(n321_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_4_s1.INIT=1'b0;
  DFFCE ff_sx_3_s1 (
    .Q(w_status_border_position[3]),
    .D(n322_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_3_s1.INIT=1'b0;
  DFFCE ff_sx_2_s1 (
    .Q(w_status_border_position[2]),
    .D(n323_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_2_s1.INIT=1'b0;
  DFFCE ff_sx_1_s1 (
    .Q(w_status_border_position[1]),
    .D(n324_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_1_s1.INIT=1'b0;
  DFFCE ff_sx_0_s1 (
    .Q(w_status_border_position[0]),
    .D(n325_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_0_s1.INIT=1'b0;
  DFFCE ff_sy_9_s1 (
    .Q(ff_sy[9]),
    .D(n403_3),
    .CLK(clk85m),
    .CE(n359_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_9_s1.INIT=1'b0;
  DFFCE ff_sy_8_s1 (
    .Q(ff_sy[8]),
    .D(n404_3),
    .CLK(clk85m),
    .CE(n359_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_8_s1.INIT=1'b0;
  DFFCE ff_sy_7_s1 (
    .Q(ff_sy[7]),
    .D(n405_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_7_s1.INIT=1'b0;
  DFFCE ff_sy_6_s1 (
    .Q(ff_sy[6]),
    .D(n406_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_6_s1.INIT=1'b0;
  DFFCE ff_sy_5_s1 (
    .Q(ff_sy[5]),
    .D(n407_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_5_s1.INIT=1'b0;
  DFFCE ff_sy_4_s1 (
    .Q(ff_sy[4]),
    .D(n408_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_4_s1.INIT=1'b0;
  DFFCE ff_sy_3_s1 (
    .Q(ff_sy[3]),
    .D(n409_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_3_s1.INIT=1'b0;
  DFFCE ff_sy_2_s1 (
    .Q(ff_sy[2]),
    .D(n410_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_2_s1.INIT=1'b0;
  DFFCE ff_sy_1_s1 (
    .Q(ff_sy[1]),
    .D(n411_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_1_s1.INIT=1'b0;
  DFFCE ff_sy_0_s1 (
    .Q(ff_sy[0]),
    .D(n412_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_0_s1.INIT=1'b0;
  DFFCE ff_dy_9_s1 (
    .Q(ff_dy[9]),
    .D(n718_3),
    .CLK(clk85m),
    .CE(n639_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_9_s1.INIT=1'b0;
  DFFCE ff_dy_8_s1 (
    .Q(ff_dy[8]),
    .D(n719_3),
    .CLK(clk85m),
    .CE(n639_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_8_s1.INIT=1'b0;
  DFFCE ff_dy_7_s1 (
    .Q(ff_dy[7]),
    .D(n720_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_7_s1.INIT=1'b0;
  DFFCE ff_dy_6_s1 (
    .Q(ff_dy[6]),
    .D(n721_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_6_s1.INIT=1'b0;
  DFFCE ff_dy_5_s1 (
    .Q(ff_dy[5]),
    .D(n722_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_5_s1.INIT=1'b0;
  DFFCE ff_dy_4_s1 (
    .Q(ff_dy[4]),
    .D(n723_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_4_s1.INIT=1'b0;
  DFFCE ff_dy_3_s1 (
    .Q(ff_dy[3]),
    .D(n724_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_3_s1.INIT=1'b0;
  DFFCE ff_dy_2_s1 (
    .Q(ff_dy[2]),
    .D(n725_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_2_s1.INIT=1'b0;
  DFFCE ff_dy_1_s1 (
    .Q(ff_dy[1]),
    .D(n726_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_1_s1.INIT=1'b0;
  DFFCE ff_dy_0_s1 (
    .Q(ff_dy[0]),
    .D(n727_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_0_s1.INIT=1'b0;
  DFFCE ff_nx_8_s1 (
    .Q(ff_nx[8]),
    .D(n1036_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_8_s1.INIT=1'b0;
  DFFCE ff_nx_7_s1 (
    .Q(ff_nx[7]),
    .D(n1037_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_7_s1.INIT=1'b0;
  DFFCE ff_nx_6_s1 (
    .Q(ff_nx[6]),
    .D(n1038_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_6_s1.INIT=1'b0;
  DFFCE ff_nx_5_s1 (
    .Q(ff_nx[5]),
    .D(n1039_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_5_s1.INIT=1'b0;
  DFFCE ff_nx_4_s1 (
    .Q(ff_nx[4]),
    .D(n1040_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_4_s1.INIT=1'b0;
  DFFCE ff_nx_3_s1 (
    .Q(ff_nx[3]),
    .D(n1041_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_3_s1.INIT=1'b0;
  DFFCE ff_nx_2_s1 (
    .Q(ff_nx[2]),
    .D(n1042_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_2_s1.INIT=1'b0;
  DFFCE ff_nx_1_s1 (
    .Q(ff_nx[1]),
    .D(n1043_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_1_s1.INIT=1'b0;
  DFFCE ff_nx_0_s1 (
    .Q(ff_nx[0]),
    .D(n1044_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_0_s1.INIT=1'b0;
  DFFCE ff_ny_9_s1 (
    .Q(ff_ny[9]),
    .D(n1162_3),
    .CLK(clk85m),
    .CE(n1077_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_9_s1.INIT=1'b0;
  DFFCE ff_ny_8_s1 (
    .Q(ff_ny[8]),
    .D(n1163_3),
    .CLK(clk85m),
    .CE(n1077_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_8_s1.INIT=1'b0;
  DFFCE ff_ny_7_s1 (
    .Q(ff_ny[7]),
    .D(n1164_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_7_s1.INIT=1'b0;
  DFFCE ff_ny_6_s1 (
    .Q(ff_ny[6]),
    .D(n1165_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_6_s1.INIT=1'b0;
  DFFCE ff_ny_5_s1 (
    .Q(ff_ny[5]),
    .D(n1166_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_5_s1.INIT=1'b0;
  DFFCE ff_ny_4_s1 (
    .Q(ff_ny[4]),
    .D(n1167_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_4_s1.INIT=1'b0;
  DFFCE ff_ny_3_s1 (
    .Q(ff_ny[3]),
    .D(n1168_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_3_s1.INIT=1'b0;
  DFFCE ff_ny_2_s1 (
    .Q(ff_ny[2]),
    .D(n1169_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_2_s1.INIT=1'b0;
  DFFCE ff_ny_1_s1 (
    .Q(ff_ny[1]),
    .D(n1170_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_1_s1.INIT=1'b0;
  DFFCE ff_ny_0_s1 (
    .Q(ff_ny[0]),
    .D(n1171_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_0_s1.INIT=1'b0;
  DFFCE ff_nyb_9_s1 (
    .Q(ff_nyb[9]),
    .D(n1218_7),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_9_s1.INIT=1'b0;
  DFFCE ff_nyb_8_s1 (
    .Q(ff_nyb[8]),
    .D(n1219_7),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_8_s1.INIT=1'b0;
  DFFCE ff_nyb_7_s1 (
    .Q(ff_nyb[7]),
    .D(n1220_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_7_s1.INIT=1'b0;
  DFFCE ff_nyb_6_s1 (
    .Q(ff_nyb[6]),
    .D(n1221_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_6_s1.INIT=1'b0;
  DFFCE ff_nyb_5_s1 (
    .Q(ff_nyb[5]),
    .D(n1222_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_5_s1.INIT=1'b0;
  DFFCE ff_nyb_4_s1 (
    .Q(ff_nyb[4]),
    .D(n1223_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_4_s1.INIT=1'b0;
  DFFCE ff_nyb_3_s1 (
    .Q(ff_nyb[3]),
    .D(n1224_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_3_s1.INIT=1'b0;
  DFFCE ff_nyb_2_s1 (
    .Q(ff_nyb[2]),
    .D(n1225_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_2_s1.INIT=1'b0;
  DFFCE ff_nyb_1_s1 (
    .Q(ff_nyb[1]),
    .D(n1226_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_1_s1.INIT=1'b0;
  DFFCE ff_nyb_0_s1 (
    .Q(ff_nyb[0]),
    .D(n1227_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_0_s1.INIT=1'b0;
  DFFCE ff_color_7_s1 (
    .Q(ff_color[7]),
    .D(n1315_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_7_s1.INIT=1'b0;
  DFFCE ff_color_6_s1 (
    .Q(ff_color[6]),
    .D(n1316_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_6_s1.INIT=1'b0;
  DFFCE ff_color_5_s1 (
    .Q(ff_color[5]),
    .D(n1317_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_5_s1.INIT=1'b0;
  DFFCE ff_color_4_s1 (
    .Q(ff_color[4]),
    .D(n1318_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_4_s1.INIT=1'b0;
  DFFCE ff_color_3_s1 (
    .Q(ff_color[3]),
    .D(n1319_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_3_s1.INIT=1'b0;
  DFFCE ff_color_2_s1 (
    .Q(ff_color[2]),
    .D(n1320_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_2_s1.INIT=1'b0;
  DFFCE ff_color_1_s1 (
    .Q(ff_color[1]),
    .D(n1321_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_1_s1.INIT=1'b0;
  DFFCE ff_color_0_s1 (
    .Q(ff_color[0]),
    .D(n1322_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_0_s1.INIT=1'b0;
  DFFCE ff_read_color_s1 (
    .Q(ff_read_color),
    .D(n1338_9),
    .CLK(clk85m),
    .CE(ff_read_color_8),
    .CLEAR(n36_6) 
);
defparam ff_read_color_s1.INIT=1'b0;
  DFFCE ff_transfer_ready_s1 (
    .Q(w_status_transfer_ready),
    .D(n1383_8),
    .CLK(clk85m),
    .CE(ff_transfer_ready_6),
    .CLEAR(n36_6) 
);
defparam ff_transfer_ready_s1.INIT=1'b0;
  DFFCE ff_command_execute_s1 (
    .Q(w_status_command_execute),
    .D(ff_start),
    .CLK(clk85m),
    .CE(ff_command_execute_6),
    .CLEAR(n36_6) 
);
defparam ff_command_execute_s1.INIT=1'b0;
  DFFCE ff_read_pixel_7_s1 (
    .Q(w_status_color[7]),
    .D(n1472_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_7_s1.INIT=1'b0;
  DFFCE ff_read_pixel_6_s1 (
    .Q(w_status_color[6]),
    .D(n1473_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_6_s1.INIT=1'b0;
  DFFCE ff_read_pixel_5_s1 (
    .Q(w_status_color[5]),
    .D(n1474_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_5_s1.INIT=1'b0;
  DFFCE ff_read_pixel_4_s1 (
    .Q(w_status_color[4]),
    .D(n1475_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_4_s1.INIT=1'b0;
  DFFCE ff_read_pixel_3_s1 (
    .Q(w_status_color[3]),
    .D(n1476_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_3_s1.INIT=1'b0;
  DFFCE ff_read_pixel_2_s1 (
    .Q(w_status_color[2]),
    .D(n1477_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_2_s1.INIT=1'b0;
  DFFCE ff_read_pixel_1_s1 (
    .Q(w_status_color[1]),
    .D(n1478_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_1_s1.INIT=1'b0;
  DFFCE ff_read_pixel_0_s1 (
    .Q(w_status_color[0]),
    .D(n1479_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_0_s1.INIT=1'b0;
  DFFCE ff_dx_8_s1 (
    .Q(ff_dx[8]),
    .D(n604_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_7_s1 (
    .Q(ff_dx[7]),
    .D(n605_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_6_s1 (
    .Q(ff_dx[6]),
    .D(n606_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_5_s1 (
    .Q(ff_dx[5]),
    .D(n607_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_4_s1 (
    .Q(ff_dx[4]),
    .D(n608_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_3_s1 (
    .Q(ff_dx[3]),
    .D(n609_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_2_s1 (
    .Q(ff_dx[2]),
    .D(n610_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_1_s1 (
    .Q(ff_dx[1]),
    .D(n611_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_0_s1 (
    .Q(ff_dx[0]),
    .D(n612_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_border_detect_s1 (
    .Q(w_status_border_detect),
    .D(w_cache_flush_end),
    .CLK(clk85m),
    .CE(ff_border_detect_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_5_s1 (
    .Q(ff_state[5]),
    .D(n1933_13),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s1 (
    .Q(ff_state[4]),
    .D(n1934_12),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s1 (
    .Q(ff_state[3]),
    .D(n1935_8),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s1 (
    .Q(ff_state[2]),
    .D(n1936_9),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1937_8),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1938_9),
    .CLK(clk85m),
    .CE(ff_state_0_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_flush_start_s1 (
    .Q(ff_cache_flush_start),
    .D(n1931_12),
    .CLK(clk85m),
    .CE(ff_cache_flush_start_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_valid_s1 (
    .Q(ff_cache_vram_valid),
    .D(n1932_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_valid_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_valid_s1 (
    .Q(ff_count_valid),
    .D(n1929_13),
    .CLK(clk85m),
    .CE(ff_count_valid_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_border_detect_request_s1 (
    .Q(ff_border_detect_request),
    .D(n1930_10),
    .CLK(clk85m),
    .CE(n1930_8),
    .CLEAR(n36_6) 
);
  DFFC ff_read_byte_7_s3 (
    .Q(ff_read_byte[7]),
    .D(n1480_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_7_s3.INIT=1'b0;
  DFFC ff_read_byte_6_s3 (
    .Q(ff_read_byte[6]),
    .D(n1481_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_6_s3.INIT=1'b0;
  DFFC ff_read_byte_5_s3 (
    .Q(ff_read_byte[5]),
    .D(n1482_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_5_s3.INIT=1'b0;
  DFFC ff_read_byte_4_s3 (
    .Q(ff_read_byte[4]),
    .D(n1483_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_4_s3.INIT=1'b0;
  DFFC ff_read_byte_3_s3 (
    .Q(ff_read_byte[3]),
    .D(n1484_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_3_s3.INIT=1'b0;
  DFFC ff_read_byte_2_s3 (
    .Q(ff_read_byte[2]),
    .D(n1485_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_2_s3.INIT=1'b0;
  DFFC ff_read_byte_1_s3 (
    .Q(ff_read_byte[1]),
    .D(n1486_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_1_s3.INIT=1'b0;
  DFFC ff_read_byte_0_s3 (
    .Q(ff_read_byte[0]),
    .D(n1487_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_0_s3.INIT=1'b0;
  ALU \w_next_sx[0]_1_s  (
    .SUM(w_next_sx[0]),
    .COUT(\w_next_sx[0]_1_1 ),
    .I0(w_status_border_position[0]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_sx[0]_1_s .ALU_MODE=2;
  ALU \w_next_sx[1]_1_s  (
    .SUM(w_next_sx[1]),
    .COUT(\w_next_sx[1]_1_1 ),
    .I0(w_status_border_position[1]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[0]_1_1 ) 
);
defparam \w_next_sx[1]_1_s .ALU_MODE=2;
  ALU \w_next_sx[2]_1_s  (
    .SUM(w_next_sx[2]),
    .COUT(\w_next_sx[2]_1_1 ),
    .I0(w_status_border_position[2]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[1]_1_1 ) 
);
defparam \w_next_sx[2]_1_s .ALU_MODE=2;
  ALU \w_next_sx[3]_1_s  (
    .SUM(w_next_sx[3]),
    .COUT(\w_next_sx[3]_1_1 ),
    .I0(w_status_border_position[3]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[2]_1_1 ) 
);
defparam \w_next_sx[3]_1_s .ALU_MODE=2;
  ALU \w_next_sx[4]_1_s  (
    .SUM(w_next_sx[4]),
    .COUT(\w_next_sx[4]_1_1 ),
    .I0(w_status_border_position[4]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[3]_1_1 ) 
);
defparam \w_next_sx[4]_1_s .ALU_MODE=2;
  ALU \w_next_sx[5]_1_s  (
    .SUM(w_next_sx[5]),
    .COUT(\w_next_sx[5]_1_1 ),
    .I0(w_status_border_position[5]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[4]_1_1 ) 
);
defparam \w_next_sx[5]_1_s .ALU_MODE=2;
  ALU \w_next_sx[6]_1_s  (
    .SUM(w_next_sx[6]),
    .COUT(\w_next_sx[6]_1_1 ),
    .I0(w_status_border_position[6]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[5]_1_1 ) 
);
defparam \w_next_sx[6]_1_s .ALU_MODE=2;
  ALU \w_next_sx[7]_1_s  (
    .SUM(w_next_sx[7]),
    .COUT(\w_next_sx[7]_1_1 ),
    .I0(w_status_border_position[7]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[6]_1_1 ) 
);
defparam \w_next_sx[7]_1_s .ALU_MODE=2;
  ALU \w_next_sx[8]_1_s  (
    .SUM(w_next_sx[8]),
    .COUT(\w_next_sx[8]_1_1 ),
    .I0(w_status_border_position[8]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[7]_1_1 ) 
);
defparam \w_next_sx[8]_1_s .ALU_MODE=2;
  ALU \w_next_sx[9]_1_s  (
    .SUM(w_next_sx[9]),
    .COUT(\w_next_sx[9]_1_0_COUT ),
    .I0(ff_sx[9]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[8]_1_1 ) 
);
defparam \w_next_sx[9]_1_s .ALU_MODE=2;
  ALU \w_next_sy[0]_1_s  (
    .SUM(w_next_sy[0]),
    .COUT(\w_next_sy[0]_1_1 ),
    .I0(ff_sy[0]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_sy[0]_1_s .ALU_MODE=2;
  ALU \w_next_sy[1]_1_s  (
    .SUM(w_next_sy[1]),
    .COUT(\w_next_sy[1]_1_1 ),
    .I0(ff_sy[1]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[0]_1_1 ) 
);
defparam \w_next_sy[1]_1_s .ALU_MODE=2;
  ALU \w_next_sy[2]_1_s  (
    .SUM(w_next_sy[2]),
    .COUT(\w_next_sy[2]_1_1 ),
    .I0(ff_sy[2]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[1]_1_1 ) 
);
defparam \w_next_sy[2]_1_s .ALU_MODE=2;
  ALU \w_next_sy[3]_1_s  (
    .SUM(w_next_sy[3]),
    .COUT(\w_next_sy[3]_1_1 ),
    .I0(ff_sy[3]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[2]_1_1 ) 
);
defparam \w_next_sy[3]_1_s .ALU_MODE=2;
  ALU \w_next_sy[4]_1_s  (
    .SUM(w_next_sy[4]),
    .COUT(\w_next_sy[4]_1_1 ),
    .I0(ff_sy[4]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[3]_1_1 ) 
);
defparam \w_next_sy[4]_1_s .ALU_MODE=2;
  ALU \w_next_sy[5]_1_s  (
    .SUM(w_next_sy[5]),
    .COUT(\w_next_sy[5]_1_1 ),
    .I0(ff_sy[5]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[4]_1_1 ) 
);
defparam \w_next_sy[5]_1_s .ALU_MODE=2;
  ALU \w_next_sy[6]_1_s  (
    .SUM(w_next_sy[6]),
    .COUT(\w_next_sy[6]_1_1 ),
    .I0(ff_sy[6]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[5]_1_1 ) 
);
defparam \w_next_sy[6]_1_s .ALU_MODE=2;
  ALU \w_next_sy[7]_1_s  (
    .SUM(w_next_sy[7]),
    .COUT(\w_next_sy[7]_1_1 ),
    .I0(ff_sy[7]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[6]_1_1 ) 
);
defparam \w_next_sy[7]_1_s .ALU_MODE=2;
  ALU \w_next_sy[8]_1_s  (
    .SUM(w_next_sy[8]),
    .COUT(\w_next_sy[8]_1_1 ),
    .I0(ff_sy[8]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[7]_1_1 ) 
);
defparam \w_next_sy[8]_1_s .ALU_MODE=2;
  ALU \w_next_sy[9]_1_s  (
    .SUM(w_next_sy[9]),
    .COUT(\w_next_sy[9]_1_0_COUT ),
    .I0(ff_sy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[8]_1_1 ) 
);
defparam \w_next_sy[9]_1_s .ALU_MODE=2;
  ALU \w_next_dx[0]_1_s  (
    .SUM(w_next_dx[0]),
    .COUT(\w_next_dx[0]_1_1 ),
    .I0(ff_dx[0]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_dx[0]_1_s .ALU_MODE=2;
  ALU \w_next_dx[1]_1_s  (
    .SUM(w_next_dx[1]),
    .COUT(\w_next_dx[1]_1_1 ),
    .I0(ff_dx[1]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[0]_1_1 ) 
);
defparam \w_next_dx[1]_1_s .ALU_MODE=2;
  ALU \w_next_dx[2]_1_s  (
    .SUM(w_next_dx[2]),
    .COUT(\w_next_dx[2]_1_1 ),
    .I0(ff_dx[2]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[1]_1_1 ) 
);
defparam \w_next_dx[2]_1_s .ALU_MODE=2;
  ALU \w_next_dx[3]_1_s  (
    .SUM(w_next_dx[3]),
    .COUT(\w_next_dx[3]_1_1 ),
    .I0(ff_dx[3]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[2]_1_1 ) 
);
defparam \w_next_dx[3]_1_s .ALU_MODE=2;
  ALU \w_next_dx[4]_1_s  (
    .SUM(w_next_dx[4]),
    .COUT(\w_next_dx[4]_1_1 ),
    .I0(ff_dx[4]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[3]_1_1 ) 
);
defparam \w_next_dx[4]_1_s .ALU_MODE=2;
  ALU \w_next_dx[5]_1_s  (
    .SUM(w_next_dx[5]),
    .COUT(\w_next_dx[5]_1_1 ),
    .I0(ff_dx[5]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[4]_1_1 ) 
);
defparam \w_next_dx[5]_1_s .ALU_MODE=2;
  ALU \w_next_dx[6]_1_s  (
    .SUM(w_next_dx[6]),
    .COUT(\w_next_dx[6]_1_1 ),
    .I0(ff_dx[6]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[5]_1_1 ) 
);
defparam \w_next_dx[6]_1_s .ALU_MODE=2;
  ALU \w_next_dx[7]_1_s  (
    .SUM(w_next_dx[7]),
    .COUT(\w_next_dx[7]_1_1 ),
    .I0(ff_dx[7]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[6]_1_1 ) 
);
defparam \w_next_dx[7]_1_s .ALU_MODE=2;
  ALU \w_next_dx[8]_1_s  (
    .SUM(w_next_dx[8]),
    .COUT(\w_next_dx[8]_1_1 ),
    .I0(ff_dx[8]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[7]_1_1 ) 
);
defparam \w_next_dx[8]_1_s .ALU_MODE=2;
  ALU \w_next_dx[9]_1_s  (
    .SUM(w_next_dx[9]),
    .COUT(\w_next_dx[9]_1_0_COUT ),
    .I0(GND),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[8]_1_1 ) 
);
defparam \w_next_dx[9]_1_s .ALU_MODE=2;
  ALU \w_next_dy[0]_1_s  (
    .SUM(w_next_dy[0]),
    .COUT(\w_next_dy[0]_1_1 ),
    .I0(ff_dy[0]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_dy[0]_1_s .ALU_MODE=2;
  ALU \w_next_dy[1]_1_s  (
    .SUM(w_next_dy[1]),
    .COUT(\w_next_dy[1]_1_1 ),
    .I0(ff_dy[1]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[0]_1_1 ) 
);
defparam \w_next_dy[1]_1_s .ALU_MODE=2;
  ALU \w_next_dy[2]_1_s  (
    .SUM(w_next_dy[2]),
    .COUT(\w_next_dy[2]_1_1 ),
    .I0(ff_dy[2]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[1]_1_1 ) 
);
defparam \w_next_dy[2]_1_s .ALU_MODE=2;
  ALU \w_next_dy[3]_1_s  (
    .SUM(w_next_dy[3]),
    .COUT(\w_next_dy[3]_1_1 ),
    .I0(ff_dy[3]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[2]_1_1 ) 
);
defparam \w_next_dy[3]_1_s .ALU_MODE=2;
  ALU \w_next_dy[4]_1_s  (
    .SUM(w_next_dy[4]),
    .COUT(\w_next_dy[4]_1_1 ),
    .I0(ff_dy[4]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[3]_1_1 ) 
);
defparam \w_next_dy[4]_1_s .ALU_MODE=2;
  ALU \w_next_dy[5]_1_s  (
    .SUM(w_next_dy[5]),
    .COUT(\w_next_dy[5]_1_1 ),
    .I0(ff_dy[5]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[4]_1_1 ) 
);
defparam \w_next_dy[5]_1_s .ALU_MODE=2;
  ALU \w_next_dy[6]_1_s  (
    .SUM(w_next_dy[6]),
    .COUT(\w_next_dy[6]_1_1 ),
    .I0(ff_dy[6]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[5]_1_1 ) 
);
defparam \w_next_dy[6]_1_s .ALU_MODE=2;
  ALU \w_next_dy[7]_1_s  (
    .SUM(w_next_dy[7]),
    .COUT(\w_next_dy[7]_1_1 ),
    .I0(ff_dy[7]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[6]_1_1 ) 
);
defparam \w_next_dy[7]_1_s .ALU_MODE=2;
  ALU \w_next_dy[8]_1_s  (
    .SUM(w_next_dy[8]),
    .COUT(\w_next_dy[8]_1_1 ),
    .I0(ff_dy[8]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[7]_1_1 ) 
);
defparam \w_next_dy[8]_1_s .ALU_MODE=2;
  ALU \w_next_dy[9]_1_s  (
    .SUM(w_next_dy[9]),
    .COUT(\w_next_dy[9]_1_0_COUT ),
    .I0(ff_dy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[8]_1_1 ) 
);
defparam \w_next_dy[9]_1_s .ALU_MODE=2;
  ALU n1197_s (
    .SUM(n1197_1),
    .COUT(n1197_2),
    .I0(w_next_nyb[0]),
    .I1(reg_nx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1197_s.ALU_MODE=0;
  ALU n1196_s (
    .SUM(n1196_1),
    .COUT(n1196_2),
    .I0(w_next_nyb[1]),
    .I1(reg_nx[1]),
    .I3(GND),
    .CIN(n1197_2) 
);
defparam n1196_s.ALU_MODE=0;
  ALU n1195_s (
    .SUM(n1195_1),
    .COUT(n1195_2),
    .I0(w_next_nyb[2]),
    .I1(reg_nx[2]),
    .I3(GND),
    .CIN(n1196_2) 
);
defparam n1195_s.ALU_MODE=0;
  ALU n1194_s (
    .SUM(n1194_1),
    .COUT(n1194_2),
    .I0(w_next_nyb[3]),
    .I1(reg_nx[3]),
    .I3(GND),
    .CIN(n1195_2) 
);
defparam n1194_s.ALU_MODE=0;
  ALU n1193_s (
    .SUM(n1193_1),
    .COUT(n1193_2),
    .I0(w_next_nyb[4]),
    .I1(reg_nx[4]),
    .I3(GND),
    .CIN(n1194_2) 
);
defparam n1193_s.ALU_MODE=0;
  ALU n1192_s (
    .SUM(n1192_1),
    .COUT(n1192_2),
    .I0(w_next_nyb[5]),
    .I1(reg_nx[5]),
    .I3(GND),
    .CIN(n1193_2) 
);
defparam n1192_s.ALU_MODE=0;
  ALU n1191_s (
    .SUM(n1191_1),
    .COUT(n1191_2),
    .I0(w_next_nyb[6]),
    .I1(reg_nx[6]),
    .I3(GND),
    .CIN(n1192_2) 
);
defparam n1191_s.ALU_MODE=0;
  ALU n1190_s (
    .SUM(n1190_1),
    .COUT(n1190_2),
    .I0(w_next_nyb[7]),
    .I1(reg_nx[7]),
    .I3(GND),
    .CIN(n1191_2) 
);
defparam n1190_s.ALU_MODE=0;
  ALU n1189_s (
    .SUM(n1189_1),
    .COUT(n1189_2),
    .I0(w_next_nyb[8]),
    .I1(reg_nx[8]),
    .I3(GND),
    .CIN(n1190_2) 
);
defparam n1189_s.ALU_MODE=0;
  ALU n1188_s (
    .SUM(n1188_1),
    .COUT(n1188_0_COUT),
    .I0(w_next_nyb[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n1189_2) 
);
defparam n1188_s.ALU_MODE=0;
  ALU w_next_nyb_0_s (
    .SUM(w_next_nyb[0]),
    .COUT(w_next_nyb_0_3),
    .I0(ff_nyb[0]),
    .I1(ff_ny[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_next_nyb_0_s.ALU_MODE=1;
  ALU w_next_nyb_1_s (
    .SUM(w_next_nyb[1]),
    .COUT(w_next_nyb_1_3),
    .I0(ff_nyb[1]),
    .I1(ff_ny[1]),
    .I3(GND),
    .CIN(w_next_nyb_0_3) 
);
defparam w_next_nyb_1_s.ALU_MODE=1;
  ALU w_next_nyb_2_s (
    .SUM(w_next_nyb[2]),
    .COUT(w_next_nyb_2_3),
    .I0(ff_nyb[2]),
    .I1(ff_ny[2]),
    .I3(GND),
    .CIN(w_next_nyb_1_3) 
);
defparam w_next_nyb_2_s.ALU_MODE=1;
  ALU w_next_nyb_3_s (
    .SUM(w_next_nyb[3]),
    .COUT(w_next_nyb_3_3),
    .I0(ff_nyb[3]),
    .I1(ff_ny[3]),
    .I3(GND),
    .CIN(w_next_nyb_2_3) 
);
defparam w_next_nyb_3_s.ALU_MODE=1;
  ALU w_next_nyb_4_s (
    .SUM(w_next_nyb[4]),
    .COUT(w_next_nyb_4_3),
    .I0(ff_nyb[4]),
    .I1(ff_ny[4]),
    .I3(GND),
    .CIN(w_next_nyb_3_3) 
);
defparam w_next_nyb_4_s.ALU_MODE=1;
  ALU w_next_nyb_5_s (
    .SUM(w_next_nyb[5]),
    .COUT(w_next_nyb_5_3),
    .I0(ff_nyb[5]),
    .I1(ff_ny[5]),
    .I3(GND),
    .CIN(w_next_nyb_4_3) 
);
defparam w_next_nyb_5_s.ALU_MODE=1;
  ALU w_next_nyb_6_s (
    .SUM(w_next_nyb[6]),
    .COUT(w_next_nyb_6_3),
    .I0(ff_nyb[6]),
    .I1(ff_ny[6]),
    .I3(GND),
    .CIN(w_next_nyb_5_3) 
);
defparam w_next_nyb_6_s.ALU_MODE=1;
  ALU w_next_nyb_7_s (
    .SUM(w_next_nyb[7]),
    .COUT(w_next_nyb_7_3),
    .I0(ff_nyb[7]),
    .I1(ff_ny[7]),
    .I3(GND),
    .CIN(w_next_nyb_6_3) 
);
defparam w_next_nyb_7_s.ALU_MODE=1;
  ALU w_next_nyb_8_s (
    .SUM(w_next_nyb[8]),
    .COUT(w_next_nyb_8_3),
    .I0(ff_nyb[8]),
    .I1(ff_ny[8]),
    .I3(GND),
    .CIN(w_next_nyb_7_3) 
);
defparam w_next_nyb_8_s.ALU_MODE=1;
  ALU w_next_nyb_9_s (
    .SUM(w_next_nyb[9]),
    .COUT(n1278_9),
    .I0(ff_nyb[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_next_nyb_8_3) 
);
defparam w_next_nyb_9_s.ALU_MODE=1;
  ALU n1008_s (
    .SUM(n1008_2),
    .COUT(n1008_3),
    .I0(ff_nx[0]),
    .I1(w_next[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n1008_s.ALU_MODE=1;
  ALU n1007_s (
    .SUM(n1007_2),
    .COUT(n1007_3),
    .I0(ff_nx[1]),
    .I1(w_next[1]),
    .I3(GND),
    .CIN(n1008_3) 
);
defparam n1007_s.ALU_MODE=1;
  ALU n1006_s (
    .SUM(n1006_2),
    .COUT(n1006_3),
    .I0(ff_nx[2]),
    .I1(w_next[2]),
    .I3(GND),
    .CIN(n1007_3) 
);
defparam n1006_s.ALU_MODE=1;
  ALU n1005_s (
    .SUM(n1005_2),
    .COUT(n1005_3),
    .I0(ff_nx[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n1006_3) 
);
defparam n1005_s.ALU_MODE=1;
  ALU n1004_s (
    .SUM(n1004_2),
    .COUT(n1004_3),
    .I0(ff_nx[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n1005_3) 
);
defparam n1004_s.ALU_MODE=1;
  ALU n1003_s (
    .SUM(n1003_2),
    .COUT(n1003_3),
    .I0(ff_nx[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n1004_3) 
);
defparam n1003_s.ALU_MODE=1;
  ALU n1002_s (
    .SUM(n1002_2),
    .COUT(n1002_3),
    .I0(ff_nx[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n1003_3) 
);
defparam n1002_s.ALU_MODE=1;
  ALU n1001_s (
    .SUM(n1001_2),
    .COUT(n1001_3),
    .I0(ff_nx[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n1002_3) 
);
defparam n1001_s.ALU_MODE=1;
  ALU n1000_s (
    .SUM(n1000_2),
    .COUT(n1000_0_COUT),
    .I0(ff_nx[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n1001_3) 
);
defparam n1000_s.ALU_MODE=1;
  ALU n1637_s0 (
    .SUM(n1637_1_SUM),
    .COUT(n1637_3),
    .I0(w_status_color[0]),
    .I1(ff_color[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1637_s0.ALU_MODE=3;
  ALU n1638_s0 (
    .SUM(n1638_1_SUM),
    .COUT(n1638_3),
    .I0(w_status_color[1]),
    .I1(ff_color[1]),
    .I3(GND),
    .CIN(n1637_3) 
);
defparam n1638_s0.ALU_MODE=3;
  ALU n1639_s0 (
    .SUM(n1639_1_SUM),
    .COUT(n1639_3),
    .I0(w_status_color[2]),
    .I1(ff_color[2]),
    .I3(GND),
    .CIN(n1638_3) 
);
defparam n1639_s0.ALU_MODE=3;
  ALU n1640_s0 (
    .SUM(n1640_1_SUM),
    .COUT(n1640_3),
    .I0(w_status_color[3]),
    .I1(ff_color[3]),
    .I3(GND),
    .CIN(n1639_3) 
);
defparam n1640_s0.ALU_MODE=3;
  ALU n1641_s0 (
    .SUM(n1641_1_SUM),
    .COUT(n1641_3),
    .I0(w_status_color[4]),
    .I1(ff_color[4]),
    .I3(GND),
    .CIN(n1640_3) 
);
defparam n1641_s0.ALU_MODE=3;
  ALU n1642_s0 (
    .SUM(n1642_1_SUM),
    .COUT(n1642_3),
    .I0(w_status_color[5]),
    .I1(ff_color[5]),
    .I3(GND),
    .CIN(n1641_3) 
);
defparam n1642_s0.ALU_MODE=3;
  ALU n1643_s0 (
    .SUM(n1643_1_SUM),
    .COUT(n1643_3),
    .I0(w_status_color[6]),
    .I1(ff_color[6]),
    .I3(GND),
    .CIN(n1642_3) 
);
defparam n1643_s0.ALU_MODE=3;
  MUX2_LUT5 n1462_s5 (
    .O(n1462_9),
    .I0(n1462_6),
    .I1(n1462_7),
    .S0(ff_xsel[1]) 
);
  MUX2_LUT5 n1463_s5 (
    .O(n1463_9),
    .I0(n1463_6),
    .I1(n1463_7),
    .S0(ff_xsel[1]) 
);
  INV ff_dix_3_s2 (
    .O(ff_dix_3_4),
    .I(ff_dix) 
);
  INV ff_diy_3_s2 (
    .O(ff_diy_3_4),
    .I(ff_diy) 
);
  vdp_command_cache u_cache (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_start(ff_start),
    .ff_cache_flush_start(ff_cache_flush_start),
    .ff_cache_vram_valid(ff_cache_vram_valid),
    .ff_cache_vram_write(ff_cache_vram_write),
    .ff_vram_valid_7(ff_vram_valid_7),
    .w_pulse1(w_pulse1),
    .ff_vram_valid_9(ff_vram_valid_9),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .ff_cache_vram_address(ff_cache_vram_address[16:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .ff_cache_vram_wdata(ff_cache_vram_wdata[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_command_vram_write(w_command_vram_write),
    .w_command_vram_valid(w_command_vram_valid),
    .ff_busy(ff_busy),
    .w_cache_flush_end(w_cache_flush_end),
    .w_cache_vram_rdata_en(w_cache_vram_rdata_en),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cache_vram_rdata(w_cache_vram_rdata[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command */
module vdp_vram_interface (
  w_pre_vram_refresh,
  clk85m,
  n36_6,
  w_sdram_rdata_en,
  ff_reset_n2_1,
  n339_6,
  ff_sdr_ready,
  w_screen_mode_vram_valid,
  w_cpu_vram_write,
  w_command_vram_write,
  n553_30,
  w_pulse1,
  w_ic_vram_valid,
  n354_8,
  ff_vram_valid,
  reg_sprite_disable,
  w_sprite_mode2,
  w_command_vram_valid,
  w_sdram_rdata,
  w_screen_pos_x_Z,
  w_command_vram_wdata_mask,
  w_cpu_vram_wdata,
  w_command_vram_wdata,
  w_cpu_vram_address,
  ff_vram_address,
  w_screen_mode_vram_address,
  w_command_vram_address,
  reg_sprite_attribute_table_base,
  w_selected_plane_num,
  w_sdram_refresh,
  w_sdram_write,
  ff_vram_refresh,
  w_cpu_vram_rdata_en,
  w_command_vram_rdata_en,
  n185_5,
  ff_vram_valid_7,
  ff_vram_valid_9,
  w_sdram_valid,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_screen_mode_vram_rdata,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_cpu_vram_rdata,
  w_command_vram_rdata,
  w_sprite_vram_rdata8
)
;
input w_pre_vram_refresh;
input clk85m;
input n36_6;
input w_sdram_rdata_en;
input ff_reset_n2_1;
input n339_6;
input ff_sdr_ready;
input w_screen_mode_vram_valid;
input w_cpu_vram_write;
input w_command_vram_write;
input n553_30;
input w_pulse1;
input w_ic_vram_valid;
input n354_8;
input ff_vram_valid;
input reg_sprite_disable;
input w_sprite_mode2;
input w_command_vram_valid;
input [31:0] w_sdram_rdata;
input [3:0] w_screen_pos_x_Z;
input [3:0] w_command_vram_wdata_mask;
input [7:0] w_cpu_vram_wdata;
input [31:0] w_command_vram_wdata;
input [16:0] w_cpu_vram_address;
input [16:0] ff_vram_address;
input [16:0] w_screen_mode_vram_address;
input [16:2] w_command_vram_address;
input [16:7] reg_sprite_attribute_table_base;
input [4:0] w_selected_plane_num;
output w_sdram_refresh;
output w_sdram_write;
output ff_vram_refresh;
output w_cpu_vram_rdata_en;
output w_command_vram_rdata_en;
output n185_5;
output ff_vram_valid_7;
output ff_vram_valid_9;
output w_sdram_valid;
output [16:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [31:0] w_screen_mode_vram_rdata;
output w_sprite_vram_rdata_0;
output w_sprite_vram_rdata_1;
output w_sprite_vram_rdata_2;
output w_sprite_vram_rdata_3;
output w_sprite_vram_rdata_4;
output w_sprite_vram_rdata_5;
output w_sprite_vram_rdata_6;
output w_sprite_vram_rdata_7;
output w_sprite_vram_rdata_8;
output w_sprite_vram_rdata_9;
output w_sprite_vram_rdata_10;
output w_sprite_vram_rdata_11;
output w_sprite_vram_rdata_12;
output w_sprite_vram_rdata_13;
output w_sprite_vram_rdata_14;
output w_sprite_vram_rdata_15;
output w_sprite_vram_rdata_16;
output w_sprite_vram_rdata_17;
output w_sprite_vram_rdata_18;
output w_sprite_vram_rdata_19;
output w_sprite_vram_rdata_20;
output w_sprite_vram_rdata_21;
output w_sprite_vram_rdata_22;
output w_sprite_vram_rdata_23;
output w_sprite_vram_rdata_24;
output w_sprite_vram_rdata_25;
output w_sprite_vram_rdata_26;
output w_sprite_vram_rdata_27;
output w_sprite_vram_rdata_31;
output [7:0] w_cpu_vram_rdata;
output [31:0] w_command_vram_rdata;
output [7:0] w_sprite_vram_rdata8;
wire w_rdata8_7_6;
wire w_rdata8_7_7;
wire w_rdata8_6_6;
wire w_rdata8_6_7;
wire w_rdata8_5_6;
wire w_rdata8_5_7;
wire w_rdata8_4_6;
wire w_rdata8_4_7;
wire w_rdata8_3_6;
wire w_rdata8_3_7;
wire w_rdata8_2_6;
wire w_rdata8_2_7;
wire w_rdata8_1_6;
wire w_rdata8_1_7;
wire w_rdata8_0_6;
wire w_rdata8_0_7;
wire n602_3;
wire n185_3;
wire n186_3;
wire n187_3;
wire n188_3;
wire n354_5;
wire n355_5;
wire n356_5;
wire n357_5;
wire n358_5;
wire n359_5;
wire n360_5;
wire n361_5;
wire n362_5;
wire n363_5;
wire n364_5;
wire n365_5;
wire n366_5;
wire n367_5;
wire n368_5;
wire n369_5;
wire n370_5;
wire n1486_3;
wire n1613_3;
wire n1518_3;
wire n1558_3;
wire n1566_3;
wire ff_vram_refresh_8;
wire ff_vram_wdata_mask_3_5;
wire ff_cpu_vram_rdata_en_6;
wire ff_command_vram_rdata_en_6;
wire ff_vram_rdata_sel_2_7;
wire n36_10;
wire n404_9;
wire n403_9;
wire n402_9;
wire n401_9;
wire n400_9;
wire n399_9;
wire n398_9;
wire n397_9;
wire n396_9;
wire n395_9;
wire n394_9;
wire n393_9;
wire n392_9;
wire n391_9;
wire n390_9;
wire n389_9;
wire n388_9;
wire n387_9;
wire n386_9;
wire n385_9;
wire n384_9;
wire n383_9;
wire n382_9;
wire n381_9;
wire n380_9;
wire n379_9;
wire n378_9;
wire n377_9;
wire n376_9;
wire n375_9;
wire n374_9;
wire n373_9;
wire n372_10;
wire n35_8;
wire n34_10;
wire n185_4;
wire n186_4;
wire n186_5;
wire n354_6;
wire n354_7;
wire n354_8_36;
wire n355_6;
wire n355_7;
wire n355_8;
wire n356_6;
wire n356_7;
wire n356_8;
wire n357_6;
wire n357_7;
wire n357_8;
wire n358_6;
wire n358_7;
wire n358_8;
wire n359_6;
wire n359_7;
wire n359_8;
wire n360_6;
wire n360_7;
wire n360_8;
wire n361_6;
wire n361_7;
wire n361_8;
wire n362_6;
wire n362_7;
wire n362_8;
wire n363_6;
wire n363_7;
wire n363_8;
wire n364_6;
wire n364_7;
wire n364_8;
wire n365_6;
wire n365_7;
wire n365_8;
wire n366_6;
wire n366_7;
wire n366_8;
wire n367_6;
wire n367_7;
wire n367_8;
wire n368_6;
wire n368_7;
wire n368_8;
wire n369_6;
wire n369_7;
wire n370_6;
wire n370_7;
wire n354_10;
wire n354_11;
wire n354_12;
wire n355_9;
wire n355_10;
wire n356_9;
wire n356_10;
wire n357_9;
wire n357_10;
wire n358_9;
wire n358_10;
wire n359_9;
wire n359_10;
wire n360_9;
wire n360_10;
wire n361_9;
wire n361_10;
wire n362_9;
wire n362_10;
wire n363_9;
wire n363_10;
wire n364_9;
wire n364_10;
wire n365_9;
wire n365_10;
wire n366_9;
wire n366_10;
wire n367_9;
wire n367_10;
wire n368_9;
wire n368_10;
wire n369_8;
wire n370_8;
wire n362_11;
wire n363_11;
wire n354_14;
wire ff_vram_valid_11;
wire ff_vram_write_9;
wire n371_10;
wire n371_12;
wire [1:0] ff_vram_address_0;
wire [2:0] ff_vram_rdata_sel_d1;
wire [1:0] ff_vram_byte_sel;
wire [2:0] ff_vram_rdata_sel;
wire [7:0] w_rdata8;
wire VCC;
wire GND;
  LUT3 w_rdata8_7_s6 (
    .F(w_rdata8_7_6),
    .I0(w_sdram_rdata[7]),
    .I1(w_sdram_rdata[15]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s6.INIT=8'hCA;
  LUT3 w_rdata8_7_s7 (
    .F(w_rdata8_7_7),
    .I0(w_sdram_rdata[23]),
    .I1(w_sdram_rdata[31]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s7.INIT=8'hCA;
  LUT3 w_rdata8_6_s6 (
    .F(w_rdata8_6_6),
    .I0(w_sdram_rdata[6]),
    .I1(w_sdram_rdata[14]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s6.INIT=8'hCA;
  LUT3 w_rdata8_6_s7 (
    .F(w_rdata8_6_7),
    .I0(w_sdram_rdata[22]),
    .I1(w_sdram_rdata[30]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s7.INIT=8'hCA;
  LUT3 w_rdata8_5_s6 (
    .F(w_rdata8_5_6),
    .I0(w_sdram_rdata[5]),
    .I1(w_sdram_rdata[13]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s6.INIT=8'hCA;
  LUT3 w_rdata8_5_s7 (
    .F(w_rdata8_5_7),
    .I0(w_sdram_rdata[21]),
    .I1(w_sdram_rdata[29]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s7.INIT=8'hCA;
  LUT3 w_rdata8_4_s6 (
    .F(w_rdata8_4_6),
    .I0(w_sdram_rdata[4]),
    .I1(w_sdram_rdata[12]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s6.INIT=8'hCA;
  LUT3 w_rdata8_4_s7 (
    .F(w_rdata8_4_7),
    .I0(w_sdram_rdata[20]),
    .I1(w_sdram_rdata[28]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s7.INIT=8'hCA;
  LUT3 w_rdata8_3_s6 (
    .F(w_rdata8_3_6),
    .I0(w_sdram_rdata[3]),
    .I1(w_sdram_rdata[11]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s6.INIT=8'hCA;
  LUT3 w_rdata8_3_s7 (
    .F(w_rdata8_3_7),
    .I0(w_sdram_rdata[19]),
    .I1(w_sdram_rdata[27]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s7.INIT=8'hCA;
  LUT3 w_rdata8_2_s6 (
    .F(w_rdata8_2_6),
    .I0(w_sdram_rdata[2]),
    .I1(w_sdram_rdata[10]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s6.INIT=8'hCA;
  LUT3 w_rdata8_2_s7 (
    .F(w_rdata8_2_7),
    .I0(w_sdram_rdata[18]),
    .I1(w_sdram_rdata[26]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s7.INIT=8'hCA;
  LUT3 w_rdata8_1_s6 (
    .F(w_rdata8_1_6),
    .I0(w_sdram_rdata[1]),
    .I1(w_sdram_rdata[9]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s6.INIT=8'hCA;
  LUT3 w_rdata8_1_s7 (
    .F(w_rdata8_1_7),
    .I0(w_sdram_rdata[17]),
    .I1(w_sdram_rdata[25]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s7.INIT=8'hCA;
  LUT3 w_rdata8_0_s6 (
    .F(w_rdata8_0_6),
    .I0(w_sdram_rdata[0]),
    .I1(w_sdram_rdata[8]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s6.INIT=8'hCA;
  LUT3 w_rdata8_0_s7 (
    .F(w_rdata8_0_7),
    .I0(w_sdram_rdata[16]),
    .I1(w_sdram_rdata[24]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s7.INIT=8'hCA;
  LUT3 n602_s0 (
    .F(n602_3),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]) 
);
defparam n602_s0.INIT=8'h10;
  LUT3 n185_s0 (
    .F(n185_3),
    .I0(n185_4),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n185_5) 
);
defparam n185_s0.INIT=8'h5C;
  LUT4 n186_s0 (
    .F(n186_3),
    .I0(n186_4),
    .I1(n186_5),
    .I2(w_command_vram_wdata_mask[2]),
    .I3(n185_5) 
);
defparam n186_s0.INIT=16'hBBB0;
  LUT4 n187_s0 (
    .F(n187_3),
    .I0(n186_5),
    .I1(n186_4),
    .I2(w_command_vram_wdata_mask[1]),
    .I3(n185_5) 
);
defparam n187_s0.INIT=16'hBBB0;
  LUT4 n188_s0 (
    .F(n188_3),
    .I0(n185_5),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n186_4),
    .I3(n186_5) 
);
defparam n188_s0.INIT=16'hFFF4;
  LUT4 n354_s2 (
    .F(n354_5),
    .I0(n354_6),
    .I1(n354_7),
    .I2(n354_8_36),
    .I3(n354_14) 
);
defparam n354_s2.INIT=16'h0305;
  LUT4 n355_s2 (
    .F(n355_5),
    .I0(n355_6),
    .I1(n355_7),
    .I2(n355_8),
    .I3(n354_14) 
);
defparam n355_s2.INIT=16'hEE0F;
  LUT4 n356_s2 (
    .F(n356_5),
    .I0(n356_6),
    .I1(n356_7),
    .I2(n356_8),
    .I3(n354_14) 
);
defparam n356_s2.INIT=16'h0305;
  LUT4 n357_s2 (
    .F(n357_5),
    .I0(n357_6),
    .I1(n357_7),
    .I2(n357_8),
    .I3(n354_14) 
);
defparam n357_s2.INIT=16'hEE0F;
  LUT4 n358_s2 (
    .F(n358_5),
    .I0(n358_6),
    .I1(n358_7),
    .I2(n358_8),
    .I3(n354_14) 
);
defparam n358_s2.INIT=16'h0305;
  LUT4 n359_s2 (
    .F(n359_5),
    .I0(n359_6),
    .I1(n359_7),
    .I2(n359_8),
    .I3(n354_14) 
);
defparam n359_s2.INIT=16'h0305;
  LUT4 n360_s2 (
    .F(n360_5),
    .I0(n360_6),
    .I1(n360_7),
    .I2(n360_8),
    .I3(n354_14) 
);
defparam n360_s2.INIT=16'h0305;
  LUT4 n361_s2 (
    .F(n361_5),
    .I0(n361_6),
    .I1(n361_7),
    .I2(n361_8),
    .I3(n354_14) 
);
defparam n361_s2.INIT=16'h0305;
  LUT4 n362_s2 (
    .F(n362_5),
    .I0(n362_6),
    .I1(n362_7),
    .I2(n362_8),
    .I3(n354_14) 
);
defparam n362_s2.INIT=16'hEE0F;
  LUT4 n363_s2 (
    .F(n363_5),
    .I0(n363_6),
    .I1(n363_7),
    .I2(n363_8),
    .I3(n354_14) 
);
defparam n363_s2.INIT=16'hEE0F;
  LUT4 n364_s2 (
    .F(n364_5),
    .I0(n364_6),
    .I1(n364_7),
    .I2(n364_8),
    .I3(n354_14) 
);
defparam n364_s2.INIT=16'hEE0F;
  LUT4 n365_s2 (
    .F(n365_5),
    .I0(n365_6),
    .I1(n365_7),
    .I2(n365_8),
    .I3(n354_14) 
);
defparam n365_s2.INIT=16'h0305;
  LUT4 n366_s2 (
    .F(n366_5),
    .I0(n366_6),
    .I1(n366_7),
    .I2(n366_8),
    .I3(n354_14) 
);
defparam n366_s2.INIT=16'h0305;
  LUT4 n367_s2 (
    .F(n367_5),
    .I0(n367_6),
    .I1(n367_7),
    .I2(n367_8),
    .I3(n354_14) 
);
defparam n367_s2.INIT=16'h0305;
  LUT4 n368_s2 (
    .F(n368_5),
    .I0(n368_6),
    .I1(n368_7),
    .I2(n368_8),
    .I3(n354_14) 
);
defparam n368_s2.INIT=16'h0305;
  LUT3 n369_s2 (
    .F(n369_5),
    .I0(n369_6),
    .I1(n369_7),
    .I2(n354_14) 
);
defparam n369_s2.INIT=8'h35;
  LUT2 n370_s2 (
    .F(n370_5),
    .I0(n370_6),
    .I1(n370_7) 
);
defparam n370_s2.INIT=4'hE;
  LUT4 n1486_s0 (
    .F(n1486_3),
    .I0(ff_vram_rdata_sel_d1[1]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[0]) 
);
defparam n1486_s0.INIT=16'h1000;
  LUT2 n1613_s0 (
    .F(n1613_3),
    .I0(ff_reset_n2_1),
    .I1(n1518_3) 
);
defparam n1613_s0.INIT=4'h8;
  LUT4 n1518_s0 (
    .F(n1518_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1518_s0.INIT=16'h1000;
  LUT4 n1558_s0 (
    .F(n1558_3),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[0]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1558_s0.INIT=16'h4000;
  LUT4 n1566_s0 (
    .F(n1566_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[2]) 
);
defparam n1566_s0.INIT=16'h1000;
  LUT3 ff_vram_refresh_s3 (
    .F(ff_vram_refresh_8),
    .I0(w_sdram_refresh),
    .I1(n339_6),
    .I2(w_pre_vram_refresh) 
);
defparam ff_vram_refresh_s3.INIT=8'hF4;
  LUT4 ff_vram_wdata_mask_3_s2 (
    .F(ff_vram_wdata_mask_3_5),
    .I0(ff_vram_valid_11),
    .I1(ff_vram_valid_7),
    .I2(ff_reset_n2_1),
    .I3(n371_12) 
);
defparam ff_vram_wdata_mask_3_s2.INIT=16'h4000;
  LUT4 ff_cpu_vram_rdata_en_s3 (
    .F(ff_cpu_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[0]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_cpu_vram_rdata_en_s3.INIT=16'h40FF;
  LUT4 ff_command_vram_rdata_en_s3 (
    .F(ff_command_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[2]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_command_vram_rdata_en_s3.INIT=16'h10FF;
  LUT3 ff_vram_rdata_sel_1_s3 (
    .F(ff_vram_rdata_sel_2_7),
    .I0(ff_sdr_ready),
    .I1(ff_vram_valid_7),
    .I2(ff_vram_valid_11) 
);
defparam ff_vram_rdata_sel_1_s3.INIT=8'h7F;
  LUT4 n36_s5 (
    .F(n36_10),
    .I0(n185_5),
    .I1(n354_14),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n36_s5.INIT=16'hF800;
  LUT4 n404_s4 (
    .F(n404_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n185_5),
    .I3(ff_vram_valid_7) 
);
defparam n404_s4.INIT=16'hAC00;
  LUT4 n403_s4 (
    .F(n403_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n185_5),
    .I3(ff_vram_valid_7) 
);
defparam n403_s4.INIT=16'hAC00;
  LUT4 n402_s4 (
    .F(n402_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n185_5),
    .I3(ff_vram_valid_7) 
);
defparam n402_s4.INIT=16'hAC00;
  LUT4 n401_s4 (
    .F(n401_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n185_5),
    .I3(ff_vram_valid_7) 
);
defparam n401_s4.INIT=16'hAC00;
  LUT4 n400_s4 (
    .F(n400_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n185_5),
    .I3(ff_vram_valid_7) 
);
defparam n400_s4.INIT=16'hAC00;
  LUT4 n399_s4 (
    .F(n399_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n185_5),
    .I3(ff_vram_valid_7) 
);
defparam n399_s4.INIT=16'hAC00;
  LUT4 n398_s4 (
    .F(n398_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n185_5),
    .I3(ff_vram_valid_7) 
);
defparam n398_s4.INIT=16'hAC00;
  LUT4 n397_s4 (
    .F(n397_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n185_5),
    .I3(ff_vram_valid_7) 
);
defparam n397_s4.INIT=16'hAC00;
  LUT4 n396_s4 (
    .F(n396_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[8]),
    .I2(n185_5),
    .I3(ff_vram_valid_7) 
);
defparam n396_s4.INIT=16'hAC00;
  LUT4 n395_s4 (
    .F(n395_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[9]),
    .I2(n185_5),
    .I3(ff_vram_valid_7) 
);
defparam n395_s4.INIT=16'hAC00;
  LUT4 n394_s4 (
    .F(n394_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[10]),
    .I2(n185_5),
    .I3(ff_vram_valid_7) 
);
defparam n394_s4.INIT=16'hAC00;
  LUT4 n393_s4 (
    .F(n393_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[11]),
    .I2(n185_5),
    .I3(ff_vram_valid_7) 
);
defparam n393_s4.INIT=16'hAC00;
  LUT4 n392_s4 (
    .F(n392_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[12]),
    .I2(n185_5),
    .I3(ff_vram_valid_7) 
);
defparam n392_s4.INIT=16'hAC00;
  LUT4 n391_s4 (
    .F(n391_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[13]),
    .I2(n185_5),
    .I3(ff_vram_valid_7) 
);
defparam n391_s4.INIT=16'hAC00;
  LUT4 n390_s4 (
    .F(n390_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[14]),
    .I2(n185_5),
    .I3(ff_vram_valid_7) 
);
defparam n390_s4.INIT=16'hAC00;
  LUT4 n389_s4 (
    .F(n389_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[15]),
    .I2(n185_5),
    .I3(ff_vram_valid_7) 
);
defparam n389_s4.INIT=16'hAC00;
  LUT4 n388_s4 (
    .F(n388_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[16]),
    .I2(n185_5),
    .I3(ff_vram_valid_7) 
);
defparam n388_s4.INIT=16'hAC00;
  LUT4 n387_s4 (
    .F(n387_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[17]),
    .I2(n185_5),
    .I3(ff_vram_valid_7) 
);
defparam n387_s4.INIT=16'hAC00;
  LUT4 n386_s4 (
    .F(n386_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[18]),
    .I2(n185_5),
    .I3(ff_vram_valid_7) 
);
defparam n386_s4.INIT=16'hAC00;
  LUT4 n385_s4 (
    .F(n385_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[19]),
    .I2(n185_5),
    .I3(ff_vram_valid_7) 
);
defparam n385_s4.INIT=16'hAC00;
  LUT4 n384_s4 (
    .F(n384_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[20]),
    .I2(n185_5),
    .I3(ff_vram_valid_7) 
);
defparam n384_s4.INIT=16'hAC00;
  LUT4 n383_s4 (
    .F(n383_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[21]),
    .I2(n185_5),
    .I3(ff_vram_valid_7) 
);
defparam n383_s4.INIT=16'hAC00;
  LUT4 n382_s4 (
    .F(n382_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[22]),
    .I2(n185_5),
    .I3(ff_vram_valid_7) 
);
defparam n382_s4.INIT=16'hAC00;
  LUT4 n381_s4 (
    .F(n381_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[23]),
    .I2(n185_5),
    .I3(ff_vram_valid_7) 
);
defparam n381_s4.INIT=16'hAC00;
  LUT4 n380_s4 (
    .F(n380_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[24]),
    .I2(n185_5),
    .I3(ff_vram_valid_7) 
);
defparam n380_s4.INIT=16'hAC00;
  LUT4 n379_s4 (
    .F(n379_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[25]),
    .I2(n185_5),
    .I3(ff_vram_valid_7) 
);
defparam n379_s4.INIT=16'hAC00;
  LUT4 n378_s4 (
    .F(n378_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[26]),
    .I2(n185_5),
    .I3(ff_vram_valid_7) 
);
defparam n378_s4.INIT=16'hAC00;
  LUT4 n377_s4 (
    .F(n377_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[27]),
    .I2(n185_5),
    .I3(ff_vram_valid_7) 
);
defparam n377_s4.INIT=16'hAC00;
  LUT4 n376_s4 (
    .F(n376_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[28]),
    .I2(n185_5),
    .I3(ff_vram_valid_7) 
);
defparam n376_s4.INIT=16'hAC00;
  LUT4 n375_s4 (
    .F(n375_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[29]),
    .I2(n185_5),
    .I3(ff_vram_valid_7) 
);
defparam n375_s4.INIT=16'hAC00;
  LUT4 n374_s4 (
    .F(n374_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[30]),
    .I2(n185_5),
    .I3(ff_vram_valid_7) 
);
defparam n374_s4.INIT=16'hAC00;
  LUT4 n373_s4 (
    .F(n373_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[31]),
    .I2(n185_5),
    .I3(ff_vram_valid_7) 
);
defparam n373_s4.INIT=16'hAC00;
  LUT4 n372_s5 (
    .F(n372_10),
    .I0(w_cpu_vram_write),
    .I1(w_command_vram_write),
    .I2(n185_5),
    .I3(ff_vram_valid_7) 
);
defparam n372_s5.INIT=16'hAC00;
  LUT4 n35_s3 (
    .F(n35_8),
    .I0(n354_14),
    .I1(n185_5),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n35_s3.INIT=16'h0D00;
  LUT3 n34_s5 (
    .F(n34_10),
    .I0(n185_5),
    .I1(ff_sdr_ready),
    .I2(ff_vram_valid_7) 
);
defparam n34_s5.INIT=8'h40;
  LUT4 n185_s1 (
    .F(n185_4),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[0]),
    .I2(n553_30),
    .I3(w_cpu_vram_address[1]) 
);
defparam n185_s1.INIT=16'hAC00;
  LUT3 n185_s2 (
    .F(n185_5),
    .I0(w_pulse1),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n602_3) 
);
defparam n185_s2.INIT=8'h80;
  LUT4 n186_s1 (
    .F(n186_4),
    .I0(w_cpu_vram_address[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(n553_30),
    .I3(n185_5) 
);
defparam n186_s1.INIT=16'hAC00;
  LUT4 n186_s2 (
    .F(n186_5),
    .I0(w_cpu_vram_address[1]),
    .I1(w_cpu_vram_address[2]),
    .I2(n553_30),
    .I3(n185_5) 
);
defparam n186_s2.INIT=16'hCA00;
  LUT4 n354_s3 (
    .F(n354_6),
    .I0(ff_vram_address[0]),
    .I1(w_ic_vram_valid),
    .I2(n354_10),
    .I3(n553_30) 
);
defparam n354_s3.INIT=16'h77F0;
  LUT4 n354_s4 (
    .F(n354_7),
    .I0(w_screen_mode_vram_address[0]),
    .I1(w_screen_mode_vram_address[16]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n354_s4.INIT=16'h5300;
  LUT4 n354_s5 (
    .F(n354_8_36),
    .I0(n354_11),
    .I1(w_command_vram_address[16]),
    .I2(n185_5),
    .I3(ff_vram_valid_7) 
);
defparam n354_s5.INIT=16'h5300;
  LUT4 n355_s3 (
    .F(n355_6),
    .I0(n355_9),
    .I1(w_command_vram_address[15]),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n355_s3.INIT=16'h0A0C;
  LUT4 n355_s4 (
    .F(n355_7),
    .I0(w_screen_mode_vram_address[15]),
    .I1(w_screen_mode_vram_address[16]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n355_s4.INIT=16'hCA00;
  LUT3 n355_s5 (
    .F(n355_8),
    .I0(n355_10),
    .I1(n354_10),
    .I2(n553_30) 
);
defparam n355_s5.INIT=8'hCA;
  LUT3 n356_s3 (
    .F(n356_6),
    .I0(n356_9),
    .I1(n355_10),
    .I2(n553_30) 
);
defparam n356_s3.INIT=8'hCA;
  LUT4 n356_s4 (
    .F(n356_7),
    .I0(w_screen_mode_vram_address[14]),
    .I1(w_screen_mode_vram_address[15]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n356_s4.INIT=16'h3500;
  LUT4 n356_s5 (
    .F(n356_8),
    .I0(n356_10),
    .I1(w_command_vram_address[14]),
    .I2(n185_5),
    .I3(ff_vram_valid_7) 
);
defparam n356_s5.INIT=16'h5300;
  LUT4 n357_s3 (
    .F(n357_6),
    .I0(n357_9),
    .I1(w_command_vram_address[13]),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n357_s3.INIT=16'h0A0C;
  LUT4 n357_s4 (
    .F(n357_7),
    .I0(w_screen_mode_vram_address[13]),
    .I1(w_screen_mode_vram_address[14]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n357_s4.INIT=16'hCA00;
  LUT3 n357_s5 (
    .F(n357_8),
    .I0(n357_10),
    .I1(n356_9),
    .I2(n553_30) 
);
defparam n357_s5.INIT=8'hCA;
  LUT3 n358_s3 (
    .F(n358_6),
    .I0(n358_9),
    .I1(n357_10),
    .I2(n553_30) 
);
defparam n358_s3.INIT=8'hCA;
  LUT4 n358_s4 (
    .F(n358_7),
    .I0(w_screen_mode_vram_address[12]),
    .I1(w_screen_mode_vram_address[13]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n358_s4.INIT=16'h3500;
  LUT4 n358_s5 (
    .F(n358_8),
    .I0(n358_10),
    .I1(w_command_vram_address[12]),
    .I2(n185_5),
    .I3(ff_vram_valid_7) 
);
defparam n358_s5.INIT=16'h5300;
  LUT3 n359_s3 (
    .F(n359_6),
    .I0(n359_9),
    .I1(n358_9),
    .I2(n553_30) 
);
defparam n359_s3.INIT=8'hCA;
  LUT4 n359_s4 (
    .F(n359_7),
    .I0(w_screen_mode_vram_address[11]),
    .I1(w_screen_mode_vram_address[12]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n359_s4.INIT=16'h3500;
  LUT4 n359_s5 (
    .F(n359_8),
    .I0(n359_10),
    .I1(w_command_vram_address[11]),
    .I2(n185_5),
    .I3(ff_vram_valid_7) 
);
defparam n359_s5.INIT=16'h5300;
  LUT3 n360_s3 (
    .F(n360_6),
    .I0(n360_9),
    .I1(n359_9),
    .I2(n553_30) 
);
defparam n360_s3.INIT=8'hCA;
  LUT4 n360_s4 (
    .F(n360_7),
    .I0(w_screen_mode_vram_address[10]),
    .I1(w_screen_mode_vram_address[11]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n360_s4.INIT=16'h3500;
  LUT4 n360_s5 (
    .F(n360_8),
    .I0(n360_10),
    .I1(w_command_vram_address[10]),
    .I2(n185_5),
    .I3(ff_vram_valid_7) 
);
defparam n360_s5.INIT=16'h5300;
  LUT3 n361_s3 (
    .F(n361_6),
    .I0(n361_9),
    .I1(n360_9),
    .I2(n553_30) 
);
defparam n361_s3.INIT=8'hCA;
  LUT4 n361_s4 (
    .F(n361_7),
    .I0(w_screen_mode_vram_address[9]),
    .I1(w_screen_mode_vram_address[10]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n361_s4.INIT=16'h3500;
  LUT4 n361_s5 (
    .F(n361_8),
    .I0(n361_10),
    .I1(w_command_vram_address[9]),
    .I2(n185_5),
    .I3(ff_vram_valid_7) 
);
defparam n361_s5.INIT=16'h5300;
  LUT4 n362_s3 (
    .F(n362_6),
    .I0(n362_9),
    .I1(w_command_vram_address[8]),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n362_s3.INIT=16'h0A0C;
  LUT4 n362_s4 (
    .F(n362_7),
    .I0(w_screen_mode_vram_address[8]),
    .I1(w_screen_mode_vram_address[9]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n362_s4.INIT=16'hCA00;
  LUT3 n362_s5 (
    .F(n362_8),
    .I0(n362_10),
    .I1(n361_9),
    .I2(n553_30) 
);
defparam n362_s5.INIT=8'hCA;
  LUT4 n363_s3 (
    .F(n363_6),
    .I0(n363_9),
    .I1(w_command_vram_address[7]),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n363_s3.INIT=16'h0A0C;
  LUT4 n363_s4 (
    .F(n363_7),
    .I0(w_screen_mode_vram_address[7]),
    .I1(w_screen_mode_vram_address[8]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n363_s4.INIT=16'hCA00;
  LUT3 n363_s5 (
    .F(n363_8),
    .I0(n363_10),
    .I1(n362_10),
    .I2(n553_30) 
);
defparam n363_s5.INIT=8'hCA;
  LUT4 n364_s3 (
    .F(n364_6),
    .I0(n364_9),
    .I1(w_command_vram_address[6]),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n364_s3.INIT=16'h0A0C;
  LUT4 n364_s4 (
    .F(n364_7),
    .I0(w_screen_mode_vram_address[6]),
    .I1(w_screen_mode_vram_address[7]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n364_s4.INIT=16'hCA00;
  LUT3 n364_s5 (
    .F(n364_8),
    .I0(n364_10),
    .I1(n363_10),
    .I2(n553_30) 
);
defparam n364_s5.INIT=8'hCA;
  LUT3 n365_s3 (
    .F(n365_6),
    .I0(n365_9),
    .I1(n364_10),
    .I2(n553_30) 
);
defparam n365_s3.INIT=8'hCA;
  LUT4 n365_s4 (
    .F(n365_7),
    .I0(w_screen_mode_vram_address[5]),
    .I1(w_screen_mode_vram_address[6]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n365_s4.INIT=16'h3500;
  LUT4 n365_s5 (
    .F(n365_8),
    .I0(n365_10),
    .I1(w_command_vram_address[5]),
    .I2(n185_5),
    .I3(ff_vram_valid_7) 
);
defparam n365_s5.INIT=16'h5300;
  LUT3 n366_s3 (
    .F(n366_6),
    .I0(n366_9),
    .I1(n365_9),
    .I2(n553_30) 
);
defparam n366_s3.INIT=8'hCA;
  LUT4 n366_s4 (
    .F(n366_7),
    .I0(w_screen_mode_vram_address[4]),
    .I1(w_screen_mode_vram_address[5]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n366_s4.INIT=16'h3500;
  LUT4 n366_s5 (
    .F(n366_8),
    .I0(n366_10),
    .I1(w_command_vram_address[4]),
    .I2(n185_5),
    .I3(ff_vram_valid_7) 
);
defparam n366_s5.INIT=16'h5300;
  LUT3 n367_s3 (
    .F(n367_6),
    .I0(n367_9),
    .I1(n366_9),
    .I2(n553_30) 
);
defparam n367_s3.INIT=8'hCA;
  LUT4 n367_s4 (
    .F(n367_7),
    .I0(w_screen_mode_vram_address[3]),
    .I1(w_screen_mode_vram_address[4]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n367_s4.INIT=16'h3500;
  LUT4 n367_s5 (
    .F(n367_8),
    .I0(n367_10),
    .I1(w_command_vram_address[3]),
    .I2(n185_5),
    .I3(ff_vram_valid_7) 
);
defparam n367_s5.INIT=16'h5300;
  LUT3 n368_s3 (
    .F(n368_6),
    .I0(n368_9),
    .I1(n367_9),
    .I2(n553_30) 
);
defparam n368_s3.INIT=8'hCA;
  LUT4 n368_s4 (
    .F(n368_7),
    .I0(w_screen_mode_vram_address[2]),
    .I1(w_screen_mode_vram_address[3]),
    .I2(n553_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n368_s4.INIT=16'h3500;
  LUT4 n368_s5 (
    .F(n368_8),
    .I0(n368_10),
    .I1(w_command_vram_address[2]),
    .I2(n185_5),
    .I3(ff_vram_valid_7) 
);
defparam n368_s5.INIT=16'h5300;
  LUT4 n369_s3 (
    .F(n369_6),
    .I0(ff_vram_address[1]),
    .I1(w_ic_vram_valid),
    .I2(n368_9),
    .I3(n553_30) 
);
defparam n369_s3.INIT=16'hF077;
  LUT3 n369_s4 (
    .F(n369_7),
    .I0(n186_5),
    .I1(n369_8),
    .I2(w_screen_mode_vram_valid) 
);
defparam n369_s4.INIT=8'h35;
  LUT4 n370_s3 (
    .F(n370_6),
    .I0(ff_vram_address[1]),
    .I1(ff_vram_address[0]),
    .I2(n553_30),
    .I3(w_ic_vram_valid) 
);
defparam n370_s3.INIT=16'hAC00;
  LUT4 n370_s4 (
    .F(n370_7),
    .I0(n186_4),
    .I1(n370_8),
    .I2(w_screen_mode_vram_valid),
    .I3(n354_14) 
);
defparam n370_s4.INIT=16'hCA00;
  LUT4 ff_vram_valid_s4 (
    .F(ff_vram_valid_7),
    .I0(n354_12),
    .I1(n354_8),
    .I2(w_ic_vram_valid),
    .I3(w_screen_mode_vram_valid) 
);
defparam ff_vram_valid_s4.INIT=16'h0007;
  LUT4 n354_s7 (
    .F(n354_10),
    .I0(reg_sprite_attribute_table_base[16]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[16]) 
);
defparam n354_s7.INIT=16'h0777;
  LUT3 n354_s8 (
    .F(n354_11),
    .I0(w_cpu_vram_address[16]),
    .I1(w_cpu_vram_address[0]),
    .I2(n553_30) 
);
defparam n354_s8.INIT=8'hCA;
  LUT2 n354_s9 (
    .F(n354_12),
    .I0(reg_sprite_disable),
    .I1(ff_vram_valid) 
);
defparam n354_s9.INIT=4'h4;
  LUT3 n355_s6 (
    .F(n355_9),
    .I0(w_cpu_vram_address[15]),
    .I1(w_cpu_vram_address[16]),
    .I2(n553_30) 
);
defparam n355_s6.INIT=8'hCA;
  LUT4 n355_s7 (
    .F(n355_10),
    .I0(reg_sprite_attribute_table_base[15]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[15]) 
);
defparam n355_s7.INIT=16'h0777;
  LUT4 n356_s6 (
    .F(n356_9),
    .I0(reg_sprite_attribute_table_base[14]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[14]) 
);
defparam n356_s6.INIT=16'h0777;
  LUT3 n356_s7 (
    .F(n356_10),
    .I0(w_cpu_vram_address[14]),
    .I1(w_cpu_vram_address[15]),
    .I2(n553_30) 
);
defparam n356_s7.INIT=8'hCA;
  LUT3 n357_s6 (
    .F(n357_9),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[14]),
    .I2(n553_30) 
);
defparam n357_s6.INIT=8'hCA;
  LUT4 n357_s7 (
    .F(n357_10),
    .I0(reg_sprite_attribute_table_base[13]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[13]) 
);
defparam n357_s7.INIT=16'h0777;
  LUT4 n358_s6 (
    .F(n358_9),
    .I0(reg_sprite_attribute_table_base[12]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[12]) 
);
defparam n358_s6.INIT=16'h0777;
  LUT3 n358_s7 (
    .F(n358_10),
    .I0(w_cpu_vram_address[12]),
    .I1(w_cpu_vram_address[13]),
    .I2(n553_30) 
);
defparam n358_s7.INIT=8'hCA;
  LUT4 n359_s6 (
    .F(n359_9),
    .I0(reg_sprite_attribute_table_base[11]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[11]) 
);
defparam n359_s6.INIT=16'h0777;
  LUT3 n359_s7 (
    .F(n359_10),
    .I0(w_cpu_vram_address[11]),
    .I1(w_cpu_vram_address[12]),
    .I2(n553_30) 
);
defparam n359_s7.INIT=8'hCA;
  LUT4 n360_s6 (
    .F(n360_9),
    .I0(reg_sprite_attribute_table_base[10]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[10]) 
);
defparam n360_s6.INIT=16'h0777;
  LUT3 n360_s7 (
    .F(n360_10),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[11]),
    .I2(n553_30) 
);
defparam n360_s7.INIT=8'hCA;
  LUT4 n361_s6 (
    .F(n361_9),
    .I0(ff_vram_valid),
    .I1(reg_sprite_attribute_table_base[9]),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[9]) 
);
defparam n361_s6.INIT=16'h0777;
  LUT3 n361_s7 (
    .F(n361_10),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[10]),
    .I2(n553_30) 
);
defparam n361_s7.INIT=8'hCA;
  LUT3 n362_s6 (
    .F(n362_9),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[9]),
    .I2(n553_30) 
);
defparam n362_s6.INIT=8'hCA;
  LUT4 n362_s7 (
    .F(n362_10),
    .I0(w_sprite_mode2),
    .I1(reg_sprite_attribute_table_base[8]),
    .I2(ff_vram_valid),
    .I3(n362_11) 
);
defparam n362_s7.INIT=16'h00BF;
  LUT3 n363_s6 (
    .F(n363_9),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[8]),
    .I2(n553_30) 
);
defparam n363_s6.INIT=8'hCA;
  LUT4 n363_s7 (
    .F(n363_10),
    .I0(w_sprite_mode2),
    .I1(reg_sprite_attribute_table_base[7]),
    .I2(ff_vram_valid),
    .I3(n363_11) 
);
defparam n363_s7.INIT=16'h00BF;
  LUT3 n364_s6 (
    .F(n364_9),
    .I0(w_cpu_vram_address[6]),
    .I1(w_cpu_vram_address[7]),
    .I2(n553_30) 
);
defparam n364_s6.INIT=8'hCA;
  LUT4 n364_s7 (
    .F(n364_10),
    .I0(w_selected_plane_num[4]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[6]) 
);
defparam n364_s7.INIT=16'h0777;
  LUT4 n365_s6 (
    .F(n365_9),
    .I0(w_selected_plane_num[3]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[5]) 
);
defparam n365_s6.INIT=16'h0777;
  LUT3 n365_s7 (
    .F(n365_10),
    .I0(w_cpu_vram_address[5]),
    .I1(w_cpu_vram_address[6]),
    .I2(n553_30) 
);
defparam n365_s7.INIT=8'hCA;
  LUT4 n366_s6 (
    .F(n366_9),
    .I0(w_selected_plane_num[2]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[4]) 
);
defparam n366_s6.INIT=16'h0777;
  LUT3 n366_s7 (
    .F(n366_10),
    .I0(w_cpu_vram_address[4]),
    .I1(w_cpu_vram_address[5]),
    .I2(n553_30) 
);
defparam n366_s7.INIT=8'hCA;
  LUT4 n367_s6 (
    .F(n367_9),
    .I0(w_selected_plane_num[1]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[3]) 
);
defparam n367_s6.INIT=16'h0777;
  LUT3 n367_s7 (
    .F(n367_10),
    .I0(w_cpu_vram_address[3]),
    .I1(w_cpu_vram_address[4]),
    .I2(n553_30) 
);
defparam n367_s7.INIT=8'hCA;
  LUT4 n368_s6 (
    .F(n368_9),
    .I0(w_selected_plane_num[0]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[2]) 
);
defparam n368_s6.INIT=16'h0777;
  LUT3 n368_s7 (
    .F(n368_10),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[3]),
    .I2(n553_30) 
);
defparam n368_s7.INIT=8'hCA;
  LUT3 n369_s5 (
    .F(n369_8),
    .I0(w_screen_mode_vram_address[2]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(n553_30) 
);
defparam n369_s5.INIT=8'hAC;
  LUT3 n370_s5 (
    .F(n370_8),
    .I0(w_screen_mode_vram_address[0]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(n553_30) 
);
defparam n370_s5.INIT=8'hCA;
  LUT4 ff_vram_valid_s6 (
    .F(ff_vram_valid_9),
    .I0(w_pre_vram_refresh),
    .I1(ff_vram_refresh),
    .I2(w_command_vram_valid),
    .I3(n602_3) 
);
defparam ff_vram_valid_s6.INIT=16'h1000;
  LUT2 n362_s8 (
    .F(n362_11),
    .I0(w_ic_vram_valid),
    .I1(ff_vram_address[8]) 
);
defparam n362_s8.INIT=4'h8;
  LUT2 n363_s8 (
    .F(n363_11),
    .I0(w_ic_vram_valid),
    .I1(ff_vram_address[7]) 
);
defparam n363_s8.INIT=4'h8;
  LUT4 n354_s10 (
    .F(n354_14),
    .I0(reg_sprite_disable),
    .I1(ff_vram_valid),
    .I2(n354_8),
    .I3(w_ic_vram_valid) 
);
defparam n354_s10.INIT=16'h00BF;
  LUT4 ff_vram_valid_s7 (
    .F(ff_vram_valid_11),
    .I0(w_pre_vram_refresh),
    .I1(ff_vram_refresh),
    .I2(n185_5),
    .I3(ff_vram_valid_9) 
);
defparam ff_vram_valid_s7.INIT=16'h00EF;
  LUT4 ff_vram_write_s5 (
    .F(ff_vram_write_9),
    .I0(ff_vram_valid_11),
    .I1(ff_vram_valid_7),
    .I2(w_sdram_valid),
    .I3(ff_sdr_ready) 
);
defparam ff_vram_write_s5.INIT=16'h0700;
  LUT4 n371_s4 (
    .F(n371_10),
    .I0(ff_vram_valid_11),
    .I1(ff_vram_valid_7),
    .I2(w_sdram_valid),
    .I3(ff_sdr_ready) 
);
defparam n371_s4.INIT=16'h0700;
  LUT2 n371_s5 (
    .F(n371_12),
    .I0(w_sdram_valid),
    .I1(ff_sdr_ready) 
);
defparam n371_s5.INIT=4'h4;
  DFFC ff_vram_refresh_pulse_s0 (
    .Q(w_sdram_refresh),
    .D(w_pre_vram_refresh),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_sdram_address[16]),
    .D(n354_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_sdram_address[15]),
    .D(n355_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_sdram_address[14]),
    .D(n356_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_sdram_address[13]),
    .D(n357_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_sdram_address[12]),
    .D(n358_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_sdram_address[11]),
    .D(n359_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_sdram_address[10]),
    .D(n360_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_sdram_address[9]),
    .D(n361_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_sdram_address[8]),
    .D(n362_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_sdram_address[7]),
    .D(n363_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_sdram_address[6]),
    .D(n364_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_sdram_address[5]),
    .D(n365_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_sdram_address[4]),
    .D(n366_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_sdram_address[3]),
    .D(n367_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_sdram_address[2]),
    .D(n368_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s0 (
    .Q(ff_vram_address_0[1]),
    .D(n369_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s0 (
    .Q(ff_vram_address_0[0]),
    .D(n370_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_sdram_write),
    .D(n372_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_sdram_wdata[31]),
    .D(n373_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_sdram_wdata[30]),
    .D(n374_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_sdram_wdata[29]),
    .D(n375_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_sdram_wdata[28]),
    .D(n376_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_sdram_wdata[27]),
    .D(n377_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_sdram_wdata[26]),
    .D(n378_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_sdram_wdata[25]),
    .D(n379_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_sdram_wdata[24]),
    .D(n380_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_sdram_wdata[23]),
    .D(n381_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_sdram_wdata[22]),
    .D(n382_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_sdram_wdata[21]),
    .D(n383_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_sdram_wdata[20]),
    .D(n384_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_sdram_wdata[19]),
    .D(n385_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_sdram_wdata[18]),
    .D(n386_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_sdram_wdata[17]),
    .D(n387_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_sdram_wdata[16]),
    .D(n388_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_sdram_wdata[15]),
    .D(n389_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_sdram_wdata[14]),
    .D(n390_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_sdram_wdata[13]),
    .D(n391_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_sdram_wdata[12]),
    .D(n392_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_sdram_wdata[11]),
    .D(n393_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_sdram_wdata[10]),
    .D(n394_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_sdram_wdata[9]),
    .D(n395_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_sdram_wdata[8]),
    .D(n396_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_sdram_wdata[7]),
    .D(n397_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_sdram_wdata[6]),
    .D(n398_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_sdram_wdata[5]),
    .D(n399_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_sdram_wdata[4]),
    .D(n400_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_sdram_wdata[3]),
    .D(n401_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_sdram_wdata[2]),
    .D(n402_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_sdram_wdata[1]),
    .D(n403_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_sdram_wdata[0]),
    .D(n404_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFE ff_vram_wdata_mask_3_s0 (
    .Q(w_sdram_wdata_mask[3]),
    .D(n185_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_2_s0 (
    .Q(w_sdram_wdata_mask[2]),
    .D(n186_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_1_s0 (
    .Q(w_sdram_wdata_mask[1]),
    .D(n187_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_0_s0 (
    .Q(w_sdram_wdata_mask[0]),
    .D(n188_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFCE ff_vram_rdata_sel_d1_2_s0 (
    .Q(ff_vram_rdata_sel_d1[2]),
    .D(ff_vram_rdata_sel[2]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_1_s0 (
    .Q(ff_vram_rdata_sel_d1[1]),
    .D(ff_vram_rdata_sel[1]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_0_s0 (
    .Q(ff_vram_rdata_sel_d1[0]),
    .D(ff_vram_rdata_sel[0]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_1_s0 (
    .Q(ff_vram_byte_sel[1]),
    .D(ff_vram_address_0[1]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_0_s0 (
    .Q(ff_vram_byte_sel[0]),
    .D(ff_vram_address_0[0]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_31_s0 (
    .Q(w_screen_mode_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_30_s0 (
    .Q(w_screen_mode_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_29_s0 (
    .Q(w_screen_mode_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_28_s0 (
    .Q(w_screen_mode_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_27_s0 (
    .Q(w_screen_mode_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_26_s0 (
    .Q(w_screen_mode_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_25_s0 (
    .Q(w_screen_mode_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_24_s0 (
    .Q(w_screen_mode_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_23_s0 (
    .Q(w_screen_mode_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_22_s0 (
    .Q(w_screen_mode_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_21_s0 (
    .Q(w_screen_mode_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_20_s0 (
    .Q(w_screen_mode_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_19_s0 (
    .Q(w_screen_mode_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_18_s0 (
    .Q(w_screen_mode_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_17_s0 (
    .Q(w_screen_mode_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_16_s0 (
    .Q(w_screen_mode_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_15_s0 (
    .Q(w_screen_mode_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_14_s0 (
    .Q(w_screen_mode_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_13_s0 (
    .Q(w_screen_mode_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_12_s0 (
    .Q(w_screen_mode_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_11_s0 (
    .Q(w_screen_mode_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_10_s0 (
    .Q(w_screen_mode_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_9_s0 (
    .Q(w_screen_mode_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_8_s0 (
    .Q(w_screen_mode_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_7_s0 (
    .Q(w_screen_mode_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_6_s0 (
    .Q(w_screen_mode_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_5_s0 (
    .Q(w_screen_mode_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_4_s0 (
    .Q(w_screen_mode_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_3_s0 (
    .Q(w_screen_mode_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_2_s0 (
    .Q(w_screen_mode_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_1_s0 (
    .Q(w_screen_mode_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_0_s0 (
    .Q(w_screen_mode_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_31_s0 (
    .Q(w_sprite_vram_rdata_31),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_27_s0 (
    .Q(w_sprite_vram_rdata_27),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_26_s0 (
    .Q(w_sprite_vram_rdata_26),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_25_s0 (
    .Q(w_sprite_vram_rdata_25),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_24_s0 (
    .Q(w_sprite_vram_rdata_24),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_23_s0 (
    .Q(w_sprite_vram_rdata_23),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_22_s0 (
    .Q(w_sprite_vram_rdata_22),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_21_s0 (
    .Q(w_sprite_vram_rdata_21),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_20_s0 (
    .Q(w_sprite_vram_rdata_20),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_19_s0 (
    .Q(w_sprite_vram_rdata_19),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_18_s0 (
    .Q(w_sprite_vram_rdata_18),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_17_s0 (
    .Q(w_sprite_vram_rdata_17),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_16_s0 (
    .Q(w_sprite_vram_rdata_16),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_15_s0 (
    .Q(w_sprite_vram_rdata_15),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_14_s0 (
    .Q(w_sprite_vram_rdata_14),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_13_s0 (
    .Q(w_sprite_vram_rdata_13),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_12_s0 (
    .Q(w_sprite_vram_rdata_12),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_11_s0 (
    .Q(w_sprite_vram_rdata_11),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_10_s0 (
    .Q(w_sprite_vram_rdata_10),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_9_s0 (
    .Q(w_sprite_vram_rdata_9),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_8_s0 (
    .Q(w_sprite_vram_rdata_8),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_7_s0 (
    .Q(w_sprite_vram_rdata_7),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_6_s0 (
    .Q(w_sprite_vram_rdata_6),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_5_s0 (
    .Q(w_sprite_vram_rdata_5),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_4_s0 (
    .Q(w_sprite_vram_rdata_4),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_3_s0 (
    .Q(w_sprite_vram_rdata_3),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_2_s0 (
    .Q(w_sprite_vram_rdata_2),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_1_s0 (
    .Q(w_sprite_vram_rdata_1),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_0_s0 (
    .Q(w_sprite_vram_rdata_0),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_7_s0 (
    .Q(w_cpu_vram_rdata[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_6_s0 (
    .Q(w_cpu_vram_rdata[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_5_s0 (
    .Q(w_cpu_vram_rdata[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_4_s0 (
    .Q(w_cpu_vram_rdata[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_3_s0 (
    .Q(w_cpu_vram_rdata[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_2_s0 (
    .Q(w_cpu_vram_rdata[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_1_s0 (
    .Q(w_cpu_vram_rdata[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_0_s0 (
    .Q(w_cpu_vram_rdata[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_31_s0 (
    .Q(w_command_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_30_s0 (
    .Q(w_command_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_29_s0 (
    .Q(w_command_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_28_s0 (
    .Q(w_command_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_27_s0 (
    .Q(w_command_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_26_s0 (
    .Q(w_command_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_25_s0 (
    .Q(w_command_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_24_s0 (
    .Q(w_command_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_23_s0 (
    .Q(w_command_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_22_s0 (
    .Q(w_command_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_21_s0 (
    .Q(w_command_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_20_s0 (
    .Q(w_command_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_19_s0 (
    .Q(w_command_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_18_s0 (
    .Q(w_command_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_17_s0 (
    .Q(w_command_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_16_s0 (
    .Q(w_command_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_15_s0 (
    .Q(w_command_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_14_s0 (
    .Q(w_command_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_13_s0 (
    .Q(w_command_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_12_s0 (
    .Q(w_command_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_11_s0 (
    .Q(w_command_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_10_s0 (
    .Q(w_command_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_9_s0 (
    .Q(w_command_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_8_s0 (
    .Q(w_command_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_7_s0 (
    .Q(w_command_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_6_s0 (
    .Q(w_command_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_5_s0 (
    .Q(w_command_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_4_s0 (
    .Q(w_command_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_3_s0 (
    .Q(w_command_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_2_s0 (
    .Q(w_command_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_1_s0 (
    .Q(w_command_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_0_s0 (
    .Q(w_command_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFE ff_sprite_vram_rdata8_7_s0 (
    .Q(w_sprite_vram_rdata8[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_6_s0 (
    .Q(w_sprite_vram_rdata8[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_5_s0 (
    .Q(w_sprite_vram_rdata8[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_4_s0 (
    .Q(w_sprite_vram_rdata8[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_3_s0 (
    .Q(w_sprite_vram_rdata8[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_2_s0 (
    .Q(w_sprite_vram_rdata8[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_1_s0 (
    .Q(w_sprite_vram_rdata8[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_0_s0 (
    .Q(w_sprite_vram_rdata8[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFCE ff_vram_refresh_s1 (
    .Q(ff_vram_refresh),
    .D(w_pre_vram_refresh),
    .CLK(clk85m),
    .CE(ff_vram_refresh_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_refresh_s1.INIT=1'b0;
  DFFCE ff_cpu_vram_rdata_en_s1 (
    .Q(w_cpu_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_cpu_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_cpu_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_command_vram_rdata_en_s1 (
    .Q(w_command_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_command_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_command_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_vram_rdata_sel_1_s1 (
    .Q(ff_vram_rdata_sel[1]),
    .D(n35_8),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_0_s1 (
    .Q(ff_vram_rdata_sel[0]),
    .D(n36_10),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_2_s1 (
    .Q(ff_vram_rdata_sel[2]),
    .D(n34_10),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s9 (
    .Q(w_sdram_valid),
    .D(n371_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s9.INIT=1'b0;
  MUX2_LUT5 w_rdata8_7_s5 (
    .O(w_rdata8[7]),
    .I0(w_rdata8_7_6),
    .I1(w_rdata8_7_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_6_s5 (
    .O(w_rdata8[6]),
    .I0(w_rdata8_6_6),
    .I1(w_rdata8_6_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_5_s5 (
    .O(w_rdata8[5]),
    .I0(w_rdata8_5_6),
    .I1(w_rdata8_5_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_4_s5 (
    .O(w_rdata8[4]),
    .I0(w_rdata8_4_6),
    .I1(w_rdata8_4_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_3_s5 (
    .O(w_rdata8[3]),
    .I0(w_rdata8_3_6),
    .I1(w_rdata8_3_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_2_s5 (
    .O(w_rdata8[2]),
    .I0(w_rdata8_2_6),
    .I1(w_rdata8_2_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_1_s5 (
    .O(w_rdata8[1]),
    .I0(w_rdata8_1_6),
    .I1(w_rdata8_1_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_0_s5 (
    .O(w_rdata8[0]),
    .I0(w_rdata8_0_6),
    .I1(w_rdata8_0_7),
    .S0(ff_vram_byte_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_vram_interface */
module vdp_color_palette_ram (
  clk85m,
  ff_display_color_oe,
  w_palette_valid,
  w_palette_b,
  w_palette_r,
  w_palette_num,
  ff_display_color,
  w_palette_g,
  w_display_r16,
  w_display_g16,
  w_display_b16
)
;
input clk85m;
input ff_display_color_oe;
input w_palette_valid;
input [2:0] w_palette_b;
input [2:0] w_palette_r;
input [3:0] w_palette_num;
input [3:0] ff_display_color;
input [2:0] w_palette_g;
output [2:0] w_display_r16;
output [2:0] w_display_g16;
output [2:0] w_display_b16;
wire n14_4;
wire n18_3;
wire n19_2;
wire n20_3;
wire n16_3;
wire n17_3;
wire n12_4;
wire n13_3;
wire n15_4;
wire [3:1] DO;
wire VCC;
wire GND;
  DFFE ff_display_r_1_s0 (
    .Q(w_display_r16[1]),
    .D(n13_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_0_s0 (
    .Q(w_display_r16[0]),
    .D(n14_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_2_s0 (
    .Q(w_display_g16[2]),
    .D(n15_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_1_s0 (
    .Q(w_display_g16[1]),
    .D(n16_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_0_s0 (
    .Q(w_display_g16[0]),
    .D(n17_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_2_s0 (
    .Q(w_display_b16[2]),
    .D(n18_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_1_s0 (
    .Q(w_display_b16[1]),
    .D(n19_2),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_0_s0 (
    .Q(w_display_b16[0]),
    .D(n20_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_2_s0 (
    .Q(w_display_r16[2]),
    .D(n12_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  RAM16SDP4 ram_b_ram_b_0_0_s (
    .DO({n14_4,n18_3,n19_2,n20_3}),
    .DI({w_palette_r[0],w_palette_b[2:0]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_1_s (
    .DO({n16_3,n17_3,n12_4,n13_3}),
    .DI({w_palette_g[1:0],w_palette_r[2:1]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_2_s (
    .DO({DO[3:1],n15_4}),
    .DI({GND,GND,GND,w_palette_g[2]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette_ram */
module vdp_color_palette (
  clk85m,
  n36_6,
  n122_2,
  w_screen_mode_display_color_en,
  reg_yjk_mode,
  reg_yae_mode,
  w_sprite_display_color_en,
  n2017_7,
  n2017_5,
  n829_32,
  w_palette_valid,
  w_next_1_8,
  n354_8,
  n553_30,
  reg_color0_opaque,
  w_palette_num,
  w_palette_r,
  w_palette_g,
  w_palette_b,
  w_screen_pos_x_Z,
  w_screen_mode_display_color,
  reg_backdrop_color,
  reg_screen_mode,
  w_sprite_display_color,
  w_pixel_phase_x,
  n517_4,
  ff_display_color_7_9,
  n339_6,
  w_vdp_r,
  w_vdp_g,
  w_vdp_b
)
;
input clk85m;
input n36_6;
input n122_2;
input w_screen_mode_display_color_en;
input reg_yjk_mode;
input reg_yae_mode;
input w_sprite_display_color_en;
input n2017_7;
input n2017_5;
input n829_32;
input w_palette_valid;
input w_next_1_8;
input n354_8;
input n553_30;
input reg_color0_opaque;
input [3:0] w_palette_num;
input [2:0] w_palette_r;
input [2:0] w_palette_g;
input [2:0] w_palette_b;
input [3:0] w_screen_pos_x_Z;
input [7:0] w_screen_mode_display_color;
input [7:0] reg_backdrop_color;
input [4:0] reg_screen_mode;
input [3:0] w_sprite_display_color;
input [1:0] w_pixel_phase_x;
output n517_4;
output ff_display_color_7_9;
output n339_6;
output [7:0] w_vdp_r;
output [7:0] w_vdp_g;
output [7:0] w_vdp_b;
wire n8_21;
wire n9_21;
wire n10_21;
wire n11_21;
wire n12_21;
wire n13_21;
wire n14_21;
wire n15_21;
wire n16_21;
wire n66_3;
wire n68_3;
wire n69_3;
wire n70_3;
wire n71_3;
wire n72_3;
wire n100_3;
wire n101_3;
wire n102_3;
wire n88_4;
wire n496_3;
wire n497_3;
wire n498_3;
wire n499_3;
wire n517_3;
wire n552_3;
wire n553_3;
wire n554_3;
wire n555_3;
wire n556_3;
wire n557_3;
wire n558_3;
wire n559_4;
wire n591_3;
wire n616_3;
wire n617_3;
wire n618_3;
wire n619_3;
wire n620_3;
wire n621_3;
wire n622_3;
wire n623_3;
wire n624_3;
wire n625_3;
wire n626_3;
wire n627_3;
wire n628_3;
wire n629_3;
wire n630_3;
wire n631_3;
wire n695_3;
wire n696_3;
wire n697_3;
wire n698_3;
wire n699_3;
wire n700_3;
wire n701_3;
wire n702_3;
wire w_b_4_4;
wire ff_display_color_3_8;
wire n512_6;
wire n511_6;
wire n510_6;
wire n509_6;
wire n331_6;
wire n329_6;
wire n328_6;
wire n327_6;
wire n321_6;
wire n320_6;
wire n319_6;
wire n318_6;
wire n317_6;
wire n311_6;
wire n310_6;
wire n309_6;
wire n308_6;
wire n307_6;
wire w_palette_valid_37;
wire n68_4;
wire n69_4;
wire n70_4;
wire n71_4;
wire n72_4;
wire n496_4;
wire n496_6;
wire n497_5;
wire n497_6;
wire n498_4;
wire n498_5;
wire n498_6;
wire n498_7;
wire n499_4;
wire n499_6;
wire n552_4;
wire n555_4;
wire n559_5;
wire n616_4;
wire n616_5;
wire n623_4;
wire n624_4;
wire n626_5;
wire n630_4;
wire n631_4;
wire n701_4;
wire n702_4;
wire w_b_4_6;
wire n512_7;
wire n512_8;
wire n511_7;
wire n510_7;
wire n509_7;
wire n331_7;
wire n330_7;
wire n496_7;
wire n496_8;
wire n496_9;
wire n497_8;
wire n497_9;
wire n498_8;
wire n498_9;
wire n498_10;
wire n498_11;
wire n499_7;
wire n499_8;
wire n499_9;
wire n499_10;
wire n496_10;
wire n498_12;
wire n499_12;
wire n497_11;
wire n200_6;
wire w_b_4_8;
wire n330_9;
wire n496_12;
wire n94_7;
wire n626_7;
wire n622_6;
wire n512_11;
wire n697_6;
wire n696_7;
wire n696_9;
wire n695_7;
wire n695_9;
wire n625_6;
wire n618_6;
wire n617_6;
wire n543_6;
wire n22_8;
wire w_r_4_6;
wire w_g_4_6;
wire ff_yjk_en;
wire ff_yjk_rgb_en;
wire ff_display_color_oe;
wire ff_rgb_load;
wire n21_1;
wire n21_2;
wire n20_1;
wire n20_2;
wire n19_1;
wire n19_2;
wire n18_1;
wire n18_0_COUT;
wire w_r_yjk_0_2;
wire w_r_yjk_1_2;
wire w_r_yjk_2_2;
wire w_r_yjk_3_2;
wire w_r_yjk_4_2;
wire w_r_yjk_5_2;
wire w_g_yjk_0_2;
wire w_g_yjk_1_2;
wire w_g_yjk_2_2;
wire w_g_yjk_3_2;
wire w_g_yjk_4_2;
wire w_g_yjk_5_2;
wire w_b_jk_1_2;
wire w_b_jk_2_2;
wire w_b_jk_3_2;
wire w_b_jk_4_2;
wire w_b_jk_5_2;
wire w_b_jk_6_2;
wire w_b_jk_7_0_COUT;
wire w_b_y_2_3;
wire w_b_y_3_3;
wire w_b_y_4_3;
wire w_b_y_5_3;
wire w_b_yjk_pre_0_3;
wire n289_2;
wire n289_3;
wire n288_2;
wire n288_3;
wire n287_2;
wire n287_3;
wire n286_2;
wire n286_3;
wire n285_2;
wire n285_3;
wire n284_2;
wire n284_3;
wire n283_2;
wire n283_3;
wire n282_2;
wire n282_0_COUT;
wire ff_palette_num_3_9;
wire [3:0] w_palette_num_0;
wire [2:0] w_palette_r_0;
wire [2:0] w_palette_g_0;
wire [2:0] w_palette_b_0;
wire [4:0] ff_palette_num;
wire [2:0] ff_palette_r;
wire [2:0] ff_palette_g;
wire [2:0] ff_palette_b;
wire [8:0] ff_display_color_delay0;
wire [8:0] ff_display_color_delay1;
wire [8:0] ff_display_color_delay2;
wire [8:0] ff_display_color_delay3;
wire [8:0] ff_display_color_delay4;
wire [5:0] ff_j;
wire [5:0] ff_k;
wire [4:0] ff_y;
wire [4:0] ff_yjk_r;
wire [4:0] ff_yjk_g;
wire [4:0] ff_yjk_b;
wire [7:0] ff_display_color256;
wire [7:0] ff_display_color;
wire [5:0] w_r_yjk;
wire [5:0] w_g_yjk;
wire [7:1] w_b_jk;
wire [7:2] w_b_y;
wire [0:0] w_b_yjk_pre;
wire [2:0] w_display_r16;
wire [2:0] w_display_g16;
wire [2:0] w_display_b16;
wire VCC;
wire GND;
  LUT4 n8_s16 (
    .F(n8_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n8_s16.INIT=16'h77A0;
  LUT4 n9_s16 (
    .F(n9_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n9_s16.INIT=16'h57D4;
  LUT4 n10_s16 (
    .F(n10_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n10_s16.INIT=16'h69AE;
  LUT4 n11_s16 (
    .F(n11_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n11_s16.INIT=16'h7058;
  LUT4 n12_s16 (
    .F(n12_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n12_s16.INIT=16'h455C;
  LUT4 n13_s16 (
    .F(n13_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n13_s16.INIT=16'h7FFE;
  LUT4 n14_s16 (
    .F(n14_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n14_s16.INIT=16'h6E46;
  LUT4 n15_s16 (
    .F(n15_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n15_s16.INIT=16'h5756;
  LUT4 n16_s16 (
    .F(n16_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n16_s16.INIT=16'h61BC;
  LUT3 w_palette_num_3_s1 (
    .F(w_palette_num_0[3]),
    .I0(w_palette_num[3]),
    .I1(ff_palette_num[3]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_3_s1.INIT=8'hAC;
  LUT3 w_palette_num_2_s1 (
    .F(w_palette_num_0[2]),
    .I0(ff_palette_num[2]),
    .I1(w_palette_num[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_2_s1.INIT=8'hCA;
  LUT3 w_palette_num_1_s1 (
    .F(w_palette_num_0[1]),
    .I0(ff_palette_num[1]),
    .I1(w_palette_num[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_1_s1.INIT=8'hCA;
  LUT3 w_palette_num_0_s1 (
    .F(w_palette_num_0[0]),
    .I0(ff_palette_num[0]),
    .I1(w_palette_num[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_0_s1.INIT=8'hCA;
  LUT3 w_palette_r_2_s0 (
    .F(w_palette_r_0[2]),
    .I0(ff_palette_r[2]),
    .I1(w_palette_r[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_2_s0.INIT=8'hCA;
  LUT3 w_palette_r_1_s0 (
    .F(w_palette_r_0[1]),
    .I0(ff_palette_r[1]),
    .I1(w_palette_r[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_1_s0.INIT=8'hCA;
  LUT3 w_palette_r_0_s0 (
    .F(w_palette_r_0[0]),
    .I0(ff_palette_r[0]),
    .I1(w_palette_r[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_0_s0.INIT=8'hCA;
  LUT3 w_palette_g_2_s0 (
    .F(w_palette_g_0[2]),
    .I0(ff_palette_g[2]),
    .I1(w_palette_g[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_2_s0.INIT=8'hCA;
  LUT3 w_palette_g_1_s0 (
    .F(w_palette_g_0[1]),
    .I0(ff_palette_g[1]),
    .I1(w_palette_g[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_1_s0.INIT=8'hCA;
  LUT3 w_palette_g_0_s0 (
    .F(w_palette_g_0[0]),
    .I0(ff_palette_g[0]),
    .I1(w_palette_g[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_0_s0.INIT=8'hCA;
  LUT3 w_palette_b_2_s0 (
    .F(w_palette_b_0[2]),
    .I0(ff_palette_b[2]),
    .I1(w_palette_b[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_2_s0.INIT=8'hCA;
  LUT3 w_palette_b_1_s0 (
    .F(w_palette_b_0[1]),
    .I0(ff_palette_b[1]),
    .I1(w_palette_b[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_1_s0.INIT=8'hCA;
  LUT3 w_palette_b_0_s0 (
    .F(w_palette_b_0[0]),
    .I0(ff_palette_b[0]),
    .I1(w_palette_b[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_0_s0.INIT=8'hCA;
  LUT3 n66_s0 (
    .F(n66_3),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]) 
);
defparam n66_s0.INIT=8'h01;
  LUT3 n68_s0 (
    .F(n68_3),
    .I0(n68_4),
    .I1(w_screen_mode_display_color[7]),
    .I2(w_screen_mode_display_color_en) 
);
defparam n68_s0.INIT=8'hCA;
  LUT3 n69_s0 (
    .F(n69_3),
    .I0(n69_4),
    .I1(w_screen_mode_display_color[6]),
    .I2(w_screen_mode_display_color_en) 
);
defparam n69_s0.INIT=8'hCA;
  LUT3 n70_s0 (
    .F(n70_3),
    .I0(n70_4),
    .I1(w_screen_mode_display_color[5]),
    .I2(w_screen_mode_display_color_en) 
);
defparam n70_s0.INIT=8'hCA;
  LUT3 n71_s0 (
    .F(n71_3),
    .I0(n71_4),
    .I1(w_screen_mode_display_color[4]),
    .I2(w_screen_mode_display_color_en) 
);
defparam n71_s0.INIT=8'hCA;
  LUT4 n72_s0 (
    .F(n72_3),
    .I0(reg_yjk_mode),
    .I1(reg_backdrop_color[3]),
    .I2(n72_4),
    .I3(w_screen_mode_display_color_en) 
);
defparam n72_s0.INIT=16'hF044;
  LUT4 n100_s0 (
    .F(n100_3),
    .I0(reg_backdrop_color[2]),
    .I1(w_screen_mode_display_color[2]),
    .I2(w_screen_mode_display_color_en),
    .I3(reg_yjk_mode) 
);
defparam n100_s0.INIT=16'hCCCA;
  LUT4 n101_s0 (
    .F(n101_3),
    .I0(reg_backdrop_color[1]),
    .I1(w_screen_mode_display_color[1]),
    .I2(w_screen_mode_display_color_en),
    .I3(reg_yjk_mode) 
);
defparam n101_s0.INIT=16'hCCCA;
  LUT4 n102_s0 (
    .F(n102_3),
    .I0(reg_backdrop_color[0]),
    .I1(w_screen_mode_display_color[0]),
    .I2(w_screen_mode_display_color_en),
    .I3(reg_yjk_mode) 
);
defparam n102_s0.INIT=16'hCCCA;
  LUT3 n88_s1 (
    .F(n88_4),
    .I0(w_screen_mode_display_color[3]),
    .I1(reg_yae_mode),
    .I2(w_screen_mode_display_color_en) 
);
defparam n88_s1.INIT=8'h8F;
  LUT3 n496_s0 (
    .F(n496_3),
    .I0(n496_4),
    .I1(n496_12),
    .I2(n496_6) 
);
defparam n496_s0.INIT=8'hF2;
  LUT4 n497_s0 (
    .F(n497_3),
    .I0(n497_11),
    .I1(n497_5),
    .I2(n496_12),
    .I3(n497_6) 
);
defparam n497_s0.INIT=16'h8F88;
  LUT4 n498_s0 (
    .F(n498_3),
    .I0(n498_4),
    .I1(n498_5),
    .I2(n498_6),
    .I3(n498_7) 
);
defparam n498_s0.INIT=16'h11F0;
  LUT4 n499_s0 (
    .F(n499_3),
    .I0(n499_4),
    .I1(n499_12),
    .I2(n498_7),
    .I3(n499_6) 
);
defparam n499_s0.INIT=16'hFF10;
  LUT4 n517_s0 (
    .F(n517_3),
    .I0(ff_display_color_delay3[8]),
    .I1(reg_yjk_mode),
    .I2(n517_4),
    .I3(ff_display_color_3_8) 
);
defparam n517_s0.INIT=16'h4F00;
  LUT3 n552_s0 (
    .F(n552_3),
    .I0(ff_display_color[7]),
    .I1(n552_4),
    .I2(w_sprite_display_color_en) 
);
defparam n552_s0.INIT=8'hCA;
  LUT3 n553_s0 (
    .F(n553_3),
    .I0(ff_display_color[6]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n553_s0.INIT=8'hCA;
  LUT3 n554_s0 (
    .F(n554_3),
    .I0(ff_display_color[5]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n554_s0.INIT=8'hCA;
  LUT4 n555_s0 (
    .F(n555_3),
    .I0(n555_4),
    .I1(ff_display_color[3]),
    .I2(ff_display_color[4]),
    .I3(w_sprite_display_color_en) 
);
defparam n555_s0.INIT=16'h44F0;
  LUT3 n556_s0 (
    .F(n556_3),
    .I0(ff_display_color[3]),
    .I1(n555_4),
    .I2(w_sprite_display_color_en) 
);
defparam n556_s0.INIT=8'h3A;
  LUT3 n557_s0 (
    .F(n557_3),
    .I0(ff_display_color[2]),
    .I1(n555_4),
    .I2(w_sprite_display_color_en) 
);
defparam n557_s0.INIT=8'h3A;
  LUT4 n558_s0 (
    .F(n558_3),
    .I0(ff_display_color[3]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[1]),
    .I3(w_sprite_display_color_en) 
);
defparam n558_s0.INIT=16'h88F0;
  LUT2 n559_s1 (
    .F(n559_4),
    .I0(ff_display_color[0]),
    .I1(n559_5) 
);
defparam n559_s1.INIT=4'hE;
  LUT4 n591_s0 (
    .F(n591_3),
    .I0(n2017_7),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(n2017_5) 
);
defparam n591_s0.INIT=16'h0700;
  LUT3 n616_s0 (
    .F(n616_3),
    .I0(n616_4),
    .I1(ff_yjk_r[4]),
    .I2(n616_5) 
);
defparam n616_s0.INIT=8'h0D;
  LUT3 n617_s0 (
    .F(n617_3),
    .I0(n617_6),
    .I1(ff_yjk_r[3]),
    .I2(n616_4) 
);
defparam n617_s0.INIT=8'hCA;
  LUT3 n618_s0 (
    .F(n618_3),
    .I0(n618_6),
    .I1(ff_yjk_r[2]),
    .I2(n616_4) 
);
defparam n618_s0.INIT=8'hCA;
  LUT3 n619_s0 (
    .F(n619_3),
    .I0(n616_4),
    .I1(ff_yjk_r[1]),
    .I2(n616_5) 
);
defparam n619_s0.INIT=8'h0D;
  LUT3 n620_s0 (
    .F(n620_3),
    .I0(n617_6),
    .I1(ff_yjk_r[0]),
    .I2(n616_4) 
);
defparam n620_s0.INIT=8'hCA;
  LUT3 n621_s0 (
    .F(n621_3),
    .I0(n618_6),
    .I1(ff_yjk_r[4]),
    .I2(n616_4) 
);
defparam n621_s0.INIT=8'hCA;
  LUT4 n622_s0 (
    .F(n622_3),
    .I0(n617_6),
    .I1(n618_6),
    .I2(n616_5),
    .I3(n622_6) 
);
defparam n622_s0.INIT=16'h008F;
  LUT3 n623_s0 (
    .F(n623_3),
    .I0(n623_4),
    .I1(ff_yjk_r[2]),
    .I2(n616_4) 
);
defparam n623_s0.INIT=8'hCA;
  LUT3 n624_s0 (
    .F(n624_3),
    .I0(n616_4),
    .I1(ff_yjk_g[4]),
    .I2(n624_4) 
);
defparam n624_s0.INIT=8'h0D;
  LUT3 n625_s0 (
    .F(n625_3),
    .I0(n625_6),
    .I1(ff_yjk_g[3]),
    .I2(n616_4) 
);
defparam n625_s0.INIT=8'hCA;
  LUT2 n626_s0 (
    .F(n626_3),
    .I0(n626_7),
    .I1(n626_5) 
);
defparam n626_s0.INIT=4'h1;
  LUT3 n627_s0 (
    .F(n627_3),
    .I0(n616_4),
    .I1(ff_yjk_g[1]),
    .I2(n624_4) 
);
defparam n627_s0.INIT=8'h0D;
  LUT3 n628_s0 (
    .F(n628_3),
    .I0(n625_6),
    .I1(ff_yjk_g[0]),
    .I2(n616_4) 
);
defparam n628_s0.INIT=8'hCA;
  LUT3 n629_s0 (
    .F(n629_3),
    .I0(n616_4),
    .I1(ff_yjk_g[4]),
    .I2(n626_5) 
);
defparam n629_s0.INIT=8'h0D;
  LUT4 n630_s0 (
    .F(n630_3),
    .I0(n630_4),
    .I1(n624_4),
    .I2(ff_yjk_g[3]),
    .I3(n616_4) 
);
defparam n630_s0.INIT=16'hB0BB;
  LUT4 n631_s0 (
    .F(n631_3),
    .I0(n630_4),
    .I1(n624_4),
    .I2(n626_7),
    .I3(n631_4) 
);
defparam n631_s0.INIT=16'h0007;
  LUT4 n695_s0 (
    .F(n695_3),
    .I0(n695_9),
    .I1(n695_7),
    .I2(ff_yjk_b[4]),
    .I3(n616_4) 
);
defparam n695_s0.INIT=16'hF0EE;
  LUT4 n696_s0 (
    .F(n696_3),
    .I0(n696_9),
    .I1(n696_7),
    .I2(ff_yjk_b[3]),
    .I3(n616_4) 
);
defparam n696_s0.INIT=16'hF0EE;
  LUT4 n697_s0 (
    .F(n697_3),
    .I0(n695_7),
    .I1(n697_6),
    .I2(ff_yjk_b[2]),
    .I3(n616_4) 
);
defparam n697_s0.INIT=16'hF0EE;
  LUT4 n698_s0 (
    .F(n698_3),
    .I0(n695_9),
    .I1(n696_7),
    .I2(ff_yjk_b[1]),
    .I3(n616_4) 
);
defparam n698_s0.INIT=16'hF0EE;
  LUT4 n699_s0 (
    .F(n699_3),
    .I0(n695_7),
    .I1(n696_9),
    .I2(ff_yjk_b[0]),
    .I3(n616_4) 
);
defparam n699_s0.INIT=16'hF0EE;
  LUT4 n700_s0 (
    .F(n700_3),
    .I0(n696_7),
    .I1(n697_6),
    .I2(ff_yjk_b[4]),
    .I3(n616_4) 
);
defparam n700_s0.INIT=16'hF0EE;
  LUT4 n701_s0 (
    .F(n701_3),
    .I0(n695_7),
    .I1(n701_4),
    .I2(ff_yjk_b[3]),
    .I3(n616_4) 
);
defparam n701_s0.INIT=16'hF0EE;
  LUT4 n702_s0 (
    .F(n702_3),
    .I0(n696_7),
    .I1(n702_4),
    .I2(ff_yjk_b[2]),
    .I3(n616_4) 
);
defparam n702_s0.INIT=16'hF0EE;
  LUT4 w_b_4_s1 (
    .F(w_b_4_4),
    .I0(w_b_4_8),
    .I1(w_b_4_6),
    .I2(n282_2),
    .I3(n339_6) 
);
defparam w_b_4_s1.INIT=16'h7800;
  LUT4 ff_display_color_7_s3 (
    .F(ff_display_color_3_8),
    .I0(n829_32),
    .I1(ff_display_color_7_9),
    .I2(w_screen_pos_x_Z[3]),
    .I3(n66_3) 
);
defparam ff_display_color_7_s3.INIT=16'hEF00;
  LUT4 n512_s1 (
    .F(n512_6),
    .I0(n512_7),
    .I1(ff_display_color_delay3[4]),
    .I2(n512_8),
    .I3(n512_11) 
);
defparam n512_s1.INIT=16'h00F8;
  LUT4 n511_s1 (
    .F(n511_6),
    .I0(n512_7),
    .I1(ff_display_color_delay3[5]),
    .I2(n511_7),
    .I3(n512_11) 
);
defparam n511_s1.INIT=16'h00F8;
  LUT4 n510_s1 (
    .F(n510_6),
    .I0(n512_7),
    .I1(ff_display_color_delay3[6]),
    .I2(n510_7),
    .I3(n512_11) 
);
defparam n510_s1.INIT=16'h00F8;
  LUT4 n509_s1 (
    .F(n509_6),
    .I0(n512_7),
    .I1(ff_display_color_delay3[7]),
    .I2(n509_7),
    .I3(n512_11) 
);
defparam n509_s1.INIT=16'h00F8;
  LUT3 n331_s1 (
    .F(n331_6),
    .I0(n288_2),
    .I1(n289_2),
    .I2(n331_7) 
);
defparam n331_s1.INIT=8'hF6;
  LUT4 n329_s1 (
    .F(n329_6),
    .I0(n287_2),
    .I1(n330_7),
    .I2(n286_2),
    .I3(n331_7) 
);
defparam n329_s1.INIT=16'hFF78;
  LUT3 n328_s1 (
    .F(n328_6),
    .I0(n285_2),
    .I1(w_b_4_8),
    .I2(n331_7) 
);
defparam n328_s1.INIT=8'hF6;
  LUT4 n327_s1 (
    .F(n327_6),
    .I0(n285_2),
    .I1(w_b_4_8),
    .I2(n283_2),
    .I3(n284_2) 
);
defparam n327_s1.INIT=16'h7FF8;
  LUT2 n321_s1 (
    .F(n321_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[0]) 
);
defparam n321_s1.INIT=4'hE;
  LUT2 n320_s1 (
    .F(n320_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[1]) 
);
defparam n320_s1.INIT=4'hE;
  LUT2 n319_s1 (
    .F(n319_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[2]) 
);
defparam n319_s1.INIT=4'hE;
  LUT2 n318_s1 (
    .F(n318_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[3]) 
);
defparam n318_s1.INIT=4'hE;
  LUT2 n317_s1 (
    .F(n317_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[4]) 
);
defparam n317_s1.INIT=4'hE;
  LUT2 n311_s1 (
    .F(n311_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[0]) 
);
defparam n311_s1.INIT=4'hE;
  LUT2 n310_s1 (
    .F(n310_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[1]) 
);
defparam n310_s1.INIT=4'hE;
  LUT2 n309_s1 (
    .F(n309_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[2]) 
);
defparam n309_s1.INIT=4'hE;
  LUT2 n308_s1 (
    .F(n308_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[3]) 
);
defparam n308_s1.INIT=4'hE;
  LUT2 n307_s1 (
    .F(n307_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[4]) 
);
defparam n307_s1.INIT=4'hE;
  LUT2 w_palette_valid_s1 (
    .F(w_palette_valid_37),
    .I0(w_palette_valid),
    .I1(ff_palette_num[4]) 
);
defparam w_palette_valid_s1.INIT=4'hB;
  LUT3 n68_s1 (
    .F(n68_4),
    .I0(reg_backdrop_color[3]),
    .I1(reg_backdrop_color[7]),
    .I2(reg_yjk_mode) 
);
defparam n68_s1.INIT=8'hAC;
  LUT3 n69_s1 (
    .F(n69_4),
    .I0(reg_backdrop_color[2]),
    .I1(reg_backdrop_color[6]),
    .I2(reg_yjk_mode) 
);
defparam n69_s1.INIT=8'hAC;
  LUT3 n70_s1 (
    .F(n70_4),
    .I0(reg_backdrop_color[1]),
    .I1(reg_backdrop_color[5]),
    .I2(reg_yjk_mode) 
);
defparam n70_s1.INIT=8'hAC;
  LUT3 n71_s1 (
    .F(n71_4),
    .I0(reg_backdrop_color[0]),
    .I1(reg_backdrop_color[4]),
    .I2(reg_yjk_mode) 
);
defparam n71_s1.INIT=8'hAC;
  LUT3 n72_s1 (
    .F(n72_4),
    .I0(reg_yjk_mode),
    .I1(reg_yae_mode),
    .I2(w_screen_mode_display_color[3]) 
);
defparam n72_s1.INIT=8'h70;
  LUT3 n496_s1 (
    .F(n496_4),
    .I0(ff_display_color_delay0[3]),
    .I1(ff_display_color_delay3[3]),
    .I2(reg_yjk_mode) 
);
defparam n496_s1.INIT=8'hCA;
  LUT4 n496_s3 (
    .F(n496_6),
    .I0(n496_8),
    .I1(reg_backdrop_color[3]),
    .I2(n496_9),
    .I3(n497_5) 
);
defparam n496_s3.INIT=16'hF400;
  LUT4 n497_s2 (
    .F(n497_5),
    .I0(n497_8),
    .I1(n497_9),
    .I2(w_next_1_8),
    .I3(n354_8) 
);
defparam n497_s2.INIT=16'h0700;
  LUT3 n497_s3 (
    .F(n497_6),
    .I0(ff_display_color_delay0[2]),
    .I1(ff_display_color_delay3[2]),
    .I2(reg_yjk_mode) 
);
defparam n497_s3.INIT=8'hCA;
  LUT4 n498_s1 (
    .F(n498_4),
    .I0(n498_8),
    .I1(n498_9),
    .I2(reg_backdrop_color[1]),
    .I3(n497_9) 
);
defparam n498_s1.INIT=16'h0FEE;
  LUT4 n498_s2 (
    .F(n498_5),
    .I0(reg_backdrop_color[1]),
    .I1(reg_backdrop_color[3]),
    .I2(n498_10),
    .I3(n498_11) 
);
defparam n498_s2.INIT=16'h3500;
  LUT3 n498_s3 (
    .F(n498_6),
    .I0(ff_display_color_delay0[1]),
    .I1(ff_display_color_delay3[1]),
    .I2(reg_yjk_mode) 
);
defparam n498_s3.INIT=8'hCA;
  LUT3 n498_s4 (
    .F(n498_7),
    .I0(n497_8),
    .I1(n497_9),
    .I2(n354_8) 
);
defparam n498_s4.INIT=8'h70;
  LUT3 n499_s1 (
    .F(n499_4),
    .I0(n496_8),
    .I1(reg_backdrop_color[0]),
    .I2(n499_7) 
);
defparam n499_s1.INIT=8'hB0;
  LUT4 n499_s3 (
    .F(n499_6),
    .I0(n497_9),
    .I1(n499_9),
    .I2(n498_7),
    .I3(n499_10) 
);
defparam n499_s3.INIT=16'h1F00;
  LUT2 n517_s1 (
    .F(n517_4),
    .I0(reg_screen_mode[3]),
    .I1(n553_30) 
);
defparam n517_s1.INIT=4'h8;
  LUT4 n552_s1 (
    .F(n552_4),
    .I0(ff_display_color[1]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[2]),
    .I3(ff_display_color[3]) 
);
defparam n552_s1.INIT=16'hF100;
  LUT4 n555_s1 (
    .F(n555_4),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[3]),
    .I3(ff_display_color[1]) 
);
defparam n555_s1.INIT=16'h00EF;
  LUT4 n559_s2 (
    .F(n559_5),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[1]),
    .I2(ff_display_color[3]),
    .I3(w_sprite_display_color_en) 
);
defparam n559_s2.INIT=16'h1000;
  LUT3 n616_s1 (
    .F(n616_4),
    .I0(ff_yjk_rgb_en),
    .I1(reg_yae_mode),
    .I2(reg_yjk_mode) 
);
defparam n616_s1.INIT=8'h70;
  LUT4 n616_s2 (
    .F(n616_5),
    .I0(ff_display_color256[4]),
    .I1(w_display_r16[2]),
    .I2(n616_4),
    .I3(n517_4) 
);
defparam n616_s2.INIT=16'h0503;
  LUT3 n623_s1 (
    .F(n623_4),
    .I0(n616_5),
    .I1(n617_6),
    .I2(n618_6) 
);
defparam n623_s1.INIT=8'h7C;
  LUT4 n624_s1 (
    .F(n624_4),
    .I0(ff_display_color256[7]),
    .I1(w_display_g16[2]),
    .I2(n616_4),
    .I3(n517_4) 
);
defparam n624_s1.INIT=16'h0503;
  LUT4 n626_s2 (
    .F(n626_5),
    .I0(ff_display_color256[5]),
    .I1(w_display_g16[0]),
    .I2(n616_4),
    .I3(n517_4) 
);
defparam n626_s2.INIT=16'h0503;
  LUT4 n630_s1 (
    .F(n630_4),
    .I0(ff_display_color256[5]),
    .I1(w_display_g16[0]),
    .I2(n625_6),
    .I3(n517_4) 
);
defparam n630_s1.INIT=16'hA0C0;
  LUT2 n631_s1 (
    .F(n631_4),
    .I0(n625_6),
    .I1(n626_5) 
);
defparam n631_s1.INIT=4'h4;
  LUT4 n701_s1 (
    .F(n701_4),
    .I0(w_display_b16[1]),
    .I1(w_display_b16[0]),
    .I2(w_display_b16[2]),
    .I3(n517_4) 
);
defparam n701_s1.INIT=16'h00F8;
  LUT4 n702_s1 (
    .F(n702_4),
    .I0(w_display_b16[2]),
    .I1(w_display_b16[1]),
    .I2(n517_4),
    .I3(w_display_b16[0]) 
);
defparam n702_s1.INIT=16'h0B0C;
  LUT3 w_b_4_s3 (
    .F(w_b_4_6),
    .I0(n285_2),
    .I1(n284_2),
    .I2(n283_2) 
);
defparam w_b_4_s3.INIT=8'h80;
  LUT4 ff_display_color_7_s4 (
    .F(ff_display_color_7_9),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam ff_display_color_7_s4.INIT=16'h0100;
  LUT2 n512_s2 (
    .F(n512_7),
    .I0(reg_yjk_mode),
    .I1(ff_display_color_delay3[8]) 
);
defparam n512_s2.INIT=4'h8;
  LUT4 n512_s3 (
    .F(n512_8),
    .I0(ff_display_color_delay0[4]),
    .I1(reg_backdrop_color[4]),
    .I2(reg_yjk_mode),
    .I3(ff_display_color_delay0[8]) 
);
defparam n512_s3.INIT=16'h0A0C;
  LUT4 n511_s2 (
    .F(n511_7),
    .I0(ff_display_color_delay0[5]),
    .I1(reg_backdrop_color[5]),
    .I2(reg_yjk_mode),
    .I3(ff_display_color_delay0[8]) 
);
defparam n511_s2.INIT=16'h0A0C;
  LUT4 n510_s2 (
    .F(n510_7),
    .I0(ff_display_color_delay0[6]),
    .I1(reg_backdrop_color[6]),
    .I2(reg_yjk_mode),
    .I3(ff_display_color_delay0[8]) 
);
defparam n510_s2.INIT=16'h0A0C;
  LUT4 n509_s2 (
    .F(n509_7),
    .I0(ff_display_color_delay0[7]),
    .I1(reg_backdrop_color[7]),
    .I2(reg_yjk_mode),
    .I3(ff_display_color_delay0[8]) 
);
defparam n509_s2.INIT=16'h0A0C;
  LUT4 n331_s2 (
    .F(n331_7),
    .I0(n285_2),
    .I1(n284_2),
    .I2(w_b_4_8),
    .I3(n283_2) 
);
defparam n331_s2.INIT=16'h7F80;
  LUT2 n330_s2 (
    .F(n330_7),
    .I0(n288_2),
    .I1(n289_2) 
);
defparam n330_s2.INIT=4'h8;
  LUT4 n496_s4 (
    .F(n496_7),
    .I0(w_next_1_8),
    .I1(n517_4),
    .I2(n499_9),
    .I3(n122_2) 
);
defparam n496_s4.INIT=16'h0305;
  LUT3 n496_s5 (
    .F(n496_8),
    .I0(n498_11),
    .I1(n496_10),
    .I2(n497_9) 
);
defparam n496_s5.INIT=8'h07;
  LUT3 n496_s6 (
    .F(n496_9),
    .I0(n497_9),
    .I1(w_sprite_display_color_en),
    .I2(w_sprite_display_color[3]) 
);
defparam n496_s6.INIT=8'h40;
  LUT3 n497_s5 (
    .F(n497_8),
    .I0(ff_display_color_delay0[8]),
    .I1(ff_display_color_delay3[8]),
    .I2(reg_yjk_mode) 
);
defparam n497_s5.INIT=8'hCA;
  LUT3 n497_s6 (
    .F(n497_9),
    .I0(reg_screen_mode[3]),
    .I1(n122_2),
    .I2(n553_30) 
);
defparam n497_s6.INIT=8'h80;
  LUT4 n498_s5 (
    .F(n498_8),
    .I0(w_sprite_display_color[3]),
    .I1(w_sprite_display_color[1]),
    .I2(n498_10),
    .I3(n499_9) 
);
defparam n498_s5.INIT=16'h5300;
  LUT2 n498_s6 (
    .F(n498_9),
    .I0(n496_10),
    .I1(n498_11) 
);
defparam n498_s6.INIT=4'h4;
  LUT3 n498_s7 (
    .F(n498_10),
    .I0(reg_screen_mode[2]),
    .I1(n122_2),
    .I2(ff_display_color_7_9) 
);
defparam n498_s7.INIT=8'h40;
  LUT4 n498_s8 (
    .F(n498_11),
    .I0(w_sprite_display_color[2]),
    .I1(n498_12),
    .I2(w_sprite_display_color_en),
    .I3(n498_6) 
);
defparam n498_s8.INIT=16'h004F;
  LUT4 n499_s4 (
    .F(n499_7),
    .I0(n497_9),
    .I1(w_sprite_display_color_en),
    .I2(w_sprite_display_color[0]),
    .I3(n498_10) 
);
defparam n499_s4.INIT=16'h00BF;
  LUT3 n499_s5 (
    .F(n499_8),
    .I0(reg_backdrop_color[2]),
    .I1(n496_10),
    .I2(n498_11) 
);
defparam n499_s5.INIT=8'h80;
  LUT3 n499_s6 (
    .F(n499_9),
    .I0(n498_12),
    .I1(w_sprite_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n499_s6.INIT=8'hD0;
  LUT3 n499_s7 (
    .F(n499_10),
    .I0(ff_display_color_delay0[0]),
    .I1(ff_display_color_delay3[0]),
    .I2(reg_yjk_mode) 
);
defparam n499_s7.INIT=8'hCA;
  LUT4 n496_s7 (
    .F(n496_10),
    .I0(reg_color0_opaque),
    .I1(n496_4),
    .I2(n497_6),
    .I3(n499_10) 
);
defparam n496_s7.INIT=16'h0001;
  LUT4 n498_s9 (
    .F(n498_12),
    .I0(reg_color0_opaque),
    .I1(w_sprite_display_color[0]),
    .I2(w_sprite_display_color[1]),
    .I3(w_sprite_display_color[3]) 
);
defparam n498_s9.INIT=16'h0001;
  LUT4 n499_s8 (
    .F(n499_12),
    .I0(w_sprite_display_color[2]),
    .I1(w_sprite_display_color_en),
    .I2(n499_8),
    .I3(n498_10) 
);
defparam n499_s8.INIT=16'h0700;
  LUT4 n497_s7 (
    .F(n497_11),
    .I0(w_sprite_display_color[2]),
    .I1(w_sprite_display_color_en),
    .I2(n496_8),
    .I3(reg_backdrop_color[2]) 
);
defparam n497_s7.INIT=16'h8F80;
  LUT3 n200_s2 (
    .F(n200_6),
    .I0(n122_2),
    .I1(w_pixel_phase_x[0]),
    .I2(w_pixel_phase_x[1]) 
);
defparam n200_s2.INIT=8'h80;
  LUT4 w_b_4_s4 (
    .F(w_b_4_8),
    .I0(n287_2),
    .I1(n286_2),
    .I2(n288_2),
    .I3(n289_2) 
);
defparam w_b_4_s4.INIT=16'h8000;
  LUT4 n330_s3 (
    .F(n330_9),
    .I0(n287_2),
    .I1(n288_2),
    .I2(n289_2),
    .I3(n331_7) 
);
defparam n330_s3.INIT=16'hFF6A;
  LUT4 n496_s8 (
    .F(n496_12),
    .I0(n496_7),
    .I1(n497_8),
    .I2(n497_9),
    .I3(n354_8) 
);
defparam n496_s8.INIT=16'h1500;
  LUT4 n339_s2 (
    .F(n339_6),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[0]) 
);
defparam n339_s2.INIT=16'h0100;
  LUT4 n94_s3 (
    .F(n94_7),
    .I0(reg_yjk_mode),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n94_s3.INIT=16'h0001;
  LUT4 n626_s3 (
    .F(n626_7),
    .I0(ff_yjk_g[2]),
    .I1(ff_yjk_rgb_en),
    .I2(reg_yae_mode),
    .I3(reg_yjk_mode) 
);
defparam n626_s3.INIT=16'h1500;
  LUT4 n622_s2 (
    .F(n622_6),
    .I0(ff_yjk_r[3]),
    .I1(ff_yjk_rgb_en),
    .I2(reg_yae_mode),
    .I3(reg_yjk_mode) 
);
defparam n622_s2.INIT=16'h1500;
  LUT3 n512_s5 (
    .F(n512_11),
    .I0(reg_screen_mode[3]),
    .I1(n553_30),
    .I2(ff_display_color_3_8) 
);
defparam n512_s5.INIT=8'h70;
  LUT3 n697_s2 (
    .F(n697_6),
    .I0(reg_screen_mode[3]),
    .I1(n553_30),
    .I2(w_display_b16[0]) 
);
defparam n697_s2.INIT=8'h70;
  LUT3 n696_s3 (
    .F(n696_7),
    .I0(ff_display_color256[0]),
    .I1(reg_screen_mode[3]),
    .I2(n553_30) 
);
defparam n696_s3.INIT=8'h80;
  LUT3 n696_s4 (
    .F(n696_9),
    .I0(reg_screen_mode[3]),
    .I1(n553_30),
    .I2(w_display_b16[1]) 
);
defparam n696_s4.INIT=8'h70;
  LUT3 n695_s3 (
    .F(n695_7),
    .I0(ff_display_color256[1]),
    .I1(reg_screen_mode[3]),
    .I2(n553_30) 
);
defparam n695_s3.INIT=8'h80;
  LUT3 n695_s4 (
    .F(n695_9),
    .I0(reg_screen_mode[3]),
    .I1(n553_30),
    .I2(w_display_b16[2]) 
);
defparam n695_s4.INIT=8'h70;
  LUT4 n625_s2 (
    .F(n625_6),
    .I0(ff_display_color256[6]),
    .I1(w_display_g16[1]),
    .I2(reg_screen_mode[3]),
    .I3(n553_30) 
);
defparam n625_s2.INIT=16'hACCC;
  LUT4 n618_s2 (
    .F(n618_6),
    .I0(ff_display_color256[2]),
    .I1(w_display_r16[0]),
    .I2(reg_screen_mode[3]),
    .I3(n553_30) 
);
defparam n618_s2.INIT=16'hACCC;
  LUT4 n617_s2 (
    .F(n617_6),
    .I0(ff_display_color256[3]),
    .I1(w_display_r16[1]),
    .I2(reg_screen_mode[3]),
    .I3(n553_30) 
);
defparam n617_s2.INIT=16'hACCC;
  LUT4 n543_s2 (
    .F(n543_6),
    .I0(reg_yjk_mode),
    .I1(reg_screen_mode[3]),
    .I2(n553_30),
    .I3(n339_6) 
);
defparam n543_s2.INIT=16'h4000;
  LUT2 n22_s3 (
    .F(n22_8),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[4]) 
);
defparam n22_s3.INIT=4'h9;
  LUT4 w_r_4_s2 (
    .F(w_r_4_6),
    .I0(GND),
    .I1(ff_j[5]),
    .I2(w_r_yjk_5_2),
    .I3(n339_6) 
);
defparam w_r_4_s2.INIT=16'h9600;
  LUT4 w_g_4_s2 (
    .F(w_g_4_6),
    .I0(GND),
    .I1(ff_k[5]),
    .I2(w_g_yjk_5_2),
    .I3(n339_6) 
);
defparam w_g_4_s2.INIT=16'h9600;
  DFFCE ff_palette_num_3_s0 (
    .Q(ff_palette_num[3]),
    .D(n19_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_2_s0 (
    .Q(ff_palette_num[2]),
    .D(n20_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_1_s0 (
    .Q(ff_palette_num[1]),
    .D(n21_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_2_s0 (
    .Q(ff_palette_r[2]),
    .D(n8_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_1_s0 (
    .Q(ff_palette_r[1]),
    .D(n9_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_0_s0 (
    .Q(ff_palette_r[0]),
    .D(n10_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_2_s0 (
    .Q(ff_palette_g[2]),
    .D(n14_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_1_s0 (
    .Q(ff_palette_g[1]),
    .D(n15_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_0_s0 (
    .Q(ff_palette_g[0]),
    .D(n16_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_2_s0 (
    .Q(ff_palette_b[2]),
    .D(n11_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_1_s0 (
    .Q(ff_palette_b[1]),
    .D(n12_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_0_s0 (
    .Q(ff_palette_b[0]),
    .D(n13_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFSE ff_display_color_delay0_8_s0 (
    .Q(ff_display_color_delay0[8]),
    .D(n88_4),
    .CLK(clk85m),
    .CE(n66_3),
    .SET(n94_7) 
);
  DFFE ff_display_color_delay0_7_s0 (
    .Q(ff_display_color_delay0[7]),
    .D(n68_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay0_6_s0 (
    .Q(ff_display_color_delay0[6]),
    .D(n69_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay0_5_s0 (
    .Q(ff_display_color_delay0[5]),
    .D(n70_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay0_4_s0 (
    .Q(ff_display_color_delay0[4]),
    .D(n71_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay0_3_s0 (
    .Q(ff_display_color_delay0[3]),
    .D(n72_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay0_2_s0 (
    .Q(ff_display_color_delay0[2]),
    .D(n100_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay0_1_s0 (
    .Q(ff_display_color_delay0[1]),
    .D(n101_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay0_0_s0 (
    .Q(ff_display_color_delay0[0]),
    .D(n102_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay1_8_s0 (
    .Q(ff_display_color_delay1[8]),
    .D(ff_display_color_delay0[8]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay1_7_s0 (
    .Q(ff_display_color_delay1[7]),
    .D(ff_display_color_delay0[7]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay1_6_s0 (
    .Q(ff_display_color_delay1[6]),
    .D(ff_display_color_delay0[6]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay1_5_s0 (
    .Q(ff_display_color_delay1[5]),
    .D(ff_display_color_delay0[5]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay1_4_s0 (
    .Q(ff_display_color_delay1[4]),
    .D(ff_display_color_delay0[4]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay1_3_s0 (
    .Q(ff_display_color_delay1[3]),
    .D(ff_display_color_delay0[3]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay1_2_s0 (
    .Q(ff_display_color_delay1[2]),
    .D(ff_display_color_delay0[2]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay1_1_s0 (
    .Q(ff_display_color_delay1[1]),
    .D(ff_display_color_delay0[1]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay1_0_s0 (
    .Q(ff_display_color_delay1[0]),
    .D(ff_display_color_delay0[0]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay2_8_s0 (
    .Q(ff_display_color_delay2[8]),
    .D(ff_display_color_delay1[8]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay2_7_s0 (
    .Q(ff_display_color_delay2[7]),
    .D(ff_display_color_delay1[7]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay2_6_s0 (
    .Q(ff_display_color_delay2[6]),
    .D(ff_display_color_delay1[6]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay2_5_s0 (
    .Q(ff_display_color_delay2[5]),
    .D(ff_display_color_delay1[5]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay2_4_s0 (
    .Q(ff_display_color_delay2[4]),
    .D(ff_display_color_delay1[4]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay2_3_s0 (
    .Q(ff_display_color_delay2[3]),
    .D(ff_display_color_delay1[3]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay2_2_s0 (
    .Q(ff_display_color_delay2[2]),
    .D(ff_display_color_delay1[2]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay2_1_s0 (
    .Q(ff_display_color_delay2[1]),
    .D(ff_display_color_delay1[1]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay2_0_s0 (
    .Q(ff_display_color_delay2[0]),
    .D(ff_display_color_delay1[0]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay3_8_s0 (
    .Q(ff_display_color_delay3[8]),
    .D(ff_display_color_delay2[8]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay3_7_s0 (
    .Q(ff_display_color_delay3[7]),
    .D(ff_display_color_delay2[7]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay3_6_s0 (
    .Q(ff_display_color_delay3[6]),
    .D(ff_display_color_delay2[6]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay3_5_s0 (
    .Q(ff_display_color_delay3[5]),
    .D(ff_display_color_delay2[5]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay3_4_s0 (
    .Q(ff_display_color_delay3[4]),
    .D(ff_display_color_delay2[4]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay3_3_s0 (
    .Q(ff_display_color_delay3[3]),
    .D(ff_display_color_delay2[3]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay3_2_s0 (
    .Q(ff_display_color_delay3[2]),
    .D(ff_display_color_delay2[2]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay3_1_s0 (
    .Q(ff_display_color_delay3[1]),
    .D(ff_display_color_delay2[1]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay3_0_s0 (
    .Q(ff_display_color_delay3[0]),
    .D(ff_display_color_delay2[0]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay4_8_s0 (
    .Q(ff_display_color_delay4[8]),
    .D(ff_display_color_delay3[8]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay4_7_s0 (
    .Q(ff_display_color_delay4[7]),
    .D(ff_display_color_delay3[7]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay4_6_s0 (
    .Q(ff_display_color_delay4[6]),
    .D(ff_display_color_delay3[6]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay4_5_s0 (
    .Q(ff_display_color_delay4[5]),
    .D(ff_display_color_delay3[5]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay4_4_s0 (
    .Q(ff_display_color_delay4[4]),
    .D(ff_display_color_delay3[4]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay4_3_s0 (
    .Q(ff_display_color_delay4[3]),
    .D(ff_display_color_delay3[3]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay4_2_s0 (
    .Q(ff_display_color_delay4[2]),
    .D(ff_display_color_delay3[2]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay4_1_s0 (
    .Q(ff_display_color_delay4[1]),
    .D(ff_display_color_delay3[1]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_display_color_delay4_0_s0 (
    .Q(ff_display_color_delay4[0]),
    .D(ff_display_color_delay3[0]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_j_5_s0 (
    .Q(ff_j[5]),
    .D(ff_display_color_delay1[2]),
    .CLK(clk85m),
    .CE(n200_6) 
);
  DFFE ff_j_4_s0 (
    .Q(ff_j[4]),
    .D(ff_display_color_delay1[1]),
    .CLK(clk85m),
    .CE(n200_6) 
);
  DFFE ff_j_3_s0 (
    .Q(ff_j[3]),
    .D(ff_display_color_delay1[0]),
    .CLK(clk85m),
    .CE(n200_6) 
);
  DFFE ff_j_2_s0 (
    .Q(ff_j[2]),
    .D(ff_display_color_delay2[2]),
    .CLK(clk85m),
    .CE(n200_6) 
);
  DFFE ff_j_1_s0 (
    .Q(ff_j[1]),
    .D(ff_display_color_delay2[1]),
    .CLK(clk85m),
    .CE(n200_6) 
);
  DFFE ff_j_0_s0 (
    .Q(ff_j[0]),
    .D(ff_display_color_delay2[0]),
    .CLK(clk85m),
    .CE(n200_6) 
);
  DFFE ff_k_5_s0 (
    .Q(ff_k[5]),
    .D(ff_display_color_delay3[2]),
    .CLK(clk85m),
    .CE(n200_6) 
);
  DFFE ff_k_4_s0 (
    .Q(ff_k[4]),
    .D(ff_display_color_delay3[1]),
    .CLK(clk85m),
    .CE(n200_6) 
);
  DFFE ff_k_3_s0 (
    .Q(ff_k[3]),
    .D(ff_display_color_delay3[0]),
    .CLK(clk85m),
    .CE(n200_6) 
);
  DFFE ff_k_2_s0 (
    .Q(ff_k[2]),
    .D(ff_display_color_delay4[2]),
    .CLK(clk85m),
    .CE(n200_6) 
);
  DFFE ff_k_1_s0 (
    .Q(ff_k[1]),
    .D(ff_display_color_delay4[1]),
    .CLK(clk85m),
    .CE(n200_6) 
);
  DFFE ff_k_0_s0 (
    .Q(ff_k[0]),
    .D(ff_display_color_delay4[0]),
    .CLK(clk85m),
    .CE(n200_6) 
);
  DFFE ff_y_4_s0 (
    .Q(ff_y[4]),
    .D(ff_display_color_delay4[7]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_y_3_s0 (
    .Q(ff_y[3]),
    .D(ff_display_color_delay4[6]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_y_2_s0 (
    .Q(ff_y[2]),
    .D(ff_display_color_delay4[5]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_y_1_s0 (
    .Q(ff_y[1]),
    .D(ff_display_color_delay4[4]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_y_0_s0 (
    .Q(ff_y[0]),
    .D(ff_display_color_delay4[3]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFE ff_yjk_en_s0 (
    .Q(ff_yjk_en),
    .D(ff_display_color_delay4[8]),
    .CLK(clk85m),
    .CE(n122_2) 
);
  DFFRE ff_yjk_r_4_s0 (
    .Q(ff_yjk_r[4]),
    .D(n307_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_r_4_6) 
);
  DFFRE ff_yjk_r_3_s0 (
    .Q(ff_yjk_r[3]),
    .D(n308_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_r_4_6) 
);
  DFFRE ff_yjk_r_2_s0 (
    .Q(ff_yjk_r[2]),
    .D(n309_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_r_4_6) 
);
  DFFRE ff_yjk_r_1_s0 (
    .Q(ff_yjk_r[1]),
    .D(n310_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_r_4_6) 
);
  DFFRE ff_yjk_r_0_s0 (
    .Q(ff_yjk_r[0]),
    .D(n311_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_r_4_6) 
);
  DFFRE ff_yjk_g_4_s0 (
    .Q(ff_yjk_g[4]),
    .D(n317_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_g_3_s0 (
    .Q(ff_yjk_g[3]),
    .D(n318_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_g_2_s0 (
    .Q(ff_yjk_g[2]),
    .D(n319_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_g_1_s0 (
    .Q(ff_yjk_g[1]),
    .D(n320_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_g_0_s0 (
    .Q(ff_yjk_g[0]),
    .D(n321_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_b_4_s0 (
    .Q(ff_yjk_b[4]),
    .D(n327_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_b_4_4) 
);
  DFFRE ff_yjk_b_3_s0 (
    .Q(ff_yjk_b[3]),
    .D(n328_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_b_4_4) 
);
  DFFRE ff_yjk_b_2_s0 (
    .Q(ff_yjk_b[2]),
    .D(n329_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_b_4_4) 
);
  DFFRE ff_yjk_b_1_s0 (
    .Q(ff_yjk_b[1]),
    .D(n330_9),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_b_4_4) 
);
  DFFRE ff_yjk_b_0_s0 (
    .Q(ff_yjk_b[0]),
    .D(n331_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_b_4_4) 
);
  DFFE ff_yjk_rgb_en_s0 (
    .Q(ff_yjk_rgb_en),
    .D(ff_yjk_en),
    .CLK(clk85m),
    .CE(n339_6) 
);
  DFFC ff_display_color_oe_s0 (
    .Q(ff_display_color_oe),
    .D(n517_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_7_s0 (
    .Q(ff_display_color256[7]),
    .D(n552_3),
    .CLK(clk85m),
    .CE(n543_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_6_s0 (
    .Q(ff_display_color256[6]),
    .D(n553_3),
    .CLK(clk85m),
    .CE(n543_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_5_s0 (
    .Q(ff_display_color256[5]),
    .D(n554_3),
    .CLK(clk85m),
    .CE(n543_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_4_s0 (
    .Q(ff_display_color256[4]),
    .D(n555_3),
    .CLK(clk85m),
    .CE(n543_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_3_s0 (
    .Q(ff_display_color256[3]),
    .D(n556_3),
    .CLK(clk85m),
    .CE(n543_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_2_s0 (
    .Q(ff_display_color256[2]),
    .D(n557_3),
    .CLK(clk85m),
    .CE(n543_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_1_s0 (
    .Q(ff_display_color256[1]),
    .D(n558_3),
    .CLK(clk85m),
    .CE(n543_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_0_s0 (
    .Q(ff_display_color256[0]),
    .D(n559_4),
    .CLK(clk85m),
    .CE(n543_6),
    .CLEAR(n36_6) 
);
  DFF ff_rgb_load_s0 (
    .Q(ff_rgb_load),
    .D(n591_3),
    .CLK(clk85m) 
);
  DFFCE ff_vdp_r_7_s0 (
    .Q(w_vdp_r[7]),
    .D(n616_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_6_s0 (
    .Q(w_vdp_r[6]),
    .D(n617_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_5_s0 (
    .Q(w_vdp_r[5]),
    .D(n618_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_4_s0 (
    .Q(w_vdp_r[4]),
    .D(n619_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_3_s0 (
    .Q(w_vdp_r[3]),
    .D(n620_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_2_s0 (
    .Q(w_vdp_r[2]),
    .D(n621_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_1_s0 (
    .Q(w_vdp_r[1]),
    .D(n622_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_0_s0 (
    .Q(w_vdp_r[0]),
    .D(n623_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_7_s0 (
    .Q(w_vdp_g[7]),
    .D(n624_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_6_s0 (
    .Q(w_vdp_g[6]),
    .D(n625_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_5_s0 (
    .Q(w_vdp_g[5]),
    .D(n626_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_4_s0 (
    .Q(w_vdp_g[4]),
    .D(n627_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_3_s0 (
    .Q(w_vdp_g[3]),
    .D(n628_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_2_s0 (
    .Q(w_vdp_g[2]),
    .D(n629_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_1_s0 (
    .Q(w_vdp_g[1]),
    .D(n630_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_0_s0 (
    .Q(w_vdp_g[0]),
    .D(n631_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_7_s0 (
    .Q(w_vdp_b[7]),
    .D(n695_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_6_s0 (
    .Q(w_vdp_b[6]),
    .D(n696_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_5_s0 (
    .Q(w_vdp_b[5]),
    .D(n697_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_4_s0 (
    .Q(w_vdp_b[4]),
    .D(n698_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_3_s0 (
    .Q(w_vdp_b[3]),
    .D(n699_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_2_s0 (
    .Q(w_vdp_b[2]),
    .D(n700_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_1_s0 (
    .Q(w_vdp_b[1]),
    .D(n701_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_0_s0 (
    .Q(w_vdp_b[0]),
    .D(n702_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_7_s1 (
    .Q(ff_display_color[7]),
    .D(n509_6),
    .CLK(clk85m),
    .CE(ff_display_color_3_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFCE ff_display_color_6_s1 (
    .Q(ff_display_color[6]),
    .D(n510_6),
    .CLK(clk85m),
    .CE(ff_display_color_3_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFCE ff_display_color_5_s1 (
    .Q(ff_display_color[5]),
    .D(n511_6),
    .CLK(clk85m),
    .CE(ff_display_color_3_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFCE ff_display_color_4_s1 (
    .Q(ff_display_color[4]),
    .D(n512_6),
    .CLK(clk85m),
    .CE(ff_display_color_3_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFCE ff_display_color_3_s1 (
    .Q(ff_display_color[3]),
    .D(n496_3),
    .CLK(clk85m),
    .CE(ff_display_color_3_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFCE ff_display_color_2_s1 (
    .Q(ff_display_color[2]),
    .D(n497_3),
    .CLK(clk85m),
    .CE(ff_display_color_3_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFCE ff_display_color_1_s1 (
    .Q(ff_display_color[1]),
    .D(n498_3),
    .CLK(clk85m),
    .CE(ff_display_color_3_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFCE ff_display_color_0_s1 (
    .Q(ff_display_color[0]),
    .D(n499_3),
    .CLK(clk85m),
    .CE(ff_display_color_3_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFCE ff_palette_num_4_s1 (
    .Q(ff_palette_num[4]),
    .D(VCC),
    .CLK(clk85m),
    .CE(n18_1),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_4_s1.INIT=1'b0;
  DFFC ff_palette_num_0_s2 (
    .Q(ff_palette_num[0]),
    .D(n22_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_0_s2.INIT=1'b0;
  ALU n21_s (
    .SUM(n21_1),
    .COUT(n21_2),
    .I0(ff_palette_num[1]),
    .I1(ff_palette_num[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s.ALU_MODE=0;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_2),
    .I0(ff_palette_num[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n21_2) 
);
defparam n20_s.ALU_MODE=0;
  ALU n19_s (
    .SUM(n19_1),
    .COUT(n19_2),
    .I0(ff_palette_num[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n20_2) 
);
defparam n19_s.ALU_MODE=0;
  ALU n18_s (
    .SUM(n18_1),
    .COUT(n18_0_COUT),
    .I0(ff_palette_num[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n19_2) 
);
defparam n18_s.ALU_MODE=0;
  ALU w_r_yjk_0_s (
    .SUM(w_r_yjk[0]),
    .COUT(w_r_yjk_0_2),
    .I0(ff_y[0]),
    .I1(ff_j[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_r_yjk_0_s.ALU_MODE=0;
  ALU w_r_yjk_1_s (
    .SUM(w_r_yjk[1]),
    .COUT(w_r_yjk_1_2),
    .I0(ff_y[1]),
    .I1(ff_j[1]),
    .I3(GND),
    .CIN(w_r_yjk_0_2) 
);
defparam w_r_yjk_1_s.ALU_MODE=0;
  ALU w_r_yjk_2_s (
    .SUM(w_r_yjk[2]),
    .COUT(w_r_yjk_2_2),
    .I0(ff_y[2]),
    .I1(ff_j[2]),
    .I3(GND),
    .CIN(w_r_yjk_1_2) 
);
defparam w_r_yjk_2_s.ALU_MODE=0;
  ALU w_r_yjk_3_s (
    .SUM(w_r_yjk[3]),
    .COUT(w_r_yjk_3_2),
    .I0(ff_y[3]),
    .I1(ff_j[3]),
    .I3(GND),
    .CIN(w_r_yjk_2_2) 
);
defparam w_r_yjk_3_s.ALU_MODE=0;
  ALU w_r_yjk_4_s (
    .SUM(w_r_yjk[4]),
    .COUT(w_r_yjk_4_2),
    .I0(ff_y[4]),
    .I1(ff_j[4]),
    .I3(GND),
    .CIN(w_r_yjk_3_2) 
);
defparam w_r_yjk_4_s.ALU_MODE=0;
  ALU w_r_yjk_5_s (
    .SUM(w_r_yjk[5]),
    .COUT(w_r_yjk_5_2),
    .I0(GND),
    .I1(ff_j[5]),
    .I3(GND),
    .CIN(w_r_yjk_4_2) 
);
defparam w_r_yjk_5_s.ALU_MODE=0;
  ALU w_g_yjk_0_s (
    .SUM(w_g_yjk[0]),
    .COUT(w_g_yjk_0_2),
    .I0(ff_y[0]),
    .I1(ff_k[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_g_yjk_0_s.ALU_MODE=0;
  ALU w_g_yjk_1_s (
    .SUM(w_g_yjk[1]),
    .COUT(w_g_yjk_1_2),
    .I0(ff_y[1]),
    .I1(ff_k[1]),
    .I3(GND),
    .CIN(w_g_yjk_0_2) 
);
defparam w_g_yjk_1_s.ALU_MODE=0;
  ALU w_g_yjk_2_s (
    .SUM(w_g_yjk[2]),
    .COUT(w_g_yjk_2_2),
    .I0(ff_y[2]),
    .I1(ff_k[2]),
    .I3(GND),
    .CIN(w_g_yjk_1_2) 
);
defparam w_g_yjk_2_s.ALU_MODE=0;
  ALU w_g_yjk_3_s (
    .SUM(w_g_yjk[3]),
    .COUT(w_g_yjk_3_2),
    .I0(ff_y[3]),
    .I1(ff_k[3]),
    .I3(GND),
    .CIN(w_g_yjk_2_2) 
);
defparam w_g_yjk_3_s.ALU_MODE=0;
  ALU w_g_yjk_4_s (
    .SUM(w_g_yjk[4]),
    .COUT(w_g_yjk_4_2),
    .I0(ff_y[4]),
    .I1(ff_k[4]),
    .I3(GND),
    .CIN(w_g_yjk_3_2) 
);
defparam w_g_yjk_4_s.ALU_MODE=0;
  ALU w_g_yjk_5_s (
    .SUM(w_g_yjk[5]),
    .COUT(w_g_yjk_5_2),
    .I0(GND),
    .I1(ff_k[5]),
    .I3(GND),
    .CIN(w_g_yjk_4_2) 
);
defparam w_g_yjk_5_s.ALU_MODE=0;
  ALU w_b_jk_1_s (
    .SUM(w_b_jk[1]),
    .COUT(w_b_jk_1_2),
    .I0(ff_j[0]),
    .I1(ff_k[1]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_b_jk_1_s.ALU_MODE=0;
  ALU w_b_jk_2_s (
    .SUM(w_b_jk[2]),
    .COUT(w_b_jk_2_2),
    .I0(ff_j[1]),
    .I1(ff_k[2]),
    .I3(GND),
    .CIN(w_b_jk_1_2) 
);
defparam w_b_jk_2_s.ALU_MODE=0;
  ALU w_b_jk_3_s (
    .SUM(w_b_jk[3]),
    .COUT(w_b_jk_3_2),
    .I0(ff_j[2]),
    .I1(ff_k[3]),
    .I3(GND),
    .CIN(w_b_jk_2_2) 
);
defparam w_b_jk_3_s.ALU_MODE=0;
  ALU w_b_jk_4_s (
    .SUM(w_b_jk[4]),
    .COUT(w_b_jk_4_2),
    .I0(ff_j[3]),
    .I1(ff_k[4]),
    .I3(GND),
    .CIN(w_b_jk_3_2) 
);
defparam w_b_jk_4_s.ALU_MODE=0;
  ALU w_b_jk_5_s (
    .SUM(w_b_jk[5]),
    .COUT(w_b_jk_5_2),
    .I0(ff_j[4]),
    .I1(ff_k[5]),
    .I3(GND),
    .CIN(w_b_jk_4_2) 
);
defparam w_b_jk_5_s.ALU_MODE=0;
  ALU w_b_jk_6_s (
    .SUM(w_b_jk[6]),
    .COUT(w_b_jk_6_2),
    .I0(ff_j[5]),
    .I1(ff_k[5]),
    .I3(GND),
    .CIN(w_b_jk_5_2) 
);
defparam w_b_jk_6_s.ALU_MODE=0;
  ALU w_b_jk_7_s (
    .SUM(w_b_jk[7]),
    .COUT(w_b_jk_7_0_COUT),
    .I0(ff_j[5]),
    .I1(ff_k[5]),
    .I3(GND),
    .CIN(w_b_jk_6_2) 
);
defparam w_b_jk_7_s.ALU_MODE=0;
  ALU w_b_y_2_s (
    .SUM(w_b_y[2]),
    .COUT(w_b_y_2_3),
    .I0(ff_y[0]),
    .I1(ff_y[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_b_y_2_s.ALU_MODE=0;
  ALU w_b_y_3_s (
    .SUM(w_b_y[3]),
    .COUT(w_b_y_3_3),
    .I0(ff_y[1]),
    .I1(ff_y[3]),
    .I3(GND),
    .CIN(w_b_y_2_3) 
);
defparam w_b_y_3_s.ALU_MODE=0;
  ALU w_b_y_4_s (
    .SUM(w_b_y[4]),
    .COUT(w_b_y_4_3),
    .I0(ff_y[2]),
    .I1(ff_y[4]),
    .I3(GND),
    .CIN(w_b_y_3_3) 
);
defparam w_b_y_4_s.ALU_MODE=0;
  ALU w_b_y_5_s (
    .SUM(w_b_y[5]),
    .COUT(w_b_y_5_3),
    .I0(ff_y[3]),
    .I1(GND),
    .I3(GND),
    .CIN(w_b_y_4_3) 
);
defparam w_b_y_5_s.ALU_MODE=0;
  ALU w_b_y_6_s (
    .SUM(w_b_y[6]),
    .COUT(w_b_y[7]),
    .I0(ff_y[4]),
    .I1(GND),
    .I3(GND),
    .CIN(w_b_y_5_3) 
);
defparam w_b_y_6_s.ALU_MODE=0;
  ALU w_b_yjk_pre_0_s (
    .SUM(w_b_yjk_pre[0]),
    .COUT(w_b_yjk_pre_0_3),
    .I0(ff_y[0]),
    .I1(ff_k[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_b_yjk_pre_0_s.ALU_MODE=1;
  ALU n289_s (
    .SUM(n289_2),
    .COUT(n289_3),
    .I0(ff_y[1]),
    .I1(w_b_jk[1]),
    .I3(GND),
    .CIN(w_b_yjk_pre_0_3) 
);
defparam n289_s.ALU_MODE=1;
  ALU n288_s (
    .SUM(n288_2),
    .COUT(n288_3),
    .I0(w_b_y[2]),
    .I1(w_b_jk[2]),
    .I3(GND),
    .CIN(n289_3) 
);
defparam n288_s.ALU_MODE=1;
  ALU n287_s (
    .SUM(n287_2),
    .COUT(n287_3),
    .I0(w_b_y[3]),
    .I1(w_b_jk[3]),
    .I3(GND),
    .CIN(n288_3) 
);
defparam n287_s.ALU_MODE=1;
  ALU n286_s (
    .SUM(n286_2),
    .COUT(n286_3),
    .I0(w_b_y[4]),
    .I1(w_b_jk[4]),
    .I3(GND),
    .CIN(n287_3) 
);
defparam n286_s.ALU_MODE=1;
  ALU n285_s (
    .SUM(n285_2),
    .COUT(n285_3),
    .I0(w_b_y[5]),
    .I1(w_b_jk[5]),
    .I3(GND),
    .CIN(n286_3) 
);
defparam n285_s.ALU_MODE=1;
  ALU n284_s (
    .SUM(n284_2),
    .COUT(n284_3),
    .I0(w_b_y[6]),
    .I1(w_b_jk[6]),
    .I3(GND),
    .CIN(n285_3) 
);
defparam n284_s.ALU_MODE=1;
  ALU n283_s (
    .SUM(n283_2),
    .COUT(n283_3),
    .I0(w_b_y[7]),
    .I1(w_b_jk[7]),
    .I3(GND),
    .CIN(n284_3) 
);
defparam n283_s.ALU_MODE=1;
  ALU n282_s (
    .SUM(n282_2),
    .COUT(n282_0_COUT),
    .I0(GND),
    .I1(w_b_jk[7]),
    .I3(GND),
    .CIN(n283_3) 
);
defparam n282_s.ALU_MODE=1;
  INV ff_palette_num_3_s4 (
    .O(ff_palette_num_3_9),
    .I(ff_palette_num[4]) 
);
  vdp_color_palette_ram u_color_palette_ram (
    .clk85m(clk85m),
    .ff_display_color_oe(ff_display_color_oe),
    .w_palette_valid(w_palette_valid_37),
    .w_palette_b(w_palette_b_0[2:0]),
    .w_palette_r(w_palette_r_0[2:0]),
    .w_palette_num(w_palette_num_0[3:0]),
    .ff_display_color(ff_display_color[3:0]),
    .w_palette_g(w_palette_g_0[2:0]),
    .w_display_r16(w_display_r16[2:0]),
    .w_display_g16(w_display_g16[2:0]),
    .w_display_b16(w_display_b16[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette */
module vdp_upscan_line_buffer (
  w_even_re,
  clk85m,
  w_even_we,
  w_h_count_end_13,
  w_vdp_b,
  w_vdp_g,
  w_even_address,
  w_vdp_r,
  w_v_count,
  w_write_pos,
  w_even_q
)
;
input w_even_re;
input clk85m;
input w_even_we;
input w_h_count_end_13;
input [7:0] w_vdp_b;
input [7:0] w_vdp_g;
input [9:0] w_even_address;
input [7:0] w_vdp_r;
input [1:1] w_v_count;
input [10:10] w_write_pos;
output [23:0] w_even_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count_end_13) 
);
defparam ff_re_s3.INIT=8'hEF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_even_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_even_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g[7:0],w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_even_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer */
module vdp_upscan_line_buffer_0 (
  w_odd_re,
  clk85m,
  w_odd_we,
  w_h_count_end_13,
  w_vdp_b,
  w_vdp_g,
  w_odd_address,
  w_vdp_r,
  w_write_pos,
  w_v_count,
  w_odd_q
)
;
input w_odd_re;
input clk85m;
input w_odd_we;
input w_h_count_end_13;
input [7:0] w_vdp_b;
input [7:0] w_vdp_g;
input [9:0] w_odd_address;
input [7:0] w_vdp_r;
input [10:10] w_write_pos;
input [1:1] w_v_count;
output [23:0] w_odd_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count_end_13) 
);
defparam ff_re_s3.INIT=8'hBF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_odd_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_odd_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g[7:0],w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_odd_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer_0 */
module vdp_upscan (
  w_h_count_end_13,
  n1333_21,
  clk85m,
  w_screen_pos_x_Z,
  reg_display_adjust,
  w_h_count_0,
  w_h_count_2,
  w_h_count_3,
  w_h_count_4,
  w_h_count_5,
  w_h_count_6,
  w_h_count_7,
  w_h_count_8,
  w_h_count_9,
  w_h_count_10,
  w_h_count_11,
  w_v_count,
  w_vdp_b,
  w_vdp_g,
  w_vdp_r,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b
)
;
input w_h_count_end_13;
input n1333_21;
input clk85m;
input [13:3] w_screen_pos_x_Z;
input [3:0] reg_display_adjust;
input w_h_count_0;
input w_h_count_2;
input w_h_count_3;
input w_h_count_4;
input w_h_count_5;
input w_h_count_6;
input w_h_count_7;
input w_h_count_8;
input w_h_count_9;
input w_h_count_10;
input w_h_count_11;
input [1:1] w_v_count;
input [7:0] w_vdp_b;
input [7:0] w_vdp_g;
input [7:0] w_vdp_r;
output [7:0] w_upscan_r;
output [7:0] w_upscan_g;
output [7:0] w_upscan_b;
wire w_even_re;
wire w_even_we;
wire w_odd_re;
wire w_odd_we;
wire n9_7;
wire n6_7;
wire n5_5;
wire n7_9;
wire n8_10;
wire w_write_pos_4_3;
wire w_write_pos_5_3;
wire w_write_pos_6_3;
wire w_write_pos_7_3;
wire w_write_pos_8_3;
wire w_write_pos_9_3;
wire w_write_pos_10_0_COUT;
wire w_write_pos_1_6;
wire w_write_pos_2_6;
wire w_write_pos_3_6;
wire n10_10;
wire [9:0] w_even_address;
wire [9:0] w_odd_address;
wire [10:1] w_write_pos;
wire [23:0] w_even_q;
wire [23:0] w_odd_q;
wire VCC;
wire GND;
  LUT3 w_even_address_9_s3 (
    .F(w_even_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count_11),
    .I2(w_v_count[1]) 
);
defparam w_even_address_9_s3.INIT=8'hCA;
  LUT3 w_even_address_8_s3 (
    .F(w_even_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count_10),
    .I2(w_v_count[1]) 
);
defparam w_even_address_8_s3.INIT=8'hCA;
  LUT3 w_even_address_7_s3 (
    .F(w_even_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count_9),
    .I2(w_v_count[1]) 
);
defparam w_even_address_7_s3.INIT=8'hCA;
  LUT3 w_even_address_6_s3 (
    .F(w_even_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count_8),
    .I2(w_v_count[1]) 
);
defparam w_even_address_6_s3.INIT=8'hCA;
  LUT3 w_even_address_5_s3 (
    .F(w_even_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count_7),
    .I2(w_v_count[1]) 
);
defparam w_even_address_5_s3.INIT=8'hCA;
  LUT3 w_even_address_4_s3 (
    .F(w_even_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count_6),
    .I2(w_v_count[1]) 
);
defparam w_even_address_4_s3.INIT=8'hCA;
  LUT3 w_even_address_3_s3 (
    .F(w_even_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count_5),
    .I2(w_v_count[1]) 
);
defparam w_even_address_3_s3.INIT=8'hCA;
  LUT3 w_even_address_2_s3 (
    .F(w_even_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count_4),
    .I2(w_v_count[1]) 
);
defparam w_even_address_2_s3.INIT=8'hCA;
  LUT3 w_even_address_1_s3 (
    .F(w_even_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count_3),
    .I2(w_v_count[1]) 
);
defparam w_even_address_1_s3.INIT=8'hCA;
  LUT3 w_even_address_0_s3 (
    .F(w_even_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count_2),
    .I2(w_v_count[1]) 
);
defparam w_even_address_0_s3.INIT=8'hCA;
  LUT2 w_even_re_s1 (
    .F(w_even_re),
    .I0(w_h_count_0),
    .I1(w_v_count[1]) 
);
defparam w_even_re_s1.INIT=4'h4;
  LUT3 w_even_we_s0 (
    .F(w_even_we),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count_end_13) 
);
defparam w_even_we_s0.INIT=8'h10;
  LUT3 w_odd_address_9_s3 (
    .F(w_odd_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count_11),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_9_s3.INIT=8'hAC;
  LUT3 w_odd_address_8_s3 (
    .F(w_odd_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count_10),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_8_s3.INIT=8'hAC;
  LUT3 w_odd_address_7_s3 (
    .F(w_odd_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count_9),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_7_s3.INIT=8'hAC;
  LUT3 w_odd_address_6_s3 (
    .F(w_odd_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count_8),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_6_s3.INIT=8'hAC;
  LUT3 w_odd_address_5_s3 (
    .F(w_odd_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count_7),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_5_s3.INIT=8'hAC;
  LUT3 w_odd_address_4_s3 (
    .F(w_odd_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count_6),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_4_s3.INIT=8'hAC;
  LUT3 w_odd_address_3_s3 (
    .F(w_odd_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count_5),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_3_s3.INIT=8'hAC;
  LUT3 w_odd_address_2_s3 (
    .F(w_odd_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count_4),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_2_s3.INIT=8'hAC;
  LUT3 w_odd_address_1_s3 (
    .F(w_odd_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count_3),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_1_s3.INIT=8'hAC;
  LUT3 w_odd_address_0_s3 (
    .F(w_odd_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count_2),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_0_s3.INIT=8'hAC;
  LUT2 w_odd_re_s2 (
    .F(w_odd_re),
    .I0(w_h_count_0),
    .I1(w_v_count[1]) 
);
defparam w_odd_re_s2.INIT=4'h1;
  LUT3 w_odd_we_s0 (
    .F(w_odd_we),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count_end_13) 
);
defparam w_odd_we_s0.INIT=8'h40;
  LUT3 w_upscan_r_7_s (
    .F(w_upscan_r[7]),
    .I0(w_odd_q[23]),
    .I1(w_even_q[23]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_7_s.INIT=8'hCA;
  LUT3 w_upscan_r_6_s (
    .F(w_upscan_r[6]),
    .I0(w_odd_q[22]),
    .I1(w_even_q[22]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_6_s.INIT=8'hCA;
  LUT3 w_upscan_r_5_s (
    .F(w_upscan_r[5]),
    .I0(w_odd_q[21]),
    .I1(w_even_q[21]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_5_s.INIT=8'hCA;
  LUT3 w_upscan_r_4_s (
    .F(w_upscan_r[4]),
    .I0(w_odd_q[20]),
    .I1(w_even_q[20]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_4_s.INIT=8'hCA;
  LUT3 w_upscan_r_3_s (
    .F(w_upscan_r[3]),
    .I0(w_odd_q[19]),
    .I1(w_even_q[19]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_3_s.INIT=8'hCA;
  LUT3 w_upscan_r_2_s (
    .F(w_upscan_r[2]),
    .I0(w_odd_q[18]),
    .I1(w_even_q[18]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_2_s.INIT=8'hCA;
  LUT3 w_upscan_r_1_s (
    .F(w_upscan_r[1]),
    .I0(w_odd_q[17]),
    .I1(w_even_q[17]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_1_s.INIT=8'hCA;
  LUT3 w_upscan_r_0_s (
    .F(w_upscan_r[0]),
    .I0(w_odd_q[16]),
    .I1(w_even_q[16]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_0_s.INIT=8'hCA;
  LUT3 w_upscan_g_7_s (
    .F(w_upscan_g[7]),
    .I0(w_odd_q[15]),
    .I1(w_even_q[15]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_7_s.INIT=8'hCA;
  LUT3 w_upscan_g_6_s (
    .F(w_upscan_g[6]),
    .I0(w_odd_q[14]),
    .I1(w_even_q[14]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_6_s.INIT=8'hCA;
  LUT3 w_upscan_g_5_s (
    .F(w_upscan_g[5]),
    .I0(w_odd_q[13]),
    .I1(w_even_q[13]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_5_s.INIT=8'hCA;
  LUT3 w_upscan_g_4_s (
    .F(w_upscan_g[4]),
    .I0(w_odd_q[12]),
    .I1(w_even_q[12]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_4_s.INIT=8'hCA;
  LUT3 w_upscan_g_3_s (
    .F(w_upscan_g[3]),
    .I0(w_odd_q[11]),
    .I1(w_even_q[11]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_3_s.INIT=8'hCA;
  LUT3 w_upscan_g_2_s (
    .F(w_upscan_g[2]),
    .I0(w_odd_q[10]),
    .I1(w_even_q[10]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_2_s.INIT=8'hCA;
  LUT3 w_upscan_g_1_s (
    .F(w_upscan_g[1]),
    .I0(w_odd_q[9]),
    .I1(w_even_q[9]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_1_s.INIT=8'hCA;
  LUT3 w_upscan_g_0_s (
    .F(w_upscan_g[0]),
    .I0(w_odd_q[8]),
    .I1(w_even_q[8]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_0_s.INIT=8'hCA;
  LUT3 w_upscan_b_7_s (
    .F(w_upscan_b[7]),
    .I0(w_odd_q[7]),
    .I1(w_even_q[7]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_7_s.INIT=8'hCA;
  LUT3 w_upscan_b_6_s (
    .F(w_upscan_b[6]),
    .I0(w_odd_q[6]),
    .I1(w_even_q[6]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_6_s.INIT=8'hCA;
  LUT3 w_upscan_b_5_s (
    .F(w_upscan_b[5]),
    .I0(w_odd_q[5]),
    .I1(w_even_q[5]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_5_s.INIT=8'hCA;
  LUT3 w_upscan_b_4_s (
    .F(w_upscan_b[4]),
    .I0(w_odd_q[4]),
    .I1(w_even_q[4]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_4_s.INIT=8'hCA;
  LUT3 w_upscan_b_3_s (
    .F(w_upscan_b[3]),
    .I0(w_odd_q[3]),
    .I1(w_even_q[3]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_3_s.INIT=8'hCA;
  LUT3 w_upscan_b_2_s (
    .F(w_upscan_b[2]),
    .I0(w_odd_q[2]),
    .I1(w_even_q[2]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_2_s.INIT=8'hCA;
  LUT3 w_upscan_b_1_s (
    .F(w_upscan_b[1]),
    .I0(w_odd_q[1]),
    .I1(w_even_q[1]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_1_s.INIT=8'hCA;
  LUT3 w_upscan_b_0_s (
    .F(w_upscan_b[0]),
    .I0(w_odd_q[0]),
    .I1(w_even_q[0]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_0_s.INIT=8'hCA;
  LUT2 n9_s3 (
    .F(n9_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]) 
);
defparam n9_s3.INIT=4'h6;
  LUT2 n6_s3 (
    .F(n6_7),
    .I0(w_screen_pos_x_Z[12]),
    .I1(n1333_21) 
);
defparam n6_s3.INIT=4'h6;
  LUT3 n5_s2 (
    .F(n5_5),
    .I0(w_screen_pos_x_Z[12]),
    .I1(n1333_21),
    .I2(w_screen_pos_x_Z[13]) 
);
defparam n5_s2.INIT=8'h78;
  LUT4 n7_s4 (
    .F(n7_9),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_screen_pos_x_Z[8]),
    .I2(w_screen_pos_x_Z[9]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n7_s4.INIT=16'h7F80;
  LUT3 n8_s5 (
    .F(n8_10),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_screen_pos_x_Z[8]),
    .I2(w_screen_pos_x_Z[9]) 
);
defparam n8_s5.INIT=8'h6A;
  ALU w_write_pos_4_s (
    .SUM(w_write_pos[4]),
    .COUT(w_write_pos_4_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(reg_display_adjust[3]),
    .I3(GND),
    .CIN(w_write_pos_3_6) 
);
defparam w_write_pos_4_s.ALU_MODE=0;
  ALU w_write_pos_5_s (
    .SUM(w_write_pos[5]),
    .COUT(w_write_pos_5_3),
    .I0(n10_10),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_4_3) 
);
defparam w_write_pos_5_s.ALU_MODE=0;
  ALU w_write_pos_6_s (
    .SUM(w_write_pos[6]),
    .COUT(w_write_pos_6_3),
    .I0(n9_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_5_3) 
);
defparam w_write_pos_6_s.ALU_MODE=0;
  ALU w_write_pos_7_s (
    .SUM(w_write_pos[7]),
    .COUT(w_write_pos_7_3),
    .I0(n8_10),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_6_3) 
);
defparam w_write_pos_7_s.ALU_MODE=0;
  ALU w_write_pos_8_s (
    .SUM(w_write_pos[8]),
    .COUT(w_write_pos_8_3),
    .I0(n7_9),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_7_3) 
);
defparam w_write_pos_8_s.ALU_MODE=0;
  ALU w_write_pos_9_s (
    .SUM(w_write_pos[9]),
    .COUT(w_write_pos_9_3),
    .I0(n6_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_8_3) 
);
defparam w_write_pos_9_s.ALU_MODE=0;
  ALU w_write_pos_10_s (
    .SUM(w_write_pos[10]),
    .COUT(w_write_pos_10_0_COUT),
    .I0(n5_5),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_9_3) 
);
defparam w_write_pos_10_s.ALU_MODE=0;
  ALU w_write_pos_1_s1 (
    .SUM(w_write_pos[1]),
    .COUT(w_write_pos_1_6),
    .I0(w_screen_pos_x_Z[4]),
    .I1(reg_display_adjust[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_write_pos_1_s1.ALU_MODE=1;
  ALU w_write_pos_2_s1 (
    .SUM(w_write_pos[2]),
    .COUT(w_write_pos_2_6),
    .I0(w_screen_pos_x_Z[5]),
    .I1(reg_display_adjust[1]),
    .I3(GND),
    .CIN(w_write_pos_1_6) 
);
defparam w_write_pos_2_s1.ALU_MODE=1;
  ALU w_write_pos_3_s1 (
    .SUM(w_write_pos[3]),
    .COUT(w_write_pos_3_6),
    .I0(w_screen_pos_x_Z[6]),
    .I1(reg_display_adjust[2]),
    .I3(GND),
    .CIN(w_write_pos_2_6) 
);
defparam w_write_pos_3_s1.ALU_MODE=1;
  INV n10_s5 (
    .O(n10_10),
    .I(w_screen_pos_x_Z[8]) 
);
  vdp_upscan_line_buffer u_even_line_buffer (
    .w_even_re(w_even_re),
    .clk85m(clk85m),
    .w_even_we(w_even_we),
    .w_h_count_end_13(w_h_count_end_13),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g(w_vdp_g[7:0]),
    .w_even_address(w_even_address[9:0]),
    .w_vdp_r(w_vdp_r[7:0]),
    .w_v_count(w_v_count[1]),
    .w_write_pos(w_write_pos[10]),
    .w_even_q(w_even_q[23:0])
);
  vdp_upscan_line_buffer_0 u_odd_line_buffer (
    .w_odd_re(w_odd_re),
    .clk85m(clk85m),
    .w_odd_we(w_odd_we),
    .w_h_count_end_13(w_h_count_end_13),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g(w_vdp_g[7:0]),
    .w_odd_address(w_odd_address[9:0]),
    .w_vdp_r(w_vdp_r[7:0]),
    .w_write_pos(w_write_pos[10]),
    .w_v_count(w_v_count[1]),
    .w_odd_q(w_odd_q[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan */
module vdp_video_ram_line_buffer (
  clk85m,
  n87,
  n86,
  n85,
  n84,
  n83,
  n82,
  n81,
  n80,
  n79,
  n78,
  ff_we_even,
  ff_re,
  ff_d,
  ff_address_even,
  out_e,
  ff_imem_13457_DIAREG_G
)
;
input clk85m;
input n87;
input n86;
input n85;
input n84;
input n83;
input n82;
input n81;
input n80;
input n79;
input n78;
input ff_we_even;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_even;
output [23:0] out_e;
output [23:0] ff_imem_13457_DIAREG_G;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_n29_DOAL_G_0_19;
wire ff_imem_n29_DOAL_G_0_20;
wire ff_imem_n29_DOAL_G_0_21;
wire ff_imem_13457_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_address_even[5]),
    .I1(n82),
    .I2(ff_imem_n29_DOAL_G_0_13),
    .I3(ff_imem_n29_DOAL_G_0_14) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h9000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_13457_DIAREG_G[22]),
    .I2(ff_imem_13457_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_13457_DIAREG_G[21]),
    .I2(ff_imem_13457_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_13457_DIAREG_G[20]),
    .I2(ff_imem_13457_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_13457_DIAREG_G[19]),
    .I2(ff_imem_13457_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_13457_DIAREG_G[18]),
    .I2(ff_imem_13457_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_13457_DIAREG_G[17]),
    .I2(ff_imem_13457_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_13457_DIAREG_G[16]),
    .I2(ff_imem_13457_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_13457_DIAREG_G[15]),
    .I2(ff_imem_13457_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_13457_DIAREG_G[14]),
    .I2(ff_imem_13457_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_13457_DIAREG_G[13]),
    .I2(ff_imem_13457_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_13457_DIAREG_G[12]),
    .I2(ff_imem_13457_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_13457_DIAREG_G[11]),
    .I2(ff_imem_13457_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_13457_DIAREG_G[10]),
    .I2(ff_imem_13457_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_13457_DIAREG_G[9]),
    .I2(ff_imem_13457_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_13457_DIAREG_G[8]),
    .I2(ff_imem_13457_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_13457_DIAREG_G[7]),
    .I2(ff_imem_13457_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_13457_DIAREG_G[6]),
    .I2(ff_imem_13457_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_13457_DIAREG_G[5]),
    .I2(ff_imem_13457_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_13457_DIAREG_G[4]),
    .I2(ff_imem_13457_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_13457_DIAREG_G[3]),
    .I2(ff_imem_13457_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_13457_DIAREG_G[2]),
    .I2(ff_imem_13457_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_13457_DIAREG_G[1]),
    .I2(ff_imem_13457_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(ff_imem_13457_DIAREG_G[0]),
    .I1(n29_1),
    .I2(ff_imem_13457_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h53;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_13457_DIAREG_G[23]),
    .I2(ff_imem_13457_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT4 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_even[6]),
    .I1(n81),
    .I2(ff_address_even[7]),
    .I3(n80) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_imem_n29_DOAL_G_0_15),
    .I1(ff_imem_n29_DOAL_G_0_16),
    .I2(ff_imem_n29_DOAL_G_0_17),
    .I3(ff_imem_n29_DOAL_G_0_18) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=16'h8000;
  LUT4 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(n79),
    .I1(ff_address_even[8]),
    .I2(ff_address_even[0]),
    .I3(n87) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=16'hB0BB;
  LUT4 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_address_even[9]),
    .I1(n78),
    .I2(n84),
    .I3(ff_address_even[3]) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=16'hB0BB;
  LUT3 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(ff_address_even[2]),
    .I1(n85),
    .I2(ff_imem_n29_DOAL_G_0_19) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=8'h90;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(ff_address_even[4]),
    .I1(n83),
    .I2(ff_imem_n29_DOAL_G_0_20),
    .I3(ff_imem_n29_DOAL_G_0_21) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'h9000;
  LUT3 ff_imem_n29_DOAL_G_0_s17 (
    .F(ff_imem_n29_DOAL_G_0_19),
    .I0(n79),
    .I1(ff_address_even[8]),
    .I2(ff_we_even) 
);
defparam ff_imem_n29_DOAL_G_0_s17.INIT=8'hD0;
  LUT4 ff_imem_n29_DOAL_G_0_s18 (
    .F(ff_imem_n29_DOAL_G_0_20),
    .I0(n78),
    .I1(ff_address_even[9]),
    .I2(ff_address_even[1]),
    .I3(n86) 
);
defparam ff_imem_n29_DOAL_G_0_s18.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s19 (
    .F(ff_imem_n29_DOAL_G_0_21),
    .I0(ff_address_even[3]),
    .I1(n84),
    .I2(n87),
    .I3(ff_address_even[0]) 
);
defparam ff_imem_n29_DOAL_G_0_s19.INIT=16'hB0BB;
  DFF ff_q_out_23_s0 (
    .Q(out_e[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_e[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_e[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_e[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_e[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_e[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_e[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_e[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_e[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_e[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_e[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_e[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_e[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_e[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_e[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_e[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_e[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_e[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_e[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_e[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_e[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_e[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_e[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_e[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_13457_REDUCAREG_G_s (
    .Q(ff_imem_13457_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFF ff_imem_13457_DIAREG_G_0_s (
    .Q(ff_imem_13457_DIAREG_G[0]),
    .D(ff_d[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_13457_DIAREG_G_1_s (
    .Q(ff_imem_13457_DIAREG_G[1]),
    .D(ff_d[1]),
    .CLK(clk85m) 
);
  DFF ff_imem_13457_DIAREG_G_2_s (
    .Q(ff_imem_13457_DIAREG_G[2]),
    .D(ff_d[2]),
    .CLK(clk85m) 
);
  DFF ff_imem_13457_DIAREG_G_3_s (
    .Q(ff_imem_13457_DIAREG_G[3]),
    .D(ff_d[3]),
    .CLK(clk85m) 
);
  DFF ff_imem_13457_DIAREG_G_4_s (
    .Q(ff_imem_13457_DIAREG_G[4]),
    .D(ff_d[4]),
    .CLK(clk85m) 
);
  DFF ff_imem_13457_DIAREG_G_5_s (
    .Q(ff_imem_13457_DIAREG_G[5]),
    .D(ff_d[5]),
    .CLK(clk85m) 
);
  DFF ff_imem_13457_DIAREG_G_6_s (
    .Q(ff_imem_13457_DIAREG_G[6]),
    .D(ff_d[6]),
    .CLK(clk85m) 
);
  DFF ff_imem_13457_DIAREG_G_7_s (
    .Q(ff_imem_13457_DIAREG_G[7]),
    .D(ff_d[7]),
    .CLK(clk85m) 
);
  DFF ff_imem_13457_DIAREG_G_8_s (
    .Q(ff_imem_13457_DIAREG_G[8]),
    .D(ff_d[8]),
    .CLK(clk85m) 
);
  DFF ff_imem_13457_DIAREG_G_9_s (
    .Q(ff_imem_13457_DIAREG_G[9]),
    .D(ff_d[9]),
    .CLK(clk85m) 
);
  DFF ff_imem_13457_DIAREG_G_10_s (
    .Q(ff_imem_13457_DIAREG_G[10]),
    .D(ff_d[10]),
    .CLK(clk85m) 
);
  DFF ff_imem_13457_DIAREG_G_11_s (
    .Q(ff_imem_13457_DIAREG_G[11]),
    .D(ff_d[11]),
    .CLK(clk85m) 
);
  DFF ff_imem_13457_DIAREG_G_12_s (
    .Q(ff_imem_13457_DIAREG_G[12]),
    .D(ff_d[12]),
    .CLK(clk85m) 
);
  DFF ff_imem_13457_DIAREG_G_13_s (
    .Q(ff_imem_13457_DIAREG_G[13]),
    .D(ff_d[13]),
    .CLK(clk85m) 
);
  DFF ff_imem_13457_DIAREG_G_14_s (
    .Q(ff_imem_13457_DIAREG_G[14]),
    .D(ff_d[14]),
    .CLK(clk85m) 
);
  DFF ff_imem_13457_DIAREG_G_15_s (
    .Q(ff_imem_13457_DIAREG_G[15]),
    .D(ff_d[15]),
    .CLK(clk85m) 
);
  DFF ff_imem_13457_DIAREG_G_16_s (
    .Q(ff_imem_13457_DIAREG_G[16]),
    .D(ff_d[16]),
    .CLK(clk85m) 
);
  DFF ff_imem_13457_DIAREG_G_17_s (
    .Q(ff_imem_13457_DIAREG_G[17]),
    .D(ff_d[17]),
    .CLK(clk85m) 
);
  DFF ff_imem_13457_DIAREG_G_18_s (
    .Q(ff_imem_13457_DIAREG_G[18]),
    .D(ff_d[18]),
    .CLK(clk85m) 
);
  DFF ff_imem_13457_DIAREG_G_19_s (
    .Q(ff_imem_13457_DIAREG_G[19]),
    .D(ff_d[19]),
    .CLK(clk85m) 
);
  DFF ff_imem_13457_DIAREG_G_20_s (
    .Q(ff_imem_13457_DIAREG_G[20]),
    .D(ff_d[20]),
    .CLK(clk85m) 
);
  DFF ff_imem_13457_DIAREG_G_21_s (
    .Q(ff_imem_13457_DIAREG_G[21]),
    .D(ff_d[21]),
    .CLK(clk85m) 
);
  DFF ff_imem_13457_DIAREG_G_22_s (
    .Q(ff_imem_13457_DIAREG_G[22]),
    .D(ff_d[22]),
    .CLK(clk85m) 
);
  DFF ff_imem_13457_DIAREG_G_23_s (
    .Q(ff_imem_13457_DIAREG_G[23]),
    .D(ff_d[23]),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer */
module vdp_video_ram_line_buffer_0 (
  clk85m,
  n98,
  n97,
  n96,
  n95,
  n94,
  n93,
  n92,
  n91,
  n90,
  n89,
  ff_we_odd,
  ff_re,
  ff_d,
  ff_address_odd,
  ff_imem_13457_DIAREG_G,
  out_o
)
;
input clk85m;
input n98;
input n97;
input n96;
input n95;
input n94;
input n93;
input n92;
input n91;
input n90;
input n89;
input ff_we_odd;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_odd;
input [23:0] ff_imem_13457_DIAREG_G;
output [23:0] out_o;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_n29_DOAL_G_0_19;
wire ff_imem_n29_DOAL_G_0_20;
wire ff_imem_13558_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_address_odd[6]),
    .I1(n92),
    .I2(ff_imem_n29_DOAL_G_0_13),
    .I3(ff_imem_n29_DOAL_G_0_14) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h9000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_13457_DIAREG_G[22]),
    .I2(ff_imem_13558_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_13457_DIAREG_G[21]),
    .I2(ff_imem_13558_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_13457_DIAREG_G[20]),
    .I2(ff_imem_13558_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_13457_DIAREG_G[19]),
    .I2(ff_imem_13558_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_13457_DIAREG_G[18]),
    .I2(ff_imem_13558_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_13457_DIAREG_G[17]),
    .I2(ff_imem_13558_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_13457_DIAREG_G[16]),
    .I2(ff_imem_13558_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_13457_DIAREG_G[15]),
    .I2(ff_imem_13558_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_13457_DIAREG_G[14]),
    .I2(ff_imem_13558_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_13457_DIAREG_G[13]),
    .I2(ff_imem_13558_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_13457_DIAREG_G[12]),
    .I2(ff_imem_13558_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_13457_DIAREG_G[11]),
    .I2(ff_imem_13558_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_13457_DIAREG_G[10]),
    .I2(ff_imem_13558_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_13457_DIAREG_G[9]),
    .I2(ff_imem_13558_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_13457_DIAREG_G[8]),
    .I2(ff_imem_13558_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_13457_DIAREG_G[7]),
    .I2(ff_imem_13558_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_13457_DIAREG_G[6]),
    .I2(ff_imem_13558_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_13457_DIAREG_G[5]),
    .I2(ff_imem_13558_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_13457_DIAREG_G[4]),
    .I2(ff_imem_13558_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_13457_DIAREG_G[3]),
    .I2(ff_imem_13558_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_13457_DIAREG_G[2]),
    .I2(ff_imem_13558_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_13457_DIAREG_G[1]),
    .I2(ff_imem_13558_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(n29_1),
    .I1(ff_imem_13457_DIAREG_G[0]),
    .I2(ff_imem_13558_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h35;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_13457_DIAREG_G[23]),
    .I2(ff_imem_13558_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT4 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_odd[2]),
    .I1(n96),
    .I2(ff_address_odd[4]),
    .I3(n94) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_imem_n29_DOAL_G_0_15),
    .I1(ff_imem_n29_DOAL_G_0_16),
    .I2(ff_imem_n29_DOAL_G_0_17),
    .I3(ff_imem_n29_DOAL_G_0_18) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=16'h8000;
  LUT3 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_address_odd[9]),
    .I1(n89),
    .I2(ff_imem_n29_DOAL_G_0_19) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=8'h90;
  LUT3 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_address_odd[7]),
    .I1(n91),
    .I2(ff_imem_n29_DOAL_G_0_20) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=8'h90;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(ff_address_odd[1]),
    .I1(n97),
    .I2(ff_address_odd[5]),
    .I3(n93) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(ff_address_odd[0]),
    .I1(n98),
    .I2(ff_address_odd[8]),
    .I3(n90) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'h9009;
  LUT3 ff_imem_n29_DOAL_G_0_s17 (
    .F(ff_imem_n29_DOAL_G_0_19),
    .I0(n95),
    .I1(ff_address_odd[3]),
    .I2(ff_we_odd) 
);
defparam ff_imem_n29_DOAL_G_0_s17.INIT=8'hD0;
  LUT4 ff_imem_n29_DOAL_G_0_s18 (
    .F(ff_imem_n29_DOAL_G_0_20),
    .I0(n95),
    .I1(ff_address_odd[3]),
    .I2(n97),
    .I3(ff_address_odd[1]) 
);
defparam ff_imem_n29_DOAL_G_0_s18.INIT=16'hB0BB;
  DFF ff_q_out_23_s0 (
    .Q(out_o[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_o[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_o[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_o[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_o[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_o[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_o[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_o[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_o[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_o[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_o[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_o[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_o[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_o[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_o[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_o[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_o[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_o[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_o[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_o[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_o[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_o[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_o[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_o[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_13558_REDUCAREG_G_s (
    .Q(ff_imem_13558_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer_0 */
module vdp_video_double_buffer (
  clk85m,
  ff_active,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_v_count,
  w_h_count,
  ff_x_position_r,
  n77_6,
  w_pixel_r,
  w_pixel_g,
  w_pixel_b
)
;
input clk85m;
input ff_active;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
input [0:0] w_v_count;
input [11:2] w_h_count;
input [9:0] ff_x_position_r;
output n77_6;
output [7:0] w_pixel_r;
output [7:0] w_pixel_g;
output [7:0] w_pixel_b;
wire n78;
wire n79;
wire n80;
wire n81;
wire n82;
wire n83;
wire n84;
wire n85;
wire n86;
wire n87;
wire n89;
wire n90;
wire n91;
wire n92;
wire n93;
wire n94;
wire n95;
wire n96;
wire n97;
wire n98;
wire n147_3;
wire n148_3;
wire n149_3;
wire n150_3;
wire n151_3;
wire n152_3;
wire n153_3;
wire n154_3;
wire n155_3;
wire n156_3;
wire n157_3;
wire n158_3;
wire n159_3;
wire n160_3;
wire n161_3;
wire n162_3;
wire n163_3;
wire n164_3;
wire n165_3;
wire n166_3;
wire n167_3;
wire n168_3;
wire n169_3;
wire n170_3;
wire ff_we_even;
wire ff_we_odd;
wire ff_re;
wire [23:0] ff_d;
wire [9:0] ff_address_even;
wire [9:0] ff_address_odd;
wire [23:0] out_e;
wire [23:0] ff_imem_13457_DIAREG_G;
wire [23:0] out_o;
wire VCC;
wire GND;
  LUT3 n78_s1 (
    .F(n78),
    .I0(w_h_count[11]),
    .I1(ff_x_position_r[9]),
    .I2(w_v_count[0]) 
);
defparam n78_s1.INIT=8'hCA;
  LUT3 n79_s1 (
    .F(n79),
    .I0(w_h_count[10]),
    .I1(ff_x_position_r[8]),
    .I2(w_v_count[0]) 
);
defparam n79_s1.INIT=8'hCA;
  LUT3 n80_s1 (
    .F(n80),
    .I0(w_h_count[9]),
    .I1(ff_x_position_r[7]),
    .I2(w_v_count[0]) 
);
defparam n80_s1.INIT=8'hCA;
  LUT3 n81_s1 (
    .F(n81),
    .I0(w_h_count[8]),
    .I1(ff_x_position_r[6]),
    .I2(w_v_count[0]) 
);
defparam n81_s1.INIT=8'hCA;
  LUT3 n82_s1 (
    .F(n82),
    .I0(w_h_count[7]),
    .I1(ff_x_position_r[5]),
    .I2(w_v_count[0]) 
);
defparam n82_s1.INIT=8'hCA;
  LUT3 n83_s1 (
    .F(n83),
    .I0(w_h_count[6]),
    .I1(ff_x_position_r[4]),
    .I2(w_v_count[0]) 
);
defparam n83_s1.INIT=8'hCA;
  LUT3 n84_s1 (
    .F(n84),
    .I0(w_h_count[5]),
    .I1(ff_x_position_r[3]),
    .I2(w_v_count[0]) 
);
defparam n84_s1.INIT=8'hCA;
  LUT3 n85_s1 (
    .F(n85),
    .I0(w_h_count[4]),
    .I1(ff_x_position_r[2]),
    .I2(w_v_count[0]) 
);
defparam n85_s1.INIT=8'hCA;
  LUT3 n86_s1 (
    .F(n86),
    .I0(w_h_count[3]),
    .I1(ff_x_position_r[1]),
    .I2(w_v_count[0]) 
);
defparam n86_s1.INIT=8'hCA;
  LUT3 n87_s1 (
    .F(n87),
    .I0(w_h_count[2]),
    .I1(ff_x_position_r[0]),
    .I2(w_v_count[0]) 
);
defparam n87_s1.INIT=8'hCA;
  LUT3 n89_s1 (
    .F(n89),
    .I0(ff_x_position_r[9]),
    .I1(w_h_count[11]),
    .I2(w_v_count[0]) 
);
defparam n89_s1.INIT=8'hCA;
  LUT3 n90_s1 (
    .F(n90),
    .I0(ff_x_position_r[8]),
    .I1(w_h_count[10]),
    .I2(w_v_count[0]) 
);
defparam n90_s1.INIT=8'hCA;
  LUT3 n91_s1 (
    .F(n91),
    .I0(ff_x_position_r[7]),
    .I1(w_h_count[9]),
    .I2(w_v_count[0]) 
);
defparam n91_s1.INIT=8'hCA;
  LUT3 n92_s1 (
    .F(n92),
    .I0(ff_x_position_r[6]),
    .I1(w_h_count[8]),
    .I2(w_v_count[0]) 
);
defparam n92_s1.INIT=8'hCA;
  LUT3 n93_s1 (
    .F(n93),
    .I0(ff_x_position_r[5]),
    .I1(w_h_count[7]),
    .I2(w_v_count[0]) 
);
defparam n93_s1.INIT=8'hCA;
  LUT3 n94_s1 (
    .F(n94),
    .I0(ff_x_position_r[4]),
    .I1(w_h_count[6]),
    .I2(w_v_count[0]) 
);
defparam n94_s1.INIT=8'hCA;
  LUT3 n95_s1 (
    .F(n95),
    .I0(ff_x_position_r[3]),
    .I1(w_h_count[5]),
    .I2(w_v_count[0]) 
);
defparam n95_s1.INIT=8'hCA;
  LUT3 n96_s1 (
    .F(n96),
    .I0(ff_x_position_r[2]),
    .I1(w_h_count[4]),
    .I2(w_v_count[0]) 
);
defparam n96_s1.INIT=8'hCA;
  LUT3 n97_s1 (
    .F(n97),
    .I0(ff_x_position_r[1]),
    .I1(w_h_count[3]),
    .I2(w_v_count[0]) 
);
defparam n97_s1.INIT=8'hCA;
  LUT3 n98_s1 (
    .F(n98),
    .I0(ff_x_position_r[0]),
    .I1(w_h_count[2]),
    .I2(w_v_count[0]) 
);
defparam n98_s1.INIT=8'hCA;
  LUT3 n147_s0 (
    .F(n147_3),
    .I0(out_o[23]),
    .I1(out_e[23]),
    .I2(w_v_count[0]) 
);
defparam n147_s0.INIT=8'hCA;
  LUT3 n148_s0 (
    .F(n148_3),
    .I0(out_o[22]),
    .I1(out_e[22]),
    .I2(w_v_count[0]) 
);
defparam n148_s0.INIT=8'hCA;
  LUT3 n149_s0 (
    .F(n149_3),
    .I0(out_o[21]),
    .I1(out_e[21]),
    .I2(w_v_count[0]) 
);
defparam n149_s0.INIT=8'hCA;
  LUT3 n150_s0 (
    .F(n150_3),
    .I0(out_o[20]),
    .I1(out_e[20]),
    .I2(w_v_count[0]) 
);
defparam n150_s0.INIT=8'hCA;
  LUT3 n151_s0 (
    .F(n151_3),
    .I0(out_o[19]),
    .I1(out_e[19]),
    .I2(w_v_count[0]) 
);
defparam n151_s0.INIT=8'hCA;
  LUT3 n152_s0 (
    .F(n152_3),
    .I0(out_o[18]),
    .I1(out_e[18]),
    .I2(w_v_count[0]) 
);
defparam n152_s0.INIT=8'hCA;
  LUT3 n153_s0 (
    .F(n153_3),
    .I0(out_o[17]),
    .I1(out_e[17]),
    .I2(w_v_count[0]) 
);
defparam n153_s0.INIT=8'hCA;
  LUT3 n154_s0 (
    .F(n154_3),
    .I0(out_o[16]),
    .I1(out_e[16]),
    .I2(w_v_count[0]) 
);
defparam n154_s0.INIT=8'hCA;
  LUT3 n155_s0 (
    .F(n155_3),
    .I0(out_o[15]),
    .I1(out_e[15]),
    .I2(w_v_count[0]) 
);
defparam n155_s0.INIT=8'hCA;
  LUT3 n156_s0 (
    .F(n156_3),
    .I0(out_o[14]),
    .I1(out_e[14]),
    .I2(w_v_count[0]) 
);
defparam n156_s0.INIT=8'hCA;
  LUT3 n157_s0 (
    .F(n157_3),
    .I0(out_o[13]),
    .I1(out_e[13]),
    .I2(w_v_count[0]) 
);
defparam n157_s0.INIT=8'hCA;
  LUT3 n158_s0 (
    .F(n158_3),
    .I0(out_o[12]),
    .I1(out_e[12]),
    .I2(w_v_count[0]) 
);
defparam n158_s0.INIT=8'hCA;
  LUT3 n159_s0 (
    .F(n159_3),
    .I0(out_o[11]),
    .I1(out_e[11]),
    .I2(w_v_count[0]) 
);
defparam n159_s0.INIT=8'hCA;
  LUT3 n160_s0 (
    .F(n160_3),
    .I0(out_o[10]),
    .I1(out_e[10]),
    .I2(w_v_count[0]) 
);
defparam n160_s0.INIT=8'hCA;
  LUT3 n161_s0 (
    .F(n161_3),
    .I0(out_o[9]),
    .I1(out_e[9]),
    .I2(w_v_count[0]) 
);
defparam n161_s0.INIT=8'hCA;
  LUT3 n162_s0 (
    .F(n162_3),
    .I0(out_o[8]),
    .I1(out_e[8]),
    .I2(w_v_count[0]) 
);
defparam n162_s0.INIT=8'hCA;
  LUT3 n163_s0 (
    .F(n163_3),
    .I0(out_o[7]),
    .I1(out_e[7]),
    .I2(w_v_count[0]) 
);
defparam n163_s0.INIT=8'hCA;
  LUT3 n164_s0 (
    .F(n164_3),
    .I0(out_o[6]),
    .I1(out_e[6]),
    .I2(w_v_count[0]) 
);
defparam n164_s0.INIT=8'hCA;
  LUT3 n165_s0 (
    .F(n165_3),
    .I0(out_o[5]),
    .I1(out_e[5]),
    .I2(w_v_count[0]) 
);
defparam n165_s0.INIT=8'hCA;
  LUT3 n166_s0 (
    .F(n166_3),
    .I0(out_o[4]),
    .I1(out_e[4]),
    .I2(w_v_count[0]) 
);
defparam n166_s0.INIT=8'hCA;
  LUT3 n167_s0 (
    .F(n167_3),
    .I0(out_o[3]),
    .I1(out_e[3]),
    .I2(w_v_count[0]) 
);
defparam n167_s0.INIT=8'hCA;
  LUT3 n168_s0 (
    .F(n168_3),
    .I0(out_o[2]),
    .I1(out_e[2]),
    .I2(w_v_count[0]) 
);
defparam n168_s0.INIT=8'hCA;
  LUT3 n169_s0 (
    .F(n169_3),
    .I0(out_o[1]),
    .I1(out_e[1]),
    .I2(w_v_count[0]) 
);
defparam n169_s0.INIT=8'hCA;
  LUT3 n170_s0 (
    .F(n170_3),
    .I0(out_o[0]),
    .I1(out_e[0]),
    .I2(w_v_count[0]) 
);
defparam n170_s0.INIT=8'hCA;
  DFF ff_d_23_s0 (
    .Q(ff_d[23]),
    .D(w_upscan_r[7]),
    .CLK(clk85m) 
);
  DFF ff_d_22_s0 (
    .Q(ff_d[22]),
    .D(w_upscan_r[6]),
    .CLK(clk85m) 
);
  DFF ff_d_21_s0 (
    .Q(ff_d[21]),
    .D(w_upscan_r[5]),
    .CLK(clk85m) 
);
  DFF ff_d_20_s0 (
    .Q(ff_d[20]),
    .D(w_upscan_r[4]),
    .CLK(clk85m) 
);
  DFF ff_d_19_s0 (
    .Q(ff_d[19]),
    .D(w_upscan_r[3]),
    .CLK(clk85m) 
);
  DFF ff_d_18_s0 (
    .Q(ff_d[18]),
    .D(w_upscan_r[2]),
    .CLK(clk85m) 
);
  DFF ff_d_17_s0 (
    .Q(ff_d[17]),
    .D(w_upscan_r[1]),
    .CLK(clk85m) 
);
  DFF ff_d_16_s0 (
    .Q(ff_d[16]),
    .D(w_upscan_r[0]),
    .CLK(clk85m) 
);
  DFF ff_d_15_s0 (
    .Q(ff_d[15]),
    .D(w_upscan_g[7]),
    .CLK(clk85m) 
);
  DFF ff_d_14_s0 (
    .Q(ff_d[14]),
    .D(w_upscan_g[6]),
    .CLK(clk85m) 
);
  DFF ff_d_13_s0 (
    .Q(ff_d[13]),
    .D(w_upscan_g[5]),
    .CLK(clk85m) 
);
  DFF ff_d_12_s0 (
    .Q(ff_d[12]),
    .D(w_upscan_g[4]),
    .CLK(clk85m) 
);
  DFF ff_d_11_s0 (
    .Q(ff_d[11]),
    .D(w_upscan_g[3]),
    .CLK(clk85m) 
);
  DFF ff_d_10_s0 (
    .Q(ff_d[10]),
    .D(w_upscan_g[2]),
    .CLK(clk85m) 
);
  DFF ff_d_9_s0 (
    .Q(ff_d[9]),
    .D(w_upscan_g[1]),
    .CLK(clk85m) 
);
  DFF ff_d_8_s0 (
    .Q(ff_d[8]),
    .D(w_upscan_g[0]),
    .CLK(clk85m) 
);
  DFF ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_upscan_b[7]),
    .CLK(clk85m) 
);
  DFF ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_upscan_b[6]),
    .CLK(clk85m) 
);
  DFF ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_upscan_b[5]),
    .CLK(clk85m) 
);
  DFF ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_upscan_b[4]),
    .CLK(clk85m) 
);
  DFF ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_upscan_b[3]),
    .CLK(clk85m) 
);
  DFF ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_upscan_b[2]),
    .CLK(clk85m) 
);
  DFF ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_upscan_b[1]),
    .CLK(clk85m) 
);
  DFF ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_upscan_b[0]),
    .CLK(clk85m) 
);
  DFF ff_we_even_s0 (
    .Q(ff_we_even),
    .D(n77_6),
    .CLK(clk85m) 
);
  DFF ff_address_even_9_s0 (
    .Q(ff_address_even[9]),
    .D(n78),
    .CLK(clk85m) 
);
  DFF ff_address_even_8_s0 (
    .Q(ff_address_even[8]),
    .D(n79),
    .CLK(clk85m) 
);
  DFF ff_address_even_7_s0 (
    .Q(ff_address_even[7]),
    .D(n80),
    .CLK(clk85m) 
);
  DFF ff_address_even_6_s0 (
    .Q(ff_address_even[6]),
    .D(n81),
    .CLK(clk85m) 
);
  DFF ff_address_even_5_s0 (
    .Q(ff_address_even[5]),
    .D(n82),
    .CLK(clk85m) 
);
  DFF ff_address_even_4_s0 (
    .Q(ff_address_even[4]),
    .D(n83),
    .CLK(clk85m) 
);
  DFF ff_address_even_3_s0 (
    .Q(ff_address_even[3]),
    .D(n84),
    .CLK(clk85m) 
);
  DFF ff_address_even_2_s0 (
    .Q(ff_address_even[2]),
    .D(n85),
    .CLK(clk85m) 
);
  DFF ff_address_even_1_s0 (
    .Q(ff_address_even[1]),
    .D(n86),
    .CLK(clk85m) 
);
  DFF ff_address_even_0_s0 (
    .Q(ff_address_even[0]),
    .D(n87),
    .CLK(clk85m) 
);
  DFF ff_we_odd_s0 (
    .Q(ff_we_odd),
    .D(w_v_count[0]),
    .CLK(clk85m) 
);
  DFF ff_address_odd_9_s0 (
    .Q(ff_address_odd[9]),
    .D(n89),
    .CLK(clk85m) 
);
  DFF ff_address_odd_8_s0 (
    .Q(ff_address_odd[8]),
    .D(n90),
    .CLK(clk85m) 
);
  DFF ff_address_odd_7_s0 (
    .Q(ff_address_odd[7]),
    .D(n91),
    .CLK(clk85m) 
);
  DFF ff_address_odd_6_s0 (
    .Q(ff_address_odd[6]),
    .D(n92),
    .CLK(clk85m) 
);
  DFF ff_address_odd_5_s0 (
    .Q(ff_address_odd[5]),
    .D(n93),
    .CLK(clk85m) 
);
  DFF ff_address_odd_4_s0 (
    .Q(ff_address_odd[4]),
    .D(n94),
    .CLK(clk85m) 
);
  DFF ff_address_odd_3_s0 (
    .Q(ff_address_odd[3]),
    .D(n95),
    .CLK(clk85m) 
);
  DFF ff_address_odd_2_s0 (
    .Q(ff_address_odd[2]),
    .D(n96),
    .CLK(clk85m) 
);
  DFF ff_address_odd_1_s0 (
    .Q(ff_address_odd[1]),
    .D(n97),
    .CLK(clk85m) 
);
  DFF ff_address_odd_0_s0 (
    .Q(ff_address_odd[0]),
    .D(n98),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_7_s0 (
    .Q(w_pixel_r[7]),
    .D(n147_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_6_s0 (
    .Q(w_pixel_r[6]),
    .D(n148_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_5_s0 (
    .Q(w_pixel_r[5]),
    .D(n149_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_4_s0 (
    .Q(w_pixel_r[4]),
    .D(n150_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_3_s0 (
    .Q(w_pixel_r[3]),
    .D(n151_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_2_s0 (
    .Q(w_pixel_r[2]),
    .D(n152_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_1_s0 (
    .Q(w_pixel_r[1]),
    .D(n153_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_0_s0 (
    .Q(w_pixel_r[0]),
    .D(n154_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_7_s0 (
    .Q(w_pixel_g[7]),
    .D(n155_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_6_s0 (
    .Q(w_pixel_g[6]),
    .D(n156_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_5_s0 (
    .Q(w_pixel_g[5]),
    .D(n157_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_4_s0 (
    .Q(w_pixel_g[4]),
    .D(n158_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_3_s0 (
    .Q(w_pixel_g[3]),
    .D(n159_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_2_s0 (
    .Q(w_pixel_g[2]),
    .D(n160_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_1_s0 (
    .Q(w_pixel_g[1]),
    .D(n161_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_0_s0 (
    .Q(w_pixel_g[0]),
    .D(n162_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_7_s0 (
    .Q(w_pixel_b[7]),
    .D(n163_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_6_s0 (
    .Q(w_pixel_b[6]),
    .D(n164_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_5_s0 (
    .Q(w_pixel_b[5]),
    .D(n165_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_4_s0 (
    .Q(w_pixel_b[4]),
    .D(n166_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_3_s0 (
    .Q(w_pixel_b[3]),
    .D(n167_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_2_s0 (
    .Q(w_pixel_b[2]),
    .D(n168_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_1_s0 (
    .Q(w_pixel_b[1]),
    .D(n169_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_0_s0 (
    .Q(w_pixel_b[0]),
    .D(n170_3),
    .CLK(clk85m) 
);
  DFF ff_re_s0 (
    .Q(ff_re),
    .D(ff_active),
    .CLK(clk85m) 
);
  INV n77_s2 (
    .O(n77_6),
    .I(w_v_count[0]) 
);
  vdp_video_ram_line_buffer u_buf_even (
    .clk85m(clk85m),
    .n87(n87),
    .n86(n86),
    .n85(n85),
    .n84(n84),
    .n83(n83),
    .n82(n82),
    .n81(n81),
    .n80(n80),
    .n79(n79),
    .n78(n78),
    .ff_we_even(ff_we_even),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_even(ff_address_even[9:0]),
    .out_e(out_e[23:0]),
    .ff_imem_13457_DIAREG_G(ff_imem_13457_DIAREG_G[23:0])
);
  vdp_video_ram_line_buffer_0 u_buf_odd (
    .clk85m(clk85m),
    .n98(n98),
    .n97(n97),
    .n96(n96),
    .n95(n95),
    .n94(n94),
    .n93(n93),
    .n92(n92),
    .n91(n91),
    .n90(n90),
    .n89(n89),
    .ff_we_odd(ff_we_odd),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_odd(ff_address_odd[9:0]),
    .ff_imem_13457_DIAREG_G(ff_imem_13457_DIAREG_G[23:0]),
    .out_o(out_o[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_double_buffer */
module vdp_video_out_bilinear (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_r,
  ff_tap0_r,
  ff_tap1_delay,
  w_bilinear_r
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_r;
input [7:0] ff_tap0_r;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_r;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_r[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_r[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_r[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_r[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_r[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_r[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_r[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_r[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_r[7:0]}),
    .B({GND,ff_tap0_r[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear */
module vdp_video_out_bilinear_0 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_g,
  ff_tap0_g,
  ff_tap1_delay,
  w_bilinear_g
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_g;
input [7:0] ff_tap0_g;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_g;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_g[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_g[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_g[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_g[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_g[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_g[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_g[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_g[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_g[7:0]}),
    .B({GND,ff_tap0_g[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_0 */
module vdp_video_out_bilinear_1 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_b,
  ff_tap0_b,
  ff_tap1_delay,
  w_bilinear_b
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_b;
input [7:0] ff_tap0_b;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_b;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_b[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_b[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_b[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_b[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_b[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_b[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_b[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_b[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_b[7:0]}),
    .B({GND,ff_tap0_b[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_1 */
module vdp_video_out (
  clk85m,
  n36_6,
  w_h_count_end_13,
  w_h_count_end,
  w_h_count_end_15,
  w_h_count_end_14,
  w_h_count,
  w_v_count,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_video_vs,
  w_video_hs,
  w_video_de,
  n62_8,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input clk85m;
input n36_6;
input w_h_count_end_13;
input w_h_count_end;
input w_h_count_end_15;
input w_h_count_end_14;
input [11:0] w_h_count;
input [9:0] w_v_count;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
output w_video_vs;
output w_video_hs;
output w_video_de;
output n62_8;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire n75_9;
wire w_gain_6_5;
wire ff_v_en_6;
wire ff_vs_5;
wire ff_numerator_3_7;
wire ff_numerator_7_8;
wire ff_hs_6;
wire n219_8;
wire n218_7;
wire n217_7;
wire n216_7;
wire n215_7;
wire n165_7;
wire n164_7;
wire n163_7;
wire n162_7;
wire n161_7;
wire n160_7;
wire n159_7;
wire n158_7;
wire n157_7;
wire n62_7;
wire n75_10;
wire n75_11;
wire n75_12;
wire n103_7;
wire n103_8;
wire ff_h_en_9;
wire ff_h_en_10;
wire ff_h_en_11;
wire ff_v_en_7;
wire ff_v_en_8;
wire ff_vs_6;
wire n218_8;
wire n217_8;
wire n216_8;
wire n163_8;
wire n162_8;
wire n160_8;
wire n159_8;
wire n157_8;
wire n22_8;
wire ff_x_position_r_9_11;
wire n62_9;
wire ff_x_position_r_9_13;
wire ff_x_position_r_9_15;
wire n103_11;
wire n103_13;
wire n41_10;
wire n22_11;
wire ff_v_en;
wire ff_tap1_b_0_5;
wire ff_h_en;
wire ff_active;
wire w_scanline_gain_0_2;
wire w_scanline_gain_0_3;
wire w_scanline_gain_1_2;
wire w_scanline_gain_1_3;
wire w_scanline_gain_2_2;
wire w_scanline_gain_2_3;
wire w_scanline_gain_3_2;
wire w_scanline_gain_3_3;
wire w_scanline_gain_4_2;
wire w_scanline_gain_4_3;
wire w_scanline_gain_5_2;
wire w_scanline_gain_5_3;
wire w_scanline_gain_6_2;
wire w_scanline_gain_6_3;
wire w_scanline_gain_7_2;
wire w_scanline_gain_8_6;
wire w_scanline_gain_0_5;
wire w_scanline_gain_1_5;
wire w_scanline_gain_2_5;
wire w_scanline_gain_3_5;
wire w_scanline_gain_4_5;
wire w_scanline_gain_5_5;
wire w_scanline_gain_6_5;
wire w_scanline_gain_7_5;
wire ff_tap1_b_0_18;
wire n77_6;
wire [7:0] ff_coeff1;
wire [7:0] ff_tap0_r;
wire [7:0] ff_tap0_g;
wire [7:0] ff_tap0_b;
wire [7:0] ff_gain;
wire [9:0] ff_x_position_r;
wire [7:4] ff_numerator;
wire [7:0] ff_tap1_delay;
wire [7:0] ff_tap1_delay_0;
wire [7:0] ff_tap1_delay_1;
wire [7:0] ff_display_r;
wire [7:0] ff_display_g;
wire [7:0] ff_display_b;
wire [7:0] ff_coeff;
wire [9:0] w_scanline_gain;
wire [7:0] w_pixel_r;
wire [7:0] w_pixel_g;
wire [7:0] w_pixel_b;
wire [7:0] w_bilinear_r;
wire [7:0] w_bilinear_g;
wire [7:0] w_bilinear_b;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [17:0] DOUT_0;
wire [8:0] SOA_0;
wire [8:0] SOB_0;
wire [17:0] DOUT_1;
wire [8:0] SOA_1;
wire [8:0] SOB_1;
wire [17:0] DOUT_2;
wire [8:0] SOA_2;
wire [8:0] SOB_2;
wire VCC;
wire GND;
  LUT4 n75_s6 (
    .F(n75_9),
    .I0(w_h_count_end_13),
    .I1(n75_10),
    .I2(n75_11),
    .I3(n75_12) 
);
defparam n75_s6.INIT=16'h8000;
  LUT2 w_video_de_s (
    .F(w_video_de),
    .I0(ff_h_en),
    .I1(ff_v_en) 
);
defparam w_video_de_s.INIT=4'h8;
  LUT2 w_gain_6_s2 (
    .F(w_gain_6_5),
    .I0(w_v_count[0]),
    .I1(w_h_count[0]) 
);
defparam w_gain_6_s2.INIT=4'h4;
  LUT4 ff_v_en_s2 (
    .F(ff_v_en_6),
    .I0(ff_v_en_7),
    .I1(ff_v_en_8),
    .I2(n62_7),
    .I3(w_h_count_end) 
);
defparam ff_v_en_s2.INIT=16'h8F00;
  LUT3 ff_vs_s2 (
    .F(ff_vs_5),
    .I0(ff_vs_6),
    .I1(n103_8),
    .I2(w_h_count_end) 
);
defparam ff_vs_s2.INIT=8'h40;
  LUT4 ff_x_position_r_9_s3 (
    .F(ff_numerator_3_7),
    .I0(ff_x_position_r_9_13),
    .I1(ff_numerator[7]),
    .I2(ff_x_position_r_9_15),
    .I3(ff_numerator_7_8) 
);
defparam ff_x_position_r_9_s3.INIT=16'hEF00;
  LUT3 ff_numerator_7_s3 (
    .F(ff_numerator_7_8),
    .I0(ff_active),
    .I1(w_h_count[0]),
    .I2(ff_x_position_r_9_13) 
);
defparam ff_numerator_7_s3.INIT=8'hF8;
  LUT2 ff_hs_s3 (
    .F(ff_hs_6),
    .I0(w_h_count_end),
    .I1(n75_9) 
);
defparam ff_hs_s3.INIT=4'hE;
  LUT2 n219_s3 (
    .F(n219_8),
    .I0(ff_x_position_r[0]),
    .I1(ff_x_position_r_9_13) 
);
defparam n219_s3.INIT=4'h1;
  LUT2 n218_s2 (
    .F(n218_7),
    .I0(ff_x_position_r_9_13),
    .I1(n218_8) 
);
defparam n218_s2.INIT=4'h1;
  LUT3 n217_s2 (
    .F(n217_7),
    .I0(ff_x_position_r_9_13),
    .I1(ff_numerator[5]),
    .I2(n217_8) 
);
defparam n217_s2.INIT=8'h14;
  LUT2 n216_s2 (
    .F(n216_7),
    .I0(ff_x_position_r_9_13),
    .I1(n216_8) 
);
defparam n216_s2.INIT=4'h1;
  LUT3 n215_s2 (
    .F(n215_7),
    .I0(ff_x_position_r_9_13),
    .I1(ff_numerator[7]),
    .I2(ff_x_position_r_9_15) 
);
defparam n215_s2.INIT=8'h14;
  LUT3 n165_s2 (
    .F(n165_7),
    .I0(ff_x_position_r_9_13),
    .I1(ff_x_position_r[1]),
    .I2(ff_x_position_r[0]) 
);
defparam n165_s2.INIT=8'h14;
  LUT4 n164_s2 (
    .F(n164_7),
    .I0(ff_x_position_r[1]),
    .I1(ff_x_position_r[0]),
    .I2(ff_x_position_r_9_13),
    .I3(ff_x_position_r[2]) 
);
defparam n164_s2.INIT=16'h0708;
  LUT2 n163_s2 (
    .F(n163_7),
    .I0(ff_x_position_r_9_13),
    .I1(n163_8) 
);
defparam n163_s2.INIT=4'h4;
  LUT3 n162_s2 (
    .F(n162_7),
    .I0(ff_x_position_r_9_13),
    .I1(ff_x_position_r[4]),
    .I2(n162_8) 
);
defparam n162_s2.INIT=8'h14;
  LUT4 n161_s2 (
    .F(n161_7),
    .I0(ff_x_position_r[4]),
    .I1(n162_8),
    .I2(ff_x_position_r_9_13),
    .I3(ff_x_position_r[5]) 
);
defparam n161_s2.INIT=16'h0708;
  LUT2 n160_s2 (
    .F(n160_7),
    .I0(ff_x_position_r_9_13),
    .I1(n160_8) 
);
defparam n160_s2.INIT=4'h4;
  LUT3 n159_s2 (
    .F(n159_7),
    .I0(ff_x_position_r_9_13),
    .I1(ff_x_position_r[7]),
    .I2(n159_8) 
);
defparam n159_s2.INIT=8'h14;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(ff_x_position_r[7]),
    .I1(n159_8),
    .I2(ff_x_position_r_9_13),
    .I3(ff_x_position_r[8]) 
);
defparam n158_s2.INIT=16'h0708;
  LUT2 n157_s2 (
    .F(n157_7),
    .I0(ff_x_position_r_9_13),
    .I1(n157_8) 
);
defparam n157_s2.INIT=4'h4;
  LUT4 n62_s2 (
    .F(n62_7),
    .I0(w_v_count[8]),
    .I1(w_v_count[9]),
    .I2(n62_8),
    .I3(ff_v_en_7) 
);
defparam n62_s2.INIT=16'hBFFF;
  LUT2 n75_s7 (
    .F(n75_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]) 
);
defparam n75_s7.INIT=4'h1;
  LUT3 n75_s8 (
    .F(n75_11),
    .I0(w_h_count[3]),
    .I1(w_h_count[4]),
    .I2(w_h_count[5]) 
);
defparam n75_s8.INIT=8'h40;
  LUT4 n75_s9 (
    .F(n75_12),
    .I0(w_h_count[8]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]),
    .I3(w_h_count[9]) 
);
defparam n75_s9.INIT=16'h0100;
  LUT4 n103_s4 (
    .F(n103_7),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[1]),
    .I3(w_v_count[4]) 
);
defparam n103_s4.INIT=16'h1000;
  LUT3 n103_s5 (
    .F(n103_8),
    .I0(w_v_count[5]),
    .I1(w_v_count[0]),
    .I2(n103_13) 
);
defparam n103_s5.INIT=8'h40;
  LUT3 ff_h_en_s4 (
    .F(ff_h_en_9),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n75_12) 
);
defparam ff_h_en_s4.INIT=8'h80;
  LUT4 ff_h_en_s5 (
    .F(ff_h_en_10),
    .I0(w_h_count[9]),
    .I1(w_h_count[8]),
    .I2(w_h_count_end_15),
    .I3(n75_10) 
);
defparam ff_h_en_s5.INIT=16'h4000;
  LUT4 ff_h_en_s6 (
    .F(ff_h_en_11),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]),
    .I3(w_h_count_end_14) 
);
defparam ff_h_en_s6.INIT=16'h1000;
  LUT3 ff_v_en_s3 (
    .F(ff_v_en_7),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(w_v_count[2]) 
);
defparam ff_v_en_s3.INIT=8'h01;
  LUT4 ff_v_en_s4 (
    .F(ff_v_en_8),
    .I0(w_v_count[4]),
    .I1(w_v_count[3]),
    .I2(w_v_count[5]),
    .I3(n103_13) 
);
defparam ff_v_en_s4.INIT=16'h4000;
  LUT4 ff_vs_s3 (
    .F(ff_vs_6),
    .I0(w_v_count[1]),
    .I1(w_v_count[4]),
    .I2(w_v_count[3]),
    .I3(w_v_count[2]) 
);
defparam ff_vs_s3.INIT=16'hEFF7;
  LUT4 n218_s3 (
    .F(n218_8),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[7]),
    .I2(ff_x_position_r[0]),
    .I3(ff_numerator[4]) 
);
defparam n218_s3.INIT=16'hF10E;
  LUT4 n217_s3 (
    .F(n217_8),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[7]),
    .I2(ff_x_position_r[0]),
    .I3(ff_numerator[4]) 
);
defparam n217_s3.INIT=16'hF100;
  LUT4 n216_s3 (
    .F(n216_8),
    .I0(ff_numerator[7]),
    .I1(ff_x_position_r[0]),
    .I2(ff_numerator[6]),
    .I3(ff_x_position_r_9_11) 
);
defparam n216_s3.INIT=16'h3CF5;
  LUT4 n163_s3 (
    .F(n163_8),
    .I0(ff_x_position_r[2]),
    .I1(ff_x_position_r[1]),
    .I2(ff_x_position_r[0]),
    .I3(ff_x_position_r[3]) 
);
defparam n163_s3.INIT=16'h7F80;
  LUT4 n162_s3 (
    .F(n162_8),
    .I0(ff_x_position_r[3]),
    .I1(ff_x_position_r[2]),
    .I2(ff_x_position_r[1]),
    .I3(ff_x_position_r[0]) 
);
defparam n162_s3.INIT=16'h8000;
  LUT4 n160_s3 (
    .F(n160_8),
    .I0(ff_x_position_r[5]),
    .I1(ff_x_position_r[4]),
    .I2(n162_8),
    .I3(ff_x_position_r[6]) 
);
defparam n160_s3.INIT=16'h7F80;
  LUT4 n159_s3 (
    .F(n159_8),
    .I0(ff_x_position_r[6]),
    .I1(ff_x_position_r[5]),
    .I2(ff_x_position_r[4]),
    .I3(n162_8) 
);
defparam n159_s3.INIT=16'h8000;
  LUT4 n157_s3 (
    .F(n157_8),
    .I0(ff_x_position_r[8]),
    .I1(ff_x_position_r[7]),
    .I2(n159_8),
    .I3(ff_x_position_r[9]) 
);
defparam n157_s3.INIT=16'h7F80;
  LUT4 n62_s3 (
    .F(n62_8),
    .I0(w_v_count[4]),
    .I1(w_v_count[5]),
    .I2(w_v_count[3]),
    .I3(n62_9) 
);
defparam n62_s3.INIT=16'h1000;
  LUT4 n22_s3 (
    .F(n22_8),
    .I0(w_h_count[2]),
    .I1(w_h_count[1]),
    .I2(w_h_count[0]),
    .I3(w_h_count_end_14) 
);
defparam n22_s3.INIT=16'h4000;
  LUT2 ff_x_position_r_9_s6 (
    .F(ff_x_position_r_9_11),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]) 
);
defparam ff_x_position_r_9_s6.INIT=4'h8;
  LUT2 n62_s4 (
    .F(n62_9),
    .I0(w_v_count[6]),
    .I1(w_v_count[7]) 
);
defparam n62_s4.INIT=4'h1;
  LUT4 ff_x_position_r_9_s7 (
    .F(ff_x_position_r_9_13),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n75_12),
    .I3(n22_8) 
);
defparam ff_x_position_r_9_s7.INIT=16'h8000;
  LUT4 ff_x_position_r_9_s8 (
    .F(ff_x_position_r_9_15),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]),
    .I2(ff_x_position_r[0]),
    .I3(ff_numerator[6]) 
);
defparam ff_x_position_r_9_s8.INIT=16'h007F;
  LUT4 n103_s7 (
    .F(n103_11),
    .I0(n103_7),
    .I1(w_v_count[5]),
    .I2(w_v_count[0]),
    .I3(n103_13) 
);
defparam n103_s7.INIT=16'h2000;
  LUT4 n103_s8 (
    .F(n103_13),
    .I0(w_v_count[8]),
    .I1(w_v_count[9]),
    .I2(w_v_count[6]),
    .I3(w_v_count[7]) 
);
defparam n103_s8.INIT=16'h0001;
  LUT3 w_video_r_7_s0 (
    .F(w_video_r[7]),
    .I0(ff_display_r[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_7_s0.INIT=8'h80;
  LUT3 w_video_r_6_s0 (
    .F(w_video_r[6]),
    .I0(ff_display_r[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_6_s0.INIT=8'h80;
  LUT3 w_video_r_5_s0 (
    .F(w_video_r[5]),
    .I0(ff_display_r[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_5_s0.INIT=8'h80;
  LUT3 w_video_r_4_s0 (
    .F(w_video_r[4]),
    .I0(ff_display_r[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_4_s0.INIT=8'h80;
  LUT3 w_video_r_3_s0 (
    .F(w_video_r[3]),
    .I0(ff_display_r[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_3_s0.INIT=8'h80;
  LUT3 w_video_r_2_s0 (
    .F(w_video_r[2]),
    .I0(ff_display_r[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_2_s0.INIT=8'h80;
  LUT3 w_video_r_1_s0 (
    .F(w_video_r[1]),
    .I0(ff_display_r[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_1_s0.INIT=8'h80;
  LUT3 w_video_r_0_s0 (
    .F(w_video_r[0]),
    .I0(ff_display_r[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_0_s0.INIT=8'h80;
  LUT3 w_video_g_7_s0 (
    .F(w_video_g[7]),
    .I0(ff_display_g[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_7_s0.INIT=8'h80;
  LUT3 w_video_g_6_s0 (
    .F(w_video_g[6]),
    .I0(ff_display_g[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_6_s0.INIT=8'h80;
  LUT3 w_video_g_5_s0 (
    .F(w_video_g[5]),
    .I0(ff_display_g[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_5_s0.INIT=8'h80;
  LUT3 w_video_g_4_s0 (
    .F(w_video_g[4]),
    .I0(ff_display_g[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_4_s0.INIT=8'h80;
  LUT3 w_video_g_3_s0 (
    .F(w_video_g[3]),
    .I0(ff_display_g[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_3_s0.INIT=8'h80;
  LUT3 w_video_g_2_s0 (
    .F(w_video_g[2]),
    .I0(ff_display_g[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_2_s0.INIT=8'h80;
  LUT3 w_video_g_1_s0 (
    .F(w_video_g[1]),
    .I0(ff_display_g[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_1_s0.INIT=8'h80;
  LUT3 w_video_g_0_s0 (
    .F(w_video_g[0]),
    .I0(ff_display_g[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_0_s0.INIT=8'h80;
  LUT3 w_video_b_7_s0 (
    .F(w_video_b[7]),
    .I0(ff_display_b[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_7_s0.INIT=8'h80;
  LUT3 w_video_b_6_s0 (
    .F(w_video_b[6]),
    .I0(ff_display_b[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_6_s0.INIT=8'h80;
  LUT3 w_video_b_5_s0 (
    .F(w_video_b[5]),
    .I0(ff_display_b[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_5_s0.INIT=8'h80;
  LUT3 w_video_b_4_s0 (
    .F(w_video_b[4]),
    .I0(ff_display_b[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_4_s0.INIT=8'h80;
  LUT3 w_video_b_3_s0 (
    .F(w_video_b[3]),
    .I0(ff_display_b[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_3_s0.INIT=8'h80;
  LUT3 w_video_b_2_s0 (
    .F(w_video_b[2]),
    .I0(ff_display_b[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_2_s0.INIT=8'h80;
  LUT3 w_video_b_1_s0 (
    .F(w_video_b[1]),
    .I0(ff_display_b[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_1_s0.INIT=8'h80;
  LUT3 w_video_b_0_s0 (
    .F(w_video_b[0]),
    .I0(ff_display_b[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_0_s0.INIT=8'h80;
  LUT4 n41_s4 (
    .F(n41_10),
    .I0(ff_h_en_9),
    .I1(ff_h_en),
    .I2(ff_h_en_10),
    .I3(ff_h_en_11) 
);
defparam n41_s4.INIT=16'h0ECC;
  LUT4 n22_s5 (
    .F(n22_11),
    .I0(ff_active),
    .I1(ff_x_position_r_9_13),
    .I2(ff_h_en_10),
    .I3(n22_8) 
);
defparam n22_s5.INIT=16'h0EEE;
  DFFCE ff_v_en_s0 (
    .Q(ff_v_en),
    .D(n62_7),
    .CLK(clk85m),
    .CE(ff_v_en_6),
    .CLEAR(n36_6) 
);
  DFFPE ff_vs_s0 (
    .Q(w_video_vs),
    .D(n103_11),
    .CLK(clk85m),
    .CE(ff_vs_5),
    .PRESET(n36_6) 
);
  DFFE ff_coeff1_7_s0 (
    .Q(ff_coeff1[7]),
    .D(ff_coeff[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_6_s0 (
    .Q(ff_coeff1[6]),
    .D(ff_coeff[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_5_s0 (
    .Q(ff_coeff1[5]),
    .D(ff_coeff[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_4_s0 (
    .Q(ff_coeff1[4]),
    .D(ff_coeff[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_3_s0 (
    .Q(ff_coeff1[3]),
    .D(ff_coeff[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_2_s0 (
    .Q(ff_coeff1[2]),
    .D(ff_coeff[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_1_s0 (
    .Q(ff_coeff1[1]),
    .D(ff_coeff[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_0_s0 (
    .Q(ff_coeff1[0]),
    .D(ff_coeff[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_7_s0 (
    .Q(ff_tap0_r[7]),
    .D(w_pixel_r[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_6_s0 (
    .Q(ff_tap0_r[6]),
    .D(w_pixel_r[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_5_s0 (
    .Q(ff_tap0_r[5]),
    .D(w_pixel_r[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_4_s0 (
    .Q(ff_tap0_r[4]),
    .D(w_pixel_r[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_3_s0 (
    .Q(ff_tap0_r[3]),
    .D(w_pixel_r[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_2_s0 (
    .Q(ff_tap0_r[2]),
    .D(w_pixel_r[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_1_s0 (
    .Q(ff_tap0_r[1]),
    .D(w_pixel_r[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_0_s0 (
    .Q(ff_tap0_r[0]),
    .D(w_pixel_r[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_7_s0 (
    .Q(ff_tap0_g[7]),
    .D(w_pixel_g[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_6_s0 (
    .Q(ff_tap0_g[6]),
    .D(w_pixel_g[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_5_s0 (
    .Q(ff_tap0_g[5]),
    .D(w_pixel_g[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_4_s0 (
    .Q(ff_tap0_g[4]),
    .D(w_pixel_g[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_3_s0 (
    .Q(ff_tap0_g[3]),
    .D(w_pixel_g[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_2_s0 (
    .Q(ff_tap0_g[2]),
    .D(w_pixel_g[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_1_s0 (
    .Q(ff_tap0_g[1]),
    .D(w_pixel_g[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_0_s0 (
    .Q(ff_tap0_g[0]),
    .D(w_pixel_g[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_7_s0 (
    .Q(ff_tap0_b[7]),
    .D(w_pixel_b[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_6_s0 (
    .Q(ff_tap0_b[6]),
    .D(w_pixel_b[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_5_s0 (
    .Q(ff_tap0_b[5]),
    .D(w_pixel_b[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_4_s0 (
    .Q(ff_tap0_b[4]),
    .D(w_pixel_b[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_3_s0 (
    .Q(ff_tap0_b[3]),
    .D(w_pixel_b[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_2_s0 (
    .Q(ff_tap0_b[2]),
    .D(w_pixel_b[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_1_s0 (
    .Q(ff_tap0_b[1]),
    .D(w_pixel_b[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_0_s0 (
    .Q(ff_tap0_b[0]),
    .D(w_pixel_b[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_gain_7_s0 (
    .Q(ff_gain[7]),
    .D(n77_6),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFRE ff_gain_6_s0 (
    .Q(ff_gain[6]),
    .D(w_scanline_gain[9]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_5_s0 (
    .Q(ff_gain[5]),
    .D(w_scanline_gain[8]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_4_s0 (
    .Q(ff_gain[4]),
    .D(w_scanline_gain[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_3_s0 (
    .Q(ff_gain[3]),
    .D(w_scanline_gain[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_2_s0 (
    .Q(ff_gain[2]),
    .D(w_scanline_gain[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_1_s0 (
    .Q(ff_gain[1]),
    .D(w_scanline_gain[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_0_s0 (
    .Q(ff_gain[0]),
    .D(w_scanline_gain[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFCE ff_x_position_r_9_s1 (
    .Q(ff_x_position_r[9]),
    .D(n157_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_9_s1.INIT=1'b0;
  DFFCE ff_x_position_r_8_s1 (
    .Q(ff_x_position_r[8]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_8_s1.INIT=1'b0;
  DFFCE ff_x_position_r_7_s1 (
    .Q(ff_x_position_r[7]),
    .D(n159_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_7_s1.INIT=1'b0;
  DFFCE ff_x_position_r_6_s1 (
    .Q(ff_x_position_r[6]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_6_s1.INIT=1'b0;
  DFFCE ff_x_position_r_5_s1 (
    .Q(ff_x_position_r[5]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_5_s1.INIT=1'b0;
  DFFCE ff_x_position_r_4_s1 (
    .Q(ff_x_position_r[4]),
    .D(n162_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_4_s1.INIT=1'b0;
  DFFCE ff_x_position_r_3_s1 (
    .Q(ff_x_position_r[3]),
    .D(n163_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_3_s1.INIT=1'b0;
  DFFCE ff_x_position_r_2_s1 (
    .Q(ff_x_position_r[2]),
    .D(n164_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_2_s1.INIT=1'b0;
  DFFCE ff_x_position_r_1_s1 (
    .Q(ff_x_position_r[1]),
    .D(n165_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_1_s1.INIT=1'b0;
  DFFCE ff_x_position_r_0_s1 (
    .Q(ff_x_position_r[0]),
    .D(n219_8),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_0_s1.INIT=1'b0;
  DFFCE ff_numerator_7_s1 (
    .Q(ff_numerator[7]),
    .D(n215_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_7_s1.INIT=1'b0;
  DFFCE ff_numerator_6_s1 (
    .Q(ff_numerator[6]),
    .D(n216_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_6_s1.INIT=1'b0;
  DFFCE ff_numerator_5_s1 (
    .Q(ff_numerator[5]),
    .D(n217_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_5_s1.INIT=1'b0;
  DFFCE ff_numerator_4_s1 (
    .Q(ff_numerator[4]),
    .D(n218_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_4_s1.INIT=1'b0;
  DFFPE ff_hs_s1 (
    .Q(w_video_hs),
    .D(n75_9),
    .CLK(clk85m),
    .CE(ff_hs_6),
    .PRESET(n36_6) 
);
defparam ff_hs_s1.INIT=1'b1;
  DFFE ff_tap1_b_0_s2 (
    .Q(ff_tap1_b_0_5),
    .D(ff_tap1_b_0_18),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFC ff_h_en_s7 (
    .Q(ff_h_en),
    .D(n41_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_h_en_s7.INIT=1'b0;
  DFFC ff_active_s5 (
    .Q(ff_active),
    .D(n22_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_active_s5.INIT=1'b0;
  RAM16S4 ff_tap1_b_0_s4 (
    .DO(ff_tap1_delay[3:0]),
    .DI(ff_tap0_b[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_b_0_s6 (
    .DO(ff_tap1_delay[7:4]),
    .DI(ff_tap0_b[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s4 (
    .DO(ff_tap1_delay_0[3:0]),
    .DI(ff_tap0_g[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s6 (
    .DO(ff_tap1_delay_0[7:4]),
    .DI(ff_tap0_g[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s4 (
    .DO(ff_tap1_delay_1[3:0]),
    .DI(ff_tap0_r[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s6 (
    .DO(ff_tap1_delay_1[7:4]),
    .DI(ff_tap0_r[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  MULT9X9 w_display_r_15_s2 (
    .DOUT({DOUT[17:15],ff_display_r[7:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({GND,w_bilinear_r[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_r_15_s2.AREG=1'b1;
defparam w_display_r_15_s2.ASIGN_REG=1'b0;
defparam w_display_r_15_s2.BREG=1'b0;
defparam w_display_r_15_s2.BSIGN_REG=1'b0;
defparam w_display_r_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_r_15_s2.OUT_REG=1'b1;
defparam w_display_r_15_s2.PIPE_REG=1'b0;
defparam w_display_r_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_g_15_s2 (
    .DOUT({DOUT_0[17:15],ff_display_g[7:0],DOUT_0[6:0]}),
    .SOA(SOA_0[8:0]),
    .SOB(SOB_0[8:0]),
    .A({GND,w_bilinear_g[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_g_15_s2.AREG=1'b1;
defparam w_display_g_15_s2.ASIGN_REG=1'b0;
defparam w_display_g_15_s2.BREG=1'b0;
defparam w_display_g_15_s2.BSIGN_REG=1'b0;
defparam w_display_g_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_g_15_s2.OUT_REG=1'b1;
defparam w_display_g_15_s2.PIPE_REG=1'b0;
defparam w_display_g_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_b_15_s2 (
    .DOUT({DOUT_1[17:15],ff_display_b[7:0],DOUT_1[6:0]}),
    .SOA(SOA_1[8:0]),
    .SOB(SOB_1[8:0]),
    .A({GND,w_bilinear_b[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_b_15_s2.AREG=1'b1;
defparam w_display_b_15_s2.ASIGN_REG=1'b0;
defparam w_display_b_15_s2.BREG=1'b0;
defparam w_display_b_15_s2.BSIGN_REG=1'b0;
defparam w_display_b_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_b_15_s2.OUT_REG=1'b1;
defparam w_display_b_15_s2.PIPE_REG=1'b0;
defparam w_display_b_15_s2.SOA_REG=1'b0;
  MULT9X9 w_normalized_numerator_15_s3 (
    .DOUT({DOUT_2[17:15],ff_coeff[7:0],DOUT_2[6:0]}),
    .SOA(SOA_2[8:0]),
    .SOB(SOB_2[8:0]),
    .A({GND,GND,GND,VCC,GND,VCC,GND,GND,VCC}),
    .B({GND,ff_numerator[7:4],ff_x_position_r[0],GND,GND,GND}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(n36_6) 
);
defparam w_normalized_numerator_15_s3.AREG=1'b0;
defparam w_normalized_numerator_15_s3.ASIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.BREG=1'b0;
defparam w_normalized_numerator_15_s3.BSIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.MULT_RESET_MODE="ASYNC";
defparam w_normalized_numerator_15_s3.OUT_REG=1'b1;
defparam w_normalized_numerator_15_s3.PIPE_REG=1'b0;
defparam w_normalized_numerator_15_s3.SOA_REG=1'b0;
  ALU w_scanline_gain_0_s (
    .SUM(w_scanline_gain_0_2),
    .COUT(w_scanline_gain_0_3),
    .I0(w_bilinear_r[0]),
    .I1(w_bilinear_g[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s.ALU_MODE=0;
  ALU w_scanline_gain_1_s (
    .SUM(w_scanline_gain_1_2),
    .COUT(w_scanline_gain_1_3),
    .I0(w_bilinear_r[1]),
    .I1(w_bilinear_g[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_3) 
);
defparam w_scanline_gain_1_s.ALU_MODE=0;
  ALU w_scanline_gain_2_s (
    .SUM(w_scanline_gain_2_2),
    .COUT(w_scanline_gain_2_3),
    .I0(w_bilinear_r[2]),
    .I1(w_bilinear_g[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_3) 
);
defparam w_scanline_gain_2_s.ALU_MODE=0;
  ALU w_scanline_gain_3_s (
    .SUM(w_scanline_gain_3_2),
    .COUT(w_scanline_gain_3_3),
    .I0(w_bilinear_r[3]),
    .I1(w_bilinear_g[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_3) 
);
defparam w_scanline_gain_3_s.ALU_MODE=0;
  ALU w_scanline_gain_4_s (
    .SUM(w_scanline_gain_4_2),
    .COUT(w_scanline_gain_4_3),
    .I0(w_bilinear_r[4]),
    .I1(w_bilinear_g[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_3) 
);
defparam w_scanline_gain_4_s.ALU_MODE=0;
  ALU w_scanline_gain_5_s (
    .SUM(w_scanline_gain_5_2),
    .COUT(w_scanline_gain_5_3),
    .I0(w_bilinear_r[5]),
    .I1(w_bilinear_g[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_3) 
);
defparam w_scanline_gain_5_s.ALU_MODE=0;
  ALU w_scanline_gain_6_s (
    .SUM(w_scanline_gain_6_2),
    .COUT(w_scanline_gain_6_3),
    .I0(w_bilinear_r[6]),
    .I1(w_bilinear_g[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_3) 
);
defparam w_scanline_gain_6_s.ALU_MODE=0;
  ALU w_scanline_gain_7_s (
    .SUM(w_scanline_gain_7_2),
    .COUT(w_scanline_gain_8_6),
    .I0(w_bilinear_r[7]),
    .I1(w_bilinear_g[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_3) 
);
defparam w_scanline_gain_7_s.ALU_MODE=0;
  ALU w_scanline_gain_0_s0 (
    .SUM(w_scanline_gain[0]),
    .COUT(w_scanline_gain_0_5),
    .I0(w_scanline_gain_0_2),
    .I1(w_bilinear_b[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s0.ALU_MODE=0;
  ALU w_scanline_gain_1_s0 (
    .SUM(w_scanline_gain[1]),
    .COUT(w_scanline_gain_1_5),
    .I0(w_scanline_gain_1_2),
    .I1(w_bilinear_b[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_5) 
);
defparam w_scanline_gain_1_s0.ALU_MODE=0;
  ALU w_scanline_gain_2_s0 (
    .SUM(w_scanline_gain[2]),
    .COUT(w_scanline_gain_2_5),
    .I0(w_scanline_gain_2_2),
    .I1(w_bilinear_b[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_5) 
);
defparam w_scanline_gain_2_s0.ALU_MODE=0;
  ALU w_scanline_gain_3_s0 (
    .SUM(w_scanline_gain[3]),
    .COUT(w_scanline_gain_3_5),
    .I0(w_scanline_gain_3_2),
    .I1(w_bilinear_b[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_5) 
);
defparam w_scanline_gain_3_s0.ALU_MODE=0;
  ALU w_scanline_gain_4_s0 (
    .SUM(w_scanline_gain[4]),
    .COUT(w_scanline_gain_4_5),
    .I0(w_scanline_gain_4_2),
    .I1(w_bilinear_b[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_5) 
);
defparam w_scanline_gain_4_s0.ALU_MODE=0;
  ALU w_scanline_gain_5_s0 (
    .SUM(w_scanline_gain[5]),
    .COUT(w_scanline_gain_5_5),
    .I0(w_scanline_gain_5_2),
    .I1(w_bilinear_b[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_5) 
);
defparam w_scanline_gain_5_s0.ALU_MODE=0;
  ALU w_scanline_gain_6_s0 (
    .SUM(w_scanline_gain[6]),
    .COUT(w_scanline_gain_6_5),
    .I0(w_scanline_gain_6_2),
    .I1(w_bilinear_b[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_5) 
);
defparam w_scanline_gain_6_s0.ALU_MODE=0;
  ALU w_scanline_gain_7_s0 (
    .SUM(w_scanline_gain[7]),
    .COUT(w_scanline_gain_7_5),
    .I0(w_scanline_gain_7_2),
    .I1(w_bilinear_b[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_5) 
);
defparam w_scanline_gain_7_s0.ALU_MODE=0;
  ALU w_scanline_gain_8_s0 (
    .SUM(w_scanline_gain[8]),
    .COUT(w_scanline_gain[9]),
    .I0(w_scanline_gain_8_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_scanline_gain_7_5) 
);
defparam w_scanline_gain_8_s0.ALU_MODE=0;
  INV ff_tap1_b_0_s12 (
    .O(ff_tap1_b_0_18),
    .I(ff_tap1_b_0_5) 
);
  vdp_video_double_buffer u_double_buffer (
    .clk85m(clk85m),
    .ff_active(ff_active),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_v_count(w_v_count[0]),
    .w_h_count(w_h_count[11:2]),
    .ff_x_position_r(ff_x_position_r[9:0]),
    .n77_6(n77_6),
    .w_pixel_r(w_pixel_r[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .w_pixel_b(w_pixel_b[7:0])
);
  vdp_video_out_bilinear u_bilinear_r (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_r(w_pixel_r[7:0]),
    .ff_tap0_r(ff_tap0_r[7:0]),
    .ff_tap1_delay(ff_tap1_delay_1[7:0]),
    .w_bilinear_r(w_bilinear_r[7:0])
);
  vdp_video_out_bilinear_0 u_bilinear_g (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .ff_tap0_g(ff_tap0_g[7:0]),
    .ff_tap1_delay(ff_tap1_delay_0[7:0]),
    .w_bilinear_g(w_bilinear_g[7:0])
);
  vdp_video_out_bilinear_1 u_bilinear_b (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_b(w_pixel_b[7:0]),
    .ff_tap0_b(ff_tap0_b[7:0]),
    .ff_tap1_delay(ff_tap1_delay[7:0]),
    .w_bilinear_b(w_bilinear_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out */
module vdp (
  w_bus_write,
  clk85m,
  n36_6,
  ff_reset_n2_1,
  w_bus_valid,
  w_bus_ioreq,
  w_sdram_rdata_en,
  ff_sdr_ready,
  w_bus_wdata,
  w_bus_address,
  w_sdram_rdata,
  w_pulse1,
  w_bus_vdp_rdata_en,
  ff_bus_ready,
  w_pulse2,
  n28_4,
  n31_3,
  ff_busy,
  w_sdram_refresh,
  w_sdram_write,
  w_sdram_valid,
  w_video_vs,
  w_video_hs,
  w_video_de,
  w_bus_vdp_rdata,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input w_bus_write;
input clk85m;
input n36_6;
input ff_reset_n2_1;
input w_bus_valid;
input w_bus_ioreq;
input w_sdram_rdata_en;
input ff_sdr_ready;
input [7:0] w_bus_wdata;
input [1:0] w_bus_address;
input [31:0] w_sdram_rdata;
output w_pulse1;
output w_bus_vdp_rdata_en;
output ff_bus_ready;
output w_pulse2;
output n28_4;
output n31_3;
output ff_busy;
output w_sdram_refresh;
output w_sdram_write;
output w_sdram_valid;
output w_video_vs;
output w_video_hs;
output w_video_de;
output [7:0] w_bus_vdp_rdata;
output [16:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire w_register_write;
wire w_cpu_vram_write;
wire reg_sprite_magify;
wire reg_sprite_16x16;
wire reg_display_on;
wire reg_sprite_disable;
wire reg_color0_opaque;
wire reg_50hz_mode;
wire reg_interleaving_mode;
wire reg_interlace_mode;
wire reg_212lines_mode;
wire reg_scroll_planes;
wire reg_left_mask;
wire reg_yjk_mode;
wire reg_yae_mode;
wire w_palette_valid;
wire n1646_4;
wire n1656_4;
wire n1680_4;
wire n1686_4;
wire n964_35;
wire n959_41;
wire n959_42;
wire n1061_22;
wire w_pre_vram_refresh;
wire w_h_count_end;
wire w_h_count_end_13;
wire w_h_count_end_14;
wire n309_13;
wire w_h_count_end_15;
wire w_screen_mode_vram_valid;
wire w_screen_mode_display_color_en;
wire n122_2;
wire n553_30;
wire n2017_5;
wire n829_32;
wire ff_next_vram1_3_9;
wire n2017_7;
wire w_sprite_mode2;
wire ff_vram_valid;
wire n354_8;
wire w_ic_vram_valid;
wire n1333_21;
wire w_sprite_display_color_en;
wire w_sprite_collision;
wire n1195_7;
wire w_status_transfer_ready;
wire w_status_command_execute;
wire w_status_border_detect;
wire w_next_1_8;
wire n1836_102;
wire n1836_103;
wire n1852_97;
wire w_command_vram_write;
wire w_command_vram_valid;
wire ff_vram_refresh;
wire w_cpu_vram_rdata_en;
wire w_command_vram_rdata_en;
wire n185_5;
wire ff_vram_valid_7;
wire ff_vram_valid_9;
wire n517_4;
wire ff_display_color_7_9;
wire n339_6;
wire n62_8;
wire [7:0] w_register_data;
wire [5:0] w_register_num;
wire [7:0] w_cpu_vram_wdata;
wire [4:0] reg_screen_mode;
wire [16:10] reg_pattern_name_table_base;
wire [16:6] reg_color_table_base;
wire [16:11] reg_pattern_generator_table_base;
wire [16:7] reg_sprite_attribute_table_base;
wire [16:11] reg_sprite_pattern_generator_table_base;
wire [7:0] reg_backdrop_color;
wire [7:0] reg_text_back_color;
wire [7:0] reg_blink_period;
wire [3:0] ff_status_register_pointer;
wire [7:0] reg_display_adjust;
wire [7:0] reg_vertical_offset;
wire [2:0] reg_horizontal_offset_l;
wire [8:3] reg_horizontal_offset_h;
wire [2:0] w_palette_r;
wire [2:0] w_palette_b;
wire [2:0] w_palette_g;
wire [16:0] w_cpu_vram_address;
wire [3:0] w_palette_num;
wire [11:0] w_h_count;
wire [12:0] ff_half_count;
wire [9:0] w_v_count;
wire [13:0] w_screen_pos_x_Z;
wire [9:0] w_screen_pos_y;
wire [16:0] w_screen_mode_vram_address;
wire [7:0] w_screen_mode_display_color;
wire [1:0] w_pixel_phase_x;
wire [4:0] w_selected_plane_num;
wire [16:0] ff_vram_address;
wire [8:0] w_sprite_collision_x;
wire [8:0] w_sprite_collision_y;
wire [3:0] w_sprite_display_color;
wire [8:0] w_status_border_position;
wire [7:0] w_status_color;
wire [16:2] w_command_vram_address;
wire [31:0] w_command_vram_wdata;
wire [3:0] w_command_vram_wdata_mask;
wire [31:0] w_screen_mode_vram_rdata;
wire [31:0] w_sprite_vram_rdata;
wire [7:0] w_cpu_vram_rdata;
wire [31:0] w_command_vram_rdata;
wire [7:0] w_sprite_vram_rdata8;
wire [7:0] w_vdp_r;
wire [7:0] w_vdp_g;
wire [7:0] w_vdp_b;
wire [7:0] w_upscan_r;
wire [7:0] w_upscan_g;
wire [7:0] w_upscan_b;
wire VCC;
wire GND;
  vdp_cpu_interface u_cpu_interface (
    .w_bus_write(w_bus_write),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_bus_valid(w_bus_valid),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_status_command_execute(w_status_command_execute),
    .n1195_7(n1195_7),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .ff_vram_refresh(ff_vram_refresh),
    .n185_5(n185_5),
    .w_sprite_collision(w_sprite_collision),
    .w_status_border_detect(w_status_border_detect),
    .w_status_transfer_ready(w_status_transfer_ready),
    .n309_13(n309_13),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_status_color(w_status_color[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_status_border_position(w_status_border_position[8:0]),
    .w_screen_pos_y(w_screen_pos_y[9:0]),
    .ff_half_count_0(ff_half_count[0]),
    .ff_half_count_1(ff_half_count[1]),
    .ff_half_count_2(ff_half_count[2]),
    .ff_half_count_3(ff_half_count[3]),
    .ff_half_count_4(ff_half_count[4]),
    .ff_half_count_5(ff_half_count[5]),
    .ff_half_count_6(ff_half_count[6]),
    .ff_half_count_7(ff_half_count[7]),
    .ff_half_count_8(ff_half_count[8]),
    .ff_half_count_9(ff_half_count[9]),
    .ff_half_count_12(ff_half_count[12]),
    .w_register_write(w_register_write),
    .w_pulse1(w_pulse1),
    .w_cpu_vram_write(w_cpu_vram_write),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_display_on(reg_display_on),
    .reg_sprite_disable(reg_sprite_disable),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_left_mask(reg_left_mask),
    .reg_yjk_mode(reg_yjk_mode),
    .reg_yae_mode(reg_yae_mode),
    .w_palette_valid(w_palette_valid),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_bus_ready(ff_bus_ready),
    .w_pulse2(w_pulse2),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .n1646_4(n1646_4),
    .n1656_4(n1656_4),
    .n1680_4(n1680_4),
    .n1686_4(n1686_4),
    .n964_35(n964_35),
    .n959_41(n959_41),
    .n959_42(n959_42),
    .ff_busy(ff_busy),
    .n1061_22(n1061_22),
    .w_register_data(w_register_data[7:0]),
    .w_register_num(w_register_num[5:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[16:7]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_text_back_color(reg_text_back_color[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .reg_display_adjust(reg_display_adjust[7:0]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_palette_num(w_palette_num[3:0])
);
  vdp_timing_control u_timing_control (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_50hz_mode(reg_50hz_mode),
    .n62_8(n62_8),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_display_on(reg_display_on),
    .n517_4(n517_4),
    .reg_left_mask(reg_left_mask),
    .ff_display_color_7_9(ff_display_color_7_9),
    .n1836_102(n1836_102),
    .w_next_1_8(w_next_1_8),
    .n1852_97(n1852_97),
    .n1836_103(n1836_103),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n964_35(n964_35),
    .n1061_22(n1061_22),
    .n959_42(n959_42),
    .n339_6(n339_6),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_text_back_color(reg_text_back_color[7:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_attribute_table_base_7(reg_sprite_attribute_table_base[7]),
    .reg_sprite_attribute_table_base_8(reg_sprite_attribute_table_base[8]),
    .reg_sprite_attribute_table_base_10(reg_sprite_attribute_table_base[10]),
    .reg_sprite_attribute_table_base_11(reg_sprite_attribute_table_base[11]),
    .reg_sprite_attribute_table_base_12(reg_sprite_attribute_table_base[12]),
    .reg_sprite_attribute_table_base_13(reg_sprite_attribute_table_base[13]),
    .reg_sprite_attribute_table_base_14(reg_sprite_attribute_table_base[14]),
    .reg_sprite_attribute_table_base_15(reg_sprite_attribute_table_base[15]),
    .reg_sprite_attribute_table_base_16(reg_sprite_attribute_table_base[16]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .ff_status_register_pointer(ff_status_register_pointer[3:2]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_14(w_h_count_end_14),
    .n309_13(n309_13),
    .w_h_count_end_15(w_h_count_end_15),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_screen_mode_display_color_en(w_screen_mode_display_color_en),
    .n122_2(n122_2),
    .n553_30(n553_30),
    .n2017_5(n2017_5),
    .n829_32(n829_32),
    .ff_next_vram1_3_9(ff_next_vram1_3_9),
    .n2017_7(n2017_7),
    .w_sprite_mode2(w_sprite_mode2),
    .ff_vram_valid(ff_vram_valid),
    .n354_8(n354_8),
    .w_ic_vram_valid(w_ic_vram_valid),
    .n1333_21(n1333_21),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1195_7(n1195_7),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count_0(ff_half_count[0]),
    .ff_half_count_1(ff_half_count[1]),
    .ff_half_count_2(ff_half_count[2]),
    .ff_half_count_3(ff_half_count[3]),
    .ff_half_count_4(ff_half_count[4]),
    .ff_half_count_5(ff_half_count[5]),
    .ff_half_count_6(ff_half_count[6]),
    .ff_half_count_7(ff_half_count[7]),
    .ff_half_count_8(ff_half_count[8]),
    .ff_half_count_9(ff_half_count[9]),
    .ff_half_count_12(ff_half_count[12]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y(w_screen_pos_y[9:0]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .w_pixel_phase_x(w_pixel_phase_x[1:0]),
    .w_selected_plane_num(w_selected_plane_num[4:0]),
    .ff_vram_address(ff_vram_address[16:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  vdp_command u_command (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n553_30(n553_30),
    .n1656_4(n1656_4),
    .n1646_4(n1646_4),
    .w_register_write(w_register_write),
    .n1686_4(n1686_4),
    .n1680_4(n1680_4),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n1061_22(n1061_22),
    .n517_4(n517_4),
    .ff_next_vram1_3_9(ff_next_vram1_3_9),
    .ff_display_color_7_9(ff_display_color_7_9),
    .n959_41(n959_41),
    .ff_vram_valid_7(ff_vram_valid_7),
    .w_pulse1(w_pulse1),
    .ff_vram_valid_9(ff_vram_valid_9),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .w_register_data(w_register_data[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_register_num(w_register_num[5:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_status_transfer_ready(w_status_transfer_ready),
    .w_status_command_execute(w_status_command_execute),
    .w_status_border_detect(w_status_border_detect),
    .w_next_1_8(w_next_1_8),
    .n1836_102(n1836_102),
    .n1836_103(n1836_103),
    .n1852_97(n1852_97),
    .w_command_vram_write(w_command_vram_write),
    .w_command_vram_valid(w_command_vram_valid),
    .w_status_border_position(w_status_border_position[8:0]),
    .w_status_color(w_status_color[7:0]),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0])
);
  vdp_vram_interface u_vram_interface (
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n339_6(n339_6),
    .ff_sdr_ready(ff_sdr_ready),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_cpu_vram_write(w_cpu_vram_write),
    .w_command_vram_write(w_command_vram_write),
    .n553_30(n553_30),
    .w_pulse1(w_pulse1),
    .w_ic_vram_valid(w_ic_vram_valid),
    .n354_8(n354_8),
    .ff_vram_valid(ff_vram_valid),
    .reg_sprite_disable(reg_sprite_disable),
    .w_sprite_mode2(w_sprite_mode2),
    .w_command_vram_valid(w_command_vram_valid),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .ff_vram_address(ff_vram_address[16:0]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[16:7]),
    .w_selected_plane_num(w_selected_plane_num[4:0]),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .ff_vram_refresh(ff_vram_refresh),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n185_5(n185_5),
    .ff_vram_valid_7(ff_vram_valid_7),
    .ff_vram_valid_9(ff_vram_valid_9),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_address(w_sdram_address[16:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0])
);
  vdp_color_palette u_color_palette (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n122_2(n122_2),
    .w_screen_mode_display_color_en(w_screen_mode_display_color_en),
    .reg_yjk_mode(reg_yjk_mode),
    .reg_yae_mode(reg_yae_mode),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .n2017_7(n2017_7),
    .n2017_5(n2017_5),
    .n829_32(n829_32),
    .w_palette_valid(w_palette_valid),
    .w_next_1_8(w_next_1_8),
    .n354_8(n354_8),
    .n553_30(n553_30),
    .reg_color0_opaque(reg_color0_opaque),
    .w_palette_num(w_palette_num[3:0]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0]),
    .w_pixel_phase_x(w_pixel_phase_x[1:0]),
    .n517_4(n517_4),
    .ff_display_color_7_9(ff_display_color_7_9),
    .n339_6(n339_6),
    .w_vdp_r(w_vdp_r[7:0]),
    .w_vdp_g(w_vdp_g[7:0]),
    .w_vdp_b(w_vdp_b[7:0])
);
  vdp_upscan u_upscan (
    .w_h_count_end_13(w_h_count_end_13),
    .n1333_21(n1333_21),
    .clk85m(clk85m),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:3]),
    .reg_display_adjust(reg_display_adjust[3:0]),
    .w_h_count_0(w_h_count[0]),
    .w_h_count_2(w_h_count[2]),
    .w_h_count_3(w_h_count[3]),
    .w_h_count_4(w_h_count[4]),
    .w_h_count_5(w_h_count[5]),
    .w_h_count_6(w_h_count[6]),
    .w_h_count_7(w_h_count[7]),
    .w_h_count_8(w_h_count[8]),
    .w_h_count_9(w_h_count[9]),
    .w_h_count_10(w_h_count[10]),
    .w_h_count_11(w_h_count[11]),
    .w_v_count(w_v_count[1]),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g(w_vdp_g[7:0]),
    .w_vdp_r(w_vdp_r[7:0]),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0])
);
  vdp_video_out u_video_out (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_15(w_h_count_end_15),
    .w_h_count_end_14(w_h_count_end_14),
    .w_h_count(w_h_count[11:0]),
    .w_v_count(w_v_count[9:0]),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .n62_8(n62_8),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp */
`pragma protect begin_protected
`pragma protect version="2.3"
`pragma protect author="default"
`pragma protect author_info="default"
`pragma protect encrypt_agent="GOWIN"
`pragma protect encrypt_agent_info="GOWIN Encrypt Version 2.3"

`pragma protect encoding=(enctype="base64", line_length=76, bytes=256)
`pragma protect key_keyowner="GOWIN",key_keyname="GWK2023-09",key_method="rsa"
`pragma protect key_block
SUDHd/HUSt5n5ichsIUIL1oI4cbW0CU5Vqi6nm3W06qjd/Qx9mrcnAJ5cIYAk+Qms3jHVZuMOIM+
XHkDoZ+hGBjzTk/3nmQKigkXx6OiO+fglXOWQDfGHJIWL8FsjfVIN3iw7ipIHOEBdFAIYs2xiAWZ
K85cTnFIdlMk0A2YwALNgCrHLIBBqJryJaFNMEntSYccbfTuDBvIBjFIC1he48DY84jSnT7h+wLU
F+nogQLeuSxomc8pH4UswUBoXtoEUbpm49abeAOOMpvZYIAs1cHrV4aCtDk1LxkHLzl8WPgeOhfM
LZD40dLvkaWMdlzaHOkhnGIEpUUDTUOMhHYyMg==

`pragma protect encoding=(enctype="base64", line_length=76, bytes=59184)
`pragma protect data_keyowner="default-ip-vendor"
`pragma protect data_keyname="default-ip-key"
`pragma protect data_method="aes128-cfb"
`pragma protect data_block
Y51wX493BH3pk3gLvdilz6ATaWPYLubJF5kmPgX1V51BeLteEd5GI8j7du+llagzE+FezcYnPJKX
Vkjfzr8JE8QhwJ67LukHor+A2tawEpxqc0i1h+aCpNUo4NqujNl3fmhnGt6HN8h3Afkdwn7t7X+k
eEEzWQC9lgbHpkvM4+vgndv6VUlAr9DAujeXS3sLNQdAJES4dKT3bza3azyxgfNCS58nTkeJmpDJ
2RB/AfhLP2qvWeVvMCJJdoVrX5jzQStU/k3ETJfoZ8X/YTvWlowLCKVJP/8iwExHCxFlMC2rk1Ax
1/nCnxwT/9rD9WI0u5MEsrTEO78vGmI0E3MYMKvwaoDkJZ5ONFzmHkL1IfAO7QdlaYGoavm9xs0D
9xsoftn6bSjfOfiLczYwgwR+Aly64HjZ4pPne85JblCavuFIuthz+cb1pO1Ts4yQoki+CdvPTz7A
xVqAtgisG1Km9pVQWrAGxU73KvfqXauKxD09BMB/1RxZkZxIOgVWXk0+Mlq6yNvz+9ZXpd3cR344
UrAopkF31cfQrjI0TWzYOrE+Hg4t3SboK5G5t96qtj+J+ZUQWVHAMdsxp2yVWLwEou/Ew8cZL9sq
ZeyaN7pJFicRiYIQ75g/YRv1jQWuYCFwtP0rJsYhhzoCqkeyAARxqoHw1aoDpvbbt5z6RnOoN4nn
W2FN3r9PXrmqU212aMMCQebNoRYeBX9DcEfvW4wsVO4JV6yvMhV+UqAKfVM5UNi2CiRbh4ggYXT6
lQ4r7cEuXsae3OglKX0wNC0ZNie0fPEM9McscN6mghrLer28saTggBRCBNiW7v8RmX8iOh3ERUKM
TPnkPxy0yVPy7KtmQWLlZ/l30yH9apzlwGMS3gVGfR4iFpGqVd4NbWF3daZu9+s3juEO/I7Rzkr6
ITTBVeQpbrs4HNbYPtAOhsmUeVhtHhEph3oXcMnAtx5of1YvwaBNoNSoOgcHA/zbAl4WaOVgzMbf
v8ThoIbN/YIWu/E/H9PAklL7VD1lCbk5OKLSrkBFuJSQxKzd9+k8Giy64JS8wPIsKI83oQdf+svN
fzg3oeHPj68DW+pARdTtfNsk/L93L8UZbXTCw43ZJrk3i5LJbUuIcwY60clhrYgXWAENP8JbjYht
79SLxQjxNJR5cvzIrTFcnAQ7UObZYUXXJgULyg7wzMaNPZRXUM2Yb4PEuhzA2YnoWYgSKiV8AqX9
3/+Jqj7ZFSOgxq0eTLiNoy9a9l/t+7em29EvsR1iDp/8KOPsGwk54yCu0/Pi1dDrJCtYeedLHa8Q
gJHZmWose31Gol7W7aqwgfgjHZJTdVDp0tB7R+mbydItaqLWg2hXyWqNccTLEXePeluinKHaXKij
bpSGsdMB4PWLqUuleLNUHXv1LmmqxhH4q6sdPXYAVif7dGyz5VhyaYKykExxzotfAfwhukG719rr
dF4vYS0WeSZSjaRqfmq+JAVEQEk5m2B+dxp1b4BNZWLTHlFhWpeX2WO9yyBe/7WA/hTHRz03mVEG
QHx3/nRJiER5lfYAVrI6esNibwQSyBcy5aULx8oBJSR/WbN0BVd6oMTdJ1z4Tyv0r+2UHzg/i7tR
gneA0LUJ9gF7+fC2RKeLs4pLUqHtYUHuRFEZAD0RSxhAhe6bXzRPhqSu3tosQ1g7M6hF1K5QBaAp
9Ucz5HQfS7ofMndnJHSIQqQOGJf1QdbgI7NHR2Jivspnr9xjsR/AT4OVwPuQYjXnJQazbsRTw3iA
iVOl7bp4JiZQXrrlnkubk730OCj/sm0wo8sKUXfWzmF2i/Tq5UPZAE6qp09dDuhQvQSWNuasN8Vu
kZ9gIYQ+m6SZm3lYwPMDnGoquy8z6LOCTYvowZBsWFSn/+uSWiX2ZwCt8CLuyiY0vjGXd8F29QZC
ANMXm/OBWYLzNUXmMheMtUrADYV6Qsdo1JKN3RkUvj6plbPsvZv/946x5G9dSbaJT46asf+Ag/vL
o3zNAFtP497jyMMZJU4DocG8t4EcKV3+eI/BuAiQBv+AzZHy0lbtIRPGgs28xhiWmW8M0kStr8Ru
6QBwg1A9klaWhcHqOpSg70Hjo+fpb349hqMiKU9Rb1UTSI4RmalLUmJjabIrneOR7YIExtpM4jQK
wj8hMgSWuNR3TrsqW16zwLDpxyFsG8Qb/I7znXuzeG1aODZ2ce64QWaVDw+h9dFwFomYlz1+HlLB
QcG0vn/6oCgTfTBZDrEXakJ92cTNwtzlcWm7lWAub3iQFqDdr1nNpldWw/5QE49e46NC/AWdpZ9T
PAeyPuemncVoWYoVzEDaK1xQH6D/vMpZ61jsIu7+ixTj48XsEY+ghmxKDZDSqdx/uCoZHoXV353s
esQme5qjDJxXhu9kPXa49LlC1xevMkompjPmJAIuyry7eVQXx1vILc+w8pzpDJJzVraMshyDAb+L
wv+o7CFtgbmEgsm+3kTYFc4TkSUc5rhjZNtGAQAF5OLc70eSlXttlGrWqby7N43FCc/QLIRJ9+n6
+F5mJB7dMtpErfgSOfpD/O/1QaRK5fvtnjNgssrhJ828zWPs9tHn0cwz+omOESq+ghAYvmHYcJaP
b+XdqY8750YznW07lk1OXpdaWjb0cMKRWujuhrFycYLAGH1V3gvHXLzpKdhN9anSXmmjsbRnvDeG
mHVw/eSfqSs3o96hICCPaaRRL/2qHIm/QxGdrplpeBC1chWbpwBRAxcspPGrnhaL95wQluVm0vse
IkGFIWUJxe0wmvYtlMDal5x3ywGpXorbpKI6e0IeND3SumGykhj8pn0N7RQnO31NGjMcdoUc1ASb
/u64yyC3UgZpOT/qRkw2dJmpYcqC35HcFHCCSZVKWmUcLsi0R9/R4I1zarIiuw+ERl+KKmMbeT7v
OYXnWJM0XYkfSfn71xg4wFOP6T8bWVU3WYdZ0a40zqJCxhaZnyuhRO4TlcB5Kxh01IwgcRsB5a5+
qMla4ViHMAHwS6umdMH4hdDvrPlyxMIb6JP5Lxjlbt/fTNyGpS1Aqnk2pN7WP4sIvwSxCUOrdkoM
t1JyMg95Q70ESDBCPr17ZMWs8bmznZW4+Ou1f+YRiWDJxR9nJOiNZ3Mdz0p18pGIsynXtdSp8mh1
FD+qRUhxV/Uq2adpFkVLOksa193KyfScgtIZ4te9P8pgYWHOqC8kvsg+rVwl2/6y7WgMXZwiIDvp
xjyo5FF60TgI5GyuKspPq2oOJLh6/05Ua5BM1p0IMVBv+bGQ8rUZzWJiqQ+9k9FGT1h++WOYvhpi
DsKLLC1J4HYA48lt27tKQU2KC06U/DiSQIJ/nrqJ8NMo1U9Xq0Jn7wYipNyyGWMXrBvEPfNl76sG
bc3/zjdPraXVnswhTMlT6NDSQGR0YCsyRauLL4LTNaLSD8hPDiAXklZLFM4BNdKHG80Ue7IjGkGX
MxzpPcF3f8H3GoO1qqdG0brx/SYbBNtok2mH4eVfBWejqU6H9A/oTrt4qOoJFEPJpP4XM52jB3QK
gwotwgn4T5ciAAthyui8BNMtUqKoU2KXuU7MsOI7lccHgIUHBht3DcvWQN0+eLTR3HB5wi65zOAo
klqGByjTeebjp5kntQF/OSGBEwLQpe6E0eeH41MqGlp/lA6TKPe1+joKqZBsap6NERTLme1FDHwy
s0EDqHEWW8HjAWTcujxe0KzBjg5/8GuBzkv/4IN6MNt4oicniPXd7YjTihlpXHYreWNfKrRe+Oq9
bDN7DtChQ3g6Uk3xvNbLi0U0PftO0TjZpFkrq9li2+U82jPNnc87n8iVmZ5bCMrAyNS3oO/BdvTx
Wb0+al4HBt2tSf7hs/U+jYZoD22xfkXb8s8AGsGwHP/DU33KvI7iYApkIzmUp2N/m1X/EOweSJKS
XprXx1xptk5vr5FuSRgHy63o3lHTG1DQxNPIG67TMyhmj0p/DI9VYxxwCYc+iRTJ7cO+mqgcVDNu
ztOIGRx+VjZf+CiLgwNHDnl5CtD1XZbAqH1pClx41qbsjpecV4gdM5yIkZ2IQESNQb8kNd4ibED5
mY8cDyVIWb7yHoKugFyXiaWP6a+ydgoaiAqqyhHJJihNcvJEPju273V4T1a4njnfKVyUBKKUzwLi
kfkJb9Ro0arv0LNZF82sFxhlV2POBZH2BRCGmeo37xTZFciN1Vd6nH1NrgYMeDpasW7ZYLgRmRCR
jcZdDxx6KtJZViZLwFt7cUPCiTJTXXjjmrcq+cxa4I+QJNky/cK2iBo4WtvHVX5P1N/X7qdw3Yyk
hXrhpCurFuTRxHwwJ7OL4aCbUkw0X+8JUanc+AvJYLk5jMPTbm3BIIGFSWHUWjDqTE+bjen8mMqJ
ud6fGOB19y1W4gjkg8mW5H2ZsD6ns69ihl6k+DU46xnfOYgXg/slJO5zdaEDyPoKQfplDtrFD7TJ
/HcGVOIMwDCSCokCCjVzvJEGP8hTU6tj1g/OsWgfmwtz64sqD5gh4sjXohouvPZY9cYLhh4iQjRr
HloLgt/bQu450T5iO+iWzckPfAa/NWoQTrUOm4G9Sw4hzr/zxoNZdCRaRmRAbkf+o1RI7KJBFF+Y
eH1q/UsyjfCGwZXaRUPYqeyTne08hHgSBh0EZ4XqgjRUdpQpVfvPuNPgig3U3Oas0WUX94hQhE0R
OrYALNF5IB2JlobkbI+G0fRUvt12OwGGynHsHe8wj2wUqS1u62ZogpcwENsnpLkgBktUIQPD91aw
x3X0bTPTTTjrGl8scqwYKDWkGcgmU8I7pNXRCSqUhOKWgS1kkni6zzwL2b+4X8l3NVBfWqDg4Xps
5tj5YUGhkwJDvy1ho4SoFk0g/2baCbVpRe92Er4d1ECOv+NwQji0+w7HFKMUU7zAVLRfDHJ6Luzg
QbCq/6ByJcty1CUYnZ3gwqsuOkc53qjQ3UIK5qdBpDzN0ZBsufIbVHhwC4fYpXfwRCeBPFEwMeE0
S6ZlgMC3uLtgRNamO9dIpZaBvVZFXys/UxTrYm0Yzq5E8fwAHBVsdwx8q5P4lohZbSKytGctJBUT
HgDrQ9ICwSOnGZ880am7OzLHjaEcThG4aRdoBLLWVaV6/5efnxSbz9VWNe2xupS9pI+6fSBu7had
LtV5pKNNakvCkU0AFm881MZMAoUaGv8G/mB+vPMNXdxGv1XkaWttcOsX/lZZK3gbUwTlVT/mKddC
m+nDj6ODdIi0FIScNjbPV6qCIRxxzpKsOzIiayOv+EZ/+HBkXWa1s16st/NKMi3bkoBsRlyK6tsL
Y09GehiLyv9XMXOuDrYcyaHKZKrIcE494kNPfIqXpRDnYL+h9DPpUOpEYwl5Oc1pu1AMGkAQkZaA
hgKN9d2atoD/aBcCnEwku7kMlqDc89K8ifWny8V0d/thoErktl8IjcX0eqnWNKgOOIj1AVFCXW+E
3Z0QppMiF5GGs5ILKZ3eFPw0WZbTRRQPf5nZV8qnhJKzfmGLDt6KmjeK6e22Z7z6zgqyN+f+l3d5
iMtaAu/aFX4SjDZ2ogFoFHKZ+aYpdWZAnn7Kyr3cTNlUfswl4IN1dRnNJFc+v6Q255d32GdgvziY
jBV8oyTk4W772cGKApq9fMpjfKuS2qcqdmxRg8I/md4nw5BhLsMueSKmhm3v2HNV+Iq6FX4a4HSp
WoWsJym3oTqO5gtSk1TvEaRtW+QIrVXwqiF9VgVOX+mS/kgBFSjTAUIHsTW4iUik3i+YE/terSQm
C02v/HaKGSLBmgfz3poH9pgIpXiVntUJRbuJnf/pxl2b2NPBzRhm9LPONjoWIwLZAU+nDIA018sK
ZN05lGWylih5F6UHSgXBXjsNRTgFxlzPx/+x0+svt4LALTkJjaN9ElWKMH0U7xk0QYu4oeOzT0dk
MIRWkjzEd9a6ClYs67wX2gsLobnZ4fP/MtqJ4aqVF96xwGrdvU9wKoihT4S4Ldpj5Kr9Nm98R4hJ
v0Bs3gEnPsHZcwzCiGcTf8JUrgu9wUvbifaUCvWRSzNvceoM5wGR+Rl6g4uKrcL1QnbcKfm0EP0H
NAiWhihbZFwWvdiFGdt5ss430ueuY76I9ABTOia798XUrkRKDLxMYiX6+N5DffzY3IMdMa4Djsj0
uDlhdTBnKs7vVpVY/83rLk/lvQoIw6PxVZSX1IL/Tg420jRFtdWbqEyR4dlQOnqM/smuo6Oqekmi
Mvk+NDexq6OubyVKtZQtwGviCnsfau9V1HsaIs8HAKjCXRjFEoIvi0zOE6UXE3rEsLzuSxIJj3v6
SXx7cF975MbgP7HCISGj3xnzdc7JUxT/KWuRMye7iuC8gDrnRwGmlcVRSN8IZXteiTiIEB3ESISf
2KdHF+0qefA+5PTWlMsrSiuVPnelUmD/S5YD9wiLQd2ePAnktwr6ru3lx6pSaK64gly2s6RGAS0x
9d137H/z2ZxTLp6xCqdUOWentFTkfJO6oKGhc/uFxDq7RAmDCLDF3fDu+fm+h8pwFPnhm2V16rOF
SsOLi35ueH/ZQ1v5BN1It231EmEoJASr9qMOuyLQlcq2AimSl0apSlCjMWuhx90fb239GBxOMmty
ovcOLrTvRseWlnbuCuAKYsyf6wHEp209w1T1MzE21lw5LE8Y7xO+tQwPJpktyxIiv5PKrh2PpKec
JU8sLQWUzsoOWtUmWuuEc540lK02jdeHgiWyDIkABG+INUAgU/PCJKRLmd/d432Qkk7z0gstTUs6
YZTT4QDJfekrCPYueR7UMLUsJKqlCY6xPrMvCHuOfFc6rEmifP8E4nd3eZcuV/mJHk9yjVxiDR9H
Snf0DzJl8juLwEFFzAFdvXBdA/zoVIb42FgvRLRkVOJ8jFHO6JvvZYxtRjt6ZMRVlj/lfAkGy9nK
GwozRgcc1LA0t0Ir3LXFzph7py07v9sAUdJRVEsu4MLYn++PHtEQhcm9znDABGa5ilRKzXuZuePv
RSh73PgTExsHQg9oCzaoweTfagbrhatPzGPg/Qmd7idlTIuZUXmqaiDWS2RtwlsHGku5rAWnPOnE
9VYpnDEVC/Bxi4V/yU57AQw5icyoasM00WK/eSJNnt9eFwXyW55mQXhEmjwU+/uW2KISkOfome1J
WHNRrNUGrS8OtwwApxc51R1budx0W9UMb9EzTCLDne77qcchxoTNrUvTPBXwzKqgW75ephp9E5uO
5SLyaR/cScZNxAO5G8XJdJ37EXEAgf+QzUZTpFG61F9LctDChCTkV72J+da+fNnx4yc5FNkaA8wF
y2yGRv8K5DFRKEOY1jdHheswTJKBopvVLGNB2pn7guAFYxZxfgVK2yGLtchdzMMr0dUhETb/VcpU
+tA7R7apPXRaqeUii8IVyh0N4k25NHMyVtjGSkq0V0Wn2sT8+PQaOkJ2WA2PgGSCDr37jxQv8wli
OcFRUWmRJQUdhJTQsfLAoQLZRWLd+QfuBDtDwy6GIZowewlTXICPBaeIIjJ+zKKlJsOEjTf2C0zh
sxN8Z+qbKgm4PsM0ArNZgmuuw274IR9fHIQXDLXYzRL7kO35/ZApX3eL4Xm78V/SCj139VuGeGLL
hjRnnNJjJGVndMvH1t4CGGi/KisNZLr0zWXKDLTgb8pn6CzHLD4Y9whN403XkMhjh7/sABD0NSXJ
2TC5MmJrXH5LUA6x/co3h1akD8dGTf767KWDrk6oFSXr1anbvi3i/0y1ReDfuCrIs30cypCwW0dI
Xv4zw4xmaFTY0F/RjQ9U0eecchFdSAqPodyXBHAlKPfVBr9CwAn4gO50GY51/dm5yTzsrv5XeSIy
J7Ro7pyN+tSWWYAXm9KMbI8o/K9gmaJ0mVTCqo0K+wx0Y3xhMUjAPnPYZbxSmitZPEUk+QRISOee
CToqsDhZUtfVpOa/q3mDrOZjH7Isy1da9bBnflzddw8nadU49hCBLwfjxDl2rk/52VSumhfDFgov
moUeHaYeAtfOyJhLc7lzzEZG3MtekrStZMAqCKboahrIrf0VLl2VFI0Wkaxu8NSIezwsHMu7l8In
St+Ffcg4xon7ZCfnWMxt+TA/HJHhU9X6pkMsY/f3uPk046TzA1htcVutHBPumYBlNgyrm+gT/IT6
kZrVH+c2Iipi9dI/AchvbXTZqz2QiSxgUrv9zfXZeU2WAtuACs443XEiJ3Xslr9q+VpZmAyCi8Gw
X5C2znBkCxjStaoYDh+WdKzz6K5aViAemioUZDNJXGcvAvvqujxjdq7yZG/LP7Nyr+9pS+EvMrU4
vhKkufTt4CZcg20+zP+hN2Zhh3JQxsaqSZ9K0ZDADMNcM6FVdm6uqg1ojCWV6npYaptx9C6pRDjy
hbDKj1zx4Ca8WHtjPdfQoWCXDrZ4JevWkMsJnIE8weBQ77YGHm+2cuD+EmTYcGxOcKGEXu98H2+u
2GdVnxBA/EH2M/TqLkOx7r8CZsp/mf7qU9YaXfeM09TjLw6ioNGqJFU2b+Xzm+FroqPLjbzPcILO
UdVbqPL/jmjOK2I0Zrpzd4+Pr1bUpV0AP8xvc63BrmUQRnhTykxeTuvJJNgWocd4c0Y3h4+Yv7Vw
XIu8aPZhkaw+95AUjEaI14QEtPY0KMDIlZdI8YGhQ5ZBGpmyvxnzT5HDpeDxYEmauoKlS0Tc9Qap
BizYrTvIAkmRYa7Wk+vYQg6NMw6+RnC5VSaCIKaYp5Gx9TloliqO60QyvoeCK92e7D1PP7EdsVPT
KfvKtu2uwMiHrIpkX6Vk2T/SEpRffcFgOiPOVVRHRA7s8QoYTq96pIdNYojcOAeK8Tnlr3GPRTbP
TBtIOSyoKQfdr88evMxknXrC4Iwg0kQLQIqfvz8XKq3mA37yWVuec85cWpkj88WUGjGjCLUeVt1+
oKuPGTfuvvzVLvdQyh1adwqKDw08j38Dnowhv7bFYZaeG5NmbNxG/Nhi3xlOMmNV7S2dmb0w+K6v
dHE25ueoktx0zjeWru7bJM/cjMoWZ7KI7X5MRe5RlSgmDzsvKtp3aZrzirQ7wByZ3lt12GpYHGBD
N+n4oFWJKbPMDGQQCsBh6n46iE/dC6HaGDHaPSQMd+Zwq9RpPu3f630dZSqPcxKfIWVSyYPoC63a
/vYkFSGuDAK2N0+fRK+T0mv59wbAwyfZfT7USXJRmY1Jyi8cdmDsJNaJTpk9gR4S4ie/orx4eecy
Lr/yC2W3kSW8OrnSTVzmFc+RSEdh+UEbS/QKs9lM9KFLmvyFroVooBR9bnLO8+qBTa06OmQWZhD5
JdS0GY7+ZLezm4piEJe4ZNCQSe4o0XHcHMj9Wq7qbeLmKbvBeGe1tvNV67DfsUkMs7S8Uc41ZMj9
jTVIWru+RBFKEx6xnKdgWSC/1rspPJpLk9CGxQHVMGl2rYp9dP7Vjylqj9giaWsvLf1zKrNWqjt7
4Cq5qmlZG+92edNPwbkqa7Eeof8O181HU3NtY7Pao72oMUi1ZKofOiVMNfFoTEK4E7UgiDvcGHRP
VsCzI29coyxMR8DogRImft/a2gewUHEbnpfSPlBswaD2DaEVu1RXC6xBrFvsMppi5k0Rwp+9BKMv
JXDZVndNnDahaqHKBVPWiAPy9EHO1oAnZ6pGZJc1Gur0IjUhitp0yHQ6XPmS0C8vfNL7gdbpdpyb
O7LFVd8XyFg/K5/1JIpLC5l2M0VTjZqL0EvIEvNzHK3UAdFENjPBhAnqlhlb6QN+xbtqMgH1BdZU
TVe1W5YVui6TLnWXYYL1vbylCKbYrh2L9W1S/lbHWpsWRzmaL1JAhTRfv6uuCS0hcnqq0KwY0KvB
ovqLzKC46WhYQRpXZAT9IvGT3wSrg4MntzDC570teaZsnpf6C+qFu3xrlkZX5CFsU0cimCQOU0lA
/2pS9xL9Ninj6O1LqFMxmSwo9sqfWd/atwRaiJsLcOOUlbh2LmD1VFO/lvW/Ei0xxhu9h7KOBLSG
qlharHugxDkQ1W6eZDohNcRtEee8paDtKMlXQKfslzv2by1Ni5Y3ysxXv67l3ZIBO8cjRRO0irts
bO2lKJqzQRcohEUtUQNazjx3e41D6Xt4JpNLswFYy+bjyGUHaj+9JmzGR35ydTudO3RnfXM2oo1m
THtiWum+8KMDrcZtYa6QFkyIzlUX4UrgjapdXq6GPCHtJtD/mHZBkOUvfhaKgaDFKTxQ36j7COKn
bINEehV7CgNyGeHCa12Z3GohVaNI66fQ3BHMxMp0MFi99GG8JSEQh/px194RKe0DPL6voxR84Qaj
7tTXOKjIdcqVJ1tL4HqNSDfvb6OkSO3/4IpkmoluWnl1W2WklUfDaDxwnQMY5osL8+bcFpgq278Q
w0uZvGHOQHZ9Fm6/d09N6B+bmDifkiSPZtBfZHmK1bupt2/YISKipry8Pjv4eQ0L9ba4NgSy+pLe
vZhHLn/xr5SB62fvZ4iVNvNjsMnSZw8355Y++B09EBQc57HzHr7vNopjjwCQ+EjKd3MBsmbGX7MH
uZbioUCrH5RzTo1o1680OddfOYN/HA11GOISlt0aF8CIwRhPRsk3Gj12EkW5BLg4kYXpBOCXDkDL
IaE5Y6ONEbxEYnSR/di8y7jo1s+VX4jhIDnGerSdnRCgNvZu2Ql4IX+XC5VbsrEGtP5UMAoQoJ2F
6hi4rExfCua/1Er8rUyEU5RVWv/UU82Bangg8jr14pstr1hxlmN4e9pyesVVvTdJJB2QVRpgn1Iu
1rFeGYuOCjL3fpUUP/y/lVjfEzrnhieXH35Qj2dtPNJn3HgJ5vwhDfRvXcbGz0V4+mbo99UH0SpM
FUZmB21WoRkuKTV+X+CRfzib05dOEVqXhElh42bDgZDmdvSG0EDHeolWgZOLyPxbD98ua1DNUqJl
KBKEgOjywdXVOOhA2dfFuvpgIWi7TKfIQSpBpuTZiXrlTOb0zPh4pIeG5SNXj4wnvQfpfFzeLwq4
7pUaIwPYT/zFJDlw0XZGwg9GVr/ogHYlQFLbfOwt8nbOmB29HjIfzaXoSB8Tt+WVmniOD6Ex1cz9
4/MfmCq/rGxow8Qq1m2xuqkx+T5dPPX+hPRrAzufqiDxDW8jAhGShhsQeCOaO5kqhmDgJM8YAX6q
WUswe4zJc+M+nUZEgNPLlTsuUIMVP39s5k3kG/7XZiubwZKdL31IP18BTxvgxJUTx5aDx7v24uT4
FFG++KyAIDstsgXNc6KbDjdZhWvy3D4FnyCxBnWqGGMO+pzHMYFVBHtVDky6ZR2+TOW77XQgS9Rz
c5claWS3zx221zsfP6gQ/NAWIvAAHEd1NrWhsdhpvfMdHr6/gyIJN1P/JbqUP7S8TuPv3Kwst6E5
7loDP0r0T+LNq1Oik/abkHaOfUyvKr/7of8YWGrknmhUAhHeEJXXx5XoeEsfuHdvx/idHGZkY1oz
/xQ9pZS6PEigee0N8rciax95qR+sKJhz6d1zLqec3gTBRCrPq4nIHiIAEgQpvKYqkc5ApNFL7+sp
0luI5FfeQ9996NmbJ0P/beB3maAsRbMH4AxiURWm4T4Om8oXJTjj2aqa/ZhwwW8zImw90Putt1gK
5bCDkXgj/TvkHFPAFrQrYeTdI6wueCnzt/XCf/JC2h5beqcGIChPUcVKYjng/BiuTzMsV5j7FzD2
QbdyRcdzg3yPpIGCwvyOrOWNOVs+1Y9PRqYdLbVDTOZjwYMVj6IJNbSy+k/WLkX6GZ6MYMdnsslH
LJJqfZsJeyDU8XBpNDr/MADj+AqFnFS6bnur8vgwYInXl70/wGMH280D1X9P7KXq5WmtmxwdQE6U
1EFnvza8HJOReDmZBsrlY5/czIsT6ym+HbtslcQG7dSwi2fh8Z+M/5IKUS2p0f0r6yEN7itxuiKL
+L0wiSc+V6EOpq2A7uNbDvm2oZ4Pw00Ik3SniWOF9TEFSteOPAdqeeQI+qGEdQKlay6ph6DBoqtX
6vtyOBq/AuJ489Ua81Ho8Kc79IHGwa4xjLZ/kvMHQZ1by3jQLILy2kMcJ7LaFBp613La61kq9d5O
xEdzT/CrBy9ZKJ9PQxaK/TJwC8rx89KLZ9zFtnSrjgxOGHJAoNIhn4US2Zw/emkyXe1WK7RYO3K3
L1BotvyVPGdx+X6wvWF4gLZL25EmiwUBNPS7dcE13/Gk3RHksFyaGF+CCq3Cj7v+sV7ApGPVW7v3
dKyf2zSthKA8AiF127kvh4I5uEZajiuH6xnVSuoR6oJIu3ybWGQA5XUimKZG1eBMhHw5F1YyWbJk
0BrxVVHnOtDQs8H9Pkbny5jfmy2UEdu1+IFRZfja44zL0r5S4ma/DWok7kY9F/omCaAdUKnUIRuh
KXq6l+nbHvYqRxOkm+VHLESfIzSaihjRqC3mkkwqGMlpzMxd9E/7qDFLElRCdt2tltJ8iugufpTG
drxAOFfh3QBYRkTmVRoPYJSlulU8FGX9y9Z0/lQWkE3atwjd/ZuHcZe8N/hsG6Jkt22jsFiBfZ2C
yfdodsucj8o2/hGTgfCULzQizB/72dWjumEazv5aRlOx4WMPshcPX3ym6+U8y9dLfLuCyUgqNeDC
t/xhv/lY1+sfHmjBdJhnDO3nsR7sIwE+QmtY0a8SGhHV1l2AKPxlAGje/aC65f9oovSyNxA5tY7t
WuU9wOnG4D4YLh7oHY0ItlY/WU9Juc/YFIY4WEbXilXuhOTK+PMCBIA/RSG49vYUiLE76ddoEuZ8
LirbiePHM5Bq/hRD0WYulrvcwj+TqSaBLqw+DuVqp/bINUq/OEwo3tVhgp6fVF72sGWrGkhyS9QE
BoVgWBZ0I+izYhCGH/zO1sv+CRm5VCJZW5XV0hv24Hbt3ZF+75JAjYPXVL+NgTKlDx4NKiWjiHLn
BybpjfwdXtq00VTAd3ORVDRiPNWPtaMsNs5oot8sVz2/VdLOx3g7YG9PExgSYD1T06FK4igWHbWB
GNMzsldN7hgebhulFkbVBb+VUh5WsAUIAiefoGCvpo8B3zUv4aiTAiaKQoBgAmS45mcpBWaRhk5s
A4EgJLXBvY2PQm56cvVYMuOmcthVmKeBOc5CnFDvaYi2GmCitZ1cKDtvXhsbkOvKnyy3raL33gAM
OR0iK5sJF+8WDInmeqHjIb8sxUx2Kzc002NqKdOcgAsMpAsU9eweE8TQRhjl3rQDu9km6ef2nWNY
Z9FXp7PRQeaYdSdDv5+KfFsnPhYem5sIO5aCTgfMo5S9FO/xbhTD7MsJUJFKuT3FiUwUOSz9Nx17
1BGDUvrPKtQUl+/UQlWymGOV6asjQ55NSQhgNumf5Tg8ux6FOpY27+e++x2epgWtx+AqzbJA1yjv
QLkO44+Z/dniJAoU9vJ1tqcHJaVq3u03k+OBcHlTUgiK/oCxz0tXNnWr/G6NfYMD6dC+FEp5ES55
O7NNspM5tMQ+pbZATz7DROPwkqHvQ+57HYYL3VHQaIGnd5OxR9Iz1AnVaGPwlAk9R4twUwADI34J
coeeZ5UFPozoCDTLDwBnKM6Zh7IA5eF64DgkJ8SOmNhKBLaSVXNTECP6hvCnE5kUr1pVNvVaGzTm
cPMxt05DDUwOP4sKgizyLiP26KnrC1OMv2F7lnwlNGw/2t+ChkIbp2CkngHzSyCi4Fo/KGYC9NcR
FtIl8kP6cfzo9IbYsYXjBmZ1Iw3KcUr4OpunkCFkybkqjy6n3iXaAu7gQOPtyoVofj2Kchcv/JJ6
cBmi+iOqDtCbHODf4TBgBYb5taq2ez9rQz5+E5R5ZLn7tNGnHA5tJp8yOYYS3PfhurABF+iQZhCN
z7QKVxC6DrPh4oWpmrzgsc5GssXk0fuh/JJrEZrX9UMd5RklCQNGekKoziQqRZRq6tM9nOCsumes
m2YBhHW+BEEzybyaUsVWuO/IY5ERi5Z9yBB/1fep9n8i+1yySy75cgTwl4AnNgPpVaUz2gPSyePz
f4OGCGxybfxItAgJOAO8s26MMMDhf/UxKim3WHIzeCktn8J6nOyYmvObTgdl5+l1gqFvVmlpycXg
aso3x5qsJG2M4MHh4QQmYYskXPKTPptQ1sVdXfcvPumWisy6a4Bw2FrGVwAHI7ufpk+0CWRCMrkP
Ripw/TDfTu+Hy/ivIoMO95H4XkPAPHE+tEHZJ5woTqhfNSZDfTxD2nUAt7GyBMeJiiQSThCPiZZT
GZe98T0vbmNactfMZH329FnVJWuYXfm/u6EeI9XZSA7DMhOBUaFBR9gad6tIWvtD29Ud2iamUoef
v5IE+9b7NJk4sp3f/bCNeBgFD2L4X28BMjU4f6VPNbO+aQaony405+0gbX4sXgaz8JlSKFKjhCcS
WxLrLe8YaVtZVy2ZwhLWJ0Nqc1vGQrBkaxunTixkwu0Dxr8Tm3xrDQmnREHAqjx4lFEhHg+4XR5H
dWe1STzqWIKOINg+//kHt0sKZzdKbugp/VnsuIFEW1vpPwRIeKVhPEbLy2nanV+asXkdyvGUIlfx
P4n+2atpoviTBKVcsUgV+SpPDXBMC0mhgPz/LoCK5WPcJs4CCMW5wNY8xrVHHxuhXEVBulKX2C+p
uwtZ9T7iR0t+Kjjvdk5btTUmGFSrQx1A5k5yRgNlPHAjXd/ggH1io9fLvHQw3sm3a/BVYnbZ8N/6
hq73cyHY+9nyjiz1xhOSRGzIu40137IAHN0ZlomJtbSj75ViKwz50CIgq/6nu+sy0e7zabDI0Hgn
0plzeetIm1qrLft2yb24lcIDOpeQUVE/nE1Fktv+pX6svJhtMEe25Qq4zqZ5zJ7RsDfEO/15S9Jg
9WkAI7LMhQfq4ym2vW4ZEirHHZEiwzj7+mF6CBqsfcknshsyci+3+KVK0+AMCF7ZlJvZoMEs34h4
vTXPN6THRLCrre1VBVKcF8y7Ioqgh5RI4iGYe2EWidkYoXksIuJLpbDZY1p2x5vH+3jcDHpdN/L3
WOXykuZuV9R4ma2ynk+aD4KYImNuknGlCv34AA79bd1KI4UeuTS9BItwzedVP61me7dS1OXWZAcW
A6HioAdOYHdeHzJGMUeMm+gu+Ex4xh7EAUWcisk8u356MFiw6ndmaKLDrxsIPYXu7mtW9T5rsrNZ
4sRF/jdlRskv0clXZx764io/hI+vxpFv25/n7mQC9f11UUU71Jpij0ZUUQiH8rz3S9tL+mIUbS3D
KtAQwuJiLWcWnvS5VUHQEAEU/HQqqQVViCVdLXmYh07/fyObV2UaEr4+ziLO89oext4mCTxI/jj6
p3sIR0njkAH5DztVahUxiZwX3SH4l9VduB8TaPKrnyH0F8PEAq6FgfRQ+QXGtfQ5a1ZSNctja1st
PY56WAVq7t9pwu91PDUG+MBl/lWbRdyHi85Cuh+my3vi2/jEnfzVqFtmNDaDmIbsgODSWKHC/BU7
QhvqYkbadvuwCELknbxbkp4SqtgWDrDId8bWa+Gl0rT0NAVR78cT9/E/jrywNqyun5jfRMnHLD1b
v0z2yYIMM+Js62aIliy0b0R76PUrLulDPfrSall6klGoifEu1oZ8ZOJxQsnJUUTOQ6I+LsjTEzs2
rvFi1MYYgjU7npeFv/X7MoOxU/gjRKvXN7JGD+N1Q0hzZnTq8jFUWB3587w4jiTbjtyVVZ+pqGCI
EVK5HP9l8JlTo13y3uznoaEYsWTUuzWub8zMg/Wv8wPL5CvxQvK4C7Bar8uS3UV+uZQyeMx98GPy
Eb/PJXEjHAxmUvBhrqVeipBZheUjyrcFls7/oe+NgKVad6T7q4HLY2ALgiHUHgKhX6398crZFiO2
7d+4T1tXvv2dz4uAzs3jPGElWnhQUgVbK8pUtj8q3KmeeZSKCtpgtTtqOk0UE97leNQrske+dXhD
zak43IUzWZTJB08rNf6c9jectpjNehh7CpncKjPWR3IVKEmM0M/C7aG2QrIVgWI6AW616E7M/wN4
B1T9zJBSdKvstCWFdg6Wk81Q1I6QRz8ORIFpbSHW+okhSmAHGUD/eJV2k/TXJNzEfvZT2r1sUW1T
x6s2d73NWd+cR7IxZv/RcG7E/PIEi4MC9RKPFge4+rzwW8Ox6dmpH/fd61W+lIKMxjuaqUbZhPsa
BYzfxGHTgK8MyrTQzmIb9FJH08G+yZzoJd1lLJIq5i7nabeZnusIh5fqZUnhkGgBfwn3ogKyCduN
gND+vMAobaPFodTHV/2WJOSouL2FrkuyS/pxFN+9BSW8VsdSvHYP+NOb/yMGCWnhhYb7vKaWk6lV
L2VMTSMxMnFSghpWtM8YOhyqG4MbdUbhNbVKiP9MtI/CvA8lhi9fl3/2KkRkD4IrT9WyK4CgZ8Fs
scSLeU+Uw2uX6HN9+PYsFfVlWzVVfLXU4WWN/3y7ETIrh40VnTzrD27yu9OcLJSacMLqFrmfYKkD
nlacysJppMprh/jksKPYrinA7WQc9K/z/rahXzWU/iRFuhNljY3mLCKYZg1c4Z+2MAAqlLTT55Gm
RSRhehpDEthFCSDj/bsK1xwoqi1S4uKohNXFytJ63hHdHWUPJVo9o3PKXa2533xM4h6ZDK6PyWoL
w6o3hxvFViffWlQq0+vIi+R7/i2yezcezyW2JyDQzif7z8I59S6Wb35e+j4/eoQaPkXcefUU839o
4kZSzBgKsb073tWR722wK3NRT6PhmJfd0S+ygKi8r2CKCD2KjE9E00hQITTMXW1o6iRd77FoH4OR
wE8h7FI9tsRAw8AHlxtSuMPKnJ1M6/uAz+/vaLO5kQXDb8cTFK4fv1fMNz507ixzqnKhjCs7ZMsV
hrY4d/9LZidVDLOjIBXTla4MxruP9jx01trp3bqluFy2pjFrW86hE1vOA5RZK5BJma4T/ySSVJFK
LEGcRMlPXWGkf+xoihqELpVcC4qmUVgigWRpv1M+1wnQflGySrnibBEjtTZIGgIg9aciY6wSuODm
Pp1nveyAJ6yCMd0l5nQR6LfUkJAhiLgrbO9AkuYuZxLlgeolZtCQU+wESYFTBgeSzhBIp8ScLmg+
mhvLeCqDuAFHK+IEkYRSM8Brj6DqRnwTwuQ4SpTYGGTFiIXsnF8miJeA2NAd8lGCSzhInVnHlr16
tV03f6QijyKSq02PKjZke261qm69u/khdNkNDFKXxg7kg7bY6VS8DJdp60it/wEqtuzW4gLskze3
wHRC4XejlQxctRvgt3dQJLy4hhi9s+5TiL4dqA3JHjrJy/TWncS0GKB7T+CVgkPrDZ0nG+aGGOQp
GYBS84dSCqI/Mc8vHTDpQ0bQ5bVOKlDxuY7z84P+MoeeYQoheeyGdXdYUNFIQd6Ivc32YGVfaeYE
/IzTDrE2hrIzE1I41FCCPUFrU7PZua5Z+XQWaQHfmOddiJvtQlMqXNSXxXhJqpFIqORRYE1w6gig
y5eUJm/ZitySXbHasSthRhlmwQvGQpPE2fJLHKvHa5qab1vkNwgdbs4ZPcitB8Y/dcdD1T9Ti3Lj
LeNMUsByjgOawE2RTejF/yq2zXjI50/4djOZFOupPrNyQrV8svk+UuVpznac7iC+uTuYLr5YMUDv
s0EhRso+/wgUOzzuZLHadDGukiUPw3fzAq7zoY1lKv4Qmj9Pl6Nnpf4wet6I0Q36iem0uelay3Il
1iLtD8zvOYGFRNWSGXkTc6HsjXCz/IKX3ie6sF4O+8G4KZdYyEbVRtjf+NvHea0atQVI4rUCcBeX
TAoxZDIZv8O47sEO+TEo3HH8c1tIjoCy1hj9UDkJmppzsPHm9BD3STbeX29Bi011sx0IsfD/+ylm
NCqhCzsXkpdFTyMZWFh/5YtTEJ28PL0Lcz65BZIUOYzDWbQ/LsRea6RTS9xGdw5ID0/+SeTS2wJr
qUsM6B68CsgqWhjVIowHbhOszI/4JSq1iJgBQkF9/RBfiebu7IWm4CR0t2uxKwKORAphPPDtdIBH
fCQc5lRhOkFMnfEjbRpxoargzxPWrBcli5GSkAMp+1Sb2MZztQLlANFp8c/Nc3CWqpwbNMy5kT9J
FHG/r/Us1P65IEtQdCc5E2EqsWy3uJklnHfhuGxSiwSmRxKSPex38RUcyoCVHrGjo2/bGKQIJyPh
EQl2otvYIq3wEuXg3Okg9Nekzo+rBLpElES/2kOy2H5net48hR6Cs/La4cv1Sw3LlvH3TxEq5Qra
VYDwdmeuM99KvvFMXK9XaTvPx4pXTbX+7PiqqstMW4lazefvskjOUBxweftrCJPMKUyeIe0RFicN
M28q7ZQTpuUflcKfd5CzJprnIj954kx2wdYr+K++gy1g7VltupXucyutlTmCv+4GXM011VOcLUYy
F89cKtOD60EyQJh4iQm4r34uFFWA3aHg6NdoIW2Z79OcIyb8M7QjQJHfvDct4zeERrII7W/kf5op
Gg/4bUZqgJlUuUkfZoDGgAxFVRYsI7unrpq7URrR0zZ0fa48DjkITyxv8YlS+ObgUaiZdG1qej14
8yTucSvqNxPB+AqFzLNjgY2btN4CgvUpPlSNCEGI0g7YyQQ1hSJEUro7ZNHc0RkL1T+4aEEFOi0n
6tsLzcT9aYuVfNcUaA3nVA4seuGY66fnEFxwXUg1UrhgfYF0lh3fHa/d/AeyJ/RvMujdlTvltL8j
tQhczEB2EFuNYEot6y6JHm6uMWkNyX4LdCE9Dgx9+BU4/x8flQGyLFa5KFn9/pfxSbUbimAzEQ6d
wX7nDml+Ds5emRuDxg3XL+d6FXcT51N1sFYvGaEkQZhciMF7gEFXrks0j21CsdR4oHzmjPChhnvA
yRiiGwSfqv1wRlYIJ1/igFgA25FhMHnw32Exk4+M2CIHMUJ9zgz9fWXTYGQTm7Hw/X/JheEjeTUm
AEmeR/Tw8Mvt3iYIrRSO+xoDYB8bz1ihRUMKKWsjh9039iLIV0Hfy/IoI5sN29L+0xshLo+Hjfxy
GRxfD/ltaES88K+fxJGpzMCIUQBsh9AkeWkxh1yqTFj9Kjx/w6OxTYa0WHxKsbDQm7eDEJm2OrEP
MdSqRYFI1iy1bc1fQSb5ZGdvAdxCkL1HSTOY0OOKxXznLB4dxbyBw2bFUFnOpb7D4BFUR2KpFyT1
pJ/8E92u1zbABd7LAgGQ13XaCTjyv+u6HwZ62WQ4lRPBh9EuM76MXym/4ttpmMqdKI7+M4wl/lba
DUGE0QWis7+dbtHFGs12iwA2k7U4ldbgV3u+SGce3iXRrtrrB+1mgzUaGQ/RCR90YOwzLwdJgzY3
taE19DyJqNrgzi/xTouUOnC0kpMhXEOX3YK4/kCztTjrMsI3/+IjXjRQVnC7DB/jIZWLmhupUWJs
LddT4hUVmYvhOs/tHCU3OtVxmjyqlGNG3tjlO+zGin/yXFLOCEqkjFl6U8JJAlokwfiQxcxTSA/O
a2/OtnWKLpHC1GQIMdOXrYfq314zZaPgukVhyaaMVfzv8urQotsTXa2eesgbi6LumkIkWPAzMFw1
vZcy6dyDAUPQUsozHmPmHz58DntJhJnM+L8RRHyoHPjJB1Me8WFCvqyFXFmod7qyOuA1YUWDyInU
L6bLybP5RpyDkyM1Ij9c6ljdY/wQSqr/YO4Wy2Ec9tgpYZvVx3eXtuLG0ObgYl1zLXjY935ZgwSN
OItO41fFPQaVNvAppZjr1m1fNWUW9DyoXRukqs3dVaZRvI6MP8gX9rFBjYnDyPzmiPt50ntTAL3g
nTa4HqvEouk1BvLKv7qvD0Zcq56OrHnYpkMWdckdFZLc8u5R+iqgAWVjjrrU5rDVsERrx/Imn/fW
3u8aXZ3G+vD/DXhwPNddLiDK/diHa8qjECUE4FnvbSNpknRndJNGp58LIrOkdzkggfUy2glQ0EyR
FB6h0CsRMN6UlVoamknSh3+Gdgso/xOkn1dfEdkO8q/L5BnIfCGf9A73YlpRefHykT5gzTgKQkcz
KZ0VZmcuUFFf23h6TRJfku2a9FbUpTeQ86xKcscHNO0qwY1E+Lqd/DXm26IlcD+J6coLB/kdWeKo
XC0ZlQsZWeZYSTfPefbYtpOoaVGVVmJ2g8pT/9+inoJTS9OrVmBTg7rrD4sROUVqN2JBThbbfPZI
MnSF9yHKbinTWc+YqZZ8y60aU1h4VPjOseKXsg6TFeMzz6/T18oChh2/1PUpnHwUba+wcTNnWFpH
Vnm9H50ydHCn6odej+ii0SUTyJ6RrtxGZ3Mm8/s61V+qyjNnNNe7cxyVxCSJgy45acwRul6udwFT
OUkGbPsT/Z336jkS8Oug9ih6ELZu5jPiChyvHN9h56BzhXZqN3e3UmK2fhftITa847jw8KKRhEGn
dYTCT4vQCUAoD6QojuY4tFNvS8Y9Gi9O7SOEZ6IASisKZjJhjQ+er0b1/bMSOqR4GLJR5+twqyBI
aSyFeyGJAEEgJkPiPARbjZQ5KUz/5HWSYFOUW4v/ssuSQygIRvx+I7/s0Fj5Rv+0k5uZz6lCqWZU
o/1+lXlGyxf7tyugnQc/4eXFaGsMyoUx/Tp+s0yaylmancGgEoKGvyB8/+y2Tfz83F0HYodGQ+sY
gR1r4cZ0amT3w1Hfj60b8LqX2OynrZ9DUlBiyzrr011yLAmY5mM2mAABiXoH05fnmSGhIp71BojE
EL6Kq2UPv0OYK9Rw1jUDPTYbzb77oz8R0pto9MrOyuWRLhz14+l/Zuh9RDP9/rgx+Zfqbn/+o7fL
uygaqFtLXjCgkf+OLwFDN+QwGQIiIkRPp2Zbr5AspyiEVbhqOJpa3NJ7JcJD7wKi/J9WSOj55lI3
ZyG8zz/tYXzb+d+CprathvWDWUhWOE6MuLIHWBB5Un87qZGbtjhyEJaBXyaeWBorV/ZMdkfQW0kQ
pCcAdAfYB2+0Lljo5ReKFOGIrgZ9pF2x9VmsW6aoEWJq0Txhuu7m60Ir4xtjLLMMEVPK3Pah8pji
YDhse01JpUO2L8geJp2JqmsbCybU91GyRtNPnyWC2M7gSVK6rHOuszQIYzlAsLxPktRqG7nWYfX3
P/0LwJKdHs8Uo6SO8J6PikRu83il3OLeuGzZDS3W83n8qUrESA1wh9K9yRTYVf9ZqNzOOvMthgWQ
DRVOy3goskv5PIas8VMsaTCkUVJdbWRRJzOIp5e2Xgf8NR0wZJK0RSUvq8qWM2A9OKhxOv3Xue9p
EsadeU0Q/lejEeoQ7H3h+opsZ6Dj9zzkt5Y36yjXPIPpogII8ANB4RBFh+x6sp2heebe5hGb5J0F
igGKLP+YSQLZfMYfG67uw+GQmGZ1oiNCdeDuirSYMLgTefaxdxIAhVsVwwhQndzqKsRc81jjhET8
toUWSTgTWPpFOg90wMA67PzUfbBet+G5J9g0TXOh0ME/4CyWOCpj+exKrZPFQJMIpWkdR3natVBG
SoagIo2ZFQedmt1mkfp3WwU3jL1b2ysjoor39n39Q3tmhy/JSYpGtRplsFGRrhw0tajHLpCz2b7M
2wiKA8L3S3IP21WryKoWUGGNcuNYymr8iQxTj5GaNrd/D9Rk3oP69om07gbxxJ35aDOAM5aPjrCu
UHsHHi7W4ILG4WLkBwVauhcW7XZMuqI0M1eBNpNb2g963jZoJRTyCCl1X30TTtep0hVSKe/5jjoj
chqOc5Crjg8pMe+Ov2zAMTJqjKkaj0+b6Yn51Y3pw+jjAk7JgAuy+BQWvDxlFOIN+nNUbRGrfvzW
bFLAvE2pjVNmlEINplBdvPKE0J4h8Y1a7dd+YqEVp1O6fCpgXpU+Z9cuH0W1xtwZ6/VR5j/ywhI2
qzyt8yDdB10aHNrAsX384o7CGMZ7pLYirRRUbptaDPdMcOiI02if3ZVcgiCQFElmOX0AUAOI1edL
kIvk5PVIbOrO8CUNLJSGWMiSpr1KnDGnjtVQLUDvcoGtPNi6phbhupJe4qLmG+ho0vNxO3jun1BD
LAWTTyLg7kCbUqOjXkLFOHZAhGfPmvg4LNd0f9C8+Tm0c0FavYBRIP6rpQ+4iuwtbH4P7JOMIWib
YwbCF4UBK+lxS7PQlSitQPiyR4L3qGOUkDYKOe+bWsKgIjAqbCZv6IuEnHTqWFHyYkzAgPlRyV0m
vZRvLlLigzYtKdwZj2g91ZPGEwSfEsftgPGhpWiVgCJt8VYk52rg+kGNLyl8S8GAgimDmtTcwsOZ
Bpg0dmJeVLx8VULkuJUF7AH1l2ev5fPvZAMqnwTXljeRf5Y9See0aNSPqln/uH0z6JKnVApr1zFE
9i9PFW6j7ySpuAJrRWjt+xK0cy051phQj7Efj9nskE/6M7yLzK0I3AWqlbgeRh8orjwO70nXzBBF
Us2MsqlX5vrtVU1Yvgu1yJwTG/sNSr0zyaNEn6DtAfQQdjYtzm2C4ma6oMrfZs7LqcHJcLVm83Z3
n3pRGY0vdyx/OOnQkHCZGXhDeHM9V5u0qZe3lE2VvSqIKXg0T2Btnnb492htUDEeywrJ21KNdeqk
CbSSTOuzG+PFTFmnLneCafW/bskSo/UCWfMOjl506LJU7jowkVgB35f/nJqAEOY9U7nMTOCXSrqn
zHtWM1MRPY9PyJtgGOuRTkMMDHoXHMua3vF3tYyrPOZnpv4hM5DkeMu6NP4wIAfrAdjlAp4HAdDb
tec1WqvbDDlS1y5y1OguWsQhowu34U/mvEXcYcHtswIuEyGwwFirVjf29hrV+gPs2pgY7ykUqyfc
po/9OH6Q0Ubs6xvLeNttw5rtfGnv2M8jknpVSXu+vO9qSHBMpCNRhXaDtwRPYVeOYwNGtkCiHIOL
+ZbY/5ZAORuQkiFHHCE/8inVmwKugQoCGMtj7AlRL6uDx0HI4tHPy08EbeE+usf5oW1pd2sZtRT0
bJyK1KxLQ9KUyZ0Pzi08Kth57jKCWP9PuSsD+VMoXQWb/2peQMoVcMD93DLQXIJ58VUnblCpnunM
oim+4ocloZuiCjzHNLj4KfV41/PnIoWpIMLbyCivajUsVXt3zPWUx0g8YFm1tmh3FuLfFm6F2mh0
jWETVixdp1WicctQBX9H2AayidVuo/6ZVxpbyb9vxfOSYDvoIaFEiie3+RDxEFj+YO09qD50m1MQ
lXitouoOIoSEE3PyZVz7xC9k7kbIIzzj8CSxSO9gia66b9yW8unLXbC712/wqKx1jH5n0XEaO3oj
1kMOP3gbWVJIbEIXhutxp44QVDnfwGHvxzfIyGmIIwGxrYsEaG8yubscdcCxSuOIs7xHJvh7bAzC
kXXozjYNxNgDlLSwJ/raxTi7ke3DnEu9NVwH5FV+y8W3TFUFNO/jxwb1dA84VFJ/f9e+lQSoVP62
blNNsHTt0fO2lCoqK2NTUc/1BuxPC6/Gu9bdUsArs7UkySnKQcAHhca17P2Z/BfVuArley7bH+pp
uWW5vbsi1hA9AsMrb2Cy8bP0K5BxHIo8BefNcSuv4RmNDU4adOEBMO9L0FzAjAjiituHd2tOHb22
gGM8kc2xp0AfDdeRjJrRQKlPwYDcgcWL8ogELXs08ti6+hCsYHACAqju1GnFhalTxoO75OgNd2uU
6UXM/Apb0jpyxt9IputRwO3fl+BaDJElqXn64GZnLS7mDh6H/6lIUn3k3VfDNifoeg7KBMH9/N7n
Q/skLVrEEdbXKvuUp/SsqZLuz8YW2oW54jUozRQSX8IdowjBiKmczXAjoGrefXkPCD6huky233+w
PbaFYyB44yLGGP5lpnmOHCydQEYdgYntmpKlaw5wVbmZ31qaGftEGzbArG9H1sD8zo8k46oJ6fSS
mT4lB7NtKeyabO9/kdUm03FRJEr+z7xPPXEGvA548QWuX9CeKDl1HmDYS2rM+ZA9kQqmk2/yNWs2
7xVVzUYe5hkWRxwbudD3GRdWwUsWU4ennioNchMx9DTm2Mo2J6epWdmEuWS4TPmu8S/9uIRuLyRC
pJKxPe9eEuD3VBWgZAbFAMLw8l36iSKdecMxR6eDf6AQhew/qBuAvT51+dbPMkjdUeW6shY0PHxY
5SFy1JbRFBUf+qgUZZKwcDD7WHEJVMVIGiqMrOXq6VCG5ri1JsYmQBztBStVCadanjQvdWvrNtRK
rzigJSs1CmDQ26DBwAvQQARE6wzqzE7ixCHNg9B51rCv01KHjaUQ7NOfd4N/HTEtqkUmL8aRFWRN
OE9oxVMTRbcR/2awYRAVEbtImrnVJ4iIksiAyymWchQNnm22DrGNspUszoIJdNH6yVZHr+F+fxXJ
JAUCy4GN8b6OnQuaDHcSg21tH7+tyKhgDSMudknOSRzGbXuef01b1c/4NUlc8twp1zI7hXE9JRKz
7QsZzbddMNmKtyS4IlJ23aPUAUt1y3AU5na3FZQYzLfEhuzRKDj/jBL885pYfsJ1Jkrq0z2D+fFH
BhjXc+xHsZ7sSR+6yOOM57eIzQxrqO017g0NXriNe1so/rWtwBzUB1k/9WTU2Xc4Tn18ZlrWZ3dK
H7TjgYhFsoBpNJPZY9JxVhLIifw3GCkJpOlIclTyD4xIatKMPN/I/DRHf3FQpPSuxCEdnNeyfG5c
1SfjHC+I+tFY14diR1NjyVEaSvLPx5/PcR8We0CW47ApRYIayaY4Mokoo7mnxQ+rcdCj2QiIuogq
ymTwLSPNIPuG6gx4lAzHzt986EmBVcpNxnviLpJxQjBx9E/xDddNjDIds3TIHgT9wK/xcHtijgJ1
3CIVaK9xXxUyZIVPQAPLBQpY40irF41ptqEJxc8nPbDYQwbIqXljaEumrNj8JAs4IehcjnYtzzOf
lvvuoQtuTT8rm28VXqpkAxbFdvsLvtd5Lvtna5dz3CXi+9bQCpaJcKglLaeRVmm4/9oyDev1GnAz
nDSgbmZCUFrHPcmQFMjfMGSURCBaVJoP6683qIoCvyD/svtWdHGMRWy3Np3qYxZ+hhSMS+V2LSHt
BRi7H5MyxZBgwmV+VYekg29eYyjKcD5RdtNU2JcJyZIudfybsEdArNozBgHWeQ3pswh3wwAffDLD
f/P8eMqRrspvc1lTP4aPmaDcBVlXSP8/VXKaxD8ZrExR0EB+S+VmbqkR3q4DkJqtUs7gGkun156Q
iQMzi3pXV0daCVRFCDa4nXs+gzxBz8HaJ89PyrDo8B1ellx4qJkJlS0oDey1SD8DWcYx/Xtkj1/y
X+xrg4CMkHJExlME0qRclJH6vnYDt0hCoHUk6F/a+/Vh49eGfNJYhPz6NmHYa5GQ/qyzafctmPZK
PUEN0ZHf7We1eW2COK2TgoBkNgXED9l4kV1HoPWiPHhwGGX4Lo6BUxYPdd9f23YTu0LIaUg+W6h3
8SRCde+glhYI7OBx3JZjUKRazBxiB9H6aKVkP65dexS2TzJSOl+aVVf/y4PC9IEIyI0CnLiwwBAz
/bGD8hRjIjZfMTYWDnOm+YLEEuUs7bMRnk1CVUVBgEQa0z1BINbYcMhwWawGDmOHpsMmEY2k+k/W
cP5iojOuhb1o3La+R4qxQiUdB2Ubqdro/kI3rEoS1ohYPJ+Ynb//UNPGZtSvzAa3A29FUSjcBffh
6UmYSmgqAKdT325lNeyXLzhhzN5EgtxLtH57fYYd9myz6INphuWUPv2elXDjBOFBHvviGypi6Js+
vuD+emx03ktPC370aUkJNFOmwTHltN7Hydhe4nXpWUeMjeNZ6rc+mzQizN4XvK0dEO+giyosRMVG
pTBUwrAALdeM3VyltJAdSsyC9H0KNf9AeO7Q6ypA/pNHsafy0oxL2lZ9dYuN0Tzvk3x2EevfyPvw
9VKPwAQeF8pllRxoPNMygrMeBfn2oaOSzBnTTWdI0K9p2dR55ER0jrUGeoz3rV9enOxj4abo+5bf
wfRQ1HiL96QhEAWs7Yqg9tch36TYGajItjWS3R6notu4Sl5Ctv7zyXZYIpXkCGDvd1pv9tazDX0S
PG8iBSu1nbnJPNpas4x5vYJOhmZYc54OrM7j/46SgMgWU2vOne1mgWX9R+ROccIQ5/LO1mbSc3Js
mi4xB8/BYP2bLBW5CcCj0hJTSrXCh5S4cnofbIES9nq+zhl6CahOaWuIuIVh25PJ1Vt5TLLfEDtI
Wg9QKC9tqINm54OG+gPQ6hSmK3n0wTxOaQUC+RBYDL2ypzk5sm951SknLtOiAB0ejOrVlUlyepbY
gldgy/XvBn27oN0Gm3gTvaKLfmHnvq7nNYTw88B1m+3posS0yop9B3K30jhpjpaI1brmYBjQrRkH
4B1D8HMNO4vSZzWDnVuvAEdZ3SZQQMOfmEIYwEqKUT0ClBCqNIdIA2kti94RBz2FDLFqCVv3tmyh
fJYJW8CDaDoTMRG9axg2dmnQfEstktlNlAuQwyelLC9iqFDDdx0T5XDIj9zozIdFURunMFgGIHVh
8k9iHZjge4vg3ibqRG2zNdq0IQUA8c5u6E/I2SNuNAiLw4l2iCWzIjyhXqkg+4KP6MKiYA4YtUQZ
LOahsnbZrIx6dVq8YE4tIEC1DVmKf9q716ZmZT08AJUNStau1tARtopA1fr9skys+H+krg0mNllV
HSIgpTmusIVnfTjp8lUxzwG2tBM4iJdufh8RFn/4cJOS0dYWazSvVYmOZMgThRsf7KqQ/IMT5ySk
TXuFkxhpZAh/zl9RoDWZhnl2TvCYocIdkh/N/1RCp6RGEGxFPqv3mzL9e6zb84J2d3xhK0lRLYGH
cKuwK51ECIi0Obo45bqRVEGkZriJCDOOCeQVoDUzvh/TweFo4YfdeXQs2MZegcgpnFRWm1MBNqkp
boEUensn4P87bxH/hoz1tsaLyE2HobyN6JmzCKLWGIqRtKqFjYiixXUQLBz4tPssA69qOvjlIqpc
ExJDXbLFC53Nsuk80vbKMckLs3F12YF6cmHOGvqGDAaFHXUq3YOK8DgvVYEAH6W2U/cggmG4rT1j
XydCRck7ejDwonB2VYIOQkqEJVVv1JK3r78H5RVDLZR/Tdt0jC3T9gUd5vdPLtQeR5ut8YE7DdGn
g9MhoHOfN5VeKeJuZy4v4gHR/WC4hTwZyOIdf1o452nPud6Dq4v4K0lWf14yFh+hg/XZTSozFOJT
RUY4utzxharyAmRXuflv48zdqUyS668RrMghnP8tKYzAwPU18wese6kfaTlVH/royZRzBlGIQ9fJ
3DrsNoabGyBFoD8vdxtlWcOQgz++5dCgb7UQ/KDJ3fTBt0jOznKTFod2uQwoNyAse+CsBH9STrrI
D+LdeRVcTew3/JHLdlTQE05W+53qZ+YA4dLGDm8bjtVU+QxiTZYJSesCY242WGlEdH+ITjOhRp3C
IS8w6TrZGatNZ3djNCYpUoX6ORrLwnj6O0swTziH7+f400ONDODDaOz3Zx7clXq0CYaoz/L0Jp53
QBuJTkYPrDbqHw20eN0DAEuSGxbfN9aroLkIWY1jgeIglctLIBWc6FkIbkP+bi0SZ9iLG1sC8scs
RGiCiGrzSrazNZNF9UFjw22ONDoXtMSYE/CUEfIJEUh84A77iFtskFesNbJU0V0PzqBbo42JRpyM
j3JLnl/DyAtaTvA80q8fTJBTMAiox73lF12QnEtktKk49Xiu9Fl1tCGnOSf/sDsECIg7zle7PN1m
qn0L0oaMhy8cV/IN6NYCj+i7pf5qTjr4soDYuDe+eFuiVyq7dYLLbn4YW2hBjmHRU5PRBoZYpOH7
sKry3Na4YERlJu48tUjGFioQR+vZF6qYNKK8pfhi7LB09SYs9ohiqWPwVbHtPuQvyRYaxCxFJEuc
tuuAT+Mt7g8VZ3DcnETIx+NTjkeo6z9ii3H0PBrPqwCF6QJ4+bMTh7UqSIugpVdwVY4B/94UioAu
8yPiuvp5I/1LH47mBaSkg67uhYugrT7WsoAoKDnwlRNUd4H5I7oJg72iJ9SVzDlc+xpESM1dYKmV
c+nSrpVUnzGe9/Z6K+3YTxrAao8dsQ+k5YsKYxiLC/W+mjWDmhkZIT6vyATc8CA2t2eQqbXrTExx
hvRxujJ9+6kXSqJImfeDGFYywnh5B6wAYh3PLmALvg2ukTSzYI6HuViotT9/27gbUD+TSCAOO/54
QwRb2XsfXE4IxPCQcVUmYlXWGrobyIwRI61O8UtVLNovQ/iF+49yWmRxet4cBbxjSirvRiOIwGtK
Jhdp3pAZ4y/N3JAFrnBszW9+3Wedc/GpJSUOpHVejHuJIvyLBDwZ2iePZuvi7yQOhk3yUw+rE3s/
S/x2jA2jEG/hxKmVl9qHICM42WVSkUEhF4bNbZeL9AyVGW6h0kAUOXkWvT21tOsBEvSp3dAvV8W6
/T4YZlfbEP0vv3iznWKiPBzMWnDKzUSTrDplN5mWdH7i37NWlUWXa0VwAYlHFIgabw2yag0e5X0x
KUnG99KkeDHeoKhJ3PFzgpE2mOMNXVIlBqa0AMT6/8u445C94Uro3AsQeHtQJTPwlTNlbEPjXUwW
kFlMJ9ecemrXQim8EI3aWBVmUJ/4UJ4hTtICdvoEtreMi4z6bhfogwFByrN65H7MB6cLQDds3tiC
bB1w+yB44krc56Ip+T1933ixtk99QSgbDggkOq+/arrNx5ZeXT7E74nl3jK96qT3Yc1YYSxn1Kcn
683RVcgHzXcvuWiKjDkDKPCTAnOEVOQ1LECXgTfMqMbJ0DaaNuLsLrQ+b58QIepyZ/bzCXsQ3/Zv
1V7BjOv1BeKvTjxLase0DDu1cZJDX28FFJqe5MQP1vZB+Das6+KMxmUyhWvVW8lfGiZlKwAj7iJ0
SBQtTr9enDLC4ayVsPLJLED3KCIFGVok/JFzxJuFPvJ/mp2S6iblII4F8gNFdJ4UBE5Righ1OFFU
/cNsf8KtQgBd9BlghWNSNBW970/sLMVd+LtRJr/N3bPC5gffB6ssoMVqkB6HHw9yeEZ8iAvIHLw5
b3x5qMtD3hK8CFJtp2Q8eL4SmHz8KchpiDZB2HjzI8XwIWkiwPQuDl/benKCeLvGz9Z2poCP0HNi
FYxbReEeQrUCtI1JOyMg/Fgmvp9P0/z3B6gDzUu4eCiPGp78VAGrQHNwud9c/THyelXGOYCjUv+B
v62Sk4R7g/QAp78MBqPdxOGfkB1v6Qkt0ct0KJgx4EN/YMFS963FH4TcPCcFvpafITDG+0P5avRY
TnJq7RrM+yEtK2e2xf8/gVB6WT2cB8R5cz/wGK79EqwR6ulaKyiOhiacPusqMjfCA8rt7er7AyPh
72oKXPggdPGzMhQTncA14/D0mPBmQ42z1BNcN9UQJnfRnEGein+2ajC3bGthkdG1Fc9/wrQNHmrB
NqbKE8Nvzv0VWljOs3vzreHDB3YAwX8ArpDSUE89WTvhCT6IrEU8xd2zXJsAIR5bXB2bJCVxqZsP
DuNtB50kXBDprRoJ2Ji5rcTxBgKz7LQHIFR6tI84TAQ0QbMat99qSBg/DNEtau741kzhwz1cqO9I
ZAoPgdqjgDoeW7sVtBc2TnBhwK1DDKlsRvvbaXH7tp0CvtEmiK0vDxJJRCdaWcYo2yiTiE6cGe/r
JDCZZ/SgV4p9tCHEooGPSGpwzX5YwqRzUA5lkYtK+YuKuLeIQKj6/PhMSlg5W00htn0H9gmxLXjP
JvWcPGhfpSFsZg4tFHLsp3v1NgcM37BFf3rQ7C76ySqj4Mgu9VCEl2a5tQLRY77lky0oCHpA/BQX
4ltXDNsAe0DG09qyHpBnhWbCiirWGEeCyoeTi/Ze6sKAsnZYjuRk4kjz6P2iA5efBV+cJoNXfBPw
QbDj2qGXPzuguB4SqTbPsJms+pD5iYq2Tq0keVID89PKa6hLJMam5Uxty+6ppZaEj22T/dzwMAbC
1HqNhnrTOc9pP8Nci5/8HyRjpbqtjKPQtJj3GBWAU8mtH/lL03QsLVOTsFLTW1IVef7E/cvAFUAw
6+16GariXqiCDjEbZr8//daIBf+jRWuhvWx0ix5oiIiHuwf1HExSClU7oloe8eK/OcMSzNVqPg+W
jXFUq0FaoqkDH32WyiMMtVHb9E4q9EEXZ5SNwQYXEjXhEmYut91C4Zjp96JJ20tLQrzKlXC7FWfl
PgoESDDPbKW0sscnozd5URce30U3Txlkx2sPxf9oPA/BJpyEU4QSKPAae+OmdcpWFG8D8MkErh98
ytCPO3EyJCpICxihdnYIyU+/aMqbfGIoip7L+7Rc/K5OnoItfhMuY8Ur9R2AhMiv4DQJUxPtmO1b
DJTHER+E5tWWQj7M+hdWz8GHg8wtddSbUxpuyJnNM5N+4bIhUIYY4vxS+nc5j5UOiIvd/0pVUKVd
BhDFAhTiEuAyFkxlucVkcEtUJYfuTp9YOt1HrW5fHd2KkK804uU9E5J4GVA40m4QMAH2JNUEdGEh
7GRlvXZrBKyeS43HLkJk4OKzVRhGWj5S7Wm9Lxvvrc9aeD6icPDHjDXNWid/ZNbP8BjF2bPO5GIi
dE5xW+9kUleyUk8h9aaC7EcqycChzry0BZfnq+URgixZruSugXvTNtUVAvlYs5K8qGL4kIfgouCI
x/K1cICje+3/2Y4CPt4F5KvEgtgJKLdk0plW8fNdIC+yJng8aJc0MOiHcp3AMKu1XAP3cvBkJH8G
wpounL1vhDXkYprnLc+Ceu+7mXjOVqOY8FhnhgKEYZ721SSLH6Sx5zQKNAgeisMlbGzUU3xHrJjf
AaN8RL6EWXiwzxAkZN1pGDbybTnqxnAbSDem0UNOKGLMFG2gsULxF2Q/O5teUZEMSzaslrqs/3DN
p9jcdWNS/jgRYt37ABMF/JD4oL+PIfuZuEfMjFZk2CfAIkTG19MxmdanCBlVQ8XQRKgL1cZvoZ3H
f8Je3/Y5ARNcARF7UNzV4B4g/iKf5NH3wJWP36OTg3U133sXEAPBoaH1S5+v6Fu9rHokQGLliMHc
br2z11CLKi5SGiCKQM1DH/atufNtjapew67jKaKJrf7ed0/xcDy+2aaWnURj09LyaDWwZp0dILXM
orm3MLsil2yxc6rX7nCzwCLJTeFuH3co8QSn5Z7W/fJ3G5+dS8KZNkrEFlyWtehyBa5Qo2+PQjmI
TIT0ngxD65kS345ayOSHdu6BmzSVlVgTyycZvG73eSIwcC7ckmKQjCMBT8jA0f6/ksmHZqK4jSkn
0R6yCt2WybjJiVjdxNlyE4wzRSSHkXma+D59jk1nQtfVdB5GIczeQiQe5a+6FV1+oFQhV7DpS+MX
IVKcTzyrmR+TChXgwMnIkMW0OAYugxI6zSGosA3yx3Ss+vrb3pwfuqQ9GxCX50QELioVXhWBWgwd
FbF44XI8brwtXhlT2SDadw8PhkF91OPGkyE6SEGXnXPJiQHkVfSDUO9pcMPFRMNVw+Wx5C5/3h0/
aXzK29cvorWk6kTzVCxbgmjdIFfI4uaWGGsXyyyDx8X0f4AEc+Av1iFR198SIHArR060jRNJdAAE
fzYMB1icnsYFUw21b7vPmpO5C9i6QreW1wJShCwYV4iTraZfNSG2Va879eHjBBt20e2xoJdp+8cI
o0ZFXvJi7Rzeq8fqdN0ST5Nvkqbdv7iMoZv7JdkIQUFsikJzAUwixYaIU7lh0atuROPqoZT8nkov
fjqwV3LCQj1EBlyi/++NeGVZ8RLNhU4anws9cxk1Cor39A6sqPl+NHgNdelkF+OKer8XMThaFhJt
qxX8ma5lYW90UAplWe1ArUBkAQt9+cPb3V1nuNHAbpH1WfiVZiW39DjXXAYYg47jVzgsyXuGecS1
oyXx1f1iZJOoIPGySsQIdqEvgw0fg2U3rc4ZLYlDShDCUhDHC9kbOlWL45t5jYeUBkQyCAVflxfU
zPnzJKo7NlJggsd0kgBoSdUPX8tugeovTx6zENp/V7j13MOuMZNK8TE9kWBFFS4m3vF73wICMCgP
m4L0lC55cdt40zFH76Uh8vt8SQPsRb2tFcQ3FmFEx9mMuX3X6SF9hm6SAHem4Cf7/IA2IbO/TQgv
P6g4ppOx0L2TqlI7XI5cRlBH10JYMXZ1FdYfg6wBR7+GvqqkRd+/DoXEVMJffkun1rOeWkfhup9+
lKwrvTE6RhGY7jPkBve3d+3IIpS7LTzl1CINiDUSiwJmrl1eRXLh7vOsTGcWfXFJ/YS8JrhnbewL
2jmExjpueT+1l5LSpyAXS2sNgVeiRWkarFLMlK1+rKTQRqMB650vu7zI1b+a54L3qONzcBce4T04
DmwhDI0UxtB4GkuGf3O5dwMbxCaWBnCM70Ccp81ceUd1NU/xlHtiYeFx2TDqtuj/Yv/lphDPncNZ
UkTYdujtfqwPtnXjZyMm6AK4J9V0QRqGF7TH7JUnpF98pmvfGTozpoukmgJlG1YIbdOo4kzgoR3u
6uWyeb08nXKvRp8trKba2/PASYYP/AdJv6Rc/sNYuatecN8W0q3n3afoZVW1LwJJSbvMhGQzAlHw
JPhoe8WG1QgsixC3Tn/4MT8dYAIbY9P/2vCGeAMaUI544YaKQB7KJDL9bjh07ZfOU3quAOCbjUoo
zpl3qBmBzv6FdUtSvXKPCVEoSyH12Ltjkyfc80hsiFCJD/2Sq80ynJ2RP+T176THMyCFF3TAJPIW
h5rv6eSPxxZQaAWJEs/3exLyfLkU1/urPA6QfBjOkIjZ2c6JY4NprmUsZepxMqfReaCtxGwUBQt1
lQgrqIirw6aL9mF3AS8bcHwqW+Vo6Nxnqr2evHy7u2SXEMMqn1RgCcMyp7/DMG4/u10Ig7Fy6MW4
Ilc3bK++w1YX5qf6xiQFSVetr6ZiFWxyyPnB3pb+BI6W6jTexop9ikPm8E7fKGAL/APlerZMqKps
dmrNC3vSTjO7S/IW+qcPBahuvTBhuf5J3YuR1MvnTYiJGmK0cKlpeNNJVAddP6AtoLYjLqmn69dh
jnL3NCW9BM2v4uCVtL/hqMrAOLgn15lxR8u/AdJIFsG3wuQ8f7y5RrfHu66CR6V4fE8Rz5dzDRRx
QAPV8S2DOLlccxVa0kIhXS4SfkWS0uIxEPS51CJxHeEEBW7z2Mm/Fw/f1VbBIEMQEnEKAzhCrazk
WihefoxbjAq/NmFK9alwh9wLpUQLBU3cko3aHox1s4KXhyrxRUk4v/juFLFN7DMYlHnmiwRAdxyy
myU3eSp0tvZCLmlUiFAE41iA0GDfipU7sVy95pKYodMLzV8Py1zGp4rmI+tcRM80K6jV5MRJT4nP
vFKYLBCKn1uohukxWd7uxuVfTV8wN3oBFQuBr4h39i3bQrK7IJ8Fyn9wjLiDVU3pWtgRfFLv50ZA
kH44fiH32EyoQQ5SFzhg8ZH/4UqL7X0h7KmTRZyrjl24K9wh2wVoysqfeMwrKshIOlPYOYGsAiRF
ujJpc3+O32k74dgBkDo5gY7jZrylTMvhfJg9TLedZ2yst5Q5yic1/PyUxcJ11BLegHPRWihO2zrN
gWnYMXrw5cz1dBP3Qg43+Sx6M8FylZy65OUsP3qCY+tvfG2U6Fus/qBn0vsc/PlTxXsnLg/O4/Rn
9TM7efqbTeresPcXmgk3LpslMVUv/uWY5TSvzirKXhKrrFsKIc0XHSNCKwSFv6ndLj2B5aVRPfAF
o/yl5nnKz3oHWGyDijLpq0Ej75RUGtf2Zl9gSNeSWK4iARgtr8YexDmmmuG9iH1jf4NtSu4y5OSx
h9GqH5o8VyKnyGrhOvZl3HEOGUsBzcKETyBBsjUGfedfOiyo5Qg7eBG2v9M9l2Js7bUPOZiTcgtG
wYZmO9BLKK8zXL2OpHuQmrdV1tTzMrE0oyHt8HQ0sob2XXPEPmQpAkHmcqVcyFxBQTNnhgbGXrEW
79XJNeJsNBSX3Cnj2719/sRRIAi601jEJLti/h5TFlpAZ9XCiT4wOVvC6N9rmpPrQlzcgtbCf2gx
Zo7k6VXOc+vSgrV17WfTWJje7TESimNkOcZJesQxid5fSbiE80ZSbZmf+jK0TFi5IDH1997BvwMQ
0nMhdHuAqVYKAgfoRRgr7HQ9ZvPZpBCjZ/8gOiQnZ0otXe8W2JS+DGChQL4T+5Zuk5CDODSeUDtT
MiyqvDHMr7cFogVu38hXA7iGO4YCO9KkQsnFl1rtjPDCfbjTkwbY5ECFFHLbweoRLDZZ5LeiuQlo
NN+cMXTvBmkHNv4pEhdMOBI9m3g1mcPj7XRMhEz88XkA3hLTcuqFaQFE9KhDj9aXt2b6CFwOKBk0
6/nBG2G1UJHMki6xgMuVnTdmhESP184+qU9OsdwBP6OzUzm7jYcdENIgmgjcIBVmQzPPXLFHwcTy
q32OGr13HU8tNUBZ2HOPdp7EnlqVG6v/48ssKnF6h73cPbGi5mgm7Jmf1zz8/aKR5BJcjKWp7bFA
118OtcRSWg22ue9xeZU3E0wlbISthj7BnPWXJ8Ry3dmMU8D2+SJwKInEYfkXRz7MlmSCOG60ctN7
BW+MWmT6EBZojK1+FxJSLd9tLN7jb0MKupK1a2XemdLbjlIKGSDcrC6We6+n4GLFgYDKhFFwe07E
hOJgeqQi/hAVkFvCFrsfIXDW83UqfKHr2PbTgSWMvVmCQyL78Y3GDgxmUeIk0tHUwdw6vJEKx8gn
mOlxBJbKYOV2KnjlQcS3An+o0ptqpqgwPK5RkshziiJFUkcQEmugAju7RYZ8lWwnnXAnx5oWVuKf
bFXQHVA5zQD5sWtPiW5DsNC0DXxdXhU/5NwXV7EAdCc9rNvzXBY4P+En/P2bS9bERcAQg0fUzoEG
jqXJQr6P34uThlttYzmA1qUMIi/M+FAMG9BhMAGts2901LvG5eZEqg1vdpWnql9m2Og4f7hhD59b
AZ95Im5uFn5F7GwFR8YW7YWlAhSSP0H09U8WBo0WVQFrbdffYUFIskfFRUTHrSuiBd5QwS3NX5C6
TaVs8BBjOErjJjGb96EORhcOPI6/HclT6pwxWT/je6uFM+eA7sxHQbNSXxvua3Xge31Asl5XFU1i
0OiRkfN7ny/p8FPFvSIaW6qwe8xB7Qs9xmE60NTQcOvIKXR6hgswRgi3+eGW5QLu6ol7EPWHbSoD
BXh5nQ8vVvG93rObLeHt+EW8T1Ym1B+xBFRz5v5jrqYYj4B++kWS5/WRLg7hQ56Pn1Hq2dBttJtX
vaKvh0Ru9dKgcHesdLFlzha1qnXzCim+FUXgDEbbzd9CEQDnSz4x9X0y3Dxx9iBoRAoDcyJg3Ahn
DGCPc4vzBU7AcOshdv7Qz7DlBM3CSx/qp3PxtjfXOd2sEfmO2MhMo6M31fTlgkxEedmS5d1iZuRQ
l8Zf+uPDjP4KXr6qXorwa7MQPgJNUzf/edO9iVF9b+DmFs11hkpTNoJPCOEdsOxR0nLXNYRnD5ly
bpZ3ZhX4SYgRI56cKrwRVCSVDMoxTMka0no2PCNmHp8eJIP7lsQwUnNbEEKtckrwq8wCgtlAWWd9
yJ3NgDFr2/+44bJDnOV1at+XPeQzPhrj+C5l7ED8Q9X67DrqqUIJw3XWrzF++XEcwx7V2HkixvX5
lQ+MC8Vl5Snvvc1pnetw03FLoiLsVCh9Iay5MSsjnpCUW0diDhz7hlAZ3s2bCleDD7J1R6G7Vewv
cadznHwcjVZNttXR4LXjeZsZh1gfac+SfEMOiDgk3OVWOWo0xqVPk55N/ElKKxe5gbRLTwUgVIfB
bn8BHDxeH82vWVtp9FynUFMMtzUB7ResxOrBUqXpzrceOlkVoNCRMNl55MZ1P163N49x1iT31k+e
ns4O01RQvBByxTnXA5tHDz8H0dVYW33r8imQZNS9j4jv+hidPU+N9jkPz5lRrRwp3wKHHZN+J+bR
fpUeJn8LsvnLstf7gNStQmdTbiL1Q1sNRfD1Bk+xx1wh+nt+hUhT7LHi5WEkt+/YfqahJWk7U5AX
YSjur1xFFAB0bcGDhl9ubgoQhQcAxfvNXF3ZoYuz71s7lyteKgiH0TVN0HJVmQ/p5drK3BAydK7C
r/Rwv0QVeAU5ECW8G6MfWLcsHumh1zyqSaKzupFwYF706JCpn7RNYjfZDEt/Tx++Yo3Qqs4qX6Cq
dA8yXqOwnNWoxacRtJ5mMEUlaPxLIkxF3cc6AiOy97tx2urLVeE9Sm1AcpZ/pLPaC6cM7aCC6tMG
eUoFGyrHHSuriztNN2pBDO8qbLSwZApy0gxE/xWOXVnDoGIcYe5Dwuqfz6A3Nwh1kCPpege6CvWl
4aNR0m0TVwacrRZIHawOifMd4Ka42Www+ErLmUrBXxMrQk5V85abBzGcw6rUkdq5ERgHx+Nhie1L
WL50Q5/VC6VsDL9CYn3z1edqnu97jKu6RH9tFvpDkWA/FXEQxvOo35RjeMGQdJ+dEJ59x0vxGMug
RAMvyrrwpTb0iVrJIgPdXg25V52rEGPyfgRWwYKumim3AnBtglRZRoI722Zmuj+WjM/JthkgvJGk
b7MNJQ/pUKwlV4ICkbuchhHIKjv5rYbIZtirvLico1h5vhhcVLZCxmWwcKoIacoCcSElHiwCggaB
Dlobm0JVfcD08qKxEYJTvnBn33eYI0/9PAVQNOe5p5yv2ZGhP673xU8hB/6TIfbSH9pj/2o2tCBo
tdqIvLem1xUsOzJGdMSmvUx2BIDIpD930dTlMU8FQ1HNBrpFJ3bi3ei+ySbD2+FAFbGQddjpGOzH
NxO/vT2YTW6ByCmbL3VRb7QLoGh53s1HJgjyFuXTuBufXGBkFlTEy5M+TpyXGlka4/9vjTVFfjtk
gGiNWPnvoPrAAIXICmOQ4U41WYBJYFi9xRo0rx2U7ON66aAu41vzW+m2NTjPyzQADh068CVfa/xo
FK76AhlXxLP9ONAEiLcYcND9yzqtzNMGhB8yBq/9dLKkgdzdxFhh1WdWhibN+KYZVfp+O/oxYbdB
+Hn5H81JXimf/i0Lxee3pH6HMXnv2ArtVPjnLv21Nn1WZzEdsGCl5zUga9uDQzQ3eGrUM6FPmgeo
XwzydpLC1hynrzBBqV7yOE78nK0PySi4q+qQI1xoZmZkDvDegUUcaLWLXZtZc/ZgPggnSKUDX7yc
xJQ1ZpSkI36UDZ3uOgwzgvE0HVjjYJQ5vDEUOmQ57GK3xOr0HToSli9OtBJqy8VNx9SpsgndR9Mx
FEbuT8EClKPoEyR9Nf5Wk9N7S2IXzWnN1r+1jOk2d2ifTS3bKDIHyfker/rRR+cZCvI/cESlP3uJ
TQf6ZvRKnAqqEYVIwu1CqilVrmisdoQ4EN6fZtCS4VfCa7x64LMRTE+XdWOe8h7FeqQ/KZNHzSnX
JhwYVtaNFZxVN4KwCehvKQ2oiWYr14vLi+ON8EAto7CZnx6nXXc9oD5UuRKJ2H5o+GiZOGkqQlUF
gZw+OnxB7Pet+vweG3II7dLuv1HqRWkCOL0Hom4IBAxYYuQXD5vhUKFpX1N8qeiKifxDji2m3biz
jIrVpURcj+3/MJaEz0wuKpy37fqQn1h+hWZ338ckK2H83VGsbYJwce6bnc64K8+2CQ2GlzDBOqXs
BzEn2DlmmqtGX+cf416UhI6FqHq4Z/+k9Aw+rd75APFeLPut5xoWpKURM8JgXy81ktEMYcoqH04c
pPLqMRAROL2/XMCt+O8dzGHeEjj4SBCwP8EiN8ebzA4T81LMPkF5MhQNR9AeC5D1myk+VqnklXWu
fUKg9N5DlPPwELP9QnUsbzWNCG0ebl6SUpUFY3awEq98v/+l5SJBYlPSLIlLPm3FF35vtXjtUYRA
d38/27lSJI6KAWXfdFDXxwKb1OoRjFJcKzA037KQ9u8B5Woqx65Rg7o+HWUpm1d4e2zE8N9KpYlp
HjlJ3f1kleeq/LQI1inG8UB5Gi0BjJ1PZY/zIyB4zWQISh+RF8C6hemUc2RczKJQ2xJ33x+KOtLb
mRof3q5AMCJBhm2PZT29F8Nv+Pquz6kP2Lq1CJCGecCROaSoHv8XvabY6AghCRx/jIDEQewk/PIg
Nw9q+xDkZFwC5RIzXM0szoMBJ0YKXgbUojLA9YRE6/Eslhk0NPJDz+GW+kAcJORxQswOWTiPNxgc
QGW221ROrPT7ak87kWBJ0txWNRdS/4SrHWv1HmuhTmnc5IY0Fc0hlKTaWwf6rEMV9KecW90dcQ/8
UTUp5RNvFVAKsb7iLO0OTrQfsgu0ZHxFqWpi7lxXW9usyU+tC2lvYF/KSi0i0EZQLkzjP6CWkSZe
mlf8F78d5yl4UXHNwyI9rg1OEBkZOjgWSG96amuy5WlpCUFawSZ50+CdcPBev4uoYBi9y+0mD1+a
hSejpi6y/xL1/uW7d7d4oqHpPoZoWXl3C0WBhdERvt8SSBhdk3sDtU4qNALGTukxHJOWAUvxJipK
cZEChunJeXDJT2Tx3cTE8u16M5kxBd7+38I0MJExQ0cdHlxwxqnyVKliJ9JwGtvchUwt3PMnX3qJ
RyyMQFXJmCt+RUB6LzFkgKaA5x+EM0snEaupGfdV8Gy3dzDXMgapBt6Amk9+BOQJglVONDE+smB8
c7JQwLczwTD7Y75kvwUQQ14xQhJKPH3Tg/fR33VvdDqoUju4dHth/FtN93x9aYQzx66p74cf+GxA
Iis5ZMoIzMLmedG2UHDP3DJKYec+/Tn4d62TmF4RqjfEmLH0K6OArpCjmQoWB1hlQ1VcWvnacnHx
4gerTOQnKAHP91HN3pJgUXKkBQm7/4zGKQUN7mUcrpA45Kk+MPFpSxit5OSK6ingCx6kSu0d5Nb0
/4hS8HkGf+CGgKiYx7gsq3diAxe/dBDoyVaFW0iI/Jvp4poAQ4w6V2FE3PxlE8MNk0uB8dQuhm7I
cJF40lUpR/6qJfsaxEBekINQ1yTy54fXpHJB6ohNJUg+lt36y92wKfudCUmdN4ukkXhWWzcpQZdk
IS/yqgq0xe+DGzod3XFaw2PaGa4ZTNsO53u7Yib078gOKNTrHfNFZMdAKw0DHCidEkQVQgCPW00s
BczFUa09h4pQNcjaLRUI4V+4oy6EGuH4/EdbNXIqYILDwp0JzenAxDuHIeiETD1Ucb04Kz7oYGdG
b/O2rIj0RfnjY30OYRsm7WUeX/Qh7xeYv4Pb81qiYMArVdf6iPtS/dzWsxk9MMjSDMZdpJ7WfE2j
zFohAOnZm1mVM7LXAvkyac08zkRiI8n9RSm98A98A0XjeAdeBXG21sua1Zmsz7aDbSdCFF/aYlNN
6vClIHBnEj0XOmfZoCXHudgRoupQUgGaHvzvqo/sSq8qy3FpC55W7ktFRvqORx3bqp1f0HGFfzEs
zRozdzasJQdrOfyGZSIy2LUXe3IY7g/lwWp68W9djxTgrpnBccJRog3b66TUng66gOBkF94LkTFb
Fm8oaDHCgy50g0CWL9XB94O0mS+8H8099Vnjc+vm7KpKPo636rVbGAa2Ozhokd13fkjAKeHv85Bt
exSQXkLd3E9hWOno+g5B+JnihFvmfSetRclN11fhRXx3YWrrpY5ph1dabfB16NcSHm6IM0pLWytf
UU6/D2KHnmxpYUfcKF9Elp3wOnI+LiXN9Bkd8MeIUPLWHlecNBMG21wvkCv1YtFIlOkStopu7Ovi
c9MGhPYT+rqQkB2Pvdc5PMS6dmlyIGYnaPQGQ+wcPRus85igga5R2tR250aJFsgQ1koKI/Ve0Out
M1DEXxBACDJpVjMZSqzNen57gfAdB8OGERs097SAdCZJTzgDpHGwr8ucG1I/enP5/hyG3Cn96IgG
3UeCjVN101/wB214abjtk/ER2y7C6aS8EUS4KT0Tnd185K+UjEvP/t5qey76E89+TtgljkL0rqua
mGu/A6+vxeMj36EclLq32Q8EHoeCpPUXTuZMU1Z3VowZPs5d6saSctYBxSMW7F+HTaPFFdEO4bTk
PbX1Eeti77smQJOkmRWdj3YRNKqnd9bigBYkH1m4LMa/5k4IGvTgd9O+r/LNlZSPQNRsVmixNc6H
7dps5Lat66XiBLNk6sTZrzME2vynML2ZJHvwHl/JEZ6T7pWPeKFSN5w/RsWp8gMojMcODVgmhHrx
AoyRKYjaFGJw3uhlIoFLXBE43L7P7iVGilp6qouuOOFMERD0z+wwSYT5B0U3uGvB2uXpt7MWsMZg
9P7cAXhKEutP6EqMd9FC5oLyAIr3oJyJZXqZeFQBE5pyYDfoOqOMUSbuzh/LGNm/YQklA01DcmLu
RzieazISl205qc3xaEpiNNYqGY8kWhpjvBG/iWp7deapdjdmMLUYdLMGGIeHWHgHEZNSIKvZ9RdQ
Dza8n/NrCsCpnQiZdZAU8tixcMPEIcJD3s3R1GGBNhvppumvrMJb+YdgF7KHpJBtWycsBjgaT1MN
ov4rZ1Cp0cyQG2CkR7wNrmjZzhTk2ufNTKQFp1g9Y/PrgIcsn2/yVMbtohaVD4g9Y5NUHw/HRGq9
em2m4yK3lcNgGRc4hFus1bw8lwz/Cq5IVmTNsq/7hOXn4G0GJ8AVu5Wq09nsmzbANPmsIqiuGNl2
y8Kc5306HvFGEc7+q4Nvd11kT1lLMDLS+auwSkukzxD5mURcN/7X9pTIL4iGRPIoeCM6BF/xFY1W
5p1pNpos/dR0iJGvDU5cIlrTrhJpb4vjinYsVTqvGtxxu47vy1iar8mB7lOMXAeW/NhcQzDwS1EK
c6sKVpydTe8p6+bkZEZS0slU8RaSrUZFoqoo/x4hLPx9yBsXI3jCJvaNJfRZ96QK8WlIYF4IT4k4
XgYtCcXnC1WP7MQNP3aYgPz0TIo76Kj+552dhFVr7R0kbZXbE+EJvLDJFnjhW5hSdRoAbGRBwQzl
VVb9z8poIG0ZNXMHXYeIlZpawdPtLNnvDY/c/ASENHUDAkELlis5XmwVSUUDskjMpgcCh+QOtSvl
1yjfSRN9BLqHN5CxA5pEgKDiVIBrwd+qJfpAMjIfmvLSZEg3ZSkzu5Ry4Qq6Oy8UDqE5i4BQfOjY
5qVwESTzq7EB7aAFk8y4bLdIG/tnKiPdWC0R3QE695bYffeO8G8pZwTxuh7inLAqOzDyGqFm1EKy
9bxF7i8tNcnUi8+Pv1ilTKRDdWKbAMJ8D1z7G+zeoPf6Zquk9Bp/M1v+cRdFIElaJ0lJzqhwnZlF
rqzuj7SclvMnAExIVcKvKyKFVBTAV1T8javQnH8Tu9dktYd7rde4pno4oV5mvsNmYE3gdZIx7BR9
2SWnwlPqMzqKmId8X9NhW6je3+vrspbZ2eHNgV4tKtsPaMgNa6pbc6MU1/x7RFpn9ORdgGHxvrKx
6NlJrql7tRTQwEb4hhKXMYXnnn8qgATGzlR1UjzOX1/ht5JbMM5kwTgUXZd2tk8kH221A2WTxDJI
jwyW4/vj/8UXzkH+Thx1BrPw/InlE5AAeFRCAdm0Kr7fn5LdfCoxUP8qJWmTIFf5Qc27CIqZosWw
KRx0zl53VwRguItidk1WR5UrfqoDVAS3cOa2iNpMa0i/ekjuzu0vHQrNbF9vg46ZQW+c1DKjE0k6
q59qBtpvWUZF3ZThTrULVgb7rXk9cvjZr1we9/UCQPlfx9OigWEaq61/RNp+vIpPBFZqYRW+Dtf7
+TAAJX9M/KjG4SyKOU9HQ+KpazyTaWxDt0wIWMKjEMwx6vmSlsBi32jWqdJjz0azD6fI2iSFqq3d
a2UTexNWxf9upntOitBB24BISjtoA2JEuZ7G6Sa60f5y+e1ez1u3vmzbrtEbtzZeWhTSAXPqCiD6
JlcfLeswbr7Z5ihDiInt0Pc7NaVxQI3iay/vumyHaLwZSAgyHG685ZS6y4fym3CSeBnWwKYE/JZW
Nm0LdRAr9a6IunAVElb8nvjb+/SrmiSkw+7rCHO1V7LIoH+GWM7E2UpK0XgczUg/5XPjG3fiJDVi
pDoPJ4mGV/fxPFv9sw+vb5Kd8rxR6eGJ6fMBm+5uuJuQSYwT5A82JYbg3wcA0ICsuJjMpV1pbpvq
Bh90g8A1hoCD6Wws40CKN9Mfh1xDkR4ELM2dHsqYxL8F2dHVkCHoQq9vaVwlMlXE4XplM3SdD+ZL
lQHkVA8eO0+jHH1+ssaSqBmvXzEJwXdXXph3GWc+G4kobDlCIZJuFK/QTJkNH7Deel0N61fmpr4+
6IShH/3OmA+irhkPhdKFJ18GVYADQyf5EAOyJwOEHiBhjZs5URyaSkjaeIxR+OnCcqzKYkYABAWt
TYSeK/ZueSwYfasgtRKsKizlJMxto787I1Sgt/M/c45OYHWNUx9txJKhXX5ZKlxCOAylXaJVSxSU
9+glzMn/yC0NpYvLIcv2aph3qSGezQ7cHNBeETNn/ndGBGSe9IXoeoqags0ouVwaRvvuiKVuspOb
Pz0CWgnIs55b11rvHAR1GFfVSxdv4EhxPM4lfZ27WzrwFYBtHcVxnOO2L1cKs97WjAkIQsueTlbi
xoVY+GRQ/tB+JHUCFYPj+QFcYXJBYjA8egk+189W3AIq/txo7UYm47ReF+A/9MCPGKz66qCTemKp
0rz5oQhBuaxjwmGey1AmAq8t24jjXpx6mX4vXRFID021ZKNMiivYS6aWN/wFsqou2o8Xri/HK5aN
xgnW6VTzz1WrM8T3K/6coHd8ozlvGxkFfbcJh1yGCrYWbpmangm2umelNr+Hl0+MHrUhApOsAs4g
5ef+Kp7b6NxgTww5mKvqGI+QhlFhXxhvh0yGzLMV37+fNfivzch6jo32CCBScU9BAnpDesMLhHCs
tWmFS3sFxh09iGA3oj+VRmlo3foKNuo1y9pblikDoyJwSWj8KBahr4cWiLFygIDd/pLZjkhHlbYR
EWgOft5nnjMv6RMeSNPpduvnqZm4VDO8oDLaOyH/RmqJiFBN9SgaNpLL5ZLApJX4Vz8Ut1oRdlTD
2/WB8QVw6Kgec2PeonZDZsrUkv4SAuQEpAfu4Sh7qSwv8RE2Gw0uiZL2/dNRJMm79e6jrRUP8R5i
0W6VMlcm4csPN9kgBTEzZApD9MHNd2tPV8rNzmTvAE+tUvMRdg1L+HBCgEVyna4dIM4O/KA6QpDD
+hXHLhK9BrxpxXIDkUCh/FggyNszyww5TDktH7DWvHsb/TwJNwdMlq24why565Ep8UrAiFHXCw2n
SE4RWCP8vwbEGxZK53pdVIcy6QG0fhfLOHDGVE/ki3l11l0c3nLDVAqAA9JKyrhI8lIEjPcecIiM
4NHlLXXMUC643za2r5gGir9R6VU4EDwuiPzH73lm1RG6xrbb5j3hSF6LreDCE2Oo1I1HXd3j7QuV
2wcw97fx2OFQvsokoJ7isKlSP0qnRpreavzO8embElo9zfRk0h+B43SvzYZBp5CcVBojjIJVEJYZ
hWl/tha1qy6Qn/HdfdT1yLho+34EfGwWTWxC16IZtbIeZ2G4wp5awwutz1eTaW752DHOmOz20SJy
j9mVj74Zu9dNhihMTJmXA+LUAnR+hvcTk9leonRPCz4NADzZUzm+OZmOSDrZpgzqEVdxU5P8MI0Z
8LE8Js8OK2yeEw5nPM8CWbE5jDCQnPLrWoPb5iFbQX7adJ5TiVxDQDTVXqsLow3c3oQI+5u2SEoX
7DGz+QQp2mSYkoi8mnjLGJ+zcHrZ1XmT+Slmb3Rpu6LH1KJxhIurWbqT6XiX9ly+zGk2zYTbpPD4
v5QPlIQxuxDRFy5NEdkeC9tRjVlmByY0a0g6Pf+tAb73zyJlVkjhtHTpZag/o9eYdB8SlEQyxiUB
RqyDW5AfQkwWvTYVspqsU8OUkzBLTRJlT2Sp1+uPCJtuZ+i/OCRDcmECwp7YKAj94r+UwxFh3rXN
h18WqonCohORBAaOfPy1xxGMaXt7UWQqbqVT1+583tiuyh9EcunkQaxwmELOliSO88m07yktEV5x
nf+sqF8sYkLLAHkXKzrTaPGE5GjtCmNgrhqEMMNKyogmQMvH9O8Ezu5Lg+TFajnvFerUBmPxcrSy
StuaMf15NkktbUtDYV+RcupOoxeWBtdU3DWS6exhtY0600hzAV4XS9m63GIRUmavUBx0It2C/pVF
RhEYZ65KTmZYsMCmqQj5Jtl1GqRjVJLN3gCfNjD1yK8zRTevL5L6gMfHN0qawi9D6eXEEbDRCXfj
wYjQpj1/dOD3QzBkZy4a6mFqTWOX2L5u4mmSmpiE5FnzJ07Az6W29AGD/R4BTxX0097Lvif0bMWI
zd+58xpqW4p4NOzPaHQAWxKAAykX/YKqE2bs0JVURThGIsreqFSZ9QWG8CQ/AYCtOWfa69KipmPt
1O6bkD43IHS/gjIigyKErO2OrelhZ09+90ha26hLqkGgfecFFML4zHB1dX/lvCjrcVCXP53TosJJ
hwmq8cbQd5ujvoWrWgFKjiMtilvgZHQNyif4wP2LU8XdBvWsTSaQoUVlbJ1G6P58oUIzxzcEMa0i
JrhC/npAl7P5N84Y0YMfPLkeXVBIZNaoot4bI5HfU8oLUzU8lWRRxrSwQmwpnW1ZuCg91g6bIx9Z
wh5tgjkFYA8HKO0PkH791WqVf6sg1kt/EJEV9/dG7hvV/cp+1p1WSflli7Fp6znTB3tTDg7hV3Zj
Fw1H0CgZ2FpoTXrR3fUYz4TX6su1vabNBk69VedsofGiPRXrqyAQmLDVsJY1VBTgY05QPYUcpv76
18q+wsw2W6yg/dF+QEJ2cfCORy3F1lhS2uI3ortx6bslatvQQ8VRnCao20VcYgM+qH/dxcElR++H
D2VaUVIw41/IcPFQP4neTNUjRoG+nKo0N7+/nntrfb1yCXXyUgxY7EP3R4ljT6LMkG2CqdViDRZg
gAI44RgN0QxyEDl/He9djffWdd/nv9bFKDUbOOZUQcBEB/iqzVOxLfx1QDv3GOCYG0HH3I800l+n
CjTlT1dxLhQ/sQUPl0Ve3qd6dJSXWwBu/QgT9wr2hDDA6Bhr3K6IumbD5gW8GRsW9x4NOqg6eDtS
IUYw11wnYhaCrQwJb6s8YsBXIRogjc7ss5a/bFZTpiCmUzAFyEkH3i0C0ecigjQF6vTuvALr0Ym0
A+uIE4hG+Py+/fFHo4sNfn/5TbNOc/T6WCfpzduVKF3rmAMsau7+jOdN1rvtASbRtHfMZXS4Jm+4
qJEDspQLxP/RfEkQE+LOsgj0EcsXBjII21jEqEj/6Y57PpBnObYo6GDc+l4wNRhDGILVzXgrqGyL
yW2uMK1aUZCfIsecvKvb0pgX/Bv+eZQzT+qqs5Xzv28W+gwdWD0ntPcWZmQc/FHMSMQEdZs0ifbb
HabcXf4pSvNeVJN1Am1gZ89mRbMZmUWibi/pWoFgWTaUFtX3s1mmR5t5eLM6DVnoluCu0gLPAJOH
fvv/g8yluYYT9KZBO03Hp8V6Yr94KqB3KQNzcJRzlbbBJ+x0N9lhMC9QRxWcNGh8oxwAJ3QJK8se
y+zdydo9W6k3G3NK03ajcV54kv+/8BOmNFq73C8lBFqVer30q2FPEICulF+kLmVg7B/HfwBN+ELN
gjFiVkG72epw+4I9Y/fWQ58tve1i932xx6FGw6zK6zG7V+IR3OEhcVC5TTUZUMcTZBckkpKAhGhb
96O/AaQogeHCZnwbbuLX1FBbXGsUwYuKdrKgAKByavTPzBaVV7hGUFh7WtYXeTR+XovKeXyoXfDv
lbRzX6gF3wrEHUMFeTJqhh9qYkm9I+QorylwCJ3e/oNGvmi3Osyvb4kPWpEIyzLCUiZRNaxm5qfn
c8trgsTg6CYnrmlBVoYdMYHnjn1fW9T8Xwk4tnFkTkVgdsO9nJYRap+oRNlvOPSWe1V4cKMxTDZP
yIGQomZuA9J5q2+i0I/DI/ys1zinqTtUbzRPPmF1rVS/k8b1b9NXacscel9Z97mz/2fjxB41mhIf
eU9VpfW4/v/r3EL0kqjJNKRi/XmR4T0D+yooYIuhgk0IY1ikbtMOKTCFcDbdvX1DqTg+f2UJTmkh
sYm9BjWmTbv15JBTHX6k/gDj+KM2TZLA0Op4ROgWszM/InVTz853bcpbC7czCUJGhGDY7FP36yN6
yrDEy8aUcsgNrdHM57v9o2VhK4wdGvLhTFSJ5A0UmJU6LoLDasa8oFYSpIJXmZy497Xsm8co+D8B
SufmwD2LX1PxUkDXXbBVAHyFC3PWIDtA9HfDYp0tEtbFGs0kPaZTLCe5Km/1c2PqL3IH68dNlLi0
STt6cbRie9RXg1G9HAiih8HjnNjvBaOo6w982DCTMhAGaeI0b7J8tTDqH/XDAC8IbWBSW7muGwNm
ujyR8kSb9XZgSHcEOwxebgA/2NWakN0mrgtv9BQe6bCATZCXEmW+nn98InFKjeuWCzwTYdVwlSpO
Mb+IVAdyF6usXuqIIqByLlNX6kC4R44Ylv27g/Oe9Me9YNob4ztJGxX8X64mmw4F0eqLoly3oWIm
+IP879Ljk7usnD3pFLcsm9aFnqzZio9op7A7fYO4ytaMpEfjjwjSpHszskQprhomwjcjSmLdKjbC
FrxaaPrgcIdo3AGBj7qyz/xJv7IzPeR66w/oNRjqRp/A6dJKA7L3FAwGukKXT9LsVONsQDtNrpCD
XsWuxvk7JIYFxLf3byPQwTIQQ5wunNcced5Qo/jlfjsESenH+85ojPb7gE9BBzeRerqRpbifHMHN
v4JXpr4F4t0BRbEXoqVlMqOwWf2yEjne9ryvtW0omhFBWhXhmq+p+bdCxL5HcvCqAw+ThNRRGBS1
qZICmuAnysnr3jsAd4+Zt9tMOFpzYKJ+u7KJbvom9kTZb2OItUzRCJaLJvQvy/r+zMKYDoULU3R1
7WxxMfQKhm+z++c/8NWm42gKQJaROMtXKmE+YNBSUr0t8SFNrFHIoAxQlRRyV28vIcHBcqYh+kIS
kHvbRLz/kj6Y5rdWNZqlcgEiegGJL+mtV9f6Kuz5t217oz5+9HxQVBGj98hm7TURjII8hTg/mr6H
dUk/RGxW1cE4JSRSP609MuN+sdMAOwR6WQ9ZwRdHXENOKg8uX4nNbtZ/iLduaaWGgoLkjA52dEJq
uQNhNrQhpAmgtWdM2t/kwE17oItNcbEoKVcSHP3x3r3RHbYguXoBmQ2MyS1GigjJVnz+JnU6PgXu
MRsw6h4yl5JxXU31b4QhtryO7xHZ1+D+lFoCqQEYKQMOJBNjaGrwnN2xItl344mz6kSflSb1yHoi
OO6lwgOp4lXTI14dowxU7I/3fmjtFblWuV7aMOZ9KiGHGoHyaFF5+2XrZ27hOX4FPe+610JSOhVC
f7T7MEY9fb48cCjHwf8eKePvJbtm4V8PeU3zbGD+PqL/oYSgkKfq5iJSi4KPYR9zfTkNOeZ8r9st
cFKtEUv6Zan2Od9ioG/tcXkC3Yf7C4Hob2d6VtAnM4ATs64jyMGFrw0JhS3dW4kB/DjgSaPLNm2z
edAg2PVxlrubJD9icv/yY0oO9q4TSceTWRyH3oBGHrmbjzQAZf5iONqPSXNkV/UrjUtYBHfB+MiX
68vN+TOZlL59ehg3nlWfqsL1vVcO8pbyLJFsc6i4ihR0BTYkGM53/xMETZpSKePhHpBTpeGGEDXD
ufuybf/HNAU5BTT1yqmmuJkciTFgzMXncixsFnCs4uA3aWbYr8zhHXrlqfRrA7ZmPWXJex7kPcsj
zz64Z/DVMR2II+RbZ2s5qSN0iOz55TOOaS1/d+hZFfp9EOQQ1hZ5iqqDdZqwa4kpHxFm2Rs9GiAm
3I7k92jr+2xgcG2UsmWHzj49EUPQej0Ku9xaJ3VoT5eSxwVVSMr/qBdjysazvqZ1yZ4wqG968xK+
tfikPr/xm0NOUYXC9buWx3qUv0QwqpqFKUuophQd1Sbsxms+gIIEU43SvgMkd6Ingq/cHeoMPzRt
x/yoXV9GY6+olnCYwusbeKhAAp9dRcH6GR/s892sK5Is5a5C45myHPlLzI7+YPi/31qEjFlp/0yQ
++EVVRsFPruSCFQ2oxfEg0sh9LEFEWCJCoL81Xhdzy+YGDrTjUApWtzQPbcbzOO6HyqosWnRnDeg
nDKTlUFOe9z7LDA6X2HTWkma0uqLbAB4LpVa0roMp1alh90OwMRzEUGAFHR5XMf+4ODucgmAYkL+
jF9nH/4fTXMgnBwLYewrznvgFk8pHF6KCoXVCLWNs8AYv4ocCAi2YoN2nxupX5SAUEIF+cEextBh
8oyQDopiNkQ50vHviIoZL+IQ2vRSlyVObwe0DjAxgb3ybVCC1uRl1JY+rZ8sB0ELPVznlLvMpIw+
tgjIVOwdBTRlQG6O1w7+HuPkXcnkLy7jium7+tTeN/LWKZm1cnDy/ybqVJDNJeOMwYQEqLhKqsxy
GqjDILbd0MU92b4AztVPzTyzZmGAP8JhuBQCciwI7xaGkcdeyR2Ji+t9UQfl6HjhpTWduFqSHhuj
X/mTwiUVtW0XTFK/xVjrtZGAlVPLHm/dBI0wI81qpzJMv3azOUh+BCYNNSBbi4zNKdJIHpljHtSp
KQsf6aSCBrITax9lg/fGQu2Jk9Ze09RO829MIgl6X0Azoyy+5TeJZaZdL8TzLqRw4kODhrUcdHZF
GRdZGVSylyefDjAx81BOZAv+Fok/dcgS2z5p8Xrbmm8BfPv+wMGQjmIEoL1WLN32lZs2TXmnffG1
umcAi90Djn533HeTtzTPI6pc/3LpQ6MvKCmQNB0iQzP0JNb3tcCadPhlQcRXVD0xv5mqehjmQg34
GHeh0efaV99QiMGDCNUqsqbaAGL28lrXP7JGqDUqQoCLwJy7P+PfR7JsyCegEyY4pGrPRiRqbhN+
lHtermOfmXtY94BV9Mha1rLeaEnBL6tEfjf6eHTXZSJx4VBpu2iI98V/aB1RHCjed4Bx555r4kmb
KUm2cnE1mO6evi/ftTxjhgdFJaPAgLEReQdRpqSjjARcVRibq6ZFBV9EoxAHAX2CicVqSEpZWJit
0MIkHsr6GYOZtUdXHFa+VIAMpKmzXD9Nn1Km0gMGRbggGoeEu9uHLdmaNVxUGgFNzYDT9SmXzv8n
wX8m/m0hWFbyXD9GCKGOgzVJEvKdIQbAFydVsG2RiUrQFAnWzDRkAGTv1ujN4xNqYpawBwqDn7xU
Gshjby9vl2c11NeSlJ/WCVtmsDnAbEj5PgCHc5NKjBHRrVPbHHwOJ8wre6k4J2bmfnk/pP1sPt/g
Ul2g14yqFkI8Nfgo8oiWb3YctPKeimchy0b8Nlz7N9rJKeAd//2yZd/3AyH8psaMtgvl9kWG9ox4
DDyl103qeglaP9pXKLtkvJJESncJ1clkfsX5bPGtbiRTBHoHr3GJet40IhDUqlTESGVx/0TK1seF
A4EO4/RMdikAKWLFwCJ1MrqEIdBTSULoVPMRQs59Zvv7fYZv1G590FmITUPhy1Onf73qLq1a9jgF
popsKG033unoSVzCTEA6FAqygZDXwx3KBmf23do27VwukEE7R5dJYBKMVNp/gMW5zIbWKh2CIltm
G0nmgchui6MsCKOOxdd20yGI6r4xlarNd6QVNHUzNb5LoGODKdoCrrEVeT0UcRZ7qY1XNcXMth3/
+p2RdzKXlUj60G3SZHbatWGrQKmw67LkDzjQHPDmCj5IBmQ3iNYXbKsO3CHsioeYgJXrl6XotchH
/hzBPvQ89phM1ZPp5YSc9phKjKZh9s4bM01Bq1W4/7nQUGZKvIN1rHmYW2VmTaUghgWyADBDdwpx
QTDcqiyEVrBJIteQck9Snln/apgwkGNi10GUVVDmK52zeIBMGC0Wu+obcQoiYCry67FekocKE/hW
ESTTWMioFHGbjoiXp5QSWT+y3nPHyTXKx9mOp40CrfNITw6a0pVhOPeFQ08uVecf6C4gB9X6OdLS
9FIrTEp7bd0pvYcfaJeUIvuHeC/P5kgZ4wEW9pp/A1WWS9bMVBB34qwoXLAR1e4Vb+aB5NVdEZF2
v+Cnv0QqMnKcU04eV/s3GAj3Zj81CACg+vuAuBcLevk9T+slJHfqNhMEdyiVAOx326tQdlyAIE9g
+4euvMmeAlI39MiywlFmkj3590X3ExK9LhEZ9FgwrQ3y6AUivww1Aia7UaH1RW+LlRLoI+ZTpm4S
2WWqz2PFcHcpQv99p7Iif0VpxMsZAL3IgQP//9S1HD2F5sHl692qccufH10uy9TMqlsf0Tpcsu0n
q8MZ0YbiEfuGZQU/lvFCea/OINaRz7usSv5wOqGjqLprkJxRhkDkErUFvvvQ/T/ZOUwmdHF6wYup
XvMcUb9JYnkwTwrkosrWce/TCD/xcKFiFua/hkbFzs4cNGV7jiOmlFCzDQi6pTnjd7X9JoJFKbR/
jw+/gk1yAsImmkbyviuWAtqWaoojPSUEymob8qqE7+6HVa+n7WHq5/xqGWc7pVsX/eUFWdzthATU
Nx5i9J6Jh798UgM1ogMMVzGsfGQ1/To47iEALQAm/UCQqIXD55QXhDeIxiRO13foAA933foIe6Zm
ptSH95Qux+hkbsqCSddY+dQHNECTEQlXT1WgvfdmTZxmNqjmqLXtJkCQjGXb5JNADKrySU84ZETn
kLZjAB8HidyEKnh8lF8skqjYQm0Q49BjAYbWU+nNMKbCdKw8J8gel6ytm7k0bOC8NS/XvnvlAyKq
ZORP9bZIDUrxK+IBHbFG+O58VLJnk/HNgESabIhk7sjMX8Tq4qilII1Qji6dRxilEi/zvr8xgKDJ
Af6eGhd0c+/CkAFU7J1CJ3D8cE76pMTuNbXarFkwGs8TLAXiccus1t6bO47pgMHmgZNCWWxIBJ+y
yNV7OaP5I41DaYdDJULKbTYGek86rshpaEEBAxnFYs+6FFdUpZvN9w9Nnm0SKhxS/nSD1LoiKk9R
8OcOqMx6eVtemiNagLi3Of8qEr4EQKo1ovFLRLmTann1DnyvzEdPIaAoH7upcHIcn5/4sZ8DDYmw
b6D2MWiSw4zTjYvjkYY9I+FPwrh5XJZqN7oFN7WDzUluXaca9nmHCTWZ/feAsNseY/3J3AbUkSyl
kXG4BPWYrMWwxwl/qAQ+xcN+No3ParIlSEgCBGXL5yz9Z2T2f0GO7in60u2HTtmOwVguCHpprkla
jaHL2RO9GovzmqMAxy7dWxI9WqvsNMs6d5XxqyhW2gn3Ns6fUzRERSZdYC2Jm8GtTaWbdkt9Dq1Q
1l+5aVOrKFJD197bLOSt1gXmwcy0eWdh/d3KaUgzyNShQY0WeNYtscye1EAG9XE94e/Zka1U0hXs
0rgWzyKy4NNp9uVkYhhFAdm9edHRU79DjCzAiPzt8NwQ8oMWSmgYe4JKKFr2fKTSfrrMz2MxljEt
bKuSvdtP9RKZCYE/A1cCJyf2mpwfZU9joZogQ2JtGJUlfQuLC8tZGrN0TC9JuestDNm2P3gJzBU+
SbnKy/vzDKY/godp8wwufck47lkPe1l/v9pjgMPcU/NfeN6TzH46nY8+iiqRG3PW8TjN/0LuUiIo
T1m7GQ/rdl1JKza85FKuZzo41a+NolWEkIIuJN8uWUoMwpyN1wxvtqouVu5bBgR99FRAyLaVREV7
ui7dYW4rE+ihINiXOmWF4gkqY73TqQgy+VbmiLYMvj/XqCx2puW65X5/NMTBYVaFM3Ih5Ruw8yrj
R88axp2FXC1nLSz1d+A9YtNr+ZuytIRLaxF6nyBprdU2slZIG8lqk5HCd8/HuRA2F1TxY5vl2LuE
bpVRnGof8TTquyd0brbCZbNLc8vm8tHaoV0oQ99IgwEhv3qu6b/FO4PJtWNzCyXc7Hik773ID6iU
97BPBGiXE1vJbexVe8weAZuwvk039AwXU89tYnCxAlbN+deuV6gx3+Z+pakCZBEbRXpd/A9uDOMu
QV4lQKYTt51vj6CI/vYJ6LA3tEnbu3oFDLN7RBUOzhQFuO7bK1lxPnFQM+uPFx0pUIfEan3U0f7t
mLSAYOyehvOQaqqP1j9iezQZtXVnsCW3OY1dm4JBmuIUUOh+3orn1wCafqxeOJDCNPmup0OUGdFa
nwASNyb6WSD06gsT7O8LS0/k4yeg+1ncUW5IpyePppEGMmjuAZIAsHRoB5mv7lwWhpQbOWs+Ldyb
igQ8aUoFldSRrclZ6NBBXhvtoHQC+jTIKCCkuYGJUssOlldR8/SV82y9X2xxctPIViVHtEcC2+F0
RObLuheYIRVRUVV2aEaYkXhVKZPu1FfgMJjRnw9mdsNANnVzdnRThfDVxSgSD+5qWtDC48kiy/gq
o4t5IQHFUl58vhMKUt5HPlS1fD5FKNtAjKnhyCaE+BRXf1YNNLZpqvp+tHZy+HMF7aYVmWQxzcL7
THLxXNSlxBHvDu4Wvs+A3qN+tzypfynqr4E4m1MgGaIawAF5Y/uFdq72hOyBZWfgfuY32yhv05er
6btnOJQ/iiwv8tjb4TzE0ZdGKzqroJDFvwzTS8nEBA+KK5or+2N77N0lfplxlgpAVxxQbS1bJNC5
35dHSN2b7XbgjWI0pFJQ1weeXNQfrWgoPOBFJVe3GxvBDuXqoKQUXH6wFx/ZZ3fFOPtZFGKavDGt
scjiKoOfGoKOnybnRkhFuAJth9YgUqabErhPgSqOXMLN+byCrp/gCUA9fHhyAgKhxpPSlzEffuci
DRvvsEC8emm4KriCdpzoRLPwxAuq278xDJenkjlRF/xTjs36/uL8biyN5WL33VI7xS2lALcctTvR
n8/gM2CtJpNd+r8uHmea6sGwsbgx86bjbP//fMEyZgZndNmzPptXBdnmS4OuqMSEt6ipvnXSMZkG
gfjJ/Vo+b1FwcwHU5j1a2jTzyxrvWEFMxchgpwqgL+PELvQl7S3L/Yhit+B60v2Q/zDnCC/+rDsb
k0sRiW5K1s8bjhjHmyfKrm4qE3KhPyvcVdD8Jg4q/qBL2fMd5OMiPEvVlrCBNccfhKpfvA7EQ3ea
sY/RPdu1t8ptGlkVeFa7hx6I8lw7tEGnF1YI18XmlBrtS++Os4O5bu9EiGolT3mH/gVUp0EngOPU
g6EwaICo9giWY5CpInaKCXe8ZYb19WB38YWBd43x1f5PjcLGNXpkPY04LyVQX3/Sq0qOvv09NeVl
9GNp4UQg5M7gPYViE5juI1OayDWY5UZkeic81uf8UIzr52ZF5m1XQYOWH2JlWW7NDFZonCynx8db
f21nwobjjxcQZgkvds0X9Pq4YeVjMkKZRPPe+0o2ZdA6dXoJdQ9f/p8ZlMOtW5NpAwvgURhxa/8g
k3jRsqCb9hUVA71XfZOfw2xnx3IJ6PUEo17Rh0b4UVMjsq2l7yU52nOgs71K2Lv4DOPzg4R5DK58
bNueezeG78aq+uHChE5aUYRG1ZFBJoQiwVgZXUDPB0TGMIdx+CVkgad6TRnuX6UcF+NsDt913aS+
ozCTlSFm5ERLGCsIlk6Xj/Co9BhUIbQpKKuP2rn9RyJj0tnNgU5N03QVxM81L9Vx9whVLcdxgW2y
JPlxCTFHx77rnQBlJ8fEmBC/18Elwd+8m3RmcfMp0hPEkr28Df5DGGOFiiC8YH/GQUqjG3tBCc1j
fplpZOl9dQaxOSvK0q87T1GAS18hotm0e4ZzDV2I9soajDzPddHqvB6Fju0lOZ6bDg1lWz26RN83
El8oejz5TQcYs/c/nt+zmqLdv+jN8UT+MUv6z4lI3Ls4rJY5a97ZltEBvI8C6r56iEMFENABbDLt
lOs4yayQQjWFvFrT2HlSJthMjPTfILA+3PyhycA0Jr4VTNpI09+1jhA11sdhvkdMNc8nz+7m+CEm
E2EgG26dAJgHr8aQPuwZT2agsLA7N147XF3rhM5ow7RNj86fvcmSdSVIbLq9ARTnCnJf7qqDgPlx
/Wh3U7fKVJ+d59E1zdv2th59ZHdU53XTn/rDl/RpNfXwzB/N46yT2GuQYJ2yx4wvRqyCQi56Lgh7
8naRpf2ftoYPFb7v2x9ehBuvNEqhgkw4eDuK4PggW7Dh2TGuSLFsbFeO6z7RwwNi7S/1oBjh/fGA
HQ8wr4EblEdbIqp3cbwrJWJVxD9aeUMYcqEUyz8sesSFt6W93Uqg/p17tkHgur1CGLiS0uUbxpEU
joonqzIsy2q1vW+hAe3BoYV/8zbHH/g7CD5zUgZcZaIHJUSAk7mwEkXGbBG/cEXVGGaaYOo9xhho
3O2UCcSeuGc0CIrD9gE5roAZeBH2jlne1rByF4Jf8cUbDY4NFRp4DTel8K4yElzt0eJCVGgeYRrL
8CMAhT1BBoSQF6nylLARY7HTzsKAaPqUKdAj97iCUjCQ0tdOPlHy5YtFwlTN3OKfcEEGM+rVnt9Z
vUL9TaIiyVkyLx04GSh1RetNVIhxHbWJOEmeGuy6R6nq6vjytnE33cwfhL2SxjkRySInAbBus7fe
Hg3Czw2KNbaD9q5z6zX7rcflovXMvjuRNrmR8JLmBRCIlPNik/mOjsVPT2z+NUmkTESM10wTpY+M
K7BdJfvSXyNcRGhkfsWX7q3ztdDjVrSqOxh9zySuKdx0QrlbSC1QMJmOrXUryRJeEwjGEPBpdp45
sH5wdiJ249uQMlIOrHy9enS1iCxWX1NR0OQmr8gi9nIz6d2egaabw1CW5thbMcIKTw6KRc7cr/ng
AiQvkqwjjw2VMZypWynOjO0g38VnfbRZbuFDvn3ANCCHfuIDbc0odPsrzv4FS2Y5BPc2cOfQDH9y
ITpHwlmRtcQHSxwLgdgfIxnhnHKrQvF4vOZBk4eJGMQ2dyRLjjTL7xFKxmYueYb3Z0WCtpO6eMED
jFpVkFAF2kucSWMAy1xL41bt2+J4j36+5bLz2rGEPHRG4eSUPlqz/T8zJ6kBhLn6owphur2O7RjO
EdPbfJ8H+mGfS1vtKIKccZo+OEZc9LzVH0c6m5wQDj1pRIP9wBVBicfY2sXMG6w5tZCRMwwTfVs7
tRb3fSD6KlVtq7IurqEvWqzI6+c49S14SMp68H+SM1Vd9pobIGh3XhqYEtHrPcJOKRv0NgCi6Fz+
D8d3qSKKF7bJq6sRNdinGneM1USH0rudhw83LDXy0JsOognRoeRfYpVPpzJwdTE6wu92N7Ik7cvp
tVjn5ztOmha53brn5BdC138FqlLWDhDWxLH36YKIerviTuR0FT2GI7M+Qs7bFi3B2dbqfSvVprTB
uRWIr5KBLOUuqF+27L2Ayj6oiUvl7RrE3ld3v1uBRVRxY294jS1PGAsLcG6LROhMzklDuwC8OtQq
i6vzxuC3JmqppwXMXzAOyaPFs18DNvixNB7rAfvZnRWeRP6RiSoafsrYvvp/K4d0wOGtrzy6EPVC
JGqqhnxSpGRogGnC38nTtHjC3GYJixtOJg7zg8umv2r+7/klpTkBuZWFgKx1JjFI2RO9Jl1MOFEk
/an8FgfqSn7s+3p7v2kDQPQGRD4l0uA0+GtU8BS7IMs+fN/EQqrQC3TuqIux7ppwVY1JGQ+vUBIL
Vz6ae/6L3+lvDiYLrUq3oj9YjjQvsjKKI1bf1Ym2a3tb5QrXa4Z2VPgMcHnF3WrMuQzd6ky6fomt
h3sFsTfHZO8sB+lX1q22p1U98ymgkmhtONXgk0n+YxasiN4Ef94exf1RIepp/zs7+nrzByyTsbpQ
SfSkZS9BuHicAO7wbBzw6SmB/CS1cZIHiY6SvmS2hxp2amx3DOMU0ZKTjf2LcE96oTWEk9MM77/J
VX2u4MCViadc+IipMtaDr6NfvY50WvY2qkiHlGUW8i+DYkXpdscwHkISaRwy0QJB9QSypl6XfKWH
3Rp+vlB7a3YPNHugMvUoE/0dMw4UyxQ0qKjRgvnlkd5QF/fmlilqCB0ud42xx/FXq6FA3sGvaDjT
AwAbky8xqONnDEwT6sliGefPkCpw7PbQCQsSRFZRB67/94rKTlOq2whEPJ4kJfCs0MDFftd0LRwY
U6TGGZn6Ku+9rhL/xMfV4MlxoWGfsK89sS9Og0yVxIPNaQmvmmCrjuN16Lxni/Kls4/22KHXmPjk
D8xxjERXpxgAIhbtyXTOCzhQTCmzeJOfzKZQo8hKFpJRsb0JXcjWjfMKXCsl5HWfYj6ufyr1H7w5
eorNaRdKuBJj6mnfrtbltiUPfLR8Yt8tesr6uwAdZ+MydF3j+1sLIWvMOrZNopzQ3vnM27fMbEhu
mMAmKYHDuM72fXTwq4DTmVlyQfqENbgjNpRjQQH7719A/HhgD01rWepS0Yj0Km1+pTmySd17kDNP
rwsiiYR5z+cee9zhIbGMLxLfiyMNcE8Xn9iMEaiA12ZmpD/LcHHmQyXfCBoXuSGS+PEabs3XJiH4
CGDGGLRBHk9PMpDZQGuqB2eBBdpNWuDwTENhAx8PvamwV1OnJtTrKSsLp2J5wYK0+489eOcv/Rzp
zNd/1iaHVl4S/LxfItThzngILuGuVk5jzZogI1XsdgiaCXC6SM7wEeYzbs28vcb2Lcxx7yPxULGL
LodY5Yixpo3H/xpxr+Nirjy2uUOZY9oV5UPS1quMJGhabqcb1dAhE0w/FfgvLYN/gSscXnwFctNl
Mw0yEkEgkw8XndLmC8tqge/+o4qkaUqXSmLrYuvmiCyYHuE9ThnS+MPk7UJtSzTTcs4ku2euHltj
uTaZYJoNes4qUhR+g/oN4gqNfOilKZwTNLqfEZ/gDXOi70Vn92qJh+YLq2Yy8LEwURVI7dIPtrcB
5TTTKpe2S7JuJpsSlRz27Y6sLCOimVubPGIJCTR/pNsFNCkykq3fqWc8lBYZ7BXSlaLnWdanuFzr
/2vVvw++v85sIQZB6UPzEYB25RvSC2iJ0CpvNj5wcvSFAvccAK/C6fwIYIPACkgDqCFjwzBslsjm
1UIkZy6teVVivIHl7GkP2QCAU0zTdek53eOuKEjCfN8LOzlU1xpLy1yvoa1eOtQOrF6LumT3rbIl
cEBR4XbpofqKIXn0o0pqZ4J8Pbg9ypup/rru+a4f/38xgtamFwvfEjbcXu0QxWpwwOkJfnC3G0Dr
fhhe98x79X8l6qcIXjYkzzXbU+S4F2bj687fmB3K77fucC/VQmpdtBRBzZ3QIxp9gmeUY6V4gjBU
Eu79WK+asnhiSuX7hj/KFN1GzXy0D4EXMonCQrJ1ieue/NztBuQNy4v/GzwY1hIaZic43JsLDmpv
kXCY/ZKOeUCr92nl6AAe+ebem1ORWXw4WLS7aZWIRQcc+dlR9hc6k+MhLsHt0WHhqhyjX+BSAzZR
UVGuC12KVL9hU53KoK1gifbqKItwUtRfMWX6qkZpl5+3n5Qg7qDuGWTto3k6t6co1YbkmwvM0SaK
AMCBh1Et2vwvITTrUcG4wOjjx4HsR/SvhRrmmuIf64y2mPgqYB4Ykbzs/pkalQUNJitentb+6tQB
Y8mVoPAWSELp7RmMFS2PKmL/vmUUBvoBajvUuoRo71oh3gUeWxQuRzkDAmNY2hMVu0gXFRUnK4KB
nQFgPHK8XTBnkP/aPA6dY/zr3Pmzxws0KbDOIE23q32BmVtAzvJKE5zZ+FoWLx0DXHoxOfRPzZXb
lMQCN1s//ShHByTwCIwGyiNjoPxsSAPAXtM2IKLQXkNU0eZUBACBIzD4de5KnUFB30C3bSwATyUY
pe2y5zie3hldwsWcJQIHXakUHPEq3t90N3pssH5siXVXEdeE/DWxB5R338GJxjIyyXrM4TOaBHS/
B+Sog1Ba0iqBx+P82JeoEGUDkiQlYF4oov7Rxg/70nVFdtMfk01Rv1fRPWyC4tJSWPfoHkJLwO6C
36i0vZxI0oyh8gDQ3LPXghBtAn+BRP0ExNS0j93/Nq/xYUPPMnQwaacdjLKGgxnbY0bZJ8MsHVZD
m4MzVxe83tMlbOIKbk/lBf1dooZ4kFUBmUvlUO6PPPq2f1rMUX8xzvwgtbhIkunlaI56RW1K9WOu
XP2VA5PrPI5etHq9je2PbwKiEba3iXfFSXslAUyW+9MHpeZ3dBIiTvAooKsaMLkOLrOe0gcZrHCc
yDOajewxwp4yiEYif3/DAttMY+ij5efnEW+X//bp8xSvsTUsi7N89hHtgzWPMLfatSDIrxL4LH1Z
8J0nmyFgahxCdAUaiTPLhuKa0OchoxUnMuPORthTvfgKYqug2pmXgGNTFd4ERgdyQ4RnBwQhDq0y
AkDfANdaQnZqtvevsOtjTcEnLmJAM+5aM2nobz4UsS6Y15f5ctVRBgwy8gKLeu+JB+Pxxf0sgDtL
LTjspR2uNTzTyZL0NGkPU1kzkpd83mjfwk9YM/DGpPDO0+1JJlYeKKFzAInCiQrmbIefivHz20lr
QrZXQAgj/kPTZnfnLS+EKb7Qg72EUlUd+58L93MoZ6nenliy2JvC5D9c490hdndNkGUiO47xnZ7f
NLD6cU+EV3XzUCYPlIDOSrjq5t6JnPV7wiSVuyypNydiBCPVln1sthQDGHO7doo92nAuF0yTdMLm
5FXnMyKOUelPoL/x/zFsxzAaxeV0Yep2Y/jMsprmBiI+VB1Juq2YyRnb98ZtmYjKwuu6KlkC9ARd
/cAWR9coXpXxbUoyNLSt2n0/Oq+/wGl6GPc/19mbZ3AXs8YR0Hae0Uv9rXQKfVEE9k7iiwYisy58
hPsW6gl2jhNyZD2vkeiTJ4d2JK+WTf/CoPyzBwqi8xq/OjlU6tft8qiMK4PYoVDojDdyGnkE/AeH
p5LWRgSfOzwJrKCKjzuzMSbRnj6cLWsruBHkfH1fhT45pOh0+INPDZxTgFTp8/qhoY/LnedIxKSc
gSxxQNWQWO7IrQuaLqFM9sIzJDNbt5NxQD/xl3HASHKXZu1QGmzmGLneFCpeubo5x9QbMR1jDaUY
I6lv/9m/7HfceiL4QLsYoxXybWqxOtSCAzYBKjtsNyoXAy8lr1A27XBBwSgY2eww+NWsTIQtjyBA
nNykqbYagaFlw7gfcJGJe0wYxBe0mNlZ+h3LXjPbbBpca2umhdxiYWa0cbisMJjDiy5yCjlv4G3l
Z/Xf6ZJMaYgOjDhibdP++3WHGU3yxevCYE4/R+Cume2pDnH1v3ojRp8TckJfDBZBNnM7PVkg0mrq
fpfji2suS4pFHi//V/PGlLzQhd2R38aF0XyfNciHTsNCFV13S8zlBCeoBwW/e9I7SrH11t6aaMIE
Z9sy/H1UKBPk8gK1Y6jfwCA6rRrWGsnkQH+2C4dXnYu5jTvDBWwqPMlC6PXOXjjQMMIeuPHnmk5d
4K8zndmPkYWB2NgOmmfq9+mkCBbfRDWoMaZu8o/f8nBMqBOX2/Pw7TfAE8G6bVHOTTHaLGiydl9a
u6k8/0KorvPgSA2hZ0xdBNJsNajf3OeNdnuzv6jYooY766GxjZ9SutoftC1gcVrmLa4babk2hfRC
lRIa/hYINnVvdhlHT4FuI+AaGlOYlABV16BZHGN01TYfyJTDbywKev6k4OP3L5TdYjnG+UE7BwOb
9HUVWr8r6F5UcRFYIVtxR+dOBk4xfUo9xGvKeFEVb+KD1XRSbFwBqTBSv1fDAtEA0sjXu86VN+ec
bSCvoygFyrAx9ASdecIEcw6Rr3oOG5unKkGvPqtQhmbkX6bvUhqTVnqnz5Jj3aXmlu0OkxPpgB0i
Bew98VESjUWjOZT6oSfuSkIL3Wmmn1D5iXVnqiDXSJhNljkgv8cKqLEGD/hXsTJNH/SD9RNIgZ+J
ICpZn8wiRT3RDqlA5UJVLpS13Nx0tpplpsiGqTvRFWzCqFy3pMaaRsw8sBzNfu2JWvNx4GyHWMRB
NQpoXGqTn10pkjSEZGc5DT8yZMsI3vlRsOfZHSxEy7iN6CrR4rk80JIcHCwcB5jRmpsdWGXo7ll+
JiD+bBoB0mZVpyZVEXzOu9KaTfLFEOkD77KomQqxRyLLQhGwK8bFL43ChJcXqq8fYKNn5NWyuiVD
BXg4VOVxh4+619KRv7PiI+cGNYTz2JUTLmr62L9432eQAtHID2Cz+DGaUaIO3GE3U22ag+iJwldH
G3nqK+p8TsY/wRwUoaGLIdg4+AzGb9hLcYMJww/+WUymfamzHFo3fBwchKPwAekw1Q1N4FALs56U
2TVtQk6/R39I7Sb1gnwInVfyqfC54qEehUd0P0Wp4RUNKOAbIREHiZbEyNAh/xAsgugVm9zWd3qK
U/kG5Z/ZL3UeuLnEw2o9R1Uxxe5MDQUY9tXVn2n/M8SXJsa9yMidk03GrZ05RvvCxkB5PS5K4TxQ
sTUr61LKJlaIgXF0yvhC+wDX38d0dv3lC3UQOPxjFwI23S4PUXq2fnIgE0xoIJXNNZz3BNGsZrIf
JXJgBvheKxYo1IA+2CAeNPFTaovXU69hdvcoQAyWowEg8Bda2n0zLheoVaVSk9Mx1ekR9b5Oe3Q3
A/3jBJYOYHi3V0CNvQg7/NRSLS3OCi7A/CUUeTjmjHuZor24ztLZry3LPO52TTZXcL0SWxjvfLJr
TnYm0DVtyDAVtP1a/vJ1L/ol3UgG0W77DPnKvCqzuVIbO5vh3YZ3OEvkRBKUWDgumq0ZLDI5OaHO
/+USeaR4Rev2S1FkNDQK7U96ZX8mbmdO0xUmtkL+1jpVMzXKBkQsXdctYqgX8O8Ytom9mcVotdob
JPRAO29LmmLwBQ4rrQEopfXU3DEpDs7NPEjBPPWVHwvb23kcVduqsYdN8JBdHzd0RDMmKzDK1C/E
V+fIBB1b7g/8jAFZnOBxayKHnqh4qP4vdX3OqnI9AeJpFUZ91mg8dsrntS8ZiCg5igrIRE5k7Hn6
VWwha5wqYJtvbiKCys5LUCmGe4JFaMfO9bnWA0amdD5bkPvj5SMPmFl6BspI0KlShLdP+Yp114iE
+JLBu3PwUXtNXCPK5TFRcL8QI+kUjB2Z+1pzuuMTqnWbMuWQzuz0nKUvf6IxMxnxkFG/zwDD7NUy
vrWayruTVFQhRr6C0aAHkTVXQuABJ7+kI3Ag29n2rvunzVXPtGoj7NXbRyag2nQsoi+eZF3HHGQ7
udTpxCBzIk+douUFCq20CswKTif/v3QtbgrSNCRL8iI5rdB369u0Agum42H7NAARdjniXvx1ulet
l+uIXtXU+0uZZaRzu479pnGLlT0yaYpyo+jB3hUkfmulF1h08sLm1hafJA3VQvB6ihVtP+GUsQTB
L1CjJugBOtNbEGm5JRMSEDjfJWwexgyc/5GP4V/ra6cLPhiSK80XRwzExQ71AjY1x24Uu/Xfr53b
1+swpBVzoz70pkxn49RVfGM81srKZMazfQ28r3BFsGwmrydJGpaTU0SulVkdvIYiBSBor4GjYTE1
k0ZBBwi4IMGfHEKO/B/EV/J+Y9AxqUJ34FcpFHOcvoqPs9yZKO9qJiUMSYxmNbrXAt8GRGhrU9tK
bS9KYAOhTnftyMXTJViqKWc9CKhTC2HzzozVJ4xR2mu+CyfIjcsL1BwNbduneU3E9HDNts8yHgb6
Oz6D/83bS8uPfbqPV/XPX6UqmgBQ46TxTmrhKTLtx06ZdjxVC8884+w0ZvQf9VtdG/zYP/kMGC8h
X4xYBkrSnBXGB+MjpRf456yvmbD8A/ptY4OiypW+fdJ6tbUUX6PvvHjw7Ncaedvgo/WM5Ort/iEb
wIlFpJ/lTsRLcPPmTah8Ry0oEZtCiU6JnwhzsEGvLb8NuJI/+DLRyi0qomIa09liPNnDKKj9w6zC
WrmgAtj2AlEyGbHjput/6skkg3bSrpZThY5TbgqPsTtSAnoW7+oPEgAlXe+jyt/QNwZ2NiUZMYHl
03gbXq7STF5Yn0VGBioTfX1BSO/9WEpbB9S6Sp29tIT1WkZMOjTjYtwwC11kDFH36qJXRlZBG3TB
wPNiKrrw0w0Sc1AuEB2vVuI8075c3BKu9YNBfRlP1Ap9MkCOFeELQHkSc7py/FEVth6j1qlT0mMe
iv94mNnpYr/qBitDbx4xt3TnuLOlxp/RDK0oZ+O5ElZ9gsEykPep4yxYn3GD0mYnpbCn1Tj+oSCV
4dATmjGiJcsX6AtJJDW49ANVThSmyfMzZVWTjGidzs08RlrUze17W8QQ0gSxlSyaee6LnP4QbhWy
Agwf53Zo23XbXu2+fNtrkwdTbQ2wLu24Ndhrf2BqA1VFsK3HoEGr5bQgya2TrmpOlsgwR3oO0lfd
+816tPM3YnGp5LK1xqBjXNEWUoKOKS060MUC5kjJdZDNB9B6MvbgcJ2k0MkQkiNoeIpvS8fmKbK+
umKLL5+nvX0YVlVTNXXdNqwKREWCPUCJcVqbSdMsrJGlq8F2MMt5HerBHsG7TyY0ebRK6kYmOL8+
LhMPwrGUGQ4whbbP2vqaQGOPiyVq7zNw9RD/9P9IyoF/lzIiQFwkodte2sThC/OZ+z0mtrcraTgG
OL2fE5d+uft3MrcOgEyhJKiIoSLt1E88c5qqHB+maE9zJHMfZAUYQ9GZWf7uIhvB4rD3IG/yABSR
+r63T6gaU2VricZHytb3GSJTxbj4E8we3+UmC+QO22C2V8usHKO1Nz8x30uecJ1g4aUmF6MhAXWB
wqfLry4WoQeL2gDRA4tv6FZfoSoLWhWpwx05MZjHfGPtIiGVuU0er2xOaTIgOD6Ww4I6v+dmVnx5
iSvoTGtjr1yznz+0ybkaNctXBO+cGJHXu8Wmatf0FL6ukvcgK2PS/skJAv1dPMtCmAHGL6OpESx1
vHln1mw0sRVvJPpGhZRMcRq172AA9v99grMn8EO8kETUKJGbXpuL3JAalL3bRIKYgCTl35Psvrvo
VnYD0d8ucpVD6BsmkjW9woMiVVWrsvNqfgnh/F3nWOFf0lvwsoV/1KjitlxQQJxNBRsIscMH8p2f
vHvLyWzLmSwLFLNE0cDvTIWsimEzdpzAxmxmzWBOh+wTwgZwJIq207NkRCywqNXVoArR8fZDRteJ
xwVbuKxfIiSlHR7oICgRNA6PU+c904cLA4NUee9kN2L47bzKHM0iE+bcluYkq0Nssj9SQnQd666A
ObWlQpGgQGFW0KacZfNY7yf19Is57Ao/lzSJITJlEvtlbqUY+DMS+usjhD8uFHHLh4NMPnYR0eUx
H0Dm71KukAWvgU9SMwG8OCHy5AopaHRyfe0Thu2TGY/PRIwrMuX867I888WFqb/QQqBSktkieMQl
bBOgQtd53KL79WpINmfpg7Q9KW46Cnl9VZkfUtBAMM7ejyv0Hlk5z5zc+hmU7m/17LFVAqhypgsQ
sqHzTyRqnbzFW+JcrY339cW1Hoggqlp1vN/EabHodHw1wRRj3pUbnUsDz3cJt821ZR8xP8fropy5
9LvzgNQNMn7iXhTNKa733YHgjtrd5OjCpnc27LiED2KeQOAi/vZM1SX2BlFP7sgZWMiGWKFrXgmQ
yfSCHaMdNsUL7f5kHHGIF7Oth3vwoISEiudJrCu9JwzgEf6m9VZess+XK+r3G5sNTMTnRrlxyZp9
gV05/NOW/R2Nbn7MHzF981gaxGgqclY6CWCVlrTbWxCK2Mlg2wD3R+O2cCH/NOWjuryGQydupt8v
n47mtySzY9xx4wdBhQdlh3Jh/BYCyeXp4dyK3XVAAOyC/Ch767GwSDiPD5jsMVGGgFIIGM58mEQQ
B4SGkv/BOnAj0VMkvj2BN2ZlTOupFF/R/J5fr1CpVA2k3i3d1hmv4vfeIEVNjqLpH5OE5yLqWjgN
fxksDFfcrjk5RoTfunWbfCYJXas+CfiGdN7F93M+ypaC/tL40shOLSand4p3jnqXMA8B31Z+92fc
bT7ra2fFPBtS898mPXFVhcqseKYQ/N0d7xHwHZ6IAs0b3l9bLVC9m9joqTpn3PtNARbcScow2sLJ
cQiixoCwk26RjEmfLPsramsZbuoAHHhAwgiI30o4/5eqskKlsoiTFHVFEbGdZKlR8AVIguzSeQlt
VCO/k+C2Zu9tmA9VEKYqD9dyTunoQ35XxWVhiDjOw2aHOgrOeS4mhCKvgvU3ut0Q7CkWxmoiYEjo
OCiyw43dq+fWWagUHCbBKzck/oXRgCArNP/ioan5I1L7eDc33W1YOpA7XhPzJ1zgtviqvJwK/6QX
1BF/Bjxn43d3CtyqC0CrKumn5a48WepGjEM7GRiYneQBH0nPwOFBfbI44skJRvkHtgm8X7xXiR1I
mJxLI1oxaATqa9ff5KBjY20vFxOtvBllBsH/nSLFafZx/EEqMQlmI0S6PpjL5rb/R6qqMB6CRH2y
DdwjJXps7T/5MwDXwztbQcoUUHFPhFjmpkIMRnK2AjqTr2Xz6kifwPy+xxRW4rf0Bo8uaTUbgcse
kPzFzQInJX287yZgKfJZ52y00LPENnxSWCbvlVtwDx9SFvGkcIobWqZquxXLrfR/jWagBWN3yBUx
Sk43nCXqUsF5twOHkwyIfZB2S1ZmiIl8MTKkBw4T38Rl3amzKGcFkQnSEo9XNcgrsL1gpe/wx1yx
y4ulY0PfTsQgl6NIRNiMyPXA8zJFlrQaJd2IW++/a5qN0tfJVaknPtPTFEQunJqzDgeRUbwSO6WX
uASqQ/REz+GqquNTgYTnCRtbw++6RnlkaZGNTVbJtN47+j1VEpp5wtCGmnnAi80NYTZwXhgEtYXx
GuYRBFMxUyHD8hViSzzTOJ2Ia8CGORNJsj9tHEvB95bcLuvE9Lb5FpVqjqscGnRVtai/dTCI5fxM
MZ+zaya4teMUm70w+15N4TY00r57VI0y/QAtAlUXpXky3vK4CQ+rKDDwblHqqgLjjkfyxrf+4hcn
FWgy/KRiCHoLivbjwv165jL7aSxaBU7IGn4wDA1MLVQIunMIeS5rmscBDBBHfn8Da4qxHOq2JLNI
hLNYlfa4eJFpyoF/uON/yux4JTI7qn7u0BiLQD73wwATr8oM41xCRXnIzbMqZpGTtwrUX77co4QX
QQi1AWvvS8vuHjhgygHgYTQAb3ONCIp6aA5FGZidpqCgsK5iTCTUjJwDYsfdLAQ/lGoUsHmGmCbO
G97KmZz+l1l2zVqhcDeag5GR746Nrtki2KOOChM514PYy/XgYqpHVbSgszwr2kP4pyMSTw37qFsd
YkK78q8oSeswL1gXnv6Oc1nOnkztvo7kHGgSAhVhFb0SdnaDRIUsIObE4MacFSWnWkQNaXTaBNZh
jESRZ/oXp00blf6lMfHC+wWN+n9JslbX2cC/0jSC2vX9zA6oT61bVYaHQ+pJXdaUjenXMp8roqXu
5ncSZO0GyCoXIuuaIoeSP75rgCsjwEnszyth3tryroSB6S0IkXpwj3nLdAFR9X+/jD1mzBW0Iv+r
tK9w0ohlLJ3JiSOueioXc7i2/ljmRCi9yHaDfJ4zWwSnsxp1VzVPHHKloDtaFKnirdOxyvqCGunr
PBe5DIN11feiHpgzdnP0NzKJIbquwlm4D4AHb9lg/+liKBVUjKeTdtRhimFnTjY+ohV27mqItRSe
7zlnUOUT2KbBQXq+BokU8/aLAZsSm9vgES8+EPoIRWbGJ7qCF4KTVBBhoCaK8iOxvc6l4OC+LteV
Mqjn5OVzeRgMHHQDpGUvExbcPo8V+Dnme9J0oWY0cTfgU40fV3dYNHmVXBmgYnvPKMAgZLkZiG5j
V/hlWBstotElIL+s4Cc+9SbW3k9ZyiG0LQOi0IJBWhO1lHQVg9r0/pHbnPQlKkIpVf5nl1FbERhu
7jrNP6jwALf+FL1cC2Ty8Ep33vGuV5WVQtpBXIVtkBqj+X5Iz0uxFK5CBDPHvSD2fC03TnjYj4J7
K0ip4tScM5N1gGR5j3NUEZzL++ZEUqJRMLwpwfwl2j5S0vfJWRVCTkCIjwjdG+FXKarNQYWPA4kJ
THl86UYLGxZdz3lPXTrEz+nP6HgEay3HPYZjIuF8vhWgie0dNw3gNv/nWcpnN1uL1px5fMOi7O4V
5tIRHlMttQFUfBECzBvyxdOXiIY1DgGXLzyI39T8WP7PRytkOatbCpW9YH8spNsTlqZ+FBkZ/q5F
1muhLb/wd509jz2/PgdmCFhKuxMsYJo1xRkkAwRjuwNvZXIfi6oMhPXXDeb92YL1N6UbcRBR6KFP
aEF43q6CjoDmdXW5lRpguTvgbxmlcKNXdHmWuI5MKrpYNT775xV5xiIL3Zy00HJRIAbDzs6QTIAp
TYHaehUR5ts2KFC3LhwTQqV0k7ngIII84Pvh3q0PZTqIFm2CMIlVDTpKFyMdTLD3ricWxl+k0Rkp
SK77WkhUV8UHaPkkkIxiInsswwtZ+VW4pcVi7u8RrF/678ocYAyDuYukaqghp4myZfQ/hM7gacHs
OXhUf4fGuOBPkhGNU+knua9R0I9WIh0g4LT9Lc/yjlpuGbm/88B2m+vWkLcZUO1SPq+CLehI30jx
Ju1lX82C4IxrIToOpq7dS496HCAkfKdLaIJWrw/PFJLiwodjGNtT22ptncESZ+qj6i+m3CWcMUqw
ujFPS/AH5AwOAf2aASJB+ei/krFb20tGsWRW6Wxpce6+qii8AiOhCRGF1Nb0hJIJLS+/feCm3tPA
gIbp/G6NJzR1saz1xGYTMOcbAvrqvvMs6e53Hw8kr62bWDjHCVt6eZv04/QWt/cI/dn89xbkWBje
hxjjoe9PvOVGd0/y7ZAE5wSCtTFgVpmxL8rluLTCCAMvUTEV6HJbLbmD8gFrWabvcWdEZN6TAp+J
rnM3StRavtIvwQCfYJKrgJ6HQe7UiT03KFLA+Dgv0o4pbJGYpDecGMmC0/KMCAqvHy9KxKox4hEU
0I4OMQal2RCMzaFLalwiVWbeFWYn+MAzTEDIUgZcL1jZNSbyxePW3E4nzLCXm8m1WL4IzksEdpmL
IlygdfD8oOdKa7hot387MJOwUQPZtiO+ynFF/9hIGAAnWMgdXknbBc9xG3JEmVv/LuLUMHiP3qkF
y+ZY2yJ4J7ime4HgOZ7fcplmKVZNkDTU0vhKHRz6ZAoNTIyk/xnjN/TEH6Gwjaf0irCZCPU+nodT
XaqngPE984IJMObbShnKOyT2Vgdli9bfru1HM3fiTKct5X4TnW56EZqLPRHrBZiKA8EvboqI42s2
jcQDISrMuIjhrRikbW3UBrsBSNWjSBjknSR0QdNI/INn+vhYh9pnkdJSEEOedMJENHTPEDBS3C8h
AdvBtcIZ3EcIAYeTUTKxvgpjeGrTgqZLq9I4/q3NWmVt/ajUekAy3MgxB5246r1re+cw6/XlZ7fK
q4MNdThxIYHvPjRyUZbWrtP8LfGCfXw4Yx5UO8Kl8idx17aSjvrsoR65yek0hHOZ9PhS2aylwLPb
63m/WAFC3zuzIE/rAvCd8oGcIEcJY0Clgvkwv1p+xEA01pnWucsGF+RG4VuNZfLOK/pGxHZHjYW3
Pt7skwD+yZTCm5PpisxfVOi5BwgiCQsUm1BxJuGjproA8FdQG/kcZhjTA/urnJYem27Z6mwtCDop
v/dNEt8oqLEfiU5J6wyAdI7UvylPpF3axITlpIZhdvzjI5OMFmrhZeJLoMYqMAz1+m4JjMs+/Uxt
N1fq2XIbOyLHP+0VmOsMhAg7HI4OWYivENzEipSeMLWEDV9VGWZhgJiTla2NT1MIcVjDl0c1wdzJ
M5N9TirQPQz9rtCmxRavlmuW3ar/xmlSWdAKKLES6W2RY6ktrAhpQ8/MMY29GKsQwtsGJo50O/tV
LCBZ2tKaMjGjbFfj/FhATxu+P+XrGHvplE1JzFUnFGzVwui04cpdnTRzFgeumRcgolRjJmJBXQgz
I/OQpV1ikHNBlbEY1+GoH5X9/4RiHrwDRmSGtjxomZMHLjHev+wBpImgkvFvlhW/eFM0ixOm/E9u
Py/qWSOjMK34Sxgc1PwX+Uf8A8pJ932tDHei1+bCjSY0MsHFdryzlUzCNXT1WRhCwQ09zX3jOYLd
e1Frxbsv6MPPGfWGo36n9HC3RzzqXPNfg4P3yDoa074EsiTX/bNCwBO5zN8G021N1GB8WRLpJn4s
/l9jLMvqONl3jxped3VXoC8hbPnvOSgTjo+xcYNBhEA4BtFGMX+WpE6FcTOMGx38XdIKMNVykgrD
wX2fom1uFTQA0OmWWbjSBGmBZvL6+mVxtR8XrtNm6IxSYCZy8RNuOb4yuVBSamoVMg8XcZJHsrSF
dyZrIQ2r276jXqQMzYkacjc46tSg02B5I+6Zfp4bIvyHLbjcjWXDn8XZcRdQgUq7Hl12P6dfLrhZ
Snj2UGXlp2+kn3XBIz7Hdy49Be5FwGWu2RyEnrZPSsESN3jCtJyPF8VsE7CcX2/yIxu1yRnSDXSR
GrLsJO0v6bK+Dm4k3wgEbrh5nU2LZaRTjaqZIQ69PsLPesrDguPsGB4tsYsDM9JDOo+P9BQ7S76U
yM0MwEx5plFOSCF+ph7XB//8rf8WVh+ke3YhXK6q4uMeqrAPNBYpJn1lehbyGClHH5KM8H7r364j
huzjy+xNIZu1hZIjeVIpMq5AId+zTIS6yi+dsFKz4Rx/3OuQIAqk4ccD/eiHh6W+p45FrerRde0u
UWNgVyaRY+5sTkXgWqR8dH5638MkXHYfu8e3dbl5M7VDGM7HigPTICY/Th6Dn0U0J8/zo1TzC4Lw
jLEWMdN0/Eb4mrzEIcygF4igSt/xkFJOD6bNw9Xx6nonZUagtP0N2bBA8B4thkn1ogdFJphVxP9M
EhKCDfcxKuXTwory3A1IqXFuJGwtyDzyRqCGOZcwd9ExbGQhdiWsYz+31WvC/L0lxfgxp3Eq0DTi
mHjMaVBKIskOOXzfvxio9sEBUqAEsOWkmp0fPeBOmMmBHHgIwukUB/zJmvBQr/Upv5+rJKawsxRY
WZHzXgW62KjZ/lM/tWPYIFd2RLLVW8MdHz/YlDJ8L1DHuCiTgV10z25Fk1fMfdYXQJV3g/s9h3/g
QvKYZFmHgn4ruC5y7i111xuXCyfpIaOdc64fQ1gPIolTGsy8HghpH7oLCFspaWJV8xKypqMacWBs
MMNMaEk+N455wgfkWFd5T4F5kR+Uhfo49/UzEsjRUf7MXCl7kpYfdgPKdArodD5lCw9d8Lpc/E1+
TU7FQut5CZX8XsAl3l+opk6yjaJapCDlj64puaDvNg9EabC+T3ZDTeujAdd2rtHJ021JDxykEMcJ
DYak/PVbf6RHBVjx41aa14GGDUFQ0o3MMs4gB6UMJC4Dgs6NBbNGanbXKdzC+s53h39iV2fEw0zs
LrMgXxYEh7J6frdkjlq8ACGISgZe6EvPgfJx1SuameTVpWF7sb36evzA3CY4DMRMOk56ISqiJr0u
Q193/4UW2xYfsni5NMxa4Ch6UoP+/QSKyDXMRXsJmek6Dz4KWzBkDY2qd3toufD5yvZNPUjbba6O
TbnZ5EwVfPdBWVJX4sI/Egt/t5ahcDqXJ7ekPARIu135DJgUjLSRanw3aykWdbN2e6BK2foaYhhy
LYVliSJRyemmCQqP7l3iFY5YBw1G1gsj6Mykm+zND/86b41IoBNWT87kwkO7qv9Tz9TcH9RRNtaw
BldbokAAXC3S2wjMA7hmzUCp4GvI6IZ5LqMRgMKQ9VFX1E9uHBhGH0O/fXcXKD/AEDf+uRoA3pZc
Ikzk+zv6SDH8+v5cKFeP8Wydt1nv264Zi9bn6oltO/PoRckYSP9myKGnlhmZrmvHm9D26xUE7ulE
qyKFUvSIqI7e3DftN4khowOMyL8vSaHCWD0E2gmuFMJBgckUA52g9ts8CAbrNR7wpUE9JIpRVFxm
O/L5TAKCt6Bp8GKQ7h4zrq48DvlFdPrJYs6FYvy75VqMGAY6B7oLL9U0EIjoVgG8gCn/XHQyoxG2
w3CBUByXkYJChYqh0VFvyVBsBm5sfIrN40VhInMZ+QuRQWMadiP881/1lqaFM+9dMUHlmx2le4b0
pP1Utv9QdqOcAFLXUrSWN0z0rzkWyWRwPObP98ckFHRp5DeKcKpslJCnKaa6a4cGmmB4oS+6Ob+n
iqEWJWlHvSmsokf8Hexsxf2O5bUlvPrGUAxeqZ2xEAqO2I+BRv90VGvDb7aoYrba3biXAC+FMLKy
FTHgqWy5zCf+x45Q0icFTMO2FwjT16Y6pmVBUS1bTbFLPbB87yB5cRC9pZbCdV30n/krbQc/AWwV
DWPzMLAFuExobSDmjO5UKOruI0yKCGb3apCzcuwmqYgReNOMQqLRjj0CEWLGzcqjVH0LwEY8ripu
4HBKKpJjBJtATaEOw46NxHXE/0umvANMRTOCQcfydn3OpHY4XaK7kIAe0TSoUgmtKmw45rGfAyap
vv4TnX0GhZ2x0knrIofDo077q+MkdoVMTVPDZBNntidO5D38DHOTO18O04pV7jdC8iNN+PD2AaZo
FLoqvLunNG2FVFpRVpCVcExQU+se4vVkBi5tB+xrc5/xLtz4Pk3OtPkq+/kokDc/mvFZfqXr8Fl/
pFfmg2i4EfFktWbKx5uM0wpw8nwDN/iWwAfSu+QfEmPH+CI+TkzOe+kOw39ZUu+Q4Z2qz5hznjQ2
F5baxCOUGba/DQoaKdeas16lZsyld7zhvGebcDfJJBa38SUiMK/jeijR8ijRUvkXwMeqAn2IYyL+
/b/tTJ2+L174Hf975ugLKlpBX3skCvg5wFiEHouGuWhEupR/iDX0oKMEYQXVE/+7zdbUNP4JAz4D
kGprgFt8Te7QE9xNvnJsbEGMeuCybXGkvteIDPtmAIn/N+WyWg52AMkYn44UxP2sSY46lAmuLyw1
r7azPQXVKRfsNSn7AvRRcc6qwmhfjLm0z0Rh/4sUVs4ZbjsZwqkh9NKX0mc8nWXWrGligTsF23Rx
1vX1R/oKP2OXqt7UZSxC/4l9b8IT+3lfs8T+931oNFg7oNGVm/FLMqbAzp9Xid1XaoUGLBqy/YFn
Z+MxpKR7OFqFa5l6HuYwUC2kFhOD4/zfc2u9wGiz4shdKAM81nbgablC9qzweINgcZik+0M4+wh9
HQMe67JIbJQX7ThqqWw5MXo5xY12GCw78pq2XCaas8ZqpbPKu5sGSlIgIfCIuECa0er1qBkS2fGY
gy7ti1bQkLBNAjhxrbXoTo2DwjRn2VpPXhSvCiqD3CHwg5zdWNVpGZAJfAaYi+GekrJlnlyil+yj
covGH/0stzed0gkP35bSTuX3pKF6KAV7D5VLh2gI44A/HzKXiVf7WBB0q19LLE9BCI5uO+18MJEf
gkJApPjFflRgDJRhd9rtdnFWOrS/K9x39wVoAuPj9ICTswOeg4F961ya+cCedYsWLRcx2nWVTMEK
nX4vFy3P9TVGUMjDLGnhWgN6Kru59PsAKFlzPF5grQj5Fi0ozZtjDjOr2VM07bXx2LchYSFUp2ah
NrFXmmjSnBf5ddGk1RFBbO7n3TPz+Mug7oftJHOmf32re0myHasYRm0rkfvgCtS+YCvv5nSs+JmZ
2mrArTWAjLTgEApVT49KRjVYZGXgZB0ce3WqJ2EOx/3gNbkqKUoR9YmlbC+PhCDayZob5IsEWKd7
QcmJQF6njxMRwduozqbiDo7RLcYovT9qWYoQ8rkTiQ6VzngKYDEhy02H//Lu8TjAOv/7rAgUAcS5
dC9JxaouVc+rcFr6DSVBubKJHpUFHjxtsqK2wwmea0mQeqVEzkHxJSgd9Ov0AcOIrG4ZTvJ1yuq7
Tnz09jDUlhEDI/r3zzto1/n8a7HuODiw9wGhCoh1fQafJkztlT5adtokRk749zf7Q8bGxQ8E6VkS
ImgbJC8l5WHeAniD/gNPXm4rXHTbG4hzHLg3KMSuMG7ic+vDdbJT9sSV0rLEI5unHrSAVd8R5qTK
ZzkT2kN/HBWHdTzfFpohZyRdtSY8rYMzAzBhYYl0H1aat7VEz5HIrBrEhGGiHzNHpCLnjmsooG81
9Sg6Tf5dXR3KT/4mWGLQh2RIT2ieqeyxNVcqjPCEKJHNCJchPK6n9GQhOoB6Pz9DeR5sWYwQT+dV
rEgSdn5RgC8cyGcet63Skb2hCiLP7UHCqwHszY0YHpEI0wcb1C5eyng/HoLnON6sYlrcxdmuSWHs
p8EY+aEZ6QNHwAXg91Wh8CT1s9IBcDqwIyUMUnUJBa5efTMI15tcH76KYxfugrvsBp87vt6O+u2d
GrRfUwp+rv3s+SBGm9CU3qQkQ0qExNlaPNsMvXWXMCMOGUq6sRSkmuJgmc77MHkt+swcy3JWuXcw
uh8+lus8aBQTeQ2UbRK4pX99lmbcsQ365dTvV+AKcyEPnf7CrjtffmlcGbA/NUd6PDHVKZk8Y+6l
eZFbmllWp+MIu8Vra2/iohF3/71bVaeqn7hzNKNu5tCGzX12bjhO+zU1OPcarHSCcqby8VJvWd4B
+GxU7jpNhR2LOMnKSnypYTKnDtHB/b+UoUDFYMDYHCnRO8EF1wKu+l/5r0afUrLYDHowH4GLaW74
wH7SLZ3YU4OFVn76NCkNo1XMHE3ObtSRsvuL2uTvgyFfH6jbjTx2FTqXLfySiWThuScmwNj2MVp7
w/ItRENnbRnwGhRkG85Sdd8vwAMT0ZyYvDqhtoe1CBN/l0Ft749YmCx3AOsK12xfO7V+SnBgtqIW
YucJ2wJI5maQzSpEgIO0B0UFmEf+VRc0iZOAnAT1aWO3sftIAql5gpv7fuhqMlxgJlyXujC8Lpck
FHQX3aT8PW86JNcPxCHow9npFYfaNKu0ke05fxKi9+Lc3gLTmXiyaj/TaqDERxz+o0vLgkIuZgD5
1W0Me4pVJu1auKeEiqrPa0Rybh6qtb+LEZnjCxV/00dfAwohGMxoqbBrPubFglYnp7J+PpWCMbtI
70FfBuihRUowzsl8hPSkP1pOL+8aWsJ45sszCbO4Fq40YidANqKPbbaTLCWvavKwux82ddKMVbG9
dNAqeIqBq9FQ+AhbzQaD12irUABgX0y+R91ahnQbeRulPjODDDgEgyy5WUE7w5QjGbEpE0FOxQQl
Jchq9hMQiKC0o3UOyizsxiHOy6p8+Zn3Ivq3XLbPSfEc/GiKkKR+InwxANw9cR4w3ssU2ZdADm2v
igK0UneUn4zVHReaco1qiIQetgQWX1DzdrGoFH7eYxWPfPdzwp7XxVNdB+wl94hNPsLWnCgPhQd7
KCI2yoMm5SHPemFGHvfAKmF8yhYOTWuyFCt1fUwoiw3WmnzU7EZsqBuWW3UcEbwt1/Jacgru25Hz
B41IcrsKxPSER6ptgPY7tEAHo2STzvkOUA2AEp9hm7b2QsJus5P/UAKywU8WtqfvDChjWQ7zB5/n
nGhjkpGF1ks83cHyWzW2ei/dkBOh2Tp85f+WJAEXykjubF0V4w3A7QWWzgVKci+/oPtmYeaSKGSU
lodQfgJOeL4Glpq3fbXlaQhja2/EPo3cUSz+F1b8rWCkkYyvoUhK33QazMS6jVlB97JN1CgoCOCr
JEzAzO2RQ50fP+KZ19N/MXkrAtcehYDQBVuHG+i3qQOjhUtre16S9Em3oc4rzLwjE8aoY0HJrQB6
aLYb1LjUOeJL2d1xGZaezTDmrTQargn6ZDyCrokEUVxv+zUdYdXwRrhfW4FpO1jrkhHQ0fMdtVBC
I0oSAwbQe2p6kW/POZAZdJN+BLOMsjaSyOh6N4NQmKHL8qmGhBrHak8/xAHLzBtTIBnHnx/3YTxE
mroXuxSXzhDDubpUFUTGk6ADwYWTc7eHJm/lI5kwChNFmru8ThveWlSGNSzx7murqtxU9KMlerR0
bBecqGa2gyXmzr/hXh9GBoofMQFLv8beVSwIGjOpWmGx/Z0EI10KsyunzLejVKuWBgNFEG6/A1HP
zPgh2tf3kn4ZHIdJU5MC2rgMEjK0qZSv6QqRMmgXdSUF3EbbZhhF530UTt13TEU5uYED+7uOxANN
b/a4aw9DT+B0aAdI6vjDVT9Et8iQ8a87Vd8hmcJJWWKe9qEAxkRfoI1Y7Y6uoWLUzsBbUVCUpsl3
O7QlVxT6P29gG3uVYK1CUZen9YvbwLUyI94j/4abMpgHwCWGv4SlBJg9qPHtQHmxmI0lSdTFwbaG
Xkz00qDLqwnjneqPHM6PkpBeM7eD8mD0jM/YFUrItb+LoXQH7cKEfwwf6x2KhM3kyn3PQWWTg8q3
rCWGg23Ak3G+35MgLi9Gy4Co61RfBLq+mkx9BqRK7n0IIGToMmlqAAHmpfVfhhP3XjCYzHgEoo1o
XfWdzIMeGdbIH7MSVq3ZuxcYWylcE6YsOHZmqDYrpgw3pMtojPoX1JTjJtM1xGo2j+1JY5VU13D/
4n7zJ94LbdeT7gjSVOTrFioRzsMJcKlNHPe35TwVC2a/+DuCGGcjNPcvO5oySW/AvhTFFH8dP7GY
6gGKuZMSuWtfnJQ2dQR+b6GQxv1YZXB2FDcxZvc6qGC+AWsLp8lA5Eac9xu1+fTA+ZoVpR2gaXE1
eUw1za23IqtPBzzEb4eVUpti5xvROM53ffUxWQaspm2NM20bLBaJkYp2pnG4nFPzlllXTrVfieqy
yH+uIhFVmF6tLtYR6+XjJ2S1wzUmDHO7Ns0R6XBJLaNgzbwnaCTkuS/guKL7HymFtBXLV0+nM6PF
AzTX1xKiU0m/9OPBaYQZ9B9/aYreSFEgJ50pxcjlbz1GZsQ0pwaLC4bu6orJHH+KILq4szgxUXBW
PJmOrwVZNMhfz6KgoMcpBs61PdsYCz/eyZwgGdyQEb8jYRxf3bwq7i1KVuRrY2RLdiRCMUx5sWLJ
g0jHQq1Juk3viId2euVhRWrQd9OvOgD2pNmMSiLZcWV9CDPayOKFT4Mhcc25LCjdUaUmBpncMnav
537+SGpOXMqzIKVbWUTzUDo+HpFedSKTGe1M8GKVRdsM84Pbuy0Sa1pQlECEJyW4hWh/jZGUh9c6
QAIty52xfu5ed2mF8FidV7oVtfmUBpKr+981F0UvI6qiDQs/F/ID8W82adfZyMFypfe1AkrMWLXO
fgN6rSW1RzVp2iitQEpuDUF7qAOkoG9/9zDL38LK6uefiz1rbGO01BWOrHHslxyA9Uoi0wZ5xvrZ
09UjS3ETOfsGi5BQ4fd9W+UdGj1zOk8ZrIhcIM65QGff98yWxgp3HXDMR3spZ4mWt3V8iZgakKnr
CB9wM+9Qdcnqdcv+8PqEXM8qsbvdpcfcMZ4kk+O3/vs57cuZQhBI4toL4rmAzu6Pfa7Wc02iPgCX
/ezRbUoEte6tiS5RBTJbflDms70lr9YSdHUmPImQhYqBqVr/agJKKvpfH/PVPBHsKp/cwAnRhhVT
pGRwDL/iiSQDhYeV92hJTkKPtDs9JXtH4g/RfxAccNNbnAB9PRE6bqbc3PJ/mjAnRgbS2xdLqwfO
zR0lMOfgu8ZRWLGv6nxV6UDljSesv4CxkWqMNCQTmL8xrNM+iHGth8C0MtFL/OpOg3uT4IG6pRG8
Uq4XhmHmiEjBeTGvG5pVupK/CqXC2Gh9Ru4HYQAyE122lvX61EX63uBPS/u+tfy38lWcxccEvp6X
/TxEh17QeCIuzgSKLxIhfb5ORf/ZmyPP6CenIP6mOLKarNHHYDcxqu+bwwUIt4F7SCt6HP0D5/hi
+DsaWKp5MxDrvsOnG8JUWwDZJ0wnJEFO76bijoV2YvTN11H0YDug/nunPT32FDZL8uv9cZrXFF7N
yy40LqrsIrAxkYi0FJdy0fR0SCgZmyyhsRjvkj2yRLzna6sNs7L9ayyV5O1BePCVYVw1xndYFtUn
Af7U0BPriDkkIC6kCEElVfrrf+qqVfTgdXt2xfgahvTt3b+T2bSZcAAOrQ5agdM9W6/y6zOeQLmn
vIedWt2cPFKhHOj2pkfrUisE0mZ1gr9R/N1JEAYx7HD3VWYR0xXILnaV+x6rlXKDRIQ4Abj1OyxT
9DlDdJxi1mewfxeqwewmROycQuMiEVIlTAApC/55eOtbpLSR/FhQEFgrG+rmt2lR4LN3Cf1vcMVc
R0XXX7oaUHNjlAJZxKqHR5CXdUJujhIa25FEuJkkXfgN1nj/VEL9AeQaYToCQvR9NaZL7SAbsw2x
4hfvYEtrOS5q4pHA/vwBJ2SMKaG8WXW3CrzcxyltOz5FKsM6ZKJgd3GS8/o1oAOdiKSOai+C9xHK
aDVP4MVfQMHl6cXqN3kIjVZpuJilLbPpJJDLNkMt8xi7oar3IpjyTwrO7Pyuw0Pkbb+sMhCvP9VJ
bupK5e5TyrPmETLC/QoS6P/EmYfAffyTBLx7YImUozaDxatWuve2EQ47bNVGrZPL24yaC42eMcS6
XKSFMtMZFxbp0OPHAGgoULGPDwYZMknwkYzJG/e7vsfYHiuvW+HnBqtc873cz9ZSRyz10mC016E8
fSIr/gTcS2qBaU81Wae3DfCx8eGfwSYiIy68TWB4O0K6JCrgo/jV7nl8GSdA6fZOVI6uunwxTtYw
bVLIWgaV8DXE4mwmdg2jJxqsgPGZ/xCtwUiklw3Xl/TgvuYBzWcsFvDM5yGPJmYqFLMX8q3COy0k
2RdL5YxEuvqOsKdU8zNi9KrXlx2Csqe2aH7Eez5Zbzjwv98ZlgQyvpTZ9lPXrgl1dVHP3fsDB+sZ
jAX7xfaIz5BfsTpPgjUBpUAuupsobOrYQsAgEWFHgfzsqZKUYAmuzA1KOqUkn9w9z3AFk+h7by/+
F8o3QbakWSnMxDR59jvZtyyptrGUm7Pjtr10/SuVou0zkFIaQ4CbYUMlLQxkH0HrabQnajhAVh+b
uRqAxU1G5K0p8DqBnNcEzUe3H5+/2k0fvQmkPWyxg343EivXUsKfWPjeoTVtZOyS3mmgveicH6GV
jhnsojUgKuNyfFtbfiRZ/KBYNkyTeenQzEgxc4LmEbf687mxdul4RC7lWlqfB2vK/ARQyosfB4wC
AKHvZgndmK58P/WV2mtFlvdZxQJf/JWYgq2jISw3O+DpX8dPmLTyFqZ5Jhm1H8cfApycP0W2qkh3
PrAgxvtn4nbM1e+kChidJYE1jGqFSXAQ7nO/ozoGnuMVw/C8pvn0vCA+vnuZELqVXYdp9tO4vHhX
QKOGgCCwDBcOdUQTCYC9nOT/54DS8kFbtmb9IsUy0Y5vjNE0cNvZmKSR+fVFhuzYNPvGN0j0MMqD
z4MeWtdKeixqCXSLrd+t9cCsk5b/DDxVNjrv1iEfOIOv7tFfjQpgipcpCoXM83WdlVNNevgEe3t/
MpejaXeOq422tjb35HZF0WZj/aEs1OtQ/1ds2SNyWOVddheFA7cWmk4kSyCe8GvW/pELqYBY5hB/
xv/ohAgr+5N7RbOfKGFB+T9/0d3cv5EgkaboKahhCT4EuB6ZxPSMomKPHQPqdwCGZlZPTYvEhPCW
xQUWJxfEDrNZnA0tDG4WTvyJYfklZG30kg2r3HZ+piO5c2E5q1XDDTDoPdhW02NGwHfmgWS9Y+pE
1XZBTKnDhNhw95ejXzv07kQpdjBZpB52OsMJ2oQxl8TG/z3NxBaiwMlttaHNQu8wRi8cHaLSyfwr
mQxDiJN4eeHoeRwC6jpsk8Y95y7HVEVo4J1Snq2Oy7+iyWiji2E8uz7otV1NqLzFUYP0NROC5jBh
stywpfhgWWbZhqV+0SENdRSSumDfN/ToXdVNCpDRlxOptPxTENTe0Hx2NBUTH+tK8XQB4fBQkhIB
F/h7zh1hvRz+xA6BTzegiN6d1Spn+ODoejhTxOIigY4kc6Wnh1c8pU+KqyVlPJh8TP3gkps4BEeI
DBQ7OIQJUvTuGhJIQwKh88+n5j6P/Cpi9umNCrW/yB2SVSPk+AKulPQxmj+ybK6Do2udOjvmK6Yt
cijclV7M7Nqc+GEmukuCvW3dq+lbUQGj7geptuDSXJZArVVQe+xXHkawKBBe9lpJipXOgr8Msybm
2sgaStw8Jo0mKkzycVKUS+qsDWiN6OhpI7Il7LIDFd+BGqfVyE7oNiF3LRr1UdNZ9TA7CgxNJJKp
1r2qEtwtL/CQXwu5NKGRSChmTO+Ou/Vwgb8jzuGzYeteUeKt9jq+yoxwL8f1aUlG0FvcAkhMZ0p3
y4BHEtIDzuxuVsyrc0t9gCU7d5+HLrNQCTjjFm/CzICa/2cysITH/SEITHlygo8whWOS58FEq+KP
tMyo03ELIPUQ63ykB2NA8cagwt8wYQvqj1Kn/U0OdPRt1maVkrX8eDAE0od5zWqtr6n6E5mvLflM
v4IBegas3U8qbs/okgCf0ik/WAENA5zc4qLOPCjh0LoVws9vYU5qBSRks1K9bZbn8VsSfWivVEzX
ier8NjXhARzOKR/zV2v2f1wHSx6YaM8wf62Kcz/7FR5DWY8geh2z34uHUyXmwbJTxlcdmP3qDLPQ
jcxn2Aub3kThQeelKGjuL2qf5iGqc37vjNOYy/tzG6eoPsUCP9+pk2voRNmwjGQ2UjY+X4s4LOMb
QzPM0AkMPMtcQPIu25TGOiBR9NQMCSLC3dRwnGHuINKHPBhK8vMNOdZ86pXTI3uJEjpairkujdPw
0Icpl7YRE39oTyWYZS6QczA52Lzv6lDxZ0YFCKQeH2Nw59yPjKbNArboJ4Dql8xA5woSDnjijZ3h
ijfP9/arxoIxFU5GOenSwAzVPCFLz/12UE44iTvIhQvuBlycEqeka7JbbuirEHu1c32VPx96DjUZ
i7TnVyjesp6KD4wnVoJSJEyqCS/pZqDNiMgfxoLSB27wfPqzkXmu4V+r8/o+NLn4wksqqHzN3iTE
pHyCUJkiW1aoTiepz/JLkV+hnxomphHIyXZnGgXY3nttD49nUcegdAwblaSWq+u33EnlOsiyfumv
pBFT6hHF1ZKUeMfJR9aEJotAJWOtbZnHrgPCVAIghhALDxtU81CVAzvVK8/aDPWb30MkD1XKEpqW
v93JTbWHMjnMMvavkolE9JG6qT6nQ5/F+xTZZleiGjRGBzv1xOtEoAe+nSAsCJQCm7SWZ3fzC+Fo
+j/1ufht1WjPuo1vqnq4FFL1N2MuR5dTx7i3xoOXs6xDrDWyR8wEa8pLUQPR8u6ZhM88bNKoX/cu
w61Fi8TWGE9SUTjcR93lR0L7xwGF5xG8P9pPJHKEjhq0x9NmBTlk8sP92TclLBq1MIxV0FFo5lvg
30pHJqpFWMl1jM7/OvFK0smBMxMEMMjeP7gR5g2cEhMlL2tfLuZ4peqxTP9urJMKGxdp5o8rN17T
Ygf+WNy75zS8ctMjibprorzRPlrnDMXxvUjaWZfi+qpMourKXNAvEOQ53lP9luqM+EL+DfsjTdor
oXZwlmqNT5yWr29f7CKUDk4T+WsbJBf2/reKi5/+DALvn8aMqQEPD5+ucbnmoq3TgHsWnst0DBRb
E//ufpxH7/2x3ktZ+NBY2vvyF2WY0vXxu0fcNY1SYSJ740r6hp2VgMdAUzSx6uyKC1qoLvwPm/Xw
RmY2tYP2JBgZ7YKKLPVTV79Atg5AVM2UVbSToN835RuhvBkeUvE8QcSKGLVUL8fx7skIkryU0Xo2
fPO6HMEJ1aRuHH2+QzMaV1Ri3jNsQFOdSzUg+7Og3CeJjTQ4FoNW69OQ+RrqHpM89KVo7CoK6Mpq
rUfEDklQg6tOB0wI4fDQwRau6AxoAVIZT0uNw4Ee8r+RHpopa0nBe3Wa8BQuoaDCwHJw5W+apfai
A1wPFDe0o7b/PrJKBZfYY1/n
`pragma protect end_protected
module DVI_TX_Top (
  clk42m,
  clk215m,
  ff_reset_n2_1,
  w_video_de,
  w_video_vs,
  w_video_hs,
  w_video_r,
  w_video_g,
  w_video_b,
  tmds_clk_p,
  tmds_clk_n,
  n36_6,
  tmds_d_p,
  tmds_d_n
)
;
input clk42m;
input clk215m;
input ff_reset_n2_1;
input w_video_de;
input w_video_vs;
input w_video_hs;
input [7:0] w_video_r;
input [7:0] w_video_g;
input [7:0] w_video_b;
output tmds_clk_p;
output tmds_clk_n;
output n36_6;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
wire VCC;
wire GND;
  \~rgb2dvi.DVI_TX_Top  rgb2dvi_inst (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* DVI_TX_Top */
module ip_sdram (
  clk85m,
  n36_6,
  O_sdram_clk_d,
  w_sdram_valid,
  w_sdram_refresh,
  ff_reset_n2_1,
  w_sdram_write,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_sdram_address,
  IO_sdram_dq_in,
  O_sdram_cke_d,
  ff_sdr_ready,
  O_sdram_ras_n_d,
  O_sdram_cas_n_d,
  O_sdram_wen_n_d,
  n646_3,
  n647_3,
  n648_3,
  n649_3,
  n650_3,
  n651_3,
  n652_3,
  n653_3,
  n654_3,
  n655_3,
  n656_3,
  n657_3,
  n658_3,
  n659_3,
  n660_3,
  n661_3,
  n662_3,
  n663_3,
  n664_3,
  n665_3,
  n666_3,
  n667_3,
  n668_3,
  n669_3,
  n670_3,
  n671_3,
  n672_3,
  n673_3,
  n674_3,
  n675_3,
  n676_3,
  n677_3,
  n680_4,
  w_sdram_rdata_en,
  slot_wait_d_4,
  O_sdram_dqm_d,
  O_sdram_addr_d_0,
  O_sdram_addr_d_1,
  O_sdram_addr_d_2,
  O_sdram_addr_d_3,
  O_sdram_addr_d_4,
  O_sdram_addr_d_5,
  O_sdram_addr_d_6,
  O_sdram_addr_d_7,
  O_sdram_addr_d_9,
  O_sdram_addr_d_10,
  w_sdram_rdata
)
;
input clk85m;
input n36_6;
input O_sdram_clk_d;
input w_sdram_valid;
input w_sdram_refresh;
input ff_reset_n2_1;
input w_sdram_write;
input [31:0] w_sdram_wdata;
input [3:0] w_sdram_wdata_mask;
input [16:2] w_sdram_address;
input [31:0] IO_sdram_dq_in;
output O_sdram_cke_d;
output ff_sdr_ready;
output O_sdram_ras_n_d;
output O_sdram_cas_n_d;
output O_sdram_wen_n_d;
output n646_3;
output n647_3;
output n648_3;
output n649_3;
output n650_3;
output n651_3;
output n652_3;
output n653_3;
output n654_3;
output n655_3;
output n656_3;
output n657_3;
output n658_3;
output n659_3;
output n660_3;
output n661_3;
output n662_3;
output n663_3;
output n664_3;
output n665_3;
output n666_3;
output n667_3;
output n668_3;
output n669_3;
output n670_3;
output n671_3;
output n672_3;
output n673_3;
output n674_3;
output n675_3;
output n676_3;
output n677_3;
output n680_4;
output w_sdram_rdata_en;
output slot_wait_d_4;
output [3:0] O_sdram_dqm_d;
output O_sdram_addr_d_0;
output O_sdram_addr_d_1;
output O_sdram_addr_d_2;
output O_sdram_addr_d_3;
output O_sdram_addr_d_4;
output O_sdram_addr_d_5;
output O_sdram_addr_d_6;
output O_sdram_addr_d_7;
output O_sdram_addr_d_9;
output O_sdram_addr_d_10;
output [31:0] w_sdram_rdata;
wire n10_3;
wire n810_5;
wire n581_6;
wire n291_3;
wire n383_3;
wire n390_3;
wire n1223_5;
wire n544_4;
wire n914_5;
wire n523_24;
wire n917_4;
wire n259_11;
wire n262_13;
wire n268_11;
wire n271_12;
wire n394_11;
wire n468_10;
wire n471_10;
wire n474_10;
wire n477_10;
wire n480_10;
wire n530_11;
wire n532_11;
wire n533_11;
wire n534_11;
wire n535_11;
wire n536_11;
wire n20_6;
wire n21_6;
wire n463_6;
wire n320_10;
wire n319_10;
wire n318_10;
wire n316_10;
wire n314_10;
wire n312_10;
wire n526_17;
wire n353_6;
wire n346_6;
wire n344_6;
wire n341_6;
wire n810_6;
wire n356_4;
wire n245_7;
wire n245_8;
wire n544_5;
wire ff_main_timer_12_7;
wire ff_main_timer_12_8;
wire n259_13;
wire n259_14;
wire n262_14;
wire n265_13;
wire n265_14;
wire n268_12;
wire n268_13;
wire n271_14;
wire n468_11;
wire n468_12;
wire n468_13;
wire n463_7;
wire n320_11;
wire n352_7;
wire n346_7;
wire n544_6;
wire ff_main_timer_12_9;
wire ff_main_timer_12_10;
wire ff_main_timer_12_11;
wire n268_14;
wire ff_main_timer_12_13;
wire n316_13;
wire n314_13;
wire n259_16;
wire n274_11;
wire ff_write_11;
wire n527_15;
wire n245_10;
wire n390_6;
wire n10_6;
wire n302_5;
wire n383_6;
wire n371_6;
wire n387_5;
wire n356_6;
wire n291_6;
wire ff_sdr_address_9_7;
wire n471_13;
wire n271_16;
wire n529_11;
wire n265_16;
wire n342_9;
wire n348_9;
wire n352_10;
wire n354_9;
wire n465_12;
wire ff_main_timer_14_18;
wire ff_write;
wire ff_do_refresh;
wire ff_do_main_state;
wire [31:0] ff_wdata;
wire [3:0] ff_wdata_mask;
wire [6:0] ff_row_address;
wire [7:0] ff_col_address;
wire [4:0] ff_main_state;
wire [14:0] ff_main_timer;
wire VCC;
wire GND;
  LUT4 n10_s0 (
    .F(n10_3),
    .I0(w_sdram_valid),
    .I1(w_sdram_refresh),
    .I2(ff_main_state[0]),
    .I3(n10_6) 
);
defparam n10_s0.INIT=16'h0E00;
  LUT4 n810_s2 (
    .F(n810_5),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[4]),
    .I3(n810_6) 
);
defparam n810_s2.INIT=16'h4000;
  LUT4 n581_s3 (
    .F(n581_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(n245_7) 
);
defparam n581_s3.INIT=16'h4000;
  LUT4 n291_s0 (
    .F(n291_3),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]),
    .I2(ff_main_timer_12_13),
    .I3(n291_6) 
);
defparam n291_s0.INIT=16'h0100;
  LUT2 n383_s0 (
    .F(n383_3),
    .I0(n356_6),
    .I1(n383_6) 
);
defparam n383_s0.INIT=4'hE;
  LUT2 n390_s0 (
    .F(n390_3),
    .I0(n383_6),
    .I1(n390_6) 
);
defparam n390_s0.INIT=4'hE;
  LUT2 n1223_s2 (
    .F(n1223_5),
    .I0(ff_reset_n2_1),
    .I1(ff_sdr_ready) 
);
defparam n1223_s2.INIT=4'h7;
  LUT2 n544_s1 (
    .F(n544_4),
    .I0(n527_15),
    .I1(n544_5) 
);
defparam n544_s1.INIT=4'hE;
  LUT2 n914_s2 (
    .F(n914_5),
    .I0(ff_do_refresh),
    .I1(ff_write) 
);
defparam n914_s2.INIT=4'h1;
  LUT2 n523_s20 (
    .F(n523_24),
    .I0(n245_10),
    .I1(n581_6) 
);
defparam n523_s20.INIT=4'hE;
  LUT2 n917_s1 (
    .F(n917_4),
    .I0(ff_reset_n2_1),
    .I1(n810_5) 
);
defparam n917_s1.INIT=4'h7;
  LUT4 n259_s7 (
    .F(n259_11),
    .I0(n259_16),
    .I1(n259_13),
    .I2(n259_14),
    .I3(ff_main_state[4]) 
);
defparam n259_s7.INIT=16'h30CE;
  LUT3 n262_s9 (
    .F(n262_13),
    .I0(n262_14),
    .I1(n259_14),
    .I2(n259_16) 
);
defparam n262_s9.INIT=8'h8F;
  LUT4 n268_s7 (
    .F(n268_11),
    .I0(n268_12),
    .I1(ff_main_state[1]),
    .I2(n268_13),
    .I3(n259_14) 
);
defparam n268_s7.INIT=16'h7D55;
  LUT4 n271_s8 (
    .F(n271_12),
    .I0(n271_16),
    .I1(n271_14),
    .I2(ff_main_state[0]),
    .I3(n259_14) 
);
defparam n271_s8.INIT=16'hD755;
  LUT3 n394_s6 (
    .F(n394_11),
    .I0(ff_main_timer[0]),
    .I1(n371_6),
    .I2(ff_main_timer_12_13) 
);
defparam n394_s6.INIT=8'h10;
  LUT4 n468_s5 (
    .F(n468_10),
    .I0(n468_11),
    .I1(n468_12),
    .I2(n390_6),
    .I3(n468_13) 
);
defparam n468_s5.INIT=16'h000B;
  LUT4 n471_s5 (
    .F(n471_10),
    .I0(ff_wdata_mask[3]),
    .I1(n471_13),
    .I2(n468_12),
    .I3(n383_6) 
);
defparam n471_s5.INIT=16'h008F;
  LUT4 n474_s5 (
    .F(n474_10),
    .I0(ff_wdata_mask[2]),
    .I1(n471_13),
    .I2(n468_12),
    .I3(n383_6) 
);
defparam n474_s5.INIT=16'h008F;
  LUT4 n477_s5 (
    .F(n477_10),
    .I0(ff_wdata_mask[1]),
    .I1(n471_13),
    .I2(n468_12),
    .I3(n383_6) 
);
defparam n477_s5.INIT=16'h008F;
  LUT4 n480_s5 (
    .F(n480_10),
    .I0(ff_wdata_mask[0]),
    .I1(n471_13),
    .I2(n468_12),
    .I3(n383_6) 
);
defparam n480_s5.INIT=16'h008F;
  LUT4 n530_s6 (
    .F(n530_11),
    .I0(ff_col_address[6]),
    .I1(n265_13),
    .I2(ff_row_address[6]),
    .I3(n245_10) 
);
defparam n530_s6.INIT=16'hF888;
  LUT4 n532_s6 (
    .F(n532_11),
    .I0(ff_col_address[4]),
    .I1(n265_13),
    .I2(ff_row_address[4]),
    .I3(n245_10) 
);
defparam n532_s6.INIT=16'hF888;
  LUT4 n533_s6 (
    .F(n533_11),
    .I0(ff_col_address[3]),
    .I1(n265_13),
    .I2(ff_row_address[3]),
    .I3(n245_10) 
);
defparam n533_s6.INIT=16'hF888;
  LUT4 n534_s6 (
    .F(n534_11),
    .I0(ff_col_address[2]),
    .I1(n265_13),
    .I2(ff_row_address[2]),
    .I3(n245_10) 
);
defparam n534_s6.INIT=16'hF888;
  LUT4 n535_s6 (
    .F(n535_11),
    .I0(ff_col_address[1]),
    .I1(n265_13),
    .I2(ff_row_address[1]),
    .I3(n245_10) 
);
defparam n535_s6.INIT=16'hF888;
  LUT4 n536_s6 (
    .F(n536_11),
    .I0(ff_col_address[0]),
    .I1(n265_13),
    .I2(ff_row_address[0]),
    .I3(n245_10) 
);
defparam n536_s6.INIT=16'hF888;
  LUT3 n20_s1 (
    .F(n20_6),
    .I0(ff_main_state[0]),
    .I1(w_sdram_refresh),
    .I2(n10_6) 
);
defparam n20_s1.INIT=8'h40;
  LUT2 n21_s1 (
    .F(n21_6),
    .I0(w_sdram_write),
    .I1(n10_3) 
);
defparam n21_s1.INIT=4'h8;
  LUT4 n463_s1 (
    .F(n463_6),
    .I0(n265_13),
    .I1(n523_24),
    .I2(ff_sdr_ready),
    .I3(n463_7) 
);
defparam n463_s1.INIT=16'hBF00;
  LUT2 n320_s4 (
    .F(n320_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11) 
);
defparam n320_s4.INIT=4'h6;
  LUT3 n319_s4 (
    .F(n319_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11),
    .I2(ff_main_timer[5]) 
);
defparam n319_s4.INIT=8'hB4;
  LUT4 n318_s4 (
    .F(n318_10),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(n320_11),
    .I3(ff_main_timer[6]) 
);
defparam n318_s4.INIT=16'hEF10;
  LUT3 n316_s4 (
    .F(n316_10),
    .I0(ff_main_timer[7]),
    .I1(n316_13),
    .I2(ff_main_timer[8]) 
);
defparam n316_s4.INIT=8'hB4;
  LUT2 n314_s4 (
    .F(n314_10),
    .I0(ff_main_timer[10]),
    .I1(n314_13) 
);
defparam n314_s4.INIT=4'h6;
  LUT4 n312_s4 (
    .F(n312_10),
    .I0(ff_main_timer[10]),
    .I1(ff_main_timer[11]),
    .I2(n314_13),
    .I3(ff_main_timer[12]) 
);
defparam n312_s4.INIT=16'hEF10;
  LUT3 n526_s10 (
    .F(n526_17),
    .I0(n468_13),
    .I1(n581_6),
    .I2(ff_sdr_ready) 
);
defparam n526_s10.INIT=8'hCA;
  LUT4 n353_s1 (
    .F(n353_6),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(n371_6),
    .I3(ff_main_timer[2]) 
);
defparam n353_s1.INIT=16'h0E01;
  LUT4 n346_s1 (
    .F(n346_6),
    .I0(n316_13),
    .I1(n346_7),
    .I2(n371_6),
    .I3(ff_main_timer[9]) 
);
defparam n346_s1.INIT=16'h0708;
  LUT4 n344_s1 (
    .F(n344_6),
    .I0(ff_main_timer[10]),
    .I1(n314_13),
    .I2(n371_6),
    .I3(ff_main_timer[11]) 
);
defparam n344_s1.INIT=16'h0B04;
  LUT4 n341_s1 (
    .F(n341_6),
    .I0(ff_main_timer[13]),
    .I1(ff_main_timer_12_7),
    .I2(n371_6),
    .I3(ff_main_timer[14]) 
);
defparam n341_s1.INIT=16'h0B04;
  LUT2 n810_s3 (
    .F(n810_6),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]) 
);
defparam n810_s3.INIT=4'h1;
  LUT3 n356_s1 (
    .F(n356_4),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]) 
);
defparam n356_s1.INIT=8'h01;
  LUT2 n245_s4 (
    .F(n245_7),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[3]) 
);
defparam n245_s4.INIT=4'h4;
  LUT2 n245_s5 (
    .F(n245_8),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n245_s5.INIT=4'h8;
  LUT4 n544_s2 (
    .F(n544_5),
    .I0(n544_6),
    .I1(ff_row_address[5]),
    .I2(n245_10),
    .I3(ff_sdr_ready) 
);
defparam n544_s2.INIT=16'hC500;
  LUT4 ff_main_timer_12_s3 (
    .F(ff_main_timer_12_7),
    .I0(n320_11),
    .I1(ff_main_timer_12_9),
    .I2(ff_main_timer_12_10),
    .I3(ff_main_timer_12_11) 
);
defparam ff_main_timer_12_s3.INIT=16'h8000;
  LUT2 ff_main_timer_12_s4 (
    .F(ff_main_timer_12_8),
    .I0(ff_main_timer[13]),
    .I1(ff_main_timer[14]) 
);
defparam ff_main_timer_12_s4.INIT=4'h1;
  LUT4 n259_s9 (
    .F(n259_13),
    .I0(n271_14),
    .I1(ff_main_state[3]),
    .I2(n245_8),
    .I3(ff_main_state[2]) 
);
defparam n259_s9.INIT=16'h4000;
  LUT4 n259_s10 (
    .F(n259_14),
    .I0(n268_12),
    .I1(ff_main_state[4]),
    .I2(n581_6),
    .I3(n10_6) 
);
defparam n259_s10.INIT=16'h000B;
  LUT4 n262_s10 (
    .F(n262_14),
    .I0(n271_14),
    .I1(ff_main_state[2]),
    .I2(n245_8),
    .I3(ff_main_state[3]) 
);
defparam n262_s10.INIT=16'hBF40;
  LUT2 n265_s9 (
    .F(n265_13),
    .I0(ff_do_refresh),
    .I1(n581_6) 
);
defparam n265_s9.INIT=4'h4;
  LUT4 n265_s10 (
    .F(n265_14),
    .I0(n271_14),
    .I1(n245_8),
    .I2(ff_main_state[2]),
    .I3(n259_14) 
);
defparam n265_s10.INIT=16'hB400;
  LUT4 n268_s8 (
    .F(n268_12),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[0]),
    .I3(n268_14) 
);
defparam n268_s8.INIT=16'hEFF3;
  LUT2 n268_s9 (
    .F(n268_13),
    .I0(n271_14),
    .I1(ff_main_state[0]) 
);
defparam n268_s9.INIT=4'h4;
  LUT4 n271_s10 (
    .F(n271_14),
    .I0(ff_main_timer_12_7),
    .I1(ff_main_timer_12_8),
    .I2(ff_do_main_state),
    .I3(ff_sdr_ready) 
);
defparam n271_s10.INIT=16'h0F77;
  LUT3 n468_s6 (
    .F(n468_11),
    .I0(ff_write),
    .I1(ff_do_refresh),
    .I2(n581_6) 
);
defparam n468_s6.INIT=8'hD0;
  LUT4 n468_s7 (
    .F(n468_12),
    .I0(ff_do_refresh),
    .I1(n245_10),
    .I2(n581_6),
    .I3(ff_sdr_ready) 
);
defparam n468_s7.INIT=16'hF800;
  LUT3 n468_s8 (
    .F(n468_13),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(n356_4) 
);
defparam n468_s8.INIT=8'h40;
  LUT2 n463_s2 (
    .F(n463_7),
    .I0(n387_5),
    .I1(n390_6) 
);
defparam n463_s2.INIT=4'h1;
  LUT4 n320_s5 (
    .F(n320_11),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]),
    .I3(ff_main_timer[3]) 
);
defparam n320_s5.INIT=16'h0001;
  LUT3 n352_s2 (
    .F(n352_7),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]) 
);
defparam n352_s2.INIT=8'h01;
  LUT2 n346_s2 (
    .F(n346_7),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]) 
);
defparam n346_s2.INIT=4'h1;
  LUT4 n544_s3 (
    .F(n544_6),
    .I0(ff_do_refresh),
    .I1(ff_col_address[5]),
    .I2(O_sdram_addr_d_5),
    .I3(n581_6) 
);
defparam n544_s3.INIT=16'hBB0F;
  LUT3 ff_main_timer_12_s5 (
    .F(ff_main_timer_12_9),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(ff_main_timer[6]) 
);
defparam ff_main_timer_12_s5.INIT=8'h01;
  LUT3 ff_main_timer_12_s6 (
    .F(ff_main_timer_12_10),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(ff_main_timer[9]) 
);
defparam ff_main_timer_12_s6.INIT=8'h01;
  LUT3 ff_main_timer_12_s7 (
    .F(ff_main_timer_12_11),
    .I0(ff_main_timer[10]),
    .I1(ff_main_timer[11]),
    .I2(ff_main_timer[12]) 
);
defparam ff_main_timer_12_s7.INIT=8'h01;
  LUT3 n268_s10 (
    .F(n268_14),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[4]) 
);
defparam n268_s10.INIT=8'hB0;
  LUT3 ff_main_timer_12_s8 (
    .F(ff_main_timer_12_13),
    .I0(ff_main_timer_12_7),
    .I1(ff_main_timer[13]),
    .I2(ff_main_timer[14]) 
);
defparam ff_main_timer_12_s8.INIT=8'hFD;
  LUT4 n316_s6 (
    .F(n316_13),
    .I0(n320_11),
    .I1(ff_main_timer[4]),
    .I2(ff_main_timer[5]),
    .I3(ff_main_timer[6]) 
);
defparam n316_s6.INIT=16'h0002;
  LUT4 n314_s6 (
    .F(n314_13),
    .I0(n316_13),
    .I1(ff_main_timer[7]),
    .I2(ff_main_timer[8]),
    .I3(ff_main_timer[9]) 
);
defparam n314_s6.INIT=16'h0002;
  LUT4 n259_s11 (
    .F(n259_16),
    .I0(n10_6),
    .I1(n265_13),
    .I2(n268_12),
    .I3(ff_main_state[4]) 
);
defparam n259_s11.INIT=16'h1011;
  LUT3 n274_s6 (
    .F(n274_11),
    .I0(n245_10),
    .I1(n268_12),
    .I2(ff_main_state[4]) 
);
defparam n274_s6.INIT=8'hBA;
  LUT3 ff_write_s5 (
    .F(ff_write_11),
    .I0(n10_3),
    .I1(n268_12),
    .I2(ff_main_state[4]) 
);
defparam ff_write_s5.INIT=8'hBA;
  LUT4 n527_s8 (
    .F(n527_15),
    .I0(ff_sdr_ready),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(n356_4) 
);
defparam n527_s8.INIT=16'h4555;
  LUT4 n245_s6 (
    .F(n245_10),
    .I0(ff_main_state[2]),
    .I1(n245_7),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n245_s6.INIT=16'h4000;
  LUT4 n390_s2 (
    .F(n390_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]),
    .I3(n810_6) 
);
defparam n390_s2.INIT=16'h1000;
  LUT4 n10_s2 (
    .F(n10_6),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[4]),
    .I3(ff_main_state[3]) 
);
defparam n10_s2.INIT=16'h0400;
  LUT4 n302_s1 (
    .F(n302_5),
    .I0(ff_main_timer_12_13),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]),
    .I3(n291_6) 
);
defparam n302_s1.INIT=16'h1000;
  LUT4 n383_s2 (
    .F(n383_6),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n383_s2.INIT=16'h0002;
  LUT4 n371_s2 (
    .F(n371_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(n390_6) 
);
defparam n371_s2.INIT=16'hFF01;
  LUT4 n387_s1 (
    .F(n387_5),
    .I0(n810_6),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n387_s1.INIT=16'h0001;
  LUT4 n356_s2 (
    .F(n356_6),
    .I0(n810_6),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n356_s2.INIT=16'h0002;
  LUT3 n291_s2 (
    .F(n291_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]) 
);
defparam n291_s2.INIT=8'h02;
  LUT3 ff_sdr_address_9_s3 (
    .F(ff_sdr_address_9_7),
    .I0(n245_10),
    .I1(n581_6),
    .I2(ff_sdr_ready) 
);
defparam ff_sdr_address_9_s3.INIT=8'hEF;
  LUT3 n471_s7 (
    .F(n471_13),
    .I0(ff_write),
    .I1(ff_do_refresh),
    .I2(n581_6) 
);
defparam n471_s7.INIT=8'h20;
  LUT4 n271_s11 (
    .F(n271_16),
    .I0(n10_3),
    .I1(ff_do_refresh),
    .I2(n581_6),
    .I3(n371_6) 
);
defparam n271_s11.INIT=16'h0045;
  LUT3 n529_s6 (
    .F(n529_11),
    .I0(ff_col_address[7]),
    .I1(ff_do_refresh),
    .I2(n581_6) 
);
defparam n529_s6.INIT=8'h20;
  LUT4 n265_s11 (
    .F(n265_16),
    .I0(n245_10),
    .I1(ff_do_refresh),
    .I2(n581_6),
    .I3(n265_14) 
);
defparam n265_s11.INIT=16'hFFBA;
  LUT4 n342_s3 (
    .F(n342_9),
    .I0(ff_main_timer_12_7),
    .I1(ff_main_timer_12_13),
    .I2(n371_6),
    .I3(ff_main_timer[13]) 
);
defparam n342_s3.INIT=16'h0708;
  LUT4 n348_s3 (
    .F(n348_9),
    .I0(ff_main_timer_12_13),
    .I1(n316_13),
    .I2(n371_6),
    .I3(ff_main_timer[7]) 
);
defparam n348_s3.INIT=16'h0708;
  LUT4 n352_s4 (
    .F(n352_10),
    .I0(ff_main_timer_12_13),
    .I1(n352_7),
    .I2(n371_6),
    .I3(ff_main_timer[3]) 
);
defparam n352_s4.INIT=16'h0708;
  LUT4 n354_s3 (
    .F(n354_9),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer_12_13),
    .I2(n371_6),
    .I3(ff_main_timer[1]) 
);
defparam n354_s3.INIT=16'h0B04;
  LUT4 n465_s6 (
    .F(n465_12),
    .I0(n581_6),
    .I1(ff_sdr_ready),
    .I2(n383_6),
    .I3(n390_6) 
);
defparam n465_s6.INIT=16'h0007;
  LUT4 ff_main_timer_14_s7 (
    .F(ff_main_timer_14_18),
    .I0(n371_6),
    .I1(ff_main_timer_12_7),
    .I2(ff_main_timer[13]),
    .I3(ff_main_timer[14]) 
);
defparam ff_main_timer_14_s7.INIT=16'hFFFB;
  DFFRE ff_wdata_31_s0 (
    .Q(ff_wdata[31]),
    .D(w_sdram_wdata[31]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_30_s0 (
    .Q(ff_wdata[30]),
    .D(w_sdram_wdata[30]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_29_s0 (
    .Q(ff_wdata[29]),
    .D(w_sdram_wdata[29]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_28_s0 (
    .Q(ff_wdata[28]),
    .D(w_sdram_wdata[28]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_27_s0 (
    .Q(ff_wdata[27]),
    .D(w_sdram_wdata[27]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_26_s0 (
    .Q(ff_wdata[26]),
    .D(w_sdram_wdata[26]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_25_s0 (
    .Q(ff_wdata[25]),
    .D(w_sdram_wdata[25]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_24_s0 (
    .Q(ff_wdata[24]),
    .D(w_sdram_wdata[24]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_23_s0 (
    .Q(ff_wdata[23]),
    .D(w_sdram_wdata[23]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_22_s0 (
    .Q(ff_wdata[22]),
    .D(w_sdram_wdata[22]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_21_s0 (
    .Q(ff_wdata[21]),
    .D(w_sdram_wdata[21]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_20_s0 (
    .Q(ff_wdata[20]),
    .D(w_sdram_wdata[20]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_19_s0 (
    .Q(ff_wdata[19]),
    .D(w_sdram_wdata[19]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_18_s0 (
    .Q(ff_wdata[18]),
    .D(w_sdram_wdata[18]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_17_s0 (
    .Q(ff_wdata[17]),
    .D(w_sdram_wdata[17]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_16_s0 (
    .Q(ff_wdata[16]),
    .D(w_sdram_wdata[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_15_s0 (
    .Q(ff_wdata[15]),
    .D(w_sdram_wdata[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_14_s0 (
    .Q(ff_wdata[14]),
    .D(w_sdram_wdata[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_13_s0 (
    .Q(ff_wdata[13]),
    .D(w_sdram_wdata[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_12_s0 (
    .Q(ff_wdata[12]),
    .D(w_sdram_wdata[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_11_s0 (
    .Q(ff_wdata[11]),
    .D(w_sdram_wdata[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_10_s0 (
    .Q(ff_wdata[10]),
    .D(w_sdram_wdata[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_9_s0 (
    .Q(ff_wdata[9]),
    .D(w_sdram_wdata[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_8_s0 (
    .Q(ff_wdata[8]),
    .D(w_sdram_wdata[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_7_s0 (
    .Q(ff_wdata[7]),
    .D(w_sdram_wdata[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(ff_wdata[6]),
    .D(w_sdram_wdata[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(ff_wdata[5]),
    .D(w_sdram_wdata[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(ff_wdata[4]),
    .D(w_sdram_wdata[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(ff_wdata[3]),
    .D(w_sdram_wdata[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(ff_wdata[2]),
    .D(w_sdram_wdata[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(ff_wdata[1]),
    .D(w_sdram_wdata[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(ff_wdata[0]),
    .D(w_sdram_wdata[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_3_s0 (
    .Q(ff_wdata_mask[3]),
    .D(w_sdram_wdata_mask[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_2_s0 (
    .Q(ff_wdata_mask[2]),
    .D(w_sdram_wdata_mask[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_1_s0 (
    .Q(ff_wdata_mask[1]),
    .D(w_sdram_wdata_mask[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_0_s0 (
    .Q(ff_wdata_mask[0]),
    .D(w_sdram_wdata_mask[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_6_s0 (
    .Q(ff_row_address[6]),
    .D(w_sdram_address[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_5_s0 (
    .Q(ff_row_address[5]),
    .D(w_sdram_address[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_4_s0 (
    .Q(ff_row_address[4]),
    .D(w_sdram_address[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_3_s0 (
    .Q(ff_row_address[3]),
    .D(w_sdram_address[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_2_s0 (
    .Q(ff_row_address[2]),
    .D(w_sdram_address[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_1_s0 (
    .Q(ff_row_address[1]),
    .D(w_sdram_address[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_0_s0 (
    .Q(ff_row_address[0]),
    .D(w_sdram_address[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_7_s0 (
    .Q(ff_col_address[7]),
    .D(w_sdram_address[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_6_s0 (
    .Q(ff_col_address[6]),
    .D(w_sdram_address[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_5_s0 (
    .Q(ff_col_address[5]),
    .D(w_sdram_address[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_4_s0 (
    .Q(ff_col_address[4]),
    .D(w_sdram_address[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_3_s0 (
    .Q(ff_col_address[3]),
    .D(w_sdram_address[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_2_s0 (
    .Q(ff_col_address[2]),
    .D(w_sdram_address[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_1_s0 (
    .Q(ff_col_address[1]),
    .D(w_sdram_address[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_0_s0 (
    .Q(ff_col_address[0]),
    .D(w_sdram_address[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFR ff_main_state_4_s0 (
    .Q(ff_main_state[4]),
    .D(n259_11),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_3_s0 (
    .Q(ff_main_state[3]),
    .D(n262_13),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_2_s0 (
    .Q(ff_main_state[2]),
    .D(n265_16),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_1_s0 (
    .Q(ff_main_state[1]),
    .D(n268_11),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_0_s0 (
    .Q(ff_main_state[0]),
    .D(n271_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_initial_finish_s0 (
    .Q(O_sdram_cke_d),
    .D(VCC),
    .CLK(clk85m),
    .CE(n291_3),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_ready_s0 (
    .Q(ff_sdr_ready),
    .D(VCC),
    .CLK(clk85m),
    .CE(n302_5),
    .RESET(n36_6) 
);
  DFFRE ff_main_timer_12_s0 (
    .Q(ff_main_timer[12]),
    .D(n312_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_13),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_10_s0 (
    .Q(ff_main_timer[10]),
    .D(n314_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_13),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_8_s0 (
    .Q(ff_main_timer[8]),
    .D(n316_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_13),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_6_s0 (
    .Q(ff_main_timer[6]),
    .D(n318_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_13),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_5_s0 (
    .Q(ff_main_timer[5]),
    .D(n319_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_13),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_4_s0 (
    .Q(ff_main_timer[4]),
    .D(n320_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_13),
    .RESET(n371_6) 
);
  DFFS ff_sdr_command_2_s0 (
    .Q(O_sdram_ras_n_d),
    .D(n463_6),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_1_s0 (
    .Q(O_sdram_cas_n_d),
    .D(n465_12),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_0_s0 (
    .Q(O_sdram_wen_n_d),
    .D(n468_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_3_s0 (
    .Q(O_sdram_dqm_d[3]),
    .D(n471_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_2_s0 (
    .Q(O_sdram_dqm_d[2]),
    .D(n474_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_1_s0 (
    .Q(O_sdram_dqm_d[1]),
    .D(n477_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_0_s0 (
    .Q(O_sdram_dqm_d[0]),
    .D(n480_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFR ff_sdr_address_5_s0 (
    .Q(O_sdram_addr_d_5),
    .D(n544_4),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFF n646_s0 (
    .Q(n646_3),
    .D(ff_wdata[31]),
    .CLK(clk85m) 
);
  DFF n647_s0 (
    .Q(n647_3),
    .D(ff_wdata[30]),
    .CLK(clk85m) 
);
  DFF n648_s0 (
    .Q(n648_3),
    .D(ff_wdata[29]),
    .CLK(clk85m) 
);
  DFF n649_s0 (
    .Q(n649_3),
    .D(ff_wdata[28]),
    .CLK(clk85m) 
);
  DFF n650_s0 (
    .Q(n650_3),
    .D(ff_wdata[27]),
    .CLK(clk85m) 
);
  DFF n651_s0 (
    .Q(n651_3),
    .D(ff_wdata[26]),
    .CLK(clk85m) 
);
  DFF n652_s0 (
    .Q(n652_3),
    .D(ff_wdata[25]),
    .CLK(clk85m) 
);
  DFF n653_s0 (
    .Q(n653_3),
    .D(ff_wdata[24]),
    .CLK(clk85m) 
);
  DFF n654_s0 (
    .Q(n654_3),
    .D(ff_wdata[23]),
    .CLK(clk85m) 
);
  DFF n655_s0 (
    .Q(n655_3),
    .D(ff_wdata[22]),
    .CLK(clk85m) 
);
  DFF n656_s0 (
    .Q(n656_3),
    .D(ff_wdata[21]),
    .CLK(clk85m) 
);
  DFF n657_s0 (
    .Q(n657_3),
    .D(ff_wdata[20]),
    .CLK(clk85m) 
);
  DFF n658_s0 (
    .Q(n658_3),
    .D(ff_wdata[19]),
    .CLK(clk85m) 
);
  DFF n659_s0 (
    .Q(n659_3),
    .D(ff_wdata[18]),
    .CLK(clk85m) 
);
  DFF n660_s0 (
    .Q(n660_3),
    .D(ff_wdata[17]),
    .CLK(clk85m) 
);
  DFF n661_s0 (
    .Q(n661_3),
    .D(ff_wdata[16]),
    .CLK(clk85m) 
);
  DFF n662_s0 (
    .Q(n662_3),
    .D(ff_wdata[15]),
    .CLK(clk85m) 
);
  DFF n663_s0 (
    .Q(n663_3),
    .D(ff_wdata[14]),
    .CLK(clk85m) 
);
  DFF n664_s0 (
    .Q(n664_3),
    .D(ff_wdata[13]),
    .CLK(clk85m) 
);
  DFF n665_s0 (
    .Q(n665_3),
    .D(ff_wdata[12]),
    .CLK(clk85m) 
);
  DFF n666_s0 (
    .Q(n666_3),
    .D(ff_wdata[11]),
    .CLK(clk85m) 
);
  DFF n667_s0 (
    .Q(n667_3),
    .D(ff_wdata[10]),
    .CLK(clk85m) 
);
  DFF n668_s0 (
    .Q(n668_3),
    .D(ff_wdata[9]),
    .CLK(clk85m) 
);
  DFF n669_s0 (
    .Q(n669_3),
    .D(ff_wdata[8]),
    .CLK(clk85m) 
);
  DFF n670_s0 (
    .Q(n670_3),
    .D(ff_wdata[7]),
    .CLK(clk85m) 
);
  DFF n671_s0 (
    .Q(n671_3),
    .D(ff_wdata[6]),
    .CLK(clk85m) 
);
  DFF n672_s0 (
    .Q(n672_3),
    .D(ff_wdata[5]),
    .CLK(clk85m) 
);
  DFF n673_s0 (
    .Q(n673_3),
    .D(ff_wdata[4]),
    .CLK(clk85m) 
);
  DFF n674_s0 (
    .Q(n674_3),
    .D(ff_wdata[3]),
    .CLK(clk85m) 
);
  DFF n675_s0 (
    .Q(n675_3),
    .D(ff_wdata[2]),
    .CLK(clk85m) 
);
  DFF n676_s0 (
    .Q(n676_3),
    .D(ff_wdata[1]),
    .CLK(clk85m) 
);
  DFF n677_s0 (
    .Q(n677_3),
    .D(ff_wdata[0]),
    .CLK(clk85m) 
);
  DFFR n680_s0 (
    .Q(n680_4),
    .D(n581_6),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_31_s0 (
    .Q(w_sdram_rdata[31]),
    .D(IO_sdram_dq_in[31]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_30_s0 (
    .Q(w_sdram_rdata[30]),
    .D(IO_sdram_dq_in[30]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_29_s0 (
    .Q(w_sdram_rdata[29]),
    .D(IO_sdram_dq_in[29]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_28_s0 (
    .Q(w_sdram_rdata[28]),
    .D(IO_sdram_dq_in[28]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_27_s0 (
    .Q(w_sdram_rdata[27]),
    .D(IO_sdram_dq_in[27]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_26_s0 (
    .Q(w_sdram_rdata[26]),
    .D(IO_sdram_dq_in[26]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_25_s0 (
    .Q(w_sdram_rdata[25]),
    .D(IO_sdram_dq_in[25]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_24_s0 (
    .Q(w_sdram_rdata[24]),
    .D(IO_sdram_dq_in[24]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_23_s0 (
    .Q(w_sdram_rdata[23]),
    .D(IO_sdram_dq_in[23]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_22_s0 (
    .Q(w_sdram_rdata[22]),
    .D(IO_sdram_dq_in[22]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_21_s0 (
    .Q(w_sdram_rdata[21]),
    .D(IO_sdram_dq_in[21]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_20_s0 (
    .Q(w_sdram_rdata[20]),
    .D(IO_sdram_dq_in[20]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_19_s0 (
    .Q(w_sdram_rdata[19]),
    .D(IO_sdram_dq_in[19]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_18_s0 (
    .Q(w_sdram_rdata[18]),
    .D(IO_sdram_dq_in[18]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_17_s0 (
    .Q(w_sdram_rdata[17]),
    .D(IO_sdram_dq_in[17]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_16_s0 (
    .Q(w_sdram_rdata[16]),
    .D(IO_sdram_dq_in[16]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_15_s0 (
    .Q(w_sdram_rdata[15]),
    .D(IO_sdram_dq_in[15]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_14_s0 (
    .Q(w_sdram_rdata[14]),
    .D(IO_sdram_dq_in[14]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_13_s0 (
    .Q(w_sdram_rdata[13]),
    .D(IO_sdram_dq_in[13]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_12_s0 (
    .Q(w_sdram_rdata[12]),
    .D(IO_sdram_dq_in[12]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_11_s0 (
    .Q(w_sdram_rdata[11]),
    .D(IO_sdram_dq_in[11]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_10_s0 (
    .Q(w_sdram_rdata[10]),
    .D(IO_sdram_dq_in[10]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_9_s0 (
    .Q(w_sdram_rdata[9]),
    .D(IO_sdram_dq_in[9]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_8_s0 (
    .Q(w_sdram_rdata[8]),
    .D(IO_sdram_dq_in[8]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_7_s0 (
    .Q(w_sdram_rdata[7]),
    .D(IO_sdram_dq_in[7]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_6_s0 (
    .Q(w_sdram_rdata[6]),
    .D(IO_sdram_dq_in[6]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_5_s0 (
    .Q(w_sdram_rdata[5]),
    .D(IO_sdram_dq_in[5]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_4_s0 (
    .Q(w_sdram_rdata[4]),
    .D(IO_sdram_dq_in[4]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_3_s0 (
    .Q(w_sdram_rdata[3]),
    .D(IO_sdram_dq_in[3]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_2_s0 (
    .Q(w_sdram_rdata[2]),
    .D(IO_sdram_dq_in[2]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_1_s0 (
    .Q(w_sdram_rdata[1]),
    .D(IO_sdram_dq_in[1]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_0_s0 (
    .Q(w_sdram_rdata[0]),
    .D(IO_sdram_dq_in[0]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFR ff_sdr_read_data_en_s0 (
    .Q(w_sdram_rdata_en),
    .D(n914_5),
    .CLK(clk85m),
    .RESET(n917_4) 
);
  DFFRE ff_write_s1 (
    .Q(ff_write),
    .D(n21_6),
    .CLK(clk85m),
    .CE(ff_write_11),
    .RESET(n36_6) 
);
defparam ff_write_s1.INIT=1'b0;
  DFFRE ff_do_refresh_s1 (
    .Q(ff_do_refresh),
    .D(n20_6),
    .CLK(clk85m),
    .CE(ff_write_11),
    .RESET(n36_6) 
);
defparam ff_do_refresh_s1.INIT=1'b0;
  DFFRE ff_do_main_state_s1 (
    .Q(ff_do_main_state),
    .D(n245_10),
    .CLK(clk85m),
    .CE(n274_11),
    .RESET(n36_6) 
);
defparam ff_do_main_state_s1.INIT=1'b0;
  DFFRE ff_sdr_address_7_s1 (
    .Q(O_sdram_addr_d_7),
    .D(n529_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_7_s1.INIT=1'b0;
  DFFRE ff_sdr_address_6_s1 (
    .Q(O_sdram_addr_d_6),
    .D(n530_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_6_s1.INIT=1'b0;
  DFFRE ff_sdr_address_4_s1 (
    .Q(O_sdram_addr_d_4),
    .D(n532_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_4_s1.INIT=1'b0;
  DFFRE ff_sdr_address_3_s1 (
    .Q(O_sdram_addr_d_3),
    .D(n533_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_3_s1.INIT=1'b0;
  DFFRE ff_sdr_address_2_s1 (
    .Q(O_sdram_addr_d_2),
    .D(n534_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_2_s1.INIT=1'b0;
  DFFRE ff_sdr_address_1_s1 (
    .Q(O_sdram_addr_d_1),
    .D(n535_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_1_s1.INIT=1'b0;
  DFFRE ff_sdr_address_0_s1 (
    .Q(O_sdram_addr_d_0),
    .D(n536_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_0_s1.INIT=1'b0;
  DFFS ff_main_timer_0_s2 (
    .Q(ff_main_timer[0]),
    .D(n394_11),
    .CLK(clk85m),
    .SET(n387_5) 
);
  DFFRE ff_sdr_address_10_s1 (
    .Q(O_sdram_addr_d_10),
    .D(n526_17),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_7),
    .RESET(n36_6) 
);
defparam ff_sdr_address_10_s1.INIT=1'b0;
  DFFRE ff_sdr_address_9_s1 (
    .Q(O_sdram_addr_d_9),
    .D(n527_15),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_7),
    .RESET(n36_6) 
);
defparam ff_sdr_address_9_s1.INIT=1'b0;
  DFFSE ff_main_timer_14_s3 (
    .Q(ff_main_timer[14]),
    .D(n341_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_6) 
);
defparam ff_main_timer_14_s3.INIT=1'b1;
  DFFSE ff_main_timer_11_s3 (
    .Q(ff_main_timer[11]),
    .D(n344_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_6) 
);
defparam ff_main_timer_11_s3.INIT=1'b1;
  DFFSE ff_main_timer_9_s3 (
    .Q(ff_main_timer[9]),
    .D(n346_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_6) 
);
defparam ff_main_timer_9_s3.INIT=1'b1;
  DFFSE ff_main_timer_2_s3 (
    .Q(ff_main_timer[2]),
    .D(n353_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n387_5) 
);
defparam ff_main_timer_2_s3.INIT=1'b1;
  DFFS ff_main_timer_13_s5 (
    .Q(ff_main_timer[13]),
    .D(n342_9),
    .CLK(clk85m),
    .SET(n356_6) 
);
defparam ff_main_timer_13_s5.INIT=1'b1;
  DFFS ff_main_timer_7_s5 (
    .Q(ff_main_timer[7]),
    .D(n348_9),
    .CLK(clk85m),
    .SET(n356_6) 
);
defparam ff_main_timer_7_s5.INIT=1'b1;
  DFFS ff_main_timer_3_s5 (
    .Q(ff_main_timer[3]),
    .D(n352_10),
    .CLK(clk85m),
    .SET(n383_3) 
);
defparam ff_main_timer_3_s5.INIT=1'b1;
  DFFS ff_main_timer_1_s5 (
    .Q(ff_main_timer[1]),
    .D(n354_9),
    .CLK(clk85m),
    .SET(n390_3) 
);
defparam ff_main_timer_1_s5.INIT=1'b1;
  INV slot_wait_d_s0 (
    .O(slot_wait_d_4),
    .I(ff_sdr_ready) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_sdram */
module ip_ws2812_led (
  clk85m,
  n36_6,
  ff_wr,
  w_green,
  w_red,
  w_blue,
  ws2812_led_d,
  w_sending
)
;
input clk85m;
input n36_6;
input ff_wr;
input [5:4] w_green;
input [5:5] w_red;
input [5:5] w_blue;
output ws2812_led_d;
output w_sending;
wire n172_3;
wire n124_5;
wire n125_5;
wire n128_5;
wire n131_5;
wire n133_5;
wire n135_5;
wire n304_3;
wire n305_3;
wire n312_3;
wire n320_3;
wire n102_92;
wire n103_90;
wire n104_90;
wire n106_90;
wire n107_93;
wire n119_85;
wire n121_85;
wire n122_86;
wire ff_send_data_23_8;
wire ff_sending_6;
wire n111_89;
wire n112_88;
wire n114_88;
wire n115_88;
wire n172_4;
wire n124_6;
wire n128_7;
wire n131_6;
wire n131_7;
wire n132_6;
wire n132_7;
wire n132_8;
wire n133_6;
wire n135_6;
wire n102_94;
wire n104_91;
wire n104_92;
wire ff_send_data_23_9;
wire ff_sending_7;
wire ff_led_9;
wire n111_90;
wire n111_91;
wire n132_9;
wire ff_send_data_23_10;
wire n111_92;
wire ff_send_data_23_11;
wire ff_state_5_10;
wire n102_96;
wire n105_92;
wire n119_89;
wire n103_93;
wire n108_84;
wire n119_91;
wire n128_9;
wire ff_count_14_9;
wire n132_11;
wire n319_9;
wire n318_9;
wire n309_9;
wire n308_9;
wire n307_9;
wire n306_9;
wire n303_9;
wire n302_9;
wire n317_9;
wire n316_9;
wire n315_9;
wire n314_9;
wire n313_9;
wire n311_9;
wire n310_9;
wire n321_8;
wire n138_8;
wire [5:0] ff_state;
wire [14:0] ff_count;
wire [23:4] ff_send_data;
wire VCC;
wire GND;
  LUT3 n172_s0 (
    .F(n172_3),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4) 
);
defparam n172_s0.INIT=8'h40;
  LUT4 n124_s2 (
    .F(n124_5),
    .I0(n172_4),
    .I1(ff_count[13]),
    .I2(n124_6),
    .I3(ff_count[14]) 
);
defparam n124_s2.INIT=16'hCF20;
  LUT4 n125_s2 (
    .F(n125_5),
    .I0(n172_4),
    .I1(ff_count[14]),
    .I2(ff_count[13]),
    .I3(n124_6) 
);
defparam n125_s2.INIT=16'h0EF0;
  LUT3 n128_s2 (
    .F(n128_5),
    .I0(n128_9),
    .I1(ff_count[10]),
    .I2(n128_7) 
);
defparam n128_s2.INIT=8'h14;
  LUT4 n131_s2 (
    .F(n131_5),
    .I0(n131_6),
    .I1(n172_4),
    .I2(ff_count[7]),
    .I3(n131_7) 
);
defparam n131_s2.INIT=16'h0DF0;
  LUT3 n133_s2 (
    .F(n133_5),
    .I0(n128_9),
    .I1(ff_count[5]),
    .I2(n133_6) 
);
defparam n133_s2.INIT=8'h14;
  LUT4 n135_s2 (
    .F(n135_5),
    .I0(n132_6),
    .I1(n132_7),
    .I2(n135_6),
    .I3(ff_count[3]) 
);
defparam n135_s2.INIT=16'h0BB0;
  LUT3 n304_s0 (
    .F(n304_3),
    .I0(w_green[5]),
    .I1(ff_send_data[20]),
    .I2(n172_3) 
);
defparam n304_s0.INIT=8'hAC;
  LUT3 n305_s0 (
    .F(n305_3),
    .I0(w_green[4]),
    .I1(ff_send_data[19]),
    .I2(n172_3) 
);
defparam n305_s0.INIT=8'hAC;
  LUT3 n312_s0 (
    .F(n312_3),
    .I0(w_red[5]),
    .I1(ff_send_data[12]),
    .I2(n172_3) 
);
defparam n312_s0.INIT=8'hAC;
  LUT3 n320_s0 (
    .F(n320_3),
    .I0(w_blue[5]),
    .I1(ff_send_data[4]),
    .I2(n172_3) 
);
defparam n320_s0.INIT=8'hAC;
  LUT4 n102_s80 (
    .F(n102_92),
    .I0(n102_96),
    .I1(n102_94),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n102_s80.INIT=16'hCFA0;
  LUT3 n103_s78 (
    .F(n103_90),
    .I0(n103_93),
    .I1(ff_state[4]),
    .I2(n102_96) 
);
defparam n103_s78.INIT=8'h14;
  LUT4 n104_s78 (
    .F(n104_90),
    .I0(ff_state[2]),
    .I1(n104_91),
    .I2(n104_92),
    .I3(ff_state[3]) 
);
defparam n104_s78.INIT=16'h0708;
  LUT3 n106_s78 (
    .F(n106_90),
    .I0(n103_93),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n106_s78.INIT=8'h14;
  LUT2 n107_s81 (
    .F(n107_93),
    .I0(ff_state[0]),
    .I1(n103_93) 
);
defparam n107_s81.INIT=4'h1;
  LUT4 n119_s79 (
    .F(n119_85),
    .I0(n119_91),
    .I1(n132_7),
    .I2(ff_count[4]),
    .I3(n119_89) 
);
defparam n119_s79.INIT=16'hABBA;
  LUT4 n121_s79 (
    .F(n121_85),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(n119_91),
    .I3(ff_count[2]) 
);
defparam n121_s79.INIT=16'h0E01;
  LUT4 n122_s80 (
    .F(n122_86),
    .I0(n119_91),
    .I1(n132_7),
    .I2(ff_count[1]),
    .I3(ff_count[0]) 
);
defparam n122_s80.INIT=16'hBAAB;
  LUT3 ff_send_data_23_s3 (
    .F(ff_send_data_23_8),
    .I0(n131_6),
    .I1(ff_send_data_23_9),
    .I2(n172_3) 
);
defparam ff_send_data_23_s3.INIT=8'hF8;
  LUT4 ff_sending_s3 (
    .F(ff_sending_6),
    .I0(n132_7),
    .I1(n104_92),
    .I2(ff_sending_7),
    .I3(n172_3) 
);
defparam ff_sending_s3.INIT=16'hFF80;
  LUT4 n111_s81 (
    .F(n111_89),
    .I0(n131_6),
    .I1(n111_90),
    .I2(n111_91),
    .I3(ff_count[12]) 
);
defparam n111_s81.INIT=16'h3740;
  LUT4 n112_s80 (
    .F(n112_88),
    .I0(ff_count[10]),
    .I1(n128_7),
    .I2(n132_7),
    .I3(ff_count[11]) 
);
defparam n112_s80.INIT=16'h0B04;
  LUT4 n114_s80 (
    .F(n114_88),
    .I0(n131_6),
    .I1(ff_count[8]),
    .I2(n111_90),
    .I3(ff_count[9]) 
);
defparam n114_s80.INIT=16'h4F10;
  LUT3 n115_s80 (
    .F(n115_88),
    .I0(n131_6),
    .I1(ff_count[8]),
    .I2(n111_90) 
);
defparam n115_s80.INIT=8'h1C;
  LUT4 n172_s1 (
    .F(n172_4),
    .I0(ff_state[0]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(n102_94) 
);
defparam n172_s1.INIT=16'h0100;
  LUT3 n124_s3 (
    .F(n124_6),
    .I0(ff_count[12]),
    .I1(n111_90),
    .I2(n111_91) 
);
defparam n124_s3.INIT=8'h40;
  LUT3 n128_s4 (
    .F(n128_7),
    .I0(ff_count[8]),
    .I1(ff_count[9]),
    .I2(n111_90) 
);
defparam n128_s4.INIT=8'h10;
  LUT4 n131_s3 (
    .F(n131_6),
    .I0(ff_count[12]),
    .I1(ff_count[13]),
    .I2(ff_count[14]),
    .I3(n111_91) 
);
defparam n131_s3.INIT=16'h0100;
  LUT3 n131_s4 (
    .F(n131_7),
    .I0(ff_count[5]),
    .I1(ff_count[6]),
    .I2(n133_6) 
);
defparam n131_s4.INIT=8'h10;
  LUT3 n132_s3 (
    .F(n132_6),
    .I0(ff_send_data[23]),
    .I1(ff_state[0]),
    .I2(n132_9) 
);
defparam n132_s3.INIT=8'h07;
  LUT2 n132_s4 (
    .F(n132_7),
    .I0(n111_90),
    .I1(n131_6) 
);
defparam n132_s4.INIT=4'h8;
  LUT3 n132_s5 (
    .F(n132_8),
    .I0(ff_count[5]),
    .I1(n133_6),
    .I2(ff_count[6]) 
);
defparam n132_s5.INIT=8'hB4;
  LUT3 n133_s3 (
    .F(n133_6),
    .I0(ff_count[3]),
    .I1(ff_count[4]),
    .I2(n135_6) 
);
defparam n133_s3.INIT=8'h10;
  LUT3 n135_s3 (
    .F(n135_6),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]) 
);
defparam n135_s3.INIT=8'h01;
  LUT3 n102_s82 (
    .F(n102_94),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam n102_s82.INIT=8'h01;
  LUT2 n104_s79 (
    .F(n104_91),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n104_s79.INIT=4'h8;
  LUT2 n104_s80 (
    .F(n104_92),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam n104_s80.INIT=4'h8;
  LUT4 ff_send_data_23_s4 (
    .F(ff_send_data_23_9),
    .I0(ff_send_data_23_10),
    .I1(ff_state[5]),
    .I2(ff_state[4]),
    .I3(n102_94) 
);
defparam ff_send_data_23_s4.INIT=16'hA82A;
  LUT4 ff_sending_s4 (
    .F(ff_sending_7),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[1]) 
);
defparam ff_sending_s4.INIT=16'h0100;
  LUT3 ff_led_s6 (
    .F(ff_led_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4) 
);
defparam ff_led_s6.INIT=8'hB0;
  LUT4 n111_s82 (
    .F(n111_90),
    .I0(ff_count[3]),
    .I1(ff_count[4]),
    .I2(n135_6),
    .I3(n111_92) 
);
defparam n111_s82.INIT=16'h1000;
  LUT4 n111_s83 (
    .F(n111_91),
    .I0(ff_count[8]),
    .I1(ff_count[9]),
    .I2(ff_count[10]),
    .I3(ff_count[11]) 
);
defparam n111_s83.INIT=16'h0001;
  LUT4 n132_s6 (
    .F(n132_9),
    .I0(n102_94),
    .I1(ff_state[0]),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n132_s6.INIT=16'hF331;
  LUT4 ff_send_data_23_s5 (
    .F(ff_send_data_23_10),
    .I0(ff_state[0]),
    .I1(ff_count[0]),
    .I2(n111_92),
    .I3(ff_send_data_23_11) 
);
defparam ff_send_data_23_s5.INIT=16'h8000;
  LUT3 n111_s84 (
    .F(n111_92),
    .I0(ff_count[5]),
    .I1(ff_count[6]),
    .I2(ff_count[7]) 
);
defparam n111_s84.INIT=8'h01;
  LUT4 ff_send_data_23_s6 (
    .F(ff_send_data_23_11),
    .I0(ff_count[1]),
    .I1(ff_count[2]),
    .I2(ff_count[3]),
    .I3(ff_count[4]) 
);
defparam ff_send_data_23_s6.INIT=16'h0001;
  LUT4 ff_state_5_s5 (
    .F(ff_state_5_10),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(n132_7) 
);
defparam ff_state_5_s5.INIT=16'h4F00;
  LUT4 n102_s83 (
    .F(n102_96),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n102_s83.INIT=16'h8000;
  LUT4 n105_s79 (
    .F(n105_92),
    .I0(n104_92),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n105_s79.INIT=16'h1444;
  LUT4 n119_s82 (
    .F(n119_89),
    .I0(ff_count[3]),
    .I1(ff_count[0]),
    .I2(ff_count[1]),
    .I3(ff_count[2]) 
);
defparam n119_s82.INIT=16'h0001;
  LUT4 n103_s80 (
    .F(n103_93),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(n104_92) 
);
defparam n103_s80.INIT=16'hFE00;
  LUT3 n108_s77 (
    .F(n108_84),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(ff_state[0]) 
);
defparam n108_s77.INIT=8'h70;
  LUT4 n119_s83 (
    .F(n119_91),
    .I0(ff_send_data[23]),
    .I1(n111_90),
    .I2(n131_6),
    .I3(n108_84) 
);
defparam n119_s83.INIT=16'h4000;
  LUT3 n128_s5 (
    .F(n128_9),
    .I0(n172_4),
    .I1(n111_90),
    .I2(n131_6) 
);
defparam n128_s5.INIT=8'h40;
  LUT4 ff_count_14_s3 (
    .F(ff_count_14_9),
    .I0(n103_93),
    .I1(ff_led_9),
    .I2(n111_90),
    .I3(n131_6) 
);
defparam ff_count_14_s3.INIT=16'h1FFF;
  LUT4 n132_s7 (
    .F(n132_11),
    .I0(n132_6),
    .I1(n111_90),
    .I2(n131_6),
    .I3(n132_8) 
);
defparam n132_s7.INIT=16'h7F00;
  LUT4 n319_s3 (
    .F(n319_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[5]) 
);
defparam n319_s3.INIT=16'hBF00;
  LUT4 n318_s3 (
    .F(n318_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[6]) 
);
defparam n318_s3.INIT=16'hBF00;
  LUT4 n309_s3 (
    .F(n309_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[15]) 
);
defparam n309_s3.INIT=16'hBF00;
  LUT4 n308_s3 (
    .F(n308_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[16]) 
);
defparam n308_s3.INIT=16'hBF00;
  LUT4 n307_s3 (
    .F(n307_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[17]) 
);
defparam n307_s3.INIT=16'hBF00;
  LUT4 n306_s3 (
    .F(n306_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[18]) 
);
defparam n306_s3.INIT=16'hBF00;
  LUT4 n303_s3 (
    .F(n303_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[21]) 
);
defparam n303_s3.INIT=16'hBF00;
  LUT4 n302_s3 (
    .F(n302_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[22]) 
);
defparam n302_s3.INIT=16'hBF00;
  LUT4 n317_s3 (
    .F(n317_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[7]) 
);
defparam n317_s3.INIT=16'hBF00;
  LUT4 n316_s3 (
    .F(n316_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[8]) 
);
defparam n316_s3.INIT=16'hBF00;
  LUT4 n315_s3 (
    .F(n315_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[9]) 
);
defparam n315_s3.INIT=16'hBF00;
  LUT4 n314_s3 (
    .F(n314_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[10]) 
);
defparam n314_s3.INIT=16'hBF00;
  LUT4 n313_s3 (
    .F(n313_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[11]) 
);
defparam n313_s3.INIT=16'hBF00;
  LUT4 n311_s3 (
    .F(n311_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[13]) 
);
defparam n311_s3.INIT=16'hBF00;
  LUT4 n310_s3 (
    .F(n310_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[14]) 
);
defparam n310_s3.INIT=16'hBF00;
  LUT4 n321_s2 (
    .F(n321_8),
    .I0(w_green[4]),
    .I1(w_sending),
    .I2(ff_wr),
    .I3(n172_4) 
);
defparam n321_s2.INIT=16'h2000;
  LUT4 n138_s4 (
    .F(n138_8),
    .I0(ff_count[0]),
    .I1(n172_4),
    .I2(n111_90),
    .I3(n131_6) 
);
defparam n138_s4.INIT=16'h4555;
  DFFCE ff_state_5_s0 (
    .Q(ff_state[5]),
    .D(n102_92),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s0 (
    .Q(ff_state[4]),
    .D(n103_90),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s0 (
    .Q(ff_state[3]),
    .D(n104_90),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s0 (
    .Q(ff_state[2]),
    .D(n105_92),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s0 (
    .Q(ff_state[1]),
    .D(n106_90),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s0 (
    .Q(ff_state[0]),
    .D(n107_93),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_led_s0 (
    .Q(ws2812_led_d),
    .D(n108_84),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_12_s1 (
    .Q(ff_count[12]),
    .D(n111_89),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_12_s1.INIT=1'b0;
  DFFCE ff_count_11_s1 (
    .Q(ff_count[11]),
    .D(n112_88),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_11_s1.INIT=1'b0;
  DFFCE ff_count_9_s1 (
    .Q(ff_count[9]),
    .D(n114_88),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_9_s1.INIT=1'b0;
  DFFCE ff_count_8_s1 (
    .Q(ff_count[8]),
    .D(n115_88),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_8_s1.INIT=1'b0;
  DFFCE ff_count_4_s1 (
    .Q(ff_count[4]),
    .D(n119_85),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_4_s1.INIT=1'b0;
  DFFCE ff_count_2_s1 (
    .Q(ff_count[2]),
    .D(n121_85),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_2_s1.INIT=1'b0;
  DFFCE ff_count_1_s1 (
    .Q(ff_count[1]),
    .D(n122_86),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_1_s1.INIT=1'b0;
  DFFCE ff_send_data_23_s1 (
    .Q(ff_send_data[23]),
    .D(n302_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_23_s1.INIT=1'b0;
  DFFCE ff_send_data_22_s1 (
    .Q(ff_send_data[22]),
    .D(n303_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_22_s1.INIT=1'b0;
  DFFCE ff_send_data_21_s1 (
    .Q(ff_send_data[21]),
    .D(n304_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_21_s1.INIT=1'b0;
  DFFCE ff_send_data_20_s1 (
    .Q(ff_send_data[20]),
    .D(n305_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_20_s1.INIT=1'b0;
  DFFCE ff_send_data_19_s1 (
    .Q(ff_send_data[19]),
    .D(n306_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_19_s1.INIT=1'b0;
  DFFCE ff_send_data_18_s1 (
    .Q(ff_send_data[18]),
    .D(n307_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_18_s1.INIT=1'b0;
  DFFCE ff_send_data_17_s1 (
    .Q(ff_send_data[17]),
    .D(n308_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_17_s1.INIT=1'b0;
  DFFCE ff_send_data_16_s1 (
    .Q(ff_send_data[16]),
    .D(n309_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_16_s1.INIT=1'b0;
  DFFCE ff_send_data_15_s1 (
    .Q(ff_send_data[15]),
    .D(n310_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_15_s1.INIT=1'b0;
  DFFCE ff_send_data_14_s1 (
    .Q(ff_send_data[14]),
    .D(n311_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_14_s1.INIT=1'b0;
  DFFCE ff_send_data_13_s1 (
    .Q(ff_send_data[13]),
    .D(n312_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_13_s1.INIT=1'b0;
  DFFCE ff_send_data_12_s1 (
    .Q(ff_send_data[12]),
    .D(n313_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_12_s1.INIT=1'b0;
  DFFCE ff_send_data_11_s1 (
    .Q(ff_send_data[11]),
    .D(n314_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_11_s1.INIT=1'b0;
  DFFCE ff_send_data_10_s1 (
    .Q(ff_send_data[10]),
    .D(n315_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_10_s1.INIT=1'b0;
  DFFCE ff_send_data_9_s1 (
    .Q(ff_send_data[9]),
    .D(n316_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_9_s1.INIT=1'b0;
  DFFCE ff_send_data_8_s1 (
    .Q(ff_send_data[8]),
    .D(n317_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_8_s1.INIT=1'b0;
  DFFCE ff_send_data_7_s1 (
    .Q(ff_send_data[7]),
    .D(n318_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_7_s1.INIT=1'b0;
  DFFCE ff_send_data_6_s1 (
    .Q(ff_send_data[6]),
    .D(n319_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_6_s1.INIT=1'b0;
  DFFCE ff_send_data_5_s1 (
    .Q(ff_send_data[5]),
    .D(n320_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_5_s1.INIT=1'b0;
  DFFCE ff_send_data_4_s1 (
    .Q(ff_send_data[4]),
    .D(n321_8),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_4_s1.INIT=1'b0;
  DFFCE ff_sending_s1 (
    .Q(w_sending),
    .D(n172_3),
    .CLK(clk85m),
    .CE(ff_sending_6),
    .CLEAR(n36_6) 
);
defparam ff_sending_s1.INIT=1'b0;
  DFFCE ff_count_14_s1 (
    .Q(ff_count[14]),
    .D(n124_5),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_13_s1 (
    .Q(ff_count[13]),
    .D(n125_5),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_10_s1 (
    .Q(ff_count[10]),
    .D(n128_5),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_7_s1 (
    .Q(ff_count[7]),
    .D(n131_5),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_6_s1 (
    .Q(ff_count[6]),
    .D(n132_11),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_5_s1 (
    .Q(ff_count[5]),
    .D(n133_5),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_3_s1 (
    .Q(ff_count[3]),
    .D(n135_5),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_0_s1 (
    .Q(ff_count[0]),
    .D(n138_8),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_ws2812_led */
module ip_debugger (
  clk85m,
  n36_6,
  w_bus_valid,
  w_pulse1,
  w_pulse2,
  w_sending,
  n28_4,
  n31_3,
  w_bus_address,
  ff_wr,
  w_red,
  w_green,
  w_blue
)
;
input clk85m;
input n36_6;
input w_bus_valid;
input w_pulse1;
input w_pulse2;
input w_sending;
input n28_4;
input n31_3;
input [1:0] w_bus_address;
output ff_wr;
output [5:5] w_red;
output [5:4] w_green;
output [5:5] w_blue;
wire ff_blue_5_5;
wire n605_3;
wire ff_wr_8;
wire n339_9;
wire n331_8;
wire n66_6;
wire n65_6;
wire n64_6;
wire n63_6;
wire n62_6;
wire n61_6;
wire n60_6;
wire n59_6;
wire n58_6;
wire n57_6;
wire n56_6;
wire n55_6;
wire n54_6;
wire n52_6;
wire n51_6;
wire n50_6;
wire n49_6;
wire n48_6;
wire n47_6;
wire n46_6;
wire n45_6;
wire n44_6;
wire n43_6;
wire n472_4;
wire n339_10;
wire n64_7;
wire n63_7;
wire n61_7;
wire n58_7;
wire n55_7;
wire n54_7;
wire n53_7;
wire n51_7;
wire n50_7;
wire n47_7;
wire n46_7;
wire n45_7;
wire n44_7;
wire n472_5;
wire n472_6;
wire n60_8;
wire n57_8;
wire n54_8;
wire n298_11;
wire n240_11;
wire n43_9;
wire n49_9;
wire n53_9;
wire n57_10;
wire n60_10;
wire n67_8;
wire n42_9;
wire ff_counter_24_10;
wire ff_on;
wire [25:0] ff_counter;
wire VCC;
wire GND;
  LUT4 n472_s0 (
    .F(ff_blue_5_5),
    .I0(ff_counter[25]),
    .I1(ff_on),
    .I2(n472_4),
    .I3(n605_3) 
);
defparam n472_s0.INIT=16'hFF40;
  LUT3 n605_s0 (
    .F(n605_3),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2) 
);
defparam n605_s0.INIT=8'hFE;
  LUT2 ff_wr_s3 (
    .F(ff_wr_8),
    .I0(ff_blue_5_5),
    .I1(w_sending) 
);
defparam ff_wr_s3.INIT=4'hB;
  LUT2 n339_s4 (
    .F(n339_9),
    .I0(w_pulse1),
    .I1(n339_10) 
);
defparam n339_s4.INIT=4'h1;
  LUT4 n331_s3 (
    .F(n331_8),
    .I0(w_bus_address[1]),
    .I1(w_pulse2),
    .I2(w_bus_valid),
    .I3(w_pulse1) 
);
defparam n331_s3.INIT=16'hFF10;
  LUT3 n66_s1 (
    .F(n66_6),
    .I0(n605_3),
    .I1(ff_counter[0]),
    .I2(ff_counter[1]) 
);
defparam n66_s1.INIT=8'hEB;
  LUT4 n65_s1 (
    .F(n65_6),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]),
    .I2(n605_3),
    .I3(ff_counter[2]) 
);
defparam n65_s1.INIT=16'hFEF1;
  LUT3 n64_s1 (
    .F(n64_6),
    .I0(n605_3),
    .I1(ff_counter[3]),
    .I2(n64_7) 
);
defparam n64_s1.INIT=8'hBE;
  LUT3 n63_s1 (
    .F(n63_6),
    .I0(n605_3),
    .I1(ff_counter[4]),
    .I2(n63_7) 
);
defparam n63_s1.INIT=8'hBE;
  LUT4 n62_s1 (
    .F(n62_6),
    .I0(ff_counter[4]),
    .I1(n63_7),
    .I2(n605_3),
    .I3(ff_counter[5]) 
);
defparam n62_s1.INIT=16'hFBF4;
  LUT4 n61_s1 (
    .F(n61_6),
    .I0(n63_7),
    .I1(n61_7),
    .I2(n605_3),
    .I3(ff_counter[6]) 
);
defparam n61_s1.INIT=16'hF7F8;
  LUT3 n60_s1 (
    .F(n60_6),
    .I0(n605_3),
    .I1(ff_counter[7]),
    .I2(n60_10) 
);
defparam n60_s1.INIT=8'hBE;
  LUT4 n59_s1 (
    .F(n59_6),
    .I0(ff_counter[7]),
    .I1(n60_10),
    .I2(n605_3),
    .I3(ff_counter[8]) 
);
defparam n59_s1.INIT=16'hFBF4;
  LUT4 n58_s1 (
    .F(n58_6),
    .I0(n60_10),
    .I1(n58_7),
    .I2(n605_3),
    .I3(ff_counter[9]) 
);
defparam n58_s1.INIT=16'hF7F8;
  LUT3 n57_s1 (
    .F(n57_6),
    .I0(n605_3),
    .I1(ff_counter[10]),
    .I2(n57_10) 
);
defparam n57_s1.INIT=8'hBE;
  LUT4 n56_s1 (
    .F(n56_6),
    .I0(ff_counter[10]),
    .I1(n57_10),
    .I2(n605_3),
    .I3(ff_counter[11]) 
);
defparam n56_s1.INIT=16'hFBF4;
  LUT4 n55_s1 (
    .F(n55_6),
    .I0(n55_7),
    .I1(n57_10),
    .I2(n605_3),
    .I3(ff_counter[12]) 
);
defparam n55_s1.INIT=16'hF7F8;
  LUT3 n54_s1 (
    .F(n54_6),
    .I0(n605_3),
    .I1(ff_counter[13]),
    .I2(n54_7) 
);
defparam n54_s1.INIT=8'hBE;
  LUT4 n52_s1 (
    .F(n52_6),
    .I0(ff_counter[14]),
    .I1(n53_7),
    .I2(n605_3),
    .I3(ff_counter[15]) 
);
defparam n52_s1.INIT=16'hFBF4;
  LUT4 n51_s1 (
    .F(n51_6),
    .I0(n54_7),
    .I1(n51_7),
    .I2(n605_3),
    .I3(ff_counter[16]) 
);
defparam n51_s1.INIT=16'hF7F8;
  LUT3 n50_s1 (
    .F(n50_6),
    .I0(n605_3),
    .I1(ff_counter[17]),
    .I2(n50_7) 
);
defparam n50_s1.INIT=8'hBE;
  LUT3 n49_s1 (
    .F(n49_6),
    .I0(n605_3),
    .I1(ff_counter[18]),
    .I2(n49_9) 
);
defparam n49_s1.INIT=8'hBE;
  LUT4 n48_s1 (
    .F(n48_6),
    .I0(ff_counter[18]),
    .I1(n49_9),
    .I2(n605_3),
    .I3(ff_counter[19]) 
);
defparam n48_s1.INIT=16'hFBF4;
  LUT3 n47_s1 (
    .F(n47_6),
    .I0(n605_3),
    .I1(ff_counter[20]),
    .I2(n47_7) 
);
defparam n47_s1.INIT=8'hBE;
  LUT4 n46_s1 (
    .F(n46_6),
    .I0(n49_9),
    .I1(n46_7),
    .I2(n605_3),
    .I3(ff_counter[21]) 
);
defparam n46_s1.INIT=16'hF7F8;
  LUT4 n45_s1 (
    .F(n45_6),
    .I0(n49_9),
    .I1(n45_7),
    .I2(n605_3),
    .I3(ff_counter[22]) 
);
defparam n45_s1.INIT=16'hF7F8;
  LUT4 n44_s1 (
    .F(n44_6),
    .I0(n49_9),
    .I1(n44_7),
    .I2(n605_3),
    .I3(ff_counter[23]) 
);
defparam n44_s1.INIT=16'hF7F8;
  LUT3 n43_s1 (
    .F(n43_6),
    .I0(n605_3),
    .I1(ff_counter[24]),
    .I2(n43_9) 
);
defparam n43_s1.INIT=8'hBE;
  LUT3 n472_s1 (
    .F(n472_4),
    .I0(n54_7),
    .I1(n472_5),
    .I2(n472_6) 
);
defparam n472_s1.INIT=8'h80;
  LUT4 n339_s5 (
    .F(n339_10),
    .I0(w_bus_valid),
    .I1(w_bus_address[1]),
    .I2(w_bus_address[0]),
    .I3(w_pulse2) 
);
defparam n339_s5.INIT=16'h00D7;
  LUT3 n64_s2 (
    .F(n64_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]),
    .I2(ff_counter[2]) 
);
defparam n64_s2.INIT=8'h01;
  LUT4 n63_s2 (
    .F(n63_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]),
    .I2(ff_counter[2]),
    .I3(ff_counter[3]) 
);
defparam n63_s2.INIT=16'h0001;
  LUT2 n61_s2 (
    .F(n61_7),
    .I0(ff_counter[4]),
    .I1(ff_counter[5]) 
);
defparam n61_s2.INIT=4'h1;
  LUT2 n58_s2 (
    .F(n58_7),
    .I0(ff_counter[7]),
    .I1(ff_counter[8]) 
);
defparam n58_s2.INIT=4'h1;
  LUT2 n55_s2 (
    .F(n55_7),
    .I0(ff_counter[10]),
    .I1(ff_counter[11]) 
);
defparam n55_s2.INIT=4'h1;
  LUT4 n54_s2 (
    .F(n54_7),
    .I0(n54_8),
    .I1(n63_7),
    .I2(n60_8),
    .I3(n57_8) 
);
defparam n54_s2.INIT=16'h8000;
  LUT2 n53_s2 (
    .F(n53_7),
    .I0(ff_counter[13]),
    .I1(n54_7) 
);
defparam n53_s2.INIT=4'h4;
  LUT3 n51_s2 (
    .F(n51_7),
    .I0(ff_counter[13]),
    .I1(ff_counter[14]),
    .I2(ff_counter[15]) 
);
defparam n51_s2.INIT=8'h01;
  LUT3 n50_s2 (
    .F(n50_7),
    .I0(ff_counter[16]),
    .I1(n54_7),
    .I2(n51_7) 
);
defparam n50_s2.INIT=8'h40;
  LUT3 n47_s2 (
    .F(n47_7),
    .I0(ff_counter[18]),
    .I1(ff_counter[19]),
    .I2(n49_9) 
);
defparam n47_s2.INIT=8'h10;
  LUT3 n46_s2 (
    .F(n46_7),
    .I0(ff_counter[18]),
    .I1(ff_counter[19]),
    .I2(ff_counter[20]) 
);
defparam n46_s2.INIT=8'h01;
  LUT4 n45_s2 (
    .F(n45_7),
    .I0(ff_counter[18]),
    .I1(ff_counter[19]),
    .I2(ff_counter[20]),
    .I3(ff_counter[21]) 
);
defparam n45_s2.INIT=16'h0001;
  LUT2 n44_s2 (
    .F(n44_7),
    .I0(ff_counter[22]),
    .I1(n45_7) 
);
defparam n44_s2.INIT=4'h4;
  LUT3 n472_s2 (
    .F(n472_5),
    .I0(ff_counter[16]),
    .I1(ff_counter[17]),
    .I2(n51_7) 
);
defparam n472_s2.INIT=8'h10;
  LUT4 n472_s3 (
    .F(n472_6),
    .I0(ff_counter[22]),
    .I1(ff_counter[23]),
    .I2(ff_counter[24]),
    .I3(n45_7) 
);
defparam n472_s3.INIT=16'h0100;
  LUT3 n60_s3 (
    .F(n60_8),
    .I0(ff_counter[4]),
    .I1(ff_counter[5]),
    .I2(ff_counter[6]) 
);
defparam n60_s3.INIT=8'h01;
  LUT3 n57_s3 (
    .F(n57_8),
    .I0(ff_counter[7]),
    .I1(ff_counter[8]),
    .I2(ff_counter[9]) 
);
defparam n57_s3.INIT=8'h01;
  LUT3 n54_s3 (
    .F(n54_8),
    .I0(ff_counter[10]),
    .I1(ff_counter[11]),
    .I2(ff_counter[12]) 
);
defparam n54_s3.INIT=8'h01;
  LUT4 n298_s5 (
    .F(n298_11),
    .I0(n28_4),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(w_bus_valid) 
);
defparam n298_s5.INIT=16'h0100;
  LUT4 n240_s5 (
    .F(n240_11),
    .I0(n31_3),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(w_bus_valid) 
);
defparam n240_s5.INIT=16'h0200;
  LUT4 n43_s3 (
    .F(n43_9),
    .I0(ff_counter[23]),
    .I1(n49_9),
    .I2(ff_counter[22]),
    .I3(n45_7) 
);
defparam n43_s3.INIT=16'h0400;
  LUT4 n49_s3 (
    .F(n49_9),
    .I0(n54_7),
    .I1(ff_counter[16]),
    .I2(ff_counter[17]),
    .I3(n51_7) 
);
defparam n49_s3.INIT=16'h0200;
  LUT4 n53_s3 (
    .F(n53_9),
    .I0(n605_3),
    .I1(ff_counter[14]),
    .I2(ff_counter[13]),
    .I3(n54_7) 
);
defparam n53_s3.INIT=16'hEBEE;
  LUT4 n57_s4 (
    .F(n57_10),
    .I0(n60_10),
    .I1(ff_counter[7]),
    .I2(ff_counter[8]),
    .I3(ff_counter[9]) 
);
defparam n57_s4.INIT=16'h0002;
  LUT4 n60_s4 (
    .F(n60_10),
    .I0(n63_7),
    .I1(ff_counter[4]),
    .I2(ff_counter[5]),
    .I3(ff_counter[6]) 
);
defparam n60_s4.INIT=16'h0002;
  LUT4 n67_s2 (
    .F(n67_8),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(ff_counter[0]) 
);
defparam n67_s2.INIT=16'hFEFF;
  LUT3 n42_s3 (
    .F(n42_9),
    .I0(n472_4),
    .I1(ff_counter[25]),
    .I2(n605_3) 
);
defparam n42_s3.INIT=8'hF4;
  LUT3 ff_counter_24_s4 (
    .F(ff_counter_24_10),
    .I0(ff_counter[25]),
    .I1(n605_3),
    .I2(n472_4) 
);
defparam ff_counter_24_s4.INIT=8'hEF;
  DFFCE ff_counter_24_s1 (
    .Q(ff_counter[24]),
    .D(n43_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_24_s1.INIT=1'b0;
  DFFCE ff_counter_23_s1 (
    .Q(ff_counter[23]),
    .D(n44_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_23_s1.INIT=1'b0;
  DFFCE ff_counter_22_s1 (
    .Q(ff_counter[22]),
    .D(n45_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_22_s1.INIT=1'b0;
  DFFCE ff_counter_21_s1 (
    .Q(ff_counter[21]),
    .D(n46_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_21_s1.INIT=1'b0;
  DFFCE ff_counter_20_s1 (
    .Q(ff_counter[20]),
    .D(n47_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_20_s1.INIT=1'b0;
  DFFCE ff_counter_19_s1 (
    .Q(ff_counter[19]),
    .D(n48_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_19_s1.INIT=1'b0;
  DFFCE ff_counter_18_s1 (
    .Q(ff_counter[18]),
    .D(n49_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_18_s1.INIT=1'b0;
  DFFCE ff_counter_17_s1 (
    .Q(ff_counter[17]),
    .D(n50_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_17_s1.INIT=1'b0;
  DFFCE ff_counter_16_s1 (
    .Q(ff_counter[16]),
    .D(n51_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_16_s1.INIT=1'b0;
  DFFCE ff_counter_15_s1 (
    .Q(ff_counter[15]),
    .D(n52_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_15_s1.INIT=1'b0;
  DFFCE ff_counter_14_s1 (
    .Q(ff_counter[14]),
    .D(n53_9),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_14_s1.INIT=1'b0;
  DFFCE ff_counter_13_s1 (
    .Q(ff_counter[13]),
    .D(n54_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_13_s1.INIT=1'b0;
  DFFCE ff_counter_12_s1 (
    .Q(ff_counter[12]),
    .D(n55_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_12_s1.INIT=1'b0;
  DFFCE ff_counter_11_s1 (
    .Q(ff_counter[11]),
    .D(n56_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_11_s1.INIT=1'b0;
  DFFCE ff_counter_10_s1 (
    .Q(ff_counter[10]),
    .D(n57_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_10_s1.INIT=1'b0;
  DFFCE ff_counter_9_s1 (
    .Q(ff_counter[9]),
    .D(n58_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_9_s1.INIT=1'b0;
  DFFCE ff_counter_8_s1 (
    .Q(ff_counter[8]),
    .D(n59_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_8_s1.INIT=1'b0;
  DFFCE ff_counter_7_s1 (
    .Q(ff_counter[7]),
    .D(n60_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_7_s1.INIT=1'b0;
  DFFCE ff_counter_6_s1 (
    .Q(ff_counter[6]),
    .D(n61_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_6_s1.INIT=1'b0;
  DFFCE ff_counter_5_s1 (
    .Q(ff_counter[5]),
    .D(n62_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_5_s1.INIT=1'b0;
  DFFCE ff_counter_4_s1 (
    .Q(ff_counter[4]),
    .D(n63_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_4_s1.INIT=1'b0;
  DFFCE ff_counter_3_s1 (
    .Q(ff_counter[3]),
    .D(n64_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_3_s1.INIT=1'b0;
  DFFCE ff_counter_2_s1 (
    .Q(ff_counter[2]),
    .D(n65_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_2_s1.INIT=1'b0;
  DFFCE ff_counter_1_s1 (
    .Q(ff_counter[1]),
    .D(n66_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_1_s1.INIT=1'b0;
  DFFCE ff_counter_0_s1 (
    .Q(ff_counter[0]),
    .D(n67_8),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_0_s1.INIT=1'b0;
  DFFCE ff_wr_s1 (
    .Q(ff_wr),
    .D(ff_blue_5_5),
    .CLK(clk85m),
    .CE(ff_wr_8),
    .CLEAR(n36_6) 
);
defparam ff_wr_s1.INIT=1'b0;
  DFFCE ff_on_s1 (
    .Q(ff_on),
    .D(n605_3),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_on_s1.INIT=1'b0;
  DFFCE ff_red_5_s1 (
    .Q(w_red[5]),
    .D(n298_11),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_red_5_s1.INIT=1'b0;
  DFFCE ff_green_5_s1 (
    .Q(w_green[5]),
    .D(n331_8),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_green_5_s1.INIT=1'b0;
  DFFCE ff_green_4_s1 (
    .Q(w_green[4]),
    .D(n240_11),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_green_4_s1.INIT=1'b0;
  DFFCE ff_blue_5_s1 (
    .Q(w_blue[5]),
    .D(n339_9),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_blue_5_s1.INIT=1'b0;
  DFFC ff_counter_25_s3 (
    .Q(ff_counter[25]),
    .D(n42_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_counter_25_s3.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_debugger */
module tangnano20k_vdp_cartridge (
  clk,
  clk14m,
  slot_reset_n,
  slot_iorq_n,
  slot_rd_n,
  slot_wr_n,
  slot_wait,
  slot_intr,
  slot_data_dir,
  slot_a,
  slot_d,
  busdir,
  oe_n,
  dipsw,
  ws2812_led,
  button,
  tmds_clk_p,
  tmds_clk_n,
  tmds_d_p,
  tmds_d_n,
  O_sdram_clk,
  O_sdram_cke,
  O_sdram_cs_n,
  O_sdram_ras_n,
  O_sdram_cas_n,
  O_sdram_wen_n,
  IO_sdram_dq,
  O_sdram_addr,
  O_sdram_ba,
  O_sdram_dqm
)
;
input clk;
input clk14m;
input slot_reset_n;
input slot_iorq_n;
input slot_rd_n;
input slot_wr_n;
output slot_wait;
output slot_intr;
output slot_data_dir;
input [7:0] slot_a;
inout [7:0] slot_d;
output busdir;
output oe_n;
input dipsw;
output ws2812_led;
input [1:0] button;
output tmds_clk_p;
output tmds_clk_n;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
output O_sdram_clk;
output O_sdram_cke;
output O_sdram_cs_n;
output O_sdram_ras_n;
output O_sdram_cas_n;
output O_sdram_wen_n;
inout [31:0] IO_sdram_dq;
output [10:0] O_sdram_addr;
output [1:0] O_sdram_ba;
output [3:0] O_sdram_dqm;
wire clk14m_d;
wire slot_reset_n_d;
wire slot_iorq_n_d;
wire slot_rd_n_d;
wire slot_wr_n_d;
wire ff_reset_n1;
wire ff_reset_n2_1;
wire ff_reset_n0;
wire IO_sdram_dq_31_101;
wire clk215m;
wire clk85m;
wire O_sdram_clk_d;
wire pll_lock85;
wire clk42m;
wire w_bus_ioreq;
wire w_bus_write;
wire slot_data_dir_d;
wire p_slot_data_0_7;
wire w_bus_valid;
wire w_pulse1;
wire w_bus_vdp_rdata_en;
wire ff_bus_ready;
wire w_pulse2;
wire n28_4;
wire n31_3;
wire ff_busy;
wire w_sdram_refresh;
wire w_sdram_write;
wire w_sdram_valid;
wire w_video_vs;
wire w_video_hs;
wire w_video_de;
wire n36_6;
wire O_sdram_cke_d;
wire ff_sdr_ready;
wire O_sdram_ras_n_d;
wire O_sdram_cas_n_d;
wire O_sdram_wen_n_d;
wire n646_3;
wire n647_3;
wire n648_3;
wire n649_3;
wire n650_3;
wire n651_3;
wire n652_3;
wire n653_3;
wire n654_3;
wire n655_3;
wire n656_3;
wire n657_3;
wire n658_3;
wire n659_3;
wire n660_3;
wire n661_3;
wire n662_3;
wire n663_3;
wire n664_3;
wire n665_3;
wire n666_3;
wire n667_3;
wire n668_3;
wire n669_3;
wire n670_3;
wire n671_3;
wire n672_3;
wire n673_3;
wire n674_3;
wire n675_3;
wire n676_3;
wire n677_3;
wire n680_4;
wire w_sdram_rdata_en;
wire slot_wait_d_4;
wire ws2812_led_d;
wire w_sending;
wire ff_wr;
wire [7:0] slot_a_d;
wire [7:0] slot_d_in;
wire [31:0] IO_sdram_dq_in;
wire [7:0] w_bus_wdata;
wire [1:0] w_bus_address;
wire [7:0] ff_rdata;
wire [7:0] w_bus_vdp_rdata;
wire [16:2] w_sdram_address;
wire [31:0] w_sdram_wdata;
wire [3:0] w_sdram_wdata_mask;
wire [7:0] w_video_r;
wire [7:0] w_video_g;
wire [7:0] w_video_b;
wire [3:0] O_sdram_dqm_d;
wire [10:0] O_sdram_addr_d;
wire [31:0] w_sdram_rdata;
wire [5:5] w_red;
wire [5:4] w_green;
wire [5:5] w_blue;
wire VCC;
wire GND;
  IBUF clk14m_ibuf (
    .O(clk14m_d),
    .I(clk14m) 
);
  IBUF slot_reset_n_ibuf (
    .O(slot_reset_n_d),
    .I(slot_reset_n) 
);
  IBUF slot_iorq_n_ibuf (
    .O(slot_iorq_n_d),
    .I(slot_iorq_n) 
);
  IBUF slot_rd_n_ibuf (
    .O(slot_rd_n_d),
    .I(slot_rd_n) 
);
  IBUF slot_wr_n_ibuf (
    .O(slot_wr_n_d),
    .I(slot_wr_n) 
);
  IBUF slot_a_0_ibuf (
    .O(slot_a_d[0]),
    .I(slot_a[0]) 
);
  IBUF slot_a_1_ibuf (
    .O(slot_a_d[1]),
    .I(slot_a[1]) 
);
  IBUF slot_a_2_ibuf (
    .O(slot_a_d[2]),
    .I(slot_a[2]) 
);
  IBUF slot_a_3_ibuf (
    .O(slot_a_d[3]),
    .I(slot_a[3]) 
);
  IBUF slot_a_4_ibuf (
    .O(slot_a_d[4]),
    .I(slot_a[4]) 
);
  IBUF slot_a_5_ibuf (
    .O(slot_a_d[5]),
    .I(slot_a[5]) 
);
  IBUF slot_a_6_ibuf (
    .O(slot_a_d[6]),
    .I(slot_a[6]) 
);
  IBUF slot_a_7_ibuf (
    .O(slot_a_d[7]),
    .I(slot_a[7]) 
);
  IOBUF slot_d_0_iobuf (
    .O(slot_d_in[0]),
    .IO(slot_d[0]),
    .I(ff_rdata[0]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_1_iobuf (
    .O(slot_d_in[1]),
    .IO(slot_d[1]),
    .I(ff_rdata[1]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_2_iobuf (
    .O(slot_d_in[2]),
    .IO(slot_d[2]),
    .I(ff_rdata[2]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_3_iobuf (
    .O(slot_d_in[3]),
    .IO(slot_d[3]),
    .I(ff_rdata[3]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_4_iobuf (
    .O(slot_d_in[4]),
    .IO(slot_d[4]),
    .I(ff_rdata[4]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_5_iobuf (
    .O(slot_d_in[5]),
    .IO(slot_d[5]),
    .I(ff_rdata[5]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_6_iobuf (
    .O(slot_d_in[6]),
    .IO(slot_d[6]),
    .I(ff_rdata[6]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_7_iobuf (
    .O(slot_d_in[7]),
    .IO(slot_d[7]),
    .I(ff_rdata[7]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF IO_sdram_dq_0_iobuf (
    .O(IO_sdram_dq_in[0]),
    .IO(IO_sdram_dq[0]),
    .I(n677_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_1_iobuf (
    .O(IO_sdram_dq_in[1]),
    .IO(IO_sdram_dq[1]),
    .I(n676_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_2_iobuf (
    .O(IO_sdram_dq_in[2]),
    .IO(IO_sdram_dq[2]),
    .I(n675_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_3_iobuf (
    .O(IO_sdram_dq_in[3]),
    .IO(IO_sdram_dq[3]),
    .I(n674_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_4_iobuf (
    .O(IO_sdram_dq_in[4]),
    .IO(IO_sdram_dq[4]),
    .I(n673_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_5_iobuf (
    .O(IO_sdram_dq_in[5]),
    .IO(IO_sdram_dq[5]),
    .I(n672_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_6_iobuf (
    .O(IO_sdram_dq_in[6]),
    .IO(IO_sdram_dq[6]),
    .I(n671_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_7_iobuf (
    .O(IO_sdram_dq_in[7]),
    .IO(IO_sdram_dq[7]),
    .I(n670_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_8_iobuf (
    .O(IO_sdram_dq_in[8]),
    .IO(IO_sdram_dq[8]),
    .I(n669_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_9_iobuf (
    .O(IO_sdram_dq_in[9]),
    .IO(IO_sdram_dq[9]),
    .I(n668_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_10_iobuf (
    .O(IO_sdram_dq_in[10]),
    .IO(IO_sdram_dq[10]),
    .I(n667_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_11_iobuf (
    .O(IO_sdram_dq_in[11]),
    .IO(IO_sdram_dq[11]),
    .I(n666_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_12_iobuf (
    .O(IO_sdram_dq_in[12]),
    .IO(IO_sdram_dq[12]),
    .I(n665_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_13_iobuf (
    .O(IO_sdram_dq_in[13]),
    .IO(IO_sdram_dq[13]),
    .I(n664_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_14_iobuf (
    .O(IO_sdram_dq_in[14]),
    .IO(IO_sdram_dq[14]),
    .I(n663_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_15_iobuf (
    .O(IO_sdram_dq_in[15]),
    .IO(IO_sdram_dq[15]),
    .I(n662_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_16_iobuf (
    .O(IO_sdram_dq_in[16]),
    .IO(IO_sdram_dq[16]),
    .I(n661_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_17_iobuf (
    .O(IO_sdram_dq_in[17]),
    .IO(IO_sdram_dq[17]),
    .I(n660_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_18_iobuf (
    .O(IO_sdram_dq_in[18]),
    .IO(IO_sdram_dq[18]),
    .I(n659_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_19_iobuf (
    .O(IO_sdram_dq_in[19]),
    .IO(IO_sdram_dq[19]),
    .I(n658_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_20_iobuf (
    .O(IO_sdram_dq_in[20]),
    .IO(IO_sdram_dq[20]),
    .I(n657_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_21_iobuf (
    .O(IO_sdram_dq_in[21]),
    .IO(IO_sdram_dq[21]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_22_iobuf (
    .O(IO_sdram_dq_in[22]),
    .IO(IO_sdram_dq[22]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_23_iobuf (
    .O(IO_sdram_dq_in[23]),
    .IO(IO_sdram_dq[23]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_24_iobuf (
    .O(IO_sdram_dq_in[24]),
    .IO(IO_sdram_dq[24]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_25_iobuf (
    .O(IO_sdram_dq_in[25]),
    .IO(IO_sdram_dq[25]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_26_iobuf (
    .O(IO_sdram_dq_in[26]),
    .IO(IO_sdram_dq[26]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_27_iobuf (
    .O(IO_sdram_dq_in[27]),
    .IO(IO_sdram_dq[27]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_28_iobuf (
    .O(IO_sdram_dq_in[28]),
    .IO(IO_sdram_dq[28]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_29_iobuf (
    .O(IO_sdram_dq_in[29]),
    .IO(IO_sdram_dq[29]),
    .I(n648_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_30_iobuf (
    .O(IO_sdram_dq_in[30]),
    .IO(IO_sdram_dq[30]),
    .I(n647_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_31_iobuf (
    .O(IO_sdram_dq_in[31]),
    .IO(IO_sdram_dq[31]),
    .I(n646_3),
    .OEN(IO_sdram_dq_31_101) 
);
  OBUF slot_wait_obuf (
    .O(slot_wait),
    .I(slot_wait_d_4) 
);
  OBUF slot_intr_obuf (
    .O(slot_intr),
    .I(GND) 
);
  OBUF slot_data_dir_obuf (
    .O(slot_data_dir),
    .I(slot_data_dir_d) 
);
  OBUF busdir_obuf (
    .O(busdir),
    .I(slot_data_dir_d) 
);
  OBUF oe_n_obuf (
    .O(oe_n),
    .I(GND) 
);
  OBUF ws2812_led_obuf (
    .O(ws2812_led),
    .I(ws2812_led_d) 
);
  OBUF O_sdram_clk_obuf (
    .O(O_sdram_clk),
    .I(O_sdram_clk_d) 
);
  OBUF O_sdram_cke_obuf (
    .O(O_sdram_cke),
    .I(O_sdram_cke_d) 
);
  OBUF O_sdram_cs_n_obuf (
    .O(O_sdram_cs_n),
    .I(GND) 
);
  OBUF O_sdram_ras_n_obuf (
    .O(O_sdram_ras_n),
    .I(O_sdram_ras_n_d) 
);
  OBUF O_sdram_cas_n_obuf (
    .O(O_sdram_cas_n),
    .I(O_sdram_cas_n_d) 
);
  OBUF O_sdram_wen_n_obuf (
    .O(O_sdram_wen_n),
    .I(O_sdram_wen_n_d) 
);
  OBUF O_sdram_addr_0_obuf (
    .O(O_sdram_addr[0]),
    .I(O_sdram_addr_d[0]) 
);
  OBUF O_sdram_addr_1_obuf (
    .O(O_sdram_addr[1]),
    .I(O_sdram_addr_d[1]) 
);
  OBUF O_sdram_addr_2_obuf (
    .O(O_sdram_addr[2]),
    .I(O_sdram_addr_d[2]) 
);
  OBUF O_sdram_addr_3_obuf (
    .O(O_sdram_addr[3]),
    .I(O_sdram_addr_d[3]) 
);
  OBUF O_sdram_addr_4_obuf (
    .O(O_sdram_addr[4]),
    .I(O_sdram_addr_d[4]) 
);
  OBUF O_sdram_addr_5_obuf (
    .O(O_sdram_addr[5]),
    .I(O_sdram_addr_d[5]) 
);
  OBUF O_sdram_addr_6_obuf (
    .O(O_sdram_addr[6]),
    .I(O_sdram_addr_d[6]) 
);
  OBUF O_sdram_addr_7_obuf (
    .O(O_sdram_addr[7]),
    .I(O_sdram_addr_d[7]) 
);
  OBUF O_sdram_addr_8_obuf (
    .O(O_sdram_addr[8]),
    .I(GND) 
);
  OBUF O_sdram_addr_9_obuf (
    .O(O_sdram_addr[9]),
    .I(O_sdram_addr_d[9]) 
);
  OBUF O_sdram_addr_10_obuf (
    .O(O_sdram_addr[10]),
    .I(O_sdram_addr_d[10]) 
);
  OBUF O_sdram_ba_0_obuf (
    .O(O_sdram_ba[0]),
    .I(GND) 
);
  OBUF O_sdram_ba_1_obuf (
    .O(O_sdram_ba[1]),
    .I(GND) 
);
  OBUF O_sdram_dqm_0_obuf (
    .O(O_sdram_dqm[0]),
    .I(O_sdram_dqm_d[0]) 
);
  OBUF O_sdram_dqm_1_obuf (
    .O(O_sdram_dqm[1]),
    .I(O_sdram_dqm_d[1]) 
);
  OBUF O_sdram_dqm_2_obuf (
    .O(O_sdram_dqm[2]),
    .I(O_sdram_dqm_d[2]) 
);
  OBUF O_sdram_dqm_3_obuf (
    .O(O_sdram_dqm[3]),
    .I(O_sdram_dqm_d[3]) 
);
  DFF ff_reset_n1_s0 (
    .Q(ff_reset_n1),
    .D(ff_reset_n0),
    .CLK(clk85m) 
);
defparam ff_reset_n1_s0.INIT=1'b0;
  DFF ff_reset_n2_1_s0 (
    .Q(ff_reset_n2_1),
    .D(ff_reset_n1),
    .CLK(clk85m) 
);
defparam ff_reset_n2_1_s0.INIT=1'b0;
  DFF ff_reset_n0_s0 (
    .Q(ff_reset_n0),
    .D(slot_reset_n_d),
    .CLK(clk85m) 
);
defparam ff_reset_n0_s0.INIT=1'b0;
  INV IO_sdram_dq_31_s66 (
    .O(IO_sdram_dq_31_101),
    .I(n680_4) 
);
  Gowin_rPLL u_pll (
    .clk14m_d(clk14m_d),
    .clk215m(clk215m)
);
  Gowin_rPLL2 u_pll2 (
    .clk14m_d(clk14m_d),
    .clk85m(clk85m),
    .O_sdram_clk_d(O_sdram_clk_d),
    .pll_lock85(pll_lock85)
);
  Gowin_CLKDIV u_clkdiv (
    .clk85m(clk85m),
    .pll_lock85(pll_lock85),
    .clk42m(clk42m)
);
  msx_slot u_msx_slot (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .slot_rd_n_d(slot_rd_n_d),
    .slot_wr_n_d(slot_wr_n_d),
    .slot_iorq_n_d(slot_iorq_n_d),
    .ff_reset_n2_1(ff_reset_n2_1),
    .ff_busy(ff_busy),
    .ff_bus_ready(ff_bus_ready),
    .slot_a_d(slot_a_d[7:0]),
    .slot_d_in(slot_d_in[7:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_write(w_bus_write),
    .slot_data_dir_d(slot_data_dir_d),
    .p_slot_data_0_7(p_slot_data_0_7),
    .w_bus_valid(w_bus_valid),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .ff_rdata(ff_rdata[7:0])
);
  vdp u_v9958 (
    .w_bus_write(w_bus_write),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_bus_valid(w_bus_valid),
    .w_bus_ioreq(w_bus_ioreq),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .ff_sdr_ready(ff_sdr_ready),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_pulse1(w_pulse1),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_bus_ready(ff_bus_ready),
    .w_pulse2(w_pulse2),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .ff_busy(ff_busy),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .w_sdram_valid(w_sdram_valid),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_sdram_address(w_sdram_address[16:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  DVI_TX_Top u_dvi (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  ip_sdram u_sdram (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .O_sdram_clk_d(O_sdram_clk_d),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_refresh(w_sdram_refresh),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_sdram_write(w_sdram_write),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_sdram_address(w_sdram_address[16:2]),
    .IO_sdram_dq_in(IO_sdram_dq_in[31:0]),
    .O_sdram_cke_d(O_sdram_cke_d),
    .ff_sdr_ready(ff_sdr_ready),
    .O_sdram_ras_n_d(O_sdram_ras_n_d),
    .O_sdram_cas_n_d(O_sdram_cas_n_d),
    .O_sdram_wen_n_d(O_sdram_wen_n_d),
    .n646_3(n646_3),
    .n647_3(n647_3),
    .n648_3(n648_3),
    .n649_3(n649_3),
    .n650_3(n650_3),
    .n651_3(n651_3),
    .n652_3(n652_3),
    .n653_3(n653_3),
    .n654_3(n654_3),
    .n655_3(n655_3),
    .n656_3(n656_3),
    .n657_3(n657_3),
    .n658_3(n658_3),
    .n659_3(n659_3),
    .n660_3(n660_3),
    .n661_3(n661_3),
    .n662_3(n662_3),
    .n663_3(n663_3),
    .n664_3(n664_3),
    .n665_3(n665_3),
    .n666_3(n666_3),
    .n667_3(n667_3),
    .n668_3(n668_3),
    .n669_3(n669_3),
    .n670_3(n670_3),
    .n671_3(n671_3),
    .n672_3(n672_3),
    .n673_3(n673_3),
    .n674_3(n674_3),
    .n675_3(n675_3),
    .n676_3(n676_3),
    .n677_3(n677_3),
    .n680_4(n680_4),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .O_sdram_dqm_d(O_sdram_dqm_d[3:0]),
    .O_sdram_addr_d_0(O_sdram_addr_d[0]),
    .O_sdram_addr_d_1(O_sdram_addr_d[1]),
    .O_sdram_addr_d_2(O_sdram_addr_d[2]),
    .O_sdram_addr_d_3(O_sdram_addr_d[3]),
    .O_sdram_addr_d_4(O_sdram_addr_d[4]),
    .O_sdram_addr_d_5(O_sdram_addr_d[5]),
    .O_sdram_addr_d_6(O_sdram_addr_d[6]),
    .O_sdram_addr_d_7(O_sdram_addr_d[7]),
    .O_sdram_addr_d_9(O_sdram_addr_d[9]),
    .O_sdram_addr_d_10(O_sdram_addr_d[10]),
    .w_sdram_rdata(w_sdram_rdata[31:0])
);
  ip_ws2812_led u_led (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_wr(ff_wr),
    .w_green(w_green[5:4]),
    .w_red(w_red[5]),
    .w_blue(w_blue[5]),
    .ws2812_led_d(ws2812_led_d),
    .w_sending(w_sending)
);
  ip_debugger u_debugger (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_valid(w_bus_valid),
    .w_pulse1(w_pulse1),
    .w_pulse2(w_pulse2),
    .w_sending(w_sending),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .w_bus_address(w_bus_address[1:0]),
    .ff_wr(ff_wr),
    .w_red(w_red[5]),
    .w_green(w_green[5:4]),
    .w_blue(w_blue[5])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tangnano20k_vdp_cartridge */
