
Ocm_deom.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001f48  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000004  08002054  08002054  00012054  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000008  08002058  08002058  00012058  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002060  08002060  00012060  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000644  20000000  08002064  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000048  20000644  080026a8  00020644  2**2
                  ALLOC
  7 ._user_heap_stack 00000100  2000068c  080026a8  0002068c  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020644  2**0
                  CONTENTS, READONLY
  9 .debug_info   00000d6e  00000000  00000000  0002066d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000039c  00000000  00000000  000213db  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000678  00000000  00000000  00021778  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000005b0  00000000  00000000  00021df0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000152e  00000000  00000000  000223a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00000e94  00000000  00000000  000238ce  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007b  00000000  00000000  00024762  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00001ac8  00000000  00000000  000247e0  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  000262a8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000644 	.word	0x20000644
 8000128:	00000000 	.word	0x00000000
 800012c:	0800203c 	.word	0x0800203c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000648 	.word	0x20000648
 8000148:	0800203c 	.word	0x0800203c

0800014c <NVIC_SetPriority>:

    \param [in]      IRQn  Number of the interrupt for set priority
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	4603      	mov	r3, r0
 8000154:	6039      	str	r1, [r7, #0]
 8000156:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8000158:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800015c:	2b00      	cmp	r3, #0
 800015e:	da0b      	bge.n	8000178 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8000160:	683b      	ldr	r3, [r7, #0]
 8000162:	b2da      	uxtb	r2, r3
 8000164:	490c      	ldr	r1, [pc, #48]	; (8000198 <NVIC_SetPriority+0x4c>)
 8000166:	79fb      	ldrb	r3, [r7, #7]
 8000168:	f003 030f 	and.w	r3, r3, #15
 800016c:	3b04      	subs	r3, #4
 800016e:	0112      	lsls	r2, r2, #4
 8000170:	b2d2      	uxtb	r2, r2
 8000172:	440b      	add	r3, r1
 8000174:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 8000176:	e009      	b.n	800018c <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8000178:	683b      	ldr	r3, [r7, #0]
 800017a:	b2da      	uxtb	r2, r3
 800017c:	4907      	ldr	r1, [pc, #28]	; (800019c <NVIC_SetPriority+0x50>)
 800017e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000182:	0112      	lsls	r2, r2, #4
 8000184:	b2d2      	uxtb	r2, r2
 8000186:	440b      	add	r3, r1
 8000188:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800018c:	bf00      	nop
 800018e:	370c      	adds	r7, #12
 8000190:	46bd      	mov	sp, r7
 8000192:	bc80      	pop	{r7}
 8000194:	4770      	bx	lr
 8000196:	bf00      	nop
 8000198:	e000ed00 	.word	0xe000ed00
 800019c:	e000e100 	.word	0xe000e100

080001a0 <SysTick_Config>:
    \param [in]  ticks  Number of ticks between two interrupts
    \return          0  Function succeeded
    \return          1  Function failed
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80001a0:	b580      	push	{r7, lr}
 80001a2:	b082      	sub	sp, #8
 80001a4:	af00      	add	r7, sp, #0
 80001a6:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 80001a8:	687b      	ldr	r3, [r7, #4]
 80001aa:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80001ae:	d301      	bcc.n	80001b4 <SysTick_Config+0x14>
 80001b0:	2301      	movs	r3, #1
 80001b2:	e011      	b.n	80001d8 <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 80001b4:	687b      	ldr	r3, [r7, #4]
 80001b6:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80001ba:	4a09      	ldr	r2, [pc, #36]	; (80001e0 <SysTick_Config+0x40>)
 80001bc:	3b01      	subs	r3, #1
 80001be:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
 80001c0:	210f      	movs	r1, #15
 80001c2:	f04f 30ff 	mov.w	r0, #4294967295
 80001c6:	f7ff ffc1 	bl	800014c <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 80001ca:	4b05      	ldr	r3, [pc, #20]	; (80001e0 <SysTick_Config+0x40>)
 80001cc:	2200      	movs	r2, #0
 80001ce:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80001d0:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <SysTick_Config+0x40>)
 80001d2:	2207      	movs	r2, #7
 80001d4:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 80001d6:	2300      	movs	r3, #0
}
 80001d8:	4618      	mov	r0, r3
 80001da:	3708      	adds	r7, #8
 80001dc:	46bd      	mov	sp, r7
 80001de:	bd80      	pop	{r7, pc}
 80001e0:	e000e010 	.word	0xe000e010

080001e4 <Config_Data_ReInit>:

union STM32_ID_12Byte STM32_ID;
Config_Data_Str Config_Data;

void Config_Data_ReInit(Config_Data_Str *config)
{
 80001e4:	b480      	push	{r7}
 80001e6:	b085      	sub	sp, #20
 80001e8:	af00      	add	r7, sp, #0
 80001ea:	6078      	str	r0, [r7, #4]
    u16 i;
    u8 *temp_ptr = (u8 *)config;
 80001ec:	687b      	ldr	r3, [r7, #4]
 80001ee:	60bb      	str	r3, [r7, #8]
    //清零所有参数
    for (i = 0; i < sizeof(Config_Data_Str); i++)
 80001f0:	2300      	movs	r3, #0
 80001f2:	81fb      	strh	r3, [r7, #14]
 80001f4:	e007      	b.n	8000206 <Config_Data_ReInit+0x22>
    {
        temp_ptr[i] = 0;
 80001f6:	89fb      	ldrh	r3, [r7, #14]
 80001f8:	68ba      	ldr	r2, [r7, #8]
 80001fa:	4413      	add	r3, r2
 80001fc:	2200      	movs	r2, #0
 80001fe:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < sizeof(Config_Data_Str); i++)
 8000200:	89fb      	ldrh	r3, [r7, #14]
 8000202:	3301      	adds	r3, #1
 8000204:	81fb      	strh	r3, [r7, #14]
 8000206:	89fb      	ldrh	r3, [r7, #14]
 8000208:	2b15      	cmp	r3, #21
 800020a:	d9f4      	bls.n	80001f6 <Config_Data_ReInit+0x12>
    }
    //设置默认值
    config->save_data_flag = 1;
 800020c:	687b      	ldr	r3, [r7, #4]
 800020e:	2201      	movs	r2, #1
 8000210:	751a      	strb	r2, [r3, #20]

    // Dev_Config_Reinit(&(config->dev_con));
    // Dev_Config_Reinit((config->dev_con));
};
 8000212:	bf00      	nop
 8000214:	3714      	adds	r7, #20
 8000216:	46bd      	mov	sp, r7
 8000218:	bc80      	pop	{r7}
 800021a:	4770      	bx	lr

0800021c <Write_Config_To_Flash>:

void Write_Config_To_Flash(Config_Data_Str *config)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	b086      	sub	sp, #24
 8000220:	af00      	add	r7, sp, #0
 8000222:	6078      	str	r0, [r7, #4]
    u16 i;
    u8 *data_ptr = (u8 *)config;
 8000224:	687b      	ldr	r3, [r7, #4]
 8000226:	60fb      	str	r3, [r7, #12]
    u32 flash_addr = CONFIG_DATA_FLASH_ADDR;
 8000228:	4b22      	ldr	r3, [pc, #136]	; (80002b4 <Write_Config_To_Flash+0x98>)
 800022a:	613b      	str	r3, [r7, #16]
    FLASH_Unlock();                                                                            /* 每次擦除Flash中数据时得先解锁 */
 800022c:	f000 fed2 	bl	8000fd4 <FLASH_Unlock>
    FLASH_ClearFlag(FLASH_FLAG_BSY | FLASH_FLAG_EOP | FLASH_FLAG_PGERR | FLASH_FLAG_WRPRTERR); //清除标记
 8000230:	2035      	movs	r0, #53	; 0x35
 8000232:	f000 ff41 	bl	80010b8 <FLASH_ClearFlag>

    // 页擦除
    for (i = 0; i < (sizeof(Config_Data_Str) / FLASH_Page_SIZE + 1); i++)
 8000236:	2300      	movs	r3, #0
 8000238:	82fb      	strh	r3, [r7, #22]
 800023a:	e00e      	b.n	800025a <Write_Config_To_Flash+0x3e>
        while (FLASH_COMPLETE != FLASH_ErasePage(CONFIG_DATA_FLASH_ADDR + i * FLASH_Page_SIZE))
 800023c:	bf00      	nop
 800023e:	8afb      	ldrh	r3, [r7, #22]
 8000240:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8000244:	333f      	adds	r3, #63	; 0x3f
 8000246:	029b      	lsls	r3, r3, #10
 8000248:	4618      	mov	r0, r3
 800024a:	f000 fed5 	bl	8000ff8 <FLASH_ErasePage>
 800024e:	4603      	mov	r3, r0
 8000250:	2b04      	cmp	r3, #4
 8000252:	d1f4      	bne.n	800023e <Write_Config_To_Flash+0x22>
    for (i = 0; i < (sizeof(Config_Data_Str) / FLASH_Page_SIZE + 1); i++)
 8000254:	8afb      	ldrh	r3, [r7, #22]
 8000256:	3301      	adds	r3, #1
 8000258:	82fb      	strh	r3, [r7, #22]
 800025a:	8afb      	ldrh	r3, [r7, #22]
 800025c:	2b00      	cmp	r3, #0
 800025e:	d0ed      	beq.n	800023c <Write_Config_To_Flash+0x20>
            ;

    for (i = 0; i < sizeof(Config_Data_Str); i++)
 8000260:	2300      	movs	r3, #0
 8000262:	82fb      	strh	r3, [r7, #22]
 8000264:	e01f      	b.n	80002a6 <Write_Config_To_Flash+0x8a>
    {
        while (FLASH_COMPLETE != FLASH_ProgramHalfWord(flash_addr, (data_ptr[i] + data_ptr[i + 1] * 256)))
 8000266:	bf00      	nop
 8000268:	8afb      	ldrh	r3, [r7, #22]
 800026a:	68fa      	ldr	r2, [r7, #12]
 800026c:	4413      	add	r3, r2
 800026e:	781b      	ldrb	r3, [r3, #0]
 8000270:	b29a      	uxth	r2, r3
 8000272:	8afb      	ldrh	r3, [r7, #22]
 8000274:	3301      	adds	r3, #1
 8000276:	68f9      	ldr	r1, [r7, #12]
 8000278:	440b      	add	r3, r1
 800027a:	781b      	ldrb	r3, [r3, #0]
 800027c:	b29b      	uxth	r3, r3
 800027e:	021b      	lsls	r3, r3, #8
 8000280:	b29b      	uxth	r3, r3
 8000282:	4413      	add	r3, r2
 8000284:	b29b      	uxth	r3, r3
 8000286:	4619      	mov	r1, r3
 8000288:	6938      	ldr	r0, [r7, #16]
 800028a:	f000 fee7 	bl	800105c <FLASH_ProgramHalfWord>
 800028e:	4603      	mov	r3, r0
 8000290:	2b04      	cmp	r3, #4
 8000292:	d1e9      	bne.n	8000268 <Write_Config_To_Flash+0x4c>
            ;
        i++;
 8000294:	8afb      	ldrh	r3, [r7, #22]
 8000296:	3301      	adds	r3, #1
 8000298:	82fb      	strh	r3, [r7, #22]
        flash_addr += 2;
 800029a:	693b      	ldr	r3, [r7, #16]
 800029c:	3302      	adds	r3, #2
 800029e:	613b      	str	r3, [r7, #16]
    for (i = 0; i < sizeof(Config_Data_Str); i++)
 80002a0:	8afb      	ldrh	r3, [r7, #22]
 80002a2:	3301      	adds	r3, #1
 80002a4:	82fb      	strh	r3, [r7, #22]
 80002a6:	8afb      	ldrh	r3, [r7, #22]
 80002a8:	2b15      	cmp	r3, #21
 80002aa:	d9dc      	bls.n	8000266 <Write_Config_To_Flash+0x4a>
    }
}
 80002ac:	bf00      	nop
 80002ae:	3718      	adds	r7, #24
 80002b0:	46bd      	mov	sp, r7
 80002b2:	bd80      	pop	{r7, pc}
 80002b4:	0800fc00 	.word	0x0800fc00

080002b8 <Read_Config_Form_Flash>:

void Read_Config_Form_Flash(Config_Data_Str *config)
{
 80002b8:	b580      	push	{r7, lr}
 80002ba:	b086      	sub	sp, #24
 80002bc:	af00      	add	r7, sp, #0
 80002be:	6078      	str	r0, [r7, #4]
    u16 i;
    u8 *data_ptr = (u8 *)config;
 80002c0:	687b      	ldr	r3, [r7, #4]
 80002c2:	60fb      	str	r3, [r7, #12]
    u16 tmp_read;
    u32 flash_addr = CONFIG_DATA_FLASH_ADDR;
 80002c4:	4b19      	ldr	r3, [pc, #100]	; (800032c <Read_Config_Form_Flash+0x74>)
 80002c6:	613b      	str	r3, [r7, #16]

    // 读取指定地址的数据
    for (i = 0; i < sizeof(Config_Data_Str); i++)
 80002c8:	2300      	movs	r3, #0
 80002ca:	82fb      	strh	r3, [r7, #22]
 80002cc:	e01c      	b.n	8000308 <Read_Config_Form_Flash+0x50>
    {
        tmp_read = *(vu16 *)(flash_addr);
 80002ce:	693b      	ldr	r3, [r7, #16]
 80002d0:	881b      	ldrh	r3, [r3, #0]
 80002d2:	817b      	strh	r3, [r7, #10]
        data_ptr[i] = tmp_read % 256;
 80002d4:	8afb      	ldrh	r3, [r7, #22]
 80002d6:	68fa      	ldr	r2, [r7, #12]
 80002d8:	4413      	add	r3, r2
 80002da:	897a      	ldrh	r2, [r7, #10]
 80002dc:	b2d2      	uxtb	r2, r2
 80002de:	701a      	strb	r2, [r3, #0]
        i++;
 80002e0:	8afb      	ldrh	r3, [r7, #22]
 80002e2:	3301      	adds	r3, #1
 80002e4:	82fb      	strh	r3, [r7, #22]
        if (i < sizeof(Config_Data_Str))
 80002e6:	8afb      	ldrh	r3, [r7, #22]
 80002e8:	2b15      	cmp	r3, #21
 80002ea:	d807      	bhi.n	80002fc <Read_Config_Form_Flash+0x44>
            data_ptr[i] = tmp_read / 256;
 80002ec:	897b      	ldrh	r3, [r7, #10]
 80002ee:	0a1b      	lsrs	r3, r3, #8
 80002f0:	b299      	uxth	r1, r3
 80002f2:	8afb      	ldrh	r3, [r7, #22]
 80002f4:	68fa      	ldr	r2, [r7, #12]
 80002f6:	4413      	add	r3, r2
 80002f8:	b2ca      	uxtb	r2, r1
 80002fa:	701a      	strb	r2, [r3, #0]

        flash_addr += 2;
 80002fc:	693b      	ldr	r3, [r7, #16]
 80002fe:	3302      	adds	r3, #2
 8000300:	613b      	str	r3, [r7, #16]
    for (i = 0; i < sizeof(Config_Data_Str); i++)
 8000302:	8afb      	ldrh	r3, [r7, #22]
 8000304:	3301      	adds	r3, #1
 8000306:	82fb      	strh	r3, [r7, #22]
 8000308:	8afb      	ldrh	r3, [r7, #22]
 800030a:	2b15      	cmp	r3, #21
 800030c:	d9df      	bls.n	80002ce <Read_Config_Form_Flash+0x16>
    }

    //判断是否为第一次启动
    if (config->save_data_flag != 1)
 800030e:	687b      	ldr	r3, [r7, #4]
 8000310:	7d1b      	ldrb	r3, [r3, #20]
 8000312:	2b01      	cmp	r3, #1
 8000314:	d005      	beq.n	8000322 <Read_Config_Form_Flash+0x6a>
    {
        Config_Data_ReInit(config);    //重置所有参数
 8000316:	6878      	ldr	r0, [r7, #4]
 8000318:	f7ff ff64 	bl	80001e4 <Config_Data_ReInit>
        Write_Config_To_Flash(config); //回写参数到flash
 800031c:	6878      	ldr	r0, [r7, #4]
 800031e:	f7ff ff7d 	bl	800021c <Write_Config_To_Flash>
    }
}
 8000322:	bf00      	nop
 8000324:	3718      	adds	r7, #24
 8000326:	46bd      	mov	sp, r7
 8000328:	bd80      	pop	{r7, pc}
 800032a:	bf00      	nop
 800032c:	0800fc00 	.word	0x0800fc00

08000330 <Cpu_GetId>:

//读取ChipID
void Cpu_GetId(void)
{
 8000330:	b480      	push	{r7}
 8000332:	af00      	add	r7, sp, #0
    STM32_ID.id_u32[0] = *(__IO u32 *)(0x1FFFF7E8); //产品唯一身份标识寄存器(96位)
 8000334:	4b07      	ldr	r3, [pc, #28]	; (8000354 <Cpu_GetId+0x24>)
 8000336:	681b      	ldr	r3, [r3, #0]
 8000338:	4a07      	ldr	r2, [pc, #28]	; (8000358 <Cpu_GetId+0x28>)
 800033a:	6013      	str	r3, [r2, #0]
    STM32_ID.id_u32[1] = *(__IO u32 *)(0x1FFFF7EC);
 800033c:	4b07      	ldr	r3, [pc, #28]	; (800035c <Cpu_GetId+0x2c>)
 800033e:	681b      	ldr	r3, [r3, #0]
 8000340:	4a05      	ldr	r2, [pc, #20]	; (8000358 <Cpu_GetId+0x28>)
 8000342:	6053      	str	r3, [r2, #4]
    STM32_ID.id_u32[2] = *(__IO u32 *)(0x1FFFF7F0);
 8000344:	4b06      	ldr	r3, [pc, #24]	; (8000360 <Cpu_GetId+0x30>)
 8000346:	681b      	ldr	r3, [r3, #0]
 8000348:	4a03      	ldr	r2, [pc, #12]	; (8000358 <Cpu_GetId+0x28>)
 800034a:	6093      	str	r3, [r2, #8]
}
 800034c:	bf00      	nop
 800034e:	46bd      	mov	sp, r7
 8000350:	bc80      	pop	{r7}
 8000352:	4770      	bx	lr
 8000354:	1ffff7e8 	.word	0x1ffff7e8
 8000358:	20000660 	.word	0x20000660
 800035c:	1ffff7ec 	.word	0x1ffff7ec
 8000360:	1ffff7f0 	.word	0x1ffff7f0

08000364 <RCC_Configuration>:

void RCC_Configuration(void)
{
 8000364:	b580      	push	{r7, lr}
 8000366:	b082      	sub	sp, #8
 8000368:	af00      	add	r7, sp, #0
    ErrorStatus HSEStartUpStatus;

    RCC_DeInit();
 800036a:	f001 f807 	bl	800137c <RCC_DeInit>
    RCC_HSEConfig(RCC_HSE_ON);
 800036e:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8000372:	f001 f831 	bl	80013d8 <RCC_HSEConfig>
    HSEStartUpStatus = RCC_WaitForHSEStartUp();
 8000376:	f001 f85d 	bl	8001434 <RCC_WaitForHSEStartUp>
 800037a:	4603      	mov	r3, r0
 800037c:	71fb      	strb	r3, [r7, #7]
    if (HSEStartUpStatus == SUCCESS)
 800037e:	79fb      	ldrb	r3, [r7, #7]
 8000380:	2b01      	cmp	r3, #1
 8000382:	d122      	bne.n	80003ca <RCC_Configuration+0x66>
    {
        RCC_PLLConfig(RCC_PLLSource_HSE_Div1, RCC_PLLMul_9);
 8000384:	f44f 11e0 	mov.w	r1, #1835008	; 0x1c0000
 8000388:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800038c:	f001 f87a 	bl	8001484 <RCC_PLLConfig>
        RCC_PLLCmd(ENABLE);
 8000390:	2001      	movs	r0, #1
 8000392:	f001 f895 	bl	80014c0 <RCC_PLLCmd>
        while (RCC_GetFlagStatus(RCC_FLAG_PLLRDY == RESET))
 8000396:	bf00      	nop
 8000398:	2000      	movs	r0, #0
 800039a:	f001 fa29 	bl	80017f0 <RCC_GetFlagStatus>
 800039e:	4603      	mov	r3, r0
 80003a0:	2b00      	cmp	r3, #0
 80003a2:	d1f9      	bne.n	8000398 <RCC_Configuration+0x34>
        {
        }
        RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
 80003a4:	2002      	movs	r0, #2
 80003a6:	f001 f89b 	bl	80014e0 <RCC_SYSCLKConfig>

        RCC_HCLKConfig(RCC_SYSCLK_Div1);
 80003aa:	2000      	movs	r0, #0
 80003ac:	f001 f8c2 	bl	8001534 <RCC_HCLKConfig>
        RCC_PCLK1Config(RCC_HCLK_Div2);
 80003b0:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80003b4:	f001 f8da 	bl	800156c <RCC_PCLK1Config>
        RCC_PCLK2Config(RCC_HCLK_Div1); //串口波特率的确定
 80003b8:	2000      	movs	r0, #0
 80003ba:	f001 f8f3 	bl	80015a4 <RCC_PCLK2Config>

        while (RCC_GetSYSCLKSource() != 0x08)
 80003be:	bf00      	nop
 80003c0:	f001 f8aa 	bl	8001518 <RCC_GetSYSCLKSource>
 80003c4:	4603      	mov	r3, r0
 80003c6:	2b08      	cmp	r3, #8
 80003c8:	d1fa      	bne.n	80003c0 <RCC_Configuration+0x5c>
        {
        }
    }
}
 80003ca:	bf00      	nop
 80003cc:	3708      	adds	r7, #8
 80003ce:	46bd      	mov	sp, r7
 80003d0:	bd80      	pop	{r7, pc}

080003d2 <NVIC_Configuration>:

static void NVIC_Configuration(void)
{
 80003d2:	b580      	push	{r7, lr}
 80003d4:	af00      	add	r7, sp, #0
#ifdef VETB_TAB_RAM
    NVYC_SetVectorTable(NVIC_VectTab_RAM, 0x0);
#else
    NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x0);
 80003d6:	2100      	movs	r1, #0
 80003d8:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 80003dc:	f000 fc6c 	bl	8000cb8 <NVIC_SetVectorTable>
#endif
    /* Configure one bit for preemption priority */
    NVIC_PriorityGroupConfig(NVIC_PriorityGroup_0);
 80003e0:	f44f 60e0 	mov.w	r0, #1792	; 0x700
 80003e4:	f000 fbf4 	bl	8000bd0 <NVIC_PriorityGroupConfig>
}
 80003e8:	bf00      	nop
 80003ea:	bd80      	pop	{r7, pc}

080003ec <hw_board_init>:

void hw_board_init(void)
{
 80003ec:	b580      	push	{r7, lr}
 80003ee:	af00      	add	r7, sp, #0
    RCC_Configuration();  // 初始化时钟
 80003f0:	f7ff ffb8 	bl	8000364 <RCC_Configuration>
    NVIC_Configuration(); // 初始化向量中断
 80003f4:	f7ff ffed 	bl	80003d2 <NVIC_Configuration>

    //启动系统时钟信号，设置时间为1ms
    SysTick_CLKSourceConfig(SysTick_CLKSource_HCLK_Div8); //AHB=72M/8=9M
 80003f8:	f06f 0004 	mvn.w	r0, #4
 80003fc:	f000 fc72 	bl	8000ce4 <SysTick_CLKSourceConfig>
    SysTick_Config(SYSTICK_TICK);
 8000400:	f242 3028 	movw	r0, #9000	; 0x2328
 8000404:	f7ff fecc 	bl	80001a0 <SysTick_Config>

    Cpu_GetId();                          //网关物理地址
 8000408:	f7ff ff92 	bl	8000330 <Cpu_GetId>
    Read_Config_Form_Flash(&Config_Data); //载入保存的25个Net_ID
 800040c:	4802      	ldr	r0, [pc, #8]	; (8000418 <hw_board_init+0x2c>)
 800040e:	f7ff ff53 	bl	80002b8 <Read_Config_Form_Flash>
}
 8000412:	bf00      	nop
 8000414:	bd80      	pop	{r7, pc}
 8000416:	bf00      	nop
 8000418:	2000066c 	.word	0x2000066c

0800041c <RCC_Configuration>:

#include "gpio.h"


static void RCC_Configuration(void)
{
 800041c:	b580      	push	{r7, lr}
 800041e:	af00      	add	r7, sp, #0
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);
 8000420:	2101      	movs	r1, #1
 8000422:	2008      	movs	r0, #8
 8000424:	f001 f9a8 	bl	8001778 <RCC_APB2PeriphClockCmd>
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
 8000428:	2101      	movs	r1, #1
 800042a:	2010      	movs	r0, #16
 800042c:	f001 f9a4 	bl	8001778 <RCC_APB2PeriphClockCmd>
}
 8000430:	bf00      	nop
 8000432:	bd80      	pop	{r7, pc}

08000434 <GPIO_Configuration>:


static void GPIO_Configuration(void)
{
 8000434:	b580      	push	{r7, lr}
 8000436:	b082      	sub	sp, #8
 8000438:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800043a:	2303      	movs	r3, #3
 800043c:	71bb      	strb	r3, [r7, #6]

  /* Configure USART Rx/tx PIN */
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 800043e:	2310      	movs	r3, #16
 8000440:	71fb      	strb	r3, [r7, #7]
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_13;
 8000442:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000446:	80bb      	strh	r3, [r7, #4]
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000448:	1d3b      	adds	r3, r7, #4
 800044a:	4619      	mov	r1, r3
 800044c:	480a      	ldr	r0, [pc, #40]	; (8000478 <GPIO_Configuration+0x44>)
 800044e:	f000 fe8d 	bl	800116c <GPIO_Init>
  GPIO_Init(GPIOC, &GPIO_InitStructure);
 8000452:	1d3b      	adds	r3, r7, #4
 8000454:	4619      	mov	r1, r3
 8000456:	4809      	ldr	r0, [pc, #36]	; (800047c <GPIO_Configuration+0x48>)
 8000458:	f000 fe88 	bl	800116c <GPIO_Init>

  GPIO_SetBits(GPIOB, GPIO_Pin_13);
 800045c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000460:	4805      	ldr	r0, [pc, #20]	; (8000478 <GPIO_Configuration+0x44>)
 8000462:	f000 ff58 	bl	8001316 <GPIO_SetBits>
  GPIO_ResetBits(GPIOC, GPIO_Pin_13);
 8000466:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800046a:	4804      	ldr	r0, [pc, #16]	; (800047c <GPIO_Configuration+0x48>)
 800046c:	f000 ff61 	bl	8001332 <GPIO_ResetBits>
}
 8000470:	bf00      	nop
 8000472:	3708      	adds	r7, #8
 8000474:	46bd      	mov	sp, r7
 8000476:	bd80      	pop	{r7, pc}
 8000478:	40010c00 	.word	0x40010c00
 800047c:	40011000 	.word	0x40011000

08000480 <hw_gpio_init>:

void hw_gpio_init(void)
{
 8000480:	b580      	push	{r7, lr}
 8000482:	af00      	add	r7, sp, #0
  RCC_Configuration();
 8000484:	f7ff ffca 	bl	800041c <RCC_Configuration>
  GPIO_Configuration();
 8000488:	f7ff ffd4 	bl	8000434 <GPIO_Configuration>
}
 800048c:	bf00      	nop
 800048e:	bd80      	pop	{r7, pc}

08000490 <RCC_Configuration>:
#define UART3_GPIO_TX GPIO_Pin_10
#define UART3_GPIO_RX GPIO_Pin_11
#define UART3_GPIO GPIOB

static void RCC_Configuration(void)
{
 8000490:	b580      	push	{r7, lr}
 8000492:	af00      	add	r7, sp, #0
  /* Enable UART GPIO clocks */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA | RCC_APB2Periph_AFIO, ENABLE);
 8000494:	2101      	movs	r1, #1
 8000496:	2005      	movs	r0, #5
 8000498:	f001 f96e 	bl	8001778 <RCC_APB2PeriphClockCmd>
  /* Enable UART clock */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
 800049c:	2101      	movs	r1, #1
 800049e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80004a2:	f001 f969 	bl	8001778 <RCC_APB2PeriphClockCmd>

  /* Enable UART GPIO clocks */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA | RCC_APB2Periph_AFIO, ENABLE);
 80004a6:	2101      	movs	r1, #1
 80004a8:	2005      	movs	r0, #5
 80004aa:	f001 f965 	bl	8001778 <RCC_APB2PeriphClockCmd>
  /* Enable UART clock */
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
 80004ae:	2101      	movs	r1, #1
 80004b0:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80004b4:	f001 f97e 	bl	80017b4 <RCC_APB1PeriphClockCmd>

  /* Enable UART GPIO clocks */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB | RCC_APB2Periph_AFIO, ENABLE);
 80004b8:	2101      	movs	r1, #1
 80004ba:	2009      	movs	r0, #9
 80004bc:	f001 f95c 	bl	8001778 <RCC_APB2PeriphClockCmd>
  /* Enable UART clock */
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, ENABLE);
 80004c0:	2101      	movs	r1, #1
 80004c2:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80004c6:	f001 f975 	bl	80017b4 <RCC_APB1PeriphClockCmd>
}
 80004ca:	bf00      	nop
 80004cc:	bd80      	pop	{r7, pc}
	...

080004d0 <GPIO_Configuration>:

static void GPIO_Configuration(void)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	b082      	sub	sp, #8
 80004d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80004d6:	2303      	movs	r3, #3
 80004d8:	71bb      	strb	r3, [r7, #6]

  /* Configure USART Rx/tx PIN */
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80004da:	2304      	movs	r3, #4
 80004dc:	71fb      	strb	r3, [r7, #7]
  GPIO_InitStructure.GPIO_Pin = UART1_GPIO_RX;
 80004de:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80004e2:	80bb      	strh	r3, [r7, #4]
  GPIO_Init(UART1_GPIO, &GPIO_InitStructure);
 80004e4:	1d3b      	adds	r3, r7, #4
 80004e6:	4619      	mov	r1, r3
 80004e8:	481b      	ldr	r0, [pc, #108]	; (8000558 <GPIO_Configuration+0x88>)
 80004ea:	f000 fe3f 	bl	800116c <GPIO_Init>

  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80004ee:	2318      	movs	r3, #24
 80004f0:	71fb      	strb	r3, [r7, #7]
  GPIO_InitStructure.GPIO_Pin = UART1_GPIO_TX;
 80004f2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80004f6:	80bb      	strh	r3, [r7, #4]
  GPIO_Init(UART1_GPIO, &GPIO_InitStructure);
 80004f8:	1d3b      	adds	r3, r7, #4
 80004fa:	4619      	mov	r1, r3
 80004fc:	4816      	ldr	r0, [pc, #88]	; (8000558 <GPIO_Configuration+0x88>)
 80004fe:	f000 fe35 	bl	800116c <GPIO_Init>

  /* Configure USART Rx/tx PIN */
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8000502:	2304      	movs	r3, #4
 8000504:	71fb      	strb	r3, [r7, #7]
  GPIO_InitStructure.GPIO_Pin = UART2_GPIO_RX;
 8000506:	2308      	movs	r3, #8
 8000508:	80bb      	strh	r3, [r7, #4]
  GPIO_Init(UART2_GPIO, &GPIO_InitStructure);
 800050a:	1d3b      	adds	r3, r7, #4
 800050c:	4619      	mov	r1, r3
 800050e:	4812      	ldr	r0, [pc, #72]	; (8000558 <GPIO_Configuration+0x88>)
 8000510:	f000 fe2c 	bl	800116c <GPIO_Init>

  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8000514:	2318      	movs	r3, #24
 8000516:	71fb      	strb	r3, [r7, #7]
  GPIO_InitStructure.GPIO_Pin = UART2_GPIO_TX;
 8000518:	2304      	movs	r3, #4
 800051a:	80bb      	strh	r3, [r7, #4]
  GPIO_Init(UART2_GPIO, &GPIO_InitStructure);
 800051c:	1d3b      	adds	r3, r7, #4
 800051e:	4619      	mov	r1, r3
 8000520:	480d      	ldr	r0, [pc, #52]	; (8000558 <GPIO_Configuration+0x88>)
 8000522:	f000 fe23 	bl	800116c <GPIO_Init>

  /* Configure USART Rx/tx PIN */
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8000526:	2304      	movs	r3, #4
 8000528:	71fb      	strb	r3, [r7, #7]
  GPIO_InitStructure.GPIO_Pin = UART3_GPIO_RX;
 800052a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800052e:	80bb      	strh	r3, [r7, #4]
  GPIO_Init(UART3_GPIO, &GPIO_InitStructure);
 8000530:	1d3b      	adds	r3, r7, #4
 8000532:	4619      	mov	r1, r3
 8000534:	4809      	ldr	r0, [pc, #36]	; (800055c <GPIO_Configuration+0x8c>)
 8000536:	f000 fe19 	bl	800116c <GPIO_Init>

  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 800053a:	2318      	movs	r3, #24
 800053c:	71fb      	strb	r3, [r7, #7]
  GPIO_InitStructure.GPIO_Pin = UART3_GPIO_TX;
 800053e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000542:	80bb      	strh	r3, [r7, #4]
  GPIO_Init(UART3_GPIO, &GPIO_InitStructure);
 8000544:	1d3b      	adds	r3, r7, #4
 8000546:	4619      	mov	r1, r3
 8000548:	4804      	ldr	r0, [pc, #16]	; (800055c <GPIO_Configuration+0x8c>)
 800054a:	f000 fe0f 	bl	800116c <GPIO_Init>
}
 800054e:	bf00      	nop
 8000550:	3708      	adds	r7, #8
 8000552:	46bd      	mov	sp, r7
 8000554:	bd80      	pop	{r7, pc}
 8000556:	bf00      	nop
 8000558:	40010800 	.word	0x40010800
 800055c:	40010c00 	.word	0x40010c00

08000560 <UART_Configuration>:

static void UART_Configuration(struct uart_device *uart, struct uart_configure *cfg)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	b088      	sub	sp, #32
 8000564:	af00      	add	r7, sp, #0
 8000566:	6078      	str	r0, [r7, #4]
 8000568:	6039      	str	r1, [r7, #0]
  USART_InitTypeDef USART_InitStructure;
  USART_ClockInitTypeDef USART_ClockInitStructure;

  USART_ClockInitStructure.USART_Clock = USART_Clock_Disable;     //提升USART时钟时使能还是失能，钟低电平活动
 800056a:	2300      	movs	r3, #0
 800056c:	813b      	strh	r3, [r7, #8]
  USART_ClockInitStructure.USART_CPOL = USART_CPOL_Low;           //指定SLCK引脚上时钟的极性
 800056e:	2300      	movs	r3, #0
 8000570:	817b      	strh	r3, [r7, #10]
  USART_ClockInitStructure.USART_CPHA = USART_CPHA_2Edge;         //时钟第二个边缘进行数据捕获
 8000572:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000576:	81bb      	strh	r3, [r7, #12]
  USART_ClockInitStructure.USART_LastBit = USART_LastBit_Disable; //在SCLK引脚上输出最后发送的那个数据字的脉冲不从SCLK输出
 8000578:	2300      	movs	r3, #0
 800057a:	81fb      	strh	r3, [r7, #14]
  USART_ClockInit(uart->uartx, &USART_ClockInitStructure);
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	f107 0208 	add.w	r2, r7, #8
 8000584:	4611      	mov	r1, r2
 8000586:	4618      	mov	r0, r3
 8000588:	f001 fa26 	bl	80019d8 <USART_ClockInit>

  USART_InitStructure.USART_BaudRate = cfg->baud_rate;
 800058c:	683b      	ldr	r3, [r7, #0]
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	613b      	str	r3, [r7, #16]
  if (cfg->data_bits == DATA_BITS_8)
 8000592:	683b      	ldr	r3, [r7, #0]
 8000594:	791b      	ldrb	r3, [r3, #4]
 8000596:	f003 030f 	and.w	r3, r3, #15
 800059a:	b2db      	uxtb	r3, r3
 800059c:	2b08      	cmp	r3, #8
 800059e:	d102      	bne.n	80005a6 <UART_Configuration+0x46>
  {
    USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 80005a0:	2300      	movs	r3, #0
 80005a2:	82bb      	strh	r3, [r7, #20]
 80005a4:	e009      	b.n	80005ba <UART_Configuration+0x5a>
  }
  else if (cfg->data_bits == DATA_BITS_9)
 80005a6:	683b      	ldr	r3, [r7, #0]
 80005a8:	791b      	ldrb	r3, [r3, #4]
 80005aa:	f003 030f 	and.w	r3, r3, #15
 80005ae:	b2db      	uxtb	r3, r3
 80005b0:	2b09      	cmp	r3, #9
 80005b2:	d102      	bne.n	80005ba <UART_Configuration+0x5a>
  {
    USART_InitStructure.USART_WordLength = USART_WordLength_9b;
 80005b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80005b8:	82bb      	strh	r3, [r7, #20]
  }

  if (cfg->stop_bits == STOP_BITS_1)
 80005ba:	683b      	ldr	r3, [r7, #0]
 80005bc:	791b      	ldrb	r3, [r3, #4]
 80005be:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80005c2:	b2db      	uxtb	r3, r3
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	d102      	bne.n	80005ce <UART_Configuration+0x6e>
  {
    USART_InitStructure.USART_StopBits = USART_StopBits_1;
 80005c8:	2300      	movs	r3, #0
 80005ca:	82fb      	strh	r3, [r7, #22]
 80005cc:	e014      	b.n	80005f8 <UART_Configuration+0x98>
  }
  else if (cfg->stop_bits == STOP_BITS_1_5)
 80005ce:	683b      	ldr	r3, [r7, #0]
 80005d0:	791b      	ldrb	r3, [r3, #4]
 80005d2:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80005d6:	b2db      	uxtb	r3, r3
 80005d8:	2b10      	cmp	r3, #16
 80005da:	d103      	bne.n	80005e4 <UART_Configuration+0x84>
  {
    USART_InitStructure.USART_StopBits = USART_StopBits_1_5;
 80005dc:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80005e0:	82fb      	strh	r3, [r7, #22]
 80005e2:	e009      	b.n	80005f8 <UART_Configuration+0x98>
  }
  else if (cfg->stop_bits == STOP_BITS_2)
 80005e4:	683b      	ldr	r3, [r7, #0]
 80005e6:	791b      	ldrb	r3, [r3, #4]
 80005e8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80005ec:	b2db      	uxtb	r3, r3
 80005ee:	2b20      	cmp	r3, #32
 80005f0:	d102      	bne.n	80005f8 <UART_Configuration+0x98>
  {
    USART_InitStructure.USART_StopBits = USART_StopBits_2;
 80005f2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80005f6:	82fb      	strh	r3, [r7, #22]
  }

  if (cfg->parity == PARITY_NONE)
 80005f8:	683b      	ldr	r3, [r7, #0]
 80005fa:	791b      	ldrb	r3, [r3, #4]
 80005fc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000600:	b2db      	uxtb	r3, r3
 8000602:	2b00      	cmp	r3, #0
 8000604:	d102      	bne.n	800060c <UART_Configuration+0xac>
  {
    USART_InitStructure.USART_Parity = USART_Parity_No;
 8000606:	2300      	movs	r3, #0
 8000608:	833b      	strh	r3, [r7, #24]
 800060a:	e014      	b.n	8000636 <UART_Configuration+0xd6>
  }
  else if (cfg->parity == PARITY_ODD)
 800060c:	683b      	ldr	r3, [r7, #0]
 800060e:	791b      	ldrb	r3, [r3, #4]
 8000610:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000614:	b2db      	uxtb	r3, r3
 8000616:	2b40      	cmp	r3, #64	; 0x40
 8000618:	d103      	bne.n	8000622 <UART_Configuration+0xc2>
  {
    USART_InitStructure.USART_Parity = USART_Parity_Odd;
 800061a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800061e:	833b      	strh	r3, [r7, #24]
 8000620:	e009      	b.n	8000636 <UART_Configuration+0xd6>
  }
  else if (cfg->parity == PARITY_EVEN)
 8000622:	683b      	ldr	r3, [r7, #0]
 8000624:	791b      	ldrb	r3, [r3, #4]
 8000626:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800062a:	b2db      	uxtb	r3, r3
 800062c:	2b80      	cmp	r3, #128	; 0x80
 800062e:	d102      	bne.n	8000636 <UART_Configuration+0xd6>
  {
    USART_InitStructure.USART_Parity = USART_Parity_Even;
 8000630:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000634:	833b      	strh	r3, [r7, #24]
  }
  USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8000636:	2300      	movs	r3, #0
 8000638:	83bb      	strh	r3, [r7, #28]
  USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 800063a:	230c      	movs	r3, #12
 800063c:	837b      	strh	r3, [r7, #26]
  USART_Init(uart->uartx, &USART_InitStructure);
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	f107 0210 	add.w	r2, r7, #16
 8000646:	4611      	mov	r1, r2
 8000648:	4618      	mov	r0, r3
 800064a:	f001 f90b 	bl	8001864 <USART_Init>

  USART_ITConfig(uart->uartx, USART_IT_RXNE, ENABLE); //接收中断使能
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	2201      	movs	r2, #1
 8000654:	f240 5125 	movw	r1, #1317	; 0x525
 8000658:	4618      	mov	r0, r3
 800065a:	f001 fa07 	bl	8001a6c <USART_ITConfig>
  //串口采用DMA发送
  USART_DMACmd(uart->uartx, USART_DMAReq_Tx, ENABLE);
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	2201      	movs	r2, #1
 8000664:	2180      	movs	r1, #128	; 0x80
 8000666:	4618      	mov	r0, r3
 8000668:	f001 fa47 	bl	8001afa <USART_DMACmd>
  /* Enable USART */
  USART_Cmd(uart->uartx, ENABLE);
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	2101      	movs	r1, #1
 8000672:	4618      	mov	r0, r3
 8000674:	f001 f9db 	bl	8001a2e <USART_Cmd>
}
 8000678:	bf00      	nop
 800067a:	3720      	adds	r7, #32
 800067c:	46bd      	mov	sp, r7
 800067e:	bd80      	pop	{r7, pc}

08000680 <UART_DMA_Tx_Config>:
}
#endif

#ifdef USE_USART_DMA_TX
static void UART_DMA_Tx_Config(struct uart_data *pdata)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b08e      	sub	sp, #56	; 0x38
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
  DMA_InitTypeDef DMA_InitStructure;
  struct uart_device *uart = pdata->uart_device;
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	637b      	str	r3, [r7, #52]	; 0x34

  //启动DMA时钟
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_DMA1, ENABLE);
 800068e:	2101      	movs	r1, #1
 8000690:	2001      	movs	r0, #1
 8000692:	f001 f853 	bl	800173c <RCC_AHBPeriphClockCmd>

  //通道配置
  DMA_DeInit(uart->dma_tx.tx_ch);
 8000696:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000698:	689b      	ldr	r3, [r3, #8]
 800069a:	4618      	mov	r0, r3
 800069c:	f000 fb3e 	bl	8000d1c <DMA_DeInit>
  //外设地址
  DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t) & (uart->uartx->DR);
 80006a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	3304      	adds	r3, #4
 80006a6:	60bb      	str	r3, [r7, #8]
  //内存地址
  DMA_InitStructure.DMA_MemoryBaseAddr = (uint32_t)pdata->stream_tx;
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	3374      	adds	r3, #116	; 0x74
 80006ac:	60fb      	str	r3, [r7, #12]
  //dma传输方向单向
  DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralDST;
 80006ae:	2310      	movs	r3, #16
 80006b0:	613b      	str	r3, [r7, #16]
  //设置DMA在传输时缓冲区的长度
  DMA_InitStructure.DMA_BufferSize = UART_DMA_RB_BUFSZ;
 80006b2:	236c      	movs	r3, #108	; 0x6c
 80006b4:	617b      	str	r3, [r7, #20]
  //设置DMA的外设递增模式，一个外设
  DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 80006b6:	2300      	movs	r3, #0
 80006b8:	61bb      	str	r3, [r7, #24]
  //设置DMA的内存递增模式
  DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 80006ba:	2380      	movs	r3, #128	; 0x80
 80006bc:	61fb      	str	r3, [r7, #28]
  //外设数据字长
  DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 80006be:	2300      	movs	r3, #0
 80006c0:	623b      	str	r3, [r7, #32]
  //内存数据字长
  DMA_InitStructure.DMA_MemoryDataSize = DMA_PeripheralDataSize_Byte;
 80006c2:	2300      	movs	r3, #0
 80006c4:	627b      	str	r3, [r7, #36]	; 0x24
  // DMA模式，一次或者循环模式
  //DMA_InitStructure.DMA_Mode = DMA_Mode_Normal ;
  DMA_InitStructure.DMA_Mode = DMA_Mode_Circular;
 80006c6:	2320      	movs	r3, #32
 80006c8:	62bb      	str	r3, [r7, #40]	; 0x28
  //设置DMA的优先级别
  DMA_InitStructure.DMA_Priority = DMA_Priority_High;
 80006ca:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80006ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  //设置DMA的2个memory中的变量互相访问
  DMA_InitStructure.DMA_M2M = DMA_M2M_Disable;
 80006d0:	2300      	movs	r3, #0
 80006d2:	633b      	str	r3, [r7, #48]	; 0x30

  DMA_Init(uart->dma_tx.tx_ch, &DMA_InitStructure);
 80006d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80006d6:	689b      	ldr	r3, [r3, #8]
 80006d8:	f107 0208 	add.w	r2, r7, #8
 80006dc:	4611      	mov	r1, r2
 80006de:	4618      	mov	r0, r3
 80006e0:	f000 fbd8 	bl	8000e94 <DMA_Init>
  DMA_ITConfig(uart->dma_tx.tx_ch, DMA_IT_TC, ENABLE);
 80006e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80006e6:	689b      	ldr	r3, [r3, #8]
 80006e8:	2201      	movs	r2, #1
 80006ea:	2102      	movs	r1, #2
 80006ec:	4618      	mov	r0, r3
 80006ee:	f000 fc2b 	bl	8000f48 <DMA_ITConfig>
  // 清除DMA标志
  DMA_ClearFlag(uart->dma_tx.tx_gl_flag);
 80006f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80006f4:	68db      	ldr	r3, [r3, #12]
 80006f6:	4618      	mov	r0, r3
 80006f8:	f000 fc52 	bl	8000fa0 <DMA_ClearFlag>
  DMA_Cmd(uart->dma_tx.tx_ch, DISABLE);
 80006fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80006fe:	689b      	ldr	r3, [r3, #8]
 8000700:	2100      	movs	r1, #0
 8000702:	4618      	mov	r0, r3
 8000704:	f000 fc04 	bl	8000f10 <DMA_Cmd>
}
 8000708:	bf00      	nop
 800070a:	3738      	adds	r7, #56	; 0x38
 800070c:	46bd      	mov	sp, r7
 800070e:	bd80      	pop	{r7, pc}

08000710 <NVIC_Configuration>:
#endif

static void NVIC_Configuration()
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b082      	sub	sp, #8
 8000714:	af00      	add	r7, sp, #0
  NVIC_InitTypeDef NVIC_InitStructure;

  /* Enable the USART1 Interrupt */
  NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQn;         //通道设置为串口1中断（故后面应选择在“void USART1_IRQHandler(void)”开中断）
 8000716:	2325      	movs	r3, #37	; 0x25
 8000718:	713b      	strb	r3, [r7, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0; //中断占先等级0
 800071a:	2300      	movs	r3, #0
 800071c:	717b      	strb	r3, [r7, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;        //中断响应优先级0
 800071e:	2301      	movs	r3, #1
 8000720:	71bb      	strb	r3, [r7, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;           //打开中断
 8000722:	2301      	movs	r3, #1
 8000724:	71fb      	strb	r3, [r7, #7]
  NVIC_Init(&NVIC_InitStructure);
 8000726:	1d3b      	adds	r3, r7, #4
 8000728:	4618      	mov	r0, r3
 800072a:	f000 fa63 	bl	8000bf4 <NVIC_Init>

  //DMA发送中断设置
  NVIC_InitStructure.NVIC_IRQChannel = DMA1_Channel4_IRQn;
 800072e:	230e      	movs	r3, #14
 8000730:	713b      	strb	r3, [r7, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8000732:	2300      	movs	r3, #0
 8000734:	717b      	strb	r3, [r7, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 2;
 8000736:	2302      	movs	r3, #2
 8000738:	71bb      	strb	r3, [r7, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800073a:	2301      	movs	r3, #1
 800073c:	71fb      	strb	r3, [r7, #7]
  NVIC_Init(&NVIC_InitStructure);
 800073e:	1d3b      	adds	r3, r7, #4
 8000740:	4618      	mov	r0, r3
 8000742:	f000 fa57 	bl	8000bf4 <NVIC_Init>

  /* Enable the USART2 Interrupt */
  NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQn;         //通道设置为串口1中断（故后面应选择在“void USART1_IRQHandler(void)”开中断）
 8000746:	2326      	movs	r3, #38	; 0x26
 8000748:	713b      	strb	r3, [r7, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0; //中断占先等级0
 800074a:	2300      	movs	r3, #0
 800074c:	717b      	strb	r3, [r7, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 4;        //中断响应优先级0
 800074e:	2304      	movs	r3, #4
 8000750:	71bb      	strb	r3, [r7, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;           //打开中断
 8000752:	2301      	movs	r3, #1
 8000754:	71fb      	strb	r3, [r7, #7]
  NVIC_Init(&NVIC_InitStructure);
 8000756:	1d3b      	adds	r3, r7, #4
 8000758:	4618      	mov	r0, r3
 800075a:	f000 fa4b 	bl	8000bf4 <NVIC_Init>

  //DMA发送中断设置
  NVIC_InitStructure.NVIC_IRQChannel = DMA1_Channel7_IRQn;
 800075e:	2311      	movs	r3, #17
 8000760:	713b      	strb	r3, [r7, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8000762:	2300      	movs	r3, #0
 8000764:	717b      	strb	r3, [r7, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 5;
 8000766:	2305      	movs	r3, #5
 8000768:	71bb      	strb	r3, [r7, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800076a:	2301      	movs	r3, #1
 800076c:	71fb      	strb	r3, [r7, #7]
  NVIC_Init(&NVIC_InitStructure);
 800076e:	1d3b      	adds	r3, r7, #4
 8000770:	4618      	mov	r0, r3
 8000772:	f000 fa3f 	bl	8000bf4 <NVIC_Init>

  /* Enable the USART3 Interrupt */
  NVIC_InitStructure.NVIC_IRQChannel = USART3_IRQn;         //通道设置为串口1中断（故后面应选择在“void USART1_IRQHandler(void)”开中断）
 8000776:	2327      	movs	r3, #39	; 0x27
 8000778:	713b      	strb	r3, [r7, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0; //中断占先等级0
 800077a:	2300      	movs	r3, #0
 800077c:	717b      	strb	r3, [r7, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 6;        //中断响应优先级0
 800077e:	2306      	movs	r3, #6
 8000780:	71bb      	strb	r3, [r7, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;           //打开中断
 8000782:	2301      	movs	r3, #1
 8000784:	71fb      	strb	r3, [r7, #7]
  NVIC_Init(&NVIC_InitStructure);
 8000786:	1d3b      	adds	r3, r7, #4
 8000788:	4618      	mov	r0, r3
 800078a:	f000 fa33 	bl	8000bf4 <NVIC_Init>

  //DMA发送中断设置
  NVIC_InitStructure.NVIC_IRQChannel = DMA1_Channel2_IRQn;
 800078e:	230c      	movs	r3, #12
 8000790:	713b      	strb	r3, [r7, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8000792:	2300      	movs	r3, #0
 8000794:	717b      	strb	r3, [r7, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 7;
 8000796:	2307      	movs	r3, #7
 8000798:	71bb      	strb	r3, [r7, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800079a:	2301      	movs	r3, #1
 800079c:	71fb      	strb	r3, [r7, #7]
  NVIC_Init(&NVIC_InitStructure);
 800079e:	1d3b      	adds	r3, r7, #4
 80007a0:	4618      	mov	r0, r3
 80007a2:	f000 fa27 	bl	8000bf4 <NVIC_Init>
}
 80007a6:	bf00      	nop
 80007a8:	3708      	adds	r7, #8
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd80      	pop	{r7, pc}
	...

080007b0 <uart_isr>:
  }
  return ch;
}

static void uart_isr(struct uart_data *puart)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b084      	sub	sp, #16
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]
  USART_TypeDef *uart = puart->uart_device->uartx;
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	60fb      	str	r3, [r7, #12]
  if (USART_GetITStatus(uart, USART_IT_RXNE) != RESET)
 80007c0:	f240 5125 	movw	r1, #1317	; 0x525
 80007c4:	68f8      	ldr	r0, [r7, #12]
 80007c6:	f001 f9e5 	bl	8001b94 <USART_GetITStatus>
 80007ca:	4603      	mov	r3, r0
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d034      	beq.n	800083a <uart_isr+0x8a>
  {
    /* 奇偶校验错误检测，无校验错误 */
    if (USART_GetFlagStatus(uart, USART_FLAG_PE) == RESET)
 80007d0:	2101      	movs	r1, #1
 80007d2:	68f8      	ldr	r0, [r7, #12]
 80007d4:	f001 f9c3 	bl	8001b5e <USART_GetFlagStatus>
 80007d8:	4603      	mov	r3, r0
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d128      	bne.n	8000830 <uart_isr+0x80>
    {
      puart->stream_rx[puart->rx_index] = (uint8_t)USART_ReceiveData(uart);
 80007de:	68f8      	ldr	r0, [r7, #12]
 80007e0:	f001 f9ae 	bl	8001b40 <USART_ReceiveData>
 80007e4:	4603      	mov	r3, r0
 80007e6:	461a      	mov	r2, r3
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	799b      	ldrb	r3, [r3, #6]
 80007ec:	4619      	mov	r1, r3
 80007ee:	b2d2      	uxtb	r2, r2
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	440b      	add	r3, r1
 80007f4:	721a      	strb	r2, [r3, #8]
      puart->rx_index = (++puart->rx_index) % UART_DMA_RB_BUFSZ;
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	799b      	ldrb	r3, [r3, #6]
 80007fa:	3301      	adds	r3, #1
 80007fc:	b2da      	uxtb	r2, r3
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	719a      	strb	r2, [r3, #6]
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	799b      	ldrb	r3, [r3, #6]
 8000806:	089a      	lsrs	r2, r3, #2
 8000808:	491c      	ldr	r1, [pc, #112]	; (800087c <uart_isr+0xcc>)
 800080a:	fba1 1202 	umull	r1, r2, r1, r2
 800080e:	08d2      	lsrs	r2, r2, #3
 8000810:	216c      	movs	r1, #108	; 0x6c
 8000812:	fb01 f202 	mul.w	r2, r1, r2
 8000816:	1a9b      	subs	r3, r3, r2
 8000818:	b2da      	uxtb	r2, r3
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	719a      	strb	r2, [r3, #6]
      if (puart->rx_index == puart->recv_len)
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	799a      	ldrb	r2, [r3, #6]
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	79db      	ldrb	r3, [r3, #7]
 8000826:	429a      	cmp	r2, r3
 8000828:	d102      	bne.n	8000830 <uart_isr+0x80>
      {
        puart->rx_flag = true;
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	2201      	movs	r2, #1
 800082e:	711a      	strb	r2, [r3, #4]
      }
    }
    /* clear interrupt */
    USART_ClearITPendingBit(uart, USART_IT_RXNE);
 8000830:	f240 5125 	movw	r1, #1317	; 0x525
 8000834:	68f8      	ldr	r0, [r7, #12]
 8000836:	f001 fa07 	bl	8001c48 <USART_ClearITPendingBit>
  {
  }
#endif

  /* 一帧数据发送完成后，并且TXE=1时即数据已经被转移到移位寄存器中， USART_CR1中的TCIE为1产生中断*/
  if (USART_GetFlagStatus(uart, USART_IT_TC) != RESET)
 800083a:	f240 6126 	movw	r1, #1574	; 0x626
 800083e:	68f8      	ldr	r0, [r7, #12]
 8000840:	f001 f98d 	bl	8001b5e <USART_GetFlagStatus>
 8000844:	4603      	mov	r3, r0
 8000846:	2b00      	cmp	r3, #0
 8000848:	d00a      	beq.n	8000860 <uart_isr+0xb0>
  {
    /* clear interrupt */

    USART_ITConfig(uart, USART_IT_TC, DISABLE);
 800084a:	2200      	movs	r2, #0
 800084c:	f240 6126 	movw	r1, #1574	; 0x626
 8000850:	68f8      	ldr	r0, [r7, #12]
 8000852:	f001 f90b 	bl	8001a6c <USART_ITConfig>
    USART_ClearITPendingBit(uart, USART_IT_TC);
 8000856:	f240 6126 	movw	r1, #1574	; 0x626
 800085a:	68f8      	ldr	r0, [r7, #12]
 800085c:	f001 f9f4 	bl	8001c48 <USART_ClearITPendingBit>
  }

  /* 检测到过载错误，当RXNE仍是1时，当前被接收在移位寄存器中的数据，需要传送至RDR寄存器是，硬件将该位 置位 */
  if (USART_GetFlagStatus(uart, USART_FLAG_ORE) == SET)
 8000860:	2108      	movs	r1, #8
 8000862:	68f8      	ldr	r0, [r7, #12]
 8000864:	f001 f97b 	bl	8001b5e <USART_GetFlagStatus>
 8000868:	4603      	mov	r3, r0
 800086a:	2b01      	cmp	r3, #1
 800086c:	d102      	bne.n	8000874 <uart_isr+0xc4>
  {
    USART_ReceiveData(uart);
 800086e:	68f8      	ldr	r0, [r7, #12]
 8000870:	f001 f966 	bl	8001b40 <USART_ReceiveData>
  }
}
 8000874:	bf00      	nop
 8000876:	3710      	adds	r7, #16
 8000878:	46bd      	mov	sp, r7
 800087a:	bd80      	pop	{r7, pc}
 800087c:	4bda12f7 	.word	0x4bda12f7

08000880 <dma_isr>:

static void dma_isr(struct uart_data *puart)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b084      	sub	sp, #16
 8000884:	af00      	add	r7, sp, #0
 8000886:	6078      	str	r0, [r7, #4]
  struct uart_dma_tx *dma_tx = &puart->uart_device->dma_tx;
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	3308      	adds	r3, #8
 800088e:	60fb      	str	r3, [r7, #12]

  NET_LED_TRIGGLE;
 8000890:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000894:	480f      	ldr	r0, [pc, #60]	; (80008d4 <dma_isr+0x54>)
 8000896:	f000 fd25 	bl	80012e4 <GPIO_ReadOutputDataBit>
 800089a:	4603      	mov	r3, r0
 800089c:	f1c3 0301 	rsb	r3, r3, #1
 80008a0:	b2db      	uxtb	r3, r3
 80008a2:	461a      	mov	r2, r3
 80008a4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008a8:	480a      	ldr	r0, [pc, #40]	; (80008d4 <dma_isr+0x54>)
 80008aa:	f000 fd50 	bl	800134e <GPIO_WriteBit>
  puart->tx_flag = false;	// 使能再次发送
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	2200      	movs	r2, #0
 80008b2:	715a      	strb	r2, [r3, #5]
  DMA_Cmd(dma_tx->tx_ch, DISABLE);
 80008b4:	68fb      	ldr	r3, [r7, #12]
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	2100      	movs	r1, #0
 80008ba:	4618      	mov	r0, r3
 80008bc:	f000 fb28 	bl	8000f10 <DMA_Cmd>
  DMA_ClearFlag(dma_tx->tx_gl_flag);
 80008c0:	68fb      	ldr	r3, [r7, #12]
 80008c2:	685b      	ldr	r3, [r3, #4]
 80008c4:	4618      	mov	r0, r3
 80008c6:	f000 fb6b 	bl	8000fa0 <DMA_ClearFlag>
}
 80008ca:	bf00      	nop
 80008cc:	3710      	adds	r7, #16
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bd80      	pop	{r7, pc}
 80008d2:	bf00      	nop
 80008d4:	40010c00 	.word	0x40010c00

080008d8 <USART1_IRQHandler>:
    .rx_index = 0,
    .recv_len = 2,
};

void USART1_IRQHandler(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	af00      	add	r7, sp, #0
  uart_isr(&duart1);
 80008dc:	4802      	ldr	r0, [pc, #8]	; (80008e8 <USART1_IRQHandler+0x10>)
 80008de:	f7ff ff67 	bl	80007b0 <uart_isr>
}
 80008e2:	bf00      	nop
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	20000020 	.word	0x20000020

080008ec <DMA1_Channel4_IRQHandler>:

void DMA1_Channel4_IRQHandler(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	af00      	add	r7, sp, #0
  dma_isr(&duart1);
 80008f0:	4802      	ldr	r0, [pc, #8]	; (80008fc <DMA1_Channel4_IRQHandler+0x10>)
 80008f2:	f7ff ffc5 	bl	8000880 <dma_isr>
}
 80008f6:	bf00      	nop
 80008f8:	bd80      	pop	{r7, pc}
 80008fa:	bf00      	nop
 80008fc:	20000020 	.word	0x20000020

08000900 <USART3_IRQHandler>:
    .rx_index = 0,
    .recv_len = 2,
};

void USART3_IRQHandler(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	af00      	add	r7, sp, #0
  uart_isr(&duart3);
 8000904:	4802      	ldr	r0, [pc, #8]	; (8000910 <USART3_IRQHandler+0x10>)
 8000906:	f7ff ff53 	bl	80007b0 <uart_isr>
}
 800090a:	bf00      	nop
 800090c:	bd80      	pop	{r7, pc}
 800090e:	bf00      	nop
 8000910:	20000120 	.word	0x20000120

08000914 <DMA1_Channel2_IRQHandler>:

void DMA1_Channel2_IRQHandler(void)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	af00      	add	r7, sp, #0
  dma_isr(&duart3);
 8000918:	4802      	ldr	r0, [pc, #8]	; (8000924 <DMA1_Channel2_IRQHandler+0x10>)
 800091a:	f7ff ffb1 	bl	8000880 <dma_isr>
}
 800091e:	bf00      	nop
 8000920:	bd80      	pop	{r7, pc}
 8000922:	bf00      	nop
 8000924:	20000120 	.word	0x20000120

08000928 <uart_getflag>:
#endif

bool uart_getflag(USART_TypeDef *uartx, enum UART_FLAG uflag)
{
 8000928:	b480      	push	{r7}
 800092a:	b085      	sub	sp, #20
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
 8000930:	460b      	mov	r3, r1
 8000932:	70fb      	strb	r3, [r7, #3]
  struct uart_data *pstream;
  bool ret = false;
 8000934:	2300      	movs	r3, #0
 8000936:	72fb      	strb	r3, [r7, #11]

#ifdef USING_UART1
  if (USART1 == uartx)
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	4a15      	ldr	r2, [pc, #84]	; (8000990 <uart_getflag+0x68>)
 800093c:	4293      	cmp	r3, r2
 800093e:	d102      	bne.n	8000946 <uart_getflag+0x1e>
    pstream = &duart1;
 8000940:	4b14      	ldr	r3, [pc, #80]	; (8000994 <uart_getflag+0x6c>)
 8000942:	60fb      	str	r3, [r7, #12]
 8000944:	e005      	b.n	8000952 <uart_getflag+0x2a>
#ifdef USING_UART2
  else if (USART2 == uartx)
    pstream = &duart2;
#endif
#ifdef USING_UART3
  else if (USART3 == uartx)
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	4a13      	ldr	r2, [pc, #76]	; (8000998 <uart_getflag+0x70>)
 800094a:	4293      	cmp	r3, r2
 800094c:	d101      	bne.n	8000952 <uart_getflag+0x2a>
    pstream = &duart3;
 800094e:	4b13      	ldr	r3, [pc, #76]	; (800099c <uart_getflag+0x74>)
 8000950:	60fb      	str	r3, [r7, #12]
#endif

  if (uflag == UART_FLAG_DMA_TC)
 8000952:	78fb      	ldrb	r3, [r7, #3]
 8000954:	2b01      	cmp	r3, #1
 8000956:	d10e      	bne.n	8000976 <uart_getflag+0x4e>
    ret = (pstream->tx_flag == false) ? true : false;
 8000958:	68fb      	ldr	r3, [r7, #12]
 800095a:	795b      	ldrb	r3, [r3, #5]
 800095c:	2b00      	cmp	r3, #0
 800095e:	bf14      	ite	ne
 8000960:	2301      	movne	r3, #1
 8000962:	2300      	moveq	r3, #0
 8000964:	b2db      	uxtb	r3, r3
 8000966:	f083 0301 	eor.w	r3, r3, #1
 800096a:	b2db      	uxtb	r3, r3
 800096c:	72fb      	strb	r3, [r7, #11]
 800096e:	7afb      	ldrb	r3, [r7, #11]
 8000970:	f003 0301 	and.w	r3, r3, #1
 8000974:	72fb      	strb	r3, [r7, #11]

  if (uflag == UART_FLAG_RC)
 8000976:	78fb      	ldrb	r3, [r7, #3]
 8000978:	2b03      	cmp	r3, #3
 800097a:	d102      	bne.n	8000982 <uart_getflag+0x5a>
    ret = (pstream->rx_flag == true) ? true : false;
 800097c:	68fb      	ldr	r3, [r7, #12]
 800097e:	791b      	ldrb	r3, [r3, #4]
 8000980:	72fb      	strb	r3, [r7, #11]

  return ret;
 8000982:	7afb      	ldrb	r3, [r7, #11]
}
 8000984:	4618      	mov	r0, r3
 8000986:	3714      	adds	r7, #20
 8000988:	46bd      	mov	sp, r7
 800098a:	bc80      	pop	{r7}
 800098c:	4770      	bx	lr
 800098e:	bf00      	nop
 8000990:	40013800 	.word	0x40013800
 8000994:	20000020 	.word	0x20000020
 8000998:	40004800 	.word	0x40004800
 800099c:	20000120 	.word	0x20000120

080009a0 <uart_clearflag>:

bool uart_clearflag(USART_TypeDef *uartx, enum UART_FLAG uflag)
{
 80009a0:	b480      	push	{r7}
 80009a2:	b085      	sub	sp, #20
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]
 80009a8:	460b      	mov	r3, r1
 80009aa:	70fb      	strb	r3, [r7, #3]
  struct uart_data *pstream;
#ifdef USING_UART1
  if (USART1 == uartx)
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	4a0f      	ldr	r2, [pc, #60]	; (80009ec <uart_clearflag+0x4c>)
 80009b0:	4293      	cmp	r3, r2
 80009b2:	d102      	bne.n	80009ba <uart_clearflag+0x1a>
    pstream = &duart1;
 80009b4:	4b0e      	ldr	r3, [pc, #56]	; (80009f0 <uart_clearflag+0x50>)
 80009b6:	60fb      	str	r3, [r7, #12]
 80009b8:	e005      	b.n	80009c6 <uart_clearflag+0x26>
#ifdef USING_UART2
  else if (USART2 == uartx)
    pstream = &duart2;
#endif
#ifdef USING_UART3
  else if (USART3 == uartx)
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	4a0d      	ldr	r2, [pc, #52]	; (80009f4 <uart_clearflag+0x54>)
 80009be:	4293      	cmp	r3, r2
 80009c0:	d101      	bne.n	80009c6 <uart_clearflag+0x26>
    pstream = &duart3;
 80009c2:	4b0d      	ldr	r3, [pc, #52]	; (80009f8 <uart_clearflag+0x58>)
 80009c4:	60fb      	str	r3, [r7, #12]
#endif

  if (uflag == UART_FLAG_DMA_TC)
 80009c6:	78fb      	ldrb	r3, [r7, #3]
 80009c8:	2b01      	cmp	r3, #1
 80009ca:	d102      	bne.n	80009d2 <uart_clearflag+0x32>
    pstream->tx_flag = false;
 80009cc:	68fb      	ldr	r3, [r7, #12]
 80009ce:	2200      	movs	r2, #0
 80009d0:	715a      	strb	r2, [r3, #5]

  if (uflag == UART_FLAG_RC)
 80009d2:	78fb      	ldrb	r3, [r7, #3]
 80009d4:	2b03      	cmp	r3, #3
 80009d6:	d102      	bne.n	80009de <uart_clearflag+0x3e>
    pstream->rx_flag = false;
 80009d8:	68fb      	ldr	r3, [r7, #12]
 80009da:	2200      	movs	r2, #0
 80009dc:	711a      	strb	r2, [r3, #4]

  return true;
 80009de:	2301      	movs	r3, #1
}
 80009e0:	4618      	mov	r0, r3
 80009e2:	3714      	adds	r7, #20
 80009e4:	46bd      	mov	sp, r7
 80009e6:	bc80      	pop	{r7}
 80009e8:	4770      	bx	lr
 80009ea:	bf00      	nop
 80009ec:	40013800 	.word	0x40013800
 80009f0:	20000020 	.word	0x20000020
 80009f4:	40004800 	.word	0x40004800
 80009f8:	20000120 	.word	0x20000120

080009fc <uart_read>:

int16_t uart_read(USART_TypeDef *uartx, uint8_t *pbuf, uint8_t size)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b086      	sub	sp, #24
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	60f8      	str	r0, [r7, #12]
 8000a04:	60b9      	str	r1, [r7, #8]
 8000a06:	4613      	mov	r3, r2
 8000a08:	71fb      	strb	r3, [r7, #7]
  struct uart_data *pstream;
  uint8_t i;
  int16_t ret = -1;
 8000a0a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000a0e:	823b      	strh	r3, [r7, #16]

  if (size == 0)
 8000a10:	79fb      	ldrb	r3, [r7, #7]
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d102      	bne.n	8000a1c <uart_read+0x20>
    return ret;
 8000a16:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000a1a:	e044      	b.n	8000aa6 <uart_read+0xaa>

#ifdef USING_UART1
  if (USART1 == uartx)
 8000a1c:	68fb      	ldr	r3, [r7, #12]
 8000a1e:	4a24      	ldr	r2, [pc, #144]	; (8000ab0 <uart_read+0xb4>)
 8000a20:	4293      	cmp	r3, r2
 8000a22:	d102      	bne.n	8000a2a <uart_read+0x2e>
    pstream = &duart1;
 8000a24:	4b23      	ldr	r3, [pc, #140]	; (8000ab4 <uart_read+0xb8>)
 8000a26:	617b      	str	r3, [r7, #20]
 8000a28:	e005      	b.n	8000a36 <uart_read+0x3a>
#ifdef USING_UART2
  else if (USART2 == uartx)
    pstream = &duart2;
#endif
#ifdef USING_UART3
  else if (USART3 == uartx)
 8000a2a:	68fb      	ldr	r3, [r7, #12]
 8000a2c:	4a22      	ldr	r2, [pc, #136]	; (8000ab8 <uart_read+0xbc>)
 8000a2e:	4293      	cmp	r3, r2
 8000a30:	d101      	bne.n	8000a36 <uart_read+0x3a>
    pstream = &duart3;
 8000a32:	4b22      	ldr	r3, [pc, #136]	; (8000abc <uart_read+0xc0>)
 8000a34:	617b      	str	r3, [r7, #20]
#endif

  if (pstream->recv_len != size)
 8000a36:	697b      	ldr	r3, [r7, #20]
 8000a38:	79db      	ldrb	r3, [r3, #7]
 8000a3a:	79fa      	ldrb	r2, [r7, #7]
 8000a3c:	429a      	cmp	r2, r3
 8000a3e:	d002      	beq.n	8000a46 <uart_read+0x4a>
    pstream->recv_len = size;
 8000a40:	697b      	ldr	r3, [r7, #20]
 8000a42:	79fa      	ldrb	r2, [r7, #7]
 8000a44:	71da      	strb	r2, [r3, #7]

  if ((pstream->recv_len <= pstream->rx_index) && (pstream->rx_flag == true))
 8000a46:	697b      	ldr	r3, [r7, #20]
 8000a48:	79da      	ldrb	r2, [r3, #7]
 8000a4a:	697b      	ldr	r3, [r7, #20]
 8000a4c:	799b      	ldrb	r3, [r3, #6]
 8000a4e:	429a      	cmp	r2, r3
 8000a50:	d827      	bhi.n	8000aa2 <uart_read+0xa6>
 8000a52:	697b      	ldr	r3, [r7, #20]
 8000a54:	791b      	ldrb	r3, [r3, #4]
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d023      	beq.n	8000aa2 <uart_read+0xa6>
  {
    for (i = 0; i < pstream->rx_index; i++)
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	74fb      	strb	r3, [r7, #19]
 8000a5e:	e00a      	b.n	8000a76 <uart_read+0x7a>
      pbuf[i] = pstream->stream_rx[i];
 8000a60:	7cfa      	ldrb	r2, [r7, #19]
 8000a62:	7cfb      	ldrb	r3, [r7, #19]
 8000a64:	68b9      	ldr	r1, [r7, #8]
 8000a66:	440b      	add	r3, r1
 8000a68:	6979      	ldr	r1, [r7, #20]
 8000a6a:	440a      	add	r2, r1
 8000a6c:	7a12      	ldrb	r2, [r2, #8]
 8000a6e:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < pstream->rx_index; i++)
 8000a70:	7cfb      	ldrb	r3, [r7, #19]
 8000a72:	3301      	adds	r3, #1
 8000a74:	74fb      	strb	r3, [r7, #19]
 8000a76:	697b      	ldr	r3, [r7, #20]
 8000a78:	799b      	ldrb	r3, [r3, #6]
 8000a7a:	7cfa      	ldrb	r2, [r7, #19]
 8000a7c:	429a      	cmp	r2, r3
 8000a7e:	d3ef      	bcc.n	8000a60 <uart_read+0x64>

    ret = i;
 8000a80:	7cfb      	ldrb	r3, [r7, #19]
 8000a82:	823b      	strh	r3, [r7, #16]
    pstream->rx_flag = false;
 8000a84:	697b      	ldr	r3, [r7, #20]
 8000a86:	2200      	movs	r2, #0
 8000a88:	711a      	strb	r2, [r3, #4]
    pstream->rx_index = 0;
 8000a8a:	697b      	ldr	r3, [r7, #20]
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	719a      	strb	r2, [r3, #6]
    memset(pstream->stream_rx, 0, pstream->rx_index);
 8000a90:	697b      	ldr	r3, [r7, #20]
 8000a92:	f103 0008 	add.w	r0, r3, #8
 8000a96:	697b      	ldr	r3, [r7, #20]
 8000a98:	799b      	ldrb	r3, [r3, #6]
 8000a9a:	461a      	mov	r2, r3
 8000a9c:	2100      	movs	r1, #0
 8000a9e:	f001 fa49 	bl	8001f34 <memset>
  }

  return ret;
 8000aa2:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
}
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	3718      	adds	r7, #24
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bd80      	pop	{r7, pc}
 8000aae:	bf00      	nop
 8000ab0:	40013800 	.word	0x40013800
 8000ab4:	20000020 	.word	0x20000020
 8000ab8:	40004800 	.word	0x40004800
 8000abc:	20000120 	.word	0x20000120

08000ac0 <uart_write>:

int16_t uart_write(USART_TypeDef *uartx, uint8_t *pbuf, uint8_t size)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b086      	sub	sp, #24
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	60f8      	str	r0, [r7, #12]
 8000ac8:	60b9      	str	r1, [r7, #8]
 8000aca:	4613      	mov	r3, r2
 8000acc:	71fb      	strb	r3, [r7, #7]
  struct uart_data *pstream;
  int16_t ret = -1;
 8000ace:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000ad2:	827b      	strh	r3, [r7, #18]
  uint8_t i = 0;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	747b      	strb	r3, [r7, #17]

#ifdef USING_UART1
  if (USART1 == uartx)
 8000ad8:	68fb      	ldr	r3, [r7, #12]
 8000ada:	4a1f      	ldr	r2, [pc, #124]	; (8000b58 <uart_write+0x98>)
 8000adc:	4293      	cmp	r3, r2
 8000ade:	d102      	bne.n	8000ae6 <uart_write+0x26>
    pstream = &duart1;
 8000ae0:	4b1e      	ldr	r3, [pc, #120]	; (8000b5c <uart_write+0x9c>)
 8000ae2:	617b      	str	r3, [r7, #20]
 8000ae4:	e005      	b.n	8000af2 <uart_write+0x32>
#ifdef USING_UART2
  else if (USART2 == uartx)
    pstream = &duart2;
#endif
#ifdef USING_UART3
  else if (USART3 == uartx)
 8000ae6:	68fb      	ldr	r3, [r7, #12]
 8000ae8:	4a1d      	ldr	r2, [pc, #116]	; (8000b60 <uart_write+0xa0>)
 8000aea:	4293      	cmp	r3, r2
 8000aec:	d101      	bne.n	8000af2 <uart_write+0x32>
    pstream = &duart3;
 8000aee:	4b1d      	ldr	r3, [pc, #116]	; (8000b64 <uart_write+0xa4>)
 8000af0:	617b      	str	r3, [r7, #20]
#endif

  if (pstream->tx_flag != true)
 8000af2:	697b      	ldr	r3, [r7, #20]
 8000af4:	795b      	ldrb	r3, [r3, #5]
 8000af6:	f083 0301 	eor.w	r3, r3, #1
 8000afa:	b2db      	uxtb	r3, r3
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d025      	beq.n	8000b4c <uart_write+0x8c>
  {
//      pstream->tx_flag = true;	// 设置发送标志
      ret = size;
 8000b00:	79fb      	ldrb	r3, [r7, #7]
 8000b02:	827b      	strh	r3, [r7, #18]

      for(i=0; i<size; i++)
 8000b04:	2300      	movs	r3, #0
 8000b06:	747b      	strb	r3, [r7, #17]
 8000b08:	e00c      	b.n	8000b24 <uart_write+0x64>
    	pstream->stream_tx[i] = pbuf[i];
 8000b0a:	7c7b      	ldrb	r3, [r7, #17]
 8000b0c:	68ba      	ldr	r2, [r7, #8]
 8000b0e:	441a      	add	r2, r3
 8000b10:	7c7b      	ldrb	r3, [r7, #17]
 8000b12:	7811      	ldrb	r1, [r2, #0]
 8000b14:	697a      	ldr	r2, [r7, #20]
 8000b16:	4413      	add	r3, r2
 8000b18:	460a      	mov	r2, r1
 8000b1a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
      for(i=0; i<size; i++)
 8000b1e:	7c7b      	ldrb	r3, [r7, #17]
 8000b20:	3301      	adds	r3, #1
 8000b22:	747b      	strb	r3, [r7, #17]
 8000b24:	7c7a      	ldrb	r2, [r7, #17]
 8000b26:	79fb      	ldrb	r3, [r7, #7]
 8000b28:	429a      	cmp	r2, r3
 8000b2a:	d3ee      	bcc.n	8000b0a <uart_write+0x4a>

    // 按字节发送
//    for (i = 0; i < size; i++)
//      USART_SendData(pstream->uart_device->uartx, pbuf[0]);
          //DMA方式发送,设置数据长度
	DMA_SetCurrDataCounter(pstream->uart_device->dma_tx.tx_ch, size);
 8000b2c:	697b      	ldr	r3, [r7, #20]
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	689b      	ldr	r3, [r3, #8]
 8000b32:	79fa      	ldrb	r2, [r7, #7]
 8000b34:	b292      	uxth	r2, r2
 8000b36:	4611      	mov	r1, r2
 8000b38:	4618      	mov	r0, r3
 8000b3a:	f000 fa22 	bl	8000f82 <DMA_SetCurrDataCounter>
	//启动DMA发送
	DMA_Cmd(pstream->uart_device->dma_tx.tx_ch, ENABLE);
 8000b3e:	697b      	ldr	r3, [r7, #20]
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	689b      	ldr	r3, [r3, #8]
 8000b44:	2101      	movs	r1, #1
 8000b46:	4618      	mov	r0, r3
 8000b48:	f000 f9e2 	bl	8000f10 <DMA_Cmd>
  }

  return ret;
 8000b4c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
}
 8000b50:	4618      	mov	r0, r3
 8000b52:	3718      	adds	r7, #24
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}
 8000b58:	40013800 	.word	0x40013800
 8000b5c:	20000020 	.word	0x20000020
 8000b60:	40004800 	.word	0x40004800
 8000b64:	20000120 	.word	0x20000120

08000b68 <hw_uart_init>:

void hw_uart_init(void)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b082      	sub	sp, #8
 8000b6c:	af00      	add	r7, sp, #0
  struct uart_device *uart;

  RCC_Configuration();
 8000b6e:	f7ff fc8f 	bl	8000490 <RCC_Configuration>
  NVIC_Configuration();
 8000b72:	f7ff fdcd 	bl	8000710 <NVIC_Configuration>
  GPIO_Configuration();
 8000b76:	f7ff fcab 	bl	80004d0 <GPIO_Configuration>

#ifdef USING_UART1
  uart = &uart1;
 8000b7a:	4b0f      	ldr	r3, [pc, #60]	; (8000bb8 <hw_uart_init+0x50>)
 8000b7c:	607b      	str	r3, [r7, #4]
  config1.baud_rate = BAUD_RATE_9600;
 8000b7e:	4b0f      	ldr	r3, [pc, #60]	; (8000bbc <hw_uart_init+0x54>)
 8000b80:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000b84:	601a      	str	r2, [r3, #0]

  UART_Configuration(uart, &config1);
 8000b86:	490d      	ldr	r1, [pc, #52]	; (8000bbc <hw_uart_init+0x54>)
 8000b88:	6878      	ldr	r0, [r7, #4]
 8000b8a:	f7ff fce9 	bl	8000560 <UART_Configuration>
  UART_DMA_Tx_Config(&duart1);
 8000b8e:	480c      	ldr	r0, [pc, #48]	; (8000bc0 <hw_uart_init+0x58>)
 8000b90:	f7ff fd76 	bl	8000680 <UART_DMA_Tx_Config>
  UART_Configuration(uart, &config2);
  UART_DMA_Tx_Config(&duart2);
#endif

#ifdef USING_UART3
  uart = &uart3;
 8000b94:	4b0b      	ldr	r3, [pc, #44]	; (8000bc4 <hw_uart_init+0x5c>)
 8000b96:	607b      	str	r3, [r7, #4]
  config3.baud_rate = BAUD_RATE_4800;
 8000b98:	4b0b      	ldr	r3, [pc, #44]	; (8000bc8 <hw_uart_init+0x60>)
 8000b9a:	f44f 5296 	mov.w	r2, #4800	; 0x12c0
 8000b9e:	601a      	str	r2, [r3, #0]

  UART_Configuration(uart, &config3);
 8000ba0:	4909      	ldr	r1, [pc, #36]	; (8000bc8 <hw_uart_init+0x60>)
 8000ba2:	6878      	ldr	r0, [r7, #4]
 8000ba4:	f7ff fcdc 	bl	8000560 <UART_Configuration>
  UART_DMA_Tx_Config(&duart3);
 8000ba8:	4808      	ldr	r0, [pc, #32]	; (8000bcc <hw_uart_init+0x64>)
 8000baa:	f7ff fd69 	bl	8000680 <UART_DMA_Tx_Config>
#endif
}
 8000bae:	bf00      	nop
 8000bb0:	3708      	adds	r7, #8
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}
 8000bb6:	bf00      	nop
 8000bb8:	20000008 	.word	0x20000008
 8000bbc:	20000000 	.word	0x20000000
 8000bc0:	20000020 	.word	0x20000020
 8000bc4:	20000108 	.word	0x20000108
 8000bc8:	20000100 	.word	0x20000100
 8000bcc:	20000120 	.word	0x20000120

08000bd0 <NVIC_PriorityGroupConfig>:
  *     @arg NVIC_PriorityGroup_4: 4 bits for pre-emption priority
  *                                0 bits for subpriority
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	b083      	sub	sp, #12
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8000bd8:	4a05      	ldr	r2, [pc, #20]	; (8000bf0 <NVIC_PriorityGroupConfig+0x20>)
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000be0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000be4:	60d3      	str	r3, [r2, #12]
}
 8000be6:	bf00      	nop
 8000be8:	370c      	adds	r7, #12
 8000bea:	46bd      	mov	sp, r7
 8000bec:	bc80      	pop	{r7}
 8000bee:	4770      	bx	lr
 8000bf0:	e000ed00 	.word	0xe000ed00

08000bf4 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	b087      	sub	sp, #28
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
  uint32_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	617b      	str	r3, [r7, #20]
 8000c00:	2300      	movs	r3, #0
 8000c02:	613b      	str	r3, [r7, #16]
 8000c04:	230f      	movs	r3, #15
 8000c06:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	78db      	ldrb	r3, [r3, #3]
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d03a      	beq.n	8000c86 <NVIC_Init+0x92>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000c10:	4b27      	ldr	r3, [pc, #156]	; (8000cb0 <NVIC_Init+0xbc>)
 8000c12:	68db      	ldr	r3, [r3, #12]
 8000c14:	43db      	mvns	r3, r3
 8000c16:	0a1b      	lsrs	r3, r3, #8
 8000c18:	f003 0307 	and.w	r3, r3, #7
 8000c1c:	617b      	str	r3, [r7, #20]
    tmppre = (0x4 - tmppriority);
 8000c1e:	697b      	ldr	r3, [r7, #20]
 8000c20:	f1c3 0304 	rsb	r3, r3, #4
 8000c24:	613b      	str	r3, [r7, #16]
    tmpsub = tmpsub >> tmppriority;
 8000c26:	68fa      	ldr	r2, [r7, #12]
 8000c28:	697b      	ldr	r3, [r7, #20]
 8000c2a:	fa22 f303 	lsr.w	r3, r2, r3
 8000c2e:	60fb      	str	r3, [r7, #12]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	785b      	ldrb	r3, [r3, #1]
 8000c34:	461a      	mov	r2, r3
 8000c36:	693b      	ldr	r3, [r7, #16]
 8000c38:	fa02 f303 	lsl.w	r3, r2, r3
 8000c3c:	617b      	str	r3, [r7, #20]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	789b      	ldrb	r3, [r3, #2]
 8000c42:	461a      	mov	r2, r3
 8000c44:	68fb      	ldr	r3, [r7, #12]
 8000c46:	4013      	ands	r3, r2
 8000c48:	697a      	ldr	r2, [r7, #20]
 8000c4a:	4313      	orrs	r3, r2
 8000c4c:	617b      	str	r3, [r7, #20]
    tmppriority = tmppriority << 0x04;
 8000c4e:	697b      	ldr	r3, [r7, #20]
 8000c50:	011b      	lsls	r3, r3, #4
 8000c52:	617b      	str	r3, [r7, #20]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000c54:	4a17      	ldr	r2, [pc, #92]	; (8000cb4 <NVIC_Init+0xc0>)
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	781b      	ldrb	r3, [r3, #0]
 8000c5a:	6979      	ldr	r1, [r7, #20]
 8000c5c:	b2c9      	uxtb	r1, r1
 8000c5e:	4413      	add	r3, r2
 8000c60:	460a      	mov	r2, r1
 8000c62:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	781b      	ldrb	r3, [r3, #0]
 8000c6a:	f003 031f 	and.w	r3, r3, #31
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000c6e:	4911      	ldr	r1, [pc, #68]	; (8000cb4 <NVIC_Init+0xc0>)
 8000c70:	687a      	ldr	r2, [r7, #4]
 8000c72:	7812      	ldrb	r2, [r2, #0]
 8000c74:	0952      	lsrs	r2, r2, #5
 8000c76:	b2d2      	uxtb	r2, r2
 8000c78:	4610      	mov	r0, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000c7a:	2201      	movs	r2, #1
 8000c7c:	fa02 f303 	lsl.w	r3, r2, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000c80:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000c84:	e00f      	b.n	8000ca6 <NVIC_Init+0xb2>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	781b      	ldrb	r3, [r3, #0]
 8000c8a:	f003 031f 	and.w	r3, r3, #31
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000c8e:	4909      	ldr	r1, [pc, #36]	; (8000cb4 <NVIC_Init+0xc0>)
 8000c90:	687a      	ldr	r2, [r7, #4]
 8000c92:	7812      	ldrb	r2, [r2, #0]
 8000c94:	0952      	lsrs	r2, r2, #5
 8000c96:	b2d2      	uxtb	r2, r2
 8000c98:	4610      	mov	r0, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000c9a:	2201      	movs	r2, #1
 8000c9c:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000c9e:	f100 0320 	add.w	r3, r0, #32
 8000ca2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000ca6:	bf00      	nop
 8000ca8:	371c      	adds	r7, #28
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bc80      	pop	{r7}
 8000cae:	4770      	bx	lr
 8000cb0:	e000ed00 	.word	0xe000ed00
 8000cb4:	e000e100 	.word	0xe000e100

08000cb8 <NVIC_SetVectorTable>:
  * @param  Offset: Vector Table base offset field. This value must be a multiple 
  *         of 0x200.
  * @retval None
  */
void NVIC_SetVectorTable(uint32_t NVIC_VectTab, uint32_t Offset)
{ 
 8000cb8:	b480      	push	{r7}
 8000cba:	b083      	sub	sp, #12
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
 8000cc0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
 8000cc2:	683b      	ldr	r3, [r7, #0]
 8000cc4:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 8000cc8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8000ccc:	4904      	ldr	r1, [pc, #16]	; (8000ce0 <NVIC_SetVectorTable+0x28>)
 8000cce:	687a      	ldr	r2, [r7, #4]
 8000cd0:	4313      	orrs	r3, r2
 8000cd2:	608b      	str	r3, [r1, #8]
}
 8000cd4:	bf00      	nop
 8000cd6:	370c      	adds	r7, #12
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	bc80      	pop	{r7}
 8000cdc:	4770      	bx	lr
 8000cde:	bf00      	nop
 8000ce0:	e000ed00 	.word	0xe000ed00

08000ce4 <SysTick_CLKSourceConfig>:
  *     @arg SysTick_CLKSource_HCLK_Div8: AHB clock divided by 8 selected as SysTick clock source.
  *     @arg SysTick_CLKSource_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	b083      	sub	sp, #12
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	2b04      	cmp	r3, #4
 8000cf0:	d106      	bne.n	8000d00 <SysTick_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 8000cf2:	4b09      	ldr	r3, [pc, #36]	; (8000d18 <SysTick_CLKSourceConfig+0x34>)
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	4a08      	ldr	r2, [pc, #32]	; (8000d18 <SysTick_CLKSourceConfig+0x34>)
 8000cf8:	f043 0304 	orr.w	r3, r3, #4
 8000cfc:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
  }
}
 8000cfe:	e005      	b.n	8000d0c <SysTick_CLKSourceConfig+0x28>
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 8000d00:	4b05      	ldr	r3, [pc, #20]	; (8000d18 <SysTick_CLKSourceConfig+0x34>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	4a04      	ldr	r2, [pc, #16]	; (8000d18 <SysTick_CLKSourceConfig+0x34>)
 8000d06:	f023 0304 	bic.w	r3, r3, #4
 8000d0a:	6013      	str	r3, [r2, #0]
}
 8000d0c:	bf00      	nop
 8000d0e:	370c      	adds	r7, #12
 8000d10:	46bd      	mov	sp, r7
 8000d12:	bc80      	pop	{r7}
 8000d14:	4770      	bx	lr
 8000d16:	bf00      	nop
 8000d18:	e000e010 	.word	0xe000e010

08000d1c <DMA_DeInit>:
  * @param  DMAy_Channelx: where y can be 1 or 2 to select the DMA and
  *   x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel.
  * @retval None
  */
void DMA_DeInit(DMA_Channel_TypeDef* DMAy_Channelx)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	b083      	sub	sp, #12
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  
  /* Disable the selected DMAy Channelx */
  DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR1_EN);
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	681a      	ldr	r2, [r3, #0]
 8000d28:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8000d2c:	4013      	ands	r3, r2
 8000d2e:	687a      	ldr	r2, [r7, #4]
 8000d30:	6013      	str	r3, [r2, #0]
  
  /* Reset DMAy Channelx control register */
  DMAy_Channelx->CCR  = 0;
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	2200      	movs	r2, #0
 8000d36:	601a      	str	r2, [r3, #0]
  
  /* Reset DMAy Channelx remaining bytes register */
  DMAy_Channelx->CNDTR = 0;
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	605a      	str	r2, [r3, #4]
  
  /* Reset DMAy Channelx peripheral address register */
  DMAy_Channelx->CPAR  = 0;
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	2200      	movs	r2, #0
 8000d42:	609a      	str	r2, [r3, #8]
  
  /* Reset DMAy Channelx memory address register */
  DMAy_Channelx->CMAR = 0;
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	2200      	movs	r2, #0
 8000d48:	60da      	str	r2, [r3, #12]
  
  if (DMAy_Channelx == DMA1_Channel1)
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	4a43      	ldr	r2, [pc, #268]	; (8000e5c <DMA_DeInit+0x140>)
 8000d4e:	4293      	cmp	r3, r2
 8000d50:	d106      	bne.n	8000d60 <DMA_DeInit+0x44>
  {
    /* Reset interrupt pending bits for DMA1 Channel1 */
    DMA1->IFCR |= DMA1_Channel1_IT_Mask;
 8000d52:	4b43      	ldr	r3, [pc, #268]	; (8000e60 <DMA_DeInit+0x144>)
 8000d54:	685b      	ldr	r3, [r3, #4]
 8000d56:	4a42      	ldr	r2, [pc, #264]	; (8000e60 <DMA_DeInit+0x144>)
 8000d58:	f043 030f 	orr.w	r3, r3, #15
 8000d5c:	6053      	str	r3, [r2, #4]
    {
      /* Reset interrupt pending bits for DMA2 Channel5 */
      DMA2->IFCR |= DMA2_Channel5_IT_Mask;
    }
  }
}
 8000d5e:	e077      	b.n	8000e50 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA1_Channel2)
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	4a40      	ldr	r2, [pc, #256]	; (8000e64 <DMA_DeInit+0x148>)
 8000d64:	4293      	cmp	r3, r2
 8000d66:	d106      	bne.n	8000d76 <DMA_DeInit+0x5a>
    DMA1->IFCR |= DMA1_Channel2_IT_Mask;
 8000d68:	4b3d      	ldr	r3, [pc, #244]	; (8000e60 <DMA_DeInit+0x144>)
 8000d6a:	685b      	ldr	r3, [r3, #4]
 8000d6c:	4a3c      	ldr	r2, [pc, #240]	; (8000e60 <DMA_DeInit+0x144>)
 8000d6e:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 8000d72:	6053      	str	r3, [r2, #4]
}
 8000d74:	e06c      	b.n	8000e50 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA1_Channel3)
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	4a3b      	ldr	r2, [pc, #236]	; (8000e68 <DMA_DeInit+0x14c>)
 8000d7a:	4293      	cmp	r3, r2
 8000d7c:	d106      	bne.n	8000d8c <DMA_DeInit+0x70>
    DMA1->IFCR |= DMA1_Channel3_IT_Mask;
 8000d7e:	4b38      	ldr	r3, [pc, #224]	; (8000e60 <DMA_DeInit+0x144>)
 8000d80:	685b      	ldr	r3, [r3, #4]
 8000d82:	4a37      	ldr	r2, [pc, #220]	; (8000e60 <DMA_DeInit+0x144>)
 8000d84:	f443 6370 	orr.w	r3, r3, #3840	; 0xf00
 8000d88:	6053      	str	r3, [r2, #4]
}
 8000d8a:	e061      	b.n	8000e50 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA1_Channel4)
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	4a37      	ldr	r2, [pc, #220]	; (8000e6c <DMA_DeInit+0x150>)
 8000d90:	4293      	cmp	r3, r2
 8000d92:	d106      	bne.n	8000da2 <DMA_DeInit+0x86>
    DMA1->IFCR |= DMA1_Channel4_IT_Mask;
 8000d94:	4b32      	ldr	r3, [pc, #200]	; (8000e60 <DMA_DeInit+0x144>)
 8000d96:	685b      	ldr	r3, [r3, #4]
 8000d98:	4a31      	ldr	r2, [pc, #196]	; (8000e60 <DMA_DeInit+0x144>)
 8000d9a:	f443 4370 	orr.w	r3, r3, #61440	; 0xf000
 8000d9e:	6053      	str	r3, [r2, #4]
}
 8000da0:	e056      	b.n	8000e50 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA1_Channel5)
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	4a32      	ldr	r2, [pc, #200]	; (8000e70 <DMA_DeInit+0x154>)
 8000da6:	4293      	cmp	r3, r2
 8000da8:	d106      	bne.n	8000db8 <DMA_DeInit+0x9c>
    DMA1->IFCR |= DMA1_Channel5_IT_Mask;
 8000daa:	4b2d      	ldr	r3, [pc, #180]	; (8000e60 <DMA_DeInit+0x144>)
 8000dac:	685b      	ldr	r3, [r3, #4]
 8000dae:	4a2c      	ldr	r2, [pc, #176]	; (8000e60 <DMA_DeInit+0x144>)
 8000db0:	f443 2370 	orr.w	r3, r3, #983040	; 0xf0000
 8000db4:	6053      	str	r3, [r2, #4]
}
 8000db6:	e04b      	b.n	8000e50 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA1_Channel6)
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	4a2e      	ldr	r2, [pc, #184]	; (8000e74 <DMA_DeInit+0x158>)
 8000dbc:	4293      	cmp	r3, r2
 8000dbe:	d106      	bne.n	8000dce <DMA_DeInit+0xb2>
    DMA1->IFCR |= DMA1_Channel6_IT_Mask;
 8000dc0:	4b27      	ldr	r3, [pc, #156]	; (8000e60 <DMA_DeInit+0x144>)
 8000dc2:	685b      	ldr	r3, [r3, #4]
 8000dc4:	4a26      	ldr	r2, [pc, #152]	; (8000e60 <DMA_DeInit+0x144>)
 8000dc6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000dca:	6053      	str	r3, [r2, #4]
}
 8000dcc:	e040      	b.n	8000e50 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA1_Channel7)
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	4a29      	ldr	r2, [pc, #164]	; (8000e78 <DMA_DeInit+0x15c>)
 8000dd2:	4293      	cmp	r3, r2
 8000dd4:	d106      	bne.n	8000de4 <DMA_DeInit+0xc8>
    DMA1->IFCR |= DMA1_Channel7_IT_Mask;
 8000dd6:	4b22      	ldr	r3, [pc, #136]	; (8000e60 <DMA_DeInit+0x144>)
 8000dd8:	685b      	ldr	r3, [r3, #4]
 8000dda:	4a21      	ldr	r2, [pc, #132]	; (8000e60 <DMA_DeInit+0x144>)
 8000ddc:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
 8000de0:	6053      	str	r3, [r2, #4]
}
 8000de2:	e035      	b.n	8000e50 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA2_Channel1)
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	4a25      	ldr	r2, [pc, #148]	; (8000e7c <DMA_DeInit+0x160>)
 8000de8:	4293      	cmp	r3, r2
 8000dea:	d106      	bne.n	8000dfa <DMA_DeInit+0xde>
    DMA2->IFCR |= DMA2_Channel1_IT_Mask;
 8000dec:	4b24      	ldr	r3, [pc, #144]	; (8000e80 <DMA_DeInit+0x164>)
 8000dee:	685b      	ldr	r3, [r3, #4]
 8000df0:	4a23      	ldr	r2, [pc, #140]	; (8000e80 <DMA_DeInit+0x164>)
 8000df2:	f043 030f 	orr.w	r3, r3, #15
 8000df6:	6053      	str	r3, [r2, #4]
}
 8000df8:	e02a      	b.n	8000e50 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA2_Channel2)
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	4a21      	ldr	r2, [pc, #132]	; (8000e84 <DMA_DeInit+0x168>)
 8000dfe:	4293      	cmp	r3, r2
 8000e00:	d106      	bne.n	8000e10 <DMA_DeInit+0xf4>
    DMA2->IFCR |= DMA2_Channel2_IT_Mask;
 8000e02:	4b1f      	ldr	r3, [pc, #124]	; (8000e80 <DMA_DeInit+0x164>)
 8000e04:	685b      	ldr	r3, [r3, #4]
 8000e06:	4a1e      	ldr	r2, [pc, #120]	; (8000e80 <DMA_DeInit+0x164>)
 8000e08:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 8000e0c:	6053      	str	r3, [r2, #4]
}
 8000e0e:	e01f      	b.n	8000e50 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA2_Channel3)
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	4a1d      	ldr	r2, [pc, #116]	; (8000e88 <DMA_DeInit+0x16c>)
 8000e14:	4293      	cmp	r3, r2
 8000e16:	d106      	bne.n	8000e26 <DMA_DeInit+0x10a>
    DMA2->IFCR |= DMA2_Channel3_IT_Mask;
 8000e18:	4b19      	ldr	r3, [pc, #100]	; (8000e80 <DMA_DeInit+0x164>)
 8000e1a:	685b      	ldr	r3, [r3, #4]
 8000e1c:	4a18      	ldr	r2, [pc, #96]	; (8000e80 <DMA_DeInit+0x164>)
 8000e1e:	f443 6370 	orr.w	r3, r3, #3840	; 0xf00
 8000e22:	6053      	str	r3, [r2, #4]
}
 8000e24:	e014      	b.n	8000e50 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA2_Channel4)
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	4a18      	ldr	r2, [pc, #96]	; (8000e8c <DMA_DeInit+0x170>)
 8000e2a:	4293      	cmp	r3, r2
 8000e2c:	d106      	bne.n	8000e3c <DMA_DeInit+0x120>
    DMA2->IFCR |= DMA2_Channel4_IT_Mask;
 8000e2e:	4b14      	ldr	r3, [pc, #80]	; (8000e80 <DMA_DeInit+0x164>)
 8000e30:	685b      	ldr	r3, [r3, #4]
 8000e32:	4a13      	ldr	r2, [pc, #76]	; (8000e80 <DMA_DeInit+0x164>)
 8000e34:	f443 4370 	orr.w	r3, r3, #61440	; 0xf000
 8000e38:	6053      	str	r3, [r2, #4]
}
 8000e3a:	e009      	b.n	8000e50 <DMA_DeInit+0x134>
    if (DMAy_Channelx == DMA2_Channel5)
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	4a14      	ldr	r2, [pc, #80]	; (8000e90 <DMA_DeInit+0x174>)
 8000e40:	4293      	cmp	r3, r2
 8000e42:	d105      	bne.n	8000e50 <DMA_DeInit+0x134>
      DMA2->IFCR |= DMA2_Channel5_IT_Mask;
 8000e44:	4b0e      	ldr	r3, [pc, #56]	; (8000e80 <DMA_DeInit+0x164>)
 8000e46:	685b      	ldr	r3, [r3, #4]
 8000e48:	4a0d      	ldr	r2, [pc, #52]	; (8000e80 <DMA_DeInit+0x164>)
 8000e4a:	f443 2370 	orr.w	r3, r3, #983040	; 0xf0000
 8000e4e:	6053      	str	r3, [r2, #4]
}
 8000e50:	bf00      	nop
 8000e52:	370c      	adds	r7, #12
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bc80      	pop	{r7}
 8000e58:	4770      	bx	lr
 8000e5a:	bf00      	nop
 8000e5c:	40020008 	.word	0x40020008
 8000e60:	40020000 	.word	0x40020000
 8000e64:	4002001c 	.word	0x4002001c
 8000e68:	40020030 	.word	0x40020030
 8000e6c:	40020044 	.word	0x40020044
 8000e70:	40020058 	.word	0x40020058
 8000e74:	4002006c 	.word	0x4002006c
 8000e78:	40020080 	.word	0x40020080
 8000e7c:	40020408 	.word	0x40020408
 8000e80:	40020400 	.word	0x40020400
 8000e84:	4002041c 	.word	0x4002041c
 8000e88:	40020430 	.word	0x40020430
 8000e8c:	40020444 	.word	0x40020444
 8000e90:	40020458 	.word	0x40020458

08000e94 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that
  *         contains the configuration information for the specified DMA Channel.
  * @retval None
  */
void DMA_Init(DMA_Channel_TypeDef* DMAy_Channelx, DMA_InitTypeDef* DMA_InitStruct)
{
 8000e94:	b480      	push	{r7}
 8000e96:	b085      	sub	sp, #20
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
 8000e9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_PRIORITY(DMA_InitStruct->DMA_Priority));
  assert_param(IS_DMA_M2M_STATE(DMA_InitStruct->DMA_M2M));

/*--------------------------- DMAy Channelx CCR Configuration -----------------*/
  /* Get the DMAy_Channelx CCR value */
  tmpreg = DMAy_Channelx->CCR;
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	60fb      	str	r3, [r7, #12]
  /* Clear MEM2MEM, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= CCR_CLEAR_Mask;
 8000ea8:	68fb      	ldr	r3, [r7, #12]
 8000eaa:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8000eae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000eb2:	60fb      	str	r3, [r7, #12]
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 8000eb4:	683b      	ldr	r3, [r7, #0]
 8000eb6:	689a      	ldr	r2, [r3, #8]
 8000eb8:	683b      	ldr	r3, [r7, #0]
 8000eba:	6a1b      	ldr	r3, [r3, #32]
 8000ebc:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000ebe:	683b      	ldr	r3, [r7, #0]
 8000ec0:	691b      	ldr	r3, [r3, #16]
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 8000ec2:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000ec4:	683b      	ldr	r3, [r7, #0]
 8000ec6:	695b      	ldr	r3, [r3, #20]
 8000ec8:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	699b      	ldr	r3, [r3, #24]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000ece:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000ed0:	683b      	ldr	r3, [r7, #0]
 8000ed2:	69db      	ldr	r3, [r3, #28]
 8000ed4:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
 8000ed6:	683b      	ldr	r3, [r7, #0]
 8000ed8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000eda:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
 8000edc:	683b      	ldr	r3, [r7, #0]
 8000ede:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ee0:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 8000ee2:	68fa      	ldr	r2, [r7, #12]
 8000ee4:	4313      	orrs	r3, r2
 8000ee6:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Channelx CCR */
  DMAy_Channelx->CCR = tmpreg;
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	68fa      	ldr	r2, [r7, #12]
 8000eec:	601a      	str	r2, [r3, #0]

/*--------------------------- DMAy Channelx CNDTR Configuration ---------------*/
  /* Write to DMAy Channelx CNDTR */
  DMAy_Channelx->CNDTR = DMA_InitStruct->DMA_BufferSize;
 8000eee:	683b      	ldr	r3, [r7, #0]
 8000ef0:	68da      	ldr	r2, [r3, #12]
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	605a      	str	r2, [r3, #4]

/*--------------------------- DMAy Channelx CPAR Configuration ----------------*/
  /* Write to DMAy Channelx CPAR */
  DMAy_Channelx->CPAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8000ef6:	683b      	ldr	r3, [r7, #0]
 8000ef8:	681a      	ldr	r2, [r3, #0]
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	609a      	str	r2, [r3, #8]

/*--------------------------- DMAy Channelx CMAR Configuration ----------------*/
  /* Write to DMAy Channelx CMAR */
  DMAy_Channelx->CMAR = DMA_InitStruct->DMA_MemoryBaseAddr;
 8000efe:	683b      	ldr	r3, [r7, #0]
 8000f00:	685a      	ldr	r2, [r3, #4]
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	60da      	str	r2, [r3, #12]
}
 8000f06:	bf00      	nop
 8000f08:	3714      	adds	r7, #20
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bc80      	pop	{r7}
 8000f0e:	4770      	bx	lr

08000f10 <DMA_Cmd>:
  * @param  NewState: new state of the DMAy Channelx. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DMA_Cmd(DMA_Channel_TypeDef* DMAy_Channelx, FunctionalState NewState)
{
 8000f10:	b480      	push	{r7}
 8000f12:	b083      	sub	sp, #12
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
 8000f18:	460b      	mov	r3, r1
 8000f1a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000f1c:	78fb      	ldrb	r3, [r7, #3]
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d006      	beq.n	8000f30 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Channelx */
    DMAy_Channelx->CCR |= DMA_CCR1_EN;
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	f043 0201 	orr.w	r2, r3, #1
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Channelx */
    DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR1_EN);
  }
}
 8000f2e:	e006      	b.n	8000f3e <DMA_Cmd+0x2e>
    DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR1_EN);
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	681a      	ldr	r2, [r3, #0]
 8000f34:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8000f38:	4013      	ands	r3, r2
 8000f3a:	687a      	ldr	r2, [r7, #4]
 8000f3c:	6013      	str	r3, [r2, #0]
}
 8000f3e:	bf00      	nop
 8000f40:	370c      	adds	r7, #12
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bc80      	pop	{r7}
 8000f46:	4770      	bx	lr

08000f48 <DMA_ITConfig>:
  * @param  NewState: new state of the specified DMA interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DMA_ITConfig(DMA_Channel_TypeDef* DMAy_Channelx, uint32_t DMA_IT, FunctionalState NewState)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	b085      	sub	sp, #20
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	60f8      	str	r0, [r7, #12]
 8000f50:	60b9      	str	r1, [r7, #8]
 8000f52:	4613      	mov	r3, r2
 8000f54:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000f56:	79fb      	ldrb	r3, [r7, #7]
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d006      	beq.n	8000f6a <DMA_ITConfig+0x22>
  {
    /* Enable the selected DMA interrupts */
    DMAy_Channelx->CCR |= DMA_IT;
 8000f5c:	68fb      	ldr	r3, [r7, #12]
 8000f5e:	681a      	ldr	r2, [r3, #0]
 8000f60:	68bb      	ldr	r3, [r7, #8]
 8000f62:	431a      	orrs	r2, r3
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMA interrupts */
    DMAy_Channelx->CCR &= ~DMA_IT;
  }
}
 8000f68:	e006      	b.n	8000f78 <DMA_ITConfig+0x30>
    DMAy_Channelx->CCR &= ~DMA_IT;
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	681a      	ldr	r2, [r3, #0]
 8000f6e:	68bb      	ldr	r3, [r7, #8]
 8000f70:	43db      	mvns	r3, r3
 8000f72:	401a      	ands	r2, r3
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	601a      	str	r2, [r3, #0]
}
 8000f78:	bf00      	nop
 8000f7a:	3714      	adds	r7, #20
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bc80      	pop	{r7}
 8000f80:	4770      	bx	lr

08000f82 <DMA_SetCurrDataCounter>:
  *         transfer.   
  * @note   This function can only be used when the DMAy_Channelx is disabled.                 
  * @retval None.
  */
void DMA_SetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx, uint16_t DataNumber)
{
 8000f82:	b480      	push	{r7}
 8000f84:	b083      	sub	sp, #12
 8000f86:	af00      	add	r7, sp, #0
 8000f88:	6078      	str	r0, [r7, #4]
 8000f8a:	460b      	mov	r3, r1
 8000f8c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  
/*--------------------------- DMAy Channelx CNDTR Configuration ---------------*/
  /* Write to DMAy Channelx CNDTR */
  DMAy_Channelx->CNDTR = DataNumber;  
 8000f8e:	887a      	ldrh	r2, [r7, #2]
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	605a      	str	r2, [r3, #4]
}
 8000f94:	bf00      	nop
 8000f96:	370c      	adds	r7, #12
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bc80      	pop	{r7}
 8000f9c:	4770      	bx	lr
	...

08000fa0 <DMA_ClearFlag>:
  *     @arg DMA2_FLAG_HT5: DMA2 Channel5 half transfer flag.
  *     @arg DMA2_FLAG_TE5: DMA2 Channel5 transfer error flag.
  * @retval None
  */
void DMA_ClearFlag(uint32_t DMAy_FLAG)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	b083      	sub	sp, #12
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_CLEAR_FLAG(DMAy_FLAG));

  /* Calculate the used DMAy */
  if ((DMAy_FLAG & FLAG_Mask) != (uint32_t)RESET)
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d003      	beq.n	8000fba <DMA_ClearFlag+0x1a>
  {
    /* Clear the selected DMAy flags */
    DMA2->IFCR = DMAy_FLAG;
 8000fb2:	4a06      	ldr	r2, [pc, #24]	; (8000fcc <DMA_ClearFlag+0x2c>)
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	6053      	str	r3, [r2, #4]
  else
  {
    /* Clear the selected DMAy flags */
    DMA1->IFCR = DMAy_FLAG;
  }
}
 8000fb8:	e002      	b.n	8000fc0 <DMA_ClearFlag+0x20>
    DMA1->IFCR = DMAy_FLAG;
 8000fba:	4a05      	ldr	r2, [pc, #20]	; (8000fd0 <DMA_ClearFlag+0x30>)
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	6053      	str	r3, [r2, #4]
}
 8000fc0:	bf00      	nop
 8000fc2:	370c      	adds	r7, #12
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bc80      	pop	{r7}
 8000fc8:	4770      	bx	lr
 8000fca:	bf00      	nop
 8000fcc:	40020400 	.word	0x40020400
 8000fd0:	40020000 	.word	0x40020000

08000fd4 <FLASH_Unlock>:
  *           to FLASH_UnlockBank1 function.. 
  * @param  None
  * @retval None
  */
void FLASH_Unlock(void)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	af00      	add	r7, sp, #0
  /* Authorize the FPEC of Bank1 Access */
  FLASH->KEYR = FLASH_KEY1;
 8000fd8:	4b04      	ldr	r3, [pc, #16]	; (8000fec <FLASH_Unlock+0x18>)
 8000fda:	4a05      	ldr	r2, [pc, #20]	; (8000ff0 <FLASH_Unlock+0x1c>)
 8000fdc:	605a      	str	r2, [r3, #4]
  FLASH->KEYR = FLASH_KEY2;
 8000fde:	4b03      	ldr	r3, [pc, #12]	; (8000fec <FLASH_Unlock+0x18>)
 8000fe0:	4a04      	ldr	r2, [pc, #16]	; (8000ff4 <FLASH_Unlock+0x20>)
 8000fe2:	605a      	str	r2, [r3, #4]
#ifdef STM32F10X_XL
  /* Authorize the FPEC of Bank2 Access */
  FLASH->KEYR2 = FLASH_KEY1;
  FLASH->KEYR2 = FLASH_KEY2;
#endif /* STM32F10X_XL */
}
 8000fe4:	bf00      	nop
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bc80      	pop	{r7}
 8000fea:	4770      	bx	lr
 8000fec:	40022000 	.word	0x40022000
 8000ff0:	45670123 	.word	0x45670123
 8000ff4:	cdef89ab 	.word	0xcdef89ab

08000ff8 <FLASH_ErasePage>:
  * @param  Page_Address: The page address to be erased.
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_ErasePage(uint32_t Page_Address)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b084      	sub	sp, #16
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
  FLASH_Status status = FLASH_COMPLETE;
 8001000:	2304      	movs	r3, #4
 8001002:	73fb      	strb	r3, [r7, #15]
      FLASH->CR2 &= CR_PER_Reset;
    }
  }
#else
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8001004:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 8001008:	f000 f88e 	bl	8001128 <FLASH_WaitForLastOperation>
 800100c:	4603      	mov	r3, r0
 800100e:	73fb      	strb	r3, [r7, #15]
  
  if(status == FLASH_COMPLETE)
 8001010:	7bfb      	ldrb	r3, [r7, #15]
 8001012:	2b04      	cmp	r3, #4
 8001014:	d11b      	bne.n	800104e <FLASH_ErasePage+0x56>
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8001016:	4b10      	ldr	r3, [pc, #64]	; (8001058 <FLASH_ErasePage+0x60>)
 8001018:	691b      	ldr	r3, [r3, #16]
 800101a:	4a0f      	ldr	r2, [pc, #60]	; (8001058 <FLASH_ErasePage+0x60>)
 800101c:	f043 0302 	orr.w	r3, r3, #2
 8001020:	6113      	str	r3, [r2, #16]
    FLASH->AR = Page_Address; 
 8001022:	4a0d      	ldr	r2, [pc, #52]	; (8001058 <FLASH_ErasePage+0x60>)
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	6153      	str	r3, [r2, #20]
    FLASH->CR|= CR_STRT_Set;
 8001028:	4b0b      	ldr	r3, [pc, #44]	; (8001058 <FLASH_ErasePage+0x60>)
 800102a:	691b      	ldr	r3, [r3, #16]
 800102c:	4a0a      	ldr	r2, [pc, #40]	; (8001058 <FLASH_ErasePage+0x60>)
 800102e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001032:	6113      	str	r3, [r2, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8001034:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 8001038:	f000 f876 	bl	8001128 <FLASH_WaitForLastOperation>
 800103c:	4603      	mov	r3, r0
 800103e:	73fb      	strb	r3, [r7, #15]
    
    /* Disable the PER Bit */
    FLASH->CR &= CR_PER_Reset;
 8001040:	4b05      	ldr	r3, [pc, #20]	; (8001058 <FLASH_ErasePage+0x60>)
 8001042:	691a      	ldr	r2, [r3, #16]
 8001044:	4904      	ldr	r1, [pc, #16]	; (8001058 <FLASH_ErasePage+0x60>)
 8001046:	f641 73fd 	movw	r3, #8189	; 0x1ffd
 800104a:	4013      	ands	r3, r2
 800104c:	610b      	str	r3, [r1, #16]
  }
#endif /* STM32F10X_XL */

  /* Return the Erase Status */
  return status;
 800104e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001050:	4618      	mov	r0, r3
 8001052:	3710      	adds	r7, #16
 8001054:	46bd      	mov	sp, r7
 8001056:	bd80      	pop	{r7, pc}
 8001058:	40022000 	.word	0x40022000

0800105c <FLASH_ProgramHalfWord>:
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramHalfWord(uint32_t Address, uint16_t Data)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b084      	sub	sp, #16
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
 8001064:	460b      	mov	r3, r1
 8001066:	807b      	strh	r3, [r7, #2]
  FLASH_Status status = FLASH_COMPLETE;
 8001068:	2304      	movs	r3, #4
 800106a:	73fb      	strb	r3, [r7, #15]
      FLASH->CR2 &= CR_PG_Reset;
    }
  }
#else
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 800106c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001070:	f000 f85a 	bl	8001128 <FLASH_WaitForLastOperation>
 8001074:	4603      	mov	r3, r0
 8001076:	73fb      	strb	r3, [r7, #15]
  
  if(status == FLASH_COMPLETE)
 8001078:	7bfb      	ldrb	r3, [r7, #15]
 800107a:	2b04      	cmp	r3, #4
 800107c:	d115      	bne.n	80010aa <FLASH_ProgramHalfWord+0x4e>
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 800107e:	4b0d      	ldr	r3, [pc, #52]	; (80010b4 <FLASH_ProgramHalfWord+0x58>)
 8001080:	691b      	ldr	r3, [r3, #16]
 8001082:	4a0c      	ldr	r2, [pc, #48]	; (80010b4 <FLASH_ProgramHalfWord+0x58>)
 8001084:	f043 0301 	orr.w	r3, r3, #1
 8001088:	6113      	str	r3, [r2, #16]
  
    *(__IO uint16_t*)Address = Data;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	887a      	ldrh	r2, [r7, #2]
 800108e:	801a      	strh	r2, [r3, #0]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001090:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001094:	f000 f848 	bl	8001128 <FLASH_WaitForLastOperation>
 8001098:	4603      	mov	r3, r0
 800109a:	73fb      	strb	r3, [r7, #15]
    
    /* Disable the PG Bit */
    FLASH->CR &= CR_PG_Reset;
 800109c:	4b05      	ldr	r3, [pc, #20]	; (80010b4 <FLASH_ProgramHalfWord+0x58>)
 800109e:	691a      	ldr	r2, [r3, #16]
 80010a0:	4904      	ldr	r1, [pc, #16]	; (80010b4 <FLASH_ProgramHalfWord+0x58>)
 80010a2:	f641 73fe 	movw	r3, #8190	; 0x1ffe
 80010a6:	4013      	ands	r3, r2
 80010a8:	610b      	str	r3, [r1, #16]
  } 
#endif  /* STM32F10X_XL */
  
  /* Return the Program Status */
  return status;
 80010aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80010ac:	4618      	mov	r0, r3
 80010ae:	3710      	adds	r7, #16
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bd80      	pop	{r7, pc}
 80010b4:	40022000 	.word	0x40022000

080010b8 <FLASH_ClearFlag>:
  *     @arg FLASH_FLAG_WRPRTERR: FLASH Write protected error flag      
  *     @arg FLASH_FLAG_EOP: FLASH End of Operation flag           
  * @retval None
  */
void FLASH_ClearFlag(uint32_t FLASH_FLAG)
{
 80010b8:	b480      	push	{r7}
 80010ba:	b083      	sub	sp, #12
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
#else
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG)) ;
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
 80010c0:	4a03      	ldr	r2, [pc, #12]	; (80010d0 <FLASH_ClearFlag+0x18>)
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	60d3      	str	r3, [r2, #12]
#endif /* STM32F10X_XL */
}
 80010c6:	bf00      	nop
 80010c8:	370c      	adds	r7, #12
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bc80      	pop	{r7}
 80010ce:	4770      	bx	lr
 80010d0:	40022000 	.word	0x40022000

080010d4 <FLASH_GetBank1Status>:
  * @param  None
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP or FLASH_COMPLETE
  */
FLASH_Status FLASH_GetBank1Status(void)
{
 80010d4:	b480      	push	{r7}
 80010d6:	b083      	sub	sp, #12
 80010d8:	af00      	add	r7, sp, #0
  FLASH_Status flashstatus = FLASH_COMPLETE;
 80010da:	2304      	movs	r3, #4
 80010dc:	71fb      	strb	r3, [r7, #7]
  
  if((FLASH->SR & FLASH_FLAG_BANK1_BSY) == FLASH_FLAG_BSY) 
 80010de:	4b11      	ldr	r3, [pc, #68]	; (8001124 <FLASH_GetBank1Status+0x50>)
 80010e0:	68db      	ldr	r3, [r3, #12]
 80010e2:	f003 0301 	and.w	r3, r3, #1
 80010e6:	2b01      	cmp	r3, #1
 80010e8:	d102      	bne.n	80010f0 <FLASH_GetBank1Status+0x1c>
  {
    flashstatus = FLASH_BUSY;
 80010ea:	2301      	movs	r3, #1
 80010ec:	71fb      	strb	r3, [r7, #7]
 80010ee:	e013      	b.n	8001118 <FLASH_GetBank1Status+0x44>
  }
  else 
  {  
    if((FLASH->SR & FLASH_FLAG_BANK1_PGERR) != 0)
 80010f0:	4b0c      	ldr	r3, [pc, #48]	; (8001124 <FLASH_GetBank1Status+0x50>)
 80010f2:	68db      	ldr	r3, [r3, #12]
 80010f4:	f003 0304 	and.w	r3, r3, #4
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d002      	beq.n	8001102 <FLASH_GetBank1Status+0x2e>
    { 
      flashstatus = FLASH_ERROR_PG;
 80010fc:	2302      	movs	r3, #2
 80010fe:	71fb      	strb	r3, [r7, #7]
 8001100:	e00a      	b.n	8001118 <FLASH_GetBank1Status+0x44>
    }
    else 
    {
      if((FLASH->SR & FLASH_FLAG_BANK1_WRPRTERR) != 0 )
 8001102:	4b08      	ldr	r3, [pc, #32]	; (8001124 <FLASH_GetBank1Status+0x50>)
 8001104:	68db      	ldr	r3, [r3, #12]
 8001106:	f003 0310 	and.w	r3, r3, #16
 800110a:	2b00      	cmp	r3, #0
 800110c:	d002      	beq.n	8001114 <FLASH_GetBank1Status+0x40>
      {
        flashstatus = FLASH_ERROR_WRP;
 800110e:	2303      	movs	r3, #3
 8001110:	71fb      	strb	r3, [r7, #7]
 8001112:	e001      	b.n	8001118 <FLASH_GetBank1Status+0x44>
      }
      else
      {
        flashstatus = FLASH_COMPLETE;
 8001114:	2304      	movs	r3, #4
 8001116:	71fb      	strb	r3, [r7, #7]
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
 8001118:	79fb      	ldrb	r3, [r7, #7]
}
 800111a:	4618      	mov	r0, r3
 800111c:	370c      	adds	r7, #12
 800111e:	46bd      	mov	sp, r7
 8001120:	bc80      	pop	{r7}
 8001122:	4770      	bx	lr
 8001124:	40022000 	.word	0x40022000

08001128 <FLASH_WaitForLastOperation>:
  * @param  Timeout: FLASH programming Timeout
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8001128:	b580      	push	{r7, lr}
 800112a:	b084      	sub	sp, #16
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
  FLASH_Status status = FLASH_COMPLETE;
 8001130:	2304      	movs	r3, #4
 8001132:	73fb      	strb	r3, [r7, #15]
   
  /* Check for the Flash Status */
  status = FLASH_GetBank1Status();
 8001134:	f7ff ffce 	bl	80010d4 <FLASH_GetBank1Status>
 8001138:	4603      	mov	r3, r0
 800113a:	73fb      	strb	r3, [r7, #15]
  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 800113c:	e006      	b.n	800114c <FLASH_WaitForLastOperation+0x24>
  {
    status = FLASH_GetBank1Status();
 800113e:	f7ff ffc9 	bl	80010d4 <FLASH_GetBank1Status>
 8001142:	4603      	mov	r3, r0
 8001144:	73fb      	strb	r3, [r7, #15]
    Timeout--;
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	3b01      	subs	r3, #1
 800114a:	607b      	str	r3, [r7, #4]
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 800114c:	7bfb      	ldrb	r3, [r7, #15]
 800114e:	2b01      	cmp	r3, #1
 8001150:	d102      	bne.n	8001158 <FLASH_WaitForLastOperation+0x30>
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d1f2      	bne.n	800113e <FLASH_WaitForLastOperation+0x16>
  }
  if(Timeout == 0x00 )
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	2b00      	cmp	r3, #0
 800115c:	d101      	bne.n	8001162 <FLASH_WaitForLastOperation+0x3a>
  {
    status = FLASH_TIMEOUT;
 800115e:	2305      	movs	r3, #5
 8001160:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the operation status */
  return status;
 8001162:	7bfb      	ldrb	r3, [r7, #15]
}
 8001164:	4618      	mov	r0, r3
 8001166:	3710      	adds	r7, #16
 8001168:	46bd      	mov	sp, r7
 800116a:	bd80      	pop	{r7, pc}

0800116c <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 800116c:	b480      	push	{r7}
 800116e:	b089      	sub	sp, #36	; 0x24
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
 8001174:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 8001176:	2300      	movs	r3, #0
 8001178:	61fb      	str	r3, [r7, #28]
 800117a:	2300      	movs	r3, #0
 800117c:	613b      	str	r3, [r7, #16]
 800117e:	2300      	movs	r3, #0
 8001180:	61bb      	str	r3, [r7, #24]
 8001182:	2300      	movs	r3, #0
 8001184:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
 8001186:	2300      	movs	r3, #0
 8001188:	617b      	str	r3, [r7, #20]
 800118a:	2300      	movs	r3, #0
 800118c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	78db      	ldrb	r3, [r3, #3]
 8001192:	f003 030f 	and.w	r3, r3, #15
 8001196:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	78db      	ldrb	r3, [r3, #3]
 800119c:	f003 0310 	and.w	r3, r3, #16
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d005      	beq.n	80011b0 <GPIO_Init+0x44>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 80011a4:	683b      	ldr	r3, [r7, #0]
 80011a6:	789b      	ldrb	r3, [r3, #2]
 80011a8:	461a      	mov	r2, r3
 80011aa:	69fb      	ldr	r3, [r7, #28]
 80011ac:	4313      	orrs	r3, r2
 80011ae:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	881b      	ldrh	r3, [r3, #0]
 80011b4:	b2db      	uxtb	r3, r3
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d044      	beq.n	8001244 <GPIO_Init+0xd8>
  {
    tmpreg = GPIOx->CRL;
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80011c0:	2300      	movs	r3, #0
 80011c2:	61bb      	str	r3, [r7, #24]
 80011c4:	e038      	b.n	8001238 <GPIO_Init+0xcc>
    {
      pos = ((uint32_t)0x01) << pinpos;
 80011c6:	2201      	movs	r2, #1
 80011c8:	69bb      	ldr	r3, [r7, #24]
 80011ca:	fa02 f303 	lsl.w	r3, r2, r3
 80011ce:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	881b      	ldrh	r3, [r3, #0]
 80011d4:	461a      	mov	r2, r3
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	4013      	ands	r3, r2
 80011da:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 80011dc:	693a      	ldr	r2, [r7, #16]
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	429a      	cmp	r2, r3
 80011e2:	d126      	bne.n	8001232 <GPIO_Init+0xc6>
      {
        pos = pinpos << 2;
 80011e4:	69bb      	ldr	r3, [r7, #24]
 80011e6:	009b      	lsls	r3, r3, #2
 80011e8:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 80011ea:	220f      	movs	r2, #15
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	fa02 f303 	lsl.w	r3, r2, r3
 80011f2:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 80011f4:	68bb      	ldr	r3, [r7, #8]
 80011f6:	43db      	mvns	r3, r3
 80011f8:	697a      	ldr	r2, [r7, #20]
 80011fa:	4013      	ands	r3, r2
 80011fc:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80011fe:	69fa      	ldr	r2, [r7, #28]
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	fa02 f303 	lsl.w	r3, r2, r3
 8001206:	697a      	ldr	r2, [r7, #20]
 8001208:	4313      	orrs	r3, r2
 800120a:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	78db      	ldrb	r3, [r3, #3]
 8001210:	2b28      	cmp	r3, #40	; 0x28
 8001212:	d105      	bne.n	8001220 <GPIO_Init+0xb4>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 8001214:	2201      	movs	r2, #1
 8001216:	69bb      	ldr	r3, [r7, #24]
 8001218:	409a      	lsls	r2, r3
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	615a      	str	r2, [r3, #20]
 800121e:	e008      	b.n	8001232 <GPIO_Init+0xc6>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8001220:	683b      	ldr	r3, [r7, #0]
 8001222:	78db      	ldrb	r3, [r3, #3]
 8001224:	2b48      	cmp	r3, #72	; 0x48
 8001226:	d104      	bne.n	8001232 <GPIO_Init+0xc6>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 8001228:	2201      	movs	r2, #1
 800122a:	69bb      	ldr	r3, [r7, #24]
 800122c:	409a      	lsls	r2, r3
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8001232:	69bb      	ldr	r3, [r7, #24]
 8001234:	3301      	adds	r3, #1
 8001236:	61bb      	str	r3, [r7, #24]
 8001238:	69bb      	ldr	r3, [r7, #24]
 800123a:	2b07      	cmp	r3, #7
 800123c:	d9c3      	bls.n	80011c6 <GPIO_Init+0x5a>
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	697a      	ldr	r2, [r7, #20]
 8001242:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	881b      	ldrh	r3, [r3, #0]
 8001248:	2bff      	cmp	r3, #255	; 0xff
 800124a:	d946      	bls.n	80012da <GPIO_Init+0x16e>
  {
    tmpreg = GPIOx->CRH;
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	685b      	ldr	r3, [r3, #4]
 8001250:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8001252:	2300      	movs	r3, #0
 8001254:	61bb      	str	r3, [r7, #24]
 8001256:	e03a      	b.n	80012ce <GPIO_Init+0x162>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 8001258:	69bb      	ldr	r3, [r7, #24]
 800125a:	3308      	adds	r3, #8
 800125c:	2201      	movs	r2, #1
 800125e:	fa02 f303 	lsl.w	r3, r2, r3
 8001262:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	881b      	ldrh	r3, [r3, #0]
 8001268:	461a      	mov	r2, r3
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	4013      	ands	r3, r2
 800126e:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8001270:	693a      	ldr	r2, [r7, #16]
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	429a      	cmp	r2, r3
 8001276:	d127      	bne.n	80012c8 <GPIO_Init+0x15c>
      {
        pos = pinpos << 2;
 8001278:	69bb      	ldr	r3, [r7, #24]
 800127a:	009b      	lsls	r3, r3, #2
 800127c:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 800127e:	220f      	movs	r2, #15
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	fa02 f303 	lsl.w	r3, r2, r3
 8001286:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8001288:	68bb      	ldr	r3, [r7, #8]
 800128a:	43db      	mvns	r3, r3
 800128c:	697a      	ldr	r2, [r7, #20]
 800128e:	4013      	ands	r3, r2
 8001290:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8001292:	69fa      	ldr	r2, [r7, #28]
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	fa02 f303 	lsl.w	r3, r2, r3
 800129a:	697a      	ldr	r2, [r7, #20]
 800129c:	4313      	orrs	r3, r2
 800129e:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	78db      	ldrb	r3, [r3, #3]
 80012a4:	2b28      	cmp	r3, #40	; 0x28
 80012a6:	d105      	bne.n	80012b4 <GPIO_Init+0x148>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 80012a8:	69bb      	ldr	r3, [r7, #24]
 80012aa:	3308      	adds	r3, #8
 80012ac:	2201      	movs	r2, #1
 80012ae:	409a      	lsls	r2, r3
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 80012b4:	683b      	ldr	r3, [r7, #0]
 80012b6:	78db      	ldrb	r3, [r3, #3]
 80012b8:	2b48      	cmp	r3, #72	; 0x48
 80012ba:	d105      	bne.n	80012c8 <GPIO_Init+0x15c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 80012bc:	69bb      	ldr	r3, [r7, #24]
 80012be:	3308      	adds	r3, #8
 80012c0:	2201      	movs	r2, #1
 80012c2:	409a      	lsls	r2, r3
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80012c8:	69bb      	ldr	r3, [r7, #24]
 80012ca:	3301      	adds	r3, #1
 80012cc:	61bb      	str	r3, [r7, #24]
 80012ce:	69bb      	ldr	r3, [r7, #24]
 80012d0:	2b07      	cmp	r3, #7
 80012d2:	d9c1      	bls.n	8001258 <GPIO_Init+0xec>
        }
      }
    }
    GPIOx->CRH = tmpreg;
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	697a      	ldr	r2, [r7, #20]
 80012d8:	605a      	str	r2, [r3, #4]
  }
}
 80012da:	bf00      	nop
 80012dc:	3724      	adds	r7, #36	; 0x24
 80012de:	46bd      	mov	sp, r7
 80012e0:	bc80      	pop	{r7}
 80012e2:	4770      	bx	lr

080012e4 <GPIO_ReadOutputDataBit>:
  * @param  GPIO_Pin:  specifies the port bit to read.
  *   This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The output port pin value.
  */
uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80012e4:	b480      	push	{r7}
 80012e6:	b085      	sub	sp, #20
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
 80012ec:	460b      	mov	r3, r1
 80012ee:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 80012f0:	2300      	movs	r3, #0
 80012f2:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->ODR & GPIO_Pin) != (uint32_t)Bit_RESET)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	68da      	ldr	r2, [r3, #12]
 80012f8:	887b      	ldrh	r3, [r7, #2]
 80012fa:	4013      	ands	r3, r2
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d002      	beq.n	8001306 <GPIO_ReadOutputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 8001300:	2301      	movs	r3, #1
 8001302:	73fb      	strb	r3, [r7, #15]
 8001304:	e001      	b.n	800130a <GPIO_ReadOutputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 8001306:	2300      	movs	r3, #0
 8001308:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800130a:	7bfb      	ldrb	r3, [r7, #15]
}
 800130c:	4618      	mov	r0, r3
 800130e:	3714      	adds	r7, #20
 8001310:	46bd      	mov	sp, r7
 8001312:	bc80      	pop	{r7}
 8001314:	4770      	bx	lr

08001316 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001316:	b480      	push	{r7}
 8001318:	b083      	sub	sp, #12
 800131a:	af00      	add	r7, sp, #0
 800131c:	6078      	str	r0, [r7, #4]
 800131e:	460b      	mov	r3, r1
 8001320:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 8001322:	887a      	ldrh	r2, [r7, #2]
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	611a      	str	r2, [r3, #16]
}
 8001328:	bf00      	nop
 800132a:	370c      	adds	r7, #12
 800132c:	46bd      	mov	sp, r7
 800132e:	bc80      	pop	{r7}
 8001330:	4770      	bx	lr

08001332 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001332:	b480      	push	{r7}
 8001334:	b083      	sub	sp, #12
 8001336:	af00      	add	r7, sp, #0
 8001338:	6078      	str	r0, [r7, #4]
 800133a:	460b      	mov	r3, r1
 800133c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 800133e:	887a      	ldrh	r2, [r7, #2]
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	615a      	str	r2, [r3, #20]
}
 8001344:	bf00      	nop
 8001346:	370c      	adds	r7, #12
 8001348:	46bd      	mov	sp, r7
 800134a:	bc80      	pop	{r7}
 800134c:	4770      	bx	lr

0800134e <GPIO_WriteBit>:
  *     @arg Bit_RESET: to clear the port pin
  *     @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
 800134e:	b480      	push	{r7}
 8001350:	b083      	sub	sp, #12
 8001352:	af00      	add	r7, sp, #0
 8001354:	6078      	str	r0, [r7, #4]
 8001356:	460b      	mov	r3, r1
 8001358:	807b      	strh	r3, [r7, #2]
 800135a:	4613      	mov	r3, r2
 800135c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal)); 
  
  if (BitVal != Bit_RESET)
 800135e:	787b      	ldrb	r3, [r7, #1]
 8001360:	2b00      	cmp	r3, #0
 8001362:	d003      	beq.n	800136c <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001364:	887a      	ldrh	r2, [r7, #2]
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin;
  }
}
 800136a:	e002      	b.n	8001372 <GPIO_WriteBit+0x24>
    GPIOx->BRR = GPIO_Pin;
 800136c:	887a      	ldrh	r2, [r7, #2]
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	615a      	str	r2, [r3, #20]
}
 8001372:	bf00      	nop
 8001374:	370c      	adds	r7, #12
 8001376:	46bd      	mov	sp, r7
 8001378:	bc80      	pop	{r7}
 800137a:	4770      	bx	lr

0800137c <RCC_DeInit>:
  * @brief  Resets the RCC clock configuration to the default reset state.
  * @param  None
  * @retval None
  */
void RCC_DeInit(void)
{
 800137c:	b480      	push	{r7}
 800137e:	af00      	add	r7, sp, #0
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001380:	4b13      	ldr	r3, [pc, #76]	; (80013d0 <RCC_DeInit+0x54>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	4a12      	ldr	r2, [pc, #72]	; (80013d0 <RCC_DeInit+0x54>)
 8001386:	f043 0301 	orr.w	r3, r3, #1
 800138a:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 800138c:	4b10      	ldr	r3, [pc, #64]	; (80013d0 <RCC_DeInit+0x54>)
 800138e:	685a      	ldr	r2, [r3, #4]
 8001390:	490f      	ldr	r1, [pc, #60]	; (80013d0 <RCC_DeInit+0x54>)
 8001392:	4b10      	ldr	r3, [pc, #64]	; (80013d4 <RCC_DeInit+0x58>)
 8001394:	4013      	ands	r3, r2
 8001396:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001398:	4b0d      	ldr	r3, [pc, #52]	; (80013d0 <RCC_DeInit+0x54>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	4a0c      	ldr	r2, [pc, #48]	; (80013d0 <RCC_DeInit+0x54>)
 800139e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80013a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80013a6:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80013a8:	4b09      	ldr	r3, [pc, #36]	; (80013d0 <RCC_DeInit+0x54>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	4a08      	ldr	r2, [pc, #32]	; (80013d0 <RCC_DeInit+0x54>)
 80013ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80013b2:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 80013b4:	4b06      	ldr	r3, [pc, #24]	; (80013d0 <RCC_DeInit+0x54>)
 80013b6:	685b      	ldr	r3, [r3, #4]
 80013b8:	4a05      	ldr	r2, [pc, #20]	; (80013d0 <RCC_DeInit+0x54>)
 80013ba:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80013be:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 80013c0:	4b03      	ldr	r3, [pc, #12]	; (80013d0 <RCC_DeInit+0x54>)
 80013c2:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80013c6:	609a      	str	r2, [r3, #8]
#endif /* STM32F10X_CL */

}
 80013c8:	bf00      	nop
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bc80      	pop	{r7}
 80013ce:	4770      	bx	lr
 80013d0:	40021000 	.word	0x40021000
 80013d4:	f8ff0000 	.word	0xf8ff0000

080013d8 <RCC_HSEConfig>:
  *     @arg RCC_HSE_ON: HSE oscillator ON
  *     @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_HSEConfig(uint32_t RCC_HSE)
{
 80013d8:	b480      	push	{r7}
 80013da:	b083      	sub	sp, #12
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));
  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 80013e0:	4b13      	ldr	r3, [pc, #76]	; (8001430 <RCC_HSEConfig+0x58>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	4a12      	ldr	r2, [pc, #72]	; (8001430 <RCC_HSEConfig+0x58>)
 80013e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80013ea:	6013      	str	r3, [r2, #0]
  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
 80013ec:	4b10      	ldr	r3, [pc, #64]	; (8001430 <RCC_HSEConfig+0x58>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	4a0f      	ldr	r2, [pc, #60]	; (8001430 <RCC_HSEConfig+0x58>)
 80013f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80013f6:	6013      	str	r3, [r2, #0]
  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80013fe:	d003      	beq.n	8001408 <RCC_HSEConfig+0x30>
 8001400:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8001404:	d007      	beq.n	8001416 <RCC_HSEConfig+0x3e>
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
      break;
      
    default:
      break;
 8001406:	e00d      	b.n	8001424 <RCC_HSEConfig+0x4c>
      RCC->CR |= CR_HSEON_Set;
 8001408:	4b09      	ldr	r3, [pc, #36]	; (8001430 <RCC_HSEConfig+0x58>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	4a08      	ldr	r2, [pc, #32]	; (8001430 <RCC_HSEConfig+0x58>)
 800140e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001412:	6013      	str	r3, [r2, #0]
      break;
 8001414:	e006      	b.n	8001424 <RCC_HSEConfig+0x4c>
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 8001416:	4b06      	ldr	r3, [pc, #24]	; (8001430 <RCC_HSEConfig+0x58>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	4a05      	ldr	r2, [pc, #20]	; (8001430 <RCC_HSEConfig+0x58>)
 800141c:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
 8001420:	6013      	str	r3, [r2, #0]
      break;
 8001422:	bf00      	nop
  }
}
 8001424:	bf00      	nop
 8001426:	370c      	adds	r7, #12
 8001428:	46bd      	mov	sp, r7
 800142a:	bc80      	pop	{r7}
 800142c:	4770      	bx	lr
 800142e:	bf00      	nop
 8001430:	40021000 	.word	0x40021000

08001434 <RCC_WaitForHSEStartUp>:
  * @retval An ErrorStatus enumuration value:
  * - SUCCESS: HSE oscillator is stable and ready to use
  * - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b082      	sub	sp, #8
 8001438:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0;
 800143a:	2300      	movs	r3, #0
 800143c:	603b      	str	r3, [r7, #0]
  ErrorStatus status = ERROR;
 800143e:	2300      	movs	r3, #0
 8001440:	71fb      	strb	r3, [r7, #7]
  FlagStatus HSEStatus = RESET;
 8001442:	2300      	movs	r3, #0
 8001444:	71bb      	strb	r3, [r7, #6]
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 8001446:	2031      	movs	r0, #49	; 0x31
 8001448:	f000 f9d2 	bl	80017f0 <RCC_GetFlagStatus>
 800144c:	4603      	mov	r3, r0
 800144e:	71bb      	strb	r3, [r7, #6]
    StartUpCounter++;  
 8001450:	683b      	ldr	r3, [r7, #0]
 8001452:	3301      	adds	r3, #1
 8001454:	603b      	str	r3, [r7, #0]
  } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800145c:	d002      	beq.n	8001464 <RCC_WaitForHSEStartUp+0x30>
 800145e:	79bb      	ldrb	r3, [r7, #6]
 8001460:	2b00      	cmp	r3, #0
 8001462:	d0f0      	beq.n	8001446 <RCC_WaitForHSEStartUp+0x12>
  
  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 8001464:	2031      	movs	r0, #49	; 0x31
 8001466:	f000 f9c3 	bl	80017f0 <RCC_GetFlagStatus>
 800146a:	4603      	mov	r3, r0
 800146c:	2b00      	cmp	r3, #0
 800146e:	d002      	beq.n	8001476 <RCC_WaitForHSEStartUp+0x42>
  {
    status = SUCCESS;
 8001470:	2301      	movs	r3, #1
 8001472:	71fb      	strb	r3, [r7, #7]
 8001474:	e001      	b.n	800147a <RCC_WaitForHSEStartUp+0x46>
  }
  else
  {
    status = ERROR;
 8001476:	2300      	movs	r3, #0
 8001478:	71fb      	strb	r3, [r7, #7]
  }  
  return (status);
 800147a:	79fb      	ldrb	r3, [r7, #7]
}
 800147c:	4618      	mov	r0, r3
 800147e:	3708      	adds	r7, #8
 8001480:	46bd      	mov	sp, r7
 8001482:	bd80      	pop	{r7, pc}

08001484 <RCC_PLLConfig>:
  *   For @b STM32_Connectivity_line_devices, this parameter can be RCC_PLLMul_x where x:{[4,9], 6_5}
  *   For @b other_STM32_devices, this parameter can be RCC_PLLMul_x where x:[2,16]  
  * @retval None
  */
void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t RCC_PLLMul)
{
 8001484:	b480      	push	{r7}
 8001486:	b085      	sub	sp, #20
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
 800148c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800148e:	2300      	movs	r3, #0
 8001490:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
 8001492:	4b0a      	ldr	r3, [pc, #40]	; (80014bc <RCC_PLLConfig+0x38>)
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	60fb      	str	r3, [r7, #12]
  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 800149e:	60fb      	str	r3, [r7, #12]
  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 80014a0:	687a      	ldr	r2, [r7, #4]
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	4313      	orrs	r3, r2
 80014a6:	68fa      	ldr	r2, [r7, #12]
 80014a8:	4313      	orrs	r3, r2
 80014aa:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 80014ac:	4a03      	ldr	r2, [pc, #12]	; (80014bc <RCC_PLLConfig+0x38>)
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	6053      	str	r3, [r2, #4]
}
 80014b2:	bf00      	nop
 80014b4:	3714      	adds	r7, #20
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bc80      	pop	{r7}
 80014ba:	4770      	bx	lr
 80014bc:	40021000 	.word	0x40021000

080014c0 <RCC_PLLCmd>:
  * @note   The PLL can not be disabled if it is used as system clock.
  * @param  NewState: new state of the PLL. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLCmd(FunctionalState NewState)
{
 80014c0:	b480      	push	{r7}
 80014c2:	b083      	sub	sp, #12
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	4603      	mov	r3, r0
 80014c8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 80014ca:	4a04      	ldr	r2, [pc, #16]	; (80014dc <RCC_PLLCmd+0x1c>)
 80014cc:	79fb      	ldrb	r3, [r7, #7]
 80014ce:	6013      	str	r3, [r2, #0]
}
 80014d0:	bf00      	nop
 80014d2:	370c      	adds	r7, #12
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bc80      	pop	{r7}
 80014d8:	4770      	bx	lr
 80014da:	bf00      	nop
 80014dc:	42420060 	.word	0x42420060

080014e0 <RCC_SYSCLKConfig>:
  *     @arg RCC_SYSCLKSource_HSE: HSE selected as system clock
  *     @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock
  * @retval None
  */
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
{
 80014e0:	b480      	push	{r7}
 80014e2:	b085      	sub	sp, #20
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80014e8:	2300      	movs	r3, #0
 80014ea:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
  tmpreg = RCC->CFGR;
 80014ec:	4b09      	ldr	r3, [pc, #36]	; (8001514 <RCC_SYSCLKConfig+0x34>)
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	60fb      	str	r3, [r7, #12]
  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	f023 0303 	bic.w	r3, r3, #3
 80014f8:	60fb      	str	r3, [r7, #12]
  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 80014fa:	68fa      	ldr	r2, [r7, #12]
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	4313      	orrs	r3, r2
 8001500:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001502:	4a04      	ldr	r2, [pc, #16]	; (8001514 <RCC_SYSCLKConfig+0x34>)
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	6053      	str	r3, [r2, #4]
}
 8001508:	bf00      	nop
 800150a:	3714      	adds	r7, #20
 800150c:	46bd      	mov	sp, r7
 800150e:	bc80      	pop	{r7}
 8001510:	4770      	bx	lr
 8001512:	bf00      	nop
 8001514:	40021000 	.word	0x40021000

08001518 <RCC_GetSYSCLKSource>:
  *     - 0x00: HSI used as system clock
  *     - 0x04: HSE used as system clock
  *     - 0x08: PLL used as system clock
  */
uint8_t RCC_GetSYSCLKSource(void)
{
 8001518:	b480      	push	{r7}
 800151a:	af00      	add	r7, sp, #0
  return ((uint8_t)(RCC->CFGR & CFGR_SWS_Mask));
 800151c:	4b04      	ldr	r3, [pc, #16]	; (8001530 <RCC_GetSYSCLKSource+0x18>)
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	b2db      	uxtb	r3, r3
 8001522:	f003 030c 	and.w	r3, r3, #12
 8001526:	b2db      	uxtb	r3, r3
}
 8001528:	4618      	mov	r0, r3
 800152a:	46bd      	mov	sp, r7
 800152c:	bc80      	pop	{r7}
 800152e:	4770      	bx	lr
 8001530:	40021000 	.word	0x40021000

08001534 <RCC_HCLKConfig>:
  *     @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
  *     @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
  * @retval None
  */
void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
{
 8001534:	b480      	push	{r7}
 8001536:	b085      	sub	sp, #20
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 800153c:	2300      	movs	r3, #0
 800153e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));
  tmpreg = RCC->CFGR;
 8001540:	4b09      	ldr	r3, [pc, #36]	; (8001568 <RCC_HCLKConfig+0x34>)
 8001542:	685b      	ldr	r3, [r3, #4]
 8001544:	60fb      	str	r3, [r7, #12]
  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800154c:	60fb      	str	r3, [r7, #12]
  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 800154e:	68fa      	ldr	r2, [r7, #12]
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	4313      	orrs	r3, r2
 8001554:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001556:	4a04      	ldr	r2, [pc, #16]	; (8001568 <RCC_HCLKConfig+0x34>)
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	6053      	str	r3, [r2, #4]
}
 800155c:	bf00      	nop
 800155e:	3714      	adds	r7, #20
 8001560:	46bd      	mov	sp, r7
 8001562:	bc80      	pop	{r7}
 8001564:	4770      	bx	lr
 8001566:	bf00      	nop
 8001568:	40021000 	.word	0x40021000

0800156c <RCC_PCLK1Config>:
  *     @arg RCC_HCLK_Div8: APB1 clock = HCLK/8
  *     @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK1Config(uint32_t RCC_HCLK)
{
 800156c:	b480      	push	{r7}
 800156e:	b085      	sub	sp, #20
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8001574:	2300      	movs	r3, #0
 8001576:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
 8001578:	4b09      	ldr	r3, [pc, #36]	; (80015a0 <RCC_PCLK1Config+0x34>)
 800157a:	685b      	ldr	r3, [r3, #4]
 800157c:	60fb      	str	r3, [r7, #12]
  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001584:	60fb      	str	r3, [r7, #12]
  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8001586:	68fa      	ldr	r2, [r7, #12]
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	4313      	orrs	r3, r2
 800158c:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 800158e:	4a04      	ldr	r2, [pc, #16]	; (80015a0 <RCC_PCLK1Config+0x34>)
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	6053      	str	r3, [r2, #4]
}
 8001594:	bf00      	nop
 8001596:	3714      	adds	r7, #20
 8001598:	46bd      	mov	sp, r7
 800159a:	bc80      	pop	{r7}
 800159c:	4770      	bx	lr
 800159e:	bf00      	nop
 80015a0:	40021000 	.word	0x40021000

080015a4 <RCC_PCLK2Config>:
  *     @arg RCC_HCLK_Div8: APB2 clock = HCLK/8
  *     @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK2Config(uint32_t RCC_HCLK)
{
 80015a4:	b480      	push	{r7}
 80015a6:	b085      	sub	sp, #20
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80015ac:	2300      	movs	r3, #0
 80015ae:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
 80015b0:	4b09      	ldr	r3, [pc, #36]	; (80015d8 <RCC_PCLK2Config+0x34>)
 80015b2:	685b      	ldr	r3, [r3, #4]
 80015b4:	60fb      	str	r3, [r7, #12]
  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80015bc:	60fb      	str	r3, [r7, #12]
  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	00db      	lsls	r3, r3, #3
 80015c2:	68fa      	ldr	r2, [r7, #12]
 80015c4:	4313      	orrs	r3, r2
 80015c6:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 80015c8:	4a03      	ldr	r2, [pc, #12]	; (80015d8 <RCC_PCLK2Config+0x34>)
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	6053      	str	r3, [r2, #4]
}
 80015ce:	bf00      	nop
 80015d0:	3714      	adds	r7, #20
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bc80      	pop	{r7}
 80015d6:	4770      	bx	lr
 80015d8:	40021000 	.word	0x40021000

080015dc <RCC_GetClocksFreq>:
  * @note   The result of this function could be not correct when using 
  *         fractional value for HSE crystal.  
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80015dc:	b480      	push	{r7}
 80015de:	b087      	sub	sp, #28
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 80015e4:	2300      	movs	r3, #0
 80015e6:	617b      	str	r3, [r7, #20]
 80015e8:	2300      	movs	r3, #0
 80015ea:	613b      	str	r3, [r7, #16]
 80015ec:	2300      	movs	r3, #0
 80015ee:	60fb      	str	r3, [r7, #12]
 80015f0:	2300      	movs	r3, #0
 80015f2:	60bb      	str	r3, [r7, #8]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 80015f4:	4b4c      	ldr	r3, [pc, #304]	; (8001728 <RCC_GetClocksFreq+0x14c>)
 80015f6:	685b      	ldr	r3, [r3, #4]
 80015f8:	f003 030c 	and.w	r3, r3, #12
 80015fc:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
 80015fe:	697b      	ldr	r3, [r7, #20]
 8001600:	2b04      	cmp	r3, #4
 8001602:	d007      	beq.n	8001614 <RCC_GetClocksFreq+0x38>
 8001604:	2b08      	cmp	r3, #8
 8001606:	d009      	beq.n	800161c <RCC_GetClocksFreq+0x40>
 8001608:	2b00      	cmp	r3, #0
 800160a:	d133      	bne.n	8001674 <RCC_GetClocksFreq+0x98>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	4a47      	ldr	r2, [pc, #284]	; (800172c <RCC_GetClocksFreq+0x150>)
 8001610:	601a      	str	r2, [r3, #0]
      break;
 8001612:	e033      	b.n	800167c <RCC_GetClocksFreq+0xa0>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	4a45      	ldr	r2, [pc, #276]	; (800172c <RCC_GetClocksFreq+0x150>)
 8001618:	601a      	str	r2, [r3, #0]
      break;
 800161a:	e02f      	b.n	800167c <RCC_GetClocksFreq+0xa0>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 800161c:	4b42      	ldr	r3, [pc, #264]	; (8001728 <RCC_GetClocksFreq+0x14c>)
 800161e:	685b      	ldr	r3, [r3, #4]
 8001620:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001624:	613b      	str	r3, [r7, #16]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 8001626:	4b40      	ldr	r3, [pc, #256]	; (8001728 <RCC_GetClocksFreq+0x14c>)
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800162e:	60fb      	str	r3, [r7, #12]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 8001630:	693b      	ldr	r3, [r7, #16]
 8001632:	0c9b      	lsrs	r3, r3, #18
 8001634:	3302      	adds	r3, #2
 8001636:	613b      	str	r3, [r7, #16]
      
      if (pllsource == 0x00)
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	2b00      	cmp	r3, #0
 800163c:	d106      	bne.n	800164c <RCC_GetClocksFreq+0x70>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 800163e:	693b      	ldr	r3, [r7, #16]
 8001640:	4a3b      	ldr	r2, [pc, #236]	; (8001730 <RCC_GetClocksFreq+0x154>)
 8001642:	fb02 f203 	mul.w	r2, r2, r3
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 800164a:	e017      	b.n	800167c <RCC_GetClocksFreq+0xa0>
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 800164c:	4b36      	ldr	r3, [pc, #216]	; (8001728 <RCC_GetClocksFreq+0x14c>)
 800164e:	685b      	ldr	r3, [r3, #4]
 8001650:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001654:	2b00      	cmp	r3, #0
 8001656:	d006      	beq.n	8001666 <RCC_GetClocksFreq+0x8a>
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 8001658:	693b      	ldr	r3, [r7, #16]
 800165a:	4a35      	ldr	r2, [pc, #212]	; (8001730 <RCC_GetClocksFreq+0x154>)
 800165c:	fb02 f203 	mul.w	r2, r2, r3
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	601a      	str	r2, [r3, #0]
      break;
 8001664:	e00a      	b.n	800167c <RCC_GetClocksFreq+0xa0>
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 8001666:	693b      	ldr	r3, [r7, #16]
 8001668:	4a30      	ldr	r2, [pc, #192]	; (800172c <RCC_GetClocksFreq+0x150>)
 800166a:	fb02 f203 	mul.w	r2, r2, r3
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	601a      	str	r2, [r3, #0]
      break;
 8001672:	e003      	b.n	800167c <RCC_GetClocksFreq+0xa0>

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	4a2d      	ldr	r2, [pc, #180]	; (800172c <RCC_GetClocksFreq+0x150>)
 8001678:	601a      	str	r2, [r3, #0]
      break;
 800167a:	bf00      	nop
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 800167c:	4b2a      	ldr	r3, [pc, #168]	; (8001728 <RCC_GetClocksFreq+0x14c>)
 800167e:	685b      	ldr	r3, [r3, #4]
 8001680:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001684:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 4;
 8001686:	697b      	ldr	r3, [r7, #20]
 8001688:	091b      	lsrs	r3, r3, #4
 800168a:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 800168c:	4a29      	ldr	r2, [pc, #164]	; (8001734 <RCC_GetClocksFreq+0x158>)
 800168e:	697b      	ldr	r3, [r7, #20]
 8001690:	4413      	add	r3, r2
 8001692:	781b      	ldrb	r3, [r3, #0]
 8001694:	b2db      	uxtb	r3, r3
 8001696:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681a      	ldr	r2, [r3, #0]
 800169c:	68bb      	ldr	r3, [r7, #8]
 800169e:	40da      	lsrs	r2, r3
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	605a      	str	r2, [r3, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 80016a4:	4b20      	ldr	r3, [pc, #128]	; (8001728 <RCC_GetClocksFreq+0x14c>)
 80016a6:	685b      	ldr	r3, [r3, #4]
 80016a8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80016ac:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 8;
 80016ae:	697b      	ldr	r3, [r7, #20]
 80016b0:	0a1b      	lsrs	r3, r3, #8
 80016b2:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 80016b4:	4a1f      	ldr	r2, [pc, #124]	; (8001734 <RCC_GetClocksFreq+0x158>)
 80016b6:	697b      	ldr	r3, [r7, #20]
 80016b8:	4413      	add	r3, r2
 80016ba:	781b      	ldrb	r3, [r3, #0]
 80016bc:	b2db      	uxtb	r3, r3
 80016be:	60bb      	str	r3, [r7, #8]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	685a      	ldr	r2, [r3, #4]
 80016c4:	68bb      	ldr	r3, [r7, #8]
 80016c6:	40da      	lsrs	r2, r3
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	609a      	str	r2, [r3, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 80016cc:	4b16      	ldr	r3, [pc, #88]	; (8001728 <RCC_GetClocksFreq+0x14c>)
 80016ce:	685b      	ldr	r3, [r3, #4]
 80016d0:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80016d4:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 11;
 80016d6:	697b      	ldr	r3, [r7, #20]
 80016d8:	0adb      	lsrs	r3, r3, #11
 80016da:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 80016dc:	4a15      	ldr	r2, [pc, #84]	; (8001734 <RCC_GetClocksFreq+0x158>)
 80016de:	697b      	ldr	r3, [r7, #20]
 80016e0:	4413      	add	r3, r2
 80016e2:	781b      	ldrb	r3, [r3, #0]
 80016e4:	b2db      	uxtb	r3, r3
 80016e6:	60bb      	str	r3, [r7, #8]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	685a      	ldr	r2, [r3, #4]
 80016ec:	68bb      	ldr	r3, [r7, #8]
 80016ee:	40da      	lsrs	r2, r3
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	60da      	str	r2, [r3, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 80016f4:	4b0c      	ldr	r3, [pc, #48]	; (8001728 <RCC_GetClocksFreq+0x14c>)
 80016f6:	685b      	ldr	r3, [r3, #4]
 80016f8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80016fc:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 14;
 80016fe:	697b      	ldr	r3, [r7, #20]
 8001700:	0b9b      	lsrs	r3, r3, #14
 8001702:	617b      	str	r3, [r7, #20]
  presc = ADCPrescTable[tmp];
 8001704:	4a0c      	ldr	r2, [pc, #48]	; (8001738 <RCC_GetClocksFreq+0x15c>)
 8001706:	697b      	ldr	r3, [r7, #20]
 8001708:	4413      	add	r3, r2
 800170a:	781b      	ldrb	r3, [r3, #0]
 800170c:	b2db      	uxtb	r3, r3
 800170e:	60bb      	str	r3, [r7, #8]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	68da      	ldr	r2, [r3, #12]
 8001714:	68bb      	ldr	r3, [r7, #8]
 8001716:	fbb2 f2f3 	udiv	r2, r2, r3
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	611a      	str	r2, [r3, #16]
}
 800171e:	bf00      	nop
 8001720:	371c      	adds	r7, #28
 8001722:	46bd      	mov	sp, r7
 8001724:	bc80      	pop	{r7}
 8001726:	4770      	bx	lr
 8001728:	40021000 	.word	0x40021000
 800172c:	007a1200 	.word	0x007a1200
 8001730:	003d0900 	.word	0x003d0900
 8001734:	20000200 	.word	0x20000200
 8001738:	20000210 	.word	0x20000210

0800173c <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 800173c:	b480      	push	{r7}
 800173e:	b083      	sub	sp, #12
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
 8001744:	460b      	mov	r3, r1
 8001746:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001748:	78fb      	ldrb	r3, [r7, #3]
 800174a:	2b00      	cmp	r3, #0
 800174c:	d006      	beq.n	800175c <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 800174e:	4b09      	ldr	r3, [pc, #36]	; (8001774 <RCC_AHBPeriphClockCmd+0x38>)
 8001750:	695a      	ldr	r2, [r3, #20]
 8001752:	4908      	ldr	r1, [pc, #32]	; (8001774 <RCC_AHBPeriphClockCmd+0x38>)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	4313      	orrs	r3, r2
 8001758:	614b      	str	r3, [r1, #20]
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
  }
}
 800175a:	e006      	b.n	800176a <RCC_AHBPeriphClockCmd+0x2e>
    RCC->AHBENR &= ~RCC_AHBPeriph;
 800175c:	4b05      	ldr	r3, [pc, #20]	; (8001774 <RCC_AHBPeriphClockCmd+0x38>)
 800175e:	695a      	ldr	r2, [r3, #20]
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	43db      	mvns	r3, r3
 8001764:	4903      	ldr	r1, [pc, #12]	; (8001774 <RCC_AHBPeriphClockCmd+0x38>)
 8001766:	4013      	ands	r3, r2
 8001768:	614b      	str	r3, [r1, #20]
}
 800176a:	bf00      	nop
 800176c:	370c      	adds	r7, #12
 800176e:	46bd      	mov	sp, r7
 8001770:	bc80      	pop	{r7}
 8001772:	4770      	bx	lr
 8001774:	40021000 	.word	0x40021000

08001778 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001778:	b480      	push	{r7}
 800177a:	b083      	sub	sp, #12
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
 8001780:	460b      	mov	r3, r1
 8001782:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001784:	78fb      	ldrb	r3, [r7, #3]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d006      	beq.n	8001798 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800178a:	4b09      	ldr	r3, [pc, #36]	; (80017b0 <RCC_APB2PeriphClockCmd+0x38>)
 800178c:	699a      	ldr	r2, [r3, #24]
 800178e:	4908      	ldr	r1, [pc, #32]	; (80017b0 <RCC_APB2PeriphClockCmd+0x38>)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	4313      	orrs	r3, r2
 8001794:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8001796:	e006      	b.n	80017a6 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8001798:	4b05      	ldr	r3, [pc, #20]	; (80017b0 <RCC_APB2PeriphClockCmd+0x38>)
 800179a:	699a      	ldr	r2, [r3, #24]
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	43db      	mvns	r3, r3
 80017a0:	4903      	ldr	r1, [pc, #12]	; (80017b0 <RCC_APB2PeriphClockCmd+0x38>)
 80017a2:	4013      	ands	r3, r2
 80017a4:	618b      	str	r3, [r1, #24]
}
 80017a6:	bf00      	nop
 80017a8:	370c      	adds	r7, #12
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bc80      	pop	{r7}
 80017ae:	4770      	bx	lr
 80017b0:	40021000 	.word	0x40021000

080017b4 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80017b4:	b480      	push	{r7}
 80017b6:	b083      	sub	sp, #12
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
 80017bc:	460b      	mov	r3, r1
 80017be:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80017c0:	78fb      	ldrb	r3, [r7, #3]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d006      	beq.n	80017d4 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80017c6:	4b09      	ldr	r3, [pc, #36]	; (80017ec <RCC_APB1PeriphClockCmd+0x38>)
 80017c8:	69da      	ldr	r2, [r3, #28]
 80017ca:	4908      	ldr	r1, [pc, #32]	; (80017ec <RCC_APB1PeriphClockCmd+0x38>)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	4313      	orrs	r3, r2
 80017d0:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 80017d2:	e006      	b.n	80017e2 <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80017d4:	4b05      	ldr	r3, [pc, #20]	; (80017ec <RCC_APB1PeriphClockCmd+0x38>)
 80017d6:	69da      	ldr	r2, [r3, #28]
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	43db      	mvns	r3, r3
 80017dc:	4903      	ldr	r1, [pc, #12]	; (80017ec <RCC_APB1PeriphClockCmd+0x38>)
 80017de:	4013      	ands	r3, r2
 80017e0:	61cb      	str	r3, [r1, #28]
}
 80017e2:	bf00      	nop
 80017e4:	370c      	adds	r7, #12
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bc80      	pop	{r7}
 80017ea:	4770      	bx	lr
 80017ec:	40021000 	.word	0x40021000

080017f0 <RCC_GetFlagStatus>:
  *     @arg RCC_FLAG_LPWRRST: Low Power reset
  *   
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
 80017f0:	b480      	push	{r7}
 80017f2:	b087      	sub	sp, #28
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	4603      	mov	r3, r0
 80017f8:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 80017fa:	2300      	movs	r3, #0
 80017fc:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
 80017fe:	2300      	movs	r3, #0
 8001800:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
 8001802:	2300      	movs	r3, #0
 8001804:	74fb      	strb	r3, [r7, #19]
  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8001806:	79fb      	ldrb	r3, [r7, #7]
 8001808:	095b      	lsrs	r3, r3, #5
 800180a:	b2db      	uxtb	r3, r3
 800180c:	60fb      	str	r3, [r7, #12]
  if (tmp == 1)               /* The flag to check is in CR register */
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	2b01      	cmp	r3, #1
 8001812:	d103      	bne.n	800181c <RCC_GetFlagStatus+0x2c>
  {
    statusreg = RCC->CR;
 8001814:	4b12      	ldr	r3, [pc, #72]	; (8001860 <RCC_GetFlagStatus+0x70>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	617b      	str	r3, [r7, #20]
 800181a:	e009      	b.n	8001830 <RCC_GetFlagStatus+0x40>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	2b02      	cmp	r3, #2
 8001820:	d103      	bne.n	800182a <RCC_GetFlagStatus+0x3a>
  {
    statusreg = RCC->BDCR;
 8001822:	4b0f      	ldr	r3, [pc, #60]	; (8001860 <RCC_GetFlagStatus+0x70>)
 8001824:	6a1b      	ldr	r3, [r3, #32]
 8001826:	617b      	str	r3, [r7, #20]
 8001828:	e002      	b.n	8001830 <RCC_GetFlagStatus+0x40>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 800182a:	4b0d      	ldr	r3, [pc, #52]	; (8001860 <RCC_GetFlagStatus+0x70>)
 800182c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800182e:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;
 8001830:	79fb      	ldrb	r3, [r7, #7]
 8001832:	f003 031f 	and.w	r3, r3, #31
 8001836:	60fb      	str	r3, [r7, #12]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8001838:	697a      	ldr	r2, [r7, #20]
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	fa22 f303 	lsr.w	r3, r2, r3
 8001840:	f003 0301 	and.w	r3, r3, #1
 8001844:	2b00      	cmp	r3, #0
 8001846:	d002      	beq.n	800184e <RCC_GetFlagStatus+0x5e>
  {
    bitstatus = SET;
 8001848:	2301      	movs	r3, #1
 800184a:	74fb      	strb	r3, [r7, #19]
 800184c:	e001      	b.n	8001852 <RCC_GetFlagStatus+0x62>
  }
  else
  {
    bitstatus = RESET;
 800184e:	2300      	movs	r3, #0
 8001850:	74fb      	strb	r3, [r7, #19]
  }

  /* Return the flag status */
  return bitstatus;
 8001852:	7cfb      	ldrb	r3, [r7, #19]
}
 8001854:	4618      	mov	r0, r3
 8001856:	371c      	adds	r7, #28
 8001858:	46bd      	mov	sp, r7
 800185a:	bc80      	pop	{r7}
 800185c:	4770      	bx	lr
 800185e:	bf00      	nop
 8001860:	40021000 	.word	0x40021000

08001864 <USART_Init>:
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b08c      	sub	sp, #48	; 0x30
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
 800186c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 800186e:	2300      	movs	r3, #0
 8001870:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001872:	2300      	movs	r3, #0
 8001874:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t integerdivider = 0x00;
 8001876:	2300      	movs	r3, #0
 8001878:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t fractionaldivider = 0x00;
 800187a:	2300      	movs	r3, #0
 800187c:	623b      	str	r3, [r7, #32]
  uint32_t usartxbase = 0;
 800187e:	2300      	movs	r3, #0
 8001880:	61fb      	str	r3, [r7, #28]
  if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }

  usartxbase = (uint32_t)USARTx;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	61fb      	str	r3, [r7, #28]

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	8a1b      	ldrh	r3, [r3, #16]
 800188a:	b29b      	uxth	r3, r3
 800188c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 800188e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001890:	f64c 73ff 	movw	r3, #53247	; 0xcfff
 8001894:	4013      	ands	r3, r2
 8001896:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	88db      	ldrh	r3, [r3, #6]
 800189c:	461a      	mov	r2, r3
 800189e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018a0:	4313      	orrs	r3, r2
 80018a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 80018a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018a6:	b29a      	uxth	r2, r3
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	899b      	ldrh	r3, [r3, #12]
 80018b0:	b29b      	uxth	r3, r3
 80018b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 80018b4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80018b6:	f64e 13f3 	movw	r3, #59891	; 0xe9f3
 80018ba:	4013      	ands	r3, r2
 80018bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80018be:	683b      	ldr	r3, [r7, #0]
 80018c0:	889a      	ldrh	r2, [r3, #4]
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	891b      	ldrh	r3, [r3, #8]
 80018c6:	4313      	orrs	r3, r2
 80018c8:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 80018ca:	683b      	ldr	r3, [r7, #0]
 80018cc:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80018ce:	4313      	orrs	r3, r2
 80018d0:	b29b      	uxth	r3, r3
 80018d2:	461a      	mov	r2, r3
 80018d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018d6:	4313      	orrs	r3, r2
 80018d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 80018da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018dc:	b29a      	uxth	r2, r3
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	8a9b      	ldrh	r3, [r3, #20]
 80018e6:	b29b      	uxth	r3, r3
 80018e8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 80018ea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80018ec:	f64f 43ff 	movw	r3, #64767	; 0xfcff
 80018f0:	4013      	ands	r3, r2
 80018f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	899b      	ldrh	r3, [r3, #12]
 80018f8:	461a      	mov	r2, r3
 80018fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018fc:	4313      	orrs	r3, r2
 80018fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8001900:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001902:	b29a      	uxth	r2, r3
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8001908:	f107 0308 	add.w	r3, r7, #8
 800190c:	4618      	mov	r0, r3
 800190e:	f7ff fe65 	bl	80015dc <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 8001912:	69fb      	ldr	r3, [r7, #28]
 8001914:	4a2e      	ldr	r2, [pc, #184]	; (80019d0 <USART_Init+0x16c>)
 8001916:	4293      	cmp	r3, r2
 8001918:	d102      	bne.n	8001920 <USART_Init+0xbc>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 800191a:	697b      	ldr	r3, [r7, #20]
 800191c:	62bb      	str	r3, [r7, #40]	; 0x28
 800191e:	e001      	b.n	8001924 <USART_Init+0xc0>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8001920:	693b      	ldr	r3, [r7, #16]
 8001922:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	899b      	ldrh	r3, [r3, #12]
 8001928:	b29b      	uxth	r3, r3
 800192a:	b21b      	sxth	r3, r3
 800192c:	2b00      	cmp	r3, #0
 800192e:	da0c      	bge.n	800194a <USART_Init+0xe6>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8001930:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001932:	4613      	mov	r3, r2
 8001934:	009b      	lsls	r3, r3, #2
 8001936:	4413      	add	r3, r2
 8001938:	009a      	lsls	r2, r3, #2
 800193a:	441a      	add	r2, r3
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	005b      	lsls	r3, r3, #1
 8001942:	fbb2 f3f3 	udiv	r3, r2, r3
 8001946:	627b      	str	r3, [r7, #36]	; 0x24
 8001948:	e00b      	b.n	8001962 <USART_Init+0xfe>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 800194a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800194c:	4613      	mov	r3, r2
 800194e:	009b      	lsls	r3, r3, #2
 8001950:	4413      	add	r3, r2
 8001952:	009a      	lsls	r2, r3, #2
 8001954:	441a      	add	r2, r3
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	009b      	lsls	r3, r3, #2
 800195c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001960:	627b      	str	r3, [r7, #36]	; 0x24
  }
  tmpreg = (integerdivider / 100) << 4;
 8001962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001964:	4a1b      	ldr	r2, [pc, #108]	; (80019d4 <USART_Init+0x170>)
 8001966:	fba2 2303 	umull	r2, r3, r2, r3
 800196a:	095b      	lsrs	r3, r3, #5
 800196c:	011b      	lsls	r3, r3, #4
 800196e:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8001970:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001972:	091b      	lsrs	r3, r3, #4
 8001974:	2264      	movs	r2, #100	; 0x64
 8001976:	fb02 f303 	mul.w	r3, r2, r3
 800197a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800197c:	1ad3      	subs	r3, r2, r3
 800197e:	623b      	str	r3, [r7, #32]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	899b      	ldrh	r3, [r3, #12]
 8001984:	b29b      	uxth	r3, r3
 8001986:	b21b      	sxth	r3, r3
 8001988:	2b00      	cmp	r3, #0
 800198a:	da0c      	bge.n	80019a6 <USART_Init+0x142>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 800198c:	6a3b      	ldr	r3, [r7, #32]
 800198e:	00db      	lsls	r3, r3, #3
 8001990:	3332      	adds	r3, #50	; 0x32
 8001992:	4a10      	ldr	r2, [pc, #64]	; (80019d4 <USART_Init+0x170>)
 8001994:	fba2 2303 	umull	r2, r3, r2, r3
 8001998:	095b      	lsrs	r3, r3, #5
 800199a:	f003 0307 	and.w	r3, r3, #7
 800199e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80019a0:	4313      	orrs	r3, r2
 80019a2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80019a4:	e00b      	b.n	80019be <USART_Init+0x15a>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 80019a6:	6a3b      	ldr	r3, [r7, #32]
 80019a8:	011b      	lsls	r3, r3, #4
 80019aa:	3332      	adds	r3, #50	; 0x32
 80019ac:	4a09      	ldr	r2, [pc, #36]	; (80019d4 <USART_Init+0x170>)
 80019ae:	fba2 2303 	umull	r2, r3, r2, r3
 80019b2:	095b      	lsrs	r3, r3, #5
 80019b4:	f003 030f 	and.w	r3, r3, #15
 80019b8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80019ba:	4313      	orrs	r3, r2
 80019bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 80019be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019c0:	b29a      	uxth	r2, r3
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	811a      	strh	r2, [r3, #8]
}
 80019c6:	bf00      	nop
 80019c8:	3730      	adds	r7, #48	; 0x30
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}
 80019ce:	bf00      	nop
 80019d0:	40013800 	.word	0x40013800
 80019d4:	51eb851f 	.word	0x51eb851f

080019d8 <USART_ClockInit>:
  *         USART peripheral.  
  * @note The Smart Card and Synchronous modes are not available for UART4 and UART5.
  * @retval None
  */
void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 80019d8:	b480      	push	{r7}
 80019da:	b085      	sub	sp, #20
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
 80019e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00;
 80019e2:	2300      	movs	r3, #0
 80019e4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	8a1b      	ldrh	r3, [r3, #16]
 80019ea:	b29b      	uxth	r3, r3
 80019ec:	60fb      	str	r3, [r7, #12]
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
 80019ee:	68fa      	ldr	r2, [r7, #12]
 80019f0:	f24f 03ff 	movw	r3, #61695	; 0xf0ff
 80019f4:	4013      	ands	r3, r2
 80019f6:	60fb      	str	r3, [r7, #12]
  /* Configure the USART Clock, CPOL, CPHA and LastBit ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	881a      	ldrh	r2, [r3, #0]
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	885b      	ldrh	r3, [r3, #2]
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8001a00:	4313      	orrs	r3, r2
 8001a02:	b29a      	uxth	r2, r3
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	889b      	ldrh	r3, [r3, #4]
 8001a08:	4313      	orrs	r3, r2
 8001a0a:	b29a      	uxth	r2, r3
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	88db      	ldrh	r3, [r3, #6]
 8001a10:	4313      	orrs	r3, r2
 8001a12:	b29b      	uxth	r3, r3
 8001a14:	461a      	mov	r2, r3
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	4313      	orrs	r3, r2
 8001a1a:	60fb      	str	r3, [r7, #12]
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	b29a      	uxth	r2, r3
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	821a      	strh	r2, [r3, #16]
}
 8001a24:	bf00      	nop
 8001a26:	3714      	adds	r7, #20
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bc80      	pop	{r7}
 8001a2c:	4770      	bx	lr

08001a2e <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8001a2e:	b480      	push	{r7}
 8001a30:	b083      	sub	sp, #12
 8001a32:	af00      	add	r7, sp, #0
 8001a34:	6078      	str	r0, [r7, #4]
 8001a36:	460b      	mov	r3, r1
 8001a38:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001a3a:	78fb      	ldrb	r3, [r7, #3]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d008      	beq.n	8001a52 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	899b      	ldrh	r3, [r3, #12]
 8001a44:	b29b      	uxth	r3, r3
 8001a46:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001a4a:	b29a      	uxth	r2, r3
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
  }
}
 8001a50:	e007      	b.n	8001a62 <USART_Cmd+0x34>
    USARTx->CR1 &= CR1_UE_Reset;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	899b      	ldrh	r3, [r3, #12]
 8001a56:	b29b      	uxth	r3, r3
 8001a58:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001a5c:	b29a      	uxth	r2, r3
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	819a      	strh	r2, [r3, #12]
}
 8001a62:	bf00      	nop
 8001a64:	370c      	adds	r7, #12
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bc80      	pop	{r7}
 8001a6a:	4770      	bx	lr

08001a6c <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b087      	sub	sp, #28
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
 8001a74:	460b      	mov	r3, r1
 8001a76:	807b      	strh	r3, [r7, #2]
 8001a78:	4613      	mov	r3, r2
 8001a7a:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	613b      	str	r3, [r7, #16]
 8001a80:	2300      	movs	r3, #0
 8001a82:	60fb      	str	r3, [r7, #12]
 8001a84:	2300      	movs	r3, #0
 8001a86:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  usartxbase = (uint32_t)USARTx;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8001a90:	887b      	ldrh	r3, [r7, #2]
 8001a92:	b2db      	uxtb	r3, r3
 8001a94:	095b      	lsrs	r3, r3, #5
 8001a96:	b2db      	uxtb	r3, r3
 8001a98:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
 8001a9a:	887b      	ldrh	r3, [r7, #2]
 8001a9c:	f003 031f 	and.w	r3, r3, #31
 8001aa0:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8001aa2:	2201      	movs	r2, #1
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8001aaa:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8001aac:	693b      	ldr	r3, [r7, #16]
 8001aae:	2b01      	cmp	r3, #1
 8001ab0:	d103      	bne.n	8001aba <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 8001ab2:	697b      	ldr	r3, [r7, #20]
 8001ab4:	330c      	adds	r3, #12
 8001ab6:	617b      	str	r3, [r7, #20]
 8001ab8:	e009      	b.n	8001ace <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8001aba:	693b      	ldr	r3, [r7, #16]
 8001abc:	2b02      	cmp	r3, #2
 8001abe:	d103      	bne.n	8001ac8 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8001ac0:	697b      	ldr	r3, [r7, #20]
 8001ac2:	3310      	adds	r3, #16
 8001ac4:	617b      	str	r3, [r7, #20]
 8001ac6:	e002      	b.n	8001ace <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8001ac8:	697b      	ldr	r3, [r7, #20]
 8001aca:	3314      	adds	r3, #20
 8001acc:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8001ace:	787b      	ldrb	r3, [r7, #1]
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d006      	beq.n	8001ae2 <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8001ad4:	697b      	ldr	r3, [r7, #20]
 8001ad6:	6819      	ldr	r1, [r3, #0]
 8001ad8:	697b      	ldr	r3, [r7, #20]
 8001ada:	68ba      	ldr	r2, [r7, #8]
 8001adc:	430a      	orrs	r2, r1
 8001ade:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8001ae0:	e006      	b.n	8001af0 <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8001ae2:	697b      	ldr	r3, [r7, #20]
 8001ae4:	6819      	ldr	r1, [r3, #0]
 8001ae6:	68bb      	ldr	r3, [r7, #8]
 8001ae8:	43da      	mvns	r2, r3
 8001aea:	697b      	ldr	r3, [r7, #20]
 8001aec:	400a      	ands	r2, r1
 8001aee:	601a      	str	r2, [r3, #0]
}
 8001af0:	bf00      	nop
 8001af2:	371c      	adds	r7, #28
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bc80      	pop	{r7}
 8001af8:	4770      	bx	lr

08001afa <USART_DMACmd>:
  * @note The DMA mode is not available for UART5 except in the STM32
  *       High density value line devices(STM32F10X_HD_VL).  
  * @retval None
  */
void USART_DMACmd(USART_TypeDef* USARTx, uint16_t USART_DMAReq, FunctionalState NewState)
{
 8001afa:	b480      	push	{r7}
 8001afc:	b083      	sub	sp, #12
 8001afe:	af00      	add	r7, sp, #0
 8001b00:	6078      	str	r0, [r7, #4]
 8001b02:	460b      	mov	r3, r1
 8001b04:	807b      	strh	r3, [r7, #2]
 8001b06:	4613      	mov	r3, r2
 8001b08:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  if (NewState != DISABLE)
 8001b0a:	787b      	ldrb	r3, [r7, #1]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d008      	beq.n	8001b22 <USART_DMACmd+0x28>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	8a9b      	ldrh	r3, [r3, #20]
 8001b14:	b29a      	uxth	r2, r3
 8001b16:	887b      	ldrh	r3, [r7, #2]
 8001b18:	4313      	orrs	r3, r2
 8001b1a:	b29a      	uxth	r2, r3
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	829a      	strh	r2, [r3, #20]
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
  }
}
 8001b20:	e009      	b.n	8001b36 <USART_DMACmd+0x3c>
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	8a9b      	ldrh	r3, [r3, #20]
 8001b26:	b29a      	uxth	r2, r3
 8001b28:	887b      	ldrh	r3, [r7, #2]
 8001b2a:	43db      	mvns	r3, r3
 8001b2c:	b29b      	uxth	r3, r3
 8001b2e:	4013      	ands	r3, r2
 8001b30:	b29a      	uxth	r2, r3
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	829a      	strh	r2, [r3, #20]
}
 8001b36:	bf00      	nop
 8001b38:	370c      	adds	r7, #12
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bc80      	pop	{r7}
 8001b3e:	4770      	bx	lr

08001b40 <USART_ReceiveData>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8001b40:	b480      	push	{r7}
 8001b42:	b083      	sub	sp, #12
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	889b      	ldrh	r3, [r3, #4]
 8001b4c:	b29b      	uxth	r3, r3
 8001b4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001b52:	b29b      	uxth	r3, r3
}
 8001b54:	4618      	mov	r0, r3
 8001b56:	370c      	adds	r7, #12
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bc80      	pop	{r7}
 8001b5c:	4770      	bx	lr

08001b5e <USART_GetFlagStatus>:
  *     @arg USART_FLAG_FE:   Framing Error flag
  *     @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8001b5e:	b480      	push	{r7}
 8001b60:	b085      	sub	sp, #20
 8001b62:	af00      	add	r7, sp, #0
 8001b64:	6078      	str	r0, [r7, #4]
 8001b66:	460b      	mov	r3, r1
 8001b68:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }  
  
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	881b      	ldrh	r3, [r3, #0]
 8001b72:	b29a      	uxth	r2, r3
 8001b74:	887b      	ldrh	r3, [r7, #2]
 8001b76:	4013      	ands	r3, r2
 8001b78:	b29b      	uxth	r3, r3
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d002      	beq.n	8001b84 <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 8001b7e:	2301      	movs	r3, #1
 8001b80:	73fb      	strb	r3, [r7, #15]
 8001b82:	e001      	b.n	8001b88 <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 8001b84:	2300      	movs	r3, #0
 8001b86:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001b88:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	3714      	adds	r7, #20
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bc80      	pop	{r7}
 8001b92:	4770      	bx	lr

08001b94 <USART_GetITStatus>:
  *     @arg USART_IT_FE:   Framing Error interrupt
  *     @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8001b94:	b480      	push	{r7}
 8001b96:	b087      	sub	sp, #28
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
 8001b9c:	460b      	mov	r3, r1
 8001b9e:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	60fb      	str	r3, [r7, #12]
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	617b      	str	r3, [r7, #20]
 8001ba8:	2300      	movs	r3, #0
 8001baa:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8001bac:	2300      	movs	r3, #0
 8001bae:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8001bb0:	887b      	ldrh	r3, [r7, #2]
 8001bb2:	b2db      	uxtb	r3, r3
 8001bb4:	095b      	lsrs	r3, r3, #5
 8001bb6:	b2db      	uxtb	r3, r3
 8001bb8:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
 8001bba:	887b      	ldrh	r3, [r7, #2]
 8001bbc:	f003 031f 	and.w	r3, r3, #31
 8001bc0:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8001bc2:	2201      	movs	r2, #1
 8001bc4:	697b      	ldr	r3, [r7, #20]
 8001bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bca:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8001bcc:	68bb      	ldr	r3, [r7, #8]
 8001bce:	2b01      	cmp	r3, #1
 8001bd0:	d107      	bne.n	8001be2 <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	899b      	ldrh	r3, [r3, #12]
 8001bd6:	b29b      	uxth	r3, r3
 8001bd8:	461a      	mov	r2, r3
 8001bda:	697b      	ldr	r3, [r7, #20]
 8001bdc:	4013      	ands	r3, r2
 8001bde:	617b      	str	r3, [r7, #20]
 8001be0:	e011      	b.n	8001c06 <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8001be2:	68bb      	ldr	r3, [r7, #8]
 8001be4:	2b02      	cmp	r3, #2
 8001be6:	d107      	bne.n	8001bf8 <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	8a1b      	ldrh	r3, [r3, #16]
 8001bec:	b29b      	uxth	r3, r3
 8001bee:	461a      	mov	r2, r3
 8001bf0:	697b      	ldr	r3, [r7, #20]
 8001bf2:	4013      	ands	r3, r2
 8001bf4:	617b      	str	r3, [r7, #20]
 8001bf6:	e006      	b.n	8001c06 <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	8a9b      	ldrh	r3, [r3, #20]
 8001bfc:	b29b      	uxth	r3, r3
 8001bfe:	461a      	mov	r2, r3
 8001c00:	697b      	ldr	r3, [r7, #20]
 8001c02:	4013      	ands	r3, r2
 8001c04:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 8001c06:	887b      	ldrh	r3, [r7, #2]
 8001c08:	0a1b      	lsrs	r3, r3, #8
 8001c0a:	b29b      	uxth	r3, r3
 8001c0c:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8001c0e:	2201      	movs	r2, #1
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	fa02 f303 	lsl.w	r3, r2, r3
 8001c16:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	881b      	ldrh	r3, [r3, #0]
 8001c1c:	b29b      	uxth	r3, r3
 8001c1e:	461a      	mov	r2, r3
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	4013      	ands	r3, r2
 8001c24:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8001c26:	697b      	ldr	r3, [r7, #20]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d005      	beq.n	8001c38 <USART_GetITStatus+0xa4>
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d002      	beq.n	8001c38 <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 8001c32:	2301      	movs	r3, #1
 8001c34:	74fb      	strb	r3, [r7, #19]
 8001c36:	e001      	b.n	8001c3c <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8001c3c:	7cfb      	ldrb	r3, [r7, #19]
}
 8001c3e:	4618      	mov	r0, r3
 8001c40:	371c      	adds	r7, #28
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bc80      	pop	{r7}
 8001c46:	4770      	bx	lr

08001c48 <USART_ClearITPendingBit>:
  *   - TXE pending bit is cleared only by a write to the USART_DR register 
  *     (USART_SendData()).
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b085      	sub	sp, #20
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
 8001c50:	460b      	mov	r3, r1
 8001c52:	807b      	strh	r3, [r7, #2]
  uint16_t bitpos = 0x00, itmask = 0x00;
 8001c54:	2300      	movs	r3, #0
 8001c56:	81fb      	strh	r3, [r7, #14]
 8001c58:	2300      	movs	r3, #0
 8001c5a:	81bb      	strh	r3, [r7, #12]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  bitpos = USART_IT >> 0x08;
 8001c5c:	887b      	ldrh	r3, [r7, #2]
 8001c5e:	0a1b      	lsrs	r3, r3, #8
 8001c60:	81fb      	strh	r3, [r7, #14]
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 8001c62:	89fb      	ldrh	r3, [r7, #14]
 8001c64:	2201      	movs	r2, #1
 8001c66:	fa02 f303 	lsl.w	r3, r2, r3
 8001c6a:	81bb      	strh	r3, [r7, #12]
  USARTx->SR = (uint16_t)~itmask;
 8001c6c:	89bb      	ldrh	r3, [r7, #12]
 8001c6e:	43db      	mvns	r3, r3
 8001c70:	b29a      	uxth	r2, r3
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	801a      	strh	r2, [r3, #0]
}
 8001c76:	bf00      	nop
 8001c78:	3714      	adds	r7, #20
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bc80      	pop	{r7}
 8001c7e:	4770      	bx	lr

08001c80 <main>:
**  Abstract: main program
**
**===========================================================================
*/
int main(void)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b086      	sub	sp, #24
 8001c84:	af00      	add	r7, sp, #0
  uint16_t size=-1;
 8001c86:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c8a:	82fb      	strh	r3, [r7, #22]
  uint8_t buf_rc[20];

  hw_board_init();
 8001c8c:	f7fe fbae 	bl	80003ec <hw_board_init>
  hw_uart_init();
 8001c90:	f7fe ff6a 	bl	8000b68 <hw_uart_init>
  hw_gpio_init();
 8001c94:	f7fe fbf4 	bl	8000480 <hw_gpio_init>
  /* TODO - Add your application code here */

  /* Infinite loop */
  while (1)
  {
      if(uart_getflag(USART1, UART_FLAG_RC))
 8001c98:	2103      	movs	r1, #3
 8001c9a:	480c      	ldr	r0, [pc, #48]	; (8001ccc <main+0x4c>)
 8001c9c:	f7fe fe44 	bl	8000928 <uart_getflag>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d0f8      	beq.n	8001c98 <main+0x18>
      {
	  size = uart_read(USART1, buf_rc, 1);
 8001ca6:	463b      	mov	r3, r7
 8001ca8:	2201      	movs	r2, #1
 8001caa:	4619      	mov	r1, r3
 8001cac:	4807      	ldr	r0, [pc, #28]	; (8001ccc <main+0x4c>)
 8001cae:	f7fe fea5 	bl	80009fc <uart_read>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	82fb      	strh	r3, [r7, #22]
	  uart_write(USART1, buf_rc, 1);
 8001cb6:	463b      	mov	r3, r7
 8001cb8:	2201      	movs	r2, #1
 8001cba:	4619      	mov	r1, r3
 8001cbc:	4803      	ldr	r0, [pc, #12]	; (8001ccc <main+0x4c>)
 8001cbe:	f7fe feff 	bl	8000ac0 <uart_write>
	  uart_clearflag(USART1, UART_FLAG_RC);
 8001cc2:	2103      	movs	r1, #3
 8001cc4:	4801      	ldr	r0, [pc, #4]	; (8001ccc <main+0x4c>)
 8001cc6:	f7fe fe6b 	bl	80009a0 <uart_clearflag>
      if(uart_getflag(USART1, UART_FLAG_RC))
 8001cca:	e7e5      	b.n	8001c98 <main+0x18>
 8001ccc:	40013800 	.word	0x40013800

08001cd0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001cd0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001d08 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001cd4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001cd6:	e003      	b.n	8001ce0 <LoopCopyDataInit>

08001cd8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001cd8:	4b0c      	ldr	r3, [pc, #48]	; (8001d0c <LoopFillZerobss+0x18>)
	ldr	r3, [r3, r1]
 8001cda:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001cdc:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001cde:	3104      	adds	r1, #4

08001ce0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001ce0:	480b      	ldr	r0, [pc, #44]	; (8001d10 <LoopFillZerobss+0x1c>)
	ldr	r3, =_edata
 8001ce2:	4b0c      	ldr	r3, [pc, #48]	; (8001d14 <LoopFillZerobss+0x20>)
	adds	r2, r0, r1
 8001ce4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001ce6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001ce8:	d3f6      	bcc.n	8001cd8 <CopyDataInit>
	ldr	r2, =_sbss
 8001cea:	4a0b      	ldr	r2, [pc, #44]	; (8001d18 <LoopFillZerobss+0x24>)
	b	LoopFillZerobss
 8001cec:	e002      	b.n	8001cf4 <LoopFillZerobss>

08001cee <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001cee:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001cf0:	f842 3b04 	str.w	r3, [r2], #4

08001cf4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001cf4:	4b09      	ldr	r3, [pc, #36]	; (8001d1c <LoopFillZerobss+0x28>)
	cmp	r2, r3
 8001cf6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001cf8:	d3f9      	bcc.n	8001cee <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001cfa:	f000 f83d 	bl	8001d78 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001cfe:	f000 f8f5 	bl	8001eec <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001d02:	f7ff ffbd 	bl	8001c80 <main>
	bx	lr
 8001d06:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001d08:	20005000 	.word	0x20005000
	ldr	r3, =_sidata
 8001d0c:	08002064 	.word	0x08002064
	ldr	r0, =_sdata
 8001d10:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001d14:	20000644 	.word	0x20000644
	ldr	r2, =_sbss
 8001d18:	20000644 	.word	0x20000644
	ldr	r3, = _ebss
 8001d1c:	2000068c 	.word	0x2000068c

08001d20 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001d20:	e7fe      	b.n	8001d20 <ADC1_2_IRQHandler>

08001d22 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8001d22:	b480      	push	{r7}
 8001d24:	af00      	add	r7, sp, #0
}
 8001d26:	bf00      	nop
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bc80      	pop	{r7}
 8001d2c:	4770      	bx	lr

08001d2e <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8001d2e:	b480      	push	{r7}
 8001d30:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8001d32:	e7fe      	b.n	8001d32 <HardFault_Handler+0x4>

08001d34 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8001d34:	b480      	push	{r7}
 8001d36:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8001d38:	e7fe      	b.n	8001d38 <MemManage_Handler+0x4>

08001d3a <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8001d3a:	b480      	push	{r7}
 8001d3c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8001d3e:	e7fe      	b.n	8001d3e <BusFault_Handler+0x4>

08001d40 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8001d40:	b480      	push	{r7}
 8001d42:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8001d44:	e7fe      	b.n	8001d44 <UsageFault_Handler+0x4>

08001d46 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8001d46:	b480      	push	{r7}
 8001d48:	af00      	add	r7, sp, #0
}
 8001d4a:	bf00      	nop
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bc80      	pop	{r7}
 8001d50:	4770      	bx	lr

08001d52 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8001d52:	b480      	push	{r7}
 8001d54:	af00      	add	r7, sp, #0
}
 8001d56:	bf00      	nop
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bc80      	pop	{r7}
 8001d5c:	4770      	bx	lr

08001d5e <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8001d5e:	b480      	push	{r7}
 8001d60:	af00      	add	r7, sp, #0
}
 8001d62:	bf00      	nop
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bc80      	pop	{r7}
 8001d68:	4770      	bx	lr

08001d6a <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8001d6a:	b480      	push	{r7}
 8001d6c:	af00      	add	r7, sp, #0
}
 8001d6e:	bf00      	nop
 8001d70:	46bd      	mov	sp, r7
 8001d72:	bc80      	pop	{r7}
 8001d74:	4770      	bx	lr
	...

08001d78 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001d7c:	4b15      	ldr	r3, [pc, #84]	; (8001dd4 <SystemInit+0x5c>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a14      	ldr	r2, [pc, #80]	; (8001dd4 <SystemInit+0x5c>)
 8001d82:	f043 0301 	orr.w	r3, r3, #1
 8001d86:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8001d88:	4b12      	ldr	r3, [pc, #72]	; (8001dd4 <SystemInit+0x5c>)
 8001d8a:	685a      	ldr	r2, [r3, #4]
 8001d8c:	4911      	ldr	r1, [pc, #68]	; (8001dd4 <SystemInit+0x5c>)
 8001d8e:	4b12      	ldr	r3, [pc, #72]	; (8001dd8 <SystemInit+0x60>)
 8001d90:	4013      	ands	r3, r2
 8001d92:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001d94:	4b0f      	ldr	r3, [pc, #60]	; (8001dd4 <SystemInit+0x5c>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4a0e      	ldr	r2, [pc, #56]	; (8001dd4 <SystemInit+0x5c>)
 8001d9a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001d9e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001da2:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001da4:	4b0b      	ldr	r3, [pc, #44]	; (8001dd4 <SystemInit+0x5c>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4a0a      	ldr	r2, [pc, #40]	; (8001dd4 <SystemInit+0x5c>)
 8001daa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001dae:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8001db0:	4b08      	ldr	r3, [pc, #32]	; (8001dd4 <SystemInit+0x5c>)
 8001db2:	685b      	ldr	r3, [r3, #4]
 8001db4:	4a07      	ldr	r2, [pc, #28]	; (8001dd4 <SystemInit+0x5c>)
 8001db6:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001dba:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8001dbc:	4b05      	ldr	r3, [pc, #20]	; (8001dd4 <SystemInit+0x5c>)
 8001dbe:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001dc2:	609a      	str	r2, [r3, #8]
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 8001dc4:	f000 f80c 	bl	8001de0 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001dc8:	4b04      	ldr	r3, [pc, #16]	; (8001ddc <SystemInit+0x64>)
 8001dca:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001dce:	609a      	str	r2, [r3, #8]
#endif 
}
 8001dd0:	bf00      	nop
 8001dd2:	bd80      	pop	{r7, pc}
 8001dd4:	40021000 	.word	0x40021000
 8001dd8:	f8ff0000 	.word	0xf8ff0000
 8001ddc:	e000ed00 	.word	0xe000ed00

08001de0 <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();  
#elif defined SYSCLK_FREQ_72MHz
  SetSysClockTo72();
 8001de4:	f000 f802 	bl	8001dec <SetSysClockTo72>
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
 8001de8:	bf00      	nop
 8001dea:	bd80      	pop	{r7, pc}

08001dec <SetSysClockTo72>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
 8001dec:	b480      	push	{r7}
 8001dee:	b083      	sub	sp, #12
 8001df0:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8001df2:	2300      	movs	r3, #0
 8001df4:	607b      	str	r3, [r7, #4]
 8001df6:	2300      	movs	r3, #0
 8001df8:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8001dfa:	4b3a      	ldr	r3, [pc, #232]	; (8001ee4 <SetSysClockTo72+0xf8>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	4a39      	ldr	r2, [pc, #228]	; (8001ee4 <SetSysClockTo72+0xf8>)
 8001e00:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e04:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8001e06:	4b37      	ldr	r3, [pc, #220]	; (8001ee4 <SetSysClockTo72+0xf8>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e0e:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	3301      	adds	r3, #1
 8001e14:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d103      	bne.n	8001e24 <SetSysClockTo72+0x38>
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001e22:	d1f0      	bne.n	8001e06 <SetSysClockTo72+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8001e24:	4b2f      	ldr	r3, [pc, #188]	; (8001ee4 <SetSysClockTo72+0xf8>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d002      	beq.n	8001e36 <SetSysClockTo72+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8001e30:	2301      	movs	r3, #1
 8001e32:	603b      	str	r3, [r7, #0]
 8001e34:	e001      	b.n	8001e3a <SetSysClockTo72+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8001e36:	2300      	movs	r3, #0
 8001e38:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	2b01      	cmp	r3, #1
 8001e3e:	d14b      	bne.n	8001ed8 <SetSysClockTo72+0xec>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 8001e40:	4b29      	ldr	r3, [pc, #164]	; (8001ee8 <SetSysClockTo72+0xfc>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4a28      	ldr	r2, [pc, #160]	; (8001ee8 <SetSysClockTo72+0xfc>)
 8001e46:	f043 0310 	orr.w	r3, r3, #16
 8001e4a:	6013      	str	r3, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 8001e4c:	4b26      	ldr	r3, [pc, #152]	; (8001ee8 <SetSysClockTo72+0xfc>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	4a25      	ldr	r2, [pc, #148]	; (8001ee8 <SetSysClockTo72+0xfc>)
 8001e52:	f023 0303 	bic.w	r3, r3, #3
 8001e56:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 8001e58:	4b23      	ldr	r3, [pc, #140]	; (8001ee8 <SetSysClockTo72+0xfc>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4a22      	ldr	r2, [pc, #136]	; (8001ee8 <SetSysClockTo72+0xfc>)
 8001e5e:	f043 0302 	orr.w	r3, r3, #2
 8001e62:	6013      	str	r3, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8001e64:	4b1f      	ldr	r3, [pc, #124]	; (8001ee4 <SetSysClockTo72+0xf8>)
 8001e66:	4a1f      	ldr	r2, [pc, #124]	; (8001ee4 <SetSysClockTo72+0xf8>)
 8001e68:	685b      	ldr	r3, [r3, #4]
 8001e6a:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8001e6c:	4b1d      	ldr	r3, [pc, #116]	; (8001ee4 <SetSysClockTo72+0xf8>)
 8001e6e:	4a1d      	ldr	r2, [pc, #116]	; (8001ee4 <SetSysClockTo72+0xf8>)
 8001e70:	685b      	ldr	r3, [r3, #4]
 8001e72:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 8001e74:	4b1b      	ldr	r3, [pc, #108]	; (8001ee4 <SetSysClockTo72+0xf8>)
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	4a1a      	ldr	r2, [pc, #104]	; (8001ee4 <SetSysClockTo72+0xf8>)
 8001e7a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001e7e:	6053      	str	r3, [r2, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 8001e80:	4b18      	ldr	r3, [pc, #96]	; (8001ee4 <SetSysClockTo72+0xf8>)
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	4a17      	ldr	r2, [pc, #92]	; (8001ee4 <SetSysClockTo72+0xf8>)
 8001e86:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8001e8a:	6053      	str	r3, [r2, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 8001e8c:	4b15      	ldr	r3, [pc, #84]	; (8001ee4 <SetSysClockTo72+0xf8>)
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	4a14      	ldr	r2, [pc, #80]	; (8001ee4 <SetSysClockTo72+0xf8>)
 8001e92:	f443 13e8 	orr.w	r3, r3, #1900544	; 0x1d0000
 8001e96:	6053      	str	r3, [r2, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8001e98:	4b12      	ldr	r3, [pc, #72]	; (8001ee4 <SetSysClockTo72+0xf8>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	4a11      	ldr	r2, [pc, #68]	; (8001ee4 <SetSysClockTo72+0xf8>)
 8001e9e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001ea2:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8001ea4:	bf00      	nop
 8001ea6:	4b0f      	ldr	r3, [pc, #60]	; (8001ee4 <SetSysClockTo72+0xf8>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d0f9      	beq.n	8001ea6 <SetSysClockTo72+0xba>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8001eb2:	4b0c      	ldr	r3, [pc, #48]	; (8001ee4 <SetSysClockTo72+0xf8>)
 8001eb4:	685b      	ldr	r3, [r3, #4]
 8001eb6:	4a0b      	ldr	r2, [pc, #44]	; (8001ee4 <SetSysClockTo72+0xf8>)
 8001eb8:	f023 0303 	bic.w	r3, r3, #3
 8001ebc:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8001ebe:	4b09      	ldr	r3, [pc, #36]	; (8001ee4 <SetSysClockTo72+0xf8>)
 8001ec0:	685b      	ldr	r3, [r3, #4]
 8001ec2:	4a08      	ldr	r2, [pc, #32]	; (8001ee4 <SetSysClockTo72+0xf8>)
 8001ec4:	f043 0302 	orr.w	r3, r3, #2
 8001ec8:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 8001eca:	bf00      	nop
 8001ecc:	4b05      	ldr	r3, [pc, #20]	; (8001ee4 <SetSysClockTo72+0xf8>)
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	f003 030c 	and.w	r3, r3, #12
 8001ed4:	2b08      	cmp	r3, #8
 8001ed6:	d1f9      	bne.n	8001ecc <SetSysClockTo72+0xe0>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }
}
 8001ed8:	bf00      	nop
 8001eda:	370c      	adds	r7, #12
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bc80      	pop	{r7}
 8001ee0:	4770      	bx	lr
 8001ee2:	bf00      	nop
 8001ee4:	40021000 	.word	0x40021000
 8001ee8:	40022000 	.word	0x40022000

08001eec <__libc_init_array>:
 8001eec:	b570      	push	{r4, r5, r6, lr}
 8001eee:	2500      	movs	r5, #0
 8001ef0:	4e0c      	ldr	r6, [pc, #48]	; (8001f24 <__libc_init_array+0x38>)
 8001ef2:	4c0d      	ldr	r4, [pc, #52]	; (8001f28 <__libc_init_array+0x3c>)
 8001ef4:	1ba4      	subs	r4, r4, r6
 8001ef6:	10a4      	asrs	r4, r4, #2
 8001ef8:	42a5      	cmp	r5, r4
 8001efa:	d109      	bne.n	8001f10 <__libc_init_array+0x24>
 8001efc:	f000 f89e 	bl	800203c <_init>
 8001f00:	2500      	movs	r5, #0
 8001f02:	4e0a      	ldr	r6, [pc, #40]	; (8001f2c <__libc_init_array+0x40>)
 8001f04:	4c0a      	ldr	r4, [pc, #40]	; (8001f30 <__libc_init_array+0x44>)
 8001f06:	1ba4      	subs	r4, r4, r6
 8001f08:	10a4      	asrs	r4, r4, #2
 8001f0a:	42a5      	cmp	r5, r4
 8001f0c:	d105      	bne.n	8001f1a <__libc_init_array+0x2e>
 8001f0e:	bd70      	pop	{r4, r5, r6, pc}
 8001f10:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001f14:	4798      	blx	r3
 8001f16:	3501      	adds	r5, #1
 8001f18:	e7ee      	b.n	8001ef8 <__libc_init_array+0xc>
 8001f1a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001f1e:	4798      	blx	r3
 8001f20:	3501      	adds	r5, #1
 8001f22:	e7f2      	b.n	8001f0a <__libc_init_array+0x1e>
 8001f24:	08002058 	.word	0x08002058
 8001f28:	08002058 	.word	0x08002058
 8001f2c:	08002058 	.word	0x08002058
 8001f30:	08002060 	.word	0x08002060

08001f34 <memset>:
 8001f34:	4603      	mov	r3, r0
 8001f36:	4402      	add	r2, r0
 8001f38:	4293      	cmp	r3, r2
 8001f3a:	d100      	bne.n	8001f3e <memset+0xa>
 8001f3c:	4770      	bx	lr
 8001f3e:	f803 1b01 	strb.w	r1, [r3], #1
 8001f42:	e7f9      	b.n	8001f38 <memset+0x4>

08001f44 <register_fini>:
 8001f44:	4b02      	ldr	r3, [pc, #8]	; (8001f50 <register_fini+0xc>)
 8001f46:	b113      	cbz	r3, 8001f4e <register_fini+0xa>
 8001f48:	4802      	ldr	r0, [pc, #8]	; (8001f54 <register_fini+0x10>)
 8001f4a:	f000 b805 	b.w	8001f58 <atexit>
 8001f4e:	4770      	bx	lr
 8001f50:	00000000 	.word	0x00000000
 8001f54:	08001f65 	.word	0x08001f65

08001f58 <atexit>:
 8001f58:	2300      	movs	r3, #0
 8001f5a:	4601      	mov	r1, r0
 8001f5c:	461a      	mov	r2, r3
 8001f5e:	4618      	mov	r0, r3
 8001f60:	f000 b816 	b.w	8001f90 <__register_exitproc>

08001f64 <__libc_fini_array>:
 8001f64:	b538      	push	{r3, r4, r5, lr}
 8001f66:	4d07      	ldr	r5, [pc, #28]	; (8001f84 <__libc_fini_array+0x20>)
 8001f68:	4c07      	ldr	r4, [pc, #28]	; (8001f88 <__libc_fini_array+0x24>)
 8001f6a:	1b64      	subs	r4, r4, r5
 8001f6c:	10a4      	asrs	r4, r4, #2
 8001f6e:	b91c      	cbnz	r4, 8001f78 <__libc_fini_array+0x14>
 8001f70:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001f74:	f000 b868 	b.w	8002048 <_fini>
 8001f78:	3c01      	subs	r4, #1
 8001f7a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8001f7e:	4798      	blx	r3
 8001f80:	e7f5      	b.n	8001f6e <__libc_fini_array+0xa>
 8001f82:	bf00      	nop
 8001f84:	08002060 	.word	0x08002060
 8001f88:	08002064 	.word	0x08002064

08001f8c <__retarget_lock_acquire_recursive>:
 8001f8c:	4770      	bx	lr

08001f8e <__retarget_lock_release_recursive>:
 8001f8e:	4770      	bx	lr

08001f90 <__register_exitproc>:
 8001f90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001f94:	4c26      	ldr	r4, [pc, #152]	; (8002030 <__register_exitproc+0xa0>)
 8001f96:	4606      	mov	r6, r0
 8001f98:	6820      	ldr	r0, [r4, #0]
 8001f9a:	4698      	mov	r8, r3
 8001f9c:	460f      	mov	r7, r1
 8001f9e:	4691      	mov	r9, r2
 8001fa0:	f7ff fff4 	bl	8001f8c <__retarget_lock_acquire_recursive>
 8001fa4:	4b23      	ldr	r3, [pc, #140]	; (8002034 <__register_exitproc+0xa4>)
 8001fa6:	681d      	ldr	r5, [r3, #0]
 8001fa8:	f8d5 0148 	ldr.w	r0, [r5, #328]	; 0x148
 8001fac:	b918      	cbnz	r0, 8001fb6 <__register_exitproc+0x26>
 8001fae:	f505 70a6 	add.w	r0, r5, #332	; 0x14c
 8001fb2:	f8c5 0148 	str.w	r0, [r5, #328]	; 0x148
 8001fb6:	6843      	ldr	r3, [r0, #4]
 8001fb8:	2b1f      	cmp	r3, #31
 8001fba:	dd19      	ble.n	8001ff0 <__register_exitproc+0x60>
 8001fbc:	4b1e      	ldr	r3, [pc, #120]	; (8002038 <__register_exitproc+0xa8>)
 8001fbe:	b933      	cbnz	r3, 8001fce <__register_exitproc+0x3e>
 8001fc0:	6820      	ldr	r0, [r4, #0]
 8001fc2:	f7ff ffe4 	bl	8001f8e <__retarget_lock_release_recursive>
 8001fc6:	f04f 30ff 	mov.w	r0, #4294967295
 8001fca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001fce:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8001fd2:	f3af 8000 	nop.w
 8001fd6:	2800      	cmp	r0, #0
 8001fd8:	d0f2      	beq.n	8001fc0 <__register_exitproc+0x30>
 8001fda:	2200      	movs	r2, #0
 8001fdc:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
 8001fe0:	6042      	str	r2, [r0, #4]
 8001fe2:	6003      	str	r3, [r0, #0]
 8001fe4:	f8c5 0148 	str.w	r0, [r5, #328]	; 0x148
 8001fe8:	f8c0 2188 	str.w	r2, [r0, #392]	; 0x188
 8001fec:	f8c0 218c 	str.w	r2, [r0, #396]	; 0x18c
 8001ff0:	6843      	ldr	r3, [r0, #4]
 8001ff2:	b19e      	cbz	r6, 800201c <__register_exitproc+0x8c>
 8001ff4:	2201      	movs	r2, #1
 8001ff6:	eb00 0583 	add.w	r5, r0, r3, lsl #2
 8001ffa:	f8c5 9088 	str.w	r9, [r5, #136]	; 0x88
 8001ffe:	f8d0 1188 	ldr.w	r1, [r0, #392]	; 0x188
 8002002:	409a      	lsls	r2, r3
 8002004:	4311      	orrs	r1, r2
 8002006:	2e02      	cmp	r6, #2
 8002008:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
 800200c:	f8c5 8108 	str.w	r8, [r5, #264]	; 0x108
 8002010:	bf02      	ittt	eq
 8002012:	f8d0 118c 	ldreq.w	r1, [r0, #396]	; 0x18c
 8002016:	430a      	orreq	r2, r1
 8002018:	f8c0 218c 	streq.w	r2, [r0, #396]	; 0x18c
 800201c:	1c5a      	adds	r2, r3, #1
 800201e:	3302      	adds	r3, #2
 8002020:	6042      	str	r2, [r0, #4]
 8002022:	f840 7023 	str.w	r7, [r0, r3, lsl #2]
 8002026:	6820      	ldr	r0, [r4, #0]
 8002028:	f7ff ffb1 	bl	8001f8e <__retarget_lock_release_recursive>
 800202c:	2000      	movs	r0, #0
 800202e:	e7cc      	b.n	8001fca <__register_exitproc+0x3a>
 8002030:	20000640 	.word	0x20000640
 8002034:	08002054 	.word	0x08002054
 8002038:	00000000 	.word	0x00000000

0800203c <_init>:
 800203c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800203e:	bf00      	nop
 8002040:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002042:	bc08      	pop	{r3}
 8002044:	469e      	mov	lr, r3
 8002046:	4770      	bx	lr

08002048 <_fini>:
 8002048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800204a:	bf00      	nop
 800204c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800204e:	bc08      	pop	{r3}
 8002050:	469e      	mov	lr, r3
 8002052:	4770      	bx	lr
