{"vcs1":{"timestamp_begin":1735306624.863853802, "rt":1.97, "ut":0.64, "st":0.30}}
{"vcselab":{"timestamp_begin":1735306626.909882945, "rt":0.96, "ut":0.26, "st":0.15}}
{"link":{"timestamp_begin":1735306627.936973343, "rt":0.35, "ut":0.14, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1735306624.176854031}
{"VCS_COMP_START_TIME": 1735306624.176854031}
{"VCS_COMP_END_TIME": 1735306630.134027057}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks +define+D0"}
{"vcs1": {"peak_mem": 332620}}
{"stitch_vcselab": {"peak_mem": 223372}}
