// Seed: 1641707866
module module_0 (
    input tri0 id_0
);
  wire id_2;
  assign module_1.type_1 = 0;
  wire id_3;
endmodule
module module_1 (
    output uwire id_0,
    output wor   id_1,
    output wor   id_2,
    output tri1  id_3,
    input  tri1  id_4,
    input  tri1  id_5,
    id_7
);
  supply1 id_8;
  logic [7:0] id_9;
  assign id_3 = id_7;
  assign id_8 = -1;
  wire id_10;
  module_0 modCall_1 (id_7);
  wor id_11 = id_5, id_12;
  id_13(
      .id_0(1'h0), .id_1(1'b0), .id_2(-1 == 1), .id_3(-1)
  );
  assign id_9[-1'b0] = -1;
  wor  id_14 = 1;
  wire id_15;
  wire id_16;
  parameter id_17 = -1;
  wire id_18;
endmodule
