$version Generated by VerilatedVcd $end
$timescale 1ns $end
 $scope module TOP $end
  $scope module alu_tb $end
   $var wire 4 # alu_op [3:0] $end
   $var wire 32 $ src1 [31:0] $end
   $var wire 32 % src2 [31:0] $end
   $var wire 32 & result [31:0] $end
   $scope module alu_inst $end
    $var wire 32 ' op_w [31:0] $end
    $var wire 32 $ src1 [31:0] $end
    $var wire 32 % src2 [31:0] $end
    $var wire 4 # alu_op [3:0] $end
    $var wire 32 & result [31:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0000 #
b01111001011101100111001111000100 $
b00001011000111100101110110011100 %
b10000100100101001101000101100000 &
b00000000000000000000000000100000 '
#1
#2
#3
#4
#5
#6
#7
#8
#9
#10
b0001 #
b10011110111111011101010100000010 $
b01001000110000101110000011100100 %
b01010110001110101111010000011110 &
#11
#12
#13
#14
#15
#16
#17
#18
#19
#20
b0010 #
b10010010000101111000001101111000 $
b10111011110101011000111010111100 %
b10010010000101011000001000111000 &
#21
#22
#23
#24
#25
#26
#27
#28
#29
#30
b0011 #
b11001010101001001001111010110110 $
b00101010000101001111111111100100 %
b11101010101101001111111111110110 &
#31
#32
#33
#34
#35
#36
#37
#38
#39
#40
b0100 #
b01111101011011111111001110110111 $
b11111100110001000111000101010011 %
b10000001101010111000001011100100 &
#41
#42
#43
#44
#45
#46
#47
#48
#49
#50
b0101 #
b01101111100111100001011100100001 $
b10001010100110100111110111100001 %
b00000000000000000000000000000000 &
#51
#52
#53
#54
#55
#56
#57
#58
#59
#60
b11011111100011001010111111000101 $
b00010010010100111111001110000010 %
