// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module design_1_v_tpg_0_0_tpgBackground (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        srcImg_V_val_0_V_dout,
        srcImg_V_val_0_V_empty_n,
        srcImg_V_val_0_V_read,
        srcImg_V_val_1_V_dout,
        srcImg_V_val_1_V_empty_n,
        srcImg_V_val_1_V_read,
        srcImg_V_val_2_V_dout,
        srcImg_V_val_2_V_empty_n,
        srcImg_V_val_2_V_read,
        height,
        width,
        bck_motion_en,
        passthruStartX,
        passthruStartY,
        passthruEndX,
        passthruEndY,
        enableInput,
        patternId,
        motionSpeed,
        colorFormat,
        outImg_V_val_0_V_din,
        outImg_V_val_0_V_full_n,
        outImg_V_val_0_V_write,
        outImg_V_val_1_V_din,
        outImg_V_val_1_V_full_n,
        outImg_V_val_1_V_write,
        outImg_V_val_2_V_din,
        outImg_V_val_2_V_full_n,
        outImg_V_val_2_V_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_pp0_stage0 = 4'd4;
parameter    ap_ST_fsm_state11 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [7:0] srcImg_V_val_0_V_dout;
input   srcImg_V_val_0_V_empty_n;
output   srcImg_V_val_0_V_read;
input  [7:0] srcImg_V_val_1_V_dout;
input   srcImg_V_val_1_V_empty_n;
output   srcImg_V_val_1_V_read;
input  [7:0] srcImg_V_val_2_V_dout;
input   srcImg_V_val_2_V_empty_n;
output   srcImg_V_val_2_V_read;
input  [15:0] height;
input  [15:0] width;
input  [15:0] bck_motion_en;
input  [15:0] passthruStartX;
input  [15:0] passthruStartY;
input  [15:0] passthruEndX;
input  [15:0] passthruEndY;
input  [7:0] enableInput;
input  [7:0] patternId;
input  [7:0] motionSpeed;
input  [7:0] colorFormat;
output  [7:0] outImg_V_val_0_V_din;
input   outImg_V_val_0_V_full_n;
output   outImg_V_val_0_V_write;
output  [7:0] outImg_V_val_1_V_din;
input   outImg_V_val_1_V_full_n;
output   outImg_V_val_1_V_write;
output  [7:0] outImg_V_val_2_V_din;
input   outImg_V_val_2_V_full_n;
output   outImg_V_val_2_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg srcImg_V_val_0_V_read;
reg srcImg_V_val_1_V_read;
reg srcImg_V_val_2_V_read;
reg outImg_V_val_0_V_write;
reg outImg_V_val_1_V_write;
reg outImg_V_val_2_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [7:0] rampStart;
reg    srcImg_V_val_0_V_blk_n;
reg    ap_enable_reg_pp0_iter5;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln468_reg_1346;
reg   [0:0] icmp_ln468_reg_1346_pp0_iter4_reg;
wire   [0:0] icmp_ln475_fu_891_p2;
reg    srcImg_V_val_1_V_blk_n;
reg    srcImg_V_val_2_V_blk_n;
reg    outImg_V_val_0_V_blk_n;
reg    ap_enable_reg_pp0_iter7;
reg   [0:0] icmp_ln468_reg_1346_pp0_iter6_reg;
reg    outImg_V_val_1_V_blk_n;
reg    outImg_V_val_2_V_blk_n;
reg   [15:0] x_0_reg_437;
reg   [15:0] x_0_reg_437_pp0_iter1_reg;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state3_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state6_pp0_stage0_iter3;
wire    ap_block_state7_pp0_stage0_iter4;
wire    io_acc_block_signal_op98;
reg    ap_predicate_op98_read_state8;
reg    ap_block_state8_pp0_stage0_iter5;
wire    ap_block_state9_pp0_stage0_iter6;
wire    io_acc_block_signal_op200;
reg    ap_block_state10_pp0_stage0_iter7;
reg    ap_block_pp0_stage0_11001;
reg   [15:0] x_0_reg_437_pp0_iter2_reg;
reg   [15:0] x_0_reg_437_pp0_iter3_reg;
reg   [15:0] x_0_reg_437_pp0_iter4_reg;
reg   [7:0] reg_873;
reg    ap_enable_reg_pp0_iter2;
reg   [0:0] icmp_ln468_reg_1346_pp0_iter1_reg;
wire   [7:0] patternId_read_read_fu_348_p2;
reg   [7:0] reg_882;
reg    ap_block_state1;
reg   [7:0] rampStart_load_reg_1318;
wire   [0:0] icmp_ln466_fu_901_p2;
wire    ap_CS_fsm_state2;
wire   [15:0] y_fu_906_p2;
reg   [15:0] y_reg_1331;
wire   [0:0] icmp_ln640_fu_912_p2;
reg   [0:0] icmp_ln640_reg_1336;
wire   [0:0] icmp_ln640_1_fu_917_p2;
reg   [0:0] icmp_ln640_1_reg_1341;
wire   [0:0] icmp_ln468_fu_932_p2;
reg   [0:0] icmp_ln468_reg_1346_pp0_iter2_reg;
reg   [0:0] icmp_ln468_reg_1346_pp0_iter3_reg;
reg   [0:0] icmp_ln468_reg_1346_pp0_iter5_reg;
wire   [15:0] x_fu_937_p2;
reg   [15:0] x_reg_1350;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] or_ln640_fu_948_p2;
reg   [0:0] or_ln640_reg_1355;
reg   [0:0] or_ln640_reg_1355_pp0_iter1_reg;
reg   [0:0] or_ln640_reg_1355_pp0_iter2_reg;
reg   [0:0] or_ln640_reg_1355_pp0_iter3_reg;
reg   [0:0] or_ln640_reg_1355_pp0_iter4_reg;
reg   [0:0] or_ln640_reg_1355_pp0_iter5_reg;
reg   [0:0] or_ln640_reg_1355_pp0_iter6_reg;
wire   [0:0] and_ln640_fu_958_p2;
reg   [0:0] and_ln640_reg_1359;
reg   [0:0] and_ln640_reg_1359_pp0_iter1_reg;
reg   [0:0] and_ln640_reg_1359_pp0_iter2_reg;
reg   [0:0] and_ln640_reg_1359_pp0_iter3_reg;
reg   [0:0] and_ln640_reg_1359_pp0_iter4_reg;
reg   [0:0] and_ln640_reg_1359_pp0_iter5_reg;
reg   [0:0] and_ln640_reg_1359_pp0_iter6_reg;
reg   [7:0] outpix_val_0_V_17_reg_1381;
reg   [7:0] outpix_val_1_V_26_reg_1386;
reg   [7:0] outpix_val_2_V_26_reg_1391;
reg   [7:0] outpix_val_0_V_16_reg_1396;
reg   [7:0] outpix_val_1_V_25_reg_1401;
reg   [7:0] outpix_val_2_V_25_reg_1406;
reg   [7:0] outpix_val_0_V_9_reg_1411;
reg   [7:0] outpix_val_1_V_23_reg_1416;
reg   [7:0] outpix_val_2_V_23_reg_1421;
reg   [7:0] outpix_val_0_V_8_reg_1426;
reg   [7:0] outpix_val_1_V_22_reg_1431;
reg   [7:0] outpix_val_2_V_22_reg_1436;
reg   [7:0] outpix_val_0_V_7_reg_1441;
reg   [7:0] outpix_val_1_V_9_reg_1446;
reg   [7:0] outpix_val_2_V_9_reg_1451;
reg   [7:0] outpix_val_1_V_8_reg_1456;
reg   [7:0] outpix_val_2_V_8_reg_1461;
reg   [7:0] outpix_val_0_V_6_reg_1466;
reg   [7:0] outpix_val_1_V_6_reg_1471;
reg   [7:0] outpix_val_2_V_6_reg_1476;
reg   [7:0] outpix_val_0_V_5_reg_1481;
reg   [7:0] outpix_val_1_V_5_reg_1486;
reg   [7:0] outpix_val_2_V_5_reg_1491;
reg   [7:0] outpix_val_0_V_4_reg_1496;
reg   [7:0] outpix_val_1_V_4_reg_1501;
reg   [7:0] outpix_val_2_V_4_reg_1506;
reg   [7:0] outpix_val_0_V_2_reg_1511;
reg   [7:0] outpix_val_1_V_2_reg_1516;
reg   [7:0] outpix_val_2_V_2_reg_1521;
reg   [7:0] outpix_val_0_V_1_reg_1526;
reg   [7:0] outpix_val_1_V_1_reg_1531;
reg   [7:0] outpix_val_2_V_1_reg_1536;
reg   [7:0] outpix_val_0_V_14_reg_1556;
reg   [7:0] outpix_val_1_V_20_reg_1562;
reg   [7:0] outpix_val_2_V_20_reg_1568;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter6;
reg    ap_condition_pp0_exit_iter6_state9;
wire    grp_tpgPatternRainbow_fu_640_ap_start;
wire    grp_tpgPatternRainbow_fu_640_ap_done;
wire    grp_tpgPatternRainbow_fu_640_ap_idle;
wire    grp_tpgPatternRainbow_fu_640_ap_ready;
reg    grp_tpgPatternRainbow_fu_640_ap_ce;
wire   [7:0] grp_tpgPatternRainbow_fu_640_ap_return_0;
wire   [7:0] grp_tpgPatternRainbow_fu_640_ap_return_1;
wire   [7:0] grp_tpgPatternRainbow_fu_640_ap_return_2;
reg    ap_predicate_op59_call_state4;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call0;
wire    ap_block_state4_pp0_stage0_iter1_ignore_call0;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call0;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call0;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call0;
reg    ap_block_state8_pp0_stage0_iter5_ignore_call0;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call0;
reg    ap_block_state10_pp0_stage0_iter7_ignore_call0;
reg    ap_block_pp0_stage0_11001_ignoreCallOp59;
wire    grp_tpgPatternColorBars_fu_649_ap_start;
wire    grp_tpgPatternColorBars_fu_649_ap_done;
wire    grp_tpgPatternColorBars_fu_649_ap_idle;
wire    grp_tpgPatternColorBars_fu_649_ap_ready;
reg    grp_tpgPatternColorBars_fu_649_ap_ce;
wire   [7:0] grp_tpgPatternColorBars_fu_649_ap_return_0;
wire   [7:0] grp_tpgPatternColorBars_fu_649_ap_return_1;
wire   [7:0] grp_tpgPatternColorBars_fu_649_ap_return_2;
reg    ap_predicate_op87_call_state6;
reg    ap_block_pp0_stage0_11001_ignoreCallOp87;
wire    grp_tpgPatternCheckerBoa_fu_680_ap_start;
wire    grp_tpgPatternCheckerBoa_fu_680_ap_done;
wire    grp_tpgPatternCheckerBoa_fu_680_ap_idle;
wire    grp_tpgPatternCheckerBoa_fu_680_ap_ready;
reg    grp_tpgPatternCheckerBoa_fu_680_ap_ce;
wire   [7:0] grp_tpgPatternCheckerBoa_fu_680_ap_return_0;
wire   [7:0] grp_tpgPatternCheckerBoa_fu_680_ap_return_1;
wire   [7:0] grp_tpgPatternCheckerBoa_fu_680_ap_return_2;
reg    ap_predicate_op58_call_state4;
reg    ap_block_pp0_stage0_11001_ignoreCallOp58;
wire    grp_tpgPatternTartanColo_fu_713_ap_start;
wire    grp_tpgPatternTartanColo_fu_713_ap_done;
wire    grp_tpgPatternTartanColo_fu_713_ap_idle;
wire    grp_tpgPatternTartanColo_fu_713_ap_ready;
reg    grp_tpgPatternTartanColo_fu_713_ap_ce;
wire   [7:0] grp_tpgPatternTartanColo_fu_713_ap_return_0;
wire   [7:0] grp_tpgPatternTartanColo_fu_713_ap_return_1;
wire   [7:0] grp_tpgPatternTartanColo_fu_713_ap_return_2;
reg    ap_predicate_op73_call_state5;
reg    ap_block_pp0_stage0_11001_ignoreCallOp73;
wire    grp_tpgPatternCrossHatch_fu_746_ap_start;
wire    grp_tpgPatternCrossHatch_fu_746_ap_done;
wire    grp_tpgPatternCrossHatch_fu_746_ap_idle;
wire    grp_tpgPatternCrossHatch_fu_746_ap_ready;
reg    grp_tpgPatternCrossHatch_fu_746_ap_ce;
wire   [7:0] grp_tpgPatternCrossHatch_fu_746_ap_return_0;
wire   [7:0] grp_tpgPatternCrossHatch_fu_746_ap_return_1;
wire   [7:0] grp_tpgPatternCrossHatch_fu_746_ap_return_2;
reg    ap_predicate_op91_call_state7;
reg    ap_block_pp0_stage0_11001_ignoreCallOp91;
wire    call_ret_tpgPatternVerticalRa_fu_767_ap_start;
wire    call_ret_tpgPatternVerticalRa_fu_767_ap_done;
wire    call_ret_tpgPatternVerticalRa_fu_767_ap_idle;
wire    call_ret_tpgPatternVerticalRa_fu_767_ap_ready;
wire   [7:0] call_ret_tpgPatternVerticalRa_fu_767_ap_return_0;
wire   [7:0] call_ret_tpgPatternVerticalRa_fu_767_ap_return_1;
wire   [7:0] call_ret_tpgPatternVerticalRa_fu_767_ap_return_2;
reg    call_ret_tpgPatternVerticalRa_fu_767_ap_ce;
reg    ap_predicate_op147_call_state8;
reg    ap_block_pp0_stage0_11001_ignoreCallOp147;
wire    call_ret13_tpgPatternVerticalHo_fu_779_ap_start;
wire    call_ret13_tpgPatternVerticalHo_fu_779_ap_done;
wire    call_ret13_tpgPatternVerticalHo_fu_779_ap_idle;
wire    call_ret13_tpgPatternVerticalHo_fu_779_ap_ready;
wire   [7:0] call_ret13_tpgPatternVerticalHo_fu_779_ap_return_0;
wire   [7:0] call_ret13_tpgPatternVerticalHo_fu_779_ap_return_1;
wire   [7:0] call_ret13_tpgPatternVerticalHo_fu_779_ap_return_2;
reg    call_ret13_tpgPatternVerticalHo_fu_779_ap_ce;
reg    ap_predicate_op115_call_state8;
reg    ap_block_pp0_stage0_11001_ignoreCallOp115;
wire    grp_tpgPatternSolidBlue_fu_791_ap_start;
wire    grp_tpgPatternSolidBlue_fu_791_ap_done;
wire    grp_tpgPatternSolidBlue_fu_791_ap_idle;
wire    grp_tpgPatternSolidBlue_fu_791_ap_ready;
reg    grp_tpgPatternSolidBlue_fu_791_ap_ce;
wire   [7:0] grp_tpgPatternSolidBlue_fu_791_ap_return_0;
wire   [7:0] grp_tpgPatternSolidBlue_fu_791_ap_return_1;
wire   [7:0] grp_tpgPatternSolidBlue_fu_791_ap_return_2;
reg    ap_predicate_op95_call_state7;
reg    ap_block_pp0_stage0_11001_ignoreCallOp95;
wire    grp_tpgPatternSolidGreen_fu_800_ap_start;
wire    grp_tpgPatternSolidGreen_fu_800_ap_done;
wire    grp_tpgPatternSolidGreen_fu_800_ap_idle;
wire    grp_tpgPatternSolidGreen_fu_800_ap_ready;
reg    grp_tpgPatternSolidGreen_fu_800_ap_ce;
wire   [7:0] grp_tpgPatternSolidGreen_fu_800_ap_return_0;
wire   [7:0] grp_tpgPatternSolidGreen_fu_800_ap_return_1;
wire   [7:0] grp_tpgPatternSolidGreen_fu_800_ap_return_2;
reg    ap_predicate_op96_call_state7;
reg    ap_block_pp0_stage0_11001_ignoreCallOp96;
wire    grp_tpgPatternSolidRed_fu_809_ap_start;
wire    grp_tpgPatternSolidRed_fu_809_ap_done;
wire    grp_tpgPatternSolidRed_fu_809_ap_idle;
wire    grp_tpgPatternSolidRed_fu_809_ap_ready;
reg    grp_tpgPatternSolidRed_fu_809_ap_ce;
wire   [7:0] grp_tpgPatternSolidRed_fu_809_ap_return_0;
wire   [7:0] grp_tpgPatternSolidRed_fu_809_ap_return_1;
wire   [7:0] grp_tpgPatternSolidRed_fu_809_ap_return_2;
reg    ap_predicate_op97_call_state7;
reg    ap_block_pp0_stage0_11001_ignoreCallOp97;
wire    grp_tpgPatternSolidWhite_fu_818_ap_start;
wire    grp_tpgPatternSolidWhite_fu_818_ap_done;
wire    grp_tpgPatternSolidWhite_fu_818_ap_idle;
wire    grp_tpgPatternSolidWhite_fu_818_ap_ready;
reg    grp_tpgPatternSolidWhite_fu_818_ap_ce;
wire   [7:0] grp_tpgPatternSolidWhite_fu_818_ap_return_0;
wire   [7:0] grp_tpgPatternSolidWhite_fu_818_ap_return_1;
reg    ap_predicate_op94_call_state7;
reg    ap_block_pp0_stage0_11001_ignoreCallOp94;
wire    grp_tpgPatternSolidBlack_fu_827_ap_start;
wire    grp_tpgPatternSolidBlack_fu_827_ap_done;
wire    grp_tpgPatternSolidBlack_fu_827_ap_idle;
wire    grp_tpgPatternSolidBlack_fu_827_ap_ready;
reg    grp_tpgPatternSolidBlack_fu_827_ap_ce;
wire   [7:0] grp_tpgPatternSolidBlack_fu_827_ap_return_0;
wire   [7:0] grp_tpgPatternSolidBlack_fu_827_ap_return_1;
reg    ap_predicate_op55_call_state4;
reg    ap_predicate_op56_call_state4;
reg    ap_predicate_op57_call_state4;
reg    ap_predicate_op60_call_state4;
reg    ap_predicate_op61_call_state4;
reg    ap_block_pp0_stage0_11001_ignoreCallOp55;
wire    call_ret15_tpgPRBS_fu_836_ap_start;
wire    call_ret15_tpgPRBS_fu_836_ap_done;
wire    call_ret15_tpgPRBS_fu_836_ap_idle;
wire    call_ret15_tpgPRBS_fu_836_ap_ready;
wire   [7:0] call_ret15_tpgPRBS_fu_836_ap_return_0;
wire   [7:0] call_ret15_tpgPRBS_fu_836_ap_return_1;
wire   [7:0] call_ret15_tpgPRBS_fu_836_ap_return_2;
reg    call_ret15_tpgPRBS_fu_836_ap_ce;
reg    ap_predicate_op106_call_state8;
reg    ap_block_pp0_stage0_11001_ignoreCallOp106;
wire    call_ret1_tpgPatternHorizontal_fu_849_ap_start;
wire    call_ret1_tpgPatternHorizontal_fu_849_ap_done;
wire    call_ret1_tpgPatternHorizontal_fu_849_ap_idle;
wire    call_ret1_tpgPatternHorizontal_fu_849_ap_ready;
wire   [7:0] call_ret1_tpgPatternHorizontal_fu_849_ap_return_0;
wire   [7:0] call_ret1_tpgPatternHorizontal_fu_849_ap_return_1;
wire   [7:0] call_ret1_tpgPatternHorizontal_fu_849_ap_return_2;
reg    call_ret1_tpgPatternHorizontal_fu_849_ap_ce;
reg    ap_predicate_op151_call_state8;
reg    ap_block_pp0_stage0_11001_ignoreCallOp151;
wire    call_ret2_tpgPatternTemporalRa_fu_859_ap_ready;
wire   [7:0] call_ret2_tpgPatternTemporalRa_fu_859_ap_return_0;
wire   [7:0] call_ret2_tpgPatternTemporalRa_fu_859_ap_return_1;
wire   [7:0] call_ret2_tpgPatternTemporalRa_fu_859_ap_return_2;
reg   [15:0] y_0_reg_425;
wire    ap_CS_fsm_state11;
reg   [15:0] ap_phi_mux_x_0_phi_fu_441_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_outpix_val_V_2_2_reg_449;
reg   [7:0] ap_phi_reg_pp0_iter1_outpix_val_V_2_2_reg_449;
reg   [7:0] ap_phi_reg_pp0_iter2_outpix_val_V_2_2_reg_449;
reg   [7:0] ap_phi_reg_pp0_iter3_outpix_val_V_2_2_reg_449;
reg   [7:0] ap_phi_reg_pp0_iter4_outpix_val_V_2_2_reg_449;
reg   [7:0] ap_phi_reg_pp0_iter5_outpix_val_V_2_2_reg_449;
reg   [7:0] ap_phi_reg_pp0_iter6_outpix_val_V_2_2_reg_449;
reg   [7:0] ap_phi_reg_pp0_iter7_outpix_val_V_2_2_reg_449;
wire   [7:0] ap_phi_reg_pp0_iter0_outpix_val_V_1_2_reg_496;
reg   [7:0] ap_phi_reg_pp0_iter1_outpix_val_V_1_2_reg_496;
reg   [7:0] ap_phi_reg_pp0_iter2_outpix_val_V_1_2_reg_496;
reg   [7:0] ap_phi_reg_pp0_iter3_outpix_val_V_1_2_reg_496;
reg   [7:0] ap_phi_reg_pp0_iter4_outpix_val_V_1_2_reg_496;
reg   [7:0] ap_phi_reg_pp0_iter5_outpix_val_V_1_2_reg_496;
reg   [7:0] ap_phi_reg_pp0_iter6_outpix_val_V_1_2_reg_496;
reg   [7:0] ap_phi_reg_pp0_iter7_outpix_val_V_1_2_reg_496;
wire   [7:0] ap_phi_reg_pp0_iter0_outpix_val_V_0_2_reg_543;
reg   [7:0] ap_phi_reg_pp0_iter1_outpix_val_V_0_2_reg_543;
reg   [7:0] ap_phi_reg_pp0_iter2_outpix_val_V_0_2_reg_543;
reg   [7:0] ap_phi_reg_pp0_iter3_outpix_val_V_0_2_reg_543;
reg   [7:0] ap_phi_reg_pp0_iter4_outpix_val_V_0_2_reg_543;
reg   [7:0] ap_phi_reg_pp0_iter5_outpix_val_V_0_2_reg_543;
reg   [7:0] ap_phi_reg_pp0_iter6_outpix_val_V_0_2_reg_543;
reg   [7:0] ap_phi_reg_pp0_iter7_outpix_val_V_0_2_reg_543;
reg   [7:0] ap_phi_mux_tmp_val_2_V_2_phi_fu_601_p6;
wire   [7:0] ap_phi_reg_pp0_iter7_tmp_val_2_V_2_reg_598;
wire   [7:0] select_ln640_fu_1172_p3;
reg   [7:0] ap_phi_mux_tmp_val_1_V_2_phi_fu_615_p6;
wire   [7:0] ap_phi_reg_pp0_iter7_tmp_val_1_V_2_reg_612;
wire   [7:0] select_ln640_1_fu_1179_p3;
reg   [7:0] ap_phi_mux_tmp_val_0_V_2_phi_fu_629_p6;
wire   [7:0] ap_phi_reg_pp0_iter7_tmp_val_0_V_2_reg_626;
wire   [7:0] select_ln640_2_fu_1186_p3;
reg    grp_tpgPatternRainbow_fu_640_ap_start_reg;
reg    ap_predicate_op59_call_state4_state3;
reg    grp_tpgPatternColorBars_fu_649_ap_start_reg;
reg    ap_predicate_op87_call_state6_state5;
reg    grp_tpgPatternCheckerBoa_fu_680_ap_start_reg;
reg    ap_predicate_op58_call_state4_state3;
reg    grp_tpgPatternTartanColo_fu_713_ap_start_reg;
reg    ap_predicate_op73_call_state5_state4;
reg    grp_tpgPatternCrossHatch_fu_746_ap_start_reg;
reg    ap_predicate_op91_call_state7_state6;
reg    call_ret_tpgPatternVerticalRa_fu_767_ap_start_reg;
reg    ap_predicate_op147_call_state8_state7;
reg    call_ret13_tpgPatternVerticalHo_fu_779_ap_start_reg;
reg    ap_predicate_op115_call_state8_state7;
reg    grp_tpgPatternSolidBlue_fu_791_ap_start_reg;
reg    ap_predicate_op95_call_state7_state6;
reg    grp_tpgPatternSolidGreen_fu_800_ap_start_reg;
reg    ap_predicate_op96_call_state7_state6;
reg    grp_tpgPatternSolidRed_fu_809_ap_start_reg;
reg    ap_predicate_op97_call_state7_state6;
reg    grp_tpgPatternSolidWhite_fu_818_ap_start_reg;
reg    ap_predicate_op94_call_state7_state6;
reg    grp_tpgPatternSolidBlack_fu_827_ap_start_reg;
reg    ap_predicate_op55_call_state4_state3;
reg    ap_predicate_op56_call_state4_state3;
reg    ap_predicate_op57_call_state4_state3;
reg    ap_predicate_op60_call_state4_state3;
reg    ap_predicate_op61_call_state4_state3;
reg    call_ret15_tpgPRBS_fu_836_ap_start_reg;
reg    ap_predicate_op106_call_state8_state7;
reg    call_ret1_tpgPatternHorizontal_fu_849_ap_start_reg;
reg    ap_predicate_op151_call_state8_state7;
wire   [7:0] add_ln652_fu_922_p2;
reg   [7:0] tmp_val_0_V_fu_312;
reg   [7:0] ap_sig_allocacmp_tmp_val_0_V_load;
reg   [7:0] tmp_val_1_V_fu_316;
reg   [7:0] ap_sig_allocacmp_tmp_val_1_V_load;
reg   [7:0] tmp_val_2_V_fu_320;
reg   [7:0] ap_sig_allocacmp_tmp_val_2_V_load;
reg   [7:0] outpix_val_0_V_fu_324;
reg   [7:0] outpix_val_1_V_fu_328;
reg   [7:0] outpix_val_2_V_fu_332;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] icmp_ln640_2_fu_943_p2;
wire   [0:0] icmp_ln640_3_fu_953_p2;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_899;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 rampStart = 8'd0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 grp_tpgPatternRainbow_fu_640_ap_start_reg = 1'b0;
#0 grp_tpgPatternColorBars_fu_649_ap_start_reg = 1'b0;
#0 grp_tpgPatternCheckerBoa_fu_680_ap_start_reg = 1'b0;
#0 grp_tpgPatternTartanColo_fu_713_ap_start_reg = 1'b0;
#0 grp_tpgPatternCrossHatch_fu_746_ap_start_reg = 1'b0;
#0 call_ret_tpgPatternVerticalRa_fu_767_ap_start_reg = 1'b0;
#0 call_ret13_tpgPatternVerticalHo_fu_779_ap_start_reg = 1'b0;
#0 grp_tpgPatternSolidBlue_fu_791_ap_start_reg = 1'b0;
#0 grp_tpgPatternSolidGreen_fu_800_ap_start_reg = 1'b0;
#0 grp_tpgPatternSolidRed_fu_809_ap_start_reg = 1'b0;
#0 grp_tpgPatternSolidWhite_fu_818_ap_start_reg = 1'b0;
#0 grp_tpgPatternSolidBlack_fu_827_ap_start_reg = 1'b0;
#0 call_ret15_tpgPRBS_fu_836_ap_start_reg = 1'b0;
#0 call_ret1_tpgPatternHorizontal_fu_849_ap_start_reg = 1'b0;
end

design_1_v_tpg_0_0_tpgPatternRainbow grp_tpgPatternRainbow_fu_640(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tpgPatternRainbow_fu_640_ap_start),
    .ap_done(grp_tpgPatternRainbow_fu_640_ap_done),
    .ap_idle(grp_tpgPatternRainbow_fu_640_ap_idle),
    .ap_ready(grp_tpgPatternRainbow_fu_640_ap_ready),
    .ap_ce(grp_tpgPatternRainbow_fu_640_ap_ce),
    .x(x_0_reg_437),
    .color(colorFormat),
    .ap_return_0(grp_tpgPatternRainbow_fu_640_ap_return_0),
    .ap_return_1(grp_tpgPatternRainbow_fu_640_ap_return_1),
    .ap_return_2(grp_tpgPatternRainbow_fu_640_ap_return_2)
);

design_1_v_tpg_0_0_tpgPatternColorBars grp_tpgPatternColorBars_fu_649(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tpgPatternColorBars_fu_649_ap_start),
    .ap_done(grp_tpgPatternColorBars_fu_649_ap_done),
    .ap_idle(grp_tpgPatternColorBars_fu_649_ap_idle),
    .ap_ready(grp_tpgPatternColorBars_fu_649_ap_ready),
    .ap_ce(grp_tpgPatternColorBars_fu_649_ap_ce),
    .y(y_0_reg_425),
    .x(x_0_reg_437_pp0_iter2_reg),
    .width(width),
    .color(colorFormat),
    .bck_motion_en(bck_motion_en),
    .ap_return_0(grp_tpgPatternColorBars_fu_649_ap_return_0),
    .ap_return_1(grp_tpgPatternColorBars_fu_649_ap_return_1),
    .ap_return_2(grp_tpgPatternColorBars_fu_649_ap_return_2)
);

design_1_v_tpg_0_0_tpgPatternCheckerBoa grp_tpgPatternCheckerBoa_fu_680(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tpgPatternCheckerBoa_fu_680_ap_start),
    .ap_done(grp_tpgPatternCheckerBoa_fu_680_ap_done),
    .ap_idle(grp_tpgPatternCheckerBoa_fu_680_ap_idle),
    .ap_ready(grp_tpgPatternCheckerBoa_fu_680_ap_ready),
    .ap_ce(grp_tpgPatternCheckerBoa_fu_680_ap_ce),
    .y(y_0_reg_425),
    .x(x_0_reg_437),
    .width(width),
    .height(height),
    .color(colorFormat),
    .ap_return_0(grp_tpgPatternCheckerBoa_fu_680_ap_return_0),
    .ap_return_1(grp_tpgPatternCheckerBoa_fu_680_ap_return_1),
    .ap_return_2(grp_tpgPatternCheckerBoa_fu_680_ap_return_2)
);

design_1_v_tpg_0_0_tpgPatternTartanColo grp_tpgPatternTartanColo_fu_713(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tpgPatternTartanColo_fu_713_ap_start),
    .ap_done(grp_tpgPatternTartanColo_fu_713_ap_done),
    .ap_idle(grp_tpgPatternTartanColo_fu_713_ap_idle),
    .ap_ready(grp_tpgPatternTartanColo_fu_713_ap_ready),
    .ap_ce(grp_tpgPatternTartanColo_fu_713_ap_ce),
    .y(y_0_reg_425),
    .x(x_0_reg_437_pp0_iter1_reg),
    .width(width),
    .height(height),
    .color(colorFormat),
    .ap_return_0(grp_tpgPatternTartanColo_fu_713_ap_return_0),
    .ap_return_1(grp_tpgPatternTartanColo_fu_713_ap_return_1),
    .ap_return_2(grp_tpgPatternTartanColo_fu_713_ap_return_2)
);

design_1_v_tpg_0_0_tpgPatternCrossHatch grp_tpgPatternCrossHatch_fu_746(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tpgPatternCrossHatch_fu_746_ap_start),
    .ap_done(grp_tpgPatternCrossHatch_fu_746_ap_done),
    .ap_idle(grp_tpgPatternCrossHatch_fu_746_ap_idle),
    .ap_ready(grp_tpgPatternCrossHatch_fu_746_ap_ready),
    .ap_ce(grp_tpgPatternCrossHatch_fu_746_ap_ce),
    .y(y_0_reg_425),
    .x(x_0_reg_437_pp0_iter3_reg),
    .width(width),
    .height(height),
    .color(colorFormat),
    .ap_return_0(grp_tpgPatternCrossHatch_fu_746_ap_return_0),
    .ap_return_1(grp_tpgPatternCrossHatch_fu_746_ap_return_1),
    .ap_return_2(grp_tpgPatternCrossHatch_fu_746_ap_return_2)
);

design_1_v_tpg_0_0_tpgPatternVerticalRa call_ret_tpgPatternVerticalRa_fu_767(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(call_ret_tpgPatternVerticalRa_fu_767_ap_start),
    .ap_done(call_ret_tpgPatternVerticalRa_fu_767_ap_done),
    .ap_idle(call_ret_tpgPatternVerticalRa_fu_767_ap_idle),
    .ap_ready(call_ret_tpgPatternVerticalRa_fu_767_ap_ready),
    .y(y_0_reg_425),
    .x(x_0_reg_437_pp0_iter4_reg),
    .rampStart(rampStart_load_reg_1318),
    .color(colorFormat),
    .ap_return_0(call_ret_tpgPatternVerticalRa_fu_767_ap_return_0),
    .ap_return_1(call_ret_tpgPatternVerticalRa_fu_767_ap_return_1),
    .ap_return_2(call_ret_tpgPatternVerticalRa_fu_767_ap_return_2),
    .ap_ce(call_ret_tpgPatternVerticalRa_fu_767_ap_ce)
);

design_1_v_tpg_0_0_tpgPatternVerticalHo call_ret13_tpgPatternVerticalHo_fu_779(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(call_ret13_tpgPatternVerticalHo_fu_779_ap_start),
    .ap_done(call_ret13_tpgPatternVerticalHo_fu_779_ap_done),
    .ap_idle(call_ret13_tpgPatternVerticalHo_fu_779_ap_idle),
    .ap_ready(call_ret13_tpgPatternVerticalHo_fu_779_ap_ready),
    .y(y_0_reg_425),
    .x(x_0_reg_437_pp0_iter4_reg),
    .rampStart(rampStart_load_reg_1318),
    .color(colorFormat),
    .ap_return_0(call_ret13_tpgPatternVerticalHo_fu_779_ap_return_0),
    .ap_return_1(call_ret13_tpgPatternVerticalHo_fu_779_ap_return_1),
    .ap_return_2(call_ret13_tpgPatternVerticalHo_fu_779_ap_return_2),
    .ap_ce(call_ret13_tpgPatternVerticalHo_fu_779_ap_ce)
);

design_1_v_tpg_0_0_tpgPatternSolidBlue grp_tpgPatternSolidBlue_fu_791(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tpgPatternSolidBlue_fu_791_ap_start),
    .ap_done(grp_tpgPatternSolidBlue_fu_791_ap_done),
    .ap_idle(grp_tpgPatternSolidBlue_fu_791_ap_idle),
    .ap_ready(grp_tpgPatternSolidBlue_fu_791_ap_ready),
    .ap_ce(grp_tpgPatternSolidBlue_fu_791_ap_ce),
    .x(x_0_reg_437_pp0_iter3_reg),
    .color(colorFormat),
    .ap_return_0(grp_tpgPatternSolidBlue_fu_791_ap_return_0),
    .ap_return_1(grp_tpgPatternSolidBlue_fu_791_ap_return_1),
    .ap_return_2(grp_tpgPatternSolidBlue_fu_791_ap_return_2)
);

design_1_v_tpg_0_0_tpgPatternSolidGreen grp_tpgPatternSolidGreen_fu_800(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tpgPatternSolidGreen_fu_800_ap_start),
    .ap_done(grp_tpgPatternSolidGreen_fu_800_ap_done),
    .ap_idle(grp_tpgPatternSolidGreen_fu_800_ap_idle),
    .ap_ready(grp_tpgPatternSolidGreen_fu_800_ap_ready),
    .ap_ce(grp_tpgPatternSolidGreen_fu_800_ap_ce),
    .x(x_0_reg_437_pp0_iter3_reg),
    .color(colorFormat),
    .ap_return_0(grp_tpgPatternSolidGreen_fu_800_ap_return_0),
    .ap_return_1(grp_tpgPatternSolidGreen_fu_800_ap_return_1),
    .ap_return_2(grp_tpgPatternSolidGreen_fu_800_ap_return_2)
);

design_1_v_tpg_0_0_tpgPatternSolidRed grp_tpgPatternSolidRed_fu_809(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tpgPatternSolidRed_fu_809_ap_start),
    .ap_done(grp_tpgPatternSolidRed_fu_809_ap_done),
    .ap_idle(grp_tpgPatternSolidRed_fu_809_ap_idle),
    .ap_ready(grp_tpgPatternSolidRed_fu_809_ap_ready),
    .ap_ce(grp_tpgPatternSolidRed_fu_809_ap_ce),
    .x(x_0_reg_437_pp0_iter3_reg),
    .color(colorFormat),
    .ap_return_0(grp_tpgPatternSolidRed_fu_809_ap_return_0),
    .ap_return_1(grp_tpgPatternSolidRed_fu_809_ap_return_1),
    .ap_return_2(grp_tpgPatternSolidRed_fu_809_ap_return_2)
);

design_1_v_tpg_0_0_tpgPatternSolidWhite grp_tpgPatternSolidWhite_fu_818(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tpgPatternSolidWhite_fu_818_ap_start),
    .ap_done(grp_tpgPatternSolidWhite_fu_818_ap_done),
    .ap_idle(grp_tpgPatternSolidWhite_fu_818_ap_idle),
    .ap_ready(grp_tpgPatternSolidWhite_fu_818_ap_ready),
    .ap_ce(grp_tpgPatternSolidWhite_fu_818_ap_ce),
    .x(x_0_reg_437_pp0_iter3_reg),
    .color(colorFormat),
    .ap_return_0(grp_tpgPatternSolidWhite_fu_818_ap_return_0),
    .ap_return_1(grp_tpgPatternSolidWhite_fu_818_ap_return_1)
);

design_1_v_tpg_0_0_tpgPatternSolidBlack grp_tpgPatternSolidBlack_fu_827(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tpgPatternSolidBlack_fu_827_ap_start),
    .ap_done(grp_tpgPatternSolidBlack_fu_827_ap_done),
    .ap_idle(grp_tpgPatternSolidBlack_fu_827_ap_idle),
    .ap_ready(grp_tpgPatternSolidBlack_fu_827_ap_ready),
    .ap_ce(grp_tpgPatternSolidBlack_fu_827_ap_ce),
    .x(x_0_reg_437),
    .color(colorFormat),
    .ap_return_0(grp_tpgPatternSolidBlack_fu_827_ap_return_0),
    .ap_return_1(grp_tpgPatternSolidBlack_fu_827_ap_return_1)
);

design_1_v_tpg_0_0_tpgPRBS call_ret15_tpgPRBS_fu_836(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(call_ret15_tpgPRBS_fu_836_ap_start),
    .ap_done(call_ret15_tpgPRBS_fu_836_ap_done),
    .ap_idle(call_ret15_tpgPRBS_fu_836_ap_idle),
    .ap_ready(call_ret15_tpgPRBS_fu_836_ap_ready),
    .x(x_0_reg_437_pp0_iter4_reg),
    .color(colorFormat),
    .ap_return_0(call_ret15_tpgPRBS_fu_836_ap_return_0),
    .ap_return_1(call_ret15_tpgPRBS_fu_836_ap_return_1),
    .ap_return_2(call_ret15_tpgPRBS_fu_836_ap_return_2),
    .ap_ce(call_ret15_tpgPRBS_fu_836_ap_ce)
);

design_1_v_tpg_0_0_tpgPatternHorizontal call_ret1_tpgPatternHorizontal_fu_849(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(call_ret1_tpgPatternHorizontal_fu_849_ap_start),
    .ap_done(call_ret1_tpgPatternHorizontal_fu_849_ap_done),
    .ap_idle(call_ret1_tpgPatternHorizontal_fu_849_ap_idle),
    .ap_ready(call_ret1_tpgPatternHorizontal_fu_849_ap_ready),
    .x(x_0_reg_437_pp0_iter4_reg),
    .rampStart(rampStart_load_reg_1318),
    .color(colorFormat),
    .ap_return_0(call_ret1_tpgPatternHorizontal_fu_849_ap_return_0),
    .ap_return_1(call_ret1_tpgPatternHorizontal_fu_849_ap_return_1),
    .ap_return_2(call_ret1_tpgPatternHorizontal_fu_849_ap_return_2),
    .ap_ce(call_ret1_tpgPatternHorizontal_fu_849_ap_ce)
);

design_1_v_tpg_0_0_tpgPatternTemporalRa call_ret2_tpgPatternTemporalRa_fu_859(
    .ap_ready(call_ret2_tpgPatternTemporalRa_fu_859_ap_ready),
    .rampStart(rampStart_load_reg_1318),
    .color(colorFormat),
    .ap_return_0(call_ret2_tpgPatternTemporalRa_fu_859_ap_return_0),
    .ap_return_1(call_ret2_tpgPatternTemporalRa_fu_859_ap_return_1),
    .ap_return_2(call_ret2_tpgPatternTemporalRa_fu_859_ap_return_2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln466_fu_901_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln468_fu_932_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((icmp_ln466_fu_901_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter6_state9)) | ((icmp_ln466_fu_901_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
            ap_enable_reg_pp0_iter6 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter6_state9))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter5;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end else if (((icmp_ln466_fu_901_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter7 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        call_ret13_tpgPatternVerticalHo_fu_779_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_op115_call_state8_state7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            call_ret13_tpgPatternVerticalHo_fu_779_ap_start_reg <= 1'b1;
        end else if ((call_ret13_tpgPatternVerticalHo_fu_779_ap_ready == 1'b1)) begin
            call_ret13_tpgPatternVerticalHo_fu_779_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        call_ret15_tpgPRBS_fu_836_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_op106_call_state8_state7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            call_ret15_tpgPRBS_fu_836_ap_start_reg <= 1'b1;
        end else if ((call_ret15_tpgPRBS_fu_836_ap_ready == 1'b1)) begin
            call_ret15_tpgPRBS_fu_836_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        call_ret1_tpgPatternHorizontal_fu_849_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_op151_call_state8_state7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            call_ret1_tpgPatternHorizontal_fu_849_ap_start_reg <= 1'b1;
        end else if ((call_ret1_tpgPatternHorizontal_fu_849_ap_ready == 1'b1)) begin
            call_ret1_tpgPatternHorizontal_fu_849_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        call_ret_tpgPatternVerticalRa_fu_767_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_op147_call_state8_state7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            call_ret_tpgPatternVerticalRa_fu_767_ap_start_reg <= 1'b1;
        end else if ((call_ret_tpgPatternVerticalRa_fu_767_ap_ready == 1'b1)) begin
            call_ret_tpgPatternVerticalRa_fu_767_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tpgPatternCheckerBoa_fu_680_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op58_call_state4_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_tpgPatternCheckerBoa_fu_680_ap_start_reg <= 1'b1;
        end else if ((grp_tpgPatternCheckerBoa_fu_680_ap_ready == 1'b1)) begin
            grp_tpgPatternCheckerBoa_fu_680_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tpgPatternColorBars_fu_649_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op87_call_state6_state5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_tpgPatternColorBars_fu_649_ap_start_reg <= 1'b1;
        end else if ((grp_tpgPatternColorBars_fu_649_ap_ready == 1'b1)) begin
            grp_tpgPatternColorBars_fu_649_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tpgPatternCrossHatch_fu_746_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op91_call_state7_state6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_tpgPatternCrossHatch_fu_746_ap_start_reg <= 1'b1;
        end else if ((grp_tpgPatternCrossHatch_fu_746_ap_ready == 1'b1)) begin
            grp_tpgPatternCrossHatch_fu_746_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tpgPatternRainbow_fu_640_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op59_call_state4_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_tpgPatternRainbow_fu_640_ap_start_reg <= 1'b1;
        end else if ((grp_tpgPatternRainbow_fu_640_ap_ready == 1'b1)) begin
            grp_tpgPatternRainbow_fu_640_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tpgPatternSolidBlack_fu_827_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op61_call_state4_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op60_call_state4_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op57_call_state4_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op56_call_state4_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op55_call_state4_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
            grp_tpgPatternSolidBlack_fu_827_ap_start_reg <= 1'b1;
        end else if ((grp_tpgPatternSolidBlack_fu_827_ap_ready == 1'b1)) begin
            grp_tpgPatternSolidBlack_fu_827_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tpgPatternSolidBlue_fu_791_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op95_call_state7_state6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_tpgPatternSolidBlue_fu_791_ap_start_reg <= 1'b1;
        end else if ((grp_tpgPatternSolidBlue_fu_791_ap_ready == 1'b1)) begin
            grp_tpgPatternSolidBlue_fu_791_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tpgPatternSolidGreen_fu_800_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op96_call_state7_state6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_tpgPatternSolidGreen_fu_800_ap_start_reg <= 1'b1;
        end else if ((grp_tpgPatternSolidGreen_fu_800_ap_ready == 1'b1)) begin
            grp_tpgPatternSolidGreen_fu_800_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tpgPatternSolidRed_fu_809_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op97_call_state7_state6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_tpgPatternSolidRed_fu_809_ap_start_reg <= 1'b1;
        end else if ((grp_tpgPatternSolidRed_fu_809_ap_ready == 1'b1)) begin
            grp_tpgPatternSolidRed_fu_809_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tpgPatternSolidWhite_fu_818_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op94_call_state7_state6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_tpgPatternSolidWhite_fu_818_ap_start_reg <= 1'b1;
        end else if ((grp_tpgPatternSolidWhite_fu_818_ap_ready == 1'b1)) begin
            grp_tpgPatternSolidWhite_fu_818_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tpgPatternTartanColo_fu_713_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op73_call_state5_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_tpgPatternTartanColo_fu_713_ap_start_reg <= 1'b1;
        end else if ((grp_tpgPatternTartanColo_fu_713_ap_ready == 1'b1)) begin
            grp_tpgPatternTartanColo_fu_713_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln468_reg_1346_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (patternId == 8'd7) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln468_reg_1346_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (patternId == 8'd10) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln468_reg_1346_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (patternId == 8'd17) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln468_reg_1346_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (patternId == 8'd18) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln468_reg_1346_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (patternId == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter4_outpix_val_V_0_2_reg_543 <= 8'd0;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_outpix_val_V_0_2_reg_543 <= ap_phi_reg_pp0_iter3_outpix_val_V_0_2_reg_543;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln468_reg_1346_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (patternId == 8'd7) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln468_reg_1346_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (patternId == 8'd10) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln468_reg_1346_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (patternId == 8'd17) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln468_reg_1346_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (patternId == 8'd18) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln468_reg_1346_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (patternId == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter4_outpix_val_V_1_2_reg_496 <= reg_873;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_outpix_val_V_1_2_reg_496 <= ap_phi_reg_pp0_iter3_outpix_val_V_1_2_reg_496;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln468_reg_1346_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (patternId == 8'd7) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln468_reg_1346_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (patternId == 8'd10) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln468_reg_1346_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (patternId == 8'd17) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln468_reg_1346_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (patternId == 8'd18) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln468_reg_1346_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (patternId == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter4_outpix_val_V_2_2_reg_449 <= reg_882;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_outpix_val_V_2_2_reg_449 <= ap_phi_reg_pp0_iter3_outpix_val_V_2_2_reg_449;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln468_reg_1346_pp0_iter4_reg == 1'd0) & (patternId == 8'd16))) begin
            ap_phi_reg_pp0_iter6_outpix_val_V_0_2_reg_543 <= call_ret15_tpgPRBS_fu_836_ap_return_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter6_outpix_val_V_0_2_reg_543 <= ap_phi_reg_pp0_iter5_outpix_val_V_0_2_reg_543;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln468_reg_1346_pp0_iter4_reg == 1'd0) & (patternId == 8'd16))) begin
            ap_phi_reg_pp0_iter6_outpix_val_V_1_2_reg_496 <= call_ret15_tpgPRBS_fu_836_ap_return_1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter6_outpix_val_V_1_2_reg_496 <= ap_phi_reg_pp0_iter5_outpix_val_V_1_2_reg_496;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln468_reg_1346_pp0_iter4_reg == 1'd0) & (patternId == 8'd16))) begin
            ap_phi_reg_pp0_iter6_outpix_val_V_2_2_reg_449 <= call_ret15_tpgPRBS_fu_836_ap_return_2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter6_outpix_val_V_2_2_reg_449 <= ap_phi_reg_pp0_iter5_outpix_val_V_2_2_reg_449;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln468_reg_1346_pp0_iter5_reg == 1'd0) & (patternId_read_read_fu_348_p2 == 8'd0))) begin
            ap_phi_reg_pp0_iter7_outpix_val_V_0_2_reg_543 <= outpix_val_0_V_fu_324;
        end else if (((icmp_ln468_reg_1346_pp0_iter5_reg == 1'd0) & (patternId == 8'd1))) begin
            ap_phi_reg_pp0_iter7_outpix_val_V_0_2_reg_543 <= outpix_val_0_V_1_reg_1526;
        end else if (((icmp_ln468_reg_1346_pp0_iter5_reg == 1'd0) & (patternId == 8'd2))) begin
            ap_phi_reg_pp0_iter7_outpix_val_V_0_2_reg_543 <= outpix_val_0_V_2_reg_1511;
        end else if (((icmp_ln468_reg_1346_pp0_iter5_reg == 1'd0) & (patternId_read_read_fu_348_p2 == 8'd3))) begin
            ap_phi_reg_pp0_iter7_outpix_val_V_0_2_reg_543 <= call_ret2_tpgPatternTemporalRa_fu_859_ap_return_0;
        end else if (((icmp_ln468_reg_1346_pp0_iter5_reg == 1'd0) & (patternId == 8'd4))) begin
            ap_phi_reg_pp0_iter7_outpix_val_V_0_2_reg_543 <= outpix_val_0_V_4_reg_1496;
        end else if (((icmp_ln468_reg_1346_pp0_iter5_reg == 1'd0) & (patternId == 8'd5))) begin
            ap_phi_reg_pp0_iter7_outpix_val_V_0_2_reg_543 <= outpix_val_0_V_5_reg_1481;
        end else if (((icmp_ln468_reg_1346_pp0_iter5_reg == 1'd0) & (patternId == 8'd6))) begin
            ap_phi_reg_pp0_iter7_outpix_val_V_0_2_reg_543 <= outpix_val_0_V_6_reg_1466;
        end else if (((icmp_ln468_reg_1346_pp0_iter5_reg == 1'd0) & (patternId == 8'd8))) begin
            ap_phi_reg_pp0_iter7_outpix_val_V_0_2_reg_543 <= 8'd255;
        end else if (((icmp_ln468_reg_1346_pp0_iter5_reg == 1'd0) & (patternId == 8'd9))) begin
            ap_phi_reg_pp0_iter7_outpix_val_V_0_2_reg_543 <= outpix_val_0_V_7_reg_1441;
        end else if (((icmp_ln468_reg_1346_pp0_iter5_reg == 1'd0) & (patternId == 8'd11))) begin
            ap_phi_reg_pp0_iter7_outpix_val_V_0_2_reg_543 <= outpix_val_0_V_8_reg_1426;
        end else if (((icmp_ln468_reg_1346_pp0_iter5_reg == 1'd0) & (patternId == 8'd12))) begin
            ap_phi_reg_pp0_iter7_outpix_val_V_0_2_reg_543 <= outpix_val_0_V_9_reg_1411;
        end else if (((icmp_ln468_reg_1346_pp0_iter5_reg == 1'd0) & (patternId == 8'd13))) begin
            ap_phi_reg_pp0_iter7_outpix_val_V_0_2_reg_543 <= grp_tpgPatternRainbow_fu_640_ap_return_0;
        end else if (((icmp_ln468_reg_1346_pp0_iter5_reg == 1'd0) & (patternId == 8'd14))) begin
            ap_phi_reg_pp0_iter7_outpix_val_V_0_2_reg_543 <= outpix_val_0_V_16_reg_1396;
        end else if (((icmp_ln468_reg_1346_pp0_iter5_reg == 1'd0) & (patternId == 8'd15))) begin
            ap_phi_reg_pp0_iter7_outpix_val_V_0_2_reg_543 <= outpix_val_0_V_17_reg_1381;
        end else if ((1'b1 == ap_condition_899)) begin
            ap_phi_reg_pp0_iter7_outpix_val_V_0_2_reg_543 <= ap_sig_allocacmp_tmp_val_0_V_load;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_outpix_val_V_0_2_reg_543 <= ap_phi_reg_pp0_iter6_outpix_val_V_0_2_reg_543;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln468_reg_1346_pp0_iter5_reg == 1'd0) & (patternId_read_read_fu_348_p2 == 8'd0))) begin
            ap_phi_reg_pp0_iter7_outpix_val_V_1_2_reg_496 <= outpix_val_1_V_fu_328;
        end else if (((icmp_ln468_reg_1346_pp0_iter5_reg == 1'd0) & (patternId == 8'd1))) begin
            ap_phi_reg_pp0_iter7_outpix_val_V_1_2_reg_496 <= outpix_val_1_V_1_reg_1531;
        end else if (((icmp_ln468_reg_1346_pp0_iter5_reg == 1'd0) & (patternId == 8'd2))) begin
            ap_phi_reg_pp0_iter7_outpix_val_V_1_2_reg_496 <= outpix_val_1_V_2_reg_1516;
        end else if (((icmp_ln468_reg_1346_pp0_iter5_reg == 1'd0) & (patternId_read_read_fu_348_p2 == 8'd3))) begin
            ap_phi_reg_pp0_iter7_outpix_val_V_1_2_reg_496 <= call_ret2_tpgPatternTemporalRa_fu_859_ap_return_1;
        end else if (((icmp_ln468_reg_1346_pp0_iter5_reg == 1'd0) & (patternId == 8'd4))) begin
            ap_phi_reg_pp0_iter7_outpix_val_V_1_2_reg_496 <= outpix_val_1_V_4_reg_1501;
        end else if (((icmp_ln468_reg_1346_pp0_iter5_reg == 1'd0) & (patternId == 8'd5))) begin
            ap_phi_reg_pp0_iter7_outpix_val_V_1_2_reg_496 <= outpix_val_1_V_5_reg_1486;
        end else if (((icmp_ln468_reg_1346_pp0_iter5_reg == 1'd0) & (patternId == 8'd6))) begin
            ap_phi_reg_pp0_iter7_outpix_val_V_1_2_reg_496 <= outpix_val_1_V_6_reg_1471;
        end else if (((icmp_ln468_reg_1346_pp0_iter5_reg == 1'd0) & (patternId == 8'd8))) begin
            ap_phi_reg_pp0_iter7_outpix_val_V_1_2_reg_496 <= outpix_val_1_V_8_reg_1456;
        end else if (((icmp_ln468_reg_1346_pp0_iter5_reg == 1'd0) & (patternId == 8'd9))) begin
            ap_phi_reg_pp0_iter7_outpix_val_V_1_2_reg_496 <= outpix_val_1_V_9_reg_1446;
        end else if (((icmp_ln468_reg_1346_pp0_iter5_reg == 1'd0) & (patternId == 8'd11))) begin
            ap_phi_reg_pp0_iter7_outpix_val_V_1_2_reg_496 <= outpix_val_1_V_22_reg_1431;
        end else if (((icmp_ln468_reg_1346_pp0_iter5_reg == 1'd0) & (patternId == 8'd12))) begin
            ap_phi_reg_pp0_iter7_outpix_val_V_1_2_reg_496 <= outpix_val_1_V_23_reg_1416;
        end else if (((icmp_ln468_reg_1346_pp0_iter5_reg == 1'd0) & (patternId == 8'd13))) begin
            ap_phi_reg_pp0_iter7_outpix_val_V_1_2_reg_496 <= grp_tpgPatternRainbow_fu_640_ap_return_1;
        end else if (((icmp_ln468_reg_1346_pp0_iter5_reg == 1'd0) & (patternId == 8'd14))) begin
            ap_phi_reg_pp0_iter7_outpix_val_V_1_2_reg_496 <= outpix_val_1_V_25_reg_1401;
        end else if (((icmp_ln468_reg_1346_pp0_iter5_reg == 1'd0) & (patternId == 8'd15))) begin
            ap_phi_reg_pp0_iter7_outpix_val_V_1_2_reg_496 <= outpix_val_1_V_26_reg_1386;
        end else if ((1'b1 == ap_condition_899)) begin
            ap_phi_reg_pp0_iter7_outpix_val_V_1_2_reg_496 <= ap_sig_allocacmp_tmp_val_1_V_load;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_outpix_val_V_1_2_reg_496 <= ap_phi_reg_pp0_iter6_outpix_val_V_1_2_reg_496;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln468_reg_1346_pp0_iter5_reg == 1'd0) & (patternId_read_read_fu_348_p2 == 8'd0))) begin
            ap_phi_reg_pp0_iter7_outpix_val_V_2_2_reg_449 <= outpix_val_2_V_fu_332;
        end else if (((icmp_ln468_reg_1346_pp0_iter5_reg == 1'd0) & (patternId == 8'd1))) begin
            ap_phi_reg_pp0_iter7_outpix_val_V_2_2_reg_449 <= outpix_val_2_V_1_reg_1536;
        end else if (((icmp_ln468_reg_1346_pp0_iter5_reg == 1'd0) & (patternId == 8'd2))) begin
            ap_phi_reg_pp0_iter7_outpix_val_V_2_2_reg_449 <= outpix_val_2_V_2_reg_1521;
        end else if (((icmp_ln468_reg_1346_pp0_iter5_reg == 1'd0) & (patternId_read_read_fu_348_p2 == 8'd3))) begin
            ap_phi_reg_pp0_iter7_outpix_val_V_2_2_reg_449 <= call_ret2_tpgPatternTemporalRa_fu_859_ap_return_2;
        end else if (((icmp_ln468_reg_1346_pp0_iter5_reg == 1'd0) & (patternId == 8'd4))) begin
            ap_phi_reg_pp0_iter7_outpix_val_V_2_2_reg_449 <= outpix_val_2_V_4_reg_1506;
        end else if (((icmp_ln468_reg_1346_pp0_iter5_reg == 1'd0) & (patternId == 8'd5))) begin
            ap_phi_reg_pp0_iter7_outpix_val_V_2_2_reg_449 <= outpix_val_2_V_5_reg_1491;
        end else if (((icmp_ln468_reg_1346_pp0_iter5_reg == 1'd0) & (patternId == 8'd6))) begin
            ap_phi_reg_pp0_iter7_outpix_val_V_2_2_reg_449 <= outpix_val_2_V_6_reg_1476;
        end else if (((icmp_ln468_reg_1346_pp0_iter5_reg == 1'd0) & (patternId == 8'd8))) begin
            ap_phi_reg_pp0_iter7_outpix_val_V_2_2_reg_449 <= outpix_val_2_V_8_reg_1461;
        end else if (((icmp_ln468_reg_1346_pp0_iter5_reg == 1'd0) & (patternId == 8'd9))) begin
            ap_phi_reg_pp0_iter7_outpix_val_V_2_2_reg_449 <= outpix_val_2_V_9_reg_1451;
        end else if (((icmp_ln468_reg_1346_pp0_iter5_reg == 1'd0) & (patternId == 8'd11))) begin
            ap_phi_reg_pp0_iter7_outpix_val_V_2_2_reg_449 <= outpix_val_2_V_22_reg_1436;
        end else if (((icmp_ln468_reg_1346_pp0_iter5_reg == 1'd0) & (patternId == 8'd12))) begin
            ap_phi_reg_pp0_iter7_outpix_val_V_2_2_reg_449 <= outpix_val_2_V_23_reg_1421;
        end else if (((icmp_ln468_reg_1346_pp0_iter5_reg == 1'd0) & (patternId == 8'd13))) begin
            ap_phi_reg_pp0_iter7_outpix_val_V_2_2_reg_449 <= grp_tpgPatternRainbow_fu_640_ap_return_2;
        end else if (((icmp_ln468_reg_1346_pp0_iter5_reg == 1'd0) & (patternId == 8'd14))) begin
            ap_phi_reg_pp0_iter7_outpix_val_V_2_2_reg_449 <= outpix_val_2_V_25_reg_1406;
        end else if (((icmp_ln468_reg_1346_pp0_iter5_reg == 1'd0) & (patternId == 8'd15))) begin
            ap_phi_reg_pp0_iter7_outpix_val_V_2_2_reg_449 <= outpix_val_2_V_26_reg_1391;
        end else if ((1'b1 == ap_condition_899)) begin
            ap_phi_reg_pp0_iter7_outpix_val_V_2_2_reg_449 <= ap_sig_allocacmp_tmp_val_2_V_load;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_outpix_val_V_2_2_reg_449 <= ap_phi_reg_pp0_iter6_outpix_val_V_2_2_reg_449;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln468_reg_1346 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_0_reg_437 <= x_reg_1350;
    end else if (((icmp_ln466_fu_901_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        x_0_reg_437 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        y_0_reg_425 <= y_reg_1331;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        y_0_reg_425 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln475_fu_891_p2 == 1'd0) & (or_ln640_fu_948_p2 == 1'd0) & (icmp_ln468_fu_932_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln640_reg_1359 <= and_ln640_fu_958_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln640_reg_1359_pp0_iter1_reg <= and_ln640_reg_1359;
        icmp_ln468_reg_1346 <= icmp_ln468_fu_932_p2;
        icmp_ln468_reg_1346_pp0_iter1_reg <= icmp_ln468_reg_1346;
        or_ln640_reg_1355_pp0_iter1_reg <= or_ln640_reg_1355;
        x_0_reg_437_pp0_iter1_reg <= x_0_reg_437;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        and_ln640_reg_1359_pp0_iter2_reg <= and_ln640_reg_1359_pp0_iter1_reg;
        and_ln640_reg_1359_pp0_iter3_reg <= and_ln640_reg_1359_pp0_iter2_reg;
        and_ln640_reg_1359_pp0_iter4_reg <= and_ln640_reg_1359_pp0_iter3_reg;
        and_ln640_reg_1359_pp0_iter5_reg <= and_ln640_reg_1359_pp0_iter4_reg;
        and_ln640_reg_1359_pp0_iter6_reg <= and_ln640_reg_1359_pp0_iter5_reg;
        icmp_ln468_reg_1346_pp0_iter2_reg <= icmp_ln468_reg_1346_pp0_iter1_reg;
        icmp_ln468_reg_1346_pp0_iter3_reg <= icmp_ln468_reg_1346_pp0_iter2_reg;
        icmp_ln468_reg_1346_pp0_iter4_reg <= icmp_ln468_reg_1346_pp0_iter3_reg;
        icmp_ln468_reg_1346_pp0_iter5_reg <= icmp_ln468_reg_1346_pp0_iter4_reg;
        icmp_ln468_reg_1346_pp0_iter6_reg <= icmp_ln468_reg_1346_pp0_iter5_reg;
        or_ln640_reg_1355_pp0_iter2_reg <= or_ln640_reg_1355_pp0_iter1_reg;
        or_ln640_reg_1355_pp0_iter3_reg <= or_ln640_reg_1355_pp0_iter2_reg;
        or_ln640_reg_1355_pp0_iter4_reg <= or_ln640_reg_1355_pp0_iter3_reg;
        or_ln640_reg_1355_pp0_iter5_reg <= or_ln640_reg_1355_pp0_iter4_reg;
        or_ln640_reg_1355_pp0_iter6_reg <= or_ln640_reg_1355_pp0_iter5_reg;
        x_0_reg_437_pp0_iter2_reg <= x_0_reg_437_pp0_iter1_reg;
        x_0_reg_437_pp0_iter3_reg <= x_0_reg_437_pp0_iter2_reg;
        x_0_reg_437_pp0_iter4_reg <= x_0_reg_437_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_0_2_reg_543 <= ap_phi_reg_pp0_iter0_outpix_val_V_0_2_reg_543;
        ap_phi_reg_pp0_iter1_outpix_val_V_1_2_reg_496 <= ap_phi_reg_pp0_iter0_outpix_val_V_1_2_reg_496;
        ap_phi_reg_pp0_iter1_outpix_val_V_2_2_reg_449 <= ap_phi_reg_pp0_iter0_outpix_val_V_2_2_reg_449;
        x_reg_1350 <= x_fu_937_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_outpix_val_V_0_2_reg_543 <= ap_phi_reg_pp0_iter1_outpix_val_V_0_2_reg_543;
        ap_phi_reg_pp0_iter2_outpix_val_V_1_2_reg_496 <= ap_phi_reg_pp0_iter1_outpix_val_V_1_2_reg_496;
        ap_phi_reg_pp0_iter2_outpix_val_V_2_2_reg_449 <= ap_phi_reg_pp0_iter1_outpix_val_V_2_2_reg_449;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_outpix_val_V_0_2_reg_543 <= ap_phi_reg_pp0_iter2_outpix_val_V_0_2_reg_543;
        ap_phi_reg_pp0_iter3_outpix_val_V_1_2_reg_496 <= ap_phi_reg_pp0_iter2_outpix_val_V_1_2_reg_496;
        ap_phi_reg_pp0_iter3_outpix_val_V_2_2_reg_449 <= ap_phi_reg_pp0_iter2_outpix_val_V_2_2_reg_449;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_outpix_val_V_0_2_reg_543 <= ap_phi_reg_pp0_iter4_outpix_val_V_0_2_reg_543;
        ap_phi_reg_pp0_iter5_outpix_val_V_1_2_reg_496 <= ap_phi_reg_pp0_iter4_outpix_val_V_1_2_reg_496;
        ap_phi_reg_pp0_iter5_outpix_val_V_2_2_reg_449 <= ap_phi_reg_pp0_iter4_outpix_val_V_2_2_reg_449;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln466_fu_901_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        icmp_ln640_1_reg_1341 <= icmp_ln640_1_fu_917_p2;
        icmp_ln640_reg_1336 <= icmp_ln640_fu_912_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln475_fu_891_p2 == 1'd0) & (icmp_ln468_fu_932_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln640_reg_1355 <= or_ln640_fu_948_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln468_reg_1346_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_0_V_14_reg_1556 <= outpix_val_0_V_fu_324;
        outpix_val_1_V_20_reg_1562 <= outpix_val_1_V_fu_328;
        outpix_val_2_V_20_reg_1568 <= outpix_val_2_V_fu_332;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln468_reg_1346_pp0_iter4_reg == 1'd0) & (patternId == 8'd14) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_0_V_16_reg_1396 <= call_ret13_tpgPatternVerticalHo_fu_779_ap_return_0;
        outpix_val_1_V_25_reg_1401 <= call_ret13_tpgPatternVerticalHo_fu_779_ap_return_1;
        outpix_val_2_V_25_reg_1406 <= call_ret13_tpgPatternVerticalHo_fu_779_ap_return_2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln468_reg_1346_pp0_iter4_reg == 1'd0) & (patternId == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_0_V_17_reg_1381 <= grp_tpgPatternCheckerBoa_fu_680_ap_return_0;
        outpix_val_1_V_26_reg_1386 <= grp_tpgPatternCheckerBoa_fu_680_ap_return_1;
        outpix_val_2_V_26_reg_1391 <= grp_tpgPatternCheckerBoa_fu_680_ap_return_2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln468_reg_1346_pp0_iter4_reg == 1'd0) & (patternId == 8'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_0_V_1_reg_1526 <= call_ret1_tpgPatternHorizontal_fu_849_ap_return_0;
        outpix_val_1_V_1_reg_1531 <= call_ret1_tpgPatternHorizontal_fu_849_ap_return_1;
        outpix_val_2_V_1_reg_1536 <= call_ret1_tpgPatternHorizontal_fu_849_ap_return_2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln468_reg_1346_pp0_iter4_reg == 1'd0) & (patternId == 8'd2) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_0_V_2_reg_1511 <= call_ret_tpgPatternVerticalRa_fu_767_ap_return_0;
        outpix_val_1_V_2_reg_1516 <= call_ret_tpgPatternVerticalRa_fu_767_ap_return_1;
        outpix_val_2_V_2_reg_1521 <= call_ret_tpgPatternVerticalRa_fu_767_ap_return_2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln468_reg_1346_pp0_iter4_reg == 1'd0) & (patternId == 8'd4) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_0_V_4_reg_1496 <= grp_tpgPatternSolidRed_fu_809_ap_return_0;
        outpix_val_1_V_4_reg_1501 <= grp_tpgPatternSolidRed_fu_809_ap_return_1;
        outpix_val_2_V_4_reg_1506 <= grp_tpgPatternSolidRed_fu_809_ap_return_2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln468_reg_1346_pp0_iter4_reg == 1'd0) & (patternId == 8'd5) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_0_V_5_reg_1481 <= grp_tpgPatternSolidGreen_fu_800_ap_return_0;
        outpix_val_1_V_5_reg_1486 <= grp_tpgPatternSolidGreen_fu_800_ap_return_1;
        outpix_val_2_V_5_reg_1491 <= grp_tpgPatternSolidGreen_fu_800_ap_return_2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln468_reg_1346_pp0_iter4_reg == 1'd0) & (patternId == 8'd6) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_0_V_6_reg_1466 <= grp_tpgPatternSolidBlue_fu_791_ap_return_0;
        outpix_val_1_V_6_reg_1471 <= grp_tpgPatternSolidBlue_fu_791_ap_return_1;
        outpix_val_2_V_6_reg_1476 <= grp_tpgPatternSolidBlue_fu_791_ap_return_2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln468_reg_1346_pp0_iter4_reg == 1'd0) & (patternId == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_0_V_7_reg_1441 <= grp_tpgPatternColorBars_fu_649_ap_return_0;
        outpix_val_1_V_9_reg_1446 <= grp_tpgPatternColorBars_fu_649_ap_return_1;
        outpix_val_2_V_9_reg_1451 <= grp_tpgPatternColorBars_fu_649_ap_return_2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln468_reg_1346_pp0_iter4_reg == 1'd0) & (patternId == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_0_V_8_reg_1426 <= grp_tpgPatternTartanColo_fu_713_ap_return_0;
        outpix_val_1_V_22_reg_1431 <= grp_tpgPatternTartanColo_fu_713_ap_return_1;
        outpix_val_2_V_22_reg_1436 <= grp_tpgPatternTartanColo_fu_713_ap_return_2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln468_reg_1346_pp0_iter4_reg == 1'd0) & (patternId == 8'd12) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_0_V_9_reg_1411 <= grp_tpgPatternCrossHatch_fu_746_ap_return_0;
        outpix_val_1_V_23_reg_1416 <= grp_tpgPatternCrossHatch_fu_746_ap_return_1;
        outpix_val_2_V_23_reg_1421 <= grp_tpgPatternCrossHatch_fu_746_ap_return_2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln475_fu_891_p2 == 1'd0) & (icmp_ln468_reg_1346_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_0_V_fu_324 <= srcImg_V_val_0_V_dout;
        outpix_val_1_V_fu_328 <= srcImg_V_val_1_V_dout;
        outpix_val_2_V_fu_332 <= srcImg_V_val_2_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln468_reg_1346_pp0_iter4_reg == 1'd0) & (patternId == 8'd8) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_1_V_8_reg_1456 <= grp_tpgPatternSolidWhite_fu_818_ap_return_0;
        outpix_val_2_V_8_reg_1461 <= grp_tpgPatternSolidWhite_fu_818_ap_return_1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln466_fu_901_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        rampStart <= add_ln652_fu_922_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        rampStart_load_reg_1318 <= rampStart;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln468_reg_1346_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (patternId == 8'd7) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln468_reg_1346_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (patternId == 8'd10) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln468_reg_1346_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (patternId == 8'd17) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln468_reg_1346_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (patternId == 8'd18) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln468_reg_1346_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (patternId == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_873 <= grp_tpgPatternSolidBlack_fu_827_ap_return_0;
        reg_882 <= grp_tpgPatternSolidBlack_fu_827_ap_return_1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln468_reg_1346_pp0_iter6_reg == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_val_0_V_fu_312 <= ap_phi_mux_tmp_val_0_V_2_phi_fu_629_p6;
        tmp_val_1_V_fu_316 <= ap_phi_mux_tmp_val_1_V_2_phi_fu_615_p6;
        tmp_val_2_V_fu_320 <= ap_phi_mux_tmp_val_2_V_2_phi_fu_601_p6;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        y_reg_1331 <= y_fu_906_p2;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_condition_pp0_exit_iter6_state9 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter6_state9 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln466_fu_901_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln468_reg_1346_pp0_iter6_reg == 1'd0) & (icmp_ln475_fu_891_p2 == 1'd0) & (or_ln640_reg_1355_pp0_iter6_reg == 1'd0))) begin
        ap_phi_mux_tmp_val_0_V_2_phi_fu_629_p6 = select_ln640_2_fu_1186_p3;
    end else if ((((icmp_ln468_reg_1346_pp0_iter6_reg == 1'd0) & (icmp_ln475_fu_891_p2 == 1'd0) & (or_ln640_reg_1355_pp0_iter6_reg == 1'd1)) | ((icmp_ln475_fu_891_p2 == 1'd1) & (icmp_ln468_reg_1346_pp0_iter6_reg == 1'd0)))) begin
        ap_phi_mux_tmp_val_0_V_2_phi_fu_629_p6 = ap_phi_reg_pp0_iter7_outpix_val_V_0_2_reg_543;
    end else begin
        ap_phi_mux_tmp_val_0_V_2_phi_fu_629_p6 = ap_phi_reg_pp0_iter7_tmp_val_0_V_2_reg_626;
    end
end

always @ (*) begin
    if (((icmp_ln468_reg_1346_pp0_iter6_reg == 1'd0) & (icmp_ln475_fu_891_p2 == 1'd0) & (or_ln640_reg_1355_pp0_iter6_reg == 1'd0))) begin
        ap_phi_mux_tmp_val_1_V_2_phi_fu_615_p6 = select_ln640_1_fu_1179_p3;
    end else if ((((icmp_ln468_reg_1346_pp0_iter6_reg == 1'd0) & (icmp_ln475_fu_891_p2 == 1'd0) & (or_ln640_reg_1355_pp0_iter6_reg == 1'd1)) | ((icmp_ln475_fu_891_p2 == 1'd1) & (icmp_ln468_reg_1346_pp0_iter6_reg == 1'd0)))) begin
        ap_phi_mux_tmp_val_1_V_2_phi_fu_615_p6 = ap_phi_reg_pp0_iter7_outpix_val_V_1_2_reg_496;
    end else begin
        ap_phi_mux_tmp_val_1_V_2_phi_fu_615_p6 = ap_phi_reg_pp0_iter7_tmp_val_1_V_2_reg_612;
    end
end

always @ (*) begin
    if (((icmp_ln468_reg_1346_pp0_iter6_reg == 1'd0) & (icmp_ln475_fu_891_p2 == 1'd0) & (or_ln640_reg_1355_pp0_iter6_reg == 1'd0))) begin
        ap_phi_mux_tmp_val_2_V_2_phi_fu_601_p6 = select_ln640_fu_1172_p3;
    end else if ((((icmp_ln468_reg_1346_pp0_iter6_reg == 1'd0) & (icmp_ln475_fu_891_p2 == 1'd0) & (or_ln640_reg_1355_pp0_iter6_reg == 1'd1)) | ((icmp_ln475_fu_891_p2 == 1'd1) & (icmp_ln468_reg_1346_pp0_iter6_reg == 1'd0)))) begin
        ap_phi_mux_tmp_val_2_V_2_phi_fu_601_p6 = ap_phi_reg_pp0_iter7_outpix_val_V_2_2_reg_449;
    end else begin
        ap_phi_mux_tmp_val_2_V_2_phi_fu_601_p6 = ap_phi_reg_pp0_iter7_tmp_val_2_V_2_reg_598;
    end
end

always @ (*) begin
    if (((icmp_ln468_reg_1346 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_x_0_phi_fu_441_p4 = x_reg_1350;
    end else begin
        ap_phi_mux_x_0_phi_fu_441_p4 = x_0_reg_437;
    end
end

always @ (*) begin
    if (((icmp_ln468_reg_1346_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_sig_allocacmp_tmp_val_0_V_load = ap_phi_mux_tmp_val_0_V_2_phi_fu_629_p6;
    end else begin
        ap_sig_allocacmp_tmp_val_0_V_load = tmp_val_0_V_fu_312;
    end
end

always @ (*) begin
    if (((icmp_ln468_reg_1346_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_sig_allocacmp_tmp_val_1_V_load = ap_phi_mux_tmp_val_1_V_2_phi_fu_615_p6;
    end else begin
        ap_sig_allocacmp_tmp_val_1_V_load = tmp_val_1_V_fu_316;
    end
end

always @ (*) begin
    if (((icmp_ln468_reg_1346_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_sig_allocacmp_tmp_val_2_V_load = ap_phi_mux_tmp_val_2_V_2_phi_fu_601_p6;
    end else begin
        ap_sig_allocacmp_tmp_val_2_V_load = tmp_val_2_V_fu_320;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp115) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        call_ret13_tpgPatternVerticalHo_fu_779_ap_ce = 1'b1;
    end else begin
        call_ret13_tpgPatternVerticalHo_fu_779_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp106) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        call_ret15_tpgPRBS_fu_836_ap_ce = 1'b1;
    end else begin
        call_ret15_tpgPRBS_fu_836_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp151) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        call_ret1_tpgPatternHorizontal_fu_849_ap_ce = 1'b1;
    end else begin
        call_ret1_tpgPatternHorizontal_fu_849_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp147) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        call_ret_tpgPatternVerticalRa_fu_767_ap_ce = 1'b1;
    end else begin
        call_ret_tpgPatternVerticalRa_fu_767_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp58) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_tpgPatternCheckerBoa_fu_680_ap_ce = 1'b1;
    end else begin
        grp_tpgPatternCheckerBoa_fu_680_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp87) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_tpgPatternColorBars_fu_649_ap_ce = 1'b1;
    end else begin
        grp_tpgPatternColorBars_fu_649_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp91) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_tpgPatternCrossHatch_fu_746_ap_ce = 1'b1;
    end else begin
        grp_tpgPatternCrossHatch_fu_746_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp59) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_tpgPatternRainbow_fu_640_ap_ce = 1'b1;
    end else begin
        grp_tpgPatternRainbow_fu_640_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp55) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_tpgPatternSolidBlack_fu_827_ap_ce = 1'b1;
    end else begin
        grp_tpgPatternSolidBlack_fu_827_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp95) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_tpgPatternSolidBlue_fu_791_ap_ce = 1'b1;
    end else begin
        grp_tpgPatternSolidBlue_fu_791_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp96) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_tpgPatternSolidGreen_fu_800_ap_ce = 1'b1;
    end else begin
        grp_tpgPatternSolidGreen_fu_800_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp97) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_tpgPatternSolidRed_fu_809_ap_ce = 1'b1;
    end else begin
        grp_tpgPatternSolidRed_fu_809_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp94) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_tpgPatternSolidWhite_fu_818_ap_ce = 1'b1;
    end else begin
        grp_tpgPatternSolidWhite_fu_818_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp73) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_tpgPatternTartanColo_fu_713_ap_ce = 1'b1;
    end else begin
        grp_tpgPatternTartanColo_fu_713_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln466_fu_901_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln468_reg_1346_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        outImg_V_val_0_V_blk_n = outImg_V_val_0_V_full_n;
    end else begin
        outImg_V_val_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln468_reg_1346_pp0_iter6_reg == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outImg_V_val_0_V_write = 1'b1;
    end else begin
        outImg_V_val_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln468_reg_1346_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        outImg_V_val_1_V_blk_n = outImg_V_val_1_V_full_n;
    end else begin
        outImg_V_val_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln468_reg_1346_pp0_iter6_reg == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outImg_V_val_1_V_write = 1'b1;
    end else begin
        outImg_V_val_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln468_reg_1346_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        outImg_V_val_2_V_blk_n = outImg_V_val_2_V_full_n;
    end else begin
        outImg_V_val_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln468_reg_1346_pp0_iter6_reg == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outImg_V_val_2_V_write = 1'b1;
    end else begin
        outImg_V_val_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((icmp_ln475_fu_891_p2 == 1'd0) & (icmp_ln468_reg_1346_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        srcImg_V_val_0_V_blk_n = srcImg_V_val_0_V_empty_n;
    end else begin
        srcImg_V_val_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_op98_read_state8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        srcImg_V_val_0_V_read = 1'b1;
    end else begin
        srcImg_V_val_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln475_fu_891_p2 == 1'd0) & (icmp_ln468_reg_1346_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        srcImg_V_val_1_V_blk_n = srcImg_V_val_1_V_empty_n;
    end else begin
        srcImg_V_val_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_op98_read_state8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        srcImg_V_val_1_V_read = 1'b1;
    end else begin
        srcImg_V_val_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln475_fu_891_p2 == 1'd0) & (icmp_ln468_reg_1346_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        srcImg_V_val_2_V_blk_n = srcImg_V_val_2_V_empty_n;
    end else begin
        srcImg_V_val_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_op98_read_state8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        srcImg_V_val_2_V_read = 1'b1;
    end else begin
        srcImg_V_val_2_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln466_fu_901_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((ap_enable_reg_pp0_iter5 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_enable_reg_pp0_iter5 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln652_fu_922_p2 = (rampStart_load_reg_1318 + motionSpeed);

assign and_ln640_fu_958_p2 = (icmp_ln640_3_fu_953_p2 & icmp_ln640_1_reg_1341);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((icmp_ln468_reg_1346_pp0_iter6_reg == 1'd0) & (io_acc_block_signal_op200 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((io_acc_block_signal_op98 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_op98_read_state8 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((icmp_ln468_reg_1346_pp0_iter6_reg == 1'd0) & (io_acc_block_signal_op200 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((io_acc_block_signal_op98 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_op98_read_state8 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp106 = (((icmp_ln468_reg_1346_pp0_iter6_reg == 1'd0) & (io_acc_block_signal_op200 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((io_acc_block_signal_op98 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_op98_read_state8 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp115 = (((icmp_ln468_reg_1346_pp0_iter6_reg == 1'd0) & (io_acc_block_signal_op200 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((io_acc_block_signal_op98 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_op98_read_state8 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp147 = (((icmp_ln468_reg_1346_pp0_iter6_reg == 1'd0) & (io_acc_block_signal_op200 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((io_acc_block_signal_op98 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_op98_read_state8 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp151 = (((icmp_ln468_reg_1346_pp0_iter6_reg == 1'd0) & (io_acc_block_signal_op200 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((io_acc_block_signal_op98 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_op98_read_state8 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp55 = (((icmp_ln468_reg_1346_pp0_iter6_reg == 1'd0) & (io_acc_block_signal_op200 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((io_acc_block_signal_op98 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_op98_read_state8 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp58 = (((icmp_ln468_reg_1346_pp0_iter6_reg == 1'd0) & (io_acc_block_signal_op200 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((io_acc_block_signal_op98 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_op98_read_state8 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp59 = (((icmp_ln468_reg_1346_pp0_iter6_reg == 1'd0) & (io_acc_block_signal_op200 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((io_acc_block_signal_op98 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_op98_read_state8 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp73 = (((icmp_ln468_reg_1346_pp0_iter6_reg == 1'd0) & (io_acc_block_signal_op200 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((io_acc_block_signal_op98 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_op98_read_state8 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp87 = (((icmp_ln468_reg_1346_pp0_iter6_reg == 1'd0) & (io_acc_block_signal_op200 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((io_acc_block_signal_op98 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_op98_read_state8 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp91 = (((icmp_ln468_reg_1346_pp0_iter6_reg == 1'd0) & (io_acc_block_signal_op200 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((io_acc_block_signal_op98 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_op98_read_state8 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp94 = (((icmp_ln468_reg_1346_pp0_iter6_reg == 1'd0) & (io_acc_block_signal_op200 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((io_acc_block_signal_op98 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_op98_read_state8 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp95 = (((icmp_ln468_reg_1346_pp0_iter6_reg == 1'd0) & (io_acc_block_signal_op200 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((io_acc_block_signal_op98 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_op98_read_state8 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp96 = (((icmp_ln468_reg_1346_pp0_iter6_reg == 1'd0) & (io_acc_block_signal_op200 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((io_acc_block_signal_op98 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_op98_read_state8 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp97 = (((icmp_ln468_reg_1346_pp0_iter6_reg == 1'd0) & (io_acc_block_signal_op200 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((io_acc_block_signal_op98 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_op98_read_state8 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((icmp_ln468_reg_1346_pp0_iter6_reg == 1'd0) & (io_acc_block_signal_op200 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((io_acc_block_signal_op98 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_op98_read_state8 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state10_pp0_stage0_iter7 = ((icmp_ln468_reg_1346_pp0_iter6_reg == 1'd0) & (io_acc_block_signal_op200 == 1'b0));
end

always @ (*) begin
    ap_block_state10_pp0_stage0_iter7_ignore_call0 = ((icmp_ln468_reg_1346_pp0_iter6_reg == 1'd0) & (io_acc_block_signal_op200 == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state8_pp0_stage0_iter5 = ((io_acc_block_signal_op98 == 1'b0) & (ap_predicate_op98_read_state8 == 1'b1));
end

always @ (*) begin
    ap_block_state8_pp0_stage0_iter5_ignore_call0 = ((io_acc_block_signal_op98 == 1'b0) & (ap_predicate_op98_read_state8 == 1'b1));
end

assign ap_block_state9_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_899 = (~(patternId_read_read_fu_348_p2 == 8'd0) & ~(patternId_read_read_fu_348_p2 == 8'd3) & ~(patternId == 8'd13) & ~(patternId == 8'd1) & ~(patternId == 8'd2) & ~(patternId == 8'd4) & ~(patternId == 8'd5) & ~(patternId == 8'd6) & ~(patternId == 8'd8) & ~(patternId == 8'd9) & ~(patternId == 8'd11) & ~(patternId == 8'd12) & ~(patternId == 8'd14) & ~(patternId == 8'd15) & ~(patternId == 8'd16) & ~(patternId == 8'd7) & ~(patternId == 8'd10) & ~(patternId == 8'd17) & ~(patternId == 8'd18) & ~(patternId == 8'd19) & (icmp_ln468_reg_1346_pp0_iter5_reg == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_outpix_val_V_0_2_reg_543 = 'bx;

assign ap_phi_reg_pp0_iter0_outpix_val_V_1_2_reg_496 = 'bx;

assign ap_phi_reg_pp0_iter0_outpix_val_V_2_2_reg_449 = 'bx;

assign ap_phi_reg_pp0_iter7_tmp_val_0_V_2_reg_626 = 'bx;

assign ap_phi_reg_pp0_iter7_tmp_val_1_V_2_reg_612 = 'bx;

assign ap_phi_reg_pp0_iter7_tmp_val_2_V_2_reg_598 = 'bx;

always @ (*) begin
    ap_predicate_op106_call_state8 = ((icmp_ln468_reg_1346_pp0_iter4_reg == 1'd0) & (patternId == 8'd16));
end

always @ (*) begin
    ap_predicate_op106_call_state8_state7 = ((icmp_ln468_reg_1346_pp0_iter3_reg == 1'd0) & (patternId == 8'd16));
end

always @ (*) begin
    ap_predicate_op115_call_state8 = ((icmp_ln468_reg_1346_pp0_iter4_reg == 1'd0) & (patternId == 8'd14));
end

always @ (*) begin
    ap_predicate_op115_call_state8_state7 = ((icmp_ln468_reg_1346_pp0_iter3_reg == 1'd0) & (patternId == 8'd14));
end

always @ (*) begin
    ap_predicate_op147_call_state8 = ((icmp_ln468_reg_1346_pp0_iter4_reg == 1'd0) & (patternId == 8'd2));
end

always @ (*) begin
    ap_predicate_op147_call_state8_state7 = ((icmp_ln468_reg_1346_pp0_iter3_reg == 1'd0) & (patternId == 8'd2));
end

always @ (*) begin
    ap_predicate_op151_call_state8 = ((icmp_ln468_reg_1346_pp0_iter4_reg == 1'd0) & (patternId == 8'd1));
end

always @ (*) begin
    ap_predicate_op151_call_state8_state7 = ((icmp_ln468_reg_1346_pp0_iter3_reg == 1'd0) & (patternId == 8'd1));
end

always @ (*) begin
    ap_predicate_op55_call_state4 = ((icmp_ln468_reg_1346 == 1'd0) & (patternId == 8'd19));
end

always @ (*) begin
    ap_predicate_op55_call_state4_state3 = ((icmp_ln468_fu_932_p2 == 1'd0) & (patternId == 8'd19));
end

always @ (*) begin
    ap_predicate_op56_call_state4 = ((icmp_ln468_reg_1346 == 1'd0) & (patternId == 8'd18));
end

always @ (*) begin
    ap_predicate_op56_call_state4_state3 = ((icmp_ln468_fu_932_p2 == 1'd0) & (patternId == 8'd18));
end

always @ (*) begin
    ap_predicate_op57_call_state4 = ((icmp_ln468_reg_1346 == 1'd0) & (patternId == 8'd17));
end

always @ (*) begin
    ap_predicate_op57_call_state4_state3 = ((icmp_ln468_fu_932_p2 == 1'd0) & (patternId == 8'd17));
end

always @ (*) begin
    ap_predicate_op58_call_state4 = ((icmp_ln468_reg_1346 == 1'd0) & (patternId == 8'd15));
end

always @ (*) begin
    ap_predicate_op58_call_state4_state3 = ((icmp_ln468_fu_932_p2 == 1'd0) & (patternId == 8'd15));
end

always @ (*) begin
    ap_predicate_op59_call_state4 = ((icmp_ln468_reg_1346 == 1'd0) & (patternId == 8'd13));
end

always @ (*) begin
    ap_predicate_op59_call_state4_state3 = ((icmp_ln468_fu_932_p2 == 1'd0) & (patternId == 8'd13));
end

always @ (*) begin
    ap_predicate_op60_call_state4 = ((icmp_ln468_reg_1346 == 1'd0) & (patternId == 8'd10));
end

always @ (*) begin
    ap_predicate_op60_call_state4_state3 = ((icmp_ln468_fu_932_p2 == 1'd0) & (patternId == 8'd10));
end

always @ (*) begin
    ap_predicate_op61_call_state4 = ((icmp_ln468_reg_1346 == 1'd0) & (patternId == 8'd7));
end

always @ (*) begin
    ap_predicate_op61_call_state4_state3 = ((icmp_ln468_fu_932_p2 == 1'd0) & (patternId == 8'd7));
end

always @ (*) begin
    ap_predicate_op73_call_state5 = ((icmp_ln468_reg_1346_pp0_iter1_reg == 1'd0) & (patternId == 8'd11));
end

always @ (*) begin
    ap_predicate_op73_call_state5_state4 = ((icmp_ln468_reg_1346 == 1'd0) & (patternId == 8'd11));
end

always @ (*) begin
    ap_predicate_op87_call_state6 = ((icmp_ln468_reg_1346_pp0_iter2_reg == 1'd0) & (patternId == 8'd9));
end

always @ (*) begin
    ap_predicate_op87_call_state6_state5 = ((icmp_ln468_reg_1346_pp0_iter1_reg == 1'd0) & (patternId == 8'd9));
end

always @ (*) begin
    ap_predicate_op91_call_state7 = ((icmp_ln468_reg_1346_pp0_iter3_reg == 1'd0) & (patternId == 8'd12));
end

always @ (*) begin
    ap_predicate_op91_call_state7_state6 = ((icmp_ln468_reg_1346_pp0_iter2_reg == 1'd0) & (patternId == 8'd12));
end

always @ (*) begin
    ap_predicate_op94_call_state7 = ((icmp_ln468_reg_1346_pp0_iter3_reg == 1'd0) & (patternId == 8'd8));
end

always @ (*) begin
    ap_predicate_op94_call_state7_state6 = ((icmp_ln468_reg_1346_pp0_iter2_reg == 1'd0) & (patternId == 8'd8));
end

always @ (*) begin
    ap_predicate_op95_call_state7 = ((icmp_ln468_reg_1346_pp0_iter3_reg == 1'd0) & (patternId == 8'd6));
end

always @ (*) begin
    ap_predicate_op95_call_state7_state6 = ((icmp_ln468_reg_1346_pp0_iter2_reg == 1'd0) & (patternId == 8'd6));
end

always @ (*) begin
    ap_predicate_op96_call_state7 = ((icmp_ln468_reg_1346_pp0_iter3_reg == 1'd0) & (patternId == 8'd5));
end

always @ (*) begin
    ap_predicate_op96_call_state7_state6 = ((icmp_ln468_reg_1346_pp0_iter2_reg == 1'd0) & (patternId == 8'd5));
end

always @ (*) begin
    ap_predicate_op97_call_state7 = ((icmp_ln468_reg_1346_pp0_iter3_reg == 1'd0) & (patternId == 8'd4));
end

always @ (*) begin
    ap_predicate_op97_call_state7_state6 = ((icmp_ln468_reg_1346_pp0_iter2_reg == 1'd0) & (patternId == 8'd4));
end

always @ (*) begin
    ap_predicate_op98_read_state8 = ((icmp_ln475_fu_891_p2 == 1'd0) & (icmp_ln468_reg_1346_pp0_iter4_reg == 1'd0));
end

assign ap_ready = internal_ap_ready;

assign call_ret13_tpgPatternVerticalHo_fu_779_ap_start = call_ret13_tpgPatternVerticalHo_fu_779_ap_start_reg;

assign call_ret15_tpgPRBS_fu_836_ap_start = call_ret15_tpgPRBS_fu_836_ap_start_reg;

assign call_ret1_tpgPatternHorizontal_fu_849_ap_start = call_ret1_tpgPatternHorizontal_fu_849_ap_start_reg;

assign call_ret_tpgPatternVerticalRa_fu_767_ap_start = call_ret_tpgPatternVerticalRa_fu_767_ap_start_reg;

assign grp_tpgPatternCheckerBoa_fu_680_ap_start = grp_tpgPatternCheckerBoa_fu_680_ap_start_reg;

assign grp_tpgPatternColorBars_fu_649_ap_start = grp_tpgPatternColorBars_fu_649_ap_start_reg;

assign grp_tpgPatternCrossHatch_fu_746_ap_start = grp_tpgPatternCrossHatch_fu_746_ap_start_reg;

assign grp_tpgPatternRainbow_fu_640_ap_start = grp_tpgPatternRainbow_fu_640_ap_start_reg;

assign grp_tpgPatternSolidBlack_fu_827_ap_start = grp_tpgPatternSolidBlack_fu_827_ap_start_reg;

assign grp_tpgPatternSolidBlue_fu_791_ap_start = grp_tpgPatternSolidBlue_fu_791_ap_start_reg;

assign grp_tpgPatternSolidGreen_fu_800_ap_start = grp_tpgPatternSolidGreen_fu_800_ap_start_reg;

assign grp_tpgPatternSolidRed_fu_809_ap_start = grp_tpgPatternSolidRed_fu_809_ap_start_reg;

assign grp_tpgPatternSolidWhite_fu_818_ap_start = grp_tpgPatternSolidWhite_fu_818_ap_start_reg;

assign grp_tpgPatternTartanColo_fu_713_ap_start = grp_tpgPatternTartanColo_fu_713_ap_start_reg;

assign icmp_ln466_fu_901_p2 = ((y_0_reg_425 == height) ? 1'b1 : 1'b0);

assign icmp_ln468_fu_932_p2 = ((ap_phi_mux_x_0_phi_fu_441_p4 == width) ? 1'b1 : 1'b0);

assign icmp_ln475_fu_891_p2 = ((enableInput == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln640_1_fu_917_p2 = ((y_0_reg_425 < passthruEndY) ? 1'b1 : 1'b0);

assign icmp_ln640_2_fu_943_p2 = ((ap_phi_mux_x_0_phi_fu_441_p4 < passthruStartX) ? 1'b1 : 1'b0);

assign icmp_ln640_3_fu_953_p2 = ((ap_phi_mux_x_0_phi_fu_441_p4 < passthruEndX) ? 1'b1 : 1'b0);

assign icmp_ln640_fu_912_p2 = ((y_0_reg_425 < passthruStartY) ? 1'b1 : 1'b0);

assign io_acc_block_signal_op200 = (outImg_V_val_2_V_full_n & outImg_V_val_1_V_full_n & outImg_V_val_0_V_full_n);

assign io_acc_block_signal_op98 = (srcImg_V_val_2_V_empty_n & srcImg_V_val_1_V_empty_n & srcImg_V_val_0_V_empty_n);

assign or_ln640_fu_948_p2 = (icmp_ln640_reg_1336 | icmp_ln640_2_fu_943_p2);

assign outImg_V_val_0_V_din = ap_phi_mux_tmp_val_0_V_2_phi_fu_629_p6;

assign outImg_V_val_1_V_din = ap_phi_mux_tmp_val_1_V_2_phi_fu_615_p6;

assign outImg_V_val_2_V_din = ap_phi_mux_tmp_val_2_V_2_phi_fu_601_p6;

assign patternId_read_read_fu_348_p2 = patternId;

assign select_ln640_1_fu_1179_p3 = ((and_ln640_reg_1359_pp0_iter6_reg[0:0] === 1'b1) ? outpix_val_1_V_20_reg_1562 : ap_phi_reg_pp0_iter7_outpix_val_V_1_2_reg_496);

assign select_ln640_2_fu_1186_p3 = ((and_ln640_reg_1359_pp0_iter6_reg[0:0] === 1'b1) ? outpix_val_0_V_14_reg_1556 : ap_phi_reg_pp0_iter7_outpix_val_V_0_2_reg_543);

assign select_ln640_fu_1172_p3 = ((and_ln640_reg_1359_pp0_iter6_reg[0:0] === 1'b1) ? outpix_val_2_V_20_reg_1568 : ap_phi_reg_pp0_iter7_outpix_val_V_2_2_reg_449);

assign start_out = real_start;

assign x_fu_937_p2 = (ap_phi_mux_x_0_phi_fu_441_p4 + 16'd1);

assign y_fu_906_p2 = (y_0_reg_425 + 16'd1);

endmodule //design_1_v_tpg_0_0_tpgBackground
