#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Nov 15 14:54:28 2019
# Process ID: 10892
# Current directory: D:/Locker/PANEPISTIMIO/lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10268 D:\Locker\PANEPISTIMIO\lab1\lab1.xpr
# Log file: D:/Locker/PANEPISTIMIO/lab1/vivado.log
# Journal file: D:/Locker/PANEPISTIMIO/lab1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Locker/PANEPISTIMIO/lab1/lab1.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/And_gate.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal1.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal2.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal3.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal4.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal5.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal6.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Less_than1.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Less_than2.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Not_gate.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Or_gate.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/RegSRst_10bit.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/RegSRst_1bit.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/adder1.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/mux2.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/mux2_0.sv'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 655.938 ; gain = 96.656
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/And_gate.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal1.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal2.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal3.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal4.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal5.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal6.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Less_than1.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Less_than2.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Not_gate.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Or_gate.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/RegSRst_10bit.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/RegSRst_1bit.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/adder1.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/mux2.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/mux2_0.sv] -no_script -reset -force -quiet
remove_files  {D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/And_gate.sv D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal1.sv D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal2.sv D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal3.sv D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal4.sv D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal5.sv D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Equal6.sv D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Less_than1.sv D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Less_than2.sv D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Not_gate.sv D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/Or_gate.sv D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/RegSRst_10bit.sv D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/RegSRst_1bit.sv D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/adder1.sv D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/mux2.sv D:/Locker/PANEPISTIMIO/lab1/lab1.srcs/sources_1/new/mux2_0.sv}
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vga_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_frame.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_frame
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_maze_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_maze_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab1_code/vga_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 76665e8051ed4409b4a3d53edc5dfca8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vga_tb_behav xil_defaultlib.vga_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.vga_sync
Compiling module xil_defaultlib.vga_frame
Compiling module xil_defaultlib.vga_maze_top
Compiling module xil_defaultlib.vga_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim/xsim.dir/vga_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 82.105 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Fri Nov 15 14:58:40 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 712.453 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Locker/PANEPISTIMIO/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_tb_behav -key {Behavioral:sim_1:Functional:vga_tb} -tclbatch {vga_tb.tcl} -view {D:/Locker/PANEPISTIMIO/lab1/vga_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Locker/PANEPISTIMIO/lab1/vga_tb_behav.wcfg
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_hsync was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_vsync was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_col was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_row was not found in the design.
WARNING: Simulation object /vga_tb/vga0/vs/vsi/o_pix_valid was not found in the design.
source vga_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 734.699 ; gain = 22.246
run all
$finish called at time : 40000141 ns : File "D:/Locker/PANEPISTIMIO/lab1_code/vga_tb.sv" Line 76
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 739.867 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 739.867 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 15 15:07:33 2019...
