# Cyclic-Redundancy-Check (CRC)
This is a synthesizable CRC block coded in System Verilog as per the specification given in the NXP document.

*************Overview of CRC block***********************************
The cyclic redundancy check (CRC) module generates 16/32-bit CRC code for error detection. 
The CRC module provides a programmable polynomial and other parameters required to implement a 16-bit or 32-bit CRC standard. 
The 16/32-bit code is calculated for 32 bits of data at a time. 
*********************************************************************



