<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 10:13</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/MC/MCRegisterInfo.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L64'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===- MC/MCRegisterInfo.cpp - Target Register Description ----------------===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This file implements MCRegisterInfo functions.</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/DenseMap.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/Twine.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/ErrorHandling.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;algorithm&gt;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;cassert&gt;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;cstdint&gt;</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>MCRegister</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>MCRegisterInfo::getMatchingSuperReg(MCRegister Reg, unsigned SubIdx,</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='covered-line'><pre>576k</pre></td><td class='code'><pre>                                    const MCRegisterClass *RC) const {</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='covered-line'><pre>576k</pre></td><td class='code'><pre>  for (MCPhysReg Super : superregs(Reg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L26' href='#L26'><span>26:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.10M</span>, <span class='None'>False</span>: <span class='covered-line'>46.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='covered-line'><pre>3.10M</pre></td><td class='code'><pre>    if (RC-&gt;contains(Super) &amp;&amp; <div class='tooltip'>Reg == getSubReg(Super, SubIdx)<span class='tooltip-content'>673k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L27' href='#L27'><span>27:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>530k</span>, <span class='None'>False</span>: <span class='covered-line'>2.57M</span>]
  Branch (<span class='line-number'><a name='L27' href='#L27'><span>27:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>673k</span>, <span class='None'>False</span>: <span class='covered-line'>2.43M</span>]
  Branch (<span class='line-number'><a name='L27' href='#L27'><span>27:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>530k</span>, <span class='None'>False</span>: <span class='covered-line'>143k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L27'><span>27:9</span></a></span>) to (<span class='line-number'><a href='#L27'><span>27:63</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (27:9)
     Condition C2 --> (27:32)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='covered-line'><pre>530k</pre></td><td class='code'><pre>      return Super;</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='covered-line'><pre>46.5k</pre></td><td class='code'><pre>  return 0;</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='covered-line'><pre>576k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='covered-line'><pre>3.42M</pre></td><td class='code'><pre>MCRegister MCRegisterInfo::getSubReg(MCRegister Reg, unsigned Idx) const {</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='covered-line'><pre>3.42M</pre></td><td class='code'><pre>  assert(Idx &amp;&amp; Idx &lt; getNumSubRegIndices() &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='covered-line'><pre>3.42M</pre></td><td class='code'><pre>         &quot;This is not a subregister index&quot;);</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Get a pointer to the corresponding SubRegIndices list. This list has the</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // name of each sub-register in the same order as MCSubRegIterator.</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='covered-line'><pre>3.42M</pre></td><td class='code'><pre>  const uint16_t *SRI = SubRegIndices + get(Reg).SubRegIndices;</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='covered-line'><pre>15.9M</pre></td><td class='code'><pre>  for (MCPhysReg Sub : subregs(Reg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L38' href='#L38'><span>38:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15.9M</span>, <span class='None'>False</span>: <span class='covered-line'>1.05M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='covered-line'><pre>15.9M</pre></td><td class='code'><pre>    if (*SRI == Idx)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L39' href='#L39'><span>39:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.36M</span>, <span class='None'>False</span>: <span class='covered-line'>13.6M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='covered-line'><pre>2.36M</pre></td><td class='code'><pre>      return Sub;</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='covered-line'><pre>13.6M</pre></td><td class='code'><pre>    ++SRI;</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='covered-line'><pre>13.6M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='covered-line'><pre>1.05M</pre></td><td class='code'><pre>  return 0;</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='covered-line'><pre>3.42M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned MCRegisterInfo::getSubRegIndex(MCRegister Reg,</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='covered-line'><pre>63.7k</pre></td><td class='code'><pre>                                        MCRegister SubReg) const {</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='covered-line'><pre>63.7k</pre></td><td class='code'><pre>  assert(SubReg &amp;&amp; SubReg &lt; getNumRegs() &amp;&amp; &quot;This is not a register&quot;);</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Get a pointer to the corresponding SubRegIndices list. This list has the</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // name of each sub-register in the same order as MCSubRegIterator.</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='covered-line'><pre>63.7k</pre></td><td class='code'><pre>  const uint16_t *SRI = SubRegIndices + get(Reg).SubRegIndices;</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='covered-line'><pre>122k</pre></td><td class='code'><pre>  for (MCPhysReg Sub : subregs(Reg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L52' href='#L52'><span>52:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>122k</span>, <span class='None'>False</span>: <span class='covered-line'>15.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='covered-line'><pre>122k</pre></td><td class='code'><pre>    if (Sub == SubReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L53' href='#L53'><span>53:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>48.4k</span>, <span class='None'>False</span>: <span class='covered-line'>74.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='covered-line'><pre>48.4k</pre></td><td class='code'><pre>      return *SRI;</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>74.1k</pre></td><td class='code'><pre>    ++SRI;</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='covered-line'><pre>74.1k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='covered-line'><pre>15.2k</pre></td><td class='code'><pre>  return 0;</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='covered-line'><pre>63.7k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='covered-line'><pre>357k</pre></td><td class='code'><pre>int MCRegisterInfo::getDwarfRegNum(MCRegister RegNum, bool isEH) const {</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='covered-line'><pre>357k</pre></td><td class='code'><pre>  const DwarfLLVMRegPair *M = isEH ? <div class='tooltip'>EHL2DwarfRegs<span class='tooltip-content'>346k</span></div> : <div class='tooltip'>L2DwarfRegs<span class='tooltip-content'>10.7k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L61' href='#L61'><span>61:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>346k</span>, <span class='None'>False</span>: <span class='covered-line'>10.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='covered-line'><pre>357k</pre></td><td class='code'><pre>  unsigned Size = isEH ? <div class='tooltip'>EHL2DwarfRegsSize<span class='tooltip-content'>346k</span></div> : <div class='tooltip'>L2DwarfRegsSize<span class='tooltip-content'>10.7k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L62' href='#L62'><span>62:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>346k</span>, <span class='None'>False</span>: <span class='covered-line'>10.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='covered-line'><pre>357k</pre></td><td class='code'><pre>  if (!M)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L64' href='#L64'><span>64:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>357k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return -1</span>;</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>357k</pre></td><td class='code'><pre>  DwarfLLVMRegPair Key = { RegNum, 0 };</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='covered-line'><pre>357k</pre></td><td class='code'><pre>  const DwarfLLVMRegPair *I = std::lower_bound(M, M+Size, Key);</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='covered-line'><pre>357k</pre></td><td class='code'><pre>  if (I == M+Size || <div class='tooltip'>I-&gt;FromReg != RegNum<span class='tooltip-content'>357k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L68' href='#L68'><span>68:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>360</span>, <span class='None'>False</span>: <span class='covered-line'>357k</span>]
  Branch (<span class='line-number'><a name='L68' href='#L68'><span>68:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>783</span>, <span class='None'>False</span>: <span class='covered-line'>356k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L68'><span>68:7</span></a></span>) to (<span class='line-number'><a href='#L68'><span>68:42</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (68:7)
     Condition C2 --> (68:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='covered-line'><pre>1.12k</pre></td><td class='code'><pre>    return -1;</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='covered-line'><pre>356k</pre></td><td class='code'><pre>  return I-&gt;ToReg;</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='covered-line'><pre>357k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>std::optional&lt;unsigned&gt; MCRegisterInfo::getLLVMRegNum(unsigned RegNum,</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='covered-line'><pre>68.1k</pre></td><td class='code'><pre>                                                      bool isEH) const {</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='covered-line'><pre>68.1k</pre></td><td class='code'><pre>  const DwarfLLVMRegPair *M = isEH ? <div class='tooltip'>EHDwarf2LRegs<span class='tooltip-content'>63.2k</span></div> : <div class='tooltip'>Dwarf2LRegs<span class='tooltip-content'>4.92k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L75' href='#L75'><span>75:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>63.2k</span>, <span class='None'>False</span>: <span class='covered-line'>4.92k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>68.1k</pre></td><td class='code'><pre>  unsigned Size = isEH ? <div class='tooltip'>EHDwarf2LRegsSize<span class='tooltip-content'>63.2k</span></div> : <div class='tooltip'>Dwarf2LRegsSize<span class='tooltip-content'>4.92k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L76' href='#L76'><span>76:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>63.2k</span>, <span class='None'>False</span>: <span class='covered-line'>4.92k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='covered-line'><pre>68.1k</pre></td><td class='code'><pre>  if (!M)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L78' href='#L78'><span>78:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>68.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return std::nullopt</span>;</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='covered-line'><pre>68.1k</pre></td><td class='code'><pre>  DwarfLLVMRegPair Key = { RegNum, 0 };</pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='covered-line'><pre>68.1k</pre></td><td class='code'><pre>  const DwarfLLVMRegPair *I = std::lower_bound(M, M+Size, Key);</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='covered-line'><pre>68.1k</pre></td><td class='code'><pre>  if (I != M + Size &amp;&amp; <div class='tooltip'>I-&gt;FromReg == RegNum<span class='tooltip-content'>68.1k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L82' href='#L82'><span>82:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>68.1k</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
  Branch (<span class='line-number'><a name='L82' href='#L82'><span>82:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>68.1k</span>, <span class='None'>False</span>: <span class='covered-line'>17</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L82'><span>82:7</span></a></span>) to (<span class='line-number'><a href='#L82'><span>82:44</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (82:7)
     Condition C2 --> (82:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='covered-line'><pre>68.1k</pre></td><td class='code'><pre>    return I-&gt;ToReg;</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>  return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='covered-line'><pre>68.1k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='covered-line'><pre>420</pre></td><td class='code'><pre>int MCRegisterInfo::getDwarfRegNumFromDwarfEHRegNum(unsigned RegNum) const {</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // On ELF platforms, DWARF EH register numbers are the same as DWARF</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // other register numbers.  On Darwin x86, they differ and so need to be</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // mapped.  The .cfi_* directives accept integer literals as well as</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // register names and should generate exactly what the assembly code</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // asked for, so there might be DWARF/EH register numbers that don&apos;t have</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // a corresponding LLVM register number at all.  So if we can&apos;t map the</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // EH register number to an LLVM register number, assume it&apos;s just a</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // valid DWARF register number as is.</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='covered-line'><pre>420</pre></td><td class='code'><pre>  if (std::optional&lt;unsigned&gt; LRegNum = getLLVMRegNum(RegNum, true)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L96' href='#L96'><span>96:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>420</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='covered-line'><pre>420</pre></td><td class='code'><pre>    int DwarfRegNum = getDwarfRegNum(*LRegNum, false);</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='covered-line'><pre>420</pre></td><td class='code'><pre>    if (DwarfRegNum == -1)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L98' href='#L98'><span>98:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>420</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return RegNum</span>;</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='covered-line'><pre>420</pre></td><td class='code'><pre>    else</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>420</pre></td><td class='code'><pre>      return DwarfRegNum;</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='covered-line'><pre>420</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return RegNum</span>;</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='covered-line'><pre>420</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>int MCRegisterInfo::getSEHRegNum(MCRegister RegNum) const {</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>  const DenseMap&lt;MCRegister, int&gt;::const_iterator I = L2SEHRegs.find(RegNum);</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>  if (I == L2SEHRegs.end()) <div class='tooltip'><span class='red'>return (int)RegNum</span><span class='tooltip-content'>0</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L108' href='#L108'><span>108:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.03k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>  return I-&gt;second;</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='covered-line'><pre>805</pre></td><td class='code'><pre>int MCRegisterInfo::getCodeViewRegNum(MCRegister RegNum) const {</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='covered-line'><pre>805</pre></td><td class='code'><pre>  if (L2CVRegs.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L113' href='#L113'><span>113:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>805</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>report_fatal_error(&quot;target does not implement codeview register mapping&quot;)</span>;</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='covered-line'><pre>805</pre></td><td class='code'><pre>  const DenseMap&lt;MCRegister, int&gt;::const_iterator I = L2CVRegs.find(RegNum);</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='covered-line'><pre>805</pre></td><td class='code'><pre>  if (I == L2CVRegs.end())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L116' href='#L116'><span>116:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>805</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>report_fatal_error(&quot;unknown codeview register &quot; + (</span><span class='red'>RegNum &lt; getNumRegs()</span><span class='red'></span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L117' href='#L117'><span>117:56</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                                                           ? </span><span class='red'>getName(RegNum)</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                                                           : </span><span class='red'>Twine(RegNum)</span><span class='red'>))</span>;</pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='covered-line'><pre>805</pre></td><td class='code'><pre>  return I-&gt;second;</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='covered-line'><pre>805</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='covered-line'><pre>32.1M</pre></td><td class='code'><pre>bool MCRegisterInfo::regsOverlap(MCRegister RegA, MCRegister RegB) const {</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Regunits are numerically ordered. Find a common unit.</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='covered-line'><pre>32.1M</pre></td><td class='code'><pre>  auto RangeA = regunits(RegA);</pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='covered-line'><pre>32.1M</pre></td><td class='code'><pre>  MCRegUnitIterator IA = RangeA.begin(), EA = RangeA.end();</pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='covered-line'><pre>32.1M</pre></td><td class='code'><pre>  auto RangeB = regunits(RegB);</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='covered-line'><pre>32.1M</pre></td><td class='code'><pre>  MCRegUnitIterator IB = RangeB.begin(), EB = RangeB.end();</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='covered-line'><pre>103M</pre></td><td class='code'><pre>  do {</pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='covered-line'><pre>103M</pre></td><td class='code'><pre>    if (*IA == *IB)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L130' href='#L130'><span>130:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.72M</span>, <span class='None'>False</span>: <span class='covered-line'>101M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='covered-line'><pre>1.72M</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='covered-line'><pre>103M</pre></td><td class='code'><pre>  } while (<div class='tooltip'>*IA &lt; *IB<span class='tooltip-content'>101M</span></div> ? <div class='tooltip'>++IA != EA<span class='tooltip-content'>43.2M</span></div> : <div class='tooltip'>++IB != EB<span class='tooltip-content'>58.2M</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L132' href='#L132'><span>132:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>43.2M</span>, <span class='None'>False</span>: <span class='covered-line'>58.2M</span>]
  Branch (<span class='line-number'><a name='L132' href='#L132'><span>132:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>71.0M</span>, <span class='None'>False</span>: <span class='covered-line'>30.4M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='covered-line'><pre>30.4M</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='covered-line'><pre>32.1M</pre></td><td class='code'><pre>}</pre></td></tr></table></div></body></html>