tst r0, r1 
addeq r0, r2, r2 
lsl r2, r1, #7 
ror r1, r2, r0 
eor r0, r1, #15 
lsr r2, r0, #5 
asr r1, r2, #9 
mov r2, r1 
