###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        30917   # Number of WRITE/WRITEP commands
num_reads_done                 =      1595040   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1368104   # Number of read row buffer hits
num_read_cmds                  =      1595024   # Number of READ/READP commands
num_writes_done                =        30925   # Number of read requests issued
num_write_row_hits             =        17070   # Number of write row buffer hits
num_act_cmds                   =       242244   # Number of ACT commands
num_pre_cmds                   =       242216   # Number of PRE commands
num_ondemand_pres              =       216672   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9565716   # Cyles of rank active rank.0
rank_active_cycles.1           =      9329846   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       434284   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       670154   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1514344   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        49903   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        14716   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         8629   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         8323   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3924   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2417   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1997   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1375   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1081   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19264   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            1   # Write cmd latency (cycles)
write_latency[40-59]           =            3   # Write cmd latency (cycles)
write_latency[60-79]           =            9   # Write cmd latency (cycles)
write_latency[80-99]           =           40   # Write cmd latency (cycles)
write_latency[100-119]         =           59   # Write cmd latency (cycles)
write_latency[120-139]         =           60   # Write cmd latency (cycles)
write_latency[140-159]         =          104   # Write cmd latency (cycles)
write_latency[160-179]         =          111   # Write cmd latency (cycles)
write_latency[180-199]         =          156   # Write cmd latency (cycles)
write_latency[200-]            =        30374   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           18   # Read request latency (cycles)
read_latency[20-39]            =       431286   # Read request latency (cycles)
read_latency[40-59]            =       169159   # Read request latency (cycles)
read_latency[60-79]            =       143435   # Read request latency (cycles)
read_latency[80-99]            =        94759   # Read request latency (cycles)
read_latency[100-119]          =        77905   # Read request latency (cycles)
read_latency[120-139]          =        69194   # Read request latency (cycles)
read_latency[140-159]          =        57231   # Read request latency (cycles)
read_latency[160-179]          =        49305   # Read request latency (cycles)
read_latency[180-199]          =        42189   # Read request latency (cycles)
read_latency[200-]             =       460559   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.54338e+08   # Write energy
read_energy                    =  6.43114e+09   # Read energy
act_energy                     =   6.6278e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.08456e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.21674e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.96901e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.82182e+09   # Active standby energy rank.1
average_read_latency           =       213.64   # Average read request latency (cycles)
average_interarrival           =      6.15016   # Average request interarrival latency (cycles)
total_energy                   =  2.02739e+10   # Total energy (pJ)
average_power                  =      2027.39   # Average power (mW)
average_bandwidth              =      13.8749   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        30509   # Number of WRITE/WRITEP commands
num_reads_done                 =      1618169   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1344743   # Number of read row buffer hits
num_read_cmds                  =      1618166   # Number of READ/READP commands
num_writes_done                =        30538   # Number of read requests issued
num_write_row_hits             =        16422   # Number of write row buffer hits
num_act_cmds                   =       289150   # Number of ACT commands
num_pre_cmds                   =       289119   # Number of PRE commands
num_ondemand_pres              =       263276   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9466184   # Cyles of rank active rank.0
rank_active_cycles.1           =      9410160   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       533816   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       589840   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1538621   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        47950   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        14280   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         8684   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         8210   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4115   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2560   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2136   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1497   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1227   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19508   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            1   # Write cmd latency (cycles)
write_latency[40-59]           =            2   # Write cmd latency (cycles)
write_latency[60-79]           =            6   # Write cmd latency (cycles)
write_latency[80-99]           =           18   # Write cmd latency (cycles)
write_latency[100-119]         =           20   # Write cmd latency (cycles)
write_latency[120-139]         =           46   # Write cmd latency (cycles)
write_latency[140-159]         =           58   # Write cmd latency (cycles)
write_latency[160-179]         =          114   # Write cmd latency (cycles)
write_latency[180-199]         =          165   # Write cmd latency (cycles)
write_latency[200-]            =        30079   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            8   # Read request latency (cycles)
read_latency[20-39]            =       407604   # Read request latency (cycles)
read_latency[40-59]            =       166009   # Read request latency (cycles)
read_latency[60-79]            =       156273   # Read request latency (cycles)
read_latency[80-99]            =       103922   # Read request latency (cycles)
read_latency[100-119]          =        86564   # Read request latency (cycles)
read_latency[120-139]          =        78980   # Read request latency (cycles)
read_latency[140-159]          =        64041   # Read request latency (cycles)
read_latency[160-179]          =        54033   # Read request latency (cycles)
read_latency[180-199]          =        46490   # Read request latency (cycles)
read_latency[200-]             =       454245   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.52301e+08   # Write energy
read_energy                    =  6.52445e+09   # Read energy
act_energy                     =  7.91114e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.56232e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.83123e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.9069e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.87194e+09   # Active standby energy rank.1
average_read_latency           =      194.597   # Average read request latency (cycles)
average_interarrival           =      6.06506   # Average request interarrival latency (cycles)
total_energy                   =  2.04907e+10   # Total energy (pJ)
average_power                  =      2049.07   # Average power (mW)
average_bandwidth              =       14.069   # Average bandwidth
