Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Feb 13 20:28:29 2025
| Host         : ece-lnx-4511c running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)
| Command      : report_utilization -hierarchical -hierarchical_depth 5 -file ./report/fir_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xczu48dr-ffvg1517-2-e
| Speed File   : -2
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+--------------------------------------------------------+------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------+------------+
|                        Instance                        |                           Module                           | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | URAM | DSP Blocks |
+--------------------------------------------------------+------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------+------------+
| bd_0_wrapper                                           |                                                      (top) |        110 |        108 |       0 |    2 | 444 |      0 |      0 |    0 |          9 |
|   bd_0_i                                               |                                                       bd_0 |        110 |        108 |       0 |    2 | 444 |      0 |      0 |    0 |          9 |
|     hls_inst                                           |                                            bd_0_hls_inst_0 |        110 |        108 |       0 |    2 | 444 |      0 |      0 |    0 |          9 |
|       (hls_inst)                                       |                                            bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |    0 |          0 |
|       inst                                             |                                        bd_0_hls_inst_0_fir |        110 |        108 |       0 |    2 | 444 |      0 |      0 |    0 |          9 |
|         (inst)                                         |                                        bd_0_hls_inst_0_fir |          3 |          1 |       0 |    2 | 298 |      0 |      0 |    0 |          0 |
|         control_s_axi_U                                |                          bd_0_hls_inst_0_fir_control_s_axi |         29 |         29 |       0 |    0 |  28 |      0 |      0 |    0 |          0 |
|         flow_control_loop_delay_pipe_U                 |           bd_0_hls_inst_0_fir_flow_control_loop_delay_pipe |         23 |         23 |       0 |    0 |   2 |      0 |      0 |    0 |          0 |
|         mac_muladd_17s_11ns_33s_33_4_1_U4              |         bd_0_hls_inst_0_fir_mac_muladd_17s_11ns_33s_33_4_1 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |    0 |          1 |
|           fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0_U | bd_0_hls_inst_0_fir_mac_muladd_17s_11ns_33s_33_4_1_DSP48_0 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |    0 |          1 |
|         mac_muladd_17s_12ns_33s_33_4_1_U8              |         bd_0_hls_inst_0_fir_mac_muladd_17s_12ns_33s_33_4_1 |          0 |          0 |       0 |    0 |  17 |      0 |      0 |    0 |          1 |
|           fir_mac_muladd_17s_12ns_33s_33_4_1_DSP48_0_U | bd_0_hls_inst_0_fir_mac_muladd_17s_12ns_33s_33_4_1_DSP48_0 |          0 |          0 |       0 |    0 |  17 |      0 |      0 |    0 |          1 |
|         mac_muladd_17s_13ns_33s_33_4_1_U7              |         bd_0_hls_inst_0_fir_mac_muladd_17s_13ns_33s_33_4_1 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |    0 |          1 |
|           fir_mac_muladd_17s_13ns_33s_33_4_1_DSP48_0_U | bd_0_hls_inst_0_fir_mac_muladd_17s_13ns_33s_33_4_1_DSP48_0 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |    0 |          1 |
|         mac_muladd_17s_13s_33s_33_4_1_U9               |          bd_0_hls_inst_0_fir_mac_muladd_17s_13s_33s_33_4_1 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |    0 |          1 |
|           fir_mac_muladd_17s_13s_33s_33_4_1_DSP48_0_U  |  bd_0_hls_inst_0_fir_mac_muladd_17s_13s_33s_33_4_1_DSP48_0 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |    0 |          1 |
|         mac_muladd_17s_14ns_32s_33_4_1_U2              |         bd_0_hls_inst_0_fir_mac_muladd_17s_14ns_32s_33_4_1 |          0 |          0 |       0 |    0 |  17 |      0 |      0 |    0 |          1 |
|           fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0_U | bd_0_hls_inst_0_fir_mac_muladd_17s_14ns_32s_33_4_1_DSP48_0 |          0 |          0 |       0 |    0 |  17 |      0 |      0 |    0 |          1 |
|         mac_muladd_17s_14ns_33s_33_4_1_U5              |         bd_0_hls_inst_0_fir_mac_muladd_17s_14ns_33s_33_4_1 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |    0 |          1 |
|           fir_mac_muladd_17s_14ns_33s_33_4_1_DSP48_0_U | bd_0_hls_inst_0_fir_mac_muladd_17s_14ns_33s_33_4_1_DSP48_0 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |    0 |          1 |
|         mac_muladd_17s_14s_33s_33_4_1_U3               |          bd_0_hls_inst_0_fir_mac_muladd_17s_14s_33s_33_4_1 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |    0 |          1 |
|           fir_mac_muladd_17s_14s_33s_33_4_1_DSP48_0_U  |  bd_0_hls_inst_0_fir_mac_muladd_17s_14s_33s_33_4_1_DSP48_0 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |    0 |          1 |
|         mac_muladd_17s_15s_31s_32_4_1_U1               |          bd_0_hls_inst_0_fir_mac_muladd_17s_15s_31s_32_4_1 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |    0 |          1 |
|           fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0_U  |  bd_0_hls_inst_0_fir_mac_muladd_17s_15s_31s_32_4_1_DSP48_0 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |    0 |          1 |
|         mac_muladd_17s_15s_33s_33_4_1_U6               |          bd_0_hls_inst_0_fir_mac_muladd_17s_15s_33s_33_4_1 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |    0 |          1 |
|           fir_mac_muladd_17s_15s_33s_33_4_1_DSP48_0_U  |  bd_0_hls_inst_0_fir_mac_muladd_17s_15s_33s_33_4_1_DSP48_0 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |    0 |          1 |
|         regslice_both_in_r_U                           |                          bd_0_hls_inst_0_fir_regslice_both |         22 |         22 |       0 |    0 |  39 |      0 |      0 |    0 |          0 |
|         regslice_both_out_r_U                          |                        bd_0_hls_inst_0_fir_regslice_both_0 |         34 |         34 |       0 |    0 |  43 |      0 |      0 |    0 |          0 |
+--------------------------------------------------------+------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


