
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 4c89a4e6, clang 6.0.0-1ubuntu2 -fPIC -Os)


-- Parsing `TOP_V1.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend: TOP_V1.v
Parsing Verilog input from `TOP_V1.v' to AST representation.
Generating RTLIL representation for module `\top'.
TOP_V1.v:107: Warning: Identifier `\lock' is implicitly declared.
Successfully finished Verilog frontend.

-- Parsing `cordic/cordic.v' using frontend `verilog' --

2. Executing Verilog-2005 frontend: cordic/cordic.v
Parsing Verilog input from `cordic/cordic.v' to AST representation.
Generating RTLIL representation for module `\signed_shifter'.
Generating RTLIL representation for module `\rotator'.
Generating RTLIL representation for module `\cordic'.
Successfully finished Verilog frontend.

-- Parsing `UI/UI.v' using frontend `verilog' --

3. Executing Verilog-2005 frontend: UI/UI.v
Parsing Verilog input from `UI/UI.v' to AST representation.
Generating RTLIL representation for module `\UI'.
Successfully finished Verilog frontend.

-- Parsing `UI/BinToLCD.v' using frontend `verilog' --

4. Executing Verilog-2005 frontend: UI/BinToLCD.v
Parsing Verilog input from `UI/BinToLCD.v' to AST representation.
Generating RTLIL representation for module `\BinToLCD'.
Successfully finished Verilog frontend.

-- Parsing `UI/lcd_defines.v' using frontend `verilog' --

5. Executing Verilog-2005 frontend: UI/lcd_defines.v
Parsing Verilog input from `UI/lcd_defines.v' to AST representation.
Successfully finished Verilog frontend.

-- Parsing `UI/lcd_display.v' using frontend `verilog' --

6. Executing Verilog-2005 frontend: UI/lcd_display.v
Parsing Verilog input from `UI/lcd_display.v' to AST representation.
Generating RTLIL representation for module `\lcd'.
Successfully finished Verilog frontend.

-- Parsing `UI/delay_counter.v' using frontend `verilog' --

7. Executing Verilog-2005 frontend: UI/delay_counter.v
Parsing Verilog input from `UI/delay_counter.v' to AST representation.
Generating RTLIL representation for module `\delay_counter'.
Successfully finished Verilog frontend.

-- Parsing `sram16x16.v' using frontend `verilog' --

8. Executing Verilog-2005 frontend: sram16x16.v
Parsing Verilog input from `sram16x16.v' to AST representation.
Generating RTLIL representation for module `\sram16x16'.
Successfully finished Verilog frontend.

-- Parsing `Flash_to_SRAM.v' using frontend `verilog' --

9. Executing Verilog-2005 frontend: Flash_to_SRAM.v
Parsing Verilog input from `Flash_to_SRAM.v' to AST representation.
Generating RTLIL representation for module `\Flash_to_SRAM'.
Successfully finished Verilog frontend.

-- Parsing `spi_flash_reader.v' using frontend `verilog' --

10. Executing Verilog-2005 frontend: spi_flash_reader.v
Parsing Verilog input from `spi_flash_reader.v' to AST representation.
Generating RTLIL representation for module `\spi_flash_reader'.
Successfully finished Verilog frontend.

-- Parsing `sigma_delta.v' using frontend `verilog' --

11. Executing Verilog-2005 frontend: sigma_delta.v
Parsing Verilog input from `sigma_delta.v' to AST representation.
Generating RTLIL representation for module `\sigma_delta'.
Successfully finished Verilog frontend.

-- Parsing `dds.v' using frontend `verilog' --

12. Executing Verilog-2005 frontend: dds.v
Parsing Verilog input from `dds.v' to AST representation.
Generating RTLIL representation for module `\dds'.
Successfully finished Verilog frontend.

-- Parsing `mult16x16.v' using frontend `verilog' --

13. Executing Verilog-2005 frontend: mult16x16.v
Parsing Verilog input from `mult16x16.v' to AST representation.
Generating RTLIL representation for module `\mult16x16'.
Successfully finished Verilog frontend.

-- Parsing `pll.v' using frontend `verilog' --

14. Executing Verilog-2005 frontend: pll.v
Parsing Verilog input from `pll.v' to AST representation.
Generating RTLIL representation for module `\pll'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top top -json yosysout.json' --

15. Executing SYNTH_ICE40 pass.

15.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Successfully finished Verilog frontend.

15.2. Executing HIERARCHY pass (managing design hierarchy).

15.2.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \UI
Used module:         \lcd
Used module:             \delay_counter
Used module:         \BinToLCD

15.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\delay_counter'.
Parameter \counter_width = 20
Generating RTLIL representation for module `$paramod\delay_counter\counter_width=20'.

15.2.3. Analyzing design hierarchy..
Top module:  \top
Used module:     \UI
Used module:         \lcd
Used module:             $paramod\delay_counter\counter_width=20
Used module:         \BinToLCD

15.2.4. Analyzing design hierarchy..
Top module:  \top
Used module:     \UI
Used module:         \lcd
Used module:             $paramod\delay_counter\counter_width=20
Used module:         \BinToLCD
Removing unused module `\pll'.
Removing unused module `\mult16x16'.
Removing unused module `\dds'.
Removing unused module `\sigma_delta'.
Removing unused module `\spi_flash_reader'.
Removing unused module `\Flash_to_SRAM'.
Removing unused module `\sram16x16'.
Removing unused module `\delay_counter'.
Removing unused module `\cordic'.
Removing unused module `\rotator'.
Removing unused module `\signed_shifter'.
Removed 11 unused modules.
Mapping positional arguments of cell UI.LCD (lcd).
Mapping positional arguments of cell UI.diplay_number (BinToLCD).
Mapping positional arguments of cell top.UI_inst (UI).
Warning: Resizing cell port lcd.ram40_4kinst_physical.WDATA from 8 bits to 16 bits.
Warning: Resizing cell port lcd.ram40_4kinst_physical.WADDR from 8 bits to 11 bits.
Warning: Resizing cell port lcd.ram40_4kinst_physical.RADDR from 32 bits to 11 bits.
Warning: Resizing cell port lcd.ram40_4kinst_physical.RDATA from 8 bits to 16 bits.
Warning: Resizing cell port top.UI_inst.X from 26 bits to 32 bits.
Warning: Resizing cell port top.UI_inst.Y from 26 bits to 32 bits.
Warning: Resizing cell port top.UI_inst.Mag from 32 bits to 17 bits.

15.3. Executing PROC pass (convert processes to netlists).

15.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

15.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$UI/delay_counter.v:62$472 in module $paramod\delay_counter\counter_width=20.
Marked 1 switch rules as full_case in process $proc$UI/lcd_display.v:434$344 in module lcd.
Marked 4 switch rules as full_case in process $proc$UI/lcd_display.v:218$336 in module lcd.
Removed 1 dead cases from process $proc$UI/BinToLCD.v:36$124 in module BinToLCD.
Marked 20 switch rules as full_case in process $proc$UI/BinToLCD.v:36$124 in module BinToLCD.
Marked 5 switch rules as full_case in process $proc$UI/UI.v:125$53 in module UI.
Removed a total of 1 dead cases.

15.3.3. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\lcd.$proc$UI/lcd_display.v:200$358'.
  Set init value: \tx_delay_load = 1'0
Found init rule in `\lcd.$proc$UI/lcd_display.v:199$357'.
  Set init value: \main_delay_load = 1'0
Found init rule in `\lcd.$proc$UI/lcd_display.v:195$356'.
  Set init value: \tx_delay_value = 20'00000000000000000000
Found init rule in `\lcd.$proc$UI/lcd_display.v:194$355'.
  Set init value: \main_delay_value = 20'00000000000000000000
Found init rule in `\lcd.$proc$UI/lcd_display.v:169$354'.
  Set init value: \LCD_E1 = 1'0
Found init rule in `\lcd.$proc$UI/lcd_display.v:168$353'.
  Set init value: \LCD_E0 = 1'0
Found init rule in `\lcd.$proc$UI/lcd_display.v:167$352'.
  Set init value: \SF_D1 = 4'0000
Found init rule in `\lcd.$proc$UI/lcd_display.v:166$351'.
  Set init value: \SF_D0 = 4'0000
Found init rule in `\lcd.$proc$UI/lcd_display.v:105$350'.
  Set init value: \pos = 0
Found init rule in `\lcd.$proc$UI/lcd_display.v:104$349'.
  Set init value: \display_state = 5'00000
Found init rule in `\lcd.$proc$UI/lcd_display.v:76$348'.
  Set init value: \tx_done = 1'0
Found init rule in `\lcd.$proc$UI/lcd_display.v:73$347'.
  Set init value: \tx_state = 3'110
Found init rule in `\BinToLCD.$proc$UI/BinToLCD.v:32$312'.
  Set init value: \holdoff = 1'0
Found init rule in `\BinToLCD.$proc$UI/BinToLCD.v:31$311'.
  Set init value: \difference = 33'000000000000000000000000000000000
Found init rule in `\BinToLCD.$proc$UI/BinToLCD.v:28$310'.
  Set init value: \dec = 4'0000
Found init rule in `\BinToLCD.$proc$UI/BinToLCD.v:27$309'.
  Set init value: \summand = 0
Found init rule in `\BinToLCD.$proc$UI/BinToLCD.v:27$308'.
  Set init value: \secondlastacc = 0
Found init rule in `\BinToLCD.$proc$UI/BinToLCD.v:27$307'.
  Set init value: \lastacc = 0
Found init rule in `\BinToLCD.$proc$UI/BinToLCD.v:27$306'.
  Set init value: \rest = 0
Found init rule in `\BinToLCD.$proc$UI/BinToLCD.v:26$305'.
  Set init value: \acc = 33'000000000000000000000000000000000
Found init rule in `\BinToLCD.$proc$UI/BinToLCD.v:24$304'.
  Set init value: \pos = 5'00000
Found init rule in `\BinToLCD.$proc$UI/BinToLCD.v:22$303'.
  Set init value: \leadz = 1'0
Found init rule in `\BinToLCD.$proc$UI/BinToLCD.v:22$302'.
  Set init value: \updating = 1'0
Found init rule in `\BinToLCD.$proc$UI/BinToLCD.v:22$301'.
  Set init value: \lastupdate = 1'0
Found init rule in `\BinToLCD.$proc$UI/BinToLCD.v:20$300'.
  Set init value: \we = 1'0
Found init rule in `\BinToLCD.$proc$UI/BinToLCD.v:15$299'.
  Set init value: \dat = 8'00000000
Found init rule in `\UI.$proc$UI/UI.v:67$122'.
  Set init value: \dispdone = 1'0
Found init rule in `\UI.$proc$UI/UI.v:66$121'.
  Set init value: \disppos = 5'00000
Found init rule in `\UI.$proc$UI/UI.v:65$120'.
  Set init value: \repaintS = 1'0
Found init rule in `\UI.$proc$UI/UI.v:65$119'.
  Set init value: \weS = 1'0
Found init rule in `\UI.$proc$UI/UI.v:64$118'.
  Set init value: \datS = 8'00000000
Found init rule in `\UI.$proc$UI/UI.v:63$117'.
  Set init value: \ismagphase = 1'0
Found init rule in `\UI.$proc$UI/UI.v:51$116'.
  Set init value: \state = 4'0000
Found init rule in `\UI.$proc$UI/UI.v:48$115'.
  Set init value: \btnt3 = 1'0
Found init rule in `\UI.$proc$UI/UI.v:48$114'.
  Set init value: \btnt2 = 1'0
Found init rule in `\UI.$proc$UI/UI.v:48$113'.
  Set init value: \btnt1 = 1'0
Found init rule in `\UI.$proc$UI/UI.v:48$112'.
  Set init value: \btnt0 = 1'0
Found init rule in `\UI.$proc$UI/UI.v:47$111'.
  Set init value: \cnt3 = 24'000000000000000000000000
Found init rule in `\UI.$proc$UI/UI.v:47$110'.
  Set init value: \cnt2 = 24'000000000000000000000000
Found init rule in `\UI.$proc$UI/UI.v:47$109'.
  Set init value: \cnt1 = 24'000000000000000000000000
Found init rule in `\UI.$proc$UI/UI.v:47$108'.
  Set init value: \cnt0 = 24'000000000000000000000000
Found init rule in `\UI.$proc$UI/UI.v:46$107'.
  Set init value: \BP = 4'0000
Found init rule in `\UI.$proc$UI/UI.v:41$106'.
  Set init value: \update = 1'0
Found init rule in `\UI.$proc$UI/UI.v:39$105'.
  Set init value: \count = 24'000000000000000000000000
Found init rule in `\UI.$proc$UI/UI.v:27$104'.
  Set init value: \refIO = 1'0
Found init rule in `\UI.$proc$UI/UI.v:24$103'.
  Set init value: \refampl = 2'00
Found init rule in `\UI.$proc$UI/UI.v:23$102'.
  Set init value: \reffreq = 3'000
Found init rule in `\UI.$proc$UI/UI.v:22$101'.
  Set init value: \TC = 4'0000
Found init rule in `\UI.$proc$UI/UI.v:21$100'.
  Set init value: \gain = 2'00
Found init rule in `\top.$proc$TOP_V1.v:25$7'.
  Set init value: \cnt = 0
Found init rule in `\top.$proc$TOP_V1.v:24$6'.
  Set init value: \rst = 1'1

15.3.4. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \reset in `\lcd.$proc$UI/lcd_display.v:434$344'.
Found async reset \reset in `\lcd.$proc$UI/lcd_display.v:218$336'.

15.3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\delay_counter\counter_width=20.$proc$UI/delay_counter.v:62$472'.
     1/1: $0\counter[19:0]
Creating decoders for process `\lcd.$proc$UI/lcd_display.v:200$358'.
     1/1: $1\tx_delay_load[0:0]
Creating decoders for process `\lcd.$proc$UI/lcd_display.v:199$357'.
     1/1: $1\main_delay_load[0:0]
Creating decoders for process `\lcd.$proc$UI/lcd_display.v:195$356'.
     1/1: $1\tx_delay_value[19:0]
Creating decoders for process `\lcd.$proc$UI/lcd_display.v:194$355'.
     1/1: $1\main_delay_value[19:0]
Creating decoders for process `\lcd.$proc$UI/lcd_display.v:169$354'.
     1/1: $1\LCD_E1[0:0]
Creating decoders for process `\lcd.$proc$UI/lcd_display.v:168$353'.
     1/1: $1\LCD_E0[0:0]
Creating decoders for process `\lcd.$proc$UI/lcd_display.v:167$352'.
     1/1: $1\SF_D1[3:0]
Creating decoders for process `\lcd.$proc$UI/lcd_display.v:166$351'.
     1/1: $1\SF_D0[3:0]
Creating decoders for process `\lcd.$proc$UI/lcd_display.v:105$350'.
     1/1: $1\pos[31:0]
Creating decoders for process `\lcd.$proc$UI/lcd_display.v:104$349'.
     1/1: $1\display_state[4:0]
Creating decoders for process `\lcd.$proc$UI/lcd_display.v:76$348'.
     1/1: $1\tx_done[0:0]
Creating decoders for process `\lcd.$proc$UI/lcd_display.v:73$347'.
     1/1: $1\tx_state[2:0]
Creating decoders for process `\lcd.$proc$UI/lcd_display.v:434$344'.
     1/6: $0\tx_delay_load[0:0]
     2/6: $0\tx_delay_value[19:0]
     3/6: $0\LCD_E0[0:0]
     4/6: $0\SF_D0[3:0]
     5/6: $0\tx_done[0:0]
     6/6: $0\tx_state[2:0]
Creating decoders for process `\lcd.$proc$UI/lcd_display.v:218$336'.
     1/7: $0\main_delay_load[0:0]
     2/7: $0\main_delay_value[19:0]
     3/7: $0\LCD_E1[0:0]
     4/7: $0\SF_D1[3:0]
     5/7: $0\display_state[4:0]
     6/7: $0\tx_byte[7:0]
     7/7: $0\pos[31:0]
Creating decoders for process `\BinToLCD.$proc$UI/BinToLCD.v:32$312'.
     1/1: $1\holdoff[0:0]
Creating decoders for process `\BinToLCD.$proc$UI/BinToLCD.v:31$311'.
     1/1: $1\difference[32:0]
Creating decoders for process `\BinToLCD.$proc$UI/BinToLCD.v:28$310'.
     1/1: $1\dec[3:0]
Creating decoders for process `\BinToLCD.$proc$UI/BinToLCD.v:27$309'.
     1/1: $1\summand[31:0]
Creating decoders for process `\BinToLCD.$proc$UI/BinToLCD.v:27$308'.
     1/1: $1\secondlastacc[31:0]
Creating decoders for process `\BinToLCD.$proc$UI/BinToLCD.v:27$307'.
     1/1: $1\lastacc[31:0]
Creating decoders for process `\BinToLCD.$proc$UI/BinToLCD.v:27$306'.
     1/1: $21\rest[31:0]
Creating decoders for process `\BinToLCD.$proc$UI/BinToLCD.v:26$305'.
     1/1: $1\acc[32:0]
Creating decoders for process `\BinToLCD.$proc$UI/BinToLCD.v:24$304'.
     1/1: $1\pos[4:0]
Creating decoders for process `\BinToLCD.$proc$UI/BinToLCD.v:22$303'.
     1/1: $1\leadz[0:0]
Creating decoders for process `\BinToLCD.$proc$UI/BinToLCD.v:22$302'.
     1/1: $1\updating[0:0]
Creating decoders for process `\BinToLCD.$proc$UI/BinToLCD.v:22$301'.
     1/1: $1\lastupdate[0:0]
Creating decoders for process `\BinToLCD.$proc$UI/BinToLCD.v:20$300'.
     1/1: $1\we[0:0]
Creating decoders for process `\BinToLCD.$proc$UI/BinToLCD.v:15$299'.
     1/1: $1\dat[7:0]
Creating decoders for process `\BinToLCD.$proc$UI/BinToLCD.v:36$124'.
     1/34: $20\rest[31:0]
     2/34: $19\rest[31:0]
     3/34: $18\rest[31:0]
     4/34: $17\rest[31:0]
     5/34: $16\rest[31:0]
     6/34: $15\rest[31:0]
     7/34: $14\rest[31:0]
     8/34: $13\rest[31:0]
     9/34: $12\rest[31:0]
    10/34: $11\rest[31:0]
    11/34: $10\rest[31:0]
    12/34: $9\rest[31:0]
    13/34: $8\rest[31:0]
    14/34: $7\rest[31:0]
    15/34: $6\rest[31:0]
    16/34: $5\rest[31:0]
    17/34: $4\rest[31:0]
    18/34: $3\rest[31:0]
    19/34: $2\rest[31:0]
    20/34: $1\rest[31:0]
    21/34: $0\rest[31:0]
    22/34: $0\lastupdate[0:0]
    23/34: $0\holdoff[0:0]
    24/34: $0\difference[32:0]
    25/34: $0\dec[3:0]
    26/34: $0\pos[4:0]
    27/34: $0\leadz[0:0]
    28/34: $0\updating[0:0]
    29/34: $0\summand[31:0]
    30/34: $0\secondlastacc[31:0]
    31/34: $0\lastacc[31:0]
    32/34: $0\acc[32:0]
    33/34: $0\we[0:0]
    34/34: $0\dat[7:0]
Creating decoders for process `\UI.$proc$UI/UI.v:67$122'.
     1/1: $1\dispdone[0:0]
Creating decoders for process `\UI.$proc$UI/UI.v:66$121'.
     1/1: $1\disppos[4:0]
Creating decoders for process `\UI.$proc$UI/UI.v:65$120'.
     1/1: $1\repaintS[0:0]
Creating decoders for process `\UI.$proc$UI/UI.v:65$119'.
     1/1: $1\weS[0:0]
Creating decoders for process `\UI.$proc$UI/UI.v:64$118'.
     1/1: $1\datS[7:0]
Creating decoders for process `\UI.$proc$UI/UI.v:63$117'.
     1/1: $1\ismagphase[0:0]
Creating decoders for process `\UI.$proc$UI/UI.v:51$116'.
     1/1: $1\state[3:0]
Creating decoders for process `\UI.$proc$UI/UI.v:48$115'.
     1/1: $1\btnt3[0:0]
Creating decoders for process `\UI.$proc$UI/UI.v:48$114'.
     1/1: $1\btnt2[0:0]
Creating decoders for process `\UI.$proc$UI/UI.v:48$113'.
     1/1: $1\btnt1[0:0]
Creating decoders for process `\UI.$proc$UI/UI.v:48$112'.
     1/1: $1\btnt0[0:0]
Creating decoders for process `\UI.$proc$UI/UI.v:47$111'.
     1/1: $1\cnt3[23:0]
Creating decoders for process `\UI.$proc$UI/UI.v:47$110'.
     1/1: $1\cnt2[23:0]
Creating decoders for process `\UI.$proc$UI/UI.v:47$109'.
     1/1: $1\cnt1[23:0]
Creating decoders for process `\UI.$proc$UI/UI.v:47$108'.
     1/1: $1\cnt0[23:0]
Creating decoders for process `\UI.$proc$UI/UI.v:46$107'.
     1/1: $1\BP[3:0]
Creating decoders for process `\UI.$proc$UI/UI.v:41$106'.
     1/1: $1\update[0:0]
Creating decoders for process `\UI.$proc$UI/UI.v:39$105'.
     1/1: $1\count[23:0]
Creating decoders for process `\UI.$proc$UI/UI.v:27$104'.
     1/1: $1\refIO[0:0]
Creating decoders for process `\UI.$proc$UI/UI.v:24$103'.
     1/1: $1\refampl[1:0]
Creating decoders for process `\UI.$proc$UI/UI.v:23$102'.
     1/1: $1\reffreq[2:0]
Creating decoders for process `\UI.$proc$UI/UI.v:22$101'.
     1/1: $1\TC[3:0]
Creating decoders for process `\UI.$proc$UI/UI.v:21$100'.
     1/1: $1\gain[1:0]
Creating decoders for process `\UI.$proc$UI/UI.v:125$53'.
     1/14: $0\state[3:0]
     2/14: $0\update[0:0]
     3/14: $0\weS[0:0]
     4/14: $0\repaintS[0:0]
     5/14: $0\count[23:0]
     6/14: $0\dispdone[0:0]
     7/14: $0\disppos[4:0]
     8/14: $0\datS[7:0]
     9/14: $0\ismagphase[0:0]
    10/14: $0\refIO[0:0]
    11/14: $0\refampl[1:0]
    12/14: $0\reffreq[2:0]
    13/14: $0\TC[3:0]
    14/14: $0\gain[1:0]
Creating decoders for process `\UI.$proc$UI/UI.v:72$33'.
     1/12: $0\BP[3:0] [3]
     2/12: $0\BP[3:0] [2]
     3/12: $0\BP[3:0] [1]
     4/12: $0\BP[3:0] [0]
     5/12: $0\btnt3[0:0]
     6/12: $0\btnt2[0:0]
     7/12: $0\btnt1[0:0]
     8/12: $0\btnt0[0:0]
     9/12: $0\cnt3[23:0]
    10/12: $0\cnt2[23:0]
    11/12: $0\cnt1[23:0]
    12/12: $0\cnt0[23:0]
Creating decoders for process `\top.$proc$TOP_V1.v:25$7'.
     1/1: $1\cnt[31:0]
Creating decoders for process `\top.$proc$TOP_V1.v:24$6'.
     1/1: $1\rst[0:0]
Creating decoders for process `\top.$proc$TOP_V1.v:46$2'.
     1/2: $0\cnt[31:0]
     2/2: $0\rst[0:0]

15.3.6. Executing PROC_DLATCH pass (convert process syncs to latches).

15.3.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\delay_counter\counter_width=20.\counter' using process `$paramod\delay_counter\counter_width=20.$proc$UI/delay_counter.v:62$472'.
  created $dff cell `$procdff$2443' with positive edge clock.
Creating register for signal `\lcd.\tx_state' using process `\lcd.$proc$UI/lcd_display.v:434$344'.
  created $adff cell `$procdff$2444' with positive edge clock and positive level reset.
Creating register for signal `\lcd.\tx_done' using process `\lcd.$proc$UI/lcd_display.v:434$344'.
  created $dff cell `$procdff$2445' with positive edge clock.
Creating register for signal `\lcd.\SF_D0' using process `\lcd.$proc$UI/lcd_display.v:434$344'.
  created $dff cell `$procdff$2446' with positive edge clock.
Creating register for signal `\lcd.\LCD_E0' using process `\lcd.$proc$UI/lcd_display.v:434$344'.
  created $dff cell `$procdff$2447' with positive edge clock.
Creating register for signal `\lcd.\tx_delay_value' using process `\lcd.$proc$UI/lcd_display.v:434$344'.
  created $dff cell `$procdff$2448' with positive edge clock.
Creating register for signal `\lcd.\tx_delay_load' using process `\lcd.$proc$UI/lcd_display.v:434$344'.
  created $dff cell `$procdff$2449' with positive edge clock.
Creating register for signal `\lcd.\pos' using process `\lcd.$proc$UI/lcd_display.v:218$336'.
  created $dff cell `$procdff$2450' with positive edge clock.
Creating register for signal `\lcd.\tx_byte' using process `\lcd.$proc$UI/lcd_display.v:218$336'.
  created $dff cell `$procdff$2451' with positive edge clock.
Creating register for signal `\lcd.\display_state' using process `\lcd.$proc$UI/lcd_display.v:218$336'.
  created $adff cell `$procdff$2452' with positive edge clock and positive level reset.
Creating register for signal `\lcd.\SF_D1' using process `\lcd.$proc$UI/lcd_display.v:218$336'.
  created $dff cell `$procdff$2453' with positive edge clock.
Creating register for signal `\lcd.\LCD_E1' using process `\lcd.$proc$UI/lcd_display.v:218$336'.
  created $dff cell `$procdff$2454' with positive edge clock.
Creating register for signal `\lcd.\main_delay_value' using process `\lcd.$proc$UI/lcd_display.v:218$336'.
  created $adff cell `$procdff$2455' with positive edge clock and positive level reset.
Creating register for signal `\lcd.\main_delay_load' using process `\lcd.$proc$UI/lcd_display.v:218$336'.
  created $adff cell `$procdff$2456' with positive edge clock and positive level reset.
Creating register for signal `\BinToLCD.\dat' using process `\BinToLCD.$proc$UI/BinToLCD.v:36$124'.
  created $dff cell `$procdff$2457' with positive edge clock.
Creating register for signal `\BinToLCD.\we' using process `\BinToLCD.$proc$UI/BinToLCD.v:36$124'.
  created $dff cell `$procdff$2458' with positive edge clock.
Creating register for signal `\BinToLCD.\acc' using process `\BinToLCD.$proc$UI/BinToLCD.v:36$124'.
  created $dff cell `$procdff$2459' with positive edge clock.
Creating register for signal `\BinToLCD.\rest' using process `\BinToLCD.$proc$UI/BinToLCD.v:36$124'.
  created $dff cell `$procdff$2460' with positive edge clock.
Creating register for signal `\BinToLCD.\lastacc' using process `\BinToLCD.$proc$UI/BinToLCD.v:36$124'.
  created $dff cell `$procdff$2461' with positive edge clock.
Creating register for signal `\BinToLCD.\secondlastacc' using process `\BinToLCD.$proc$UI/BinToLCD.v:36$124'.
  created $dff cell `$procdff$2462' with positive edge clock.
Creating register for signal `\BinToLCD.\summand' using process `\BinToLCD.$proc$UI/BinToLCD.v:36$124'.
  created $dff cell `$procdff$2463' with positive edge clock.
Creating register for signal `\BinToLCD.\lastupdate' using process `\BinToLCD.$proc$UI/BinToLCD.v:36$124'.
  created $dff cell `$procdff$2464' with positive edge clock.
Creating register for signal `\BinToLCD.\updating' using process `\BinToLCD.$proc$UI/BinToLCD.v:36$124'.
  created $dff cell `$procdff$2465' with positive edge clock.
Creating register for signal `\BinToLCD.\leadz' using process `\BinToLCD.$proc$UI/BinToLCD.v:36$124'.
  created $dff cell `$procdff$2466' with positive edge clock.
Creating register for signal `\BinToLCD.\pos' using process `\BinToLCD.$proc$UI/BinToLCD.v:36$124'.
  created $dff cell `$procdff$2467' with positive edge clock.
Creating register for signal `\BinToLCD.\dec' using process `\BinToLCD.$proc$UI/BinToLCD.v:36$124'.
  created $dff cell `$procdff$2468' with positive edge clock.
Creating register for signal `\BinToLCD.\difference' using process `\BinToLCD.$proc$UI/BinToLCD.v:36$124'.
  created $dff cell `$procdff$2469' with positive edge clock.
Creating register for signal `\BinToLCD.\holdoff' using process `\BinToLCD.$proc$UI/BinToLCD.v:36$124'.
  created $dff cell `$procdff$2470' with positive edge clock.
Creating register for signal `\UI.\gain' using process `\UI.$proc$UI/UI.v:125$53'.
  created $dff cell `$procdff$2471' with positive edge clock.
Creating register for signal `\UI.\TC' using process `\UI.$proc$UI/UI.v:125$53'.
  created $dff cell `$procdff$2472' with positive edge clock.
Creating register for signal `\UI.\reffreq' using process `\UI.$proc$UI/UI.v:125$53'.
  created $dff cell `$procdff$2473' with positive edge clock.
Creating register for signal `\UI.\refampl' using process `\UI.$proc$UI/UI.v:125$53'.
  created $dff cell `$procdff$2474' with positive edge clock.
Creating register for signal `\UI.\refIO' using process `\UI.$proc$UI/UI.v:125$53'.
  created $dff cell `$procdff$2475' with positive edge clock.
Creating register for signal `\UI.\count' using process `\UI.$proc$UI/UI.v:125$53'.
  created $dff cell `$procdff$2476' with positive edge clock.
Creating register for signal `\UI.\update' using process `\UI.$proc$UI/UI.v:125$53'.
  created $dff cell `$procdff$2477' with positive edge clock.
Creating register for signal `\UI.\state' using process `\UI.$proc$UI/UI.v:125$53'.
  created $dff cell `$procdff$2478' with positive edge clock.
Creating register for signal `\UI.\ismagphase' using process `\UI.$proc$UI/UI.v:125$53'.
  created $dff cell `$procdff$2479' with positive edge clock.
Creating register for signal `\UI.\datS' using process `\UI.$proc$UI/UI.v:125$53'.
  created $dff cell `$procdff$2480' with positive edge clock.
Creating register for signal `\UI.\weS' using process `\UI.$proc$UI/UI.v:125$53'.
  created $dff cell `$procdff$2481' with positive edge clock.
Creating register for signal `\UI.\repaintS' using process `\UI.$proc$UI/UI.v:125$53'.
  created $dff cell `$procdff$2482' with positive edge clock.
Creating register for signal `\UI.\disppos' using process `\UI.$proc$UI/UI.v:125$53'.
  created $dff cell `$procdff$2483' with positive edge clock.
Creating register for signal `\UI.\dispdone' using process `\UI.$proc$UI/UI.v:125$53'.
  created $dff cell `$procdff$2484' with positive edge clock.
Creating register for signal `\UI.\BP' using process `\UI.$proc$UI/UI.v:72$33'.
  created $dff cell `$procdff$2485' with positive edge clock.
Creating register for signal `\UI.\cnt0' using process `\UI.$proc$UI/UI.v:72$33'.
  created $dff cell `$procdff$2486' with positive edge clock.
Creating register for signal `\UI.\cnt1' using process `\UI.$proc$UI/UI.v:72$33'.
  created $dff cell `$procdff$2487' with positive edge clock.
Creating register for signal `\UI.\cnt2' using process `\UI.$proc$UI/UI.v:72$33'.
  created $dff cell `$procdff$2488' with positive edge clock.
Creating register for signal `\UI.\cnt3' using process `\UI.$proc$UI/UI.v:72$33'.
  created $dff cell `$procdff$2489' with positive edge clock.
Creating register for signal `\UI.\btnt0' using process `\UI.$proc$UI/UI.v:72$33'.
  created $dff cell `$procdff$2490' with positive edge clock.
Creating register for signal `\UI.\btnt1' using process `\UI.$proc$UI/UI.v:72$33'.
  created $dff cell `$procdff$2491' with positive edge clock.
Creating register for signal `\UI.\btnt2' using process `\UI.$proc$UI/UI.v:72$33'.
  created $dff cell `$procdff$2492' with positive edge clock.
Creating register for signal `\UI.\btnt3' using process `\UI.$proc$UI/UI.v:72$33'.
  created $dff cell `$procdff$2493' with positive edge clock.
Creating register for signal `\top.\rst' using process `\top.$proc$TOP_V1.v:46$2'.
  created $dff cell `$procdff$2494' with positive edge clock.
Creating register for signal `\top.\cnt' using process `\top.$proc$TOP_V1.v:46$2'.
  created $dff cell `$procdff$2495' with positive edge clock.

15.3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod\delay_counter\counter_width=20.$proc$UI/delay_counter.v:62$472'.
Removing empty process `$paramod\delay_counter\counter_width=20.$proc$UI/delay_counter.v:62$472'.
Removing empty process `lcd.$proc$UI/lcd_display.v:200$358'.
Removing empty process `lcd.$proc$UI/lcd_display.v:199$357'.
Removing empty process `lcd.$proc$UI/lcd_display.v:195$356'.
Removing empty process `lcd.$proc$UI/lcd_display.v:194$355'.
Removing empty process `lcd.$proc$UI/lcd_display.v:169$354'.
Removing empty process `lcd.$proc$UI/lcd_display.v:168$353'.
Removing empty process `lcd.$proc$UI/lcd_display.v:167$352'.
Removing empty process `lcd.$proc$UI/lcd_display.v:166$351'.
Removing empty process `lcd.$proc$UI/lcd_display.v:105$350'.
Removing empty process `lcd.$proc$UI/lcd_display.v:104$349'.
Removing empty process `lcd.$proc$UI/lcd_display.v:76$348'.
Removing empty process `lcd.$proc$UI/lcd_display.v:73$347'.
Found and cleaned up 8 empty switches in `\lcd.$proc$UI/lcd_display.v:434$344'.
Removing empty process `lcd.$proc$UI/lcd_display.v:434$344'.
Found and cleaned up 22 empty switches in `\lcd.$proc$UI/lcd_display.v:218$336'.
Removing empty process `lcd.$proc$UI/lcd_display.v:218$336'.
Removing empty process `BinToLCD.$proc$UI/BinToLCD.v:32$312'.
Removing empty process `BinToLCD.$proc$UI/BinToLCD.v:31$311'.
Removing empty process `BinToLCD.$proc$UI/BinToLCD.v:28$310'.
Removing empty process `BinToLCD.$proc$UI/BinToLCD.v:27$309'.
Removing empty process `BinToLCD.$proc$UI/BinToLCD.v:27$308'.
Removing empty process `BinToLCD.$proc$UI/BinToLCD.v:27$307'.
Removing empty process `BinToLCD.$proc$UI/BinToLCD.v:27$306'.
Removing empty process `BinToLCD.$proc$UI/BinToLCD.v:26$305'.
Removing empty process `BinToLCD.$proc$UI/BinToLCD.v:24$304'.
Removing empty process `BinToLCD.$proc$UI/BinToLCD.v:22$303'.
Removing empty process `BinToLCD.$proc$UI/BinToLCD.v:22$302'.
Removing empty process `BinToLCD.$proc$UI/BinToLCD.v:22$301'.
Removing empty process `BinToLCD.$proc$UI/BinToLCD.v:20$300'.
Removing empty process `BinToLCD.$proc$UI/BinToLCD.v:15$299'.
Found and cleaned up 83 empty switches in `\BinToLCD.$proc$UI/BinToLCD.v:36$124'.
Removing empty process `BinToLCD.$proc$UI/BinToLCD.v:36$124'.
Removing empty process `UI.$proc$UI/UI.v:67$122'.
Removing empty process `UI.$proc$UI/UI.v:66$121'.
Removing empty process `UI.$proc$UI/UI.v:65$120'.
Removing empty process `UI.$proc$UI/UI.v:65$119'.
Removing empty process `UI.$proc$UI/UI.v:64$118'.
Removing empty process `UI.$proc$UI/UI.v:63$117'.
Removing empty process `UI.$proc$UI/UI.v:51$116'.
Removing empty process `UI.$proc$UI/UI.v:48$115'.
Removing empty process `UI.$proc$UI/UI.v:48$114'.
Removing empty process `UI.$proc$UI/UI.v:48$113'.
Removing empty process `UI.$proc$UI/UI.v:48$112'.
Removing empty process `UI.$proc$UI/UI.v:47$111'.
Removing empty process `UI.$proc$UI/UI.v:47$110'.
Removing empty process `UI.$proc$UI/UI.v:47$109'.
Removing empty process `UI.$proc$UI/UI.v:47$108'.
Removing empty process `UI.$proc$UI/UI.v:46$107'.
Removing empty process `UI.$proc$UI/UI.v:41$106'.
Removing empty process `UI.$proc$UI/UI.v:39$105'.
Removing empty process `UI.$proc$UI/UI.v:27$104'.
Removing empty process `UI.$proc$UI/UI.v:24$103'.
Removing empty process `UI.$proc$UI/UI.v:23$102'.
Removing empty process `UI.$proc$UI/UI.v:22$101'.
Removing empty process `UI.$proc$UI/UI.v:21$100'.
Found and cleaned up 44 empty switches in `\UI.$proc$UI/UI.v:125$53'.
Removing empty process `UI.$proc$UI/UI.v:125$53'.
Found and cleaned up 12 empty switches in `\UI.$proc$UI/UI.v:72$33'.
Removing empty process `UI.$proc$UI/UI.v:72$33'.
Removing empty process `top.$proc$TOP_V1.v:25$7'.
Removing empty process `top.$proc$TOP_V1.v:24$6'.
Found and cleaned up 1 empty switch in `\top.$proc$TOP_V1.v:46$2'.
Removing empty process `top.$proc$TOP_V1.v:46$2'.
Cleaned up 171 empty switches.

15.4. Executing FLATTEN pass (flatten design).
Using template UI for cells of type UI.
Using template lcd for cells of type lcd.
Using template BinToLCD for cells of type BinToLCD.
Using template $paramod\delay_counter\counter_width=20 for cells of type $paramod\delay_counter\counter_width=20.
<suppressed ~4 debug messages>
No more expansions possible.
Deleting now unused module $paramod\delay_counter\counter_width=20.
Deleting now unused module lcd.
Deleting now unused module BinToLCD.
Deleting now unused module UI.

15.5. Executing TRIBUF pass.

15.6. Executing DEMINOUT pass (demote inout ports to input or output).

15.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~48 debug messages>

15.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 546 unused wires.
<suppressed ~7 debug messages>

15.9. Executing CHECK pass (checking for obvious problems).
checking module top..
Warning: Wire top.\HC [15] is used but has no driver.
Warning: Wire top.\HC [14] is used but has no driver.
Warning: Wire top.\HC [13] is used but has no driver.
Warning: Wire top.\HC [12] is used but has no driver.
Warning: Wire top.\HC [11] is used but has no driver.
Warning: Wire top.\HC [10] is used but has no driver.
Warning: Wire top.\HC [9] is used but has no driver.
Warning: Wire top.\HC [8] is used but has no driver.
Warning: Wire top.\HC [7] is used but has no driver.
Warning: Wire top.\HC [6] is used but has no driver.
Warning: Wire top.\HC [5] is used but has no driver.
Warning: Wire top.\HC [4] is used but has no driver.
Warning: Wire top.\HC [3] is used but has no driver.
Warning: Wire top.\HC [2] is used but has no driver.
Warning: Wire top.\HC [1] is used but has no driver.
Warning: Wire top.\HC [0] is used but has no driver.
found and reported 16 problems.

15.10. Executing OPT pass (performing simple optimizations).

15.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

15.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~1776 debug messages>
Removed a total of 592 cells.

15.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $techmap\UI_inst.$procmux$2403: \UI_inst.btnt3 -> 1'0
      Replacing known input bits on port A of cell $techmap\UI_inst.$procmux$2401: \UI_inst.btnt3 -> 1'1
      Replacing known input bits on port A of cell $techmap\UI_inst.$procmux$2409: \UI_inst.btnt2 -> 1'0
      Replacing known input bits on port A of cell $techmap\UI_inst.$procmux$2407: \UI_inst.btnt2 -> 1'1
      Replacing known input bits on port A of cell $techmap\UI_inst.$procmux$2415: \UI_inst.btnt1 -> 1'0
      Replacing known input bits on port A of cell $techmap\UI_inst.$procmux$2413: \UI_inst.btnt1 -> 1'1
      Replacing known input bits on port A of cell $techmap\UI_inst.$procmux$2421: \UI_inst.btnt0 -> 1'0
      Replacing known input bits on port A of cell $techmap\UI_inst.$procmux$2419: \UI_inst.btnt0 -> 1'1
  Analyzing evaluation results.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$1026.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$1028.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$1058.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$1060.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$1091.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$1093.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$1125.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$1127.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$1160.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$1162.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$1196.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$1198.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$1238.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$776.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$778.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$789.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$791.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$803.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$805.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$818.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$820.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$834.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$836.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$851.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$853.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$869.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$871.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$888.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$890.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$908.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$910.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$936.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$938.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$965.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$967.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$995.
    dead port 2/2 on $mux $techmap\UI_inst.diplay_number.$procmux$997.
Removed 37 multiplexer ports.
<suppressed ~61 debug messages>

15.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New input vector for $reduce_or cell $techmap\UI_inst.$reduce_or$UI/UI.v:204$69: { \UI_inst.BP [0] \UI_inst.BP [1] \UI_inst.BP [2] \UI_inst.BP [3] }
    New input vector for $reduce_and cell $techmap\UI_inst.$reduce_and$UI/UI.v:99$43: { \UI_inst.cnt2 [0] \UI_inst.cnt2 [1] \UI_inst.cnt2 [2] \UI_inst.cnt2 [3] \UI_inst.cnt2 [4] \UI_inst.cnt2 [5] \UI_inst.cnt2 [6] \UI_inst.cnt2 [7] \UI_inst.cnt2 [8] \UI_inst.cnt2 [9] \UI_inst.cnt2 [10] \UI_inst.cnt2 [11] \UI_inst.cnt2 [12] \UI_inst.cnt2 [13] \UI_inst.cnt2 [14] \UI_inst.cnt2 [15] \UI_inst.cnt2 [16] \UI_inst.cnt2 [17] \UI_inst.cnt2 [18] \UI_inst.cnt2 [19] \UI_inst.cnt2 [20] \UI_inst.cnt2 [21] \UI_inst.cnt2 [22] \UI_inst.cnt2 [23] }
    New input vector for $reduce_and cell $techmap\UI_inst.$reduce_and$UI/UI.v:89$39: { \UI_inst.cnt1 [0] \UI_inst.cnt1 [1] \UI_inst.cnt1 [2] \UI_inst.cnt1 [3] \UI_inst.cnt1 [4] \UI_inst.cnt1 [5] \UI_inst.cnt1 [6] \UI_inst.cnt1 [7] \UI_inst.cnt1 [8] \UI_inst.cnt1 [9] \UI_inst.cnt1 [10] \UI_inst.cnt1 [11] \UI_inst.cnt1 [12] \UI_inst.cnt1 [13] \UI_inst.cnt1 [14] \UI_inst.cnt1 [15] \UI_inst.cnt1 [16] \UI_inst.cnt1 [17] \UI_inst.cnt1 [18] \UI_inst.cnt1 [19] \UI_inst.cnt1 [20] \UI_inst.cnt1 [21] \UI_inst.cnt1 [22] \UI_inst.cnt1 [23] }
    New input vector for $reduce_and cell $techmap\UI_inst.$reduce_and$UI/UI.v:79$35: { \UI_inst.cnt0 [0] \UI_inst.cnt0 [1] \UI_inst.cnt0 [2] \UI_inst.cnt0 [3] \UI_inst.cnt0 [4] \UI_inst.cnt0 [5] \UI_inst.cnt0 [6] \UI_inst.cnt0 [7] \UI_inst.cnt0 [8] \UI_inst.cnt0 [9] \UI_inst.cnt0 [10] \UI_inst.cnt0 [11] \UI_inst.cnt0 [12] \UI_inst.cnt0 [13] \UI_inst.cnt0 [14] \UI_inst.cnt0 [15] \UI_inst.cnt0 [16] \UI_inst.cnt0 [17] \UI_inst.cnt0 [18] \UI_inst.cnt0 [19] \UI_inst.cnt0 [20] \UI_inst.cnt0 [21] \UI_inst.cnt0 [22] \UI_inst.cnt0 [23] }
    New input vector for $reduce_and cell $techmap\UI_inst.$reduce_and$UI/UI.v:132$56: { \UI_inst.disppos [0] \UI_inst.disppos [1] \UI_inst.disppos [2] \UI_inst.disppos [3] \UI_inst.disppos [4] }
    New input vector for $reduce_and cell $techmap\UI_inst.$reduce_and$UI/UI.v:130$55: { \UI_inst.count [0] \UI_inst.count [1] \UI_inst.count [2] \UI_inst.count [3] \UI_inst.count [4] \UI_inst.count [5] \UI_inst.count [6] \UI_inst.count [7] \UI_inst.count [8] \UI_inst.count [9] \UI_inst.count [10] \UI_inst.count [11] \UI_inst.count [12] \UI_inst.count [13] \UI_inst.count [14] \UI_inst.count [15] \UI_inst.count [16] \UI_inst.count [17] \UI_inst.count [18] \UI_inst.count [19] \UI_inst.count [20] \UI_inst.count [21] \UI_inst.count [22] \UI_inst.count [23] }
    New input vector for $reduce_and cell $techmap\UI_inst.$reduce_and$UI/UI.v:109$47: { \UI_inst.cnt3 [0] \UI_inst.cnt3 [1] \UI_inst.cnt3 [2] \UI_inst.cnt3 [3] \UI_inst.cnt3 [4] \UI_inst.cnt3 [5] \UI_inst.cnt3 [6] \UI_inst.cnt3 [7] \UI_inst.cnt3 [8] \UI_inst.cnt3 [9] \UI_inst.cnt3 [10] \UI_inst.cnt3 [11] \UI_inst.cnt3 [12] \UI_inst.cnt3 [13] \UI_inst.cnt3 [14] \UI_inst.cnt3 [15] \UI_inst.cnt3 [16] \UI_inst.cnt3 [17] \UI_inst.cnt3 [18] \UI_inst.cnt3 [19] \UI_inst.cnt3 [20] \UI_inst.cnt3 [21] \UI_inst.cnt3 [22] \UI_inst.cnt3 [23] }
    New input vector for $reduce_and cell $reduce_and$TOP_V1.v:48$4: { \cnt [0] \cnt [1] \cnt [2] \cnt [3] \cnt [4] \cnt [5] }
    New ctrl vector for $pmux cell $techmap\UI_inst.$procmux$2360: $auto$opt_reduce.cc:132:opt_mux$2497
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1201: { $techmap\UI_inst.diplay_number.$procmux$1235_CMP $techmap\UI_inst.diplay_number.$procmux$1197_CMP $techmap\UI_inst.diplay_number.$procmux$1161_CMP $techmap\UI_inst.diplay_number.$procmux$1126_CMP $techmap\UI_inst.diplay_number.$procmux$1092_CMP $techmap\UI_inst.diplay_number.$procmux$1059_CMP $techmap\UI_inst.diplay_number.$procmux$1027_CMP $techmap\UI_inst.diplay_number.$procmux$1226_CMP $techmap\UI_inst.diplay_number.$procmux$1225_CMP $techmap\UI_inst.diplay_number.$procmux$1224_CMP $techmap\UI_inst.diplay_number.$procmux$1217_CMP $techmap\UI_inst.diplay_number.$procmux$1214_CMP $techmap\UI_inst.diplay_number.$procmux$1213_CMP $techmap\UI_inst.diplay_number.$procmux$1212_CMP $techmap\UI_inst.diplay_number.$procmux$1211_CMP $techmap\UI_inst.diplay_number.$procmux$1210_CMP $techmap\UI_inst.diplay_number.$procmux$1209_CMP $techmap\UI_inst.diplay_number.$procmux$1208_CMP $techmap\UI_inst.diplay_number.$procmux$1207_CMP $techmap\UI_inst.diplay_number.$procmux$1206_CMP $auto$opt_reduce.cc:132:opt_mux$2499 }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1247: { $techmap\UI_inst.diplay_number.$procmux$1197_CMP $techmap\UI_inst.diplay_number.$procmux$1161_CMP $techmap\UI_inst.diplay_number.$procmux$1126_CMP $techmap\UI_inst.diplay_number.$procmux$1092_CMP $techmap\UI_inst.diplay_number.$procmux$1059_CMP $techmap\UI_inst.diplay_number.$procmux$1027_CMP $techmap\UI_inst.diplay_number.$procmux$1226_CMP $techmap\UI_inst.diplay_number.$procmux$1225_CMP $techmap\UI_inst.diplay_number.$procmux$1224_CMP $auto$opt_reduce.cc:132:opt_mux$2503 $techmap\UI_inst.diplay_number.$procmux$1214_CMP $techmap\UI_inst.diplay_number.$procmux$1213_CMP $techmap\UI_inst.diplay_number.$procmux$1212_CMP $techmap\UI_inst.diplay_number.$procmux$1211_CMP $techmap\UI_inst.diplay_number.$procmux$1210_CMP $techmap\UI_inst.diplay_number.$procmux$1209_CMP $techmap\UI_inst.diplay_number.$procmux$1208_CMP $techmap\UI_inst.diplay_number.$procmux$1207_CMP $techmap\UI_inst.diplay_number.$procmux$1206_CMP $auto$opt_reduce.cc:132:opt_mux$2501 }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1335: { $techmap\UI_inst.diplay_number.$procmux$1197_CMP $techmap\UI_inst.diplay_number.$procmux$1161_CMP $techmap\UI_inst.diplay_number.$procmux$1126_CMP $techmap\UI_inst.diplay_number.$procmux$1092_CMP $techmap\UI_inst.diplay_number.$procmux$1059_CMP $techmap\UI_inst.diplay_number.$procmux$1027_CMP $techmap\UI_inst.diplay_number.$procmux$1226_CMP $techmap\UI_inst.diplay_number.$procmux$1225_CMP $techmap\UI_inst.diplay_number.$procmux$1224_CMP $techmap\UI_inst.diplay_number.$procmux$1223_CMP $auto$opt_reduce.cc:132:opt_mux$2505 $techmap\UI_inst.diplay_number.$procmux$1214_CMP $techmap\UI_inst.diplay_number.$procmux$1213_CMP $techmap\UI_inst.diplay_number.$procmux$1212_CMP $techmap\UI_inst.diplay_number.$procmux$1211_CMP $techmap\UI_inst.diplay_number.$procmux$1210_CMP $techmap\UI_inst.diplay_number.$procmux$1209_CMP $techmap\UI_inst.diplay_number.$procmux$1208_CMP $techmap\UI_inst.diplay_number.$procmux$1207_CMP $techmap\UI_inst.diplay_number.$procmux$1206_CMP $techmap\UI_inst.diplay_number.$procmux$1205_CMP }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1521: { $techmap\UI_inst.diplay_number.$procmux$1197_CMP $techmap\UI_inst.diplay_number.$procmux$1161_CMP $techmap\UI_inst.diplay_number.$procmux$1126_CMP $techmap\UI_inst.diplay_number.$procmux$1092_CMP $techmap\UI_inst.diplay_number.$procmux$1059_CMP $techmap\UI_inst.diplay_number.$procmux$1027_CMP $techmap\UI_inst.diplay_number.$procmux$1226_CMP $techmap\UI_inst.diplay_number.$procmux$1225_CMP $techmap\UI_inst.diplay_number.$procmux$1224_CMP $auto$opt_reduce.cc:132:opt_mux$2507 $techmap\UI_inst.diplay_number.$procmux$1214_CMP $techmap\UI_inst.diplay_number.$procmux$1213_CMP $techmap\UI_inst.diplay_number.$procmux$1212_CMP $techmap\UI_inst.diplay_number.$procmux$1211_CMP $techmap\UI_inst.diplay_number.$procmux$1210_CMP $techmap\UI_inst.diplay_number.$procmux$1209_CMP $techmap\UI_inst.diplay_number.$procmux$1208_CMP $techmap\UI_inst.diplay_number.$procmux$1207_CMP $techmap\UI_inst.diplay_number.$procmux$1206_CMP }
    New ctrl vector for $pmux cell $techmap\UI_inst.LCD.$procmux$518: { $auto$opt_reduce.cc:132:opt_mux$2511 $auto$opt_reduce.cc:132:opt_mux$2509 }
    New ctrl vector for $pmux cell $techmap\UI_inst.LCD.$procmux$528: { $auto$opt_reduce.cc:132:opt_mux$2515 $auto$opt_reduce.cc:132:opt_mux$2513 }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1644: { $techmap\UI_inst.diplay_number.$procmux$1197_CMP $techmap\UI_inst.diplay_number.$procmux$1161_CMP $techmap\UI_inst.diplay_number.$procmux$1126_CMP $techmap\UI_inst.diplay_number.$procmux$1092_CMP $techmap\UI_inst.diplay_number.$procmux$1059_CMP $techmap\UI_inst.diplay_number.$procmux$1027_CMP $techmap\UI_inst.diplay_number.$procmux$1226_CMP $techmap\UI_inst.diplay_number.$procmux$1225_CMP $techmap\UI_inst.diplay_number.$procmux$1224_CMP $auto$opt_reduce.cc:132:opt_mux$2517 $techmap\UI_inst.diplay_number.$procmux$1214_CMP $techmap\UI_inst.diplay_number.$procmux$1213_CMP $techmap\UI_inst.diplay_number.$procmux$1212_CMP $techmap\UI_inst.diplay_number.$procmux$1211_CMP $techmap\UI_inst.diplay_number.$procmux$1210_CMP $techmap\UI_inst.diplay_number.$procmux$1209_CMP $techmap\UI_inst.diplay_number.$procmux$1208_CMP $techmap\UI_inst.diplay_number.$procmux$1207_CMP $techmap\UI_inst.diplay_number.$procmux$1206_CMP }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1796: { $techmap\UI_inst.diplay_number.$procmux$1197_CMP $techmap\UI_inst.diplay_number.$procmux$1161_CMP $techmap\UI_inst.diplay_number.$procmux$1126_CMP $techmap\UI_inst.diplay_number.$procmux$1092_CMP $techmap\UI_inst.diplay_number.$procmux$1059_CMP $techmap\UI_inst.diplay_number.$procmux$1027_CMP $techmap\UI_inst.diplay_number.$procmux$1226_CMP $techmap\UI_inst.diplay_number.$procmux$1225_CMP $techmap\UI_inst.diplay_number.$procmux$1224_CMP $auto$opt_reduce.cc:132:opt_mux$2519 $techmap\UI_inst.diplay_number.$procmux$1214_CMP $techmap\UI_inst.diplay_number.$procmux$1213_CMP $techmap\UI_inst.diplay_number.$procmux$1212_CMP $techmap\UI_inst.diplay_number.$procmux$1211_CMP $techmap\UI_inst.diplay_number.$procmux$1210_CMP $techmap\UI_inst.diplay_number.$procmux$1209_CMP $techmap\UI_inst.diplay_number.$procmux$1208_CMP $techmap\UI_inst.diplay_number.$procmux$1207_CMP $techmap\UI_inst.diplay_number.$procmux$1206_CMP }
    New ctrl vector for $pmux cell $techmap\UI_inst.$procmux$2201: { $techmap\UI_inst.$procmux$2226_CMP $techmap\UI_inst.$procmux$2225_CMP $techmap\UI_inst.$procmux$2224_CMP $techmap\UI_inst.$procmux$2222_CMP $techmap\UI_inst.$procmux$2221_CMP $techmap\UI_inst.$procmux$2220_CMP $auto$opt_reduce.cc:132:opt_mux$2521 $techmap\UI_inst.$procmux$2218_CMP $techmap\UI_inst.$procmux$2217_CMP $techmap\UI_inst.$procmux$2216_CMP $techmap\UI_inst.$procmux$2215_CMP $techmap\UI_inst.$procmux$2214_CMP $techmap\UI_inst.$procmux$2213_CMP $techmap\UI_inst.$procmux$2210_CMP $techmap\UI_inst.$procmux$2207_CMP $techmap\UI_inst.$procmux$2202_CMP }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1871: { $techmap\UI_inst.diplay_number.$procmux$1197_CMP $techmap\UI_inst.diplay_number.$procmux$1161_CMP $techmap\UI_inst.diplay_number.$procmux$1126_CMP $techmap\UI_inst.diplay_number.$procmux$1092_CMP $techmap\UI_inst.diplay_number.$procmux$1059_CMP $techmap\UI_inst.diplay_number.$procmux$1027_CMP $techmap\UI_inst.diplay_number.$procmux$1226_CMP $techmap\UI_inst.diplay_number.$procmux$1225_CMP $techmap\UI_inst.diplay_number.$procmux$1224_CMP $techmap\UI_inst.diplay_number.$procmux$1223_CMP $techmap\UI_inst.diplay_number.$procmux$1214_CMP $techmap\UI_inst.diplay_number.$procmux$1213_CMP $techmap\UI_inst.diplay_number.$procmux$1212_CMP $techmap\UI_inst.diplay_number.$procmux$1211_CMP $techmap\UI_inst.diplay_number.$procmux$1210_CMP $techmap\UI_inst.diplay_number.$procmux$1209_CMP $techmap\UI_inst.diplay_number.$procmux$1208_CMP $techmap\UI_inst.diplay_number.$procmux$1207_CMP $techmap\UI_inst.diplay_number.$procmux$1206_CMP $techmap\UI_inst.diplay_number.$procmux$1205_CMP $auto$opt_reduce.cc:132:opt_mux$2523 }
    New ctrl vector for $pmux cell $techmap\UI_inst.LCD.$procmux$643: { $auto$opt_reduce.cc:132:opt_mux$2527 $auto$opt_reduce.cc:132:opt_mux$2525 }
    New ctrl vector for $pmux cell $techmap\UI_inst.LCD.$procmux$664: { $auto$opt_reduce.cc:132:opt_mux$2529 $techmap\UI_inst.LCD.$procmux$573_CMP }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1961: { $techmap\UI_inst.diplay_number.$procmux$1237_CMP $techmap\UI_inst.diplay_number.$procmux$1197_CMP $techmap\UI_inst.diplay_number.$procmux$1161_CMP $techmap\UI_inst.diplay_number.$procmux$1126_CMP $techmap\UI_inst.diplay_number.$procmux$1092_CMP $techmap\UI_inst.diplay_number.$procmux$1059_CMP $techmap\UI_inst.diplay_number.$procmux$1027_CMP $techmap\UI_inst.diplay_number.$procmux$1226_CMP $techmap\UI_inst.diplay_number.$procmux$1225_CMP $techmap\UI_inst.diplay_number.$procmux$1224_CMP $techmap\UI_inst.diplay_number.$procmux$1223_CMP $techmap\UI_inst.diplay_number.$procmux$1219_CMP $auto$opt_reduce.cc:132:opt_mux$2533 $techmap\UI_inst.diplay_number.$procmux$1214_CMP $techmap\UI_inst.diplay_number.$procmux$1213_CMP $techmap\UI_inst.diplay_number.$procmux$1212_CMP $techmap\UI_inst.diplay_number.$procmux$1211_CMP $techmap\UI_inst.diplay_number.$procmux$1210_CMP $techmap\UI_inst.diplay_number.$procmux$1209_CMP $techmap\UI_inst.diplay_number.$procmux$1208_CMP $techmap\UI_inst.diplay_number.$procmux$1207_CMP $techmap\UI_inst.diplay_number.$procmux$1206_CMP $techmap\UI_inst.diplay_number.$procmux$1205_CMP $auto$opt_reduce.cc:132:opt_mux$2531 }
    New ctrl vector for $pmux cell $techmap\UI_inst.$procmux$2230: { $techmap\UI_inst.$procmux$2226_CMP $techmap\UI_inst.$procmux$2225_CMP $techmap\UI_inst.$procmux$2224_CMP $techmap\UI_inst.$procmux$2222_CMP $techmap\UI_inst.$procmux$2220_CMP $auto$opt_reduce.cc:132:opt_mux$2539 $techmap\UI_inst.$procmux$2218_CMP $techmap\UI_inst.$procmux$2217_CMP $auto$opt_reduce.cc:132:opt_mux$2537 $techmap\UI_inst.$procmux$2215_CMP $techmap\UI_inst.$procmux$2214_CMP $techmap\UI_inst.$procmux$2258_CMP $techmap\UI_inst.$procmux$2255_CMP $techmap\UI_inst.$procmux$2246_CMP $techmap\UI_inst.$procmux$2213_CMP $auto$opt_reduce.cc:132:opt_mux$2535 $techmap\UI_inst.$procmux$2202_CMP $techmap\UI_inst.$procmux$2231_CMP }
    New ctrl vector for $pmux cell $techmap\UI_inst.LCD.$procmux$736: { $techmap\UI_inst.LCD.$eq$UI/lcd_display.v:185$322_Y $techmap\UI_inst.LCD.$eq$UI/lcd_display.v:186$323_Y $techmap\UI_inst.LCD.$eq$UI/lcd_display.v:187$324_Y $techmap\UI_inst.LCD.$eq$UI/lcd_display.v:188$325_Y $techmap\UI_inst.LCD.$eq$UI/lcd_display.v:189$326_Y $techmap\UI_inst.LCD.$eq$UI/lcd_display.v:190$327_Y $auto$opt_reduce.cc:132:opt_mux$2543 $auto$opt_reduce.cc:132:opt_mux$2541 }
    New ctrl vector for $pmux cell $techmap\UI_inst.$procmux$2319: { $techmap\UI_inst.$procmux$2226_CMP $techmap\UI_inst.$procmux$2225_CMP $techmap\UI_inst.$procmux$2223_CMP $techmap\UI_inst.$procmux$2222_CMP $techmap\UI_inst.$procmux$2221_CMP $techmap\UI_inst.$procmux$2218_CMP $auto$opt_reduce.cc:132:opt_mux$2551 $auto$opt_reduce.cc:132:opt_mux$2549 $techmap\UI_inst.$procmux$2215_CMP $techmap\UI_inst.$procmux$2286_CMP $techmap\UI_inst.$procmux$2283_CMP $techmap\UI_inst.$procmux$2280_CMP $auto$opt_reduce.cc:132:opt_mux$2547 $auto$opt_reduce.cc:132:opt_mux$2545 }
    New ctrl vector for $pmux cell $techmap\UI_inst.$procmux$2274: { $techmap\UI_inst.$procmux$2226_CMP $techmap\UI_inst.$procmux$2224_CMP $techmap\UI_inst.$procmux$2220_CMP $techmap\UI_inst.$procmux$2287_CMP $techmap\UI_inst.$procmux$2286_CMP $techmap\UI_inst.$procmux$2283_CMP $techmap\UI_inst.$procmux$2280_CMP $auto$opt_reduce.cc:132:opt_mux$2557 $auto$opt_reduce.cc:132:opt_mux$2555 $auto$opt_reduce.cc:132:opt_mux$2553 $techmap\UI_inst.$procmux$2255_CMP $techmap\UI_inst.$procmux$2246_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2524: { $techmap\UI_inst.LCD.$procmux$644_CMP $techmap\UI_inst.LCD.$procmux$588_CMP $techmap\UI_inst.LCD.$procmux$582_CMP $techmap\UI_inst.LCD.$procmux$576_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2540: { $techmap\UI_inst.LCD.$procmux$694_CMP $techmap\UI_inst.LCD.$procmux$673_CMP $techmap\UI_inst.LCD.$procmux$595_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2544: { $techmap\UI_inst.$procmux$2231_CMP $techmap\UI_inst.$procmux$2219_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2552: { $techmap\UI_inst.$procmux$2258_CMP $techmap\UI_inst.$procmux$2221_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2556: { $techmap\UI_inst.$procmux$2279_CMP $techmap\UI_inst.$procmux$2225_CMP $techmap\UI_inst.$procmux$2223_CMP $techmap\UI_inst.$procmux$2222_CMP $techmap\UI_inst.$procmux$2219_CMP }
  Optimizing cells in module \top.
Performed a total of 31 changes.

15.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~636 debug messages>
Removed a total of 212 cells.

15.10.6. Executing OPT_RMDFF pass (remove dff with constant values).

15.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 841 unused wires.
<suppressed ~1 debug messages>

15.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

15.10.9. Rerunning OPT passes. (Maybe there is more to do..)

15.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~63 debug messages>

15.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $techmap\UI_inst.$procmux$2142: { $techmap\UI_inst.$eq$UI/UI.v:120$51_Y $auto$opt_reduce.cc:132:opt_mux$2559 }
    New ctrl vector for $pmux cell $techmap\UI_inst.$procmux$2164: { $techmap\UI_inst.$eq$UI/UI.v:120$51_Y $auto$opt_reduce.cc:132:opt_mux$2561 }
    New ctrl vector for $pmux cell $techmap\UI_inst.$procmux$2186: $auto$opt_reduce.cc:132:opt_mux$2563
    New ctrl vector for $pmux cell $techmap\UI_inst.LCD.$procmux$481: { $auto$opt_reduce.cc:132:opt_mux$2565 $techmap\UI_inst.LCD.$procmux$483_CMP $techmap\UI_inst.LCD.$procmux$482_CMP }
    New ctrl vector for $pmux cell $techmap\UI_inst.LCD.$procmux$501: { $techmap\UI_inst.LCD.$procmux$495_CMP $techmap\UI_inst.LCD.$procmux$492_CMP $auto$opt_reduce.cc:132:opt_mux$2567 $techmap\UI_inst.LCD.$procmux$486_CMP $techmap\UI_inst.LCD.$procmux$482_CMP }
    New ctrl vector for $pmux cell $techmap\UI_inst.LCD.$procmux$569: { $techmap\UI_inst.LCD.$procmux$595_CMP $auto$opt_reduce.cc:132:opt_mux$2569 $techmap\UI_inst.LCD.$eq$UI/lcd_display.v:188$325_Y }
    New ctrl vector for $pmux cell $techmap\UI_inst.LCD.$procmux$605: { $techmap\UI_inst.LCD.$procmux$595_CMP $techmap\UI_inst.LCD.$procmux$591_CMP $techmap\UI_inst.LCD.$procmux$585_CMP $auto$opt_reduce.cc:132:opt_mux$2573 $auto$opt_reduce.cc:132:opt_mux$2571 $techmap\UI_inst.LCD.$eq$UI/lcd_display.v:188$325_Y }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1201: { $techmap\UI_inst.diplay_number.$procmux$1235_CMP $techmap\UI_inst.diplay_number.$procmux$1217_CMP $auto$opt_reduce.cc:132:opt_mux$2575 $auto$opt_reduce.cc:132:opt_mux$2499 }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1247: { $auto$opt_reduce.cc:132:opt_mux$2503 $auto$opt_reduce.cc:132:opt_mux$2577 $auto$opt_reduce.cc:132:opt_mux$2501 }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1335: { $auto$opt_reduce.cc:132:opt_mux$2505 $auto$opt_reduce.cc:132:opt_mux$2579 }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1521: { $auto$opt_reduce.cc:132:opt_mux$2503 $auto$opt_reduce.cc:132:opt_mux$2581 }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1644: { $auto$opt_reduce.cc:132:opt_mux$2503 $auto$opt_reduce.cc:132:opt_mux$2599 $auto$opt_reduce.cc:132:opt_mux$2597 $auto$opt_reduce.cc:132:opt_mux$2595 $auto$opt_reduce.cc:132:opt_mux$2593 $auto$opt_reduce.cc:132:opt_mux$2591 $auto$opt_reduce.cc:132:opt_mux$2589 $auto$opt_reduce.cc:132:opt_mux$2587 $auto$opt_reduce.cc:132:opt_mux$2585 $auto$opt_reduce.cc:132:opt_mux$2583 }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1724: $auto$opt_reduce.cc:132:opt_mux$2601
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1796: { $auto$opt_reduce.cc:132:opt_mux$2503 $auto$opt_reduce.cc:132:opt_mux$2619 $auto$opt_reduce.cc:132:opt_mux$2617 $auto$opt_reduce.cc:132:opt_mux$2615 $auto$opt_reduce.cc:132:opt_mux$2613 $auto$opt_reduce.cc:132:opt_mux$2611 $auto$opt_reduce.cc:132:opt_mux$2609 $auto$opt_reduce.cc:132:opt_mux$2607 $auto$opt_reduce.cc:132:opt_mux$2605 $auto$opt_reduce.cc:132:opt_mux$2603 }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1871: { $auto$opt_reduce.cc:132:opt_mux$2621 $auto$opt_reduce.cc:132:opt_mux$2523 }
    New ctrl vector for $pmux cell $techmap\UI_inst.diplay_number.$procmux$1961: { $techmap\UI_inst.diplay_number.$procmux$1237_CMP $techmap\UI_inst.diplay_number.$procmux$1219_CMP $auto$opt_reduce.cc:132:opt_mux$2533 $auto$opt_reduce.cc:132:opt_mux$2625 $auto$opt_reduce.cc:132:opt_mux$2623 $auto$opt_reduce.cc:132:opt_mux$2531 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2574: { $techmap\UI_inst.diplay_number.$procmux$1226_CMP $techmap\UI_inst.diplay_number.$procmux$1225_CMP $techmap\UI_inst.diplay_number.$procmux$1224_CMP $techmap\UI_inst.diplay_number.$procmux$1214_CMP $techmap\UI_inst.diplay_number.$procmux$1213_CMP $techmap\UI_inst.diplay_number.$procmux$1212_CMP $techmap\UI_inst.diplay_number.$procmux$1211_CMP $techmap\UI_inst.diplay_number.$procmux$1210_CMP $techmap\UI_inst.diplay_number.$procmux$1209_CMP $techmap\UI_inst.diplay_number.$procmux$1208_CMP $techmap\UI_inst.diplay_number.$procmux$1207_CMP $techmap\UI_inst.diplay_number.$procmux$1206_CMP $techmap\UI_inst.diplay_number.$procmux$1197_CMP $techmap\UI_inst.diplay_number.$procmux$1161_CMP $techmap\UI_inst.diplay_number.$procmux$1126_CMP $techmap\UI_inst.diplay_number.$procmux$1092_CMP $techmap\UI_inst.diplay_number.$procmux$1059_CMP $techmap\UI_inst.diplay_number.$procmux$1027_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2576: { $techmap\UI_inst.diplay_number.$procmux$1226_CMP $techmap\UI_inst.diplay_number.$procmux$1225_CMP $techmap\UI_inst.diplay_number.$procmux$1224_CMP $techmap\UI_inst.diplay_number.$procmux$1214_CMP $techmap\UI_inst.diplay_number.$procmux$1213_CMP $techmap\UI_inst.diplay_number.$procmux$1212_CMP $techmap\UI_inst.diplay_number.$procmux$1211_CMP $techmap\UI_inst.diplay_number.$procmux$1210_CMP $techmap\UI_inst.diplay_number.$procmux$1209_CMP $techmap\UI_inst.diplay_number.$procmux$1208_CMP $techmap\UI_inst.diplay_number.$procmux$1207_CMP $techmap\UI_inst.diplay_number.$procmux$1206_CMP $techmap\UI_inst.diplay_number.$procmux$1197_CMP $techmap\UI_inst.diplay_number.$procmux$1161_CMP $techmap\UI_inst.diplay_number.$procmux$1126_CMP $techmap\UI_inst.diplay_number.$procmux$1092_CMP $techmap\UI_inst.diplay_number.$procmux$1059_CMP $techmap\UI_inst.diplay_number.$procmux$1027_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2578: { $techmap\UI_inst.diplay_number.$procmux$1226_CMP $techmap\UI_inst.diplay_number.$procmux$1225_CMP $techmap\UI_inst.diplay_number.$procmux$1224_CMP $techmap\UI_inst.diplay_number.$procmux$1223_CMP $techmap\UI_inst.diplay_number.$procmux$1214_CMP $techmap\UI_inst.diplay_number.$procmux$1213_CMP $techmap\UI_inst.diplay_number.$procmux$1212_CMP $techmap\UI_inst.diplay_number.$procmux$1211_CMP $techmap\UI_inst.diplay_number.$procmux$1210_CMP $techmap\UI_inst.diplay_number.$procmux$1209_CMP $techmap\UI_inst.diplay_number.$procmux$1208_CMP $techmap\UI_inst.diplay_number.$procmux$1207_CMP $techmap\UI_inst.diplay_number.$procmux$1206_CMP $techmap\UI_inst.diplay_number.$procmux$1205_CMP $techmap\UI_inst.diplay_number.$procmux$1197_CMP $techmap\UI_inst.diplay_number.$procmux$1161_CMP $techmap\UI_inst.diplay_number.$procmux$1126_CMP $techmap\UI_inst.diplay_number.$procmux$1092_CMP $techmap\UI_inst.diplay_number.$procmux$1059_CMP $techmap\UI_inst.diplay_number.$procmux$1027_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2580: { $techmap\UI_inst.diplay_number.$procmux$1226_CMP $techmap\UI_inst.diplay_number.$procmux$1225_CMP $techmap\UI_inst.diplay_number.$procmux$1224_CMP $techmap\UI_inst.diplay_number.$procmux$1214_CMP $techmap\UI_inst.diplay_number.$procmux$1213_CMP $techmap\UI_inst.diplay_number.$procmux$1212_CMP $techmap\UI_inst.diplay_number.$procmux$1211_CMP $techmap\UI_inst.diplay_number.$procmux$1210_CMP $techmap\UI_inst.diplay_number.$procmux$1209_CMP $techmap\UI_inst.diplay_number.$procmux$1208_CMP $techmap\UI_inst.diplay_number.$procmux$1207_CMP $techmap\UI_inst.diplay_number.$procmux$1206_CMP $techmap\UI_inst.diplay_number.$procmux$1197_CMP $techmap\UI_inst.diplay_number.$procmux$1161_CMP $techmap\UI_inst.diplay_number.$procmux$1126_CMP $techmap\UI_inst.diplay_number.$procmux$1092_CMP $techmap\UI_inst.diplay_number.$procmux$1059_CMP $techmap\UI_inst.diplay_number.$procmux$1027_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2588: { $techmap\UI_inst.diplay_number.$procmux$1209_CMP $techmap\UI_inst.diplay_number.$procmux$1027_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2590: { $techmap\UI_inst.diplay_number.$procmux$1210_CMP $techmap\UI_inst.diplay_number.$procmux$1059_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2592: { $techmap\UI_inst.diplay_number.$procmux$1211_CMP $techmap\UI_inst.diplay_number.$procmux$1092_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2594: { $techmap\UI_inst.diplay_number.$procmux$1212_CMP $techmap\UI_inst.diplay_number.$procmux$1126_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2596: { $techmap\UI_inst.diplay_number.$procmux$1213_CMP $techmap\UI_inst.diplay_number.$procmux$1161_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2598: { $techmap\UI_inst.diplay_number.$procmux$1214_CMP $techmap\UI_inst.diplay_number.$procmux$1197_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2600: { $techmap\UI_inst.diplay_number.$procmux$1226_CMP $techmap\UI_inst.diplay_number.$procmux$1225_CMP $techmap\UI_inst.diplay_number.$procmux$1224_CMP $techmap\UI_inst.diplay_number.$procmux$1223_CMP $techmap\UI_inst.diplay_number.$procmux$1214_CMP $techmap\UI_inst.diplay_number.$procmux$1213_CMP $techmap\UI_inst.diplay_number.$procmux$1212_CMP $techmap\UI_inst.diplay_number.$procmux$1211_CMP $techmap\UI_inst.diplay_number.$procmux$1210_CMP $techmap\UI_inst.diplay_number.$procmux$1209_CMP $techmap\UI_inst.diplay_number.$procmux$1208_CMP $techmap\UI_inst.diplay_number.$procmux$1207_CMP $techmap\UI_inst.diplay_number.$procmux$1206_CMP $techmap\UI_inst.diplay_number.$procmux$1205_CMP $techmap\UI_inst.diplay_number.$procmux$1197_CMP $techmap\UI_inst.diplay_number.$procmux$1161_CMP $techmap\UI_inst.diplay_number.$procmux$1126_CMP $techmap\UI_inst.diplay_number.$procmux$1092_CMP $techmap\UI_inst.diplay_number.$procmux$1059_CMP $techmap\UI_inst.diplay_number.$procmux$1027_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2608: { $techmap\UI_inst.diplay_number.$procmux$1209_CMP $techmap\UI_inst.diplay_number.$procmux$1027_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2610: { $techmap\UI_inst.diplay_number.$procmux$1210_CMP $techmap\UI_inst.diplay_number.$procmux$1059_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2612: { $techmap\UI_inst.diplay_number.$procmux$1211_CMP $techmap\UI_inst.diplay_number.$procmux$1092_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2614: { $techmap\UI_inst.diplay_number.$procmux$1212_CMP $techmap\UI_inst.diplay_number.$procmux$1126_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2616: { $techmap\UI_inst.diplay_number.$procmux$1213_CMP $techmap\UI_inst.diplay_number.$procmux$1161_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2618: { $techmap\UI_inst.diplay_number.$procmux$1214_CMP $techmap\UI_inst.diplay_number.$procmux$1197_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2620: { $techmap\UI_inst.diplay_number.$procmux$1226_CMP $techmap\UI_inst.diplay_number.$procmux$1225_CMP $techmap\UI_inst.diplay_number.$procmux$1224_CMP $techmap\UI_inst.diplay_number.$procmux$1223_CMP $techmap\UI_inst.diplay_number.$procmux$1214_CMP $techmap\UI_inst.diplay_number.$procmux$1213_CMP $techmap\UI_inst.diplay_number.$procmux$1212_CMP $techmap\UI_inst.diplay_number.$procmux$1211_CMP $techmap\UI_inst.diplay_number.$procmux$1210_CMP $techmap\UI_inst.diplay_number.$procmux$1209_CMP $techmap\UI_inst.diplay_number.$procmux$1208_CMP $techmap\UI_inst.diplay_number.$procmux$1207_CMP $techmap\UI_inst.diplay_number.$procmux$1206_CMP $techmap\UI_inst.diplay_number.$procmux$1205_CMP $techmap\UI_inst.diplay_number.$procmux$1197_CMP $techmap\UI_inst.diplay_number.$procmux$1161_CMP $techmap\UI_inst.diplay_number.$procmux$1126_CMP $techmap\UI_inst.diplay_number.$procmux$1092_CMP $techmap\UI_inst.diplay_number.$procmux$1059_CMP $techmap\UI_inst.diplay_number.$procmux$1027_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2624: { $techmap\UI_inst.diplay_number.$procmux$1226_CMP $techmap\UI_inst.diplay_number.$procmux$1225_CMP $techmap\UI_inst.diplay_number.$procmux$1224_CMP $techmap\UI_inst.diplay_number.$procmux$1214_CMP $techmap\UI_inst.diplay_number.$procmux$1213_CMP $techmap\UI_inst.diplay_number.$procmux$1212_CMP $techmap\UI_inst.diplay_number.$procmux$1211_CMP $techmap\UI_inst.diplay_number.$procmux$1210_CMP $techmap\UI_inst.diplay_number.$procmux$1209_CMP $techmap\UI_inst.diplay_number.$procmux$1208_CMP $techmap\UI_inst.diplay_number.$procmux$1207_CMP $techmap\UI_inst.diplay_number.$procmux$1206_CMP $techmap\UI_inst.diplay_number.$procmux$1197_CMP $techmap\UI_inst.diplay_number.$procmux$1161_CMP $techmap\UI_inst.diplay_number.$procmux$1126_CMP $techmap\UI_inst.diplay_number.$procmux$1092_CMP $techmap\UI_inst.diplay_number.$procmux$1059_CMP $techmap\UI_inst.diplay_number.$procmux$1027_CMP }
  Optimizing cells in module \top.
Performed a total of 35 changes.

15.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~48 debug messages>
Removed a total of 16 cells.

15.10.13. Executing OPT_RMDFF pass (remove dff with constant values).

15.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

15.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

15.10.16. Rerunning OPT passes. (Maybe there is more to do..)

15.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~63 debug messages>

15.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

15.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

15.10.20. Executing OPT_RMDFF pass (remove dff with constant values).

15.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

15.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

15.10.23. Rerunning OPT passes. (Maybe there is more to do..)

15.10.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~63 debug messages>

15.10.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

15.10.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

15.10.27. Executing OPT_RMDFF pass (remove dff with constant values).

15.10.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

15.10.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

15.10.30. Finished OPT passes. (There is nothing left to do.)

15.11. Executing WREDUCE pass (reducing word size of cells).
Removed top 6 bits (of 32) from port Y of cell top.$not$TOP_V1.v:44$1 ($not).
Removed top 6 bits (of 32) from port A of cell top.$not$TOP_V1.v:44$1 ($not).
Removed top 31 bits (of 32) from port B of cell top.$add$TOP_V1.v:47$3 ($add).
Removed top 1 bits (of 4) from port B of cell top.$techmap\UI_inst.$procmux$2362_CMP0 ($eq).
Removed top 3 bits (of 8) from mux cell top.$techmap\UI_inst.$procmux$2332 ($mux).
Removed top 3 bits (of 8) from mux cell top.$techmap\UI_inst.$procmux$2327 ($mux).
Removed top 3 bits (of 8) from mux cell top.$techmap\UI_inst.$procmux$2322 ($mux).
Removed top 3 bits (of 8) from mux cell top.$techmap\UI_inst.$procmux$2303 ($mux).
Removed top 2 bits (of 5) from port B of cell top.$techmap\UI_inst.$procmux$2292_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$techmap\UI_inst.$procmux$2287_CMP0 ($eq).
Removed top 4 bits (of 8) from mux cell top.$techmap\UI_inst.$procmux$2284 ($mux).
Removed top 3 bits (of 8) from mux cell top.$techmap\UI_inst.$procmux$2281 ($mux).
Removed top 1 bits (of 8) from mux cell top.$techmap\UI_inst.$procmux$2274 ($pmux).
Removed top 3 bits (of 8) from mux cell top.$techmap\UI_inst.$procmux$2256 ($mux).
Removed top 3 bits (of 8) from mux cell top.$techmap\UI_inst.$procmux$2247 ($mux).
Removed top 3 bits (of 8) from mux cell top.$techmap\UI_inst.$procmux$2238 ($mux).
Removed top 5 bits (of 8) from mux cell top.$techmap\UI_inst.$procmux$2235 ($mux).
Removed top 4 bits (of 5) from port B of cell top.$techmap\UI_inst.$procmux$2226_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$techmap\UI_inst.$procmux$2225_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$techmap\UI_inst.$procmux$2224_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$techmap\UI_inst.$procmux$2223_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$techmap\UI_inst.$procmux$2222_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$techmap\UI_inst.$procmux$2221_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$techmap\UI_inst.$procmux$2220_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$techmap\UI_inst.$procmux$2219_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$techmap\UI_inst.$procmux$2218_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$techmap\UI_inst.$procmux$2217_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$techmap\UI_inst.$procmux$2216_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$techmap\UI_inst.$procmux$2215_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$techmap\UI_inst.$procmux$2214_CMP0 ($eq).
Removed top 3 bits (of 8) from mux cell top.$techmap\UI_inst.$procmux$2211 ($mux).
Removed top 4 bits (of 8) from mux cell top.$techmap\UI_inst.$procmux$2208 ($mux).
Removed top 6 bits (of 8) from mux cell top.$techmap\UI_inst.$procmux$2203 ($mux).
Removed top 3 bits (of 4) from port B of cell top.$techmap\UI_inst.$procmux$2124_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$techmap\UI_inst.$procmux$2118_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$techmap\UI_inst.$procmux$2112_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$techmap\UI_inst.$procmux$2106_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$techmap\UI_inst.$procmux$2100_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$techmap\UI_inst.$procmux$2098_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$techmap\UI_inst.$procmux$2097_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$techmap\UI_inst.$sub$UI/UI.v:406$98 ($sub).
Removed top 30 bits (of 32) from port Y of cell top.$techmap\UI_inst.$sub$UI/UI.v:406$98 ($sub).
Removed top 31 bits (of 32) from port B of cell top.$techmap\UI_inst.$add$UI/UI.v:405$97 ($add).
Removed top 30 bits (of 32) from port Y of cell top.$techmap\UI_inst.$add$UI/UI.v:405$97 ($add).
Removed top 31 bits (of 32) from port B of cell top.$techmap\UI_inst.$sub$UI/UI.v:353$91 ($sub).
Removed top 29 bits (of 32) from port Y of cell top.$techmap\UI_inst.$sub$UI/UI.v:353$91 ($sub).
Removed top 31 bits (of 32) from port B of cell top.$techmap\UI_inst.$add$UI/UI.v:352$90 ($add).
Removed top 29 bits (of 32) from port Y of cell top.$techmap\UI_inst.$add$UI/UI.v:352$90 ($add).
Removed top 1 bits (of 3) from port B of cell top.$techmap\UI_inst.$eq$UI/UI.v:333$88 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$techmap\UI_inst.$eq$UI/UI.v:332$87 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$techmap\UI_inst.$eq$UI/UI.v:331$86 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$techmap\UI_inst.$sub$UI/UI.v:241$75 ($sub).
Removed top 30 bits (of 32) from port Y of cell top.$techmap\UI_inst.$sub$UI/UI.v:241$75 ($sub).
Removed top 31 bits (of 32) from port B of cell top.$techmap\UI_inst.$add$UI/UI.v:240$74 ($add).
Removed top 30 bits (of 32) from port Y of cell top.$techmap\UI_inst.$add$UI/UI.v:240$74 ($add).
Removed top 1 bits (of 2) from port B of cell top.$techmap\UI_inst.$eq$UI/UI.v:227$72 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$techmap\UI_inst.$sub$UI/UI.v:201$68 ($sub).
Removed top 28 bits (of 32) from port Y of cell top.$techmap\UI_inst.$sub$UI/UI.v:201$68 ($sub).
Removed top 31 bits (of 32) from port B of cell top.$techmap\UI_inst.$add$UI/UI.v:200$67 ($add).
Removed top 28 bits (of 32) from port Y of cell top.$techmap\UI_inst.$add$UI/UI.v:200$67 ($add).
Removed top 31 bits (of 32) from port B of cell top.$techmap\UI_inst.$add$UI/UI.v:134$60 ($add).
Removed top 27 bits (of 32) from port Y of cell top.$techmap\UI_inst.$add$UI/UI.v:134$60 ($add).
Removed top 31 bits (of 32) from port B of cell top.$techmap\UI_inst.$add$UI/UI.v:127$54 ($add).
Removed top 8 bits (of 32) from port Y of cell top.$techmap\UI_inst.$add$UI/UI.v:127$54 ($add).
Removed top 31 bits (of 32) from port B of cell top.$techmap\UI_inst.$sub$UI/UI.v:119$50 ($sub).
Removed top 27 bits (of 32) from port Y of cell top.$techmap\UI_inst.$sub$UI/UI.v:119$50 ($sub).
Removed top 31 bits (of 32) from port B of cell top.$techmap\UI_inst.$add$UI/UI.v:108$46 ($add).
Removed top 8 bits (of 32) from port Y of cell top.$techmap\UI_inst.$add$UI/UI.v:108$46 ($add).
Removed top 31 bits (of 32) from port B of cell top.$techmap\UI_inst.$add$UI/UI.v:98$42 ($add).
Removed top 8 bits (of 32) from port Y of cell top.$techmap\UI_inst.$add$UI/UI.v:98$42 ($add).
Removed top 31 bits (of 32) from port B of cell top.$techmap\UI_inst.$add$UI/UI.v:88$38 ($add).
Removed top 8 bits (of 32) from port Y of cell top.$techmap\UI_inst.$add$UI/UI.v:88$38 ($add).
Removed top 31 bits (of 32) from port B of cell top.$techmap\UI_inst.$add$UI/UI.v:78$34 ($add).
Removed top 8 bits (of 32) from port Y of cell top.$techmap\UI_inst.$add$UI/UI.v:78$34 ($add).
Removed top 1 bits (of 5) from mux cell top.$techmap\UI_inst.LCD.$procmux$670 ($mux).
Removed top 1 bits (of 5) from port B of cell top.$techmap\UI_inst.LCD.$procmux$644_CMP0 ($eq).
Removed top 2 bits (of 20) from mux cell top.$techmap\UI_inst.LCD.$procmux$625 ($mux).
Removed top 7 bits (of 20) from mux cell top.$techmap\UI_inst.LCD.$procmux$619 ($mux).
Removed top 16 bits (of 20) from mux cell top.$techmap\UI_inst.LCD.$procmux$610 ($mux).
Removed top 9 bits (of 20) from mux cell top.$techmap\UI_inst.LCD.$procmux$607 ($mux).
Removed top 3 bits (of 20) from mux cell top.$techmap\UI_inst.LCD.$procmux$603 ($mux).
Removed top 4 bits (of 5) from port B of cell top.$techmap\UI_inst.LCD.$procmux$594_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$techmap\UI_inst.LCD.$procmux$591_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$techmap\UI_inst.LCD.$procmux$588_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$techmap\UI_inst.LCD.$procmux$585_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$techmap\UI_inst.LCD.$procmux$582_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$techmap\UI_inst.LCD.$procmux$579_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$techmap\UI_inst.LCD.$procmux$576_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$techmap\UI_inst.LCD.$procmux$573_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$techmap\UI_inst.LCD.$procmux$495_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$techmap\UI_inst.LCD.$procmux$492_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$techmap\UI_inst.LCD.$procmux$489_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell top.$techmap\UI_inst.LCD.$add$UI/lcd_display.v:398$340 ($add).
Removed top 3 bits (of 7) from port B of cell top.$techmap\UI_inst.LCD.$eq$UI/lcd_display.v:395$339 ($eq).
Removed top 1 bits (of 8) from mux cell top.$techmap\UI_inst.LCD.$ternary$UI/lcd_display.v:120$313 ($mux).
Removed top 4 bits (of 8) from mux cell top.$techmap\UI_inst.diplay_number.$procmux$2089 ($mux).
Removed top 3 bits (of 8) from mux cell top.$techmap\UI_inst.diplay_number.$procmux$1969 ($mux).
Removed top 4 bits (of 5) from port B of cell top.$techmap\UI_inst.diplay_number.$procmux$1236_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$techmap\UI_inst.diplay_number.$procmux$1235_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$techmap\UI_inst.diplay_number.$procmux$1226_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$techmap\UI_inst.diplay_number.$procmux$1225_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$techmap\UI_inst.diplay_number.$procmux$1224_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$techmap\UI_inst.diplay_number.$procmux$1223_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$techmap\UI_inst.diplay_number.$procmux$1222_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$techmap\UI_inst.diplay_number.$procmux$1221_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$techmap\UI_inst.diplay_number.$procmux$1220_CMP0 ($eq).
Removed top 6 bits (of 32) from mux cell top.$techmap\UI_inst.diplay_number.$procmux$1215 ($mux).
Removed top 3 bits (of 5) from port B of cell top.$techmap\UI_inst.diplay_number.$procmux$1197_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$techmap\UI_inst.diplay_number.$procmux$1161_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$techmap\UI_inst.diplay_number.$procmux$1126_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$techmap\UI_inst.diplay_number.$procmux$1092_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$techmap\UI_inst.diplay_number.$procmux$1059_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$techmap\UI_inst.diplay_number.$procmux$1027_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$techmap\UI_inst.diplay_number.$eq$UI/BinToLCD.v:110$152 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$techmap\UI_inst.diplay_number.$ne$UI/BinToLCD.v:109$151 ($ne).
Removed top 31 bits (of 32) from port B of cell top.$techmap\UI_inst.diplay_number.$add$UI/BinToLCD.v:106$147 ($add).
Removed top 28 bits (of 32) from port Y of cell top.$techmap\UI_inst.diplay_number.$add$UI/BinToLCD.v:106$147 ($add).
Removed top 31 bits (of 32) from port B of cell top.$techmap\UI_inst.diplay_number.$sub$UI/BinToLCD.v:34$123 ($sub).
Removed top 27 bits (of 32) from port Y of cell top.$techmap\UI_inst.diplay_number.$sub$UI/BinToLCD.v:34$123 ($sub).
Removed top 8 bits (of 32) from wire top.$techmap\UI_inst.$add$UI/UI.v:108$46_Y.
Removed top 28 bits (of 32) from wire top.$techmap\UI_inst.$add$UI/UI.v:200$67_Y.
Removed top 8 bits (of 32) from wire top.$techmap\UI_inst.$add$UI/UI.v:78$34_Y.
Removed top 1 bits (of 8) from wire top.$techmap\UI_inst.$procmux$2274_Y.
Removed top 3 bits (of 8) from wire top.$techmap\UI_inst.$procmux$2281_Y.
Removed top 4 bits (of 8) from wire top.$techmap\UI_inst.$procmux$2284_Y.
Removed top 3 bits (of 8) from wire top.$techmap\UI_inst.$procmux$2303_Y.
Removed top 3 bits (of 8) from wire top.$techmap\UI_inst.$procmux$2322_Y.
Removed top 3 bits (of 8) from wire top.$techmap\UI_inst.$procmux$2327_Y.
Removed top 3 bits (of 8) from wire top.$techmap\UI_inst.$procmux$2332_Y.
Removed top 3 bits (of 20) from wire top.$techmap\UI_inst.LCD.$procmux$603_Y.
Removed top 12 bits (of 20) from wire top.$techmap\UI_inst.LCD.$procmux$607_Y.
Removed top 12 bits (of 20) from wire top.$techmap\UI_inst.LCD.$procmux$619_Y.
Removed top 4 bits (of 20) from wire top.$techmap\UI_inst.LCD.$procmux$625_Y.
Removed top 1 bits (of 5) from wire top.$techmap\UI_inst.LCD.$procmux$670_Y.
Removed top 28 bits (of 32) from wire top.$techmap\UI_inst.diplay_number.$add$UI/BinToLCD.v:106$147_Y.
Removed top 3 bits (of 8) from wire top.$techmap\UI_inst.diplay_number.$procmux$1969_Y.
Removed top 4 bits (of 8) from wire top.$techmap\UI_inst.diplay_number.$procmux$2089_Y.
Removed top 1 bits (of 8) from wire top.UI_inst.LCD.ramaddr.
Removed top 6 bits (of 32) from wire top.UI_inst.X.
Removed top 6 bits (of 32) from wire top.UI_inst.Y.
Removed top 6 bits (of 32) from wire top.UI_inst.diplay_number.X.
Removed top 6 bits (of 32) from wire top.UI_inst.diplay_number.Y.
Removed top 6 bits (of 32) from wire top.Y.

15.12. Executing PEEPOPT pass (run peephole optimizers).

15.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 27 unused wires.
<suppressed ~1 debug messages>

15.14. Executing SHARE pass (SAT-based resource sharing).

15.15. Executing TECHMAP pass (map to technology primitives).

15.15.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

15.15.2. Continuing TECHMAP pass.
Using template $paramod$b2c078492117e804fad9a0ec69f4ef95c8e4fc36\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$df71d3c5c306636e78c1ede81ccfd95a4d222f85\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$947b4e84b41c8268c0b3f732cf601a46e109cf2f\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$d0a69964f9ce54b3124cbdb498a7c3bb278370d8\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$71de91d27376199a7ef88a0ac0b14252f100e8e2\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$8c0aa91d4db8741c9947d7a0de6c875d8dfddc39\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$0760830c1e6c196382cd2cb153e9fff2d84c061d\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$99e5b0ecd4c7f9fb6cd3a733593eba894c42613f\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$169bae89c32dcc6f3626d16cf9f47ceb469145db\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$4cde4291caf5aa85a196975f3624151774a86d78\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$d87a48a4cd82717ae6bd57e6fe5ce90d87c44016\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$5b7c8f37cb386acdf3ce7e528c09e6d15eb51b72\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$5652dda64580ddd7861fd245e644fd33eae2e158\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$d31416a5863a8a220e16d7940a75ab70541ab32a\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$3fbee094385d1f2712c8f0e44e105767be1dc65d\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$77ad031fce233083715243f95e3cd2547d931e42\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$6816abac91a51b405c3de5bceb2855c03dd44485\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$157b513ca31cf76e38adcf07acb1841cad2cb8bf\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$7fa1695920e37af8dff2ad262bb1ebd99c04ea28\_90_lut_cmp_ for cells of type $gt.
Using template $paramod$428611b5d438e29cebfd18261be0c8e5ae5db6e9\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$437c08cacabb8f43c90c7e15a4cb7435c71945c9\_90_lut_cmp_ for cells of type $gt.
Using template $paramod$968c93632f950ce0f306709fa121c1e7a868940c\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$b052c427b9400c9842289fe5ffb1277ba3e47bb8\_90_lut_cmp_ for cells of type $ne.
No more expansions possible.
<suppressed ~1008 debug messages>

15.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

15.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 105 unused wires.
<suppressed ~1 debug messages>

15.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $add$TOP_V1.v:47$3 ($add).
  creating $macc model for $techmap\UI_inst.$add$UI/UI.v:108$46 ($add).
  creating $macc model for $techmap\UI_inst.$add$UI/UI.v:127$54 ($add).
  creating $macc model for $techmap\UI_inst.$add$UI/UI.v:134$60 ($add).
  creating $macc model for $techmap\UI_inst.$add$UI/UI.v:200$67 ($add).
  creating $macc model for $techmap\UI_inst.$add$UI/UI.v:240$74 ($add).
  creating $macc model for $techmap\UI_inst.$add$UI/UI.v:352$90 ($add).
  creating $macc model for $techmap\UI_inst.$add$UI/UI.v:405$97 ($add).
  creating $macc model for $techmap\UI_inst.$add$UI/UI.v:78$34 ($add).
  creating $macc model for $techmap\UI_inst.$add$UI/UI.v:88$38 ($add).
  creating $macc model for $techmap\UI_inst.$add$UI/UI.v:98$42 ($add).
  creating $macc model for $techmap\UI_inst.$sub$UI/UI.v:119$50 ($sub).
  creating $macc model for $techmap\UI_inst.$sub$UI/UI.v:201$68 ($sub).
  creating $macc model for $techmap\UI_inst.$sub$UI/UI.v:241$75 ($sub).
  creating $macc model for $techmap\UI_inst.$sub$UI/UI.v:353$91 ($sub).
  creating $macc model for $techmap\UI_inst.$sub$UI/UI.v:406$98 ($sub).
  creating $macc model for $techmap\UI_inst.LCD.$add$UI/lcd_display.v:398$340 ($add).
  creating $macc model for $techmap\UI_inst.LCD.delay_counter.$sub$UI/delay_counter.v:66$473 ($sub).
  creating $macc model for $techmap\UI_inst.diplay_number.$add$UI/BinToLCD.v:106$147 ($add).
  creating $macc model for $techmap\UI_inst.diplay_number.$add$UI/BinToLCD.v:43$128 ($add).
  creating $macc model for $techmap\UI_inst.diplay_number.$sub$UI/BinToLCD.v:108$150 ($sub).
  creating $macc model for $techmap\UI_inst.diplay_number.$sub$UI/BinToLCD.v:113$155 ($sub).
  creating $macc model for $techmap\UI_inst.diplay_number.$sub$UI/BinToLCD.v:34$123 ($sub).
  creating $macc model for $techmap\UI_inst.diplay_number.$sub$UI/BinToLCD.v:42$127 ($sub).
  creating $alu model for $macc $techmap\UI_inst.diplay_number.$sub$UI/BinToLCD.v:42$127.
  creating $alu model for $macc $techmap\UI_inst.diplay_number.$sub$UI/BinToLCD.v:34$123.
  creating $alu model for $macc $techmap\UI_inst.diplay_number.$sub$UI/BinToLCD.v:113$155.
  creating $alu model for $macc $techmap\UI_inst.diplay_number.$sub$UI/BinToLCD.v:108$150.
  creating $alu model for $macc $techmap\UI_inst.diplay_number.$add$UI/BinToLCD.v:43$128.
  creating $alu model for $macc $techmap\UI_inst.diplay_number.$add$UI/BinToLCD.v:106$147.
  creating $alu model for $macc $techmap\UI_inst.LCD.delay_counter.$sub$UI/delay_counter.v:66$473.
  creating $alu model for $macc $techmap\UI_inst.LCD.$add$UI/lcd_display.v:398$340.
  creating $alu model for $macc $techmap\UI_inst.$sub$UI/UI.v:406$98.
  creating $alu model for $macc $techmap\UI_inst.$sub$UI/UI.v:353$91.
  creating $alu model for $macc $techmap\UI_inst.$sub$UI/UI.v:241$75.
  creating $alu model for $macc $techmap\UI_inst.$sub$UI/UI.v:201$68.
  creating $alu model for $macc $techmap\UI_inst.$sub$UI/UI.v:119$50.
  creating $alu model for $macc $techmap\UI_inst.$add$UI/UI.v:98$42.
  creating $alu model for $macc $techmap\UI_inst.$add$UI/UI.v:88$38.
  creating $alu model for $macc $techmap\UI_inst.$add$UI/UI.v:78$34.
  creating $alu model for $macc $techmap\UI_inst.$add$UI/UI.v:405$97.
  creating $alu model for $macc $techmap\UI_inst.$add$UI/UI.v:352$90.
  creating $alu model for $macc $techmap\UI_inst.$add$UI/UI.v:240$74.
  creating $alu model for $macc $techmap\UI_inst.$add$UI/UI.v:200$67.
  creating $alu model for $macc $techmap\UI_inst.$add$UI/UI.v:134$60.
  creating $alu model for $macc $techmap\UI_inst.$add$UI/UI.v:127$54.
  creating $alu model for $macc $techmap\UI_inst.$add$UI/UI.v:108$46.
  creating $alu model for $macc $add$TOP_V1.v:47$3.
  creating $alu cell for $add$TOP_V1.v:47$3: $auto$alumacc.cc:474:replace_alu$2708
  creating $alu cell for $techmap\UI_inst.$add$UI/UI.v:108$46: $auto$alumacc.cc:474:replace_alu$2711
  creating $alu cell for $techmap\UI_inst.$add$UI/UI.v:127$54: $auto$alumacc.cc:474:replace_alu$2714
  creating $alu cell for $techmap\UI_inst.$add$UI/UI.v:134$60: $auto$alumacc.cc:474:replace_alu$2717
  creating $alu cell for $techmap\UI_inst.$add$UI/UI.v:200$67: $auto$alumacc.cc:474:replace_alu$2720
  creating $alu cell for $techmap\UI_inst.$add$UI/UI.v:240$74: $auto$alumacc.cc:474:replace_alu$2723
  creating $alu cell for $techmap\UI_inst.$add$UI/UI.v:352$90: $auto$alumacc.cc:474:replace_alu$2726
  creating $alu cell for $techmap\UI_inst.$add$UI/UI.v:405$97: $auto$alumacc.cc:474:replace_alu$2729
  creating $alu cell for $techmap\UI_inst.$add$UI/UI.v:78$34: $auto$alumacc.cc:474:replace_alu$2732
  creating $alu cell for $techmap\UI_inst.$add$UI/UI.v:88$38: $auto$alumacc.cc:474:replace_alu$2735
  creating $alu cell for $techmap\UI_inst.$add$UI/UI.v:98$42: $auto$alumacc.cc:474:replace_alu$2738
  creating $alu cell for $techmap\UI_inst.$sub$UI/UI.v:119$50: $auto$alumacc.cc:474:replace_alu$2741
  creating $alu cell for $techmap\UI_inst.$sub$UI/UI.v:201$68: $auto$alumacc.cc:474:replace_alu$2744
  creating $alu cell for $techmap\UI_inst.$sub$UI/UI.v:241$75: $auto$alumacc.cc:474:replace_alu$2747
  creating $alu cell for $techmap\UI_inst.$sub$UI/UI.v:353$91: $auto$alumacc.cc:474:replace_alu$2750
  creating $alu cell for $techmap\UI_inst.$sub$UI/UI.v:406$98: $auto$alumacc.cc:474:replace_alu$2753
  creating $alu cell for $techmap\UI_inst.LCD.$add$UI/lcd_display.v:398$340: $auto$alumacc.cc:474:replace_alu$2756
  creating $alu cell for $techmap\UI_inst.LCD.delay_counter.$sub$UI/delay_counter.v:66$473: $auto$alumacc.cc:474:replace_alu$2759
  creating $alu cell for $techmap\UI_inst.diplay_number.$add$UI/BinToLCD.v:106$147: $auto$alumacc.cc:474:replace_alu$2762
  creating $alu cell for $techmap\UI_inst.diplay_number.$add$UI/BinToLCD.v:43$128: $auto$alumacc.cc:474:replace_alu$2765
  creating $alu cell for $techmap\UI_inst.diplay_number.$sub$UI/BinToLCD.v:108$150: $auto$alumacc.cc:474:replace_alu$2768
  creating $alu cell for $techmap\UI_inst.diplay_number.$sub$UI/BinToLCD.v:113$155: $auto$alumacc.cc:474:replace_alu$2771
  creating $alu cell for $techmap\UI_inst.diplay_number.$sub$UI/BinToLCD.v:34$123: $auto$alumacc.cc:474:replace_alu$2774
  creating $alu cell for $techmap\UI_inst.diplay_number.$sub$UI/BinToLCD.v:42$127: $auto$alumacc.cc:474:replace_alu$2777
  created 24 $alu and 0 $macc cells.

15.19. Executing OPT pass (performing simple optimizations).

15.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

15.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

15.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~63 debug messages>

15.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

15.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

15.19.6. Executing OPT_RMDFF pass (remove dff with constant values).

15.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

15.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

15.19.9. Finished OPT passes. (There is nothing left to do.)

15.20. Executing FSM pass (extract and optimize FSM).

15.20.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking top.UI_inst.BP as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking top.UI_inst.LCD.SF_D1 as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking top.UI_inst.LCD.display_state as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking top.UI_inst.LCD.main_delay_value as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking top.UI_inst.LCD.tx_delay_value as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking top.UI_inst.LCD.tx_state as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking top.UI_inst.datS as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking top.UI_inst.diplay_number.pos as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking top.UI_inst.diplay_number.summand as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking top.UI_inst.state as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.

15.20.2. Executing FSM_EXTRACT pass (extracting FSM from design).

15.20.3. Executing FSM_OPT pass (simple optimizations of FSMs).

15.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

15.20.5. Executing FSM_OPT pass (simple optimizations of FSMs).

15.20.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

15.20.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

15.20.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

15.21. Executing OPT pass (performing simple optimizations).

15.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

15.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

15.21.3. Executing OPT_RMDFF pass (remove dff with constant values).

15.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

15.21.5. Finished fast OPT passes.

15.22. Executing MEMORY pass.

15.22.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

15.22.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

15.22.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

15.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

15.22.5. Executing MEMORY_COLLECT pass (generating $mem cells).

15.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

15.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

15.25. Executing TECHMAP pass (map to technology primitives).

15.25.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

15.25.2. Continuing TECHMAP pass.
No more expansions possible.

15.26. Executing ICE40_BRAMINIT pass.

15.27. Executing OPT pass (performing simple optimizations).

15.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~18 debug messages>

15.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

15.27.3. Executing OPT_RMDFF pass (remove dff with constant values).

15.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 11 unused wires.
<suppressed ~1 debug messages>

15.27.5. Finished fast OPT passes.

15.28. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

15.29. Executing OPT pass (performing simple optimizations).

15.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

15.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

15.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~56 debug messages>

15.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2203:
      Old ports: A=2'00, B=2'11, Y=$techmap\UI_inst.$procmux$2203_Y [1:0]
      New ports: A=1'0, B=1'1, Y=$techmap\UI_inst.$procmux$2203_Y [0]
      New connections: $techmap\UI_inst.$procmux$2203_Y [1] = $techmap\UI_inst.$procmux$2203_Y [0]
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2205:
      Old ports: A={ 6'001100 $techmap\UI_inst.$procmux$2203_Y [1:0] }, B=8'00110101, Y=$techmap\UI_inst.$procmux$2205_Y
      New ports: A={ 1'0 $techmap\UI_inst.$procmux$2203_Y [1:0] }, B=3'101, Y=$techmap\UI_inst.$procmux$2205_Y [2:0]
      New connections: $techmap\UI_inst.$procmux$2205_Y [7:3] = 5'00110
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2208:
      Old ports: A=4'0000, B=4'1110, Y=$techmap\UI_inst.$procmux$2208_Y [3:0]
      New ports: A=1'0, B=1'1, Y=$techmap\UI_inst.$procmux$2208_Y [1]
      New connections: { $techmap\UI_inst.$procmux$2208_Y [3:2] $techmap\UI_inst.$procmux$2208_Y [0] } = { $techmap\UI_inst.$procmux$2208_Y [1] $techmap\UI_inst.$procmux$2208_Y [1] 1'0 }
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2211:
      Old ports: A=5'00000, B=5'10001, Y=$techmap\UI_inst.$procmux$2211_Y [4:0]
      New ports: A=1'0, B=1'1, Y=$techmap\UI_inst.$procmux$2211_Y [0]
      New connections: $techmap\UI_inst.$procmux$2211_Y [4:1] = { $techmap\UI_inst.$procmux$2211_Y [0] 3'000 }
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2235:
      Old ports: A=3'000, B=3'101, Y=$techmap\UI_inst.$procmux$2235_Y [2:0]
      New ports: A=1'0, B=1'1, Y=$techmap\UI_inst.$procmux$2235_Y [0]
      New connections: $techmap\UI_inst.$procmux$2235_Y [2:1] = { $techmap\UI_inst.$procmux$2235_Y [0] 1'0 }
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2238:
      Old ports: A=5'10000, B=5'00000, Y=$techmap\UI_inst.$procmux$2238_Y [4:0]
      New ports: A=1'1, B=1'0, Y=$techmap\UI_inst.$procmux$2238_Y [4]
      New connections: $techmap\UI_inst.$procmux$2238_Y [3:0] = 4'0000
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2240:
      Old ports: A={ 3'001 $techmap\UI_inst.$procmux$2238_Y [4:0] }, B=8'00110001, Y=$techmap\UI_inst.$procmux$2240_Y
      New ports: A=$techmap\UI_inst.$procmux$2238_Y [4:0], B=5'10001, Y=$techmap\UI_inst.$procmux$2240_Y [4:0]
      New connections: $techmap\UI_inst.$procmux$2240_Y [7:5] = 3'001
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2247:
      Old ports: A=5'10000, B=5'00000, Y=$techmap\UI_inst.$procmux$2247_Y [4:0]
      New ports: A=1'1, B=1'0, Y=$techmap\UI_inst.$procmux$2247_Y [4]
      New connections: $techmap\UI_inst.$procmux$2247_Y [3:0] = 4'0000
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2249:
      Old ports: A={ 3'001 $techmap\UI_inst.$procmux$2247_Y [4:0] }, B=8'00110001, Y=$techmap\UI_inst.$procmux$2249_Y
      New ports: A=$techmap\UI_inst.$procmux$2247_Y [4:0], B=5'10001, Y=$techmap\UI_inst.$procmux$2249_Y [4:0]
      New connections: $techmap\UI_inst.$procmux$2249_Y [7:5] = 3'001
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2256:
      Old ports: A=5'00000, B=5'10001, Y=$techmap\UI_inst.$procmux$2256_Y [4:0]
      New ports: A=1'0, B=1'1, Y=$techmap\UI_inst.$procmux$2256_Y [0]
      New connections: $techmap\UI_inst.$procmux$2256_Y [4:1] = { $techmap\UI_inst.$procmux$2256_Y [0] 3'000 }
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2281:
      Old ports: A=5'01110, B=5'11000, Y=$auto$wreduce.cc:455:run$2630 [4:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:455:run$2630 [4] $auto$wreduce.cc:455:run$2630 [1] }
      New connections: { $auto$wreduce.cc:455:run$2630 [3:2] $auto$wreduce.cc:455:run$2630 [0] } = { 1'1 $auto$wreduce.cc:455:run$2630 [1] 1'0 }
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2284:
      Old ports: A=4'1001, B=4'0101, Y=$auto$wreduce.cc:455:run$2631 [3:0]
      New ports: A=2'10, B=2'01, Y=$auto$wreduce.cc:455:run$2631 [3:2]
      New connections: $auto$wreduce.cc:455:run$2631 [1:0] = 2'01
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2303:
      Old ports: A=5'00000, B=5'10110, Y=$auto$wreduce.cc:455:run$2632 [4:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$2632 [1]
      New connections: { $auto$wreduce.cc:455:run$2632 [4:2] $auto$wreduce.cc:455:run$2632 [0] } = { $auto$wreduce.cc:455:run$2632 [1] 1'0 $auto$wreduce.cc:455:run$2632 [1] 1'0 }
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2305:
      Old ports: A={ 3'001 $auto$wreduce.cc:455:run$2632 [4:0] }, B=8'00110100, Y=$techmap\UI_inst.$procmux$2305_Y
      New ports: A=$auto$wreduce.cc:455:run$2632 [4:0], B=5'10100, Y=$techmap\UI_inst.$procmux$2305_Y [4:0]
      New connections: $techmap\UI_inst.$procmux$2305_Y [7:5] = 3'001
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2322:
      Old ports: A=5'00000, B=5'10000, Y=$auto$wreduce.cc:455:run$2633 [4:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$2633 [4]
      New connections: $auto$wreduce.cc:455:run$2633 [3:0] = 4'0000
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2324:
      Old ports: A={ 3'001 $auto$wreduce.cc:455:run$2633 [4:0] }, B=8'00110001, Y=$techmap\UI_inst.$procmux$2324_Y
      New ports: A=$auto$wreduce.cc:455:run$2633 [4:0], B=5'10001, Y=$techmap\UI_inst.$procmux$2324_Y [4:0]
      New connections: $techmap\UI_inst.$procmux$2324_Y [7:5] = 3'001
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2327:
      Old ports: A=5'00000, B=5'10000, Y=$auto$wreduce.cc:455:run$2634 [4:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$2634 [4]
      New connections: $auto$wreduce.cc:455:run$2634 [3:0] = 4'0000
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2329:
      Old ports: A={ 3'001 $auto$wreduce.cc:455:run$2634 [4:0] }, B=8'00110001, Y=$techmap\UI_inst.$procmux$2329_Y
      New ports: A=$auto$wreduce.cc:455:run$2634 [4:0], B=5'10001, Y=$techmap\UI_inst.$procmux$2329_Y [4:0]
      New connections: $techmap\UI_inst.$procmux$2329_Y [7:5] = 3'001
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2332:
      Old ports: A=5'00000, B=5'10001, Y=$auto$wreduce.cc:455:run$2635 [4:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$2635 [0]
      New connections: $auto$wreduce.cc:455:run$2635 [4:1] = { $auto$wreduce.cc:455:run$2635 [0] 3'000 }
    Consolidated identical input bits for $mux cell $techmap\UI_inst.LCD.$procmux$603:
      Old ports: A=17'00000000000000000, B=17'10100000001010000, Y=$auto$wreduce.cc:455:run$2636 [16:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$2636 [4]
      New connections: { $auto$wreduce.cc:455:run$2636 [16:5] $auto$wreduce.cc:455:run$2636 [3:0] } = { $auto$wreduce.cc:455:run$2636 [4] 1'0 $auto$wreduce.cc:455:run$2636 [4] 7'0000000 $auto$wreduce.cc:455:run$2636 [4] 5'00000 }
    Consolidated identical input bits for $pmux cell $techmap\UI_inst.LCD.$procmux$605:
      Old ports: A=20'00000000000000000000, B={ 22'1011011100011011000000 $auto$wreduce.cc:455:run$2639 [17:0] 7'0000000 $auto$wreduce.cc:455:run$2638 [12:0] 16'0000000000000000 $techmap\UI_inst.LCD.$procmux$610_Y [3:0] 9'000000000 $auto$wreduce.cc:455:run$2637 [10:0] 3'000 $auto$wreduce.cc:455:run$2636 [16:0] }, Y=$techmap\UI_inst.LCD.$0\main_delay_value[19:0]
      New ports: A=19'0000000000000000000, B={ 20'11101110001101100000 $auto$wreduce.cc:455:run$2639 [17:0] 6'000000 $auto$wreduce.cc:455:run$2638 [12:0] 15'000000000000000 $techmap\UI_inst.LCD.$procmux$610_Y [3:0] 8'00000000 $auto$wreduce.cc:455:run$2637 [10:0] 2'00 $auto$wreduce.cc:455:run$2636 [16:0] }, Y={ $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [19] $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [17:0] }
      New connections: $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [18] = 1'0
    Consolidated identical input bits for $mux cell $techmap\UI_inst.LCD.$procmux$607:
      Old ports: A=11'00000000000, B=11'11111010000, Y=$auto$wreduce.cc:455:run$2637 [10:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$2637 [4]
      New connections: { $auto$wreduce.cc:455:run$2637 [10:5] $auto$wreduce.cc:455:run$2637 [3:0] } = { $auto$wreduce.cc:455:run$2637 [4] $auto$wreduce.cc:455:run$2637 [4] $auto$wreduce.cc:455:run$2637 [4] $auto$wreduce.cc:455:run$2637 [4] $auto$wreduce.cc:455:run$2637 [4] 5'00000 }
    Consolidated identical input bits for $mux cell $techmap\UI_inst.LCD.$procmux$610:
      Old ports: A=4'0000, B=4'1011, Y=$techmap\UI_inst.LCD.$procmux$610_Y [3:0]
      New ports: A=1'0, B=1'1, Y=$techmap\UI_inst.LCD.$procmux$610_Y [0]
      New connections: $techmap\UI_inst.LCD.$procmux$610_Y [3:1] = { $techmap\UI_inst.LCD.$procmux$610_Y [0] 1'0 $techmap\UI_inst.LCD.$procmux$610_Y [0] }
    Consolidated identical input bits for $mux cell $techmap\UI_inst.LCD.$procmux$619:
      Old ports: A=13'0000000000000, B=13'1001110001000, Y=$auto$wreduce.cc:455:run$2638 [12:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$2638 [3]
      New connections: { $auto$wreduce.cc:455:run$2638 [12:4] $auto$wreduce.cc:455:run$2638 [2:0] } = { $auto$wreduce.cc:455:run$2638 [3] 2'00 $auto$wreduce.cc:455:run$2638 [3] $auto$wreduce.cc:455:run$2638 [3] $auto$wreduce.cc:455:run$2638 [3] 6'000000 }
    Consolidated identical input bits for $mux cell $techmap\UI_inst.LCD.$procmux$625:
      Old ports: A=18'000000000000000000, B=18'110010000011001000, Y=$auto$wreduce.cc:455:run$2639 [17:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$2639 [3]
      New connections: { $auto$wreduce.cc:455:run$2639 [17:4] $auto$wreduce.cc:455:run$2639 [2:0] } = { $auto$wreduce.cc:455:run$2639 [3] $auto$wreduce.cc:455:run$2639 [3] 2'00 $auto$wreduce.cc:455:run$2639 [3] 5'00000 $auto$wreduce.cc:455:run$2639 [3] $auto$wreduce.cc:455:run$2639 [3] 5'00000 }
    Consolidated identical input bits for $mux cell $techmap\UI_inst.LCD.$procmux$670:
      Old ports: A=4'0010, B=4'1000, Y=$auto$wreduce.cc:455:run$2640 [3:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:455:run$2640 [3] $auto$wreduce.cc:455:run$2640 [1] }
      New connections: { $auto$wreduce.cc:455:run$2640 [2] $auto$wreduce.cc:455:run$2640 [0] } = 2'00
    Consolidated identical input bits for $mux cell $techmap\UI_inst.LCD.$ternary$UI/lcd_display.v:120$313:
      Old ports: A={ 3'000 \UI_inst.LCD.addr [3:0] }, B={ 3'100 \UI_inst.LCD.addr [3:0] }, Y=\UI_inst.LCD.ramaddr
      New ports: A=1'0, B=1'1, Y=\UI_inst.LCD.ramaddr [6]
      New connections: \UI_inst.LCD.ramaddr [5:0] = { 2'00 \UI_inst.LCD.addr [3:0] }
    Consolidated identical input bits for $mux cell $techmap\UI_inst.diplay_number.$procmux$1215:
      Old ports: A={ \Y [25:10] 10'0000000000 }, B=26'00000000000000001001010110, Y=$techmap\UI_inst.diplay_number.$procmux$1215_Y [25:0]
      New ports: A={ \Y [25:10] 1'0 }, B=17'00000000000000001, Y={ $techmap\UI_inst.diplay_number.$procmux$1215_Y [25:10] $techmap\UI_inst.diplay_number.$procmux$1215_Y [1] }
      New connections: { $techmap\UI_inst.diplay_number.$procmux$1215_Y [9:2] $techmap\UI_inst.diplay_number.$procmux$1215_Y [0] } = { $techmap\UI_inst.diplay_number.$procmux$1215_Y [1] 2'00 $techmap\UI_inst.diplay_number.$procmux$1215_Y [1] 1'0 $techmap\UI_inst.diplay_number.$procmux$1215_Y [1] 1'0 $techmap\UI_inst.diplay_number.$procmux$1215_Y [1] 1'0 }
    Consolidated identical input bits for $mux cell $techmap\UI_inst.diplay_number.$procmux$2024:
      Old ports: A=8'01011001, B=8'11110010, Y=$techmap\UI_inst.diplay_number.$procmux$2024_Y
      New ports: A=2'01, B=2'10, Y=$techmap\UI_inst.diplay_number.$procmux$2024_Y [1:0]
      New connections: $techmap\UI_inst.diplay_number.$procmux$2024_Y [7:2] = { $techmap\UI_inst.diplay_number.$procmux$2024_Y [1] 1'1 $techmap\UI_inst.diplay_number.$procmux$2024_Y [1] 1'1 $techmap\UI_inst.diplay_number.$procmux$2024_Y [0] 1'0 }
    Consolidated identical input bits for $mux cell $techmap\UI_inst.diplay_number.$procmux$2089:
      Old ports: A=4'1000, B=4'0010, Y=$auto$wreduce.cc:455:run$2643 [3:0]
      New ports: A=2'10, B=2'01, Y={ $auto$wreduce.cc:455:run$2643 [3] $auto$wreduce.cc:455:run$2643 [1] }
      New connections: { $auto$wreduce.cc:455:run$2643 [2] $auto$wreduce.cc:455:run$2643 [0] } = 2'00
  Optimizing cells in module \top.
    Consolidated identical input bits for $pmux cell $techmap\UI_inst.$procmux$2201:
      Old ports: A=8'00100000, B={ 99'011010010110111001110100010100100110010101100110001011100100000101101101011100000110110000111010001 $techmap\UI_inst.$procmux$2211_Y [4:0] 4'0010 $techmap\UI_inst.$procmux$2208_Y [3:0] $techmap\UI_inst.$procmux$2205_Y 8'01010110 }, Y=$techmap\UI_inst.$procmux$2201_Y
      New ports: A=7'0100000, B={ 86'11010011101110111010010100101100101110011001011101000001110110111100001101100011101001 $techmap\UI_inst.$procmux$2211_Y [0] 3'000 $techmap\UI_inst.$procmux$2211_Y [0] 3'010 $techmap\UI_inst.$procmux$2208_Y [1] $techmap\UI_inst.$procmux$2208_Y [1] $techmap\UI_inst.$procmux$2208_Y [1] 5'00110 $techmap\UI_inst.$procmux$2205_Y [2:0] 7'1010110 }, Y=$techmap\UI_inst.$procmux$2201_Y [6:0]
      New connections: $techmap\UI_inst.$procmux$2201_Y [7] = 1'0
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2240:
      Old ports: A=$techmap\UI_inst.$procmux$2238_Y [4:0], B=5'10001, Y=$techmap\UI_inst.$procmux$2240_Y [4:0]
      New ports: A={ $techmap\UI_inst.$procmux$2238_Y [4] 1'0 }, B=2'11, Y={ $techmap\UI_inst.$procmux$2240_Y [4] $techmap\UI_inst.$procmux$2240_Y [0] }
      New connections: $techmap\UI_inst.$procmux$2240_Y [3:1] = 3'000
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2242:
      Old ports: A=$techmap\UI_inst.$procmux$2240_Y, B=8'00110010, Y=$techmap\UI_inst.$procmux$2242_Y
      New ports: A=$techmap\UI_inst.$procmux$2240_Y [4:0], B=5'10010, Y=$techmap\UI_inst.$procmux$2242_Y [4:0]
      New connections: $techmap\UI_inst.$procmux$2242_Y [7:5] = 3'001
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2249:
      Old ports: A=$techmap\UI_inst.$procmux$2247_Y [4:0], B=5'10001, Y=$techmap\UI_inst.$procmux$2249_Y [4:0]
      New ports: A={ $techmap\UI_inst.$procmux$2247_Y [4] 1'0 }, B=2'11, Y={ $techmap\UI_inst.$procmux$2249_Y [4] $techmap\UI_inst.$procmux$2249_Y [0] }
      New connections: $techmap\UI_inst.$procmux$2249_Y [3:1] = 3'000
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2251:
      Old ports: A=$techmap\UI_inst.$procmux$2249_Y, B=8'00110010, Y=$techmap\UI_inst.$procmux$2251_Y
      New ports: A=$techmap\UI_inst.$procmux$2249_Y [4:0], B=5'10010, Y=$techmap\UI_inst.$procmux$2251_Y [4:0]
      New connections: $techmap\UI_inst.$procmux$2251_Y [7:5] = 3'001
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2305:
      Old ports: A=$auto$wreduce.cc:455:run$2632 [4:0], B=5'10100, Y=$techmap\UI_inst.$procmux$2305_Y [4:0]
      New ports: A={ $auto$wreduce.cc:455:run$2632 [1] $auto$wreduce.cc:455:run$2632 [1] }, B=2'10, Y=$techmap\UI_inst.$procmux$2305_Y [2:1]
      New connections: { $techmap\UI_inst.$procmux$2305_Y [4:3] $techmap\UI_inst.$procmux$2305_Y [0] } = { $techmap\UI_inst.$procmux$2305_Y [2] 2'00 }
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2307:
      Old ports: A=$techmap\UI_inst.$procmux$2305_Y, B=8'00110010, Y=$techmap\UI_inst.$procmux$2307_Y
      New ports: A=$techmap\UI_inst.$procmux$2305_Y [4:0], B=5'10010, Y=$techmap\UI_inst.$procmux$2307_Y [4:0]
      New connections: $techmap\UI_inst.$procmux$2307_Y [7:5] = 3'001
    Consolidated identical input bits for $pmux cell $techmap\UI_inst.$procmux$2319:
      Old ports: A=8'00100000, B={ 75'010101000110100101100101010000110110111101100001011011100111010000111010001 $auto$wreduce.cc:455:run$2635 [4:0] $techmap\UI_inst.$procmux$2329_Y $techmap\UI_inst.$procmux$2324_Y 16'0110110101110011 }, Y=$techmap\UI_inst.$procmux$2319_Y
      New ports: A=7'0100000, B={ 65'10101001101001110010110000111101111110000111011101110100011101001 $auto$wreduce.cc:455:run$2635 [0] 3'000 $auto$wreduce.cc:455:run$2635 [0] 2'01 $techmap\UI_inst.$procmux$2329_Y [4:0] 2'01 $techmap\UI_inst.$procmux$2324_Y [4:0] 14'11011011110011 }, Y=$techmap\UI_inst.$procmux$2319_Y [6:0]
      New connections: $techmap\UI_inst.$procmux$2319_Y [7] = 1'0
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2324:
      Old ports: A=$auto$wreduce.cc:455:run$2633 [4:0], B=5'10001, Y=$techmap\UI_inst.$procmux$2324_Y [4:0]
      New ports: A={ $auto$wreduce.cc:455:run$2633 [4] 1'0 }, B=2'11, Y={ $techmap\UI_inst.$procmux$2324_Y [4] $techmap\UI_inst.$procmux$2324_Y [0] }
      New connections: $techmap\UI_inst.$procmux$2324_Y [3:1] = 3'000
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2329:
      Old ports: A=$auto$wreduce.cc:455:run$2634 [4:0], B=5'10001, Y=$techmap\UI_inst.$procmux$2329_Y [4:0]
      New ports: A={ $auto$wreduce.cc:455:run$2634 [4] 1'0 }, B=2'11, Y={ $techmap\UI_inst.$procmux$2329_Y [4] $techmap\UI_inst.$procmux$2329_Y [0] }
      New connections: $techmap\UI_inst.$procmux$2329_Y [3:1] = 3'000
    Consolidated identical input bits for $pmux cell $techmap\UI_inst.LCD.$procmux$605:
      Old ports: A=19'0000000000000000000, B={ 20'11101110001101100000 $auto$wreduce.cc:455:run$2639 [17:0] 6'000000 $auto$wreduce.cc:455:run$2638 [12:0] 15'000000000000000 $techmap\UI_inst.LCD.$procmux$610_Y [3:0] 8'00000000 $auto$wreduce.cc:455:run$2637 [10:0] 2'00 $auto$wreduce.cc:455:run$2636 [16:0] }, Y={ $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [19] $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [17:0] }
      New ports: A=13'0000000000000, B={ 13'1111001101100 $auto$wreduce.cc:455:run$2639 [3] 1'0 $auto$wreduce.cc:455:run$2639 [3] 4'0000 $auto$wreduce.cc:455:run$2639 [3] $auto$wreduce.cc:455:run$2639 [3] 2'00 $auto$wreduce.cc:455:run$2639 [3] 4'0000 $auto$wreduce.cc:455:run$2638 [3] 1'0 $auto$wreduce.cc:455:run$2638 [3] $auto$wreduce.cc:455:run$2638 [3] $auto$wreduce.cc:455:run$2638 [3] 3'000 $auto$wreduce.cc:455:run$2638 [3] 12'000000000000 $techmap\UI_inst.LCD.$procmux$610_Y [0] $techmap\UI_inst.LCD.$procmux$610_Y [0] 4'0000 $auto$wreduce.cc:455:run$2637 [4] $auto$wreduce.cc:455:run$2637 [4] $auto$wreduce.cc:455:run$2637 [4] $auto$wreduce.cc:455:run$2637 [4] $auto$wreduce.cc:455:run$2637 [4] 1'0 $auto$wreduce.cc:455:run$2637 [4] 2'00 $auto$wreduce.cc:455:run$2636 [4] $auto$wreduce.cc:455:run$2636 [4] 6'000000 $auto$wreduce.cc:455:run$2636 [4] 1'0 $auto$wreduce.cc:455:run$2636 [4] 2'00 }, Y={ $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [16] $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [14:12] $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [10:3] $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [0] }
      New connections: { $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [19] $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [17] $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [15] $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [11] $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [2:1] } = { $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [5] $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [13] 3'000 $techmap\UI_inst.LCD.$0\main_delay_value[19:0] [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2242:
      Old ports: A=$techmap\UI_inst.$procmux$2240_Y [4:0], B=5'10010, Y=$techmap\UI_inst.$procmux$2242_Y [4:0]
      New ports: A={ $techmap\UI_inst.$procmux$2240_Y [4] 1'0 $techmap\UI_inst.$procmux$2240_Y [0] }, B=3'110, Y={ $techmap\UI_inst.$procmux$2242_Y [4] $techmap\UI_inst.$procmux$2242_Y [1:0] }
      New connections: $techmap\UI_inst.$procmux$2242_Y [3:2] = 2'00
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2244:
      Old ports: A=$techmap\UI_inst.$procmux$2242_Y, B=8'00110101, Y=$techmap\UI_inst.$procmux$2244_Y
      New ports: A=$techmap\UI_inst.$procmux$2242_Y [4:0], B=5'10101, Y=$techmap\UI_inst.$procmux$2244_Y [4:0]
      New connections: $techmap\UI_inst.$procmux$2244_Y [7:5] = 3'001
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2251:
      Old ports: A=$techmap\UI_inst.$procmux$2249_Y [4:0], B=5'10010, Y=$techmap\UI_inst.$procmux$2251_Y [4:0]
      New ports: A={ $techmap\UI_inst.$procmux$2249_Y [4] 1'0 $techmap\UI_inst.$procmux$2249_Y [0] }, B=3'110, Y={ $techmap\UI_inst.$procmux$2251_Y [4] $techmap\UI_inst.$procmux$2251_Y [1:0] }
      New connections: $techmap\UI_inst.$procmux$2251_Y [3:2] = 2'00
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2253:
      Old ports: A=$techmap\UI_inst.$procmux$2251_Y, B=8'00110101, Y=$techmap\UI_inst.$procmux$2253_Y
      New ports: A=$techmap\UI_inst.$procmux$2251_Y [4:0], B=5'10101, Y=$techmap\UI_inst.$procmux$2253_Y [4:0]
      New connections: $techmap\UI_inst.$procmux$2253_Y [7:5] = 3'001
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2307:
      Old ports: A=$techmap\UI_inst.$procmux$2305_Y [4:0], B=5'10010, Y=$techmap\UI_inst.$procmux$2307_Y [4:0]
      New ports: A={ $techmap\UI_inst.$procmux$2305_Y [2] $techmap\UI_inst.$procmux$2305_Y [2:1] }, B=3'101, Y={ $techmap\UI_inst.$procmux$2307_Y [4] $techmap\UI_inst.$procmux$2307_Y [2:1] }
      New connections: { $techmap\UI_inst.$procmux$2307_Y [3] $techmap\UI_inst.$procmux$2307_Y [0] } = 2'00
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2309:
      Old ports: A=$techmap\UI_inst.$procmux$2307_Y, B=8'00100000, Y=$techmap\UI_inst.$procmux$2309_Y
      New ports: A=$techmap\UI_inst.$procmux$2307_Y [4:0], B=5'00000, Y=$techmap\UI_inst.$procmux$2309_Y [4:0]
      New connections: $techmap\UI_inst.$procmux$2309_Y [7:5] = 3'001
  Optimizing cells in module \top.
    Consolidated identical input bits for $pmux cell $techmap\UI_inst.$procmux$2230:
      Old ports: A=8'00100000, B={ 91'0110100101101110011101000101001001100110001011100100011001110010011001010111000100111010001 $techmap\UI_inst.$procmux$2256_Y [0] 3'000 $techmap\UI_inst.$procmux$2256_Y [0] $techmap\UI_inst.$procmux$2253_Y $techmap\UI_inst.$procmux$2244_Y 5'00110 $techmap\UI_inst.$procmux$2235_Y [0] 1'0 $techmap\UI_inst.$procmux$2235_Y [0] 24'001100000100100001111010 }, Y=$techmap\UI_inst.$procmux$2230_Y
      New ports: A=7'0100000, B={ 79'1101001110111011101001010010110011001011101000110111001011001011110001011101001 $techmap\UI_inst.$procmux$2256_Y [0] 3'000 $techmap\UI_inst.$procmux$2256_Y [0] 2'01 $techmap\UI_inst.$procmux$2253_Y [4:0] 2'01 $techmap\UI_inst.$procmux$2244_Y [4:0] 4'0110 $techmap\UI_inst.$procmux$2235_Y [0] 1'0 $techmap\UI_inst.$procmux$2235_Y [0] 21'011000010010001111010 }, Y=$techmap\UI_inst.$procmux$2230_Y [6:0]
      New connections: $techmap\UI_inst.$procmux$2230_Y [7] = 1'0
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2244:
      Old ports: A=$techmap\UI_inst.$procmux$2242_Y [4:0], B=5'10101, Y=$techmap\UI_inst.$procmux$2244_Y [4:0]
      New ports: A={ $techmap\UI_inst.$procmux$2242_Y [4] 1'0 $techmap\UI_inst.$procmux$2242_Y [1:0] }, B=4'1101, Y={ $techmap\UI_inst.$procmux$2244_Y [4] $techmap\UI_inst.$procmux$2244_Y [2:0] }
      New connections: $techmap\UI_inst.$procmux$2244_Y [3] = 1'0
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2253:
      Old ports: A=$techmap\UI_inst.$procmux$2251_Y [4:0], B=5'10101, Y=$techmap\UI_inst.$procmux$2253_Y [4:0]
      New ports: A={ $techmap\UI_inst.$procmux$2251_Y [4] 1'0 $techmap\UI_inst.$procmux$2251_Y [1:0] }, B=4'1101, Y={ $techmap\UI_inst.$procmux$2253_Y [4] $techmap\UI_inst.$procmux$2253_Y [2:0] }
      New connections: $techmap\UI_inst.$procmux$2253_Y [3] = 1'0
    Consolidated identical input bits for $pmux cell $techmap\UI_inst.$procmux$2299:
      Old ports: A=8'00100000, B={ 40'0100011101100001011010010110111000111010 $techmap\UI_inst.$procmux$2309_Y 24'001100000110010001000010 }, Y=$techmap\UI_inst.$procmux$2299_Y
      New ports: A=7'0100000, B={ 37'1000111110000111010011101110011101001 $techmap\UI_inst.$procmux$2309_Y [4:0] 21'011000011001001000010 }, Y=$techmap\UI_inst.$procmux$2299_Y [6:0]
      New connections: $techmap\UI_inst.$procmux$2299_Y [7] = 1'0
    Consolidated identical input bits for $mux cell $techmap\UI_inst.$procmux$2309:
      Old ports: A=$techmap\UI_inst.$procmux$2307_Y [4:0], B=5'00000, Y=$techmap\UI_inst.$procmux$2309_Y [4:0]
      New ports: A={ $techmap\UI_inst.$procmux$2307_Y [4] $techmap\UI_inst.$procmux$2307_Y [2:1] }, B=3'000, Y={ $techmap\UI_inst.$procmux$2309_Y [4] $techmap\UI_inst.$procmux$2309_Y [2:1] }
      New connections: { $techmap\UI_inst.$procmux$2309_Y [3] $techmap\UI_inst.$procmux$2309_Y [0] } = 2'00
  Optimizing cells in module \top.
Performed a total of 52 changes.

15.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

15.29.6. Executing OPT_RMDFF pass (remove dff with constant values).

15.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

15.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

15.29.9. Rerunning OPT passes. (Maybe there is more to do..)

15.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~57 debug messages>

15.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

15.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

15.29.13. Executing OPT_RMDFF pass (remove dff with constant values).

15.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

15.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

15.29.16. Finished OPT passes. (There is nothing left to do.)

15.30. Executing TECHMAP pass (map to technology primitives).

15.30.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

15.30.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

15.30.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=1\Y_WIDTH=2 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=2\Y_WIDTH=2 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=1\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=3\Y_WIDTH=3 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=1\Y_WIDTH=3 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=7\S_WIDTH=14 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=7\S_WIDTH=9 for cells of type $pmux.
Using extmapper simplemap for cells of type $eq.
Using template $paramod\_90_pmux\WIDTH=7\S_WIDTH=12 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=7\S_WIDTH=18 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=7\S_WIDTH=16 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=6 for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=33\Y_WIDTH=33 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=1\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=20\B_WIDTH=1\Y_WIDTH=20 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=1\B_SIGNED=1\A_WIDTH=2\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=24\Y_WIDTH=24 for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=5\Y_WIDTH=5 for cells of type $alu.
Using extmapper simplemap for cells of type $adff.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=8 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=5\S_WIDTH=21 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=13\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=7 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=20\S_WIDTH=5 for cells of type $pmux.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $or.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=33\S_WIDTH=10 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=10 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=5\S_WIDTH=32 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=3 for cells of type $pmux.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=2 for cells of type $lcu.
No more expansions possible.
<suppressed ~1818 debug messages>

15.31. Executing ICE40_OPT pass (performing simple optimizations).

15.31.1. Running ICE40 specific optimizations.

15.31.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~2659 debug messages>

15.31.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~4278 debug messages>
Removed a total of 1426 cells.

15.31.4. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:496:simplemap_adff$4846 ($_DFF_PP0_) from module top.
Replaced 1 DFF cells.

15.31.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 458 unused cells and 2059 unused wires.
<suppressed ~459 debug messages>

15.31.6. Rerunning OPT passes. (Removed registers in this run.)

15.31.7. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$2708.slice[0].carry: CO=\cnt [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$2711.slice[0].carry: CO=\UI_inst.cnt3 [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$2714.slice[0].carry: CO=\UI_inst.count [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$2717.slice[0].carry: CO=\UI_inst.disppos [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$2720.slice[0].carry: CO=\UI_inst.TC [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$2726.slice[0].carry: CO=\UI_inst.reffreq [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$2732.slice[0].carry: CO=\UI_inst.cnt0 [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$2735.slice[0].carry: CO=\UI_inst.cnt1 [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$2738.slice[0].carry: CO=\UI_inst.cnt2 [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$2741.slice[0].carry: CO=\UI_inst.disppos [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$2744.slice[0].carry: CO=\UI_inst.TC [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$2750.slice[0].carry: CO=\UI_inst.reffreq [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$2756.slice[0].carry: CO=\UI_inst.LCD.pos [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$2759.slice[0].carry: CO=\UI_inst.LCD.delay_counter.counter [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$2762.slice[0].carry: CO=\UI_inst.diplay_number.dec [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$2768.slice[0].carry: CO=\UI_inst.diplay_number.dec [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$2774.slice[0].carry: CO=\UI_inst.diplay_number.pos [0]
Mapping SB_LUT4 cell top.$auto$alumacc.cc:474:replace_alu$2708.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:474:replace_alu$2711.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:474:replace_alu$2714.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:474:replace_alu$2717.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:474:replace_alu$2720.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:474:replace_alu$2726.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:474:replace_alu$2732.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:474:replace_alu$2735.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:474:replace_alu$2738.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:474:replace_alu$2741.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:474:replace_alu$2744.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:474:replace_alu$2750.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:474:replace_alu$2756.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:474:replace_alu$2759.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:474:replace_alu$2762.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:474:replace_alu$2768.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:474:replace_alu$2774.slice[1].adder back to logic.

15.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~265 debug messages>

15.31.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~30 debug messages>
Removed a total of 10 cells.

15.31.10. Executing OPT_RMDFF pass (remove dff with constant values).

15.31.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 41 unused wires.
<suppressed ~1 debug messages>

15.31.12. Rerunning OPT passes. (Removed registers in this run.)

15.31.13. Running ICE40 specific optimizations.

15.31.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

15.31.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

15.31.16. Executing OPT_RMDFF pass (remove dff with constant values).

15.31.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

15.31.18. Finished OPT passes. (There is nothing left to do.)

15.32. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

15.33. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module top:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2868 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [0] -> \UI_inst.cnt3 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2869 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [1] -> \UI_inst.cnt3 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2870 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [2] -> \UI_inst.cnt3 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2871 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [3] -> \UI_inst.cnt3 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2872 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [4] -> \UI_inst.cnt3 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2873 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [5] -> \UI_inst.cnt3 [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2874 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [6] -> \UI_inst.cnt3 [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2875 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [7] -> \UI_inst.cnt3 [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2876 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [8] -> \UI_inst.cnt3 [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2877 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [9] -> \UI_inst.cnt3 [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2878 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [10] -> \UI_inst.cnt3 [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2879 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [11] -> \UI_inst.cnt3 [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2880 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [12] -> \UI_inst.cnt3 [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2881 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [13] -> \UI_inst.cnt3 [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2882 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [14] -> \UI_inst.cnt3 [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2883 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [15] -> \UI_inst.cnt3 [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2884 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [16] -> \UI_inst.cnt3 [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2885 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [17] -> \UI_inst.cnt3 [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2886 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [18] -> \UI_inst.cnt3 [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2887 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [19] -> \UI_inst.cnt3 [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2888 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [20] -> \UI_inst.cnt3 [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2889 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [21] -> \UI_inst.cnt3 [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2890 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [22] -> \UI_inst.cnt3 [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2891 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt3[23:0] [23] -> \UI_inst.cnt3 [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2903 to $_DFFE_PP_ for $0\rst[0:0] -> \rst.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2905 to $_DFFE_PP_ for $0\cnt[31:0] [1] -> \cnt [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3217 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [0] -> \UI_inst.cnt2 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3218 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [1] -> \UI_inst.cnt2 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3219 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [2] -> \UI_inst.cnt2 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3220 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [3] -> \UI_inst.cnt2 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3221 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [4] -> \UI_inst.cnt2 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3222 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [5] -> \UI_inst.cnt2 [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3223 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [6] -> \UI_inst.cnt2 [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3224 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [7] -> \UI_inst.cnt2 [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3225 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [8] -> \UI_inst.cnt2 [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3226 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [9] -> \UI_inst.cnt2 [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3227 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [10] -> \UI_inst.cnt2 [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3228 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [11] -> \UI_inst.cnt2 [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3229 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [12] -> \UI_inst.cnt2 [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3230 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [13] -> \UI_inst.cnt2 [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3231 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [14] -> \UI_inst.cnt2 [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3232 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [15] -> \UI_inst.cnt2 [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3233 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [16] -> \UI_inst.cnt2 [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3234 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [17] -> \UI_inst.cnt2 [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3235 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [18] -> \UI_inst.cnt2 [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3236 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [19] -> \UI_inst.cnt2 [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3237 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [20] -> \UI_inst.cnt2 [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3238 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [21] -> \UI_inst.cnt2 [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3239 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [22] -> \UI_inst.cnt2 [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3240 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt2[23:0] [23] -> \UI_inst.cnt2 [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3241 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [0] -> \UI_inst.cnt1 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3242 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [1] -> \UI_inst.cnt1 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3243 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [2] -> \UI_inst.cnt1 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3244 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [3] -> \UI_inst.cnt1 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3245 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [4] -> \UI_inst.cnt1 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3246 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [5] -> \UI_inst.cnt1 [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3247 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [6] -> \UI_inst.cnt1 [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3248 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [7] -> \UI_inst.cnt1 [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3249 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [8] -> \UI_inst.cnt1 [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3250 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [9] -> \UI_inst.cnt1 [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3251 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [10] -> \UI_inst.cnt1 [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3252 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [11] -> \UI_inst.cnt1 [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3253 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [12] -> \UI_inst.cnt1 [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3254 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [13] -> \UI_inst.cnt1 [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3255 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [14] -> \UI_inst.cnt1 [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3256 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [15] -> \UI_inst.cnt1 [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3257 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [16] -> \UI_inst.cnt1 [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3258 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [17] -> \UI_inst.cnt1 [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3259 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [18] -> \UI_inst.cnt1 [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3260 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [19] -> \UI_inst.cnt1 [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3261 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [20] -> \UI_inst.cnt1 [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3262 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [21] -> \UI_inst.cnt1 [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3263 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [22] -> \UI_inst.cnt1 [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3264 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt1[23:0] [23] -> \UI_inst.cnt1 [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3265 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [0] -> \UI_inst.cnt0 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3266 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [1] -> \UI_inst.cnt0 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3267 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [2] -> \UI_inst.cnt0 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3268 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [3] -> \UI_inst.cnt0 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3269 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [4] -> \UI_inst.cnt0 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3270 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [5] -> \UI_inst.cnt0 [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3271 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [6] -> \UI_inst.cnt0 [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3272 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [7] -> \UI_inst.cnt0 [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3273 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [8] -> \UI_inst.cnt0 [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3274 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [9] -> \UI_inst.cnt0 [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3275 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [10] -> \UI_inst.cnt0 [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3276 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [11] -> \UI_inst.cnt0 [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3277 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [12] -> \UI_inst.cnt0 [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3278 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [13] -> \UI_inst.cnt0 [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3279 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [14] -> \UI_inst.cnt0 [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3280 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [15] -> \UI_inst.cnt0 [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3281 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [16] -> \UI_inst.cnt0 [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3282 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [17] -> \UI_inst.cnt0 [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3283 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [18] -> \UI_inst.cnt0 [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3284 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [19] -> \UI_inst.cnt0 [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3285 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [20] -> \UI_inst.cnt0 [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3286 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [21] -> \UI_inst.cnt0 [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3287 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [22] -> \UI_inst.cnt0 [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3288 to $_DFFE_PP_ for $techmap\UI_inst.$0\cnt0[23:0] [23] -> \UI_inst.cnt0 [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3301 to $_DFFE_PP_ for $techmap$techmap\UI_inst.$procmux$2227.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3973_Y [0] -> \UI_inst.datS [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3302 to $_DFFE_PP_ for $techmap$techmap\UI_inst.$procmux$2227.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3973_Y [1] -> \UI_inst.datS [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3303 to $_DFFE_PP_ for $techmap$techmap\UI_inst.$procmux$2227.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3973_Y [2] -> \UI_inst.datS [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3304 to $_DFFE_PP_ for $techmap$techmap\UI_inst.$procmux$2227.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3973_Y [3] -> \UI_inst.datS [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3305 to $_DFFE_PP_ for $techmap$techmap\UI_inst.$procmux$2227.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3973_Y [4] -> \UI_inst.datS [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3306 to $_DFFE_PP_ for $techmap$techmap\UI_inst.$procmux$2227.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3973_Y [5] -> \UI_inst.datS [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3307 to $_DFFE_PP_ for $techmap$techmap\UI_inst.$procmux$2227.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3973_Y [6] -> \UI_inst.datS [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3308 to $_DFFE_PP_ for $techmap$techmap\UI_inst.$procmux$2227.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3973_Y [7] -> \UI_inst.datS [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3309 to $_DFFE_PP_ for $techmap\UI_inst.$0\ismagphase[0:0] -> \UI_inst.ismagphase.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3310 to $_DFFE_PP_ for $techmap$techmap\UI_inst.$procmux$2099.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4328_Y [0] -> \UI_inst.state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3311 to $_DFFE_PP_ for $techmap$techmap\UI_inst.$procmux$2099.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4328_Y [1] -> \UI_inst.state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3312 to $_DFFE_PP_ for $techmap$techmap\UI_inst.$procmux$2099.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4328_Y [2] -> \UI_inst.state [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3313 to $_DFFE_PP_ for $techmap$techmap\UI_inst.$procmux$2099.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4328_Y [3] -> \UI_inst.state [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3316 to $_DFFE_PP_ for $auto$simplemap.cc:309:simplemap_lut$14714 -> \UI_inst.count [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3339 to $_DFFE_PP_ for $techmap\UI_inst.$0\refIO[0:0] -> \UI_inst.refIO.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3340 to $_DFFE_PP_ for $techmap\UI_inst.$0\refampl[1:0] [0] -> \UI_inst.refampl [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3341 to $_DFFE_PP_ for $techmap\UI_inst.$0\refampl[1:0] [1] -> \UI_inst.refampl [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3342 to $_DFFE_PP_ for $techmap\UI_inst.$0\reffreq[2:0] [0] -> \UI_inst.reffreq [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3343 to $_DFFE_PP_ for $techmap\UI_inst.$0\reffreq[2:0] [1] -> \UI_inst.reffreq [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3344 to $_DFFE_PP_ for $techmap\UI_inst.$0\reffreq[2:0] [2] -> \UI_inst.reffreq [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3345 to $_DFFE_PP_ for $techmap\UI_inst.$0\TC[3:0] [0] -> \UI_inst.TC [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3346 to $_DFFE_PP_ for $techmap\UI_inst.$0\TC[3:0] [1] -> \UI_inst.TC [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3347 to $_DFFE_PP_ for $techmap\UI_inst.$0\TC[3:0] [2] -> \UI_inst.TC [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3348 to $_DFFE_PP_ for $techmap\UI_inst.$0\TC[3:0] [3] -> \UI_inst.TC [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3349 to $_DFFE_PP_ for $techmap\UI_inst.$0\gain[1:0] [0] -> \UI_inst.gain [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3350 to $_DFFE_PP_ for $techmap\UI_inst.$0\gain[1:0] [1] -> \UI_inst.gain [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4795 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$754.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5025_Y [0] -> \UI_inst.LCD.pos [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4796 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$754.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5025_Y [1] -> \UI_inst.LCD.pos [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4797 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$754.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5025_Y [2] -> \UI_inst.LCD.pos [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4798 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$754.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5025_Y [3] -> \UI_inst.LCD.pos [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4799 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$754.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5025_Y [4] -> \UI_inst.LCD.pos [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4800 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$754.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5025_Y [5] -> \UI_inst.LCD.pos [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4801 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$754.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5025_Y [6] -> \UI_inst.LCD.pos [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4802 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$754.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5025_Y [7] -> \UI_inst.LCD.pos [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4803 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$754.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5025_Y [8] -> \UI_inst.LCD.pos [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4804 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$754.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5025_Y [9] -> \UI_inst.LCD.pos [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4805 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$754.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5025_Y [10] -> \UI_inst.LCD.pos [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4806 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$754.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5025_Y [11] -> \UI_inst.LCD.pos [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4807 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$754.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5025_Y [12] -> \UI_inst.LCD.pos [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4808 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$754.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5025_Y [13] -> \UI_inst.LCD.pos [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4809 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$754.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5025_Y [14] -> \UI_inst.LCD.pos [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4810 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$754.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5025_Y [15] -> \UI_inst.LCD.pos [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4811 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$754.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5025_Y [16] -> \UI_inst.LCD.pos [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4812 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$754.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5025_Y [17] -> \UI_inst.LCD.pos [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4813 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$754.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5025_Y [18] -> \UI_inst.LCD.pos [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4814 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$754.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5025_Y [19] -> \UI_inst.LCD.pos [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4815 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$754.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5025_Y [20] -> \UI_inst.LCD.pos [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4816 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$754.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5025_Y [21] -> \UI_inst.LCD.pos [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4817 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$754.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5025_Y [22] -> \UI_inst.LCD.pos [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4818 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$754.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5025_Y [23] -> \UI_inst.LCD.pos [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4819 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$754.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5025_Y [24] -> \UI_inst.LCD.pos [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4820 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$754.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5025_Y [25] -> \UI_inst.LCD.pos [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4821 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$754.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5025_Y [26] -> \UI_inst.LCD.pos [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4822 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$754.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5025_Y [27] -> \UI_inst.LCD.pos [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4823 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$754.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5025_Y [28] -> \UI_inst.LCD.pos [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4824 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$754.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5025_Y [29] -> \UI_inst.LCD.pos [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4825 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$754.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5025_Y [30] -> \UI_inst.LCD.pos [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4826 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$754.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5025_Y [31] -> \UI_inst.LCD.pos [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4848 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$643.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4315_Y -> \UI_inst.LCD.LCD_E1.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4849 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$664.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3590_Y [0] -> \UI_inst.LCD.SF_D1 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4850 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$664.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3590_Y [1] -> \UI_inst.LCD.SF_D1 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4851 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$664.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3590_Y [2] -> \UI_inst.LCD.SF_D1 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4852 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$664.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3590_Y [3] -> \UI_inst.LCD.SF_D1 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4858 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5127_Y [0] -> \UI_inst.LCD.tx_byte [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4859 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5127_Y [1] -> \UI_inst.LCD.tx_byte [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4860 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5127_Y [2] -> \UI_inst.LCD.tx_byte [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4861 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5127_Y [3] -> \UI_inst.LCD.tx_byte [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4862 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5127_Y [4] -> \UI_inst.LCD.tx_byte [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4863 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5127_Y [5] -> \UI_inst.LCD.tx_byte [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4864 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5127_Y [6] -> \UI_inst.LCD.tx_byte [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4865 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5127_Y [7] -> \UI_inst.LCD.tx_byte [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4866 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$481.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5558_Y -> \UI_inst.LCD.tx_delay_load.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4867 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$501.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5678_Y [0] -> \UI_inst.LCD.tx_delay_value [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4868 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$501.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5678_Y [1] -> \UI_inst.LCD.tx_delay_value [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4869 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$501.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5678_Y [2] -> \UI_inst.LCD.tx_delay_value [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4870 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$501.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5678_Y [3] -> \UI_inst.LCD.tx_delay_value [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4871 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$501.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5678_Y [4] -> \UI_inst.LCD.tx_delay_value [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4872 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$501.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5678_Y [5] -> \UI_inst.LCD.tx_delay_value [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4873 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$501.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5678_Y [6] -> \UI_inst.LCD.tx_delay_value [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4874 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$501.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5678_Y [7] -> \UI_inst.LCD.tx_delay_value [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4875 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$501.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5678_Y [8] -> \UI_inst.LCD.tx_delay_value [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4876 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$501.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5678_Y [9] -> \UI_inst.LCD.tx_delay_value [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4877 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$501.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5678_Y [10] -> \UI_inst.LCD.tx_delay_value [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4878 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$501.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5678_Y [11] -> \UI_inst.LCD.tx_delay_value [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4879 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$501.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5678_Y [12] -> \UI_inst.LCD.tx_delay_value [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4880 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$501.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5678_Y [13] -> \UI_inst.LCD.tx_delay_value [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4881 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$501.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5678_Y [14] -> \UI_inst.LCD.tx_delay_value [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4882 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$501.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5678_Y [15] -> \UI_inst.LCD.tx_delay_value [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4883 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$501.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5678_Y [16] -> \UI_inst.LCD.tx_delay_value [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4884 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$501.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5678_Y [17] -> \UI_inst.LCD.tx_delay_value [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4885 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$501.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5678_Y [18] -> \UI_inst.LCD.tx_delay_value [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4886 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$501.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5678_Y [19] -> \UI_inst.LCD.tx_delay_value [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4887 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$518.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4315_Y -> \UI_inst.LCD.LCD_E0.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4888 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$528.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3590_Y [0] -> \UI_inst.LCD.SF_D0 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4889 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$528.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3590_Y [1] -> \UI_inst.LCD.SF_D0 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4890 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$528.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3590_Y [2] -> \UI_inst.LCD.SF_D0 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4891 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$528.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3590_Y [3] -> \UI_inst.LCD.SF_D0 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4892 to $_DFFE_PP_ for $techmap$techmap\UI_inst.LCD.$procmux$533.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4315_Y -> \UI_inst.LCD.tx_done.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6059 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\leadz[0:0] -> \UI_inst.diplay_number.leadz.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6060 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\holdoff[0:0] -> \UI_inst.diplay_number.holdoff.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6093 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\difference[32:0] [32] -> \UI_inst.diplay_number.difference [32].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6094 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\dec[3:0] [0] -> \UI_inst.diplay_number.dec [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6095 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\dec[3:0] [1] -> \UI_inst.diplay_number.dec [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6096 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\dec[3:0] [2] -> \UI_inst.diplay_number.dec [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6097 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\dec[3:0] [3] -> \UI_inst.diplay_number.dec [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6098 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\pos[4:0] [0] -> \UI_inst.diplay_number.pos [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6099 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\pos[4:0] [1] -> \UI_inst.diplay_number.pos [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6100 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\pos[4:0] [2] -> \UI_inst.diplay_number.pos [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6101 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\pos[4:0] [3] -> \UI_inst.diplay_number.pos [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6102 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\pos[4:0] [4] -> \UI_inst.diplay_number.pos [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6105 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [0] -> \UI_inst.diplay_number.summand [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6106 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [1] -> \UI_inst.diplay_number.summand [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6107 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [2] -> \UI_inst.diplay_number.summand [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6108 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [3] -> \UI_inst.diplay_number.summand [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6109 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [4] -> \UI_inst.diplay_number.summand [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6110 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [5] -> \UI_inst.diplay_number.summand [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6111 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [6] -> \UI_inst.diplay_number.summand [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6112 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [7] -> \UI_inst.diplay_number.summand [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6113 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [8] -> \UI_inst.diplay_number.summand [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6114 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [9] -> \UI_inst.diplay_number.summand [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6115 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [10] -> \UI_inst.diplay_number.summand [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6116 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [11] -> \UI_inst.diplay_number.summand [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6117 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [12] -> \UI_inst.diplay_number.summand [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6118 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [13] -> \UI_inst.diplay_number.summand [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6119 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [14] -> \UI_inst.diplay_number.summand [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6120 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [15] -> \UI_inst.diplay_number.summand [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6121 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [16] -> \UI_inst.diplay_number.summand [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6122 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [17] -> \UI_inst.diplay_number.summand [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6123 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [18] -> \UI_inst.diplay_number.summand [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6124 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [19] -> \UI_inst.diplay_number.summand [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6125 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [20] -> \UI_inst.diplay_number.summand [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6126 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [21] -> \UI_inst.diplay_number.summand [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6127 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [22] -> \UI_inst.diplay_number.summand [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6128 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [23] -> \UI_inst.diplay_number.summand [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6129 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [24] -> \UI_inst.diplay_number.summand [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6130 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [25] -> \UI_inst.diplay_number.summand [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6131 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [26] -> \UI_inst.diplay_number.summand [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6132 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [27] -> \UI_inst.diplay_number.summand [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6133 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [28] -> \UI_inst.diplay_number.summand [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6134 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [29] -> \UI_inst.diplay_number.summand [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6135 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [30] -> \UI_inst.diplay_number.summand [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6136 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\summand[31:0] [31] -> \UI_inst.diplay_number.summand [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6137 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [0] -> \UI_inst.diplay_number.secondlastacc [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6138 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [1] -> \UI_inst.diplay_number.secondlastacc [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6139 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [2] -> \UI_inst.diplay_number.secondlastacc [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6140 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [3] -> \UI_inst.diplay_number.secondlastacc [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6141 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [4] -> \UI_inst.diplay_number.secondlastacc [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6142 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [5] -> \UI_inst.diplay_number.secondlastacc [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6143 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [6] -> \UI_inst.diplay_number.secondlastacc [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6144 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [7] -> \UI_inst.diplay_number.secondlastacc [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6145 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [8] -> \UI_inst.diplay_number.secondlastacc [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6146 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [9] -> \UI_inst.diplay_number.secondlastacc [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6147 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [10] -> \UI_inst.diplay_number.secondlastacc [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6148 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [11] -> \UI_inst.diplay_number.secondlastacc [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6149 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [12] -> \UI_inst.diplay_number.secondlastacc [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6150 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [13] -> \UI_inst.diplay_number.secondlastacc [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6151 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [14] -> \UI_inst.diplay_number.secondlastacc [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6152 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [15] -> \UI_inst.diplay_number.secondlastacc [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6153 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [16] -> \UI_inst.diplay_number.secondlastacc [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6154 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [17] -> \UI_inst.diplay_number.secondlastacc [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6155 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [18] -> \UI_inst.diplay_number.secondlastacc [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6156 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [19] -> \UI_inst.diplay_number.secondlastacc [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6157 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [20] -> \UI_inst.diplay_number.secondlastacc [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6158 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [21] -> \UI_inst.diplay_number.secondlastacc [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6159 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [22] -> \UI_inst.diplay_number.secondlastacc [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6160 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [23] -> \UI_inst.diplay_number.secondlastacc [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6161 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [24] -> \UI_inst.diplay_number.secondlastacc [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6162 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [25] -> \UI_inst.diplay_number.secondlastacc [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6163 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [26] -> \UI_inst.diplay_number.secondlastacc [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6164 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [27] -> \UI_inst.diplay_number.secondlastacc [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6165 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [28] -> \UI_inst.diplay_number.secondlastacc [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6166 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [29] -> \UI_inst.diplay_number.secondlastacc [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6167 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [30] -> \UI_inst.diplay_number.secondlastacc [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6168 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\secondlastacc[31:0] [31] -> \UI_inst.diplay_number.secondlastacc [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6169 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [0] -> \UI_inst.diplay_number.lastacc [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6170 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [1] -> \UI_inst.diplay_number.lastacc [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6171 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [2] -> \UI_inst.diplay_number.lastacc [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6172 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [3] -> \UI_inst.diplay_number.lastacc [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6173 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [4] -> \UI_inst.diplay_number.lastacc [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6174 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [5] -> \UI_inst.diplay_number.lastacc [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6175 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [6] -> \UI_inst.diplay_number.lastacc [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6176 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [7] -> \UI_inst.diplay_number.lastacc [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6177 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [8] -> \UI_inst.diplay_number.lastacc [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6178 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [9] -> \UI_inst.diplay_number.lastacc [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6179 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [10] -> \UI_inst.diplay_number.lastacc [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6180 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [11] -> \UI_inst.diplay_number.lastacc [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6181 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [12] -> \UI_inst.diplay_number.lastacc [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6182 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [13] -> \UI_inst.diplay_number.lastacc [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6183 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [14] -> \UI_inst.diplay_number.lastacc [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6184 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [15] -> \UI_inst.diplay_number.lastacc [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6185 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [16] -> \UI_inst.diplay_number.lastacc [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6186 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [17] -> \UI_inst.diplay_number.lastacc [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6187 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [18] -> \UI_inst.diplay_number.lastacc [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6188 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [19] -> \UI_inst.diplay_number.lastacc [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6189 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [20] -> \UI_inst.diplay_number.lastacc [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6190 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [21] -> \UI_inst.diplay_number.lastacc [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6191 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [22] -> \UI_inst.diplay_number.lastacc [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6192 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [23] -> \UI_inst.diplay_number.lastacc [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6193 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [24] -> \UI_inst.diplay_number.lastacc [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6194 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [25] -> \UI_inst.diplay_number.lastacc [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6195 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [26] -> \UI_inst.diplay_number.lastacc [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6196 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [27] -> \UI_inst.diplay_number.lastacc [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6197 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [28] -> \UI_inst.diplay_number.lastacc [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6198 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [29] -> \UI_inst.diplay_number.lastacc [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6199 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [30] -> \UI_inst.diplay_number.lastacc [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6200 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\lastacc[31:0] [31] -> \UI_inst.diplay_number.lastacc [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6201 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [0] -> \UI_inst.diplay_number.rest [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6202 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [1] -> \UI_inst.diplay_number.rest [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6203 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [2] -> \UI_inst.diplay_number.rest [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6204 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [3] -> \UI_inst.diplay_number.rest [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6205 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [4] -> \UI_inst.diplay_number.rest [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6206 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [5] -> \UI_inst.diplay_number.rest [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6207 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [6] -> \UI_inst.diplay_number.rest [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6208 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [7] -> \UI_inst.diplay_number.rest [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6209 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [8] -> \UI_inst.diplay_number.rest [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6210 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [9] -> \UI_inst.diplay_number.rest [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6211 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [10] -> \UI_inst.diplay_number.rest [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6212 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [11] -> \UI_inst.diplay_number.rest [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6213 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [12] -> \UI_inst.diplay_number.rest [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6214 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [13] -> \UI_inst.diplay_number.rest [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6215 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [14] -> \UI_inst.diplay_number.rest [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6216 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [15] -> \UI_inst.diplay_number.rest [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6217 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [16] -> \UI_inst.diplay_number.rest [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6218 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [17] -> \UI_inst.diplay_number.rest [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6219 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [18] -> \UI_inst.diplay_number.rest [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6220 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [19] -> \UI_inst.diplay_number.rest [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6221 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [20] -> \UI_inst.diplay_number.rest [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6222 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [21] -> \UI_inst.diplay_number.rest [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6223 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [22] -> \UI_inst.diplay_number.rest [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6224 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [23] -> \UI_inst.diplay_number.rest [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6225 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [24] -> \UI_inst.diplay_number.rest [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6226 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [25] -> \UI_inst.diplay_number.rest [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6227 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [26] -> \UI_inst.diplay_number.rest [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6228 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [27] -> \UI_inst.diplay_number.rest [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6229 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [28] -> \UI_inst.diplay_number.rest [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6230 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [29] -> \UI_inst.diplay_number.rest [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6231 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [30] -> \UI_inst.diplay_number.rest [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6232 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\rest[31:0] [31] -> \UI_inst.diplay_number.rest [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6233 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [0] -> \UI_inst.diplay_number.acc [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6234 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [1] -> \UI_inst.diplay_number.acc [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6235 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [2] -> \UI_inst.diplay_number.acc [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6236 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [3] -> \UI_inst.diplay_number.acc [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6237 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [4] -> \UI_inst.diplay_number.acc [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6238 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [5] -> \UI_inst.diplay_number.acc [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6239 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [6] -> \UI_inst.diplay_number.acc [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6240 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [7] -> \UI_inst.diplay_number.acc [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6241 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [8] -> \UI_inst.diplay_number.acc [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6242 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [9] -> \UI_inst.diplay_number.acc [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6243 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [10] -> \UI_inst.diplay_number.acc [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6244 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [11] -> \UI_inst.diplay_number.acc [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6245 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [12] -> \UI_inst.diplay_number.acc [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6246 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [13] -> \UI_inst.diplay_number.acc [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6247 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [14] -> \UI_inst.diplay_number.acc [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6248 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [15] -> \UI_inst.diplay_number.acc [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6249 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [16] -> \UI_inst.diplay_number.acc [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6250 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [17] -> \UI_inst.diplay_number.acc [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6251 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [18] -> \UI_inst.diplay_number.acc [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6252 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [19] -> \UI_inst.diplay_number.acc [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6253 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [20] -> \UI_inst.diplay_number.acc [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6254 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [21] -> \UI_inst.diplay_number.acc [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6255 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [22] -> \UI_inst.diplay_number.acc [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6256 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [23] -> \UI_inst.diplay_number.acc [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6257 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [24] -> \UI_inst.diplay_number.acc [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6258 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [25] -> \UI_inst.diplay_number.acc [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6259 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [26] -> \UI_inst.diplay_number.acc [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6260 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [27] -> \UI_inst.diplay_number.acc [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6261 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [28] -> \UI_inst.diplay_number.acc [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6262 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [29] -> \UI_inst.diplay_number.acc [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6263 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [30] -> \UI_inst.diplay_number.acc [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6264 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [31] -> \UI_inst.diplay_number.acc [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6265 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\acc[32:0] [32] -> \UI_inst.diplay_number.acc [32].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6266 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\we[0:0] -> \UI_inst.diplay_number.we.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6267 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\dat[7:0] [0] -> \UI_inst.diplay_number.dat [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6268 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\dat[7:0] [1] -> \UI_inst.diplay_number.dat [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6269 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\dat[7:0] [2] -> \UI_inst.diplay_number.dat [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6270 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\dat[7:0] [3] -> \UI_inst.diplay_number.dat [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6271 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\dat[7:0] [4] -> \UI_inst.diplay_number.dat [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6272 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\dat[7:0] [5] -> \UI_inst.diplay_number.dat [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6273 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\dat[7:0] [6] -> \UI_inst.diplay_number.dat [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6274 to $_DFFE_PP_ for $techmap\UI_inst.diplay_number.$0\dat[7:0] [7] -> \UI_inst.diplay_number.dat [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8201 to $_DFFE_PP_ for $techmap\UI_inst.LCD.delay_counter.$0\counter[19:0] [1] -> \UI_inst.LCD.delay_counter.counter [1].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4853 to $__DFFE_PP0 for $techmap$techmap\UI_inst.LCD.$procmux$672.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5317_Y [0] -> \UI_inst.LCD.display_state [0].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4854 to $__DFFE_PP0 for $techmap$techmap\UI_inst.LCD.$procmux$672.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5317_Y [1] -> \UI_inst.LCD.display_state [1].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4855 to $__DFFE_PP0 for $techmap$techmap\UI_inst.LCD.$procmux$672.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5317_Y [2] -> \UI_inst.LCD.display_state [2].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4856 to $__DFFE_PP0 for $techmap$techmap\UI_inst.LCD.$procmux$672.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5317_Y [3] -> \UI_inst.LCD.display_state [3].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4857 to $__DFFE_PP0 for $techmap$techmap\UI_inst.LCD.$procmux$672.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5317_Y [4] -> \UI_inst.LCD.display_state [4].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4893 to $__DFFE_PP0 for $techmap$techmap\UI_inst.LCD.$procmux$540.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5582_Y [0] -> \UI_inst.LCD.tx_state [0].
  converting $_DFF_PP1_ cell $auto$simplemap.cc:496:simplemap_adff$4894 to $__DFFE_PP1 for $techmap$techmap\UI_inst.LCD.$procmux$540.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5582_Y [1] -> \UI_inst.LCD.tx_state [1].
  converting $_DFF_PP1_ cell $auto$simplemap.cc:496:simplemap_adff$4895 to $__DFFE_PP1 for $techmap$techmap\UI_inst.LCD.$procmux$540.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$5582_Y [2] -> \UI_inst.LCD.tx_state [2].

15.34. Executing TECHMAP pass (map to technology primitives).

15.34.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

15.34.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$__DFFE_PP1 for cells of type $__DFFE_PP1.
Using template \$__DFFE_PP0 for cells of type $__DFFE_PP0.
No more expansions possible.
<suppressed ~487 debug messages>

15.35. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1012 debug messages>

15.36. Executing SIMPLEMAP pass (map simple cells to gate primitives).

15.37. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in top.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2872 (SB_DFFE): \UI_inst.cnt3 [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2928 (SB_DFF): \cnt [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3213 (SB_DFF): \UI_inst.btnt3 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2873 (SB_DFFE): \UI_inst.cnt3 [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2874 (SB_DFFE): \UI_inst.cnt3 [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2879 (SB_DFFE): \UI_inst.cnt3 [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2880 (SB_DFFE): \UI_inst.cnt3 [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2881 (SB_DFFE): \UI_inst.cnt3 [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2905 (SB_DFFE): \cnt [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2907 (SB_DFF): \cnt [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2875 (SB_DFFE): \UI_inst.cnt3 [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2876 (SB_DFFE): \UI_inst.cnt3 [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2877 (SB_DFFE): \UI_inst.cnt3 [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2878 (SB_DFFE): \UI_inst.cnt3 [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2909 (SB_DFF): \cnt [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2912 (SB_DFF): \cnt [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2886 (SB_DFFE): \UI_inst.cnt3 [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2914 (SB_DFF): \cnt [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2916 (SB_DFF): \cnt [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2918 (SB_DFF): \cnt [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2920 (SB_DFF): \cnt [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2922 (SB_DFF): \cnt [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2924 (SB_DFF): \cnt [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4821 (SB_DFFE): \UI_inst.LCD.pos [26] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4831 (SB_DFFR): \UI_inst.LCD.main_delay_value [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2906 (SB_DFF): \cnt [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2882 (SB_DFFE): \UI_inst.cnt3 [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2908 (SB_DFF): \cnt [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2883 (SB_DFFE): \UI_inst.cnt3 [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2911 (SB_DFF): \cnt [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4796 (SB_DFFE): \UI_inst.LCD.pos [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2884 (SB_DFFE): \UI_inst.cnt3 [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2913 (SB_DFF): \cnt [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2885 (SB_DFFE): \UI_inst.cnt3 [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2915 (SB_DFF): \cnt [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2887 (SB_DFFE): \UI_inst.cnt3 [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2917 (SB_DFF): \cnt [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2888 (SB_DFFE): \UI_inst.cnt3 [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2919 (SB_DFF): \cnt [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2889 (SB_DFFE): \UI_inst.cnt3 [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2921 (SB_DFF): \cnt [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2890 (SB_DFFE): \UI_inst.cnt3 [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2923 (SB_DFF): \cnt [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2891 (SB_DFFE): \UI_inst.cnt3 [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2925 (SB_DFF): \cnt [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2926 (SB_DFF): \cnt [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2927 (SB_DFF): \cnt [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2869 (SB_DFFE): \UI_inst.cnt3 [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2929 (SB_DFF): \cnt [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2870 (SB_DFFE): \UI_inst.cnt3 [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3218 (SB_DFFE): \UI_inst.cnt2 [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3221 (SB_DFFE): \UI_inst.cnt2 [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3214 (SB_DFF): \UI_inst.btnt2 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3215 (SB_DFF): \UI_inst.btnt1 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3216 (SB_DFF): \UI_inst.btnt0 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3219 (SB_DFFE): \UI_inst.cnt2 [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3220 (SB_DFFE): \UI_inst.cnt2 [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3222 (SB_DFFE): \UI_inst.cnt2 [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2904 (SB_DFF): \cnt [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3223 (SB_DFFE): \UI_inst.cnt2 [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3224 (SB_DFFE): \UI_inst.cnt2 [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3225 (SB_DFFE): \UI_inst.cnt2 [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3226 (SB_DFFE): \UI_inst.cnt2 [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3227 (SB_DFFE): \UI_inst.cnt2 [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3228 (SB_DFFE): \UI_inst.cnt2 [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3229 (SB_DFFE): \UI_inst.cnt2 [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3230 (SB_DFFE): \UI_inst.cnt2 [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3231 (SB_DFFE): \UI_inst.cnt2 [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3232 (SB_DFFE): \UI_inst.cnt2 [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3233 (SB_DFFE): \UI_inst.cnt2 [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3234 (SB_DFFE): \UI_inst.cnt2 [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3235 (SB_DFFE): \UI_inst.cnt2 [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3236 (SB_DFFE): \UI_inst.cnt2 [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3237 (SB_DFFE): \UI_inst.cnt2 [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3238 (SB_DFFE): \UI_inst.cnt2 [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3239 (SB_DFFE): \UI_inst.cnt2 [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3240 (SB_DFFE): \UI_inst.cnt2 [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3241 (SB_DFFE): \UI_inst.cnt1 [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3242 (SB_DFFE): \UI_inst.cnt1 [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3243 (SB_DFFE): \UI_inst.cnt1 [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3244 (SB_DFFE): \UI_inst.cnt1 [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3245 (SB_DFFE): \UI_inst.cnt1 [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3246 (SB_DFFE): \UI_inst.cnt1 [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3247 (SB_DFFE): \UI_inst.cnt1 [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3248 (SB_DFFE): \UI_inst.cnt1 [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3250 (SB_DFFE): \UI_inst.cnt1 [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3217 (SB_DFFE): \UI_inst.cnt2 [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3251 (SB_DFFE): \UI_inst.cnt1 [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3252 (SB_DFFE): \UI_inst.cnt1 [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3253 (SB_DFFE): \UI_inst.cnt1 [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3254 (SB_DFFE): \UI_inst.cnt1 [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3255 (SB_DFFE): \UI_inst.cnt1 [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3256 (SB_DFFE): \UI_inst.cnt1 [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3257 (SB_DFFE): \UI_inst.cnt1 [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3258 (SB_DFFE): \UI_inst.cnt1 [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3259 (SB_DFFE): \UI_inst.cnt1 [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3260 (SB_DFFE): \UI_inst.cnt1 [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3261 (SB_DFFE): \UI_inst.cnt1 [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3262 (SB_DFFE): \UI_inst.cnt1 [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3263 (SB_DFFE): \UI_inst.cnt1 [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3264 (SB_DFFE): \UI_inst.cnt1 [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3265 (SB_DFFE): \UI_inst.cnt0 [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3266 (SB_DFFE): \UI_inst.cnt0 [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3267 (SB_DFFE): \UI_inst.cnt0 [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3268 (SB_DFFE): \UI_inst.cnt0 [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3269 (SB_DFFE): \UI_inst.cnt0 [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3270 (SB_DFFE): \UI_inst.cnt0 [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3271 (SB_DFFE): \UI_inst.cnt0 [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3272 (SB_DFFE): \UI_inst.cnt0 [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3274 (SB_DFFE): \UI_inst.cnt0 [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3249 (SB_DFFE): \UI_inst.cnt1 [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3275 (SB_DFFE): \UI_inst.cnt0 [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3276 (SB_DFFE): \UI_inst.cnt0 [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3277 (SB_DFFE): \UI_inst.cnt0 [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3278 (SB_DFFE): \UI_inst.cnt0 [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3279 (SB_DFFE): \UI_inst.cnt0 [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3280 (SB_DFFE): \UI_inst.cnt0 [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3281 (SB_DFFE): \UI_inst.cnt0 [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3282 (SB_DFFE): \UI_inst.cnt0 [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3283 (SB_DFFE): \UI_inst.cnt0 [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3284 (SB_DFFE): \UI_inst.cnt0 [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3285 (SB_DFFE): \UI_inst.cnt0 [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3286 (SB_DFFE): \UI_inst.cnt0 [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3287 (SB_DFFE): \UI_inst.cnt0 [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3288 (SB_DFFE): \UI_inst.cnt0 [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3289 (SB_DFF): \UI_inst.BP [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3290 (SB_DFF): \UI_inst.BP [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3291 (SB_DFF): \UI_inst.BP [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3292 (SB_DFF): \UI_inst.BP [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3295 (SB_DFF): \UI_inst.disppos [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3297 (SB_DFF): \UI_inst.disppos [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3293 (SB_DFF): \UI_inst.dispdone = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3296 (SB_DFF): \UI_inst.disppos [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3298 (SB_DFF): \UI_inst.disppos [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3273 (SB_DFFE): \UI_inst.cnt0 [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3299 (SB_DFF): \UI_inst.repaintS = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3302 (SB_DFFE): \UI_inst.datS [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3307 (SB_DFFE): \UI_inst.datS [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3300 (SB_DFF): \UI_inst.weS = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3303 (SB_DFFE): \UI_inst.datS [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3304 (SB_DFFE): \UI_inst.datS [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3305 (SB_DFFE): \UI_inst.datS [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3306 (SB_DFFE): \UI_inst.datS [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3308 (SB_DFFE): \UI_inst.datS [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3294 (SB_DFF): \UI_inst.disppos [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3309 (SB_DFFE): \UI_inst.ismagphase = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3311 (SB_DFFE): \UI_inst.state [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3317 (SB_DFF): \UI_inst.count [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3312 (SB_DFFE): \UI_inst.state [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3313 (SB_DFFE): \UI_inst.state [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3316 (SB_DFFE): \UI_inst.count [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3310 (SB_DFFE): \UI_inst.state [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3314 (SB_DFF): \UI_inst.update = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3318 (SB_DFF): \UI_inst.count [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3301 (SB_DFFE): \UI_inst.datS [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3319 (SB_DFF): \UI_inst.count [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3320 (SB_DFF): \UI_inst.count [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3321 (SB_DFF): \UI_inst.count [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3322 (SB_DFF): \UI_inst.count [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3323 (SB_DFF): \UI_inst.count [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3324 (SB_DFF): \UI_inst.count [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3325 (SB_DFF): \UI_inst.count [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3326 (SB_DFF): \UI_inst.count [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3327 (SB_DFF): \UI_inst.count [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3328 (SB_DFF): \UI_inst.count [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3329 (SB_DFF): \UI_inst.count [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3330 (SB_DFF): \UI_inst.count [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3331 (SB_DFF): \UI_inst.count [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3332 (SB_DFF): \UI_inst.count [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3333 (SB_DFF): \UI_inst.count [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3334 (SB_DFF): \UI_inst.count [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3335 (SB_DFF): \UI_inst.count [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3336 (SB_DFF): \UI_inst.count [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3337 (SB_DFF): \UI_inst.count [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3338 (SB_DFF): \UI_inst.count [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3339 (SB_DFFE): \UI_inst.refIO = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3341 (SB_DFFE): \UI_inst.refampl [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3347 (SB_DFFE): \UI_inst.TC [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3343 (SB_DFFE): \UI_inst.reffreq [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3340 (SB_DFFE): \UI_inst.refampl [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3344 (SB_DFFE): \UI_inst.reffreq [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3346 (SB_DFFE): \UI_inst.TC [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3342 (SB_DFFE): \UI_inst.reffreq [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3348 (SB_DFFE): \UI_inst.TC [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3315 (SB_DFF): \UI_inst.count [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3349 (SB_DFFE): \UI_inst.gain [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3350 (SB_DFFE): \UI_inst.gain [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6059 (SB_DFFE): \UI_inst.diplay_number.leadz = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4800 (SB_DFFE): \UI_inst.LCD.pos [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4797 (SB_DFFE): \UI_inst.LCD.pos [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4795 (SB_DFFE): \UI_inst.LCD.pos [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4799 (SB_DFFE): \UI_inst.LCD.pos [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4802 (SB_DFFE): \UI_inst.LCD.pos [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4801 (SB_DFFE): \UI_inst.LCD.pos [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4798 (SB_DFFE): \UI_inst.LCD.pos [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4804 (SB_DFFE): \UI_inst.LCD.pos [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3345 (SB_DFFE): \UI_inst.TC [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4805 (SB_DFFE): \UI_inst.LCD.pos [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4806 (SB_DFFE): \UI_inst.LCD.pos [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4807 (SB_DFFE): \UI_inst.LCD.pos [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4808 (SB_DFFE): \UI_inst.LCD.pos [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4809 (SB_DFFE): \UI_inst.LCD.pos [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4810 (SB_DFFE): \UI_inst.LCD.pos [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4812 (SB_DFFE): \UI_inst.LCD.pos [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4818 (SB_DFFE): \UI_inst.LCD.pos [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4813 (SB_DFFE): \UI_inst.LCD.pos [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4814 (SB_DFFE): \UI_inst.LCD.pos [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4815 (SB_DFFE): \UI_inst.LCD.pos [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4816 (SB_DFFE): \UI_inst.LCD.pos [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4817 (SB_DFFE): \UI_inst.LCD.pos [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4811 (SB_DFFE): \UI_inst.LCD.pos [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4819 (SB_DFFE): \UI_inst.LCD.pos [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4820 (SB_DFFE): \UI_inst.LCD.pos [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4826 (SB_DFFE): \UI_inst.LCD.pos [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4822 (SB_DFFE): \UI_inst.LCD.pos [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4823 (SB_DFFE): \UI_inst.LCD.pos [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4824 (SB_DFFE): \UI_inst.LCD.pos [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4825 (SB_DFFE): \UI_inst.LCD.pos [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2868 (SB_DFFE): \UI_inst.cnt3 [0] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4827 (SB_DFFR): \UI_inst.LCD.main_delay_load = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4850 (SB_DFFE): \UI_inst.LCD.SF_D1 [1] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4856 (SB_DFFER): \UI_inst.LCD.display_state [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4851 (SB_DFFE): \UI_inst.LCD.SF_D1 [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4852 (SB_DFFE): \UI_inst.LCD.SF_D1 [3] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4854 (SB_DFFER): \UI_inst.LCD.display_state [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4868 (SB_DFFE): \UI_inst.LCD.tx_delay_value [1] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4853 (SB_DFFER): \UI_inst.LCD.display_state [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4874 (SB_DFFE): \UI_inst.LCD.tx_delay_value [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4869 (SB_DFFE): \UI_inst.LCD.tx_delay_value [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4870 (SB_DFFE): \UI_inst.LCD.tx_delay_value [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4871 (SB_DFFE): \UI_inst.LCD.tx_delay_value [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4872 (SB_DFFE): \UI_inst.LCD.tx_delay_value [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4873 (SB_DFFE): \UI_inst.LCD.tx_delay_value [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4875 (SB_DFFE): \UI_inst.LCD.tx_delay_value [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4866 (SB_DFFE): \UI_inst.LCD.tx_delay_load = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4876 (SB_DFFE): \UI_inst.LCD.tx_delay_value [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4877 (SB_DFFE): \UI_inst.LCD.tx_delay_value [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4878 (SB_DFFE): \UI_inst.LCD.tx_delay_value [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4879 (SB_DFFE): \UI_inst.LCD.tx_delay_value [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4880 (SB_DFFE): \UI_inst.LCD.tx_delay_value [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4881 (SB_DFFE): \UI_inst.LCD.tx_delay_value [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4882 (SB_DFFE): \UI_inst.LCD.tx_delay_value [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4883 (SB_DFFE): \UI_inst.LCD.tx_delay_value [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4884 (SB_DFFE): \UI_inst.LCD.tx_delay_value [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4885 (SB_DFFE): \UI_inst.LCD.tx_delay_value [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4886 (SB_DFFE): \UI_inst.LCD.tx_delay_value [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4889 (SB_DFFE): \UI_inst.LCD.SF_D0 [1] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4894 (SB_DFFES): \UI_inst.LCD.tx_state [1] = 1
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4895 (SB_DFFES): \UI_inst.LCD.tx_state [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4890 (SB_DFFE): \UI_inst.LCD.SF_D0 [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4891 (SB_DFFE): \UI_inst.LCD.SF_D0 [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4887 (SB_DFFE): \UI_inst.LCD.LCD_E0 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4888 (SB_DFFE): \UI_inst.LCD.SF_D0 [0] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4893 (SB_DFFER): \UI_inst.LCD.tx_state [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2871 (SB_DFFE): \UI_inst.cnt3 [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6093 (SB_DFFE): \UI_inst.diplay_number.difference [32] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6094 (SB_DFFE): \UI_inst.diplay_number.dec [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6095 (SB_DFFE): \UI_inst.diplay_number.dec [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6096 (SB_DFFE): \UI_inst.diplay_number.dec [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6102 (SB_DFFE): \UI_inst.diplay_number.pos [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6097 (SB_DFFE): \UI_inst.diplay_number.dec [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6099 (SB_DFFE): \UI_inst.diplay_number.pos [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6100 (SB_DFFE): \UI_inst.diplay_number.pos [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6060 (SB_DFFE): \UI_inst.diplay_number.holdoff = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6101 (SB_DFFE): \UI_inst.diplay_number.pos [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6111 (SB_DFFE): \UI_inst.diplay_number.summand [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6104 (SB_DFF): \UI_inst.diplay_number.lastupdate = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6103 (SB_DFF): \UI_inst.diplay_number.updating = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6106 (SB_DFFE): \UI_inst.diplay_number.summand [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6107 (SB_DFFE): \UI_inst.diplay_number.summand [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6108 (SB_DFFE): \UI_inst.diplay_number.summand [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6109 (SB_DFFE): \UI_inst.diplay_number.summand [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6098 (SB_DFFE): \UI_inst.diplay_number.pos [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6110 (SB_DFFE): \UI_inst.diplay_number.summand [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6112 (SB_DFFE): \UI_inst.diplay_number.summand [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6113 (SB_DFFE): \UI_inst.diplay_number.summand [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6114 (SB_DFFE): \UI_inst.diplay_number.summand [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6115 (SB_DFFE): \UI_inst.diplay_number.summand [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6116 (SB_DFFE): \UI_inst.diplay_number.summand [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6117 (SB_DFFE): \UI_inst.diplay_number.summand [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6118 (SB_DFFE): \UI_inst.diplay_number.summand [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6119 (SB_DFFE): \UI_inst.diplay_number.summand [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6120 (SB_DFFE): \UI_inst.diplay_number.summand [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6121 (SB_DFFE): \UI_inst.diplay_number.summand [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6122 (SB_DFFE): \UI_inst.diplay_number.summand [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6123 (SB_DFFE): \UI_inst.diplay_number.summand [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6124 (SB_DFFE): \UI_inst.diplay_number.summand [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6125 (SB_DFFE): \UI_inst.diplay_number.summand [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6126 (SB_DFFE): \UI_inst.diplay_number.summand [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6127 (SB_DFFE): \UI_inst.diplay_number.summand [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6128 (SB_DFFE): \UI_inst.diplay_number.summand [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6129 (SB_DFFE): \UI_inst.diplay_number.summand [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6130 (SB_DFFE): \UI_inst.diplay_number.summand [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6131 (SB_DFFE): \UI_inst.diplay_number.summand [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6132 (SB_DFFE): \UI_inst.diplay_number.summand [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6133 (SB_DFFE): \UI_inst.diplay_number.summand [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6134 (SB_DFFE): \UI_inst.diplay_number.summand [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6135 (SB_DFFE): \UI_inst.diplay_number.summand [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6136 (SB_DFFE): \UI_inst.diplay_number.summand [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6137 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6138 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6139 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6140 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6141 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6142 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6143 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6105 (SB_DFFE): \UI_inst.diplay_number.summand [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6144 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6146 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6147 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6148 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6149 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6150 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6151 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6152 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6153 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6154 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6155 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6156 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6157 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6158 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6159 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6160 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6161 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6162 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6163 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6164 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6165 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6166 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6167 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6168 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6169 (SB_DFFE): \UI_inst.diplay_number.lastacc [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6170 (SB_DFFE): \UI_inst.diplay_number.lastacc [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6171 (SB_DFFE): \UI_inst.diplay_number.lastacc [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6172 (SB_DFFE): \UI_inst.diplay_number.lastacc [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6173 (SB_DFFE): \UI_inst.diplay_number.lastacc [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6174 (SB_DFFE): \UI_inst.diplay_number.lastacc [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6175 (SB_DFFE): \UI_inst.diplay_number.lastacc [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6145 (SB_DFFE): \UI_inst.diplay_number.secondlastacc [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6176 (SB_DFFE): \UI_inst.diplay_number.lastacc [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6178 (SB_DFFE): \UI_inst.diplay_number.lastacc [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6179 (SB_DFFE): \UI_inst.diplay_number.lastacc [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6180 (SB_DFFE): \UI_inst.diplay_number.lastacc [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6181 (SB_DFFE): \UI_inst.diplay_number.lastacc [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6182 (SB_DFFE): \UI_inst.diplay_number.lastacc [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6183 (SB_DFFE): \UI_inst.diplay_number.lastacc [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6184 (SB_DFFE): \UI_inst.diplay_number.lastacc [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6185 (SB_DFFE): \UI_inst.diplay_number.lastacc [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6186 (SB_DFFE): \UI_inst.diplay_number.lastacc [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6187 (SB_DFFE): \UI_inst.diplay_number.lastacc [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6188 (SB_DFFE): \UI_inst.diplay_number.lastacc [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6189 (SB_DFFE): \UI_inst.diplay_number.lastacc [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6190 (SB_DFFE): \UI_inst.diplay_number.lastacc [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6191 (SB_DFFE): \UI_inst.diplay_number.lastacc [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6192 (SB_DFFE): \UI_inst.diplay_number.lastacc [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6193 (SB_DFFE): \UI_inst.diplay_number.lastacc [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6194 (SB_DFFE): \UI_inst.diplay_number.lastacc [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6195 (SB_DFFE): \UI_inst.diplay_number.lastacc [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6196 (SB_DFFE): \UI_inst.diplay_number.lastacc [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6197 (SB_DFFE): \UI_inst.diplay_number.lastacc [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6198 (SB_DFFE): \UI_inst.diplay_number.lastacc [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6199 (SB_DFFE): \UI_inst.diplay_number.lastacc [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6200 (SB_DFFE): \UI_inst.diplay_number.lastacc [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6201 (SB_DFFE): \UI_inst.diplay_number.rest [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6202 (SB_DFFE): \UI_inst.diplay_number.rest [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6203 (SB_DFFE): \UI_inst.diplay_number.rest [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6204 (SB_DFFE): \UI_inst.diplay_number.rest [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6205 (SB_DFFE): \UI_inst.diplay_number.rest [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6206 (SB_DFFE): \UI_inst.diplay_number.rest [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6207 (SB_DFFE): \UI_inst.diplay_number.rest [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6177 (SB_DFFE): \UI_inst.diplay_number.lastacc [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6208 (SB_DFFE): \UI_inst.diplay_number.rest [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6210 (SB_DFFE): \UI_inst.diplay_number.rest [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6211 (SB_DFFE): \UI_inst.diplay_number.rest [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6212 (SB_DFFE): \UI_inst.diplay_number.rest [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6213 (SB_DFFE): \UI_inst.diplay_number.rest [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6214 (SB_DFFE): \UI_inst.diplay_number.rest [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6215 (SB_DFFE): \UI_inst.diplay_number.rest [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6216 (SB_DFFE): \UI_inst.diplay_number.rest [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6217 (SB_DFFE): \UI_inst.diplay_number.rest [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6218 (SB_DFFE): \UI_inst.diplay_number.rest [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6219 (SB_DFFE): \UI_inst.diplay_number.rest [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6220 (SB_DFFE): \UI_inst.diplay_number.rest [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6221 (SB_DFFE): \UI_inst.diplay_number.rest [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6222 (SB_DFFE): \UI_inst.diplay_number.rest [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6223 (SB_DFFE): \UI_inst.diplay_number.rest [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6224 (SB_DFFE): \UI_inst.diplay_number.rest [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6225 (SB_DFFE): \UI_inst.diplay_number.rest [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6226 (SB_DFFE): \UI_inst.diplay_number.rest [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6227 (SB_DFFE): \UI_inst.diplay_number.rest [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6228 (SB_DFFE): \UI_inst.diplay_number.rest [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6229 (SB_DFFE): \UI_inst.diplay_number.rest [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6230 (SB_DFFE): \UI_inst.diplay_number.rest [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6231 (SB_DFFE): \UI_inst.diplay_number.rest [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6232 (SB_DFFE): \UI_inst.diplay_number.rest [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6233 (SB_DFFE): \UI_inst.diplay_number.acc [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6234 (SB_DFFE): \UI_inst.diplay_number.acc [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6235 (SB_DFFE): \UI_inst.diplay_number.acc [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6236 (SB_DFFE): \UI_inst.diplay_number.acc [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6237 (SB_DFFE): \UI_inst.diplay_number.acc [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6238 (SB_DFFE): \UI_inst.diplay_number.acc [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6239 (SB_DFFE): \UI_inst.diplay_number.acc [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6209 (SB_DFFE): \UI_inst.diplay_number.rest [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6240 (SB_DFFE): \UI_inst.diplay_number.acc [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6242 (SB_DFFE): \UI_inst.diplay_number.acc [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6243 (SB_DFFE): \UI_inst.diplay_number.acc [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6244 (SB_DFFE): \UI_inst.diplay_number.acc [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6245 (SB_DFFE): \UI_inst.diplay_number.acc [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6246 (SB_DFFE): \UI_inst.diplay_number.acc [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6247 (SB_DFFE): \UI_inst.diplay_number.acc [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6248 (SB_DFFE): \UI_inst.diplay_number.acc [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6249 (SB_DFFE): \UI_inst.diplay_number.acc [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6250 (SB_DFFE): \UI_inst.diplay_number.acc [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6251 (SB_DFFE): \UI_inst.diplay_number.acc [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6252 (SB_DFFE): \UI_inst.diplay_number.acc [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6253 (SB_DFFE): \UI_inst.diplay_number.acc [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6254 (SB_DFFE): \UI_inst.diplay_number.acc [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6255 (SB_DFFE): \UI_inst.diplay_number.acc [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6256 (SB_DFFE): \UI_inst.diplay_number.acc [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6257 (SB_DFFE): \UI_inst.diplay_number.acc [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6258 (SB_DFFE): \UI_inst.diplay_number.acc [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6259 (SB_DFFE): \UI_inst.diplay_number.acc [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6260 (SB_DFFE): \UI_inst.diplay_number.acc [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6261 (SB_DFFE): \UI_inst.diplay_number.acc [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6262 (SB_DFFE): \UI_inst.diplay_number.acc [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6263 (SB_DFFE): \UI_inst.diplay_number.acc [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6264 (SB_DFFE): \UI_inst.diplay_number.acc [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6265 (SB_DFFE): \UI_inst.diplay_number.acc [32] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6274 (SB_DFFE): \UI_inst.diplay_number.dat [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6266 (SB_DFFE): \UI_inst.diplay_number.we = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6268 (SB_DFFE): \UI_inst.diplay_number.dat [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6269 (SB_DFFE): \UI_inst.diplay_number.dat [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6270 (SB_DFFE): \UI_inst.diplay_number.dat [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6271 (SB_DFFE): \UI_inst.diplay_number.dat [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6272 (SB_DFFE): \UI_inst.diplay_number.dat [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6241 (SB_DFFE): \UI_inst.diplay_number.acc [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6273 (SB_DFFE): \UI_inst.diplay_number.dat [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6267 (SB_DFFE): \UI_inst.diplay_number.dat [0] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4829 (SB_DFFR): \UI_inst.LCD.main_delay_value [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2903 (SB_DFFE): \rst = 1
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4832 (SB_DFFR): \UI_inst.LCD.main_delay_value [4] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4833 (SB_DFFR): \UI_inst.LCD.main_delay_value [5] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4834 (SB_DFFR): \UI_inst.LCD.main_delay_value [6] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4836 (SB_DFFR): \UI_inst.LCD.main_delay_value [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4803 (SB_DFFE): \UI_inst.LCD.pos [8] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4837 (SB_DFFR): \UI_inst.LCD.main_delay_value [9] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4838 (SB_DFFR): \UI_inst.LCD.main_delay_value [10] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4840 (SB_DFFR): \UI_inst.LCD.main_delay_value [12] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4842 (SB_DFFR): \UI_inst.LCD.main_delay_value [14] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4844 (SB_DFFR): \UI_inst.LCD.main_delay_value [16] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4845 (SB_DFFR): \UI_inst.LCD.main_delay_value [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4848 (SB_DFFE): \UI_inst.LCD.LCD_E1 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4849 (SB_DFFE): \UI_inst.LCD.SF_D1 [0] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4855 (SB_DFFER): \UI_inst.LCD.display_state [2] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4857 (SB_DFFER): \UI_inst.LCD.display_state [4] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4835 (SB_DFFR): \UI_inst.LCD.main_delay_value [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4892 (SB_DFFE): \UI_inst.LCD.tx_done = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2910 (SB_DFF): \cnt [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4867 (SB_DFFE): \UI_inst.LCD.tx_delay_value [0] = 0

15.38. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in top.
  Merging $auto$simplemap.cc:277:simplemap_mux$3499 (A=$auto$wreduce.cc:455:run$2626 [4], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2872 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3552 (A=$techmap\UI_inst.$procmux$2403_Y, B=1'1, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$3213 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3500 (A=$auto$wreduce.cc:455:run$2626 [5], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2873 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3501 (A=$auto$wreduce.cc:455:run$2626 [6], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2874 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3506 (A=$auto$wreduce.cc:455:run$2626 [11], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2879 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3507 (A=$auto$wreduce.cc:455:run$2626 [12], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2880 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3508 (A=$auto$wreduce.cc:455:run$2626 [13], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2881 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3502 (A=$auto$wreduce.cc:455:run$2626 [7], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2875 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3503 (A=$auto$wreduce.cc:455:run$2626 [8], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2876 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3504 (A=$auto$wreduce.cc:455:run$2626 [9], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2877 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3505 (A=$auto$wreduce.cc:455:run$2626 [10], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2878 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3513 (A=$auto$wreduce.cc:455:run$2626 [18], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2886 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3509 (A=$auto$wreduce.cc:455:run$2626 [14], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2882 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3510 (A=$auto$wreduce.cc:455:run$2626 [15], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2883 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3511 (A=$auto$wreduce.cc:455:run$2626 [16], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2884 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3512 (A=$auto$wreduce.cc:455:run$2626 [17], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2885 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3514 (A=$auto$wreduce.cc:455:run$2626 [19], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2887 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3515 (A=$auto$wreduce.cc:455:run$2626 [20], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2888 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3516 (A=$auto$wreduce.cc:455:run$2626 [21], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2889 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3517 (A=$auto$wreduce.cc:455:run$2626 [22], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2890 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3518 (A=$auto$wreduce.cc:455:run$2626 [23], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2891 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3496 (A=$auto$simplemap.cc:309:simplemap_lut$14692 [1], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2869 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3497 (A=$auto$wreduce.cc:455:run$2626 [2], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2870 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3448 (A=$auto$simplemap.cc:309:simplemap_lut$14825 [1], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$3218 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3451 (A=$techmap\UI_inst.$add$UI/UI.v:98$42_Y [4], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$3221 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3549 (A=$techmap\UI_inst.$procmux$2409_Y, B=1'1, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$3214 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3546 (A=$techmap\UI_inst.$procmux$2415_Y, B=1'1, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$3215 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3543 (A=$techmap\UI_inst.$procmux$2421_Y, B=1'1, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$3216 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3449 (A=$techmap\UI_inst.$add$UI/UI.v:98$42_Y [2], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$3219 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3450 (A=$techmap\UI_inst.$add$UI/UI.v:98$42_Y [3], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$3220 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3452 (A=$techmap\UI_inst.$add$UI/UI.v:98$42_Y [5], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$3222 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3453 (A=$techmap\UI_inst.$add$UI/UI.v:98$42_Y [6], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$3223 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3454 (A=$techmap\UI_inst.$add$UI/UI.v:98$42_Y [7], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$3224 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3455 (A=$techmap\UI_inst.$add$UI/UI.v:98$42_Y [8], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$3225 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3456 (A=$techmap\UI_inst.$add$UI/UI.v:98$42_Y [9], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$3226 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3457 (A=$techmap\UI_inst.$add$UI/UI.v:98$42_Y [10], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$3227 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3458 (A=$techmap\UI_inst.$add$UI/UI.v:98$42_Y [11], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$3228 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3459 (A=$techmap\UI_inst.$add$UI/UI.v:98$42_Y [12], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$3229 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3460 (A=$techmap\UI_inst.$add$UI/UI.v:98$42_Y [13], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$3230 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3461 (A=$techmap\UI_inst.$add$UI/UI.v:98$42_Y [14], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$3231 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3462 (A=$techmap\UI_inst.$add$UI/UI.v:98$42_Y [15], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$3232 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3463 (A=$techmap\UI_inst.$add$UI/UI.v:98$42_Y [16], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$3233 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3464 (A=$techmap\UI_inst.$add$UI/UI.v:98$42_Y [17], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$3234 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3465 (A=$techmap\UI_inst.$add$UI/UI.v:98$42_Y [18], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$3235 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3466 (A=$techmap\UI_inst.$add$UI/UI.v:98$42_Y [19], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$3236 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3467 (A=$techmap\UI_inst.$add$UI/UI.v:98$42_Y [20], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$3237 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3468 (A=$techmap\UI_inst.$add$UI/UI.v:98$42_Y [21], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$3238 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3469 (A=$techmap\UI_inst.$add$UI/UI.v:98$42_Y [22], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$3239 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3470 (A=$techmap\UI_inst.$add$UI/UI.v:98$42_Y [23], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$3240 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3399 (A=$techmap\UI_inst.$add$UI/UI.v:88$38_Y [0], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$3241 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3400 (A=$auto$simplemap.cc:309:simplemap_lut$14806 [1], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$3242 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3401 (A=$techmap\UI_inst.$add$UI/UI.v:88$38_Y [2], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$3243 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3402 (A=$techmap\UI_inst.$add$UI/UI.v:88$38_Y [3], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$3244 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3403 (A=$techmap\UI_inst.$add$UI/UI.v:88$38_Y [4], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$3245 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3404 (A=$techmap\UI_inst.$add$UI/UI.v:88$38_Y [5], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$3246 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3405 (A=$techmap\UI_inst.$add$UI/UI.v:88$38_Y [6], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$3247 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3406 (A=$techmap\UI_inst.$add$UI/UI.v:88$38_Y [7], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$3248 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3408 (A=$techmap\UI_inst.$add$UI/UI.v:88$38_Y [9], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$3250 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3447 (A=$techmap\UI_inst.$add$UI/UI.v:98$42_Y [0], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [2]) into $auto$simplemap.cc:420:simplemap_dff$3217 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3409 (A=$techmap\UI_inst.$add$UI/UI.v:88$38_Y [10], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$3251 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3410 (A=$techmap\UI_inst.$add$UI/UI.v:88$38_Y [11], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$3252 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3411 (A=$techmap\UI_inst.$add$UI/UI.v:88$38_Y [12], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$3253 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3412 (A=$techmap\UI_inst.$add$UI/UI.v:88$38_Y [13], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$3254 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3413 (A=$techmap\UI_inst.$add$UI/UI.v:88$38_Y [14], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$3255 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3414 (A=$techmap\UI_inst.$add$UI/UI.v:88$38_Y [15], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$3256 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3415 (A=$techmap\UI_inst.$add$UI/UI.v:88$38_Y [16], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$3257 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3416 (A=$techmap\UI_inst.$add$UI/UI.v:88$38_Y [17], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$3258 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3417 (A=$techmap\UI_inst.$add$UI/UI.v:88$38_Y [18], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$3259 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3418 (A=$techmap\UI_inst.$add$UI/UI.v:88$38_Y [19], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$3260 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3419 (A=$techmap\UI_inst.$add$UI/UI.v:88$38_Y [20], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$3261 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3420 (A=$techmap\UI_inst.$add$UI/UI.v:88$38_Y [21], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$3262 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3421 (A=$techmap\UI_inst.$add$UI/UI.v:88$38_Y [22], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$3263 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3422 (A=$techmap\UI_inst.$add$UI/UI.v:88$38_Y [23], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$3264 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3351 (A=$auto$wreduce.cc:455:run$2628 [0], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$3265 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3352 (A=$auto$simplemap.cc:309:simplemap_lut$14787 [1], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$3266 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3353 (A=$auto$wreduce.cc:455:run$2628 [2], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$3267 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3354 (A=$auto$wreduce.cc:455:run$2628 [3], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$3268 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3355 (A=$auto$wreduce.cc:455:run$2628 [4], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$3269 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3356 (A=$auto$wreduce.cc:455:run$2628 [5], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$3270 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3357 (A=$auto$wreduce.cc:455:run$2628 [6], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$3271 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3358 (A=$auto$wreduce.cc:455:run$2628 [7], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$3272 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3360 (A=$auto$wreduce.cc:455:run$2628 [9], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$3274 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3407 (A=$techmap\UI_inst.$add$UI/UI.v:88$38_Y [8], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [1]) into $auto$simplemap.cc:420:simplemap_dff$3249 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3361 (A=$auto$wreduce.cc:455:run$2628 [10], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$3275 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3362 (A=$auto$wreduce.cc:455:run$2628 [11], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$3276 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3363 (A=$auto$wreduce.cc:455:run$2628 [12], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$3277 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3364 (A=$auto$wreduce.cc:455:run$2628 [13], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$3278 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3365 (A=$auto$wreduce.cc:455:run$2628 [14], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$3279 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3366 (A=$auto$wreduce.cc:455:run$2628 [15], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$3280 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3367 (A=$auto$wreduce.cc:455:run$2628 [16], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$3281 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3368 (A=$auto$wreduce.cc:455:run$2628 [17], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$3282 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3369 (A=$auto$wreduce.cc:455:run$2628 [18], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$3283 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3370 (A=$auto$wreduce.cc:455:run$2628 [19], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$3284 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3371 (A=$auto$wreduce.cc:455:run$2628 [20], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$3285 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3372 (A=$auto$wreduce.cc:455:run$2628 [21], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$3286 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3373 (A=$auto$wreduce.cc:455:run$2628 [22], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$3287 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3374 (A=$auto$wreduce.cc:455:run$2628 [23], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$3288 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3359 (A=$auto$wreduce.cc:455:run$2628 [8], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [0]) into $auto$simplemap.cc:420:simplemap_dff$3273 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10376 (A=1'0, B=$techmap$techmap\UI_inst.$procmux$2142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$4318_Y, S=$techmap$techmap\UI_inst.$procmux$2142.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$4314_Y) into $auto$simplemap.cc:420:simplemap_dff$3299 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3495 (A=$auto$wreduce.cc:455:run$2626 [0], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2868 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3498 (A=$auto$wreduce.cc:455:run$2626 [3], B=1'0, S=$techmap\UI_inst.$0\BP[3:0] [3]) into $auto$simplemap.cc:420:simplemap_dff$2871 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14607 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$14507, S=$techmap$techmap\UI_inst.diplay_number.$procmux$1201.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7873_Y) into $auto$simplemap.cc:420:simplemap_dff$6201 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14608 (A=1'0, B=$techmap$techmap\UI_inst.diplay_number.$procmux$1201.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7879_Y, S=$techmap$techmap\UI_inst.diplay_number.$procmux$1201.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7873_Y) into $auto$simplemap.cc:420:simplemap_dff$6202 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14609 (A=1'0, B=$techmap$techmap\UI_inst.diplay_number.$procmux$1201.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7880_Y, S=$techmap$techmap\UI_inst.diplay_number.$procmux$1201.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7873_Y) into $auto$simplemap.cc:420:simplemap_dff$6203 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14610 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$14495, S=$techmap$techmap\UI_inst.diplay_number.$procmux$1201.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7873_Y) into $auto$simplemap.cc:420:simplemap_dff$6204 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14611 (A=1'0, B=$techmap$techmap\UI_inst.diplay_number.$procmux$1201.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7882_Y, S=$techmap$techmap\UI_inst.diplay_number.$procmux$1201.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7873_Y) into $auto$simplemap.cc:420:simplemap_dff$6205 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14612 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$14487, S=$techmap$techmap\UI_inst.diplay_number.$procmux$1201.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7873_Y) into $auto$simplemap.cc:420:simplemap_dff$6206 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14613 (A=1'0, B=$techmap$techmap\UI_inst.diplay_number.$procmux$1201.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7884_Y, S=$techmap$techmap\UI_inst.diplay_number.$procmux$1201.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7873_Y) into $auto$simplemap.cc:420:simplemap_dff$6207 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14614 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$14479, S=$techmap$techmap\UI_inst.diplay_number.$procmux$1201.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7873_Y) into $auto$simplemap.cc:420:simplemap_dff$6208 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14616 (A=1'0, B=$techmap$techmap\UI_inst.diplay_number.$procmux$1201.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$7887_Y, S=$techmap$techmap\UI_inst.diplay_number.$procmux$1201.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7873_Y) into $auto$simplemap.cc:420:simplemap_dff$6210 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14633 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$14403, S=$techmap$techmap\UI_inst.diplay_number.$procmux$1201.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7873_Y) into $auto$simplemap.cc:420:simplemap_dff$6227 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14634 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$14399, S=$techmap$techmap\UI_inst.diplay_number.$procmux$1201.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7873_Y) into $auto$simplemap.cc:420:simplemap_dff$6228 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14635 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$14395, S=$techmap$techmap\UI_inst.diplay_number.$procmux$1201.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7873_Y) into $auto$simplemap.cc:420:simplemap_dff$6229 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14636 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$14391, S=$techmap$techmap\UI_inst.diplay_number.$procmux$1201.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7873_Y) into $auto$simplemap.cc:420:simplemap_dff$6230 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14637 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$14387, S=$techmap$techmap\UI_inst.diplay_number.$procmux$1201.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7873_Y) into $auto$simplemap.cc:420:simplemap_dff$6231 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14638 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$14383, S=$techmap$techmap\UI_inst.diplay_number.$procmux$1201.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7873_Y) into $auto$simplemap.cc:420:simplemap_dff$6232 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14615 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$14475, S=$techmap$techmap\UI_inst.diplay_number.$procmux$1201.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$7873_Y) into $auto$simplemap.cc:420:simplemap_dff$6209 (SB_DFFE).

15.39. Executing ICE40_OPT pass (performing simple optimizations).

15.39.1. Running ICE40 specific optimizations.

15.39.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~239 debug messages>

15.39.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~807 debug messages>
Removed a total of 269 cells.

15.39.4. Executing OPT_RMDFF pass (remove dff with constant values).

15.39.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 117 unused cells and 3114 unused wires.
<suppressed ~118 debug messages>

15.39.6. Rerunning OPT passes. (Removed registers in this run.)

15.39.7. Running ICE40 specific optimizations.

15.39.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

15.39.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

15.39.10. Executing OPT_RMDFF pass (remove dff with constant values).

15.39.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

15.39.12. Finished OPT passes. (There is nothing left to do.)

15.40. Executing TECHMAP pass (map to technology primitives).

15.40.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

15.40.2. Continuing TECHMAP pass.
No more expansions possible.

15.41. Executing ABC pass (technology mapping using ABC).

15.41.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 4261 gates and 4901 wires to a netlist network with 638 inputs and 432 outputs.

15.41.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =     604.
ABC: Participating nodes from both networks       =    1441.
ABC: Participating nodes from the first network   =     610. (  67.55 % of nodes)
ABC: Participating nodes from the second network  =     831. (  92.03 % of nodes)
ABC: Node pairs (any polarity)                    =     610. (  67.55 % of names can be moved)
ABC: Node pairs (same polarity)                   =     535. (  59.25 % of names can be moved)
ABC: Total runtime =     0.09 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

15.41.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     1802
ABC RESULTS:        internal signals:     3831
ABC RESULTS:           input signals:      638
ABC RESULTS:          output signals:      432
Removing temp directory.
Removed 0 unused cells and 2093 unused wires.

15.42. Executing TECHMAP pass (map to technology primitives).

15.42.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

15.42.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111101000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010111000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111101000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111100010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100001110101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110001111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101111100001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011110001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101001111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000001110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000011111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111100001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001011111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110011001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010101011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001111111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110101111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111111111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101011111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101011000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001010101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111110000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011011111000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000011110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111011100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110011111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010111000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111101110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111111101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001111110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000000010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001101001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100110011 for cells of type $lut.
No more expansions possible.
<suppressed ~2677 debug messages>
Removed 0 unused cells and 1790 unused wires.

15.43. Executing HIERARCHY pass (managing design hierarchy).

15.43.1. Analyzing design hierarchy..
Top module:  \top

15.43.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

15.44. Printing statistics.

=== top ===

   Number of wires:               1148
   Number of wire bits:           2471
   Number of public wires:         109
   Number of public wire bits:     896
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1964
     SB_CARRY                      296
     SB_DFF                         81
     SB_DFFE                       267
     SB_DFFER                        8
     SB_DFFESR                     112
     SB_DFFR                        14
     SB_DFFSR                        1
     SB_DFFSS                        4
     SB_LUT4                      1179
     SB_PLL40_CORE                   1
     SB_RAM40_4K                     1

15.45. Executing CHECK pass (checking for obvious problems).
checking module top..
found and reported 0 problems.

15.46. Executing JSON backend.

Warnings: 24 unique messages, 24 total
End of script. Logfile hash: 8741184172
CPU: user 5.37s system 0.10s, MEM: 79.67 MB total, 47.39 MB resident
Yosys 0.9 (git sha1 4c89a4e6, clang 6.0.0-1ubuntu2 -fPIC -Os)
Time spent: 20% 21x opt_expr (1 sec), 18% 22x opt_clean (1 sec), ...
