

================================================================
== Vitis HLS Report for 'lab6_z1'
================================================================
* Date:           Wed Nov 29 19:20:13 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab6_z1
* Solution:       sol4 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   |  10.00 ns|  4.417 ns|     1.00 ns|
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  70.000 ns|  70.000 ns|    8|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Mult    |        5|        5|         5|          1|          1|     2|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.55>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 9 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %a"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %b"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %c, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %c"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.61ns)   --->   "%store_ln4 = store i6 0, i6 %i" [./source/lab6_z1.cpp:4]   --->   Operation 16 'store' 'store_ln4' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln4 = br void" [./source/lab6_z1.cpp:4]   --->   Operation 17 'br' 'br_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_1 = load i6 %i" [./source/lab6_z1.cpp:5]   --->   Operation 18 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %i_1, i32 5" [./source/lab6_z1.cpp:4]   --->   Operation 19 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln4 = br i1 %tmp, void %.split, void" [./source/lab6_z1.cpp:4]   --->   Operation 21 'br' 'br_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %i_1, i32 4" [./source/lab6_z1.cpp:5]   --->   Operation 22 'bitselect' 'tmp_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i1 %tmp_1" [./source/lab6_z1.cpp:5]   --->   Operation 23 'zext' 'zext_ln5' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i256 %b, i64 0, i64 %zext_ln5" [./source/lab6_z1.cpp:5]   --->   Operation 24 'getelementptr' 'b_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (2.26ns)   --->   "%b_load = load i1 %b_addr" [./source/lab6_z1.cpp:5]   --->   Operation 25 'load' 'b_load' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i256 %c, i64 0, i64 %zext_ln5" [./source/lab6_z1.cpp:5]   --->   Operation 26 'getelementptr' 'c_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (2.26ns)   --->   "%c_load = load i1 %c_addr" [./source/lab6_z1.cpp:5]   --->   Operation 27 'load' 'c_load' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_1 : Operation 28 [1/1] (1.94ns)   --->   "%add_ln4 = add i6 %i_1, i6 16" [./source/lab6_z1.cpp:4]   --->   Operation 28 'add' 'add_ln4' <Predicate = (!tmp)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.61ns)   --->   "%store_ln4 = store i6 %add_ln4, i6 %i" [./source/lab6_z1.cpp:4]   --->   Operation 29 'store' 'store_ln4' <Predicate = (!tmp)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 4.41>
ST_2 : Operation 30 [1/2] (2.26ns)   --->   "%b_load = load i1 %b_addr" [./source/lab6_z1.cpp:5]   --->   Operation 30 'load' 'b_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln5 = trunc i256 %b_load" [./source/lab6_z1.cpp:5]   --->   Operation 31 'trunc' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/2] (2.26ns)   --->   "%c_load = load i1 %c_addr" [./source/lab6_z1.cpp:5]   --->   Operation 32 'load' 'c_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln5_1 = trunc i256 %c_load" [./source/lab6_z1.cpp:5]   --->   Operation 33 'trunc' 'trunc_ln5_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5 = mul i16 %trunc_ln5_1, i16 %trunc_ln5" [./source/lab6_z1.cpp:5]   --->   Operation 34 'mul' 'mul_ln5' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %b_load, i32 16, i32 31" [./source/lab6_z1.cpp:5]   --->   Operation 35 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %c_load, i32 16, i32 31" [./source/lab6_z1.cpp:5]   --->   Operation 36 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_1 = mul i16 %tmp_3, i16 %tmp_2" [./source/lab6_z1.cpp:5]   --->   Operation 37 'mul' 'mul_ln5_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %b_load, i32 32, i32 47" [./source/lab6_z1.cpp:5]   --->   Operation 38 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %c_load, i32 32, i32 47" [./source/lab6_z1.cpp:5]   --->   Operation 39 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_2 = mul i16 %tmp_5, i16 %tmp_4" [./source/lab6_z1.cpp:5]   --->   Operation 40 'mul' 'mul_ln5_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %b_load, i32 48, i32 63" [./source/lab6_z1.cpp:5]   --->   Operation 41 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %c_load, i32 48, i32 63" [./source/lab6_z1.cpp:5]   --->   Operation 42 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_3 = mul i16 %tmp_7, i16 %tmp_6" [./source/lab6_z1.cpp:5]   --->   Operation 43 'mul' 'mul_ln5_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %b_load, i32 64, i32 79" [./source/lab6_z1.cpp:5]   --->   Operation 44 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %c_load, i32 64, i32 79" [./source/lab6_z1.cpp:5]   --->   Operation 45 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_4 = mul i16 %tmp_9, i16 %tmp_8" [./source/lab6_z1.cpp:5]   --->   Operation 46 'mul' 'mul_ln5_4' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %b_load, i32 80, i32 95" [./source/lab6_z1.cpp:5]   --->   Operation 47 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %c_load, i32 80, i32 95" [./source/lab6_z1.cpp:5]   --->   Operation 48 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_5 = mul i16 %tmp_10, i16 %tmp_s" [./source/lab6_z1.cpp:5]   --->   Operation 49 'mul' 'mul_ln5_5' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %b_load, i32 96, i32 111" [./source/lab6_z1.cpp:5]   --->   Operation 50 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %c_load, i32 96, i32 111" [./source/lab6_z1.cpp:5]   --->   Operation 51 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_6 = mul i16 %tmp_12, i16 %tmp_11" [./source/lab6_z1.cpp:5]   --->   Operation 52 'mul' 'mul_ln5_6' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %b_load, i32 112, i32 127" [./source/lab6_z1.cpp:5]   --->   Operation 53 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %c_load, i32 112, i32 127" [./source/lab6_z1.cpp:5]   --->   Operation 54 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_7 = mul i16 %tmp_14, i16 %tmp_13" [./source/lab6_z1.cpp:5]   --->   Operation 55 'mul' 'mul_ln5_7' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %b_load, i32 128, i32 143" [./source/lab6_z1.cpp:5]   --->   Operation 56 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %c_load, i32 128, i32 143" [./source/lab6_z1.cpp:5]   --->   Operation 57 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_8 = mul i16 %tmp_16, i16 %tmp_15" [./source/lab6_z1.cpp:5]   --->   Operation 58 'mul' 'mul_ln5_8' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %b_load, i32 144, i32 159" [./source/lab6_z1.cpp:5]   --->   Operation 59 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %c_load, i32 144, i32 159" [./source/lab6_z1.cpp:5]   --->   Operation 60 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_9 = mul i16 %tmp_18, i16 %tmp_17" [./source/lab6_z1.cpp:5]   --->   Operation 61 'mul' 'mul_ln5_9' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %b_load, i32 160, i32 175" [./source/lab6_z1.cpp:5]   --->   Operation 62 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %c_load, i32 160, i32 175" [./source/lab6_z1.cpp:5]   --->   Operation 63 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_10 = mul i16 %tmp_20, i16 %tmp_19" [./source/lab6_z1.cpp:5]   --->   Operation 64 'mul' 'mul_ln5_10' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %b_load, i32 176, i32 191" [./source/lab6_z1.cpp:5]   --->   Operation 65 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %c_load, i32 176, i32 191" [./source/lab6_z1.cpp:5]   --->   Operation 66 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_11 = mul i16 %tmp_22, i16 %tmp_21" [./source/lab6_z1.cpp:5]   --->   Operation 67 'mul' 'mul_ln5_11' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %b_load, i32 192, i32 207" [./source/lab6_z1.cpp:5]   --->   Operation 68 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %c_load, i32 192, i32 207" [./source/lab6_z1.cpp:5]   --->   Operation 69 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_12 = mul i16 %tmp_24, i16 %tmp_23" [./source/lab6_z1.cpp:5]   --->   Operation 70 'mul' 'mul_ln5_12' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %b_load, i32 208, i32 223" [./source/lab6_z1.cpp:5]   --->   Operation 71 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %c_load, i32 208, i32 223" [./source/lab6_z1.cpp:5]   --->   Operation 72 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_13 = mul i16 %tmp_26, i16 %tmp_25" [./source/lab6_z1.cpp:5]   --->   Operation 73 'mul' 'mul_ln5_13' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %b_load, i32 224, i32 239" [./source/lab6_z1.cpp:5]   --->   Operation 74 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %c_load, i32 224, i32 239" [./source/lab6_z1.cpp:5]   --->   Operation 75 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_14 = mul i16 %tmp_28, i16 %tmp_27" [./source/lab6_z1.cpp:5]   --->   Operation 76 'mul' 'mul_ln5_14' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %b_load, i32 240, i32 255" [./source/lab6_z1.cpp:5]   --->   Operation 77 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %c_load, i32 240, i32 255" [./source/lab6_z1.cpp:5]   --->   Operation 78 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_15 = mul i16 %tmp_30, i16 %tmp_29" [./source/lab6_z1.cpp:5]   --->   Operation 79 'mul' 'mul_ln5_15' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 80 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5 = mul i16 %trunc_ln5_1, i16 %trunc_ln5" [./source/lab6_z1.cpp:5]   --->   Operation 80 'mul' 'mul_ln5' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 81 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_1 = mul i16 %tmp_3, i16 %tmp_2" [./source/lab6_z1.cpp:5]   --->   Operation 81 'mul' 'mul_ln5_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 82 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_2 = mul i16 %tmp_5, i16 %tmp_4" [./source/lab6_z1.cpp:5]   --->   Operation 82 'mul' 'mul_ln5_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 83 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_3 = mul i16 %tmp_7, i16 %tmp_6" [./source/lab6_z1.cpp:5]   --->   Operation 83 'mul' 'mul_ln5_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 84 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_4 = mul i16 %tmp_9, i16 %tmp_8" [./source/lab6_z1.cpp:5]   --->   Operation 84 'mul' 'mul_ln5_4' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 85 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_5 = mul i16 %tmp_10, i16 %tmp_s" [./source/lab6_z1.cpp:5]   --->   Operation 85 'mul' 'mul_ln5_5' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 86 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_6 = mul i16 %tmp_12, i16 %tmp_11" [./source/lab6_z1.cpp:5]   --->   Operation 86 'mul' 'mul_ln5_6' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 87 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_7 = mul i16 %tmp_14, i16 %tmp_13" [./source/lab6_z1.cpp:5]   --->   Operation 87 'mul' 'mul_ln5_7' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 88 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_8 = mul i16 %tmp_16, i16 %tmp_15" [./source/lab6_z1.cpp:5]   --->   Operation 88 'mul' 'mul_ln5_8' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 89 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_9 = mul i16 %tmp_18, i16 %tmp_17" [./source/lab6_z1.cpp:5]   --->   Operation 89 'mul' 'mul_ln5_9' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 90 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_10 = mul i16 %tmp_20, i16 %tmp_19" [./source/lab6_z1.cpp:5]   --->   Operation 90 'mul' 'mul_ln5_10' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 91 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_11 = mul i16 %tmp_22, i16 %tmp_21" [./source/lab6_z1.cpp:5]   --->   Operation 91 'mul' 'mul_ln5_11' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 92 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_12 = mul i16 %tmp_24, i16 %tmp_23" [./source/lab6_z1.cpp:5]   --->   Operation 92 'mul' 'mul_ln5_12' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 93 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_13 = mul i16 %tmp_26, i16 %tmp_25" [./source/lab6_z1.cpp:5]   --->   Operation 93 'mul' 'mul_ln5_13' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 94 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_14 = mul i16 %tmp_28, i16 %tmp_27" [./source/lab6_z1.cpp:5]   --->   Operation 94 'mul' 'mul_ln5_14' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 95 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_15 = mul i16 %tmp_30, i16 %tmp_29" [./source/lab6_z1.cpp:5]   --->   Operation 95 'mul' 'mul_ln5_15' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 96 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5 = mul i16 %trunc_ln5_1, i16 %trunc_ln5" [./source/lab6_z1.cpp:5]   --->   Operation 96 'mul' 'mul_ln5' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 97 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_1 = mul i16 %tmp_3, i16 %tmp_2" [./source/lab6_z1.cpp:5]   --->   Operation 97 'mul' 'mul_ln5_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 98 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_2 = mul i16 %tmp_5, i16 %tmp_4" [./source/lab6_z1.cpp:5]   --->   Operation 98 'mul' 'mul_ln5_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 99 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_3 = mul i16 %tmp_7, i16 %tmp_6" [./source/lab6_z1.cpp:5]   --->   Operation 99 'mul' 'mul_ln5_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 100 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_4 = mul i16 %tmp_9, i16 %tmp_8" [./source/lab6_z1.cpp:5]   --->   Operation 100 'mul' 'mul_ln5_4' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 101 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_5 = mul i16 %tmp_10, i16 %tmp_s" [./source/lab6_z1.cpp:5]   --->   Operation 101 'mul' 'mul_ln5_5' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 102 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_6 = mul i16 %tmp_12, i16 %tmp_11" [./source/lab6_z1.cpp:5]   --->   Operation 102 'mul' 'mul_ln5_6' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 103 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_7 = mul i16 %tmp_14, i16 %tmp_13" [./source/lab6_z1.cpp:5]   --->   Operation 103 'mul' 'mul_ln5_7' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 104 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_8 = mul i16 %tmp_16, i16 %tmp_15" [./source/lab6_z1.cpp:5]   --->   Operation 104 'mul' 'mul_ln5_8' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 105 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_9 = mul i16 %tmp_18, i16 %tmp_17" [./source/lab6_z1.cpp:5]   --->   Operation 105 'mul' 'mul_ln5_9' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 106 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_10 = mul i16 %tmp_20, i16 %tmp_19" [./source/lab6_z1.cpp:5]   --->   Operation 106 'mul' 'mul_ln5_10' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 107 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_11 = mul i16 %tmp_22, i16 %tmp_21" [./source/lab6_z1.cpp:5]   --->   Operation 107 'mul' 'mul_ln5_11' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 108 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_12 = mul i16 %tmp_24, i16 %tmp_23" [./source/lab6_z1.cpp:5]   --->   Operation 108 'mul' 'mul_ln5_12' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 109 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_13 = mul i16 %tmp_26, i16 %tmp_25" [./source/lab6_z1.cpp:5]   --->   Operation 109 'mul' 'mul_ln5_13' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 110 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_14 = mul i16 %tmp_28, i16 %tmp_27" [./source/lab6_z1.cpp:5]   --->   Operation 110 'mul' 'mul_ln5_14' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 111 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5_15 = mul i16 %tmp_30, i16 %tmp_29" [./source/lab6_z1.cpp:5]   --->   Operation 111 'mul' 'mul_ln5_15' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%ret_ln7 = ret" [./source/lab6_z1.cpp:7]   --->   Operation 134 'ret' 'ret_ln7' <Predicate = (tmp)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.26>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%specpipeline_ln4 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [./source/lab6_z1.cpp:4]   --->   Operation 112 'specpipeline' 'specpipeline_ln4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./source/lab6_z1.cpp:4]   --->   Operation 113 'specloopname' 'specloopname_ln4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5 = mul i16 %trunc_ln5_1, i16 %trunc_ln5" [./source/lab6_z1.cpp:5]   --->   Operation 114 'mul' 'mul_ln5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 115 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_1 = mul i16 %tmp_3, i16 %tmp_2" [./source/lab6_z1.cpp:5]   --->   Operation 115 'mul' 'mul_ln5_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 116 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_2 = mul i16 %tmp_5, i16 %tmp_4" [./source/lab6_z1.cpp:5]   --->   Operation 116 'mul' 'mul_ln5_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 117 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_3 = mul i16 %tmp_7, i16 %tmp_6" [./source/lab6_z1.cpp:5]   --->   Operation 117 'mul' 'mul_ln5_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 118 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_4 = mul i16 %tmp_9, i16 %tmp_8" [./source/lab6_z1.cpp:5]   --->   Operation 118 'mul' 'mul_ln5_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 119 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_5 = mul i16 %tmp_10, i16 %tmp_s" [./source/lab6_z1.cpp:5]   --->   Operation 119 'mul' 'mul_ln5_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 120 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_6 = mul i16 %tmp_12, i16 %tmp_11" [./source/lab6_z1.cpp:5]   --->   Operation 120 'mul' 'mul_ln5_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 121 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_7 = mul i16 %tmp_14, i16 %tmp_13" [./source/lab6_z1.cpp:5]   --->   Operation 121 'mul' 'mul_ln5_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 122 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_8 = mul i16 %tmp_16, i16 %tmp_15" [./source/lab6_z1.cpp:5]   --->   Operation 122 'mul' 'mul_ln5_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 123 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_9 = mul i16 %tmp_18, i16 %tmp_17" [./source/lab6_z1.cpp:5]   --->   Operation 123 'mul' 'mul_ln5_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 124 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_10 = mul i16 %tmp_20, i16 %tmp_19" [./source/lab6_z1.cpp:5]   --->   Operation 124 'mul' 'mul_ln5_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 125 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_11 = mul i16 %tmp_22, i16 %tmp_21" [./source/lab6_z1.cpp:5]   --->   Operation 125 'mul' 'mul_ln5_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 126 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_12 = mul i16 %tmp_24, i16 %tmp_23" [./source/lab6_z1.cpp:5]   --->   Operation 126 'mul' 'mul_ln5_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 127 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_13 = mul i16 %tmp_26, i16 %tmp_25" [./source/lab6_z1.cpp:5]   --->   Operation 127 'mul' 'mul_ln5_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 128 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_14 = mul i16 %tmp_28, i16 %tmp_27" [./source/lab6_z1.cpp:5]   --->   Operation 128 'mul' 'mul_ln5_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 129 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5_15 = mul i16 %tmp_30, i16 %tmp_29" [./source/lab6_z1.cpp:5]   --->   Operation 129 'mul' 'mul_ln5_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%or_ln5_s = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %mul_ln5_15, i16 %mul_ln5_14, i16 %mul_ln5_13, i16 %mul_ln5_12, i16 %mul_ln5_11, i16 %mul_ln5_10, i16 %mul_ln5_9, i16 %mul_ln5_8, i16 %mul_ln5_7, i16 %mul_ln5_6, i16 %mul_ln5_5, i16 %mul_ln5_4, i16 %mul_ln5_3, i16 %mul_ln5_2, i16 %mul_ln5_1, i16 %mul_ln5" [./source/lab6_z1.cpp:5]   --->   Operation 130 'bitconcatenate' 'or_ln5_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i256 %a, i64 0, i64 %zext_ln5" [./source/lab6_z1.cpp:5]   --->   Operation 131 'getelementptr' 'a_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (2.26ns)   --->   "%store_ln5 = store i256 %or_ln5_s, i1 %a_addr" [./source/lab6_z1.cpp:5]   --->   Operation 132 'store' 'store_ln5' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 133 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 010000]
spectopmodule_ln0 (spectopmodule    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000]
store_ln4         (store            ) [ 000000]
br_ln4            (br               ) [ 000000]
i_1               (load             ) [ 000000]
tmp               (bitselect        ) [ 011110]
empty             (speclooptripcount) [ 000000]
br_ln4            (br               ) [ 000000]
tmp_1             (bitselect        ) [ 000000]
zext_ln5          (zext             ) [ 011111]
b_addr            (getelementptr    ) [ 011000]
c_addr            (getelementptr    ) [ 011000]
add_ln4           (add              ) [ 000000]
store_ln4         (store            ) [ 000000]
b_load            (load             ) [ 000000]
trunc_ln5         (trunc            ) [ 010111]
c_load            (load             ) [ 000000]
trunc_ln5_1       (trunc            ) [ 010111]
tmp_2             (partselect       ) [ 010111]
tmp_3             (partselect       ) [ 010111]
tmp_4             (partselect       ) [ 010111]
tmp_5             (partselect       ) [ 010111]
tmp_6             (partselect       ) [ 010111]
tmp_7             (partselect       ) [ 010111]
tmp_8             (partselect       ) [ 010111]
tmp_9             (partselect       ) [ 010111]
tmp_s             (partselect       ) [ 010111]
tmp_10            (partselect       ) [ 010111]
tmp_11            (partselect       ) [ 010111]
tmp_12            (partselect       ) [ 010111]
tmp_13            (partselect       ) [ 010111]
tmp_14            (partselect       ) [ 010111]
tmp_15            (partselect       ) [ 010111]
tmp_16            (partselect       ) [ 010111]
tmp_17            (partselect       ) [ 010111]
tmp_18            (partselect       ) [ 010111]
tmp_19            (partselect       ) [ 010111]
tmp_20            (partselect       ) [ 010111]
tmp_21            (partselect       ) [ 010111]
tmp_22            (partselect       ) [ 010111]
tmp_23            (partselect       ) [ 010111]
tmp_24            (partselect       ) [ 010111]
tmp_25            (partselect       ) [ 010111]
tmp_26            (partselect       ) [ 010111]
tmp_27            (partselect       ) [ 010111]
tmp_28            (partselect       ) [ 010111]
tmp_29            (partselect       ) [ 010111]
tmp_30            (partselect       ) [ 010111]
specpipeline_ln4  (specpipeline     ) [ 000000]
specloopname_ln4  (specloopname     ) [ 000000]
mul_ln5           (mul              ) [ 000000]
mul_ln5_1         (mul              ) [ 000000]
mul_ln5_2         (mul              ) [ 000000]
mul_ln5_3         (mul              ) [ 000000]
mul_ln5_4         (mul              ) [ 000000]
mul_ln5_5         (mul              ) [ 000000]
mul_ln5_6         (mul              ) [ 000000]
mul_ln5_7         (mul              ) [ 000000]
mul_ln5_8         (mul              ) [ 000000]
mul_ln5_9         (mul              ) [ 000000]
mul_ln5_10        (mul              ) [ 000000]
mul_ln5_11        (mul              ) [ 000000]
mul_ln5_12        (mul              ) [ 000000]
mul_ln5_13        (mul              ) [ 000000]
mul_ln5_14        (mul              ) [ 000000]
mul_ln5_15        (mul              ) [ 000000]
or_ln5_s          (bitconcatenate   ) [ 000000]
a_addr            (getelementptr    ) [ 000000]
store_ln5         (store            ) [ 000000]
br_ln0            (br               ) [ 000000]
ret_ln7           (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i256.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="i_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="b_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="256" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="1" slack="0"/>
<pin id="118" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="c_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="256" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="1" slack="0"/>
<pin id="131" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="a_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="256" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="1" slack="4"/>
<pin id="144" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/5 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln5_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="256" slack="0"/>
<pin id="150" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln5/5 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln4_store_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="6" slack="0"/>
<pin id="156" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln4/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="i_1_load_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="6" slack="0"/>
<pin id="160" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="6" slack="0"/>
<pin id="164" dir="0" index="2" bw="4" slack="0"/>
<pin id="165" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_1_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="6" slack="0"/>
<pin id="172" dir="0" index="2" bw="4" slack="0"/>
<pin id="173" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="zext_ln5_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="add_ln4_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="6" slack="0"/>
<pin id="185" dir="0" index="1" bw="6" slack="0"/>
<pin id="186" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln4/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln4_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="6" slack="0"/>
<pin id="191" dir="0" index="1" bw="6" slack="0"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln4/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="trunc_ln5_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="256" slack="0"/>
<pin id="196" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln5/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="trunc_ln5_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="256" slack="0"/>
<pin id="200" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln5_1/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_2_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="0" index="1" bw="256" slack="0"/>
<pin id="205" dir="0" index="2" bw="6" slack="0"/>
<pin id="206" dir="0" index="3" bw="6" slack="0"/>
<pin id="207" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_3_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="0"/>
<pin id="214" dir="0" index="1" bw="256" slack="0"/>
<pin id="215" dir="0" index="2" bw="6" slack="0"/>
<pin id="216" dir="0" index="3" bw="6" slack="0"/>
<pin id="217" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_4_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="16" slack="0"/>
<pin id="224" dir="0" index="1" bw="256" slack="0"/>
<pin id="225" dir="0" index="2" bw="7" slack="0"/>
<pin id="226" dir="0" index="3" bw="7" slack="0"/>
<pin id="227" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_5_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="0"/>
<pin id="234" dir="0" index="1" bw="256" slack="0"/>
<pin id="235" dir="0" index="2" bw="7" slack="0"/>
<pin id="236" dir="0" index="3" bw="7" slack="0"/>
<pin id="237" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_6_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="0"/>
<pin id="244" dir="0" index="1" bw="256" slack="0"/>
<pin id="245" dir="0" index="2" bw="7" slack="0"/>
<pin id="246" dir="0" index="3" bw="7" slack="0"/>
<pin id="247" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_7_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="0"/>
<pin id="254" dir="0" index="1" bw="256" slack="0"/>
<pin id="255" dir="0" index="2" bw="7" slack="0"/>
<pin id="256" dir="0" index="3" bw="7" slack="0"/>
<pin id="257" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_8_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="16" slack="0"/>
<pin id="264" dir="0" index="1" bw="256" slack="0"/>
<pin id="265" dir="0" index="2" bw="8" slack="0"/>
<pin id="266" dir="0" index="3" bw="8" slack="0"/>
<pin id="267" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_9_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="0"/>
<pin id="274" dir="0" index="1" bw="256" slack="0"/>
<pin id="275" dir="0" index="2" bw="8" slack="0"/>
<pin id="276" dir="0" index="3" bw="8" slack="0"/>
<pin id="277" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_s_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="16" slack="0"/>
<pin id="284" dir="0" index="1" bw="256" slack="0"/>
<pin id="285" dir="0" index="2" bw="8" slack="0"/>
<pin id="286" dir="0" index="3" bw="8" slack="0"/>
<pin id="287" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_10_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="16" slack="0"/>
<pin id="294" dir="0" index="1" bw="256" slack="0"/>
<pin id="295" dir="0" index="2" bw="8" slack="0"/>
<pin id="296" dir="0" index="3" bw="8" slack="0"/>
<pin id="297" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_11_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="16" slack="0"/>
<pin id="304" dir="0" index="1" bw="256" slack="0"/>
<pin id="305" dir="0" index="2" bw="8" slack="0"/>
<pin id="306" dir="0" index="3" bw="8" slack="0"/>
<pin id="307" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_12_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="16" slack="0"/>
<pin id="314" dir="0" index="1" bw="256" slack="0"/>
<pin id="315" dir="0" index="2" bw="8" slack="0"/>
<pin id="316" dir="0" index="3" bw="8" slack="0"/>
<pin id="317" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_13_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="16" slack="0"/>
<pin id="324" dir="0" index="1" bw="256" slack="0"/>
<pin id="325" dir="0" index="2" bw="8" slack="0"/>
<pin id="326" dir="0" index="3" bw="8" slack="0"/>
<pin id="327" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_14_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="16" slack="0"/>
<pin id="334" dir="0" index="1" bw="256" slack="0"/>
<pin id="335" dir="0" index="2" bw="8" slack="0"/>
<pin id="336" dir="0" index="3" bw="8" slack="0"/>
<pin id="337" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_15_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="16" slack="0"/>
<pin id="344" dir="0" index="1" bw="256" slack="0"/>
<pin id="345" dir="0" index="2" bw="9" slack="0"/>
<pin id="346" dir="0" index="3" bw="9" slack="0"/>
<pin id="347" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_16_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="16" slack="0"/>
<pin id="354" dir="0" index="1" bw="256" slack="0"/>
<pin id="355" dir="0" index="2" bw="9" slack="0"/>
<pin id="356" dir="0" index="3" bw="9" slack="0"/>
<pin id="357" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_17_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="16" slack="0"/>
<pin id="364" dir="0" index="1" bw="256" slack="0"/>
<pin id="365" dir="0" index="2" bw="9" slack="0"/>
<pin id="366" dir="0" index="3" bw="9" slack="0"/>
<pin id="367" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_18_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="16" slack="0"/>
<pin id="374" dir="0" index="1" bw="256" slack="0"/>
<pin id="375" dir="0" index="2" bw="9" slack="0"/>
<pin id="376" dir="0" index="3" bw="9" slack="0"/>
<pin id="377" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_19_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="16" slack="0"/>
<pin id="384" dir="0" index="1" bw="256" slack="0"/>
<pin id="385" dir="0" index="2" bw="9" slack="0"/>
<pin id="386" dir="0" index="3" bw="9" slack="0"/>
<pin id="387" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_20_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="16" slack="0"/>
<pin id="394" dir="0" index="1" bw="256" slack="0"/>
<pin id="395" dir="0" index="2" bw="9" slack="0"/>
<pin id="396" dir="0" index="3" bw="9" slack="0"/>
<pin id="397" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_21_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="16" slack="0"/>
<pin id="404" dir="0" index="1" bw="256" slack="0"/>
<pin id="405" dir="0" index="2" bw="9" slack="0"/>
<pin id="406" dir="0" index="3" bw="9" slack="0"/>
<pin id="407" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_22_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="16" slack="0"/>
<pin id="414" dir="0" index="1" bw="256" slack="0"/>
<pin id="415" dir="0" index="2" bw="9" slack="0"/>
<pin id="416" dir="0" index="3" bw="9" slack="0"/>
<pin id="417" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_23_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="16" slack="0"/>
<pin id="424" dir="0" index="1" bw="256" slack="0"/>
<pin id="425" dir="0" index="2" bw="9" slack="0"/>
<pin id="426" dir="0" index="3" bw="9" slack="0"/>
<pin id="427" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_23/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_24_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="16" slack="0"/>
<pin id="434" dir="0" index="1" bw="256" slack="0"/>
<pin id="435" dir="0" index="2" bw="9" slack="0"/>
<pin id="436" dir="0" index="3" bw="9" slack="0"/>
<pin id="437" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_25_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="16" slack="0"/>
<pin id="444" dir="0" index="1" bw="256" slack="0"/>
<pin id="445" dir="0" index="2" bw="9" slack="0"/>
<pin id="446" dir="0" index="3" bw="9" slack="0"/>
<pin id="447" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_25/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_26_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="16" slack="0"/>
<pin id="454" dir="0" index="1" bw="256" slack="0"/>
<pin id="455" dir="0" index="2" bw="9" slack="0"/>
<pin id="456" dir="0" index="3" bw="9" slack="0"/>
<pin id="457" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_26/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_27_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="16" slack="0"/>
<pin id="464" dir="0" index="1" bw="256" slack="0"/>
<pin id="465" dir="0" index="2" bw="9" slack="0"/>
<pin id="466" dir="0" index="3" bw="9" slack="0"/>
<pin id="467" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_27/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_28_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="16" slack="0"/>
<pin id="474" dir="0" index="1" bw="256" slack="0"/>
<pin id="475" dir="0" index="2" bw="9" slack="0"/>
<pin id="476" dir="0" index="3" bw="9" slack="0"/>
<pin id="477" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_28/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_29_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="16" slack="0"/>
<pin id="484" dir="0" index="1" bw="256" slack="0"/>
<pin id="485" dir="0" index="2" bw="9" slack="0"/>
<pin id="486" dir="0" index="3" bw="9" slack="0"/>
<pin id="487" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_29/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_30_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="16" slack="0"/>
<pin id="494" dir="0" index="1" bw="256" slack="0"/>
<pin id="495" dir="0" index="2" bw="9" slack="0"/>
<pin id="496" dir="0" index="3" bw="9" slack="0"/>
<pin id="497" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_30/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="or_ln5_s_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="256" slack="0"/>
<pin id="504" dir="0" index="1" bw="16" slack="0"/>
<pin id="505" dir="0" index="2" bw="16" slack="0"/>
<pin id="506" dir="0" index="3" bw="16" slack="0"/>
<pin id="507" dir="0" index="4" bw="16" slack="0"/>
<pin id="508" dir="0" index="5" bw="16" slack="0"/>
<pin id="509" dir="0" index="6" bw="16" slack="0"/>
<pin id="510" dir="0" index="7" bw="16" slack="0"/>
<pin id="511" dir="0" index="8" bw="16" slack="0"/>
<pin id="512" dir="0" index="9" bw="16" slack="0"/>
<pin id="513" dir="0" index="10" bw="16" slack="0"/>
<pin id="514" dir="0" index="11" bw="16" slack="0"/>
<pin id="515" dir="0" index="12" bw="16" slack="0"/>
<pin id="516" dir="0" index="13" bw="16" slack="0"/>
<pin id="517" dir="0" index="14" bw="16" slack="0"/>
<pin id="518" dir="0" index="15" bw="16" slack="0"/>
<pin id="519" dir="0" index="16" bw="16" slack="0"/>
<pin id="520" dir="1" index="17" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln5_s/5 "/>
</bind>
</comp>

<comp id="523" class="1007" name="grp_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="16" slack="0"/>
<pin id="525" dir="0" index="1" bw="16" slack="0"/>
<pin id="526" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln5/2 "/>
</bind>
</comp>

<comp id="530" class="1007" name="grp_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="16" slack="0"/>
<pin id="532" dir="0" index="1" bw="16" slack="0"/>
<pin id="533" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln5_1/2 "/>
</bind>
</comp>

<comp id="537" class="1007" name="grp_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="16" slack="0"/>
<pin id="539" dir="0" index="1" bw="16" slack="0"/>
<pin id="540" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln5_2/2 "/>
</bind>
</comp>

<comp id="544" class="1007" name="grp_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="16" slack="0"/>
<pin id="546" dir="0" index="1" bw="16" slack="0"/>
<pin id="547" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln5_3/2 "/>
</bind>
</comp>

<comp id="551" class="1007" name="grp_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="16" slack="0"/>
<pin id="553" dir="0" index="1" bw="16" slack="0"/>
<pin id="554" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln5_4/2 "/>
</bind>
</comp>

<comp id="558" class="1007" name="grp_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="16" slack="0"/>
<pin id="560" dir="0" index="1" bw="16" slack="0"/>
<pin id="561" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln5_5/2 "/>
</bind>
</comp>

<comp id="565" class="1007" name="grp_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="16" slack="0"/>
<pin id="567" dir="0" index="1" bw="16" slack="0"/>
<pin id="568" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln5_6/2 "/>
</bind>
</comp>

<comp id="572" class="1007" name="grp_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="16" slack="0"/>
<pin id="574" dir="0" index="1" bw="16" slack="0"/>
<pin id="575" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln5_7/2 "/>
</bind>
</comp>

<comp id="579" class="1007" name="grp_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="16" slack="0"/>
<pin id="581" dir="0" index="1" bw="16" slack="0"/>
<pin id="582" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln5_8/2 "/>
</bind>
</comp>

<comp id="586" class="1007" name="grp_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="16" slack="0"/>
<pin id="588" dir="0" index="1" bw="16" slack="0"/>
<pin id="589" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln5_9/2 "/>
</bind>
</comp>

<comp id="593" class="1007" name="grp_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="16" slack="0"/>
<pin id="595" dir="0" index="1" bw="16" slack="0"/>
<pin id="596" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln5_10/2 "/>
</bind>
</comp>

<comp id="600" class="1007" name="grp_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="16" slack="0"/>
<pin id="602" dir="0" index="1" bw="16" slack="0"/>
<pin id="603" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln5_11/2 "/>
</bind>
</comp>

<comp id="607" class="1007" name="grp_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="16" slack="0"/>
<pin id="609" dir="0" index="1" bw="16" slack="0"/>
<pin id="610" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln5_12/2 "/>
</bind>
</comp>

<comp id="614" class="1007" name="grp_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="16" slack="0"/>
<pin id="616" dir="0" index="1" bw="16" slack="0"/>
<pin id="617" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln5_13/2 "/>
</bind>
</comp>

<comp id="621" class="1007" name="grp_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="16" slack="0"/>
<pin id="623" dir="0" index="1" bw="16" slack="0"/>
<pin id="624" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln5_14/2 "/>
</bind>
</comp>

<comp id="628" class="1007" name="grp_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="16" slack="0"/>
<pin id="630" dir="0" index="1" bw="16" slack="0"/>
<pin id="631" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln5_15/2 "/>
</bind>
</comp>

<comp id="635" class="1005" name="i_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="6" slack="0"/>
<pin id="637" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="642" class="1005" name="tmp_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="3"/>
<pin id="644" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="646" class="1005" name="zext_ln5_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="64" slack="4"/>
<pin id="648" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln5 "/>
</bind>
</comp>

<comp id="651" class="1005" name="b_addr_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="1"/>
<pin id="653" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="656" class="1005" name="c_addr_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="1"/>
<pin id="658" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="c_addr "/>
</bind>
</comp>

<comp id="661" class="1005" name="trunc_ln5_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="16" slack="1"/>
<pin id="663" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln5 "/>
</bind>
</comp>

<comp id="666" class="1005" name="trunc_ln5_1_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="16" slack="1"/>
<pin id="668" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln5_1 "/>
</bind>
</comp>

<comp id="671" class="1005" name="tmp_2_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="16" slack="1"/>
<pin id="673" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="676" class="1005" name="tmp_3_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="16" slack="1"/>
<pin id="678" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="681" class="1005" name="tmp_4_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="16" slack="1"/>
<pin id="683" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="686" class="1005" name="tmp_5_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="16" slack="1"/>
<pin id="688" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="691" class="1005" name="tmp_6_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="16" slack="1"/>
<pin id="693" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="696" class="1005" name="tmp_7_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="16" slack="1"/>
<pin id="698" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="701" class="1005" name="tmp_8_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="16" slack="1"/>
<pin id="703" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="706" class="1005" name="tmp_9_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="16" slack="1"/>
<pin id="708" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="711" class="1005" name="tmp_s_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="16" slack="1"/>
<pin id="713" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="716" class="1005" name="tmp_10_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="16" slack="1"/>
<pin id="718" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="721" class="1005" name="tmp_11_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="16" slack="1"/>
<pin id="723" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="726" class="1005" name="tmp_12_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="16" slack="1"/>
<pin id="728" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="731" class="1005" name="tmp_13_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="16" slack="1"/>
<pin id="733" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="736" class="1005" name="tmp_14_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="16" slack="1"/>
<pin id="738" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="741" class="1005" name="tmp_15_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="16" slack="1"/>
<pin id="743" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="746" class="1005" name="tmp_16_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="16" slack="1"/>
<pin id="748" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="751" class="1005" name="tmp_17_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="16" slack="1"/>
<pin id="753" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="756" class="1005" name="tmp_18_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="16" slack="1"/>
<pin id="758" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="761" class="1005" name="tmp_19_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="16" slack="1"/>
<pin id="763" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="766" class="1005" name="tmp_20_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="16" slack="1"/>
<pin id="768" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="771" class="1005" name="tmp_21_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="16" slack="1"/>
<pin id="773" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="776" class="1005" name="tmp_22_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="16" slack="1"/>
<pin id="778" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="781" class="1005" name="tmp_23_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="16" slack="1"/>
<pin id="783" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="786" class="1005" name="tmp_24_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="16" slack="1"/>
<pin id="788" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="791" class="1005" name="tmp_25_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="16" slack="1"/>
<pin id="793" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="796" class="1005" name="tmp_26_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="16" slack="1"/>
<pin id="798" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="801" class="1005" name="tmp_27_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="16" slack="1"/>
<pin id="803" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="806" class="1005" name="tmp_28_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="16" slack="1"/>
<pin id="808" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="811" class="1005" name="tmp_29_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="16" slack="1"/>
<pin id="813" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="816" class="1005" name="tmp_30_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="16" slack="1"/>
<pin id="818" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="6" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="36" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="114" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="4" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="36" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="127" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="36" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="140" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="24" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="166"><net_src comp="26" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="158" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="28" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="174"><net_src comp="26" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="158" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="34" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="180"><net_src comp="169" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="182"><net_src comp="177" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="187"><net_src comp="158" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="38" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="183" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="121" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="134" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="40" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="121" pin="3"/><net_sink comp="202" pin=1"/></net>

<net id="210"><net_src comp="42" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="211"><net_src comp="44" pin="0"/><net_sink comp="202" pin=3"/></net>

<net id="218"><net_src comp="40" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="134" pin="3"/><net_sink comp="212" pin=1"/></net>

<net id="220"><net_src comp="42" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="221"><net_src comp="44" pin="0"/><net_sink comp="212" pin=3"/></net>

<net id="228"><net_src comp="40" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="121" pin="3"/><net_sink comp="222" pin=1"/></net>

<net id="230"><net_src comp="46" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="231"><net_src comp="48" pin="0"/><net_sink comp="222" pin=3"/></net>

<net id="238"><net_src comp="40" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="134" pin="3"/><net_sink comp="232" pin=1"/></net>

<net id="240"><net_src comp="46" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="241"><net_src comp="48" pin="0"/><net_sink comp="232" pin=3"/></net>

<net id="248"><net_src comp="40" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="121" pin="3"/><net_sink comp="242" pin=1"/></net>

<net id="250"><net_src comp="50" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="251"><net_src comp="52" pin="0"/><net_sink comp="242" pin=3"/></net>

<net id="258"><net_src comp="40" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="134" pin="3"/><net_sink comp="252" pin=1"/></net>

<net id="260"><net_src comp="50" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="261"><net_src comp="52" pin="0"/><net_sink comp="252" pin=3"/></net>

<net id="268"><net_src comp="40" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="121" pin="3"/><net_sink comp="262" pin=1"/></net>

<net id="270"><net_src comp="54" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="271"><net_src comp="56" pin="0"/><net_sink comp="262" pin=3"/></net>

<net id="278"><net_src comp="40" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="134" pin="3"/><net_sink comp="272" pin=1"/></net>

<net id="280"><net_src comp="54" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="281"><net_src comp="56" pin="0"/><net_sink comp="272" pin=3"/></net>

<net id="288"><net_src comp="40" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="121" pin="3"/><net_sink comp="282" pin=1"/></net>

<net id="290"><net_src comp="58" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="291"><net_src comp="60" pin="0"/><net_sink comp="282" pin=3"/></net>

<net id="298"><net_src comp="40" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="134" pin="3"/><net_sink comp="292" pin=1"/></net>

<net id="300"><net_src comp="58" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="301"><net_src comp="60" pin="0"/><net_sink comp="292" pin=3"/></net>

<net id="308"><net_src comp="40" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="121" pin="3"/><net_sink comp="302" pin=1"/></net>

<net id="310"><net_src comp="62" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="311"><net_src comp="64" pin="0"/><net_sink comp="302" pin=3"/></net>

<net id="318"><net_src comp="40" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="134" pin="3"/><net_sink comp="312" pin=1"/></net>

<net id="320"><net_src comp="62" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="321"><net_src comp="64" pin="0"/><net_sink comp="312" pin=3"/></net>

<net id="328"><net_src comp="40" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="121" pin="3"/><net_sink comp="322" pin=1"/></net>

<net id="330"><net_src comp="66" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="331"><net_src comp="68" pin="0"/><net_sink comp="322" pin=3"/></net>

<net id="338"><net_src comp="40" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="134" pin="3"/><net_sink comp="332" pin=1"/></net>

<net id="340"><net_src comp="66" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="341"><net_src comp="68" pin="0"/><net_sink comp="332" pin=3"/></net>

<net id="348"><net_src comp="40" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="121" pin="3"/><net_sink comp="342" pin=1"/></net>

<net id="350"><net_src comp="70" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="351"><net_src comp="72" pin="0"/><net_sink comp="342" pin=3"/></net>

<net id="358"><net_src comp="40" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="134" pin="3"/><net_sink comp="352" pin=1"/></net>

<net id="360"><net_src comp="70" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="361"><net_src comp="72" pin="0"/><net_sink comp="352" pin=3"/></net>

<net id="368"><net_src comp="40" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="121" pin="3"/><net_sink comp="362" pin=1"/></net>

<net id="370"><net_src comp="74" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="371"><net_src comp="76" pin="0"/><net_sink comp="362" pin=3"/></net>

<net id="378"><net_src comp="40" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="134" pin="3"/><net_sink comp="372" pin=1"/></net>

<net id="380"><net_src comp="74" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="381"><net_src comp="76" pin="0"/><net_sink comp="372" pin=3"/></net>

<net id="388"><net_src comp="40" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="121" pin="3"/><net_sink comp="382" pin=1"/></net>

<net id="390"><net_src comp="78" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="391"><net_src comp="80" pin="0"/><net_sink comp="382" pin=3"/></net>

<net id="398"><net_src comp="40" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="134" pin="3"/><net_sink comp="392" pin=1"/></net>

<net id="400"><net_src comp="78" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="401"><net_src comp="80" pin="0"/><net_sink comp="392" pin=3"/></net>

<net id="408"><net_src comp="40" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="121" pin="3"/><net_sink comp="402" pin=1"/></net>

<net id="410"><net_src comp="82" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="411"><net_src comp="84" pin="0"/><net_sink comp="402" pin=3"/></net>

<net id="418"><net_src comp="40" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="134" pin="3"/><net_sink comp="412" pin=1"/></net>

<net id="420"><net_src comp="82" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="421"><net_src comp="84" pin="0"/><net_sink comp="412" pin=3"/></net>

<net id="428"><net_src comp="40" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="121" pin="3"/><net_sink comp="422" pin=1"/></net>

<net id="430"><net_src comp="86" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="431"><net_src comp="88" pin="0"/><net_sink comp="422" pin=3"/></net>

<net id="438"><net_src comp="40" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="134" pin="3"/><net_sink comp="432" pin=1"/></net>

<net id="440"><net_src comp="86" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="441"><net_src comp="88" pin="0"/><net_sink comp="432" pin=3"/></net>

<net id="448"><net_src comp="40" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="121" pin="3"/><net_sink comp="442" pin=1"/></net>

<net id="450"><net_src comp="90" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="451"><net_src comp="92" pin="0"/><net_sink comp="442" pin=3"/></net>

<net id="458"><net_src comp="40" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="134" pin="3"/><net_sink comp="452" pin=1"/></net>

<net id="460"><net_src comp="90" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="461"><net_src comp="92" pin="0"/><net_sink comp="452" pin=3"/></net>

<net id="468"><net_src comp="40" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="121" pin="3"/><net_sink comp="462" pin=1"/></net>

<net id="470"><net_src comp="94" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="471"><net_src comp="96" pin="0"/><net_sink comp="462" pin=3"/></net>

<net id="478"><net_src comp="40" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="134" pin="3"/><net_sink comp="472" pin=1"/></net>

<net id="480"><net_src comp="94" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="481"><net_src comp="96" pin="0"/><net_sink comp="472" pin=3"/></net>

<net id="488"><net_src comp="40" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="121" pin="3"/><net_sink comp="482" pin=1"/></net>

<net id="490"><net_src comp="98" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="491"><net_src comp="100" pin="0"/><net_sink comp="482" pin=3"/></net>

<net id="498"><net_src comp="40" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="134" pin="3"/><net_sink comp="492" pin=1"/></net>

<net id="500"><net_src comp="98" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="501"><net_src comp="100" pin="0"/><net_sink comp="492" pin=3"/></net>

<net id="521"><net_src comp="108" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="522"><net_src comp="502" pin="17"/><net_sink comp="147" pin=1"/></net>

<net id="527"><net_src comp="198" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="194" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="529"><net_src comp="523" pin="2"/><net_sink comp="502" pin=16"/></net>

<net id="534"><net_src comp="212" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="202" pin="4"/><net_sink comp="530" pin=1"/></net>

<net id="536"><net_src comp="530" pin="2"/><net_sink comp="502" pin=15"/></net>

<net id="541"><net_src comp="232" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="222" pin="4"/><net_sink comp="537" pin=1"/></net>

<net id="543"><net_src comp="537" pin="2"/><net_sink comp="502" pin=14"/></net>

<net id="548"><net_src comp="252" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="242" pin="4"/><net_sink comp="544" pin=1"/></net>

<net id="550"><net_src comp="544" pin="2"/><net_sink comp="502" pin=13"/></net>

<net id="555"><net_src comp="272" pin="4"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="262" pin="4"/><net_sink comp="551" pin=1"/></net>

<net id="557"><net_src comp="551" pin="2"/><net_sink comp="502" pin=12"/></net>

<net id="562"><net_src comp="292" pin="4"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="282" pin="4"/><net_sink comp="558" pin=1"/></net>

<net id="564"><net_src comp="558" pin="2"/><net_sink comp="502" pin=11"/></net>

<net id="569"><net_src comp="312" pin="4"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="302" pin="4"/><net_sink comp="565" pin=1"/></net>

<net id="571"><net_src comp="565" pin="2"/><net_sink comp="502" pin=10"/></net>

<net id="576"><net_src comp="332" pin="4"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="322" pin="4"/><net_sink comp="572" pin=1"/></net>

<net id="578"><net_src comp="572" pin="2"/><net_sink comp="502" pin=9"/></net>

<net id="583"><net_src comp="352" pin="4"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="342" pin="4"/><net_sink comp="579" pin=1"/></net>

<net id="585"><net_src comp="579" pin="2"/><net_sink comp="502" pin=8"/></net>

<net id="590"><net_src comp="372" pin="4"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="362" pin="4"/><net_sink comp="586" pin=1"/></net>

<net id="592"><net_src comp="586" pin="2"/><net_sink comp="502" pin=7"/></net>

<net id="597"><net_src comp="392" pin="4"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="382" pin="4"/><net_sink comp="593" pin=1"/></net>

<net id="599"><net_src comp="593" pin="2"/><net_sink comp="502" pin=6"/></net>

<net id="604"><net_src comp="412" pin="4"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="402" pin="4"/><net_sink comp="600" pin=1"/></net>

<net id="606"><net_src comp="600" pin="2"/><net_sink comp="502" pin=5"/></net>

<net id="611"><net_src comp="432" pin="4"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="422" pin="4"/><net_sink comp="607" pin=1"/></net>

<net id="613"><net_src comp="607" pin="2"/><net_sink comp="502" pin=4"/></net>

<net id="618"><net_src comp="452" pin="4"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="442" pin="4"/><net_sink comp="614" pin=1"/></net>

<net id="620"><net_src comp="614" pin="2"/><net_sink comp="502" pin=3"/></net>

<net id="625"><net_src comp="472" pin="4"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="462" pin="4"/><net_sink comp="621" pin=1"/></net>

<net id="627"><net_src comp="621" pin="2"/><net_sink comp="502" pin=2"/></net>

<net id="632"><net_src comp="492" pin="4"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="482" pin="4"/><net_sink comp="628" pin=1"/></net>

<net id="634"><net_src comp="628" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="638"><net_src comp="110" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="640"><net_src comp="635" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="641"><net_src comp="635" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="645"><net_src comp="161" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="649"><net_src comp="177" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="654"><net_src comp="114" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="659"><net_src comp="127" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="664"><net_src comp="194" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="669"><net_src comp="198" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="674"><net_src comp="202" pin="4"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="679"><net_src comp="212" pin="4"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="684"><net_src comp="222" pin="4"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="689"><net_src comp="232" pin="4"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="694"><net_src comp="242" pin="4"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="699"><net_src comp="252" pin="4"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="704"><net_src comp="262" pin="4"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="709"><net_src comp="272" pin="4"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="714"><net_src comp="282" pin="4"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="719"><net_src comp="292" pin="4"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="724"><net_src comp="302" pin="4"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="729"><net_src comp="312" pin="4"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="734"><net_src comp="322" pin="4"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="739"><net_src comp="332" pin="4"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="744"><net_src comp="342" pin="4"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="749"><net_src comp="352" pin="4"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="754"><net_src comp="362" pin="4"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="759"><net_src comp="372" pin="4"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="764"><net_src comp="382" pin="4"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="769"><net_src comp="392" pin="4"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="774"><net_src comp="402" pin="4"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="779"><net_src comp="412" pin="4"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="784"><net_src comp="422" pin="4"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="789"><net_src comp="432" pin="4"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="794"><net_src comp="442" pin="4"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="799"><net_src comp="452" pin="4"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="804"><net_src comp="462" pin="4"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="809"><net_src comp="472" pin="4"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="814"><net_src comp="482" pin="4"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="819"><net_src comp="492" pin="4"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="628" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a | {5 }
 - Input state : 
	Port: lab6_z1 : b | {1 2 }
	Port: lab6_z1 : c | {1 2 }
  - Chain level:
	State 1
		store_ln4 : 1
		i_1 : 1
		tmp : 2
		br_ln4 : 3
		tmp_1 : 2
		zext_ln5 : 3
		b_addr : 4
		b_load : 5
		c_addr : 4
		c_load : 5
		add_ln4 : 2
		store_ln4 : 3
	State 2
		trunc_ln5 : 1
		trunc_ln5_1 : 1
		mul_ln5 : 2
		tmp_2 : 1
		tmp_3 : 1
		mul_ln5_1 : 2
		tmp_4 : 1
		tmp_5 : 1
		mul_ln5_2 : 2
		tmp_6 : 1
		tmp_7 : 1
		mul_ln5_3 : 2
		tmp_8 : 1
		tmp_9 : 1
		mul_ln5_4 : 2
		tmp_s : 1
		tmp_10 : 1
		mul_ln5_5 : 2
		tmp_11 : 1
		tmp_12 : 1
		mul_ln5_6 : 2
		tmp_13 : 1
		tmp_14 : 1
		mul_ln5_7 : 2
		tmp_15 : 1
		tmp_16 : 1
		mul_ln5_8 : 2
		tmp_17 : 1
		tmp_18 : 1
		mul_ln5_9 : 2
		tmp_19 : 1
		tmp_20 : 1
		mul_ln5_10 : 2
		tmp_21 : 1
		tmp_22 : 1
		mul_ln5_11 : 2
		tmp_23 : 1
		tmp_24 : 1
		mul_ln5_12 : 2
		tmp_25 : 1
		tmp_26 : 1
		mul_ln5_13 : 2
		tmp_27 : 1
		tmp_28 : 1
		mul_ln5_14 : 2
		tmp_29 : 1
		tmp_30 : 1
		mul_ln5_15 : 2
	State 3
	State 4
	State 5
		or_ln5_s : 1
		store_ln5 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |     grp_fu_523     |    1    |    0    |    0    |
|          |     grp_fu_530     |    1    |    0    |    0    |
|          |     grp_fu_537     |    1    |    0    |    0    |
|          |     grp_fu_544     |    1    |    0    |    0    |
|          |     grp_fu_551     |    1    |    0    |    0    |
|          |     grp_fu_558     |    1    |    0    |    0    |
|          |     grp_fu_565     |    1    |    0    |    0    |
|    mul   |     grp_fu_572     |    1    |    0    |    0    |
|          |     grp_fu_579     |    1    |    0    |    0    |
|          |     grp_fu_586     |    1    |    0    |    0    |
|          |     grp_fu_593     |    1    |    0    |    0    |
|          |     grp_fu_600     |    1    |    0    |    0    |
|          |     grp_fu_607     |    1    |    0    |    0    |
|          |     grp_fu_614     |    1    |    0    |    0    |
|          |     grp_fu_621     |    1    |    0    |    0    |
|          |     grp_fu_628     |    1    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|    add   |   add_ln4_fu_183   |    0    |    0    |    14   |
|----------|--------------------|---------|---------|---------|
| bitselect|     tmp_fu_161     |    0    |    0    |    0    |
|          |    tmp_1_fu_169    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   zext   |   zext_ln5_fu_177  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |  trunc_ln5_fu_194  |    0    |    0    |    0    |
|          | trunc_ln5_1_fu_198 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_2_fu_202    |    0    |    0    |    0    |
|          |    tmp_3_fu_212    |    0    |    0    |    0    |
|          |    tmp_4_fu_222    |    0    |    0    |    0    |
|          |    tmp_5_fu_232    |    0    |    0    |    0    |
|          |    tmp_6_fu_242    |    0    |    0    |    0    |
|          |    tmp_7_fu_252    |    0    |    0    |    0    |
|          |    tmp_8_fu_262    |    0    |    0    |    0    |
|          |    tmp_9_fu_272    |    0    |    0    |    0    |
|          |    tmp_s_fu_282    |    0    |    0    |    0    |
|          |    tmp_10_fu_292   |    0    |    0    |    0    |
|          |    tmp_11_fu_302   |    0    |    0    |    0    |
|          |    tmp_12_fu_312   |    0    |    0    |    0    |
|          |    tmp_13_fu_322   |    0    |    0    |    0    |
|          |    tmp_14_fu_332   |    0    |    0    |    0    |
|partselect|    tmp_15_fu_342   |    0    |    0    |    0    |
|          |    tmp_16_fu_352   |    0    |    0    |    0    |
|          |    tmp_17_fu_362   |    0    |    0    |    0    |
|          |    tmp_18_fu_372   |    0    |    0    |    0    |
|          |    tmp_19_fu_382   |    0    |    0    |    0    |
|          |    tmp_20_fu_392   |    0    |    0    |    0    |
|          |    tmp_21_fu_402   |    0    |    0    |    0    |
|          |    tmp_22_fu_412   |    0    |    0    |    0    |
|          |    tmp_23_fu_422   |    0    |    0    |    0    |
|          |    tmp_24_fu_432   |    0    |    0    |    0    |
|          |    tmp_25_fu_442   |    0    |    0    |    0    |
|          |    tmp_26_fu_452   |    0    |    0    |    0    |
|          |    tmp_27_fu_462   |    0    |    0    |    0    |
|          |    tmp_28_fu_472   |    0    |    0    |    0    |
|          |    tmp_29_fu_482   |    0    |    0    |    0    |
|          |    tmp_30_fu_492   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|bitconcatenate|   or_ln5_s_fu_502  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    16   |    0    |    14   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   b_addr_reg_651  |    1   |
|   c_addr_reg_656  |    1   |
|     i_reg_635     |    6   |
|   tmp_10_reg_716  |   16   |
|   tmp_11_reg_721  |   16   |
|   tmp_12_reg_726  |   16   |
|   tmp_13_reg_731  |   16   |
|   tmp_14_reg_736  |   16   |
|   tmp_15_reg_741  |   16   |
|   tmp_16_reg_746  |   16   |
|   tmp_17_reg_751  |   16   |
|   tmp_18_reg_756  |   16   |
|   tmp_19_reg_761  |   16   |
|   tmp_20_reg_766  |   16   |
|   tmp_21_reg_771  |   16   |
|   tmp_22_reg_776  |   16   |
|   tmp_23_reg_781  |   16   |
|   tmp_24_reg_786  |   16   |
|   tmp_25_reg_791  |   16   |
|   tmp_26_reg_796  |   16   |
|   tmp_27_reg_801  |   16   |
|   tmp_28_reg_806  |   16   |
|   tmp_29_reg_811  |   16   |
|   tmp_2_reg_671   |   16   |
|   tmp_30_reg_816  |   16   |
|   tmp_3_reg_676   |   16   |
|   tmp_4_reg_681   |   16   |
|   tmp_5_reg_686   |   16   |
|   tmp_6_reg_691   |   16   |
|   tmp_7_reg_696   |   16   |
|   tmp_8_reg_701   |   16   |
|   tmp_9_reg_706   |   16   |
|    tmp_reg_642    |    1   |
|   tmp_s_reg_711   |   16   |
|trunc_ln5_1_reg_666|   16   |
| trunc_ln5_reg_661 |   16   |
|  zext_ln5_reg_646 |   64   |
+-------------------+--------+
|       Total       |   585  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_121 |  p0  |   2  |   1  |    2   ||    9    |
| grp_access_fu_134 |  p0  |   2  |   1  |    2   ||    9    |
|     grp_fu_523    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_523    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_530    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_530    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_537    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_537    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_544    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_544    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_551    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_551    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_558    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_558    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_565    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_565    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_572    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_572    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_579    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_579    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_586    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_586    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_593    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_593    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_600    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_600    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_607    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_607    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_614    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_614    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_621    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_621    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_628    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_628    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1028  ||  54.74  ||   306   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |    0   |   14   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   54   |    -   |   306  |
|  Register |    -   |    -   |   585  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   54   |   585  |   320  |
+-----------+--------+--------+--------+--------+
