INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.srcs/sources_1/imports/rtl/axi4_lite_register_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_lite_register_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.srcs/sim_1/imports/tb/axi4_lite_register_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_lite_register_module_tb
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.srcs/sim_1/imports/tb/axi4_lite_register_module_tb.v:112]
