{
  "License": [
    "Copyright (C) 2023 The Android Open Source Project",
    "",
    "Licensed under the Apache License, Version 2.0 (the “License”);",
    "you may not use this file except in compliance with the License.",
    "You may obtain a copy of the License at",
    "",
    "     http://www.apache.org/licenses/LICENSE-2.0",
    "",
    "Unless required by applicable law or agreed to in writing, software",
    "distributed under the License is distributed on an “AS IS” BASIS,",
    "WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.",
    "See the License for the specific language governing permissions and",
    "limitations under the License."
  ],
  "arch": "common_x86",
  "insns": [
    {
      "encodings": {
        "Adcb": { "opcodes": [ "80", "2" ] },
        "Rclb": { "opcodes": [ "C0", "2" ] },
        "Rcrb": { "opcodes": [ "C0", "3" ] },
        "Sbbb": { "opcodes": [ "80", "3" ] }
      },
      "args": [
        { "class": "GeneralReg8/Mem8", "usage": "use_def" },
        { "class": "Imm8" },
        { "class": "FLAGS", "usage": "use_def" }
      ]
    },
    {
      "encodings": {
        "Adcb": { "opcode": "12" },
        "Sbbb": { "opcode": "1A" }
      },
      "args": [
        { "class": "GeneralReg8", "usage": "use_def" },
        { "class": "Mem8", "usage": "use" },
        { "class": "FLAGS", "usage": "use_def" }
      ]
    },
    {
      "encodings": {
        "Adcb": { "opcode": "10", "type": "reg_to_rm" },
        "Sbbb": { "opcode": "18", "type": "reg_to_rm" }
      },
      "args": [
        { "class": "GeneralReg8/Mem8", "usage": "use_def" },
        { "class": "GeneralReg8", "usage": "use" },
        { "class": "FLAGS", "usage": "use_def" }
      ]
    },
    {
      "encodings": {
        "AdcbAccumulator": { "opcode": "14" },
        "SbbbAccumulator": { "opcode": "1C" }
      },
      "args": [
        { "class": "AL", "usage": "use_def" },
        { "class": "Imm8" },
        { "class": "FLAGS", "usage": "use_def" }
      ]
    },
    {
      "encodings": {
        "Adcl": { "opcode": "13" },
        "Sbbl": { "opcode": "1B" }
      },
      "args": [
        { "class": "GeneralReg32", "usage": "use_def" },
        { "class": "Mem32", "usage": "use" },
        { "class": "FLAGS", "usage": "use_def" }
      ]
    },
    {
      "encodings": {
        "Adcl": { "opcode": "11", "type": "reg_to_rm" },
        "Sbbl": { "opcode": "19", "type": "reg_to_rm" }
      },
      "args": [
        { "class": "GeneralReg32/Mem32", "usage": "use_def" },
        { "class": "GeneralReg32", "usage": "use" },
        { "class": "FLAGS", "usage": "use_def" }
      ]
    },
    {
      "encodings": {
        "Adcl": { "opcodes": [ "81", "2" ] },
        "Sbbl": { "opcodes": [ "81", "3" ] }
      },
      "args": [
        { "class": "GeneralReg32/Mem32", "usage": "use_def" },
        { "class": "Imm32" },
        { "class": "FLAGS", "usage": "use_def" }
      ]
    },
    {
      "encodings": {
        "AdclAccumulator": { "opcode": "15" },
        "SbblAccumulator": { "opcode": "1D" }
      },
      "args": [
        { "class": "EAX", "usage": "use_def" },
        { "class": "Imm32" },
        { "class": "FLAGS", "usage": "use_def" }
      ]
    },
    {
      "encodings": {
        "AdclImm8": { "opcodes": [ "83", "2" ] },
        "Rcll": { "opcodes": [ "C1", "2" ] },
        "Rcrl": { "opcodes": [ "C1", "3" ] },
        "SbblImm8": { "opcodes": [ "83", "3" ] }
      },
      "args": [
        { "class": "GeneralReg32/Mem32", "usage": "use_def" },
        { "class": "Imm8" },
        { "class": "FLAGS", "usage": "use_def" }
      ]
    },
    {
      "encodings": {
        "Adcw": { "opcodes": [ "66", "13" ] },
        "Sbbw": { "opcodes": [ "66", "1B" ] }
      },
      "args": [
        { "class": "GeneralReg16", "usage": "use_def" },
        { "class": "Mem16", "usage": "use" },
        { "class": "FLAGS", "usage": "use_def" }
      ]
    },
    {
      "encodings": {
        "Adcw": { "opcodes": [ "66", "11" ], "type": "reg_to_rm" },
        "Sbbw": { "opcodes": [ "66", "19" ], "type": "reg_to_rm" }
      },
      "args": [
        { "class": "GeneralReg16/Mem16", "usage": "use_def" },
        { "class": "GeneralReg16", "usage": "use" },
        { "class": "FLAGS", "usage": "use_def" }
      ]
    },
    {
      "encodings": {
        "Adcw": { "opcodes": [ "66", "81", "2" ] },
        "Sbbw": { "opcodes": [ "66", "81", "3" ] }
      },
      "args": [
        { "class": "GeneralReg16/Mem16", "usage": "use_def" },
        { "class": "Imm16" },
        { "class": "FLAGS", "usage": "use_def" }
      ]
    },
    {
      "encodings": {
        "AdcwAccumulator": { "opcodes": [ "66", "15" ] },
        "SbbwAccumulator": { "opcodes": [ "66", "1D" ] }
      },
      "args": [
        { "class": "AX", "usage": "use_def" },
        { "class": "Imm16" },
        { "class": "FLAGS", "usage": "use_def" }
      ]
    },
    {
      "encodings": {
        "AdcwImm8": { "opcodes": [ "66", "83", "2" ] },
        "Rclw": { "opcodes": [ "66", "C1", "2" ] },
        "Rcrw": { "opcodes": [ "66", "C1", "3" ] },
        "SbbwImm8": { "opcodes": [ "66", "83", "3" ] }
      },
      "args": [
        { "class": "GeneralReg16/Mem16", "usage": "use_def" },
        { "class": "Imm8" },
        { "class": "FLAGS", "usage": "use_def" }
      ]
    },
    {
      "encodings": {
        "Addb": { "opcodes": [ "80", "0" ] },
        "Andb": { "opcodes": [ "80", "4" ] },
        "Orb": { "opcodes": [ "80", "1" ] },
        "Rolb": { "opcodes": [ "C0", "0" ] },
        "Rorb": { "opcodes": [ "C0", "1" ] },
        "Sarb": { "opcodes": [ "C0", "7" ] },
        "Shlb": { "opcodes": [ "C0", "4" ] },
        "Shrb": { "opcodes": [ "C0", "5" ] },
        "Subb": { "opcodes": [ "80", "5" ] },
        "Xorb": { "opcodes": [ "80", "6" ] }
      },
      "args": [
        { "class": "GeneralReg8/Mem8", "usage": "use_def" },
        { "class": "Imm8" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Addb": { "opcode": "02" },
        "Andb": { "opcode": "22" },
        "Orb": { "opcode": "0A" },
        "Subb": { "opcode": "2A" },
        "Xorb": { "opcode": "32" }
      },
      "args": [
        { "class": "GeneralReg8", "usage": "use_def" },
        { "class": "Mem8", "usage": "use" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Addb": { "opcode": "00", "type": "reg_to_rm" },
        "Andb": { "opcode": "20", "type": "reg_to_rm" },
        "Orb": { "opcode": "08", "type": "reg_to_rm" },
        "Subb": { "opcode": "28", "type": "reg_to_rm" },
        "Xorb": { "opcode": "30", "type": "reg_to_rm" }
      },
      "args": [
        { "class": "GeneralReg8/Mem8", "usage": "use_def" },
        { "class": "GeneralReg8", "usage": "use" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "AddbAccumulator": { "opcode": "04" },
        "AndbAccumulator": { "opcode": "24" },
        "OrbAccumulator": { "opcode": "0C" },
        "SubbAccumulator": { "opcode": "2C" },
        "XorbAccumulator": { "opcode": "34" }
      },
      "args": [
        { "class": "AL", "usage": "use_def" },
        { "class": "Imm8" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Addl": { "opcode": "01", "type": "reg_to_rm" },
        "Andl": { "opcode": "21", "type": "reg_to_rm" },
        "Btcl": { "opcodes": [ "0F", "BB" ], "type": "reg_to_rm" },
        "Btrl": { "opcodes": [ "0F", "B3" ], "type": "reg_to_rm" },
        "Btsl": { "opcodes": [ "0F", "AB" ], "type": "reg_to_rm" },
        "Orl": { "opcode": "09", "type": "reg_to_rm" },
        "Subl": { "opcode": "29", "type": "reg_to_rm" },
        "Xorl": { "opcode": "31", "type": "reg_to_rm" }
      },
      "args": [
        { "class": "GeneralReg32/Mem32", "usage": "use_def" },
        { "class": "GeneralReg32", "usage": "use" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Addl": { "opcode": "03" },
        "Andl": { "opcode": "23" },
        "Orl": { "opcode": "0B" },
        "Subl": { "opcode": "2B" },
        "Xorl": { "opcode": "33" }
      },
      "args": [
        { "class": "GeneralReg32", "usage": "use_def" },
        { "class": "Mem32", "usage": "use" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Addl": { "opcodes": [ "81", "0" ] },
        "Andl": { "opcodes": [ "81", "4" ] },
        "Orl": { "opcodes": [ "81", "1" ] },
        "Subl": { "opcodes": [ "81", "5" ] },
        "Xorl": { "opcodes": [ "81", "6" ] }
      },
      "args": [
        { "class": "GeneralReg32/Mem32", "usage": "use_def" },
        { "class": "Imm32" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "AddlAccumulator": { "opcode": "05" },
        "AndlAccumulator": { "opcode": "25" },
        "OrlAccumulator": { "opcode": "0D" },
        "SublAccumulator": { "opcode": "2D" },
        "XorlAccumulator": { "opcode": "35" }
      },
      "args": [
        { "class": "EAX", "usage": "use_def" },
        { "class": "Imm32" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "AddlImm8": { "opcodes": [ "83", "0" ] },
        "AndlImm8": { "opcodes": [ "83", "4" ] },
        "Btcl": { "opcodes": [ "0F", "BA", "7" ] },
        "Btl": { "opcodes": [ "0F", "BA", "4" ] },
        "Btrl": { "opcodes": [ "0F", "BA", "6" ] },
        "Btsl": { "opcodes": [ "0F", "BA", "5" ] },
        "OrlImm8": { "opcodes": [ "83", "1" ] },
        "Roll": { "opcodes": [ "C1", "0" ] },
        "Rorl": { "opcodes": [ "C1", "1" ] },
        "Sarl": { "opcodes": [ "C1", "7" ] },
        "Shll": { "opcodes": [ "C1", "4" ] },
        "Shrl": { "opcodes": [ "C1", "5" ] },
        "SublImm8": { "opcodes": [ "83", "5" ] },
        "XorlImm8": { "opcodes": [ "83", "6" ] }
      },
      "args": [
        { "class": "GeneralReg32/Mem32", "usage": "use_def" },
        { "class": "Imm8" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Addpd": { "opcodes": [ "66", "0F", "58" ] },
        "Addps": { "opcodes": [ "0F", "58" ] },
        "Aesdec": { "feature": "AES", "opcodes": [ "66", "0F", "38", "DE" ] },
        "Aesdeclast": { "feature": "AES", "opcodes": [ "66", "0F", "38", "DF" ] },
        "Aesenc": { "feature": "AES", "opcodes": [ "66", "0F", "38", "DC" ] },
        "Aesenclast": { "feature": "AES", "opcodes": [ "66", "0F", "38", "DD" ] },
        "Andpd": { "opcodes": [ "66", "0F", "54" ] },
        "Andps": { "opcodes": [ "0F", "54" ] },
        "Cmpeqpd": { "opcodes": [ "66", "0F", "C2", "00" ] },
        "Cmpeqps": { "opcodes": [ "0F", "C2", "00" ] },
        "Cmplepd": { "opcodes": [ "66", "0F", "C2", "02" ] },
        "Cmpleps": { "opcodes": [ "0F", "C2", "02" ] },
        "Cmpltpd": { "opcodes": [ "66", "0F", "C2", "01" ] },
        "Cmpltps": { "opcodes": [ "0F", "C2", "01" ] },
        "Cmpneqpd": { "opcodes": [ "66", "0F", "C2", "04" ] },
        "Cmpneqps": { "opcodes": [ "0F", "C2", "04" ] },
        "Cmpnlepd": { "opcodes": [ "66", "0F", "C2", "06" ] },
        "Cmpnleps": { "opcodes": [ "0F", "C2", "06" ] },
        "Cmpnltpd": { "opcodes": [ "66", "0F", "C2", "05" ] },
        "Cmpnltps": { "opcodes": [ "0F", "C2", "05" ] },
        "Cmpordpd": { "opcodes": [ "66", "0F", "C2", "07" ] },
        "Cmpordps": { "opcodes": [ "0F", "C2", "07" ] },
        "Cmpunordpd": { "opcodes": [ "66", "0F", "C2", "03" ] },
        "Cmpunordps": { "opcodes": [ "0F", "C2", "03" ] },
        "Divpd": { "opcodes": [ "66", "0F", "5E" ] },
        "Divps": { "opcodes": [ "0F", "5E" ] },
        "Haddpd": { "feature": "SSE3", "opcodes": [ "66", "0F", "7C" ] },
        "Haddps": { "feature": "SSE3", "opcodes": [ "F2", "0F", "7C" ] },
        "Maxpd": { "opcodes": [ "66", "0F", "5F" ] },
        "Maxps": { "opcodes": [ "0F", "5F" ] },
        "Minpd": { "opcodes": [ "66", "0F", "5D" ] },
        "Minps": { "opcodes": [ "0F", "5D" ] },
        "Mulpd": { "opcodes": [ "66", "0F", "59" ] },
        "Mulps": { "opcodes": [ "0F", "59" ] },
        "Orpd": { "opcodes": [ "66", "0F", "56" ] },
        "Orps": { "opcodes": [ "0F", "56" ] },
        "Packssdw": { "opcodes": [ "66", "0F", "6B" ] },
        "Packsswb": { "opcodes": [ "66", "0F", "63" ] },
        "Packusdw": { "feature": "SSE4_1", "opcodes": [ "66", "0F", "38", "2B" ] },
        "Packuswb": { "opcodes": [ "66", "0F", "67" ] },
        "Paddb": { "opcodes": [ "66", "0F", "FC" ] },
        "Paddd": { "opcodes": [ "66", "0F", "FE" ] },
        "Paddq": { "opcodes": [ "66", "0F", "D4" ] },
        "Paddsb": { "opcodes": [ "66", "0F", "EC" ] },
        "Paddsw": { "opcodes": [ "66", "0F", "ED" ] },
        "Paddusb": { "opcodes": [ "66", "0F", "DC" ] },
        "Paddusw": { "opcodes": [ "66", "0F", "DD" ] },
        "Paddw": { "opcodes": [ "66", "0F", "FD" ] },
        "Pand": { "opcodes": [ "66", "0F", "DB" ] },
        "Pandn": { "opcodes": [ "66", "0F", "DF" ] },
        "Pavgb": { "opcodes": [ "66", "0F", "E0" ] },
        "Pavgw": { "opcodes": [ "66", "0F", "E3" ] },
        "Pclmulhqhqdq": { "feature": "CLMUL", "opcodes": [ "66", "0F", "3A", "44", "11" ] },
        "Pclmulhqlqdq": { "feature": "CLMUL", "opcodes": [ "66", "0F", "3A", "44", "01" ] },
        "Pclmullqhqdq": { "feature": "CLMUL", "opcodes": [ "66", "0F", "3A", "44", "10" ] },
        "Pclmullqlqdq": { "feature": "CLMUL", "opcodes": [ "66", "0F", "3A", "44", "00" ] },
        "Pcmpeqb": { "opcodes": [ "66", "0F", "74" ] },
        "Pcmpeqd": { "opcodes": [ "66", "0F", "76" ] },
        "Pcmpeqq": { "feature": "SSE4_1", "opcodes": [ "66", "0F", "38", "29" ] },
        "Pcmpeqw": { "opcodes": [ "66", "0F", "75" ] },
        "Pcmpgtb": { "opcodes": [ "66", "0F", "64" ] },
        "Pcmpgtd": { "opcodes": [ "66", "0F", "66" ] },
        "Pcmpgtq": { "feature": "SSE4_2", "opcodes": [ "66", "0F", "38", "37" ] },
        "Pcmpgtw": { "opcodes": [ "66", "0F", "65" ] },
        "Phaddd": { "feature": "SSSE3", "opcodes": [ "66", "0F", "38", "02" ] },
        "Phaddw": { "feature": "SSSE3", "opcodes": [ "66", "0F", "38", "01" ] },
        "Pmaxsb": { "feature": "SSE4_1", "opcodes": [ "66", "0F", "38", "3C" ] },
        "Pmaxsd": { "feature": "SSE4_1", "opcodes": [ "66", "0F", "38", "3D" ] },
        "Pmaxsw": { "opcodes": [ "66", "0F", "EE" ] },
        "Pmaxub": { "opcodes": [ "66", "0F", "DE" ] },
        "Pmaxud": { "feature": "SSE4_1", "opcodes": [ "66", "0F", "38", "3F" ] },
        "Pmaxuw": { "feature": "SSE4_1", "opcodes": [ "66", "0F", "38", "3E" ] },
        "Pminsb": { "feature": "SSE4_1", "opcodes": [ "66", "0F", "38", "38" ] },
        "Pminsd": { "feature": "SSE4_1", "opcodes": [ "66", "0F", "38", "39" ] },
        "Pminsw": { "opcodes": [ "66", "0F", "EA" ] },
        "Pminub": { "opcodes": [ "66", "0F", "DA" ] },
        "Pminud": { "feature": "SSE4_1", "opcodes": [ "66", "0F", "38", "3B" ] },
        "Pminuw": { "feature": "SSE4_1", "opcodes": [ "66", "0F", "38", "3A" ] },
        "Pmulhrsw": { "feature": "SSSE3", "opcodes": [ "66", "0F", "38", "0B" ] },
        "Pmulhw": { "opcodes": [ "66", "0F", "E5" ] },
        "Pmulld": { "feature": "SSE4_1", "opcodes": [ "66", "0F", "38", "40" ] },
        "Pmullw": { "opcodes": [ "66", "0F", "D5" ] },
        "Pmuludq": { "opcodes": [ "66", "0F", "F4" ] },
        "Por": { "opcodes": [ "66", "0F", "EB" ] },
        "Psadbw": { "opcodes": [ "66", "0F", "F6" ] },
        "Pshufb": { "feature": "SSSE3", "opcodes": [ "66", "0F", "38", "00" ] },
        "Pslld": { "opcodes": [ "66", "0F", "F2" ] },
        "Psllq": { "opcodes": [ "66", "0F", "F3" ] },
        "Psllw": { "opcodes": [ "66", "0F", "F1" ] },
        "Psrad": { "opcodes": [ "66", "0F", "E2" ] },
        "Psraw": { "opcodes": [ "66", "0F", "E1" ] },
        "Psrld": { "opcodes": [ "66", "0F", "D2" ] },
        "Psrlq": { "opcodes": [ "66", "0F", "D3" ] },
        "Psrlw": { "opcodes": [ "66", "0F", "D1" ] },
        "Psubb": { "opcodes": [ "66", "0F", "F8" ] },
        "Psubd": { "opcodes": [ "66", "0F", "FA" ] },
        "Psubq": { "opcodes": [ "66", "0F", "FB" ] },
        "Psubsb": { "opcodes": [ "66", "0F", "E8" ] },
        "Psubsw": { "opcodes": [ "66", "0F", "E9" ] },
        "Psubusb": { "opcodes": [ "66", "0F", "D8" ] },
        "Psubusw": { "opcodes": [ "66", "0F", "D9" ] },
        "Psubw": { "opcodes": [ "66", "0F", "F9" ] },
        "Punpckhbw": { "opcodes": [ "66", "0F", "68" ] },
        "Punpckhdq": { "opcodes": [ "66", "0F", "6A" ] },
        "Punpckhqdq": { "opcodes": [ "66", "0F", "6D" ] },
        "Punpckhwd": { "opcodes": [ "66", "0F", "69" ] },
        "Punpcklbw": { "opcodes": [ "66", "0F", "60" ] },
        "Punpckldq": { "opcodes": [ "66", "0F", "62" ] },
        "Punpcklqdq": { "opcodes": [ "66", "0F", "6C" ] },
        "Punpcklwd": { "opcodes": [ "66", "0F", "61" ] },
        "Pxor": { "opcodes": [ "66", "0F", "EF" ] },
        "Rsqrtps": { "opcodes": [ "0F", "52" ] },
        "Subpd": { "opcodes": [ "66", "0F", "5C" ] },
        "Subps": { "opcodes": [ "0F", "5C" ] },
        "Vrsqrtps": { "feature": "AVX", "opcodes": [ "C4", "01", "00", "52" ] },
        "Xorpd": { "opcodes": [ "66", "0F", "57" ] },
        "Xorps": { "opcodes": [ "0F", "57" ] }
      },
      "args": [
        { "class": "VecReg128", "usage": "use_def" },
        { "class": "VecReg128/VecMem128", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Addsd": { "opcodes": [ "F2", "0F", "58" ] },
        "Cmpeqsd": { "opcodes": [ "F2", "0F", "C2", "00" ] },
        "Cmplesd": { "opcodes": [ "F2", "0F", "C2", "02" ] },
        "Cmpltsd": { "opcodes": [ "F2", "0F", "C2", "01" ] },
        "Cmpneqsd": { "opcodes": [ "F2", "0F", "C2", "04" ] },
        "Cmpnlesd": { "opcodes": [ "F2", "0F", "C2", "06" ] },
        "Cmpnltsd": { "opcodes": [ "F2", "0F", "C2", "05" ] },
        "Cmpordsd": { "opcodes": [ "F2", "0F", "C2", "07" ] },
        "Cmpunordsd": { "opcodes": [ "F2", "0F", "C2", "03" ] },
        "Divsd": { "opcodes": [ "F2", "0F", "5E" ] },
        "Mulsd": { "opcodes": [ "F2", "0F", "59" ] },
        "Subsd": { "opcodes": [ "F2", "0F", "5C" ] }
      },
      "args": [
        { "class": "FpReg64", "usage": "use_def" },
        { "class": "FpReg64/VecMem64", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Addss": { "opcodes": [ "F3", "0F", "58" ] },
        "Cmpeqss": { "opcodes": [ "F3", "0F", "C2", "00" ] },
        "Cmpless": { "opcodes": [ "F3", "0F", "C2", "02" ] },
        "Cmpltss": { "opcodes": [ "F3", "0F", "C2", "01" ] },
        "Cmpneqss": { "opcodes": [ "F3", "0F", "C2", "04" ] },
        "Cmpnless": { "opcodes": [ "F3", "0F", "C2", "06" ] },
        "Cmpnltss": { "opcodes": [ "F3", "0F", "C2", "05" ] },
        "Cmpordss": { "opcodes": [ "F3", "0F", "C2", "07" ] },
        "Cmpunordss": { "opcodes": [ "F3", "0F", "C2", "03" ] },
        "Divss": { "opcodes": [ "F3", "0F", "5E" ] },
        "Mulss": { "opcodes": [ "F3", "0F", "59" ] },
        "Subss": { "opcodes": [ "F3", "0F", "5C" ] }
      },
      "args": [
        { "class": "FpReg32", "usage": "use_def" },
        { "class": "FpReg32/VecMem32", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Addw": { "opcodes": [ "66", "01" ], "type": "reg_to_rm" },
        "Andw": { "opcodes": [ "66", "21" ], "type": "reg_to_rm" },
        "Btcw": { "opcodes": [ "66", "0F", "BB" ], "type": "reg_to_rm" },
        "Btrw": { "opcodes": [ "66", "0F", "B3" ], "type": "reg_to_rm" },
        "Btsw": { "opcodes": [ "66", "0F", "AB" ], "type": "reg_to_rm" },
        "Orw": { "opcodes": [ "66", "09" ], "type": "reg_to_rm" },
        "Subw": { "opcodes": [ "66", "29" ], "type": "reg_to_rm" },
        "Xorw": { "opcodes": [ "66", "31" ], "type": "reg_to_rm" }
      },
      "args": [
        { "class": "GeneralReg16/Mem16", "usage": "use_def" },
        { "class": "GeneralReg16", "usage": "use" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Addw": { "opcodes": [ "66", "03" ] },
        "Andw": { "opcodes": [ "66", "23" ] },
        "Orw": { "opcodes": [ "66", "0B" ] },
        "Subw": { "opcodes": [ "66", "2B" ] },
        "Xorw": { "opcodes": [ "66", "33" ] }
      },
      "args": [
        { "class": "GeneralReg16", "usage": "use_def" },
        { "class": "Mem16", "usage": "use" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Addw": { "opcodes": [ "66", "81", "0" ] },
        "Andw": { "opcodes": [ "66", "81", "4" ] },
        "Orw": { "opcodes": [ "66", "81", "1" ] },
        "Subw": { "opcodes": [ "66", "81", "5" ] },
        "Xorw": { "opcodes": [ "66", "81", "6" ] }
      },
      "args": [
        { "class": "GeneralReg16/Mem16", "usage": "use_def" },
        { "class": "Imm16" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "AddwAccumulator": { "opcodes": [ "66", "05" ] },
        "AndwAccumulator": { "opcodes": [ "66", "25" ] },
        "OrwAccumulator": { "opcodes": [ "66", "0D" ] },
        "SubwAccumulator": { "opcodes": [ "66", "2D" ] },
        "XorwAccumulator": { "opcodes": [ "66", "35" ] }
      },
      "args": [
        { "class": "AX", "usage": "use_def" },
        { "class": "Imm16" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "AddwImm8": { "opcodes": [ "66", "83", "0" ] },
        "AndwImm8": { "opcodes": [ "66", "83", "4" ] },
        "OrwImm8": { "opcodes": [ "66", "83", "1" ] },
        "Rolw": { "opcodes": [ "66", "C1", "0" ] },
        "Rorw": { "opcodes": [ "66", "C1", "1" ] },
        "Sarw": { "opcodes": [ "66", "C1", "7" ] },
        "Shlw": { "opcodes": [ "66", "C1", "4" ] },
        "Shrw": { "opcodes": [ "66", "C1", "5" ] },
        "SubwImm8": { "opcodes": [ "66", "83", "5" ] },
        "XorwImm8": { "opcodes": [ "66", "83", "6" ] }
      },
      "args": [
        { "class": "GeneralReg16/Mem16", "usage": "use_def" },
        { "class": "Imm8" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Aesimc": { "feature": "AES", "opcodes": [ "66", "0F", "38", "DB" ] },
        "Movq": { "opcodes": [ "F3", "0F", "7E" ] },
        "Pmovsxbw": { "feature": "SSE4_1", "opcodes": [ "66", "0F", "38", "20" ] },
        "Pmovsxdq": { "feature": "SSE4_1", "opcodes": [ "66", "0F", "38", "25" ] },
        "Pmovsxwd": { "feature": "SSE4_1", "opcodes": [ "66", "0F", "38", "23" ] },
        "Pmovzxbw": { "feature": "SSE4_1", "opcodes": [ "66", "0F", "38", "30" ] },
        "Pmovzxdq": { "feature": "SSE4_1", "opcodes": [ "66", "0F", "38", "35" ] },
        "Pmovzxwd": { "feature": "SSE4_1", "opcodes": [ "66", "0F", "38", "33" ] },
        "Vaesimc": { "feature": "AESAVX", "opcodes": [ "C4", "02", "01", "DB" ] },
        "Vmovq": { "feature": "AVX", "opcodes": [ "C4", "01", "02", "7E" ] }
      },
      "args": [
        { "class": "XmmReg", "usage": "def" },
        { "class": "XmmReg/VecMem64", "usage": "use" }
      ],
      "comment": "Upper bits are zero-filled for Movq/Vmovq"
    },
    {
      "encodings": {
        "Aeskeygenassist": { "feature": "AVX", "opcodes": [ "66", "0F", "3A", "DF" ] },
        "Pshufd": { "opcodes": [ "66", "0F", "70" ] },
        "Pshufhw": { "opcodes": [ "F3", "0F", "70" ] },
        "Pshuflw": { "opcodes": [ "F2", "0F", "70" ] },
        "Roundpd": { "feature": "SSE4_1", "opcodes": [ "66", "0F", "3A", "09" ] },
        "Roundps": { "feature": "SSE4_1", "opcodes": [ "66", "0F", "3A", "08" ] },
        "Vaeskeygenassist": { "feature": "AVX", "opcodes": [ "C4", "03", "01", "DF" ] },
        "Vpshufd": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "70" ] },
        "Vpshufhw": { "feature": "AVX", "opcodes": [ "C4", "01", "02", "70" ] },
        "Vpshuflw": { "feature": "AVX", "opcodes": [ "C4", "01", "03", "70" ] },
        "Vroundpd": { "feature": "AVX", "opcodes": [ "C4", "03", "01", "09" ] },
        "Vroundps": { "feature": "AVX", "opcodes": [ "C4", "03", "01", "08" ] }
      },
      "args": [
        { "class": "VecReg128", "usage": "def" },
        { "class": "VecReg128/VecMem128", "usage": "use" },
        { "class": "Imm8" }
      ]
    },
    {
      "encodings": {
        "Andnl": { "feature": "BMI", "opcodes": [ "C4", "02", "00", "F2" ], "type": "vex_rm_to_reg" }
      },
      "args": [
        { "class": "GeneralReg32", "usage": "def" },
        { "class": "GeneralReg32", "usage": "use" },
        { "class": "GeneralReg32/Mem32", "usage": "use" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Bextrl": { "feature": "BMI", "opcodes": [ "C4", "02", "00", "F7" ] },
        "Bzhil": { "feature": "BMI2", "opcodes": [ "C4", "02", "00", "F5" ] }
      },
      "args": [
        { "class": "GeneralReg32", "usage": "use_def" },
        { "class": "GeneralReg32/Mem32", "usage": "use" },
        { "class": "GeneralReg32", "usage": "use" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Blsil": { "feature": "BMI", "opcodes": [ "C4", "02", "00", "F3", "3" ], "type": "rm_to_vex" },
        "Blsmskl": { "feature": "BMI", "opcodes": [ "C4", "02", "00", "F3", "2" ], "type": "rm_to_vex" },
        "Blsrl": { "feature": "BMI", "opcodes": [ "C4", "02", "00", "F3", "1" ], "type": "rm_to_vex" },
        "Bsfl": { "opcodes": [ "0F", "BC" ] },
        "Bsrl": { "opcodes": [ "0F", "BD" ] },
        "Lzcntl": { "feature": "LZCNT", "opcodes": [ "F3", "0F", "BD" ] },
        "Popcntl": { "feature": "POPCNT", "opcodes": [ "F3", "0F", "B8" ] },
        "Tzcntl": { "feature": "BMI", "opcodes": [ "F3", "0F", "BC" ] }
      },
      "args": [
        { "class": "GeneralReg32", "usage": "def" },
        { "class": "GeneralReg32/Mem32", "usage": "use" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Bsfw": { "opcodes": [ "66", "0F", "BC" ] },
        "Bsrw": { "opcodes": [ "66", "0F", "BD" ] },
        "Lzcntw": { "feature": "LZCNT", "opcodes": [ "66", "F3", "0F", "BD" ] },
        "Popcntw": { "feature": "POPCNT", "opcodes": [ "66", "F3", "0F", "B8" ] },
        "Tzcntw": { "feature": "BMI", "opcodes": [ "66", "F3", "0F", "BC" ] }
      },
      "args": [
        { "class": "GeneralReg16", "usage": "def" },
        { "class": "GeneralReg16/Mem16", "usage": "use" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Bswapl": { "opcodes": [ "0F", "C8" ] }
      },
      "args": [
        { "class": "GeneralReg32", "usage": "use_def" }
      ]
    },
    {
      "encodings": {
        "Btl": { "opcodes": [ "0F", "A3" ], "type": "reg_to_rm" },
        "Cmpl": { "opcode": "39", "type": "reg_to_rm" },
        "Testl": { "opcode": "85", "type": "reg_to_rm" }
      },
      "args": [
        { "class": "GeneralReg32/Mem32", "usage": "use" },
        { "class": "GeneralReg32", "usage": "use" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Btw": { "opcodes": [ "66", "0F", "A3" ], "type": "reg_to_rm" },
        "Cmpw": { "opcodes": [ "66", "39" ], "type": "reg_to_rm" },
        "Testw": { "opcodes": [ "66", "85" ], "type": "reg_to_rm" }
      },
      "args": [
        { "class": "GeneralReg16/Mem16", "usage": "use" },
        { "class": "GeneralReg16", "usage": "use" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Call": { "opcodes": [ "FF", "02" ] },
        "Push": { "opcode": "50" }
      },
      "args": [
        { "class": "RSP", "usage": "use_def" },
        { "class": "GeneralReg", "usage": "use" }
      ]
    },
    {
      "stems": [ "Call" ],
      "args": [
        { "class": "RSP", "usage": "use_def" },
        { "class": "Label" }
      ]
    },
    {
      "encodings": {
        "Cbtw": { "opcodes": [ "66", "98" ] },
        "Cbw": { "opcodes": [ "66", "98" ] }
      },
      "args": [
        { "class": "AL", "usage": "use" },
        { "class": "AX", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Cdq": { "opcode": "99" },
        "Cltd": { "opcode": "99" }
      },
      "args": [
        { "class": "EAX", "usage": "use" },
        { "class": "EDX", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Clc": { "opcode": "F8" },
        "Cmc": { "opcode": "F5" },
        "Stc": { "opcode": "F9" }
      },
      "args": [
        { "class": "FLAGS", "usage": "use_def" }
      ]
    },
    {
      "encodings": {
        "Cmovl": { "opcodes": [ "0F", "40" ] }
      },
      "args": [
        { "class": "Cond" },
        { "class": "GeneralReg32", "usage": "use_def" },
        { "class": "GeneralReg32/Mem32", "usage": "use" },
        { "class": "FLAGS", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Cmovw": { "opcodes": [ "66", "0F", "40" ] }
      },
      "args": [
        { "class": "Cond" },
        { "class": "GeneralReg16", "usage": "use_def" },
        { "class": "GeneralReg16/Mem16", "usage": "use" },
        { "class": "FLAGS", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "CmpXchg8b": { "opcodes": [ "0F", "C7", "1" ] },
        "Lock CmpXchg8b": { "opcodes": [ "F0", "0F", "C7", "1" ] }
      },
      "args": [
        { "class": "EAX", "usage": "use_def" },
        { "class": "EDX", "usage": "use_def" },
        { "class": "EBX", "usage": "use" },
        { "class": "ECX", "usage": "use" },
        { "class": "VecMem64", "usage": "use_def" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "CmpXchgl": { "opcodes": [ "0F", "B1" ], "type": "reg_to_rm" }
      },
      "args": [
        { "class": "EAX", "usage": "use_def" },
        { "class": "GeneralReg32/Mem32", "usage": "use_def" },
        { "class": "GeneralReg32", "usage": "use" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Cmpb": { "opcode": "38", "type": "reg_to_rm" },
        "Testb": { "opcode": "84", "type": "reg_to_rm" }
      },
      "args": [
        { "class": "GeneralReg8/Mem8", "usage": "use" },
        { "class": "GeneralReg8", "usage": "use" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Cmpb": { "opcodes": [ "80", "7" ] },
        "Testb": { "opcodes": [ "F6", "0" ] }
      },
      "args": [
        { "class": "GeneralReg8/Mem8", "usage": "use" },
        { "class": "Imm8" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Cmpb": { "opcode": "3A" }
      },
      "args": [
        { "class": "GeneralReg8", "usage": "use" },
        { "class": "Mem8", "usage": "use" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "CmpbAccumulator": { "opcode": "3C" },
        "TestbAccumulator": { "opcode": "A8" }
      },
      "args": [
        { "class": "AL", "usage": "use" },
        { "class": "Imm8" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Cmpl": { "opcodes": [ "81", "7" ] },
        "Testl": { "opcodes": [ "F7", "0" ] }
      },
      "args": [
        { "class": "GeneralReg32/Mem32", "usage": "use" },
        { "class": "Imm32" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Cmpl": { "opcode": "3B" }
      },
      "args": [
        { "class": "GeneralReg32", "usage": "use" },
        { "class": "Mem32", "usage": "use" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "CmplAccumulator": { "opcode": "3D" },
        "TestlAccumulator": { "opcode": "A9" }
      },
      "args": [
        { "class": "EAX", "usage": "use" },
        { "class": "Imm32" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "CmplImm8": { "opcodes": [ "83", "7" ] }
      },
      "args": [
        { "class": "GeneralReg32/Mem32", "usage": "use" },
        { "class": "Imm8" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Cmpw": { "opcodes": [ "66", "81", "7" ] },
        "Testw": { "opcodes": [ "66", "F7", "0" ] }
      },
      "args": [
        { "class": "GeneralReg16/Mem16", "usage": "use" },
        { "class": "Imm16" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Cmpw": { "opcodes": [ "66", "3B" ] }
      },
      "args": [
        { "class": "GeneralReg16", "usage": "use" },
        { "class": "Mem16", "usage": "use" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "CmpwAccumulator": { "opcodes": [ "66", "3D" ] },
        "TestwAccumulator": { "opcodes": [ "66", "A9" ] }
      },
      "args": [
        { "class": "AX", "usage": "use" },
        { "class": "Imm16" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "CmpwImm8": { "opcodes": [ "66", "83", "7" ] }
      },
      "args": [
        { "class": "GeneralReg16/Mem16", "usage": "use" },
        { "class": "Imm8" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Cvtdq2pd": { "opcodes": [ "F3", "0F", "E6" ] },
        "Cvtdq2ps": { "opcodes": [ "0F", "5B" ] },
        "Cvtpd2dq": { "opcodes": [ "F2", "0F", "E6" ] },
        "Cvtpd2ps": { "opcodes": [ "66", "0F", "5A" ] },
        "Cvtps2dq": { "opcodes": [ "66", "0F", "5B" ] },
        "Cvtps2pd": { "opcodes": [ "0F", "5A" ] },
        "Cvttpd2dq": { "opcodes": [ "66", "0F", "E6" ] },
        "Cvttps2dq": { "opcodes": [ "F3", "0F", "5B" ] },
        "Vcvtdq2pd": { "feature": "AVX", "opcodes": [ "C4", "01", "02", "E6" ] },
        "Vcvtdq2ps": { "feature": "AVX", "opcodes": [ "C4", "01", "00", "5B" ] },
        "Vcvtpd2dq": { "feature": "AVX", "opcodes": [ "C4", "01", "03", "E6" ] },
        "Vcvtpd2dqx": {
          "comment": [
            "Suffix “x” used to distingush 128bit memory operand from 256bit memory operand",
            "This is common convention for assemblers that use AT&T syntax"
          ],
          "feature": "AVX",
          "opcodes": [ "C4", "01", "03", "E6" ]
        },
        "Vcvtpd2ps": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "5A" ] },
        "Vcvtpd2psx": {
          "comment": [
            "Suffix “x” used to distingush 128bit memory operand from 256bit memory operand",
            "This is common convention for assemblers that use AT&T syntax"
          ],
          "feature": "AVX",
          "opcodes": [ "C4", "01", "01", "5A" ]
        },
        "Vcvtph2ps": { "feature": "F16C", "opcodes": [ "C4", "02", "01", "13" ] },
        "Vcvtps2dq": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "5B" ] },
        "Vcvtps2pd": { "feature": "AVX", "opcodes": [ "C4", "01", "00", "5A" ] },
        "Vcvttpd2dq": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "E6" ] },
        "Vcvttpd2dqx": {
          "comment": [
            "Suffix “x” used to distingush 128bit memory operand from 256bit memory operand",
            "This is common convention for assemblers that use AT&T syntax"
          ],
          "feature": "AVX",
          "opcodes": [ "C4", "01", "01", "E6" ]
        },
        "Vcvttps2dq": { "feature": "AVX", "opcodes": [ "C4", "01", "02", "5B" ] }
      },
      "args": [
        { "class": "VecReg128", "usage": "def" },
        { "class": "VecReg128/VecMem128", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Cvtsd2sil": { "opcodes": [ "F2", "0F", "2D" ] },
        "Cvttsd2sil": { "opcodes": [ "F2", "0F", "2C" ] },
        "Vcvtsd2sil": { "feature": "AVX", "opcodes": [ "C4", "01", "03", "2D" ] },
        "Vcvttsd2sil": { "feature": "AVX", "opcodes": [ "C4", "01", "03", "2C" ] }
      },
      "args": [
        { "class": "GeneralReg32", "usage": "def" },
        { "class": "FpReg64/VecMem64", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Cvtsd2ss": { "opcodes": [ "F2", "0F", "5A" ] }
      },
      "args": [
        { "class": "FpReg32", "usage": "def" },
        { "class": "FpReg64/VecMem64", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Cvtsi2sdl": { "opcodes": [ "F2", "0F", "2A" ] }
      },
      "args": [
        { "class": "FpReg64", "usage": "def" },
        { "class": "GeneralReg32/Mem32", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Cvtsi2ssl": { "opcodes": [ "F3", "0F", "2A" ] }
      },
      "args": [
        { "class": "FpReg32", "usage": "def" },
        { "class": "GeneralReg32/Mem32", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Cvtss2sd": { "opcodes": [ "F3", "0F", "5A" ] }
      },
      "args": [
        { "class": "FpReg64", "usage": "def" },
        { "class": "FpReg32/VecMem32", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Cvtss2sil": { "opcodes": [ "F3", "0F", "2D" ] },
        "Cvttss2sil": { "opcodes": [ "F3", "0F", "2C" ] },
        "Vcvtss2sil": { "feature": "AVX", "opcodes": [ "C4", "01", "02", "2D" ] },
        "Vcvttss2sil": { "feature": "AVX", "opcodes": [ "C4", "01", "02", "2C" ] }
      },
      "args": [
        { "class": "GeneralReg32", "usage": "def" },
        { "class": "FpReg32/VecMem32", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Cwd": { "opcodes": [ "66", "99" ] },
        "Cwtd": { "opcodes": [ "66", "99" ] }
      },
      "args": [
        { "class": "AX", "usage": "use" },
        { "class": "DX", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Cwde": { "opcode": "98" },
        "Cwtl": { "opcode": "98" }
      },
      "args": [
        { "class": "AX", "usage": "use" },
        { "class": "EAX", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Decb": { "opcodes": [ "FE", "1" ] },
        "Incb": { "opcodes": [ "FE", "0" ] },
        "Negb": { "opcodes": [ "F6", "3" ] },
        "RolbByOne": { "opcodes": [ "D0", "0" ] },
        "RorbByOne": { "opcodes": [ "D0", "1" ] },
        "SarbByOne": { "opcodes": [ "D0", "7" ] },
        "ShlbByOne": { "opcodes": [ "D0", "4" ] },
        "ShrbByOne": { "opcodes": [ "D0", "5" ] }
      },
      "args": [
        { "class": "GeneralReg8/Mem8", "usage": "use_def" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Decl": { "opcodes": [ "FF", "1" ] },
        "Incl": { "opcodes": [ "FF", "0" ] }
      },
      "args": [
        { "class": "Mem32", "usage": "use_def" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Decw": { "opcodes": [ "66", "FF", "1" ] },
        "Incw": { "opcodes": [ "66", "FF", "0" ] }
      },
      "args": [
        { "class": "Mem16", "usage": "use_def" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Divb": { "opcodes": [ "F6", "6" ] },
        "Idivb": { "opcodes": [ "F6", "7" ] }
      },
      "args": [
        { "class": "AX", "usage": "use_def" },
        { "class": "GeneralReg8/Mem8", "usage": "use" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Divl": { "opcodes": [ "F7", "6" ] },
        "Idivl": { "opcodes": [ "F7", "7" ] }
      },
      "args": [
        { "class": "EAX", "usage": "use_def" },
        { "class": "EDX", "usage": "use_def" },
        { "class": "GeneralReg32/Mem32", "usage": "use" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Divw": { "opcodes": [ "66", "F7", "6" ] },
        "Idivw": { "opcodes": [ "66", "F7", "7" ] }
      },
      "args": [
        { "class": "AX", "usage": "use_def" },
        { "class": "DX", "usage": "use_def" },
        { "class": "GeneralReg16/Mem16", "usage": "use" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "F2xm1": { "opcodes": [ "D9", "F0" ] },
        "Fabs": { "opcodes": [ "D9", "E1" ] },
        "Fchs": { "opcodes": [ "D9", "E0" ] },
        "Fcos": { "opcodes": [ "D9", "FF" ] },
        "Fld1": { "opcodes": [ "D9", "E8" ] },
        "Fldl2e": { "opcodes": [ "D9", "EA" ] },
        "Fldl2t": { "opcodes": [ "D9", "E9" ] },
        "Fldlg2": { "opcodes": [ "D9", "EC" ] },
        "Fldln2": { "opcodes": [ "D9", "ED" ] },
        "Fldpi": { "opcodes": [ "D9", "EB" ] },
        "Fldz": { "opcodes": [ "D9", "EE" ] },
        "Frndint": { "opcodes": [ "D9", "FC" ] },
        "Fscale": { "opcodes": [ "D9", "FD" ] },
        "Fsin": { "opcodes": [ "D9", "FE" ] },
        "Fsqrt": { "opcodes": [ "D9", "FA" ] },
        "Ftst": { "opcodes": [ "D9", "E4" ] }
      },
      "args": [
        { "class": "ST", "usage": "use_def" }
      ]
    },
    {
      "encodings": {
        "FaddFromSt": { "opcodes": [ "DC", "0" ] },
        "FaddpFromSt": { "opcodes": [ "DE", "0" ] },
        "FdivFromSt": { "opcodes": [ "DC", "6" ] },
        "FdivpFromSt": { "opcodes": [ "DE", "6" ] },
        "FdivrFromSt": { "opcodes": [ "DC", "7" ] },
        "FdivrpFromSt": { "opcodes": [ "DE", "7" ] },
        "FmulFromSt": { "opcodes": [ "DC", "1" ] },
        "FmulpFromSt": { "opcodes": [ "DE", "1" ] },
        "FsubFromSt": { "opcodes": [ "DC", "4" ] },
        "FsubpFromSt": { "opcodes": [ "DE", "4" ] },
        "FsubrFromSt": { "opcodes": [ "DC", "5" ] },
        "FsubrpFromSt": { "opcodes": [ "DE", "5" ] }
      },
      "args": [
        { "class": "RegX87", "usage": "use_def" },
        { "class": "ST", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "FaddToSt": { "opcodes": [ "D8", "0" ] },
        "FdivToSt": { "opcodes": [ "D8", "6" ] },
        "FdivrToSt": { "opcodes": [ "D8", "7" ] },
        "FmulToSt": { "opcodes": [ "D8", "1" ] },
        "FsubToSt": { "opcodes": [ "D8", "4" ] },
        "FsubrToSt": { "opcodes": [ "D8", "5" ] }
      },
      "args": [
        { "class": "ST", "usage": "use_def" },
        { "class": "RegX87", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Faddl": { "opcodes": [ "DC", "0" ] },
        "Fdivl": { "opcodes": [ "DC", "6" ] },
        "Fdivrl": { "opcodes": [ "DC", "7" ] },
        "Fmull": { "opcodes": [ "DC", "1" ] },
        "Fsubl": { "opcodes": [ "DC", "4" ] },
        "Fsubrl": { "opcodes": [ "DC", "5" ] }
      },
      "args": [
        { "class": "ST", "usage": "use_def" },
        { "class": "MemX8764", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Fadds": { "opcodes": [ "D8", "0" ] },
        "Fdivrs": { "opcodes": [ "D8", "7" ] },
        "Fdivs": { "opcodes": [ "D8", "6" ] },
        "Fiaddl": { "opcodes": [ "DA", "0" ] },
        "Fidivl": { "opcodes": [ "DA", "6" ] },
        "Fidivrl": { "opcodes": [ "DA", "7" ] },
        "Fimull": { "opcodes": [ "DA", "1" ] },
        "Fisubl": { "opcodes": [ "DA", "4" ] },
        "Fisubrl": { "opcodes": [ "DA", "5" ] },
        "Fmuls": { "opcodes": [ "D8", "1" ] },
        "Fsubrs": { "opcodes": [ "D8", "5" ] },
        "Fsubs": { "opcodes": [ "D8", "4" ] }
      },
      "args": [
        { "class": "ST", "usage": "use_def" },
        { "class": "MemX8732", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Fbld": { "opcodes": [ "DF", "4" ] },
        "Fldt": { "opcodes": [ "DB", "5" ] }
      },
      "args": [
        { "class": "ST", "usage": "def" },
        { "class": "MemX8780", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Fbstp": { "opcodes": [ "DF", "6" ] },
        "Fstpt": { "opcodes": [ "DB", "7" ] }
      },
      "args": [
        { "class": "MemX8780", "usage": "def" },
        { "class": "ST", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "FcmovbToSt": { "opcodes": [ "DA", "0" ] },
        "FcmovbeToSt": { "opcodes": [ "DA", "2" ] },
        "FcmoveToSt": { "opcodes": [ "DA", "1" ] },
        "FcmovnbToSt": { "opcodes": [ "DB", "0" ] },
        "FcmovnbeToSt": { "opcodes": [ "DB", "2" ] },
        "FcmovneToSt": { "opcodes": [ "DB", "1" ] },
        "FcmovnuToSt": { "opcodes": [ "DB", "3" ] },
        "FcmovuToSt": { "opcodes": [ "DA", "3" ] }
      },
      "args": [
        { "class": "ST", "usage": "use_def" },
        { "class": "RegX87", "usage": "use" },
        { "class": "FLAGS", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Fcom": { "opcodes": [ "D8", "2" ] },
        "Fcomp": { "opcodes": [ "D8", "3" ] },
        "Fucom": { "opcodes": [ "DD", "4" ] },
        "Fucomp": { "opcodes": [ "DD", "5" ] }
      },
      "args": [
        { "class": "ST", "usage": "use" },
        { "class": "RegX87", "usage": "use" },
        { "class": "CC", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Fcomi": { "opcodes": [ "DB", "6" ] },
        "Fcomip": { "opcodes": [ "DF", "6" ] },
        "Fucomi": { "opcodes": [ "DB", "5" ] },
        "Fucomip": { "opcodes": [ "DF", "5" ] }
      },
      "args": [
        { "class": "ST", "usage": "use" },
        { "class": "RegX87", "usage": "use" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Fcoml": { "opcodes": [ "DC", "2" ] },
        "Fcompl": { "opcodes": [ "DC", "3" ] }
      },
      "args": [
        { "class": "ST", "usage": "use" },
        { "class": "MemX8764", "usage": "use" },
        { "class": "CC", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Fcompp": { "opcodes": [ "DE", "D9" ] },
        "Fucompp": { "opcodes": [ "DA", "E9" ] }
      },
      "args": [
        { "class": "ST", "usage": "use" },
        { "class": "ST1", "usage": "use" },
        { "class": "CC", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Fcomps": { "opcodes": [ "D8", "3" ] },
        "Fcoms": { "opcodes": [ "D8", "2" ] },
        "Ficoml": { "opcodes": [ "DA", "2" ] },
        "Ficompl": { "opcodes": [ "DA", "3" ] }
      },
      "args": [
        { "class": "ST", "usage": "use" },
        { "class": "MemX8732", "usage": "use" },
        { "class": "CC", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Fdecstp": { "opcodes": [ "D9", "F6" ] },
        "Fincstp": { "opcodes": [ "D9", "F7" ] },
        "Fnop": { "opcodes": [ "D9", "D0" ] },
        "Fwait": { "opcode": "9B" },
        "Int3": { "opcode": "CC" },
        "Lfence": { "opcodes": [ "0F", "AE", "E8" ] },
        "Mfence": { "opcodes": [ "0F", "AE", "F0" ] },
        "Nop": { "opcode": "90" },
        "Sfence": { "opcodes": [ "0F", "AE", "F8" ] },
        "UD2": { "opcodes": [ "0F", "0B" ] },
        "Wait": { "opcode": "9B" }
      },
      "args": []
    },
    {
      "encodings": {
        "Ffree": { "opcodes": [ "DD", "0" ] }
      },
      "args": [
        { "class": "RegX87", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Fiadds": { "opcodes": [ "DE", "0" ] },
        "Fidivrs": { "opcodes": [ "DE", "7" ] },
        "Fidivs": { "opcodes": [ "DE", "6" ] },
        "Fimuls": { "opcodes": [ "DE", "1" ] },
        "Fisubrs": { "opcodes": [ "DE", "5" ] },
        "Fisubs": { "opcodes": [ "DE", "4" ] }
      },
      "args": [
        { "class": "ST", "usage": "use_def" },
        { "class": "MemX8716", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Ficomps": { "opcodes": [ "DE", "3" ] },
        "Ficoms": { "opcodes": [ "DE", "2" ] }
      },
      "args": [
        { "class": "ST", "usage": "use" },
        { "class": "MemX8716", "usage": "use" },
        { "class": "CC", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Fildl": { "opcodes": [ "DB", "0" ] },
        "Flds": { "opcodes": [ "D9", "0" ] }
      },
      "args": [
        { "class": "ST", "usage": "def" },
        { "class": "MemX8732", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Fildll": { "opcodes": [ "DF", "5" ] },
        "Fldl": { "opcodes": [ "DD", "0" ] }
      },
      "args": [
        { "class": "ST", "usage": "def" },
        { "class": "MemX8764", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Filds": { "opcodes": [ "DF", "0" ] }
      },
      "args": [
        { "class": "ST", "usage": "def" },
        { "class": "MemX8716", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Fistl": { "opcodes": [ "DB", "2" ] },
        "Fistpl": { "opcodes": [ "DB", "3" ] },
        "Fisttpl": { "feature": "SSE3", "opcodes": [ "DB", "1" ] },
        "Fstps": { "opcodes": [ "D9", "3" ] },
        "Fsts": { "opcodes": [ "D9", "2" ] }
      },
      "args": [
        { "class": "MemX8732", "usage": "def" },
        { "class": "ST", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Fistpll": { "opcodes": [ "DF", "7" ] },
        "Fisttpll": { "feature": "SSE3", "opcodes": [ "DD", "1" ] },
        "Fstl": { "opcodes": [ "DD", "2" ] },
        "Fstpl": { "opcodes": [ "DD", "3" ] }
      },
      "args": [
        { "class": "MemX8764", "usage": "def" },
        { "class": "ST", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Fistps": { "opcodes": [ "DF", "3" ] },
        "Fists": { "opcodes": [ "DF", "2" ] },
        "Fisttps": { "feature": "SSE3", "opcodes": [ "DF", "1" ] }
      },
      "args": [
        { "class": "MemX8716", "usage": "def" },
        { "class": "ST", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Fld": { "opcodes": [ "D9", "0" ] }
      },
      "args": [
        { "class": "ST", "usage": "def" },
        { "class": "RegX87", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Fldcw": { "opcodes": [ "D9", "5" ] }
      },
      "args": [
        { "class": "CC", "usage": "def" },
        { "class": "MemX8732", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Fldenv": { "opcodes": [ "D9", "4" ] },
        "Frstor": { "opcodes": [ "DD", "4" ] },
        "Fxrstor": { "opcodes": [ "0F", "AE", "1" ] }
      },
      "args": [
        { "class": "MemX87", "usage": "use" },
        { "class": "CC", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Fnclex": { "opcodes": [ "DB", "E2" ] },
        "Fndisi": { "opcodes": [ "DB", "E1" ] },
        "Fneni": { "opcodes": [ "DB", "E0" ] },
        "Fninit": { "opcodes": [ "DB", "E3" ] },
        "Fnsetpm": { "opcodes": [ "DB", "E4" ] }
      },
      "args": [
        { "class": "CC", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Fnsave": { "opcodes": [ "DD", "6" ] },
        "Fnstenv": { "opcodes": [ "D9", "6" ] },
        "Fxsave": { "opcodes": [ "0F", "AE", "0" ] }
      },
      "args": [
        { "class": "CC", "usage": "def" },
        { "class": "MemX87", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Fnstcw": { "opcodes": [ "D9", "7" ] }
      },
      "args": [
        { "class": "MemX8732", "usage": "def" },
        { "class": "CC", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Fnstsw": { "opcodes": [ "DF", "E0" ] }
      },
      "args": [
        { "class": "AX", "usage": "def" },
        { "class": "SW", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Fnstsw": { "opcodes": [ "DD", "7" ] }
      },
      "args": [
        { "class": "MemX8732", "usage": "def" },
        { "class": "SW", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Fpatan": { "opcodes": [ "D9", "F3" ] },
        "Fprem": { "opcodes": [ "D9", "F8" ] },
        "Fprem1": { "opcodes": [ "D9", "F5" ] },
        "Fyl2x": { "opcodes": [ "D9", "F1" ] },
        "Fyl2xp1": { "opcodes": [ "D9", "F9" ] }
      },
      "args": [
        { "class": "ST", "usage": "use_def" },
        { "class": "ST1", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Fptan": { "opcodes": [ "D9", "F2" ] },
        "Fsincos": { "opcodes": [ "D9", "FB" ] },
        "Fxtract": { "opcodes": [ "D9", "F4" ] }
      },
      "args": [
        { "class": "ST", "usage": "use_def" },
        { "class": "ST1", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Fst": { "opcodes": [ "DD", "2" ] },
        "Fstp": { "opcodes": [ "DD", "3" ] }
      },
      "args": [
        { "class": "RegX87", "usage": "def" },
        { "class": "ST", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Fxam": { "opcodes": [ "D9", "E5" ] }
      },
      "args": [
        { "class": "ST", "usage": "use" },
        { "class": "CC", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Fxch": { "opcodes": [ "D9", "1" ] }
      },
      "args": [
        { "class": "RegX87", "usage": "use_def" },
        { "class": "ST", "usage": "use_def" }
      ]
    },
    {
      "encodings": {
        "Imulb": { "opcodes": [ "F6", "5" ] },
        "Mulb": { "opcodes": [ "F6", "4" ] }
      },
      "args": [
        { "class": "AL", "usage": "use" },
        { "class": "AX", "usage": "def" },
        { "class": "GeneralReg8/Mem8", "usage": "use" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Imull": { "opcodes": [ "F7", "5" ] },
        "Mull": { "opcodes": [ "F7", "4" ] }
      },
      "args": [
        { "class": "EAX", "usage": "use_def" },
        { "class": "EDX", "usage": "def" },
        { "class": "GeneralReg32/Mem32", "usage": "use" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Imull": { "opcode": "69" }
      },
      "args": [
        { "class": "GeneralReg32", "usage": "def" },
        { "class": "GeneralReg32/Mem32", "usage": "use" },
        { "class": "Imm32" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Imull": { "opcodes": [ "0F", "AF" ] }
      },
      "args": [
        { "class": "GeneralReg32", "usage": "use_def" },
        { "class": "GeneralReg32/Mem32", "usage": "use" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "ImullImm8": { "opcode": "6B" }
      },
      "args": [
        { "class": "GeneralReg32", "usage": "def" },
        { "class": "GeneralReg32/Mem32", "usage": "use" },
        { "class": "Imm8" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Imulw": { "opcodes": [ "66", "F7", "5" ] },
        "Mulw": { "opcodes": [ "66", "F7", "4" ] }
      },
      "args": [
        { "class": "AX", "usage": "use_def" },
        { "class": "DX", "usage": "def" },
        { "class": "GeneralReg16/Mem16", "usage": "use" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Imulw": { "opcodes": [ "66", "69" ] }
      },
      "args": [
        { "class": "GeneralReg16", "usage": "def" },
        { "class": "GeneralReg16/Mem16", "usage": "use" },
        { "class": "Imm16" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Imulw": { "opcodes": [ "66", "0F", "AF" ] }
      },
      "args": [
        { "class": "GeneralReg16", "usage": "use_def" },
        { "class": "GeneralReg16/Mem16", "usage": "use" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "ImulwImm8": { "opcodes": [ "66", "6B" ] }
      },
      "args": [
        { "class": "GeneralReg16", "usage": "def" },
        { "class": "GeneralReg16/Mem16", "usage": "use" },
        { "class": "Imm8" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "stems": [ "Jcc" ],
      "args": [
        { "class": "Cond" },
        { "class": "Label" },
        { "class": "FLAGS", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Jmp": { "opcodes": [ "FF", "4" ] }
      },
      "args": [
        { "class": "GeneralReg", "usage": "use" }
      ]
    },
    {
      "stems": [ "Jmp" ],
      "args": [
        { "class": "Label" }
      ]
    },
    {
      "encodings": {
        "Lahf": { "opcode": "9F" }
      },
      "args": [
        { "class": "EAX", "usage": "use_def" },
        { "class": "FLAGS", "usage": "use" }
      ],
      "comment": "Use use_def below because LAHF writes to AH while preserving the rest of RAX"
    },
    {
      "encodings": {
        "Ldmxcsr": { "opcodes": [ "0F", "AE", "2" ] },
        "Vldmxcsr": { "feature": "AVX", "opcodes": [ "C4", "01", "00", "AE", "2" ] }
      },
      "args": [
        { "class": "Mem32", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Leal": { "opcode": "8D" }
      },
      "args": [
        { "class": "GeneralReg32", "usage": "def" },
        { "class": "Mem", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Lock CmpXchgb": { "opcodes": [ "F0", "0F", "B0" ], "type": "reg_to_rm" }
      },
      "args": [
        { "class": "AL", "usage": "use_def" },
        { "class": "Mem8", "usage": "use_def" },
        { "class": "GeneralReg8", "usage": "use" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Lock CmpXchgl": { "opcodes": [ "F0", "0F", "B1" ], "type": "reg_to_rm" }
      },
      "args": [
        { "class": "EAX", "usage": "use_def" },
        { "class": "Mem32", "usage": "use_def" },
        { "class": "GeneralReg32", "usage": "use" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Lock CmpXchgw": { "opcodes": [ "F0", "66", "0F", "B1" ], "type": "reg_to_rm" }
      },
      "args": [
        { "class": "AX", "usage": "use_def" },
        { "class": "Mem16", "usage": "use_def" },
        { "class": "GeneralReg16", "usage": "use" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Lock Xaddb": { "opcodes": [ "F0", "0F", "C0" ], "type": "reg_to_rm" },
        "Xaddb": { "opcodes": [ "0F", "C0" ], "type": "reg_to_rm" }
      },
      "args": [
        { "class": "Mem8", "usage": "use_def" },
        { "class": "GeneralReg8", "usage": "use_def" },
        { "class": "FLAGS", "usage": "use_def" }
      ]
    },
    {
      "encodings": {
        "Lock Xaddl": { "opcodes": [ "F0", "0F", "C1" ], "type": "reg_to_rm" },
        "Xaddl": { "opcodes": [ "0F", "C1" ], "type": "reg_to_rm" }
      },
      "args": [
        { "class": "Mem32", "usage": "use_def" },
        { "class": "GeneralReg32", "usage": "use_def" },
        { "class": "FLAGS", "usage": "use_def" }
      ]
    },
    {
      "encodings": {
        "Lock Xaddw": { "opcodes": [ "F0", "66", "0F", "C1" ], "type": "reg_to_rm" },
        "Xaddw": { "opcodes": [ "66", "0F", "C1" ], "type": "reg_to_rm" }
      },
      "args": [
        { "class": "Mem16", "usage": "use_def" },
        { "class": "GeneralReg16", "usage": "use_def" },
        { "class": "FLAGS", "usage": "use_def" }
      ]
    },
    {
      "encodings": {
        "Movapd": { "opcodes": [ "66", "0F", "28" ] },
        "Movaps": { "opcodes": [ "0F", "28" ] },
        "Movdqa": { "opcodes": [ "66", "0F", "6F" ] },
        "Movdqu": { "opcodes": [ "F3", "0F", "6F" ] }
      },
      "args": [
        { "class": "XmmReg", "usage": "def" },
        { "class": "XmmReg/VecMem128", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Movapd": { "opcodes": [ "66", "0F", "29" ] },
        "Movaps": { "opcodes": [ "0F", "29" ] },
        "Vmovapd": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "29" ] },
        "Vmovaps": { "feature": "AVX", "opcodes": [ "C4", "01", "00", "29" ] }
      },
      "args": [
        { "class": "VecMem128", "usage": "def" },
        { "class": "XmmReg", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Movb": { "opcode": "B0" }
      },
      "args": [
        { "class": "GeneralReg8", "usage": "def" },
        { "class": "Imm8" }
      ]
    },
    {
      "encodings": {
        "Movb": { "opcode": "8A" }
      },
      "args": [
        { "class": "GeneralReg8", "usage": "def" },
        { "class": "Mem8", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Movb": { "opcode": "88", "type": "reg_to_rm" }
      },
      "args": [
        { "class": "GeneralReg8/Mem8", "usage": "def" },
        { "class": "GeneralReg8", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Movb": { "opcodes": [ "C6", "0" ] }
      },
      "args": [
        { "class": "Mem8", "usage": "def" },
        { "class": "Imm8" }
      ]
    },
    {
      "encodings": {
        "Movd": { "opcodes": [ "66", "0F", "7E" ], "type": "reg_to_rm" },
        "Vmovd": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "7E" ], "type": "reg_to_rm" }
      },
      "args": [
        { "class": "GeneralReg32/Mem32", "usage": "def" },
        { "class": "XmmReg", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Movd": { "opcodes": [ "66", "0F", "6E" ] },
        "Vmovd": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "6E" ] }
      },
      "args": [
        { "class": "XmmReg", "usage": "def" },
        { "class": "GeneralReg32/Mem32", "usage": "use" }
      ]
    },
    {
      "name": "MovdqRegReg",
      "args": [
        { "class": "XmmReg", "usage": "def" },
        { "class": "XmmReg", "usage": "use" }
      ],
      "asm": "Pmov",
      "mnemo": "MOVDQ"
    },
    {
      "encodings": {
        "Movdqa": { "opcodes": [ "66", "0F", "7F" ] },
        "Movdqu": { "opcodes": [ "F3", "0F", "7F" ] },
        "Vmovdqa": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "7F" ] },
        "Vmovdqu": { "feature": "AVX", "opcodes": [ "C4", "01", "02", "7F" ] }
      },
      "args": [
        { "class": "VecMem128", "usage": "def" },
        { "class": "XmmReg", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Movhlps": { "opcodes": [ "0F", "12" ] },
        "Movlhps": { "opcodes": [ "0F", "16" ] },
        "Movsd": { "opcodes": [ "F2", "0F", "10" ] },
        "Movss": { "opcodes": [ "F3", "0F", "10" ] }
      },
      "args": [
        { "class": "XmmReg", "usage": "use_def" },
        { "class": "XmmReg", "usage": "use" }
      ],
      "comment": "Upper bits (lower bits for Movlhps) are unchanged"
    },
    {
      "encodings": {
        "Movhpd": { "opcodes": [ "66", "0F", "17" ] },
        "Movhps": { "opcodes": [ "0F", "17" ] },
        "Movlpd": { "opcodes": [ "66", "0F", "13" ] },
        "Movlps": { "opcodes": [ "0F", "13" ] },
        "Vmovhpd": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "17" ] },
        "Vmovhps": { "feature": "AVX", "opcodes": [ "C4", "01", "00", "17" ] },
        "Vmovlpd": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "13" ] },
        "Vmovlps": { "feature": "AVX", "opcodes": [ "C4", "01", "00", "13" ] }
      },
      "args": [
        { "class": "VecMem64", "usage": "use_def" },
        { "class": "XmmReg", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Movhpd": { "opcodes": [ "66", "0F", "16" ] },
        "Movhps": { "opcodes": [ "0F", "16" ] },
        "Movlpd": { "opcodes": [ "66", "0F", "12" ] },
        "Movlps": { "opcodes": [ "0F", "12" ] }
      },
      "args": [
        { "class": "XmmReg", "usage": "use_def" },
        { "class": "VecMem64", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Movl": { "opcode": "B8" }
      },
      "args": [
        { "class": "GeneralReg32", "usage": "def" },
        { "class": "Imm32" }
      ]
    },
    {
      "encodings": {
        "Movl": { "opcode": "8B" }
      },
      "args": [
        { "class": "GeneralReg32", "usage": "def" },
        { "class": "Mem32", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Movl": { "opcode": "89", "type": "reg_to_rm" }
      },
      "args": [
        { "class": "GeneralReg32/Mem32", "usage": "def" },
        { "class": "GeneralReg32", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Movl": { "opcodes": [ "C7", "0" ] }
      },
      "args": [
        { "class": "Mem32", "usage": "def" },
        { "class": "Imm32" }
      ]
    },
    {
      "encodings": {
        "Movmskpd": { "opcodes": [ "66", "0F", "50" ] },
        "Movmskps": { "opcodes": [ "0F", "50" ] },
        "Vmovmskpd": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "50" ] },
        "Vmovmskps": { "feature": "AVX", "opcodes": [ "C4", "01", "00", "50" ] }
      },
      "args": [
        { "class": "GeneralReg32", "usage": "def" },
        { "class": "XmmReg", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Movq": { "opcodes": [ "66", "0F", "D6" ] },
        "Movsd": { "opcodes": [ "F2", "0F", "11" ] },
        "Vmovq": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "D6" ] },
        "Vmovsd": { "feature": "AVX", "opcodes": [ "C4", "01", "03", "11" ] }
      },
      "args": [
        { "class": "VecMem64", "usage": "def" },
        { "class": "XmmReg", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Movsd": { "opcodes": [ "F2", "0F", "10" ] },
        "Vmovsd": { "feature": "AVX", "opcodes": [ "C4", "01", "03", "10" ] }
      },
      "args": [
        { "class": "XmmReg", "usage": "def" },
        { "class": "VecMem64", "usage": "use" }
      ],
      "comment": "Upper bits are zero-filled"
    },
    {
      "encodings": {
        "Movss": { "opcodes": [ "F3", "0F", "10" ] },
        "Vmovss": { "feature": "AVX", "opcodes": [ "C4", "01", "02", "10" ] }
      },
      "args": [
        { "class": "XmmReg", "usage": "def" },
        { "class": "VecMem32", "usage": "use" }
      ],
      "comment": "Upper bits are zero-filled"
    },
    {
      "encodings": {
        "Movss": { "opcodes": [ "F3", "0F", "11" ] },
        "Vmovss": { "feature": "AVX", "opcodes": [ "C4", "01", "02", "11" ] }
      },
      "args": [
        { "class": "Mem32", "usage": "def" },
        { "class": "XmmReg", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Movsxbl": { "opcodes": [ "0F", "BE" ] },
        "Movzxbl": { "opcodes": [ "0F", "B6" ] }
      },
      "args": [
        { "class": "GeneralReg32", "usage": "def" },
        { "class": "GeneralReg8/Mem8", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Movsxwl": { "opcodes": [ "0F", "BF" ] },
        "Movzxwl": { "opcodes": [ "0F", "B7" ] }
      },
      "args": [
        { "class": "GeneralReg32", "usage": "def" },
        { "class": "GeneralReg16/Mem16", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Movw": { "opcodes": [ "66", "B8" ] }
      },
      "args": [
        { "class": "GeneralReg16", "usage": "def" },
        { "class": "Imm16" }
      ]
    },
    {
      "encodings": {
        "Movw": { "opcodes": [ "66", "8B" ] }
      },
      "args": [
        { "class": "GeneralReg16", "usage": "def" },
        { "class": "Mem16", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Movw": { "opcodes": [ "66", "89" ], "type": "reg_to_rm" }
      },
      "args": [
        { "class": "GeneralReg16/Mem16", "usage": "def" },
        { "class": "GeneralReg16", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Movw": { "opcodes": [ "66", "C7", "0" ] }
      },
      "args": [
        { "class": "Mem16", "usage": "def" },
        { "class": "Imm16" }
      ]
    },
    {
      "encodings": {
        "Mulxl": { "feature": "BMI2", "opcodes": [ "C4", "02", "03", "F6" ], "type": "vex_rm_to_reg" },
        "Pdepl": { "feature": "BMI2", "opcodes": [ "C4", "02", "03", "F5" ], "type": "vex_rm_to_reg" },
        "Pextl": { "feature": "BMI2", "opcodes": [ "C4", "02", "02", "F5" ], "type": "vex_rm_to_reg" }
      },
      "args": [
        { "class": "GeneralReg32", "usage": "use_def" },
        { "class": "GeneralReg32", "usage": "use" },
        { "class": "GeneralReg32/Mem32", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Negl": { "opcodes": [ "F7", "3" ] },
        "RollByOne": { "opcodes": [ "D1", "0" ] },
        "RorlByOne": { "opcodes": [ "D1", "1" ] },
        "SarlByOne": { "opcodes": [ "D1", "7" ] },
        "ShllByOne": { "opcodes": [ "D1", "4" ] },
        "ShrlByOne": { "opcodes": [ "D1", "5" ] }
      },
      "args": [
        { "class": "GeneralReg32/Mem32", "usage": "use_def" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Negw": { "opcodes": [ "66", "F7", "3" ] },
        "RolwByOne": { "opcodes": [ "66", "D1", "0" ] },
        "RorwByOne": { "opcodes": [ "66", "D1", "1" ] },
        "SarwByOne": { "opcodes": [ "66", "D1", "7" ] },
        "ShlwByOne": { "opcodes": [ "66", "D1", "4" ] },
        "ShrwByOne": { "opcodes": [ "66", "D1", "5" ] }
      },
      "args": [
        { "class": "GeneralReg16/Mem16", "usage": "use_def" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Notb": { "opcodes": [ "F6", "2" ] }
      },
      "args": [
        { "class": "GeneralReg8/Mem8", "usage": "use_def" }
      ]
    },
    {
      "encodings": {
        "Notl": { "opcodes": [ "F7", "2" ] }
      },
      "args": [
        { "class": "GeneralReg32/Mem32", "usage": "use_def" }
      ]
    },
    {
      "encodings": {
        "Notw": { "opcodes": [ "66", "F7", "2" ] }
      },
      "args": [
        { "class": "GeneralReg16/Mem16", "usage": "use_def" }
      ]
    },
    {
      "encodings": {
        "Pclmulqdq": { "feature": "CLMUL", "opcodes": [ "66", "0F", "3A", "44" ] },
        "Shufpd": { "opcodes": [ "66", "0F", "C6" ] },
        "Shufps": { "opcodes": [ "0F", "C6" ] }
      },
      "args": [
        { "class": "VecReg128", "usage": "use_def" },
        { "class": "VecReg128/VecMem128", "usage": "use" },
        { "class": "Imm8" }
      ]
    },
    {
      "encodings": {
        "Pextrb": { "feature": "SSE4_1", "opcodes": [ "66", "0F", "3A", "14" ], "type": "reg_to_rm" },
        "Pextrd": { "feature": "SSE4_1", "opcodes": [ "66", "0F", "3A", "16" ], "type": "reg_to_rm" },
        "Pextrw": { "opcodes": [ "66", "0F", "C5" ] },
        "Vpextrb": { "feature": "AVX", "opcodes": [ "C4", "03", "01", "14" ], "type": "reg_to_rm" },
        "Vpextrd": { "feature": "AVX", "opcodes": [ "C4", "03", "01", "16" ], "type": "reg_to_rm" },
        "Vpextrw": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "C5" ] }
      },
      "args": [
        { "class": "GeneralReg32", "usage": "def" },
        { "class": "VecReg128", "usage": "use" },
        { "class": "Imm8" }
      ]
    },
    {
      "encodings": {
        "Pextrb": { "feature": "SSE4_1", "opcodes": [ "66", "0F", "3A", "14" ], "type": "reg_to_rm" },
        "Vpextrb": { "feature": "AVX", "opcodes": [ "C4", "03", "01", "14" ], "type": "reg_to_rm" }
      },
      "args": [
        { "class": "Mem8", "usage": "def" },
        { "class": "VecReg128", "usage": "use" },
        { "class": "Imm8" }
      ]
    },
    {
      "encodings": {
        "Pextrd": { "feature": "SSE4_1", "opcodes": [ "66", "0F", "3A", "16" ], "type": "reg_to_rm" },
        "Vpextrd": { "feature": "AVX", "opcodes": [ "C4", "03", "01", "16" ], "type": "reg_to_rm" }
      },
      "args": [
        { "class": "Mem32", "usage": "def" },
        { "class": "VecReg128", "usage": "use" },
        { "class": "Imm8" }
      ]
    },
    {
      "encodings": {
        "Pextrw": { "feature": "SSE4_1", "opcodes": [ "66", "0F", "3A", "15" ] },
        "Vpextrw": { "feature": "AVX", "opcodes": [ "C4", "03", "01", "15" ] }
      },
      "args": [
        { "class": "Mem16", "usage": "def" },
        { "class": "VecReg128", "usage": "use" },
        { "class": "Imm8" }
      ]
    },
    {
      "encodings": {
        "Pinsrb": { "feature": "SSE4_1", "opcodes": [ "66", "0F", "3A", "20" ] },
        "Pinsrd": { "feature": "SSE4_1", "opcodes": [ "66", "0F", "3A", "22" ] },
        "Pinsrw": { "opcodes": [ "66", "0F", "C4" ] }
      },
      "args": [
        { "class": "VecReg128", "usage": "use_def" },
        { "class": "GeneralReg32", "usage": "use" },
        { "class": "Imm8" }
      ]
    },
    {
      "encodings": {
        "Pinsrb": { "feature": "SSE4_1", "opcodes": [ "66", "0F", "3A", "20" ] }
      },
      "args": [
        { "class": "VecReg128", "usage": "use_def" },
        { "class": "Mem8", "usage": "use" },
        { "class": "Imm8" }
      ]
    },
    {
      "encodings": {
        "Pinsrd": { "feature": "SSE4_1", "opcodes": [ "66", "0F", "3A", "22" ] }
      },
      "args": [
        { "class": "VecReg128", "usage": "use_def" },
        { "class": "Mem32", "usage": "use" },
        { "class": "Imm8" }
      ]
    },
    {
      "encodings": {
        "Pinsrw": { "opcodes": [ "66", "0F", "C4" ] }
      },
      "args": [
        { "class": "VecReg128", "usage": "use_def" },
        { "class": "Mem16", "usage": "use" },
        { "class": "Imm8" }
      ]
    },
    {
      "encodings": {
        "Pmovmskb": { "opcodes": [ "66", "0F", "D7" ] },
        "Vpmovmskb": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "D7" ] }
      },
      "args": [
        { "class": "GeneralReg32", "usage": "def" },
        { "class": "VecReg128", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Pmovsxbd": { "feature": "SSE4_1", "opcodes": [ "66", "0F", "38", "21" ] },
        "Pmovsxwq": { "feature": "SSE4_1", "opcodes": [ "66", "0F", "38", "24" ] },
        "Pmovzxbd": { "feature": "SSE4_1", "opcodes": [ "66", "0F", "38", "31" ] },
        "Pmovzxwq": { "feature": "SSE4_1", "opcodes": [ "66", "0F", "38", "34" ] }
      },
      "args": [
        { "class": "XmmReg", "usage": "def" },
        { "class": "XmmReg/VecMem32", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Pop": { "opcode": "58" }
      },
      "args": [
        { "class": "RSP", "usage": "use_def" },
        { "class": "GeneralReg", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Pslld": { "opcodes": [ "66", "0F", "72", "6" ] },
        "Pslldq": { "opcodes": [ "66", "0F", "73", "7" ] },
        "Psllq": { "opcodes": [ "66", "0F", "73", "6" ] },
        "Psllw": { "opcodes": [ "66", "0F", "71", "6" ] },
        "Psrad": { "opcodes": [ "66", "0F", "72", "4" ] },
        "Psraw": { "opcodes": [ "66", "0F", "71", "4" ] },
        "Psrld": { "opcodes": [ "66", "0F", "72", "2" ] },
        "Psrldq": { "opcodes": [ "66", "0F", "73", "3" ] },
        "Psrlq": { "opcodes": [ "66", "0F", "73", "2" ] },
        "Psrlw": { "opcodes": [ "66", "0F", "71", "2" ] }
      },
      "args": [
        { "class": "VecReg128", "usage": "use_def" },
        { "class": "Imm8" }
      ]
    },
    {
      "encodings": {
        "Push": { "opcode": "68" }
      },
      "args": [
        { "class": "RSP", "usage": "use_def" },
        { "class": "Imm32" }
      ]
    },
    {
      "encodings": {
        "PushImm8": { "opcode": "6A" }
      },
      "args": [
        { "class": "RSP", "usage": "use_def" },
        { "class": "Imm8" }
      ]
    },
    {
      "encodings": {
        "RclbByCl": { "opcodes": [ "D2", "2" ] },
        "RcrbByCl": { "opcodes": [ "D2", "3" ] }
      },
      "args": [
        { "class": "GeneralReg8/Mem8", "usage": "use_def" },
        { "class": "CL", "usage": "use" },
        { "class": "FLAGS", "usage": "use_def" }
      ]
    },
    {
      "encodings": {
        "RclbByOne": { "opcodes": [ "D0", "2" ] },
        "RcrbByOne": { "opcodes": [ "D0", "3" ] }
      },
      "args": [
        { "class": "GeneralReg8/Mem8", "usage": "use_def" },
        { "class": "FLAGS", "usage": "use_def" }
      ]
    },
    {
      "encodings": {
        "RcllByCl": { "opcodes": [ "D3", "2" ] },
        "RcrlByCl": { "opcodes": [ "D3", "3" ] }
      },
      "args": [
        { "class": "GeneralReg32/Mem32", "usage": "use_def" },
        { "class": "CL", "usage": "use" },
        { "class": "FLAGS", "usage": "use_def" }
      ]
    },
    {
      "encodings": {
        "RcllByOne": { "opcodes": [ "D1", "2" ] },
        "RcrlByOne": { "opcodes": [ "D1", "3" ] }
      },
      "args": [
        { "class": "GeneralReg32/Mem32", "usage": "use_def" },
        { "class": "FLAGS", "usage": "use_def" }
      ]
    },
    {
      "encodings": {
        "RclwByCl": { "opcodes": [ "66", "D3", "2" ] },
        "RcrwByCl": { "opcodes": [ "66", "D3", "3" ] }
      },
      "args": [
        { "class": "GeneralReg16/Mem16", "usage": "use_def" },
        { "class": "CL", "usage": "use" },
        { "class": "FLAGS", "usage": "use_def" }
      ]
    },
    {
      "encodings": {
        "RclwByOne": { "opcodes": [ "66", "D1", "2" ] },
        "RcrwByOne": { "opcodes": [ "66", "D1", "3" ] }
      },
      "args": [
        { "class": "GeneralReg16/Mem16", "usage": "use_def" },
        { "class": "FLAGS", "usage": "use_def" }
      ]
    },
    {
      "encodings": {
        "Ret": { "opcode": "C3" }
      },
      "args": [
        { "class": "RSP", "usage": "use_def" }
      ]
    },
    {
      "encodings": {
        "RolbByCl": { "opcodes": [ "D2", "0" ] },
        "RorbByCl": { "opcodes": [ "D2", "1" ] },
        "SarbByCl": { "opcodes": [ "D2", "7" ] },
        "ShlbByCl": { "opcodes": [ "D2", "4" ] },
        "ShrbByCl": { "opcodes": [ "D2", "5" ] }
      },
      "args": [
        { "class": "GeneralReg8/Mem8", "usage": "use_def" },
        { "class": "CL", "usage": "use" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "RollByCl": { "opcodes": [ "D3", "0" ] },
        "RorlByCl": { "opcodes": [ "D3", "1" ] },
        "SarlByCl": { "opcodes": [ "D3", "7" ] },
        "ShllByCl": { "opcodes": [ "D3", "4" ] },
        "ShrlByCl": { "opcodes": [ "D3", "5" ] }
      },
      "args": [
        { "class": "GeneralReg32/Mem32", "usage": "use_def" },
        { "class": "CL", "usage": "use" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "RolwByCl": { "opcodes": [ "66", "D3", "0" ] },
        "RorwByCl": { "opcodes": [ "66", "D3", "1" ] },
        "SarwByCl": { "opcodes": [ "66", "D3", "7" ] },
        "ShlwByCl": { "opcodes": [ "66", "D3", "4" ] },
        "ShrwByCl": { "opcodes": [ "66", "D3", "5" ] }
      },
      "args": [
        { "class": "GeneralReg16/Mem16", "usage": "use_def" },
        { "class": "CL", "usage": "use" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Rorxl": { "feature": "BMI2", "opcodes": [ "C4", "03", "03", "F0" ] }
      },
      "args": [
        { "class": "GeneralReg32", "usage": "def" },
        { "class": "GeneralReg32/Mem32", "usage": "use" },
        { "class": "Imm8" }
      ]
    },
    {
      "encodings": {
        "Roundsd": { "feature": "SSE4_1", "opcodes": [ "66", "0F", "3A", "0B" ] }
      },
      "args": [
        { "class": "FpReg64", "usage": "def" },
        { "class": "FpReg64/VecMem64", "usage": "use" },
        { "class": "Imm8" }
      ]
    },
    {
      "encodings": {
        "Roundss": { "feature": "SSE4_1", "opcodes": [ "66", "0F", "3A", "0A" ] }
      },
      "args": [
        { "class": "FpReg32", "usage": "def" },
        { "class": "FpReg32/VecMem32", "usage": "use" },
        { "class": "Imm8" }
      ]
    },
    {
      "encodings": {
        "Sahf": { "opcode": "9E" }
      },
      "args": [
        { "class": "EAX", "usage": "use" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Sarxl": { "feature": "BMI2", "opcodes": [ "C4", "02", "02", "F7" ] },
        "Shlxl": { "feature": "BMI2", "opcodes": [ "C4", "02", "01", "F7" ] },
        "Shrxl": { "feature": "BMI2", "opcodes": [ "C4", "02", "03", "F7" ] }
      },
      "args": [
        { "class": "GeneralReg32", "usage": "use_def" },
        { "class": "GeneralReg32/Mem32", "usage": "use" },
        { "class": "GeneralReg32", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Setcc": { "opcodes": [ "0F", "90", "0" ] }
      },
      "args": [
        { "class": "Cond" },
        { "class": "GeneralReg8/Mem8", "usage": "def" },
        { "class": "FLAGS", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Shldl": { "opcodes": [ "0F", "A4" ], "type": "reg_to_rm" },
        "Shrdl": { "opcodes": [ "0F", "AC" ], "type": "reg_to_rm" }
      },
      "args": [
        { "class": "GeneralReg32/Mem32", "usage": "use_def" },
        { "class": "GeneralReg32", "usage": "use" },
        { "class": "Imm8" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "ShldlByCl": { "opcodes": [ "0F", "A5" ], "type": "reg_to_rm" },
        "ShrdlByCl": { "opcodes": [ "0F", "AD" ], "type": "reg_to_rm" }
      },
      "args": [
        { "class": "GeneralReg32/Mem32", "usage": "use_def" },
        { "class": "GeneralReg32", "usage": "use" },
        { "class": "CL", "usage": "use" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Sqrtsd": { "opcodes": [ "F2", "0F", "51" ] }
      },
      "args": [
        { "class": "FpReg64", "usage": "def" },
        { "class": "FpReg64/VecMem64", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Sqrtss": { "opcodes": [ "F3", "0F", "51" ] }
      },
      "args": [
        { "class": "FpReg32", "usage": "def" },
        { "class": "FpReg32/VecMem32", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Stmxcsr": { "opcodes": [ "0F", "AE", "3" ] },
        "Vstmxcsr": { "feature": "AVX", "opcodes": [ "C4", "01", "00", "AE", "3" ] }
      },
      "args": [
        { "class": "Mem32", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Ucomisd": { "opcodes": [ "66", "0F", "2E" ] }
      },
      "args": [
        { "class": "FpReg64", "usage": "use" },
        { "class": "FpReg64/VecMem64", "usage": "use" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Ucomiss": { "opcodes": [ "0F", "2E" ] }
      },
      "args": [
        { "class": "FpReg32", "usage": "use" },
        { "class": "FpReg32/VecMem32", "usage": "use" },
        { "class": "FLAGS", "usage": "def" }
      ]
    },
    {
      "encodings": {
        "Vaddpd": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "58" ], "type": "optimizable_using_commutation" },
        "Vaddps": { "feature": "AVX", "opcodes": [ "C4", "01", "00", "58" ], "type": "optimizable_using_commutation" },
        "Vaesdec": { "feature": "AESAVX", "opcodes": [ "C4", "02", "01", "DE" ], "type": "vex_rm_to_reg" },
        "Vaesdeclast": { "feature": "AESAVX", "opcodes": [ "C4", "02", "01", "DF" ], "type": "vex_rm_to_reg" },
        "Vaesenc": { "feature": "AESAVX", "opcodes": [ "C4", "02", "01", "DC" ], "type": "vex_rm_to_reg" },
        "Vaesenclast": { "feature": "AESAVX", "opcodes": [ "C4", "02", "01", "DD" ], "type": "vex_rm_to_reg" },
        "Vandpd": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "54" ], "type": "optimizable_using_commutation" },
        "Vandps": { "feature": "AVX", "opcodes": [ "C4", "01", "00", "54" ], "type": "optimizable_using_commutation" },
        "Vcmpeqpd": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "C2", "00" ], "type": "optimizable_using_commutation" },
        "Vcmpeqps": { "feature": "AVX", "opcodes": [ "C4", "01", "00", "C2", "00" ], "type": "optimizable_using_commutation" },
        "Vcmplepd": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "C2", "02" ], "type": "vex_rm_to_reg" },
        "Vcmpleps": { "feature": "AVX", "opcodes": [ "C4", "01", "00", "C2", "02" ], "type": "vex_rm_to_reg" },
        "Vcmpltpd": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "C2", "01" ], "type": "vex_rm_to_reg" },
        "Vcmpltps": { "feature": "AVX", "opcodes": [ "C4", "01", "00", "C2", "01" ], "type": "vex_rm_to_reg" },
        "Vcmpneqpd": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "C2", "04" ], "type": "optimizable_using_commutation" },
        "Vcmpneqps": { "feature": "AVX", "opcodes": [ "C4", "01", "00", "C2", "04" ], "type": "optimizable_using_commutation" },
        "Vcmpnlepd": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "C2", "06" ], "type": "vex_rm_to_reg" },
        "Vcmpnleps": { "feature": "AVX", "opcodes": [ "C4", "01", "00", "C2", "06" ], "type": "vex_rm_to_reg" },
        "Vcmpnltpd": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "C2", "05" ], "type": "vex_rm_to_reg" },
        "Vcmpnltps": { "feature": "AVX", "opcodes": [ "C4", "01", "00", "C2", "05" ], "type": "vex_rm_to_reg" },
        "Vcmpordpd": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "C2", "07" ], "type": "optimizable_using_commutation" },
        "Vcmpordps": { "feature": "AVX", "opcodes": [ "C4", "01", "00", "C2", "07" ], "type": "optimizable_using_commutation" },
        "Vcmpunordpd": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "C2", "03" ], "type": "optimizable_using_commutation" },
        "Vcmpunordps": { "feature": "AVX", "opcodes": [ "C4", "01", "00", "C2", "03" ], "type": "optimizable_using_commutation" },
        "Vdivpd": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "5E" ], "type": "vex_rm_to_reg" },
        "Vdivps": { "feature": "AVX", "opcodes": [ "C4", "01", "00", "5E" ], "type": "vex_rm_to_reg" },
        "Vhaddpd": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "7C" ], "type": "vex_rm_to_reg" },
        "Vhaddps": { "feature": "AVX", "opcodes": [ "C4", "01", "03", "7C" ], "type": "vex_rm_to_reg" },
        "Vmaxpd": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "5F" ], "type": "vex_rm_to_reg" },
        "Vmaxps": { "feature": "AVX", "opcodes": [ "C4", "01", "00", "5F" ], "type": "vex_rm_to_reg" },
        "Vminpd": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "5D" ], "type": "vex_rm_to_reg" },
        "Vminps": { "feature": "AVX", "opcodes": [ "C4", "01", "00", "5D" ], "type": "vex_rm_to_reg" },
        "Vmulpd": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "59" ], "type": "optimizable_using_commutation" },
        "Vmulps": { "feature": "AVX", "opcodes": [ "C4", "01", "00", "59" ], "type": "optimizable_using_commutation" },
        "Vorpd": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "56" ], "type": "optimizable_using_commutation" },
        "Vorps": { "feature": "AVX", "opcodes": [ "C4", "01", "00", "56" ], "type": "optimizable_using_commutation" },
        "Vpackssdw": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "6B" ], "type": "vex_rm_to_reg" },
        "Vpacksswb": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "63" ], "type": "vex_rm_to_reg" },
        "Vpackusdw": { "feature": "AVX", "opcodes": [ "C4", "02", "01", "2B" ], "type": "vex_rm_to_reg" },
        "Vpackuswb": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "67" ], "type": "vex_rm_to_reg" },
        "Vpaddb": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "FC" ], "type": "optimizable_using_commutation" },
        "Vpaddd": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "FE" ], "type": "optimizable_using_commutation" },
        "Vpaddq": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "D4" ], "type": "optimizable_using_commutation" },
        "Vpaddsb": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "EC" ], "type": "optimizable_using_commutation" },
        "Vpaddsw": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "ED" ], "type": "optimizable_using_commutation" },
        "Vpaddusb": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "DC" ], "type": "optimizable_using_commutation" },
        "Vpaddusw": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "DD" ], "type": "optimizable_using_commutation" },
        "Vpaddw": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "FD" ], "type": "optimizable_using_commutation" },
        "Vpand": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "DB" ], "type": "optimizable_using_commutation" },
        "Vpandn": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "DF" ], "type": "vex_rm_to_reg" },
        "Vpavgb": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "E0" ], "type": "optimizable_using_commutation" },
        "Vpavgw": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "E3" ], "type": "optimizable_using_commutation" },
        "Vpclmulhqhqdq": { "feature": "CLMULAVX", "opcodes": [ "C4", "03", "01", "44", "11" ], "type": "vex_rm_to_reg" },
        "Vpclmulhqlqdq": { "feature": "CLMULAVX", "opcodes": [ "C4", "03", "01", "44", "01" ], "type": "vex_rm_to_reg" },
        "Vpclmullqhqdq": { "feature": "CLMULAVX", "opcodes": [ "C4", "03", "01", "44", "10" ], "type": "vex_rm_to_reg" },
        "Vpclmullqlqdq": { "feature": "CLMULAVX", "opcodes": [ "C4", "03", "01", "44", "00" ], "type": "vex_rm_to_reg" },
        "Vpcmpeqb": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "74" ], "type": "optimizable_using_commutation" },
        "Vpcmpeqd": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "76" ], "type": "optimizable_using_commutation" },
        "Vpcmpeqq": { "feature": "AVX", "opcodes": [ "C4", "02", "01", "29" ], "type": "vex_rm_to_reg" },
        "Vpcmpeqw": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "75" ], "type": "optimizable_using_commutation" },
        "Vpcmpgtb": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "64" ], "type": "vex_rm_to_reg" },
        "Vpcmpgtd": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "66" ], "type": "vex_rm_to_reg" },
        "Vpcmpgtq": { "feature": "AVX", "opcodes": [ "C4", "02", "01", "37" ], "type": "vex_rm_to_reg" },
        "Vpcmpgtw": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "65" ], "type": "vex_rm_to_reg" },
        "Vpmaxsb": { "feature": "AVX", "opcodes": [ "C4", "02", "01", "3C" ], "type": "vex_rm_to_reg" },
        "Vpmaxsd": { "feature": "AVX", "opcodes": [ "C4", "02", "01", "3D" ], "type": "vex_rm_to_reg" },
        "Vpmaxsw": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "EE" ], "type": "optimizable_using_commutation" },
        "Vpmaxub": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "DE" ], "type": "optimizable_using_commutation" },
        "Vpmaxud": { "feature": "AVX", "opcodes": [ "C4", "02", "01", "3F" ], "type": "vex_rm_to_reg" },
        "Vpmaxuw": { "feature": "AVX", "opcodes": [ "C4", "02", "01", "3E" ], "type": "vex_rm_to_reg" },
        "Vpminsb": { "feature": "AVX", "opcodes": [ "C4", "02", "01", "38" ], "type": "vex_rm_to_reg" },
        "Vpminsd": { "feature": "AVX", "opcodes": [ "C4", "02", "01", "39" ], "type": "vex_rm_to_reg" },
        "Vpminsw": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "EA" ], "type": "optimizable_using_commutation" },
        "Vpminub": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "DA" ], "type": "optimizable_using_commutation" },
        "Vpminud": { "feature": "AVX", "opcodes": [ "C4", "02", "01", "3B" ], "type": "vex_rm_to_reg" },
        "Vpminuw": { "feature": "AVX", "opcodes": [ "C4", "02", "01", "3A" ], "type": "vex_rm_to_reg" },
        "Vpmulhrsw": { "feature": "AVX", "opcodes": [ "C4", "02", "01", "0B" ], "type": "vex_rm_to_reg" },
        "Vpmulhw": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "E5" ], "type": "optimizable_using_commutation" },
        "Vpmulld": { "feature": "AVX", "opcodes": [ "C4", "02", "01", "40" ], "type": "vex_rm_to_reg" },
        "Vpmullw": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "D5" ], "type": "optimizable_using_commutation" },
        "Vpmuludq": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "F4" ], "type": "optimizable_using_commutation" },
        "Vpor": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "EB" ], "type": "optimizable_using_commutation" },
        "Vpsadbw": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "F6" ], "type": "optimizable_using_commutation" },
        "Vpshufb": { "feature": "AVX", "opcodes": [ "C4", "02", "01", "00" ], "type": "vex_rm_to_reg" },
        "Vpslld": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "F2" ], "type": "vex_rm_to_reg" },
        "Vpsllq": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "F3" ], "type": "vex_rm_to_reg" },
        "Vpsllw": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "F1" ], "type": "vex_rm_to_reg" },
        "Vpsrad": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "E2" ], "type": "vex_rm_to_reg" },
        "Vpsraw": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "E1" ], "type": "vex_rm_to_reg" },
        "Vpsrld": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "D2" ], "type": "vex_rm_to_reg" },
        "Vpsrlq": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "D3" ], "type": "vex_rm_to_reg" },
        "Vpsrlw": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "D1" ], "type": "vex_rm_to_reg" },
        "Vpsubb": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "F8" ], "type": "vex_rm_to_reg" },
        "Vpsubd": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "FA" ], "type": "vex_rm_to_reg" },
        "Vpsubq": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "FB" ], "type": "vex_rm_to_reg" },
        "Vpsubsb": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "E8" ], "type": "vex_rm_to_reg" },
        "Vpsubsw": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "E9" ], "type": "vex_rm_to_reg" },
        "Vpsubusb": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "D8" ], "type": "vex_rm_to_reg" },
        "Vpsubusw": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "D9" ], "type": "vex_rm_to_reg" },
        "Vpsubw": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "F9" ], "type": "vex_rm_to_reg" },
        "Vpunpckhbw": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "68" ], "type": "vex_rm_to_reg" },
        "Vpunpckhdq": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "6A" ], "type": "vex_rm_to_reg" },
        "Vpunpckhqdq": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "6D" ], "type": "vex_rm_to_reg" },
        "Vpunpckhwd": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "69" ], "type": "vex_rm_to_reg" },
        "Vpunpcklbw": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "60" ], "type": "vex_rm_to_reg" },
        "Vpunpckldq": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "62" ], "type": "vex_rm_to_reg" },
        "Vpunpcklqdq": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "6C" ], "type": "vex_rm_to_reg" },
        "Vpunpcklwd": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "61" ], "type": "vex_rm_to_reg" },
        "Vpxor": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "EF" ], "type": "optimizable_using_commutation" },
        "Vsubpd": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "5C" ], "type": "vex_rm_to_reg" },
        "Vsubps": { "feature": "AVX", "opcodes": [ "C4", "01", "00", "5C" ], "type": "vex_rm_to_reg" },
        "Vxorpd": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "57" ], "type": "optimizable_using_commutation" },
        "Vxorps": { "feature": "AVX", "opcodes": [ "C4", "01", "00", "57" ], "type": "optimizable_using_commutation" }
      },
      "args": [
        { "class": "VecReg128", "usage": "def" },
        { "class": "VecReg128", "usage": "use" },
        { "class": "VecReg128/VecMem128", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Vaddpd": { "feature": "AVX", "opcodes": [ "C4", "01", "05", "58" ], "type": "optimizable_using_commutation" },
        "Vaddps": { "feature": "AVX", "opcodes": [ "C4", "01", "04", "58" ], "type": "optimizable_using_commutation" },
        "Vaesdec": { "feature": "VAES", "opcodes": [ "C4", "02", "05", "DE" ], "type": "vex_rm_to_reg" },
        "Vaesdeclast": { "feature": "VAES", "opcodes": [ "C4", "02", "05", "DF" ], "type": "vex_rm_to_reg" },
        "Vaesenc": { "feature": "VAES", "opcodes": [ "C4", "02", "05", "DC" ], "type": "vex_rm_to_reg" },
        "Vaesenclast": { "feature": "VAES", "opcodes": [ "C4", "02", "05", "DD" ], "type": "vex_rm_to_reg" },
        "Vandpd": { "feature": "AVX", "opcodes": [ "C4", "01", "05", "54" ], "type": "optimizable_using_commutation" },
        "Vandps": { "feature": "AVX", "opcodes": [ "C4", "01", "04", "54" ], "type": "optimizable_using_commutation" },
        "Vcmpeqpd": { "feature": "AVX", "opcodes": [ "C4", "01", "05", "C2", "00" ], "type": "optimizable_using_commutation" },
        "Vcmpeqps": { "feature": "AVX", "opcodes": [ "C4", "01", "04", "C2", "00" ], "type": "optimizable_using_commutation" },
        "Vcmplepd": { "feature": "AVX", "opcodes": [ "C4", "01", "05", "C2", "02" ], "type": "vex_rm_to_reg" },
        "Vcmpleps": { "feature": "AVX", "opcodes": [ "C4", "01", "04", "C2", "02" ], "type": "vex_rm_to_reg" },
        "Vcmpltpd": { "feature": "AVX", "opcodes": [ "C4", "01", "05", "C2", "01" ], "type": "vex_rm_to_reg" },
        "Vcmpltps": { "feature": "AVX", "opcodes": [ "C4", "01", "04", "C2", "01" ], "type": "vex_rm_to_reg" },
        "Vcmpneqpd": { "feature": "AVX", "opcodes": [ "C4", "01", "05", "C2", "04" ], "type": "optimizable_using_commutation" },
        "Vcmpneqps": { "feature": "AVX", "opcodes": [ "C4", "01", "04", "C2", "04" ], "type": "optimizable_using_commutation" },
        "Vcmpnlepd": { "feature": "AVX", "opcodes": [ "C4", "01", "05", "C2", "06" ], "type": "vex_rm_to_reg" },
        "Vcmpnleps": { "feature": "AVX", "opcodes": [ "C4", "01", "04", "C2", "06" ], "type": "vex_rm_to_reg" },
        "Vcmpnltpd": { "feature": "AVX", "opcodes": [ "C4", "01", "05", "C2", "05" ], "type": "vex_rm_to_reg" },
        "Vcmpnltps": { "feature": "AVX", "opcodes": [ "C4", "01", "04", "C2", "05" ], "type": "vex_rm_to_reg" },
        "Vcmpordpd": { "feature": "AVX", "opcodes": [ "C4", "01", "05", "C2", "07" ], "type": "optimizable_using_commutation" },
        "Vcmpordps": { "feature": "AVX", "opcodes": [ "C4", "01", "04", "C2", "07" ], "type": "optimizable_using_commutation" },
        "Vcmpunordpd": { "feature": "AVX", "opcodes": [ "C4", "01", "05", "C2", "03" ], "type": "optimizable_using_commutation" },
        "Vcmpunordps": { "feature": "AVX", "opcodes": [ "C4", "01", "04", "C2", "03" ], "type": "optimizable_using_commutation" },
        "Vdivpd": { "feature": "AVX", "opcodes": [ "C4", "01", "05", "5E" ], "type": "vex_rm_to_reg" },
        "Vdivps": { "feature": "AVX", "opcodes": [ "C4", "01", "04", "5E" ], "type": "vex_rm_to_reg" },
        "Vhaddpd": { "feature": "AVX", "opcodes": [ "C4", "01", "05", "7C" ], "type": "vex_rm_to_reg" },
        "Vhaddps": { "feature": "AVX", "opcodes": [ "C4", "01", "07", "7C" ], "type": "vex_rm_to_reg" },
        "Vmaxpd": { "feature": "AVX", "opcodes": [ "C4", "01", "05", "5F" ], "type": "vex_rm_to_reg" },
        "Vmaxps": { "feature": "AVX", "opcodes": [ "C4", "01", "04", "5F" ], "type": "vex_rm_to_reg" },
        "Vminpd": { "feature": "AVX", "opcodes": [ "C4", "01", "05", "5D" ], "type": "vex_rm_to_reg" },
        "Vminps": { "feature": "AVX", "opcodes": [ "C4", "01", "04", "5D" ], "type": "vex_rm_to_reg" },
        "Vmulpd": { "feature": "AVX", "opcodes": [ "C4", "01", "05", "59" ], "type": "optimizable_using_commutation" },
        "Vmulps": { "feature": "AVX", "opcodes": [ "C4", "01", "04", "59" ], "type": "optimizable_using_commutation" },
        "Vorpd": { "feature": "AVX", "opcodes": [ "C4", "01", "05", "56" ], "type": "optimizable_using_commutation" },
        "Vorps": { "feature": "AVX", "opcodes": [ "C4", "01", "04", "56" ], "type": "optimizable_using_commutation" },
        "Vpackssdw": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "6B" ], "type": "vex_rm_to_reg" },
        "Vpacksswb": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "63" ], "type": "vex_rm_to_reg" },
        "Vpackusdw": { "feature": "AVX2", "opcodes": [ "C4", "02", "05", "2B" ], "type": "vex_rm_to_reg" },
        "Vpackuswb": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "67" ], "type": "vex_rm_to_reg" },
        "Vpaddb": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "FC" ], "type": "optimizable_using_commutation" },
        "Vpaddd": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "FE" ], "type": "optimizable_using_commutation" },
        "Vpaddq": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "D4" ], "type": "optimizable_using_commutation" },
        "Vpaddsb": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "EC" ], "type": "optimizable_using_commutation" },
        "Vpaddsw": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "ED" ], "type": "optimizable_using_commutation" },
        "Vpaddusb": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "DC" ], "type": "optimizable_using_commutation" },
        "Vpaddusw": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "DD" ], "type": "optimizable_using_commutation" },
        "Vpaddw": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "FD" ], "type": "optimizable_using_commutation" },
        "Vpand": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "DB" ], "type": "optimizable_using_commutation" },
        "Vpandn": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "DF" ], "type": "vex_rm_to_reg" },
        "Vpavgb": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "E0" ], "type": "optimizable_using_commutation" },
        "Vpavgw": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "E3" ], "type": "optimizable_using_commutation" },
        "Vpclmulhqhqdq": { "feature": "VPCLMULQD", "opcodes": [ "C4", "03", "05", "44", "11" ], "type": "vex_rm_to_reg" },
        "Vpclmulhqlqdq": { "feature": "VPCLMULQD", "opcodes": [ "C4", "03", "05", "44", "01" ], "type": "vex_rm_to_reg" },
        "Vpclmullqhqdq": { "feature": "VPCLMULQD", "opcodes": [ "C4", "03", "05", "44", "10" ], "type": "vex_rm_to_reg" },
        "Vpclmullqlqdq": { "feature": "VPCLMULQD", "opcodes": [ "C4", "03", "05", "44", "00" ], "type": "vex_rm_to_reg" },
        "Vpcmpeqb": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "74" ], "type": "optimizable_using_commutation" },
        "Vpcmpeqd": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "76" ], "type": "optimizable_using_commutation" },
        "Vpcmpeqq": { "feature": "AVX2", "opcodes": [ "C4", "02", "05", "29" ], "type": "vex_rm_to_reg" },
        "Vpcmpeqw": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "75" ], "type": "optimizable_using_commutation" },
        "Vpcmpgtb": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "64" ], "type": "vex_rm_to_reg" },
        "Vpcmpgtd": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "66" ], "type": "vex_rm_to_reg" },
        "Vpcmpgtq": { "feature": "AVX2", "opcodes": [ "C4", "02", "05", "37" ], "type": "vex_rm_to_reg" },
        "Vpcmpgtw": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "65" ], "type": "vex_rm_to_reg" },
        "Vpmaxsb": { "feature": "AVX2", "opcodes": [ "C4", "02", "05", "3C" ], "type": "vex_rm_to_reg" },
        "Vpmaxsd": { "feature": "AVX2", "opcodes": [ "C4", "02", "05", "3D" ], "type": "vex_rm_to_reg" },
        "Vpmaxsw": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "EE" ], "type": "optimizable_using_commutation" },
        "Vpmaxub": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "DE" ], "type": "optimizable_using_commutation" },
        "Vpmaxud": { "feature": "AVX2", "opcodes": [ "C4", "02", "05", "3F" ], "type": "vex_rm_to_reg" },
        "Vpmaxuw": { "feature": "AVX2", "opcodes": [ "C4", "02", "05", "3E" ], "type": "vex_rm_to_reg" },
        "Vpminsb": { "feature": "AVX2", "opcodes": [ "C4", "02", "05", "38" ], "type": "vex_rm_to_reg" },
        "Vpminsd": { "feature": "AVX2", "opcodes": [ "C4", "02", "05", "39" ], "type": "vex_rm_to_reg" },
        "Vpminsw": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "EA" ], "type": "optimizable_using_commutation" },
        "Vpminub": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "DA" ], "type": "optimizable_using_commutation" },
        "Vpminud": { "feature": "AVX2", "opcodes": [ "C4", "02", "05", "3B" ], "type": "vex_rm_to_reg" },
        "Vpminuw": { "feature": "AVX2", "opcodes": [ "C4", "02", "05", "3A" ], "type": "vex_rm_to_reg" },
        "Vpmulhrsw": { "feature": "AVX2", "opcodes": [ "C4", "02", "05", "0B" ], "type": "vex_rm_to_reg" },
        "Vpmulhw": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "E5" ], "type": "optimizable_using_commutation" },
        "Vpmulld": { "feature": "AVX2", "opcodes": [ "C4", "02", "05", "40" ], "type": "vex_rm_to_reg" },
        "Vpmullw": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "D5" ], "type": "optimizable_using_commutation" },
        "Vpmuludq": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "F4" ], "type": "optimizable_using_commutation" },
        "Vpor": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "EB" ], "type": "optimizable_using_commutation" },
        "Vpsadbw": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "F6" ], "type": "optimizable_using_commutation" },
        "Vpshufb": { "feature": "AVX2", "opcodes": [ "C4", "02", "05", "00" ], "type": "vex_rm_to_reg" },
        "Vpsubb": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "F8" ], "type": "vex_rm_to_reg" },
        "Vpsubd": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "FA" ], "type": "vex_rm_to_reg" },
        "Vpsubq": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "FB" ], "type": "vex_rm_to_reg" },
        "Vpsubsb": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "E8" ], "type": "vex_rm_to_reg" },
        "Vpsubsw": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "E9" ], "type": "vex_rm_to_reg" },
        "Vpsubusb": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "D8" ], "type": "vex_rm_to_reg" },
        "Vpsubusw": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "D9" ], "type": "vex_rm_to_reg" },
        "Vpsubw": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "F9" ], "type": "vex_rm_to_reg" },
        "Vpunpckhbw": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "68" ], "type": "vex_rm_to_reg" },
        "Vpunpckhdq": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "6A" ], "type": "vex_rm_to_reg" },
        "Vpunpckhqdq": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "6D" ], "type": "vex_rm_to_reg" },
        "Vpunpckhwd": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "69" ], "type": "vex_rm_to_reg" },
        "Vpunpcklbw": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "60" ], "type": "vex_rm_to_reg" },
        "Vpunpckldq": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "62" ], "type": "vex_rm_to_reg" },
        "Vpunpcklqdq": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "6C" ], "type": "vex_rm_to_reg" },
        "Vpunpcklwd": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "61" ], "type": "vex_rm_to_reg" },
        "Vpxor": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "EF" ], "type": "optimizable_using_commutation" },
        "Vsubpd": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "5C" ], "type": "vex_rm_to_reg" },
        "Vsubps": { "feature": "AVX2", "opcodes": [ "C4", "01", "04", "5C" ], "type": "vex_rm_to_reg" },
        "Vxorpd": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "57" ], "type": "optimizable_using_commutation" },
        "Vxorps": { "feature": "AVX2", "opcodes": [ "C4", "01", "04", "57" ], "type": "optimizable_using_commutation" }
      },
      "args": [
        { "class": "VecReg256", "usage": "def" },
        { "class": "VecReg256", "usage": "use" },
        { "class": "VecReg256/VecMem256", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Vaddsd": { "feature": "AVX", "opcodes": [ "C4", "01", "03", "58" ], "type": "optimizable_using_commutation" },
        "Vcmpeqsd": { "feature": "AVX", "opcodes": [ "C4", "01", "03", "C2", "00" ], "type": "optimizable_using_commutation" },
        "Vcmplesd": { "feature": "AVX", "opcodes": [ "C4", "01", "03", "C2", "02" ], "type": "vex_rm_to_reg" },
        "Vcmpltsd": { "feature": "AVX", "opcodes": [ "C4", "01", "03", "C2", "01" ], "type": "vex_rm_to_reg" },
        "Vcmpneqsd": { "feature": "AVX", "opcodes": [ "C4", "01", "03", "C2", "04" ], "type": "optimizable_using_commutation" },
        "Vcmpnlesd": { "feature": "AVX", "opcodes": [ "C4", "01", "03", "C2", "06" ], "type": "vex_rm_to_reg" },
        "Vcmpnltsd": { "feature": "AVX", "opcodes": [ "C4", "01", "03", "C2", "05" ], "type": "vex_rm_to_reg" },
        "Vcmpordsd": { "feature": "AVX", "opcodes": [ "C4", "01", "03", "C2", "07" ], "type": "optimizable_using_commutation" },
        "Vcmpunordsd": { "feature": "AVX", "opcodes": [ "C4", "01", "03", "C2", "03" ], "type": "optimizable_using_commutation" },
        "Vdivsd": { "feature": "AVX", "opcodes": [ "C4", "01", "03", "5E" ], "type": "vex_rm_to_reg" },
        "Vmulsd": { "feature": "AVX", "opcodes": [ "C4", "01", "03", "59" ], "type": "optimizable_using_commutation" },
        "Vsubsd": { "feature": "AVX", "opcodes": [ "C4", "01", "03", "5C" ], "type": "vex_rm_to_reg" }
      },
      "args": [
        { "class": "FpReg64", "usage": "def" },
        { "class": "FpReg64", "usage": "use" },
        { "class": "FpReg64/VecMem64", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Vaddss": { "feature": "AVX", "opcodes": [ "C4", "01", "02", "58" ], "type": "optimizable_using_commutation" },
        "Vcmpeqss": { "feature": "AVX", "opcodes": [ "C4", "01", "02", "C2", "00" ], "type": "optimizable_using_commutation" },
        "Vcmpless": { "feature": "AVX", "opcodes": [ "C4", "01", "02", "C2", "02" ], "type": "vex_rm_to_reg" },
        "Vcmpltss": { "feature": "AVX", "opcodes": [ "C4", "01", "02", "C2", "01" ], "type": "vex_rm_to_reg" },
        "Vcmpneqss": { "feature": "AVX", "opcodes": [ "C4", "01", "02", "C2", "04" ], "type": "optimizable_using_commutation" },
        "Vcmpnless": { "feature": "AVX", "opcodes": [ "C4", "01", "02", "C2", "06" ], "type": "vex_rm_to_reg" },
        "Vcmpnltss": { "feature": "AVX", "opcodes": [ "C4", "01", "02", "C2", "05" ], "type": "vex_rm_to_reg" },
        "Vcmpordss": { "feature": "AVX", "opcodes": [ "C4", "01", "02", "C2", "07" ], "type": "optimizable_using_commutation" },
        "Vcmpunordss": { "feature": "AVX", "opcodes": [ "C4", "01", "02", "C2", "03" ], "type": "optimizable_using_commutation" },
        "Vdivss": { "feature": "AVX", "opcodes": [ "C4", "01", "02", "5E" ], "type": "vex_rm_to_reg" },
        "Vmulss": { "feature": "AVX", "opcodes": [ "C4", "01", "02", "59" ], "type": "optimizable_using_commutation" },
        "Vsubss": { "feature": "AVX", "opcodes": [ "C4", "01", "02", "5C" ], "type": "vex_rm_to_reg" }
      },
      "args": [
        { "class": "FpReg32", "usage": "def" },
        { "class": "FpReg32", "usage": "use" },
        { "class": "FpReg32/VecMem32", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Vblendvps": { "feature": "AVX", "opcodes": [ "C4", "03", "01", "4A" ], "type": "vex_rm_imm_to_reg" },
        "Vblendvpd": { "feature": "AVX", "opcodes": [ "C4", "03", "01", "4B" ], "type": "vex_rm_imm_to_reg" }
      },
      "args": [
        { "class": "XmmReg", "usage": "use_def" },
        { "class": "XmmReg", "usage": "use" },
        { "class": "XmmReg/VecMem128", "usage": "use" },
        { "class": "XmmReg", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Vblendvps": { "feature": "AVX", "opcodes": [ "C4", "03", "05", "4A" ], "type": "vex_rm_imm_to_reg" },
        "Vblendvpd": { "feature": "AVX", "opcodes": [ "C4", "03", "05", "4B" ], "type": "vex_rm_imm_to_reg" }
      },
      "args": [
        { "class": "YmmReg", "usage": "use_def" },
        { "class": "YmmReg", "usage": "use" },
        { "class": "YmmReg/VecMem128", "usage": "use" },
        { "class": "YmmReg", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Vbroadcastf128": { "feature": "AVX", "opcodes": [ "C4", "02", "05", "1a" ] },
        "Vbroadcasti128": { "feature": "AVX2", "opcodes": [ "C4", "02", "05", "5a" ] }
      },
      "args": [
        { "class": "VecReg256", "usage": "def" },
        { "class": "VecMem128", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Vbroadcastsd": { "feature": "AVX2", "opcodes": [ "C4", "02", "05", "19" ] },
        "Vbroadcastss": { "feature": "AVX2", "opcodes": [ "C4", "02", "05", "18" ] }
      },
      "args": [
        { "class": "VecReg256", "usage": "def" },
        { "class": "XmmReg", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Vbroadcastsd": { "feature": "AVX", "opcodes": [ "C4", "02", "05", "19" ] }
      },
      "args": [
        { "class": "VecReg256", "usage": "def" },
        { "class": "VecMem64", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Vbroadcastss": { "feature": "AVX", "opcodes": [ "C4", "02", "01", "18" ] }
      },
      "args": [
        { "class": "VecReg128", "usage": "def" },
        { "class": "VecMem32", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Vbroadcastss": { "feature": "AVX2", "opcodes": [ "C4", "02", "01", "18" ] }
      },
      "args": [
        { "class": "VecReg128", "usage": "def" },
        { "class": "XmmReg", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Vbroadcastss": { "feature": "AVX", "opcodes": [ "C4", "02", "05", "18" ] }
      },
      "args": [
        { "class": "VecReg256", "usage": "def" },
        { "class": "VecMem32", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Vcvtdq2pd": { "feature": "AVX", "opcodes": [ "C4", "01", "06", "E6" ] },
        "Vcvtph2ps": { "feature": "F16C", "opcodes": [ "C4", "02", "05", "13" ] },
        "Vcvtps2pd": { "feature": "AVX", "opcodes": [ "C4", "01", "04", "5A" ] }
      },
      "args": [
        { "class": "VecReg256", "usage": "def" },
        { "class": "VecReg128/VecMem128", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Vcvtdq2ps": { "feature": "AVX", "opcodes": [ "C4", "01", "04", "5B" ] },
        "Vcvtps2dq": { "feature": "AVX", "opcodes": [ "C4", "01", "05", "5B" ] },
        "Vcvttps2dq": { "feature": "AVX", "opcodes": [ "C4", "01", "06", "5B" ] }
      },
      "args": [
        { "class": "VecReg256", "usage": "def" },
        { "class": "VecReg256/VecMem256", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Vcvtpd2dq": { "feature": "AVX", "opcodes": [ "C4", "01", "07", "E6" ] },
        "Vcvtpd2ps": { "feature": "AVX", "opcodes": [ "C4", "01", "05", "5A" ] },
        "Vcvttpd2dq": { "feature": "AVX", "opcodes": [ "C4", "01", "05", "E6" ] }
      },
      "args": [
        { "class": "VecReg128", "usage": "def" },
        { "class": "VecReg256", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Vcvtpd2dqy": {
          "comment": [
            "Suffix “y” used to distingush 128bit memory operand from 256bit memory operand",
            "This is common convention for assemblers that use AT&T syntax"
          ],
          "feature": "AVX",
          "opcodes": [ "C4", "01", "07", "E6" ]
        },
        "Vcvtpd2psy": {
          "comment": [
            "Suffix “y” used to distingush 128bit memory operand from 256bit memory operand",
            "This is common convention for assemblers that use AT&T syntax"
          ],
          "feature": "AVX",
          "opcodes": [ "C4", "01", "05", "5A" ]
        },
        "Vcvttpd2dqy": {
          "comment": [
            "Suffix “y” used to distingush 128bit memory operand from 256bit memory operand",
            "This is common convention for assemblers that use AT&T syntax"
          ],
          "feature": "AVX",
          "opcodes": [ "C4", "01", "05", "E6" ]
        }
      },
      "args": [
        { "class": "VecReg128", "usage": "def" },
        { "class": "VecReg256/VecMem256", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Vcvtps2ph": { "feature": "F16C", "opcodes": [ "C4", "03", "05", "1D" ], "type": "reg_to_rm" }
      },
      "args": [
        { "class": "VecReg128/VecMem128", "usage": "def" },
        { "class": "VecReg256", "usage": "use" },
        { "class": "Imm8" }
      ]
    },
    {
      "encodings": {
        "Vcvtps2ph": { "feature": "F16C", "opcodes": [ "C4", "03", "01", "1D" ], "type": "reg_to_rm" }
      },
      "args": [
        { "class": "XmmReg/VecMem64", "usage": "def" },
        { "class": "VecReg128", "usage": "use" },
        { "class": "Imm8" }
      ]
    },
    {
      "encodings": {
        "Vcvtsd2ss": { "feature": "AVX", "opcodes": [ "C4", "01", "03", "5A" ], "type": "vex_rm_to_reg" }
      },
      "args": [
        { "class": "FpReg32", "usage": "def" },
        { "class": "XmmReg", "usage": "use" },
        { "class": "FpReg64/VecMem64", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Vcvtsi2sdl": { "feature": "AVX", "opcodes": [ "C4", "01", "03", "2A" ], "type": "vex_rm_to_reg" }
      },
      "args": [
        { "class": "FpReg64", "usage": "def" },
        { "class": "XmmReg", "usage": "use" },
        { "class": "GeneralReg32/Mem32", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Vcvtsi2ssl": { "feature": "AVX", "opcodes": [ "C4", "01", "02", "2A" ], "type": "vex_rm_to_reg" }
      },
      "args": [
        { "class": "FpReg32", "usage": "def" },
        { "class": "XmmReg", "usage": "use" },
        { "class": "GeneralReg32/Mem32", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Vcvtss2sd": { "feature": "AVX", "opcodes": [ "C4", "01", "02", "5A" ], "type": "vex_rm_to_reg" }
      },
      "args": [
        { "class": "FpReg64", "usage": "def" },
        { "class": "XmmReg", "usage": "use" },
        { "class": "FpReg32/VecMem32", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Vextractf128": { "feature": "AVX", "opcodes": [ "C4", "03", "05", "19" ], "type": "reg_to_rm" },
        "Vextracti128": { "feature": "AVX2", "opcodes": [ "C4", "03", "05", "39" ], "type": "reg_to_rm" }
      },
      "args": [
        { "class": "VecReg128/VecMem128", "usage": "def" },
        { "class": "VecReg256", "usage": "use" },
        { "class": "Imm8" }
      ]
    },
    {
      "encodings": {
        "Vfmadd132pd": { "feature": "FMA", "opcodes": [ "C4", "02", "81", "98" ], "type": "vex_rm_to_reg" },
        "Vfmadd132ps": { "feature": "FMA", "opcodes": [ "C4", "02", "01", "98" ], "type": "vex_rm_to_reg" },
        "Vfmadd213pd": { "feature": "FMA", "opcodes": [ "C4", "02", "81", "A8" ], "type": "vex_rm_to_reg" },
        "Vfmadd213ps": { "feature": "FMA", "opcodes": [ "C4", "02", "01", "A8" ], "type": "vex_rm_to_reg" },
        "Vfmadd231pd": { "feature": "FMA", "opcodes": [ "C4", "02", "81", "B8" ], "type": "vex_rm_to_reg" },
        "Vfmadd231ps": { "feature": "FMA", "opcodes": [ "C4", "02", "01", "B8" ], "type": "vex_rm_to_reg" },
        "Vfmaddsub132pd": { "feature": "FMA", "opcodes": [ "C4", "02", "81", "96" ], "type": "vex_rm_to_reg" },
        "Vfmaddsub132ps": { "feature": "FMA", "opcodes": [ "C4", "02", "01", "96" ], "type": "vex_rm_to_reg" },
        "Vfmaddsub213pd": { "feature": "FMA", "opcodes": [ "C4", "02", "81", "A6" ], "type": "vex_rm_to_reg" },
        "Vfmaddsub213ps": { "feature": "FMA", "opcodes": [ "C4", "02", "01", "A6" ], "type": "vex_rm_to_reg" },
        "Vfmaddsub231pd": { "feature": "FMA", "opcodes": [ "C4", "02", "81", "B6" ], "type": "vex_rm_to_reg" },
        "Vfmaddsub231ps": { "feature": "FMA", "opcodes": [ "C4", "02", "01", "B6" ], "type": "vex_rm_to_reg" },
        "Vfmsub132pd": { "feature": "FMA", "opcodes": [ "C4", "02", "81", "9A" ], "type": "vex_rm_to_reg" },
        "Vfmsub132ps": { "feature": "FMA", "opcodes": [ "C4", "02", "01", "9A" ], "type": "vex_rm_to_reg" },
        "Vfmsub213pd": { "feature": "FMA", "opcodes": [ "C4", "02", "81", "AA" ], "type": "vex_rm_to_reg" },
        "Vfmsub213ps": { "feature": "FMA", "opcodes": [ "C4", "02", "01", "AA" ], "type": "vex_rm_to_reg" },
        "Vfmsub231pd": { "feature": "FMA", "opcodes": [ "C4", "02", "81", "BA" ], "type": "vex_rm_to_reg" },
        "Vfmsub231ps": { "feature": "FMA", "opcodes": [ "C4", "02", "01", "BA" ], "type": "vex_rm_to_reg" },
        "Vfmsubadd132pd": { "feature": "FMA", "opcodes": [ "C4", "02", "81", "97" ], "type": "vex_rm_to_reg" },
        "Vfmsubadd132ps": { "feature": "FMA", "opcodes": [ "C4", "02", "01", "97" ], "type": "vex_rm_to_reg" },
        "Vfmsubadd213pd": { "feature": "FMA", "opcodes": [ "C4", "02", "81", "A7" ], "type": "vex_rm_to_reg" },
        "Vfmsubadd213ps": { "feature": "FMA", "opcodes": [ "C4", "02", "01", "A7" ], "type": "vex_rm_to_reg" },
        "Vfmsubadd231pd": { "feature": "FMA", "opcodes": [ "C4", "02", "81", "B7" ], "type": "vex_rm_to_reg" },
        "Vfmsubadd231ps": { "feature": "FMA", "opcodes": [ "C4", "02", "01", "B7" ], "type": "vex_rm_to_reg" },
        "Vfnmadd132pd": { "feature": "FMA", "opcodes": [ "C4", "02", "81", "9C" ], "type": "vex_rm_to_reg" },
        "Vfnmadd132ps": { "feature": "FMA", "opcodes": [ "C4", "02", "01", "9C" ], "type": "vex_rm_to_reg" },
        "Vfnmadd213pd": { "feature": "FMA", "opcodes": [ "C4", "02", "81", "AC" ], "type": "vex_rm_to_reg" },
        "Vfnmadd213ps": { "feature": "FMA", "opcodes": [ "C4", "02", "01", "AC" ], "type": "vex_rm_to_reg" },
        "Vfnmadd231pd": { "feature": "FMA", "opcodes": [ "C4", "02", "81", "BC" ], "type": "vex_rm_to_reg" },
        "Vfnmadd231ps": { "feature": "FMA", "opcodes": [ "C4", "02", "01", "BC" ], "type": "vex_rm_to_reg" },
        "Vfnmsub132pd": { "feature": "FMA", "opcodes": [ "C4", "02", "81", "9E" ], "type": "vex_rm_to_reg" },
        "Vfnmsub132ps": { "feature": "FMA", "opcodes": [ "C4", "02", "01", "9E" ], "type": "vex_rm_to_reg" },
        "Vfnmsub213pd": { "feature": "FMA", "opcodes": [ "C4", "02", "81", "AE" ], "type": "vex_rm_to_reg" },
        "Vfnmsub213ps": { "feature": "FMA", "opcodes": [ "C4", "02", "01", "AE" ], "type": "vex_rm_to_reg" },
        "Vfnmsub231pd": { "feature": "FMA", "opcodes": [ "C4", "02", "81", "BE" ], "type": "vex_rm_to_reg" },
        "Vfnmsub231ps": { "feature": "FMA", "opcodes": [ "C4", "02", "01", "BE" ], "type": "vex_rm_to_reg" }
      },
      "args": [
        { "class": "VecReg128", "usage": "use_def" },
        { "class": "VecReg128", "usage": "use" },
        { "class": "VecReg128/VecMem128", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Vfmadd132pd": { "feature": "FMA", "opcodes": [ "C4", "02", "85", "98" ], "type": "vex_rm_to_reg" },
        "Vfmadd132ps": { "feature": "FMA", "opcodes": [ "C4", "02", "05", "98" ], "type": "vex_rm_to_reg" },
        "Vfmadd213pd": { "feature": "FMA", "opcodes": [ "C4", "02", "85", "A8" ], "type": "vex_rm_to_reg" },
        "Vfmadd213ps": { "feature": "FMA", "opcodes": [ "C4", "02", "05", "A8" ], "type": "vex_rm_to_reg" },
        "Vfmadd231pd": { "feature": "FMA", "opcodes": [ "C4", "02", "85", "B8" ], "type": "vex_rm_to_reg" },
        "Vfmadd231ps": { "feature": "FMA", "opcodes": [ "C4", "02", "05", "B8" ], "type": "vex_rm_to_reg" },
        "Vfmaddsub132pd": { "feature": "FMA", "opcodes": [ "C4", "02", "85", "96" ], "type": "vex_rm_to_reg" },
        "Vfmaddsub132ps": { "feature": "FMA", "opcodes": [ "C4", "02", "05", "96" ], "type": "vex_rm_to_reg" },
        "Vfmaddsub213pd": { "feature": "FMA", "opcodes": [ "C4", "02", "85", "A6" ], "type": "vex_rm_to_reg" },
        "Vfmaddsub213ps": { "feature": "FMA", "opcodes": [ "C4", "02", "05", "A6" ], "type": "vex_rm_to_reg" },
        "Vfmaddsub231pd": { "feature": "FMA", "opcodes": [ "C4", "02", "85", "B6" ], "type": "vex_rm_to_reg" },
        "Vfmaddsub231ps": { "feature": "FMA", "opcodes": [ "C4", "02", "05", "B6" ], "type": "vex_rm_to_reg" },
        "Vfmsub132pd": { "feature": "FMA", "opcodes": [ "C4", "02", "85", "9A" ], "type": "vex_rm_to_reg" },
        "Vfmsub132ps": { "feature": "FMA", "opcodes": [ "C4", "02", "05", "9A" ], "type": "vex_rm_to_reg" },
        "Vfmsub213pd": { "feature": "FMA", "opcodes": [ "C4", "02", "85", "AA" ], "type": "vex_rm_to_reg" },
        "Vfmsub213ps": { "feature": "FMA", "opcodes": [ "C4", "02", "05", "AA" ], "type": "vex_rm_to_reg" },
        "Vfmsub231pd": { "feature": "FMA", "opcodes": [ "C4", "02", "85", "BA" ], "type": "vex_rm_to_reg" },
        "Vfmsub231ps": { "feature": "FMA", "opcodes": [ "C4", "02", "05", "BA" ], "type": "vex_rm_to_reg" },
        "Vfmsubadd132pd": { "feature": "FMA", "opcodes": [ "C4", "02", "85", "97" ], "type": "vex_rm_to_reg" },
        "Vfmsubadd132ps": { "feature": "FMA", "opcodes": [ "C4", "02", "05", "97" ], "type": "vex_rm_to_reg" },
        "Vfmsubadd213pd": { "feature": "FMA", "opcodes": [ "C4", "02", "85", "A7" ], "type": "vex_rm_to_reg" },
        "Vfmsubadd213ps": { "feature": "FMA", "opcodes": [ "C4", "02", "05", "A7" ], "type": "vex_rm_to_reg" },
        "Vfmsubadd231pd": { "feature": "FMA", "opcodes": [ "C4", "02", "85", "B7" ], "type": "vex_rm_to_reg" },
        "Vfmsubadd231ps": { "feature": "FMA", "opcodes": [ "C4", "02", "05", "B7" ], "type": "vex_rm_to_reg" },
        "Vfnmadd132pd": { "feature": "FMA", "opcodes": [ "C4", "02", "85", "9C" ], "type": "vex_rm_to_reg" },
        "Vfnmadd132ps": { "feature": "FMA", "opcodes": [ "C4", "02", "05", "9C" ], "type": "vex_rm_to_reg" },
        "Vfnmadd213pd": { "feature": "FMA", "opcodes": [ "C4", "02", "85", "AC" ], "type": "vex_rm_to_reg" },
        "Vfnmadd213ps": { "feature": "FMA", "opcodes": [ "C4", "02", "05", "AC" ], "type": "vex_rm_to_reg" },
        "Vfnmadd231pd": { "feature": "FMA", "opcodes": [ "C4", "02", "85", "BC" ], "type": "vex_rm_to_reg" },
        "Vfnmadd231ps": { "feature": "FMA", "opcodes": [ "C4", "02", "05", "BC" ], "type": "vex_rm_to_reg" },
        "Vfnmsub132pd": { "feature": "FMA", "opcodes": [ "C4", "02", "85", "9E" ], "type": "vex_rm_to_reg" },
        "Vfnmsub132ps": { "feature": "FMA", "opcodes": [ "C4", "02", "05", "9E" ], "type": "vex_rm_to_reg" },
        "Vfnmsub213pd": { "feature": "FMA", "opcodes": [ "C4", "02", "85", "AE" ], "type": "vex_rm_to_reg" },
        "Vfnmsub213ps": { "feature": "FMA", "opcodes": [ "C4", "02", "05", "AE" ], "type": "vex_rm_to_reg" },
        "Vfnmsub231pd": { "feature": "FMA", "opcodes": [ "C4", "02", "85", "BE" ], "type": "vex_rm_to_reg" },
        "Vfnmsub231ps": { "feature": "FMA", "opcodes": [ "C4", "02", "05", "BE" ], "type": "vex_rm_to_reg" }
      },
      "args": [
        { "class": "VecReg256", "usage": "use_def" },
        { "class": "VecReg256", "usage": "use" },
        { "class": "VecReg256/VecMem256", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Vfmadd132sd": { "feature": "FMA", "opcodes": [ "C4", "02", "81", "99" ], "type": "vex_rm_to_reg" },
        "Vfmadd213sd": { "feature": "FMA", "opcodes": [ "C4", "02", "81", "A9" ], "type": "vex_rm_to_reg" },
        "Vfmadd231sd": { "feature": "FMA", "opcodes": [ "C4", "02", "81", "B9" ], "type": "vex_rm_to_reg" },
        "Vfmsub132sd": { "feature": "FMA", "opcodes": [ "C4", "02", "81", "9B" ], "type": "vex_rm_to_reg" },
        "Vfmsub213sd": { "feature": "FMA", "opcodes": [ "C4", "02", "81", "AB" ], "type": "vex_rm_to_reg" },
        "Vfmsub231sd": { "feature": "FMA", "opcodes": [ "C4", "02", "81", "BB" ], "type": "vex_rm_to_reg" },
        "Vfnmadd132sd": { "feature": "FMA", "opcodes": [ "C4", "02", "81", "9D" ], "type": "vex_rm_to_reg" },
        "Vfnmadd213sd": { "feature": "FMA", "opcodes": [ "C4", "02", "81", "AD" ], "type": "vex_rm_to_reg" },
        "Vfnmadd231sd": { "feature": "FMA", "opcodes": [ "C4", "02", "81", "BD" ], "type": "vex_rm_to_reg" },
        "Vfnmsub132sd": { "feature": "FMA", "opcodes": [ "C4", "02", "81", "9F" ], "type": "vex_rm_to_reg" },
        "Vfnmsub213sd": { "feature": "FMA", "opcodes": [ "C4", "02", "81", "AF" ], "type": "vex_rm_to_reg" },
        "Vfnmsub231sd": { "feature": "FMA", "opcodes": [ "C4", "02", "81", "BF" ], "type": "vex_rm_to_reg" }
      },
      "args": [
        { "class": "XmmReg", "usage": "use_def" },
        { "class": "XmmReg", "usage": "use" },
        { "class": "XmmReg/VecMem64", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Vfmadd132ss": { "feature": "FMA", "opcodes": [ "C4", "02", "01", "99" ], "type": "vex_rm_to_reg" },
        "Vfmadd213ss": { "feature": "FMA", "opcodes": [ "C4", "02", "01", "A9" ], "type": "vex_rm_to_reg" },
        "Vfmadd231ss": { "feature": "FMA", "opcodes": [ "C4", "02", "01", "B9" ], "type": "vex_rm_to_reg" },
        "Vfmsub132ss": { "feature": "FMA", "opcodes": [ "C4", "02", "01", "9B" ], "type": "vex_rm_to_reg" },
        "Vfmsub213ss": { "feature": "FMA", "opcodes": [ "C4", "02", "01", "AB" ], "type": "vex_rm_to_reg" },
        "Vfmsub231ss": { "feature": "FMA", "opcodes": [ "C4", "02", "01", "BB" ], "type": "vex_rm_to_reg" },
        "Vfnmadd132ss": { "feature": "FMA", "opcodes": [ "C4", "02", "01", "9D" ], "type": "vex_rm_to_reg" },
        "Vfnmadd213ss": { "feature": "FMA", "opcodes": [ "C4", "02", "01", "AD" ], "type": "vex_rm_to_reg" },
        "Vfnmadd231ss": { "feature": "FMA", "opcodes": [ "C4", "02", "01", "BD" ], "type": "vex_rm_to_reg" },
        "Vfnmsub132ss": { "feature": "FMA", "opcodes": [ "C4", "02", "01", "9F" ], "type": "vex_rm_to_reg" },
        "Vfnmsub213ss": { "feature": "FMA", "opcodes": [ "C4", "02", "01", "AF" ], "type": "vex_rm_to_reg" },
        "Vfnmsub231ss": { "feature": "FMA", "opcodes": [ "C4", "02", "01", "BF" ], "type": "vex_rm_to_reg" }
      },
      "args": [
        { "class": "XmmReg", "usage": "use_def" },
        { "class": "XmmReg", "usage": "use" },
        { "class": "XmmReg/VecMem32", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Vfmaddpd": { "feature": "FMA4", "opcodes": [ "C4", "03", "01", "69" ], "type": "vex_rm_imm_to_reg" },
        "Vfmaddps": { "feature": "FMA4", "opcodes": [ "C4", "03", "01", "68" ], "type": "vex_rm_imm_to_reg" },
        "Vfmaddsubpd": { "feature": "FMA4", "opcodes": [ "C4", "03", "01", "5D" ], "type": "vex_rm_imm_to_reg" },
        "Vfmaddsubps": { "feature": "FMA4", "opcodes": [ "C4", "03", "01", "5C" ], "type": "vex_rm_imm_to_reg" },
        "Vfmsubaddpd": { "feature": "FMA4", "opcodes": [ "C4", "03", "01", "5F" ], "type": "vex_rm_imm_to_reg" },
        "Vfmsubaddps": { "feature": "FMA4", "opcodes": [ "C4", "03", "01", "5E" ], "type": "vex_rm_imm_to_reg" },
        "Vfmsubpd": { "feature": "FMA4", "opcodes": [ "C4", "03", "01", "6D" ], "type": "vex_rm_imm_to_reg" },
        "Vfmsubps": { "feature": "FMA4", "opcodes": [ "C4", "03", "01", "6C" ], "type": "vex_rm_imm_to_reg" },
        "Vfnmaddpd": { "feature": "FMA4", "opcodes": [ "C4", "03", "01", "79" ], "type": "vex_rm_imm_to_reg" },
        "Vfnmaddps": { "feature": "FMA4", "opcodes": [ "C4", "03", "01", "78" ], "type": "vex_rm_imm_to_reg" },
        "Vfnmsubpd": { "feature": "FMA4", "opcodes": [ "C4", "03", "01", "7D" ], "type": "vex_rm_imm_to_reg" },
        "Vfnmsubps": { "feature": "FMA4", "opcodes": [ "C4", "03", "01", "7C" ], "type": "vex_rm_imm_to_reg" }
      },
      "args": [
        { "class": "VecReg128", "usage": "def" },
        { "class": "VecReg128", "usage": "use" },
        { "class": "VecMem128", "usage": "use" },
        { "class": "VecReg128", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Vfmaddpd": { "feature": "FMA4", "opcodes": [ "C4", "03", "81", "69" ], "type": "vex_imm_rm_to_reg" },
        "Vfmaddps": { "feature": "FMA4", "opcodes": [ "C4", "03", "81", "68" ], "type": "vex_imm_rm_to_reg" },
        "Vfmaddsubpd": { "feature": "FMA4", "opcodes": [ "C4", "03", "81", "5D" ], "type": "vex_imm_rm_to_reg" },
        "Vfmaddsubps": { "feature": "FMA4", "opcodes": [ "C4", "03", "81", "5C" ], "type": "vex_imm_rm_to_reg" },
        "Vfmsubaddpd": { "feature": "FMA4", "opcodes": [ "C4", "03", "81", "5F" ], "type": "vex_imm_rm_to_reg" },
        "Vfmsubaddps": { "feature": "FMA4", "opcodes": [ "C4", "03", "81", "5E" ], "type": "vex_imm_rm_to_reg" },
        "Vfmsubpd": { "feature": "FMA4", "opcodes": [ "C4", "03", "81", "6D" ], "type": "vex_imm_rm_to_reg" },
        "Vfmsubps": { "feature": "FMA4", "opcodes": [ "C4", "03", "81", "6C" ], "type": "vex_imm_rm_to_reg" },
        "Vfnmaddpd": { "feature": "FMA4", "opcodes": [ "C4", "03", "81", "79" ], "type": "vex_imm_rm_to_reg" },
        "Vfnmaddps": { "feature": "FMA4", "opcodes": [ "C4", "03", "81", "78" ], "type": "vex_imm_rm_to_reg" },
        "Vfnmsubpd": { "feature": "FMA4", "opcodes": [ "C4", "03", "81", "7D" ], "type": "vex_imm_rm_to_reg" },
        "Vfnmsubps": { "feature": "FMA4", "opcodes": [ "C4", "03", "81", "7C" ], "type": "vex_imm_rm_to_reg" }
      },
      "args": [
        { "class": "VecReg128", "usage": "def" },
        { "class": "VecReg128", "usage": "use" },
        { "class": "VecReg128", "usage": "use" },
        { "class": "VecReg128/VecMem128", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Vfmaddpd": { "feature": "FMA4", "opcodes": [ "C4", "03", "05", "69" ], "type": "vex_rm_imm_to_reg" },
        "Vfmaddps": { "feature": "FMA4", "opcodes": [ "C4", "03", "05", "68" ], "type": "vex_rm_imm_to_reg" },
        "Vfmaddsubpd": { "feature": "FMA4", "opcodes": [ "C4", "03", "05", "5D" ], "type": "vex_rm_imm_to_reg" },
        "Vfmaddsubps": { "feature": "FMA4", "opcodes": [ "C4", "03", "05", "5C" ], "type": "vex_rm_imm_to_reg" },
        "Vfmsubaddpd": { "feature": "FMA4", "opcodes": [ "C4", "03", "05", "5F" ], "type": "vex_rm_imm_to_reg" },
        "Vfmsubaddps": { "feature": "FMA4", "opcodes": [ "C4", "03", "05", "5E" ], "type": "vex_rm_imm_to_reg" },
        "Vfmsubpd": { "feature": "FMA4", "opcodes": [ "C4", "03", "05", "6D" ], "type": "vex_rm_imm_to_reg" },
        "Vfmsubps": { "feature": "FMA4", "opcodes": [ "C4", "03", "05", "6C" ], "type": "vex_rm_imm_to_reg" },
        "Vfnmaddpd": { "feature": "FMA4", "opcodes": [ "C4", "03", "05", "79" ], "type": "vex_rm_imm_to_reg" },
        "Vfnmaddps": { "feature": "FMA4", "opcodes": [ "C4", "03", "05", "78" ], "type": "vex_rm_imm_to_reg" },
        "Vfnmsubpd": { "feature": "FMA4", "opcodes": [ "C4", "03", "05", "7D" ], "type": "vex_rm_imm_to_reg" },
        "Vfnmsubps": { "feature": "FMA4", "opcodes": [ "C4", "03", "05", "7C" ], "type": "vex_rm_imm_to_reg" }
      },
      "args": [
        { "class": "VecReg256", "usage": "def" },
        { "class": "VecReg256", "usage": "use" },
        { "class": "VecMem256", "usage": "use" },
        { "class": "VecReg256", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Vfmaddpd": { "feature": "FMA4", "opcodes": [ "C4", "03", "85", "69" ], "type": "vex_imm_rm_to_reg" },
        "Vfmaddps": { "feature": "FMA4", "opcodes": [ "C4", "03", "85", "68" ], "type": "vex_imm_rm_to_reg" },
        "Vfmaddsubpd": { "feature": "FMA4", "opcodes": [ "C4", "03", "85", "5D" ], "type": "vex_imm_rm_to_reg" },
        "Vfmaddsubps": { "feature": "FMA4", "opcodes": [ "C4", "03", "85", "5C" ], "type": "vex_imm_rm_to_reg" },
        "Vfmsubaddpd": { "feature": "FMA4", "opcodes": [ "C4", "03", "85", "5F" ], "type": "vex_imm_rm_to_reg" },
        "Vfmsubaddps": { "feature": "FMA4", "opcodes": [ "C4", "03", "85", "5E" ], "type": "vex_imm_rm_to_reg" },
        "Vfmsubpd": { "feature": "FMA4", "opcodes": [ "C4", "03", "85", "6D" ], "type": "vex_imm_rm_to_reg" },
        "Vfmsubps": { "feature": "FMA4", "opcodes": [ "C4", "03", "85", "6C" ], "type": "vex_imm_rm_to_reg" },
        "Vfnmaddpd": { "feature": "FMA4", "opcodes": [ "C4", "03", "85", "79" ], "type": "vex_imm_rm_to_reg" },
        "Vfnmaddps": { "feature": "FMA4", "opcodes": [ "C4", "03", "85", "78" ], "type": "vex_imm_rm_to_reg" },
        "Vfnmsubpd": { "feature": "FMA4", "opcodes": [ "C4", "03", "85", "7D" ], "type": "vex_imm_rm_to_reg" },
        "Vfnmsubps": { "feature": "FMA4", "opcodes": [ "C4", "03", "85", "7C" ], "type": "vex_imm_rm_to_reg" }
      },
      "args": [
        { "class": "VecReg256", "usage": "def" },
        { "class": "VecReg256", "usage": "use" },
        { "class": "VecReg256", "usage": "use" },
        { "class": "VecReg256/VecMem256", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Vfmaddsd": { "feature": "FMA4", "opcodes": [ "C4", "03", "01", "6B" ], "type": "vex_rm_imm_to_reg" },
        "Vfmsubsd": { "feature": "FMA4", "opcodes": [ "C4", "03", "01", "6F" ], "type": "vex_rm_imm_to_reg" },
        "Vfnmaddsd": { "feature": "FMA4", "opcodes": [ "C4", "03", "01", "7B" ], "type": "vex_rm_imm_to_reg" },
        "Vfnmsubsd": { "feature": "FMA4", "opcodes": [ "C4", "03", "01", "7F" ], "type": "vex_rm_imm_to_reg" }
      },
      "args": [
        { "class": "XmmReg", "usage": "def" },
        { "class": "XmmReg", "usage": "use" },
        { "class": "VecMem64", "usage": "use" },
        { "class": "XmmReg", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Vfmaddsd": { "feature": "FMA4", "opcodes": [ "C4", "03", "81", "6B" ], "type": "vex_imm_rm_to_reg" },
        "Vfmsubsd": { "feature": "FMA4", "opcodes": [ "C4", "03", "81", "6F" ], "type": "vex_imm_rm_to_reg" },
        "Vfnmaddsd": { "feature": "FMA4", "opcodes": [ "C4", "03", "81", "7B" ], "type": "vex_imm_rm_to_reg" },
        "Vfnmsubsd": { "feature": "FMA4", "opcodes": [ "C4", "03", "81", "7F" ], "type": "vex_imm_rm_to_reg" }
      },
      "args": [
        { "class": "XmmReg", "usage": "def" },
        { "class": "XmmReg", "usage": "use" },
        { "class": "XmmReg", "usage": "use" },
        { "class": "XmmReg/VecMem64", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Vfmaddss": { "feature": "FMA4", "opcodes": [ "C4", "03", "01", "6A" ], "type": "vex_rm_imm_to_reg" },
        "Vfmsubss": { "feature": "FMA4", "opcodes": [ "C4", "03", "01", "6E" ], "type": "vex_rm_imm_to_reg" },
        "Vfnmaddss": { "feature": "FMA4", "opcodes": [ "C4", "03", "01", "7A" ], "type": "vex_rm_imm_to_reg" },
        "Vfnmsubss": { "feature": "FMA4", "opcodes": [ "C4", "03", "01", "7E" ], "type": "vex_rm_imm_to_reg" }
      },
      "args": [
        { "class": "XmmReg", "usage": "def" },
        { "class": "XmmReg", "usage": "use" },
        { "class": "VecMem32", "usage": "use" },
        { "class": "XmmReg", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Vfmaddss": { "feature": "FMA4", "opcodes": [ "C4", "03", "81", "6A" ], "type": "vex_imm_rm_to_reg" },
        "Vfmsubss": { "feature": "FMA4", "opcodes": [ "C4", "03", "81", "6E" ], "type": "vex_imm_rm_to_reg" },
        "Vfnmaddss": { "feature": "FMA4", "opcodes": [ "C4", "03", "81", "7A" ], "type": "vex_imm_rm_to_reg" },
        "Vfnmsubss": { "feature": "FMA4", "opcodes": [ "C4", "03", "81", "7E" ], "type": "vex_imm_rm_to_reg" }
      },
      "args": [
        { "class": "XmmReg", "usage": "def" },
        { "class": "XmmReg", "usage": "use" },
        { "class": "XmmReg", "usage": "use" },
        { "class": "XmmReg/VecMem32", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Vinsertf128": { "feature": "AVX", "opcodes": [ "C4", "03", "05", "18" ], "type": "vex_rm_to_reg" },
        "Vinserti128": { "feature": "AVX2", "opcodes": [ "C4", "03", "05", "38" ], "type": "vex_rm_to_reg" }
      },
      "args": [
        { "class": "VecReg256", "usage": "def" },
        { "class": "VecReg256", "usage": "use" },
        { "class": "VecReg128/VecMem128", "usage": "use" },
        { "class": "Imm8" }
      ]
    },
    {
      "encodings": {
        "Vmaskmovpd": { "feature": "AVX", "opcodes": [ "C4", "02", "01", "2F" ], "type": "vex_reg_to_rm" },
        "Vmaskmovps": { "feature": "AVX", "opcodes": [ "C4", "02", "01", "2E" ], "type": "vex_reg_to_rm" }
      },
      "args": [
        { "class": "VecMem128", "usage": "def" },
        { "class": "VecReg128", "usage": "use" },
        { "class": "VecReg128", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Vmaskmovpd": { "feature": "AVX", "opcodes": [ "C4", "02", "05", "2F" ], "type": "vex_reg_to_rm" },
        "Vmaskmovps": { "feature": "AVX", "opcodes": [ "C4", "02", "05", "2E" ], "type": "vex_reg_to_rm" }
      },
      "args": [
        { "class": "VecMem256", "usage": "def" },
        { "class": "VecReg256", "usage": "use" },
        { "class": "VecReg256", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Vmaskmovpd": { "feature": "AVX", "opcodes": [ "C4", "02", "01", "2D" ] },
        "Vmaskmovps": { "feature": "AVX", "opcodes": [ "C4", "02", "01", "2C" ] }
      },
      "args": [
        { "class": "VecReg128", "usage": "def" },
        { "class": "VecReg128", "usage": "use" },
        { "class": "VecMem128", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Vmaskmovpd": { "feature": "AVX", "opcodes": [ "C4", "02", "05", "2D" ] },
        "Vmaskmovps": { "feature": "AVX", "opcodes": [ "C4", "02", "05", "2C" ] }
      },
      "args": [
        { "class": "VecReg256", "usage": "def" },
        { "class": "VecReg256", "usage": "use" },
        { "class": "VecMem256", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Vmovapd": { "feature": "AVX", "opcodes": [ "C4", "01", "05", "29" ] },
        "Vmovaps": { "feature": "AVX", "opcodes": [ "C4", "01", "04", "29" ] },
        "Vmovdqa": { "feature": "AVX", "opcodes": [ "C4", "01", "05", "7F" ] },
        "Vmovdqu": { "feature": "AVX", "opcodes": [ "C4", "01", "06", "7F" ] }
      },
      "args": [
        { "class": "VecMem256", "usage": "def" },
        { "class": "YmmReg", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Vmovapd": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "28" ] },
        "Vmovaps": { "feature": "AVX", "opcodes": [ "C4", "01", "00", "28" ] },
        "Vmovdqa": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "6F" ] },
        "Vmovdqu": { "feature": "AVX", "opcodes": [ "C4", "01", "02", "6F" ] }
      },
      "args": [
        { "class": "XmmReg", "usage": "def" },
        { "class": "VecMem128", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Vmovapd": { "feature": "AVX", "opcodes": [ "C4", "01", "05", "28" ] },
        "Vmovaps": { "feature": "AVX", "opcodes": [ "C4", "01", "04", "28" ] },
        "Vmovdqa": { "feature": "AVX", "opcodes": [ "C4", "01", "05", "6F" ] },
        "Vmovdqu": { "feature": "AVX", "opcodes": [ "C4", "01", "06", "6F" ] }
      },
      "args": [
        { "class": "YmmReg", "usage": "def" },
        { "class": "VecMem256", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Vmovhlps": { "feature": "AVX", "opcodes": [ "C4", "01", "00", "12" ], "type": "vex_rm_to_reg" },
        "Vmovlhps": { "feature": "AVX", "opcodes": [ "C4", "01", "00", "16" ], "type": "vex_rm_to_reg" }
      },
      "args": [
        { "class": "XmmReg", "usage": "def" },
        { "class": "XmmReg", "usage": "use" },
        { "class": "XmmReg", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Vmovhpd": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "16" ] },
        "Vmovhps": { "feature": "AVX", "opcodes": [ "C4", "01", "00", "16" ] },
        "Vmovlpd": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "12" ] },
        "Vmovlps": { "feature": "AVX", "opcodes": [ "C4", "01", "00", "12" ] }
      },
      "args": [
        { "class": "XmmReg", "usage": "def" },
        { "class": "XmmReg", "usage": "use" },
        { "class": "VecMem64", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Vmovmskpd": { "feature": "AVX", "opcodes": [ "C4", "01", "05", "50" ] },
        "Vmovmskps": { "feature": "AVX", "opcodes": [ "C4", "01", "04", "50" ] }
      },
      "args": [
        { "class": "GeneralReg32", "usage": "def" },
        { "class": "YmmReg", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Vpclmulqdq": { "feature": "CLMULAVX", "opcodes": [ "C4", "03", "01", "44" ], "type": "vex_rm_to_reg" },
        "Vshufpd": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "C6" ], "type": "vex_rm_to_reg" },
        "Vshufps": { "feature": "AVX", "opcodes": [ "C4", "01", "00", "C6" ], "type": "vex_rm_to_reg" }
      },
      "args": [
        { "class": "VecReg128", "usage": "def" },
        { "class": "VecReg128", "usage": "use" },
        { "class": "VecReg128/VecMem128", "usage": "use" },
        { "class": "Imm8" }
      ]
    },
    {
      "encodings": {
        "Vpclmulqdq": { "feature": "VPCLMULQD", "opcodes": [ "C4", "03", "05", "44" ], "type": "vex_rm_to_reg" },
        "Vshufpd": { "feature": "AVX", "opcodes": [ "C4", "01", "05", "C6" ], "type": "vex_rm_to_reg" },
        "Vshufps": { "feature": "AVX", "opcodes": [ "C4", "01", "04", "C6" ], "type": "vex_rm_to_reg" }
      },
      "args": [
        { "class": "VecReg256", "usage": "def" },
        { "class": "VecReg256", "usage": "use" },
        { "class": "VecReg256/VecMem256", "usage": "use" },
        { "class": "Imm8" }
      ]
    },
    {
      "encodings": {
        "Vpermil2pd": { "feature": "AVX", "opcodes": [ "C4", "03", "81", "49" ], "type": "vex_imm_rm_to_reg" },
        "Vpermil2ps": { "feature": "AVX", "opcodes": [ "C4", "03", "81", "48" ], "type": "vex_imm_rm_to_reg" }
      },
      "args": [
        { "class": "VecReg128", "usage": "def" },
        { "class": "VecReg128", "usage": "use" },
        { "class": "VecReg128", "usage": "use" },
        { "class": "VecMem128", "usage": "use" },
        { "class": "Imm2" }
      ]
    },
    {
      "encodings": {
        "Vpermil2pd": { "feature": "AVX", "opcodes": [ "C4", "03", "01", "49" ], "type": "vex_rm_imm_to_reg" },
        "Vpermil2ps": { "feature": "AVX", "opcodes": [ "C4", "03", "01", "48" ], "type": "vex_rm_imm_to_reg" }
      },
      "args": [
        { "class": "VecReg128", "usage": "def" },
        { "class": "VecReg128", "usage": "use" },
        { "class": "VecReg128/VecMem128", "usage": "use" },
        { "class": "VecReg128", "usage": "use" },
        { "class": "Imm2" }
      ]
    },
    {
      "encodings": {
        "Vpermil2pd": { "feature": "AVX", "opcodes": [ "C4", "03", "85", "49" ], "type": "vex_imm_rm_to_reg" },
        "Vpermil2ps": { "feature": "AVX", "opcodes": [ "C4", "03", "85", "48" ], "type": "vex_imm_rm_to_reg" }
      },
      "args": [
        { "class": "VecReg256", "usage": "def" },
        { "class": "VecReg256", "usage": "use" },
        { "class": "VecReg256", "usage": "use" },
        { "class": "VecMem256", "usage": "use" },
        { "class": "Imm2" }
      ]
    },
    {
      "encodings": {
        "Vpermil2pd": { "feature": "AVX", "opcodes": [ "C4", "03", "05", "49" ], "type": "vex_rm_imm_to_reg" },
        "Vpermil2ps": { "feature": "AVX", "opcodes": [ "C4", "03", "05", "48" ], "type": "vex_rm_imm_to_reg" }
      },
      "args": [
        { "class": "VecReg256", "usage": "def" },
        { "class": "VecReg256", "usage": "use" },
        { "class": "VecReg256/VecMem256", "usage": "use" },
        { "class": "VecReg256", "usage": "use" },
        { "class": "Imm2" }
      ]
    },
    {
      "encodings": {
        "Vpinsrb": { "feature": "AVX", "opcodes": [ "C4", "03", "01", "20" ], "type": "vex_rm_to_reg" },
        "Vpinsrd": { "feature": "AVX", "opcodes": [ "C4", "03", "01", "22" ], "type": "vex_rm_to_reg" },
        "Vpinsrw": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "C4" ], "type": "vex_rm_to_reg" }
      },
      "args": [
        { "class": "VecReg128", "usage": "use_def" },
        { "class": "VecReg128", "usage": "use" },
        { "class": "GeneralReg32", "usage": "use" },
        { "class": "Imm8" }
      ]
    },
    {
      "encodings": {
        "Vpinsrb": { "feature": "AVX", "opcodes": [ "C4", "03", "01", "20" ], "type": "vex_rm_to_reg" }
      },
      "args": [
        { "class": "VecReg128", "usage": "use_def" },
        { "class": "VecReg128", "usage": "use" },
        { "class": "Mem8", "usage": "use" },
        { "class": "Imm8" }
      ]
    },
    {
      "encodings": {
        "Vpinsrd": { "feature": "AVX", "opcodes": [ "C4", "03", "01", "22" ], "type": "vex_rm_to_reg" }
      },
      "args": [
        { "class": "VecReg128", "usage": "use_def" },
        { "class": "VecReg128", "usage": "use" },
        { "class": "Mem32", "usage": "use" },
        { "class": "Imm8" }
      ]
    },
    {
      "encodings": {
        "Vpinsrw": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "C4" ], "type": "vex_rm_to_reg" }
      },
      "args": [
        { "class": "VecReg128", "usage": "use_def" },
        { "class": "VecReg128", "usage": "use" },
        { "class": "Mem16", "usage": "use" },
        { "class": "Imm8" }
      ]
    },
    {
      "encodings": {
        "Vpmovmskb": { "feature": "AVX", "opcodes": [ "C4", "01", "05", "D7" ] }
      },
      "args": [
        { "class": "GeneralReg32", "usage": "def" },
        { "class": "VecReg256", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Vpshufd": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "70" ] },
        "Vpshufhw": { "feature": "AVX2", "opcodes": [ "C4", "01", "06", "70" ] },
        "Vpshuflw": { "feature": "AVX2", "opcodes": [ "C4", "01", "07", "70" ] },
        "Vroundpd": { "feature": "AVX", "opcodes": [ "C4", "03", "05", "09" ] },
        "Vroundps": { "feature": "AVX", "opcodes": [ "C4", "03", "05", "08" ] }
      },
      "args": [
        { "class": "VecReg256", "usage": "def" },
        { "class": "VecReg256/VecMem256", "usage": "use" },
        { "class": "Imm8" }
      ]
    },
    {
      "encodings": {
        "Vpslld": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "72", "6" ], "type": "rm_to_vex" },
        "Vpslldq": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "73", "7" ], "type": "rm_to_vex" },
        "Vpsllq": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "73", "6" ], "type": "rm_to_vex" },
        "Vpsllw": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "71", "6" ], "type": "rm_to_vex" },
        "Vpsrad": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "72", "4" ], "type": "rm_to_vex" },
        "Vpsraw": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "71", "4" ], "type": "rm_to_vex" },
        "Vpsrld": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "72", "2" ], "type": "rm_to_vex" },
        "Vpsrldq": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "73", "3" ], "type": "rm_to_vex" },
        "Vpsrlq": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "73", "2" ], "type": "rm_to_vex" },
        "Vpsrlw": { "feature": "AVX", "opcodes": [ "C4", "01", "01", "71", "2" ], "type": "rm_to_vex" }
      },
      "args": [
        { "class": "VecReg128", "usage": "def" },
        { "class": "VecReg128", "usage": "use" },
        { "class": "Imm8" }
      ]
    },
    {
      "encodings": {
        "Vpslld": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "72", "6" ], "type": "rm_to_vex" },
        "Vpslldq": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "73", "7" ], "type": "rm_to_vex" },
        "Vpsllq": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "73", "6" ], "type": "rm_to_vex" },
        "Vpsllw": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "71", "6" ], "type": "rm_to_vex" },
        "Vpsrad": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "72", "4" ], "type": "rm_to_vex" },
        "Vpsraw": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "71", "4" ], "type": "rm_to_vex" },
        "Vpsrld": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "72", "2" ], "type": "rm_to_vex" },
        "Vpsrldq": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "73", "3" ], "type": "rm_to_vex" },
        "Vpsrlq": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "73", "2" ], "type": "rm_to_vex" },
        "Vpsrlw": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "71", "2" ], "type": "rm_to_vex" }
      },
      "args": [
        { "class": "VecReg256", "usage": "def" },
        { "class": "VecReg256", "usage": "use" },
        { "class": "Imm8" }
      ]
    },
    {
      "encodings": {
        "Vpslld": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "F2" ], "type": "vex_rm_to_reg" },
        "Vpsllq": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "F3" ], "type": "vex_rm_to_reg" },
        "Vpsllw": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "F1" ], "type": "vex_rm_to_reg" },
        "Vpsrad": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "E2" ], "type": "vex_rm_to_reg" },
        "Vpsraw": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "E1" ], "type": "vex_rm_to_reg" },
        "Vpsrld": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "D2" ], "type": "vex_rm_to_reg" },
        "Vpsrlq": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "D3" ], "type": "vex_rm_to_reg" },
        "Vpsrlw": { "feature": "AVX2", "opcodes": [ "C4", "01", "05", "D1" ], "type": "vex_rm_to_reg" }
      },
      "args": [
        { "class": "VecReg256", "usage": "def" },
        { "class": "VecReg256", "usage": "use" },
        { "class": "VecReg128/VecMem128", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Vroundsd": { "feature": "AVX", "opcodes": [ "C4", "03", "01", "0B" ], "type": "vex_rm_to_reg" }
      },
      "args": [
        { "class": "FpReg64", "usage": "def" },
        { "class": "XmmReg", "usage": "use" },
        { "class": "FpReg64/VecMem64", "usage": "use" },
        { "class": "Imm8" }
      ]
    },
    {
      "encodings": {
        "Vroundss": { "feature": "AVX", "opcodes": [ "C4", "03", "01", "0A" ], "type": "vex_rm_to_reg" }
      },
      "args": [
        { "class": "FpReg32", "usage": "def" },
        { "class": "XmmReg", "usage": "use" },
        { "class": "FpReg32/VecMem32", "usage": "use" },
        { "class": "Imm8" }
      ]
    },
    {
      "encodings": {
        "Vrsqrtps": { "feature": "AVX", "opcodes": [ "C4", "01", "04", "52" ] }
      },
      "args": [
        { "class": "VecReg256", "usage": "use_def" },
        { "class": "VecReg256/VecMem256", "usage": "use" }
      ]
    },
    {
      "encodings": {
        "Xchgb": { "opcode": "86" }
      },
      "args": [
        { "class": "GeneralReg8", "usage": "use_def" },
        { "class": "Mem8", "usage": "use_def" }
      ]
    },
    {
      "stems": [ "Xchgl" ],
      "args": [
        { "class": "GeneralReg32", "usage": "use_def" },
        { "class": "GeneralReg32", "usage": "use_def" }
      ]
    },
    {
      "encodings": {
        "Xchgl": { "opcode": "87" }
      },
      "args": [
        { "class": "GeneralReg32", "usage": "use_def" },
        { "class": "Mem32", "usage": "use_def" }
      ]
    },
    {
      "encodings": {
        "Xchgw": { "opcodes": [ "66", "87" ] }
      },
      "args": [
        { "class": "GeneralReg16", "usage": "use_def" },
        { "class": "Mem16", "usage": "use_def" }
      ]
    }
  ]
}
