<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Users/Gustas/Documents/KTU/Logika/L1/L1/impl1/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VHDL-1481) Analyzing VHDL file C:/Program Files/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/standard.vhd
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/standard.vhd(9,9-9,17) (VHDL-1014) analyzing package standard
(VHDL-1481) Analyzing VHDL file C:/Program Files/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_1164.vhd
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_1164.vhd(15,9-15,23) (VHDL-1014) analyzing package std_logic_1164
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_1164.vhd(178,14-178,28) (VHDL-1013) analyzing package body std_logic_1164
(VHDL-1481) Analyzing VHDL file C:/Program Files/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mgc_qsim.vhd
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(18,9-18,19) (VHDL-1014) analyzing package qsim_logic
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(753,14-753,24) (VHDL-1013) analyzing package body qsim_logic
(VHDL-1481) Analyzing VHDL file C:/Program Files/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_bit.vhd
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_bit.vhd(54,9-54,20) (VHDL-1014) analyzing package numeric_bit
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_bit.vhd(834,14-834,25) (VHDL-1013) analyzing package body numeric_bit
(VHDL-1481) Analyzing VHDL file C:/Program Files/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_std.vhd
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_std.vhd(57,9-57,20) (VHDL-1014) analyzing package numeric_std
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_std.vhd(874,14-874,25) (VHDL-1013) analyzing package body numeric_std
(VHDL-1481) Analyzing VHDL file C:/Program Files/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/textio.vhd
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/textio.vhd(13,9-13,15) (VHDL-1014) analyzing package textio
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/textio.vhd(114,14-114,20) (VHDL-1013) analyzing package body textio
(VHDL-1481) Analyzing VHDL file C:/Program Files/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_logic_textio.vhd
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(26,9-26,25) (VHDL-1014) analyzing package std_logic_textio
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(72,14-72,30) (VHDL-1013) analyzing package body std_logic_textio
(VHDL-1481) Analyzing VHDL file C:/Program Files/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_attr.vhd
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_attr.vhd(39,9-39,19) (VHDL-1014) analyzing package attributes
(VHDL-1481) Analyzing VHDL file C:/Program Files/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_misc.vhd
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_misc.vhd(30,9-30,23) (VHDL-1014) analyzing package std_logic_misc
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_misc.vhd(182,14-182,28) (VHDL-1013) analyzing package body std_logic_misc
INFO - ./.__tmp_vxr_0_(56,9-56,18) (VHDL-1014) analyzing package math_real
INFO - ./.__tmp_vxr_0_(685,14-685,23) (VHDL-1013) analyzing package body math_real
(VHDL-1481) Analyzing VHDL file C:/Program Files/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9,9-9,17) (VHDL-1014) analyzing package vl_types
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88,14-88,22) (VHDL-1013) analyzing package body vl_types
(VHDL-1481) Analyzing VHDL file C:/Program Files/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_arit.vhd
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_arit.vhd(25,9-25,24) (VHDL-1014) analyzing package std_logic_arith
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_arit.vhd(206,14-206,29) (VHDL-1013) analyzing package body std_logic_arith
(VHDL-1481) Analyzing VHDL file C:/Program Files/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_sign.vhd
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_sign.vhd(35,9-35,25) (VHDL-1014) analyzing package std_logic_signed
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_sign.vhd(96,14-96,30) (VHDL-1013) analyzing package body std_logic_signed
(VHDL-1481) Analyzing VHDL file C:/Program Files/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_unsi.vhd
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_unsi.vhd(35,9-35,27) (VHDL-1014) analyzing package std_logic_unsigned
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_unsi.vhd(94,14-94,32) (VHDL-1013) analyzing package body std_logic_unsigned
(VHDL-1481) Analyzing VHDL file C:/Program Files/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/synattr.vhd
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/synattr.vhd(50,9-50,19) (VHDL-1014) analyzing package attributes
(VERI-1482) Analyzing Verilog file C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v
(VHDL-1481) Analyzing VHDL file C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.vhd
(VHDL-1481) Analyzing VHDL file C:/Users/Gustas/Documents/KTU/Logika/L1/L1/impl1/uzd3.vhd
INFO - C:/Users/Gustas/Documents/KTU/Logika/L1/L1/impl1/uzd3.vhd(8,8-8,12) (VHDL-1012) analyzing entity uzd3
INFO - C:/Users/Gustas/Documents/KTU/Logika/L1/L1/impl1/uzd3.vhd(19,14-19,23) (VHDL-1010) analyzing architecture schematic
INFO - C:/Users/Gustas/Documents/KTU/Logika/L1/L1/impl1/uzd3.vhd(8,8-8,12) (VHDL-1067) elaborating UZD3(SCHEMATIC)
INFO - C:/Users/Gustas/Documents/KTU/Logika/L1/L1/impl1/uzd3.vhd(98,4-100,34) (VHDL-1399) going to verilog side to elaborate module mux41
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(885,8-885,13) (VERI-1018) compiling module MUX41_uniq_1
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(885,1-893,10) (VERI-9000) elaborating module 'MUX41_uniq_1'
INFO - C:/Users/Gustas/Documents/KTU/Logika/L1/L1/impl1/uzd3.vhd(98,4-100,34) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/Users/Gustas/Documents/KTU/Logika/L1/L1/impl1/uzd3.vhd(101,4-102,68) (VHDL-1399) going to verilog side to elaborate module or5
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1114,8-1114,11) (VERI-1018) compiling module OR5_uniq_1
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1114,1-1121,10) (VERI-9000) elaborating module 'OR5_uniq_1'
INFO - C:/Users/Gustas/Documents/KTU/Logika/L1/L1/impl1/uzd3.vhd(101,4-102,68) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/Users/Gustas/Documents/KTU/Logika/L1/L1/impl1/uzd3.vhd(103,4-104,43) (VHDL-1399) going to verilog side to elaborate module and2
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,8-147,12) (VERI-1018) compiling module AND2_uniq_1
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,1-151,10) (VERI-9000) elaborating module 'AND2_uniq_1'
INFO - C:/Users/Gustas/Documents/KTU/Logika/L1/L1/impl1/uzd3.vhd(103,4-104,43) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/Users/Gustas/Documents/KTU/Logika/L1/L1/impl1/uzd3.vhd(105,4-106,43) (VHDL-1399) going to verilog side to elaborate module and2
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,8-147,12) (VERI-1018) compiling module AND2_uniq_2
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,1-151,10) (VERI-9000) elaborating module 'AND2_uniq_2'
INFO - C:/Users/Gustas/Documents/KTU/Logika/L1/L1/impl1/uzd3.vhd(105,4-106,43) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/Users/Gustas/Documents/KTU/Logika/L1/L1/impl1/uzd3.vhd(107,4-108,55) (VHDL-1399) going to verilog side to elaborate module or3
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1099,8-1099,11) (VERI-1018) compiling module OR3_uniq_1
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1099,1-1104,10) (VERI-9000) elaborating module 'OR3_uniq_1'
INFO - C:/Users/Gustas/Documents/KTU/Logika/L1/L1/impl1/uzd3.vhd(107,4-108,55) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/Users/Gustas/Documents/KTU/Logika/L1/L1/impl1/uzd3.vhd(109,4-110,52) (VHDL-1399) going to verilog side to elaborate module or3
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1099,8-1099,11) (VERI-1018) compiling module OR3_uniq_2
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1099,1-1104,10) (VERI-9000) elaborating module 'OR3_uniq_2'
INFO - C:/Users/Gustas/Documents/KTU/Logika/L1/L1/impl1/uzd3.vhd(109,4-110,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/Users/Gustas/Documents/KTU/Logika/L1/L1/impl1/uzd3.vhd(111,4-112,55) (VHDL-1399) going to verilog side to elaborate module and3
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,9-153,13) (VERI-1018) compiling module AND3_uniq_1
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_1'
INFO - C:/Users/Gustas/Documents/KTU/Logika/L1/L1/impl1/uzd3.vhd(111,4-112,55) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/Users/Gustas/Documents/KTU/Logika/L1/L1/impl1/uzd3.vhd(113,4-114,50) (VHDL-1399) going to verilog side to elaborate module and3
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,9-153,13) (VERI-1018) compiling module AND3_uniq_2
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_2'
INFO - C:/Users/Gustas/Documents/KTU/Logika/L1/L1/impl1/uzd3.vhd(113,4-114,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/Users/Gustas/Documents/KTU/Logika/L1/L1/impl1/uzd3.vhd(115,4-116,49) (VHDL-1399) going to verilog side to elaborate module and3
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,9-153,13) (VERI-1018) compiling module AND3_uniq_3
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_3'
INFO - C:/Users/Gustas/Documents/KTU/Logika/L1/L1/impl1/uzd3.vhd(115,4-116,49) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/Users/Gustas/Documents/KTU/Logika/L1/L1/impl1/uzd3.vhd(117,4-118,52) (VHDL-1399) going to verilog side to elaborate module and3
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,9-153,13) (VERI-1018) compiling module AND3_uniq_4
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_4'
INFO - C:/Users/Gustas/Documents/KTU/Logika/L1/L1/impl1/uzd3.vhd(117,4-118,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/Users/Gustas/Documents/KTU/Logika/L1/L1/impl1/uzd3.vhd(119,4-120,51) (VHDL-1399) going to verilog side to elaborate module and3
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,9-153,13) (VERI-1018) compiling module AND3_uniq_5
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_5'
INFO - C:/Users/Gustas/Documents/KTU/Logika/L1/L1/impl1/uzd3.vhd(119,4-120,51) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/Users/Gustas/Documents/KTU/Logika/L1/L1/impl1/uzd3.vhd(121,4-122,50) (VHDL-1399) going to verilog side to elaborate module and3
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,9-153,13) (VERI-1018) compiling module AND3_uniq_6
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_6'
INFO - C:/Users/Gustas/Documents/KTU/Logika/L1/L1/impl1/uzd3.vhd(121,4-122,50) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/Users/Gustas/Documents/KTU/Logika/L1/L1/impl1/uzd3.vhd(123,4-124,49) (VHDL-1399) going to verilog side to elaborate module and3
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,9-153,13) (VERI-1018) compiling module AND3_uniq_7
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_7'
INFO - C:/Users/Gustas/Documents/KTU/Logika/L1/L1/impl1/uzd3.vhd(123,4-124,49) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/Users/Gustas/Documents/KTU/Logika/L1/L1/impl1/uzd3.vhd(125,4-126,59) (VHDL-1399) going to verilog side to elaborate module and4
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(160,9-160,13) (VERI-1018) compiling module AND4_uniq_1
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(160,1-166,10) (VERI-9000) elaborating module 'AND4_uniq_1'
INFO - C:/Users/Gustas/Documents/KTU/Logika/L1/L1/impl1/uzd3.vhd(125,4-126,59) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/Users/Gustas/Documents/KTU/Logika/L1/L1/impl1/uzd3.vhd(127,4-128,58) (VHDL-1399) going to verilog side to elaborate module and4
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(160,9-160,13) (VERI-1018) compiling module AND4_uniq_2
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(160,1-166,10) (VERI-9000) elaborating module 'AND4_uniq_2'
INFO - C:/Users/Gustas/Documents/KTU/Logika/L1/L1/impl1/uzd3.vhd(127,4-128,58) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/Users/Gustas/Documents/KTU/Logika/L1/L1/impl1/uzd3.vhd(129,4-130,59) (VHDL-1399) going to verilog side to elaborate module and4
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(160,9-160,13) (VERI-1018) compiling module AND4_uniq_3
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(160,1-166,10) (VERI-9000) elaborating module 'AND4_uniq_3'
INFO - C:/Users/Gustas/Documents/KTU/Logika/L1/L1/impl1/uzd3.vhd(129,4-130,59) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/Users/Gustas/Documents/KTU/Logika/L1/L1/impl1/uzd3.vhd(131,4-132,35) (VHDL-1399) going to verilog side to elaborate module inv
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,8-797,11) (VERI-1018) compiling module INV_uniq_1
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_1'
INFO - C:/Users/Gustas/Documents/KTU/Logika/L1/L1/impl1/uzd3.vhd(131,4-132,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/Users/Gustas/Documents/KTU/Logika/L1/L1/impl1/uzd3.vhd(133,4-134,35) (VHDL-1399) going to verilog side to elaborate module inv
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,8-797,11) (VERI-1018) compiling module INV_uniq_2
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_2'
INFO - C:/Users/Gustas/Documents/KTU/Logika/L1/L1/impl1/uzd3.vhd(133,4-134,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/Users/Gustas/Documents/KTU/Logika/L1/L1/impl1/uzd3.vhd(135,4-136,34) (VHDL-1399) going to verilog side to elaborate module inv
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,8-797,11) (VERI-1018) compiling module INV_uniq_3
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_3'
INFO - C:/Users/Gustas/Documents/KTU/Logika/L1/L1/impl1/uzd3.vhd(135,4-136,34) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/Users/Gustas/Documents/KTU/Logika/L1/L1/impl1/uzd3.vhd(137,4-138,35) (VHDL-1399) going to verilog side to elaborate module inv
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,8-797,11) (VERI-1018) compiling module INV_uniq_4
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_4'
INFO - C:/Users/Gustas/Documents/KTU/Logika/L1/L1/impl1/uzd3.vhd(137,4-138,35) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(885,1-893,10) (VERI-9000) elaborating module 'MUX41_uniq_1'
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1114,1-1121,10) (VERI-9000) elaborating module 'OR5_uniq_1'
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,1-151,10) (VERI-9000) elaborating module 'AND2_uniq_1'
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,1-151,10) (VERI-9000) elaborating module 'AND2_uniq_2'
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1099,1-1104,10) (VERI-9000) elaborating module 'OR3_uniq_1'
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1099,1-1104,10) (VERI-9000) elaborating module 'OR3_uniq_2'
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_1'
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_2'
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_3'
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_4'
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_5'
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_6'
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(153,1-158,10) (VERI-9000) elaborating module 'AND3_uniq_7'
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(160,1-166,10) (VERI-9000) elaborating module 'AND4_uniq_1'
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(160,1-166,10) (VERI-9000) elaborating module 'AND4_uniq_2'
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(160,1-166,10) (VERI-9000) elaborating module 'AND4_uniq_3'
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_1'
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_2'
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_3'
INFO - C:/Program Files/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_4'
Done: design load finished with (0) errors, and (0) warnings

</PRE></BODY></HTML>