
PCBv2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000109f4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001d50  08010b88  08010b88  00020b88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080128d8  080128d8  00030220  2**0
                  CONTENTS
  4 .ARM          00000008  080128d8  080128d8  000228d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080128e0  080128e0  00030220  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080128e0  080128e0  000228e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080128e4  080128e4  000228e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000220  20000000  080128e8  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000e64  20000220  08012b08  00030220  2**3
                  ALLOC
 10 ._user_heap_stack 00006004  20001084  08012b08  00031084  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030220  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00030250  2**0
                  CONTENTS, READONLY
 13 .debug_info   00017706  00000000  00000000  00030293  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003b80  00000000  00000000  00047999  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000014e8  00000000  00000000  0004b520  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001009  00000000  00000000  0004ca08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001e15a  00000000  00000000  0004da11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001d7e3  00000000  00000000  0006bb6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a931b  00000000  00000000  0008934e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006eb8  00000000  00000000  0013266c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  00139524  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000220 	.word	0x20000220
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08010b6c 	.word	0x08010b6c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000224 	.word	0x20000224
 80001cc:	08010b6c 	.word	0x08010b6c

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9a6 	b.w	800100c <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	; (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9e08      	ldr	r6, [sp, #32]
 8000d4a:	460d      	mov	r5, r1
 8000d4c:	4604      	mov	r4, r0
 8000d4e:	460f      	mov	r7, r1
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d14a      	bne.n	8000dea <__udivmoddi4+0xa6>
 8000d54:	428a      	cmp	r2, r1
 8000d56:	4694      	mov	ip, r2
 8000d58:	d965      	bls.n	8000e26 <__udivmoddi4+0xe2>
 8000d5a:	fab2 f382 	clz	r3, r2
 8000d5e:	b143      	cbz	r3, 8000d72 <__udivmoddi4+0x2e>
 8000d60:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d64:	f1c3 0220 	rsb	r2, r3, #32
 8000d68:	409f      	lsls	r7, r3
 8000d6a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d6e:	4317      	orrs	r7, r2
 8000d70:	409c      	lsls	r4, r3
 8000d72:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d76:	fa1f f58c 	uxth.w	r5, ip
 8000d7a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d7e:	0c22      	lsrs	r2, r4, #16
 8000d80:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d84:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d88:	fb01 f005 	mul.w	r0, r1, r5
 8000d8c:	4290      	cmp	r0, r2
 8000d8e:	d90a      	bls.n	8000da6 <__udivmoddi4+0x62>
 8000d90:	eb1c 0202 	adds.w	r2, ip, r2
 8000d94:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d98:	f080 811c 	bcs.w	8000fd4 <__udivmoddi4+0x290>
 8000d9c:	4290      	cmp	r0, r2
 8000d9e:	f240 8119 	bls.w	8000fd4 <__udivmoddi4+0x290>
 8000da2:	3902      	subs	r1, #2
 8000da4:	4462      	add	r2, ip
 8000da6:	1a12      	subs	r2, r2, r0
 8000da8:	b2a4      	uxth	r4, r4
 8000daa:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dae:	fb0e 2210 	mls	r2, lr, r0, r2
 8000db2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000db6:	fb00 f505 	mul.w	r5, r0, r5
 8000dba:	42a5      	cmp	r5, r4
 8000dbc:	d90a      	bls.n	8000dd4 <__udivmoddi4+0x90>
 8000dbe:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dc6:	f080 8107 	bcs.w	8000fd8 <__udivmoddi4+0x294>
 8000dca:	42a5      	cmp	r5, r4
 8000dcc:	f240 8104 	bls.w	8000fd8 <__udivmoddi4+0x294>
 8000dd0:	4464      	add	r4, ip
 8000dd2:	3802      	subs	r0, #2
 8000dd4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dd8:	1b64      	subs	r4, r4, r5
 8000dda:	2100      	movs	r1, #0
 8000ddc:	b11e      	cbz	r6, 8000de6 <__udivmoddi4+0xa2>
 8000dde:	40dc      	lsrs	r4, r3
 8000de0:	2300      	movs	r3, #0
 8000de2:	e9c6 4300 	strd	r4, r3, [r6]
 8000de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dea:	428b      	cmp	r3, r1
 8000dec:	d908      	bls.n	8000e00 <__udivmoddi4+0xbc>
 8000dee:	2e00      	cmp	r6, #0
 8000df0:	f000 80ed 	beq.w	8000fce <__udivmoddi4+0x28a>
 8000df4:	2100      	movs	r1, #0
 8000df6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dfa:	4608      	mov	r0, r1
 8000dfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e00:	fab3 f183 	clz	r1, r3
 8000e04:	2900      	cmp	r1, #0
 8000e06:	d149      	bne.n	8000e9c <__udivmoddi4+0x158>
 8000e08:	42ab      	cmp	r3, r5
 8000e0a:	d302      	bcc.n	8000e12 <__udivmoddi4+0xce>
 8000e0c:	4282      	cmp	r2, r0
 8000e0e:	f200 80f8 	bhi.w	8001002 <__udivmoddi4+0x2be>
 8000e12:	1a84      	subs	r4, r0, r2
 8000e14:	eb65 0203 	sbc.w	r2, r5, r3
 8000e18:	2001      	movs	r0, #1
 8000e1a:	4617      	mov	r7, r2
 8000e1c:	2e00      	cmp	r6, #0
 8000e1e:	d0e2      	beq.n	8000de6 <__udivmoddi4+0xa2>
 8000e20:	e9c6 4700 	strd	r4, r7, [r6]
 8000e24:	e7df      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000e26:	b902      	cbnz	r2, 8000e2a <__udivmoddi4+0xe6>
 8000e28:	deff      	udf	#255	; 0xff
 8000e2a:	fab2 f382 	clz	r3, r2
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	f040 8090 	bne.w	8000f54 <__udivmoddi4+0x210>
 8000e34:	1a8a      	subs	r2, r1, r2
 8000e36:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e3a:	fa1f fe8c 	uxth.w	lr, ip
 8000e3e:	2101      	movs	r1, #1
 8000e40:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e44:	fb07 2015 	mls	r0, r7, r5, r2
 8000e48:	0c22      	lsrs	r2, r4, #16
 8000e4a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e4e:	fb0e f005 	mul.w	r0, lr, r5
 8000e52:	4290      	cmp	r0, r2
 8000e54:	d908      	bls.n	8000e68 <__udivmoddi4+0x124>
 8000e56:	eb1c 0202 	adds.w	r2, ip, r2
 8000e5a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e5e:	d202      	bcs.n	8000e66 <__udivmoddi4+0x122>
 8000e60:	4290      	cmp	r0, r2
 8000e62:	f200 80cb 	bhi.w	8000ffc <__udivmoddi4+0x2b8>
 8000e66:	4645      	mov	r5, r8
 8000e68:	1a12      	subs	r2, r2, r0
 8000e6a:	b2a4      	uxth	r4, r4
 8000e6c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e70:	fb07 2210 	mls	r2, r7, r0, r2
 8000e74:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e78:	fb0e fe00 	mul.w	lr, lr, r0
 8000e7c:	45a6      	cmp	lr, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x14e>
 8000e80:	eb1c 0404 	adds.w	r4, ip, r4
 8000e84:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e88:	d202      	bcs.n	8000e90 <__udivmoddi4+0x14c>
 8000e8a:	45a6      	cmp	lr, r4
 8000e8c:	f200 80bb 	bhi.w	8001006 <__udivmoddi4+0x2c2>
 8000e90:	4610      	mov	r0, r2
 8000e92:	eba4 040e 	sub.w	r4, r4, lr
 8000e96:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e9a:	e79f      	b.n	8000ddc <__udivmoddi4+0x98>
 8000e9c:	f1c1 0720 	rsb	r7, r1, #32
 8000ea0:	408b      	lsls	r3, r1
 8000ea2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ea6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000eaa:	fa05 f401 	lsl.w	r4, r5, r1
 8000eae:	fa20 f307 	lsr.w	r3, r0, r7
 8000eb2:	40fd      	lsrs	r5, r7
 8000eb4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000eb8:	4323      	orrs	r3, r4
 8000eba:	fbb5 f8f9 	udiv	r8, r5, r9
 8000ebe:	fa1f fe8c 	uxth.w	lr, ip
 8000ec2:	fb09 5518 	mls	r5, r9, r8, r5
 8000ec6:	0c1c      	lsrs	r4, r3, #16
 8000ec8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000ecc:	fb08 f50e 	mul.w	r5, r8, lr
 8000ed0:	42a5      	cmp	r5, r4
 8000ed2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ed6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eda:	d90b      	bls.n	8000ef4 <__udivmoddi4+0x1b0>
 8000edc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ee0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ee4:	f080 8088 	bcs.w	8000ff8 <__udivmoddi4+0x2b4>
 8000ee8:	42a5      	cmp	r5, r4
 8000eea:	f240 8085 	bls.w	8000ff8 <__udivmoddi4+0x2b4>
 8000eee:	f1a8 0802 	sub.w	r8, r8, #2
 8000ef2:	4464      	add	r4, ip
 8000ef4:	1b64      	subs	r4, r4, r5
 8000ef6:	b29d      	uxth	r5, r3
 8000ef8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000efc:	fb09 4413 	mls	r4, r9, r3, r4
 8000f00:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000f04:	fb03 fe0e 	mul.w	lr, r3, lr
 8000f08:	45a6      	cmp	lr, r4
 8000f0a:	d908      	bls.n	8000f1e <__udivmoddi4+0x1da>
 8000f0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f10:	f103 35ff 	add.w	r5, r3, #4294967295
 8000f14:	d26c      	bcs.n	8000ff0 <__udivmoddi4+0x2ac>
 8000f16:	45a6      	cmp	lr, r4
 8000f18:	d96a      	bls.n	8000ff0 <__udivmoddi4+0x2ac>
 8000f1a:	3b02      	subs	r3, #2
 8000f1c:	4464      	add	r4, ip
 8000f1e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f22:	fba3 9502 	umull	r9, r5, r3, r2
 8000f26:	eba4 040e 	sub.w	r4, r4, lr
 8000f2a:	42ac      	cmp	r4, r5
 8000f2c:	46c8      	mov	r8, r9
 8000f2e:	46ae      	mov	lr, r5
 8000f30:	d356      	bcc.n	8000fe0 <__udivmoddi4+0x29c>
 8000f32:	d053      	beq.n	8000fdc <__udivmoddi4+0x298>
 8000f34:	b156      	cbz	r6, 8000f4c <__udivmoddi4+0x208>
 8000f36:	ebb0 0208 	subs.w	r2, r0, r8
 8000f3a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f3e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f42:	40ca      	lsrs	r2, r1
 8000f44:	40cc      	lsrs	r4, r1
 8000f46:	4317      	orrs	r7, r2
 8000f48:	e9c6 7400 	strd	r7, r4, [r6]
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	2100      	movs	r1, #0
 8000f50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f54:	f1c3 0120 	rsb	r1, r3, #32
 8000f58:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f5c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f60:	fa25 f101 	lsr.w	r1, r5, r1
 8000f64:	409d      	lsls	r5, r3
 8000f66:	432a      	orrs	r2, r5
 8000f68:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f6c:	fa1f fe8c 	uxth.w	lr, ip
 8000f70:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f74:	fb07 1510 	mls	r5, r7, r0, r1
 8000f78:	0c11      	lsrs	r1, r2, #16
 8000f7a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f7e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f82:	428d      	cmp	r5, r1
 8000f84:	fa04 f403 	lsl.w	r4, r4, r3
 8000f88:	d908      	bls.n	8000f9c <__udivmoddi4+0x258>
 8000f8a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f8e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f92:	d22f      	bcs.n	8000ff4 <__udivmoddi4+0x2b0>
 8000f94:	428d      	cmp	r5, r1
 8000f96:	d92d      	bls.n	8000ff4 <__udivmoddi4+0x2b0>
 8000f98:	3802      	subs	r0, #2
 8000f9a:	4461      	add	r1, ip
 8000f9c:	1b49      	subs	r1, r1, r5
 8000f9e:	b292      	uxth	r2, r2
 8000fa0:	fbb1 f5f7 	udiv	r5, r1, r7
 8000fa4:	fb07 1115 	mls	r1, r7, r5, r1
 8000fa8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fac:	fb05 f10e 	mul.w	r1, r5, lr
 8000fb0:	4291      	cmp	r1, r2
 8000fb2:	d908      	bls.n	8000fc6 <__udivmoddi4+0x282>
 8000fb4:	eb1c 0202 	adds.w	r2, ip, r2
 8000fb8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000fbc:	d216      	bcs.n	8000fec <__udivmoddi4+0x2a8>
 8000fbe:	4291      	cmp	r1, r2
 8000fc0:	d914      	bls.n	8000fec <__udivmoddi4+0x2a8>
 8000fc2:	3d02      	subs	r5, #2
 8000fc4:	4462      	add	r2, ip
 8000fc6:	1a52      	subs	r2, r2, r1
 8000fc8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fcc:	e738      	b.n	8000e40 <__udivmoddi4+0xfc>
 8000fce:	4631      	mov	r1, r6
 8000fd0:	4630      	mov	r0, r6
 8000fd2:	e708      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000fd4:	4639      	mov	r1, r7
 8000fd6:	e6e6      	b.n	8000da6 <__udivmoddi4+0x62>
 8000fd8:	4610      	mov	r0, r2
 8000fda:	e6fb      	b.n	8000dd4 <__udivmoddi4+0x90>
 8000fdc:	4548      	cmp	r0, r9
 8000fde:	d2a9      	bcs.n	8000f34 <__udivmoddi4+0x1f0>
 8000fe0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fe4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fe8:	3b01      	subs	r3, #1
 8000fea:	e7a3      	b.n	8000f34 <__udivmoddi4+0x1f0>
 8000fec:	4645      	mov	r5, r8
 8000fee:	e7ea      	b.n	8000fc6 <__udivmoddi4+0x282>
 8000ff0:	462b      	mov	r3, r5
 8000ff2:	e794      	b.n	8000f1e <__udivmoddi4+0x1da>
 8000ff4:	4640      	mov	r0, r8
 8000ff6:	e7d1      	b.n	8000f9c <__udivmoddi4+0x258>
 8000ff8:	46d0      	mov	r8, sl
 8000ffa:	e77b      	b.n	8000ef4 <__udivmoddi4+0x1b0>
 8000ffc:	3d02      	subs	r5, #2
 8000ffe:	4462      	add	r2, ip
 8001000:	e732      	b.n	8000e68 <__udivmoddi4+0x124>
 8001002:	4608      	mov	r0, r1
 8001004:	e70a      	b.n	8000e1c <__udivmoddi4+0xd8>
 8001006:	4464      	add	r4, ip
 8001008:	3802      	subs	r0, #2
 800100a:	e742      	b.n	8000e92 <__udivmoddi4+0x14e>

0800100c <__aeabi_idiv0>:
 800100c:	4770      	bx	lr
 800100e:	bf00      	nop

08001010 <get_lat>:
#include <gps.h>
#include <string.h>
#include <stdlib.h>

double get_lat(char *gga)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b0c6      	sub	sp, #280	; 0x118
 8001014:	af00      	add	r7, sp, #0
 8001016:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800101a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800101e:	6018      	str	r0, [r3, #0]
	double latitude = 0.0;
 8001020:	f04f 0200 	mov.w	r2, #0
 8001024:	f04f 0300 	mov.w	r3, #0
 8001028:	e9c7 2344 	strd	r2, r3, [r7, #272]	; 0x110

	char gga_cpy[256];
	strncpy(gga_cpy, gga, 256);
 800102c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001030:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001034:	f107 000c 	add.w	r0, r7, #12
 8001038:	f44f 7280 	mov.w	r2, #256	; 0x100
 800103c:	6819      	ldr	r1, [r3, #0]
 800103e:	f00b fb78 	bl	800c732 <strncpy>

	char *token = strtok(gga_cpy, ",");
 8001042:	f107 030c 	add.w	r3, r7, #12
 8001046:	4919      	ldr	r1, [pc, #100]	; (80010ac <get_lat+0x9c>)
 8001048:	4618      	mov	r0, r3
 800104a:	f00b fb85 	bl	800c758 <strtok>
 800104e:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c

	while (token != NULL)
 8001052:	e01b      	b.n	800108c <get_lat+0x7c>
	{
		if ((strcmp(token, "N") == 0) || (strcmp(token, "S") == 0))
 8001054:	4916      	ldr	r1, [pc, #88]	; (80010b0 <get_lat+0xa0>)
 8001056:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 800105a:	f7ff f8b9 	bl	80001d0 <strcmp>
 800105e:	4603      	mov	r3, r0
 8001060:	2b00      	cmp	r3, #0
 8001062:	d017      	beq.n	8001094 <get_lat+0x84>
 8001064:	4913      	ldr	r1, [pc, #76]	; (80010b4 <get_lat+0xa4>)
 8001066:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 800106a:	f7ff f8b1 	bl	80001d0 <strcmp>
 800106e:	4603      	mov	r3, r0
 8001070:	2b00      	cmp	r3, #0
 8001072:	d00f      	beq.n	8001094 <get_lat+0x84>
		{
			break;
		}
		else
		{
			latitude = atof(token);
 8001074:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 8001078:	f009 ff51 	bl	800af1e <atof>
 800107c:	ed87 0b44 	vstr	d0, [r7, #272]	; 0x110
		}
			token = strtok(NULL, ",");
 8001080:	490a      	ldr	r1, [pc, #40]	; (80010ac <get_lat+0x9c>)
 8001082:	2000      	movs	r0, #0
 8001084:	f00b fb68 	bl	800c758 <strtok>
 8001088:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c
	while (token != NULL)
 800108c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001090:	2b00      	cmp	r3, #0
 8001092:	d1df      	bne.n	8001054 <get_lat+0x44>
	}

		return latitude;
 8001094:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 8001098:	ec43 2b17 	vmov	d7, r2, r3
}
 800109c:	eeb0 0a47 	vmov.f32	s0, s14
 80010a0:	eef0 0a67 	vmov.f32	s1, s15
 80010a4:	f507 778c 	add.w	r7, r7, #280	; 0x118
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}
 80010ac:	08010b88 	.word	0x08010b88
 80010b0:	08010b8c 	.word	0x08010b8c
 80010b4:	08010b90 	.word	0x08010b90

080010b8 <get_lon>:

double get_lon(char *gga)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b0c6      	sub	sp, #280	; 0x118
 80010bc:	af00      	add	r7, sp, #0
 80010be:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80010c2:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80010c6:	6018      	str	r0, [r3, #0]
	double longitude = 0.0;
 80010c8:	f04f 0200 	mov.w	r2, #0
 80010cc:	f04f 0300 	mov.w	r3, #0
 80010d0:	e9c7 2344 	strd	r2, r3, [r7, #272]	; 0x110

	char gga_cpy[256];
	strncpy(gga_cpy, gga, 256);
 80010d4:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80010d8:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80010dc:	f107 000c 	add.w	r0, r7, #12
 80010e0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80010e4:	6819      	ldr	r1, [r3, #0]
 80010e6:	f00b fb24 	bl	800c732 <strncpy>

	char *token = strtok(gga_cpy, ",");
 80010ea:	f107 030c 	add.w	r3, r7, #12
 80010ee:	4919      	ldr	r1, [pc, #100]	; (8001154 <get_lon+0x9c>)
 80010f0:	4618      	mov	r0, r3
 80010f2:	f00b fb31 	bl	800c758 <strtok>
 80010f6:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c

	while (token != NULL)
 80010fa:	e01b      	b.n	8001134 <get_lon+0x7c>
	{
		if ((strcmp(token, "W") == 0) || (strcmp(token, "E") == 0))
 80010fc:	4916      	ldr	r1, [pc, #88]	; (8001158 <get_lon+0xa0>)
 80010fe:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 8001102:	f7ff f865 	bl	80001d0 <strcmp>
 8001106:	4603      	mov	r3, r0
 8001108:	2b00      	cmp	r3, #0
 800110a:	d017      	beq.n	800113c <get_lon+0x84>
 800110c:	4913      	ldr	r1, [pc, #76]	; (800115c <get_lon+0xa4>)
 800110e:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 8001112:	f7ff f85d 	bl	80001d0 <strcmp>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	d00f      	beq.n	800113c <get_lon+0x84>
		{
			break;
		}
		else
		{
			longitude = atof(token);
 800111c:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 8001120:	f009 fefd 	bl	800af1e <atof>
 8001124:	ed87 0b44 	vstr	d0, [r7, #272]	; 0x110
		}
			token = strtok(NULL, ",");
 8001128:	490a      	ldr	r1, [pc, #40]	; (8001154 <get_lon+0x9c>)
 800112a:	2000      	movs	r0, #0
 800112c:	f00b fb14 	bl	800c758 <strtok>
 8001130:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c
	while (token != NULL)
 8001134:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001138:	2b00      	cmp	r3, #0
 800113a:	d1df      	bne.n	80010fc <get_lon+0x44>
	}

		return longitude;
 800113c:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 8001140:	ec43 2b17 	vmov	d7, r2, r3
}
 8001144:	eeb0 0a47 	vmov.f32	s0, s14
 8001148:	eef0 0a67 	vmov.f32	s1, s15
 800114c:	f507 778c 	add.w	r7, r7, #280	; 0x118
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}
 8001154:	08010b88 	.word	0x08010b88
 8001158:	08010b94 	.word	0x08010b94
 800115c:	08010b98 	.word	0x08010b98

08001160 <get_alt>:

double get_alt(char *gga)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b0c6      	sub	sp, #280	; 0x118
 8001164:	af00      	add	r7, sp, #0
 8001166:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800116a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800116e:	6018      	str	r0, [r3, #0]
	double altitude = 0.0;
 8001170:	f04f 0200 	mov.w	r2, #0
 8001174:	f04f 0300 	mov.w	r3, #0
 8001178:	e9c7 2344 	strd	r2, r3, [r7, #272]	; 0x110

	char gga_cpy[256];
	strncpy(gga_cpy, gga, 256);
 800117c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001180:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001184:	f107 000c 	add.w	r0, r7, #12
 8001188:	f44f 7280 	mov.w	r2, #256	; 0x100
 800118c:	6819      	ldr	r1, [r3, #0]
 800118e:	f00b fad0 	bl	800c732 <strncpy>

	char *token = strtok(gga_cpy, ",");
 8001192:	f107 030c 	add.w	r3, r7, #12
 8001196:	4916      	ldr	r1, [pc, #88]	; (80011f0 <get_alt+0x90>)
 8001198:	4618      	mov	r0, r3
 800119a:	f00b fadd 	bl	800c758 <strtok>
 800119e:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c

	while (token != NULL)
 80011a2:	e013      	b.n	80011cc <get_alt+0x6c>
	{
		if (strcmp(token, "M") == 0)
 80011a4:	4913      	ldr	r1, [pc, #76]	; (80011f4 <get_alt+0x94>)
 80011a6:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 80011aa:	f7ff f811 	bl	80001d0 <strcmp>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d010      	beq.n	80011d6 <get_alt+0x76>
		{
			break;
		}
		else
		{
			altitude = atof(token);
 80011b4:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 80011b8:	f009 feb1 	bl	800af1e <atof>
 80011bc:	ed87 0b44 	vstr	d0, [r7, #272]	; 0x110
		}
			token = strtok(NULL, ",");
 80011c0:	490b      	ldr	r1, [pc, #44]	; (80011f0 <get_alt+0x90>)
 80011c2:	2000      	movs	r0, #0
 80011c4:	f00b fac8 	bl	800c758 <strtok>
 80011c8:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c
	while (token != NULL)
 80011cc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d1e7      	bne.n	80011a4 <get_alt+0x44>
 80011d4:	e000      	b.n	80011d8 <get_alt+0x78>
			break;
 80011d6:	bf00      	nop
	}

		return altitude;
 80011d8:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 80011dc:	ec43 2b17 	vmov	d7, r2, r3
}
 80011e0:	eeb0 0a47 	vmov.f32	s0, s14
 80011e4:	eef0 0a67 	vmov.f32	s1, s15
 80011e8:	f507 778c 	add.w	r7, r7, #280	; 0x118
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}
 80011f0:	08010b88 	.word	0x08010b88
 80011f4:	08010b9c 	.word	0x08010b9c

080011f8 <ddm2dd>:


double ddm2dd(double ddm) {
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b088      	sub	sp, #32
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	ed87 0b00 	vstr	d0, [r7]
    double degrees = floor(ddm / 100.0);
 8001202:	f04f 0200 	mov.w	r2, #0
 8001206:	4b1f      	ldr	r3, [pc, #124]	; (8001284 <ddm2dd+0x8c>)
 8001208:	e9d7 0100 	ldrd	r0, r1, [r7]
 800120c:	f7ff fb2e 	bl	800086c <__aeabi_ddiv>
 8001210:	4602      	mov	r2, r0
 8001212:	460b      	mov	r3, r1
 8001214:	ec43 2b17 	vmov	d7, r2, r3
 8001218:	eeb0 0a47 	vmov.f32	s0, s14
 800121c:	eef0 0a67 	vmov.f32	s1, s15
 8001220:	f00e fa2e 	bl	800f680 <floor>
 8001224:	ed87 0b06 	vstr	d0, [r7, #24]
    double minutes = ddm - degrees * 100.0;
 8001228:	f04f 0200 	mov.w	r2, #0
 800122c:	4b15      	ldr	r3, [pc, #84]	; (8001284 <ddm2dd+0x8c>)
 800122e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001232:	f7ff f9f1 	bl	8000618 <__aeabi_dmul>
 8001236:	4602      	mov	r2, r0
 8001238:	460b      	mov	r3, r1
 800123a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800123e:	f7ff f833 	bl	80002a8 <__aeabi_dsub>
 8001242:	4602      	mov	r2, r0
 8001244:	460b      	mov	r3, r1
 8001246:	e9c7 2304 	strd	r2, r3, [r7, #16]
    double dd = degrees + minutes / 60.0;
 800124a:	f04f 0200 	mov.w	r2, #0
 800124e:	4b0e      	ldr	r3, [pc, #56]	; (8001288 <ddm2dd+0x90>)
 8001250:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001254:	f7ff fb0a 	bl	800086c <__aeabi_ddiv>
 8001258:	4602      	mov	r2, r0
 800125a:	460b      	mov	r3, r1
 800125c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001260:	f7ff f824 	bl	80002ac <__adddf3>
 8001264:	4602      	mov	r2, r0
 8001266:	460b      	mov	r3, r1
 8001268:	e9c7 2302 	strd	r2, r3, [r7, #8]
    return dd;
 800126c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001270:	ec43 2b17 	vmov	d7, r2, r3
}
 8001274:	eeb0 0a47 	vmov.f32	s0, s14
 8001278:	eef0 0a67 	vmov.f32	s1, s15
 800127c:	3720      	adds	r7, #32
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	40590000 	.word	0x40590000
 8001288:	404e0000 	.word	0x404e0000
 800128c:	00000000 	.word	0x00000000

08001290 <degreesToRadians>:

// Function to convert degrees to radians
double degreesToRadians(double degrees) {
 8001290:	b580      	push	{r7, lr}
 8001292:	b082      	sub	sp, #8
 8001294:	af00      	add	r7, sp, #0
 8001296:	ed87 0b00 	vstr	d0, [r7]
    return degrees * M_PI / 180.0;
 800129a:	a30e      	add	r3, pc, #56	; (adr r3, 80012d4 <degreesToRadians+0x44>)
 800129c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012a0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80012a4:	f7ff f9b8 	bl	8000618 <__aeabi_dmul>
 80012a8:	4602      	mov	r2, r0
 80012aa:	460b      	mov	r3, r1
 80012ac:	4610      	mov	r0, r2
 80012ae:	4619      	mov	r1, r3
 80012b0:	f04f 0200 	mov.w	r2, #0
 80012b4:	4b06      	ldr	r3, [pc, #24]	; (80012d0 <degreesToRadians+0x40>)
 80012b6:	f7ff fad9 	bl	800086c <__aeabi_ddiv>
 80012ba:	4602      	mov	r2, r0
 80012bc:	460b      	mov	r3, r1
 80012be:	ec43 2b17 	vmov	d7, r2, r3
}
 80012c2:	eeb0 0a47 	vmov.f32	s0, s14
 80012c6:	eef0 0a67 	vmov.f32	s1, s15
 80012ca:	3708      	adds	r7, #8
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}
 80012d0:	40668000 	.word	0x40668000
 80012d4:	54442d18 	.word	0x54442d18
 80012d8:	400921fb 	.word	0x400921fb
 80012dc:	00000000 	.word	0x00000000

080012e0 <calculateDistance>:

// Function to calculate the distance between two coordinates using Haversine formula
double calculateDistance(double lat1, double lon1, double lat2, double lon2) {
 80012e0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80012e4:	ed2d 8b02 	vpush	{d8}
 80012e8:	b092      	sub	sp, #72	; 0x48
 80012ea:	af00      	add	r7, sp, #0
 80012ec:	ed87 0b06 	vstr	d0, [r7, #24]
 80012f0:	ed87 1b04 	vstr	d1, [r7, #16]
 80012f4:	ed87 2b02 	vstr	d2, [r7, #8]
 80012f8:	ed87 3b00 	vstr	d3, [r7]
    // Convert latitude and longitude from degrees to radians
    lat1 = degreesToRadians(ddm2dd(lat1));
 80012fc:	ed97 0b06 	vldr	d0, [r7, #24]
 8001300:	f7ff ff7a 	bl	80011f8 <ddm2dd>
 8001304:	eeb0 7a40 	vmov.f32	s14, s0
 8001308:	eef0 7a60 	vmov.f32	s15, s1
 800130c:	eeb0 0a47 	vmov.f32	s0, s14
 8001310:	eef0 0a67 	vmov.f32	s1, s15
 8001314:	f7ff ffbc 	bl	8001290 <degreesToRadians>
 8001318:	ed87 0b06 	vstr	d0, [r7, #24]
    lon1 = degreesToRadians(ddm2dd(lon1));
 800131c:	ed97 0b04 	vldr	d0, [r7, #16]
 8001320:	f7ff ff6a 	bl	80011f8 <ddm2dd>
 8001324:	eeb0 7a40 	vmov.f32	s14, s0
 8001328:	eef0 7a60 	vmov.f32	s15, s1
 800132c:	eeb0 0a47 	vmov.f32	s0, s14
 8001330:	eef0 0a67 	vmov.f32	s1, s15
 8001334:	f7ff ffac 	bl	8001290 <degreesToRadians>
 8001338:	ed87 0b04 	vstr	d0, [r7, #16]
    lat2 = degreesToRadians(ddm2dd(lat2));
 800133c:	ed97 0b02 	vldr	d0, [r7, #8]
 8001340:	f7ff ff5a 	bl	80011f8 <ddm2dd>
 8001344:	eeb0 7a40 	vmov.f32	s14, s0
 8001348:	eef0 7a60 	vmov.f32	s15, s1
 800134c:	eeb0 0a47 	vmov.f32	s0, s14
 8001350:	eef0 0a67 	vmov.f32	s1, s15
 8001354:	f7ff ff9c 	bl	8001290 <degreesToRadians>
 8001358:	ed87 0b02 	vstr	d0, [r7, #8]
    lon2 = degreesToRadians(ddm2dd(lon2));
 800135c:	ed97 0b00 	vldr	d0, [r7]
 8001360:	f7ff ff4a 	bl	80011f8 <ddm2dd>
 8001364:	eeb0 7a40 	vmov.f32	s14, s0
 8001368:	eef0 7a60 	vmov.f32	s15, s1
 800136c:	eeb0 0a47 	vmov.f32	s0, s14
 8001370:	eef0 0a67 	vmov.f32	s1, s15
 8001374:	f7ff ff8c 	bl	8001290 <degreesToRadians>
 8001378:	ed87 0b00 	vstr	d0, [r7]

    // Haversine formula
    double dlat = lat2 - lat1;
 800137c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001380:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001384:	f7fe ff90 	bl	80002a8 <__aeabi_dsub>
 8001388:	4602      	mov	r2, r0
 800138a:	460b      	mov	r3, r1
 800138c:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    double dlon = lon2 - lon1;
 8001390:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001394:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001398:	f7fe ff86 	bl	80002a8 <__aeabi_dsub>
 800139c:	4602      	mov	r2, r0
 800139e:	460b      	mov	r3, r1
 80013a0:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    double a = sin(dlat/2) * sin(dlat/2) + cos(lat1) * cos(lat2) * sin(dlon/2) * sin(dlon/2);
 80013a4:	f04f 0200 	mov.w	r2, #0
 80013a8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80013ac:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80013b0:	f7ff fa5c 	bl	800086c <__aeabi_ddiv>
 80013b4:	4602      	mov	r2, r0
 80013b6:	460b      	mov	r3, r1
 80013b8:	ec43 2b17 	vmov	d7, r2, r3
 80013bc:	eeb0 0a47 	vmov.f32	s0, s14
 80013c0:	eef0 0a67 	vmov.f32	s1, s15
 80013c4:	f00e f828 	bl	800f418 <sin>
 80013c8:	ec55 4b10 	vmov	r4, r5, d0
 80013cc:	f04f 0200 	mov.w	r2, #0
 80013d0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80013d4:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80013d8:	f7ff fa48 	bl	800086c <__aeabi_ddiv>
 80013dc:	4602      	mov	r2, r0
 80013de:	460b      	mov	r3, r1
 80013e0:	ec43 2b17 	vmov	d7, r2, r3
 80013e4:	eeb0 0a47 	vmov.f32	s0, s14
 80013e8:	eef0 0a67 	vmov.f32	s1, s15
 80013ec:	f00e f814 	bl	800f418 <sin>
 80013f0:	ec53 2b10 	vmov	r2, r3, d0
 80013f4:	4620      	mov	r0, r4
 80013f6:	4629      	mov	r1, r5
 80013f8:	f7ff f90e 	bl	8000618 <__aeabi_dmul>
 80013fc:	4602      	mov	r2, r0
 80013fe:	460b      	mov	r3, r1
 8001400:	4614      	mov	r4, r2
 8001402:	461d      	mov	r5, r3
 8001404:	ed97 0b06 	vldr	d0, [r7, #24]
 8001408:	f00d ffb2 	bl	800f370 <cos>
 800140c:	ec59 8b10 	vmov	r8, r9, d0
 8001410:	ed97 0b02 	vldr	d0, [r7, #8]
 8001414:	f00d ffac 	bl	800f370 <cos>
 8001418:	ec53 2b10 	vmov	r2, r3, d0
 800141c:	4640      	mov	r0, r8
 800141e:	4649      	mov	r1, r9
 8001420:	f7ff f8fa 	bl	8000618 <__aeabi_dmul>
 8001424:	4602      	mov	r2, r0
 8001426:	460b      	mov	r3, r1
 8001428:	4690      	mov	r8, r2
 800142a:	4699      	mov	r9, r3
 800142c:	f04f 0200 	mov.w	r2, #0
 8001430:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001434:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8001438:	f7ff fa18 	bl	800086c <__aeabi_ddiv>
 800143c:	4602      	mov	r2, r0
 800143e:	460b      	mov	r3, r1
 8001440:	ec43 2b17 	vmov	d7, r2, r3
 8001444:	eeb0 0a47 	vmov.f32	s0, s14
 8001448:	eef0 0a67 	vmov.f32	s1, s15
 800144c:	f00d ffe4 	bl	800f418 <sin>
 8001450:	ec53 2b10 	vmov	r2, r3, d0
 8001454:	4640      	mov	r0, r8
 8001456:	4649      	mov	r1, r9
 8001458:	f7ff f8de 	bl	8000618 <__aeabi_dmul>
 800145c:	4602      	mov	r2, r0
 800145e:	460b      	mov	r3, r1
 8001460:	4690      	mov	r8, r2
 8001462:	4699      	mov	r9, r3
 8001464:	f04f 0200 	mov.w	r2, #0
 8001468:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800146c:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8001470:	f7ff f9fc 	bl	800086c <__aeabi_ddiv>
 8001474:	4602      	mov	r2, r0
 8001476:	460b      	mov	r3, r1
 8001478:	ec43 2b17 	vmov	d7, r2, r3
 800147c:	eeb0 0a47 	vmov.f32	s0, s14
 8001480:	eef0 0a67 	vmov.f32	s1, s15
 8001484:	f00d ffc8 	bl	800f418 <sin>
 8001488:	ec53 2b10 	vmov	r2, r3, d0
 800148c:	4640      	mov	r0, r8
 800148e:	4649      	mov	r1, r9
 8001490:	f7ff f8c2 	bl	8000618 <__aeabi_dmul>
 8001494:	4602      	mov	r2, r0
 8001496:	460b      	mov	r3, r1
 8001498:	4620      	mov	r0, r4
 800149a:	4629      	mov	r1, r5
 800149c:	f7fe ff06 	bl	80002ac <__adddf3>
 80014a0:	4602      	mov	r2, r0
 80014a2:	460b      	mov	r3, r1
 80014a4:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    double c = 2 * atan2(sqrt(a), sqrt(1 - a));
 80014a8:	ed97 0b0c 	vldr	d0, [r7, #48]	; 0x30
 80014ac:	f00d ff34 	bl	800f318 <sqrt>
 80014b0:	eeb0 8a40 	vmov.f32	s16, s0
 80014b4:	eef0 8a60 	vmov.f32	s17, s1
 80014b8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80014bc:	f04f 0000 	mov.w	r0, #0
 80014c0:	4921      	ldr	r1, [pc, #132]	; (8001548 <calculateDistance+0x268>)
 80014c2:	f7fe fef1 	bl	80002a8 <__aeabi_dsub>
 80014c6:	4602      	mov	r2, r0
 80014c8:	460b      	mov	r3, r1
 80014ca:	ec43 2b17 	vmov	d7, r2, r3
 80014ce:	eeb0 0a47 	vmov.f32	s0, s14
 80014d2:	eef0 0a67 	vmov.f32	s1, s15
 80014d6:	f00d ff1f 	bl	800f318 <sqrt>
 80014da:	eeb0 7a40 	vmov.f32	s14, s0
 80014de:	eef0 7a60 	vmov.f32	s15, s1
 80014e2:	eeb0 1a47 	vmov.f32	s2, s14
 80014e6:	eef0 1a67 	vmov.f32	s3, s15
 80014ea:	eeb0 0a48 	vmov.f32	s0, s16
 80014ee:	eef0 0a68 	vmov.f32	s1, s17
 80014f2:	f00d ff0f 	bl	800f314 <atan2>
 80014f6:	ec51 0b10 	vmov	r0, r1, d0
 80014fa:	4602      	mov	r2, r0
 80014fc:	460b      	mov	r3, r1
 80014fe:	f7fe fed5 	bl	80002ac <__adddf3>
 8001502:	4602      	mov	r2, r0
 8001504:	460b      	mov	r3, r1
 8001506:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    double distance = RADIUS_OF_EARTH * c;
 800150a:	a30d      	add	r3, pc, #52	; (adr r3, 8001540 <calculateDistance+0x260>)
 800150c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001510:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001514:	f7ff f880 	bl	8000618 <__aeabi_dmul>
 8001518:	4602      	mov	r2, r0
 800151a:	460b      	mov	r3, r1
 800151c:	e9c7 2308 	strd	r2, r3, [r7, #32]

    return distance;
 8001520:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001524:	ec43 2b17 	vmov	d7, r2, r3
}
 8001528:	eeb0 0a47 	vmov.f32	s0, s14
 800152c:	eef0 0a67 	vmov.f32	s1, s15
 8001530:	3748      	adds	r7, #72	; 0x48
 8001532:	46bd      	mov	sp, r7
 8001534:	ecbd 8b02 	vpop	{d8}
 8001538:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800153c:	f3af 8000 	nop.w
 8001540:	00000000 	.word	0x00000000
 8001544:	41584dae 	.word	0x41584dae
 8001548:	3ff00000 	.word	0x3ff00000

0800154c <I2C_Start>:
//    -- Automatically generate a STOP condition after all bytes have been transmitted 
// Direction = 0: Master requests a write transfer
// Direction = 1: Master requests a read transfer
//=============================================================================== 

int8_t I2C_Start(I2C_TypeDef * I2Cx, uint32_t DevAddress, uint8_t Size, uint8_t Direction) {	
 800154c:	b480      	push	{r7}
 800154e:	b087      	sub	sp, #28
 8001550:	af00      	add	r7, sp, #0
 8001552:	60f8      	str	r0, [r7, #12]
 8001554:	60b9      	str	r1, [r7, #8]
 8001556:	4611      	mov	r1, r2
 8001558:	461a      	mov	r2, r3
 800155a:	460b      	mov	r3, r1
 800155c:	71fb      	strb	r3, [r7, #7]
 800155e:	4613      	mov	r3, r2
 8001560:	71bb      	strb	r3, [r7, #6]
	
	// Direction = 0: Master requests a write transfer
	// Direction = 1: Master requests a read transfer
	
	uint32_t tmpreg = 0;
 8001562:	2300      	movs	r3, #0
 8001564:	617b      	str	r3, [r7, #20]
	
	// This bit is set by software, and cleared by hardware after the Start followed by the address
	// sequence is sent, by an arbitration loss, by a timeout error detection, or when PE = 0.
	tmpreg = I2Cx->CR2;
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	685b      	ldr	r3, [r3, #4]
 800156a:	617b      	str	r3, [r7, #20]
	
	tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 800156c:	697a      	ldr	r2, [r7, #20]
 800156e:	4b14      	ldr	r3, [pc, #80]	; (80015c0 <I2C_Start+0x74>)
 8001570:	4013      	ands	r3, r2
 8001572:	617b      	str	r3, [r7, #20]
	
	if (Direction == READ_FROM_SLAVE)
 8001574:	79bb      	ldrb	r3, [r7, #6]
 8001576:	2b01      	cmp	r3, #1
 8001578:	d104      	bne.n	8001584 <I2C_Start+0x38>
		tmpreg |= I2C_CR2_RD_WRN;  // Read from Slave
 800157a:	697b      	ldr	r3, [r7, #20]
 800157c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001580:	617b      	str	r3, [r7, #20]
 8001582:	e003      	b.n	800158c <I2C_Start+0x40>
	else
		tmpreg &= ~I2C_CR2_RD_WRN; // Write to Slave
 8001584:	697b      	ldr	r3, [r7, #20]
 8001586:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800158a:	617b      	str	r3, [r7, #20]
		
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16 ) & I2C_CR2_NBYTES));
 800158c:	68bb      	ldr	r3, [r7, #8]
 800158e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001592:	79fb      	ldrb	r3, [r7, #7]
 8001594:	041b      	lsls	r3, r3, #16
 8001596:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800159a:	4313      	orrs	r3, r2
 800159c:	697a      	ldr	r2, [r7, #20]
 800159e:	4313      	orrs	r3, r2
 80015a0:	617b      	str	r3, [r7, #20]
	
	tmpreg |= I2C_CR2_START;
 80015a2:	697b      	ldr	r3, [r7, #20]
 80015a4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80015a8:	617b      	str	r3, [r7, #20]
	// RELOAD
	// 0: The transfer is completed after the NBYTES data transfer (STOP or RESTART will follow).
	// 1: The transfer is not completed after the NBYTES data transfer (NBYTES will be reloaded).
	// tmpreg |= I2C_CR2_RELOAD;
	
	I2Cx->CR2 = tmpreg; 
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	697a      	ldr	r2, [r7, #20]
 80015ae:	605a      	str	r2, [r3, #4]
//	}
//	
//	if ( (I2Cx->ISR & I2C_ISR_NACKF) == I2C_ISR_NACKF )
//		return -1;  // Failed
	
   	return 0;  // Success
 80015b0:	2300      	movs	r3, #0
}
 80015b2:	4618      	mov	r0, r3
 80015b4:	371c      	adds	r7, #28
 80015b6:	46bd      	mov	sp, r7
 80015b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015bc:	4770      	bx	lr
 80015be:	bf00      	nop
 80015c0:	fc009800 	.word	0xfc009800

080015c4 <I2C_Stop>:

//===============================================================================
//                           I2C Stop
//=============================================================================== 
void I2C_Stop(I2C_TypeDef * I2Cx){
 80015c4:	b480      	push	{r7}
 80015c6:	b083      	sub	sp, #12
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
	// Master: Generate STOP bit after the current byte has been transferred 
	I2Cx->CR2 |= I2C_CR2_STOP;								
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	685b      	ldr	r3, [r3, #4]
 80015d0:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	605a      	str	r2, [r3, #4]
	// Wait until STOPF flag is reset
	while( (I2Cx->ISR & I2C_ISR_STOPF) == 0 ); 
 80015d8:	bf00      	nop
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	699b      	ldr	r3, [r3, #24]
 80015de:	f003 0320 	and.w	r3, r3, #32
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d0f9      	beq.n	80015da <I2C_Stop+0x16>
}
 80015e6:	bf00      	nop
 80015e8:	bf00      	nop
 80015ea:	370c      	adds	r7, #12
 80015ec:	46bd      	mov	sp, r7
 80015ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f2:	4770      	bx	lr

080015f4 <I2C_WaitLineIdle>:

//===============================================================================
//                           Wait for the bus is ready
//=============================================================================== 
void I2C_WaitLineIdle(I2C_TypeDef * I2Cx){
 80015f4:	b480      	push	{r7}
 80015f6:	b083      	sub	sp, #12
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
	// Wait until I2C bus is ready
	while( (I2Cx->ISR & I2C_ISR_BUSY) == I2C_ISR_BUSY );	// If busy, wait
 80015fc:	bf00      	nop
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	699b      	ldr	r3, [r3, #24]
 8001602:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001606:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800160a:	d0f8      	beq.n	80015fe <I2C_WaitLineIdle+0xa>
}
 800160c:	bf00      	nop
 800160e:	bf00      	nop
 8001610:	370c      	adds	r7, #12
 8001612:	46bd      	mov	sp, r7
 8001614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001618:	4770      	bx	lr

0800161a <I2C_SendData>:

//===============================================================================
//                           I2C Send Data
//=============================================================================== 
int8_t I2C_SendData(I2C_TypeDef * I2Cx, uint8_t DeviceAddress, uint8_t *pData, uint8_t Size) {
 800161a:	b580      	push	{r7, lr}
 800161c:	b086      	sub	sp, #24
 800161e:	af00      	add	r7, sp, #0
 8001620:	60f8      	str	r0, [r7, #12]
 8001622:	607a      	str	r2, [r7, #4]
 8001624:	461a      	mov	r2, r3
 8001626:	460b      	mov	r3, r1
 8001628:	72fb      	strb	r3, [r7, #11]
 800162a:	4613      	mov	r3, r2
 800162c:	72bb      	strb	r3, [r7, #10]
	int i;
	
	if (Size <= 0 || pData == NULL) 
 800162e:	7abb      	ldrb	r3, [r7, #10]
 8001630:	2b00      	cmp	r3, #0
 8001632:	d002      	beq.n	800163a <I2C_SendData+0x20>
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	2b00      	cmp	r3, #0
 8001638:	d102      	bne.n	8001640 <I2C_SendData+0x26>
		return -1;
 800163a:	f04f 33ff 	mov.w	r3, #4294967295
 800163e:	e040      	b.n	80016c2 <I2C_SendData+0xa8>
	
	I2C_WaitLineIdle(I2Cx);
 8001640:	68f8      	ldr	r0, [r7, #12]
 8001642:	f7ff ffd7 	bl	80015f4 <I2C_WaitLineIdle>
	
	if (I2C_Start(I2Cx, DeviceAddress, Size, WRITE_TO_SLAVE) < 0 )
 8001646:	7af9      	ldrb	r1, [r7, #11]
 8001648:	7aba      	ldrb	r2, [r7, #10]
 800164a:	2300      	movs	r3, #0
 800164c:	68f8      	ldr	r0, [r7, #12]
 800164e:	f7ff ff7d 	bl	800154c <I2C_Start>
 8001652:	4603      	mov	r3, r0
 8001654:	2b00      	cmp	r3, #0
 8001656:	da02      	bge.n	800165e <I2C_SendData+0x44>
		return -1;
 8001658:	f04f 33ff 	mov.w	r3, #4294967295
 800165c:	e031      	b.n	80016c2 <I2C_SendData+0xa8>
	// Send Data
	// Write the first data in DR register
	// while((I2Cx->ISR & I2C_ISR_TXE) == 0);
	// I2Cx->TXDR = pData[0] & I2C_TXDR_TXDATA;  

	for (i = 0; i < Size; i++) {
 800165e:	2300      	movs	r3, #0
 8001660:	617b      	str	r3, [r7, #20]
 8001662:	e010      	b.n	8001686 <I2C_SendData+0x6c>
		// TXE is set by hardware when the I2C_TXDR register is empty. It is cleared when the next
		// data to be sent is written in the I2C_TXDR register.
		while( (I2Cx->ISR & I2C_ISR_TXE) == 0 ); 
 8001664:	bf00      	nop
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	699b      	ldr	r3, [r3, #24]
 800166a:	f003 0301 	and.w	r3, r3, #1
 800166e:	2b00      	cmp	r3, #0
 8001670:	d0f9      	beq.n	8001666 <I2C_SendData+0x4c>
		// TXIS bit is set by hardware when the I2C_TXDR register is empty and the data to be
		// transmitted must be written in the I2C_TXDR register. It is cleared when the next data to be
		// sent is written in the I2C_TXDR register.
		// The TXIS flag is not set when a NACK is received.
		// while((I2Cx->ISR & I2C_ISR_TXIS) == 0 );
		I2Cx->TXDR = pData[i] & I2C_TXDR_TXDATA;  // TXE is cleared by writing to the TXDR register.
 8001672:	697b      	ldr	r3, [r7, #20]
 8001674:	687a      	ldr	r2, [r7, #4]
 8001676:	4413      	add	r3, r2
 8001678:	781b      	ldrb	r3, [r3, #0]
 800167a:	461a      	mov	r2, r3
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	629a      	str	r2, [r3, #40]	; 0x28
	for (i = 0; i < Size; i++) {
 8001680:	697b      	ldr	r3, [r7, #20]
 8001682:	3301      	adds	r3, #1
 8001684:	617b      	str	r3, [r7, #20]
 8001686:	7abb      	ldrb	r3, [r7, #10]
 8001688:	697a      	ldr	r2, [r7, #20]
 800168a:	429a      	cmp	r2, r3
 800168c:	dbea      	blt.n	8001664 <I2C_SendData+0x4a>
	}
	
	// Wait until TC flag is set 
	while((I2Cx->ISR & I2C_ISR_TC) == 0 && (I2Cx->ISR & I2C_ISR_NACKF) == 0);
 800168e:	bf00      	nop
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	699b      	ldr	r3, [r3, #24]
 8001694:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001698:	2b00      	cmp	r3, #0
 800169a:	d105      	bne.n	80016a8 <I2C_SendData+0x8e>
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	699b      	ldr	r3, [r3, #24]
 80016a0:	f003 0310 	and.w	r3, r3, #16
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d0f3      	beq.n	8001690 <I2C_SendData+0x76>
	
	if ( (I2Cx->ISR & I2C_ISR_NACKF) != 0 )
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	699b      	ldr	r3, [r3, #24]
 80016ac:	f003 0310 	and.w	r3, r3, #16
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d002      	beq.n	80016ba <I2C_SendData+0xa0>
		return -1;
 80016b4:	f04f 33ff 	mov.w	r3, #4294967295
 80016b8:	e003      	b.n	80016c2 <I2C_SendData+0xa8>

	I2C_Stop(I2Cx);
 80016ba:	68f8      	ldr	r0, [r7, #12]
 80016bc:	f7ff ff82 	bl	80015c4 <I2C_Stop>
	return 0;
 80016c0:	2300      	movs	r3, #0
}
 80016c2:	4618      	mov	r0, r3
 80016c4:	3718      	adds	r7, #24
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}

080016ca <I2C1_EV_IRQHandler>:
	
	return 0;
}


void I2C1_EV_IRQHandler(void){
 80016ca:	b480      	push	{r7}
 80016cc:	af00      	add	r7, sp, #0
	// I2C1->ICR |= 
}
 80016ce:	bf00      	nop
 80016d0:	46bd      	mov	sp, r7
 80016d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d6:	4770      	bx	lr

080016d8 <I2C1_ER_IRQHandler>:

void I2C1_ER_IRQHandler(void){
 80016d8:	b480      	push	{r7}
 80016da:	af00      	add	r7, sp, #0
}
 80016dc:	bf00      	nop
 80016de:	46bd      	mov	sp, r7
 80016e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e4:	4770      	bx	lr

080016e6 <SquareRoot>:
 *
 * \param[in] a_nInput - unsigned integer for which to find the square root
 *
 * \return Integer square root of the input value.
 */
static uint32_t SquareRoot(uint32_t a_nInput) {
 80016e6:	b480      	push	{r7}
 80016e8:	b087      	sub	sp, #28
 80016ea:	af00      	add	r7, sp, #0
 80016ec:	6078      	str	r0, [r7, #4]
    uint32_t op  = a_nInput;
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	617b      	str	r3, [r7, #20]
    uint32_t res = 0;
 80016f2:	2300      	movs	r3, #0
 80016f4:	613b      	str	r3, [r7, #16]
    uint32_t one = 1uL << 30; // The second-to-top bit is set: use 1u << 14 for uint16_t type; use 1uL<<30 for uint32_t type
 80016f6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80016fa:	60fb      	str	r3, [r7, #12]

    // "one" starts at the highest power of four <= than the argument.
    while (one > op) {
 80016fc:	e002      	b.n	8001704 <SquareRoot+0x1e>
        one >>= 2;
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	089b      	lsrs	r3, r3, #2
 8001702:	60fb      	str	r3, [r7, #12]
    while (one > op) {
 8001704:	68fa      	ldr	r2, [r7, #12]
 8001706:	697b      	ldr	r3, [r7, #20]
 8001708:	429a      	cmp	r2, r3
 800170a:	d8f8      	bhi.n	80016fe <SquareRoot+0x18>
    }

    while (one != 0) {
 800170c:	e016      	b.n	800173c <SquareRoot+0x56>
        if (op >= res + one) {
 800170e:	693a      	ldr	r2, [r7, #16]
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	4413      	add	r3, r2
 8001714:	697a      	ldr	r2, [r7, #20]
 8001716:	429a      	cmp	r2, r3
 8001718:	d30a      	bcc.n	8001730 <SquareRoot+0x4a>
            op  = op - (res + one);
 800171a:	693a      	ldr	r2, [r7, #16]
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	4413      	add	r3, r2
 8001720:	697a      	ldr	r2, [r7, #20]
 8001722:	1ad3      	subs	r3, r2, r3
 8001724:	617b      	str	r3, [r7, #20]
            res = res +  2 * one;
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	005b      	lsls	r3, r3, #1
 800172a:	693a      	ldr	r2, [r7, #16]
 800172c:	4413      	add	r3, r2
 800172e:	613b      	str	r3, [r7, #16]
        }
        res >>= 1;
 8001730:	693b      	ldr	r3, [r7, #16]
 8001732:	085b      	lsrs	r3, r3, #1
 8001734:	613b      	str	r3, [r7, #16]
        one >>= 2;
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	089b      	lsrs	r3, r3, #2
 800173a:	60fb      	str	r3, [r7, #12]
    while (one != 0) {
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	2b00      	cmp	r3, #0
 8001740:	d1e5      	bne.n	800170e <SquareRoot+0x28>
    }
    return res;
 8001742:	693b      	ldr	r3, [r7, #16]
}
 8001744:	4618      	mov	r0, r3
 8001746:	371c      	adds	r7, #28
 8001748:	46bd      	mov	sp, r7
 800174a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174e:	4770      	bx	lr

08001750 <get_autocorr_peak_stats>:
//take a look at the original autocorrelation signal at index i and see if
//its a real peak or if its just a fake "noisy" peak corresponding to
//non-walking. basically just count the number of points of the
//autocorrelation peak to the right and left of the peak. this function gets
//the number of points to the right and left of the peak, as well as the delta amplitude
static void get_autocorr_peak_stats(int64_t *autocorr_buff, uint8_t *neg_slope_count, int64_t *delta_amplitude_right, uint8_t *pos_slope_count, int64_t *delta_amplitude_left, uint8_t peak_ind) {
 8001750:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001754:	b088      	sub	sp, #32
 8001756:	af00      	add	r7, sp, #0
 8001758:	6178      	str	r0, [r7, #20]
 800175a:	6139      	str	r1, [r7, #16]
 800175c:	60fa      	str	r2, [r7, #12]
 800175e:	60bb      	str	r3, [r7, #8]

    //first look to the right of the peak. walk forward until the slope begins decreasing
    uint8_t  neg_slope_ind = peak_ind;
 8001760:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8001764:	77fb      	strb	r3, [r7, #31]
    uint16_t loop_limit    = NUM_AUTOCORR_LAGS-1;
 8001766:	2331      	movs	r3, #49	; 0x31
 8001768:	83bb      	strh	r3, [r7, #28]
    while ((autocorr_buff[neg_slope_ind+1] - autocorr_buff[neg_slope_ind] < 0) && (neg_slope_ind < loop_limit)) {
 800176a:	e008      	b.n	800177e <get_autocorr_peak_stats+0x2e>
        *neg_slope_count = *neg_slope_count + 1;
 800176c:	693b      	ldr	r3, [r7, #16]
 800176e:	781b      	ldrb	r3, [r3, #0]
 8001770:	3301      	adds	r3, #1
 8001772:	b2da      	uxtb	r2, r3
 8001774:	693b      	ldr	r3, [r7, #16]
 8001776:	701a      	strb	r2, [r3, #0]
        neg_slope_ind    = neg_slope_ind + 1;
 8001778:	7ffb      	ldrb	r3, [r7, #31]
 800177a:	3301      	adds	r3, #1
 800177c:	77fb      	strb	r3, [r7, #31]
    while ((autocorr_buff[neg_slope_ind+1] - autocorr_buff[neg_slope_ind] < 0) && (neg_slope_ind < loop_limit)) {
 800177e:	7ffb      	ldrb	r3, [r7, #31]
 8001780:	3301      	adds	r3, #1
 8001782:	00db      	lsls	r3, r3, #3
 8001784:	697a      	ldr	r2, [r7, #20]
 8001786:	4413      	add	r3, r2
 8001788:	e9d3 0100 	ldrd	r0, r1, [r3]
 800178c:	7ffb      	ldrb	r3, [r7, #31]
 800178e:	00db      	lsls	r3, r3, #3
 8001790:	697a      	ldr	r2, [r7, #20]
 8001792:	4413      	add	r3, r2
 8001794:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001798:	1a86      	subs	r6, r0, r2
 800179a:	603e      	str	r6, [r7, #0]
 800179c:	eb61 0303 	sbc.w	r3, r1, r3
 80017a0:	607b      	str	r3, [r7, #4]
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	da04      	bge.n	80017b2 <get_autocorr_peak_stats+0x62>
 80017a8:	7ffb      	ldrb	r3, [r7, #31]
 80017aa:	b29b      	uxth	r3, r3
 80017ac:	8bba      	ldrh	r2, [r7, #28]
 80017ae:	429a      	cmp	r2, r3
 80017b0:	d8dc      	bhi.n	800176c <get_autocorr_peak_stats+0x1c>
    }

    //get the delta amplitude between peak and right trough
    *delta_amplitude_right = autocorr_buff[peak_ind] - autocorr_buff[neg_slope_ind];
 80017b2:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 80017b6:	00db      	lsls	r3, r3, #3
 80017b8:	697a      	ldr	r2, [r7, #20]
 80017ba:	4413      	add	r3, r2
 80017bc:	e9d3 0100 	ldrd	r0, r1, [r3]
 80017c0:	7ffb      	ldrb	r3, [r7, #31]
 80017c2:	00db      	lsls	r3, r3, #3
 80017c4:	697a      	ldr	r2, [r7, #20]
 80017c6:	4413      	add	r3, r2
 80017c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017cc:	ebb0 0a02 	subs.w	sl, r0, r2
 80017d0:	eb61 0b03 	sbc.w	fp, r1, r3
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	e9c3 ab00 	strd	sl, fp, [r3]

    //next look to the left of the peak. walk backward until the slope begins increasing
    uint8_t pos_slope_ind = peak_ind;
 80017da:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 80017de:	77bb      	strb	r3, [r7, #30]
    loop_limit    = 0;
 80017e0:	2300      	movs	r3, #0
 80017e2:	83bb      	strh	r3, [r7, #28]
    while ((autocorr_buff[pos_slope_ind] - autocorr_buff[pos_slope_ind-1] > 0) && (pos_slope_ind > loop_limit)) {
 80017e4:	e008      	b.n	80017f8 <get_autocorr_peak_stats+0xa8>
        *pos_slope_count = *pos_slope_count + 1;
 80017e6:	68bb      	ldr	r3, [r7, #8]
 80017e8:	781b      	ldrb	r3, [r3, #0]
 80017ea:	3301      	adds	r3, #1
 80017ec:	b2da      	uxtb	r2, r3
 80017ee:	68bb      	ldr	r3, [r7, #8]
 80017f0:	701a      	strb	r2, [r3, #0]
        pos_slope_ind    = pos_slope_ind - 1;
 80017f2:	7fbb      	ldrb	r3, [r7, #30]
 80017f4:	3b01      	subs	r3, #1
 80017f6:	77bb      	strb	r3, [r7, #30]
    while ((autocorr_buff[pos_slope_ind] - autocorr_buff[pos_slope_ind-1] > 0) && (pos_slope_ind > loop_limit)) {
 80017f8:	7fbb      	ldrb	r3, [r7, #30]
 80017fa:	00db      	lsls	r3, r3, #3
 80017fc:	697a      	ldr	r2, [r7, #20]
 80017fe:	4413      	add	r3, r2
 8001800:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001804:	7fbb      	ldrb	r3, [r7, #30]
 8001806:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 800180a:	3b01      	subs	r3, #1
 800180c:	00db      	lsls	r3, r3, #3
 800180e:	697a      	ldr	r2, [r7, #20]
 8001810:	4413      	add	r3, r2
 8001812:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001816:	1a84      	subs	r4, r0, r2
 8001818:	eb61 0503 	sbc.w	r5, r1, r3
 800181c:	2c01      	cmp	r4, #1
 800181e:	f175 0300 	sbcs.w	r3, r5, #0
 8001822:	db04      	blt.n	800182e <get_autocorr_peak_stats+0xde>
 8001824:	7fbb      	ldrb	r3, [r7, #30]
 8001826:	b29b      	uxth	r3, r3
 8001828:	8bba      	ldrh	r2, [r7, #28]
 800182a:	429a      	cmp	r2, r3
 800182c:	d3db      	bcc.n	80017e6 <get_autocorr_peak_stats+0x96>
    }

    //get the delta amplitude between the peak and the left trough
    *delta_amplitude_left = autocorr_buff[peak_ind] - autocorr_buff[pos_slope_ind];
 800182e:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8001832:	00db      	lsls	r3, r3, #3
 8001834:	697a      	ldr	r2, [r7, #20]
 8001836:	4413      	add	r3, r2
 8001838:	e9d3 0100 	ldrd	r0, r1, [r3]
 800183c:	7fbb      	ldrb	r3, [r7, #30]
 800183e:	00db      	lsls	r3, r3, #3
 8001840:	697a      	ldr	r2, [r7, #20]
 8001842:	4413      	add	r3, r2
 8001844:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001848:	ebb0 0802 	subs.w	r8, r0, r2
 800184c:	eb61 0903 	sbc.w	r9, r1, r3
 8001850:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001852:	e9c3 8900 	strd	r8, r9, [r3]
}
 8001856:	bf00      	nop
 8001858:	3720      	adds	r7, #32
 800185a:	46bd      	mov	sp, r7
 800185c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001860:	4770      	bx	lr

08001862 <get_precise_peakind>:


//use the original autocorrelation signal to hone in on the
//exact peak index. this corresponds to the point where the points to the
//left and right are less than the current point
static uint8_t get_precise_peakind(int64_t *autocorr_buff, uint8_t peak_ind) {
 8001862:	b480      	push	{r7}
 8001864:	b085      	sub	sp, #20
 8001866:	af00      	add	r7, sp, #0
 8001868:	6078      	str	r0, [r7, #4]
 800186a:	460b      	mov	r3, r1
 800186c:	70fb      	strb	r3, [r7, #3]
    uint8_t loop_limit = 0;
 800186e:	2300      	movs	r3, #0
 8001870:	73fb      	strb	r3, [r7, #15]
    if ((autocorr_buff[peak_ind] > autocorr_buff[peak_ind-1]) && (autocorr_buff[peak_ind] > autocorr_buff[peak_ind+1])) {
 8001872:	78fb      	ldrb	r3, [r7, #3]
 8001874:	00db      	lsls	r3, r3, #3
 8001876:	687a      	ldr	r2, [r7, #4]
 8001878:	4413      	add	r3, r2
 800187a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800187e:	78f9      	ldrb	r1, [r7, #3]
 8001880:	f101 5100 	add.w	r1, r1, #536870912	; 0x20000000
 8001884:	3901      	subs	r1, #1
 8001886:	00c9      	lsls	r1, r1, #3
 8001888:	6878      	ldr	r0, [r7, #4]
 800188a:	4401      	add	r1, r0
 800188c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001890:	4290      	cmp	r0, r2
 8001892:	eb71 0303 	sbcs.w	r3, r1, r3
 8001896:	da11      	bge.n	80018bc <get_precise_peakind+0x5a>
 8001898:	78fb      	ldrb	r3, [r7, #3]
 800189a:	00db      	lsls	r3, r3, #3
 800189c:	687a      	ldr	r2, [r7, #4]
 800189e:	4413      	add	r3, r2
 80018a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018a4:	78f9      	ldrb	r1, [r7, #3]
 80018a6:	3101      	adds	r1, #1
 80018a8:	00c9      	lsls	r1, r1, #3
 80018aa:	6878      	ldr	r0, [r7, #4]
 80018ac:	4401      	add	r1, r0
 80018ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 80018b2:	4290      	cmp	r0, r2
 80018b4:	eb71 0303 	sbcs.w	r3, r1, r3
 80018b8:	f2c0 8087 	blt.w	80019ca <get_precise_peakind+0x168>
        //peak_ind is perfectly set at the peak. nothing to do
    }
    else if ((autocorr_buff[peak_ind] > autocorr_buff[peak_ind+1]) && (autocorr_buff[peak_ind] < autocorr_buff[peak_ind-1])) {
 80018bc:	78fb      	ldrb	r3, [r7, #3]
 80018be:	00db      	lsls	r3, r3, #3
 80018c0:	687a      	ldr	r2, [r7, #4]
 80018c2:	4413      	add	r3, r2
 80018c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018c8:	78f9      	ldrb	r1, [r7, #3]
 80018ca:	3101      	adds	r1, #1
 80018cc:	00c9      	lsls	r1, r1, #3
 80018ce:	6878      	ldr	r0, [r7, #4]
 80018d0:	4401      	add	r1, r0
 80018d2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80018d6:	4290      	cmp	r0, r2
 80018d8:	eb71 0303 	sbcs.w	r3, r1, r3
 80018dc:	da43      	bge.n	8001966 <get_precise_peakind+0x104>
 80018de:	78fb      	ldrb	r3, [r7, #3]
 80018e0:	00db      	lsls	r3, r3, #3
 80018e2:	687a      	ldr	r2, [r7, #4]
 80018e4:	4413      	add	r3, r2
 80018e6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80018ea:	78fb      	ldrb	r3, [r7, #3]
 80018ec:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 80018f0:	3b01      	subs	r3, #1
 80018f2:	00db      	lsls	r3, r3, #3
 80018f4:	687a      	ldr	r2, [r7, #4]
 80018f6:	4413      	add	r3, r2
 80018f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018fc:	4290      	cmp	r0, r2
 80018fe:	eb71 0303 	sbcs.w	r3, r1, r3
 8001902:	da30      	bge.n	8001966 <get_precise_peakind+0x104>
        //peak is to the left. keep moving in that direction
        loop_limit = 0;
 8001904:	2300      	movs	r3, #0
 8001906:	73fb      	strb	r3, [r7, #15]
        while ((autocorr_buff[peak_ind] > autocorr_buff[peak_ind+1]) && (autocorr_buff[peak_ind] < autocorr_buff[peak_ind-1]) && (loop_limit < 10)) {
 8001908:	e005      	b.n	8001916 <get_precise_peakind+0xb4>
            peak_ind = peak_ind - 1;
 800190a:	78fb      	ldrb	r3, [r7, #3]
 800190c:	3b01      	subs	r3, #1
 800190e:	70fb      	strb	r3, [r7, #3]
            loop_limit++;
 8001910:	7bfb      	ldrb	r3, [r7, #15]
 8001912:	3301      	adds	r3, #1
 8001914:	73fb      	strb	r3, [r7, #15]
        while ((autocorr_buff[peak_ind] > autocorr_buff[peak_ind+1]) && (autocorr_buff[peak_ind] < autocorr_buff[peak_ind-1]) && (loop_limit < 10)) {
 8001916:	78fb      	ldrb	r3, [r7, #3]
 8001918:	00db      	lsls	r3, r3, #3
 800191a:	687a      	ldr	r2, [r7, #4]
 800191c:	4413      	add	r3, r2
 800191e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001922:	78f9      	ldrb	r1, [r7, #3]
 8001924:	3101      	adds	r1, #1
 8001926:	00c9      	lsls	r1, r1, #3
 8001928:	6878      	ldr	r0, [r7, #4]
 800192a:	4401      	add	r1, r0
 800192c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001930:	4290      	cmp	r0, r2
 8001932:	eb71 0303 	sbcs.w	r3, r1, r3
 8001936:	da47      	bge.n	80019c8 <get_precise_peakind+0x166>
 8001938:	78fb      	ldrb	r3, [r7, #3]
 800193a:	00db      	lsls	r3, r3, #3
 800193c:	687a      	ldr	r2, [r7, #4]
 800193e:	4413      	add	r3, r2
 8001940:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001944:	78fb      	ldrb	r3, [r7, #3]
 8001946:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 800194a:	3b01      	subs	r3, #1
 800194c:	00db      	lsls	r3, r3, #3
 800194e:	687a      	ldr	r2, [r7, #4]
 8001950:	4413      	add	r3, r2
 8001952:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001956:	4290      	cmp	r0, r2
 8001958:	eb71 0303 	sbcs.w	r3, r1, r3
 800195c:	da34      	bge.n	80019c8 <get_precise_peakind+0x166>
 800195e:	7bfb      	ldrb	r3, [r7, #15]
 8001960:	2b09      	cmp	r3, #9
 8001962:	d9d2      	bls.n	800190a <get_precise_peakind+0xa8>
    else if ((autocorr_buff[peak_ind] > autocorr_buff[peak_ind+1]) && (autocorr_buff[peak_ind] < autocorr_buff[peak_ind-1])) {
 8001964:	e030      	b.n	80019c8 <get_precise_peakind+0x166>
        }
    }
    else {
        //peak is to the right. keep moving in that direction
        loop_limit = 0;
 8001966:	2300      	movs	r3, #0
 8001968:	73fb      	strb	r3, [r7, #15]
        while ((autocorr_buff[peak_ind] > autocorr_buff[peak_ind-1]) && (autocorr_buff[peak_ind] < autocorr_buff[peak_ind+1]) && (loop_limit < 10)) {
 800196a:	e005      	b.n	8001978 <get_precise_peakind+0x116>
            peak_ind = peak_ind + 1;
 800196c:	78fb      	ldrb	r3, [r7, #3]
 800196e:	3301      	adds	r3, #1
 8001970:	70fb      	strb	r3, [r7, #3]
            loop_limit++;
 8001972:	7bfb      	ldrb	r3, [r7, #15]
 8001974:	3301      	adds	r3, #1
 8001976:	73fb      	strb	r3, [r7, #15]
        while ((autocorr_buff[peak_ind] > autocorr_buff[peak_ind-1]) && (autocorr_buff[peak_ind] < autocorr_buff[peak_ind+1]) && (loop_limit < 10)) {
 8001978:	78fb      	ldrb	r3, [r7, #3]
 800197a:	00db      	lsls	r3, r3, #3
 800197c:	687a      	ldr	r2, [r7, #4]
 800197e:	4413      	add	r3, r2
 8001980:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001984:	78f9      	ldrb	r1, [r7, #3]
 8001986:	f101 5100 	add.w	r1, r1, #536870912	; 0x20000000
 800198a:	3901      	subs	r1, #1
 800198c:	00c9      	lsls	r1, r1, #3
 800198e:	6878      	ldr	r0, [r7, #4]
 8001990:	4401      	add	r1, r0
 8001992:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001996:	4290      	cmp	r0, r2
 8001998:	eb71 0303 	sbcs.w	r3, r1, r3
 800199c:	da15      	bge.n	80019ca <get_precise_peakind+0x168>
 800199e:	78fb      	ldrb	r3, [r7, #3]
 80019a0:	00db      	lsls	r3, r3, #3
 80019a2:	687a      	ldr	r2, [r7, #4]
 80019a4:	4413      	add	r3, r2
 80019a6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80019aa:	78fb      	ldrb	r3, [r7, #3]
 80019ac:	3301      	adds	r3, #1
 80019ae:	00db      	lsls	r3, r3, #3
 80019b0:	687a      	ldr	r2, [r7, #4]
 80019b2:	4413      	add	r3, r2
 80019b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019b8:	4290      	cmp	r0, r2
 80019ba:	eb71 0303 	sbcs.w	r3, r1, r3
 80019be:	da04      	bge.n	80019ca <get_precise_peakind+0x168>
 80019c0:	7bfb      	ldrb	r3, [r7, #15]
 80019c2:	2b09      	cmp	r3, #9
 80019c4:	d9d2      	bls.n	800196c <get_precise_peakind+0x10a>
 80019c6:	e000      	b.n	80019ca <get_precise_peakind+0x168>
    else if ((autocorr_buff[peak_ind] > autocorr_buff[peak_ind+1]) && (autocorr_buff[peak_ind] < autocorr_buff[peak_ind-1])) {
 80019c8:	bf00      	nop
        }
    }
    return peak_ind;
 80019ca:	78fb      	ldrb	r3, [r7, #3]
}
 80019cc:	4618      	mov	r0, r3
 80019ce:	3714      	adds	r7, #20
 80019d0:	46bd      	mov	sp, r7
 80019d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d6:	4770      	bx	lr

080019d8 <derivative>:


//calculate deriviative via FIR filter
static void derivative(int64_t *autocorr_buff, int64_t *deriv) {
 80019d8:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 80019dc:	b086      	sub	sp, #24
 80019de:	af00      	add	r7, sp, #0
 80019e0:	6078      	str	r0, [r7, #4]
 80019e2:	6039      	str	r1, [r7, #0]

    uint8_t n          = 0;
 80019e4:	2100      	movs	r1, #0
 80019e6:	75f9      	strb	r1, [r7, #23]
    uint8_t i          = 0;
 80019e8:	2100      	movs	r1, #0
 80019ea:	75b9      	strb	r1, [r7, #22]
    int64_t temp_deriv = 0;
 80019ec:	f04f 0000 	mov.w	r0, #0
 80019f0:	f04f 0100 	mov.w	r1, #0
 80019f4:	e9c7 0102 	strd	r0, r1, [r7, #8]
    for (n = 0; n < NUM_AUTOCORR_LAGS; n++) {
 80019f8:	2100      	movs	r1, #0
 80019fa:	75f9      	strb	r1, [r7, #23]
 80019fc:	e03e      	b.n	8001a7c <derivative+0xa4>
        temp_deriv = 0;
 80019fe:	f04f 0000 	mov.w	r0, #0
 8001a02:	f04f 0100 	mov.w	r1, #0
 8001a06:	e9c7 0102 	strd	r0, r1, [r7, #8]
        for (i = 0; i < DERIV_FILT_LEN; i++) {
 8001a0a:	2100      	movs	r1, #0
 8001a0c:	75b9      	strb	r1, [r7, #22]
 8001a0e:	e027      	b.n	8001a60 <derivative+0x88>
            if (n-i >= 0) {     //handle the case when n < filter length
 8001a10:	7df8      	ldrb	r0, [r7, #23]
 8001a12:	7db9      	ldrb	r1, [r7, #22]
 8001a14:	1a41      	subs	r1, r0, r1
 8001a16:	2900      	cmp	r1, #0
 8001a18:	db1f      	blt.n	8001a5a <derivative+0x82>
                temp_deriv += deriv_coeffs[i]*autocorr_buff[n-i];
 8001a1a:	7db9      	ldrb	r1, [r7, #22]
 8001a1c:	481c      	ldr	r0, [pc, #112]	; (8001a90 <derivative+0xb8>)
 8001a1e:	5641      	ldrsb	r1, [r0, r1]
 8001a20:	b249      	sxtb	r1, r1
 8001a22:	17c8      	asrs	r0, r1, #31
 8001a24:	460c      	mov	r4, r1
 8001a26:	4605      	mov	r5, r0
 8001a28:	7df8      	ldrb	r0, [r7, #23]
 8001a2a:	7db9      	ldrb	r1, [r7, #22]
 8001a2c:	1a41      	subs	r1, r0, r1
 8001a2e:	00c9      	lsls	r1, r1, #3
 8001a30:	6878      	ldr	r0, [r7, #4]
 8001a32:	4401      	add	r1, r0
 8001a34:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001a38:	fb00 fc05 	mul.w	ip, r0, r5
 8001a3c:	fb04 f601 	mul.w	r6, r4, r1
 8001a40:	4466      	add	r6, ip
 8001a42:	fba4 2300 	umull	r2, r3, r4, r0
 8001a46:	18f1      	adds	r1, r6, r3
 8001a48:	460b      	mov	r3, r1
 8001a4a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001a4e:	eb10 0802 	adds.w	r8, r0, r2
 8001a52:	eb41 0903 	adc.w	r9, r1, r3
 8001a56:	e9c7 8902 	strd	r8, r9, [r7, #8]
        for (i = 0; i < DERIV_FILT_LEN; i++) {
 8001a5a:	7db9      	ldrb	r1, [r7, #22]
 8001a5c:	3101      	adds	r1, #1
 8001a5e:	75b9      	strb	r1, [r7, #22]
 8001a60:	7db9      	ldrb	r1, [r7, #22]
 8001a62:	2904      	cmp	r1, #4
 8001a64:	d9d4      	bls.n	8001a10 <derivative+0x38>
            }
        }
        deriv[n] = temp_deriv;
 8001a66:	7df9      	ldrb	r1, [r7, #23]
 8001a68:	00c9      	lsls	r1, r1, #3
 8001a6a:	6838      	ldr	r0, [r7, #0]
 8001a6c:	1846      	adds	r6, r0, r1
 8001a6e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001a72:	e9c6 0100 	strd	r0, r1, [r6]
    for (n = 0; n < NUM_AUTOCORR_LAGS; n++) {
 8001a76:	7df9      	ldrb	r1, [r7, #23]
 8001a78:	3101      	adds	r1, #1
 8001a7a:	75f9      	strb	r1, [r7, #23]
 8001a7c:	7df9      	ldrb	r1, [r7, #23]
 8001a7e:	2931      	cmp	r1, #49	; 0x31
 8001a80:	d9bd      	bls.n	80019fe <derivative+0x26>
    }
}
 8001a82:	bf00      	nop
 8001a84:	bf00      	nop
 8001a86:	3718      	adds	r7, #24
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8001a8e:	4770      	bx	lr
 8001a90:	20000000 	.word	0x20000000

08001a94 <autocorr>:


//autocorrelation function
//this takes a lot of computation. there are efficient implementations, but this is more intuitive
static void autocorr(int32_t *lpf, int64_t *autocorr_buff) {
 8001a94:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001a98:	b086      	sub	sp, #24
 8001a9a:	af00      	add	r7, sp, #0
 8001a9c:	6078      	str	r0, [r7, #4]
 8001a9e:	6039      	str	r1, [r7, #0]

    uint8_t lag;
    uint16_t i;
    int64_t temp_ac;
    for (lag = 0; lag < NUM_AUTOCORR_LAGS; lag++) {
 8001aa0:	2100      	movs	r1, #0
 8001aa2:	75f9      	strb	r1, [r7, #23]
 8001aa4:	e03f      	b.n	8001b26 <autocorr+0x92>
        temp_ac = 0;
 8001aa6:	f04f 0000 	mov.w	r0, #0
 8001aaa:	f04f 0100 	mov.w	r1, #0
 8001aae:	e9c7 0102 	strd	r0, r1, [r7, #8]
        for (i = 0; i < NUM_TUPLES-lag; i++) {
 8001ab2:	2100      	movs	r1, #0
 8001ab4:	82b9      	strh	r1, [r7, #20]
 8001ab6:	e025      	b.n	8001b04 <autocorr+0x70>
            temp_ac += (int64_t)lpf[i]*(int64_t)lpf[i+lag];
 8001ab8:	8ab9      	ldrh	r1, [r7, #20]
 8001aba:	0089      	lsls	r1, r1, #2
 8001abc:	6878      	ldr	r0, [r7, #4]
 8001abe:	4401      	add	r1, r0
 8001ac0:	6809      	ldr	r1, [r1, #0]
 8001ac2:	17c8      	asrs	r0, r1, #31
 8001ac4:	460c      	mov	r4, r1
 8001ac6:	4605      	mov	r5, r0
 8001ac8:	8ab8      	ldrh	r0, [r7, #20]
 8001aca:	7df9      	ldrb	r1, [r7, #23]
 8001acc:	4401      	add	r1, r0
 8001ace:	0089      	lsls	r1, r1, #2
 8001ad0:	6878      	ldr	r0, [r7, #4]
 8001ad2:	4401      	add	r1, r0
 8001ad4:	6809      	ldr	r1, [r1, #0]
 8001ad6:	17c8      	asrs	r0, r1, #31
 8001ad8:	4688      	mov	r8, r1
 8001ada:	4681      	mov	r9, r0
 8001adc:	fb08 f005 	mul.w	r0, r8, r5
 8001ae0:	fb04 f109 	mul.w	r1, r4, r9
 8001ae4:	4401      	add	r1, r0
 8001ae6:	fba4 2308 	umull	r2, r3, r4, r8
 8001aea:	4419      	add	r1, r3
 8001aec:	460b      	mov	r3, r1
 8001aee:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001af2:	eb10 0a02 	adds.w	sl, r0, r2
 8001af6:	eb41 0b03 	adc.w	fp, r1, r3
 8001afa:	e9c7 ab02 	strd	sl, fp, [r7, #8]
        for (i = 0; i < NUM_TUPLES-lag; i++) {
 8001afe:	8ab9      	ldrh	r1, [r7, #20]
 8001b00:	3101      	adds	r1, #1
 8001b02:	82b9      	strh	r1, [r7, #20]
 8001b04:	8ab8      	ldrh	r0, [r7, #20]
 8001b06:	7df9      	ldrb	r1, [r7, #23]
 8001b08:	f1c1 0150 	rsb	r1, r1, #80	; 0x50
 8001b0c:	4288      	cmp	r0, r1
 8001b0e:	dbd3      	blt.n	8001ab8 <autocorr+0x24>
        }
        autocorr_buff[lag] = temp_ac;
 8001b10:	7df9      	ldrb	r1, [r7, #23]
 8001b12:	00c9      	lsls	r1, r1, #3
 8001b14:	6838      	ldr	r0, [r7, #0]
 8001b16:	1846      	adds	r6, r0, r1
 8001b18:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001b1c:	e9c6 0100 	strd	r0, r1, [r6]
    for (lag = 0; lag < NUM_AUTOCORR_LAGS; lag++) {
 8001b20:	7df9      	ldrb	r1, [r7, #23]
 8001b22:	3101      	adds	r1, #1
 8001b24:	75f9      	strb	r1, [r7, #23]
 8001b26:	7df9      	ldrb	r1, [r7, #23]
 8001b28:	2931      	cmp	r1, #49	; 0x31
 8001b2a:	d9bc      	bls.n	8001aa6 <autocorr+0x12>
    }
}
 8001b2c:	bf00      	nop
 8001b2e:	bf00      	nop
 8001b30:	3718      	adds	r7, #24
 8001b32:	46bd      	mov	sp, r7
 8001b34:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001b38:	4770      	bx	lr
	...

08001b3c <remove_mean>:


//calculate and remove the mean
static void remove_mean(int32_t *lpf) {
 8001b3c:	b480      	push	{r7}
 8001b3e:	b085      	sub	sp, #20
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]

    int32_t sum = 0;
 8001b44:	2300      	movs	r3, #0
 8001b46:	60fb      	str	r3, [r7, #12]
    uint16_t i;
    for (i = 0; i < NUM_TUPLES; i++) {
 8001b48:	2300      	movs	r3, #0
 8001b4a:	817b      	strh	r3, [r7, #10]
 8001b4c:	e00a      	b.n	8001b64 <remove_mean+0x28>
        sum += lpf[i];
 8001b4e:	897b      	ldrh	r3, [r7, #10]
 8001b50:	009b      	lsls	r3, r3, #2
 8001b52:	687a      	ldr	r2, [r7, #4]
 8001b54:	4413      	add	r3, r2
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	68fa      	ldr	r2, [r7, #12]
 8001b5a:	4413      	add	r3, r2
 8001b5c:	60fb      	str	r3, [r7, #12]
    for (i = 0; i < NUM_TUPLES; i++) {
 8001b5e:	897b      	ldrh	r3, [r7, #10]
 8001b60:	3301      	adds	r3, #1
 8001b62:	817b      	strh	r3, [r7, #10]
 8001b64:	897b      	ldrh	r3, [r7, #10]
 8001b66:	2b4f      	cmp	r3, #79	; 0x4f
 8001b68:	d9f1      	bls.n	8001b4e <remove_mean+0x12>
    }
    sum = sum/(NUM_TUPLES);
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	4a11      	ldr	r2, [pc, #68]	; (8001bb4 <remove_mean+0x78>)
 8001b6e:	fb82 1203 	smull	r1, r2, r2, r3
 8001b72:	1152      	asrs	r2, r2, #5
 8001b74:	17db      	asrs	r3, r3, #31
 8001b76:	1ad3      	subs	r3, r2, r3
 8001b78:	60fb      	str	r3, [r7, #12]

    for (i = 0; i < NUM_TUPLES; i++) {
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	817b      	strh	r3, [r7, #10]
 8001b7e:	e00e      	b.n	8001b9e <remove_mean+0x62>
        lpf[i] = lpf[i] - sum;
 8001b80:	897b      	ldrh	r3, [r7, #10]
 8001b82:	009b      	lsls	r3, r3, #2
 8001b84:	687a      	ldr	r2, [r7, #4]
 8001b86:	4413      	add	r3, r2
 8001b88:	6819      	ldr	r1, [r3, #0]
 8001b8a:	897b      	ldrh	r3, [r7, #10]
 8001b8c:	009b      	lsls	r3, r3, #2
 8001b8e:	687a      	ldr	r2, [r7, #4]
 8001b90:	4413      	add	r3, r2
 8001b92:	68fa      	ldr	r2, [r7, #12]
 8001b94:	1a8a      	subs	r2, r1, r2
 8001b96:	601a      	str	r2, [r3, #0]
    for (i = 0; i < NUM_TUPLES; i++) {
 8001b98:	897b      	ldrh	r3, [r7, #10]
 8001b9a:	3301      	adds	r3, #1
 8001b9c:	817b      	strh	r3, [r7, #10]
 8001b9e:	897b      	ldrh	r3, [r7, #10]
 8001ba0:	2b4f      	cmp	r3, #79	; 0x4f
 8001ba2:	d9ed      	bls.n	8001b80 <remove_mean+0x44>
    }
}
 8001ba4:	bf00      	nop
 8001ba6:	bf00      	nop
 8001ba8:	3714      	adds	r7, #20
 8001baa:	46bd      	mov	sp, r7
 8001bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb0:	4770      	bx	lr
 8001bb2:	bf00      	nop
 8001bb4:	66666667 	.word	0x66666667

08001bb8 <lowpassfilt>:


//FIR low pass filter
static void lowpassfilt(uint8_t *mag_sqrt, int32_t *lpf) {
 8001bb8:	b480      	push	{r7}
 8001bba:	b085      	sub	sp, #20
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
 8001bc0:	6039      	str	r1, [r7, #0]

    uint16_t n;
    uint8_t i;
    int32_t temp_lpf;
    for (n = 0; n < NUM_TUPLES; n++) {
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	81fb      	strh	r3, [r7, #14]
 8001bc6:	e028      	b.n	8001c1a <lowpassfilt+0x62>
        temp_lpf = 0;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	60bb      	str	r3, [r7, #8]
        for (i = 0; i < LPF_FILT_LEN; i++) {
 8001bcc:	2300      	movs	r3, #0
 8001bce:	737b      	strb	r3, [r7, #13]
 8001bd0:	e017      	b.n	8001c02 <lowpassfilt+0x4a>
            if (n-i >= 0) {     //handle the case when n < filter length
 8001bd2:	89fa      	ldrh	r2, [r7, #14]
 8001bd4:	7b7b      	ldrb	r3, [r7, #13]
 8001bd6:	1ad3      	subs	r3, r2, r3
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	db0f      	blt.n	8001bfc <lowpassfilt+0x44>
                temp_lpf += (int32_t)lpf_coeffs[i]*(int32_t)mag_sqrt[n-i];
 8001bdc:	7b7b      	ldrb	r3, [r7, #13]
 8001bde:	4a14      	ldr	r2, [pc, #80]	; (8001c30 <lowpassfilt+0x78>)
 8001be0:	56d3      	ldrsb	r3, [r2, r3]
 8001be2:	4619      	mov	r1, r3
 8001be4:	89fa      	ldrh	r2, [r7, #14]
 8001be6:	7b7b      	ldrb	r3, [r7, #13]
 8001be8:	1ad3      	subs	r3, r2, r3
 8001bea:	461a      	mov	r2, r3
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	4413      	add	r3, r2
 8001bf0:	781b      	ldrb	r3, [r3, #0]
 8001bf2:	fb01 f303 	mul.w	r3, r1, r3
 8001bf6:	68ba      	ldr	r2, [r7, #8]
 8001bf8:	4413      	add	r3, r2
 8001bfa:	60bb      	str	r3, [r7, #8]
        for (i = 0; i < LPF_FILT_LEN; i++) {
 8001bfc:	7b7b      	ldrb	r3, [r7, #13]
 8001bfe:	3301      	adds	r3, #1
 8001c00:	737b      	strb	r3, [r7, #13]
 8001c02:	7b7b      	ldrb	r3, [r7, #13]
 8001c04:	2b08      	cmp	r3, #8
 8001c06:	d9e4      	bls.n	8001bd2 <lowpassfilt+0x1a>
            }
        }
        lpf[n] = temp_lpf;
 8001c08:	89fb      	ldrh	r3, [r7, #14]
 8001c0a:	009b      	lsls	r3, r3, #2
 8001c0c:	683a      	ldr	r2, [r7, #0]
 8001c0e:	4413      	add	r3, r2
 8001c10:	68ba      	ldr	r2, [r7, #8]
 8001c12:	601a      	str	r2, [r3, #0]
    for (n = 0; n < NUM_TUPLES; n++) {
 8001c14:	89fb      	ldrh	r3, [r7, #14]
 8001c16:	3301      	adds	r3, #1
 8001c18:	81fb      	strh	r3, [r7, #14]
 8001c1a:	89fb      	ldrh	r3, [r7, #14]
 8001c1c:	2b4f      	cmp	r3, #79	; 0x4f
 8001c1e:	d9d3      	bls.n	8001bc8 <lowpassfilt+0x10>
    }
}
 8001c20:	bf00      	nop
 8001c22:	bf00      	nop
 8001c24:	3714      	adds	r7, #20
 8001c26:	46bd      	mov	sp, r7
 8001c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2c:	4770      	bx	lr
 8001c2e:	bf00      	nop
 8001c30:	20000008 	.word	0x20000008
 8001c34:	00000000 	.word	0x00000000

08001c38 <count_steps>:


//algorithm interface
uint8_t count_steps(int8_t *data) {
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b08c      	sub	sp, #48	; 0x30
 8001c3c:	af02      	add	r7, sp, #8
 8001c3e:	6078      	str	r0, [r7, #4]
    //assume data is in the format data = [x1,y1,z1,x2,y2,z2...etc]
    //calculate the magnitude of each of triplet ie temp_mag = [x1^2+y1^2+z1^2]
    //then temp_mag = sqrt(temp_mag)
    uint16_t i;
    uint16_t temp_mag;
    for (i = 0; i < NUM_TUPLES; i++) {
 8001c40:	2300      	movs	r3, #0
 8001c42:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001c44:	e054      	b.n	8001cf0 <count_steps+0xb8>
        temp_mag = (uint16_t)((uint16_t)data[i*3+0]*(uint16_t)data[i*3+0] + (uint16_t)data[i*3+1]*(uint16_t)data[i*3+1] + (uint16_t)data[i*3+2]*(uint16_t)data[i*3+2]);
 8001c46:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001c48:	4613      	mov	r3, r2
 8001c4a:	005b      	lsls	r3, r3, #1
 8001c4c:	4413      	add	r3, r2
 8001c4e:	461a      	mov	r2, r3
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	4413      	add	r3, r2
 8001c54:	f993 3000 	ldrsb.w	r3, [r3]
 8001c58:	b299      	uxth	r1, r3
 8001c5a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001c5c:	4613      	mov	r3, r2
 8001c5e:	005b      	lsls	r3, r3, #1
 8001c60:	4413      	add	r3, r2
 8001c62:	461a      	mov	r2, r3
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	4413      	add	r3, r2
 8001c68:	f993 3000 	ldrsb.w	r3, [r3]
 8001c6c:	b29b      	uxth	r3, r3
 8001c6e:	fb11 f303 	smulbb	r3, r1, r3
 8001c72:	b299      	uxth	r1, r3
 8001c74:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001c76:	4613      	mov	r3, r2
 8001c78:	005b      	lsls	r3, r3, #1
 8001c7a:	4413      	add	r3, r2
 8001c7c:	3301      	adds	r3, #1
 8001c7e:	687a      	ldr	r2, [r7, #4]
 8001c80:	4413      	add	r3, r2
 8001c82:	f993 3000 	ldrsb.w	r3, [r3]
 8001c86:	b298      	uxth	r0, r3
 8001c88:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001c8a:	4613      	mov	r3, r2
 8001c8c:	005b      	lsls	r3, r3, #1
 8001c8e:	4413      	add	r3, r2
 8001c90:	3301      	adds	r3, #1
 8001c92:	687a      	ldr	r2, [r7, #4]
 8001c94:	4413      	add	r3, r2
 8001c96:	f993 3000 	ldrsb.w	r3, [r3]
 8001c9a:	b29b      	uxth	r3, r3
 8001c9c:	fb10 f303 	smulbb	r3, r0, r3
 8001ca0:	b29b      	uxth	r3, r3
 8001ca2:	440b      	add	r3, r1
 8001ca4:	b299      	uxth	r1, r3
 8001ca6:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001ca8:	4613      	mov	r3, r2
 8001caa:	005b      	lsls	r3, r3, #1
 8001cac:	4413      	add	r3, r2
 8001cae:	3302      	adds	r3, #2
 8001cb0:	687a      	ldr	r2, [r7, #4]
 8001cb2:	4413      	add	r3, r2
 8001cb4:	f993 3000 	ldrsb.w	r3, [r3]
 8001cb8:	b298      	uxth	r0, r3
 8001cba:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001cbc:	4613      	mov	r3, r2
 8001cbe:	005b      	lsls	r3, r3, #1
 8001cc0:	4413      	add	r3, r2
 8001cc2:	3302      	adds	r3, #2
 8001cc4:	687a      	ldr	r2, [r7, #4]
 8001cc6:	4413      	add	r3, r2
 8001cc8:	f993 3000 	ldrsb.w	r3, [r3]
 8001ccc:	b29b      	uxth	r3, r3
 8001cce:	fb10 f303 	smulbb	r3, r0, r3
 8001cd2:	b29b      	uxth	r3, r3
 8001cd4:	440b      	add	r3, r1
 8001cd6:	847b      	strh	r3, [r7, #34]	; 0x22
        mag_sqrt[i] = (uint8_t)SquareRoot(temp_mag);
 8001cd8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001cda:	4618      	mov	r0, r3
 8001cdc:	f7ff fd03 	bl	80016e6 <SquareRoot>
 8001ce0:	4602      	mov	r2, r0
 8001ce2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001ce4:	b2d1      	uxtb	r1, r2
 8001ce6:	4a5a      	ldr	r2, [pc, #360]	; (8001e50 <count_steps+0x218>)
 8001ce8:	54d1      	strb	r1, [r2, r3]
    for (i = 0; i < NUM_TUPLES; i++) {
 8001cea:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001cec:	3301      	adds	r3, #1
 8001cee:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001cf0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001cf2:	2b4f      	cmp	r3, #79	; 0x4f
 8001cf4:	d9a7      	bls.n	8001c46 <count_steps+0xe>
    }

    //apply low pass filter to mag_sqrt, result is stored in lpf
    lowpassfilt(mag_sqrt, lpf);
 8001cf6:	4957      	ldr	r1, [pc, #348]	; (8001e54 <count_steps+0x21c>)
 8001cf8:	4855      	ldr	r0, [pc, #340]	; (8001e50 <count_steps+0x218>)
 8001cfa:	f7ff ff5d 	bl	8001bb8 <lowpassfilt>

    //remove mean from lpf, store result in lpf
    remove_mean(lpf);
 8001cfe:	4855      	ldr	r0, [pc, #340]	; (8001e54 <count_steps+0x21c>)
 8001d00:	f7ff ff1c 	bl	8001b3c <remove_mean>

    //do the autocorrelation on the lpf buffer, store the result in autocorr_buff
    autocorr(lpf, autocorr_buff);
 8001d04:	4954      	ldr	r1, [pc, #336]	; (8001e58 <count_steps+0x220>)
 8001d06:	4853      	ldr	r0, [pc, #332]	; (8001e54 <count_steps+0x21c>)
 8001d08:	f7ff fec4 	bl	8001a94 <autocorr>

    //get the derivative of the autocorr_buff, store in deriv
    derivative(autocorr_buff, deriv);
 8001d0c:	4953      	ldr	r1, [pc, #332]	; (8001e5c <count_steps+0x224>)
 8001d0e:	4852      	ldr	r0, [pc, #328]	; (8001e58 <count_steps+0x220>)
 8001d10:	f7ff fe62 	bl	80019d8 <derivative>

    //look for first zero crossing where derivative goes from positive to negative. that
    //corresponds to the first positive peak in the autocorrelation. look at two samples
    //instead of just one to maybe reduce the chances of getting tricked by noise
    uint8_t peak_ind = 0;
 8001d14:	2300      	movs	r3, #0
 8001d16:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    //start index is set to 8 lags, which corresponds to a walking rate of 2.5Hz @20Hz sampling rate. its probably
    //running if its faster than this
    for (i = 8; i < NUM_AUTOCORR_LAGS; i++) {
 8001d1a:	2308      	movs	r3, #8
 8001d1c:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001d1e:	e02f      	b.n	8001d80 <count_steps+0x148>
        if ((deriv[i] > 0) && (deriv[i-1] > 0) && (deriv[i-2] < 0) && (deriv[i-3] < 0)) {
 8001d20:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001d22:	4a4e      	ldr	r2, [pc, #312]	; (8001e5c <count_steps+0x224>)
 8001d24:	00db      	lsls	r3, r3, #3
 8001d26:	4413      	add	r3, r2
 8001d28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d2c:	2a01      	cmp	r2, #1
 8001d2e:	f173 0300 	sbcs.w	r3, r3, #0
 8001d32:	db22      	blt.n	8001d7a <count_steps+0x142>
 8001d34:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001d36:	3b01      	subs	r3, #1
 8001d38:	4a48      	ldr	r2, [pc, #288]	; (8001e5c <count_steps+0x224>)
 8001d3a:	00db      	lsls	r3, r3, #3
 8001d3c:	4413      	add	r3, r2
 8001d3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d42:	2a01      	cmp	r2, #1
 8001d44:	f173 0300 	sbcs.w	r3, r3, #0
 8001d48:	db17      	blt.n	8001d7a <count_steps+0x142>
 8001d4a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001d4c:	3b02      	subs	r3, #2
 8001d4e:	4a43      	ldr	r2, [pc, #268]	; (8001e5c <count_steps+0x224>)
 8001d50:	00db      	lsls	r3, r3, #3
 8001d52:	4413      	add	r3, r2
 8001d54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	da0e      	bge.n	8001d7a <count_steps+0x142>
 8001d5c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001d5e:	3b03      	subs	r3, #3
 8001d60:	4a3e      	ldr	r2, [pc, #248]	; (8001e5c <count_steps+0x224>)
 8001d62:	00db      	lsls	r3, r3, #3
 8001d64:	4413      	add	r3, r2
 8001d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	da05      	bge.n	8001d7a <count_steps+0x142>
            peak_ind = i-1;
 8001d6e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001d70:	b2db      	uxtb	r3, r3
 8001d72:	3b01      	subs	r3, #1
 8001d74:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
            break;
 8001d78:	e005      	b.n	8001d86 <count_steps+0x14e>
    for (i = 8; i < NUM_AUTOCORR_LAGS; i++) {
 8001d7a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001d7c:	3301      	adds	r3, #1
 8001d7e:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001d80:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001d82:	2b31      	cmp	r3, #49	; 0x31
 8001d84:	d9cc      	bls.n	8001d20 <count_steps+0xe8>
        }
    }

    //hone in on the exact peak index
    peak_ind = get_precise_peakind(autocorr_buff, peak_ind);
 8001d86:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001d8a:	4619      	mov	r1, r3
 8001d8c:	4832      	ldr	r0, [pc, #200]	; (8001e58 <count_steps+0x220>)
 8001d8e:	f7ff fd68 	bl	8001862 <get_precise_peakind>
 8001d92:	4603      	mov	r3, r0
 8001d94:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    //printf("peak ind: %i\n", peak_ind);

    //get autocorrelation peak stats
    uint8_t neg_slope_count = 0;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
    int64_t delta_amplitude_right = 0;
 8001d9e:	f04f 0200 	mov.w	r2, #0
 8001da2:	f04f 0300 	mov.w	r3, #0
 8001da6:	e9c7 2306 	strd	r2, r3, [r7, #24]
    uint8_t pos_slope_count = 0;
 8001daa:	2300      	movs	r3, #0
 8001dac:	75fb      	strb	r3, [r7, #23]
    int64_t delta_amplitude_left = 0;
 8001dae:	f04f 0200 	mov.w	r2, #0
 8001db2:	f04f 0300 	mov.w	r3, #0
 8001db6:	e9c7 2302 	strd	r2, r3, [r7, #8]
    get_autocorr_peak_stats(autocorr_buff, &neg_slope_count, &delta_amplitude_right, &pos_slope_count, &delta_amplitude_left, peak_ind);
 8001dba:	f107 0017 	add.w	r0, r7, #23
 8001dbe:	f107 0218 	add.w	r2, r7, #24
 8001dc2:	f107 0121 	add.w	r1, r7, #33	; 0x21
 8001dc6:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001dca:	9301      	str	r3, [sp, #4]
 8001dcc:	f107 0308 	add.w	r3, r7, #8
 8001dd0:	9300      	str	r3, [sp, #0]
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	4820      	ldr	r0, [pc, #128]	; (8001e58 <count_steps+0x220>)
 8001dd6:	f7ff fcbb 	bl	8001750 <get_autocorr_peak_stats>

    //now check the conditions to see if it was a real peak or not, and if so, calculate the number of steps
    uint8_t num_steps = 0;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    if ((pos_slope_count > AUTOCORR_MIN_HALF_LEN) && (neg_slope_count > AUTOCORR_MIN_HALF_LEN) && (delta_amplitude_right > AUTOCORR_DELTA_AMPLITUDE_THRESH) && (delta_amplitude_left > AUTOCORR_DELTA_AMPLITUDE_THRESH)) {
 8001de0:	7dfb      	ldrb	r3, [r7, #23]
 8001de2:	2b03      	cmp	r3, #3
 8001de4:	d927      	bls.n	8001e36 <count_steps+0x1fe>
 8001de6:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001dea:	2b03      	cmp	r3, #3
 8001dec:	d923      	bls.n	8001e36 <count_steps+0x1fe>
 8001dee:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001df2:	4610      	mov	r0, r2
 8001df4:	4619      	mov	r1, r3
 8001df6:	f7fe fbe1 	bl	80005bc <__aeabi_l2d>
 8001dfa:	a313      	add	r3, pc, #76	; (adr r3, 8001e48 <count_steps+0x210>)
 8001dfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e00:	f7fe fe9a 	bl	8000b38 <__aeabi_dcmpgt>
 8001e04:	4603      	mov	r3, r0
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d015      	beq.n	8001e36 <count_steps+0x1fe>
 8001e0a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001e0e:	4610      	mov	r0, r2
 8001e10:	4619      	mov	r1, r3
 8001e12:	f7fe fbd3 	bl	80005bc <__aeabi_l2d>
 8001e16:	a30c      	add	r3, pc, #48	; (adr r3, 8001e48 <count_steps+0x210>)
 8001e18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e1c:	f7fe fe8c 	bl	8000b38 <__aeabi_dcmpgt>
 8001e20:	4603      	mov	r3, r0
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d007      	beq.n	8001e36 <count_steps+0x1fe>
        //the period is peak_ind/sampling_rate seconds. that corresponds to a frequency of 1/period
        //with the frequency known, and the number of seconds is 4 seconds, you can then find out the number of steps
        num_steps = (SAMPLING_RATE*WINDOW_LENGTH)/peak_ind;
 8001e26:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001e2a:	2250      	movs	r2, #80	; 0x50
 8001e2c:	fb92 f3f3 	sdiv	r3, r2, r3
 8001e30:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 8001e34:	e002      	b.n	8001e3c <count_steps+0x204>
    } else {
        //not a valid autocorrelation peak
        num_steps = 0;
 8001e36:	2300      	movs	r3, #0
 8001e38:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    }

    //printf("num steps: %i\n", num_steps);
    return num_steps;
 8001e3c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
}
 8001e40:	4618      	mov	r0, r3
 8001e42:	3728      	adds	r7, #40	; 0x28
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bd80      	pop	{r7, pc}
 8001e48:	00000000 	.word	0x00000000
 8001e4c:	41bdcd65 	.word	0x41bdcd65
 8001e50:	2000023c 	.word	0x2000023c
 8001e54:	2000028c 	.word	0x2000028c
 8001e58:	200003d0 	.word	0x200003d0
 8001e5c:	20000560 	.word	0x20000560

08001e60 <lis3dh_init>:

#define I2C_READ_BIT   (1)
#define I2C_WRITE_BIT  (0)
#define TIMEOUT_MS     (50)

HAL_StatusTypeDef lis3dh_init(lis3dh_t *lis3dh, I2C_HandleTypeDef *i2c, uint8_t *buf, uint16_t bufsize) {
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b086      	sub	sp, #24
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	60f8      	str	r0, [r7, #12]
 8001e68:	60b9      	str	r1, [r7, #8]
 8001e6a:	607a      	str	r2, [r7, #4]
 8001e6c:	807b      	strh	r3, [r7, #2]
	HAL_StatusTypeDef status;

	lis3dh->i2c = i2c;
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	68ba      	ldr	r2, [r7, #8]
 8001e72:	601a      	str	r2, [r3, #0]
	lis3dh->i2c_addr = LIS3DH_ADDR << 1;
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	2230      	movs	r2, #48	; 0x30
 8001e78:	809a      	strh	r2, [r3, #4]
	lis3dh->buf = buf;
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	687a      	ldr	r2, [r7, #4]
 8001e7e:	61da      	str	r2, [r3, #28]
	lis3dh->bufsize = bufsize;
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	887a      	ldrh	r2, [r7, #2]
 8001e84:	831a      	strh	r2, [r3, #24]

	/* Let device wake up. */
	HAL_Delay(LID3DH_POWER_UP_MS);
 8001e86:	200a      	movs	r0, #10
 8001e88:	f001 fbd6 	bl	8003638 <HAL_Delay>

	status = HAL_I2C_IsDeviceReady(lis3dh->i2c, lis3dh->i2c_addr, 1, TIMEOUT_MS);
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	6818      	ldr	r0, [r3, #0]
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	8899      	ldrh	r1, [r3, #4]
 8001e94:	2332      	movs	r3, #50	; 0x32
 8001e96:	2201      	movs	r2, #1
 8001e98:	f002 f9f0 	bl	800427c <HAL_I2C_IsDeviceReady>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	75fb      	strb	r3, [r7, #23]
	if (status != HAL_OK) return status;
 8001ea0:	7dfb      	ldrb	r3, [r7, #23]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d001      	beq.n	8001eaa <lis3dh_init+0x4a>
 8001ea6:	7dfb      	ldrb	r3, [r7, #23]
 8001ea8:	e032      	b.n	8001f10 <lis3dh_init+0xb0>

    /* Confirm the device identifies itself as expected. */
	status = lis3dh_read(lis3dh, REG_WHO_AM_I, 1);
 8001eaa:	2201      	movs	r2, #1
 8001eac:	210f      	movs	r1, #15
 8001eae:	68f8      	ldr	r0, [r7, #12]
 8001eb0:	f000 f850 	bl	8001f54 <lis3dh_read>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	75fb      	strb	r3, [r7, #23]
	if (status != HAL_OK) return status;
 8001eb8:	7dfb      	ldrb	r3, [r7, #23]
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d001      	beq.n	8001ec2 <lis3dh_init+0x62>
 8001ebe:	7dfb      	ldrb	r3, [r7, #23]
 8001ec0:	e026      	b.n	8001f10 <lis3dh_init+0xb0>
	if (lis3dh->buf[0] != LIS3DH_DEVICE_ID) return HAL_ERROR;
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	69db      	ldr	r3, [r3, #28]
 8001ec6:	781b      	ldrb	r3, [r3, #0]
 8001ec8:	2b33      	cmp	r3, #51	; 0x33
 8001eca:	d001      	beq.n	8001ed0 <lis3dh_init+0x70>
 8001ecc:	2301      	movs	r3, #1
 8001ece:	e01f      	b.n	8001f10 <lis3dh_init+0xb0>

	// Set power mode to operational; Enable all axes; Normal operation.
	status = lis3dh_write(lis3dh, REG_CTRL_REG1, DATA_RATE_NORM_1kHz344 | 0x07);
 8001ed0:	2297      	movs	r2, #151	; 0x97
 8001ed2:	2120      	movs	r1, #32
 8001ed4:	68f8      	ldr	r0, [r7, #12]
 8001ed6:	f000 f864 	bl	8001fa2 <lis3dh_write>
 8001eda:	4603      	mov	r3, r0
 8001edc:	75fb      	strb	r3, [r7, #23]
	if (status != HAL_OK) return status;
 8001ede:	7dfb      	ldrb	r3, [r7, #23]
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d001      	beq.n	8001ee8 <lis3dh_init+0x88>
 8001ee4:	7dfb      	ldrb	r3, [r7, #23]
 8001ee6:	e013      	b.n	8001f10 <lis3dh_init+0xb0>

	// High resolution; BDU enabled.
	status = lis3dh_write(lis3dh, REG_CTRL_REG4, 0x88);
 8001ee8:	2288      	movs	r2, #136	; 0x88
 8001eea:	2123      	movs	r1, #35	; 0x23
 8001eec:	68f8      	ldr	r0, [r7, #12]
 8001eee:	f000 f858 	bl	8001fa2 <lis3dh_write>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	75fb      	strb	r3, [r7, #23]
	if (status != HAL_OK) return status;
 8001ef6:	7dfb      	ldrb	r3, [r7, #23]
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d001      	beq.n	8001f00 <lis3dh_init+0xa0>
 8001efc:	7dfb      	ldrb	r3, [r7, #23]
 8001efe:	e007      	b.n	8001f10 <lis3dh_init+0xb0>

	// Enable temp sensor.
	status = lis3dh_write(lis3dh, REG_TEMP_CFG_REG, 0x80);
 8001f00:	2280      	movs	r2, #128	; 0x80
 8001f02:	211f      	movs	r1, #31
 8001f04:	68f8      	ldr	r0, [r7, #12]
 8001f06:	f000 f84c 	bl	8001fa2 <lis3dh_write>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	75fb      	strb	r3, [r7, #23]
	return status;
 8001f0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f10:	4618      	mov	r0, r3
 8001f12:	3718      	adds	r7, #24
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bd80      	pop	{r7, pc}

08001f18 <lis3dh_xyz_available>:

bool lis3dh_xyz_available(lis3dh_t *lis3dh) {
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b084      	sub	sp, #16
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
	/*
	 * Read STATUS_REG bit 2 (ZYXDA): New X, Y, Z data available.
	 */
	HAL_StatusTypeDef status;
	status = lis3dh_read(lis3dh, REG_STATUS_REG, 1);
 8001f20:	2201      	movs	r2, #1
 8001f22:	2127      	movs	r1, #39	; 0x27
 8001f24:	6878      	ldr	r0, [r7, #4]
 8001f26:	f000 f815 	bl	8001f54 <lis3dh_read>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return false;
 8001f2e:	7bfb      	ldrb	r3, [r7, #15]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d001      	beq.n	8001f38 <lis3dh_xyz_available+0x20>
 8001f34:	2300      	movs	r3, #0
 8001f36:	e009      	b.n	8001f4c <lis3dh_xyz_available+0x34>

	return (lis3dh->buf[0] & 2) > 0;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	69db      	ldr	r3, [r3, #28]
 8001f3c:	781b      	ldrb	r3, [r3, #0]
 8001f3e:	f003 0302 	and.w	r3, r3, #2
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	bfcc      	ite	gt
 8001f46:	2301      	movgt	r3, #1
 8001f48:	2300      	movle	r3, #0
 8001f4a:	b2db      	uxtb	r3, r3
}
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	3710      	adds	r7, #16
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd80      	pop	{r7, pc}

08001f54 <lis3dh_read>:

HAL_StatusTypeDef lis3dh_read(lis3dh_t* lis3dh, uint16_t reg, uint16_t bufsize) {
 8001f54:	b590      	push	{r4, r7, lr}
 8001f56:	b087      	sub	sp, #28
 8001f58:	af04      	add	r7, sp, #16
 8001f5a:	6078      	str	r0, [r7, #4]
 8001f5c:	460b      	mov	r3, r1
 8001f5e:	807b      	strh	r3, [r7, #2]
 8001f60:	4613      	mov	r3, r2
 8001f62:	803b      	strh	r3, [r7, #0]
	if (bufsize > lis3dh->bufsize) return HAL_ERROR;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	8b1b      	ldrh	r3, [r3, #24]
 8001f68:	883a      	ldrh	r2, [r7, #0]
 8001f6a:	429a      	cmp	r2, r3
 8001f6c:	d901      	bls.n	8001f72 <lis3dh_read+0x1e>
 8001f6e:	2301      	movs	r3, #1
 8001f70:	e013      	b.n	8001f9a <lis3dh_read+0x46>

	return HAL_I2C_Mem_Read(lis3dh->i2c, lis3dh->i2c_addr | I2C_READ_BIT, reg, 1, lis3dh->buf, bufsize, TIMEOUT_MS);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6818      	ldr	r0, [r3, #0]
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	889b      	ldrh	r3, [r3, #4]
 8001f7a:	f043 0301 	orr.w	r3, r3, #1
 8001f7e:	b299      	uxth	r1, r3
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	69db      	ldr	r3, [r3, #28]
 8001f84:	887c      	ldrh	r4, [r7, #2]
 8001f86:	2232      	movs	r2, #50	; 0x32
 8001f88:	9202      	str	r2, [sp, #8]
 8001f8a:	883a      	ldrh	r2, [r7, #0]
 8001f8c:	9201      	str	r2, [sp, #4]
 8001f8e:	9300      	str	r3, [sp, #0]
 8001f90:	2301      	movs	r3, #1
 8001f92:	4622      	mov	r2, r4
 8001f94:	f002 f858 	bl	8004048 <HAL_I2C_Mem_Read>
 8001f98:	4603      	mov	r3, r0
}
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	370c      	adds	r7, #12
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd90      	pop	{r4, r7, pc}

08001fa2 <lis3dh_write>:

HAL_StatusTypeDef lis3dh_write(lis3dh_t* lis3dh, uint16_t reg, uint8_t data) {
 8001fa2:	b580      	push	{r7, lr}
 8001fa4:	b086      	sub	sp, #24
 8001fa6:	af04      	add	r7, sp, #16
 8001fa8:	6078      	str	r0, [r7, #4]
 8001faa:	460b      	mov	r3, r1
 8001fac:	807b      	strh	r3, [r7, #2]
 8001fae:	4613      	mov	r3, r2
 8001fb0:	707b      	strb	r3, [r7, #1]
	return HAL_I2C_Mem_Write(lis3dh->i2c, lis3dh->i2c_addr, reg, 1, &data, 1, TIMEOUT_MS);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	6818      	ldr	r0, [r3, #0]
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	8899      	ldrh	r1, [r3, #4]
 8001fba:	887a      	ldrh	r2, [r7, #2]
 8001fbc:	2332      	movs	r3, #50	; 0x32
 8001fbe:	9302      	str	r3, [sp, #8]
 8001fc0:	2301      	movs	r3, #1
 8001fc2:	9301      	str	r3, [sp, #4]
 8001fc4:	1c7b      	adds	r3, r7, #1
 8001fc6:	9300      	str	r3, [sp, #0]
 8001fc8:	2301      	movs	r3, #1
 8001fca:	f001 ff29 	bl	8003e20 <HAL_I2C_Mem_Write>
 8001fce:	4603      	mov	r3, r0
}
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	3708      	adds	r7, #8
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd80      	pop	{r7, pc}

08001fd8 <lis3dh_get_xyz>:

HAL_StatusTypeDef lis3dh_get_xyz(lis3dh_t* lis3dh) {
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b088      	sub	sp, #32
 8001fdc:	af04      	add	r7, sp, #16
 8001fde:	6078      	str	r0, [r7, #4]
	if (lis3dh->bufsize < 6) return HAL_ERROR;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	8b1b      	ldrh	r3, [r3, #24]
 8001fe4:	2b05      	cmp	r3, #5
 8001fe6:	d801      	bhi.n	8001fec <lis3dh_get_xyz+0x14>
 8001fe8:	2301      	movs	r3, #1
 8001fea:	e04b      	b.n	8002084 <lis3dh_get_xyz+0xac>
	HAL_StatusTypeDef status = HAL_I2C_Mem_Read(
			lis3dh->i2c,
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	6818      	ldr	r0, [r3, #0]
			lis3dh->i2c_addr | I2C_READ_BIT,
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	889b      	ldrh	r3, [r3, #4]
	HAL_StatusTypeDef status = HAL_I2C_Mem_Read(
 8001ff4:	f043 0301 	orr.w	r3, r3, #1
 8001ff8:	b299      	uxth	r1, r3
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	69db      	ldr	r3, [r3, #28]
 8001ffe:	2232      	movs	r2, #50	; 0x32
 8002000:	9202      	str	r2, [sp, #8]
 8002002:	2206      	movs	r2, #6
 8002004:	9201      	str	r2, [sp, #4]
 8002006:	9300      	str	r3, [sp, #0]
 8002008:	2301      	movs	r3, #1
 800200a:	22a8      	movs	r2, #168	; 0xa8
 800200c:	f002 f81c 	bl	8004048 <HAL_I2C_Mem_Read>
 8002010:	4603      	mov	r3, r0
 8002012:	73fb      	strb	r3, [r7, #15]
			1,
			lis3dh->buf,
			6,
			TIMEOUT_MS);

	if (status != HAL_OK) {
 8002014:	7bfb      	ldrb	r3, [r7, #15]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d00d      	beq.n	8002036 <lis3dh_get_xyz+0x5e>
		lis3dh->x = -1;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	f04f 32ff 	mov.w	r2, #4294967295
 8002020:	609a      	str	r2, [r3, #8]
		lis3dh->y = -1;
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	f04f 32ff 	mov.w	r2, #4294967295
 8002028:	60da      	str	r2, [r3, #12]
		lis3dh->z = -1;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	f04f 32ff 	mov.w	r2, #4294967295
 8002030:	611a      	str	r2, [r3, #16]
		return status;
 8002032:	7bfb      	ldrb	r3, [r7, #15]
 8002034:	e026      	b.n	8002084 <lis3dh_get_xyz+0xac>
	}

	lis3dh->x = (int) (((int8_t) lis3dh->buf[1]) << 8) | lis3dh->buf[0];
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	69db      	ldr	r3, [r3, #28]
 800203a:	3301      	adds	r3, #1
 800203c:	781b      	ldrb	r3, [r3, #0]
 800203e:	b25b      	sxtb	r3, r3
 8002040:	021b      	lsls	r3, r3, #8
 8002042:	687a      	ldr	r2, [r7, #4]
 8002044:	69d2      	ldr	r2, [r2, #28]
 8002046:	7812      	ldrb	r2, [r2, #0]
 8002048:	431a      	orrs	r2, r3
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	609a      	str	r2, [r3, #8]
	lis3dh->y = (int) (((int8_t) lis3dh->buf[3]) << 8) | lis3dh->buf[2];
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	69db      	ldr	r3, [r3, #28]
 8002052:	3303      	adds	r3, #3
 8002054:	781b      	ldrb	r3, [r3, #0]
 8002056:	b25b      	sxtb	r3, r3
 8002058:	021b      	lsls	r3, r3, #8
 800205a:	687a      	ldr	r2, [r7, #4]
 800205c:	69d2      	ldr	r2, [r2, #28]
 800205e:	3202      	adds	r2, #2
 8002060:	7812      	ldrb	r2, [r2, #0]
 8002062:	431a      	orrs	r2, r3
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	60da      	str	r2, [r3, #12]
	lis3dh->z = (int) (((int8_t) lis3dh->buf[5]) << 8) | lis3dh->buf[4];
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	69db      	ldr	r3, [r3, #28]
 800206c:	3305      	adds	r3, #5
 800206e:	781b      	ldrb	r3, [r3, #0]
 8002070:	b25b      	sxtb	r3, r3
 8002072:	021b      	lsls	r3, r3, #8
 8002074:	687a      	ldr	r2, [r7, #4]
 8002076:	69d2      	ldr	r2, [r2, #28]
 8002078:	3204      	adds	r2, #4
 800207a:	7812      	ldrb	r2, [r2, #0]
 800207c:	431a      	orrs	r2, r3
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	611a      	str	r2, [r3, #16]

	return HAL_OK;
 8002082:	2300      	movs	r3, #0
}
 8002084:	4618      	mov	r0, r3
 8002086:	3710      	adds	r7, #16
 8002088:	46bd      	mov	sp, r7
 800208a:	bd80      	pop	{r7, pc}

0800208c <HAL_UART_RxCpltCallback>:
double pre_lat = 0;
double pre_lon = 0;
double alt = 0;


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800208c:	b580      	push	{r7, lr}
 800208e:	b082      	sub	sp, #8
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
    if (huart == &huart1) {
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	4a2d      	ldr	r2, [pc, #180]	; (800214c <HAL_UART_RxCpltCallback+0xc0>)
 8002098:	4293      	cmp	r3, r2
 800209a:	d153      	bne.n	8002144 <HAL_UART_RxCpltCallback+0xb8>

        nmea_buf[i++] = nmea;
 800209c:	4b2c      	ldr	r3, [pc, #176]	; (8002150 <HAL_UART_RxCpltCallback+0xc4>)
 800209e:	781b      	ldrb	r3, [r3, #0]
 80020a0:	1c5a      	adds	r2, r3, #1
 80020a2:	b2d1      	uxtb	r1, r2
 80020a4:	4a2a      	ldr	r2, [pc, #168]	; (8002150 <HAL_UART_RxCpltCallback+0xc4>)
 80020a6:	7011      	strb	r1, [r2, #0]
 80020a8:	461a      	mov	r2, r3
 80020aa:	4b2a      	ldr	r3, [pc, #168]	; (8002154 <HAL_UART_RxCpltCallback+0xc8>)
 80020ac:	7819      	ldrb	r1, [r3, #0]
 80020ae:	4b2a      	ldr	r3, [pc, #168]	; (8002158 <HAL_UART_RxCpltCallback+0xcc>)
 80020b0:	5499      	strb	r1, [r3, r2]

        if (nmea == '\n' || i >= sizeof(nmea_buf) - 1) {
 80020b2:	4b28      	ldr	r3, [pc, #160]	; (8002154 <HAL_UART_RxCpltCallback+0xc8>)
 80020b4:	781b      	ldrb	r3, [r3, #0]
 80020b6:	2b0a      	cmp	r3, #10
 80020b8:	d003      	beq.n	80020c2 <HAL_UART_RxCpltCallback+0x36>
 80020ba:	4b25      	ldr	r3, [pc, #148]	; (8002150 <HAL_UART_RxCpltCallback+0xc4>)
 80020bc:	781b      	ldrb	r3, [r3, #0]
 80020be:	2bff      	cmp	r3, #255	; 0xff
 80020c0:	d13b      	bne.n	800213a <HAL_UART_RxCpltCallback+0xae>
        	if(nmea_buf[3]=='G' && nmea_buf[4]=='G' && nmea_buf[5] == 'A')
 80020c2:	4b25      	ldr	r3, [pc, #148]	; (8002158 <HAL_UART_RxCpltCallback+0xcc>)
 80020c4:	78db      	ldrb	r3, [r3, #3]
 80020c6:	2b47      	cmp	r3, #71	; 0x47
 80020c8:	d12e      	bne.n	8002128 <HAL_UART_RxCpltCallback+0x9c>
 80020ca:	4b23      	ldr	r3, [pc, #140]	; (8002158 <HAL_UART_RxCpltCallback+0xcc>)
 80020cc:	791b      	ldrb	r3, [r3, #4]
 80020ce:	2b47      	cmp	r3, #71	; 0x47
 80020d0:	d12a      	bne.n	8002128 <HAL_UART_RxCpltCallback+0x9c>
 80020d2:	4b21      	ldr	r3, [pc, #132]	; (8002158 <HAL_UART_RxCpltCallback+0xcc>)
 80020d4:	795b      	ldrb	r3, [r3, #5]
 80020d6:	2b41      	cmp	r3, #65	; 0x41
 80020d8:	d126      	bne.n	8002128 <HAL_UART_RxCpltCallback+0x9c>
        	{
        		memcpy(nmea_gga, nmea_buf, 256);
 80020da:	4a20      	ldr	r2, [pc, #128]	; (800215c <HAL_UART_RxCpltCallback+0xd0>)
 80020dc:	4b1e      	ldr	r3, [pc, #120]	; (8002158 <HAL_UART_RxCpltCallback+0xcc>)
 80020de:	4610      	mov	r0, r2
 80020e0:	4619      	mov	r1, r3
 80020e2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80020e6:	461a      	mov	r2, r3
 80020e8:	f00a fc08 	bl	800c8fc <memcpy>
        		cur_lat = get_lat(nmea_gga);
 80020ec:	481b      	ldr	r0, [pc, #108]	; (800215c <HAL_UART_RxCpltCallback+0xd0>)
 80020ee:	f7fe ff8f 	bl	8001010 <get_lat>
 80020f2:	eeb0 7a40 	vmov.f32	s14, s0
 80020f6:	eef0 7a60 	vmov.f32	s15, s1
 80020fa:	4b19      	ldr	r3, [pc, #100]	; (8002160 <HAL_UART_RxCpltCallback+0xd4>)
 80020fc:	ed83 7b00 	vstr	d7, [r3]
        		cur_lon = get_lon(nmea_gga);
 8002100:	4816      	ldr	r0, [pc, #88]	; (800215c <HAL_UART_RxCpltCallback+0xd0>)
 8002102:	f7fe ffd9 	bl	80010b8 <get_lon>
 8002106:	eeb0 7a40 	vmov.f32	s14, s0
 800210a:	eef0 7a60 	vmov.f32	s15, s1
 800210e:	4b15      	ldr	r3, [pc, #84]	; (8002164 <HAL_UART_RxCpltCallback+0xd8>)
 8002110:	ed83 7b00 	vstr	d7, [r3]
        		alt = get_alt(nmea_gga);
 8002114:	4811      	ldr	r0, [pc, #68]	; (800215c <HAL_UART_RxCpltCallback+0xd0>)
 8002116:	f7ff f823 	bl	8001160 <get_alt>
 800211a:	eeb0 7a40 	vmov.f32	s14, s0
 800211e:	eef0 7a60 	vmov.f32	s15, s1
 8002122:	4b11      	ldr	r3, [pc, #68]	; (8002168 <HAL_UART_RxCpltCallback+0xdc>)
 8002124:	ed83 7b00 	vstr	d7, [r3]
        		//HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_15);

        	}

            memset(nmea_buf, 0, sizeof(nmea_buf));
 8002128:	f44f 7280 	mov.w	r2, #256	; 0x100
 800212c:	2100      	movs	r1, #0
 800212e:	480a      	ldr	r0, [pc, #40]	; (8002158 <HAL_UART_RxCpltCallback+0xcc>)
 8002130:	f00a fae5 	bl	800c6fe <memset>
            i = 0;
 8002134:	4b06      	ldr	r3, [pc, #24]	; (8002150 <HAL_UART_RxCpltCallback+0xc4>)
 8002136:	2200      	movs	r2, #0
 8002138:	701a      	strb	r2, [r3, #0]
        }

        // Start the next reception
        HAL_UART_Receive_IT(&huart1, &nmea, 1);
 800213a:	2201      	movs	r2, #1
 800213c:	4905      	ldr	r1, [pc, #20]	; (8002154 <HAL_UART_RxCpltCallback+0xc8>)
 800213e:	4803      	ldr	r0, [pc, #12]	; (800214c <HAL_UART_RxCpltCallback+0xc0>)
 8002140:	f004 fb52 	bl	80067e8 <HAL_UART_Receive_IT>
    }
}
 8002144:	bf00      	nop
 8002146:	3708      	adds	r7, #8
 8002148:	46bd      	mov	sp, r7
 800214a:	bd80      	pop	{r7, pc}
 800214c:	200007fc 	.word	0x200007fc
 8002150:	20000ab0 	.word	0x20000ab0
 8002154:	200008ad 	.word	0x200008ad
 8002158:	200008b0 	.word	0x200008b0
 800215c:	200009b0 	.word	0x200009b0
 8002160:	20000ab8 	.word	0x20000ab8
 8002164:	20000ac0 	.word	0x20000ac0
 8002168:	20000ad8 	.word	0x20000ad8
 800216c:	00000000 	.word	0x00000000

08002170 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002170:	b5b0      	push	{r4, r5, r7, lr}
 8002172:	f6ad 3df8 	subw	sp, sp, #3064	; 0xbf8
 8002176:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8002178:	f001 f9e9 	bl	800354e <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800217c:	f000 fb08 	bl	8002790 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8002180:	f000 fc46 	bl	8002a10 <MX_GPIO_Init>
	MX_I2C1_Init();
 8002184:	f000 fb52 	bl	800282c <MX_I2C1_Init>
	MX_I2C2_Init();
 8002188:	f000 fb90 	bl	80028ac <MX_I2C2_Init>
	MX_SPI1_Init();
 800218c:	f000 fbce 	bl	800292c <MX_SPI1_Init>
	MX_USART1_UART_Init();
 8002190:	f000 fc0a 	bl	80029a8 <MX_USART1_UART_Init>
	MX_FATFS_Init();
 8002194:	f005 fdba 	bl	8007d0c <MX_FATFS_Init>

	HAL_Delay(1000);
 8002198:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800219c:	f001 fa4c 	bl	8003638 <HAL_Delay>
	f_mount(&FatFs, "", 1); //1=mount now
 80021a0:	f607 139c 	addw	r3, r7, #2460	; 0x99c
 80021a4:	2201      	movs	r2, #1
 80021a6:	49a2      	ldr	r1, [pc, #648]	; (8002430 <main+0x2c0>)
 80021a8:	4618      	mov	r0, r3
 80021aa:	f008 f833 	bl	800a214 <f_mount>
	f_open(&fil, "crds.txt", FA_CREATE_ALWAYS | FA_OPEN_ALWAYS);
 80021ae:	f207 736c 	addw	r3, r7, #1900	; 0x76c
 80021b2:	2218      	movs	r2, #24
 80021b4:	499f      	ldr	r1, [pc, #636]	; (8002434 <main+0x2c4>)
 80021b6:	4618      	mov	r0, r3
 80021b8:	f008 f872 	bl	800a2a0 <f_open>
	f_close(&fil);
 80021bc:	f207 736c 	addw	r3, r7, #1900	; 0x76c
 80021c0:	4618      	mov	r0, r3
 80021c2:	f008 fc1e 	bl	800aa02 <f_close>
	f_mount(NULL, "", 0); //0=demount
 80021c6:	2200      	movs	r2, #0
 80021c8:	4999      	ldr	r1, [pc, #612]	; (8002430 <main+0x2c0>)
 80021ca:	2000      	movs	r0, #0
 80021cc:	f008 f822 	bl	800a214 <f_mount>
	/* USER CODE BEGIN 2 */

	char buf1[16];
	/* USER CODE END 2 */
	status = lis3dh_init(&lis3dh, &hi2c1, xyz_buf, 6);
 80021d0:	2306      	movs	r3, #6
 80021d2:	4a99      	ldr	r2, [pc, #612]	; (8002438 <main+0x2c8>)
 80021d4:	4999      	ldr	r1, [pc, #612]	; (800243c <main+0x2cc>)
 80021d6:	489a      	ldr	r0, [pc, #616]	; (8002440 <main+0x2d0>)
 80021d8:	f7ff fe42 	bl	8001e60 <lis3dh_init>
 80021dc:	4603      	mov	r3, r0
 80021de:	461a      	mov	r2, r3
 80021e0:	4b98      	ldr	r3, [pc, #608]	; (8002444 <main+0x2d4>)
 80021e2:	701a      	strb	r2, [r3, #0]
	          	 //HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);
	            // Unable to communicate with device!
	}


	  char message[64] = "Starting Up";
 80021e4:	f607 33f8 	addw	r3, r7, #3064	; 0xbf8
 80021e8:	f5a3 64a0 	sub.w	r4, r3, #1280	; 0x500
 80021ec:	4a96      	ldr	r2, [pc, #600]	; (8002448 <main+0x2d8>)
 80021ee:	4623      	mov	r3, r4
 80021f0:	6810      	ldr	r0, [r2, #0]
 80021f2:	6851      	ldr	r1, [r2, #4]
 80021f4:	6892      	ldr	r2, [r2, #8]
 80021f6:	c307      	stmia	r3!, {r0, r1, r2}
 80021f8:	f104 030c 	add.w	r3, r4, #12
 80021fc:	2234      	movs	r2, #52	; 0x34
 80021fe:	2100      	movs	r1, #0
 8002200:	4618      	mov	r0, r3
 8002202:	f00a fa7c 	bl	800c6fe <memset>
	  //ssd1306_TestAll();
	  ssd1306_Init();
 8002206:	f000 fcf3 	bl	8002bf0 <ssd1306_Init>
	  ssd1306_Fill(Black);
 800220a:	2000      	movs	r0, #0
 800220c:	f000 fd66 	bl	8002cdc <ssd1306_Fill>
	  ssd1306_SetCursor(2,0);
 8002210:	2100      	movs	r1, #0
 8002212:	2002      	movs	r0, #2
 8002214:	f000 febc 	bl	8002f90 <ssd1306_SetCursor>
	  ssd1306_WriteString(message, Font_11x18, White);
 8002218:	4a8c      	ldr	r2, [pc, #560]	; (800244c <main+0x2dc>)
 800221a:	f507 60df 	add.w	r0, r7, #1784	; 0x6f8
 800221e:	2301      	movs	r3, #1
 8002220:	ca06      	ldmia	r2, {r1, r2}
 8002222:	f000 fe8f 	bl	8002f44 <ssd1306_WriteString>
	  ssd1306_UpdateScreen();
 8002226:	f000 fd7d 	bl	8002d24 <ssd1306_UpdateScreen>

	  /* USER CODE END 2 */

	  /* Infinite loop */
	  /* USER CODE BEGIN WHILE */
	            uint16_t  num_steps  = 0;
 800222a:	2300      	movs	r3, #0
 800222c:	f8a7 3bf6 	strh.w	r3, [r7, #3062]	; 0xbf6
	            float total_distance = 0;
 8002230:	f04f 0300 	mov.w	r3, #0
 8002234:	f507 623f 	add.w	r2, r7, #3056	; 0xbf0
 8002238:	6013      	str	r3, [r2, #0]
	            float new_distance;
	            float miles;
	            //char buf[20];
	            HAL_UART_Receive_IT(&huart1, &nmea, 1);
 800223a:	2201      	movs	r2, #1
 800223c:	4984      	ldr	r1, [pc, #528]	; (8002450 <main+0x2e0>)
 800223e:	4885      	ldr	r0, [pc, #532]	; (8002454 <main+0x2e4>)
 8002240:	f004 fad2 	bl	80067e8 <HAL_UART_Receive_IT>
	            while (1)
	            {
	            	//hold the data from the CSV file in a fifo-like data structure where the accelerometer data looks like
					//[x1,y1,z1,x2,y2,z2...x400,y400,z400]
					int8_t acc[NUM_SAMPLES*3] = {0};
 8002244:	f607 33f8 	addw	r3, r7, #3064	; 0xbf8
 8002248:	f5a3 6330 	sub.w	r3, r3, #2816	; 0xb00
 800224c:	2200      	movs	r2, #0
 800224e:	601a      	str	r2, [r3, #0]
 8002250:	3304      	adds	r3, #4
 8002252:	f240 52fc 	movw	r2, #1532	; 0x5fc
 8002256:	2100      	movs	r1, #0
 8002258:	4618      	mov	r0, r3
 800225a:	f00a fa50 	bl	800c6fe <memset>
					uint16_t i    = 0;
 800225e:	2300      	movs	r3, #0
 8002260:	f8a7 3bee 	strh.w	r3, [r7, #3054]	; 0xbee
					float    temp = 0;
 8002264:	f04f 0300 	mov.w	r3, #0
 8002268:	f607 32e8 	addw	r2, r7, #3048	; 0xbe8
 800226c:	6013      	str	r3, [r2, #0]
					while(i < NUM_SAMPLES*3) //while data array is being filled
 800226e:	e0b9      	b.n	80023e4 <main+0x274>
					{
						  HAL_Delay(50); //20Hz
 8002270:	2032      	movs	r0, #50	; 0x32
 8002272:	f001 f9e1 	bl	8003638 <HAL_Delay>
						  //HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);

						//scaling factor to convert the decimal data to int8 integers. calculated in matlab by taking the absolute value of all the data
						//and then calculating the max of that data. then divide that by 127 to get the scaling factor
						  float scale_factor = 55.3293;
 8002276:	4b78      	ldr	r3, [pc, #480]	; (8002458 <main+0x2e8>)
 8002278:	f607 32d8 	addw	r2, r7, #3032	; 0xbd8
 800227c:	6013      	str	r3, [r2, #0]

						  if (lis3dh_xyz_available(&lis3dh)) {
 800227e:	4870      	ldr	r0, [pc, #448]	; (8002440 <main+0x2d0>)
 8002280:	f7ff fe4a 	bl	8001f18 <lis3dh_xyz_available>
 8002284:	4603      	mov	r3, r0
 8002286:	2b00      	cmp	r3, #0
 8002288:	f000 80ac 	beq.w	80023e4 <main+0x274>
								status = lis3dh_get_xyz(&lis3dh);
 800228c:	486c      	ldr	r0, [pc, #432]	; (8002440 <main+0x2d0>)
 800228e:	f7ff fea3 	bl	8001fd8 <lis3dh_get_xyz>
 8002292:	4603      	mov	r3, r0
 8002294:	461a      	mov	r2, r3
 8002296:	4b6b      	ldr	r3, [pc, #428]	; (8002444 <main+0x2d4>)
 8002298:	701a      	strb	r2, [r3, #0]
								float xx = lis3dh.x/ACCEL_DATA_SCALER;
 800229a:	4b69      	ldr	r3, [pc, #420]	; (8002440 <main+0x2d0>)
 800229c:	689b      	ldr	r3, [r3, #8]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	da02      	bge.n	80022a8 <main+0x138>
 80022a2:	f503 537f 	add.w	r3, r3, #16320	; 0x3fc0
 80022a6:	333f      	adds	r3, #63	; 0x3f
 80022a8:	139b      	asrs	r3, r3, #14
 80022aa:	ee07 3a90 	vmov	s15, r3
 80022ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80022b2:	f607 33d4 	addw	r3, r7, #3028	; 0xbd4
 80022b6:	edc3 7a00 	vstr	s15, [r3]
								float yy = lis3dh.y/ACCEL_DATA_SCALER;
 80022ba:	4b61      	ldr	r3, [pc, #388]	; (8002440 <main+0x2d0>)
 80022bc:	68db      	ldr	r3, [r3, #12]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	da02      	bge.n	80022c8 <main+0x158>
 80022c2:	f503 537f 	add.w	r3, r3, #16320	; 0x3fc0
 80022c6:	333f      	adds	r3, #63	; 0x3f
 80022c8:	139b      	asrs	r3, r3, #14
 80022ca:	ee07 3a90 	vmov	s15, r3
 80022ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80022d2:	f507 633d 	add.w	r3, r7, #3024	; 0xbd0
 80022d6:	edc3 7a00 	vstr	s15, [r3]
								float zz = lis3dh.z/ACCEL_DATA_SCALER;
 80022da:	4b59      	ldr	r3, [pc, #356]	; (8002440 <main+0x2d0>)
 80022dc:	691b      	ldr	r3, [r3, #16]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	da02      	bge.n	80022e8 <main+0x178>
 80022e2:	f503 537f 	add.w	r3, r3, #16320	; 0x3fc0
 80022e6:	333f      	adds	r3, #63	; 0x3f
 80022e8:	139b      	asrs	r3, r3, #14
 80022ea:	ee07 3a90 	vmov	s15, r3
 80022ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80022f2:	f607 33cc 	addw	r3, r7, #3020	; 0xbcc
 80022f6:	edc3 7a00 	vstr	s15, [r3]

								temp     = roundf(xx*scale_factor);
 80022fa:	f607 33d4 	addw	r3, r7, #3028	; 0xbd4
 80022fe:	ed93 7a00 	vldr	s14, [r3]
 8002302:	f607 33d8 	addw	r3, r7, #3032	; 0xbd8
 8002306:	edd3 7a00 	vldr	s15, [r3]
 800230a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800230e:	eeb0 0a67 	vmov.f32	s0, s15
 8002312:	f00d fa35 	bl	800f780 <roundf>
 8002316:	f607 33e8 	addw	r3, r7, #3048	; 0xbe8
 800231a:	ed83 0a00 	vstr	s0, [r3]
								acc[i++] = (int8_t)temp;
 800231e:	f8b7 3bee 	ldrh.w	r3, [r7, #3054]	; 0xbee
 8002322:	1c5a      	adds	r2, r3, #1
 8002324:	f8a7 2bee 	strh.w	r2, [r7, #3054]	; 0xbee
 8002328:	461a      	mov	r2, r3
 800232a:	f607 33e8 	addw	r3, r7, #3048	; 0xbe8
 800232e:	edd3 7a00 	vldr	s15, [r3]
 8002332:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002336:	edc7 7a01 	vstr	s15, [r7, #4]
 800233a:	793b      	ldrb	r3, [r7, #4]
 800233c:	b259      	sxtb	r1, r3
 800233e:	f607 33f8 	addw	r3, r7, #3064	; 0xbf8
 8002342:	f5a3 6330 	sub.w	r3, r3, #2816	; 0xb00
 8002346:	5499      	strb	r1, [r3, r2]

								temp     = roundf(yy*scale_factor);
 8002348:	f507 633d 	add.w	r3, r7, #3024	; 0xbd0
 800234c:	ed93 7a00 	vldr	s14, [r3]
 8002350:	f607 33d8 	addw	r3, r7, #3032	; 0xbd8
 8002354:	edd3 7a00 	vldr	s15, [r3]
 8002358:	ee67 7a27 	vmul.f32	s15, s14, s15
 800235c:	eeb0 0a67 	vmov.f32	s0, s15
 8002360:	f00d fa0e 	bl	800f780 <roundf>
 8002364:	f607 33e8 	addw	r3, r7, #3048	; 0xbe8
 8002368:	ed83 0a00 	vstr	s0, [r3]
								acc[i++] = (int8_t)temp;
 800236c:	f8b7 3bee 	ldrh.w	r3, [r7, #3054]	; 0xbee
 8002370:	1c5a      	adds	r2, r3, #1
 8002372:	f8a7 2bee 	strh.w	r2, [r7, #3054]	; 0xbee
 8002376:	461a      	mov	r2, r3
 8002378:	f607 33e8 	addw	r3, r7, #3048	; 0xbe8
 800237c:	edd3 7a00 	vldr	s15, [r3]
 8002380:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002384:	edc7 7a01 	vstr	s15, [r7, #4]
 8002388:	793b      	ldrb	r3, [r7, #4]
 800238a:	b259      	sxtb	r1, r3
 800238c:	f607 33f8 	addw	r3, r7, #3064	; 0xbf8
 8002390:	f5a3 6330 	sub.w	r3, r3, #2816	; 0xb00
 8002394:	5499      	strb	r1, [r3, r2]

								temp     = roundf(zz*scale_factor);
 8002396:	f607 33cc 	addw	r3, r7, #3020	; 0xbcc
 800239a:	ed93 7a00 	vldr	s14, [r3]
 800239e:	f607 33d8 	addw	r3, r7, #3032	; 0xbd8
 80023a2:	edd3 7a00 	vldr	s15, [r3]
 80023a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023aa:	eeb0 0a67 	vmov.f32	s0, s15
 80023ae:	f00d f9e7 	bl	800f780 <roundf>
 80023b2:	f607 33e8 	addw	r3, r7, #3048	; 0xbe8
 80023b6:	ed83 0a00 	vstr	s0, [r3]
								acc[i++] = (int8_t)temp;
 80023ba:	f8b7 3bee 	ldrh.w	r3, [r7, #3054]	; 0xbee
 80023be:	1c5a      	adds	r2, r3, #1
 80023c0:	f8a7 2bee 	strh.w	r2, [r7, #3054]	; 0xbee
 80023c4:	461a      	mov	r2, r3
 80023c6:	f607 33e8 	addw	r3, r7, #3048	; 0xbe8
 80023ca:	edd3 7a00 	vldr	s15, [r3]
 80023ce:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80023d2:	edc7 7a01 	vstr	s15, [r7, #4]
 80023d6:	793b      	ldrb	r3, [r7, #4]
 80023d8:	b259      	sxtb	r1, r3
 80023da:	f607 33f8 	addw	r3, r7, #3064	; 0xbf8
 80023de:	f5a3 6330 	sub.w	r3, r3, #2816	; 0xb00
 80023e2:	5499      	strb	r1, [r3, r2]
					while(i < NUM_SAMPLES*3) //while data array is being filled
 80023e4:	f8b7 3bee 	ldrh.w	r3, [r7, #3054]	; 0xbee
 80023e8:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80023ec:	f4ff af40 	bcc.w	8002270 <main+0x100>
								// You now have raw acceleration of gravity in lis3dh->x, y, and z.

							  }
					  }
					  //pass data to step counting algorithm, 4 seconds at a time (which is the WINDOW_LENGTH). put the data into a temporary buffer each loop
						  int8_t   data[NUM_TUPLES*3] = {0};
 80023f0:	f607 33f8 	addw	r3, r7, #3064	; 0xbf8
 80023f4:	f5a3 633f 	sub.w	r3, r3, #3056	; 0xbf0
 80023f8:	2200      	movs	r2, #0
 80023fa:	601a      	str	r2, [r3, #0]
 80023fc:	3304      	adds	r3, #4
 80023fe:	22ec      	movs	r2, #236	; 0xec
 8002400:	2100      	movs	r1, #0
 8002402:	4618      	mov	r0, r3
 8002404:	f00a f97b 	bl	800c6fe <memset>
						  uint8_t  num_segments       = NUM_SAMPLES/(SAMPLING_RATE*WINDOW_LENGTH);
 8002408:	2306      	movs	r3, #6
 800240a:	f887 3be7 	strb.w	r3, [r7, #3047]	; 0xbe7
						  uint16_t j                  = 0;
 800240e:	2300      	movs	r3, #0
 8002410:	f8a7 3bec 	strh.w	r3, [r7, #3052]	; 0xbec

						  for (i = 0; i < num_segments; i++) {
 8002414:	2300      	movs	r3, #0
 8002416:	f8a7 3bee 	strh.w	r3, [r7, #3054]	; 0xbee
 800241a:	e055      	b.n	80024c8 <main+0x358>
							  for (j = SAMPLING_RATE*WINDOW_LENGTH*i*3; j < SAMPLING_RATE*WINDOW_LENGTH*(i+1)*3; j++) {
 800241c:	f8b7 3bee 	ldrh.w	r3, [r7, #3054]	; 0xbee
 8002420:	461a      	mov	r2, r3
 8002422:	0112      	lsls	r2, r2, #4
 8002424:	1ad3      	subs	r3, r2, r3
 8002426:	011b      	lsls	r3, r3, #4
 8002428:	f8a7 3bec 	strh.w	r3, [r7, #3052]	; 0xbec
 800242c:	e030      	b.n	8002490 <main+0x320>
 800242e:	bf00      	nop
 8002430:	08010ba0 	.word	0x08010ba0
 8002434:	08010ba4 	.word	0x08010ba4
 8002438:	20000884 	.word	0x20000884
 800243c:	200006f0 	.word	0x200006f0
 8002440:	2000088c 	.word	0x2000088c
 8002444:	200008ac 	.word	0x200008ac
 8002448:	08010c08 	.word	0x08010c08
 800244c:	2000001c 	.word	0x2000001c
 8002450:	200008ad 	.word	0x200008ad
 8002454:	200007fc 	.word	0x200007fc
 8002458:	425d5134 	.word	0x425d5134
								  data[j-SAMPLING_RATE*WINDOW_LENGTH*i*3] = acc[j];
 800245c:	f8b7 1bec 	ldrh.w	r1, [r7, #3052]	; 0xbec
 8002460:	f8b7 0bec 	ldrh.w	r0, [r7, #3052]	; 0xbec
 8002464:	f8b7 2bee 	ldrh.w	r2, [r7, #3054]	; 0xbee
 8002468:	4613      	mov	r3, r2
 800246a:	0112      	lsls	r2, r2, #4
 800246c:	1a9b      	subs	r3, r3, r2
 800246e:	011b      	lsls	r3, r3, #4
 8002470:	4403      	add	r3, r0
 8002472:	f607 32f8 	addw	r2, r7, #3064	; 0xbf8
 8002476:	f5a2 6230 	sub.w	r2, r2, #2816	; 0xb00
 800247a:	5651      	ldrsb	r1, [r2, r1]
 800247c:	f607 32f8 	addw	r2, r7, #3064	; 0xbf8
 8002480:	f5a2 623f 	sub.w	r2, r2, #3056	; 0xbf0
 8002484:	54d1      	strb	r1, [r2, r3]
							  for (j = SAMPLING_RATE*WINDOW_LENGTH*i*3; j < SAMPLING_RATE*WINDOW_LENGTH*(i+1)*3; j++) {
 8002486:	f8b7 3bec 	ldrh.w	r3, [r7, #3052]	; 0xbec
 800248a:	3301      	adds	r3, #1
 800248c:	f8a7 3bec 	strh.w	r3, [r7, #3052]	; 0xbec
 8002490:	f8b7 1bec 	ldrh.w	r1, [r7, #3052]	; 0xbec
 8002494:	f8b7 3bee 	ldrh.w	r3, [r7, #3054]	; 0xbee
 8002498:	1c5a      	adds	r2, r3, #1
 800249a:	4613      	mov	r3, r2
 800249c:	011b      	lsls	r3, r3, #4
 800249e:	1a9b      	subs	r3, r3, r2
 80024a0:	011b      	lsls	r3, r3, #4
 80024a2:	4299      	cmp	r1, r3
 80024a4:	dbda      	blt.n	800245c <main+0x2ec>
							  }
							  num_steps += count_steps(data);
 80024a6:	f107 0308 	add.w	r3, r7, #8
 80024aa:	4618      	mov	r0, r3
 80024ac:	f7ff fbc4 	bl	8001c38 <count_steps>
 80024b0:	4603      	mov	r3, r0
 80024b2:	b29a      	uxth	r2, r3
 80024b4:	f8b7 3bf6 	ldrh.w	r3, [r7, #3062]	; 0xbf6
 80024b8:	4413      	add	r3, r2
 80024ba:	f8a7 3bf6 	strh.w	r3, [r7, #3062]	; 0xbf6
						  for (i = 0; i < num_segments; i++) {
 80024be:	f8b7 3bee 	ldrh.w	r3, [r7, #3054]	; 0xbee
 80024c2:	3301      	adds	r3, #1
 80024c4:	f8a7 3bee 	strh.w	r3, [r7, #3054]	; 0xbee
 80024c8:	f897 3be7 	ldrb.w	r3, [r7, #3047]	; 0xbe7
 80024cc:	b29b      	uxth	r3, r3
 80024ce:	f8b7 2bee 	ldrh.w	r2, [r7, #3054]	; 0xbee
 80024d2:	429a      	cmp	r2, r3
 80024d4:	d3a2      	bcc.n	800241c <main+0x2ac>
						  }

						  //printf("num steps: %i\n\r", num_steps);
						  ssd1306_Fill(Black);
 80024d6:	2000      	movs	r0, #0
 80024d8:	f000 fc00 	bl	8002cdc <ssd1306_Fill>
						  ssd1306_SetCursor(2,0);
 80024dc:	2100      	movs	r1, #0
 80024de:	2002      	movs	r0, #2
 80024e0:	f000 fd56 	bl	8002f90 <ssd1306_SetCursor>
						  ssd1306_WriteString("Steps:", Font_11x18, White);
 80024e4:	4a9a      	ldr	r2, [pc, #616]	; (8002750 <main+0x5e0>)
 80024e6:	2301      	movs	r3, #1
 80024e8:	ca06      	ldmia	r2, {r1, r2}
 80024ea:	489a      	ldr	r0, [pc, #616]	; (8002754 <main+0x5e4>)
 80024ec:	f000 fd2a 	bl	8002f44 <ssd1306_WriteString>
						  ssd1306_SetCursor(2,15);
 80024f0:	210f      	movs	r1, #15
 80024f2:	2002      	movs	r0, #2
 80024f4:	f000 fd4c 	bl	8002f90 <ssd1306_SetCursor>
						  ssd1306_WriteString(itoa(num_steps,message,10), Font_11x18, White);
 80024f8:	f8b7 3bf6 	ldrh.w	r3, [r7, #3062]	; 0xbf6
 80024fc:	f507 61df 	add.w	r1, r7, #1784	; 0x6f8
 8002500:	220a      	movs	r2, #10
 8002502:	4618      	mov	r0, r3
 8002504:	f008 fd26 	bl	800af54 <itoa>
 8002508:	4a91      	ldr	r2, [pc, #580]	; (8002750 <main+0x5e0>)
 800250a:	2301      	movs	r3, #1
 800250c:	ca06      	ldmia	r2, {r1, r2}
 800250e:	f000 fd19 	bl	8002f44 <ssd1306_WriteString>
						  ssd1306_SetCursor(2,30);
 8002512:	211e      	movs	r1, #30
 8002514:	2002      	movs	r0, #2
 8002516:	f000 fd3b 	bl	8002f90 <ssd1306_SetCursor>
						  ssd1306_WriteString("Distance:", Font_11x18, White);
 800251a:	4a8d      	ldr	r2, [pc, #564]	; (8002750 <main+0x5e0>)
 800251c:	2301      	movs	r3, #1
 800251e:	ca06      	ldmia	r2, {r1, r2}
 8002520:	488d      	ldr	r0, [pc, #564]	; (8002758 <main+0x5e8>)
 8002522:	f000 fd0f 	bl	8002f44 <ssd1306_WriteString>
						  //ssd1306_UpdateScreen();

						  if((pre_lat == 0) && (pre_lon == 0))
 8002526:	4b8d      	ldr	r3, [pc, #564]	; (800275c <main+0x5ec>)
 8002528:	e9d3 0100 	ldrd	r0, r1, [r3]
 800252c:	f04f 0200 	mov.w	r2, #0
 8002530:	f04f 0300 	mov.w	r3, #0
 8002534:	f7fe fad8 	bl	8000ae8 <__aeabi_dcmpeq>
 8002538:	4603      	mov	r3, r0
 800253a:	2b00      	cmp	r3, #0
 800253c:	d071      	beq.n	8002622 <main+0x4b2>
 800253e:	4b88      	ldr	r3, [pc, #544]	; (8002760 <main+0x5f0>)
 8002540:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002544:	f04f 0200 	mov.w	r2, #0
 8002548:	f04f 0300 	mov.w	r3, #0
 800254c:	f7fe facc 	bl	8000ae8 <__aeabi_dcmpeq>
 8002550:	4603      	mov	r3, r0
 8002552:	2b00      	cmp	r3, #0
 8002554:	d065      	beq.n	8002622 <main+0x4b2>
						  {
							  ssd1306_SetCursor(2,50);
 8002556:	2132      	movs	r1, #50	; 0x32
 8002558:	2002      	movs	r0, #2
 800255a:	f000 fd19 	bl	8002f90 <ssd1306_SetCursor>
							  ssd1306_WriteString("Need GPS Lock", Font_7x10, White);
 800255e:	4a81      	ldr	r2, [pc, #516]	; (8002764 <main+0x5f4>)
 8002560:	2301      	movs	r3, #1
 8002562:	ca06      	ldmia	r2, {r1, r2}
 8002564:	4880      	ldr	r0, [pc, #512]	; (8002768 <main+0x5f8>)
 8002566:	f000 fced 	bl	8002f44 <ssd1306_WriteString>
							  ssd1306_UpdateScreen();
 800256a:	f000 fbdb 	bl	8002d24 <ssd1306_UpdateScreen>

							  //Open the file system
								fres = f_mount(&FatFs, "", 1); //1=mount now
 800256e:	f607 139c 	addw	r3, r7, #2460	; 0x99c
 8002572:	2201      	movs	r2, #1
 8002574:	497d      	ldr	r1, [pc, #500]	; (800276c <main+0x5fc>)
 8002576:	4618      	mov	r0, r3
 8002578:	f007 fe4c 	bl	800a214 <f_mount>
 800257c:	4603      	mov	r3, r0
 800257e:	f887 3be6 	strb.w	r3, [r7, #3046]	; 0xbe6
								if (fres != FR_OK) {
 8002582:	f897 3be6 	ldrb.w	r3, [r7, #3046]	; 0xbe6
 8002586:	2b00      	cmp	r3, #0
 8002588:	d004      	beq.n	8002594 <main+0x424>
									HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_6);
 800258a:	2140      	movs	r1, #64	; 0x40
 800258c:	4878      	ldr	r0, [pc, #480]	; (8002770 <main+0x600>)
 800258e:	f001 fb91 	bl	8003cb4 <HAL_GPIO_TogglePin>
									while(1);
 8002592:	e7fe      	b.n	8002592 <main+0x422>
								}

								//Now let's try and write a file "write.txt"
								fres = f_open(&fil, "crds.txt", FA_WRITE | FA_OPEN_ALWAYS);
 8002594:	f207 736c 	addw	r3, r7, #1900	; 0x76c
 8002598:	2212      	movs	r2, #18
 800259a:	4976      	ldr	r1, [pc, #472]	; (8002774 <main+0x604>)
 800259c:	4618      	mov	r0, r3
 800259e:	f007 fe7f 	bl	800a2a0 <f_open>
 80025a2:	4603      	mov	r3, r0
 80025a4:	f887 3be6 	strb.w	r3, [r7, #3046]	; 0xbe6
								if(fres == FR_OK) {
 80025a8:	f897 3be6 	ldrb.w	r3, [r7, #3046]	; 0xbe6
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d128      	bne.n	8002602 <main+0x492>
									f_lseek(&fil, f_size(&fil));
 80025b0:	f607 33f8 	addw	r3, r7, #3064	; 0xbf8
 80025b4:	f2a3 438c 	subw	r3, r3, #1164	; 0x48c
 80025b8:	68da      	ldr	r2, [r3, #12]
 80025ba:	f207 736c 	addw	r3, r7, #1900	; 0x76c
 80025be:	4611      	mov	r1, r2
 80025c0:	4618      	mov	r0, r3
 80025c2:	f008 fa48 	bl	800aa56 <f_lseek>
									strncpy((char*)readBuf, "a new file is made!\n", 20);
 80025c6:	f507 63e9 	add.w	r3, r7, #1864	; 0x748
 80025ca:	4a6b      	ldr	r2, [pc, #428]	; (8002778 <main+0x608>)
 80025cc:	461c      	mov	r4, r3
 80025ce:	4615      	mov	r5, r2
 80025d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80025d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80025d4:	682b      	ldr	r3, [r5, #0]
 80025d6:	6023      	str	r3, [r4, #0]
									fres = f_write(&fil, readBuf, 20, &bytesWrote);
 80025d8:	f507 63ed 	add.w	r3, r7, #1896	; 0x768
 80025dc:	f507 61e9 	add.w	r1, r7, #1864	; 0x748
 80025e0:	f207 706c 	addw	r0, r7, #1900	; 0x76c
 80025e4:	2214      	movs	r2, #20
 80025e6:	f008 f819 	bl	800a61c <f_write>
 80025ea:	4603      	mov	r3, r0
 80025ec:	f887 3be6 	strb.w	r3, [r7, #3046]	; 0xbe6
									if(fres == FR_OK) {
 80025f0:	f897 3be6 	ldrb.w	r3, [r7, #3046]	; 0xbe6
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d009      	beq.n	800260c <main+0x49c>
									} else {
										HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_6);
 80025f8:	2140      	movs	r1, #64	; 0x40
 80025fa:	485d      	ldr	r0, [pc, #372]	; (8002770 <main+0x600>)
 80025fc:	f001 fb5a 	bl	8003cb4 <HAL_GPIO_TogglePin>
										while(1);
 8002600:	e7fe      	b.n	8002600 <main+0x490>
									}
								} else {
									HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_6);
 8002602:	2140      	movs	r1, #64	; 0x40
 8002604:	485a      	ldr	r0, [pc, #360]	; (8002770 <main+0x600>)
 8002606:	f001 fb55 	bl	8003cb4 <HAL_GPIO_TogglePin>
									while(1);
 800260a:	e7fe      	b.n	800260a <main+0x49a>
								}

								//Be a tidy kiwi - don't forget to close your file!
								f_close(&fil);
 800260c:	f207 736c 	addw	r3, r7, #1900	; 0x76c
 8002610:	4618      	mov	r0, r3
 8002612:	f008 f9f6 	bl	800aa02 <f_close>

								//We're done, so de-mount the drive
								f_mount(NULL, "", 0);
 8002616:	2200      	movs	r2, #0
 8002618:	4954      	ldr	r1, [pc, #336]	; (800276c <main+0x5fc>)
 800261a:	2000      	movs	r0, #0
 800261c:	f007 fdfa 	bl	800a214 <f_mount>
 8002620:	e085      	b.n	800272e <main+0x5be>
						  }
						  else
						  {
							  new_distance = calculateDistance(pre_lat, pre_lon, cur_lat, cur_lon);
 8002622:	4b4e      	ldr	r3, [pc, #312]	; (800275c <main+0x5ec>)
 8002624:	ed93 7b00 	vldr	d7, [r3]
 8002628:	4b4d      	ldr	r3, [pc, #308]	; (8002760 <main+0x5f0>)
 800262a:	ed93 6b00 	vldr	d6, [r3]
 800262e:	4b53      	ldr	r3, [pc, #332]	; (800277c <main+0x60c>)
 8002630:	ed93 5b00 	vldr	d5, [r3]
 8002634:	4b52      	ldr	r3, [pc, #328]	; (8002780 <main+0x610>)
 8002636:	ed93 4b00 	vldr	d4, [r3]
 800263a:	eeb0 3a44 	vmov.f32	s6, s8
 800263e:	eef0 3a64 	vmov.f32	s7, s9
 8002642:	eeb0 2a45 	vmov.f32	s4, s10
 8002646:	eef0 2a65 	vmov.f32	s5, s11
 800264a:	eeb0 1a46 	vmov.f32	s2, s12
 800264e:	eef0 1a66 	vmov.f32	s3, s13
 8002652:	eeb0 0a47 	vmov.f32	s0, s14
 8002656:	eef0 0a67 	vmov.f32	s1, s15
 800265a:	f7fe fe41 	bl	80012e0 <calculateDistance>
 800265e:	ec53 2b10 	vmov	r2, r3, d0
 8002662:	4610      	mov	r0, r2
 8002664:	4619      	mov	r1, r3
 8002666:	f7fe facf 	bl	8000c08 <__aeabi_d2f>
 800266a:	4603      	mov	r3, r0
 800266c:	f507 623e 	add.w	r2, r7, #3040	; 0xbe0
 8002670:	6013      	str	r3, [r2, #0]
							  if (new_distance > MIN_GPS_DISTANCE){
 8002672:	f507 633e 	add.w	r3, r7, #3040	; 0xbe0
 8002676:	edd3 7a00 	vldr	s15, [r3]
 800267a:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 800267e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002682:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002686:	dd0d      	ble.n	80026a4 <main+0x534>
								  total_distance += new_distance;
 8002688:	f507 633f 	add.w	r3, r7, #3056	; 0xbf0
 800268c:	ed93 7a00 	vldr	s14, [r3]
 8002690:	f507 633e 	add.w	r3, r7, #3040	; 0xbe0
 8002694:	edd3 7a00 	vldr	s15, [r3]
 8002698:	ee77 7a27 	vadd.f32	s15, s14, s15
 800269c:	f507 633f 	add.w	r3, r7, #3056	; 0xbf0
 80026a0:	edc3 7a00 	vstr	s15, [r3]
							  }
							  if (total_distance < 400)
 80026a4:	f507 633f 	add.w	r3, r7, #3056	; 0xbf0
 80026a8:	edd3 7a00 	vldr	s15, [r3]
 80026ac:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8002784 <main+0x614>
 80026b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026b8:	d50c      	bpl.n	80026d4 <main+0x564>
							  {
								  sprintf(buf1,"%0.2f meters",total_distance);
 80026ba:	f507 633f 	add.w	r3, r7, #3056	; 0xbf0
 80026be:	6818      	ldr	r0, [r3, #0]
 80026c0:	f7fd ff52 	bl	8000568 <__aeabi_f2d>
 80026c4:	4602      	mov	r2, r0
 80026c6:	460b      	mov	r3, r1
 80026c8:	f507 60e7 	add.w	r0, r7, #1848	; 0x738
 80026cc:	492e      	ldr	r1, [pc, #184]	; (8002788 <main+0x618>)
 80026ce:	f009 ffb3 	bl	800c638 <siprintf>
 80026d2:	e01f      	b.n	8002714 <main+0x5a4>
							  }
							  else{
								  miles = total_distance / METERS_TO_MILES;
 80026d4:	f507 633f 	add.w	r3, r7, #3056	; 0xbf0
 80026d8:	6818      	ldr	r0, [r3, #0]
 80026da:	f7fd ff45 	bl	8000568 <__aeabi_f2d>
 80026de:	a31a      	add	r3, pc, #104	; (adr r3, 8002748 <main+0x5d8>)
 80026e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026e4:	f7fe f8c2 	bl	800086c <__aeabi_ddiv>
 80026e8:	4602      	mov	r2, r0
 80026ea:	460b      	mov	r3, r1
 80026ec:	4610      	mov	r0, r2
 80026ee:	4619      	mov	r1, r3
 80026f0:	f7fe fa8a 	bl	8000c08 <__aeabi_d2f>
 80026f4:	4603      	mov	r3, r0
 80026f6:	f607 32dc 	addw	r2, r7, #3036	; 0xbdc
 80026fa:	6013      	str	r3, [r2, #0]
								  sprintf(buf1,"%0.2f miles",miles);
 80026fc:	f607 33dc 	addw	r3, r7, #3036	; 0xbdc
 8002700:	6818      	ldr	r0, [r3, #0]
 8002702:	f7fd ff31 	bl	8000568 <__aeabi_f2d>
 8002706:	4602      	mov	r2, r0
 8002708:	460b      	mov	r3, r1
 800270a:	f507 60e7 	add.w	r0, r7, #1848	; 0x738
 800270e:	491f      	ldr	r1, [pc, #124]	; (800278c <main+0x61c>)
 8002710:	f009 ff92 	bl	800c638 <siprintf>
							  }
							  ssd1306_SetCursor(2,45);
 8002714:	212d      	movs	r1, #45	; 0x2d
 8002716:	2002      	movs	r0, #2
 8002718:	f000 fc3a 	bl	8002f90 <ssd1306_SetCursor>
							  ssd1306_WriteString(buf1, Font_11x18, White);
 800271c:	4a0c      	ldr	r2, [pc, #48]	; (8002750 <main+0x5e0>)
 800271e:	f507 60e7 	add.w	r0, r7, #1848	; 0x738
 8002722:	2301      	movs	r3, #1
 8002724:	ca06      	ldmia	r2, {r1, r2}
 8002726:	f000 fc0d 	bl	8002f44 <ssd1306_WriteString>
							  ssd1306_UpdateScreen();
 800272a:	f000 fafb 	bl	8002d24 <ssd1306_UpdateScreen>

						  }
						  pre_lat = cur_lat;
 800272e:	4b13      	ldr	r3, [pc, #76]	; (800277c <main+0x60c>)
 8002730:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002734:	4909      	ldr	r1, [pc, #36]	; (800275c <main+0x5ec>)
 8002736:	e9c1 2300 	strd	r2, r3, [r1]
						  pre_lon = cur_lon;
 800273a:	4b11      	ldr	r3, [pc, #68]	; (8002780 <main+0x610>)
 800273c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002740:	4907      	ldr	r1, [pc, #28]	; (8002760 <main+0x5f0>)
 8002742:	e9c1 2300 	strd	r2, r3, [r1]
	            {
 8002746:	e57d      	b.n	8002244 <main+0xd4>
 8002748:	28f5c28f 	.word	0x28f5c28f
 800274c:	4099255c 	.word	0x4099255c
 8002750:	2000001c 	.word	0x2000001c
 8002754:	08010bb0 	.word	0x08010bb0
 8002758:	08010bb8 	.word	0x08010bb8
 800275c:	20000ac8 	.word	0x20000ac8
 8002760:	20000ad0 	.word	0x20000ad0
 8002764:	20000014 	.word	0x20000014
 8002768:	08010bc4 	.word	0x08010bc4
 800276c:	08010ba0 	.word	0x08010ba0
 8002770:	48000800 	.word	0x48000800
 8002774:	08010ba4 	.word	0x08010ba4
 8002778:	08010bd4 	.word	0x08010bd4
 800277c:	20000ab8 	.word	0x20000ab8
 8002780:	20000ac0 	.word	0x20000ac0
 8002784:	43c80000 	.word	0x43c80000
 8002788:	08010bec 	.word	0x08010bec
 800278c:	08010bfc 	.word	0x08010bfc

08002790 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b096      	sub	sp, #88	; 0x58
 8002794:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002796:	f107 0314 	add.w	r3, r7, #20
 800279a:	2244      	movs	r2, #68	; 0x44
 800279c:	2100      	movs	r1, #0
 800279e:	4618      	mov	r0, r3
 80027a0:	f009 ffad 	bl	800c6fe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80027a4:	463b      	mov	r3, r7
 80027a6:	2200      	movs	r2, #0
 80027a8:	601a      	str	r2, [r3, #0]
 80027aa:	605a      	str	r2, [r3, #4]
 80027ac:	609a      	str	r2, [r3, #8]
 80027ae:	60da      	str	r2, [r3, #12]
 80027b0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80027b2:	f44f 7000 	mov.w	r0, #512	; 0x200
 80027b6:	f002 f9c9 	bl	8004b4c <HAL_PWREx_ControlVoltageScaling>
 80027ba:	4603      	mov	r3, r0
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d001      	beq.n	80027c4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80027c0:	f000 f9a8 	bl	8002b14 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80027c4:	2301      	movs	r3, #1
 80027c6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80027c8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80027cc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80027ce:	2302      	movs	r3, #2
 80027d0:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80027d2:	2303      	movs	r3, #3
 80027d4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLM = 1;
 80027d6:	2301      	movs	r3, #1
 80027d8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLN = 20;
 80027da:	2314      	movs	r3, #20
 80027dc:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80027de:	2302      	movs	r3, #2
 80027e0:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80027e2:	2302      	movs	r3, #2
 80027e4:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80027e6:	f107 0314 	add.w	r3, r7, #20
 80027ea:	4618      	mov	r0, r3
 80027ec:	f002 fa04 	bl	8004bf8 <HAL_RCC_OscConfig>
 80027f0:	4603      	mov	r3, r0
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d001      	beq.n	80027fa <SystemClock_Config+0x6a>
  {
    Error_Handler();
 80027f6:	f000 f98d 	bl	8002b14 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80027fa:	230f      	movs	r3, #15
 80027fc:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80027fe:	2303      	movs	r3, #3
 8002800:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002802:	2300      	movs	r3, #0
 8002804:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002806:	2300      	movs	r3, #0
 8002808:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800280a:	2300      	movs	r3, #0
 800280c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800280e:	463b      	mov	r3, r7
 8002810:	2104      	movs	r1, #4
 8002812:	4618      	mov	r0, r3
 8002814:	f002 fe52 	bl	80054bc <HAL_RCC_ClockConfig>
 8002818:	4603      	mov	r3, r0
 800281a:	2b00      	cmp	r3, #0
 800281c:	d001      	beq.n	8002822 <SystemClock_Config+0x92>
  {
    Error_Handler();
 800281e:	f000 f979 	bl	8002b14 <Error_Handler>
  }
}
 8002822:	bf00      	nop
 8002824:	3758      	adds	r7, #88	; 0x58
 8002826:	46bd      	mov	sp, r7
 8002828:	bd80      	pop	{r7, pc}
	...

0800282c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002830:	4b1b      	ldr	r3, [pc, #108]	; (80028a0 <MX_I2C1_Init+0x74>)
 8002832:	4a1c      	ldr	r2, [pc, #112]	; (80028a4 <MX_I2C1_Init+0x78>)
 8002834:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 8002836:	4b1a      	ldr	r3, [pc, #104]	; (80028a0 <MX_I2C1_Init+0x74>)
 8002838:	4a1b      	ldr	r2, [pc, #108]	; (80028a8 <MX_I2C1_Init+0x7c>)
 800283a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800283c:	4b18      	ldr	r3, [pc, #96]	; (80028a0 <MX_I2C1_Init+0x74>)
 800283e:	2200      	movs	r2, #0
 8002840:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002842:	4b17      	ldr	r3, [pc, #92]	; (80028a0 <MX_I2C1_Init+0x74>)
 8002844:	2201      	movs	r2, #1
 8002846:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002848:	4b15      	ldr	r3, [pc, #84]	; (80028a0 <MX_I2C1_Init+0x74>)
 800284a:	2200      	movs	r2, #0
 800284c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800284e:	4b14      	ldr	r3, [pc, #80]	; (80028a0 <MX_I2C1_Init+0x74>)
 8002850:	2200      	movs	r2, #0
 8002852:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002854:	4b12      	ldr	r3, [pc, #72]	; (80028a0 <MX_I2C1_Init+0x74>)
 8002856:	2200      	movs	r2, #0
 8002858:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800285a:	4b11      	ldr	r3, [pc, #68]	; (80028a0 <MX_I2C1_Init+0x74>)
 800285c:	2200      	movs	r2, #0
 800285e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002860:	4b0f      	ldr	r3, [pc, #60]	; (80028a0 <MX_I2C1_Init+0x74>)
 8002862:	2200      	movs	r2, #0
 8002864:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002866:	480e      	ldr	r0, [pc, #56]	; (80028a0 <MX_I2C1_Init+0x74>)
 8002868:	f001 fa3e 	bl	8003ce8 <HAL_I2C_Init>
 800286c:	4603      	mov	r3, r0
 800286e:	2b00      	cmp	r3, #0
 8002870:	d001      	beq.n	8002876 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002872:	f000 f94f 	bl	8002b14 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002876:	2100      	movs	r1, #0
 8002878:	4809      	ldr	r0, [pc, #36]	; (80028a0 <MX_I2C1_Init+0x74>)
 800287a:	f002 f8c1 	bl	8004a00 <HAL_I2CEx_ConfigAnalogFilter>
 800287e:	4603      	mov	r3, r0
 8002880:	2b00      	cmp	r3, #0
 8002882:	d001      	beq.n	8002888 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002884:	f000 f946 	bl	8002b14 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002888:	2100      	movs	r1, #0
 800288a:	4805      	ldr	r0, [pc, #20]	; (80028a0 <MX_I2C1_Init+0x74>)
 800288c:	f002 f903 	bl	8004a96 <HAL_I2CEx_ConfigDigitalFilter>
 8002890:	4603      	mov	r3, r0
 8002892:	2b00      	cmp	r3, #0
 8002894:	d001      	beq.n	800289a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002896:	f000 f93d 	bl	8002b14 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800289a:	bf00      	nop
 800289c:	bd80      	pop	{r7, pc}
 800289e:	bf00      	nop
 80028a0:	200006f0 	.word	0x200006f0
 80028a4:	40005400 	.word	0x40005400
 80028a8:	10909cec 	.word	0x10909cec

080028ac <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80028b0:	4b1b      	ldr	r3, [pc, #108]	; (8002920 <MX_I2C2_Init+0x74>)
 80028b2:	4a1c      	ldr	r2, [pc, #112]	; (8002924 <MX_I2C2_Init+0x78>)
 80028b4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10909CEC;
 80028b6:	4b1a      	ldr	r3, [pc, #104]	; (8002920 <MX_I2C2_Init+0x74>)
 80028b8:	4a1b      	ldr	r2, [pc, #108]	; (8002928 <MX_I2C2_Init+0x7c>)
 80028ba:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80028bc:	4b18      	ldr	r3, [pc, #96]	; (8002920 <MX_I2C2_Init+0x74>)
 80028be:	2200      	movs	r2, #0
 80028c0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80028c2:	4b17      	ldr	r3, [pc, #92]	; (8002920 <MX_I2C2_Init+0x74>)
 80028c4:	2201      	movs	r2, #1
 80028c6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80028c8:	4b15      	ldr	r3, [pc, #84]	; (8002920 <MX_I2C2_Init+0x74>)
 80028ca:	2200      	movs	r2, #0
 80028cc:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80028ce:	4b14      	ldr	r3, [pc, #80]	; (8002920 <MX_I2C2_Init+0x74>)
 80028d0:	2200      	movs	r2, #0
 80028d2:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80028d4:	4b12      	ldr	r3, [pc, #72]	; (8002920 <MX_I2C2_Init+0x74>)
 80028d6:	2200      	movs	r2, #0
 80028d8:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80028da:	4b11      	ldr	r3, [pc, #68]	; (8002920 <MX_I2C2_Init+0x74>)
 80028dc:	2200      	movs	r2, #0
 80028de:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80028e0:	4b0f      	ldr	r3, [pc, #60]	; (8002920 <MX_I2C2_Init+0x74>)
 80028e2:	2200      	movs	r2, #0
 80028e4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80028e6:	480e      	ldr	r0, [pc, #56]	; (8002920 <MX_I2C2_Init+0x74>)
 80028e8:	f001 f9fe 	bl	8003ce8 <HAL_I2C_Init>
 80028ec:	4603      	mov	r3, r0
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d001      	beq.n	80028f6 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80028f2:	f000 f90f 	bl	8002b14 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80028f6:	2100      	movs	r1, #0
 80028f8:	4809      	ldr	r0, [pc, #36]	; (8002920 <MX_I2C2_Init+0x74>)
 80028fa:	f002 f881 	bl	8004a00 <HAL_I2CEx_ConfigAnalogFilter>
 80028fe:	4603      	mov	r3, r0
 8002900:	2b00      	cmp	r3, #0
 8002902:	d001      	beq.n	8002908 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8002904:	f000 f906 	bl	8002b14 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8002908:	2100      	movs	r1, #0
 800290a:	4805      	ldr	r0, [pc, #20]	; (8002920 <MX_I2C2_Init+0x74>)
 800290c:	f002 f8c3 	bl	8004a96 <HAL_I2CEx_ConfigDigitalFilter>
 8002910:	4603      	mov	r3, r0
 8002912:	2b00      	cmp	r3, #0
 8002914:	d001      	beq.n	800291a <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8002916:	f000 f8fd 	bl	8002b14 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800291a:	bf00      	nop
 800291c:	bd80      	pop	{r7, pc}
 800291e:	bf00      	nop
 8002920:	20000744 	.word	0x20000744
 8002924:	40005800 	.word	0x40005800
 8002928:	10909cec 	.word	0x10909cec

0800292c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002930:	4b1b      	ldr	r3, [pc, #108]	; (80029a0 <MX_SPI1_Init+0x74>)
 8002932:	4a1c      	ldr	r2, [pc, #112]	; (80029a4 <MX_SPI1_Init+0x78>)
 8002934:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002936:	4b1a      	ldr	r3, [pc, #104]	; (80029a0 <MX_SPI1_Init+0x74>)
 8002938:	f44f 7282 	mov.w	r2, #260	; 0x104
 800293c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800293e:	4b18      	ldr	r3, [pc, #96]	; (80029a0 <MX_SPI1_Init+0x74>)
 8002940:	2200      	movs	r2, #0
 8002942:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002944:	4b16      	ldr	r3, [pc, #88]	; (80029a0 <MX_SPI1_Init+0x74>)
 8002946:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800294a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800294c:	4b14      	ldr	r3, [pc, #80]	; (80029a0 <MX_SPI1_Init+0x74>)
 800294e:	2200      	movs	r2, #0
 8002950:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002952:	4b13      	ldr	r3, [pc, #76]	; (80029a0 <MX_SPI1_Init+0x74>)
 8002954:	2200      	movs	r2, #0
 8002956:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002958:	4b11      	ldr	r3, [pc, #68]	; (80029a0 <MX_SPI1_Init+0x74>)
 800295a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800295e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8002960:	4b0f      	ldr	r3, [pc, #60]	; (80029a0 <MX_SPI1_Init+0x74>)
 8002962:	2238      	movs	r2, #56	; 0x38
 8002964:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002966:	4b0e      	ldr	r3, [pc, #56]	; (80029a0 <MX_SPI1_Init+0x74>)
 8002968:	2200      	movs	r2, #0
 800296a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800296c:	4b0c      	ldr	r3, [pc, #48]	; (80029a0 <MX_SPI1_Init+0x74>)
 800296e:	2200      	movs	r2, #0
 8002970:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002972:	4b0b      	ldr	r3, [pc, #44]	; (80029a0 <MX_SPI1_Init+0x74>)
 8002974:	2200      	movs	r2, #0
 8002976:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002978:	4b09      	ldr	r3, [pc, #36]	; (80029a0 <MX_SPI1_Init+0x74>)
 800297a:	2207      	movs	r2, #7
 800297c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800297e:	4b08      	ldr	r3, [pc, #32]	; (80029a0 <MX_SPI1_Init+0x74>)
 8002980:	2200      	movs	r2, #0
 8002982:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002984:	4b06      	ldr	r3, [pc, #24]	; (80029a0 <MX_SPI1_Init+0x74>)
 8002986:	2208      	movs	r2, #8
 8002988:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800298a:	4805      	ldr	r0, [pc, #20]	; (80029a0 <MX_SPI1_Init+0x74>)
 800298c:	f003 f940 	bl	8005c10 <HAL_SPI_Init>
 8002990:	4603      	mov	r3, r0
 8002992:	2b00      	cmp	r3, #0
 8002994:	d001      	beq.n	800299a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002996:	f000 f8bd 	bl	8002b14 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800299a:	bf00      	nop
 800299c:	bd80      	pop	{r7, pc}
 800299e:	bf00      	nop
 80029a0:	20000798 	.word	0x20000798
 80029a4:	40013000 	.word	0x40013000

080029a8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80029ac:	4b16      	ldr	r3, [pc, #88]	; (8002a08 <MX_USART1_UART_Init+0x60>)
 80029ae:	4a17      	ldr	r2, [pc, #92]	; (8002a0c <MX_USART1_UART_Init+0x64>)
 80029b0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80029b2:	4b15      	ldr	r3, [pc, #84]	; (8002a08 <MX_USART1_UART_Init+0x60>)
 80029b4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80029b8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80029ba:	4b13      	ldr	r3, [pc, #76]	; (8002a08 <MX_USART1_UART_Init+0x60>)
 80029bc:	2200      	movs	r2, #0
 80029be:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80029c0:	4b11      	ldr	r3, [pc, #68]	; (8002a08 <MX_USART1_UART_Init+0x60>)
 80029c2:	2200      	movs	r2, #0
 80029c4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80029c6:	4b10      	ldr	r3, [pc, #64]	; (8002a08 <MX_USART1_UART_Init+0x60>)
 80029c8:	2200      	movs	r2, #0
 80029ca:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80029cc:	4b0e      	ldr	r3, [pc, #56]	; (8002a08 <MX_USART1_UART_Init+0x60>)
 80029ce:	220c      	movs	r2, #12
 80029d0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80029d2:	4b0d      	ldr	r3, [pc, #52]	; (8002a08 <MX_USART1_UART_Init+0x60>)
 80029d4:	2200      	movs	r2, #0
 80029d6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80029d8:	4b0b      	ldr	r3, [pc, #44]	; (8002a08 <MX_USART1_UART_Init+0x60>)
 80029da:	2200      	movs	r2, #0
 80029dc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80029de:	4b0a      	ldr	r3, [pc, #40]	; (8002a08 <MX_USART1_UART_Init+0x60>)
 80029e0:	2200      	movs	r2, #0
 80029e2:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 80029e4:	4b08      	ldr	r3, [pc, #32]	; (8002a08 <MX_USART1_UART_Init+0x60>)
 80029e6:	2210      	movs	r2, #16
 80029e8:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 80029ea:	4b07      	ldr	r3, [pc, #28]	; (8002a08 <MX_USART1_UART_Init+0x60>)
 80029ec:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80029f0:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80029f2:	4805      	ldr	r0, [pc, #20]	; (8002a08 <MX_USART1_UART_Init+0x60>)
 80029f4:	f003 feaa 	bl	800674c <HAL_UART_Init>
 80029f8:	4603      	mov	r3, r0
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d001      	beq.n	8002a02 <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 80029fe:	f000 f889 	bl	8002b14 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002a02:	bf00      	nop
 8002a04:	bd80      	pop	{r7, pc}
 8002a06:	bf00      	nop
 8002a08:	200007fc 	.word	0x200007fc
 8002a0c:	40013800 	.word	0x40013800

08002a10 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b08a      	sub	sp, #40	; 0x28
 8002a14:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a16:	f107 0314 	add.w	r3, r7, #20
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	601a      	str	r2, [r3, #0]
 8002a1e:	605a      	str	r2, [r3, #4]
 8002a20:	609a      	str	r2, [r3, #8]
 8002a22:	60da      	str	r2, [r3, #12]
 8002a24:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002a26:	4b38      	ldr	r3, [pc, #224]	; (8002b08 <MX_GPIO_Init+0xf8>)
 8002a28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a2a:	4a37      	ldr	r2, [pc, #220]	; (8002b08 <MX_GPIO_Init+0xf8>)
 8002a2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002a30:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a32:	4b35      	ldr	r3, [pc, #212]	; (8002b08 <MX_GPIO_Init+0xf8>)
 8002a34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a3a:	613b      	str	r3, [r7, #16]
 8002a3c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a3e:	4b32      	ldr	r3, [pc, #200]	; (8002b08 <MX_GPIO_Init+0xf8>)
 8002a40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a42:	4a31      	ldr	r2, [pc, #196]	; (8002b08 <MX_GPIO_Init+0xf8>)
 8002a44:	f043 0301 	orr.w	r3, r3, #1
 8002a48:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a4a:	4b2f      	ldr	r3, [pc, #188]	; (8002b08 <MX_GPIO_Init+0xf8>)
 8002a4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a4e:	f003 0301 	and.w	r3, r3, #1
 8002a52:	60fb      	str	r3, [r7, #12]
 8002a54:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a56:	4b2c      	ldr	r3, [pc, #176]	; (8002b08 <MX_GPIO_Init+0xf8>)
 8002a58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a5a:	4a2b      	ldr	r2, [pc, #172]	; (8002b08 <MX_GPIO_Init+0xf8>)
 8002a5c:	f043 0302 	orr.w	r3, r3, #2
 8002a60:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a62:	4b29      	ldr	r3, [pc, #164]	; (8002b08 <MX_GPIO_Init+0xf8>)
 8002a64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a66:	f003 0302 	and.w	r3, r3, #2
 8002a6a:	60bb      	str	r3, [r7, #8]
 8002a6c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a6e:	4b26      	ldr	r3, [pc, #152]	; (8002b08 <MX_GPIO_Init+0xf8>)
 8002a70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a72:	4a25      	ldr	r2, [pc, #148]	; (8002b08 <MX_GPIO_Init+0xf8>)
 8002a74:	f043 0304 	orr.w	r3, r3, #4
 8002a78:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a7a:	4b23      	ldr	r3, [pc, #140]	; (8002b08 <MX_GPIO_Init+0xf8>)
 8002a7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a7e:	f003 0304 	and.w	r3, r3, #4
 8002a82:	607b      	str	r3, [r7, #4]
 8002a84:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 8002a86:	2200      	movs	r2, #0
 8002a88:	2110      	movs	r1, #16
 8002a8a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a8e:	f001 f8f9 	bl	8003c84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 8002a92:	2200      	movs	r2, #0
 8002a94:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002a98:	481c      	ldr	r0, [pc, #112]	; (8002b0c <MX_GPIO_Init+0xfc>)
 8002a9a:	f001 f8f3 	bl	8003c84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	2140      	movs	r1, #64	; 0x40
 8002aa2:	481b      	ldr	r0, [pc, #108]	; (8002b10 <MX_GPIO_Init+0x100>)
 8002aa4:	f001 f8ee 	bl	8003c84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SD_CS_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 8002aa8:	2310      	movs	r3, #16
 8002aaa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002aac:	2301      	movs	r3, #1
 8002aae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 8002ab8:	f107 0314 	add.w	r3, r7, #20
 8002abc:	4619      	mov	r1, r3
 8002abe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002ac2:	f000 ff6d 	bl	80039a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002ac6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002aca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002acc:	2301      	movs	r3, #1
 8002ace:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ad8:	f107 0314 	add.w	r3, r7, #20
 8002adc:	4619      	mov	r1, r3
 8002ade:	480b      	ldr	r0, [pc, #44]	; (8002b0c <MX_GPIO_Init+0xfc>)
 8002ae0:	f000 ff5e 	bl	80039a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002ae4:	2340      	movs	r3, #64	; 0x40
 8002ae6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ae8:	2301      	movs	r3, #1
 8002aea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aec:	2300      	movs	r3, #0
 8002aee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002af0:	2300      	movs	r3, #0
 8002af2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002af4:	f107 0314 	add.w	r3, r7, #20
 8002af8:	4619      	mov	r1, r3
 8002afa:	4805      	ldr	r0, [pc, #20]	; (8002b10 <MX_GPIO_Init+0x100>)
 8002afc:	f000 ff50 	bl	80039a0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002b00:	bf00      	nop
 8002b02:	3728      	adds	r7, #40	; 0x28
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bd80      	pop	{r7, pc}
 8002b08:	40021000 	.word	0x40021000
 8002b0c:	48000400 	.word	0x48000400
 8002b10:	48000800 	.word	0x48000800

08002b14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002b14:	b480      	push	{r7}
 8002b16:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002b18:	b672      	cpsid	i
}
 8002b1a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002b1c:	e7fe      	b.n	8002b1c <Error_Handler+0x8>

08002b1e <ssd1306_Reset>:
#include <math.h>
#include <stdlib.h>
#include <string.h>  // For memcpy
#include "I2C.h"

void ssd1306_Reset(void) {
 8002b1e:	b480      	push	{r7}
 8002b20:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8002b22:	bf00      	nop
 8002b24:	46bd      	mov	sp, r7
 8002b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2a:	4770      	bx	lr

08002b2c <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b084      	sub	sp, #16
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	4603      	mov	r3, r0
 8002b34:	71fb      	strb	r3, [r7, #7]
		uint8_t buffer[2];
		buffer[0] = 0x00;
 8002b36:	2300      	movs	r3, #0
 8002b38:	733b      	strb	r3, [r7, #12]
		buffer[1] = byte;
 8002b3a:	79fb      	ldrb	r3, [r7, #7]
 8002b3c:	737b      	strb	r3, [r7, #13]
		//I2C_SendData(SSD1306_I2C_PORT, SSD1306_I2C_ADDR, buffer, 2);
		I2C_SendData(SSD1306_I2C_PORT, SSD1306_I2C_ADDR, buffer, 2);
 8002b3e:	f107 020c 	add.w	r2, r7, #12
 8002b42:	2302      	movs	r3, #2
 8002b44:	2178      	movs	r1, #120	; 0x78
 8002b46:	4803      	ldr	r0, [pc, #12]	; (8002b54 <ssd1306_WriteCommand+0x28>)
 8002b48:	f7fe fd67 	bl	800161a <I2C_SendData>
		//I2C_SendData(SSD1306_I2C_PORT, SSD1306_I2C_ADDR, &byte, 1);
    //HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
}
 8002b4c:	bf00      	nop
 8002b4e:	3710      	adds	r7, #16
 8002b50:	46bd      	mov	sp, r7
 8002b52:	bd80      	pop	{r7, pc}
 8002b54:	40005800 	.word	0x40005800

08002b58 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	f5ad 6d82 	sub.w	sp, sp, #1040	; 0x410
 8002b5e:	af00      	add	r7, sp, #0
 8002b60:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8002b64:	f2a3 430c 	subw	r3, r3, #1036	; 0x40c
 8002b68:	6018      	str	r0, [r3, #0]
 8002b6a:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8002b6e:	f5a3 6382 	sub.w	r3, r3, #1040	; 0x410
 8002b72:	6019      	str	r1, [r3, #0]
		int i;
		uint8_t buffer2[SSD1306_BUFFER_SIZE+1];
		buffer2[0] = 0x40;
 8002b74:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8002b78:	f5a3 6381 	sub.w	r3, r3, #1032	; 0x408
 8002b7c:	2240      	movs	r2, #64	; 0x40
 8002b7e:	701a      	strb	r2, [r3, #0]
		for(i=0; i<buff_size;  i++)
 8002b80:	2300      	movs	r3, #0
 8002b82:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c
 8002b86:	e015      	b.n	8002bb4 <ssd1306_WriteData+0x5c>
			buffer2[i+1] = buffer[i];
 8002b88:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 8002b8c:	f507 6282 	add.w	r2, r7, #1040	; 0x410
 8002b90:	f2a2 420c 	subw	r2, r2, #1036	; 0x40c
 8002b94:	6812      	ldr	r2, [r2, #0]
 8002b96:	441a      	add	r2, r3
 8002b98:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 8002b9c:	3301      	adds	r3, #1
 8002b9e:	7811      	ldrb	r1, [r2, #0]
 8002ba0:	f507 6282 	add.w	r2, r7, #1040	; 0x410
 8002ba4:	f5a2 6281 	sub.w	r2, r2, #1032	; 0x408
 8002ba8:	54d1      	strb	r1, [r2, r3]
		for(i=0; i<buff_size;  i++)
 8002baa:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 8002bae:	3301      	adds	r3, #1
 8002bb0:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c
 8002bb4:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 8002bb8:	f507 6282 	add.w	r2, r7, #1040	; 0x410
 8002bbc:	f5a2 6282 	sub.w	r2, r2, #1040	; 0x410
 8002bc0:	6812      	ldr	r2, [r2, #0]
 8002bc2:	429a      	cmp	r2, r3
 8002bc4:	d8e0      	bhi.n	8002b88 <ssd1306_WriteData+0x30>
		I2C_SendData(SSD1306_I2C_PORT, SSD1306_I2C_ADDR, buffer2, buff_size+1);
 8002bc6:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8002bca:	f5a3 6382 	sub.w	r3, r3, #1040	; 0x410
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	b2db      	uxtb	r3, r3
 8002bd2:	3301      	adds	r3, #1
 8002bd4:	b2db      	uxtb	r3, r3
 8002bd6:	f107 0208 	add.w	r2, r7, #8
 8002bda:	2178      	movs	r1, #120	; 0x78
 8002bdc:	4803      	ldr	r0, [pc, #12]	; (8002bec <ssd1306_WriteData+0x94>)
 8002bde:	f7fe fd1c 	bl	800161a <I2C_SendData>
    //HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
}
 8002be2:	bf00      	nop
 8002be4:	f507 6782 	add.w	r7, r7, #1040	; 0x410
 8002be8:	46bd      	mov	sp, r7
 8002bea:	bd80      	pop	{r7, pc}
 8002bec:	40005800 	.word	0x40005800

08002bf0 <ssd1306_Init>:
    }
    return ret;
}

// Initialize the oled screen
void ssd1306_Init(void) {
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b082      	sub	sp, #8
 8002bf4:	af00      	add	r7, sp, #0
		volatile uint32_t i;
	
    // Reset OLED
    ssd1306_Reset();
 8002bf6:	f7ff ff92 	bl	8002b1e <ssd1306_Reset>

    // Wait for the screen to boot
    //delay(100);
	  for(i=0; i<100000; i++)
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	607b      	str	r3, [r7, #4]
 8002bfe:	e002      	b.n	8002c06 <ssd1306_Init+0x16>
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	3301      	adds	r3, #1
 8002c04:	607b      	str	r3, [r7, #4]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	4a32      	ldr	r2, [pc, #200]	; (8002cd4 <ssd1306_Init+0xe4>)
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d9f8      	bls.n	8002c00 <ssd1306_Init+0x10>
			;

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8002c0e:	2000      	movs	r0, #0
 8002c10:	f000 f9ea 	bl	8002fe8 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8002c14:	2020      	movs	r0, #32
 8002c16:	f7ff ff89 	bl	8002b2c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8002c1a:	2000      	movs	r0, #0
 8002c1c:	f7ff ff86 	bl	8002b2c <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8002c20:	20b0      	movs	r0, #176	; 0xb0
 8002c22:	f7ff ff83 	bl	8002b2c <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8002c26:	20c8      	movs	r0, #200	; 0xc8
 8002c28:	f7ff ff80 	bl	8002b2c <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8002c2c:	2000      	movs	r0, #0
 8002c2e:	f7ff ff7d 	bl	8002b2c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8002c32:	2010      	movs	r0, #16
 8002c34:	f7ff ff7a 	bl	8002b2c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8002c38:	2040      	movs	r0, #64	; 0x40
 8002c3a:	f7ff ff77 	bl	8002b2c <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8002c3e:	20ff      	movs	r0, #255	; 0xff
 8002c40:	f000 f9be 	bl	8002fc0 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8002c44:	20a1      	movs	r0, #161	; 0xa1
 8002c46:	f7ff ff71 	bl	8002b2c <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8002c4a:	20a6      	movs	r0, #166	; 0xa6
 8002c4c:	f7ff ff6e 	bl	8002b2c <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8002c50:	20a8      	movs	r0, #168	; 0xa8
 8002c52:	f7ff ff6b 	bl	8002b2c <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8002c56:	203f      	movs	r0, #63	; 0x3f
 8002c58:	f7ff ff68 	bl	8002b2c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002c5c:	20a4      	movs	r0, #164	; 0xa4
 8002c5e:	f7ff ff65 	bl	8002b2c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8002c62:	20d3      	movs	r0, #211	; 0xd3
 8002c64:	f7ff ff62 	bl	8002b2c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8002c68:	2000      	movs	r0, #0
 8002c6a:	f7ff ff5f 	bl	8002b2c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8002c6e:	20d5      	movs	r0, #213	; 0xd5
 8002c70:	f7ff ff5c 	bl	8002b2c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8002c74:	20f0      	movs	r0, #240	; 0xf0
 8002c76:	f7ff ff59 	bl	8002b2c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8002c7a:	20d9      	movs	r0, #217	; 0xd9
 8002c7c:	f7ff ff56 	bl	8002b2c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8002c80:	2022      	movs	r0, #34	; 0x22
 8002c82:	f7ff ff53 	bl	8002b2c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8002c86:	20da      	movs	r0, #218	; 0xda
 8002c88:	f7ff ff50 	bl	8002b2c <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8002c8c:	2012      	movs	r0, #18
 8002c8e:	f7ff ff4d 	bl	8002b2c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8002c92:	20db      	movs	r0, #219	; 0xdb
 8002c94:	f7ff ff4a 	bl	8002b2c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8002c98:	2020      	movs	r0, #32
 8002c9a:	f7ff ff47 	bl	8002b2c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8002c9e:	208d      	movs	r0, #141	; 0x8d
 8002ca0:	f7ff ff44 	bl	8002b2c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8002ca4:	2014      	movs	r0, #20
 8002ca6:	f7ff ff41 	bl	8002b2c <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8002caa:	2001      	movs	r0, #1
 8002cac:	f000 f99c 	bl	8002fe8 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8002cb0:	2000      	movs	r0, #0
 8002cb2:	f000 f813 	bl	8002cdc <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8002cb6:	f000 f835 	bl	8002d24 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8002cba:	4b07      	ldr	r3, [pc, #28]	; (8002cd8 <ssd1306_Init+0xe8>)
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8002cc0:	4b05      	ldr	r3, [pc, #20]	; (8002cd8 <ssd1306_Init+0xe8>)
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8002cc6:	4b04      	ldr	r3, [pc, #16]	; (8002cd8 <ssd1306_Init+0xe8>)
 8002cc8:	2201      	movs	r2, #1
 8002cca:	715a      	strb	r2, [r3, #5]
}
 8002ccc:	bf00      	nop
 8002cce:	3708      	adds	r7, #8
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bd80      	pop	{r7, pc}
 8002cd4:	0001869f 	.word	0x0001869f
 8002cd8:	20000ee0 	.word	0x20000ee0

08002cdc <ssd1306_Fill>:

// Fill the whole screen with the given color
void ssd1306_Fill(SSD1306_COLOR color) {
 8002cdc:	b480      	push	{r7}
 8002cde:	b085      	sub	sp, #20
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	4603      	mov	r3, r0
 8002ce4:	71fb      	strb	r3, [r7, #7]
    /* Set memory */
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	60fb      	str	r3, [r7, #12]
 8002cea:	e00d      	b.n	8002d08 <ssd1306_Fill+0x2c>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8002cec:	79fb      	ldrb	r3, [r7, #7]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d101      	bne.n	8002cf6 <ssd1306_Fill+0x1a>
 8002cf2:	2100      	movs	r1, #0
 8002cf4:	e000      	b.n	8002cf8 <ssd1306_Fill+0x1c>
 8002cf6:	21ff      	movs	r1, #255	; 0xff
 8002cf8:	4a09      	ldr	r2, [pc, #36]	; (8002d20 <ssd1306_Fill+0x44>)
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	4413      	add	r3, r2
 8002cfe:	460a      	mov	r2, r1
 8002d00:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	3301      	adds	r3, #1
 8002d06:	60fb      	str	r3, [r7, #12]
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d0e:	d3ed      	bcc.n	8002cec <ssd1306_Fill+0x10>
    }
}
 8002d10:	bf00      	nop
 8002d12:	bf00      	nop
 8002d14:	3714      	adds	r7, #20
 8002d16:	46bd      	mov	sp, r7
 8002d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1c:	4770      	bx	lr
 8002d1e:	bf00      	nop
 8002d20:	20000ae0 	.word	0x20000ae0

08002d24 <ssd1306_UpdateScreen>:

// Write the screenbuffer with changed to the screen
void ssd1306_UpdateScreen(void) {
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b082      	sub	sp, #8
 8002d28:	af00      	add	r7, sp, #0
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
		uint8_t i;
    for(i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	71fb      	strb	r3, [r7, #7]
 8002d2e:	e016      	b.n	8002d5e <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8002d30:	79fb      	ldrb	r3, [r7, #7]
 8002d32:	3b50      	subs	r3, #80	; 0x50
 8002d34:	b2db      	uxtb	r3, r3
 8002d36:	4618      	mov	r0, r3
 8002d38:	f7ff fef8 	bl	8002b2c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00);
 8002d3c:	2000      	movs	r0, #0
 8002d3e:	f7ff fef5 	bl	8002b2c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10);
 8002d42:	2010      	movs	r0, #16
 8002d44:	f7ff fef2 	bl	8002b2c <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8002d48:	79fb      	ldrb	r3, [r7, #7]
 8002d4a:	01db      	lsls	r3, r3, #7
 8002d4c:	4a08      	ldr	r2, [pc, #32]	; (8002d70 <ssd1306_UpdateScreen+0x4c>)
 8002d4e:	4413      	add	r3, r2
 8002d50:	2180      	movs	r1, #128	; 0x80
 8002d52:	4618      	mov	r0, r3
 8002d54:	f7ff ff00 	bl	8002b58 <ssd1306_WriteData>
    for(i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002d58:	79fb      	ldrb	r3, [r7, #7]
 8002d5a:	3301      	adds	r3, #1
 8002d5c:	71fb      	strb	r3, [r7, #7]
 8002d5e:	79fb      	ldrb	r3, [r7, #7]
 8002d60:	2b07      	cmp	r3, #7
 8002d62:	d9e5      	bls.n	8002d30 <ssd1306_UpdateScreen+0xc>
    }
}
 8002d64:	bf00      	nop
 8002d66:	bf00      	nop
 8002d68:	3708      	adds	r7, #8
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bd80      	pop	{r7, pc}
 8002d6e:	bf00      	nop
 8002d70:	20000ae0 	.word	0x20000ae0

08002d74 <ssd1306_DrawPixel>:

//    Draw one pixel in the screenbuffer
//    X => X Coordinate
//    Y => Y Coordinate
//    color => Pixel color
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8002d74:	b480      	push	{r7}
 8002d76:	b083      	sub	sp, #12
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	71fb      	strb	r3, [r7, #7]
 8002d7e:	460b      	mov	r3, r1
 8002d80:	71bb      	strb	r3, [r7, #6]
 8002d82:	4613      	mov	r3, r2
 8002d84:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8002d86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	db48      	blt.n	8002e20 <ssd1306_DrawPixel+0xac>
 8002d8e:	79bb      	ldrb	r3, [r7, #6]
 8002d90:	2b3f      	cmp	r3, #63	; 0x3f
 8002d92:	d845      	bhi.n	8002e20 <ssd1306_DrawPixel+0xac>
        // Don't write outside the buffer
        return;
    }
    
    // Check if pixel should be inverted
    if(SSD1306.Inverted) {
 8002d94:	4b25      	ldr	r3, [pc, #148]	; (8002e2c <ssd1306_DrawPixel+0xb8>)
 8002d96:	791b      	ldrb	r3, [r3, #4]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d006      	beq.n	8002daa <ssd1306_DrawPixel+0x36>
        color = (SSD1306_COLOR)!color;
 8002d9c:	797b      	ldrb	r3, [r7, #5]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	bf0c      	ite	eq
 8002da2:	2301      	moveq	r3, #1
 8002da4:	2300      	movne	r3, #0
 8002da6:	b2db      	uxtb	r3, r3
 8002da8:	717b      	strb	r3, [r7, #5]
    }
    
    // Draw in the right color
    if(color == White) {
 8002daa:	797b      	ldrb	r3, [r7, #5]
 8002dac:	2b01      	cmp	r3, #1
 8002dae:	d11a      	bne.n	8002de6 <ssd1306_DrawPixel+0x72>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8002db0:	79fa      	ldrb	r2, [r7, #7]
 8002db2:	79bb      	ldrb	r3, [r7, #6]
 8002db4:	08db      	lsrs	r3, r3, #3
 8002db6:	b2d8      	uxtb	r0, r3
 8002db8:	4603      	mov	r3, r0
 8002dba:	01db      	lsls	r3, r3, #7
 8002dbc:	4413      	add	r3, r2
 8002dbe:	4a1c      	ldr	r2, [pc, #112]	; (8002e30 <ssd1306_DrawPixel+0xbc>)
 8002dc0:	5cd3      	ldrb	r3, [r2, r3]
 8002dc2:	b25a      	sxtb	r2, r3
 8002dc4:	79bb      	ldrb	r3, [r7, #6]
 8002dc6:	f003 0307 	and.w	r3, r3, #7
 8002dca:	2101      	movs	r1, #1
 8002dcc:	fa01 f303 	lsl.w	r3, r1, r3
 8002dd0:	b25b      	sxtb	r3, r3
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	b259      	sxtb	r1, r3
 8002dd6:	79fa      	ldrb	r2, [r7, #7]
 8002dd8:	4603      	mov	r3, r0
 8002dda:	01db      	lsls	r3, r3, #7
 8002ddc:	4413      	add	r3, r2
 8002dde:	b2c9      	uxtb	r1, r1
 8002de0:	4a13      	ldr	r2, [pc, #76]	; (8002e30 <ssd1306_DrawPixel+0xbc>)
 8002de2:	54d1      	strb	r1, [r2, r3]
 8002de4:	e01d      	b.n	8002e22 <ssd1306_DrawPixel+0xae>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002de6:	79fa      	ldrb	r2, [r7, #7]
 8002de8:	79bb      	ldrb	r3, [r7, #6]
 8002dea:	08db      	lsrs	r3, r3, #3
 8002dec:	b2d8      	uxtb	r0, r3
 8002dee:	4603      	mov	r3, r0
 8002df0:	01db      	lsls	r3, r3, #7
 8002df2:	4413      	add	r3, r2
 8002df4:	4a0e      	ldr	r2, [pc, #56]	; (8002e30 <ssd1306_DrawPixel+0xbc>)
 8002df6:	5cd3      	ldrb	r3, [r2, r3]
 8002df8:	b25a      	sxtb	r2, r3
 8002dfa:	79bb      	ldrb	r3, [r7, #6]
 8002dfc:	f003 0307 	and.w	r3, r3, #7
 8002e00:	2101      	movs	r1, #1
 8002e02:	fa01 f303 	lsl.w	r3, r1, r3
 8002e06:	b25b      	sxtb	r3, r3
 8002e08:	43db      	mvns	r3, r3
 8002e0a:	b25b      	sxtb	r3, r3
 8002e0c:	4013      	ands	r3, r2
 8002e0e:	b259      	sxtb	r1, r3
 8002e10:	79fa      	ldrb	r2, [r7, #7]
 8002e12:	4603      	mov	r3, r0
 8002e14:	01db      	lsls	r3, r3, #7
 8002e16:	4413      	add	r3, r2
 8002e18:	b2c9      	uxtb	r1, r1
 8002e1a:	4a05      	ldr	r2, [pc, #20]	; (8002e30 <ssd1306_DrawPixel+0xbc>)
 8002e1c:	54d1      	strb	r1, [r2, r3]
 8002e1e:	e000      	b.n	8002e22 <ssd1306_DrawPixel+0xae>
        return;
 8002e20:	bf00      	nop
    }
}
 8002e22:	370c      	adds	r7, #12
 8002e24:	46bd      	mov	sp, r7
 8002e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2a:	4770      	bx	lr
 8002e2c:	20000ee0 	.word	0x20000ee0
 8002e30:	20000ae0 	.word	0x20000ae0

08002e34 <ssd1306_WriteChar>:

// Draw 1 char to the screen buffer
// ch       => char om weg te schrijven
// Font     => Font waarmee we gaan schrijven
// color    => Black or White
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8002e34:	b590      	push	{r4, r7, lr}
 8002e36:	b089      	sub	sp, #36	; 0x24
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	4604      	mov	r4, r0
 8002e3c:	1d38      	adds	r0, r7, #4
 8002e3e:	e880 0006 	stmia.w	r0, {r1, r2}
 8002e42:	461a      	mov	r2, r3
 8002e44:	4623      	mov	r3, r4
 8002e46:	73fb      	strb	r3, [r7, #15]
 8002e48:	4613      	mov	r3, r2
 8002e4a:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8002e4c:	7bfb      	ldrb	r3, [r7, #15]
 8002e4e:	2b1f      	cmp	r3, #31
 8002e50:	d902      	bls.n	8002e58 <ssd1306_WriteChar+0x24>
 8002e52:	7bfb      	ldrb	r3, [r7, #15]
 8002e54:	2b7e      	cmp	r3, #126	; 0x7e
 8002e56:	d901      	bls.n	8002e5c <ssd1306_WriteChar+0x28>
        return 0;
 8002e58:	2300      	movs	r3, #0
 8002e5a:	e06d      	b.n	8002f38 <ssd1306_WriteChar+0x104>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8002e5c:	4b38      	ldr	r3, [pc, #224]	; (8002f40 <ssd1306_WriteChar+0x10c>)
 8002e5e:	881b      	ldrh	r3, [r3, #0]
 8002e60:	461a      	mov	r2, r3
 8002e62:	793b      	ldrb	r3, [r7, #4]
 8002e64:	4413      	add	r3, r2
 8002e66:	2b80      	cmp	r3, #128	; 0x80
 8002e68:	dc06      	bgt.n	8002e78 <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 8002e6a:	4b35      	ldr	r3, [pc, #212]	; (8002f40 <ssd1306_WriteChar+0x10c>)
 8002e6c:	885b      	ldrh	r3, [r3, #2]
 8002e6e:	461a      	mov	r2, r3
 8002e70:	797b      	ldrb	r3, [r7, #5]
 8002e72:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8002e74:	2b40      	cmp	r3, #64	; 0x40
 8002e76:	dd01      	ble.n	8002e7c <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 8002e78:	2300      	movs	r3, #0
 8002e7a:	e05d      	b.n	8002f38 <ssd1306_WriteChar+0x104>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	61fb      	str	r3, [r7, #28]
 8002e80:	e04c      	b.n	8002f1c <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8002e82:	68ba      	ldr	r2, [r7, #8]
 8002e84:	7bfb      	ldrb	r3, [r7, #15]
 8002e86:	3b20      	subs	r3, #32
 8002e88:	7979      	ldrb	r1, [r7, #5]
 8002e8a:	fb01 f303 	mul.w	r3, r1, r3
 8002e8e:	4619      	mov	r1, r3
 8002e90:	69fb      	ldr	r3, [r7, #28]
 8002e92:	440b      	add	r3, r1
 8002e94:	005b      	lsls	r3, r3, #1
 8002e96:	4413      	add	r3, r2
 8002e98:	881b      	ldrh	r3, [r3, #0]
 8002e9a:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	61bb      	str	r3, [r7, #24]
 8002ea0:	e034      	b.n	8002f0c <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 8002ea2:	697a      	ldr	r2, [r7, #20]
 8002ea4:	69bb      	ldr	r3, [r7, #24]
 8002ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eaa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d012      	beq.n	8002ed8 <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002eb2:	4b23      	ldr	r3, [pc, #140]	; (8002f40 <ssd1306_WriteChar+0x10c>)
 8002eb4:	881b      	ldrh	r3, [r3, #0]
 8002eb6:	b2da      	uxtb	r2, r3
 8002eb8:	69bb      	ldr	r3, [r7, #24]
 8002eba:	b2db      	uxtb	r3, r3
 8002ebc:	4413      	add	r3, r2
 8002ebe:	b2d8      	uxtb	r0, r3
 8002ec0:	4b1f      	ldr	r3, [pc, #124]	; (8002f40 <ssd1306_WriteChar+0x10c>)
 8002ec2:	885b      	ldrh	r3, [r3, #2]
 8002ec4:	b2da      	uxtb	r2, r3
 8002ec6:	69fb      	ldr	r3, [r7, #28]
 8002ec8:	b2db      	uxtb	r3, r3
 8002eca:	4413      	add	r3, r2
 8002ecc:	b2db      	uxtb	r3, r3
 8002ece:	7bba      	ldrb	r2, [r7, #14]
 8002ed0:	4619      	mov	r1, r3
 8002ed2:	f7ff ff4f 	bl	8002d74 <ssd1306_DrawPixel>
 8002ed6:	e016      	b.n	8002f06 <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8002ed8:	4b19      	ldr	r3, [pc, #100]	; (8002f40 <ssd1306_WriteChar+0x10c>)
 8002eda:	881b      	ldrh	r3, [r3, #0]
 8002edc:	b2da      	uxtb	r2, r3
 8002ede:	69bb      	ldr	r3, [r7, #24]
 8002ee0:	b2db      	uxtb	r3, r3
 8002ee2:	4413      	add	r3, r2
 8002ee4:	b2d8      	uxtb	r0, r3
 8002ee6:	4b16      	ldr	r3, [pc, #88]	; (8002f40 <ssd1306_WriteChar+0x10c>)
 8002ee8:	885b      	ldrh	r3, [r3, #2]
 8002eea:	b2da      	uxtb	r2, r3
 8002eec:	69fb      	ldr	r3, [r7, #28]
 8002eee:	b2db      	uxtb	r3, r3
 8002ef0:	4413      	add	r3, r2
 8002ef2:	b2d9      	uxtb	r1, r3
 8002ef4:	7bbb      	ldrb	r3, [r7, #14]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	bf0c      	ite	eq
 8002efa:	2301      	moveq	r3, #1
 8002efc:	2300      	movne	r3, #0
 8002efe:	b2db      	uxtb	r3, r3
 8002f00:	461a      	mov	r2, r3
 8002f02:	f7ff ff37 	bl	8002d74 <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 8002f06:	69bb      	ldr	r3, [r7, #24]
 8002f08:	3301      	adds	r3, #1
 8002f0a:	61bb      	str	r3, [r7, #24]
 8002f0c:	793b      	ldrb	r3, [r7, #4]
 8002f0e:	461a      	mov	r2, r3
 8002f10:	69bb      	ldr	r3, [r7, #24]
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d3c5      	bcc.n	8002ea2 <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 8002f16:	69fb      	ldr	r3, [r7, #28]
 8002f18:	3301      	adds	r3, #1
 8002f1a:	61fb      	str	r3, [r7, #28]
 8002f1c:	797b      	ldrb	r3, [r7, #5]
 8002f1e:	461a      	mov	r2, r3
 8002f20:	69fb      	ldr	r3, [r7, #28]
 8002f22:	4293      	cmp	r3, r2
 8002f24:	d3ad      	bcc.n	8002e82 <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8002f26:	4b06      	ldr	r3, [pc, #24]	; (8002f40 <ssd1306_WriteChar+0x10c>)
 8002f28:	881a      	ldrh	r2, [r3, #0]
 8002f2a:	793b      	ldrb	r3, [r7, #4]
 8002f2c:	b29b      	uxth	r3, r3
 8002f2e:	4413      	add	r3, r2
 8002f30:	b29a      	uxth	r2, r3
 8002f32:	4b03      	ldr	r3, [pc, #12]	; (8002f40 <ssd1306_WriteChar+0x10c>)
 8002f34:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8002f36:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f38:	4618      	mov	r0, r3
 8002f3a:	3724      	adds	r7, #36	; 0x24
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	bd90      	pop	{r4, r7, pc}
 8002f40:	20000ee0 	.word	0x20000ee0

08002f44 <ssd1306_WriteString>:

// Write full string to screenbuffer
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b084      	sub	sp, #16
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	60f8      	str	r0, [r7, #12]
 8002f4c:	1d38      	adds	r0, r7, #4
 8002f4e:	e880 0006 	stmia.w	r0, {r1, r2}
 8002f52:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str) {
 8002f54:	e012      	b.n	8002f7c <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	7818      	ldrb	r0, [r3, #0]
 8002f5a:	78fb      	ldrb	r3, [r7, #3]
 8002f5c:	1d3a      	adds	r2, r7, #4
 8002f5e:	ca06      	ldmia	r2, {r1, r2}
 8002f60:	f7ff ff68 	bl	8002e34 <ssd1306_WriteChar>
 8002f64:	4603      	mov	r3, r0
 8002f66:	461a      	mov	r2, r3
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	781b      	ldrb	r3, [r3, #0]
 8002f6c:	429a      	cmp	r2, r3
 8002f6e:	d002      	beq.n	8002f76 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	781b      	ldrb	r3, [r3, #0]
 8002f74:	e008      	b.n	8002f88 <ssd1306_WriteString+0x44>
        }
        
        // Next char
        str++;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	3301      	adds	r3, #1
 8002f7a:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	781b      	ldrb	r3, [r3, #0]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d1e8      	bne.n	8002f56 <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	781b      	ldrb	r3, [r3, #0]
}
 8002f88:	4618      	mov	r0, r3
 8002f8a:	3710      	adds	r7, #16
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	bd80      	pop	{r7, pc}

08002f90 <ssd1306_SetCursor>:

// Position the cursor
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8002f90:	b480      	push	{r7}
 8002f92:	b083      	sub	sp, #12
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	4603      	mov	r3, r0
 8002f98:	460a      	mov	r2, r1
 8002f9a:	71fb      	strb	r3, [r7, #7]
 8002f9c:	4613      	mov	r3, r2
 8002f9e:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8002fa0:	79fb      	ldrb	r3, [r7, #7]
 8002fa2:	b29a      	uxth	r2, r3
 8002fa4:	4b05      	ldr	r3, [pc, #20]	; (8002fbc <ssd1306_SetCursor+0x2c>)
 8002fa6:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8002fa8:	79bb      	ldrb	r3, [r7, #6]
 8002faa:	b29a      	uxth	r2, r3
 8002fac:	4b03      	ldr	r3, [pc, #12]	; (8002fbc <ssd1306_SetCursor+0x2c>)
 8002fae:	805a      	strh	r2, [r3, #2]
}
 8002fb0:	bf00      	nop
 8002fb2:	370c      	adds	r7, #12
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fba:	4770      	bx	lr
 8002fbc:	20000ee0 	.word	0x20000ee0

08002fc0 <ssd1306_SetContrast>:
  ssd1306_Line(x1,y2,x1,y1,color);

  return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b084      	sub	sp, #16
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8002fca:	2381      	movs	r3, #129	; 0x81
 8002fcc:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8002fce:	7bfb      	ldrb	r3, [r7, #15]
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	f7ff fdab 	bl	8002b2c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8002fd6:	79fb      	ldrb	r3, [r7, #7]
 8002fd8:	4618      	mov	r0, r3
 8002fda:	f7ff fda7 	bl	8002b2c <ssd1306_WriteCommand>
}
 8002fde:	bf00      	nop
 8002fe0:	3710      	adds	r7, #16
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	bd80      	pop	{r7, pc}
	...

08002fe8 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b084      	sub	sp, #16
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	4603      	mov	r3, r0
 8002ff0:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8002ff2:	79fb      	ldrb	r3, [r7, #7]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d005      	beq.n	8003004 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8002ff8:	23af      	movs	r3, #175	; 0xaf
 8002ffa:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8002ffc:	4b08      	ldr	r3, [pc, #32]	; (8003020 <ssd1306_SetDisplayOn+0x38>)
 8002ffe:	2201      	movs	r2, #1
 8003000:	719a      	strb	r2, [r3, #6]
 8003002:	e004      	b.n	800300e <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8003004:	23ae      	movs	r3, #174	; 0xae
 8003006:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8003008:	4b05      	ldr	r3, [pc, #20]	; (8003020 <ssd1306_SetDisplayOn+0x38>)
 800300a:	2200      	movs	r2, #0
 800300c:	719a      	strb	r2, [r3, #6]
    }
    ssd1306_WriteCommand(value);
 800300e:	7bfb      	ldrb	r3, [r7, #15]
 8003010:	4618      	mov	r0, r3
 8003012:	f7ff fd8b 	bl	8002b2c <ssd1306_WriteCommand>
}
 8003016:	bf00      	nop
 8003018:	3710      	adds	r7, #16
 800301a:	46bd      	mov	sp, r7
 800301c:	bd80      	pop	{r7, pc}
 800301e:	bf00      	nop
 8003020:	20000ee0 	.word	0x20000ee0

08003024 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003024:	b480      	push	{r7}
 8003026:	b083      	sub	sp, #12
 8003028:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800302a:	4b0f      	ldr	r3, [pc, #60]	; (8003068 <HAL_MspInit+0x44>)
 800302c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800302e:	4a0e      	ldr	r2, [pc, #56]	; (8003068 <HAL_MspInit+0x44>)
 8003030:	f043 0301 	orr.w	r3, r3, #1
 8003034:	6613      	str	r3, [r2, #96]	; 0x60
 8003036:	4b0c      	ldr	r3, [pc, #48]	; (8003068 <HAL_MspInit+0x44>)
 8003038:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800303a:	f003 0301 	and.w	r3, r3, #1
 800303e:	607b      	str	r3, [r7, #4]
 8003040:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003042:	4b09      	ldr	r3, [pc, #36]	; (8003068 <HAL_MspInit+0x44>)
 8003044:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003046:	4a08      	ldr	r2, [pc, #32]	; (8003068 <HAL_MspInit+0x44>)
 8003048:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800304c:	6593      	str	r3, [r2, #88]	; 0x58
 800304e:	4b06      	ldr	r3, [pc, #24]	; (8003068 <HAL_MspInit+0x44>)
 8003050:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003052:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003056:	603b      	str	r3, [r7, #0]
 8003058:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800305a:	bf00      	nop
 800305c:	370c      	adds	r7, #12
 800305e:	46bd      	mov	sp, r7
 8003060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003064:	4770      	bx	lr
 8003066:	bf00      	nop
 8003068:	40021000 	.word	0x40021000

0800306c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b098      	sub	sp, #96	; 0x60
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003074:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003078:	2200      	movs	r2, #0
 800307a:	601a      	str	r2, [r3, #0]
 800307c:	605a      	str	r2, [r3, #4]
 800307e:	609a      	str	r2, [r3, #8]
 8003080:	60da      	str	r2, [r3, #12]
 8003082:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003084:	f107 0318 	add.w	r3, r7, #24
 8003088:	2234      	movs	r2, #52	; 0x34
 800308a:	2100      	movs	r1, #0
 800308c:	4618      	mov	r0, r3
 800308e:	f009 fb36 	bl	800c6fe <memset>
  if(hi2c->Instance==I2C1)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4a3e      	ldr	r2, [pc, #248]	; (8003190 <HAL_I2C_MspInit+0x124>)
 8003098:	4293      	cmp	r3, r2
 800309a:	d138      	bne.n	800310e <HAL_I2C_MspInit+0xa2>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800309c:	2340      	movs	r3, #64	; 0x40
 800309e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80030a0:	2300      	movs	r3, #0
 80030a2:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80030a4:	f107 0318 	add.w	r3, r7, #24
 80030a8:	4618      	mov	r0, r3
 80030aa:	f002 fc2b 	bl	8005904 <HAL_RCCEx_PeriphCLKConfig>
 80030ae:	4603      	mov	r3, r0
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d001      	beq.n	80030b8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80030b4:	f7ff fd2e 	bl	8002b14 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030b8:	4b36      	ldr	r3, [pc, #216]	; (8003194 <HAL_I2C_MspInit+0x128>)
 80030ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030bc:	4a35      	ldr	r2, [pc, #212]	; (8003194 <HAL_I2C_MspInit+0x128>)
 80030be:	f043 0301 	orr.w	r3, r3, #1
 80030c2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80030c4:	4b33      	ldr	r3, [pc, #204]	; (8003194 <HAL_I2C_MspInit+0x128>)
 80030c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030c8:	f003 0301 	and.w	r3, r3, #1
 80030cc:	617b      	str	r3, [r7, #20]
 80030ce:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Accel_SCL_Pin|Accel_SDA_Pin;
 80030d0:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80030d4:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80030d6:	2312      	movs	r3, #18
 80030d8:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030da:	2300      	movs	r3, #0
 80030dc:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030de:	2303      	movs	r3, #3
 80030e0:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80030e2:	2304      	movs	r3, #4
 80030e4:	65fb      	str	r3, [r7, #92]	; 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030e6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80030ea:	4619      	mov	r1, r3
 80030ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80030f0:	f000 fc56 	bl	80039a0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80030f4:	4b27      	ldr	r3, [pc, #156]	; (8003194 <HAL_I2C_MspInit+0x128>)
 80030f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030f8:	4a26      	ldr	r2, [pc, #152]	; (8003194 <HAL_I2C_MspInit+0x128>)
 80030fa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80030fe:	6593      	str	r3, [r2, #88]	; 0x58
 8003100:	4b24      	ldr	r3, [pc, #144]	; (8003194 <HAL_I2C_MspInit+0x128>)
 8003102:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003104:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003108:	613b      	str	r3, [r7, #16]
 800310a:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800310c:	e03b      	b.n	8003186 <HAL_I2C_MspInit+0x11a>
  else if(hi2c->Instance==I2C2)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	4a21      	ldr	r2, [pc, #132]	; (8003198 <HAL_I2C_MspInit+0x12c>)
 8003114:	4293      	cmp	r3, r2
 8003116:	d136      	bne.n	8003186 <HAL_I2C_MspInit+0x11a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8003118:	2380      	movs	r3, #128	; 0x80
 800311a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 800311c:	2300      	movs	r3, #0
 800311e:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003120:	f107 0318 	add.w	r3, r7, #24
 8003124:	4618      	mov	r0, r3
 8003126:	f002 fbed 	bl	8005904 <HAL_RCCEx_PeriphCLKConfig>
 800312a:	4603      	mov	r3, r0
 800312c:	2b00      	cmp	r3, #0
 800312e:	d001      	beq.n	8003134 <HAL_I2C_MspInit+0xc8>
      Error_Handler();
 8003130:	f7ff fcf0 	bl	8002b14 <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003134:	4b17      	ldr	r3, [pc, #92]	; (8003194 <HAL_I2C_MspInit+0x128>)
 8003136:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003138:	4a16      	ldr	r2, [pc, #88]	; (8003194 <HAL_I2C_MspInit+0x128>)
 800313a:	f043 0302 	orr.w	r3, r3, #2
 800313e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003140:	4b14      	ldr	r3, [pc, #80]	; (8003194 <HAL_I2C_MspInit+0x128>)
 8003142:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003144:	f003 0302 	and.w	r3, r3, #2
 8003148:	60fb      	str	r3, [r7, #12]
 800314a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Disp_SCL_Pin|Disp_SDA_Pin;
 800314c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003150:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003152:	2312      	movs	r3, #18
 8003154:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003156:	2300      	movs	r3, #0
 8003158:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800315a:	2303      	movs	r3, #3
 800315c:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800315e:	2304      	movs	r3, #4
 8003160:	65fb      	str	r3, [r7, #92]	; 0x5c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003162:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003166:	4619      	mov	r1, r3
 8003168:	480c      	ldr	r0, [pc, #48]	; (800319c <HAL_I2C_MspInit+0x130>)
 800316a:	f000 fc19 	bl	80039a0 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800316e:	4b09      	ldr	r3, [pc, #36]	; (8003194 <HAL_I2C_MspInit+0x128>)
 8003170:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003172:	4a08      	ldr	r2, [pc, #32]	; (8003194 <HAL_I2C_MspInit+0x128>)
 8003174:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003178:	6593      	str	r3, [r2, #88]	; 0x58
 800317a:	4b06      	ldr	r3, [pc, #24]	; (8003194 <HAL_I2C_MspInit+0x128>)
 800317c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800317e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003182:	60bb      	str	r3, [r7, #8]
 8003184:	68bb      	ldr	r3, [r7, #8]
}
 8003186:	bf00      	nop
 8003188:	3760      	adds	r7, #96	; 0x60
 800318a:	46bd      	mov	sp, r7
 800318c:	bd80      	pop	{r7, pc}
 800318e:	bf00      	nop
 8003190:	40005400 	.word	0x40005400
 8003194:	40021000 	.word	0x40021000
 8003198:	40005800 	.word	0x40005800
 800319c:	48000400 	.word	0x48000400

080031a0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b08a      	sub	sp, #40	; 0x28
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031a8:	f107 0314 	add.w	r3, r7, #20
 80031ac:	2200      	movs	r2, #0
 80031ae:	601a      	str	r2, [r3, #0]
 80031b0:	605a      	str	r2, [r3, #4]
 80031b2:	609a      	str	r2, [r3, #8]
 80031b4:	60da      	str	r2, [r3, #12]
 80031b6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a17      	ldr	r2, [pc, #92]	; (800321c <HAL_SPI_MspInit+0x7c>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d128      	bne.n	8003214 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80031c2:	4b17      	ldr	r3, [pc, #92]	; (8003220 <HAL_SPI_MspInit+0x80>)
 80031c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80031c6:	4a16      	ldr	r2, [pc, #88]	; (8003220 <HAL_SPI_MspInit+0x80>)
 80031c8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80031cc:	6613      	str	r3, [r2, #96]	; 0x60
 80031ce:	4b14      	ldr	r3, [pc, #80]	; (8003220 <HAL_SPI_MspInit+0x80>)
 80031d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80031d2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80031d6:	613b      	str	r3, [r7, #16]
 80031d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031da:	4b11      	ldr	r3, [pc, #68]	; (8003220 <HAL_SPI_MspInit+0x80>)
 80031dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031de:	4a10      	ldr	r2, [pc, #64]	; (8003220 <HAL_SPI_MspInit+0x80>)
 80031e0:	f043 0301 	orr.w	r3, r3, #1
 80031e4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80031e6:	4b0e      	ldr	r3, [pc, #56]	; (8003220 <HAL_SPI_MspInit+0x80>)
 80031e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031ea:	f003 0301 	and.w	r3, r3, #1
 80031ee:	60fb      	str	r3, [r7, #12]
 80031f0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SD_SCK_Pin|SD_MISO_Pin|SD_MOSI_Pin;
 80031f2:	23c2      	movs	r3, #194	; 0xc2
 80031f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031f6:	2302      	movs	r3, #2
 80031f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031fa:	2300      	movs	r3, #0
 80031fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031fe:	2303      	movs	r3, #3
 8003200:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003202:	2305      	movs	r3, #5
 8003204:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003206:	f107 0314 	add.w	r3, r7, #20
 800320a:	4619      	mov	r1, r3
 800320c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003210:	f000 fbc6 	bl	80039a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8003214:	bf00      	nop
 8003216:	3728      	adds	r7, #40	; 0x28
 8003218:	46bd      	mov	sp, r7
 800321a:	bd80      	pop	{r7, pc}
 800321c:	40013000 	.word	0x40013000
 8003220:	40021000 	.word	0x40021000

08003224 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b096      	sub	sp, #88	; 0x58
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800322c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003230:	2200      	movs	r2, #0
 8003232:	601a      	str	r2, [r3, #0]
 8003234:	605a      	str	r2, [r3, #4]
 8003236:	609a      	str	r2, [r3, #8]
 8003238:	60da      	str	r2, [r3, #12]
 800323a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800323c:	f107 0310 	add.w	r3, r7, #16
 8003240:	2234      	movs	r2, #52	; 0x34
 8003242:	2100      	movs	r1, #0
 8003244:	4618      	mov	r0, r3
 8003246:	f009 fa5a 	bl	800c6fe <memset>
  if(huart->Instance==USART1)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4a22      	ldr	r2, [pc, #136]	; (80032d8 <HAL_UART_MspInit+0xb4>)
 8003250:	4293      	cmp	r3, r2
 8003252:	d13d      	bne.n	80032d0 <HAL_UART_MspInit+0xac>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003254:	2301      	movs	r3, #1
 8003256:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8003258:	2300      	movs	r3, #0
 800325a:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800325c:	f107 0310 	add.w	r3, r7, #16
 8003260:	4618      	mov	r0, r3
 8003262:	f002 fb4f 	bl	8005904 <HAL_RCCEx_PeriphCLKConfig>
 8003266:	4603      	mov	r3, r0
 8003268:	2b00      	cmp	r3, #0
 800326a:	d001      	beq.n	8003270 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800326c:	f7ff fc52 	bl	8002b14 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003270:	4b1a      	ldr	r3, [pc, #104]	; (80032dc <HAL_UART_MspInit+0xb8>)
 8003272:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003274:	4a19      	ldr	r2, [pc, #100]	; (80032dc <HAL_UART_MspInit+0xb8>)
 8003276:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800327a:	6613      	str	r3, [r2, #96]	; 0x60
 800327c:	4b17      	ldr	r3, [pc, #92]	; (80032dc <HAL_UART_MspInit+0xb8>)
 800327e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003280:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003284:	60fb      	str	r3, [r7, #12]
 8003286:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003288:	4b14      	ldr	r3, [pc, #80]	; (80032dc <HAL_UART_MspInit+0xb8>)
 800328a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800328c:	4a13      	ldr	r2, [pc, #76]	; (80032dc <HAL_UART_MspInit+0xb8>)
 800328e:	f043 0302 	orr.w	r3, r3, #2
 8003292:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003294:	4b11      	ldr	r3, [pc, #68]	; (80032dc <HAL_UART_MspInit+0xb8>)
 8003296:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003298:	f003 0302 	and.w	r3, r3, #2
 800329c:	60bb      	str	r3, [r7, #8]
 800329e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPS_TX_Pin|GPS_RX_Pin;
 80032a0:	23c0      	movs	r3, #192	; 0xc0
 80032a2:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032a4:	2302      	movs	r3, #2
 80032a6:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032a8:	2300      	movs	r3, #0
 80032aa:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032ac:	2303      	movs	r3, #3
 80032ae:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80032b0:	2307      	movs	r3, #7
 80032b2:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032b4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80032b8:	4619      	mov	r1, r3
 80032ba:	4809      	ldr	r0, [pc, #36]	; (80032e0 <HAL_UART_MspInit+0xbc>)
 80032bc:	f000 fb70 	bl	80039a0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80032c0:	2200      	movs	r2, #0
 80032c2:	2100      	movs	r1, #0
 80032c4:	2025      	movs	r0, #37	; 0x25
 80032c6:	f000 fab6 	bl	8003836 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80032ca:	2025      	movs	r0, #37	; 0x25
 80032cc:	f000 facf 	bl	800386e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80032d0:	bf00      	nop
 80032d2:	3758      	adds	r7, #88	; 0x58
 80032d4:	46bd      	mov	sp, r7
 80032d6:	bd80      	pop	{r7, pc}
 80032d8:	40013800 	.word	0x40013800
 80032dc:	40021000 	.word	0x40021000
 80032e0:	48000400 	.word	0x48000400

080032e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80032e4:	b480      	push	{r7}
 80032e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80032e8:	e7fe      	b.n	80032e8 <NMI_Handler+0x4>

080032ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80032ea:	b480      	push	{r7}
 80032ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80032ee:	e7fe      	b.n	80032ee <HardFault_Handler+0x4>

080032f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80032f0:	b480      	push	{r7}
 80032f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80032f4:	e7fe      	b.n	80032f4 <MemManage_Handler+0x4>

080032f6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80032f6:	b480      	push	{r7}
 80032f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80032fa:	e7fe      	b.n	80032fa <BusFault_Handler+0x4>

080032fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80032fc:	b480      	push	{r7}
 80032fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003300:	e7fe      	b.n	8003300 <UsageFault_Handler+0x4>

08003302 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003302:	b480      	push	{r7}
 8003304:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003306:	bf00      	nop
 8003308:	46bd      	mov	sp, r7
 800330a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330e:	4770      	bx	lr

08003310 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003310:	b480      	push	{r7}
 8003312:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003314:	bf00      	nop
 8003316:	46bd      	mov	sp, r7
 8003318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331c:	4770      	bx	lr

0800331e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800331e:	b480      	push	{r7}
 8003320:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003322:	bf00      	nop
 8003324:	46bd      	mov	sp, r7
 8003326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332a:	4770      	bx	lr

0800332c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003330:	f000 f962 	bl	80035f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003334:	bf00      	nop
 8003336:	bd80      	pop	{r7, pc}

08003338 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800333c:	4802      	ldr	r0, [pc, #8]	; (8003348 <USART1_IRQHandler+0x10>)
 800333e:	f003 fa9f 	bl	8006880 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003342:	bf00      	nop
 8003344:	bd80      	pop	{r7, pc}
 8003346:	bf00      	nop
 8003348:	200007fc 	.word	0x200007fc

0800334c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800334c:	b480      	push	{r7}
 800334e:	af00      	add	r7, sp, #0
  return 1;
 8003350:	2301      	movs	r3, #1
}
 8003352:	4618      	mov	r0, r3
 8003354:	46bd      	mov	sp, r7
 8003356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335a:	4770      	bx	lr

0800335c <_kill>:

int _kill(int pid, int sig)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b082      	sub	sp, #8
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
 8003364:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003366:	f009 fa9d 	bl	800c8a4 <__errno>
 800336a:	4603      	mov	r3, r0
 800336c:	2216      	movs	r2, #22
 800336e:	601a      	str	r2, [r3, #0]
  return -1;
 8003370:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003374:	4618      	mov	r0, r3
 8003376:	3708      	adds	r7, #8
 8003378:	46bd      	mov	sp, r7
 800337a:	bd80      	pop	{r7, pc}

0800337c <_exit>:

void _exit (int status)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b082      	sub	sp, #8
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003384:	f04f 31ff 	mov.w	r1, #4294967295
 8003388:	6878      	ldr	r0, [r7, #4]
 800338a:	f7ff ffe7 	bl	800335c <_kill>
  while (1) {}    /* Make sure we hang here */
 800338e:	e7fe      	b.n	800338e <_exit+0x12>

08003390 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b086      	sub	sp, #24
 8003394:	af00      	add	r7, sp, #0
 8003396:	60f8      	str	r0, [r7, #12]
 8003398:	60b9      	str	r1, [r7, #8]
 800339a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800339c:	2300      	movs	r3, #0
 800339e:	617b      	str	r3, [r7, #20]
 80033a0:	e00a      	b.n	80033b8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80033a2:	f3af 8000 	nop.w
 80033a6:	4601      	mov	r1, r0
 80033a8:	68bb      	ldr	r3, [r7, #8]
 80033aa:	1c5a      	adds	r2, r3, #1
 80033ac:	60ba      	str	r2, [r7, #8]
 80033ae:	b2ca      	uxtb	r2, r1
 80033b0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80033b2:	697b      	ldr	r3, [r7, #20]
 80033b4:	3301      	adds	r3, #1
 80033b6:	617b      	str	r3, [r7, #20]
 80033b8:	697a      	ldr	r2, [r7, #20]
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	429a      	cmp	r2, r3
 80033be:	dbf0      	blt.n	80033a2 <_read+0x12>
  }

  return len;
 80033c0:	687b      	ldr	r3, [r7, #4]
}
 80033c2:	4618      	mov	r0, r3
 80033c4:	3718      	adds	r7, #24
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bd80      	pop	{r7, pc}

080033ca <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80033ca:	b580      	push	{r7, lr}
 80033cc:	b086      	sub	sp, #24
 80033ce:	af00      	add	r7, sp, #0
 80033d0:	60f8      	str	r0, [r7, #12]
 80033d2:	60b9      	str	r1, [r7, #8]
 80033d4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80033d6:	2300      	movs	r3, #0
 80033d8:	617b      	str	r3, [r7, #20]
 80033da:	e009      	b.n	80033f0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80033dc:	68bb      	ldr	r3, [r7, #8]
 80033de:	1c5a      	adds	r2, r3, #1
 80033e0:	60ba      	str	r2, [r7, #8]
 80033e2:	781b      	ldrb	r3, [r3, #0]
 80033e4:	4618      	mov	r0, r3
 80033e6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80033ea:	697b      	ldr	r3, [r7, #20]
 80033ec:	3301      	adds	r3, #1
 80033ee:	617b      	str	r3, [r7, #20]
 80033f0:	697a      	ldr	r2, [r7, #20]
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	429a      	cmp	r2, r3
 80033f6:	dbf1      	blt.n	80033dc <_write+0x12>
  }
  return len;
 80033f8:	687b      	ldr	r3, [r7, #4]
}
 80033fa:	4618      	mov	r0, r3
 80033fc:	3718      	adds	r7, #24
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd80      	pop	{r7, pc}

08003402 <_close>:

int _close(int file)
{
 8003402:	b480      	push	{r7}
 8003404:	b083      	sub	sp, #12
 8003406:	af00      	add	r7, sp, #0
 8003408:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800340a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800340e:	4618      	mov	r0, r3
 8003410:	370c      	adds	r7, #12
 8003412:	46bd      	mov	sp, r7
 8003414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003418:	4770      	bx	lr

0800341a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800341a:	b480      	push	{r7}
 800341c:	b083      	sub	sp, #12
 800341e:	af00      	add	r7, sp, #0
 8003420:	6078      	str	r0, [r7, #4]
 8003422:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800342a:	605a      	str	r2, [r3, #4]
  return 0;
 800342c:	2300      	movs	r3, #0
}
 800342e:	4618      	mov	r0, r3
 8003430:	370c      	adds	r7, #12
 8003432:	46bd      	mov	sp, r7
 8003434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003438:	4770      	bx	lr

0800343a <_isatty>:

int _isatty(int file)
{
 800343a:	b480      	push	{r7}
 800343c:	b083      	sub	sp, #12
 800343e:	af00      	add	r7, sp, #0
 8003440:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003442:	2301      	movs	r3, #1
}
 8003444:	4618      	mov	r0, r3
 8003446:	370c      	adds	r7, #12
 8003448:	46bd      	mov	sp, r7
 800344a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344e:	4770      	bx	lr

08003450 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003450:	b480      	push	{r7}
 8003452:	b085      	sub	sp, #20
 8003454:	af00      	add	r7, sp, #0
 8003456:	60f8      	str	r0, [r7, #12]
 8003458:	60b9      	str	r1, [r7, #8]
 800345a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800345c:	2300      	movs	r3, #0
}
 800345e:	4618      	mov	r0, r3
 8003460:	3714      	adds	r7, #20
 8003462:	46bd      	mov	sp, r7
 8003464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003468:	4770      	bx	lr
	...

0800346c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	b086      	sub	sp, #24
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003474:	4a14      	ldr	r2, [pc, #80]	; (80034c8 <_sbrk+0x5c>)
 8003476:	4b15      	ldr	r3, [pc, #84]	; (80034cc <_sbrk+0x60>)
 8003478:	1ad3      	subs	r3, r2, r3
 800347a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800347c:	697b      	ldr	r3, [r7, #20]
 800347e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003480:	4b13      	ldr	r3, [pc, #76]	; (80034d0 <_sbrk+0x64>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d102      	bne.n	800348e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003488:	4b11      	ldr	r3, [pc, #68]	; (80034d0 <_sbrk+0x64>)
 800348a:	4a12      	ldr	r2, [pc, #72]	; (80034d4 <_sbrk+0x68>)
 800348c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800348e:	4b10      	ldr	r3, [pc, #64]	; (80034d0 <_sbrk+0x64>)
 8003490:	681a      	ldr	r2, [r3, #0]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	4413      	add	r3, r2
 8003496:	693a      	ldr	r2, [r7, #16]
 8003498:	429a      	cmp	r2, r3
 800349a:	d207      	bcs.n	80034ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800349c:	f009 fa02 	bl	800c8a4 <__errno>
 80034a0:	4603      	mov	r3, r0
 80034a2:	220c      	movs	r2, #12
 80034a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80034a6:	f04f 33ff 	mov.w	r3, #4294967295
 80034aa:	e009      	b.n	80034c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80034ac:	4b08      	ldr	r3, [pc, #32]	; (80034d0 <_sbrk+0x64>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80034b2:	4b07      	ldr	r3, [pc, #28]	; (80034d0 <_sbrk+0x64>)
 80034b4:	681a      	ldr	r2, [r3, #0]
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	4413      	add	r3, r2
 80034ba:	4a05      	ldr	r2, [pc, #20]	; (80034d0 <_sbrk+0x64>)
 80034bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80034be:	68fb      	ldr	r3, [r7, #12]
}
 80034c0:	4618      	mov	r0, r3
 80034c2:	3718      	adds	r7, #24
 80034c4:	46bd      	mov	sp, r7
 80034c6:	bd80      	pop	{r7, pc}
 80034c8:	2000a000 	.word	0x2000a000
 80034cc:	00004000 	.word	0x00004000
 80034d0:	20000ee8 	.word	0x20000ee8
 80034d4:	20001088 	.word	0x20001088

080034d8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80034d8:	b480      	push	{r7}
 80034da:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80034dc:	4b06      	ldr	r3, [pc, #24]	; (80034f8 <SystemInit+0x20>)
 80034de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034e2:	4a05      	ldr	r2, [pc, #20]	; (80034f8 <SystemInit+0x20>)
 80034e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80034e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80034ec:	bf00      	nop
 80034ee:	46bd      	mov	sp, r7
 80034f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f4:	4770      	bx	lr
 80034f6:	bf00      	nop
 80034f8:	e000ed00 	.word	0xe000ed00

080034fc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80034fc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003534 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003500:	f7ff ffea 	bl	80034d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003504:	480c      	ldr	r0, [pc, #48]	; (8003538 <LoopForever+0x6>)
  ldr r1, =_edata
 8003506:	490d      	ldr	r1, [pc, #52]	; (800353c <LoopForever+0xa>)
  ldr r2, =_sidata
 8003508:	4a0d      	ldr	r2, [pc, #52]	; (8003540 <LoopForever+0xe>)
  movs r3, #0
 800350a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800350c:	e002      	b.n	8003514 <LoopCopyDataInit>

0800350e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800350e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003510:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003512:	3304      	adds	r3, #4

08003514 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003514:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003516:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003518:	d3f9      	bcc.n	800350e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800351a:	4a0a      	ldr	r2, [pc, #40]	; (8003544 <LoopForever+0x12>)
  ldr r4, =_ebss
 800351c:	4c0a      	ldr	r4, [pc, #40]	; (8003548 <LoopForever+0x16>)
  movs r3, #0
 800351e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003520:	e001      	b.n	8003526 <LoopFillZerobss>

08003522 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003522:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003524:	3204      	adds	r2, #4

08003526 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003526:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003528:	d3fb      	bcc.n	8003522 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800352a:	f009 f9c1 	bl	800c8b0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800352e:	f7fe fe1f 	bl	8002170 <main>

08003532 <LoopForever>:

LoopForever:
    b LoopForever
 8003532:	e7fe      	b.n	8003532 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003534:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8003538:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800353c:	20000220 	.word	0x20000220
  ldr r2, =_sidata
 8003540:	080128e8 	.word	0x080128e8
  ldr r2, =_sbss
 8003544:	20000220 	.word	0x20000220
  ldr r4, =_ebss
 8003548:	20001084 	.word	0x20001084

0800354c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800354c:	e7fe      	b.n	800354c <ADC1_2_IRQHandler>

0800354e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800354e:	b580      	push	{r7, lr}
 8003550:	b082      	sub	sp, #8
 8003552:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003554:	2300      	movs	r3, #0
 8003556:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003558:	2003      	movs	r0, #3
 800355a:	f000 f961 	bl	8003820 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800355e:	200f      	movs	r0, #15
 8003560:	f000 f80e 	bl	8003580 <HAL_InitTick>
 8003564:	4603      	mov	r3, r0
 8003566:	2b00      	cmp	r3, #0
 8003568:	d002      	beq.n	8003570 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800356a:	2301      	movs	r3, #1
 800356c:	71fb      	strb	r3, [r7, #7]
 800356e:	e001      	b.n	8003574 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003570:	f7ff fd58 	bl	8003024 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003574:	79fb      	ldrb	r3, [r7, #7]
}
 8003576:	4618      	mov	r0, r3
 8003578:	3708      	adds	r7, #8
 800357a:	46bd      	mov	sp, r7
 800357c:	bd80      	pop	{r7, pc}
	...

08003580 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	b084      	sub	sp, #16
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003588:	2300      	movs	r3, #0
 800358a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800358c:	4b17      	ldr	r3, [pc, #92]	; (80035ec <HAL_InitTick+0x6c>)
 800358e:	781b      	ldrb	r3, [r3, #0]
 8003590:	2b00      	cmp	r3, #0
 8003592:	d023      	beq.n	80035dc <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8003594:	4b16      	ldr	r3, [pc, #88]	; (80035f0 <HAL_InitTick+0x70>)
 8003596:	681a      	ldr	r2, [r3, #0]
 8003598:	4b14      	ldr	r3, [pc, #80]	; (80035ec <HAL_InitTick+0x6c>)
 800359a:	781b      	ldrb	r3, [r3, #0]
 800359c:	4619      	mov	r1, r3
 800359e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80035a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80035a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80035aa:	4618      	mov	r0, r3
 80035ac:	f000 f96d 	bl	800388a <HAL_SYSTICK_Config>
 80035b0:	4603      	mov	r3, r0
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d10f      	bne.n	80035d6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2b0f      	cmp	r3, #15
 80035ba:	d809      	bhi.n	80035d0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80035bc:	2200      	movs	r2, #0
 80035be:	6879      	ldr	r1, [r7, #4]
 80035c0:	f04f 30ff 	mov.w	r0, #4294967295
 80035c4:	f000 f937 	bl	8003836 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80035c8:	4a0a      	ldr	r2, [pc, #40]	; (80035f4 <HAL_InitTick+0x74>)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6013      	str	r3, [r2, #0]
 80035ce:	e007      	b.n	80035e0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80035d0:	2301      	movs	r3, #1
 80035d2:	73fb      	strb	r3, [r7, #15]
 80035d4:	e004      	b.n	80035e0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80035d6:	2301      	movs	r3, #1
 80035d8:	73fb      	strb	r3, [r7, #15]
 80035da:	e001      	b.n	80035e0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80035dc:	2301      	movs	r3, #1
 80035de:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80035e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80035e2:	4618      	mov	r0, r3
 80035e4:	3710      	adds	r7, #16
 80035e6:	46bd      	mov	sp, r7
 80035e8:	bd80      	pop	{r7, pc}
 80035ea:	bf00      	nop
 80035ec:	2000002c 	.word	0x2000002c
 80035f0:	20000024 	.word	0x20000024
 80035f4:	20000028 	.word	0x20000028

080035f8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80035f8:	b480      	push	{r7}
 80035fa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80035fc:	4b06      	ldr	r3, [pc, #24]	; (8003618 <HAL_IncTick+0x20>)
 80035fe:	781b      	ldrb	r3, [r3, #0]
 8003600:	461a      	mov	r2, r3
 8003602:	4b06      	ldr	r3, [pc, #24]	; (800361c <HAL_IncTick+0x24>)
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	4413      	add	r3, r2
 8003608:	4a04      	ldr	r2, [pc, #16]	; (800361c <HAL_IncTick+0x24>)
 800360a:	6013      	str	r3, [r2, #0]
}
 800360c:	bf00      	nop
 800360e:	46bd      	mov	sp, r7
 8003610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003614:	4770      	bx	lr
 8003616:	bf00      	nop
 8003618:	2000002c 	.word	0x2000002c
 800361c:	20000eec 	.word	0x20000eec

08003620 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003620:	b480      	push	{r7}
 8003622:	af00      	add	r7, sp, #0
  return uwTick;
 8003624:	4b03      	ldr	r3, [pc, #12]	; (8003634 <HAL_GetTick+0x14>)
 8003626:	681b      	ldr	r3, [r3, #0]
}
 8003628:	4618      	mov	r0, r3
 800362a:	46bd      	mov	sp, r7
 800362c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003630:	4770      	bx	lr
 8003632:	bf00      	nop
 8003634:	20000eec 	.word	0x20000eec

08003638 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b084      	sub	sp, #16
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003640:	f7ff ffee 	bl	8003620 <HAL_GetTick>
 8003644:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003650:	d005      	beq.n	800365e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8003652:	4b0a      	ldr	r3, [pc, #40]	; (800367c <HAL_Delay+0x44>)
 8003654:	781b      	ldrb	r3, [r3, #0]
 8003656:	461a      	mov	r2, r3
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	4413      	add	r3, r2
 800365c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800365e:	bf00      	nop
 8003660:	f7ff ffde 	bl	8003620 <HAL_GetTick>
 8003664:	4602      	mov	r2, r0
 8003666:	68bb      	ldr	r3, [r7, #8]
 8003668:	1ad3      	subs	r3, r2, r3
 800366a:	68fa      	ldr	r2, [r7, #12]
 800366c:	429a      	cmp	r2, r3
 800366e:	d8f7      	bhi.n	8003660 <HAL_Delay+0x28>
  {
  }
}
 8003670:	bf00      	nop
 8003672:	bf00      	nop
 8003674:	3710      	adds	r7, #16
 8003676:	46bd      	mov	sp, r7
 8003678:	bd80      	pop	{r7, pc}
 800367a:	bf00      	nop
 800367c:	2000002c 	.word	0x2000002c

08003680 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003680:	b480      	push	{r7}
 8003682:	b085      	sub	sp, #20
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	f003 0307 	and.w	r3, r3, #7
 800368e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003690:	4b0c      	ldr	r3, [pc, #48]	; (80036c4 <__NVIC_SetPriorityGrouping+0x44>)
 8003692:	68db      	ldr	r3, [r3, #12]
 8003694:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003696:	68ba      	ldr	r2, [r7, #8]
 8003698:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800369c:	4013      	ands	r3, r2
 800369e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80036a4:	68bb      	ldr	r3, [r7, #8]
 80036a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80036a8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80036ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80036b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80036b2:	4a04      	ldr	r2, [pc, #16]	; (80036c4 <__NVIC_SetPriorityGrouping+0x44>)
 80036b4:	68bb      	ldr	r3, [r7, #8]
 80036b6:	60d3      	str	r3, [r2, #12]
}
 80036b8:	bf00      	nop
 80036ba:	3714      	adds	r7, #20
 80036bc:	46bd      	mov	sp, r7
 80036be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c2:	4770      	bx	lr
 80036c4:	e000ed00 	.word	0xe000ed00

080036c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80036c8:	b480      	push	{r7}
 80036ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80036cc:	4b04      	ldr	r3, [pc, #16]	; (80036e0 <__NVIC_GetPriorityGrouping+0x18>)
 80036ce:	68db      	ldr	r3, [r3, #12]
 80036d0:	0a1b      	lsrs	r3, r3, #8
 80036d2:	f003 0307 	and.w	r3, r3, #7
}
 80036d6:	4618      	mov	r0, r3
 80036d8:	46bd      	mov	sp, r7
 80036da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036de:	4770      	bx	lr
 80036e0:	e000ed00 	.word	0xe000ed00

080036e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036e4:	b480      	push	{r7}
 80036e6:	b083      	sub	sp, #12
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	4603      	mov	r3, r0
 80036ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	db0b      	blt.n	800370e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80036f6:	79fb      	ldrb	r3, [r7, #7]
 80036f8:	f003 021f 	and.w	r2, r3, #31
 80036fc:	4907      	ldr	r1, [pc, #28]	; (800371c <__NVIC_EnableIRQ+0x38>)
 80036fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003702:	095b      	lsrs	r3, r3, #5
 8003704:	2001      	movs	r0, #1
 8003706:	fa00 f202 	lsl.w	r2, r0, r2
 800370a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800370e:	bf00      	nop
 8003710:	370c      	adds	r7, #12
 8003712:	46bd      	mov	sp, r7
 8003714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003718:	4770      	bx	lr
 800371a:	bf00      	nop
 800371c:	e000e100 	.word	0xe000e100

08003720 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003720:	b480      	push	{r7}
 8003722:	b083      	sub	sp, #12
 8003724:	af00      	add	r7, sp, #0
 8003726:	4603      	mov	r3, r0
 8003728:	6039      	str	r1, [r7, #0]
 800372a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800372c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003730:	2b00      	cmp	r3, #0
 8003732:	db0a      	blt.n	800374a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	b2da      	uxtb	r2, r3
 8003738:	490c      	ldr	r1, [pc, #48]	; (800376c <__NVIC_SetPriority+0x4c>)
 800373a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800373e:	0112      	lsls	r2, r2, #4
 8003740:	b2d2      	uxtb	r2, r2
 8003742:	440b      	add	r3, r1
 8003744:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003748:	e00a      	b.n	8003760 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	b2da      	uxtb	r2, r3
 800374e:	4908      	ldr	r1, [pc, #32]	; (8003770 <__NVIC_SetPriority+0x50>)
 8003750:	79fb      	ldrb	r3, [r7, #7]
 8003752:	f003 030f 	and.w	r3, r3, #15
 8003756:	3b04      	subs	r3, #4
 8003758:	0112      	lsls	r2, r2, #4
 800375a:	b2d2      	uxtb	r2, r2
 800375c:	440b      	add	r3, r1
 800375e:	761a      	strb	r2, [r3, #24]
}
 8003760:	bf00      	nop
 8003762:	370c      	adds	r7, #12
 8003764:	46bd      	mov	sp, r7
 8003766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376a:	4770      	bx	lr
 800376c:	e000e100 	.word	0xe000e100
 8003770:	e000ed00 	.word	0xe000ed00

08003774 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003774:	b480      	push	{r7}
 8003776:	b089      	sub	sp, #36	; 0x24
 8003778:	af00      	add	r7, sp, #0
 800377a:	60f8      	str	r0, [r7, #12]
 800377c:	60b9      	str	r1, [r7, #8]
 800377e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	f003 0307 	and.w	r3, r3, #7
 8003786:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003788:	69fb      	ldr	r3, [r7, #28]
 800378a:	f1c3 0307 	rsb	r3, r3, #7
 800378e:	2b04      	cmp	r3, #4
 8003790:	bf28      	it	cs
 8003792:	2304      	movcs	r3, #4
 8003794:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003796:	69fb      	ldr	r3, [r7, #28]
 8003798:	3304      	adds	r3, #4
 800379a:	2b06      	cmp	r3, #6
 800379c:	d902      	bls.n	80037a4 <NVIC_EncodePriority+0x30>
 800379e:	69fb      	ldr	r3, [r7, #28]
 80037a0:	3b03      	subs	r3, #3
 80037a2:	e000      	b.n	80037a6 <NVIC_EncodePriority+0x32>
 80037a4:	2300      	movs	r3, #0
 80037a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037a8:	f04f 32ff 	mov.w	r2, #4294967295
 80037ac:	69bb      	ldr	r3, [r7, #24]
 80037ae:	fa02 f303 	lsl.w	r3, r2, r3
 80037b2:	43da      	mvns	r2, r3
 80037b4:	68bb      	ldr	r3, [r7, #8]
 80037b6:	401a      	ands	r2, r3
 80037b8:	697b      	ldr	r3, [r7, #20]
 80037ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80037bc:	f04f 31ff 	mov.w	r1, #4294967295
 80037c0:	697b      	ldr	r3, [r7, #20]
 80037c2:	fa01 f303 	lsl.w	r3, r1, r3
 80037c6:	43d9      	mvns	r1, r3
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037cc:	4313      	orrs	r3, r2
         );
}
 80037ce:	4618      	mov	r0, r3
 80037d0:	3724      	adds	r7, #36	; 0x24
 80037d2:	46bd      	mov	sp, r7
 80037d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d8:	4770      	bx	lr
	...

080037dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b082      	sub	sp, #8
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	3b01      	subs	r3, #1
 80037e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80037ec:	d301      	bcc.n	80037f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80037ee:	2301      	movs	r3, #1
 80037f0:	e00f      	b.n	8003812 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80037f2:	4a0a      	ldr	r2, [pc, #40]	; (800381c <SysTick_Config+0x40>)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	3b01      	subs	r3, #1
 80037f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80037fa:	210f      	movs	r1, #15
 80037fc:	f04f 30ff 	mov.w	r0, #4294967295
 8003800:	f7ff ff8e 	bl	8003720 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003804:	4b05      	ldr	r3, [pc, #20]	; (800381c <SysTick_Config+0x40>)
 8003806:	2200      	movs	r2, #0
 8003808:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800380a:	4b04      	ldr	r3, [pc, #16]	; (800381c <SysTick_Config+0x40>)
 800380c:	2207      	movs	r2, #7
 800380e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003810:	2300      	movs	r3, #0
}
 8003812:	4618      	mov	r0, r3
 8003814:	3708      	adds	r7, #8
 8003816:	46bd      	mov	sp, r7
 8003818:	bd80      	pop	{r7, pc}
 800381a:	bf00      	nop
 800381c:	e000e010 	.word	0xe000e010

08003820 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b082      	sub	sp, #8
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003828:	6878      	ldr	r0, [r7, #4]
 800382a:	f7ff ff29 	bl	8003680 <__NVIC_SetPriorityGrouping>
}
 800382e:	bf00      	nop
 8003830:	3708      	adds	r7, #8
 8003832:	46bd      	mov	sp, r7
 8003834:	bd80      	pop	{r7, pc}

08003836 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003836:	b580      	push	{r7, lr}
 8003838:	b086      	sub	sp, #24
 800383a:	af00      	add	r7, sp, #0
 800383c:	4603      	mov	r3, r0
 800383e:	60b9      	str	r1, [r7, #8]
 8003840:	607a      	str	r2, [r7, #4]
 8003842:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003844:	2300      	movs	r3, #0
 8003846:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003848:	f7ff ff3e 	bl	80036c8 <__NVIC_GetPriorityGrouping>
 800384c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800384e:	687a      	ldr	r2, [r7, #4]
 8003850:	68b9      	ldr	r1, [r7, #8]
 8003852:	6978      	ldr	r0, [r7, #20]
 8003854:	f7ff ff8e 	bl	8003774 <NVIC_EncodePriority>
 8003858:	4602      	mov	r2, r0
 800385a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800385e:	4611      	mov	r1, r2
 8003860:	4618      	mov	r0, r3
 8003862:	f7ff ff5d 	bl	8003720 <__NVIC_SetPriority>
}
 8003866:	bf00      	nop
 8003868:	3718      	adds	r7, #24
 800386a:	46bd      	mov	sp, r7
 800386c:	bd80      	pop	{r7, pc}

0800386e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800386e:	b580      	push	{r7, lr}
 8003870:	b082      	sub	sp, #8
 8003872:	af00      	add	r7, sp, #0
 8003874:	4603      	mov	r3, r0
 8003876:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003878:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800387c:	4618      	mov	r0, r3
 800387e:	f7ff ff31 	bl	80036e4 <__NVIC_EnableIRQ>
}
 8003882:	bf00      	nop
 8003884:	3708      	adds	r7, #8
 8003886:	46bd      	mov	sp, r7
 8003888:	bd80      	pop	{r7, pc}

0800388a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800388a:	b580      	push	{r7, lr}
 800388c:	b082      	sub	sp, #8
 800388e:	af00      	add	r7, sp, #0
 8003890:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003892:	6878      	ldr	r0, [r7, #4]
 8003894:	f7ff ffa2 	bl	80037dc <SysTick_Config>
 8003898:	4603      	mov	r3, r0
}
 800389a:	4618      	mov	r0, r3
 800389c:	3708      	adds	r7, #8
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}

080038a2 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80038a2:	b480      	push	{r7}
 80038a4:	b085      	sub	sp, #20
 80038a6:	af00      	add	r7, sp, #0
 80038a8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038aa:	2300      	movs	r3, #0
 80038ac:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80038b4:	b2db      	uxtb	r3, r3
 80038b6:	2b02      	cmp	r3, #2
 80038b8:	d008      	beq.n	80038cc <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2204      	movs	r2, #4
 80038be:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2200      	movs	r2, #0
 80038c4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80038c8:	2301      	movs	r3, #1
 80038ca:	e022      	b.n	8003912 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	681a      	ldr	r2, [r3, #0]
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f022 020e 	bic.w	r2, r2, #14
 80038da:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	681a      	ldr	r2, [r3, #0]
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f022 0201 	bic.w	r2, r2, #1
 80038ea:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038f0:	f003 021c 	and.w	r2, r3, #28
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038f8:	2101      	movs	r1, #1
 80038fa:	fa01 f202 	lsl.w	r2, r1, r2
 80038fe:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2201      	movs	r2, #1
 8003904:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2200      	movs	r2, #0
 800390c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8003910:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8003912:	4618      	mov	r0, r3
 8003914:	3714      	adds	r7, #20
 8003916:	46bd      	mov	sp, r7
 8003918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391c:	4770      	bx	lr

0800391e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800391e:	b580      	push	{r7, lr}
 8003920:	b084      	sub	sp, #16
 8003922:	af00      	add	r7, sp, #0
 8003924:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003926:	2300      	movs	r3, #0
 8003928:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003930:	b2db      	uxtb	r3, r3
 8003932:	2b02      	cmp	r3, #2
 8003934:	d005      	beq.n	8003942 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2204      	movs	r2, #4
 800393a:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800393c:	2301      	movs	r3, #1
 800393e:	73fb      	strb	r3, [r7, #15]
 8003940:	e029      	b.n	8003996 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	681a      	ldr	r2, [r3, #0]
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f022 020e 	bic.w	r2, r2, #14
 8003950:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	681a      	ldr	r2, [r3, #0]
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f022 0201 	bic.w	r2, r2, #1
 8003960:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003966:	f003 021c 	and.w	r2, r3, #28
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800396e:	2101      	movs	r1, #1
 8003970:	fa01 f202 	lsl.w	r2, r1, r2
 8003974:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2201      	movs	r2, #1
 800397a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	2200      	movs	r2, #0
 8003982:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800398a:	2b00      	cmp	r3, #0
 800398c:	d003      	beq.n	8003996 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003992:	6878      	ldr	r0, [r7, #4]
 8003994:	4798      	blx	r3
    }
  }
  return status;
 8003996:	7bfb      	ldrb	r3, [r7, #15]
}
 8003998:	4618      	mov	r0, r3
 800399a:	3710      	adds	r7, #16
 800399c:	46bd      	mov	sp, r7
 800399e:	bd80      	pop	{r7, pc}

080039a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80039a0:	b480      	push	{r7}
 80039a2:	b087      	sub	sp, #28
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
 80039a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80039aa:	2300      	movs	r3, #0
 80039ac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80039ae:	e14e      	b.n	8003c4e <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	681a      	ldr	r2, [r3, #0]
 80039b4:	2101      	movs	r1, #1
 80039b6:	697b      	ldr	r3, [r7, #20]
 80039b8:	fa01 f303 	lsl.w	r3, r1, r3
 80039bc:	4013      	ands	r3, r2
 80039be:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	f000 8140 	beq.w	8003c48 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	685b      	ldr	r3, [r3, #4]
 80039cc:	f003 0303 	and.w	r3, r3, #3
 80039d0:	2b01      	cmp	r3, #1
 80039d2:	d005      	beq.n	80039e0 <HAL_GPIO_Init+0x40>
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	f003 0303 	and.w	r3, r3, #3
 80039dc:	2b02      	cmp	r3, #2
 80039de:	d130      	bne.n	8003a42 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	689b      	ldr	r3, [r3, #8]
 80039e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80039e6:	697b      	ldr	r3, [r7, #20]
 80039e8:	005b      	lsls	r3, r3, #1
 80039ea:	2203      	movs	r2, #3
 80039ec:	fa02 f303 	lsl.w	r3, r2, r3
 80039f0:	43db      	mvns	r3, r3
 80039f2:	693a      	ldr	r2, [r7, #16]
 80039f4:	4013      	ands	r3, r2
 80039f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80039f8:	683b      	ldr	r3, [r7, #0]
 80039fa:	68da      	ldr	r2, [r3, #12]
 80039fc:	697b      	ldr	r3, [r7, #20]
 80039fe:	005b      	lsls	r3, r3, #1
 8003a00:	fa02 f303 	lsl.w	r3, r2, r3
 8003a04:	693a      	ldr	r2, [r7, #16]
 8003a06:	4313      	orrs	r3, r2
 8003a08:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	693a      	ldr	r2, [r7, #16]
 8003a0e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	685b      	ldr	r3, [r3, #4]
 8003a14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003a16:	2201      	movs	r2, #1
 8003a18:	697b      	ldr	r3, [r7, #20]
 8003a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a1e:	43db      	mvns	r3, r3
 8003a20:	693a      	ldr	r2, [r7, #16]
 8003a22:	4013      	ands	r3, r2
 8003a24:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003a26:	683b      	ldr	r3, [r7, #0]
 8003a28:	685b      	ldr	r3, [r3, #4]
 8003a2a:	091b      	lsrs	r3, r3, #4
 8003a2c:	f003 0201 	and.w	r2, r3, #1
 8003a30:	697b      	ldr	r3, [r7, #20]
 8003a32:	fa02 f303 	lsl.w	r3, r2, r3
 8003a36:	693a      	ldr	r2, [r7, #16]
 8003a38:	4313      	orrs	r3, r2
 8003a3a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	693a      	ldr	r2, [r7, #16]
 8003a40:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003a42:	683b      	ldr	r3, [r7, #0]
 8003a44:	685b      	ldr	r3, [r3, #4]
 8003a46:	f003 0303 	and.w	r3, r3, #3
 8003a4a:	2b03      	cmp	r3, #3
 8003a4c:	d017      	beq.n	8003a7e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	68db      	ldr	r3, [r3, #12]
 8003a52:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003a54:	697b      	ldr	r3, [r7, #20]
 8003a56:	005b      	lsls	r3, r3, #1
 8003a58:	2203      	movs	r2, #3
 8003a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a5e:	43db      	mvns	r3, r3
 8003a60:	693a      	ldr	r2, [r7, #16]
 8003a62:	4013      	ands	r3, r2
 8003a64:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003a66:	683b      	ldr	r3, [r7, #0]
 8003a68:	689a      	ldr	r2, [r3, #8]
 8003a6a:	697b      	ldr	r3, [r7, #20]
 8003a6c:	005b      	lsls	r3, r3, #1
 8003a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a72:	693a      	ldr	r2, [r7, #16]
 8003a74:	4313      	orrs	r3, r2
 8003a76:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	693a      	ldr	r2, [r7, #16]
 8003a7c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a7e:	683b      	ldr	r3, [r7, #0]
 8003a80:	685b      	ldr	r3, [r3, #4]
 8003a82:	f003 0303 	and.w	r3, r3, #3
 8003a86:	2b02      	cmp	r3, #2
 8003a88:	d123      	bne.n	8003ad2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003a8a:	697b      	ldr	r3, [r7, #20]
 8003a8c:	08da      	lsrs	r2, r3, #3
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	3208      	adds	r2, #8
 8003a92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a96:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003a98:	697b      	ldr	r3, [r7, #20]
 8003a9a:	f003 0307 	and.w	r3, r3, #7
 8003a9e:	009b      	lsls	r3, r3, #2
 8003aa0:	220f      	movs	r2, #15
 8003aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8003aa6:	43db      	mvns	r3, r3
 8003aa8:	693a      	ldr	r2, [r7, #16]
 8003aaa:	4013      	ands	r3, r2
 8003aac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003aae:	683b      	ldr	r3, [r7, #0]
 8003ab0:	691a      	ldr	r2, [r3, #16]
 8003ab2:	697b      	ldr	r3, [r7, #20]
 8003ab4:	f003 0307 	and.w	r3, r3, #7
 8003ab8:	009b      	lsls	r3, r3, #2
 8003aba:	fa02 f303 	lsl.w	r3, r2, r3
 8003abe:	693a      	ldr	r2, [r7, #16]
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003ac4:	697b      	ldr	r3, [r7, #20]
 8003ac6:	08da      	lsrs	r2, r3, #3
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	3208      	adds	r2, #8
 8003acc:	6939      	ldr	r1, [r7, #16]
 8003ace:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003ad8:	697b      	ldr	r3, [r7, #20]
 8003ada:	005b      	lsls	r3, r3, #1
 8003adc:	2203      	movs	r2, #3
 8003ade:	fa02 f303 	lsl.w	r3, r2, r3
 8003ae2:	43db      	mvns	r3, r3
 8003ae4:	693a      	ldr	r2, [r7, #16]
 8003ae6:	4013      	ands	r3, r2
 8003ae8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	685b      	ldr	r3, [r3, #4]
 8003aee:	f003 0203 	and.w	r2, r3, #3
 8003af2:	697b      	ldr	r3, [r7, #20]
 8003af4:	005b      	lsls	r3, r3, #1
 8003af6:	fa02 f303 	lsl.w	r3, r2, r3
 8003afa:	693a      	ldr	r2, [r7, #16]
 8003afc:	4313      	orrs	r3, r2
 8003afe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	693a      	ldr	r2, [r7, #16]
 8003b04:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	685b      	ldr	r3, [r3, #4]
 8003b0a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	f000 809a 	beq.w	8003c48 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b14:	4b55      	ldr	r3, [pc, #340]	; (8003c6c <HAL_GPIO_Init+0x2cc>)
 8003b16:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b18:	4a54      	ldr	r2, [pc, #336]	; (8003c6c <HAL_GPIO_Init+0x2cc>)
 8003b1a:	f043 0301 	orr.w	r3, r3, #1
 8003b1e:	6613      	str	r3, [r2, #96]	; 0x60
 8003b20:	4b52      	ldr	r3, [pc, #328]	; (8003c6c <HAL_GPIO_Init+0x2cc>)
 8003b22:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b24:	f003 0301 	and.w	r3, r3, #1
 8003b28:	60bb      	str	r3, [r7, #8]
 8003b2a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003b2c:	4a50      	ldr	r2, [pc, #320]	; (8003c70 <HAL_GPIO_Init+0x2d0>)
 8003b2e:	697b      	ldr	r3, [r7, #20]
 8003b30:	089b      	lsrs	r3, r3, #2
 8003b32:	3302      	adds	r3, #2
 8003b34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b38:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003b3a:	697b      	ldr	r3, [r7, #20]
 8003b3c:	f003 0303 	and.w	r3, r3, #3
 8003b40:	009b      	lsls	r3, r3, #2
 8003b42:	220f      	movs	r2, #15
 8003b44:	fa02 f303 	lsl.w	r3, r2, r3
 8003b48:	43db      	mvns	r3, r3
 8003b4a:	693a      	ldr	r2, [r7, #16]
 8003b4c:	4013      	ands	r3, r2
 8003b4e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003b56:	d013      	beq.n	8003b80 <HAL_GPIO_Init+0x1e0>
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	4a46      	ldr	r2, [pc, #280]	; (8003c74 <HAL_GPIO_Init+0x2d4>)
 8003b5c:	4293      	cmp	r3, r2
 8003b5e:	d00d      	beq.n	8003b7c <HAL_GPIO_Init+0x1dc>
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	4a45      	ldr	r2, [pc, #276]	; (8003c78 <HAL_GPIO_Init+0x2d8>)
 8003b64:	4293      	cmp	r3, r2
 8003b66:	d007      	beq.n	8003b78 <HAL_GPIO_Init+0x1d8>
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	4a44      	ldr	r2, [pc, #272]	; (8003c7c <HAL_GPIO_Init+0x2dc>)
 8003b6c:	4293      	cmp	r3, r2
 8003b6e:	d101      	bne.n	8003b74 <HAL_GPIO_Init+0x1d4>
 8003b70:	2303      	movs	r3, #3
 8003b72:	e006      	b.n	8003b82 <HAL_GPIO_Init+0x1e2>
 8003b74:	2307      	movs	r3, #7
 8003b76:	e004      	b.n	8003b82 <HAL_GPIO_Init+0x1e2>
 8003b78:	2302      	movs	r3, #2
 8003b7a:	e002      	b.n	8003b82 <HAL_GPIO_Init+0x1e2>
 8003b7c:	2301      	movs	r3, #1
 8003b7e:	e000      	b.n	8003b82 <HAL_GPIO_Init+0x1e2>
 8003b80:	2300      	movs	r3, #0
 8003b82:	697a      	ldr	r2, [r7, #20]
 8003b84:	f002 0203 	and.w	r2, r2, #3
 8003b88:	0092      	lsls	r2, r2, #2
 8003b8a:	4093      	lsls	r3, r2
 8003b8c:	693a      	ldr	r2, [r7, #16]
 8003b8e:	4313      	orrs	r3, r2
 8003b90:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003b92:	4937      	ldr	r1, [pc, #220]	; (8003c70 <HAL_GPIO_Init+0x2d0>)
 8003b94:	697b      	ldr	r3, [r7, #20]
 8003b96:	089b      	lsrs	r3, r3, #2
 8003b98:	3302      	adds	r3, #2
 8003b9a:	693a      	ldr	r2, [r7, #16]
 8003b9c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003ba0:	4b37      	ldr	r3, [pc, #220]	; (8003c80 <HAL_GPIO_Init+0x2e0>)
 8003ba2:	689b      	ldr	r3, [r3, #8]
 8003ba4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	43db      	mvns	r3, r3
 8003baa:	693a      	ldr	r2, [r7, #16]
 8003bac:	4013      	ands	r3, r2
 8003bae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	685b      	ldr	r3, [r3, #4]
 8003bb4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d003      	beq.n	8003bc4 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8003bbc:	693a      	ldr	r2, [r7, #16]
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003bc4:	4a2e      	ldr	r2, [pc, #184]	; (8003c80 <HAL_GPIO_Init+0x2e0>)
 8003bc6:	693b      	ldr	r3, [r7, #16]
 8003bc8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003bca:	4b2d      	ldr	r3, [pc, #180]	; (8003c80 <HAL_GPIO_Init+0x2e0>)
 8003bcc:	68db      	ldr	r3, [r3, #12]
 8003bce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	43db      	mvns	r3, r3
 8003bd4:	693a      	ldr	r2, [r7, #16]
 8003bd6:	4013      	ands	r3, r2
 8003bd8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	685b      	ldr	r3, [r3, #4]
 8003bde:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d003      	beq.n	8003bee <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8003be6:	693a      	ldr	r2, [r7, #16]
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	4313      	orrs	r3, r2
 8003bec:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003bee:	4a24      	ldr	r2, [pc, #144]	; (8003c80 <HAL_GPIO_Init+0x2e0>)
 8003bf0:	693b      	ldr	r3, [r7, #16]
 8003bf2:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003bf4:	4b22      	ldr	r3, [pc, #136]	; (8003c80 <HAL_GPIO_Init+0x2e0>)
 8003bf6:	685b      	ldr	r3, [r3, #4]
 8003bf8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	43db      	mvns	r3, r3
 8003bfe:	693a      	ldr	r2, [r7, #16]
 8003c00:	4013      	ands	r3, r2
 8003c02:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	685b      	ldr	r3, [r3, #4]
 8003c08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d003      	beq.n	8003c18 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8003c10:	693a      	ldr	r2, [r7, #16]
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	4313      	orrs	r3, r2
 8003c16:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003c18:	4a19      	ldr	r2, [pc, #100]	; (8003c80 <HAL_GPIO_Init+0x2e0>)
 8003c1a:	693b      	ldr	r3, [r7, #16]
 8003c1c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003c1e:	4b18      	ldr	r3, [pc, #96]	; (8003c80 <HAL_GPIO_Init+0x2e0>)
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	43db      	mvns	r3, r3
 8003c28:	693a      	ldr	r2, [r7, #16]
 8003c2a:	4013      	ands	r3, r2
 8003c2c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	685b      	ldr	r3, [r3, #4]
 8003c32:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d003      	beq.n	8003c42 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8003c3a:	693a      	ldr	r2, [r7, #16]
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	4313      	orrs	r3, r2
 8003c40:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003c42:	4a0f      	ldr	r2, [pc, #60]	; (8003c80 <HAL_GPIO_Init+0x2e0>)
 8003c44:	693b      	ldr	r3, [r7, #16]
 8003c46:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003c48:	697b      	ldr	r3, [r7, #20]
 8003c4a:	3301      	adds	r3, #1
 8003c4c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	681a      	ldr	r2, [r3, #0]
 8003c52:	697b      	ldr	r3, [r7, #20]
 8003c54:	fa22 f303 	lsr.w	r3, r2, r3
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	f47f aea9 	bne.w	80039b0 <HAL_GPIO_Init+0x10>
  }
}
 8003c5e:	bf00      	nop
 8003c60:	bf00      	nop
 8003c62:	371c      	adds	r7, #28
 8003c64:	46bd      	mov	sp, r7
 8003c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6a:	4770      	bx	lr
 8003c6c:	40021000 	.word	0x40021000
 8003c70:	40010000 	.word	0x40010000
 8003c74:	48000400 	.word	0x48000400
 8003c78:	48000800 	.word	0x48000800
 8003c7c:	48000c00 	.word	0x48000c00
 8003c80:	40010400 	.word	0x40010400

08003c84 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c84:	b480      	push	{r7}
 8003c86:	b083      	sub	sp, #12
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
 8003c8c:	460b      	mov	r3, r1
 8003c8e:	807b      	strh	r3, [r7, #2]
 8003c90:	4613      	mov	r3, r2
 8003c92:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003c94:	787b      	ldrb	r3, [r7, #1]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d003      	beq.n	8003ca2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003c9a:	887a      	ldrh	r2, [r7, #2]
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003ca0:	e002      	b.n	8003ca8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003ca2:	887a      	ldrh	r2, [r7, #2]
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003ca8:	bf00      	nop
 8003caa:	370c      	adds	r7, #12
 8003cac:	46bd      	mov	sp, r7
 8003cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb2:	4770      	bx	lr

08003cb4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003cb4:	b480      	push	{r7}
 8003cb6:	b085      	sub	sp, #20
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
 8003cbc:	460b      	mov	r3, r1
 8003cbe:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	695b      	ldr	r3, [r3, #20]
 8003cc4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003cc6:	887a      	ldrh	r2, [r7, #2]
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	4013      	ands	r3, r2
 8003ccc:	041a      	lsls	r2, r3, #16
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	43d9      	mvns	r1, r3
 8003cd2:	887b      	ldrh	r3, [r7, #2]
 8003cd4:	400b      	ands	r3, r1
 8003cd6:	431a      	orrs	r2, r3
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	619a      	str	r2, [r3, #24]
}
 8003cdc:	bf00      	nop
 8003cde:	3714      	adds	r7, #20
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce6:	4770      	bx	lr

08003ce8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b082      	sub	sp, #8
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d101      	bne.n	8003cfa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003cf6:	2301      	movs	r3, #1
 8003cf8:	e08d      	b.n	8003e16 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003d00:	b2db      	uxtb	r3, r3
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d106      	bne.n	8003d14 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2200      	movs	r2, #0
 8003d0a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003d0e:	6878      	ldr	r0, [r7, #4]
 8003d10:	f7ff f9ac 	bl	800306c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2224      	movs	r2, #36	; 0x24
 8003d18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	681a      	ldr	r2, [r3, #0]
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f022 0201 	bic.w	r2, r2, #1
 8003d2a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	685a      	ldr	r2, [r3, #4]
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003d38:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	689a      	ldr	r2, [r3, #8]
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003d48:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	68db      	ldr	r3, [r3, #12]
 8003d4e:	2b01      	cmp	r3, #1
 8003d50:	d107      	bne.n	8003d62 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	689a      	ldr	r2, [r3, #8]
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003d5e:	609a      	str	r2, [r3, #8]
 8003d60:	e006      	b.n	8003d70 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	689a      	ldr	r2, [r3, #8]
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003d6e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	68db      	ldr	r3, [r3, #12]
 8003d74:	2b02      	cmp	r3, #2
 8003d76:	d108      	bne.n	8003d8a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	685a      	ldr	r2, [r3, #4]
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d86:	605a      	str	r2, [r3, #4]
 8003d88:	e007      	b.n	8003d9a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	685a      	ldr	r2, [r3, #4]
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003d98:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	685b      	ldr	r3, [r3, #4]
 8003da0:	687a      	ldr	r2, [r7, #4]
 8003da2:	6812      	ldr	r2, [r2, #0]
 8003da4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003da8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003dac:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	68da      	ldr	r2, [r3, #12]
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003dbc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	691a      	ldr	r2, [r3, #16]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	695b      	ldr	r3, [r3, #20]
 8003dc6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	699b      	ldr	r3, [r3, #24]
 8003dce:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	430a      	orrs	r2, r1
 8003dd6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	69d9      	ldr	r1, [r3, #28]
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6a1a      	ldr	r2, [r3, #32]
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	430a      	orrs	r2, r1
 8003de6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	681a      	ldr	r2, [r3, #0]
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f042 0201 	orr.w	r2, r2, #1
 8003df6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	2220      	movs	r2, #32
 8003e02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2200      	movs	r2, #0
 8003e0a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2200      	movs	r2, #0
 8003e10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003e14:	2300      	movs	r3, #0
}
 8003e16:	4618      	mov	r0, r3
 8003e18:	3708      	adds	r7, #8
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	bd80      	pop	{r7, pc}
	...

08003e20 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b088      	sub	sp, #32
 8003e24:	af02      	add	r7, sp, #8
 8003e26:	60f8      	str	r0, [r7, #12]
 8003e28:	4608      	mov	r0, r1
 8003e2a:	4611      	mov	r1, r2
 8003e2c:	461a      	mov	r2, r3
 8003e2e:	4603      	mov	r3, r0
 8003e30:	817b      	strh	r3, [r7, #10]
 8003e32:	460b      	mov	r3, r1
 8003e34:	813b      	strh	r3, [r7, #8]
 8003e36:	4613      	mov	r3, r2
 8003e38:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e40:	b2db      	uxtb	r3, r3
 8003e42:	2b20      	cmp	r3, #32
 8003e44:	f040 80f9 	bne.w	800403a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e48:	6a3b      	ldr	r3, [r7, #32]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d002      	beq.n	8003e54 <HAL_I2C_Mem_Write+0x34>
 8003e4e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d105      	bne.n	8003e60 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003e5a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003e5c:	2301      	movs	r3, #1
 8003e5e:	e0ed      	b.n	800403c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003e66:	2b01      	cmp	r3, #1
 8003e68:	d101      	bne.n	8003e6e <HAL_I2C_Mem_Write+0x4e>
 8003e6a:	2302      	movs	r3, #2
 8003e6c:	e0e6      	b.n	800403c <HAL_I2C_Mem_Write+0x21c>
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	2201      	movs	r2, #1
 8003e72:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003e76:	f7ff fbd3 	bl	8003620 <HAL_GetTick>
 8003e7a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003e7c:	697b      	ldr	r3, [r7, #20]
 8003e7e:	9300      	str	r3, [sp, #0]
 8003e80:	2319      	movs	r3, #25
 8003e82:	2201      	movs	r2, #1
 8003e84:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003e88:	68f8      	ldr	r0, [r7, #12]
 8003e8a:	f000 fbcd 	bl	8004628 <I2C_WaitOnFlagUntilTimeout>
 8003e8e:	4603      	mov	r3, r0
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d001      	beq.n	8003e98 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003e94:	2301      	movs	r3, #1
 8003e96:	e0d1      	b.n	800403c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	2221      	movs	r2, #33	; 0x21
 8003e9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	2240      	movs	r2, #64	; 0x40
 8003ea4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	2200      	movs	r2, #0
 8003eac:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	6a3a      	ldr	r2, [r7, #32]
 8003eb2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003eb8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003ec0:	88f8      	ldrh	r0, [r7, #6]
 8003ec2:	893a      	ldrh	r2, [r7, #8]
 8003ec4:	8979      	ldrh	r1, [r7, #10]
 8003ec6:	697b      	ldr	r3, [r7, #20]
 8003ec8:	9301      	str	r3, [sp, #4]
 8003eca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ecc:	9300      	str	r3, [sp, #0]
 8003ece:	4603      	mov	r3, r0
 8003ed0:	68f8      	ldr	r0, [r7, #12]
 8003ed2:	f000 fadd 	bl	8004490 <I2C_RequestMemoryWrite>
 8003ed6:	4603      	mov	r3, r0
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d005      	beq.n	8003ee8 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	2200      	movs	r2, #0
 8003ee0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003ee4:	2301      	movs	r3, #1
 8003ee6:	e0a9      	b.n	800403c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003eec:	b29b      	uxth	r3, r3
 8003eee:	2bff      	cmp	r3, #255	; 0xff
 8003ef0:	d90e      	bls.n	8003f10 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	22ff      	movs	r2, #255	; 0xff
 8003ef6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003efc:	b2da      	uxtb	r2, r3
 8003efe:	8979      	ldrh	r1, [r7, #10]
 8003f00:	2300      	movs	r3, #0
 8003f02:	9300      	str	r3, [sp, #0]
 8003f04:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003f08:	68f8      	ldr	r0, [r7, #12]
 8003f0a:	f000 fd47 	bl	800499c <I2C_TransferConfig>
 8003f0e:	e00f      	b.n	8003f30 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f14:	b29a      	uxth	r2, r3
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f1e:	b2da      	uxtb	r2, r3
 8003f20:	8979      	ldrh	r1, [r7, #10]
 8003f22:	2300      	movs	r3, #0
 8003f24:	9300      	str	r3, [sp, #0]
 8003f26:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003f2a:	68f8      	ldr	r0, [r7, #12]
 8003f2c:	f000 fd36 	bl	800499c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f30:	697a      	ldr	r2, [r7, #20]
 8003f32:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003f34:	68f8      	ldr	r0, [r7, #12]
 8003f36:	f000 fbc6 	bl	80046c6 <I2C_WaitOnTXISFlagUntilTimeout>
 8003f3a:	4603      	mov	r3, r0
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d001      	beq.n	8003f44 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003f40:	2301      	movs	r3, #1
 8003f42:	e07b      	b.n	800403c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f48:	781a      	ldrb	r2, [r3, #0]
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f54:	1c5a      	adds	r2, r3, #1
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f5e:	b29b      	uxth	r3, r3
 8003f60:	3b01      	subs	r3, #1
 8003f62:	b29a      	uxth	r2, r3
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f6c:	3b01      	subs	r3, #1
 8003f6e:	b29a      	uxth	r2, r3
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f78:	b29b      	uxth	r3, r3
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d034      	beq.n	8003fe8 <HAL_I2C_Mem_Write+0x1c8>
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d130      	bne.n	8003fe8 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003f86:	697b      	ldr	r3, [r7, #20]
 8003f88:	9300      	str	r3, [sp, #0]
 8003f8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	2180      	movs	r1, #128	; 0x80
 8003f90:	68f8      	ldr	r0, [r7, #12]
 8003f92:	f000 fb49 	bl	8004628 <I2C_WaitOnFlagUntilTimeout>
 8003f96:	4603      	mov	r3, r0
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d001      	beq.n	8003fa0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003f9c:	2301      	movs	r3, #1
 8003f9e:	e04d      	b.n	800403c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fa4:	b29b      	uxth	r3, r3
 8003fa6:	2bff      	cmp	r3, #255	; 0xff
 8003fa8:	d90e      	bls.n	8003fc8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	22ff      	movs	r2, #255	; 0xff
 8003fae:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fb4:	b2da      	uxtb	r2, r3
 8003fb6:	8979      	ldrh	r1, [r7, #10]
 8003fb8:	2300      	movs	r3, #0
 8003fba:	9300      	str	r3, [sp, #0]
 8003fbc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003fc0:	68f8      	ldr	r0, [r7, #12]
 8003fc2:	f000 fceb 	bl	800499c <I2C_TransferConfig>
 8003fc6:	e00f      	b.n	8003fe8 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fcc:	b29a      	uxth	r2, r3
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fd6:	b2da      	uxtb	r2, r3
 8003fd8:	8979      	ldrh	r1, [r7, #10]
 8003fda:	2300      	movs	r3, #0
 8003fdc:	9300      	str	r3, [sp, #0]
 8003fde:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003fe2:	68f8      	ldr	r0, [r7, #12]
 8003fe4:	f000 fcda 	bl	800499c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fec:	b29b      	uxth	r3, r3
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d19e      	bne.n	8003f30 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ff2:	697a      	ldr	r2, [r7, #20]
 8003ff4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003ff6:	68f8      	ldr	r0, [r7, #12]
 8003ff8:	f000 fbac 	bl	8004754 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003ffc:	4603      	mov	r3, r0
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d001      	beq.n	8004006 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8004002:	2301      	movs	r3, #1
 8004004:	e01a      	b.n	800403c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	2220      	movs	r2, #32
 800400c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	6859      	ldr	r1, [r3, #4]
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681a      	ldr	r2, [r3, #0]
 8004018:	4b0a      	ldr	r3, [pc, #40]	; (8004044 <HAL_I2C_Mem_Write+0x224>)
 800401a:	400b      	ands	r3, r1
 800401c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	2220      	movs	r2, #32
 8004022:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	2200      	movs	r2, #0
 800402a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	2200      	movs	r2, #0
 8004032:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004036:	2300      	movs	r3, #0
 8004038:	e000      	b.n	800403c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800403a:	2302      	movs	r3, #2
  }
}
 800403c:	4618      	mov	r0, r3
 800403e:	3718      	adds	r7, #24
 8004040:	46bd      	mov	sp, r7
 8004042:	bd80      	pop	{r7, pc}
 8004044:	fe00e800 	.word	0xfe00e800

08004048 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b088      	sub	sp, #32
 800404c:	af02      	add	r7, sp, #8
 800404e:	60f8      	str	r0, [r7, #12]
 8004050:	4608      	mov	r0, r1
 8004052:	4611      	mov	r1, r2
 8004054:	461a      	mov	r2, r3
 8004056:	4603      	mov	r3, r0
 8004058:	817b      	strh	r3, [r7, #10]
 800405a:	460b      	mov	r3, r1
 800405c:	813b      	strh	r3, [r7, #8]
 800405e:	4613      	mov	r3, r2
 8004060:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004068:	b2db      	uxtb	r3, r3
 800406a:	2b20      	cmp	r3, #32
 800406c:	f040 80fd 	bne.w	800426a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8004070:	6a3b      	ldr	r3, [r7, #32]
 8004072:	2b00      	cmp	r3, #0
 8004074:	d002      	beq.n	800407c <HAL_I2C_Mem_Read+0x34>
 8004076:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004078:	2b00      	cmp	r3, #0
 800407a:	d105      	bne.n	8004088 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004082:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8004084:	2301      	movs	r3, #1
 8004086:	e0f1      	b.n	800426c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800408e:	2b01      	cmp	r3, #1
 8004090:	d101      	bne.n	8004096 <HAL_I2C_Mem_Read+0x4e>
 8004092:	2302      	movs	r3, #2
 8004094:	e0ea      	b.n	800426c <HAL_I2C_Mem_Read+0x224>
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	2201      	movs	r2, #1
 800409a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800409e:	f7ff fabf 	bl	8003620 <HAL_GetTick>
 80040a2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80040a4:	697b      	ldr	r3, [r7, #20]
 80040a6:	9300      	str	r3, [sp, #0]
 80040a8:	2319      	movs	r3, #25
 80040aa:	2201      	movs	r2, #1
 80040ac:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80040b0:	68f8      	ldr	r0, [r7, #12]
 80040b2:	f000 fab9 	bl	8004628 <I2C_WaitOnFlagUntilTimeout>
 80040b6:	4603      	mov	r3, r0
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d001      	beq.n	80040c0 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80040bc:	2301      	movs	r3, #1
 80040be:	e0d5      	b.n	800426c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	2222      	movs	r2, #34	; 0x22
 80040c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	2240      	movs	r2, #64	; 0x40
 80040cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	2200      	movs	r2, #0
 80040d4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	6a3a      	ldr	r2, [r7, #32]
 80040da:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80040e0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	2200      	movs	r2, #0
 80040e6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80040e8:	88f8      	ldrh	r0, [r7, #6]
 80040ea:	893a      	ldrh	r2, [r7, #8]
 80040ec:	8979      	ldrh	r1, [r7, #10]
 80040ee:	697b      	ldr	r3, [r7, #20]
 80040f0:	9301      	str	r3, [sp, #4]
 80040f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040f4:	9300      	str	r3, [sp, #0]
 80040f6:	4603      	mov	r3, r0
 80040f8:	68f8      	ldr	r0, [r7, #12]
 80040fa:	f000 fa1d 	bl	8004538 <I2C_RequestMemoryRead>
 80040fe:	4603      	mov	r3, r0
 8004100:	2b00      	cmp	r3, #0
 8004102:	d005      	beq.n	8004110 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	2200      	movs	r2, #0
 8004108:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800410c:	2301      	movs	r3, #1
 800410e:	e0ad      	b.n	800426c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004114:	b29b      	uxth	r3, r3
 8004116:	2bff      	cmp	r3, #255	; 0xff
 8004118:	d90e      	bls.n	8004138 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	22ff      	movs	r2, #255	; 0xff
 800411e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004124:	b2da      	uxtb	r2, r3
 8004126:	8979      	ldrh	r1, [r7, #10]
 8004128:	4b52      	ldr	r3, [pc, #328]	; (8004274 <HAL_I2C_Mem_Read+0x22c>)
 800412a:	9300      	str	r3, [sp, #0]
 800412c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004130:	68f8      	ldr	r0, [r7, #12]
 8004132:	f000 fc33 	bl	800499c <I2C_TransferConfig>
 8004136:	e00f      	b.n	8004158 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800413c:	b29a      	uxth	r2, r3
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004146:	b2da      	uxtb	r2, r3
 8004148:	8979      	ldrh	r1, [r7, #10]
 800414a:	4b4a      	ldr	r3, [pc, #296]	; (8004274 <HAL_I2C_Mem_Read+0x22c>)
 800414c:	9300      	str	r3, [sp, #0]
 800414e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004152:	68f8      	ldr	r0, [r7, #12]
 8004154:	f000 fc22 	bl	800499c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004158:	697b      	ldr	r3, [r7, #20]
 800415a:	9300      	str	r3, [sp, #0]
 800415c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800415e:	2200      	movs	r2, #0
 8004160:	2104      	movs	r1, #4
 8004162:	68f8      	ldr	r0, [r7, #12]
 8004164:	f000 fa60 	bl	8004628 <I2C_WaitOnFlagUntilTimeout>
 8004168:	4603      	mov	r3, r0
 800416a:	2b00      	cmp	r3, #0
 800416c:	d001      	beq.n	8004172 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800416e:	2301      	movs	r3, #1
 8004170:	e07c      	b.n	800426c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800417c:	b2d2      	uxtb	r2, r2
 800417e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004184:	1c5a      	adds	r2, r3, #1
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800418e:	3b01      	subs	r3, #1
 8004190:	b29a      	uxth	r2, r3
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800419a:	b29b      	uxth	r3, r3
 800419c:	3b01      	subs	r3, #1
 800419e:	b29a      	uxth	r2, r3
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041a8:	b29b      	uxth	r3, r3
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d034      	beq.n	8004218 <HAL_I2C_Mem_Read+0x1d0>
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d130      	bne.n	8004218 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80041b6:	697b      	ldr	r3, [r7, #20]
 80041b8:	9300      	str	r3, [sp, #0]
 80041ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041bc:	2200      	movs	r2, #0
 80041be:	2180      	movs	r1, #128	; 0x80
 80041c0:	68f8      	ldr	r0, [r7, #12]
 80041c2:	f000 fa31 	bl	8004628 <I2C_WaitOnFlagUntilTimeout>
 80041c6:	4603      	mov	r3, r0
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d001      	beq.n	80041d0 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80041cc:	2301      	movs	r3, #1
 80041ce:	e04d      	b.n	800426c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041d4:	b29b      	uxth	r3, r3
 80041d6:	2bff      	cmp	r3, #255	; 0xff
 80041d8:	d90e      	bls.n	80041f8 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	22ff      	movs	r2, #255	; 0xff
 80041de:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041e4:	b2da      	uxtb	r2, r3
 80041e6:	8979      	ldrh	r1, [r7, #10]
 80041e8:	2300      	movs	r3, #0
 80041ea:	9300      	str	r3, [sp, #0]
 80041ec:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80041f0:	68f8      	ldr	r0, [r7, #12]
 80041f2:	f000 fbd3 	bl	800499c <I2C_TransferConfig>
 80041f6:	e00f      	b.n	8004218 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041fc:	b29a      	uxth	r2, r3
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004206:	b2da      	uxtb	r2, r3
 8004208:	8979      	ldrh	r1, [r7, #10]
 800420a:	2300      	movs	r3, #0
 800420c:	9300      	str	r3, [sp, #0]
 800420e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004212:	68f8      	ldr	r0, [r7, #12]
 8004214:	f000 fbc2 	bl	800499c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800421c:	b29b      	uxth	r3, r3
 800421e:	2b00      	cmp	r3, #0
 8004220:	d19a      	bne.n	8004158 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004222:	697a      	ldr	r2, [r7, #20]
 8004224:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004226:	68f8      	ldr	r0, [r7, #12]
 8004228:	f000 fa94 	bl	8004754 <I2C_WaitOnSTOPFlagUntilTimeout>
 800422c:	4603      	mov	r3, r0
 800422e:	2b00      	cmp	r3, #0
 8004230:	d001      	beq.n	8004236 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8004232:	2301      	movs	r3, #1
 8004234:	e01a      	b.n	800426c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	2220      	movs	r2, #32
 800423c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	6859      	ldr	r1, [r3, #4]
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681a      	ldr	r2, [r3, #0]
 8004248:	4b0b      	ldr	r3, [pc, #44]	; (8004278 <HAL_I2C_Mem_Read+0x230>)
 800424a:	400b      	ands	r3, r1
 800424c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	2220      	movs	r2, #32
 8004252:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	2200      	movs	r2, #0
 800425a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	2200      	movs	r2, #0
 8004262:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004266:	2300      	movs	r3, #0
 8004268:	e000      	b.n	800426c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800426a:	2302      	movs	r3, #2
  }
}
 800426c:	4618      	mov	r0, r3
 800426e:	3718      	adds	r7, #24
 8004270:	46bd      	mov	sp, r7
 8004272:	bd80      	pop	{r7, pc}
 8004274:	80002400 	.word	0x80002400
 8004278:	fe00e800 	.word	0xfe00e800

0800427c <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 800427c:	b580      	push	{r7, lr}
 800427e:	b08a      	sub	sp, #40	; 0x28
 8004280:	af02      	add	r7, sp, #8
 8004282:	60f8      	str	r0, [r7, #12]
 8004284:	607a      	str	r2, [r7, #4]
 8004286:	603b      	str	r3, [r7, #0]
 8004288:	460b      	mov	r3, r1
 800428a:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 800428c:	2300      	movs	r3, #0
 800428e:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004296:	b2db      	uxtb	r3, r3
 8004298:	2b20      	cmp	r3, #32
 800429a:	f040 80f3 	bne.w	8004484 <HAL_I2C_IsDeviceReady+0x208>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	699b      	ldr	r3, [r3, #24]
 80042a4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80042a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80042ac:	d101      	bne.n	80042b2 <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 80042ae:	2302      	movs	r3, #2
 80042b0:	e0e9      	b.n	8004486 <HAL_I2C_IsDeviceReady+0x20a>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80042b8:	2b01      	cmp	r3, #1
 80042ba:	d101      	bne.n	80042c0 <HAL_I2C_IsDeviceReady+0x44>
 80042bc:	2302      	movs	r3, #2
 80042be:	e0e2      	b.n	8004486 <HAL_I2C_IsDeviceReady+0x20a>
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	2201      	movs	r2, #1
 80042c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	2224      	movs	r2, #36	; 0x24
 80042cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	2200      	movs	r2, #0
 80042d4:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	68db      	ldr	r3, [r3, #12]
 80042da:	2b01      	cmp	r3, #1
 80042dc:	d107      	bne.n	80042ee <HAL_I2C_IsDeviceReady+0x72>
 80042de:	897b      	ldrh	r3, [r7, #10]
 80042e0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80042e4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80042e8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80042ec:	e006      	b.n	80042fc <HAL_I2C_IsDeviceReady+0x80>
 80042ee:	897b      	ldrh	r3, [r7, #10]
 80042f0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80042f4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80042f8:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 80042fc:	68fa      	ldr	r2, [r7, #12]
 80042fe:	6812      	ldr	r2, [r2, #0]
 8004300:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8004302:	f7ff f98d 	bl	8003620 <HAL_GetTick>
 8004306:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	699b      	ldr	r3, [r3, #24]
 800430e:	f003 0320 	and.w	r3, r3, #32
 8004312:	2b20      	cmp	r3, #32
 8004314:	bf0c      	ite	eq
 8004316:	2301      	moveq	r3, #1
 8004318:	2300      	movne	r3, #0
 800431a:	b2db      	uxtb	r3, r3
 800431c:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	699b      	ldr	r3, [r3, #24]
 8004324:	f003 0310 	and.w	r3, r3, #16
 8004328:	2b10      	cmp	r3, #16
 800432a:	bf0c      	ite	eq
 800432c:	2301      	moveq	r3, #1
 800432e:	2300      	movne	r3, #0
 8004330:	b2db      	uxtb	r3, r3
 8004332:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8004334:	e034      	b.n	80043a0 <HAL_I2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 8004336:	683b      	ldr	r3, [r7, #0]
 8004338:	f1b3 3fff 	cmp.w	r3, #4294967295
 800433c:	d01a      	beq.n	8004374 <HAL_I2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800433e:	f7ff f96f 	bl	8003620 <HAL_GetTick>
 8004342:	4602      	mov	r2, r0
 8004344:	69bb      	ldr	r3, [r7, #24]
 8004346:	1ad3      	subs	r3, r2, r3
 8004348:	683a      	ldr	r2, [r7, #0]
 800434a:	429a      	cmp	r2, r3
 800434c:	d302      	bcc.n	8004354 <HAL_I2C_IsDeviceReady+0xd8>
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d10f      	bne.n	8004374 <HAL_I2C_IsDeviceReady+0xf8>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	2220      	movs	r2, #32
 8004358:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004360:	f043 0220 	orr.w	r2, r3, #32
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	2200      	movs	r2, #0
 800436c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 8004370:	2301      	movs	r3, #1
 8004372:	e088      	b.n	8004486 <HAL_I2C_IsDeviceReady+0x20a>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	699b      	ldr	r3, [r3, #24]
 800437a:	f003 0320 	and.w	r3, r3, #32
 800437e:	2b20      	cmp	r3, #32
 8004380:	bf0c      	ite	eq
 8004382:	2301      	moveq	r3, #1
 8004384:	2300      	movne	r3, #0
 8004386:	b2db      	uxtb	r3, r3
 8004388:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	699b      	ldr	r3, [r3, #24]
 8004390:	f003 0310 	and.w	r3, r3, #16
 8004394:	2b10      	cmp	r3, #16
 8004396:	bf0c      	ite	eq
 8004398:	2301      	moveq	r3, #1
 800439a:	2300      	movne	r3, #0
 800439c:	b2db      	uxtb	r3, r3
 800439e:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 80043a0:	7ffb      	ldrb	r3, [r7, #31]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d102      	bne.n	80043ac <HAL_I2C_IsDeviceReady+0x130>
 80043a6:	7fbb      	ldrb	r3, [r7, #30]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d0c4      	beq.n	8004336 <HAL_I2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	699b      	ldr	r3, [r3, #24]
 80043b2:	f003 0310 	and.w	r3, r3, #16
 80043b6:	2b10      	cmp	r3, #16
 80043b8:	d01a      	beq.n	80043f0 <HAL_I2C_IsDeviceReady+0x174>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80043ba:	69bb      	ldr	r3, [r7, #24]
 80043bc:	9300      	str	r3, [sp, #0]
 80043be:	683b      	ldr	r3, [r7, #0]
 80043c0:	2200      	movs	r2, #0
 80043c2:	2120      	movs	r1, #32
 80043c4:	68f8      	ldr	r0, [r7, #12]
 80043c6:	f000 f92f 	bl	8004628 <I2C_WaitOnFlagUntilTimeout>
 80043ca:	4603      	mov	r3, r0
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d001      	beq.n	80043d4 <HAL_I2C_IsDeviceReady+0x158>
        {
          return HAL_ERROR;
 80043d0:	2301      	movs	r3, #1
 80043d2:	e058      	b.n	8004486 <HAL_I2C_IsDeviceReady+0x20a>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	2220      	movs	r2, #32
 80043da:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	2220      	movs	r2, #32
 80043e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	2200      	movs	r2, #0
 80043e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 80043ec:	2300      	movs	r3, #0
 80043ee:	e04a      	b.n	8004486 <HAL_I2C_IsDeviceReady+0x20a>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80043f0:	69bb      	ldr	r3, [r7, #24]
 80043f2:	9300      	str	r3, [sp, #0]
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	2200      	movs	r2, #0
 80043f8:	2120      	movs	r1, #32
 80043fa:	68f8      	ldr	r0, [r7, #12]
 80043fc:	f000 f914 	bl	8004628 <I2C_WaitOnFlagUntilTimeout>
 8004400:	4603      	mov	r3, r0
 8004402:	2b00      	cmp	r3, #0
 8004404:	d001      	beq.n	800440a <HAL_I2C_IsDeviceReady+0x18e>
        {
          return HAL_ERROR;
 8004406:	2301      	movs	r3, #1
 8004408:	e03d      	b.n	8004486 <HAL_I2C_IsDeviceReady+0x20a>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	2210      	movs	r2, #16
 8004410:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	2220      	movs	r2, #32
 8004418:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 800441a:	697b      	ldr	r3, [r7, #20]
 800441c:	687a      	ldr	r2, [r7, #4]
 800441e:	429a      	cmp	r2, r3
 8004420:	d118      	bne.n	8004454 <HAL_I2C_IsDeviceReady+0x1d8>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	685a      	ldr	r2, [r3, #4]
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004430:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8004432:	69bb      	ldr	r3, [r7, #24]
 8004434:	9300      	str	r3, [sp, #0]
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	2200      	movs	r2, #0
 800443a:	2120      	movs	r1, #32
 800443c:	68f8      	ldr	r0, [r7, #12]
 800443e:	f000 f8f3 	bl	8004628 <I2C_WaitOnFlagUntilTimeout>
 8004442:	4603      	mov	r3, r0
 8004444:	2b00      	cmp	r3, #0
 8004446:	d001      	beq.n	800444c <HAL_I2C_IsDeviceReady+0x1d0>
        {
          return HAL_ERROR;
 8004448:	2301      	movs	r3, #1
 800444a:	e01c      	b.n	8004486 <HAL_I2C_IsDeviceReady+0x20a>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	2220      	movs	r2, #32
 8004452:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8004454:	697b      	ldr	r3, [r7, #20]
 8004456:	3301      	adds	r3, #1
 8004458:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 800445a:	697b      	ldr	r3, [r7, #20]
 800445c:	687a      	ldr	r2, [r7, #4]
 800445e:	429a      	cmp	r2, r3
 8004460:	f63f af39 	bhi.w	80042d6 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	2220      	movs	r2, #32
 8004468:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004470:	f043 0220 	orr.w	r2, r3, #32
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	2200      	movs	r2, #0
 800447c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8004480:	2301      	movs	r3, #1
 8004482:	e000      	b.n	8004486 <HAL_I2C_IsDeviceReady+0x20a>
  }
  else
  {
    return HAL_BUSY;
 8004484:	2302      	movs	r3, #2
  }
}
 8004486:	4618      	mov	r0, r3
 8004488:	3720      	adds	r7, #32
 800448a:	46bd      	mov	sp, r7
 800448c:	bd80      	pop	{r7, pc}
	...

08004490 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b086      	sub	sp, #24
 8004494:	af02      	add	r7, sp, #8
 8004496:	60f8      	str	r0, [r7, #12]
 8004498:	4608      	mov	r0, r1
 800449a:	4611      	mov	r1, r2
 800449c:	461a      	mov	r2, r3
 800449e:	4603      	mov	r3, r0
 80044a0:	817b      	strh	r3, [r7, #10]
 80044a2:	460b      	mov	r3, r1
 80044a4:	813b      	strh	r3, [r7, #8]
 80044a6:	4613      	mov	r3, r2
 80044a8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80044aa:	88fb      	ldrh	r3, [r7, #6]
 80044ac:	b2da      	uxtb	r2, r3
 80044ae:	8979      	ldrh	r1, [r7, #10]
 80044b0:	4b20      	ldr	r3, [pc, #128]	; (8004534 <I2C_RequestMemoryWrite+0xa4>)
 80044b2:	9300      	str	r3, [sp, #0]
 80044b4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80044b8:	68f8      	ldr	r0, [r7, #12]
 80044ba:	f000 fa6f 	bl	800499c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80044be:	69fa      	ldr	r2, [r7, #28]
 80044c0:	69b9      	ldr	r1, [r7, #24]
 80044c2:	68f8      	ldr	r0, [r7, #12]
 80044c4:	f000 f8ff 	bl	80046c6 <I2C_WaitOnTXISFlagUntilTimeout>
 80044c8:	4603      	mov	r3, r0
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d001      	beq.n	80044d2 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80044ce:	2301      	movs	r3, #1
 80044d0:	e02c      	b.n	800452c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80044d2:	88fb      	ldrh	r3, [r7, #6]
 80044d4:	2b01      	cmp	r3, #1
 80044d6:	d105      	bne.n	80044e4 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80044d8:	893b      	ldrh	r3, [r7, #8]
 80044da:	b2da      	uxtb	r2, r3
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	629a      	str	r2, [r3, #40]	; 0x28
 80044e2:	e015      	b.n	8004510 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80044e4:	893b      	ldrh	r3, [r7, #8]
 80044e6:	0a1b      	lsrs	r3, r3, #8
 80044e8:	b29b      	uxth	r3, r3
 80044ea:	b2da      	uxtb	r2, r3
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80044f2:	69fa      	ldr	r2, [r7, #28]
 80044f4:	69b9      	ldr	r1, [r7, #24]
 80044f6:	68f8      	ldr	r0, [r7, #12]
 80044f8:	f000 f8e5 	bl	80046c6 <I2C_WaitOnTXISFlagUntilTimeout>
 80044fc:	4603      	mov	r3, r0
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d001      	beq.n	8004506 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8004502:	2301      	movs	r3, #1
 8004504:	e012      	b.n	800452c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004506:	893b      	ldrh	r3, [r7, #8]
 8004508:	b2da      	uxtb	r2, r3
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004510:	69fb      	ldr	r3, [r7, #28]
 8004512:	9300      	str	r3, [sp, #0]
 8004514:	69bb      	ldr	r3, [r7, #24]
 8004516:	2200      	movs	r2, #0
 8004518:	2180      	movs	r1, #128	; 0x80
 800451a:	68f8      	ldr	r0, [r7, #12]
 800451c:	f000 f884 	bl	8004628 <I2C_WaitOnFlagUntilTimeout>
 8004520:	4603      	mov	r3, r0
 8004522:	2b00      	cmp	r3, #0
 8004524:	d001      	beq.n	800452a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8004526:	2301      	movs	r3, #1
 8004528:	e000      	b.n	800452c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800452a:	2300      	movs	r3, #0
}
 800452c:	4618      	mov	r0, r3
 800452e:	3710      	adds	r7, #16
 8004530:	46bd      	mov	sp, r7
 8004532:	bd80      	pop	{r7, pc}
 8004534:	80002000 	.word	0x80002000

08004538 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004538:	b580      	push	{r7, lr}
 800453a:	b086      	sub	sp, #24
 800453c:	af02      	add	r7, sp, #8
 800453e:	60f8      	str	r0, [r7, #12]
 8004540:	4608      	mov	r0, r1
 8004542:	4611      	mov	r1, r2
 8004544:	461a      	mov	r2, r3
 8004546:	4603      	mov	r3, r0
 8004548:	817b      	strh	r3, [r7, #10]
 800454a:	460b      	mov	r3, r1
 800454c:	813b      	strh	r3, [r7, #8]
 800454e:	4613      	mov	r3, r2
 8004550:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004552:	88fb      	ldrh	r3, [r7, #6]
 8004554:	b2da      	uxtb	r2, r3
 8004556:	8979      	ldrh	r1, [r7, #10]
 8004558:	4b20      	ldr	r3, [pc, #128]	; (80045dc <I2C_RequestMemoryRead+0xa4>)
 800455a:	9300      	str	r3, [sp, #0]
 800455c:	2300      	movs	r3, #0
 800455e:	68f8      	ldr	r0, [r7, #12]
 8004560:	f000 fa1c 	bl	800499c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004564:	69fa      	ldr	r2, [r7, #28]
 8004566:	69b9      	ldr	r1, [r7, #24]
 8004568:	68f8      	ldr	r0, [r7, #12]
 800456a:	f000 f8ac 	bl	80046c6 <I2C_WaitOnTXISFlagUntilTimeout>
 800456e:	4603      	mov	r3, r0
 8004570:	2b00      	cmp	r3, #0
 8004572:	d001      	beq.n	8004578 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8004574:	2301      	movs	r3, #1
 8004576:	e02c      	b.n	80045d2 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004578:	88fb      	ldrh	r3, [r7, #6]
 800457a:	2b01      	cmp	r3, #1
 800457c:	d105      	bne.n	800458a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800457e:	893b      	ldrh	r3, [r7, #8]
 8004580:	b2da      	uxtb	r2, r3
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	629a      	str	r2, [r3, #40]	; 0x28
 8004588:	e015      	b.n	80045b6 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800458a:	893b      	ldrh	r3, [r7, #8]
 800458c:	0a1b      	lsrs	r3, r3, #8
 800458e:	b29b      	uxth	r3, r3
 8004590:	b2da      	uxtb	r2, r3
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004598:	69fa      	ldr	r2, [r7, #28]
 800459a:	69b9      	ldr	r1, [r7, #24]
 800459c:	68f8      	ldr	r0, [r7, #12]
 800459e:	f000 f892 	bl	80046c6 <I2C_WaitOnTXISFlagUntilTimeout>
 80045a2:	4603      	mov	r3, r0
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d001      	beq.n	80045ac <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80045a8:	2301      	movs	r3, #1
 80045aa:	e012      	b.n	80045d2 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80045ac:	893b      	ldrh	r3, [r7, #8]
 80045ae:	b2da      	uxtb	r2, r3
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80045b6:	69fb      	ldr	r3, [r7, #28]
 80045b8:	9300      	str	r3, [sp, #0]
 80045ba:	69bb      	ldr	r3, [r7, #24]
 80045bc:	2200      	movs	r2, #0
 80045be:	2140      	movs	r1, #64	; 0x40
 80045c0:	68f8      	ldr	r0, [r7, #12]
 80045c2:	f000 f831 	bl	8004628 <I2C_WaitOnFlagUntilTimeout>
 80045c6:	4603      	mov	r3, r0
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d001      	beq.n	80045d0 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80045cc:	2301      	movs	r3, #1
 80045ce:	e000      	b.n	80045d2 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80045d0:	2300      	movs	r3, #0
}
 80045d2:	4618      	mov	r0, r3
 80045d4:	3710      	adds	r7, #16
 80045d6:	46bd      	mov	sp, r7
 80045d8:	bd80      	pop	{r7, pc}
 80045da:	bf00      	nop
 80045dc:	80002000 	.word	0x80002000

080045e0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80045e0:	b480      	push	{r7}
 80045e2:	b083      	sub	sp, #12
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	699b      	ldr	r3, [r3, #24]
 80045ee:	f003 0302 	and.w	r3, r3, #2
 80045f2:	2b02      	cmp	r3, #2
 80045f4:	d103      	bne.n	80045fe <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	2200      	movs	r2, #0
 80045fc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	699b      	ldr	r3, [r3, #24]
 8004604:	f003 0301 	and.w	r3, r3, #1
 8004608:	2b01      	cmp	r3, #1
 800460a:	d007      	beq.n	800461c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	699a      	ldr	r2, [r3, #24]
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f042 0201 	orr.w	r2, r2, #1
 800461a:	619a      	str	r2, [r3, #24]
  }
}
 800461c:	bf00      	nop
 800461e:	370c      	adds	r7, #12
 8004620:	46bd      	mov	sp, r7
 8004622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004626:	4770      	bx	lr

08004628 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004628:	b580      	push	{r7, lr}
 800462a:	b084      	sub	sp, #16
 800462c:	af00      	add	r7, sp, #0
 800462e:	60f8      	str	r0, [r7, #12]
 8004630:	60b9      	str	r1, [r7, #8]
 8004632:	603b      	str	r3, [r7, #0]
 8004634:	4613      	mov	r3, r2
 8004636:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004638:	e031      	b.n	800469e <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004640:	d02d      	beq.n	800469e <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004642:	f7fe ffed 	bl	8003620 <HAL_GetTick>
 8004646:	4602      	mov	r2, r0
 8004648:	69bb      	ldr	r3, [r7, #24]
 800464a:	1ad3      	subs	r3, r2, r3
 800464c:	683a      	ldr	r2, [r7, #0]
 800464e:	429a      	cmp	r2, r3
 8004650:	d302      	bcc.n	8004658 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004652:	683b      	ldr	r3, [r7, #0]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d122      	bne.n	800469e <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	699a      	ldr	r2, [r3, #24]
 800465e:	68bb      	ldr	r3, [r7, #8]
 8004660:	4013      	ands	r3, r2
 8004662:	68ba      	ldr	r2, [r7, #8]
 8004664:	429a      	cmp	r2, r3
 8004666:	bf0c      	ite	eq
 8004668:	2301      	moveq	r3, #1
 800466a:	2300      	movne	r3, #0
 800466c:	b2db      	uxtb	r3, r3
 800466e:	461a      	mov	r2, r3
 8004670:	79fb      	ldrb	r3, [r7, #7]
 8004672:	429a      	cmp	r2, r3
 8004674:	d113      	bne.n	800469e <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800467a:	f043 0220 	orr.w	r2, r3, #32
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	2220      	movs	r2, #32
 8004686:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	2200      	movs	r2, #0
 800468e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	2200      	movs	r2, #0
 8004696:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 800469a:	2301      	movs	r3, #1
 800469c:	e00f      	b.n	80046be <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	699a      	ldr	r2, [r3, #24]
 80046a4:	68bb      	ldr	r3, [r7, #8]
 80046a6:	4013      	ands	r3, r2
 80046a8:	68ba      	ldr	r2, [r7, #8]
 80046aa:	429a      	cmp	r2, r3
 80046ac:	bf0c      	ite	eq
 80046ae:	2301      	moveq	r3, #1
 80046b0:	2300      	movne	r3, #0
 80046b2:	b2db      	uxtb	r3, r3
 80046b4:	461a      	mov	r2, r3
 80046b6:	79fb      	ldrb	r3, [r7, #7]
 80046b8:	429a      	cmp	r2, r3
 80046ba:	d0be      	beq.n	800463a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80046bc:	2300      	movs	r3, #0
}
 80046be:	4618      	mov	r0, r3
 80046c0:	3710      	adds	r7, #16
 80046c2:	46bd      	mov	sp, r7
 80046c4:	bd80      	pop	{r7, pc}

080046c6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80046c6:	b580      	push	{r7, lr}
 80046c8:	b084      	sub	sp, #16
 80046ca:	af00      	add	r7, sp, #0
 80046cc:	60f8      	str	r0, [r7, #12]
 80046ce:	60b9      	str	r1, [r7, #8]
 80046d0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80046d2:	e033      	b.n	800473c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80046d4:	687a      	ldr	r2, [r7, #4]
 80046d6:	68b9      	ldr	r1, [r7, #8]
 80046d8:	68f8      	ldr	r0, [r7, #12]
 80046da:	f000 f87f 	bl	80047dc <I2C_IsErrorOccurred>
 80046de:	4603      	mov	r3, r0
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d001      	beq.n	80046e8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80046e4:	2301      	movs	r3, #1
 80046e6:	e031      	b.n	800474c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046e8:	68bb      	ldr	r3, [r7, #8]
 80046ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046ee:	d025      	beq.n	800473c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046f0:	f7fe ff96 	bl	8003620 <HAL_GetTick>
 80046f4:	4602      	mov	r2, r0
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	1ad3      	subs	r3, r2, r3
 80046fa:	68ba      	ldr	r2, [r7, #8]
 80046fc:	429a      	cmp	r2, r3
 80046fe:	d302      	bcc.n	8004706 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004700:	68bb      	ldr	r3, [r7, #8]
 8004702:	2b00      	cmp	r3, #0
 8004704:	d11a      	bne.n	800473c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	699b      	ldr	r3, [r3, #24]
 800470c:	f003 0302 	and.w	r3, r3, #2
 8004710:	2b02      	cmp	r3, #2
 8004712:	d013      	beq.n	800473c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004718:	f043 0220 	orr.w	r2, r3, #32
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	2220      	movs	r2, #32
 8004724:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	2200      	movs	r2, #0
 800472c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	2200      	movs	r2, #0
 8004734:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8004738:	2301      	movs	r3, #1
 800473a:	e007      	b.n	800474c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	699b      	ldr	r3, [r3, #24]
 8004742:	f003 0302 	and.w	r3, r3, #2
 8004746:	2b02      	cmp	r3, #2
 8004748:	d1c4      	bne.n	80046d4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800474a:	2300      	movs	r3, #0
}
 800474c:	4618      	mov	r0, r3
 800474e:	3710      	adds	r7, #16
 8004750:	46bd      	mov	sp, r7
 8004752:	bd80      	pop	{r7, pc}

08004754 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004754:	b580      	push	{r7, lr}
 8004756:	b084      	sub	sp, #16
 8004758:	af00      	add	r7, sp, #0
 800475a:	60f8      	str	r0, [r7, #12]
 800475c:	60b9      	str	r1, [r7, #8]
 800475e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004760:	e02f      	b.n	80047c2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004762:	687a      	ldr	r2, [r7, #4]
 8004764:	68b9      	ldr	r1, [r7, #8]
 8004766:	68f8      	ldr	r0, [r7, #12]
 8004768:	f000 f838 	bl	80047dc <I2C_IsErrorOccurred>
 800476c:	4603      	mov	r3, r0
 800476e:	2b00      	cmp	r3, #0
 8004770:	d001      	beq.n	8004776 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004772:	2301      	movs	r3, #1
 8004774:	e02d      	b.n	80047d2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004776:	f7fe ff53 	bl	8003620 <HAL_GetTick>
 800477a:	4602      	mov	r2, r0
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	1ad3      	subs	r3, r2, r3
 8004780:	68ba      	ldr	r2, [r7, #8]
 8004782:	429a      	cmp	r2, r3
 8004784:	d302      	bcc.n	800478c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004786:	68bb      	ldr	r3, [r7, #8]
 8004788:	2b00      	cmp	r3, #0
 800478a:	d11a      	bne.n	80047c2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	699b      	ldr	r3, [r3, #24]
 8004792:	f003 0320 	and.w	r3, r3, #32
 8004796:	2b20      	cmp	r3, #32
 8004798:	d013      	beq.n	80047c2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800479e:	f043 0220 	orr.w	r2, r3, #32
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	2220      	movs	r2, #32
 80047aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	2200      	movs	r2, #0
 80047b2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	2200      	movs	r2, #0
 80047ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80047be:	2301      	movs	r3, #1
 80047c0:	e007      	b.n	80047d2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	699b      	ldr	r3, [r3, #24]
 80047c8:	f003 0320 	and.w	r3, r3, #32
 80047cc:	2b20      	cmp	r3, #32
 80047ce:	d1c8      	bne.n	8004762 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80047d0:	2300      	movs	r3, #0
}
 80047d2:	4618      	mov	r0, r3
 80047d4:	3710      	adds	r7, #16
 80047d6:	46bd      	mov	sp, r7
 80047d8:	bd80      	pop	{r7, pc}
	...

080047dc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	b08a      	sub	sp, #40	; 0x28
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	60f8      	str	r0, [r7, #12]
 80047e4:	60b9      	str	r1, [r7, #8]
 80047e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80047e8:	2300      	movs	r3, #0
 80047ea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	699b      	ldr	r3, [r3, #24]
 80047f4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80047f6:	2300      	movs	r3, #0
 80047f8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80047fe:	69bb      	ldr	r3, [r7, #24]
 8004800:	f003 0310 	and.w	r3, r3, #16
 8004804:	2b00      	cmp	r3, #0
 8004806:	d068      	beq.n	80048da <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	2210      	movs	r2, #16
 800480e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004810:	e049      	b.n	80048a6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004812:	68bb      	ldr	r3, [r7, #8]
 8004814:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004818:	d045      	beq.n	80048a6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800481a:	f7fe ff01 	bl	8003620 <HAL_GetTick>
 800481e:	4602      	mov	r2, r0
 8004820:	69fb      	ldr	r3, [r7, #28]
 8004822:	1ad3      	subs	r3, r2, r3
 8004824:	68ba      	ldr	r2, [r7, #8]
 8004826:	429a      	cmp	r2, r3
 8004828:	d302      	bcc.n	8004830 <I2C_IsErrorOccurred+0x54>
 800482a:	68bb      	ldr	r3, [r7, #8]
 800482c:	2b00      	cmp	r3, #0
 800482e:	d13a      	bne.n	80048a6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	685b      	ldr	r3, [r3, #4]
 8004836:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800483a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004842:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	699b      	ldr	r3, [r3, #24]
 800484a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800484e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004852:	d121      	bne.n	8004898 <I2C_IsErrorOccurred+0xbc>
 8004854:	697b      	ldr	r3, [r7, #20]
 8004856:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800485a:	d01d      	beq.n	8004898 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800485c:	7cfb      	ldrb	r3, [r7, #19]
 800485e:	2b20      	cmp	r3, #32
 8004860:	d01a      	beq.n	8004898 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	685a      	ldr	r2, [r3, #4]
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004870:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004872:	f7fe fed5 	bl	8003620 <HAL_GetTick>
 8004876:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004878:	e00e      	b.n	8004898 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800487a:	f7fe fed1 	bl	8003620 <HAL_GetTick>
 800487e:	4602      	mov	r2, r0
 8004880:	69fb      	ldr	r3, [r7, #28]
 8004882:	1ad3      	subs	r3, r2, r3
 8004884:	2b19      	cmp	r3, #25
 8004886:	d907      	bls.n	8004898 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004888:	6a3b      	ldr	r3, [r7, #32]
 800488a:	f043 0320 	orr.w	r3, r3, #32
 800488e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004890:	2301      	movs	r3, #1
 8004892:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8004896:	e006      	b.n	80048a6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	699b      	ldr	r3, [r3, #24]
 800489e:	f003 0320 	and.w	r3, r3, #32
 80048a2:	2b20      	cmp	r3, #32
 80048a4:	d1e9      	bne.n	800487a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	699b      	ldr	r3, [r3, #24]
 80048ac:	f003 0320 	and.w	r3, r3, #32
 80048b0:	2b20      	cmp	r3, #32
 80048b2:	d003      	beq.n	80048bc <I2C_IsErrorOccurred+0xe0>
 80048b4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d0aa      	beq.n	8004812 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80048bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d103      	bne.n	80048cc <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	2220      	movs	r2, #32
 80048ca:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80048cc:	6a3b      	ldr	r3, [r7, #32]
 80048ce:	f043 0304 	orr.w	r3, r3, #4
 80048d2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80048d4:	2301      	movs	r3, #1
 80048d6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	699b      	ldr	r3, [r3, #24]
 80048e0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80048e2:	69bb      	ldr	r3, [r7, #24]
 80048e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d00b      	beq.n	8004904 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80048ec:	6a3b      	ldr	r3, [r7, #32]
 80048ee:	f043 0301 	orr.w	r3, r3, #1
 80048f2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80048fc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80048fe:	2301      	movs	r3, #1
 8004900:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004904:	69bb      	ldr	r3, [r7, #24]
 8004906:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800490a:	2b00      	cmp	r3, #0
 800490c:	d00b      	beq.n	8004926 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800490e:	6a3b      	ldr	r3, [r7, #32]
 8004910:	f043 0308 	orr.w	r3, r3, #8
 8004914:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800491e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004920:	2301      	movs	r3, #1
 8004922:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004926:	69bb      	ldr	r3, [r7, #24]
 8004928:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800492c:	2b00      	cmp	r3, #0
 800492e:	d00b      	beq.n	8004948 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004930:	6a3b      	ldr	r3, [r7, #32]
 8004932:	f043 0302 	orr.w	r3, r3, #2
 8004936:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004940:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004942:	2301      	movs	r3, #1
 8004944:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8004948:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800494c:	2b00      	cmp	r3, #0
 800494e:	d01c      	beq.n	800498a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004950:	68f8      	ldr	r0, [r7, #12]
 8004952:	f7ff fe45 	bl	80045e0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	6859      	ldr	r1, [r3, #4]
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	681a      	ldr	r2, [r3, #0]
 8004960:	4b0d      	ldr	r3, [pc, #52]	; (8004998 <I2C_IsErrorOccurred+0x1bc>)
 8004962:	400b      	ands	r3, r1
 8004964:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800496a:	6a3b      	ldr	r3, [r7, #32]
 800496c:	431a      	orrs	r2, r3
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	2220      	movs	r2, #32
 8004976:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	2200      	movs	r2, #0
 800497e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	2200      	movs	r2, #0
 8004986:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 800498a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800498e:	4618      	mov	r0, r3
 8004990:	3728      	adds	r7, #40	; 0x28
 8004992:	46bd      	mov	sp, r7
 8004994:	bd80      	pop	{r7, pc}
 8004996:	bf00      	nop
 8004998:	fe00e800 	.word	0xfe00e800

0800499c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800499c:	b480      	push	{r7}
 800499e:	b087      	sub	sp, #28
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	60f8      	str	r0, [r7, #12]
 80049a4:	607b      	str	r3, [r7, #4]
 80049a6:	460b      	mov	r3, r1
 80049a8:	817b      	strh	r3, [r7, #10]
 80049aa:	4613      	mov	r3, r2
 80049ac:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80049ae:	897b      	ldrh	r3, [r7, #10]
 80049b0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80049b4:	7a7b      	ldrb	r3, [r7, #9]
 80049b6:	041b      	lsls	r3, r3, #16
 80049b8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80049bc:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80049c2:	6a3b      	ldr	r3, [r7, #32]
 80049c4:	4313      	orrs	r3, r2
 80049c6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80049ca:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	685a      	ldr	r2, [r3, #4]
 80049d2:	6a3b      	ldr	r3, [r7, #32]
 80049d4:	0d5b      	lsrs	r3, r3, #21
 80049d6:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80049da:	4b08      	ldr	r3, [pc, #32]	; (80049fc <I2C_TransferConfig+0x60>)
 80049dc:	430b      	orrs	r3, r1
 80049de:	43db      	mvns	r3, r3
 80049e0:	ea02 0103 	and.w	r1, r2, r3
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	697a      	ldr	r2, [r7, #20]
 80049ea:	430a      	orrs	r2, r1
 80049ec:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80049ee:	bf00      	nop
 80049f0:	371c      	adds	r7, #28
 80049f2:	46bd      	mov	sp, r7
 80049f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f8:	4770      	bx	lr
 80049fa:	bf00      	nop
 80049fc:	03ff63ff 	.word	0x03ff63ff

08004a00 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004a00:	b480      	push	{r7}
 8004a02:	b083      	sub	sp, #12
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
 8004a08:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004a10:	b2db      	uxtb	r3, r3
 8004a12:	2b20      	cmp	r3, #32
 8004a14:	d138      	bne.n	8004a88 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004a1c:	2b01      	cmp	r3, #1
 8004a1e:	d101      	bne.n	8004a24 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004a20:	2302      	movs	r3, #2
 8004a22:	e032      	b.n	8004a8a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2201      	movs	r2, #1
 8004a28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2224      	movs	r2, #36	; 0x24
 8004a30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	681a      	ldr	r2, [r3, #0]
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f022 0201 	bic.w	r2, r2, #1
 8004a42:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	681a      	ldr	r2, [r3, #0]
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004a52:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	6819      	ldr	r1, [r3, #0]
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	683a      	ldr	r2, [r7, #0]
 8004a60:	430a      	orrs	r2, r1
 8004a62:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	681a      	ldr	r2, [r3, #0]
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f042 0201 	orr.w	r2, r2, #1
 8004a72:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2220      	movs	r2, #32
 8004a78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2200      	movs	r2, #0
 8004a80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004a84:	2300      	movs	r3, #0
 8004a86:	e000      	b.n	8004a8a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004a88:	2302      	movs	r3, #2
  }
}
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	370c      	adds	r7, #12
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a94:	4770      	bx	lr

08004a96 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004a96:	b480      	push	{r7}
 8004a98:	b085      	sub	sp, #20
 8004a9a:	af00      	add	r7, sp, #0
 8004a9c:	6078      	str	r0, [r7, #4]
 8004a9e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004aa6:	b2db      	uxtb	r3, r3
 8004aa8:	2b20      	cmp	r3, #32
 8004aaa:	d139      	bne.n	8004b20 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004ab2:	2b01      	cmp	r3, #1
 8004ab4:	d101      	bne.n	8004aba <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004ab6:	2302      	movs	r3, #2
 8004ab8:	e033      	b.n	8004b22 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	2201      	movs	r2, #1
 8004abe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	2224      	movs	r2, #36	; 0x24
 8004ac6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	681a      	ldr	r2, [r3, #0]
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f022 0201 	bic.w	r2, r2, #1
 8004ad8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004ae8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	021b      	lsls	r3, r3, #8
 8004aee:	68fa      	ldr	r2, [r7, #12]
 8004af0:	4313      	orrs	r3, r2
 8004af2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	68fa      	ldr	r2, [r7, #12]
 8004afa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	681a      	ldr	r2, [r3, #0]
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f042 0201 	orr.w	r2, r2, #1
 8004b0a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2220      	movs	r2, #32
 8004b10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2200      	movs	r2, #0
 8004b18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	e000      	b.n	8004b22 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004b20:	2302      	movs	r3, #2
  }
}
 8004b22:	4618      	mov	r0, r3
 8004b24:	3714      	adds	r7, #20
 8004b26:	46bd      	mov	sp, r7
 8004b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2c:	4770      	bx	lr
	...

08004b30 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004b30:	b480      	push	{r7}
 8004b32:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004b34:	4b04      	ldr	r3, [pc, #16]	; (8004b48 <HAL_PWREx_GetVoltageRange+0x18>)
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b44:	4770      	bx	lr
 8004b46:	bf00      	nop
 8004b48:	40007000 	.word	0x40007000

08004b4c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004b4c:	b480      	push	{r7}
 8004b4e:	b085      	sub	sp, #20
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004b5a:	d130      	bne.n	8004bbe <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004b5c:	4b23      	ldr	r3, [pc, #140]	; (8004bec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004b64:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004b68:	d038      	beq.n	8004bdc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004b6a:	4b20      	ldr	r3, [pc, #128]	; (8004bec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004b72:	4a1e      	ldr	r2, [pc, #120]	; (8004bec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004b74:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004b78:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004b7a:	4b1d      	ldr	r3, [pc, #116]	; (8004bf0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	2232      	movs	r2, #50	; 0x32
 8004b80:	fb02 f303 	mul.w	r3, r2, r3
 8004b84:	4a1b      	ldr	r2, [pc, #108]	; (8004bf4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8004b86:	fba2 2303 	umull	r2, r3, r2, r3
 8004b8a:	0c9b      	lsrs	r3, r3, #18
 8004b8c:	3301      	adds	r3, #1
 8004b8e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004b90:	e002      	b.n	8004b98 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	3b01      	subs	r3, #1
 8004b96:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004b98:	4b14      	ldr	r3, [pc, #80]	; (8004bec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004b9a:	695b      	ldr	r3, [r3, #20]
 8004b9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ba0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ba4:	d102      	bne.n	8004bac <HAL_PWREx_ControlVoltageScaling+0x60>
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d1f2      	bne.n	8004b92 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004bac:	4b0f      	ldr	r3, [pc, #60]	; (8004bec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004bae:	695b      	ldr	r3, [r3, #20]
 8004bb0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004bb4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004bb8:	d110      	bne.n	8004bdc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004bba:	2303      	movs	r3, #3
 8004bbc:	e00f      	b.n	8004bde <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004bbe:	4b0b      	ldr	r3, [pc, #44]	; (8004bec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004bc6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004bca:	d007      	beq.n	8004bdc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004bcc:	4b07      	ldr	r3, [pc, #28]	; (8004bec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004bd4:	4a05      	ldr	r2, [pc, #20]	; (8004bec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004bd6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004bda:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004bdc:	2300      	movs	r3, #0
}
 8004bde:	4618      	mov	r0, r3
 8004be0:	3714      	adds	r7, #20
 8004be2:	46bd      	mov	sp, r7
 8004be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be8:	4770      	bx	lr
 8004bea:	bf00      	nop
 8004bec:	40007000 	.word	0x40007000
 8004bf0:	20000024 	.word	0x20000024
 8004bf4:	431bde83 	.word	0x431bde83

08004bf8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b08a      	sub	sp, #40	; 0x28
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d102      	bne.n	8004c0c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004c06:	2301      	movs	r3, #1
 8004c08:	f000 bc4f 	b.w	80054aa <HAL_RCC_OscConfig+0x8b2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004c0c:	4b97      	ldr	r3, [pc, #604]	; (8004e6c <HAL_RCC_OscConfig+0x274>)
 8004c0e:	689b      	ldr	r3, [r3, #8]
 8004c10:	f003 030c 	and.w	r3, r3, #12
 8004c14:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004c16:	4b95      	ldr	r3, [pc, #596]	; (8004e6c <HAL_RCC_OscConfig+0x274>)
 8004c18:	68db      	ldr	r3, [r3, #12]
 8004c1a:	f003 0303 	and.w	r3, r3, #3
 8004c1e:	61fb      	str	r3, [r7, #28]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f003 0310 	and.w	r3, r3, #16
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	f000 80e6 	beq.w	8004dfa <HAL_RCC_OscConfig+0x202>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004c2e:	6a3b      	ldr	r3, [r7, #32]
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d007      	beq.n	8004c44 <HAL_RCC_OscConfig+0x4c>
 8004c34:	6a3b      	ldr	r3, [r7, #32]
 8004c36:	2b0c      	cmp	r3, #12
 8004c38:	f040 808d 	bne.w	8004d56 <HAL_RCC_OscConfig+0x15e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004c3c:	69fb      	ldr	r3, [r7, #28]
 8004c3e:	2b01      	cmp	r3, #1
 8004c40:	f040 8089 	bne.w	8004d56 <HAL_RCC_OscConfig+0x15e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004c44:	4b89      	ldr	r3, [pc, #548]	; (8004e6c <HAL_RCC_OscConfig+0x274>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f003 0302 	and.w	r3, r3, #2
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d006      	beq.n	8004c5e <HAL_RCC_OscConfig+0x66>
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	69db      	ldr	r3, [r3, #28]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d102      	bne.n	8004c5e <HAL_RCC_OscConfig+0x66>
      {
        return HAL_ERROR;
 8004c58:	2301      	movs	r3, #1
 8004c5a:	f000 bc26 	b.w	80054aa <HAL_RCC_OscConfig+0x8b2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004c62:	4b82      	ldr	r3, [pc, #520]	; (8004e6c <HAL_RCC_OscConfig+0x274>)
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f003 0308 	and.w	r3, r3, #8
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d004      	beq.n	8004c78 <HAL_RCC_OscConfig+0x80>
 8004c6e:	4b7f      	ldr	r3, [pc, #508]	; (8004e6c <HAL_RCC_OscConfig+0x274>)
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004c76:	e005      	b.n	8004c84 <HAL_RCC_OscConfig+0x8c>
 8004c78:	4b7c      	ldr	r3, [pc, #496]	; (8004e6c <HAL_RCC_OscConfig+0x274>)
 8004c7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004c7e:	091b      	lsrs	r3, r3, #4
 8004c80:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004c84:	4293      	cmp	r3, r2
 8004c86:	d224      	bcs.n	8004cd2 <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c8c:	4618      	mov	r0, r3
 8004c8e:	f000 fdd9 	bl	8005844 <RCC_SetFlashLatencyFromMSIRange>
 8004c92:	4603      	mov	r3, r0
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d002      	beq.n	8004c9e <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 8004c98:	2301      	movs	r3, #1
 8004c9a:	f000 bc06 	b.w	80054aa <HAL_RCC_OscConfig+0x8b2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004c9e:	4b73      	ldr	r3, [pc, #460]	; (8004e6c <HAL_RCC_OscConfig+0x274>)
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	4a72      	ldr	r2, [pc, #456]	; (8004e6c <HAL_RCC_OscConfig+0x274>)
 8004ca4:	f043 0308 	orr.w	r3, r3, #8
 8004ca8:	6013      	str	r3, [r2, #0]
 8004caa:	4b70      	ldr	r3, [pc, #448]	; (8004e6c <HAL_RCC_OscConfig+0x274>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cb6:	496d      	ldr	r1, [pc, #436]	; (8004e6c <HAL_RCC_OscConfig+0x274>)
 8004cb8:	4313      	orrs	r3, r2
 8004cba:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004cbc:	4b6b      	ldr	r3, [pc, #428]	; (8004e6c <HAL_RCC_OscConfig+0x274>)
 8004cbe:	685b      	ldr	r3, [r3, #4]
 8004cc0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	6a1b      	ldr	r3, [r3, #32]
 8004cc8:	021b      	lsls	r3, r3, #8
 8004cca:	4968      	ldr	r1, [pc, #416]	; (8004e6c <HAL_RCC_OscConfig+0x274>)
 8004ccc:	4313      	orrs	r3, r2
 8004cce:	604b      	str	r3, [r1, #4]
 8004cd0:	e025      	b.n	8004d1e <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004cd2:	4b66      	ldr	r3, [pc, #408]	; (8004e6c <HAL_RCC_OscConfig+0x274>)
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	4a65      	ldr	r2, [pc, #404]	; (8004e6c <HAL_RCC_OscConfig+0x274>)
 8004cd8:	f043 0308 	orr.w	r3, r3, #8
 8004cdc:	6013      	str	r3, [r2, #0]
 8004cde:	4b63      	ldr	r3, [pc, #396]	; (8004e6c <HAL_RCC_OscConfig+0x274>)
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cea:	4960      	ldr	r1, [pc, #384]	; (8004e6c <HAL_RCC_OscConfig+0x274>)
 8004cec:	4313      	orrs	r3, r2
 8004cee:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004cf0:	4b5e      	ldr	r3, [pc, #376]	; (8004e6c <HAL_RCC_OscConfig+0x274>)
 8004cf2:	685b      	ldr	r3, [r3, #4]
 8004cf4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6a1b      	ldr	r3, [r3, #32]
 8004cfc:	021b      	lsls	r3, r3, #8
 8004cfe:	495b      	ldr	r1, [pc, #364]	; (8004e6c <HAL_RCC_OscConfig+0x274>)
 8004d00:	4313      	orrs	r3, r2
 8004d02:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004d04:	6a3b      	ldr	r3, [r7, #32]
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d109      	bne.n	8004d1e <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d0e:	4618      	mov	r0, r3
 8004d10:	f000 fd98 	bl	8005844 <RCC_SetFlashLatencyFromMSIRange>
 8004d14:	4603      	mov	r3, r0
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d001      	beq.n	8004d1e <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	e3c5      	b.n	80054aa <HAL_RCC_OscConfig+0x8b2>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004d1e:	f000 fccd 	bl	80056bc <HAL_RCC_GetSysClockFreq>
 8004d22:	4602      	mov	r2, r0
 8004d24:	4b51      	ldr	r3, [pc, #324]	; (8004e6c <HAL_RCC_OscConfig+0x274>)
 8004d26:	689b      	ldr	r3, [r3, #8]
 8004d28:	091b      	lsrs	r3, r3, #4
 8004d2a:	f003 030f 	and.w	r3, r3, #15
 8004d2e:	4950      	ldr	r1, [pc, #320]	; (8004e70 <HAL_RCC_OscConfig+0x278>)
 8004d30:	5ccb      	ldrb	r3, [r1, r3]
 8004d32:	f003 031f 	and.w	r3, r3, #31
 8004d36:	fa22 f303 	lsr.w	r3, r2, r3
 8004d3a:	4a4e      	ldr	r2, [pc, #312]	; (8004e74 <HAL_RCC_OscConfig+0x27c>)
 8004d3c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004d3e:	4b4e      	ldr	r3, [pc, #312]	; (8004e78 <HAL_RCC_OscConfig+0x280>)
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	4618      	mov	r0, r3
 8004d44:	f7fe fc1c 	bl	8003580 <HAL_InitTick>
 8004d48:	4603      	mov	r3, r0
 8004d4a:	75fb      	strb	r3, [r7, #23]
        if(status != HAL_OK)
 8004d4c:	7dfb      	ldrb	r3, [r7, #23]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d052      	beq.n	8004df8 <HAL_RCC_OscConfig+0x200>
        {
          return status;
 8004d52:	7dfb      	ldrb	r3, [r7, #23]
 8004d54:	e3a9      	b.n	80054aa <HAL_RCC_OscConfig+0x8b2>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	69db      	ldr	r3, [r3, #28]
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d032      	beq.n	8004dc4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004d5e:	4b43      	ldr	r3, [pc, #268]	; (8004e6c <HAL_RCC_OscConfig+0x274>)
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	4a42      	ldr	r2, [pc, #264]	; (8004e6c <HAL_RCC_OscConfig+0x274>)
 8004d64:	f043 0301 	orr.w	r3, r3, #1
 8004d68:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004d6a:	f7fe fc59 	bl	8003620 <HAL_GetTick>
 8004d6e:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004d70:	e008      	b.n	8004d84 <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004d72:	f7fe fc55 	bl	8003620 <HAL_GetTick>
 8004d76:	4602      	mov	r2, r0
 8004d78:	69bb      	ldr	r3, [r7, #24]
 8004d7a:	1ad3      	subs	r3, r2, r3
 8004d7c:	2b02      	cmp	r3, #2
 8004d7e:	d901      	bls.n	8004d84 <HAL_RCC_OscConfig+0x18c>
          {
            return HAL_TIMEOUT;
 8004d80:	2303      	movs	r3, #3
 8004d82:	e392      	b.n	80054aa <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004d84:	4b39      	ldr	r3, [pc, #228]	; (8004e6c <HAL_RCC_OscConfig+0x274>)
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f003 0302 	and.w	r3, r3, #2
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d0f0      	beq.n	8004d72 <HAL_RCC_OscConfig+0x17a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004d90:	4b36      	ldr	r3, [pc, #216]	; (8004e6c <HAL_RCC_OscConfig+0x274>)
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	4a35      	ldr	r2, [pc, #212]	; (8004e6c <HAL_RCC_OscConfig+0x274>)
 8004d96:	f043 0308 	orr.w	r3, r3, #8
 8004d9a:	6013      	str	r3, [r2, #0]
 8004d9c:	4b33      	ldr	r3, [pc, #204]	; (8004e6c <HAL_RCC_OscConfig+0x274>)
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004da8:	4930      	ldr	r1, [pc, #192]	; (8004e6c <HAL_RCC_OscConfig+0x274>)
 8004daa:	4313      	orrs	r3, r2
 8004dac:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004dae:	4b2f      	ldr	r3, [pc, #188]	; (8004e6c <HAL_RCC_OscConfig+0x274>)
 8004db0:	685b      	ldr	r3, [r3, #4]
 8004db2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6a1b      	ldr	r3, [r3, #32]
 8004dba:	021b      	lsls	r3, r3, #8
 8004dbc:	492b      	ldr	r1, [pc, #172]	; (8004e6c <HAL_RCC_OscConfig+0x274>)
 8004dbe:	4313      	orrs	r3, r2
 8004dc0:	604b      	str	r3, [r1, #4]
 8004dc2:	e01a      	b.n	8004dfa <HAL_RCC_OscConfig+0x202>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004dc4:	4b29      	ldr	r3, [pc, #164]	; (8004e6c <HAL_RCC_OscConfig+0x274>)
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	4a28      	ldr	r2, [pc, #160]	; (8004e6c <HAL_RCC_OscConfig+0x274>)
 8004dca:	f023 0301 	bic.w	r3, r3, #1
 8004dce:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004dd0:	f7fe fc26 	bl	8003620 <HAL_GetTick>
 8004dd4:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004dd6:	e008      	b.n	8004dea <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004dd8:	f7fe fc22 	bl	8003620 <HAL_GetTick>
 8004ddc:	4602      	mov	r2, r0
 8004dde:	69bb      	ldr	r3, [r7, #24]
 8004de0:	1ad3      	subs	r3, r2, r3
 8004de2:	2b02      	cmp	r3, #2
 8004de4:	d901      	bls.n	8004dea <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004de6:	2303      	movs	r3, #3
 8004de8:	e35f      	b.n	80054aa <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004dea:	4b20      	ldr	r3, [pc, #128]	; (8004e6c <HAL_RCC_OscConfig+0x274>)
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f003 0302 	and.w	r3, r3, #2
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d1f0      	bne.n	8004dd8 <HAL_RCC_OscConfig+0x1e0>
 8004df6:	e000      	b.n	8004dfa <HAL_RCC_OscConfig+0x202>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004df8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f003 0301 	and.w	r3, r3, #1
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d073      	beq.n	8004eee <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004e06:	6a3b      	ldr	r3, [r7, #32]
 8004e08:	2b08      	cmp	r3, #8
 8004e0a:	d005      	beq.n	8004e18 <HAL_RCC_OscConfig+0x220>
 8004e0c:	6a3b      	ldr	r3, [r7, #32]
 8004e0e:	2b0c      	cmp	r3, #12
 8004e10:	d10e      	bne.n	8004e30 <HAL_RCC_OscConfig+0x238>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004e12:	69fb      	ldr	r3, [r7, #28]
 8004e14:	2b03      	cmp	r3, #3
 8004e16:	d10b      	bne.n	8004e30 <HAL_RCC_OscConfig+0x238>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e18:	4b14      	ldr	r3, [pc, #80]	; (8004e6c <HAL_RCC_OscConfig+0x274>)
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d063      	beq.n	8004eec <HAL_RCC_OscConfig+0x2f4>
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	685b      	ldr	r3, [r3, #4]
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d15f      	bne.n	8004eec <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	e33c      	b.n	80054aa <HAL_RCC_OscConfig+0x8b2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	685b      	ldr	r3, [r3, #4]
 8004e34:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e38:	d106      	bne.n	8004e48 <HAL_RCC_OscConfig+0x250>
 8004e3a:	4b0c      	ldr	r3, [pc, #48]	; (8004e6c <HAL_RCC_OscConfig+0x274>)
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	4a0b      	ldr	r2, [pc, #44]	; (8004e6c <HAL_RCC_OscConfig+0x274>)
 8004e40:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e44:	6013      	str	r3, [r2, #0]
 8004e46:	e025      	b.n	8004e94 <HAL_RCC_OscConfig+0x29c>
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	685b      	ldr	r3, [r3, #4]
 8004e4c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004e50:	d114      	bne.n	8004e7c <HAL_RCC_OscConfig+0x284>
 8004e52:	4b06      	ldr	r3, [pc, #24]	; (8004e6c <HAL_RCC_OscConfig+0x274>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	4a05      	ldr	r2, [pc, #20]	; (8004e6c <HAL_RCC_OscConfig+0x274>)
 8004e58:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004e5c:	6013      	str	r3, [r2, #0]
 8004e5e:	4b03      	ldr	r3, [pc, #12]	; (8004e6c <HAL_RCC_OscConfig+0x274>)
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	4a02      	ldr	r2, [pc, #8]	; (8004e6c <HAL_RCC_OscConfig+0x274>)
 8004e64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e68:	6013      	str	r3, [r2, #0]
 8004e6a:	e013      	b.n	8004e94 <HAL_RCC_OscConfig+0x29c>
 8004e6c:	40021000 	.word	0x40021000
 8004e70:	08012120 	.word	0x08012120
 8004e74:	20000024 	.word	0x20000024
 8004e78:	20000028 	.word	0x20000028
 8004e7c:	4b8f      	ldr	r3, [pc, #572]	; (80050bc <HAL_RCC_OscConfig+0x4c4>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	4a8e      	ldr	r2, [pc, #568]	; (80050bc <HAL_RCC_OscConfig+0x4c4>)
 8004e82:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004e86:	6013      	str	r3, [r2, #0]
 8004e88:	4b8c      	ldr	r3, [pc, #560]	; (80050bc <HAL_RCC_OscConfig+0x4c4>)
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	4a8b      	ldr	r2, [pc, #556]	; (80050bc <HAL_RCC_OscConfig+0x4c4>)
 8004e8e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004e92:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	685b      	ldr	r3, [r3, #4]
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d013      	beq.n	8004ec4 <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e9c:	f7fe fbc0 	bl	8003620 <HAL_GetTick>
 8004ea0:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004ea2:	e008      	b.n	8004eb6 <HAL_RCC_OscConfig+0x2be>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ea4:	f7fe fbbc 	bl	8003620 <HAL_GetTick>
 8004ea8:	4602      	mov	r2, r0
 8004eaa:	69bb      	ldr	r3, [r7, #24]
 8004eac:	1ad3      	subs	r3, r2, r3
 8004eae:	2b64      	cmp	r3, #100	; 0x64
 8004eb0:	d901      	bls.n	8004eb6 <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 8004eb2:	2303      	movs	r3, #3
 8004eb4:	e2f9      	b.n	80054aa <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004eb6:	4b81      	ldr	r3, [pc, #516]	; (80050bc <HAL_RCC_OscConfig+0x4c4>)
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d0f0      	beq.n	8004ea4 <HAL_RCC_OscConfig+0x2ac>
 8004ec2:	e014      	b.n	8004eee <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ec4:	f7fe fbac 	bl	8003620 <HAL_GetTick>
 8004ec8:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004eca:	e008      	b.n	8004ede <HAL_RCC_OscConfig+0x2e6>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ecc:	f7fe fba8 	bl	8003620 <HAL_GetTick>
 8004ed0:	4602      	mov	r2, r0
 8004ed2:	69bb      	ldr	r3, [r7, #24]
 8004ed4:	1ad3      	subs	r3, r2, r3
 8004ed6:	2b64      	cmp	r3, #100	; 0x64
 8004ed8:	d901      	bls.n	8004ede <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 8004eda:	2303      	movs	r3, #3
 8004edc:	e2e5      	b.n	80054aa <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004ede:	4b77      	ldr	r3, [pc, #476]	; (80050bc <HAL_RCC_OscConfig+0x4c4>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d1f0      	bne.n	8004ecc <HAL_RCC_OscConfig+0x2d4>
 8004eea:	e000      	b.n	8004eee <HAL_RCC_OscConfig+0x2f6>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004eec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f003 0302 	and.w	r3, r3, #2
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d060      	beq.n	8004fbc <HAL_RCC_OscConfig+0x3c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004efa:	6a3b      	ldr	r3, [r7, #32]
 8004efc:	2b04      	cmp	r3, #4
 8004efe:	d005      	beq.n	8004f0c <HAL_RCC_OscConfig+0x314>
 8004f00:	6a3b      	ldr	r3, [r7, #32]
 8004f02:	2b0c      	cmp	r3, #12
 8004f04:	d119      	bne.n	8004f3a <HAL_RCC_OscConfig+0x342>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004f06:	69fb      	ldr	r3, [r7, #28]
 8004f08:	2b02      	cmp	r3, #2
 8004f0a:	d116      	bne.n	8004f3a <HAL_RCC_OscConfig+0x342>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004f0c:	4b6b      	ldr	r3, [pc, #428]	; (80050bc <HAL_RCC_OscConfig+0x4c4>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d005      	beq.n	8004f24 <HAL_RCC_OscConfig+0x32c>
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	68db      	ldr	r3, [r3, #12]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d101      	bne.n	8004f24 <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 8004f20:	2301      	movs	r3, #1
 8004f22:	e2c2      	b.n	80054aa <HAL_RCC_OscConfig+0x8b2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f24:	4b65      	ldr	r3, [pc, #404]	; (80050bc <HAL_RCC_OscConfig+0x4c4>)
 8004f26:	685b      	ldr	r3, [r3, #4]
 8004f28:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	691b      	ldr	r3, [r3, #16]
 8004f30:	061b      	lsls	r3, r3, #24
 8004f32:	4962      	ldr	r1, [pc, #392]	; (80050bc <HAL_RCC_OscConfig+0x4c4>)
 8004f34:	4313      	orrs	r3, r2
 8004f36:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004f38:	e040      	b.n	8004fbc <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	68db      	ldr	r3, [r3, #12]
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d023      	beq.n	8004f8a <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004f42:	4b5e      	ldr	r3, [pc, #376]	; (80050bc <HAL_RCC_OscConfig+0x4c4>)
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	4a5d      	ldr	r2, [pc, #372]	; (80050bc <HAL_RCC_OscConfig+0x4c4>)
 8004f48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f4c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f4e:	f7fe fb67 	bl	8003620 <HAL_GetTick>
 8004f52:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004f54:	e008      	b.n	8004f68 <HAL_RCC_OscConfig+0x370>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f56:	f7fe fb63 	bl	8003620 <HAL_GetTick>
 8004f5a:	4602      	mov	r2, r0
 8004f5c:	69bb      	ldr	r3, [r7, #24]
 8004f5e:	1ad3      	subs	r3, r2, r3
 8004f60:	2b02      	cmp	r3, #2
 8004f62:	d901      	bls.n	8004f68 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8004f64:	2303      	movs	r3, #3
 8004f66:	e2a0      	b.n	80054aa <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004f68:	4b54      	ldr	r3, [pc, #336]	; (80050bc <HAL_RCC_OscConfig+0x4c4>)
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d0f0      	beq.n	8004f56 <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f74:	4b51      	ldr	r3, [pc, #324]	; (80050bc <HAL_RCC_OscConfig+0x4c4>)
 8004f76:	685b      	ldr	r3, [r3, #4]
 8004f78:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	691b      	ldr	r3, [r3, #16]
 8004f80:	061b      	lsls	r3, r3, #24
 8004f82:	494e      	ldr	r1, [pc, #312]	; (80050bc <HAL_RCC_OscConfig+0x4c4>)
 8004f84:	4313      	orrs	r3, r2
 8004f86:	604b      	str	r3, [r1, #4]
 8004f88:	e018      	b.n	8004fbc <HAL_RCC_OscConfig+0x3c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004f8a:	4b4c      	ldr	r3, [pc, #304]	; (80050bc <HAL_RCC_OscConfig+0x4c4>)
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	4a4b      	ldr	r2, [pc, #300]	; (80050bc <HAL_RCC_OscConfig+0x4c4>)
 8004f90:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004f94:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f96:	f7fe fb43 	bl	8003620 <HAL_GetTick>
 8004f9a:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004f9c:	e008      	b.n	8004fb0 <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f9e:	f7fe fb3f 	bl	8003620 <HAL_GetTick>
 8004fa2:	4602      	mov	r2, r0
 8004fa4:	69bb      	ldr	r3, [r7, #24]
 8004fa6:	1ad3      	subs	r3, r2, r3
 8004fa8:	2b02      	cmp	r3, #2
 8004faa:	d901      	bls.n	8004fb0 <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 8004fac:	2303      	movs	r3, #3
 8004fae:	e27c      	b.n	80054aa <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004fb0:	4b42      	ldr	r3, [pc, #264]	; (80050bc <HAL_RCC_OscConfig+0x4c4>)
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d1f0      	bne.n	8004f9e <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f003 0308 	and.w	r3, r3, #8
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	f000 8082 	beq.w	80050ce <HAL_RCC_OscConfig+0x4d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	695b      	ldr	r3, [r3, #20]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d05f      	beq.n	8005092 <HAL_RCC_OscConfig+0x49a>
    {
#if defined(RCC_CSR_LSIPREDIV)
      uint32_t csr_temp = RCC->CSR;
 8004fd2:	4b3a      	ldr	r3, [pc, #232]	; (80050bc <HAL_RCC_OscConfig+0x4c4>)
 8004fd4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004fd8:	613b      	str	r3, [r7, #16]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	699a      	ldr	r2, [r3, #24]
 8004fde:	693b      	ldr	r3, [r7, #16]
 8004fe0:	f003 0310 	and.w	r3, r3, #16
 8004fe4:	429a      	cmp	r2, r3
 8004fe6:	d037      	beq.n	8005058 <HAL_RCC_OscConfig+0x460>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8004fe8:	693b      	ldr	r3, [r7, #16]
 8004fea:	f003 0302 	and.w	r3, r3, #2
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d006      	beq.n	8005000 <HAL_RCC_OscConfig+0x408>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8004ff2:	693b      	ldr	r3, [r7, #16]
 8004ff4:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d101      	bne.n	8005000 <HAL_RCC_OscConfig+0x408>
        {
           /* If LSIRDY is set while LSION is not enabled,
              LSIPREDIV can't be updated  */
          return HAL_ERROR;
 8004ffc:	2301      	movs	r3, #1
 8004ffe:	e254      	b.n	80054aa <HAL_RCC_OscConfig+0x8b2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8005000:	693b      	ldr	r3, [r7, #16]
 8005002:	f003 0301 	and.w	r3, r3, #1
 8005006:	2b00      	cmp	r3, #0
 8005008:	d01b      	beq.n	8005042 <HAL_RCC_OscConfig+0x44a>
        {
          __HAL_RCC_LSI_DISABLE();
 800500a:	4b2c      	ldr	r3, [pc, #176]	; (80050bc <HAL_RCC_OscConfig+0x4c4>)
 800500c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005010:	4a2a      	ldr	r2, [pc, #168]	; (80050bc <HAL_RCC_OscConfig+0x4c4>)
 8005012:	f023 0301 	bic.w	r3, r3, #1
 8005016:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800501a:	f7fe fb01 	bl	8003620 <HAL_GetTick>
 800501e:	61b8      	str	r0, [r7, #24]

          /* Wait till LSI is disabled */
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005020:	e008      	b.n	8005034 <HAL_RCC_OscConfig+0x43c>
          {
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005022:	f7fe fafd 	bl	8003620 <HAL_GetTick>
 8005026:	4602      	mov	r2, r0
 8005028:	69bb      	ldr	r3, [r7, #24]
 800502a:	1ad3      	subs	r3, r2, r3
 800502c:	2b11      	cmp	r3, #17
 800502e:	d901      	bls.n	8005034 <HAL_RCC_OscConfig+0x43c>
            {
              return HAL_TIMEOUT;
 8005030:	2303      	movs	r3, #3
 8005032:	e23a      	b.n	80054aa <HAL_RCC_OscConfig+0x8b2>
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005034:	4b21      	ldr	r3, [pc, #132]	; (80050bc <HAL_RCC_OscConfig+0x4c4>)
 8005036:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800503a:	f003 0302 	and.w	r3, r3, #2
 800503e:	2b00      	cmp	r3, #0
 8005040:	d1ef      	bne.n	8005022 <HAL_RCC_OscConfig+0x42a>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 8005042:	4b1e      	ldr	r3, [pc, #120]	; (80050bc <HAL_RCC_OscConfig+0x4c4>)
 8005044:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005048:	f023 0210 	bic.w	r2, r3, #16
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	699b      	ldr	r3, [r3, #24]
 8005050:	491a      	ldr	r1, [pc, #104]	; (80050bc <HAL_RCC_OscConfig+0x4c4>)
 8005052:	4313      	orrs	r3, r2
 8005054:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005058:	4b18      	ldr	r3, [pc, #96]	; (80050bc <HAL_RCC_OscConfig+0x4c4>)
 800505a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800505e:	4a17      	ldr	r2, [pc, #92]	; (80050bc <HAL_RCC_OscConfig+0x4c4>)
 8005060:	f043 0301 	orr.w	r3, r3, #1
 8005064:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005068:	f7fe fada 	bl	8003620 <HAL_GetTick>
 800506c:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800506e:	e008      	b.n	8005082 <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005070:	f7fe fad6 	bl	8003620 <HAL_GetTick>
 8005074:	4602      	mov	r2, r0
 8005076:	69bb      	ldr	r3, [r7, #24]
 8005078:	1ad3      	subs	r3, r2, r3
 800507a:	2b11      	cmp	r3, #17
 800507c:	d901      	bls.n	8005082 <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 800507e:	2303      	movs	r3, #3
 8005080:	e213      	b.n	80054aa <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005082:	4b0e      	ldr	r3, [pc, #56]	; (80050bc <HAL_RCC_OscConfig+0x4c4>)
 8005084:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005088:	f003 0302 	and.w	r3, r3, #2
 800508c:	2b00      	cmp	r3, #0
 800508e:	d0ef      	beq.n	8005070 <HAL_RCC_OscConfig+0x478>
 8005090:	e01d      	b.n	80050ce <HAL_RCC_OscConfig+0x4d6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005092:	4b0a      	ldr	r3, [pc, #40]	; (80050bc <HAL_RCC_OscConfig+0x4c4>)
 8005094:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005098:	4a08      	ldr	r2, [pc, #32]	; (80050bc <HAL_RCC_OscConfig+0x4c4>)
 800509a:	f023 0301 	bic.w	r3, r3, #1
 800509e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050a2:	f7fe fabd 	bl	8003620 <HAL_GetTick>
 80050a6:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80050a8:	e00a      	b.n	80050c0 <HAL_RCC_OscConfig+0x4c8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80050aa:	f7fe fab9 	bl	8003620 <HAL_GetTick>
 80050ae:	4602      	mov	r2, r0
 80050b0:	69bb      	ldr	r3, [r7, #24]
 80050b2:	1ad3      	subs	r3, r2, r3
 80050b4:	2b11      	cmp	r3, #17
 80050b6:	d903      	bls.n	80050c0 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_TIMEOUT;
 80050b8:	2303      	movs	r3, #3
 80050ba:	e1f6      	b.n	80054aa <HAL_RCC_OscConfig+0x8b2>
 80050bc:	40021000 	.word	0x40021000
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80050c0:	4ba9      	ldr	r3, [pc, #676]	; (8005368 <HAL_RCC_OscConfig+0x770>)
 80050c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80050c6:	f003 0302 	and.w	r3, r3, #2
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d1ed      	bne.n	80050aa <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f003 0304 	and.w	r3, r3, #4
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	f000 80bd 	beq.w	8005256 <HAL_RCC_OscConfig+0x65e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80050dc:	2300      	movs	r3, #0
 80050de:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80050e2:	4ba1      	ldr	r3, [pc, #644]	; (8005368 <HAL_RCC_OscConfig+0x770>)
 80050e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d10e      	bne.n	800510c <HAL_RCC_OscConfig+0x514>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80050ee:	4b9e      	ldr	r3, [pc, #632]	; (8005368 <HAL_RCC_OscConfig+0x770>)
 80050f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050f2:	4a9d      	ldr	r2, [pc, #628]	; (8005368 <HAL_RCC_OscConfig+0x770>)
 80050f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80050f8:	6593      	str	r3, [r2, #88]	; 0x58
 80050fa:	4b9b      	ldr	r3, [pc, #620]	; (8005368 <HAL_RCC_OscConfig+0x770>)
 80050fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005102:	60fb      	str	r3, [r7, #12]
 8005104:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005106:	2301      	movs	r3, #1
 8005108:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800510c:	4b97      	ldr	r3, [pc, #604]	; (800536c <HAL_RCC_OscConfig+0x774>)
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005114:	2b00      	cmp	r3, #0
 8005116:	d118      	bne.n	800514a <HAL_RCC_OscConfig+0x552>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005118:	4b94      	ldr	r3, [pc, #592]	; (800536c <HAL_RCC_OscConfig+0x774>)
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	4a93      	ldr	r2, [pc, #588]	; (800536c <HAL_RCC_OscConfig+0x774>)
 800511e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005122:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005124:	f7fe fa7c 	bl	8003620 <HAL_GetTick>
 8005128:	61b8      	str	r0, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800512a:	e008      	b.n	800513e <HAL_RCC_OscConfig+0x546>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800512c:	f7fe fa78 	bl	8003620 <HAL_GetTick>
 8005130:	4602      	mov	r2, r0
 8005132:	69bb      	ldr	r3, [r7, #24]
 8005134:	1ad3      	subs	r3, r2, r3
 8005136:	2b02      	cmp	r3, #2
 8005138:	d901      	bls.n	800513e <HAL_RCC_OscConfig+0x546>
        {
          return HAL_TIMEOUT;
 800513a:	2303      	movs	r3, #3
 800513c:	e1b5      	b.n	80054aa <HAL_RCC_OscConfig+0x8b2>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800513e:	4b8b      	ldr	r3, [pc, #556]	; (800536c <HAL_RCC_OscConfig+0x774>)
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005146:	2b00      	cmp	r3, #0
 8005148:	d0f0      	beq.n	800512c <HAL_RCC_OscConfig+0x534>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
#if defined(RCC_BDCR_LSESYSDIS)
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	689b      	ldr	r3, [r3, #8]
 800514e:	f003 0301 	and.w	r3, r3, #1
 8005152:	2b00      	cmp	r3, #0
 8005154:	d02c      	beq.n	80051b0 <HAL_RCC_OscConfig+0x5b8>
    {
      /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 8005156:	4b84      	ldr	r3, [pc, #528]	; (8005368 <HAL_RCC_OscConfig+0x770>)
 8005158:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800515c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	689b      	ldr	r3, [r3, #8]
 8005164:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005168:	497f      	ldr	r1, [pc, #508]	; (8005368 <HAL_RCC_OscConfig+0x770>)
 800516a:	4313      	orrs	r3, r2
 800516c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	689b      	ldr	r3, [r3, #8]
 8005174:	f003 0304 	and.w	r3, r3, #4
 8005178:	2b00      	cmp	r3, #0
 800517a:	d010      	beq.n	800519e <HAL_RCC_OscConfig+0x5a6>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800517c:	4b7a      	ldr	r3, [pc, #488]	; (8005368 <HAL_RCC_OscConfig+0x770>)
 800517e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005182:	4a79      	ldr	r2, [pc, #484]	; (8005368 <HAL_RCC_OscConfig+0x770>)
 8005184:	f043 0304 	orr.w	r3, r3, #4
 8005188:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800518c:	4b76      	ldr	r3, [pc, #472]	; (8005368 <HAL_RCC_OscConfig+0x770>)
 800518e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005192:	4a75      	ldr	r2, [pc, #468]	; (8005368 <HAL_RCC_OscConfig+0x770>)
 8005194:	f043 0301 	orr.w	r3, r3, #1
 8005198:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800519c:	e018      	b.n	80051d0 <HAL_RCC_OscConfig+0x5d8>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800519e:	4b72      	ldr	r3, [pc, #456]	; (8005368 <HAL_RCC_OscConfig+0x770>)
 80051a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051a4:	4a70      	ldr	r2, [pc, #448]	; (8005368 <HAL_RCC_OscConfig+0x770>)
 80051a6:	f043 0301 	orr.w	r3, r3, #1
 80051aa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80051ae:	e00f      	b.n	80051d0 <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80051b0:	4b6d      	ldr	r3, [pc, #436]	; (8005368 <HAL_RCC_OscConfig+0x770>)
 80051b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051b6:	4a6c      	ldr	r2, [pc, #432]	; (8005368 <HAL_RCC_OscConfig+0x770>)
 80051b8:	f023 0301 	bic.w	r3, r3, #1
 80051bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80051c0:	4b69      	ldr	r3, [pc, #420]	; (8005368 <HAL_RCC_OscConfig+0x770>)
 80051c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051c6:	4a68      	ldr	r2, [pc, #416]	; (8005368 <HAL_RCC_OscConfig+0x770>)
 80051c8:	f023 0304 	bic.w	r3, r3, #4
 80051cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	689b      	ldr	r3, [r3, #8]
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d016      	beq.n	8005206 <HAL_RCC_OscConfig+0x60e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80051d8:	f7fe fa22 	bl	8003620 <HAL_GetTick>
 80051dc:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80051de:	e00a      	b.n	80051f6 <HAL_RCC_OscConfig+0x5fe>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80051e0:	f7fe fa1e 	bl	8003620 <HAL_GetTick>
 80051e4:	4602      	mov	r2, r0
 80051e6:	69bb      	ldr	r3, [r7, #24]
 80051e8:	1ad3      	subs	r3, r2, r3
 80051ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80051ee:	4293      	cmp	r3, r2
 80051f0:	d901      	bls.n	80051f6 <HAL_RCC_OscConfig+0x5fe>
        {
          return HAL_TIMEOUT;
 80051f2:	2303      	movs	r3, #3
 80051f4:	e159      	b.n	80054aa <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80051f6:	4b5c      	ldr	r3, [pc, #368]	; (8005368 <HAL_RCC_OscConfig+0x770>)
 80051f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051fc:	f003 0302 	and.w	r3, r3, #2
 8005200:	2b00      	cmp	r3, #0
 8005202:	d0ed      	beq.n	80051e0 <HAL_RCC_OscConfig+0x5e8>
 8005204:	e01d      	b.n	8005242 <HAL_RCC_OscConfig+0x64a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005206:	f7fe fa0b 	bl	8003620 <HAL_GetTick>
 800520a:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800520c:	e00a      	b.n	8005224 <HAL_RCC_OscConfig+0x62c>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800520e:	f7fe fa07 	bl	8003620 <HAL_GetTick>
 8005212:	4602      	mov	r2, r0
 8005214:	69bb      	ldr	r3, [r7, #24]
 8005216:	1ad3      	subs	r3, r2, r3
 8005218:	f241 3288 	movw	r2, #5000	; 0x1388
 800521c:	4293      	cmp	r3, r2
 800521e:	d901      	bls.n	8005224 <HAL_RCC_OscConfig+0x62c>
        {
          return HAL_TIMEOUT;
 8005220:	2303      	movs	r3, #3
 8005222:	e142      	b.n	80054aa <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005224:	4b50      	ldr	r3, [pc, #320]	; (8005368 <HAL_RCC_OscConfig+0x770>)
 8005226:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800522a:	f003 0302 	and.w	r3, r3, #2
 800522e:	2b00      	cmp	r3, #0
 8005230:	d1ed      	bne.n	800520e <HAL_RCC_OscConfig+0x616>
        }
      }

#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 8005232:	4b4d      	ldr	r3, [pc, #308]	; (8005368 <HAL_RCC_OscConfig+0x770>)
 8005234:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005238:	4a4b      	ldr	r2, [pc, #300]	; (8005368 <HAL_RCC_OscConfig+0x770>)
 800523a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800523e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005242:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005246:	2b01      	cmp	r3, #1
 8005248:	d105      	bne.n	8005256 <HAL_RCC_OscConfig+0x65e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800524a:	4b47      	ldr	r3, [pc, #284]	; (8005368 <HAL_RCC_OscConfig+0x770>)
 800524c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800524e:	4a46      	ldr	r2, [pc, #280]	; (8005368 <HAL_RCC_OscConfig+0x770>)
 8005250:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005254:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f003 0320 	and.w	r3, r3, #32
 800525e:	2b00      	cmp	r3, #0
 8005260:	d03c      	beq.n	80052dc <HAL_RCC_OscConfig+0x6e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005266:	2b00      	cmp	r3, #0
 8005268:	d01c      	beq.n	80052a4 <HAL_RCC_OscConfig+0x6ac>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800526a:	4b3f      	ldr	r3, [pc, #252]	; (8005368 <HAL_RCC_OscConfig+0x770>)
 800526c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005270:	4a3d      	ldr	r2, [pc, #244]	; (8005368 <HAL_RCC_OscConfig+0x770>)
 8005272:	f043 0301 	orr.w	r3, r3, #1
 8005276:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800527a:	f7fe f9d1 	bl	8003620 <HAL_GetTick>
 800527e:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005280:	e008      	b.n	8005294 <HAL_RCC_OscConfig+0x69c>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005282:	f7fe f9cd 	bl	8003620 <HAL_GetTick>
 8005286:	4602      	mov	r2, r0
 8005288:	69bb      	ldr	r3, [r7, #24]
 800528a:	1ad3      	subs	r3, r2, r3
 800528c:	2b02      	cmp	r3, #2
 800528e:	d901      	bls.n	8005294 <HAL_RCC_OscConfig+0x69c>
        {
          return HAL_TIMEOUT;
 8005290:	2303      	movs	r3, #3
 8005292:	e10a      	b.n	80054aa <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005294:	4b34      	ldr	r3, [pc, #208]	; (8005368 <HAL_RCC_OscConfig+0x770>)
 8005296:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800529a:	f003 0302 	and.w	r3, r3, #2
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d0ef      	beq.n	8005282 <HAL_RCC_OscConfig+0x68a>
 80052a2:	e01b      	b.n	80052dc <HAL_RCC_OscConfig+0x6e4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80052a4:	4b30      	ldr	r3, [pc, #192]	; (8005368 <HAL_RCC_OscConfig+0x770>)
 80052a6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80052aa:	4a2f      	ldr	r2, [pc, #188]	; (8005368 <HAL_RCC_OscConfig+0x770>)
 80052ac:	f023 0301 	bic.w	r3, r3, #1
 80052b0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052b4:	f7fe f9b4 	bl	8003620 <HAL_GetTick>
 80052b8:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80052ba:	e008      	b.n	80052ce <HAL_RCC_OscConfig+0x6d6>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80052bc:	f7fe f9b0 	bl	8003620 <HAL_GetTick>
 80052c0:	4602      	mov	r2, r0
 80052c2:	69bb      	ldr	r3, [r7, #24]
 80052c4:	1ad3      	subs	r3, r2, r3
 80052c6:	2b02      	cmp	r3, #2
 80052c8:	d901      	bls.n	80052ce <HAL_RCC_OscConfig+0x6d6>
        {
          return HAL_TIMEOUT;
 80052ca:	2303      	movs	r3, #3
 80052cc:	e0ed      	b.n	80054aa <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80052ce:	4b26      	ldr	r3, [pc, #152]	; (8005368 <HAL_RCC_OscConfig+0x770>)
 80052d0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80052d4:	f003 0302 	and.w	r3, r3, #2
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d1ef      	bne.n	80052bc <HAL_RCC_OscConfig+0x6c4>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	f000 80e1 	beq.w	80054a8 <HAL_RCC_OscConfig+0x8b0>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052ea:	2b02      	cmp	r3, #2
 80052ec:	f040 80b5 	bne.w	800545a <HAL_RCC_OscConfig+0x862>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80052f0:	4b1d      	ldr	r3, [pc, #116]	; (8005368 <HAL_RCC_OscConfig+0x770>)
 80052f2:	68db      	ldr	r3, [r3, #12]
 80052f4:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80052f6:	69fb      	ldr	r3, [r7, #28]
 80052f8:	f003 0203 	and.w	r2, r3, #3
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005300:	429a      	cmp	r2, r3
 8005302:	d124      	bne.n	800534e <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005304:	69fb      	ldr	r3, [r7, #28]
 8005306:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800530e:	3b01      	subs	r3, #1
 8005310:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005312:	429a      	cmp	r2, r3
 8005314:	d11b      	bne.n	800534e <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005316:	69fb      	ldr	r3, [r7, #28]
 8005318:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005320:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005322:	429a      	cmp	r2, r3
 8005324:	d113      	bne.n	800534e <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005326:	69fb      	ldr	r3, [r7, #28]
 8005328:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005330:	085b      	lsrs	r3, r3, #1
 8005332:	3b01      	subs	r3, #1
 8005334:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005336:	429a      	cmp	r2, r3
 8005338:	d109      	bne.n	800534e <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800533a:	69fb      	ldr	r3, [r7, #28]
 800533c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005344:	085b      	lsrs	r3, r3, #1
 8005346:	3b01      	subs	r3, #1
 8005348:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800534a:	429a      	cmp	r2, r3
 800534c:	d05f      	beq.n	800540e <HAL_RCC_OscConfig+0x816>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800534e:	6a3b      	ldr	r3, [r7, #32]
 8005350:	2b0c      	cmp	r3, #12
 8005352:	d05a      	beq.n	800540a <HAL_RCC_OscConfig+0x812>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005354:	4b04      	ldr	r3, [pc, #16]	; (8005368 <HAL_RCC_OscConfig+0x770>)
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	4a03      	ldr	r2, [pc, #12]	; (8005368 <HAL_RCC_OscConfig+0x770>)
 800535a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800535e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005360:	f7fe f95e 	bl	8003620 <HAL_GetTick>
 8005364:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005366:	e00c      	b.n	8005382 <HAL_RCC_OscConfig+0x78a>
 8005368:	40021000 	.word	0x40021000
 800536c:	40007000 	.word	0x40007000
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005370:	f7fe f956 	bl	8003620 <HAL_GetTick>
 8005374:	4602      	mov	r2, r0
 8005376:	69bb      	ldr	r3, [r7, #24]
 8005378:	1ad3      	subs	r3, r2, r3
 800537a:	2b02      	cmp	r3, #2
 800537c:	d901      	bls.n	8005382 <HAL_RCC_OscConfig+0x78a>
              {
                return HAL_TIMEOUT;
 800537e:	2303      	movs	r3, #3
 8005380:	e093      	b.n	80054aa <HAL_RCC_OscConfig+0x8b2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005382:	4b4c      	ldr	r3, [pc, #304]	; (80054b4 <HAL_RCC_OscConfig+0x8bc>)
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800538a:	2b00      	cmp	r3, #0
 800538c:	d1f0      	bne.n	8005370 <HAL_RCC_OscConfig+0x778>
                                 RCC_OscInitStruct->PLL.PLLN,
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#else
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800538e:	4b49      	ldr	r3, [pc, #292]	; (80054b4 <HAL_RCC_OscConfig+0x8bc>)
 8005390:	68da      	ldr	r2, [r3, #12]
 8005392:	4b49      	ldr	r3, [pc, #292]	; (80054b8 <HAL_RCC_OscConfig+0x8c0>)
 8005394:	4013      	ands	r3, r2
 8005396:	687a      	ldr	r2, [r7, #4]
 8005398:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800539a:	687a      	ldr	r2, [r7, #4]
 800539c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800539e:	3a01      	subs	r2, #1
 80053a0:	0112      	lsls	r2, r2, #4
 80053a2:	4311      	orrs	r1, r2
 80053a4:	687a      	ldr	r2, [r7, #4]
 80053a6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80053a8:	0212      	lsls	r2, r2, #8
 80053aa:	4311      	orrs	r1, r2
 80053ac:	687a      	ldr	r2, [r7, #4]
 80053ae:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80053b0:	0852      	lsrs	r2, r2, #1
 80053b2:	3a01      	subs	r2, #1
 80053b4:	0552      	lsls	r2, r2, #21
 80053b6:	4311      	orrs	r1, r2
 80053b8:	687a      	ldr	r2, [r7, #4]
 80053ba:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80053bc:	0852      	lsrs	r2, r2, #1
 80053be:	3a01      	subs	r2, #1
 80053c0:	0652      	lsls	r2, r2, #25
 80053c2:	430a      	orrs	r2, r1
 80053c4:	493b      	ldr	r1, [pc, #236]	; (80054b4 <HAL_RCC_OscConfig+0x8bc>)
 80053c6:	4313      	orrs	r3, r2
 80053c8:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80053ca:	4b3a      	ldr	r3, [pc, #232]	; (80054b4 <HAL_RCC_OscConfig+0x8bc>)
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	4a39      	ldr	r2, [pc, #228]	; (80054b4 <HAL_RCC_OscConfig+0x8bc>)
 80053d0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80053d4:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80053d6:	4b37      	ldr	r3, [pc, #220]	; (80054b4 <HAL_RCC_OscConfig+0x8bc>)
 80053d8:	68db      	ldr	r3, [r3, #12]
 80053da:	4a36      	ldr	r2, [pc, #216]	; (80054b4 <HAL_RCC_OscConfig+0x8bc>)
 80053dc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80053e0:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80053e2:	f7fe f91d 	bl	8003620 <HAL_GetTick>
 80053e6:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80053e8:	e008      	b.n	80053fc <HAL_RCC_OscConfig+0x804>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053ea:	f7fe f919 	bl	8003620 <HAL_GetTick>
 80053ee:	4602      	mov	r2, r0
 80053f0:	69bb      	ldr	r3, [r7, #24]
 80053f2:	1ad3      	subs	r3, r2, r3
 80053f4:	2b02      	cmp	r3, #2
 80053f6:	d901      	bls.n	80053fc <HAL_RCC_OscConfig+0x804>
              {
                return HAL_TIMEOUT;
 80053f8:	2303      	movs	r3, #3
 80053fa:	e056      	b.n	80054aa <HAL_RCC_OscConfig+0x8b2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80053fc:	4b2d      	ldr	r3, [pc, #180]	; (80054b4 <HAL_RCC_OscConfig+0x8bc>)
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005404:	2b00      	cmp	r3, #0
 8005406:	d0f0      	beq.n	80053ea <HAL_RCC_OscConfig+0x7f2>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005408:	e04e      	b.n	80054a8 <HAL_RCC_OscConfig+0x8b0>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800540a:	2301      	movs	r3, #1
 800540c:	e04d      	b.n	80054aa <HAL_RCC_OscConfig+0x8b2>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800540e:	4b29      	ldr	r3, [pc, #164]	; (80054b4 <HAL_RCC_OscConfig+0x8bc>)
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005416:	2b00      	cmp	r3, #0
 8005418:	d146      	bne.n	80054a8 <HAL_RCC_OscConfig+0x8b0>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800541a:	4b26      	ldr	r3, [pc, #152]	; (80054b4 <HAL_RCC_OscConfig+0x8bc>)
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	4a25      	ldr	r2, [pc, #148]	; (80054b4 <HAL_RCC_OscConfig+0x8bc>)
 8005420:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005424:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005426:	4b23      	ldr	r3, [pc, #140]	; (80054b4 <HAL_RCC_OscConfig+0x8bc>)
 8005428:	68db      	ldr	r3, [r3, #12]
 800542a:	4a22      	ldr	r2, [pc, #136]	; (80054b4 <HAL_RCC_OscConfig+0x8bc>)
 800542c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005430:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005432:	f7fe f8f5 	bl	8003620 <HAL_GetTick>
 8005436:	61b8      	str	r0, [r7, #24]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005438:	e008      	b.n	800544c <HAL_RCC_OscConfig+0x854>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800543a:	f7fe f8f1 	bl	8003620 <HAL_GetTick>
 800543e:	4602      	mov	r2, r0
 8005440:	69bb      	ldr	r3, [r7, #24]
 8005442:	1ad3      	subs	r3, r2, r3
 8005444:	2b02      	cmp	r3, #2
 8005446:	d901      	bls.n	800544c <HAL_RCC_OscConfig+0x854>
            {
              return HAL_TIMEOUT;
 8005448:	2303      	movs	r3, #3
 800544a:	e02e      	b.n	80054aa <HAL_RCC_OscConfig+0x8b2>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800544c:	4b19      	ldr	r3, [pc, #100]	; (80054b4 <HAL_RCC_OscConfig+0x8bc>)
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005454:	2b00      	cmp	r3, #0
 8005456:	d0f0      	beq.n	800543a <HAL_RCC_OscConfig+0x842>
 8005458:	e026      	b.n	80054a8 <HAL_RCC_OscConfig+0x8b0>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800545a:	6a3b      	ldr	r3, [r7, #32]
 800545c:	2b0c      	cmp	r3, #12
 800545e:	d021      	beq.n	80054a4 <HAL_RCC_OscConfig+0x8ac>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005460:	4b14      	ldr	r3, [pc, #80]	; (80054b4 <HAL_RCC_OscConfig+0x8bc>)
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	4a13      	ldr	r2, [pc, #76]	; (80054b4 <HAL_RCC_OscConfig+0x8bc>)
 8005466:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800546a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800546c:	f7fe f8d8 	bl	8003620 <HAL_GetTick>
 8005470:	61b8      	str	r0, [r7, #24]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005472:	e008      	b.n	8005486 <HAL_RCC_OscConfig+0x88e>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005474:	f7fe f8d4 	bl	8003620 <HAL_GetTick>
 8005478:	4602      	mov	r2, r0
 800547a:	69bb      	ldr	r3, [r7, #24]
 800547c:	1ad3      	subs	r3, r2, r3
 800547e:	2b02      	cmp	r3, #2
 8005480:	d901      	bls.n	8005486 <HAL_RCC_OscConfig+0x88e>
          {
            return HAL_TIMEOUT;
 8005482:	2303      	movs	r3, #3
 8005484:	e011      	b.n	80054aa <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005486:	4b0b      	ldr	r3, [pc, #44]	; (80054b4 <HAL_RCC_OscConfig+0x8bc>)
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800548e:	2b00      	cmp	r3, #0
 8005490:	d1f0      	bne.n	8005474 <HAL_RCC_OscConfig+0x87c>
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
 8005492:	4b08      	ldr	r3, [pc, #32]	; (80054b4 <HAL_RCC_OscConfig+0x8bc>)
 8005494:	68db      	ldr	r3, [r3, #12]
 8005496:	4a07      	ldr	r2, [pc, #28]	; (80054b4 <HAL_RCC_OscConfig+0x8bc>)
 8005498:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800549c:	f023 0303 	bic.w	r3, r3, #3
 80054a0:	60d3      	str	r3, [r2, #12]
 80054a2:	e001      	b.n	80054a8 <HAL_RCC_OscConfig+0x8b0>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80054a4:	2301      	movs	r3, #1
 80054a6:	e000      	b.n	80054aa <HAL_RCC_OscConfig+0x8b2>
      }
    }
  }
  return HAL_OK;
 80054a8:	2300      	movs	r3, #0
}
 80054aa:	4618      	mov	r0, r3
 80054ac:	3728      	adds	r7, #40	; 0x28
 80054ae:	46bd      	mov	sp, r7
 80054b0:	bd80      	pop	{r7, pc}
 80054b2:	bf00      	nop
 80054b4:	40021000 	.word	0x40021000
 80054b8:	f99f808c 	.word	0xf99f808c

080054bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80054bc:	b580      	push	{r7, lr}
 80054be:	b084      	sub	sp, #16
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
 80054c4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d101      	bne.n	80054d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80054cc:	2301      	movs	r3, #1
 80054ce:	e0e7      	b.n	80056a0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80054d0:	4b75      	ldr	r3, [pc, #468]	; (80056a8 <HAL_RCC_ClockConfig+0x1ec>)
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f003 0307 	and.w	r3, r3, #7
 80054d8:	683a      	ldr	r2, [r7, #0]
 80054da:	429a      	cmp	r2, r3
 80054dc:	d910      	bls.n	8005500 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80054de:	4b72      	ldr	r3, [pc, #456]	; (80056a8 <HAL_RCC_ClockConfig+0x1ec>)
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	f023 0207 	bic.w	r2, r3, #7
 80054e6:	4970      	ldr	r1, [pc, #448]	; (80056a8 <HAL_RCC_ClockConfig+0x1ec>)
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	4313      	orrs	r3, r2
 80054ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80054ee:	4b6e      	ldr	r3, [pc, #440]	; (80056a8 <HAL_RCC_ClockConfig+0x1ec>)
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f003 0307 	and.w	r3, r3, #7
 80054f6:	683a      	ldr	r2, [r7, #0]
 80054f8:	429a      	cmp	r2, r3
 80054fa:	d001      	beq.n	8005500 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80054fc:	2301      	movs	r3, #1
 80054fe:	e0cf      	b.n	80056a0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f003 0302 	and.w	r3, r3, #2
 8005508:	2b00      	cmp	r3, #0
 800550a:	d010      	beq.n	800552e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	689a      	ldr	r2, [r3, #8]
 8005510:	4b66      	ldr	r3, [pc, #408]	; (80056ac <HAL_RCC_ClockConfig+0x1f0>)
 8005512:	689b      	ldr	r3, [r3, #8]
 8005514:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005518:	429a      	cmp	r2, r3
 800551a:	d908      	bls.n	800552e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800551c:	4b63      	ldr	r3, [pc, #396]	; (80056ac <HAL_RCC_ClockConfig+0x1f0>)
 800551e:	689b      	ldr	r3, [r3, #8]
 8005520:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	689b      	ldr	r3, [r3, #8]
 8005528:	4960      	ldr	r1, [pc, #384]	; (80056ac <HAL_RCC_ClockConfig+0x1f0>)
 800552a:	4313      	orrs	r3, r2
 800552c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f003 0301 	and.w	r3, r3, #1
 8005536:	2b00      	cmp	r3, #0
 8005538:	d04c      	beq.n	80055d4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	685b      	ldr	r3, [r3, #4]
 800553e:	2b03      	cmp	r3, #3
 8005540:	d107      	bne.n	8005552 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005542:	4b5a      	ldr	r3, [pc, #360]	; (80056ac <HAL_RCC_ClockConfig+0x1f0>)
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800554a:	2b00      	cmp	r3, #0
 800554c:	d121      	bne.n	8005592 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800554e:	2301      	movs	r3, #1
 8005550:	e0a6      	b.n	80056a0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	685b      	ldr	r3, [r3, #4]
 8005556:	2b02      	cmp	r3, #2
 8005558:	d107      	bne.n	800556a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800555a:	4b54      	ldr	r3, [pc, #336]	; (80056ac <HAL_RCC_ClockConfig+0x1f0>)
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005562:	2b00      	cmp	r3, #0
 8005564:	d115      	bne.n	8005592 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005566:	2301      	movs	r3, #1
 8005568:	e09a      	b.n	80056a0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	685b      	ldr	r3, [r3, #4]
 800556e:	2b00      	cmp	r3, #0
 8005570:	d107      	bne.n	8005582 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005572:	4b4e      	ldr	r3, [pc, #312]	; (80056ac <HAL_RCC_ClockConfig+0x1f0>)
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f003 0302 	and.w	r3, r3, #2
 800557a:	2b00      	cmp	r3, #0
 800557c:	d109      	bne.n	8005592 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800557e:	2301      	movs	r3, #1
 8005580:	e08e      	b.n	80056a0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005582:	4b4a      	ldr	r3, [pc, #296]	; (80056ac <HAL_RCC_ClockConfig+0x1f0>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800558a:	2b00      	cmp	r3, #0
 800558c:	d101      	bne.n	8005592 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800558e:	2301      	movs	r3, #1
 8005590:	e086      	b.n	80056a0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005592:	4b46      	ldr	r3, [pc, #280]	; (80056ac <HAL_RCC_ClockConfig+0x1f0>)
 8005594:	689b      	ldr	r3, [r3, #8]
 8005596:	f023 0203 	bic.w	r2, r3, #3
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	685b      	ldr	r3, [r3, #4]
 800559e:	4943      	ldr	r1, [pc, #268]	; (80056ac <HAL_RCC_ClockConfig+0x1f0>)
 80055a0:	4313      	orrs	r3, r2
 80055a2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80055a4:	f7fe f83c 	bl	8003620 <HAL_GetTick>
 80055a8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80055aa:	e00a      	b.n	80055c2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80055ac:	f7fe f838 	bl	8003620 <HAL_GetTick>
 80055b0:	4602      	mov	r2, r0
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	1ad3      	subs	r3, r2, r3
 80055b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80055ba:	4293      	cmp	r3, r2
 80055bc:	d901      	bls.n	80055c2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80055be:	2303      	movs	r3, #3
 80055c0:	e06e      	b.n	80056a0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80055c2:	4b3a      	ldr	r3, [pc, #232]	; (80056ac <HAL_RCC_ClockConfig+0x1f0>)
 80055c4:	689b      	ldr	r3, [r3, #8]
 80055c6:	f003 020c 	and.w	r2, r3, #12
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	685b      	ldr	r3, [r3, #4]
 80055ce:	009b      	lsls	r3, r3, #2
 80055d0:	429a      	cmp	r2, r3
 80055d2:	d1eb      	bne.n	80055ac <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f003 0302 	and.w	r3, r3, #2
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d010      	beq.n	8005602 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	689a      	ldr	r2, [r3, #8]
 80055e4:	4b31      	ldr	r3, [pc, #196]	; (80056ac <HAL_RCC_ClockConfig+0x1f0>)
 80055e6:	689b      	ldr	r3, [r3, #8]
 80055e8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80055ec:	429a      	cmp	r2, r3
 80055ee:	d208      	bcs.n	8005602 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80055f0:	4b2e      	ldr	r3, [pc, #184]	; (80056ac <HAL_RCC_ClockConfig+0x1f0>)
 80055f2:	689b      	ldr	r3, [r3, #8]
 80055f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	689b      	ldr	r3, [r3, #8]
 80055fc:	492b      	ldr	r1, [pc, #172]	; (80056ac <HAL_RCC_ClockConfig+0x1f0>)
 80055fe:	4313      	orrs	r3, r2
 8005600:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005602:	4b29      	ldr	r3, [pc, #164]	; (80056a8 <HAL_RCC_ClockConfig+0x1ec>)
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f003 0307 	and.w	r3, r3, #7
 800560a:	683a      	ldr	r2, [r7, #0]
 800560c:	429a      	cmp	r2, r3
 800560e:	d210      	bcs.n	8005632 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005610:	4b25      	ldr	r3, [pc, #148]	; (80056a8 <HAL_RCC_ClockConfig+0x1ec>)
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f023 0207 	bic.w	r2, r3, #7
 8005618:	4923      	ldr	r1, [pc, #140]	; (80056a8 <HAL_RCC_ClockConfig+0x1ec>)
 800561a:	683b      	ldr	r3, [r7, #0]
 800561c:	4313      	orrs	r3, r2
 800561e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005620:	4b21      	ldr	r3, [pc, #132]	; (80056a8 <HAL_RCC_ClockConfig+0x1ec>)
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f003 0307 	and.w	r3, r3, #7
 8005628:	683a      	ldr	r2, [r7, #0]
 800562a:	429a      	cmp	r2, r3
 800562c:	d001      	beq.n	8005632 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800562e:	2301      	movs	r3, #1
 8005630:	e036      	b.n	80056a0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f003 0304 	and.w	r3, r3, #4
 800563a:	2b00      	cmp	r3, #0
 800563c:	d008      	beq.n	8005650 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800563e:	4b1b      	ldr	r3, [pc, #108]	; (80056ac <HAL_RCC_ClockConfig+0x1f0>)
 8005640:	689b      	ldr	r3, [r3, #8]
 8005642:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	68db      	ldr	r3, [r3, #12]
 800564a:	4918      	ldr	r1, [pc, #96]	; (80056ac <HAL_RCC_ClockConfig+0x1f0>)
 800564c:	4313      	orrs	r3, r2
 800564e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f003 0308 	and.w	r3, r3, #8
 8005658:	2b00      	cmp	r3, #0
 800565a:	d009      	beq.n	8005670 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800565c:	4b13      	ldr	r3, [pc, #76]	; (80056ac <HAL_RCC_ClockConfig+0x1f0>)
 800565e:	689b      	ldr	r3, [r3, #8]
 8005660:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	691b      	ldr	r3, [r3, #16]
 8005668:	00db      	lsls	r3, r3, #3
 800566a:	4910      	ldr	r1, [pc, #64]	; (80056ac <HAL_RCC_ClockConfig+0x1f0>)
 800566c:	4313      	orrs	r3, r2
 800566e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005670:	f000 f824 	bl	80056bc <HAL_RCC_GetSysClockFreq>
 8005674:	4602      	mov	r2, r0
 8005676:	4b0d      	ldr	r3, [pc, #52]	; (80056ac <HAL_RCC_ClockConfig+0x1f0>)
 8005678:	689b      	ldr	r3, [r3, #8]
 800567a:	091b      	lsrs	r3, r3, #4
 800567c:	f003 030f 	and.w	r3, r3, #15
 8005680:	490b      	ldr	r1, [pc, #44]	; (80056b0 <HAL_RCC_ClockConfig+0x1f4>)
 8005682:	5ccb      	ldrb	r3, [r1, r3]
 8005684:	f003 031f 	and.w	r3, r3, #31
 8005688:	fa22 f303 	lsr.w	r3, r2, r3
 800568c:	4a09      	ldr	r2, [pc, #36]	; (80056b4 <HAL_RCC_ClockConfig+0x1f8>)
 800568e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005690:	4b09      	ldr	r3, [pc, #36]	; (80056b8 <HAL_RCC_ClockConfig+0x1fc>)
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	4618      	mov	r0, r3
 8005696:	f7fd ff73 	bl	8003580 <HAL_InitTick>
 800569a:	4603      	mov	r3, r0
 800569c:	72fb      	strb	r3, [r7, #11]

  return status;
 800569e:	7afb      	ldrb	r3, [r7, #11]
}
 80056a0:	4618      	mov	r0, r3
 80056a2:	3710      	adds	r7, #16
 80056a4:	46bd      	mov	sp, r7
 80056a6:	bd80      	pop	{r7, pc}
 80056a8:	40022000 	.word	0x40022000
 80056ac:	40021000 	.word	0x40021000
 80056b0:	08012120 	.word	0x08012120
 80056b4:	20000024 	.word	0x20000024
 80056b8:	20000028 	.word	0x20000028

080056bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80056bc:	b480      	push	{r7}
 80056be:	b089      	sub	sp, #36	; 0x24
 80056c0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80056c2:	2300      	movs	r3, #0
 80056c4:	61fb      	str	r3, [r7, #28]
 80056c6:	2300      	movs	r3, #0
 80056c8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80056ca:	4b3e      	ldr	r3, [pc, #248]	; (80057c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80056cc:	689b      	ldr	r3, [r3, #8]
 80056ce:	f003 030c 	and.w	r3, r3, #12
 80056d2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80056d4:	4b3b      	ldr	r3, [pc, #236]	; (80057c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80056d6:	68db      	ldr	r3, [r3, #12]
 80056d8:	f003 0303 	and.w	r3, r3, #3
 80056dc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80056de:	693b      	ldr	r3, [r7, #16]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d005      	beq.n	80056f0 <HAL_RCC_GetSysClockFreq+0x34>
 80056e4:	693b      	ldr	r3, [r7, #16]
 80056e6:	2b0c      	cmp	r3, #12
 80056e8:	d121      	bne.n	800572e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	2b01      	cmp	r3, #1
 80056ee:	d11e      	bne.n	800572e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80056f0:	4b34      	ldr	r3, [pc, #208]	; (80057c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f003 0308 	and.w	r3, r3, #8
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d107      	bne.n	800570c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80056fc:	4b31      	ldr	r3, [pc, #196]	; (80057c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80056fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005702:	0a1b      	lsrs	r3, r3, #8
 8005704:	f003 030f 	and.w	r3, r3, #15
 8005708:	61fb      	str	r3, [r7, #28]
 800570a:	e005      	b.n	8005718 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800570c:	4b2d      	ldr	r3, [pc, #180]	; (80057c4 <HAL_RCC_GetSysClockFreq+0x108>)
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	091b      	lsrs	r3, r3, #4
 8005712:	f003 030f 	and.w	r3, r3, #15
 8005716:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005718:	4a2b      	ldr	r2, [pc, #172]	; (80057c8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800571a:	69fb      	ldr	r3, [r7, #28]
 800571c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005720:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005722:	693b      	ldr	r3, [r7, #16]
 8005724:	2b00      	cmp	r3, #0
 8005726:	d10d      	bne.n	8005744 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005728:	69fb      	ldr	r3, [r7, #28]
 800572a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800572c:	e00a      	b.n	8005744 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800572e:	693b      	ldr	r3, [r7, #16]
 8005730:	2b04      	cmp	r3, #4
 8005732:	d102      	bne.n	800573a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005734:	4b25      	ldr	r3, [pc, #148]	; (80057cc <HAL_RCC_GetSysClockFreq+0x110>)
 8005736:	61bb      	str	r3, [r7, #24]
 8005738:	e004      	b.n	8005744 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800573a:	693b      	ldr	r3, [r7, #16]
 800573c:	2b08      	cmp	r3, #8
 800573e:	d101      	bne.n	8005744 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005740:	4b23      	ldr	r3, [pc, #140]	; (80057d0 <HAL_RCC_GetSysClockFreq+0x114>)
 8005742:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005744:	693b      	ldr	r3, [r7, #16]
 8005746:	2b0c      	cmp	r3, #12
 8005748:	d134      	bne.n	80057b4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800574a:	4b1e      	ldr	r3, [pc, #120]	; (80057c4 <HAL_RCC_GetSysClockFreq+0x108>)
 800574c:	68db      	ldr	r3, [r3, #12]
 800574e:	f003 0303 	and.w	r3, r3, #3
 8005752:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005754:	68bb      	ldr	r3, [r7, #8]
 8005756:	2b02      	cmp	r3, #2
 8005758:	d003      	beq.n	8005762 <HAL_RCC_GetSysClockFreq+0xa6>
 800575a:	68bb      	ldr	r3, [r7, #8]
 800575c:	2b03      	cmp	r3, #3
 800575e:	d003      	beq.n	8005768 <HAL_RCC_GetSysClockFreq+0xac>
 8005760:	e005      	b.n	800576e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005762:	4b1a      	ldr	r3, [pc, #104]	; (80057cc <HAL_RCC_GetSysClockFreq+0x110>)
 8005764:	617b      	str	r3, [r7, #20]
      break;
 8005766:	e005      	b.n	8005774 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005768:	4b19      	ldr	r3, [pc, #100]	; (80057d0 <HAL_RCC_GetSysClockFreq+0x114>)
 800576a:	617b      	str	r3, [r7, #20]
      break;
 800576c:	e002      	b.n	8005774 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800576e:	69fb      	ldr	r3, [r7, #28]
 8005770:	617b      	str	r3, [r7, #20]
      break;
 8005772:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005774:	4b13      	ldr	r3, [pc, #76]	; (80057c4 <HAL_RCC_GetSysClockFreq+0x108>)
 8005776:	68db      	ldr	r3, [r3, #12]
 8005778:	091b      	lsrs	r3, r3, #4
 800577a:	f003 0307 	and.w	r3, r3, #7
 800577e:	3301      	adds	r3, #1
 8005780:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005782:	4b10      	ldr	r3, [pc, #64]	; (80057c4 <HAL_RCC_GetSysClockFreq+0x108>)
 8005784:	68db      	ldr	r3, [r3, #12]
 8005786:	0a1b      	lsrs	r3, r3, #8
 8005788:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800578c:	697a      	ldr	r2, [r7, #20]
 800578e:	fb03 f202 	mul.w	r2, r3, r2
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	fbb2 f3f3 	udiv	r3, r2, r3
 8005798:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800579a:	4b0a      	ldr	r3, [pc, #40]	; (80057c4 <HAL_RCC_GetSysClockFreq+0x108>)
 800579c:	68db      	ldr	r3, [r3, #12]
 800579e:	0e5b      	lsrs	r3, r3, #25
 80057a0:	f003 0303 	and.w	r3, r3, #3
 80057a4:	3301      	adds	r3, #1
 80057a6:	005b      	lsls	r3, r3, #1
 80057a8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80057aa:	697a      	ldr	r2, [r7, #20]
 80057ac:	683b      	ldr	r3, [r7, #0]
 80057ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80057b2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80057b4:	69bb      	ldr	r3, [r7, #24]
}
 80057b6:	4618      	mov	r0, r3
 80057b8:	3724      	adds	r7, #36	; 0x24
 80057ba:	46bd      	mov	sp, r7
 80057bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c0:	4770      	bx	lr
 80057c2:	bf00      	nop
 80057c4:	40021000 	.word	0x40021000
 80057c8:	08012138 	.word	0x08012138
 80057cc:	00f42400 	.word	0x00f42400
 80057d0:	007a1200 	.word	0x007a1200

080057d4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80057d4:	b480      	push	{r7}
 80057d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80057d8:	4b03      	ldr	r3, [pc, #12]	; (80057e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80057da:	681b      	ldr	r3, [r3, #0]
}
 80057dc:	4618      	mov	r0, r3
 80057de:	46bd      	mov	sp, r7
 80057e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e4:	4770      	bx	lr
 80057e6:	bf00      	nop
 80057e8:	20000024 	.word	0x20000024

080057ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80057ec:	b580      	push	{r7, lr}
 80057ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80057f0:	f7ff fff0 	bl	80057d4 <HAL_RCC_GetHCLKFreq>
 80057f4:	4602      	mov	r2, r0
 80057f6:	4b06      	ldr	r3, [pc, #24]	; (8005810 <HAL_RCC_GetPCLK1Freq+0x24>)
 80057f8:	689b      	ldr	r3, [r3, #8]
 80057fa:	0a1b      	lsrs	r3, r3, #8
 80057fc:	f003 0307 	and.w	r3, r3, #7
 8005800:	4904      	ldr	r1, [pc, #16]	; (8005814 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005802:	5ccb      	ldrb	r3, [r1, r3]
 8005804:	f003 031f 	and.w	r3, r3, #31
 8005808:	fa22 f303 	lsr.w	r3, r2, r3
}
 800580c:	4618      	mov	r0, r3
 800580e:	bd80      	pop	{r7, pc}
 8005810:	40021000 	.word	0x40021000
 8005814:	08012130 	.word	0x08012130

08005818 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005818:	b580      	push	{r7, lr}
 800581a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800581c:	f7ff ffda 	bl	80057d4 <HAL_RCC_GetHCLKFreq>
 8005820:	4602      	mov	r2, r0
 8005822:	4b06      	ldr	r3, [pc, #24]	; (800583c <HAL_RCC_GetPCLK2Freq+0x24>)
 8005824:	689b      	ldr	r3, [r3, #8]
 8005826:	0adb      	lsrs	r3, r3, #11
 8005828:	f003 0307 	and.w	r3, r3, #7
 800582c:	4904      	ldr	r1, [pc, #16]	; (8005840 <HAL_RCC_GetPCLK2Freq+0x28>)
 800582e:	5ccb      	ldrb	r3, [r1, r3]
 8005830:	f003 031f 	and.w	r3, r3, #31
 8005834:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005838:	4618      	mov	r0, r3
 800583a:	bd80      	pop	{r7, pc}
 800583c:	40021000 	.word	0x40021000
 8005840:	08012130 	.word	0x08012130

08005844 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005844:	b580      	push	{r7, lr}
 8005846:	b086      	sub	sp, #24
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800584c:	2300      	movs	r3, #0
 800584e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005850:	4b2a      	ldr	r3, [pc, #168]	; (80058fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005852:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005854:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005858:	2b00      	cmp	r3, #0
 800585a:	d003      	beq.n	8005864 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800585c:	f7ff f968 	bl	8004b30 <HAL_PWREx_GetVoltageRange>
 8005860:	6178      	str	r0, [r7, #20]
 8005862:	e014      	b.n	800588e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005864:	4b25      	ldr	r3, [pc, #148]	; (80058fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005866:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005868:	4a24      	ldr	r2, [pc, #144]	; (80058fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800586a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800586e:	6593      	str	r3, [r2, #88]	; 0x58
 8005870:	4b22      	ldr	r3, [pc, #136]	; (80058fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005872:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005874:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005878:	60fb      	str	r3, [r7, #12]
 800587a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800587c:	f7ff f958 	bl	8004b30 <HAL_PWREx_GetVoltageRange>
 8005880:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005882:	4b1e      	ldr	r3, [pc, #120]	; (80058fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005884:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005886:	4a1d      	ldr	r2, [pc, #116]	; (80058fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005888:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800588c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800588e:	697b      	ldr	r3, [r7, #20]
 8005890:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005894:	d10b      	bne.n	80058ae <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	2b80      	cmp	r3, #128	; 0x80
 800589a:	d919      	bls.n	80058d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2ba0      	cmp	r3, #160	; 0xa0
 80058a0:	d902      	bls.n	80058a8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80058a2:	2302      	movs	r3, #2
 80058a4:	613b      	str	r3, [r7, #16]
 80058a6:	e013      	b.n	80058d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80058a8:	2301      	movs	r3, #1
 80058aa:	613b      	str	r3, [r7, #16]
 80058ac:	e010      	b.n	80058d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	2b80      	cmp	r3, #128	; 0x80
 80058b2:	d902      	bls.n	80058ba <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80058b4:	2303      	movs	r3, #3
 80058b6:	613b      	str	r3, [r7, #16]
 80058b8:	e00a      	b.n	80058d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	2b80      	cmp	r3, #128	; 0x80
 80058be:	d102      	bne.n	80058c6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80058c0:	2302      	movs	r3, #2
 80058c2:	613b      	str	r3, [r7, #16]
 80058c4:	e004      	b.n	80058d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2b70      	cmp	r3, #112	; 0x70
 80058ca:	d101      	bne.n	80058d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80058cc:	2301      	movs	r3, #1
 80058ce:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80058d0:	4b0b      	ldr	r3, [pc, #44]	; (8005900 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f023 0207 	bic.w	r2, r3, #7
 80058d8:	4909      	ldr	r1, [pc, #36]	; (8005900 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80058da:	693b      	ldr	r3, [r7, #16]
 80058dc:	4313      	orrs	r3, r2
 80058de:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80058e0:	4b07      	ldr	r3, [pc, #28]	; (8005900 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	f003 0307 	and.w	r3, r3, #7
 80058e8:	693a      	ldr	r2, [r7, #16]
 80058ea:	429a      	cmp	r2, r3
 80058ec:	d001      	beq.n	80058f2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80058ee:	2301      	movs	r3, #1
 80058f0:	e000      	b.n	80058f4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80058f2:	2300      	movs	r3, #0
}
 80058f4:	4618      	mov	r0, r3
 80058f6:	3718      	adds	r7, #24
 80058f8:	46bd      	mov	sp, r7
 80058fa:	bd80      	pop	{r7, pc}
 80058fc:	40021000 	.word	0x40021000
 8005900:	40022000 	.word	0x40022000

08005904 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005904:	b580      	push	{r7, lr}
 8005906:	b086      	sub	sp, #24
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800590c:	2300      	movs	r3, #0
 800590e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005910:	2300      	movs	r3, #0
 8005912:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800591c:	2b00      	cmp	r3, #0
 800591e:	f000 809e 	beq.w	8005a5e <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005922:	2300      	movs	r3, #0
 8005924:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005926:	4b46      	ldr	r3, [pc, #280]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8005928:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800592a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800592e:	2b00      	cmp	r3, #0
 8005930:	d101      	bne.n	8005936 <HAL_RCCEx_PeriphCLKConfig+0x32>
 8005932:	2301      	movs	r3, #1
 8005934:	e000      	b.n	8005938 <HAL_RCCEx_PeriphCLKConfig+0x34>
 8005936:	2300      	movs	r3, #0
 8005938:	2b00      	cmp	r3, #0
 800593a:	d00d      	beq.n	8005958 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800593c:	4b40      	ldr	r3, [pc, #256]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800593e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005940:	4a3f      	ldr	r2, [pc, #252]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8005942:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005946:	6593      	str	r3, [r2, #88]	; 0x58
 8005948:	4b3d      	ldr	r3, [pc, #244]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800594a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800594c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005950:	60bb      	str	r3, [r7, #8]
 8005952:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005954:	2301      	movs	r3, #1
 8005956:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005958:	4b3a      	ldr	r3, [pc, #232]	; (8005a44 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	4a39      	ldr	r2, [pc, #228]	; (8005a44 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 800595e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005962:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005964:	f7fd fe5c 	bl	8003620 <HAL_GetTick>
 8005968:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800596a:	e009      	b.n	8005980 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800596c:	f7fd fe58 	bl	8003620 <HAL_GetTick>
 8005970:	4602      	mov	r2, r0
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	1ad3      	subs	r3, r2, r3
 8005976:	2b02      	cmp	r3, #2
 8005978:	d902      	bls.n	8005980 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      {
        ret = HAL_TIMEOUT;
 800597a:	2303      	movs	r3, #3
 800597c:	74fb      	strb	r3, [r7, #19]
        break;
 800597e:	e005      	b.n	800598c <HAL_RCCEx_PeriphCLKConfig+0x88>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005980:	4b30      	ldr	r3, [pc, #192]	; (8005a44 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005988:	2b00      	cmp	r3, #0
 800598a:	d0ef      	beq.n	800596c <HAL_RCCEx_PeriphCLKConfig+0x68>
      }
    }

    if(ret == HAL_OK)
 800598c:	7cfb      	ldrb	r3, [r7, #19]
 800598e:	2b00      	cmp	r3, #0
 8005990:	d15a      	bne.n	8005a48 <HAL_RCCEx_PeriphCLKConfig+0x144>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005992:	4b2b      	ldr	r3, [pc, #172]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8005994:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005998:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800599c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800599e:	697b      	ldr	r3, [r7, #20]
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d01e      	beq.n	80059e2 <HAL_RCCEx_PeriphCLKConfig+0xde>
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059a8:	697a      	ldr	r2, [r7, #20]
 80059aa:	429a      	cmp	r2, r3
 80059ac:	d019      	beq.n	80059e2 <HAL_RCCEx_PeriphCLKConfig+0xde>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80059ae:	4b24      	ldr	r3, [pc, #144]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80059b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80059b8:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80059ba:	4b21      	ldr	r3, [pc, #132]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80059bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059c0:	4a1f      	ldr	r2, [pc, #124]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80059c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80059c6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80059ca:	4b1d      	ldr	r3, [pc, #116]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80059cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059d0:	4a1b      	ldr	r2, [pc, #108]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80059d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80059d6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80059da:	4a19      	ldr	r2, [pc, #100]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80059dc:	697b      	ldr	r3, [r7, #20]
 80059de:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80059e2:	697b      	ldr	r3, [r7, #20]
 80059e4:	f003 0301 	and.w	r3, r3, #1
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d016      	beq.n	8005a1a <HAL_RCCEx_PeriphCLKConfig+0x116>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059ec:	f7fd fe18 	bl	8003620 <HAL_GetTick>
 80059f0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80059f2:	e00b      	b.n	8005a0c <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059f4:	f7fd fe14 	bl	8003620 <HAL_GetTick>
 80059f8:	4602      	mov	r2, r0
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	1ad3      	subs	r3, r2, r3
 80059fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d902      	bls.n	8005a0c <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            ret = HAL_TIMEOUT;
 8005a06:	2303      	movs	r3, #3
 8005a08:	74fb      	strb	r3, [r7, #19]
            break;
 8005a0a:	e006      	b.n	8005a1a <HAL_RCCEx_PeriphCLKConfig+0x116>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a0c:	4b0c      	ldr	r3, [pc, #48]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8005a0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a12:	f003 0302 	and.w	r3, r3, #2
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d0ec      	beq.n	80059f4 <HAL_RCCEx_PeriphCLKConfig+0xf0>
          }
        }
      }

      if(ret == HAL_OK)
 8005a1a:	7cfb      	ldrb	r3, [r7, #19]
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d10b      	bne.n	8005a38 <HAL_RCCEx_PeriphCLKConfig+0x134>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005a20:	4b07      	ldr	r3, [pc, #28]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8005a22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a26:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a2e:	4904      	ldr	r1, [pc, #16]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8005a30:	4313      	orrs	r3, r2
 8005a32:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005a36:	e009      	b.n	8005a4c <HAL_RCCEx_PeriphCLKConfig+0x148>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005a38:	7cfb      	ldrb	r3, [r7, #19]
 8005a3a:	74bb      	strb	r3, [r7, #18]
 8005a3c:	e006      	b.n	8005a4c <HAL_RCCEx_PeriphCLKConfig+0x148>
 8005a3e:	bf00      	nop
 8005a40:	40021000 	.word	0x40021000
 8005a44:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a48:	7cfb      	ldrb	r3, [r7, #19]
 8005a4a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005a4c:	7c7b      	ldrb	r3, [r7, #17]
 8005a4e:	2b01      	cmp	r3, #1
 8005a50:	d105      	bne.n	8005a5e <HAL_RCCEx_PeriphCLKConfig+0x15a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a52:	4b6e      	ldr	r3, [pc, #440]	; (8005c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005a54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a56:	4a6d      	ldr	r2, [pc, #436]	; (8005c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005a58:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005a5c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	f003 0301 	and.w	r3, r3, #1
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d00a      	beq.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005a6a:	4b68      	ldr	r3, [pc, #416]	; (8005c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005a6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a70:	f023 0203 	bic.w	r2, r3, #3
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	685b      	ldr	r3, [r3, #4]
 8005a78:	4964      	ldr	r1, [pc, #400]	; (8005c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005a7a:	4313      	orrs	r3, r2
 8005a7c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f003 0302 	and.w	r3, r3, #2
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d00a      	beq.n	8005aa2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005a8c:	4b5f      	ldr	r3, [pc, #380]	; (8005c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005a8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a92:	f023 020c 	bic.w	r2, r3, #12
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	689b      	ldr	r3, [r3, #8]
 8005a9a:	495c      	ldr	r1, [pc, #368]	; (8005c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005a9c:	4313      	orrs	r3, r2
 8005a9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f003 0304 	and.w	r3, r3, #4
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d00a      	beq.n	8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005aae:	4b57      	ldr	r3, [pc, #348]	; (8005c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005ab0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ab4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	68db      	ldr	r3, [r3, #12]
 8005abc:	4953      	ldr	r1, [pc, #332]	; (8005c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005abe:	4313      	orrs	r3, r2
 8005ac0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f003 0320 	and.w	r3, r3, #32
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d00a      	beq.n	8005ae6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005ad0:	4b4e      	ldr	r3, [pc, #312]	; (8005c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005ad2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ad6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	691b      	ldr	r3, [r3, #16]
 8005ade:	494b      	ldr	r1, [pc, #300]	; (8005c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005ae0:	4313      	orrs	r3, r2
 8005ae2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d00a      	beq.n	8005b08 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005af2:	4b46      	ldr	r3, [pc, #280]	; (8005c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005af4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005af8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	6a1b      	ldr	r3, [r3, #32]
 8005b00:	4942      	ldr	r1, [pc, #264]	; (8005c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005b02:	4313      	orrs	r3, r2
 8005b04:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d00a      	beq.n	8005b2a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005b14:	4b3d      	ldr	r3, [pc, #244]	; (8005c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005b16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b1a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b22:	493a      	ldr	r1, [pc, #232]	; (8005c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005b24:	4313      	orrs	r3, r2
 8005b26:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d00a      	beq.n	8005b4c <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005b36:	4b35      	ldr	r3, [pc, #212]	; (8005c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005b38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b3c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	695b      	ldr	r3, [r3, #20]
 8005b44:	4931      	ldr	r1, [pc, #196]	; (8005c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005b46:	4313      	orrs	r3, r2
 8005b48:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d00a      	beq.n	8005b6e <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005b58:	4b2c      	ldr	r3, [pc, #176]	; (8005c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005b5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b5e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	699b      	ldr	r3, [r3, #24]
 8005b66:	4929      	ldr	r1, [pc, #164]	; (8005c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005b68:	4313      	orrs	r3, r2
 8005b6a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d00a      	beq.n	8005b90 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005b7a:	4b24      	ldr	r3, [pc, #144]	; (8005c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005b7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b80:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	69db      	ldr	r3, [r3, #28]
 8005b88:	4920      	ldr	r1, [pc, #128]	; (8005c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005b8a:	4313      	orrs	r3, r2
 8005b8c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d015      	beq.n	8005bc8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005b9c:	4b1b      	ldr	r3, [pc, #108]	; (8005c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005b9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ba2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005baa:	4918      	ldr	r1, [pc, #96]	; (8005c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005bac:	4313      	orrs	r3, r2
 8005bae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bb6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005bba:	d105      	bne.n	8005bc8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005bbc:	4b13      	ldr	r3, [pc, #76]	; (8005c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005bbe:	68db      	ldr	r3, [r3, #12]
 8005bc0:	4a12      	ldr	r2, [pc, #72]	; (8005c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005bc2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005bc6:	60d3      	str	r3, [r2, #12]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d015      	beq.n	8005c00 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005bd4:	4b0d      	ldr	r3, [pc, #52]	; (8005c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005bd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bda:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005be2:	490a      	ldr	r1, [pc, #40]	; (8005c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005be4:	4313      	orrs	r3, r2
 8005be6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bee:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005bf2:	d105      	bne.n	8005c00 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005bf4:	4b05      	ldr	r3, [pc, #20]	; (8005c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005bf6:	68db      	ldr	r3, [r3, #12]
 8005bf8:	4a04      	ldr	r2, [pc, #16]	; (8005c0c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005bfa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005bfe:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005c00:	7cbb      	ldrb	r3, [r7, #18]
}
 8005c02:	4618      	mov	r0, r3
 8005c04:	3718      	adds	r7, #24
 8005c06:	46bd      	mov	sp, r7
 8005c08:	bd80      	pop	{r7, pc}
 8005c0a:	bf00      	nop
 8005c0c:	40021000 	.word	0x40021000

08005c10 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005c10:	b580      	push	{r7, lr}
 8005c12:	b084      	sub	sp, #16
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d101      	bne.n	8005c22 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005c1e:	2301      	movs	r3, #1
 8005c20:	e095      	b.n	8005d4e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d108      	bne.n	8005c3c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	685b      	ldr	r3, [r3, #4]
 8005c2e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005c32:	d009      	beq.n	8005c48 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2200      	movs	r2, #0
 8005c38:	61da      	str	r2, [r3, #28]
 8005c3a:	e005      	b.n	8005c48 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2200      	movs	r2, #0
 8005c40:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2200      	movs	r2, #0
 8005c46:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005c54:	b2db      	uxtb	r3, r3
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d106      	bne.n	8005c68 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005c62:	6878      	ldr	r0, [r7, #4]
 8005c64:	f7fd fa9c 	bl	80031a0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2202      	movs	r2, #2
 8005c6c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	681a      	ldr	r2, [r3, #0]
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005c7e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	68db      	ldr	r3, [r3, #12]
 8005c84:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005c88:	d902      	bls.n	8005c90 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	60fb      	str	r3, [r7, #12]
 8005c8e:	e002      	b.n	8005c96 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005c90:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005c94:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	68db      	ldr	r3, [r3, #12]
 8005c9a:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005c9e:	d007      	beq.n	8005cb0 <HAL_SPI_Init+0xa0>
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	68db      	ldr	r3, [r3, #12]
 8005ca4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005ca8:	d002      	beq.n	8005cb0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	2200      	movs	r2, #0
 8005cae:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	685b      	ldr	r3, [r3, #4]
 8005cb4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	689b      	ldr	r3, [r3, #8]
 8005cbc:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005cc0:	431a      	orrs	r2, r3
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	691b      	ldr	r3, [r3, #16]
 8005cc6:	f003 0302 	and.w	r3, r3, #2
 8005cca:	431a      	orrs	r2, r3
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	695b      	ldr	r3, [r3, #20]
 8005cd0:	f003 0301 	and.w	r3, r3, #1
 8005cd4:	431a      	orrs	r2, r3
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	699b      	ldr	r3, [r3, #24]
 8005cda:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005cde:	431a      	orrs	r2, r3
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	69db      	ldr	r3, [r3, #28]
 8005ce4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005ce8:	431a      	orrs	r2, r3
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	6a1b      	ldr	r3, [r3, #32]
 8005cee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005cf2:	ea42 0103 	orr.w	r1, r2, r3
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cfa:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	430a      	orrs	r2, r1
 8005d04:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	699b      	ldr	r3, [r3, #24]
 8005d0a:	0c1b      	lsrs	r3, r3, #16
 8005d0c:	f003 0204 	and.w	r2, r3, #4
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d14:	f003 0310 	and.w	r3, r3, #16
 8005d18:	431a      	orrs	r2, r3
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d1e:	f003 0308 	and.w	r3, r3, #8
 8005d22:	431a      	orrs	r2, r3
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	68db      	ldr	r3, [r3, #12]
 8005d28:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005d2c:	ea42 0103 	orr.w	r1, r2, r3
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	430a      	orrs	r2, r1
 8005d3c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	2200      	movs	r2, #0
 8005d42:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2201      	movs	r2, #1
 8005d48:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005d4c:	2300      	movs	r3, #0
}
 8005d4e:	4618      	mov	r0, r3
 8005d50:	3710      	adds	r7, #16
 8005d52:	46bd      	mov	sp, r7
 8005d54:	bd80      	pop	{r7, pc}

08005d56 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d56:	b580      	push	{r7, lr}
 8005d58:	b088      	sub	sp, #32
 8005d5a:	af00      	add	r7, sp, #0
 8005d5c:	60f8      	str	r0, [r7, #12]
 8005d5e:	60b9      	str	r1, [r7, #8]
 8005d60:	603b      	str	r3, [r7, #0]
 8005d62:	4613      	mov	r3, r2
 8005d64:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005d66:	2300      	movs	r3, #0
 8005d68:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005d70:	2b01      	cmp	r3, #1
 8005d72:	d101      	bne.n	8005d78 <HAL_SPI_Transmit+0x22>
 8005d74:	2302      	movs	r3, #2
 8005d76:	e15f      	b.n	8006038 <HAL_SPI_Transmit+0x2e2>
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	2201      	movs	r2, #1
 8005d7c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005d80:	f7fd fc4e 	bl	8003620 <HAL_GetTick>
 8005d84:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005d86:	88fb      	ldrh	r3, [r7, #6]
 8005d88:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005d90:	b2db      	uxtb	r3, r3
 8005d92:	2b01      	cmp	r3, #1
 8005d94:	d002      	beq.n	8005d9c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005d96:	2302      	movs	r3, #2
 8005d98:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005d9a:	e148      	b.n	800602e <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8005d9c:	68bb      	ldr	r3, [r7, #8]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d002      	beq.n	8005da8 <HAL_SPI_Transmit+0x52>
 8005da2:	88fb      	ldrh	r3, [r7, #6]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d102      	bne.n	8005dae <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005da8:	2301      	movs	r3, #1
 8005daa:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005dac:	e13f      	b.n	800602e <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	2203      	movs	r2, #3
 8005db2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	2200      	movs	r2, #0
 8005dba:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	68ba      	ldr	r2, [r7, #8]
 8005dc0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	88fa      	ldrh	r2, [r7, #6]
 8005dc6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	88fa      	ldrh	r2, [r7, #6]
 8005dcc:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	2200      	movs	r2, #0
 8005dd2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	2200      	movs	r2, #0
 8005de0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	2200      	movs	r2, #0
 8005de8:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	2200      	movs	r2, #0
 8005dee:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	689b      	ldr	r3, [r3, #8]
 8005df4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005df8:	d10f      	bne.n	8005e1a <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	681a      	ldr	r2, [r3, #0]
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005e08:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	681a      	ldr	r2, [r3, #0]
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005e18:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e24:	2b40      	cmp	r3, #64	; 0x40
 8005e26:	d007      	beq.n	8005e38 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	681a      	ldr	r2, [r3, #0]
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005e36:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	68db      	ldr	r3, [r3, #12]
 8005e3c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005e40:	d94f      	bls.n	8005ee2 <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	685b      	ldr	r3, [r3, #4]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d002      	beq.n	8005e50 <HAL_SPI_Transmit+0xfa>
 8005e4a:	8afb      	ldrh	r3, [r7, #22]
 8005e4c:	2b01      	cmp	r3, #1
 8005e4e:	d142      	bne.n	8005ed6 <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e54:	881a      	ldrh	r2, [r3, #0]
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e60:	1c9a      	adds	r2, r3, #2
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e6a:	b29b      	uxth	r3, r3
 8005e6c:	3b01      	subs	r3, #1
 8005e6e:	b29a      	uxth	r2, r3
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005e74:	e02f      	b.n	8005ed6 <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	689b      	ldr	r3, [r3, #8]
 8005e7c:	f003 0302 	and.w	r3, r3, #2
 8005e80:	2b02      	cmp	r3, #2
 8005e82:	d112      	bne.n	8005eaa <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e88:	881a      	ldrh	r2, [r3, #0]
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e94:	1c9a      	adds	r2, r3, #2
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e9e:	b29b      	uxth	r3, r3
 8005ea0:	3b01      	subs	r3, #1
 8005ea2:	b29a      	uxth	r2, r3
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005ea8:	e015      	b.n	8005ed6 <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005eaa:	f7fd fbb9 	bl	8003620 <HAL_GetTick>
 8005eae:	4602      	mov	r2, r0
 8005eb0:	69bb      	ldr	r3, [r7, #24]
 8005eb2:	1ad3      	subs	r3, r2, r3
 8005eb4:	683a      	ldr	r2, [r7, #0]
 8005eb6:	429a      	cmp	r2, r3
 8005eb8:	d803      	bhi.n	8005ec2 <HAL_SPI_Transmit+0x16c>
 8005eba:	683b      	ldr	r3, [r7, #0]
 8005ebc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ec0:	d102      	bne.n	8005ec8 <HAL_SPI_Transmit+0x172>
 8005ec2:	683b      	ldr	r3, [r7, #0]
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d106      	bne.n	8005ed6 <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8005ec8:	2303      	movs	r3, #3
 8005eca:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	2201      	movs	r2, #1
 8005ed0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 8005ed4:	e0ab      	b.n	800602e <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005eda:	b29b      	uxth	r3, r3
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d1ca      	bne.n	8005e76 <HAL_SPI_Transmit+0x120>
 8005ee0:	e080      	b.n	8005fe4 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	685b      	ldr	r3, [r3, #4]
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d002      	beq.n	8005ef0 <HAL_SPI_Transmit+0x19a>
 8005eea:	8afb      	ldrh	r3, [r7, #22]
 8005eec:	2b01      	cmp	r3, #1
 8005eee:	d174      	bne.n	8005fda <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ef4:	b29b      	uxth	r3, r3
 8005ef6:	2b01      	cmp	r3, #1
 8005ef8:	d912      	bls.n	8005f20 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005efe:	881a      	ldrh	r2, [r3, #0]
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f0a:	1c9a      	adds	r2, r3, #2
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f14:	b29b      	uxth	r3, r3
 8005f16:	3b02      	subs	r3, #2
 8005f18:	b29a      	uxth	r2, r3
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005f1e:	e05c      	b.n	8005fda <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	330c      	adds	r3, #12
 8005f2a:	7812      	ldrb	r2, [r2, #0]
 8005f2c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f32:	1c5a      	adds	r2, r3, #1
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f3c:	b29b      	uxth	r3, r3
 8005f3e:	3b01      	subs	r3, #1
 8005f40:	b29a      	uxth	r2, r3
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005f46:	e048      	b.n	8005fda <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	689b      	ldr	r3, [r3, #8]
 8005f4e:	f003 0302 	and.w	r3, r3, #2
 8005f52:	2b02      	cmp	r3, #2
 8005f54:	d12b      	bne.n	8005fae <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f5a:	b29b      	uxth	r3, r3
 8005f5c:	2b01      	cmp	r3, #1
 8005f5e:	d912      	bls.n	8005f86 <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f64:	881a      	ldrh	r2, [r3, #0]
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f70:	1c9a      	adds	r2, r3, #2
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f7a:	b29b      	uxth	r3, r3
 8005f7c:	3b02      	subs	r3, #2
 8005f7e:	b29a      	uxth	r2, r3
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005f84:	e029      	b.n	8005fda <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	330c      	adds	r3, #12
 8005f90:	7812      	ldrb	r2, [r2, #0]
 8005f92:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f98:	1c5a      	adds	r2, r3, #1
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005fa2:	b29b      	uxth	r3, r3
 8005fa4:	3b01      	subs	r3, #1
 8005fa6:	b29a      	uxth	r2, r3
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005fac:	e015      	b.n	8005fda <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005fae:	f7fd fb37 	bl	8003620 <HAL_GetTick>
 8005fb2:	4602      	mov	r2, r0
 8005fb4:	69bb      	ldr	r3, [r7, #24]
 8005fb6:	1ad3      	subs	r3, r2, r3
 8005fb8:	683a      	ldr	r2, [r7, #0]
 8005fba:	429a      	cmp	r2, r3
 8005fbc:	d803      	bhi.n	8005fc6 <HAL_SPI_Transmit+0x270>
 8005fbe:	683b      	ldr	r3, [r7, #0]
 8005fc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fc4:	d102      	bne.n	8005fcc <HAL_SPI_Transmit+0x276>
 8005fc6:	683b      	ldr	r3, [r7, #0]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d106      	bne.n	8005fda <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8005fcc:	2303      	movs	r3, #3
 8005fce:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	2201      	movs	r2, #1
 8005fd4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 8005fd8:	e029      	b.n	800602e <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005fde:	b29b      	uxth	r3, r3
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d1b1      	bne.n	8005f48 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005fe4:	69ba      	ldr	r2, [r7, #24]
 8005fe6:	6839      	ldr	r1, [r7, #0]
 8005fe8:	68f8      	ldr	r0, [r7, #12]
 8005fea:	f000 fb69 	bl	80066c0 <SPI_EndRxTxTransaction>
 8005fee:	4603      	mov	r3, r0
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d002      	beq.n	8005ffa <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	2220      	movs	r2, #32
 8005ff8:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	689b      	ldr	r3, [r3, #8]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d10a      	bne.n	8006018 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006002:	2300      	movs	r3, #0
 8006004:	613b      	str	r3, [r7, #16]
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	68db      	ldr	r3, [r3, #12]
 800600c:	613b      	str	r3, [r7, #16]
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	689b      	ldr	r3, [r3, #8]
 8006014:	613b      	str	r3, [r7, #16]
 8006016:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800601c:	2b00      	cmp	r3, #0
 800601e:	d002      	beq.n	8006026 <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8006020:	2301      	movs	r3, #1
 8006022:	77fb      	strb	r3, [r7, #31]
 8006024:	e003      	b.n	800602e <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	2201      	movs	r2, #1
 800602a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	2200      	movs	r2, #0
 8006032:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006036:	7ffb      	ldrb	r3, [r7, #31]
}
 8006038:	4618      	mov	r0, r3
 800603a:	3720      	adds	r7, #32
 800603c:	46bd      	mov	sp, r7
 800603e:	bd80      	pop	{r7, pc}

08006040 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006040:	b580      	push	{r7, lr}
 8006042:	b08a      	sub	sp, #40	; 0x28
 8006044:	af00      	add	r7, sp, #0
 8006046:	60f8      	str	r0, [r7, #12]
 8006048:	60b9      	str	r1, [r7, #8]
 800604a:	607a      	str	r2, [r7, #4]
 800604c:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800604e:	2301      	movs	r3, #1
 8006050:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006052:	2300      	movs	r3, #0
 8006054:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800605e:	2b01      	cmp	r3, #1
 8006060:	d101      	bne.n	8006066 <HAL_SPI_TransmitReceive+0x26>
 8006062:	2302      	movs	r3, #2
 8006064:	e20a      	b.n	800647c <HAL_SPI_TransmitReceive+0x43c>
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	2201      	movs	r2, #1
 800606a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800606e:	f7fd fad7 	bl	8003620 <HAL_GetTick>
 8006072:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800607a:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	685b      	ldr	r3, [r3, #4]
 8006080:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8006082:	887b      	ldrh	r3, [r7, #2]
 8006084:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8006086:	887b      	ldrh	r3, [r7, #2]
 8006088:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800608a:	7efb      	ldrb	r3, [r7, #27]
 800608c:	2b01      	cmp	r3, #1
 800608e:	d00e      	beq.n	80060ae <HAL_SPI_TransmitReceive+0x6e>
 8006090:	697b      	ldr	r3, [r7, #20]
 8006092:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006096:	d106      	bne.n	80060a6 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	689b      	ldr	r3, [r3, #8]
 800609c:	2b00      	cmp	r3, #0
 800609e:	d102      	bne.n	80060a6 <HAL_SPI_TransmitReceive+0x66>
 80060a0:	7efb      	ldrb	r3, [r7, #27]
 80060a2:	2b04      	cmp	r3, #4
 80060a4:	d003      	beq.n	80060ae <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 80060a6:	2302      	movs	r3, #2
 80060a8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80060ac:	e1e0      	b.n	8006470 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80060ae:	68bb      	ldr	r3, [r7, #8]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d005      	beq.n	80060c0 <HAL_SPI_TransmitReceive+0x80>
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d002      	beq.n	80060c0 <HAL_SPI_TransmitReceive+0x80>
 80060ba:	887b      	ldrh	r3, [r7, #2]
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d103      	bne.n	80060c8 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 80060c0:	2301      	movs	r3, #1
 80060c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80060c6:	e1d3      	b.n	8006470 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80060ce:	b2db      	uxtb	r3, r3
 80060d0:	2b04      	cmp	r3, #4
 80060d2:	d003      	beq.n	80060dc <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	2205      	movs	r2, #5
 80060d8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	2200      	movs	r2, #0
 80060e0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	687a      	ldr	r2, [r7, #4]
 80060e6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	887a      	ldrh	r2, [r7, #2]
 80060ec:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	887a      	ldrh	r2, [r7, #2]
 80060f4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	68ba      	ldr	r2, [r7, #8]
 80060fc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	887a      	ldrh	r2, [r7, #2]
 8006102:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	887a      	ldrh	r2, [r7, #2]
 8006108:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	2200      	movs	r2, #0
 800610e:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	2200      	movs	r2, #0
 8006114:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	68db      	ldr	r3, [r3, #12]
 800611a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800611e:	d802      	bhi.n	8006126 <HAL_SPI_TransmitReceive+0xe6>
 8006120:	8a3b      	ldrh	r3, [r7, #16]
 8006122:	2b01      	cmp	r3, #1
 8006124:	d908      	bls.n	8006138 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	685a      	ldr	r2, [r3, #4]
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006134:	605a      	str	r2, [r3, #4]
 8006136:	e007      	b.n	8006148 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	685a      	ldr	r2, [r3, #4]
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006146:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006152:	2b40      	cmp	r3, #64	; 0x40
 8006154:	d007      	beq.n	8006166 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	681a      	ldr	r2, [r3, #0]
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006164:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	68db      	ldr	r3, [r3, #12]
 800616a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800616e:	f240 8081 	bls.w	8006274 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	685b      	ldr	r3, [r3, #4]
 8006176:	2b00      	cmp	r3, #0
 8006178:	d002      	beq.n	8006180 <HAL_SPI_TransmitReceive+0x140>
 800617a:	8a7b      	ldrh	r3, [r7, #18]
 800617c:	2b01      	cmp	r3, #1
 800617e:	d16d      	bne.n	800625c <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006184:	881a      	ldrh	r2, [r3, #0]
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006190:	1c9a      	adds	r2, r3, #2
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800619a:	b29b      	uxth	r3, r3
 800619c:	3b01      	subs	r3, #1
 800619e:	b29a      	uxth	r2, r3
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	87da      	strh	r2, [r3, #62]	; 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80061a4:	e05a      	b.n	800625c <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	689b      	ldr	r3, [r3, #8]
 80061ac:	f003 0302 	and.w	r3, r3, #2
 80061b0:	2b02      	cmp	r3, #2
 80061b2:	d11b      	bne.n	80061ec <HAL_SPI_TransmitReceive+0x1ac>
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80061b8:	b29b      	uxth	r3, r3
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d016      	beq.n	80061ec <HAL_SPI_TransmitReceive+0x1ac>
 80061be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061c0:	2b01      	cmp	r3, #1
 80061c2:	d113      	bne.n	80061ec <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061c8:	881a      	ldrh	r2, [r3, #0]
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061d4:	1c9a      	adds	r2, r3, #2
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80061de:	b29b      	uxth	r3, r3
 80061e0:	3b01      	subs	r3, #1
 80061e2:	b29a      	uxth	r2, r3
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80061e8:	2300      	movs	r3, #0
 80061ea:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	689b      	ldr	r3, [r3, #8]
 80061f2:	f003 0301 	and.w	r3, r3, #1
 80061f6:	2b01      	cmp	r3, #1
 80061f8:	d11c      	bne.n	8006234 <HAL_SPI_TransmitReceive+0x1f4>
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006200:	b29b      	uxth	r3, r3
 8006202:	2b00      	cmp	r3, #0
 8006204:	d016      	beq.n	8006234 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	68da      	ldr	r2, [r3, #12]
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006210:	b292      	uxth	r2, r2
 8006212:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006218:	1c9a      	adds	r2, r3, #2
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006224:	b29b      	uxth	r3, r3
 8006226:	3b01      	subs	r3, #1
 8006228:	b29a      	uxth	r2, r3
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006230:	2301      	movs	r3, #1
 8006232:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006234:	f7fd f9f4 	bl	8003620 <HAL_GetTick>
 8006238:	4602      	mov	r2, r0
 800623a:	69fb      	ldr	r3, [r7, #28]
 800623c:	1ad3      	subs	r3, r2, r3
 800623e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006240:	429a      	cmp	r2, r3
 8006242:	d80b      	bhi.n	800625c <HAL_SPI_TransmitReceive+0x21c>
 8006244:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006246:	f1b3 3fff 	cmp.w	r3, #4294967295
 800624a:	d007      	beq.n	800625c <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 800624c:	2303      	movs	r3, #3
 800624e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	2201      	movs	r2, #1
 8006256:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 800625a:	e109      	b.n	8006470 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006260:	b29b      	uxth	r3, r3
 8006262:	2b00      	cmp	r3, #0
 8006264:	d19f      	bne.n	80061a6 <HAL_SPI_TransmitReceive+0x166>
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800626c:	b29b      	uxth	r3, r3
 800626e:	2b00      	cmp	r3, #0
 8006270:	d199      	bne.n	80061a6 <HAL_SPI_TransmitReceive+0x166>
 8006272:	e0e3      	b.n	800643c <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	685b      	ldr	r3, [r3, #4]
 8006278:	2b00      	cmp	r3, #0
 800627a:	d003      	beq.n	8006284 <HAL_SPI_TransmitReceive+0x244>
 800627c:	8a7b      	ldrh	r3, [r7, #18]
 800627e:	2b01      	cmp	r3, #1
 8006280:	f040 80cf 	bne.w	8006422 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006288:	b29b      	uxth	r3, r3
 800628a:	2b01      	cmp	r3, #1
 800628c:	d912      	bls.n	80062b4 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006292:	881a      	ldrh	r2, [r3, #0]
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800629e:	1c9a      	adds	r2, r3, #2
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80062a8:	b29b      	uxth	r3, r3
 80062aa:	3b02      	subs	r3, #2
 80062ac:	b29a      	uxth	r2, r3
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	87da      	strh	r2, [r3, #62]	; 0x3e
 80062b2:	e0b6      	b.n	8006422 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	330c      	adds	r3, #12
 80062be:	7812      	ldrb	r2, [r2, #0]
 80062c0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062c6:	1c5a      	adds	r2, r3, #1
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80062d0:	b29b      	uxth	r3, r3
 80062d2:	3b01      	subs	r3, #1
 80062d4:	b29a      	uxth	r2, r3
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	87da      	strh	r2, [r3, #62]	; 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80062da:	e0a2      	b.n	8006422 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	689b      	ldr	r3, [r3, #8]
 80062e2:	f003 0302 	and.w	r3, r3, #2
 80062e6:	2b02      	cmp	r3, #2
 80062e8:	d134      	bne.n	8006354 <HAL_SPI_TransmitReceive+0x314>
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80062ee:	b29b      	uxth	r3, r3
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d02f      	beq.n	8006354 <HAL_SPI_TransmitReceive+0x314>
 80062f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062f6:	2b01      	cmp	r3, #1
 80062f8:	d12c      	bne.n	8006354 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80062fe:	b29b      	uxth	r3, r3
 8006300:	2b01      	cmp	r3, #1
 8006302:	d912      	bls.n	800632a <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006308:	881a      	ldrh	r2, [r3, #0]
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006314:	1c9a      	adds	r2, r3, #2
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800631e:	b29b      	uxth	r3, r3
 8006320:	3b02      	subs	r3, #2
 8006322:	b29a      	uxth	r2, r3
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006328:	e012      	b.n	8006350 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	330c      	adds	r3, #12
 8006334:	7812      	ldrb	r2, [r2, #0]
 8006336:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800633c:	1c5a      	adds	r2, r3, #1
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006346:	b29b      	uxth	r3, r3
 8006348:	3b01      	subs	r3, #1
 800634a:	b29a      	uxth	r2, r3
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006350:	2300      	movs	r3, #0
 8006352:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	689b      	ldr	r3, [r3, #8]
 800635a:	f003 0301 	and.w	r3, r3, #1
 800635e:	2b01      	cmp	r3, #1
 8006360:	d148      	bne.n	80063f4 <HAL_SPI_TransmitReceive+0x3b4>
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006368:	b29b      	uxth	r3, r3
 800636a:	2b00      	cmp	r3, #0
 800636c:	d042      	beq.n	80063f4 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006374:	b29b      	uxth	r3, r3
 8006376:	2b01      	cmp	r3, #1
 8006378:	d923      	bls.n	80063c2 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	68da      	ldr	r2, [r3, #12]
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006384:	b292      	uxth	r2, r2
 8006386:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800638c:	1c9a      	adds	r2, r3, #2
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006398:	b29b      	uxth	r3, r3
 800639a:	3b02      	subs	r3, #2
 800639c:	b29a      	uxth	r2, r3
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80063aa:	b29b      	uxth	r3, r3
 80063ac:	2b01      	cmp	r3, #1
 80063ae:	d81f      	bhi.n	80063f0 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	685a      	ldr	r2, [r3, #4]
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80063be:	605a      	str	r2, [r3, #4]
 80063c0:	e016      	b.n	80063f0 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f103 020c 	add.w	r2, r3, #12
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063ce:	7812      	ldrb	r2, [r2, #0]
 80063d0:	b2d2      	uxtb	r2, r2
 80063d2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063d8:	1c5a      	adds	r2, r3, #1
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80063e4:	b29b      	uxth	r3, r3
 80063e6:	3b01      	subs	r3, #1
 80063e8:	b29a      	uxth	r2, r3
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80063f0:	2301      	movs	r3, #1
 80063f2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80063f4:	f7fd f914 	bl	8003620 <HAL_GetTick>
 80063f8:	4602      	mov	r2, r0
 80063fa:	69fb      	ldr	r3, [r7, #28]
 80063fc:	1ad3      	subs	r3, r2, r3
 80063fe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006400:	429a      	cmp	r2, r3
 8006402:	d803      	bhi.n	800640c <HAL_SPI_TransmitReceive+0x3cc>
 8006404:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006406:	f1b3 3fff 	cmp.w	r3, #4294967295
 800640a:	d102      	bne.n	8006412 <HAL_SPI_TransmitReceive+0x3d2>
 800640c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800640e:	2b00      	cmp	r3, #0
 8006410:	d107      	bne.n	8006422 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8006412:	2303      	movs	r3, #3
 8006414:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	2201      	movs	r2, #1
 800641c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 8006420:	e026      	b.n	8006470 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006426:	b29b      	uxth	r3, r3
 8006428:	2b00      	cmp	r3, #0
 800642a:	f47f af57 	bne.w	80062dc <HAL_SPI_TransmitReceive+0x29c>
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006434:	b29b      	uxth	r3, r3
 8006436:	2b00      	cmp	r3, #0
 8006438:	f47f af50 	bne.w	80062dc <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800643c:	69fa      	ldr	r2, [r7, #28]
 800643e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006440:	68f8      	ldr	r0, [r7, #12]
 8006442:	f000 f93d 	bl	80066c0 <SPI_EndRxTxTransaction>
 8006446:	4603      	mov	r3, r0
 8006448:	2b00      	cmp	r3, #0
 800644a:	d005      	beq.n	8006458 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 800644c:	2301      	movs	r3, #1
 800644e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	2220      	movs	r2, #32
 8006456:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800645c:	2b00      	cmp	r3, #0
 800645e:	d003      	beq.n	8006468 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8006460:	2301      	movs	r3, #1
 8006462:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006466:	e003      	b.n	8006470 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	2201      	movs	r2, #1
 800646c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	2200      	movs	r2, #0
 8006474:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006478:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800647c:	4618      	mov	r0, r3
 800647e:	3728      	adds	r7, #40	; 0x28
 8006480:	46bd      	mov	sp, r7
 8006482:	bd80      	pop	{r7, pc}

08006484 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006484:	b580      	push	{r7, lr}
 8006486:	b088      	sub	sp, #32
 8006488:	af00      	add	r7, sp, #0
 800648a:	60f8      	str	r0, [r7, #12]
 800648c:	60b9      	str	r1, [r7, #8]
 800648e:	603b      	str	r3, [r7, #0]
 8006490:	4613      	mov	r3, r2
 8006492:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006494:	f7fd f8c4 	bl	8003620 <HAL_GetTick>
 8006498:	4602      	mov	r2, r0
 800649a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800649c:	1a9b      	subs	r3, r3, r2
 800649e:	683a      	ldr	r2, [r7, #0]
 80064a0:	4413      	add	r3, r2
 80064a2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80064a4:	f7fd f8bc 	bl	8003620 <HAL_GetTick>
 80064a8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80064aa:	4b39      	ldr	r3, [pc, #228]	; (8006590 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	015b      	lsls	r3, r3, #5
 80064b0:	0d1b      	lsrs	r3, r3, #20
 80064b2:	69fa      	ldr	r2, [r7, #28]
 80064b4:	fb02 f303 	mul.w	r3, r2, r3
 80064b8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80064ba:	e054      	b.n	8006566 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80064bc:	683b      	ldr	r3, [r7, #0]
 80064be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064c2:	d050      	beq.n	8006566 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80064c4:	f7fd f8ac 	bl	8003620 <HAL_GetTick>
 80064c8:	4602      	mov	r2, r0
 80064ca:	69bb      	ldr	r3, [r7, #24]
 80064cc:	1ad3      	subs	r3, r2, r3
 80064ce:	69fa      	ldr	r2, [r7, #28]
 80064d0:	429a      	cmp	r2, r3
 80064d2:	d902      	bls.n	80064da <SPI_WaitFlagStateUntilTimeout+0x56>
 80064d4:	69fb      	ldr	r3, [r7, #28]
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d13d      	bne.n	8006556 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	685a      	ldr	r2, [r3, #4]
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80064e8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	685b      	ldr	r3, [r3, #4]
 80064ee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80064f2:	d111      	bne.n	8006518 <SPI_WaitFlagStateUntilTimeout+0x94>
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	689b      	ldr	r3, [r3, #8]
 80064f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80064fc:	d004      	beq.n	8006508 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	689b      	ldr	r3, [r3, #8]
 8006502:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006506:	d107      	bne.n	8006518 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	681a      	ldr	r2, [r3, #0]
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006516:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800651c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006520:	d10f      	bne.n	8006542 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	681a      	ldr	r2, [r3, #0]
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006530:	601a      	str	r2, [r3, #0]
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	681a      	ldr	r2, [r3, #0]
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006540:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	2201      	movs	r2, #1
 8006546:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	2200      	movs	r2, #0
 800654e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006552:	2303      	movs	r3, #3
 8006554:	e017      	b.n	8006586 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006556:	697b      	ldr	r3, [r7, #20]
 8006558:	2b00      	cmp	r3, #0
 800655a:	d101      	bne.n	8006560 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800655c:	2300      	movs	r3, #0
 800655e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006560:	697b      	ldr	r3, [r7, #20]
 8006562:	3b01      	subs	r3, #1
 8006564:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	689a      	ldr	r2, [r3, #8]
 800656c:	68bb      	ldr	r3, [r7, #8]
 800656e:	4013      	ands	r3, r2
 8006570:	68ba      	ldr	r2, [r7, #8]
 8006572:	429a      	cmp	r2, r3
 8006574:	bf0c      	ite	eq
 8006576:	2301      	moveq	r3, #1
 8006578:	2300      	movne	r3, #0
 800657a:	b2db      	uxtb	r3, r3
 800657c:	461a      	mov	r2, r3
 800657e:	79fb      	ldrb	r3, [r7, #7]
 8006580:	429a      	cmp	r2, r3
 8006582:	d19b      	bne.n	80064bc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006584:	2300      	movs	r3, #0
}
 8006586:	4618      	mov	r0, r3
 8006588:	3720      	adds	r7, #32
 800658a:	46bd      	mov	sp, r7
 800658c:	bd80      	pop	{r7, pc}
 800658e:	bf00      	nop
 8006590:	20000024 	.word	0x20000024

08006594 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006594:	b580      	push	{r7, lr}
 8006596:	b08a      	sub	sp, #40	; 0x28
 8006598:	af00      	add	r7, sp, #0
 800659a:	60f8      	str	r0, [r7, #12]
 800659c:	60b9      	str	r1, [r7, #8]
 800659e:	607a      	str	r2, [r7, #4]
 80065a0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80065a2:	2300      	movs	r3, #0
 80065a4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80065a6:	f7fd f83b 	bl	8003620 <HAL_GetTick>
 80065aa:	4602      	mov	r2, r0
 80065ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065ae:	1a9b      	subs	r3, r3, r2
 80065b0:	683a      	ldr	r2, [r7, #0]
 80065b2:	4413      	add	r3, r2
 80065b4:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80065b6:	f7fd f833 	bl	8003620 <HAL_GetTick>
 80065ba:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	330c      	adds	r3, #12
 80065c2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80065c4:	4b3d      	ldr	r3, [pc, #244]	; (80066bc <SPI_WaitFifoStateUntilTimeout+0x128>)
 80065c6:	681a      	ldr	r2, [r3, #0]
 80065c8:	4613      	mov	r3, r2
 80065ca:	009b      	lsls	r3, r3, #2
 80065cc:	4413      	add	r3, r2
 80065ce:	00da      	lsls	r2, r3, #3
 80065d0:	1ad3      	subs	r3, r2, r3
 80065d2:	0d1b      	lsrs	r3, r3, #20
 80065d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80065d6:	fb02 f303 	mul.w	r3, r2, r3
 80065da:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80065dc:	e060      	b.n	80066a0 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80065de:	68bb      	ldr	r3, [r7, #8]
 80065e0:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80065e4:	d107      	bne.n	80065f6 <SPI_WaitFifoStateUntilTimeout+0x62>
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d104      	bne.n	80065f6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80065ec:	69fb      	ldr	r3, [r7, #28]
 80065ee:	781b      	ldrb	r3, [r3, #0]
 80065f0:	b2db      	uxtb	r3, r3
 80065f2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80065f4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80065f6:	683b      	ldr	r3, [r7, #0]
 80065f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065fc:	d050      	beq.n	80066a0 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80065fe:	f7fd f80f 	bl	8003620 <HAL_GetTick>
 8006602:	4602      	mov	r2, r0
 8006604:	6a3b      	ldr	r3, [r7, #32]
 8006606:	1ad3      	subs	r3, r2, r3
 8006608:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800660a:	429a      	cmp	r2, r3
 800660c:	d902      	bls.n	8006614 <SPI_WaitFifoStateUntilTimeout+0x80>
 800660e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006610:	2b00      	cmp	r3, #0
 8006612:	d13d      	bne.n	8006690 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	685a      	ldr	r2, [r3, #4]
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006622:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	685b      	ldr	r3, [r3, #4]
 8006628:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800662c:	d111      	bne.n	8006652 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	689b      	ldr	r3, [r3, #8]
 8006632:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006636:	d004      	beq.n	8006642 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	689b      	ldr	r3, [r3, #8]
 800663c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006640:	d107      	bne.n	8006652 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	681a      	ldr	r2, [r3, #0]
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006650:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006656:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800665a:	d10f      	bne.n	800667c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	681a      	ldr	r2, [r3, #0]
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800666a:	601a      	str	r2, [r3, #0]
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	681a      	ldr	r2, [r3, #0]
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800667a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	2201      	movs	r2, #1
 8006680:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	2200      	movs	r2, #0
 8006688:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800668c:	2303      	movs	r3, #3
 800668e:	e010      	b.n	80066b2 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006690:	69bb      	ldr	r3, [r7, #24]
 8006692:	2b00      	cmp	r3, #0
 8006694:	d101      	bne.n	800669a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8006696:	2300      	movs	r3, #0
 8006698:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800669a:	69bb      	ldr	r3, [r7, #24]
 800669c:	3b01      	subs	r3, #1
 800669e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	689a      	ldr	r2, [r3, #8]
 80066a6:	68bb      	ldr	r3, [r7, #8]
 80066a8:	4013      	ands	r3, r2
 80066aa:	687a      	ldr	r2, [r7, #4]
 80066ac:	429a      	cmp	r2, r3
 80066ae:	d196      	bne.n	80065de <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80066b0:	2300      	movs	r3, #0
}
 80066b2:	4618      	mov	r0, r3
 80066b4:	3728      	adds	r7, #40	; 0x28
 80066b6:	46bd      	mov	sp, r7
 80066b8:	bd80      	pop	{r7, pc}
 80066ba:	bf00      	nop
 80066bc:	20000024 	.word	0x20000024

080066c0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80066c0:	b580      	push	{r7, lr}
 80066c2:	b086      	sub	sp, #24
 80066c4:	af02      	add	r7, sp, #8
 80066c6:	60f8      	str	r0, [r7, #12]
 80066c8:	60b9      	str	r1, [r7, #8]
 80066ca:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	9300      	str	r3, [sp, #0]
 80066d0:	68bb      	ldr	r3, [r7, #8]
 80066d2:	2200      	movs	r2, #0
 80066d4:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80066d8:	68f8      	ldr	r0, [r7, #12]
 80066da:	f7ff ff5b 	bl	8006594 <SPI_WaitFifoStateUntilTimeout>
 80066de:	4603      	mov	r3, r0
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d007      	beq.n	80066f4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80066e8:	f043 0220 	orr.w	r2, r3, #32
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80066f0:	2303      	movs	r3, #3
 80066f2:	e027      	b.n	8006744 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	9300      	str	r3, [sp, #0]
 80066f8:	68bb      	ldr	r3, [r7, #8]
 80066fa:	2200      	movs	r2, #0
 80066fc:	2180      	movs	r1, #128	; 0x80
 80066fe:	68f8      	ldr	r0, [r7, #12]
 8006700:	f7ff fec0 	bl	8006484 <SPI_WaitFlagStateUntilTimeout>
 8006704:	4603      	mov	r3, r0
 8006706:	2b00      	cmp	r3, #0
 8006708:	d007      	beq.n	800671a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800670e:	f043 0220 	orr.w	r2, r3, #32
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006716:	2303      	movs	r3, #3
 8006718:	e014      	b.n	8006744 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	9300      	str	r3, [sp, #0]
 800671e:	68bb      	ldr	r3, [r7, #8]
 8006720:	2200      	movs	r2, #0
 8006722:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006726:	68f8      	ldr	r0, [r7, #12]
 8006728:	f7ff ff34 	bl	8006594 <SPI_WaitFifoStateUntilTimeout>
 800672c:	4603      	mov	r3, r0
 800672e:	2b00      	cmp	r3, #0
 8006730:	d007      	beq.n	8006742 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006736:	f043 0220 	orr.w	r2, r3, #32
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800673e:	2303      	movs	r3, #3
 8006740:	e000      	b.n	8006744 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006742:	2300      	movs	r3, #0
}
 8006744:	4618      	mov	r0, r3
 8006746:	3710      	adds	r7, #16
 8006748:	46bd      	mov	sp, r7
 800674a:	bd80      	pop	{r7, pc}

0800674c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800674c:	b580      	push	{r7, lr}
 800674e:	b082      	sub	sp, #8
 8006750:	af00      	add	r7, sp, #0
 8006752:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	2b00      	cmp	r3, #0
 8006758:	d101      	bne.n	800675e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800675a:	2301      	movs	r3, #1
 800675c:	e040      	b.n	80067e0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006762:	2b00      	cmp	r3, #0
 8006764:	d106      	bne.n	8006774 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	2200      	movs	r2, #0
 800676a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800676e:	6878      	ldr	r0, [r7, #4]
 8006770:	f7fc fd58 	bl	8003224 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	2224      	movs	r2, #36	; 0x24
 8006778:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	681a      	ldr	r2, [r3, #0]
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	f022 0201 	bic.w	r2, r2, #1
 8006788:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800678e:	2b00      	cmp	r3, #0
 8006790:	d002      	beq.n	8006798 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006792:	6878      	ldr	r0, [r7, #4]
 8006794:	f000 fdd8 	bl	8007348 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006798:	6878      	ldr	r0, [r7, #4]
 800679a:	f000 fb7b 	bl	8006e94 <UART_SetConfig>
 800679e:	4603      	mov	r3, r0
 80067a0:	2b01      	cmp	r3, #1
 80067a2:	d101      	bne.n	80067a8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80067a4:	2301      	movs	r3, #1
 80067a6:	e01b      	b.n	80067e0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	685a      	ldr	r2, [r3, #4]
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80067b6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	689a      	ldr	r2, [r3, #8]
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80067c6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	681a      	ldr	r2, [r3, #0]
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	f042 0201 	orr.w	r2, r2, #1
 80067d6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80067d8:	6878      	ldr	r0, [r7, #4]
 80067da:	f000 fe57 	bl	800748c <UART_CheckIdleState>
 80067de:	4603      	mov	r3, r0
}
 80067e0:	4618      	mov	r0, r3
 80067e2:	3708      	adds	r7, #8
 80067e4:	46bd      	mov	sp, r7
 80067e6:	bd80      	pop	{r7, pc}

080067e8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80067e8:	b580      	push	{r7, lr}
 80067ea:	b08a      	sub	sp, #40	; 0x28
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	60f8      	str	r0, [r7, #12]
 80067f0:	60b9      	str	r1, [r7, #8]
 80067f2:	4613      	mov	r3, r2
 80067f4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80067fc:	2b20      	cmp	r3, #32
 80067fe:	d137      	bne.n	8006870 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8006800:	68bb      	ldr	r3, [r7, #8]
 8006802:	2b00      	cmp	r3, #0
 8006804:	d002      	beq.n	800680c <HAL_UART_Receive_IT+0x24>
 8006806:	88fb      	ldrh	r3, [r7, #6]
 8006808:	2b00      	cmp	r3, #0
 800680a:	d101      	bne.n	8006810 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800680c:	2301      	movs	r3, #1
 800680e:	e030      	b.n	8006872 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	2200      	movs	r2, #0
 8006814:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	4a18      	ldr	r2, [pc, #96]	; (800687c <HAL_UART_Receive_IT+0x94>)
 800681c:	4293      	cmp	r3, r2
 800681e:	d01f      	beq.n	8006860 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	685b      	ldr	r3, [r3, #4]
 8006826:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800682a:	2b00      	cmp	r3, #0
 800682c:	d018      	beq.n	8006860 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006834:	697b      	ldr	r3, [r7, #20]
 8006836:	e853 3f00 	ldrex	r3, [r3]
 800683a:	613b      	str	r3, [r7, #16]
   return(result);
 800683c:	693b      	ldr	r3, [r7, #16]
 800683e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006842:	627b      	str	r3, [r7, #36]	; 0x24
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	461a      	mov	r2, r3
 800684a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800684c:	623b      	str	r3, [r7, #32]
 800684e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006850:	69f9      	ldr	r1, [r7, #28]
 8006852:	6a3a      	ldr	r2, [r7, #32]
 8006854:	e841 2300 	strex	r3, r2, [r1]
 8006858:	61bb      	str	r3, [r7, #24]
   return(result);
 800685a:	69bb      	ldr	r3, [r7, #24]
 800685c:	2b00      	cmp	r3, #0
 800685e:	d1e6      	bne.n	800682e <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006860:	88fb      	ldrh	r3, [r7, #6]
 8006862:	461a      	mov	r2, r3
 8006864:	68b9      	ldr	r1, [r7, #8]
 8006866:	68f8      	ldr	r0, [r7, #12]
 8006868:	f000 ff20 	bl	80076ac <UART_Start_Receive_IT>
 800686c:	4603      	mov	r3, r0
 800686e:	e000      	b.n	8006872 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006870:	2302      	movs	r3, #2
  }
}
 8006872:	4618      	mov	r0, r3
 8006874:	3728      	adds	r7, #40	; 0x28
 8006876:	46bd      	mov	sp, r7
 8006878:	bd80      	pop	{r7, pc}
 800687a:	bf00      	nop
 800687c:	40008000 	.word	0x40008000

08006880 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006880:	b580      	push	{r7, lr}
 8006882:	b0ba      	sub	sp, #232	; 0xe8
 8006884:	af00      	add	r7, sp, #0
 8006886:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	69db      	ldr	r3, [r3, #28]
 800688e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	689b      	ldr	r3, [r3, #8]
 80068a2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80068a6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80068aa:	f640 030f 	movw	r3, #2063	; 0x80f
 80068ae:	4013      	ands	r3, r2
 80068b0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80068b4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d115      	bne.n	80068e8 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80068bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80068c0:	f003 0320 	and.w	r3, r3, #32
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d00f      	beq.n	80068e8 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80068c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80068cc:	f003 0320 	and.w	r3, r3, #32
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d009      	beq.n	80068e8 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80068d8:	2b00      	cmp	r3, #0
 80068da:	f000 82ae 	beq.w	8006e3a <HAL_UART_IRQHandler+0x5ba>
      {
        huart->RxISR(huart);
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80068e2:	6878      	ldr	r0, [r7, #4]
 80068e4:	4798      	blx	r3
      }
      return;
 80068e6:	e2a8      	b.n	8006e3a <HAL_UART_IRQHandler+0x5ba>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80068e8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	f000 8117 	beq.w	8006b20 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80068f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80068f6:	f003 0301 	and.w	r3, r3, #1
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d106      	bne.n	800690c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80068fe:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8006902:	4b85      	ldr	r3, [pc, #532]	; (8006b18 <HAL_UART_IRQHandler+0x298>)
 8006904:	4013      	ands	r3, r2
 8006906:	2b00      	cmp	r3, #0
 8006908:	f000 810a 	beq.w	8006b20 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800690c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006910:	f003 0301 	and.w	r3, r3, #1
 8006914:	2b00      	cmp	r3, #0
 8006916:	d011      	beq.n	800693c <HAL_UART_IRQHandler+0xbc>
 8006918:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800691c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006920:	2b00      	cmp	r3, #0
 8006922:	d00b      	beq.n	800693c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	2201      	movs	r2, #1
 800692a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006932:	f043 0201 	orr.w	r2, r3, #1
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800693c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006940:	f003 0302 	and.w	r3, r3, #2
 8006944:	2b00      	cmp	r3, #0
 8006946:	d011      	beq.n	800696c <HAL_UART_IRQHandler+0xec>
 8006948:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800694c:	f003 0301 	and.w	r3, r3, #1
 8006950:	2b00      	cmp	r3, #0
 8006952:	d00b      	beq.n	800696c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	2202      	movs	r2, #2
 800695a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006962:	f043 0204 	orr.w	r2, r3, #4
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800696c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006970:	f003 0304 	and.w	r3, r3, #4
 8006974:	2b00      	cmp	r3, #0
 8006976:	d011      	beq.n	800699c <HAL_UART_IRQHandler+0x11c>
 8006978:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800697c:	f003 0301 	and.w	r3, r3, #1
 8006980:	2b00      	cmp	r3, #0
 8006982:	d00b      	beq.n	800699c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	2204      	movs	r2, #4
 800698a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006992:	f043 0202 	orr.w	r2, r3, #2
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800699c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80069a0:	f003 0308 	and.w	r3, r3, #8
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d017      	beq.n	80069d8 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80069a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80069ac:	f003 0320 	and.w	r3, r3, #32
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d105      	bne.n	80069c0 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80069b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80069b8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d00b      	beq.n	80069d8 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	2208      	movs	r2, #8
 80069c6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80069ce:	f043 0208 	orr.w	r2, r3, #8
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80069d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80069dc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d012      	beq.n	8006a0a <HAL_UART_IRQHandler+0x18a>
 80069e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80069e8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d00c      	beq.n	8006a0a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80069f8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006a00:	f043 0220 	orr.w	r2, r3, #32
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	f000 8214 	beq.w	8006e3e <HAL_UART_IRQHandler+0x5be>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006a16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a1a:	f003 0320 	and.w	r3, r3, #32
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d00d      	beq.n	8006a3e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006a22:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006a26:	f003 0320 	and.w	r3, r3, #32
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d007      	beq.n	8006a3e <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d003      	beq.n	8006a3e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006a3a:	6878      	ldr	r0, [r7, #4]
 8006a3c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006a44:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	689b      	ldr	r3, [r3, #8]
 8006a4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a52:	2b40      	cmp	r3, #64	; 0x40
 8006a54:	d005      	beq.n	8006a62 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006a56:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006a5a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d04f      	beq.n	8006b02 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006a62:	6878      	ldr	r0, [r7, #4]
 8006a64:	f000 fee8 	bl	8007838 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	689b      	ldr	r3, [r3, #8]
 8006a6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a72:	2b40      	cmp	r3, #64	; 0x40
 8006a74:	d141      	bne.n	8006afa <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	3308      	adds	r3, #8
 8006a7c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a80:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006a84:	e853 3f00 	ldrex	r3, [r3]
 8006a88:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006a8c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006a90:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006a94:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	3308      	adds	r3, #8
 8006a9e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006aa2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006aa6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aaa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006aae:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006ab2:	e841 2300 	strex	r3, r2, [r1]
 8006ab6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006aba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d1d9      	bne.n	8006a76 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d013      	beq.n	8006af2 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006ace:	4a13      	ldr	r2, [pc, #76]	; (8006b1c <HAL_UART_IRQHandler+0x29c>)
 8006ad0:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006ad6:	4618      	mov	r0, r3
 8006ad8:	f7fc ff21 	bl	800391e <HAL_DMA_Abort_IT>
 8006adc:	4603      	mov	r3, r0
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d017      	beq.n	8006b12 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006ae6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ae8:	687a      	ldr	r2, [r7, #4]
 8006aea:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8006aec:	4610      	mov	r0, r2
 8006aee:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006af0:	e00f      	b.n	8006b12 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006af2:	6878      	ldr	r0, [r7, #4]
 8006af4:	f000 f9b8 	bl	8006e68 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006af8:	e00b      	b.n	8006b12 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006afa:	6878      	ldr	r0, [r7, #4]
 8006afc:	f000 f9b4 	bl	8006e68 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b00:	e007      	b.n	8006b12 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006b02:	6878      	ldr	r0, [r7, #4]
 8006b04:	f000 f9b0 	bl	8006e68 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2200      	movs	r2, #0
 8006b0c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8006b10:	e195      	b.n	8006e3e <HAL_UART_IRQHandler+0x5be>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b12:	bf00      	nop
    return;
 8006b14:	e193      	b.n	8006e3e <HAL_UART_IRQHandler+0x5be>
 8006b16:	bf00      	nop
 8006b18:	04000120 	.word	0x04000120
 8006b1c:	08007901 	.word	0x08007901

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006b24:	2b01      	cmp	r3, #1
 8006b26:	f040 814e 	bne.w	8006dc6 <HAL_UART_IRQHandler+0x546>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006b2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006b2e:	f003 0310 	and.w	r3, r3, #16
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	f000 8147 	beq.w	8006dc6 <HAL_UART_IRQHandler+0x546>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006b38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006b3c:	f003 0310 	and.w	r3, r3, #16
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	f000 8140 	beq.w	8006dc6 <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	2210      	movs	r2, #16
 8006b4c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	689b      	ldr	r3, [r3, #8]
 8006b54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b58:	2b40      	cmp	r3, #64	; 0x40
 8006b5a:	f040 80b8 	bne.w	8006cce <HAL_UART_IRQHandler+0x44e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	685b      	ldr	r3, [r3, #4]
 8006b66:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006b6a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	f000 8167 	beq.w	8006e42 <HAL_UART_IRQHandler+0x5c2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006b7a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006b7e:	429a      	cmp	r2, r3
 8006b80:	f080 815f 	bcs.w	8006e42 <HAL_UART_IRQHandler+0x5c2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006b8a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	f003 0320 	and.w	r3, r3, #32
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	f040 8086 	bne.w	8006cac <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ba8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006bac:	e853 3f00 	ldrex	r3, [r3]
 8006bb0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006bb4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006bb8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006bbc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	461a      	mov	r2, r3
 8006bc6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006bca:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006bce:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bd2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006bd6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006bda:	e841 2300 	strex	r3, r2, [r1]
 8006bde:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006be2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d1da      	bne.n	8006ba0 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	3308      	adds	r3, #8
 8006bf0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bf2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006bf4:	e853 3f00 	ldrex	r3, [r3]
 8006bf8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006bfa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006bfc:	f023 0301 	bic.w	r3, r3, #1
 8006c00:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	3308      	adds	r3, #8
 8006c0a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006c0e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006c12:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c14:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006c16:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006c1a:	e841 2300 	strex	r3, r2, [r1]
 8006c1e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006c20:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d1e1      	bne.n	8006bea <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	3308      	adds	r3, #8
 8006c2c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c2e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006c30:	e853 3f00 	ldrex	r3, [r3]
 8006c34:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006c36:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006c38:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006c3c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	3308      	adds	r3, #8
 8006c46:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006c4a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006c4c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c4e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006c50:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006c52:	e841 2300 	strex	r3, r2, [r1]
 8006c56:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006c58:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d1e3      	bne.n	8006c26 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	2220      	movs	r2, #32
 8006c62:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	2200      	movs	r2, #0
 8006c6a:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c72:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006c74:	e853 3f00 	ldrex	r3, [r3]
 8006c78:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006c7a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006c7c:	f023 0310 	bic.w	r3, r3, #16
 8006c80:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	461a      	mov	r2, r3
 8006c8a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006c8e:	65bb      	str	r3, [r7, #88]	; 0x58
 8006c90:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c92:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006c94:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006c96:	e841 2300 	strex	r3, r2, [r1]
 8006c9a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006c9c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d1e4      	bne.n	8006c6c <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006ca6:	4618      	mov	r0, r3
 8006ca8:	f7fc fdfb 	bl	80038a2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	2202      	movs	r2, #2
 8006cb0:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006cbe:	b29b      	uxth	r3, r3
 8006cc0:	1ad3      	subs	r3, r2, r3
 8006cc2:	b29b      	uxth	r3, r3
 8006cc4:	4619      	mov	r1, r3
 8006cc6:	6878      	ldr	r0, [r7, #4]
 8006cc8:	f000 f8d8 	bl	8006e7c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006ccc:	e0b9      	b.n	8006e42 <HAL_UART_IRQHandler+0x5c2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006cda:	b29b      	uxth	r3, r3
 8006cdc:	1ad3      	subs	r3, r2, r3
 8006cde:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006ce8:	b29b      	uxth	r3, r3
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	f000 80ab 	beq.w	8006e46 <HAL_UART_IRQHandler+0x5c6>
          && (nb_rx_data > 0U))
 8006cf0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	f000 80a6 	beq.w	8006e46 <HAL_UART_IRQHandler+0x5c6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d02:	e853 3f00 	ldrex	r3, [r3]
 8006d06:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006d08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d0a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006d0e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	461a      	mov	r2, r3
 8006d18:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006d1c:	647b      	str	r3, [r7, #68]	; 0x44
 8006d1e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d20:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006d22:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006d24:	e841 2300 	strex	r3, r2, [r1]
 8006d28:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006d2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d1e4      	bne.n	8006cfa <HAL_UART_IRQHandler+0x47a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	3308      	adds	r3, #8
 8006d36:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d3a:	e853 3f00 	ldrex	r3, [r3]
 8006d3e:	623b      	str	r3, [r7, #32]
   return(result);
 8006d40:	6a3b      	ldr	r3, [r7, #32]
 8006d42:	f023 0301 	bic.w	r3, r3, #1
 8006d46:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	3308      	adds	r3, #8
 8006d50:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006d54:	633a      	str	r2, [r7, #48]	; 0x30
 8006d56:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d58:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006d5a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006d5c:	e841 2300 	strex	r3, r2, [r1]
 8006d60:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006d62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d1e3      	bne.n	8006d30 <HAL_UART_IRQHandler+0x4b0>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2220      	movs	r2, #32
 8006d6c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	2200      	movs	r2, #0
 8006d74:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	2200      	movs	r2, #0
 8006d7a:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d82:	693b      	ldr	r3, [r7, #16]
 8006d84:	e853 3f00 	ldrex	r3, [r3]
 8006d88:	60fb      	str	r3, [r7, #12]
   return(result);
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	f023 0310 	bic.w	r3, r3, #16
 8006d90:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	461a      	mov	r2, r3
 8006d9a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006d9e:	61fb      	str	r3, [r7, #28]
 8006da0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006da2:	69b9      	ldr	r1, [r7, #24]
 8006da4:	69fa      	ldr	r2, [r7, #28]
 8006da6:	e841 2300 	strex	r3, r2, [r1]
 8006daa:	617b      	str	r3, [r7, #20]
   return(result);
 8006dac:	697b      	ldr	r3, [r7, #20]
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d1e4      	bne.n	8006d7c <HAL_UART_IRQHandler+0x4fc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	2202      	movs	r2, #2
 8006db6:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006db8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006dbc:	4619      	mov	r1, r3
 8006dbe:	6878      	ldr	r0, [r7, #4]
 8006dc0:	f000 f85c 	bl	8006e7c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006dc4:	e03f      	b.n	8006e46 <HAL_UART_IRQHandler+0x5c6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006dc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006dca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d00e      	beq.n	8006df0 <HAL_UART_IRQHandler+0x570>
 8006dd2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006dd6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d008      	beq.n	8006df0 <HAL_UART_IRQHandler+0x570>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8006de6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006de8:	6878      	ldr	r0, [r7, #4]
 8006dea:	f000 ff85 	bl	8007cf8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006dee:	e02d      	b.n	8006e4c <HAL_UART_IRQHandler+0x5cc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006df0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006df4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d00e      	beq.n	8006e1a <HAL_UART_IRQHandler+0x59a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006dfc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006e00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d008      	beq.n	8006e1a <HAL_UART_IRQHandler+0x59a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d01c      	beq.n	8006e4a <HAL_UART_IRQHandler+0x5ca>
    {
      huart->TxISR(huart);
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006e14:	6878      	ldr	r0, [r7, #4]
 8006e16:	4798      	blx	r3
    }
    return;
 8006e18:	e017      	b.n	8006e4a <HAL_UART_IRQHandler+0x5ca>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006e1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d012      	beq.n	8006e4c <HAL_UART_IRQHandler+0x5cc>
 8006e26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006e2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d00c      	beq.n	8006e4c <HAL_UART_IRQHandler+0x5cc>
  {
    UART_EndTransmit_IT(huart);
 8006e32:	6878      	ldr	r0, [r7, #4]
 8006e34:	f000 fd7a 	bl	800792c <UART_EndTransmit_IT>
    return;
 8006e38:	e008      	b.n	8006e4c <HAL_UART_IRQHandler+0x5cc>
      return;
 8006e3a:	bf00      	nop
 8006e3c:	e006      	b.n	8006e4c <HAL_UART_IRQHandler+0x5cc>
    return;
 8006e3e:	bf00      	nop
 8006e40:	e004      	b.n	8006e4c <HAL_UART_IRQHandler+0x5cc>
      return;
 8006e42:	bf00      	nop
 8006e44:	e002      	b.n	8006e4c <HAL_UART_IRQHandler+0x5cc>
      return;
 8006e46:	bf00      	nop
 8006e48:	e000      	b.n	8006e4c <HAL_UART_IRQHandler+0x5cc>
    return;
 8006e4a:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8006e4c:	37e8      	adds	r7, #232	; 0xe8
 8006e4e:	46bd      	mov	sp, r7
 8006e50:	bd80      	pop	{r7, pc}
 8006e52:	bf00      	nop

08006e54 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006e54:	b480      	push	{r7}
 8006e56:	b083      	sub	sp, #12
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006e5c:	bf00      	nop
 8006e5e:	370c      	adds	r7, #12
 8006e60:	46bd      	mov	sp, r7
 8006e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e66:	4770      	bx	lr

08006e68 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006e68:	b480      	push	{r7}
 8006e6a:	b083      	sub	sp, #12
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006e70:	bf00      	nop
 8006e72:	370c      	adds	r7, #12
 8006e74:	46bd      	mov	sp, r7
 8006e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e7a:	4770      	bx	lr

08006e7c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006e7c:	b480      	push	{r7}
 8006e7e:	b083      	sub	sp, #12
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	6078      	str	r0, [r7, #4]
 8006e84:	460b      	mov	r3, r1
 8006e86:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006e88:	bf00      	nop
 8006e8a:	370c      	adds	r7, #12
 8006e8c:	46bd      	mov	sp, r7
 8006e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e92:	4770      	bx	lr

08006e94 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006e94:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006e98:	b08a      	sub	sp, #40	; 0x28
 8006e9a:	af00      	add	r7, sp, #0
 8006e9c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006e9e:	2300      	movs	r3, #0
 8006ea0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	689a      	ldr	r2, [r3, #8]
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	691b      	ldr	r3, [r3, #16]
 8006eac:	431a      	orrs	r2, r3
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	695b      	ldr	r3, [r3, #20]
 8006eb2:	431a      	orrs	r2, r3
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	69db      	ldr	r3, [r3, #28]
 8006eb8:	4313      	orrs	r3, r2
 8006eba:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	681a      	ldr	r2, [r3, #0]
 8006ec2:	4b9e      	ldr	r3, [pc, #632]	; (800713c <UART_SetConfig+0x2a8>)
 8006ec4:	4013      	ands	r3, r2
 8006ec6:	68fa      	ldr	r2, [r7, #12]
 8006ec8:	6812      	ldr	r2, [r2, #0]
 8006eca:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006ecc:	430b      	orrs	r3, r1
 8006ece:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	685b      	ldr	r3, [r3, #4]
 8006ed6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	68da      	ldr	r2, [r3, #12]
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	430a      	orrs	r2, r1
 8006ee4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	699b      	ldr	r3, [r3, #24]
 8006eea:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	4a93      	ldr	r2, [pc, #588]	; (8007140 <UART_SetConfig+0x2ac>)
 8006ef2:	4293      	cmp	r3, r2
 8006ef4:	d004      	beq.n	8006f00 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	6a1b      	ldr	r3, [r3, #32]
 8006efa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006efc:	4313      	orrs	r3, r2
 8006efe:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	689b      	ldr	r3, [r3, #8]
 8006f06:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006f10:	430a      	orrs	r2, r1
 8006f12:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	4a8a      	ldr	r2, [pc, #552]	; (8007144 <UART_SetConfig+0x2b0>)
 8006f1a:	4293      	cmp	r3, r2
 8006f1c:	d126      	bne.n	8006f6c <UART_SetConfig+0xd8>
 8006f1e:	4b8a      	ldr	r3, [pc, #552]	; (8007148 <UART_SetConfig+0x2b4>)
 8006f20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f24:	f003 0303 	and.w	r3, r3, #3
 8006f28:	2b03      	cmp	r3, #3
 8006f2a:	d81b      	bhi.n	8006f64 <UART_SetConfig+0xd0>
 8006f2c:	a201      	add	r2, pc, #4	; (adr r2, 8006f34 <UART_SetConfig+0xa0>)
 8006f2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f32:	bf00      	nop
 8006f34:	08006f45 	.word	0x08006f45
 8006f38:	08006f55 	.word	0x08006f55
 8006f3c:	08006f4d 	.word	0x08006f4d
 8006f40:	08006f5d 	.word	0x08006f5d
 8006f44:	2301      	movs	r3, #1
 8006f46:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006f4a:	e0ab      	b.n	80070a4 <UART_SetConfig+0x210>
 8006f4c:	2302      	movs	r3, #2
 8006f4e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006f52:	e0a7      	b.n	80070a4 <UART_SetConfig+0x210>
 8006f54:	2304      	movs	r3, #4
 8006f56:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006f5a:	e0a3      	b.n	80070a4 <UART_SetConfig+0x210>
 8006f5c:	2308      	movs	r3, #8
 8006f5e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006f62:	e09f      	b.n	80070a4 <UART_SetConfig+0x210>
 8006f64:	2310      	movs	r3, #16
 8006f66:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006f6a:	e09b      	b.n	80070a4 <UART_SetConfig+0x210>
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	4a76      	ldr	r2, [pc, #472]	; (800714c <UART_SetConfig+0x2b8>)
 8006f72:	4293      	cmp	r3, r2
 8006f74:	d138      	bne.n	8006fe8 <UART_SetConfig+0x154>
 8006f76:	4b74      	ldr	r3, [pc, #464]	; (8007148 <UART_SetConfig+0x2b4>)
 8006f78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f7c:	f003 030c 	and.w	r3, r3, #12
 8006f80:	2b0c      	cmp	r3, #12
 8006f82:	d82d      	bhi.n	8006fe0 <UART_SetConfig+0x14c>
 8006f84:	a201      	add	r2, pc, #4	; (adr r2, 8006f8c <UART_SetConfig+0xf8>)
 8006f86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f8a:	bf00      	nop
 8006f8c:	08006fc1 	.word	0x08006fc1
 8006f90:	08006fe1 	.word	0x08006fe1
 8006f94:	08006fe1 	.word	0x08006fe1
 8006f98:	08006fe1 	.word	0x08006fe1
 8006f9c:	08006fd1 	.word	0x08006fd1
 8006fa0:	08006fe1 	.word	0x08006fe1
 8006fa4:	08006fe1 	.word	0x08006fe1
 8006fa8:	08006fe1 	.word	0x08006fe1
 8006fac:	08006fc9 	.word	0x08006fc9
 8006fb0:	08006fe1 	.word	0x08006fe1
 8006fb4:	08006fe1 	.word	0x08006fe1
 8006fb8:	08006fe1 	.word	0x08006fe1
 8006fbc:	08006fd9 	.word	0x08006fd9
 8006fc0:	2300      	movs	r3, #0
 8006fc2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006fc6:	e06d      	b.n	80070a4 <UART_SetConfig+0x210>
 8006fc8:	2302      	movs	r3, #2
 8006fca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006fce:	e069      	b.n	80070a4 <UART_SetConfig+0x210>
 8006fd0:	2304      	movs	r3, #4
 8006fd2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006fd6:	e065      	b.n	80070a4 <UART_SetConfig+0x210>
 8006fd8:	2308      	movs	r3, #8
 8006fda:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006fde:	e061      	b.n	80070a4 <UART_SetConfig+0x210>
 8006fe0:	2310      	movs	r3, #16
 8006fe2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006fe6:	e05d      	b.n	80070a4 <UART_SetConfig+0x210>
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	4a58      	ldr	r2, [pc, #352]	; (8007150 <UART_SetConfig+0x2bc>)
 8006fee:	4293      	cmp	r3, r2
 8006ff0:	d125      	bne.n	800703e <UART_SetConfig+0x1aa>
 8006ff2:	4b55      	ldr	r3, [pc, #340]	; (8007148 <UART_SetConfig+0x2b4>)
 8006ff4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ff8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006ffc:	2b30      	cmp	r3, #48	; 0x30
 8006ffe:	d016      	beq.n	800702e <UART_SetConfig+0x19a>
 8007000:	2b30      	cmp	r3, #48	; 0x30
 8007002:	d818      	bhi.n	8007036 <UART_SetConfig+0x1a2>
 8007004:	2b20      	cmp	r3, #32
 8007006:	d00a      	beq.n	800701e <UART_SetConfig+0x18a>
 8007008:	2b20      	cmp	r3, #32
 800700a:	d814      	bhi.n	8007036 <UART_SetConfig+0x1a2>
 800700c:	2b00      	cmp	r3, #0
 800700e:	d002      	beq.n	8007016 <UART_SetConfig+0x182>
 8007010:	2b10      	cmp	r3, #16
 8007012:	d008      	beq.n	8007026 <UART_SetConfig+0x192>
 8007014:	e00f      	b.n	8007036 <UART_SetConfig+0x1a2>
 8007016:	2300      	movs	r3, #0
 8007018:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800701c:	e042      	b.n	80070a4 <UART_SetConfig+0x210>
 800701e:	2302      	movs	r3, #2
 8007020:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007024:	e03e      	b.n	80070a4 <UART_SetConfig+0x210>
 8007026:	2304      	movs	r3, #4
 8007028:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800702c:	e03a      	b.n	80070a4 <UART_SetConfig+0x210>
 800702e:	2308      	movs	r3, #8
 8007030:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007034:	e036      	b.n	80070a4 <UART_SetConfig+0x210>
 8007036:	2310      	movs	r3, #16
 8007038:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800703c:	e032      	b.n	80070a4 <UART_SetConfig+0x210>
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	4a3f      	ldr	r2, [pc, #252]	; (8007140 <UART_SetConfig+0x2ac>)
 8007044:	4293      	cmp	r3, r2
 8007046:	d12a      	bne.n	800709e <UART_SetConfig+0x20a>
 8007048:	4b3f      	ldr	r3, [pc, #252]	; (8007148 <UART_SetConfig+0x2b4>)
 800704a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800704e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007052:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007056:	d01a      	beq.n	800708e <UART_SetConfig+0x1fa>
 8007058:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800705c:	d81b      	bhi.n	8007096 <UART_SetConfig+0x202>
 800705e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007062:	d00c      	beq.n	800707e <UART_SetConfig+0x1ea>
 8007064:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007068:	d815      	bhi.n	8007096 <UART_SetConfig+0x202>
 800706a:	2b00      	cmp	r3, #0
 800706c:	d003      	beq.n	8007076 <UART_SetConfig+0x1e2>
 800706e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007072:	d008      	beq.n	8007086 <UART_SetConfig+0x1f2>
 8007074:	e00f      	b.n	8007096 <UART_SetConfig+0x202>
 8007076:	2300      	movs	r3, #0
 8007078:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800707c:	e012      	b.n	80070a4 <UART_SetConfig+0x210>
 800707e:	2302      	movs	r3, #2
 8007080:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007084:	e00e      	b.n	80070a4 <UART_SetConfig+0x210>
 8007086:	2304      	movs	r3, #4
 8007088:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800708c:	e00a      	b.n	80070a4 <UART_SetConfig+0x210>
 800708e:	2308      	movs	r3, #8
 8007090:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007094:	e006      	b.n	80070a4 <UART_SetConfig+0x210>
 8007096:	2310      	movs	r3, #16
 8007098:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800709c:	e002      	b.n	80070a4 <UART_SetConfig+0x210>
 800709e:	2310      	movs	r3, #16
 80070a0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	4a25      	ldr	r2, [pc, #148]	; (8007140 <UART_SetConfig+0x2ac>)
 80070aa:	4293      	cmp	r3, r2
 80070ac:	f040 808a 	bne.w	80071c4 <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80070b0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80070b4:	2b08      	cmp	r3, #8
 80070b6:	d824      	bhi.n	8007102 <UART_SetConfig+0x26e>
 80070b8:	a201      	add	r2, pc, #4	; (adr r2, 80070c0 <UART_SetConfig+0x22c>)
 80070ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070be:	bf00      	nop
 80070c0:	080070e5 	.word	0x080070e5
 80070c4:	08007103 	.word	0x08007103
 80070c8:	080070ed 	.word	0x080070ed
 80070cc:	08007103 	.word	0x08007103
 80070d0:	080070f3 	.word	0x080070f3
 80070d4:	08007103 	.word	0x08007103
 80070d8:	08007103 	.word	0x08007103
 80070dc:	08007103 	.word	0x08007103
 80070e0:	080070fb 	.word	0x080070fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80070e4:	f7fe fb82 	bl	80057ec <HAL_RCC_GetPCLK1Freq>
 80070e8:	61f8      	str	r0, [r7, #28]
        break;
 80070ea:	e010      	b.n	800710e <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80070ec:	4b19      	ldr	r3, [pc, #100]	; (8007154 <UART_SetConfig+0x2c0>)
 80070ee:	61fb      	str	r3, [r7, #28]
        break;
 80070f0:	e00d      	b.n	800710e <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80070f2:	f7fe fae3 	bl	80056bc <HAL_RCC_GetSysClockFreq>
 80070f6:	61f8      	str	r0, [r7, #28]
        break;
 80070f8:	e009      	b.n	800710e <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80070fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80070fe:	61fb      	str	r3, [r7, #28]
        break;
 8007100:	e005      	b.n	800710e <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 8007102:	2300      	movs	r3, #0
 8007104:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007106:	2301      	movs	r3, #1
 8007108:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800710c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800710e:	69fb      	ldr	r3, [r7, #28]
 8007110:	2b00      	cmp	r3, #0
 8007112:	f000 8109 	beq.w	8007328 <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	685a      	ldr	r2, [r3, #4]
 800711a:	4613      	mov	r3, r2
 800711c:	005b      	lsls	r3, r3, #1
 800711e:	4413      	add	r3, r2
 8007120:	69fa      	ldr	r2, [r7, #28]
 8007122:	429a      	cmp	r2, r3
 8007124:	d305      	bcc.n	8007132 <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	685b      	ldr	r3, [r3, #4]
 800712a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800712c:	69fa      	ldr	r2, [r7, #28]
 800712e:	429a      	cmp	r2, r3
 8007130:	d912      	bls.n	8007158 <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 8007132:	2301      	movs	r3, #1
 8007134:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8007138:	e0f6      	b.n	8007328 <UART_SetConfig+0x494>
 800713a:	bf00      	nop
 800713c:	efff69f3 	.word	0xefff69f3
 8007140:	40008000 	.word	0x40008000
 8007144:	40013800 	.word	0x40013800
 8007148:	40021000 	.word	0x40021000
 800714c:	40004400 	.word	0x40004400
 8007150:	40004800 	.word	0x40004800
 8007154:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007158:	69fb      	ldr	r3, [r7, #28]
 800715a:	2200      	movs	r2, #0
 800715c:	461c      	mov	r4, r3
 800715e:	4615      	mov	r5, r2
 8007160:	f04f 0200 	mov.w	r2, #0
 8007164:	f04f 0300 	mov.w	r3, #0
 8007168:	022b      	lsls	r3, r5, #8
 800716a:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800716e:	0222      	lsls	r2, r4, #8
 8007170:	68f9      	ldr	r1, [r7, #12]
 8007172:	6849      	ldr	r1, [r1, #4]
 8007174:	0849      	lsrs	r1, r1, #1
 8007176:	2000      	movs	r0, #0
 8007178:	4688      	mov	r8, r1
 800717a:	4681      	mov	r9, r0
 800717c:	eb12 0a08 	adds.w	sl, r2, r8
 8007180:	eb43 0b09 	adc.w	fp, r3, r9
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	685b      	ldr	r3, [r3, #4]
 8007188:	2200      	movs	r2, #0
 800718a:	603b      	str	r3, [r7, #0]
 800718c:	607a      	str	r2, [r7, #4]
 800718e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007192:	4650      	mov	r0, sl
 8007194:	4659      	mov	r1, fp
 8007196:	f7f9 fd87 	bl	8000ca8 <__aeabi_uldivmod>
 800719a:	4602      	mov	r2, r0
 800719c:	460b      	mov	r3, r1
 800719e:	4613      	mov	r3, r2
 80071a0:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80071a2:	69bb      	ldr	r3, [r7, #24]
 80071a4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80071a8:	d308      	bcc.n	80071bc <UART_SetConfig+0x328>
 80071aa:	69bb      	ldr	r3, [r7, #24]
 80071ac:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80071b0:	d204      	bcs.n	80071bc <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	69ba      	ldr	r2, [r7, #24]
 80071b8:	60da      	str	r2, [r3, #12]
 80071ba:	e0b5      	b.n	8007328 <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 80071bc:	2301      	movs	r3, #1
 80071be:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80071c2:	e0b1      	b.n	8007328 <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	69db      	ldr	r3, [r3, #28]
 80071c8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80071cc:	d15d      	bne.n	800728a <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 80071ce:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80071d2:	2b08      	cmp	r3, #8
 80071d4:	d827      	bhi.n	8007226 <UART_SetConfig+0x392>
 80071d6:	a201      	add	r2, pc, #4	; (adr r2, 80071dc <UART_SetConfig+0x348>)
 80071d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071dc:	08007201 	.word	0x08007201
 80071e0:	08007209 	.word	0x08007209
 80071e4:	08007211 	.word	0x08007211
 80071e8:	08007227 	.word	0x08007227
 80071ec:	08007217 	.word	0x08007217
 80071f0:	08007227 	.word	0x08007227
 80071f4:	08007227 	.word	0x08007227
 80071f8:	08007227 	.word	0x08007227
 80071fc:	0800721f 	.word	0x0800721f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007200:	f7fe faf4 	bl	80057ec <HAL_RCC_GetPCLK1Freq>
 8007204:	61f8      	str	r0, [r7, #28]
        break;
 8007206:	e014      	b.n	8007232 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007208:	f7fe fb06 	bl	8005818 <HAL_RCC_GetPCLK2Freq>
 800720c:	61f8      	str	r0, [r7, #28]
        break;
 800720e:	e010      	b.n	8007232 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007210:	4b4c      	ldr	r3, [pc, #304]	; (8007344 <UART_SetConfig+0x4b0>)
 8007212:	61fb      	str	r3, [r7, #28]
        break;
 8007214:	e00d      	b.n	8007232 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007216:	f7fe fa51 	bl	80056bc <HAL_RCC_GetSysClockFreq>
 800721a:	61f8      	str	r0, [r7, #28]
        break;
 800721c:	e009      	b.n	8007232 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800721e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007222:	61fb      	str	r3, [r7, #28]
        break;
 8007224:	e005      	b.n	8007232 <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 8007226:	2300      	movs	r3, #0
 8007228:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800722a:	2301      	movs	r3, #1
 800722c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8007230:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007232:	69fb      	ldr	r3, [r7, #28]
 8007234:	2b00      	cmp	r3, #0
 8007236:	d077      	beq.n	8007328 <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007238:	69fb      	ldr	r3, [r7, #28]
 800723a:	005a      	lsls	r2, r3, #1
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	685b      	ldr	r3, [r3, #4]
 8007240:	085b      	lsrs	r3, r3, #1
 8007242:	441a      	add	r2, r3
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	685b      	ldr	r3, [r3, #4]
 8007248:	fbb2 f3f3 	udiv	r3, r2, r3
 800724c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800724e:	69bb      	ldr	r3, [r7, #24]
 8007250:	2b0f      	cmp	r3, #15
 8007252:	d916      	bls.n	8007282 <UART_SetConfig+0x3ee>
 8007254:	69bb      	ldr	r3, [r7, #24]
 8007256:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800725a:	d212      	bcs.n	8007282 <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800725c:	69bb      	ldr	r3, [r7, #24]
 800725e:	b29b      	uxth	r3, r3
 8007260:	f023 030f 	bic.w	r3, r3, #15
 8007264:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007266:	69bb      	ldr	r3, [r7, #24]
 8007268:	085b      	lsrs	r3, r3, #1
 800726a:	b29b      	uxth	r3, r3
 800726c:	f003 0307 	and.w	r3, r3, #7
 8007270:	b29a      	uxth	r2, r3
 8007272:	8afb      	ldrh	r3, [r7, #22]
 8007274:	4313      	orrs	r3, r2
 8007276:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	8afa      	ldrh	r2, [r7, #22]
 800727e:	60da      	str	r2, [r3, #12]
 8007280:	e052      	b.n	8007328 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8007282:	2301      	movs	r3, #1
 8007284:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8007288:	e04e      	b.n	8007328 <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 800728a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800728e:	2b08      	cmp	r3, #8
 8007290:	d827      	bhi.n	80072e2 <UART_SetConfig+0x44e>
 8007292:	a201      	add	r2, pc, #4	; (adr r2, 8007298 <UART_SetConfig+0x404>)
 8007294:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007298:	080072bd 	.word	0x080072bd
 800729c:	080072c5 	.word	0x080072c5
 80072a0:	080072cd 	.word	0x080072cd
 80072a4:	080072e3 	.word	0x080072e3
 80072a8:	080072d3 	.word	0x080072d3
 80072ac:	080072e3 	.word	0x080072e3
 80072b0:	080072e3 	.word	0x080072e3
 80072b4:	080072e3 	.word	0x080072e3
 80072b8:	080072db 	.word	0x080072db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80072bc:	f7fe fa96 	bl	80057ec <HAL_RCC_GetPCLK1Freq>
 80072c0:	61f8      	str	r0, [r7, #28]
        break;
 80072c2:	e014      	b.n	80072ee <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80072c4:	f7fe faa8 	bl	8005818 <HAL_RCC_GetPCLK2Freq>
 80072c8:	61f8      	str	r0, [r7, #28]
        break;
 80072ca:	e010      	b.n	80072ee <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80072cc:	4b1d      	ldr	r3, [pc, #116]	; (8007344 <UART_SetConfig+0x4b0>)
 80072ce:	61fb      	str	r3, [r7, #28]
        break;
 80072d0:	e00d      	b.n	80072ee <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80072d2:	f7fe f9f3 	bl	80056bc <HAL_RCC_GetSysClockFreq>
 80072d6:	61f8      	str	r0, [r7, #28]
        break;
 80072d8:	e009      	b.n	80072ee <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80072da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80072de:	61fb      	str	r3, [r7, #28]
        break;
 80072e0:	e005      	b.n	80072ee <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 80072e2:	2300      	movs	r3, #0
 80072e4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80072e6:	2301      	movs	r3, #1
 80072e8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80072ec:	bf00      	nop
    }

    if (pclk != 0U)
 80072ee:	69fb      	ldr	r3, [r7, #28]
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d019      	beq.n	8007328 <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	685b      	ldr	r3, [r3, #4]
 80072f8:	085a      	lsrs	r2, r3, #1
 80072fa:	69fb      	ldr	r3, [r7, #28]
 80072fc:	441a      	add	r2, r3
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	685b      	ldr	r3, [r3, #4]
 8007302:	fbb2 f3f3 	udiv	r3, r2, r3
 8007306:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007308:	69bb      	ldr	r3, [r7, #24]
 800730a:	2b0f      	cmp	r3, #15
 800730c:	d909      	bls.n	8007322 <UART_SetConfig+0x48e>
 800730e:	69bb      	ldr	r3, [r7, #24]
 8007310:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007314:	d205      	bcs.n	8007322 <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007316:	69bb      	ldr	r3, [r7, #24]
 8007318:	b29a      	uxth	r2, r3
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	60da      	str	r2, [r3, #12]
 8007320:	e002      	b.n	8007328 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8007322:	2301      	movs	r3, #1
 8007324:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	2200      	movs	r2, #0
 800732c:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	2200      	movs	r2, #0
 8007332:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8007334:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8007338:	4618      	mov	r0, r3
 800733a:	3728      	adds	r7, #40	; 0x28
 800733c:	46bd      	mov	sp, r7
 800733e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007342:	bf00      	nop
 8007344:	00f42400 	.word	0x00f42400

08007348 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007348:	b480      	push	{r7}
 800734a:	b083      	sub	sp, #12
 800734c:	af00      	add	r7, sp, #0
 800734e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007354:	f003 0308 	and.w	r3, r3, #8
 8007358:	2b00      	cmp	r3, #0
 800735a:	d00a      	beq.n	8007372 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	685b      	ldr	r3, [r3, #4]
 8007362:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	430a      	orrs	r2, r1
 8007370:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007376:	f003 0301 	and.w	r3, r3, #1
 800737a:	2b00      	cmp	r3, #0
 800737c:	d00a      	beq.n	8007394 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	685b      	ldr	r3, [r3, #4]
 8007384:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	430a      	orrs	r2, r1
 8007392:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007398:	f003 0302 	and.w	r3, r3, #2
 800739c:	2b00      	cmp	r3, #0
 800739e:	d00a      	beq.n	80073b6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	685b      	ldr	r3, [r3, #4]
 80073a6:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	430a      	orrs	r2, r1
 80073b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073ba:	f003 0304 	and.w	r3, r3, #4
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d00a      	beq.n	80073d8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	685b      	ldr	r3, [r3, #4]
 80073c8:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	430a      	orrs	r2, r1
 80073d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073dc:	f003 0310 	and.w	r3, r3, #16
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d00a      	beq.n	80073fa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	689b      	ldr	r3, [r3, #8]
 80073ea:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	430a      	orrs	r2, r1
 80073f8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073fe:	f003 0320 	and.w	r3, r3, #32
 8007402:	2b00      	cmp	r3, #0
 8007404:	d00a      	beq.n	800741c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	689b      	ldr	r3, [r3, #8]
 800740c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	430a      	orrs	r2, r1
 800741a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007420:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007424:	2b00      	cmp	r3, #0
 8007426:	d01a      	beq.n	800745e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	685b      	ldr	r3, [r3, #4]
 800742e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	430a      	orrs	r2, r1
 800743c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007442:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007446:	d10a      	bne.n	800745e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	685b      	ldr	r3, [r3, #4]
 800744e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	430a      	orrs	r2, r1
 800745c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007462:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007466:	2b00      	cmp	r3, #0
 8007468:	d00a      	beq.n	8007480 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	685b      	ldr	r3, [r3, #4]
 8007470:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	430a      	orrs	r2, r1
 800747e:	605a      	str	r2, [r3, #4]
  }
}
 8007480:	bf00      	nop
 8007482:	370c      	adds	r7, #12
 8007484:	46bd      	mov	sp, r7
 8007486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800748a:	4770      	bx	lr

0800748c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800748c:	b580      	push	{r7, lr}
 800748e:	b098      	sub	sp, #96	; 0x60
 8007490:	af02      	add	r7, sp, #8
 8007492:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2200      	movs	r2, #0
 8007498:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800749c:	f7fc f8c0 	bl	8003620 <HAL_GetTick>
 80074a0:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	f003 0308 	and.w	r3, r3, #8
 80074ac:	2b08      	cmp	r3, #8
 80074ae:	d12e      	bne.n	800750e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80074b0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80074b4:	9300      	str	r3, [sp, #0]
 80074b6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80074b8:	2200      	movs	r2, #0
 80074ba:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80074be:	6878      	ldr	r0, [r7, #4]
 80074c0:	f000 f88c 	bl	80075dc <UART_WaitOnFlagUntilTimeout>
 80074c4:	4603      	mov	r3, r0
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d021      	beq.n	800750e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074d2:	e853 3f00 	ldrex	r3, [r3]
 80074d6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80074d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074da:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80074de:	653b      	str	r3, [r7, #80]	; 0x50
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	461a      	mov	r2, r3
 80074e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80074e8:	647b      	str	r3, [r7, #68]	; 0x44
 80074ea:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074ec:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80074ee:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80074f0:	e841 2300 	strex	r3, r2, [r1]
 80074f4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80074f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d1e6      	bne.n	80074ca <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2220      	movs	r2, #32
 8007500:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	2200      	movs	r2, #0
 8007506:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800750a:	2303      	movs	r3, #3
 800750c:	e062      	b.n	80075d4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	f003 0304 	and.w	r3, r3, #4
 8007518:	2b04      	cmp	r3, #4
 800751a:	d149      	bne.n	80075b0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800751c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007520:	9300      	str	r3, [sp, #0]
 8007522:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007524:	2200      	movs	r2, #0
 8007526:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800752a:	6878      	ldr	r0, [r7, #4]
 800752c:	f000 f856 	bl	80075dc <UART_WaitOnFlagUntilTimeout>
 8007530:	4603      	mov	r3, r0
 8007532:	2b00      	cmp	r3, #0
 8007534:	d03c      	beq.n	80075b0 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800753c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800753e:	e853 3f00 	ldrex	r3, [r3]
 8007542:	623b      	str	r3, [r7, #32]
   return(result);
 8007544:	6a3b      	ldr	r3, [r7, #32]
 8007546:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800754a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	461a      	mov	r2, r3
 8007552:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007554:	633b      	str	r3, [r7, #48]	; 0x30
 8007556:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007558:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800755a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800755c:	e841 2300 	strex	r3, r2, [r1]
 8007560:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007562:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007564:	2b00      	cmp	r3, #0
 8007566:	d1e6      	bne.n	8007536 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	3308      	adds	r3, #8
 800756e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007570:	693b      	ldr	r3, [r7, #16]
 8007572:	e853 3f00 	ldrex	r3, [r3]
 8007576:	60fb      	str	r3, [r7, #12]
   return(result);
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	f023 0301 	bic.w	r3, r3, #1
 800757e:	64bb      	str	r3, [r7, #72]	; 0x48
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	3308      	adds	r3, #8
 8007586:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007588:	61fa      	str	r2, [r7, #28]
 800758a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800758c:	69b9      	ldr	r1, [r7, #24]
 800758e:	69fa      	ldr	r2, [r7, #28]
 8007590:	e841 2300 	strex	r3, r2, [r1]
 8007594:	617b      	str	r3, [r7, #20]
   return(result);
 8007596:	697b      	ldr	r3, [r7, #20]
 8007598:	2b00      	cmp	r3, #0
 800759a:	d1e5      	bne.n	8007568 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	2220      	movs	r2, #32
 80075a0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	2200      	movs	r2, #0
 80075a8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80075ac:	2303      	movs	r3, #3
 80075ae:	e011      	b.n	80075d4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	2220      	movs	r2, #32
 80075b4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	2220      	movs	r2, #32
 80075ba:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	2200      	movs	r2, #0
 80075c2:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	2200      	movs	r2, #0
 80075c8:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	2200      	movs	r2, #0
 80075ce:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80075d2:	2300      	movs	r3, #0
}
 80075d4:	4618      	mov	r0, r3
 80075d6:	3758      	adds	r7, #88	; 0x58
 80075d8:	46bd      	mov	sp, r7
 80075da:	bd80      	pop	{r7, pc}

080075dc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80075dc:	b580      	push	{r7, lr}
 80075de:	b084      	sub	sp, #16
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	60f8      	str	r0, [r7, #12]
 80075e4:	60b9      	str	r1, [r7, #8]
 80075e6:	603b      	str	r3, [r7, #0]
 80075e8:	4613      	mov	r3, r2
 80075ea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80075ec:	e049      	b.n	8007682 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80075ee:	69bb      	ldr	r3, [r7, #24]
 80075f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075f4:	d045      	beq.n	8007682 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80075f6:	f7fc f813 	bl	8003620 <HAL_GetTick>
 80075fa:	4602      	mov	r2, r0
 80075fc:	683b      	ldr	r3, [r7, #0]
 80075fe:	1ad3      	subs	r3, r2, r3
 8007600:	69ba      	ldr	r2, [r7, #24]
 8007602:	429a      	cmp	r2, r3
 8007604:	d302      	bcc.n	800760c <UART_WaitOnFlagUntilTimeout+0x30>
 8007606:	69bb      	ldr	r3, [r7, #24]
 8007608:	2b00      	cmp	r3, #0
 800760a:	d101      	bne.n	8007610 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800760c:	2303      	movs	r3, #3
 800760e:	e048      	b.n	80076a2 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	f003 0304 	and.w	r3, r3, #4
 800761a:	2b00      	cmp	r3, #0
 800761c:	d031      	beq.n	8007682 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	69db      	ldr	r3, [r3, #28]
 8007624:	f003 0308 	and.w	r3, r3, #8
 8007628:	2b08      	cmp	r3, #8
 800762a:	d110      	bne.n	800764e <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	2208      	movs	r2, #8
 8007632:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007634:	68f8      	ldr	r0, [r7, #12]
 8007636:	f000 f8ff 	bl	8007838 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	2208      	movs	r2, #8
 800763e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	2200      	movs	r2, #0
 8007646:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 800764a:	2301      	movs	r3, #1
 800764c:	e029      	b.n	80076a2 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	69db      	ldr	r3, [r3, #28]
 8007654:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007658:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800765c:	d111      	bne.n	8007682 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007666:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007668:	68f8      	ldr	r0, [r7, #12]
 800766a:	f000 f8e5 	bl	8007838 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	2220      	movs	r2, #32
 8007672:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	2200      	movs	r2, #0
 800767a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800767e:	2303      	movs	r3, #3
 8007680:	e00f      	b.n	80076a2 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	69da      	ldr	r2, [r3, #28]
 8007688:	68bb      	ldr	r3, [r7, #8]
 800768a:	4013      	ands	r3, r2
 800768c:	68ba      	ldr	r2, [r7, #8]
 800768e:	429a      	cmp	r2, r3
 8007690:	bf0c      	ite	eq
 8007692:	2301      	moveq	r3, #1
 8007694:	2300      	movne	r3, #0
 8007696:	b2db      	uxtb	r3, r3
 8007698:	461a      	mov	r2, r3
 800769a:	79fb      	ldrb	r3, [r7, #7]
 800769c:	429a      	cmp	r2, r3
 800769e:	d0a6      	beq.n	80075ee <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80076a0:	2300      	movs	r3, #0
}
 80076a2:	4618      	mov	r0, r3
 80076a4:	3710      	adds	r7, #16
 80076a6:	46bd      	mov	sp, r7
 80076a8:	bd80      	pop	{r7, pc}
	...

080076ac <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80076ac:	b480      	push	{r7}
 80076ae:	b097      	sub	sp, #92	; 0x5c
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	60f8      	str	r0, [r7, #12]
 80076b4:	60b9      	str	r1, [r7, #8]
 80076b6:	4613      	mov	r3, r2
 80076b8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	68ba      	ldr	r2, [r7, #8]
 80076be:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	88fa      	ldrh	r2, [r7, #6]
 80076c4:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	88fa      	ldrh	r2, [r7, #6]
 80076cc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	2200      	movs	r2, #0
 80076d4:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	689b      	ldr	r3, [r3, #8]
 80076da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80076de:	d10e      	bne.n	80076fe <UART_Start_Receive_IT+0x52>
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	691b      	ldr	r3, [r3, #16]
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d105      	bne.n	80076f4 <UART_Start_Receive_IT+0x48>
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	f240 12ff 	movw	r2, #511	; 0x1ff
 80076ee:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80076f2:	e02d      	b.n	8007750 <UART_Start_Receive_IT+0xa4>
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	22ff      	movs	r2, #255	; 0xff
 80076f8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80076fc:	e028      	b.n	8007750 <UART_Start_Receive_IT+0xa4>
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	689b      	ldr	r3, [r3, #8]
 8007702:	2b00      	cmp	r3, #0
 8007704:	d10d      	bne.n	8007722 <UART_Start_Receive_IT+0x76>
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	691b      	ldr	r3, [r3, #16]
 800770a:	2b00      	cmp	r3, #0
 800770c:	d104      	bne.n	8007718 <UART_Start_Receive_IT+0x6c>
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	22ff      	movs	r2, #255	; 0xff
 8007712:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007716:	e01b      	b.n	8007750 <UART_Start_Receive_IT+0xa4>
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	227f      	movs	r2, #127	; 0x7f
 800771c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007720:	e016      	b.n	8007750 <UART_Start_Receive_IT+0xa4>
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	689b      	ldr	r3, [r3, #8]
 8007726:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800772a:	d10d      	bne.n	8007748 <UART_Start_Receive_IT+0x9c>
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	691b      	ldr	r3, [r3, #16]
 8007730:	2b00      	cmp	r3, #0
 8007732:	d104      	bne.n	800773e <UART_Start_Receive_IT+0x92>
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	227f      	movs	r2, #127	; 0x7f
 8007738:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800773c:	e008      	b.n	8007750 <UART_Start_Receive_IT+0xa4>
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	223f      	movs	r2, #63	; 0x3f
 8007742:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007746:	e003      	b.n	8007750 <UART_Start_Receive_IT+0xa4>
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	2200      	movs	r2, #0
 800774c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	2200      	movs	r2, #0
 8007754:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	2222      	movs	r2, #34	; 0x22
 800775c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	3308      	adds	r3, #8
 8007766:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007768:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800776a:	e853 3f00 	ldrex	r3, [r3]
 800776e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007770:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007772:	f043 0301 	orr.w	r3, r3, #1
 8007776:	657b      	str	r3, [r7, #84]	; 0x54
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	3308      	adds	r3, #8
 800777e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007780:	64ba      	str	r2, [r7, #72]	; 0x48
 8007782:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007784:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007786:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007788:	e841 2300 	strex	r3, r2, [r1]
 800778c:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800778e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007790:	2b00      	cmp	r3, #0
 8007792:	d1e5      	bne.n	8007760 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	689b      	ldr	r3, [r3, #8]
 8007798:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800779c:	d107      	bne.n	80077ae <UART_Start_Receive_IT+0x102>
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	691b      	ldr	r3, [r3, #16]
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d103      	bne.n	80077ae <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	4a21      	ldr	r2, [pc, #132]	; (8007830 <UART_Start_Receive_IT+0x184>)
 80077aa:	669a      	str	r2, [r3, #104]	; 0x68
 80077ac:	e002      	b.n	80077b4 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	4a20      	ldr	r2, [pc, #128]	; (8007834 <UART_Start_Receive_IT+0x188>)
 80077b2:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	691b      	ldr	r3, [r3, #16]
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d019      	beq.n	80077f0 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077c4:	e853 3f00 	ldrex	r3, [r3]
 80077c8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80077ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077cc:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 80077d0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	461a      	mov	r2, r3
 80077d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80077da:	637b      	str	r3, [r7, #52]	; 0x34
 80077dc:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077de:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80077e0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80077e2:	e841 2300 	strex	r3, r2, [r1]
 80077e6:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80077e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d1e6      	bne.n	80077bc <UART_Start_Receive_IT+0x110>
 80077ee:	e018      	b.n	8007822 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077f6:	697b      	ldr	r3, [r7, #20]
 80077f8:	e853 3f00 	ldrex	r3, [r3]
 80077fc:	613b      	str	r3, [r7, #16]
   return(result);
 80077fe:	693b      	ldr	r3, [r7, #16]
 8007800:	f043 0320 	orr.w	r3, r3, #32
 8007804:	653b      	str	r3, [r7, #80]	; 0x50
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	461a      	mov	r2, r3
 800780c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800780e:	623b      	str	r3, [r7, #32]
 8007810:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007812:	69f9      	ldr	r1, [r7, #28]
 8007814:	6a3a      	ldr	r2, [r7, #32]
 8007816:	e841 2300 	strex	r3, r2, [r1]
 800781a:	61bb      	str	r3, [r7, #24]
   return(result);
 800781c:	69bb      	ldr	r3, [r7, #24]
 800781e:	2b00      	cmp	r3, #0
 8007820:	d1e6      	bne.n	80077f0 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8007822:	2300      	movs	r3, #0
}
 8007824:	4618      	mov	r0, r3
 8007826:	375c      	adds	r7, #92	; 0x5c
 8007828:	46bd      	mov	sp, r7
 800782a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782e:	4770      	bx	lr
 8007830:	08007b3d 	.word	0x08007b3d
 8007834:	08007981 	.word	0x08007981

08007838 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007838:	b480      	push	{r7}
 800783a:	b095      	sub	sp, #84	; 0x54
 800783c:	af00      	add	r7, sp, #0
 800783e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007846:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007848:	e853 3f00 	ldrex	r3, [r3]
 800784c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800784e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007850:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007854:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	461a      	mov	r2, r3
 800785c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800785e:	643b      	str	r3, [r7, #64]	; 0x40
 8007860:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007862:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007864:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007866:	e841 2300 	strex	r3, r2, [r1]
 800786a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800786c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800786e:	2b00      	cmp	r3, #0
 8007870:	d1e6      	bne.n	8007840 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	3308      	adds	r3, #8
 8007878:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800787a:	6a3b      	ldr	r3, [r7, #32]
 800787c:	e853 3f00 	ldrex	r3, [r3]
 8007880:	61fb      	str	r3, [r7, #28]
   return(result);
 8007882:	69fb      	ldr	r3, [r7, #28]
 8007884:	f023 0301 	bic.w	r3, r3, #1
 8007888:	64bb      	str	r3, [r7, #72]	; 0x48
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	3308      	adds	r3, #8
 8007890:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007892:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007894:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007896:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007898:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800789a:	e841 2300 	strex	r3, r2, [r1]
 800789e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80078a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d1e5      	bne.n	8007872 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80078aa:	2b01      	cmp	r3, #1
 80078ac:	d118      	bne.n	80078e0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	e853 3f00 	ldrex	r3, [r3]
 80078ba:	60bb      	str	r3, [r7, #8]
   return(result);
 80078bc:	68bb      	ldr	r3, [r7, #8]
 80078be:	f023 0310 	bic.w	r3, r3, #16
 80078c2:	647b      	str	r3, [r7, #68]	; 0x44
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	461a      	mov	r2, r3
 80078ca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80078cc:	61bb      	str	r3, [r7, #24]
 80078ce:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078d0:	6979      	ldr	r1, [r7, #20]
 80078d2:	69ba      	ldr	r2, [r7, #24]
 80078d4:	e841 2300 	strex	r3, r2, [r1]
 80078d8:	613b      	str	r3, [r7, #16]
   return(result);
 80078da:	693b      	ldr	r3, [r7, #16]
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d1e6      	bne.n	80078ae <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	2220      	movs	r2, #32
 80078e4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	2200      	movs	r2, #0
 80078ec:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	2200      	movs	r2, #0
 80078f2:	669a      	str	r2, [r3, #104]	; 0x68
}
 80078f4:	bf00      	nop
 80078f6:	3754      	adds	r7, #84	; 0x54
 80078f8:	46bd      	mov	sp, r7
 80078fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fe:	4770      	bx	lr

08007900 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007900:	b580      	push	{r7, lr}
 8007902:	b084      	sub	sp, #16
 8007904:	af00      	add	r7, sp, #0
 8007906:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800790c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	2200      	movs	r2, #0
 8007912:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	2200      	movs	r2, #0
 800791a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800791e:	68f8      	ldr	r0, [r7, #12]
 8007920:	f7ff faa2 	bl	8006e68 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007924:	bf00      	nop
 8007926:	3710      	adds	r7, #16
 8007928:	46bd      	mov	sp, r7
 800792a:	bd80      	pop	{r7, pc}

0800792c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800792c:	b580      	push	{r7, lr}
 800792e:	b088      	sub	sp, #32
 8007930:	af00      	add	r7, sp, #0
 8007932:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	e853 3f00 	ldrex	r3, [r3]
 8007940:	60bb      	str	r3, [r7, #8]
   return(result);
 8007942:	68bb      	ldr	r3, [r7, #8]
 8007944:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007948:	61fb      	str	r3, [r7, #28]
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	461a      	mov	r2, r3
 8007950:	69fb      	ldr	r3, [r7, #28]
 8007952:	61bb      	str	r3, [r7, #24]
 8007954:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007956:	6979      	ldr	r1, [r7, #20]
 8007958:	69ba      	ldr	r2, [r7, #24]
 800795a:	e841 2300 	strex	r3, r2, [r1]
 800795e:	613b      	str	r3, [r7, #16]
   return(result);
 8007960:	693b      	ldr	r3, [r7, #16]
 8007962:	2b00      	cmp	r3, #0
 8007964:	d1e6      	bne.n	8007934 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	2220      	movs	r2, #32
 800796a:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	2200      	movs	r2, #0
 8007970:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007972:	6878      	ldr	r0, [r7, #4]
 8007974:	f7ff fa6e 	bl	8006e54 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007978:	bf00      	nop
 800797a:	3720      	adds	r7, #32
 800797c:	46bd      	mov	sp, r7
 800797e:	bd80      	pop	{r7, pc}

08007980 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007980:	b580      	push	{r7, lr}
 8007982:	b09c      	sub	sp, #112	; 0x70
 8007984:	af00      	add	r7, sp, #0
 8007986:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800798e:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007998:	2b22      	cmp	r3, #34	; 0x22
 800799a:	f040 80be 	bne.w	8007b1a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80079a4:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80079a8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80079ac:	b2d9      	uxtb	r1, r3
 80079ae:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80079b2:	b2da      	uxtb	r2, r3
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80079b8:	400a      	ands	r2, r1
 80079ba:	b2d2      	uxtb	r2, r2
 80079bc:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80079c2:	1c5a      	adds	r2, r3, #1
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80079ce:	b29b      	uxth	r3, r3
 80079d0:	3b01      	subs	r3, #1
 80079d2:	b29a      	uxth	r2, r3
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80079e0:	b29b      	uxth	r3, r3
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	f040 80a3 	bne.w	8007b2e <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80079f0:	e853 3f00 	ldrex	r3, [r3]
 80079f4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80079f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80079f8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80079fc:	66bb      	str	r3, [r7, #104]	; 0x68
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	461a      	mov	r2, r3
 8007a04:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007a06:	65bb      	str	r3, [r7, #88]	; 0x58
 8007a08:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a0a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007a0c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007a0e:	e841 2300 	strex	r3, r2, [r1]
 8007a12:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007a14:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d1e6      	bne.n	80079e8 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	3308      	adds	r3, #8
 8007a20:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a24:	e853 3f00 	ldrex	r3, [r3]
 8007a28:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007a2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a2c:	f023 0301 	bic.w	r3, r3, #1
 8007a30:	667b      	str	r3, [r7, #100]	; 0x64
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	3308      	adds	r3, #8
 8007a38:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8007a3a:	647a      	str	r2, [r7, #68]	; 0x44
 8007a3c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a3e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007a40:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007a42:	e841 2300 	strex	r3, r2, [r1]
 8007a46:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007a48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d1e5      	bne.n	8007a1a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	2220      	movs	r2, #32
 8007a52:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	2200      	movs	r2, #0
 8007a5a:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	2200      	movs	r2, #0
 8007a60:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	4a34      	ldr	r2, [pc, #208]	; (8007b38 <UART_RxISR_8BIT+0x1b8>)
 8007a68:	4293      	cmp	r3, r2
 8007a6a:	d01f      	beq.n	8007aac <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	685b      	ldr	r3, [r3, #4]
 8007a72:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d018      	beq.n	8007aac <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a82:	e853 3f00 	ldrex	r3, [r3]
 8007a86:	623b      	str	r3, [r7, #32]
   return(result);
 8007a88:	6a3b      	ldr	r3, [r7, #32]
 8007a8a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007a8e:	663b      	str	r3, [r7, #96]	; 0x60
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	461a      	mov	r2, r3
 8007a96:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007a98:	633b      	str	r3, [r7, #48]	; 0x30
 8007a9a:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a9c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007a9e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007aa0:	e841 2300 	strex	r3, r2, [r1]
 8007aa4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007aa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d1e6      	bne.n	8007a7a <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007ab0:	2b01      	cmp	r3, #1
 8007ab2:	d12e      	bne.n	8007b12 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	2200      	movs	r2, #0
 8007ab8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ac0:	693b      	ldr	r3, [r7, #16]
 8007ac2:	e853 3f00 	ldrex	r3, [r3]
 8007ac6:	60fb      	str	r3, [r7, #12]
   return(result);
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	f023 0310 	bic.w	r3, r3, #16
 8007ace:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	461a      	mov	r2, r3
 8007ad6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007ad8:	61fb      	str	r3, [r7, #28]
 8007ada:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007adc:	69b9      	ldr	r1, [r7, #24]
 8007ade:	69fa      	ldr	r2, [r7, #28]
 8007ae0:	e841 2300 	strex	r3, r2, [r1]
 8007ae4:	617b      	str	r3, [r7, #20]
   return(result);
 8007ae6:	697b      	ldr	r3, [r7, #20]
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d1e6      	bne.n	8007aba <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	69db      	ldr	r3, [r3, #28]
 8007af2:	f003 0310 	and.w	r3, r3, #16
 8007af6:	2b10      	cmp	r3, #16
 8007af8:	d103      	bne.n	8007b02 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	2210      	movs	r2, #16
 8007b00:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007b08:	4619      	mov	r1, r3
 8007b0a:	6878      	ldr	r0, [r7, #4]
 8007b0c:	f7ff f9b6 	bl	8006e7c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007b10:	e00d      	b.n	8007b2e <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8007b12:	6878      	ldr	r0, [r7, #4]
 8007b14:	f7fa faba 	bl	800208c <HAL_UART_RxCpltCallback>
}
 8007b18:	e009      	b.n	8007b2e <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	8b1b      	ldrh	r3, [r3, #24]
 8007b20:	b29a      	uxth	r2, r3
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	f042 0208 	orr.w	r2, r2, #8
 8007b2a:	b292      	uxth	r2, r2
 8007b2c:	831a      	strh	r2, [r3, #24]
}
 8007b2e:	bf00      	nop
 8007b30:	3770      	adds	r7, #112	; 0x70
 8007b32:	46bd      	mov	sp, r7
 8007b34:	bd80      	pop	{r7, pc}
 8007b36:	bf00      	nop
 8007b38:	40008000 	.word	0x40008000

08007b3c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007b3c:	b580      	push	{r7, lr}
 8007b3e:	b09c      	sub	sp, #112	; 0x70
 8007b40:	af00      	add	r7, sp, #0
 8007b42:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007b4a:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007b54:	2b22      	cmp	r3, #34	; 0x22
 8007b56:	f040 80be 	bne.w	8007cd6 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007b60:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b68:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8007b6a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 8007b6e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8007b72:	4013      	ands	r3, r2
 8007b74:	b29a      	uxth	r2, r3
 8007b76:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007b78:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b7e:	1c9a      	adds	r2, r3, #2
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007b8a:	b29b      	uxth	r3, r3
 8007b8c:	3b01      	subs	r3, #1
 8007b8e:	b29a      	uxth	r2, r3
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007b9c:	b29b      	uxth	r3, r3
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	f040 80a3 	bne.w	8007cea <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007baa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007bac:	e853 3f00 	ldrex	r3, [r3]
 8007bb0:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8007bb2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007bb4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007bb8:	667b      	str	r3, [r7, #100]	; 0x64
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	461a      	mov	r2, r3
 8007bc0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007bc2:	657b      	str	r3, [r7, #84]	; 0x54
 8007bc4:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bc6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007bc8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007bca:	e841 2300 	strex	r3, r2, [r1]
 8007bce:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007bd0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d1e6      	bne.n	8007ba4 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	3308      	adds	r3, #8
 8007bdc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bde:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007be0:	e853 3f00 	ldrex	r3, [r3]
 8007be4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007be6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007be8:	f023 0301 	bic.w	r3, r3, #1
 8007bec:	663b      	str	r3, [r7, #96]	; 0x60
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	3308      	adds	r3, #8
 8007bf4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007bf6:	643a      	str	r2, [r7, #64]	; 0x40
 8007bf8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bfa:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007bfc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007bfe:	e841 2300 	strex	r3, r2, [r1]
 8007c02:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007c04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d1e5      	bne.n	8007bd6 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	2220      	movs	r2, #32
 8007c0e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	2200      	movs	r2, #0
 8007c16:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	2200      	movs	r2, #0
 8007c1c:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	4a34      	ldr	r2, [pc, #208]	; (8007cf4 <UART_RxISR_16BIT+0x1b8>)
 8007c24:	4293      	cmp	r3, r2
 8007c26:	d01f      	beq.n	8007c68 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	685b      	ldr	r3, [r3, #4]
 8007c2e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d018      	beq.n	8007c68 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c3c:	6a3b      	ldr	r3, [r7, #32]
 8007c3e:	e853 3f00 	ldrex	r3, [r3]
 8007c42:	61fb      	str	r3, [r7, #28]
   return(result);
 8007c44:	69fb      	ldr	r3, [r7, #28]
 8007c46:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007c4a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	461a      	mov	r2, r3
 8007c52:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007c54:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007c56:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c58:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007c5a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007c5c:	e841 2300 	strex	r3, r2, [r1]
 8007c60:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d1e6      	bne.n	8007c36 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007c6c:	2b01      	cmp	r3, #1
 8007c6e:	d12e      	bne.n	8007cce <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	2200      	movs	r2, #0
 8007c74:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	e853 3f00 	ldrex	r3, [r3]
 8007c82:	60bb      	str	r3, [r7, #8]
   return(result);
 8007c84:	68bb      	ldr	r3, [r7, #8]
 8007c86:	f023 0310 	bic.w	r3, r3, #16
 8007c8a:	65bb      	str	r3, [r7, #88]	; 0x58
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	461a      	mov	r2, r3
 8007c92:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007c94:	61bb      	str	r3, [r7, #24]
 8007c96:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c98:	6979      	ldr	r1, [r7, #20]
 8007c9a:	69ba      	ldr	r2, [r7, #24]
 8007c9c:	e841 2300 	strex	r3, r2, [r1]
 8007ca0:	613b      	str	r3, [r7, #16]
   return(result);
 8007ca2:	693b      	ldr	r3, [r7, #16]
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d1e6      	bne.n	8007c76 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	69db      	ldr	r3, [r3, #28]
 8007cae:	f003 0310 	and.w	r3, r3, #16
 8007cb2:	2b10      	cmp	r3, #16
 8007cb4:	d103      	bne.n	8007cbe <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	2210      	movs	r2, #16
 8007cbc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007cc4:	4619      	mov	r1, r3
 8007cc6:	6878      	ldr	r0, [r7, #4]
 8007cc8:	f7ff f8d8 	bl	8006e7c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007ccc:	e00d      	b.n	8007cea <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8007cce:	6878      	ldr	r0, [r7, #4]
 8007cd0:	f7fa f9dc 	bl	800208c <HAL_UART_RxCpltCallback>
}
 8007cd4:	e009      	b.n	8007cea <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	8b1b      	ldrh	r3, [r3, #24]
 8007cdc:	b29a      	uxth	r2, r3
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	f042 0208 	orr.w	r2, r2, #8
 8007ce6:	b292      	uxth	r2, r2
 8007ce8:	831a      	strh	r2, [r3, #24]
}
 8007cea:	bf00      	nop
 8007cec:	3770      	adds	r7, #112	; 0x70
 8007cee:	46bd      	mov	sp, r7
 8007cf0:	bd80      	pop	{r7, pc}
 8007cf2:	bf00      	nop
 8007cf4:	40008000 	.word	0x40008000

08007cf8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007cf8:	b480      	push	{r7}
 8007cfa:	b083      	sub	sp, #12
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007d00:	bf00      	nop
 8007d02:	370c      	adds	r7, #12
 8007d04:	46bd      	mov	sp, r7
 8007d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0a:	4770      	bx	lr

08007d0c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8007d0c:	b580      	push	{r7, lr}
 8007d0e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8007d10:	4904      	ldr	r1, [pc, #16]	; (8007d24 <MX_FATFS_Init+0x18>)
 8007d12:	4805      	ldr	r0, [pc, #20]	; (8007d28 <MX_FATFS_Init+0x1c>)
 8007d14:	f003 f8f4 	bl	800af00 <FATFS_LinkDriver>
 8007d18:	4603      	mov	r3, r0
 8007d1a:	461a      	mov	r2, r3
 8007d1c:	4b03      	ldr	r3, [pc, #12]	; (8007d2c <MX_FATFS_Init+0x20>)
 8007d1e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8007d20:	bf00      	nop
 8007d22:	bd80      	pop	{r7, pc}
 8007d24:	20000ef4 	.word	0x20000ef4
 8007d28:	20000030 	.word	0x20000030
 8007d2c:	20000ef0 	.word	0x20000ef0

08007d30 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8007d30:	b480      	push	{r7}
 8007d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8007d34:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8007d36:	4618      	mov	r0, r3
 8007d38:	46bd      	mov	sp, r7
 8007d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d3e:	4770      	bx	lr

08007d40 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8007d40:	b580      	push	{r7, lr}
 8007d42:	b082      	sub	sp, #8
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	4603      	mov	r3, r0
 8007d48:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    //Stat = STA_NOINIT;
    //return Stat;
	return USER_SPI_initialize(pdrv); //ADD THIS LINE
 8007d4a:	79fb      	ldrb	r3, [r7, #7]
 8007d4c:	4618      	mov	r0, r3
 8007d4e:	f000 f9d1 	bl	80080f4 <USER_SPI_initialize>
 8007d52:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8007d54:	4618      	mov	r0, r3
 8007d56:	3708      	adds	r7, #8
 8007d58:	46bd      	mov	sp, r7
 8007d5a:	bd80      	pop	{r7, pc}

08007d5c <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8007d5c:	b580      	push	{r7, lr}
 8007d5e:	b082      	sub	sp, #8
 8007d60:	af00      	add	r7, sp, #0
 8007d62:	4603      	mov	r3, r0
 8007d64:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    //Stat = STA_NOINIT;
    //return Stat;
    return USER_SPI_status(pdrv); //ADD THIS LINE
 8007d66:	79fb      	ldrb	r3, [r7, #7]
 8007d68:	4618      	mov	r0, r3
 8007d6a:	f000 faaf 	bl	80082cc <USER_SPI_status>
 8007d6e:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8007d70:	4618      	mov	r0, r3
 8007d72:	3708      	adds	r7, #8
 8007d74:	46bd      	mov	sp, r7
 8007d76:	bd80      	pop	{r7, pc}

08007d78 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8007d78:	b580      	push	{r7, lr}
 8007d7a:	b084      	sub	sp, #16
 8007d7c:	af00      	add	r7, sp, #0
 8007d7e:	60b9      	str	r1, [r7, #8]
 8007d80:	607a      	str	r2, [r7, #4]
 8007d82:	603b      	str	r3, [r7, #0]
 8007d84:	4603      	mov	r3, r0
 8007d86:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    //return RES_OK;
    return USER_SPI_read(pdrv, buff, sector, count); //ADD THIS LINE
 8007d88:	7bf8      	ldrb	r0, [r7, #15]
 8007d8a:	683b      	ldr	r3, [r7, #0]
 8007d8c:	687a      	ldr	r2, [r7, #4]
 8007d8e:	68b9      	ldr	r1, [r7, #8]
 8007d90:	f000 fab2 	bl	80082f8 <USER_SPI_read>
 8007d94:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8007d96:	4618      	mov	r0, r3
 8007d98:	3710      	adds	r7, #16
 8007d9a:	46bd      	mov	sp, r7
 8007d9c:	bd80      	pop	{r7, pc}

08007d9e <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8007d9e:	b580      	push	{r7, lr}
 8007da0:	b084      	sub	sp, #16
 8007da2:	af00      	add	r7, sp, #0
 8007da4:	60b9      	str	r1, [r7, #8]
 8007da6:	607a      	str	r2, [r7, #4]
 8007da8:	603b      	str	r3, [r7, #0]
 8007daa:	4603      	mov	r3, r0
 8007dac:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    //return RES_OK;
    return USER_SPI_write(pdrv, buff, sector, count); //ADD THIS LINE
 8007dae:	7bf8      	ldrb	r0, [r7, #15]
 8007db0:	683b      	ldr	r3, [r7, #0]
 8007db2:	687a      	ldr	r2, [r7, #4]
 8007db4:	68b9      	ldr	r1, [r7, #8]
 8007db6:	f000 fb05 	bl	80083c4 <USER_SPI_write>
 8007dba:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8007dbc:	4618      	mov	r0, r3
 8007dbe:	3710      	adds	r7, #16
 8007dc0:	46bd      	mov	sp, r7
 8007dc2:	bd80      	pop	{r7, pc}

08007dc4 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8007dc4:	b580      	push	{r7, lr}
 8007dc6:	b082      	sub	sp, #8
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	4603      	mov	r3, r0
 8007dcc:	603a      	str	r2, [r7, #0]
 8007dce:	71fb      	strb	r3, [r7, #7]
 8007dd0:	460b      	mov	r3, r1
 8007dd2:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    //DRESULT res = RES_ERROR;
    //return res;
    return USER_SPI_ioctl(pdrv, cmd, buff); //ADD THIS LINE
 8007dd4:	79b9      	ldrb	r1, [r7, #6]
 8007dd6:	79fb      	ldrb	r3, [r7, #7]
 8007dd8:	683a      	ldr	r2, [r7, #0]
 8007dda:	4618      	mov	r0, r3
 8007ddc:	f000 fb6e 	bl	80084bc <USER_SPI_ioctl>
 8007de0:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8007de2:	4618      	mov	r0, r3
 8007de4:	3708      	adds	r7, #8
 8007de6:	46bd      	mov	sp, r7
 8007de8:	bd80      	pop	{r7, pc}
	...

08007dec <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8007dec:	b580      	push	{r7, lr}
 8007dee:	b082      	sub	sp, #8
 8007df0:	af00      	add	r7, sp, #0
 8007df2:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8007df4:	f7fb fc14 	bl	8003620 <HAL_GetTick>
 8007df8:	4603      	mov	r3, r0
 8007dfa:	4a04      	ldr	r2, [pc, #16]	; (8007e0c <SPI_Timer_On+0x20>)
 8007dfc:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 8007dfe:	4a04      	ldr	r2, [pc, #16]	; (8007e10 <SPI_Timer_On+0x24>)
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	6013      	str	r3, [r2, #0]
}
 8007e04:	bf00      	nop
 8007e06:	3708      	adds	r7, #8
 8007e08:	46bd      	mov	sp, r7
 8007e0a:	bd80      	pop	{r7, pc}
 8007e0c:	20000efc 	.word	0x20000efc
 8007e10:	20000f00 	.word	0x20000f00

08007e14 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8007e14:	b580      	push	{r7, lr}
 8007e16:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8007e18:	f7fb fc02 	bl	8003620 <HAL_GetTick>
 8007e1c:	4602      	mov	r2, r0
 8007e1e:	4b06      	ldr	r3, [pc, #24]	; (8007e38 <SPI_Timer_Status+0x24>)
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	1ad2      	subs	r2, r2, r3
 8007e24:	4b05      	ldr	r3, [pc, #20]	; (8007e3c <SPI_Timer_Status+0x28>)
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	429a      	cmp	r2, r3
 8007e2a:	bf34      	ite	cc
 8007e2c:	2301      	movcc	r3, #1
 8007e2e:	2300      	movcs	r3, #0
 8007e30:	b2db      	uxtb	r3, r3
}
 8007e32:	4618      	mov	r0, r3
 8007e34:	bd80      	pop	{r7, pc}
 8007e36:	bf00      	nop
 8007e38:	20000efc 	.word	0x20000efc
 8007e3c:	20000f00 	.word	0x20000f00

08007e40 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8007e40:	b580      	push	{r7, lr}
 8007e42:	b086      	sub	sp, #24
 8007e44:	af02      	add	r7, sp, #8
 8007e46:	4603      	mov	r3, r0
 8007e48:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8007e4a:	f107 020f 	add.w	r2, r7, #15
 8007e4e:	1df9      	adds	r1, r7, #7
 8007e50:	2332      	movs	r3, #50	; 0x32
 8007e52:	9300      	str	r3, [sp, #0]
 8007e54:	2301      	movs	r3, #1
 8007e56:	4804      	ldr	r0, [pc, #16]	; (8007e68 <xchg_spi+0x28>)
 8007e58:	f7fe f8f2 	bl	8006040 <HAL_SPI_TransmitReceive>
    return rxDat;
 8007e5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e5e:	4618      	mov	r0, r3
 8007e60:	3710      	adds	r7, #16
 8007e62:	46bd      	mov	sp, r7
 8007e64:	bd80      	pop	{r7, pc}
 8007e66:	bf00      	nop
 8007e68:	20000798 	.word	0x20000798

08007e6c <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8007e6c:	b590      	push	{r4, r7, lr}
 8007e6e:	b085      	sub	sp, #20
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	6078      	str	r0, [r7, #4]
 8007e74:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8007e76:	2300      	movs	r3, #0
 8007e78:	60fb      	str	r3, [r7, #12]
 8007e7a:	e00a      	b.n	8007e92 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8007e7c:	687a      	ldr	r2, [r7, #4]
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	18d4      	adds	r4, r2, r3
 8007e82:	20ff      	movs	r0, #255	; 0xff
 8007e84:	f7ff ffdc 	bl	8007e40 <xchg_spi>
 8007e88:	4603      	mov	r3, r0
 8007e8a:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	3301      	adds	r3, #1
 8007e90:	60fb      	str	r3, [r7, #12]
 8007e92:	68fa      	ldr	r2, [r7, #12]
 8007e94:	683b      	ldr	r3, [r7, #0]
 8007e96:	429a      	cmp	r2, r3
 8007e98:	d3f0      	bcc.n	8007e7c <rcvr_spi_multi+0x10>
	}
}
 8007e9a:	bf00      	nop
 8007e9c:	bf00      	nop
 8007e9e:	3714      	adds	r7, #20
 8007ea0:	46bd      	mov	sp, r7
 8007ea2:	bd90      	pop	{r4, r7, pc}

08007ea4 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8007ea4:	b580      	push	{r7, lr}
 8007ea6:	b082      	sub	sp, #8
 8007ea8:	af00      	add	r7, sp, #0
 8007eaa:	6078      	str	r0, [r7, #4]
 8007eac:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 8007eae:	683b      	ldr	r3, [r7, #0]
 8007eb0:	b29a      	uxth	r2, r3
 8007eb2:	f04f 33ff 	mov.w	r3, #4294967295
 8007eb6:	6879      	ldr	r1, [r7, #4]
 8007eb8:	4803      	ldr	r0, [pc, #12]	; (8007ec8 <xmit_spi_multi+0x24>)
 8007eba:	f7fd ff4c 	bl	8005d56 <HAL_SPI_Transmit>
}
 8007ebe:	bf00      	nop
 8007ec0:	3708      	adds	r7, #8
 8007ec2:	46bd      	mov	sp, r7
 8007ec4:	bd80      	pop	{r7, pc}
 8007ec6:	bf00      	nop
 8007ec8:	20000798 	.word	0x20000798

08007ecc <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8007ecc:	b580      	push	{r7, lr}
 8007ece:	b086      	sub	sp, #24
 8007ed0:	af00      	add	r7, sp, #0
 8007ed2:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8007ed4:	f7fb fba4 	bl	8003620 <HAL_GetTick>
 8007ed8:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8007ede:	20ff      	movs	r0, #255	; 0xff
 8007ee0:	f7ff ffae 	bl	8007e40 <xchg_spi>
 8007ee4:	4603      	mov	r3, r0
 8007ee6:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8007ee8:	7bfb      	ldrb	r3, [r7, #15]
 8007eea:	2bff      	cmp	r3, #255	; 0xff
 8007eec:	d007      	beq.n	8007efe <wait_ready+0x32>
 8007eee:	f7fb fb97 	bl	8003620 <HAL_GetTick>
 8007ef2:	4602      	mov	r2, r0
 8007ef4:	697b      	ldr	r3, [r7, #20]
 8007ef6:	1ad3      	subs	r3, r2, r3
 8007ef8:	693a      	ldr	r2, [r7, #16]
 8007efa:	429a      	cmp	r2, r3
 8007efc:	d8ef      	bhi.n	8007ede <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8007efe:	7bfb      	ldrb	r3, [r7, #15]
 8007f00:	2bff      	cmp	r3, #255	; 0xff
 8007f02:	bf0c      	ite	eq
 8007f04:	2301      	moveq	r3, #1
 8007f06:	2300      	movne	r3, #0
 8007f08:	b2db      	uxtb	r3, r3
}
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	3718      	adds	r7, #24
 8007f0e:	46bd      	mov	sp, r7
 8007f10:	bd80      	pop	{r7, pc}

08007f12 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8007f12:	b580      	push	{r7, lr}
 8007f14:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8007f16:	2201      	movs	r2, #1
 8007f18:	2110      	movs	r1, #16
 8007f1a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007f1e:	f7fb feb1 	bl	8003c84 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8007f22:	20ff      	movs	r0, #255	; 0xff
 8007f24:	f7ff ff8c 	bl	8007e40 <xchg_spi>

}
 8007f28:	bf00      	nop
 8007f2a:	bd80      	pop	{r7, pc}

08007f2c <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8007f2c:	b580      	push	{r7, lr}
 8007f2e:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8007f30:	2200      	movs	r2, #0
 8007f32:	2110      	movs	r1, #16
 8007f34:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007f38:	f7fb fea4 	bl	8003c84 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8007f3c:	20ff      	movs	r0, #255	; 0xff
 8007f3e:	f7ff ff7f 	bl	8007e40 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8007f42:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007f46:	f7ff ffc1 	bl	8007ecc <wait_ready>
 8007f4a:	4603      	mov	r3, r0
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d001      	beq.n	8007f54 <spiselect+0x28>
 8007f50:	2301      	movs	r3, #1
 8007f52:	e002      	b.n	8007f5a <spiselect+0x2e>

	despiselect();
 8007f54:	f7ff ffdd 	bl	8007f12 <despiselect>
	return 0;	/* Timeout */
 8007f58:	2300      	movs	r3, #0
}
 8007f5a:	4618      	mov	r0, r3
 8007f5c:	bd80      	pop	{r7, pc}

08007f5e <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8007f5e:	b580      	push	{r7, lr}
 8007f60:	b084      	sub	sp, #16
 8007f62:	af00      	add	r7, sp, #0
 8007f64:	6078      	str	r0, [r7, #4]
 8007f66:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8007f68:	20c8      	movs	r0, #200	; 0xc8
 8007f6a:	f7ff ff3f 	bl	8007dec <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8007f6e:	20ff      	movs	r0, #255	; 0xff
 8007f70:	f7ff ff66 	bl	8007e40 <xchg_spi>
 8007f74:	4603      	mov	r3, r0
 8007f76:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8007f78:	7bfb      	ldrb	r3, [r7, #15]
 8007f7a:	2bff      	cmp	r3, #255	; 0xff
 8007f7c:	d104      	bne.n	8007f88 <rcvr_datablock+0x2a>
 8007f7e:	f7ff ff49 	bl	8007e14 <SPI_Timer_Status>
 8007f82:	4603      	mov	r3, r0
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d1f2      	bne.n	8007f6e <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8007f88:	7bfb      	ldrb	r3, [r7, #15]
 8007f8a:	2bfe      	cmp	r3, #254	; 0xfe
 8007f8c:	d001      	beq.n	8007f92 <rcvr_datablock+0x34>
 8007f8e:	2300      	movs	r3, #0
 8007f90:	e00a      	b.n	8007fa8 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8007f92:	6839      	ldr	r1, [r7, #0]
 8007f94:	6878      	ldr	r0, [r7, #4]
 8007f96:	f7ff ff69 	bl	8007e6c <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8007f9a:	20ff      	movs	r0, #255	; 0xff
 8007f9c:	f7ff ff50 	bl	8007e40 <xchg_spi>
 8007fa0:	20ff      	movs	r0, #255	; 0xff
 8007fa2:	f7ff ff4d 	bl	8007e40 <xchg_spi>

	return 1;						/* Function succeeded */
 8007fa6:	2301      	movs	r3, #1
}
 8007fa8:	4618      	mov	r0, r3
 8007faa:	3710      	adds	r7, #16
 8007fac:	46bd      	mov	sp, r7
 8007fae:	bd80      	pop	{r7, pc}

08007fb0 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8007fb0:	b580      	push	{r7, lr}
 8007fb2:	b084      	sub	sp, #16
 8007fb4:	af00      	add	r7, sp, #0
 8007fb6:	6078      	str	r0, [r7, #4]
 8007fb8:	460b      	mov	r3, r1
 8007fba:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8007fbc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007fc0:	f7ff ff84 	bl	8007ecc <wait_ready>
 8007fc4:	4603      	mov	r3, r0
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d101      	bne.n	8007fce <xmit_datablock+0x1e>
 8007fca:	2300      	movs	r3, #0
 8007fcc:	e01e      	b.n	800800c <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8007fce:	78fb      	ldrb	r3, [r7, #3]
 8007fd0:	4618      	mov	r0, r3
 8007fd2:	f7ff ff35 	bl	8007e40 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8007fd6:	78fb      	ldrb	r3, [r7, #3]
 8007fd8:	2bfd      	cmp	r3, #253	; 0xfd
 8007fda:	d016      	beq.n	800800a <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8007fdc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007fe0:	6878      	ldr	r0, [r7, #4]
 8007fe2:	f7ff ff5f 	bl	8007ea4 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8007fe6:	20ff      	movs	r0, #255	; 0xff
 8007fe8:	f7ff ff2a 	bl	8007e40 <xchg_spi>
 8007fec:	20ff      	movs	r0, #255	; 0xff
 8007fee:	f7ff ff27 	bl	8007e40 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8007ff2:	20ff      	movs	r0, #255	; 0xff
 8007ff4:	f7ff ff24 	bl	8007e40 <xchg_spi>
 8007ff8:	4603      	mov	r3, r0
 8007ffa:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8007ffc:	7bfb      	ldrb	r3, [r7, #15]
 8007ffe:	f003 031f 	and.w	r3, r3, #31
 8008002:	2b05      	cmp	r3, #5
 8008004:	d001      	beq.n	800800a <xmit_datablock+0x5a>
 8008006:	2300      	movs	r3, #0
 8008008:	e000      	b.n	800800c <xmit_datablock+0x5c>
	}
	return 1;
 800800a:	2301      	movs	r3, #1
}
 800800c:	4618      	mov	r0, r3
 800800e:	3710      	adds	r7, #16
 8008010:	46bd      	mov	sp, r7
 8008012:	bd80      	pop	{r7, pc}

08008014 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8008014:	b580      	push	{r7, lr}
 8008016:	b084      	sub	sp, #16
 8008018:	af00      	add	r7, sp, #0
 800801a:	4603      	mov	r3, r0
 800801c:	6039      	str	r1, [r7, #0]
 800801e:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8008020:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008024:	2b00      	cmp	r3, #0
 8008026:	da0e      	bge.n	8008046 <send_cmd+0x32>
		cmd &= 0x7F;
 8008028:	79fb      	ldrb	r3, [r7, #7]
 800802a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800802e:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8008030:	2100      	movs	r1, #0
 8008032:	2037      	movs	r0, #55	; 0x37
 8008034:	f7ff ffee 	bl	8008014 <send_cmd>
 8008038:	4603      	mov	r3, r0
 800803a:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 800803c:	7bbb      	ldrb	r3, [r7, #14]
 800803e:	2b01      	cmp	r3, #1
 8008040:	d901      	bls.n	8008046 <send_cmd+0x32>
 8008042:	7bbb      	ldrb	r3, [r7, #14]
 8008044:	e051      	b.n	80080ea <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8008046:	79fb      	ldrb	r3, [r7, #7]
 8008048:	2b0c      	cmp	r3, #12
 800804a:	d008      	beq.n	800805e <send_cmd+0x4a>
		despiselect();
 800804c:	f7ff ff61 	bl	8007f12 <despiselect>
		if (!spiselect()) return 0xFF;
 8008050:	f7ff ff6c 	bl	8007f2c <spiselect>
 8008054:	4603      	mov	r3, r0
 8008056:	2b00      	cmp	r3, #0
 8008058:	d101      	bne.n	800805e <send_cmd+0x4a>
 800805a:	23ff      	movs	r3, #255	; 0xff
 800805c:	e045      	b.n	80080ea <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 800805e:	79fb      	ldrb	r3, [r7, #7]
 8008060:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008064:	b2db      	uxtb	r3, r3
 8008066:	4618      	mov	r0, r3
 8008068:	f7ff feea 	bl	8007e40 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 800806c:	683b      	ldr	r3, [r7, #0]
 800806e:	0e1b      	lsrs	r3, r3, #24
 8008070:	b2db      	uxtb	r3, r3
 8008072:	4618      	mov	r0, r3
 8008074:	f7ff fee4 	bl	8007e40 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8008078:	683b      	ldr	r3, [r7, #0]
 800807a:	0c1b      	lsrs	r3, r3, #16
 800807c:	b2db      	uxtb	r3, r3
 800807e:	4618      	mov	r0, r3
 8008080:	f7ff fede 	bl	8007e40 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8008084:	683b      	ldr	r3, [r7, #0]
 8008086:	0a1b      	lsrs	r3, r3, #8
 8008088:	b2db      	uxtb	r3, r3
 800808a:	4618      	mov	r0, r3
 800808c:	f7ff fed8 	bl	8007e40 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8008090:	683b      	ldr	r3, [r7, #0]
 8008092:	b2db      	uxtb	r3, r3
 8008094:	4618      	mov	r0, r3
 8008096:	f7ff fed3 	bl	8007e40 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 800809a:	2301      	movs	r3, #1
 800809c:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 800809e:	79fb      	ldrb	r3, [r7, #7]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d101      	bne.n	80080a8 <send_cmd+0x94>
 80080a4:	2395      	movs	r3, #149	; 0x95
 80080a6:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 80080a8:	79fb      	ldrb	r3, [r7, #7]
 80080aa:	2b08      	cmp	r3, #8
 80080ac:	d101      	bne.n	80080b2 <send_cmd+0x9e>
 80080ae:	2387      	movs	r3, #135	; 0x87
 80080b0:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 80080b2:	7bfb      	ldrb	r3, [r7, #15]
 80080b4:	4618      	mov	r0, r3
 80080b6:	f7ff fec3 	bl	8007e40 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 80080ba:	79fb      	ldrb	r3, [r7, #7]
 80080bc:	2b0c      	cmp	r3, #12
 80080be:	d102      	bne.n	80080c6 <send_cmd+0xb2>
 80080c0:	20ff      	movs	r0, #255	; 0xff
 80080c2:	f7ff febd 	bl	8007e40 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 80080c6:	230a      	movs	r3, #10
 80080c8:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 80080ca:	20ff      	movs	r0, #255	; 0xff
 80080cc:	f7ff feb8 	bl	8007e40 <xchg_spi>
 80080d0:	4603      	mov	r3, r0
 80080d2:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 80080d4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80080d8:	2b00      	cmp	r3, #0
 80080da:	da05      	bge.n	80080e8 <send_cmd+0xd4>
 80080dc:	7bfb      	ldrb	r3, [r7, #15]
 80080de:	3b01      	subs	r3, #1
 80080e0:	73fb      	strb	r3, [r7, #15]
 80080e2:	7bfb      	ldrb	r3, [r7, #15]
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d1f0      	bne.n	80080ca <send_cmd+0xb6>

	return res;							/* Return received response */
 80080e8:	7bbb      	ldrb	r3, [r7, #14]
}
 80080ea:	4618      	mov	r0, r3
 80080ec:	3710      	adds	r7, #16
 80080ee:	46bd      	mov	sp, r7
 80080f0:	bd80      	pop	{r7, pc}
	...

080080f4 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 80080f4:	b590      	push	{r4, r7, lr}
 80080f6:	b085      	sub	sp, #20
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	4603      	mov	r3, r0
 80080fc:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 80080fe:	79fb      	ldrb	r3, [r7, #7]
 8008100:	2b00      	cmp	r3, #0
 8008102:	d001      	beq.n	8008108 <USER_SPI_initialize+0x14>
 8008104:	2301      	movs	r3, #1
 8008106:	e0d6      	b.n	80082b6 <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8008108:	4b6d      	ldr	r3, [pc, #436]	; (80082c0 <USER_SPI_initialize+0x1cc>)
 800810a:	781b      	ldrb	r3, [r3, #0]
 800810c:	b2db      	uxtb	r3, r3
 800810e:	f003 0302 	and.w	r3, r3, #2
 8008112:	2b00      	cmp	r3, #0
 8008114:	d003      	beq.n	800811e <USER_SPI_initialize+0x2a>
 8008116:	4b6a      	ldr	r3, [pc, #424]	; (80082c0 <USER_SPI_initialize+0x1cc>)
 8008118:	781b      	ldrb	r3, [r3, #0]
 800811a:	b2db      	uxtb	r3, r3
 800811c:	e0cb      	b.n	80082b6 <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 800811e:	4b69      	ldr	r3, [pc, #420]	; (80082c4 <USER_SPI_initialize+0x1d0>)
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8008128:	4b66      	ldr	r3, [pc, #408]	; (80082c4 <USER_SPI_initialize+0x1d0>)
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	f042 0230 	orr.w	r2, r2, #48	; 0x30
 8008130:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8008132:	230a      	movs	r3, #10
 8008134:	73fb      	strb	r3, [r7, #15]
 8008136:	e005      	b.n	8008144 <USER_SPI_initialize+0x50>
 8008138:	20ff      	movs	r0, #255	; 0xff
 800813a:	f7ff fe81 	bl	8007e40 <xchg_spi>
 800813e:	7bfb      	ldrb	r3, [r7, #15]
 8008140:	3b01      	subs	r3, #1
 8008142:	73fb      	strb	r3, [r7, #15]
 8008144:	7bfb      	ldrb	r3, [r7, #15]
 8008146:	2b00      	cmp	r3, #0
 8008148:	d1f6      	bne.n	8008138 <USER_SPI_initialize+0x44>

	ty = 0;
 800814a:	2300      	movs	r3, #0
 800814c:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 800814e:	2100      	movs	r1, #0
 8008150:	2000      	movs	r0, #0
 8008152:	f7ff ff5f 	bl	8008014 <send_cmd>
 8008156:	4603      	mov	r3, r0
 8008158:	2b01      	cmp	r3, #1
 800815a:	f040 808b 	bne.w	8008274 <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 800815e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8008162:	f7ff fe43 	bl	8007dec <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8008166:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800816a:	2008      	movs	r0, #8
 800816c:	f7ff ff52 	bl	8008014 <send_cmd>
 8008170:	4603      	mov	r3, r0
 8008172:	2b01      	cmp	r3, #1
 8008174:	d151      	bne.n	800821a <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8008176:	2300      	movs	r3, #0
 8008178:	73fb      	strb	r3, [r7, #15]
 800817a:	e00d      	b.n	8008198 <USER_SPI_initialize+0xa4>
 800817c:	7bfc      	ldrb	r4, [r7, #15]
 800817e:	20ff      	movs	r0, #255	; 0xff
 8008180:	f7ff fe5e 	bl	8007e40 <xchg_spi>
 8008184:	4603      	mov	r3, r0
 8008186:	461a      	mov	r2, r3
 8008188:	f104 0310 	add.w	r3, r4, #16
 800818c:	443b      	add	r3, r7
 800818e:	f803 2c08 	strb.w	r2, [r3, #-8]
 8008192:	7bfb      	ldrb	r3, [r7, #15]
 8008194:	3301      	adds	r3, #1
 8008196:	73fb      	strb	r3, [r7, #15]
 8008198:	7bfb      	ldrb	r3, [r7, #15]
 800819a:	2b03      	cmp	r3, #3
 800819c:	d9ee      	bls.n	800817c <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 800819e:	7abb      	ldrb	r3, [r7, #10]
 80081a0:	2b01      	cmp	r3, #1
 80081a2:	d167      	bne.n	8008274 <USER_SPI_initialize+0x180>
 80081a4:	7afb      	ldrb	r3, [r7, #11]
 80081a6:	2baa      	cmp	r3, #170	; 0xaa
 80081a8:	d164      	bne.n	8008274 <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 80081aa:	bf00      	nop
 80081ac:	f7ff fe32 	bl	8007e14 <SPI_Timer_Status>
 80081b0:	4603      	mov	r3, r0
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d007      	beq.n	80081c6 <USER_SPI_initialize+0xd2>
 80081b6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80081ba:	20a9      	movs	r0, #169	; 0xa9
 80081bc:	f7ff ff2a 	bl	8008014 <send_cmd>
 80081c0:	4603      	mov	r3, r0
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d1f2      	bne.n	80081ac <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 80081c6:	f7ff fe25 	bl	8007e14 <SPI_Timer_Status>
 80081ca:	4603      	mov	r3, r0
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d051      	beq.n	8008274 <USER_SPI_initialize+0x180>
 80081d0:	2100      	movs	r1, #0
 80081d2:	203a      	movs	r0, #58	; 0x3a
 80081d4:	f7ff ff1e 	bl	8008014 <send_cmd>
 80081d8:	4603      	mov	r3, r0
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d14a      	bne.n	8008274 <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 80081de:	2300      	movs	r3, #0
 80081e0:	73fb      	strb	r3, [r7, #15]
 80081e2:	e00d      	b.n	8008200 <USER_SPI_initialize+0x10c>
 80081e4:	7bfc      	ldrb	r4, [r7, #15]
 80081e6:	20ff      	movs	r0, #255	; 0xff
 80081e8:	f7ff fe2a 	bl	8007e40 <xchg_spi>
 80081ec:	4603      	mov	r3, r0
 80081ee:	461a      	mov	r2, r3
 80081f0:	f104 0310 	add.w	r3, r4, #16
 80081f4:	443b      	add	r3, r7
 80081f6:	f803 2c08 	strb.w	r2, [r3, #-8]
 80081fa:	7bfb      	ldrb	r3, [r7, #15]
 80081fc:	3301      	adds	r3, #1
 80081fe:	73fb      	strb	r3, [r7, #15]
 8008200:	7bfb      	ldrb	r3, [r7, #15]
 8008202:	2b03      	cmp	r3, #3
 8008204:	d9ee      	bls.n	80081e4 <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8008206:	7a3b      	ldrb	r3, [r7, #8]
 8008208:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800820c:	2b00      	cmp	r3, #0
 800820e:	d001      	beq.n	8008214 <USER_SPI_initialize+0x120>
 8008210:	230c      	movs	r3, #12
 8008212:	e000      	b.n	8008216 <USER_SPI_initialize+0x122>
 8008214:	2304      	movs	r3, #4
 8008216:	737b      	strb	r3, [r7, #13]
 8008218:	e02c      	b.n	8008274 <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 800821a:	2100      	movs	r1, #0
 800821c:	20a9      	movs	r0, #169	; 0xa9
 800821e:	f7ff fef9 	bl	8008014 <send_cmd>
 8008222:	4603      	mov	r3, r0
 8008224:	2b01      	cmp	r3, #1
 8008226:	d804      	bhi.n	8008232 <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8008228:	2302      	movs	r3, #2
 800822a:	737b      	strb	r3, [r7, #13]
 800822c:	23a9      	movs	r3, #169	; 0xa9
 800822e:	73bb      	strb	r3, [r7, #14]
 8008230:	e003      	b.n	800823a <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8008232:	2301      	movs	r3, #1
 8008234:	737b      	strb	r3, [r7, #13]
 8008236:	2301      	movs	r3, #1
 8008238:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 800823a:	bf00      	nop
 800823c:	f7ff fdea 	bl	8007e14 <SPI_Timer_Status>
 8008240:	4603      	mov	r3, r0
 8008242:	2b00      	cmp	r3, #0
 8008244:	d007      	beq.n	8008256 <USER_SPI_initialize+0x162>
 8008246:	7bbb      	ldrb	r3, [r7, #14]
 8008248:	2100      	movs	r1, #0
 800824a:	4618      	mov	r0, r3
 800824c:	f7ff fee2 	bl	8008014 <send_cmd>
 8008250:	4603      	mov	r3, r0
 8008252:	2b00      	cmp	r3, #0
 8008254:	d1f2      	bne.n	800823c <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8008256:	f7ff fddd 	bl	8007e14 <SPI_Timer_Status>
 800825a:	4603      	mov	r3, r0
 800825c:	2b00      	cmp	r3, #0
 800825e:	d007      	beq.n	8008270 <USER_SPI_initialize+0x17c>
 8008260:	f44f 7100 	mov.w	r1, #512	; 0x200
 8008264:	2010      	movs	r0, #16
 8008266:	f7ff fed5 	bl	8008014 <send_cmd>
 800826a:	4603      	mov	r3, r0
 800826c:	2b00      	cmp	r3, #0
 800826e:	d001      	beq.n	8008274 <USER_SPI_initialize+0x180>
				ty = 0;
 8008270:	2300      	movs	r3, #0
 8008272:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8008274:	4a14      	ldr	r2, [pc, #80]	; (80082c8 <USER_SPI_initialize+0x1d4>)
 8008276:	7b7b      	ldrb	r3, [r7, #13]
 8008278:	7013      	strb	r3, [r2, #0]
	despiselect();
 800827a:	f7ff fe4a 	bl	8007f12 <despiselect>

	if (ty) {			/* OK */
 800827e:	7b7b      	ldrb	r3, [r7, #13]
 8008280:	2b00      	cmp	r3, #0
 8008282:	d012      	beq.n	80082aa <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 8008284:	4b0f      	ldr	r3, [pc, #60]	; (80082c4 <USER_SPI_initialize+0x1d0>)
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 800828e:	4b0d      	ldr	r3, [pc, #52]	; (80082c4 <USER_SPI_initialize+0x1d0>)
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	f042 0210 	orr.w	r2, r2, #16
 8008296:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8008298:	4b09      	ldr	r3, [pc, #36]	; (80082c0 <USER_SPI_initialize+0x1cc>)
 800829a:	781b      	ldrb	r3, [r3, #0]
 800829c:	b2db      	uxtb	r3, r3
 800829e:	f023 0301 	bic.w	r3, r3, #1
 80082a2:	b2da      	uxtb	r2, r3
 80082a4:	4b06      	ldr	r3, [pc, #24]	; (80082c0 <USER_SPI_initialize+0x1cc>)
 80082a6:	701a      	strb	r2, [r3, #0]
 80082a8:	e002      	b.n	80082b0 <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 80082aa:	4b05      	ldr	r3, [pc, #20]	; (80082c0 <USER_SPI_initialize+0x1cc>)
 80082ac:	2201      	movs	r2, #1
 80082ae:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 80082b0:	4b03      	ldr	r3, [pc, #12]	; (80082c0 <USER_SPI_initialize+0x1cc>)
 80082b2:	781b      	ldrb	r3, [r3, #0]
 80082b4:	b2db      	uxtb	r3, r3
}
 80082b6:	4618      	mov	r0, r3
 80082b8:	3714      	adds	r7, #20
 80082ba:	46bd      	mov	sp, r7
 80082bc:	bd90      	pop	{r4, r7, pc}
 80082be:	bf00      	nop
 80082c0:	20000044 	.word	0x20000044
 80082c4:	20000798 	.word	0x20000798
 80082c8:	20000ef8 	.word	0x20000ef8

080082cc <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 80082cc:	b480      	push	{r7}
 80082ce:	b083      	sub	sp, #12
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	4603      	mov	r3, r0
 80082d4:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 80082d6:	79fb      	ldrb	r3, [r7, #7]
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d001      	beq.n	80082e0 <USER_SPI_status+0x14>
 80082dc:	2301      	movs	r3, #1
 80082de:	e002      	b.n	80082e6 <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 80082e0:	4b04      	ldr	r3, [pc, #16]	; (80082f4 <USER_SPI_status+0x28>)
 80082e2:	781b      	ldrb	r3, [r3, #0]
 80082e4:	b2db      	uxtb	r3, r3
}
 80082e6:	4618      	mov	r0, r3
 80082e8:	370c      	adds	r7, #12
 80082ea:	46bd      	mov	sp, r7
 80082ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f0:	4770      	bx	lr
 80082f2:	bf00      	nop
 80082f4:	20000044 	.word	0x20000044

080082f8 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 80082f8:	b580      	push	{r7, lr}
 80082fa:	b084      	sub	sp, #16
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	60b9      	str	r1, [r7, #8]
 8008300:	607a      	str	r2, [r7, #4]
 8008302:	603b      	str	r3, [r7, #0]
 8008304:	4603      	mov	r3, r0
 8008306:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8008308:	7bfb      	ldrb	r3, [r7, #15]
 800830a:	2b00      	cmp	r3, #0
 800830c:	d102      	bne.n	8008314 <USER_SPI_read+0x1c>
 800830e:	683b      	ldr	r3, [r7, #0]
 8008310:	2b00      	cmp	r3, #0
 8008312:	d101      	bne.n	8008318 <USER_SPI_read+0x20>
 8008314:	2304      	movs	r3, #4
 8008316:	e04d      	b.n	80083b4 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8008318:	4b28      	ldr	r3, [pc, #160]	; (80083bc <USER_SPI_read+0xc4>)
 800831a:	781b      	ldrb	r3, [r3, #0]
 800831c:	b2db      	uxtb	r3, r3
 800831e:	f003 0301 	and.w	r3, r3, #1
 8008322:	2b00      	cmp	r3, #0
 8008324:	d001      	beq.n	800832a <USER_SPI_read+0x32>
 8008326:	2303      	movs	r3, #3
 8008328:	e044      	b.n	80083b4 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 800832a:	4b25      	ldr	r3, [pc, #148]	; (80083c0 <USER_SPI_read+0xc8>)
 800832c:	781b      	ldrb	r3, [r3, #0]
 800832e:	f003 0308 	and.w	r3, r3, #8
 8008332:	2b00      	cmp	r3, #0
 8008334:	d102      	bne.n	800833c <USER_SPI_read+0x44>
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	025b      	lsls	r3, r3, #9
 800833a:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 800833c:	683b      	ldr	r3, [r7, #0]
 800833e:	2b01      	cmp	r3, #1
 8008340:	d111      	bne.n	8008366 <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8008342:	6879      	ldr	r1, [r7, #4]
 8008344:	2011      	movs	r0, #17
 8008346:	f7ff fe65 	bl	8008014 <send_cmd>
 800834a:	4603      	mov	r3, r0
 800834c:	2b00      	cmp	r3, #0
 800834e:	d129      	bne.n	80083a4 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8008350:	f44f 7100 	mov.w	r1, #512	; 0x200
 8008354:	68b8      	ldr	r0, [r7, #8]
 8008356:	f7ff fe02 	bl	8007f5e <rcvr_datablock>
 800835a:	4603      	mov	r3, r0
 800835c:	2b00      	cmp	r3, #0
 800835e:	d021      	beq.n	80083a4 <USER_SPI_read+0xac>
			count = 0;
 8008360:	2300      	movs	r3, #0
 8008362:	603b      	str	r3, [r7, #0]
 8008364:	e01e      	b.n	80083a4 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8008366:	6879      	ldr	r1, [r7, #4]
 8008368:	2012      	movs	r0, #18
 800836a:	f7ff fe53 	bl	8008014 <send_cmd>
 800836e:	4603      	mov	r3, r0
 8008370:	2b00      	cmp	r3, #0
 8008372:	d117      	bne.n	80083a4 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8008374:	f44f 7100 	mov.w	r1, #512	; 0x200
 8008378:	68b8      	ldr	r0, [r7, #8]
 800837a:	f7ff fdf0 	bl	8007f5e <rcvr_datablock>
 800837e:	4603      	mov	r3, r0
 8008380:	2b00      	cmp	r3, #0
 8008382:	d00a      	beq.n	800839a <USER_SPI_read+0xa2>
				buff += 512;
 8008384:	68bb      	ldr	r3, [r7, #8]
 8008386:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800838a:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800838c:	683b      	ldr	r3, [r7, #0]
 800838e:	3b01      	subs	r3, #1
 8008390:	603b      	str	r3, [r7, #0]
 8008392:	683b      	ldr	r3, [r7, #0]
 8008394:	2b00      	cmp	r3, #0
 8008396:	d1ed      	bne.n	8008374 <USER_SPI_read+0x7c>
 8008398:	e000      	b.n	800839c <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 800839a:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 800839c:	2100      	movs	r1, #0
 800839e:	200c      	movs	r0, #12
 80083a0:	f7ff fe38 	bl	8008014 <send_cmd>
		}
	}
	despiselect();
 80083a4:	f7ff fdb5 	bl	8007f12 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 80083a8:	683b      	ldr	r3, [r7, #0]
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	bf14      	ite	ne
 80083ae:	2301      	movne	r3, #1
 80083b0:	2300      	moveq	r3, #0
 80083b2:	b2db      	uxtb	r3, r3
}
 80083b4:	4618      	mov	r0, r3
 80083b6:	3710      	adds	r7, #16
 80083b8:	46bd      	mov	sp, r7
 80083ba:	bd80      	pop	{r7, pc}
 80083bc:	20000044 	.word	0x20000044
 80083c0:	20000ef8 	.word	0x20000ef8

080083c4 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 80083c4:	b580      	push	{r7, lr}
 80083c6:	b084      	sub	sp, #16
 80083c8:	af00      	add	r7, sp, #0
 80083ca:	60b9      	str	r1, [r7, #8]
 80083cc:	607a      	str	r2, [r7, #4]
 80083ce:	603b      	str	r3, [r7, #0]
 80083d0:	4603      	mov	r3, r0
 80083d2:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 80083d4:	7bfb      	ldrb	r3, [r7, #15]
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d102      	bne.n	80083e0 <USER_SPI_write+0x1c>
 80083da:	683b      	ldr	r3, [r7, #0]
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d101      	bne.n	80083e4 <USER_SPI_write+0x20>
 80083e0:	2304      	movs	r3, #4
 80083e2:	e063      	b.n	80084ac <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 80083e4:	4b33      	ldr	r3, [pc, #204]	; (80084b4 <USER_SPI_write+0xf0>)
 80083e6:	781b      	ldrb	r3, [r3, #0]
 80083e8:	b2db      	uxtb	r3, r3
 80083ea:	f003 0301 	and.w	r3, r3, #1
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d001      	beq.n	80083f6 <USER_SPI_write+0x32>
 80083f2:	2303      	movs	r3, #3
 80083f4:	e05a      	b.n	80084ac <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 80083f6:	4b2f      	ldr	r3, [pc, #188]	; (80084b4 <USER_SPI_write+0xf0>)
 80083f8:	781b      	ldrb	r3, [r3, #0]
 80083fa:	b2db      	uxtb	r3, r3
 80083fc:	f003 0304 	and.w	r3, r3, #4
 8008400:	2b00      	cmp	r3, #0
 8008402:	d001      	beq.n	8008408 <USER_SPI_write+0x44>
 8008404:	2302      	movs	r3, #2
 8008406:	e051      	b.n	80084ac <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8008408:	4b2b      	ldr	r3, [pc, #172]	; (80084b8 <USER_SPI_write+0xf4>)
 800840a:	781b      	ldrb	r3, [r3, #0]
 800840c:	f003 0308 	and.w	r3, r3, #8
 8008410:	2b00      	cmp	r3, #0
 8008412:	d102      	bne.n	800841a <USER_SPI_write+0x56>
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	025b      	lsls	r3, r3, #9
 8008418:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 800841a:	683b      	ldr	r3, [r7, #0]
 800841c:	2b01      	cmp	r3, #1
 800841e:	d110      	bne.n	8008442 <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8008420:	6879      	ldr	r1, [r7, #4]
 8008422:	2018      	movs	r0, #24
 8008424:	f7ff fdf6 	bl	8008014 <send_cmd>
 8008428:	4603      	mov	r3, r0
 800842a:	2b00      	cmp	r3, #0
 800842c:	d136      	bne.n	800849c <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 800842e:	21fe      	movs	r1, #254	; 0xfe
 8008430:	68b8      	ldr	r0, [r7, #8]
 8008432:	f7ff fdbd 	bl	8007fb0 <xmit_datablock>
 8008436:	4603      	mov	r3, r0
 8008438:	2b00      	cmp	r3, #0
 800843a:	d02f      	beq.n	800849c <USER_SPI_write+0xd8>
			count = 0;
 800843c:	2300      	movs	r3, #0
 800843e:	603b      	str	r3, [r7, #0]
 8008440:	e02c      	b.n	800849c <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8008442:	4b1d      	ldr	r3, [pc, #116]	; (80084b8 <USER_SPI_write+0xf4>)
 8008444:	781b      	ldrb	r3, [r3, #0]
 8008446:	f003 0306 	and.w	r3, r3, #6
 800844a:	2b00      	cmp	r3, #0
 800844c:	d003      	beq.n	8008456 <USER_SPI_write+0x92>
 800844e:	6839      	ldr	r1, [r7, #0]
 8008450:	2097      	movs	r0, #151	; 0x97
 8008452:	f7ff fddf 	bl	8008014 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8008456:	6879      	ldr	r1, [r7, #4]
 8008458:	2019      	movs	r0, #25
 800845a:	f7ff fddb 	bl	8008014 <send_cmd>
 800845e:	4603      	mov	r3, r0
 8008460:	2b00      	cmp	r3, #0
 8008462:	d11b      	bne.n	800849c <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8008464:	21fc      	movs	r1, #252	; 0xfc
 8008466:	68b8      	ldr	r0, [r7, #8]
 8008468:	f7ff fda2 	bl	8007fb0 <xmit_datablock>
 800846c:	4603      	mov	r3, r0
 800846e:	2b00      	cmp	r3, #0
 8008470:	d00a      	beq.n	8008488 <USER_SPI_write+0xc4>
				buff += 512;
 8008472:	68bb      	ldr	r3, [r7, #8]
 8008474:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8008478:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800847a:	683b      	ldr	r3, [r7, #0]
 800847c:	3b01      	subs	r3, #1
 800847e:	603b      	str	r3, [r7, #0]
 8008480:	683b      	ldr	r3, [r7, #0]
 8008482:	2b00      	cmp	r3, #0
 8008484:	d1ee      	bne.n	8008464 <USER_SPI_write+0xa0>
 8008486:	e000      	b.n	800848a <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8008488:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 800848a:	21fd      	movs	r1, #253	; 0xfd
 800848c:	2000      	movs	r0, #0
 800848e:	f7ff fd8f 	bl	8007fb0 <xmit_datablock>
 8008492:	4603      	mov	r3, r0
 8008494:	2b00      	cmp	r3, #0
 8008496:	d101      	bne.n	800849c <USER_SPI_write+0xd8>
 8008498:	2301      	movs	r3, #1
 800849a:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 800849c:	f7ff fd39 	bl	8007f12 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 80084a0:	683b      	ldr	r3, [r7, #0]
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	bf14      	ite	ne
 80084a6:	2301      	movne	r3, #1
 80084a8:	2300      	moveq	r3, #0
 80084aa:	b2db      	uxtb	r3, r3
}
 80084ac:	4618      	mov	r0, r3
 80084ae:	3710      	adds	r7, #16
 80084b0:	46bd      	mov	sp, r7
 80084b2:	bd80      	pop	{r7, pc}
 80084b4:	20000044 	.word	0x20000044
 80084b8:	20000ef8 	.word	0x20000ef8

080084bc <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 80084bc:	b580      	push	{r7, lr}
 80084be:	b08c      	sub	sp, #48	; 0x30
 80084c0:	af00      	add	r7, sp, #0
 80084c2:	4603      	mov	r3, r0
 80084c4:	603a      	str	r2, [r7, #0]
 80084c6:	71fb      	strb	r3, [r7, #7]
 80084c8:	460b      	mov	r3, r1
 80084ca:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 80084cc:	79fb      	ldrb	r3, [r7, #7]
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d001      	beq.n	80084d6 <USER_SPI_ioctl+0x1a>
 80084d2:	2304      	movs	r3, #4
 80084d4:	e15a      	b.n	800878c <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 80084d6:	4baf      	ldr	r3, [pc, #700]	; (8008794 <USER_SPI_ioctl+0x2d8>)
 80084d8:	781b      	ldrb	r3, [r3, #0]
 80084da:	b2db      	uxtb	r3, r3
 80084dc:	f003 0301 	and.w	r3, r3, #1
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d001      	beq.n	80084e8 <USER_SPI_ioctl+0x2c>
 80084e4:	2303      	movs	r3, #3
 80084e6:	e151      	b.n	800878c <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 80084e8:	2301      	movs	r3, #1
 80084ea:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	switch (cmd) {
 80084ee:	79bb      	ldrb	r3, [r7, #6]
 80084f0:	2b04      	cmp	r3, #4
 80084f2:	f200 8136 	bhi.w	8008762 <USER_SPI_ioctl+0x2a6>
 80084f6:	a201      	add	r2, pc, #4	; (adr r2, 80084fc <USER_SPI_ioctl+0x40>)
 80084f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084fc:	08008511 	.word	0x08008511
 8008500:	08008525 	.word	0x08008525
 8008504:	08008763 	.word	0x08008763
 8008508:	080085d1 	.word	0x080085d1
 800850c:	080086c7 	.word	0x080086c7
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8008510:	f7ff fd0c 	bl	8007f2c <spiselect>
 8008514:	4603      	mov	r3, r0
 8008516:	2b00      	cmp	r3, #0
 8008518:	f000 8127 	beq.w	800876a <USER_SPI_ioctl+0x2ae>
 800851c:	2300      	movs	r3, #0
 800851e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 8008522:	e122      	b.n	800876a <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8008524:	2100      	movs	r1, #0
 8008526:	2009      	movs	r0, #9
 8008528:	f7ff fd74 	bl	8008014 <send_cmd>
 800852c:	4603      	mov	r3, r0
 800852e:	2b00      	cmp	r3, #0
 8008530:	f040 811d 	bne.w	800876e <USER_SPI_ioctl+0x2b2>
 8008534:	f107 030c 	add.w	r3, r7, #12
 8008538:	2110      	movs	r1, #16
 800853a:	4618      	mov	r0, r3
 800853c:	f7ff fd0f 	bl	8007f5e <rcvr_datablock>
 8008540:	4603      	mov	r3, r0
 8008542:	2b00      	cmp	r3, #0
 8008544:	f000 8113 	beq.w	800876e <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8008548:	7b3b      	ldrb	r3, [r7, #12]
 800854a:	099b      	lsrs	r3, r3, #6
 800854c:	b2db      	uxtb	r3, r3
 800854e:	2b01      	cmp	r3, #1
 8008550:	d111      	bne.n	8008576 <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 8008552:	7d7b      	ldrb	r3, [r7, #21]
 8008554:	461a      	mov	r2, r3
 8008556:	7d3b      	ldrb	r3, [r7, #20]
 8008558:	021b      	lsls	r3, r3, #8
 800855a:	4413      	add	r3, r2
 800855c:	461a      	mov	r2, r3
 800855e:	7cfb      	ldrb	r3, [r7, #19]
 8008560:	041b      	lsls	r3, r3, #16
 8008562:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 8008566:	4413      	add	r3, r2
 8008568:	3301      	adds	r3, #1
 800856a:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 800856c:	69fb      	ldr	r3, [r7, #28]
 800856e:	029a      	lsls	r2, r3, #10
 8008570:	683b      	ldr	r3, [r7, #0]
 8008572:	601a      	str	r2, [r3, #0]
 8008574:	e028      	b.n	80085c8 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8008576:	7c7b      	ldrb	r3, [r7, #17]
 8008578:	f003 030f 	and.w	r3, r3, #15
 800857c:	b2da      	uxtb	r2, r3
 800857e:	7dbb      	ldrb	r3, [r7, #22]
 8008580:	09db      	lsrs	r3, r3, #7
 8008582:	b2db      	uxtb	r3, r3
 8008584:	4413      	add	r3, r2
 8008586:	b2da      	uxtb	r2, r3
 8008588:	7d7b      	ldrb	r3, [r7, #21]
 800858a:	005b      	lsls	r3, r3, #1
 800858c:	b2db      	uxtb	r3, r3
 800858e:	f003 0306 	and.w	r3, r3, #6
 8008592:	b2db      	uxtb	r3, r3
 8008594:	4413      	add	r3, r2
 8008596:	b2db      	uxtb	r3, r3
 8008598:	3302      	adds	r3, #2
 800859a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 800859e:	7d3b      	ldrb	r3, [r7, #20]
 80085a0:	099b      	lsrs	r3, r3, #6
 80085a2:	b2db      	uxtb	r3, r3
 80085a4:	461a      	mov	r2, r3
 80085a6:	7cfb      	ldrb	r3, [r7, #19]
 80085a8:	009b      	lsls	r3, r3, #2
 80085aa:	441a      	add	r2, r3
 80085ac:	7cbb      	ldrb	r3, [r7, #18]
 80085ae:	029b      	lsls	r3, r3, #10
 80085b0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80085b4:	4413      	add	r3, r2
 80085b6:	3301      	adds	r3, #1
 80085b8:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 80085ba:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80085be:	3b09      	subs	r3, #9
 80085c0:	69fa      	ldr	r2, [r7, #28]
 80085c2:	409a      	lsls	r2, r3
 80085c4:	683b      	ldr	r3, [r7, #0]
 80085c6:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 80085c8:	2300      	movs	r3, #0
 80085ca:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 80085ce:	e0ce      	b.n	800876e <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 80085d0:	4b71      	ldr	r3, [pc, #452]	; (8008798 <USER_SPI_ioctl+0x2dc>)
 80085d2:	781b      	ldrb	r3, [r3, #0]
 80085d4:	f003 0304 	and.w	r3, r3, #4
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d031      	beq.n	8008640 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 80085dc:	2100      	movs	r1, #0
 80085de:	208d      	movs	r0, #141	; 0x8d
 80085e0:	f7ff fd18 	bl	8008014 <send_cmd>
 80085e4:	4603      	mov	r3, r0
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	f040 80c3 	bne.w	8008772 <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 80085ec:	20ff      	movs	r0, #255	; 0xff
 80085ee:	f7ff fc27 	bl	8007e40 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 80085f2:	f107 030c 	add.w	r3, r7, #12
 80085f6:	2110      	movs	r1, #16
 80085f8:	4618      	mov	r0, r3
 80085fa:	f7ff fcb0 	bl	8007f5e <rcvr_datablock>
 80085fe:	4603      	mov	r3, r0
 8008600:	2b00      	cmp	r3, #0
 8008602:	f000 80b6 	beq.w	8008772 <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 8008606:	2330      	movs	r3, #48	; 0x30
 8008608:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800860c:	e007      	b.n	800861e <USER_SPI_ioctl+0x162>
 800860e:	20ff      	movs	r0, #255	; 0xff
 8008610:	f7ff fc16 	bl	8007e40 <xchg_spi>
 8008614:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8008618:	3b01      	subs	r3, #1
 800861a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800861e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8008622:	2b00      	cmp	r3, #0
 8008624:	d1f3      	bne.n	800860e <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 8008626:	7dbb      	ldrb	r3, [r7, #22]
 8008628:	091b      	lsrs	r3, r3, #4
 800862a:	b2db      	uxtb	r3, r3
 800862c:	461a      	mov	r2, r3
 800862e:	2310      	movs	r3, #16
 8008630:	fa03 f202 	lsl.w	r2, r3, r2
 8008634:	683b      	ldr	r3, [r7, #0]
 8008636:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8008638:	2300      	movs	r3, #0
 800863a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 800863e:	e098      	b.n	8008772 <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8008640:	2100      	movs	r1, #0
 8008642:	2009      	movs	r0, #9
 8008644:	f7ff fce6 	bl	8008014 <send_cmd>
 8008648:	4603      	mov	r3, r0
 800864a:	2b00      	cmp	r3, #0
 800864c:	f040 8091 	bne.w	8008772 <USER_SPI_ioctl+0x2b6>
 8008650:	f107 030c 	add.w	r3, r7, #12
 8008654:	2110      	movs	r1, #16
 8008656:	4618      	mov	r0, r3
 8008658:	f7ff fc81 	bl	8007f5e <rcvr_datablock>
 800865c:	4603      	mov	r3, r0
 800865e:	2b00      	cmp	r3, #0
 8008660:	f000 8087 	beq.w	8008772 <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8008664:	4b4c      	ldr	r3, [pc, #304]	; (8008798 <USER_SPI_ioctl+0x2dc>)
 8008666:	781b      	ldrb	r3, [r3, #0]
 8008668:	f003 0302 	and.w	r3, r3, #2
 800866c:	2b00      	cmp	r3, #0
 800866e:	d012      	beq.n	8008696 <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8008670:	7dbb      	ldrb	r3, [r7, #22]
 8008672:	005b      	lsls	r3, r3, #1
 8008674:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8008678:	7dfa      	ldrb	r2, [r7, #23]
 800867a:	09d2      	lsrs	r2, r2, #7
 800867c:	b2d2      	uxtb	r2, r2
 800867e:	4413      	add	r3, r2
 8008680:	1c5a      	adds	r2, r3, #1
 8008682:	7e7b      	ldrb	r3, [r7, #25]
 8008684:	099b      	lsrs	r3, r3, #6
 8008686:	b2db      	uxtb	r3, r3
 8008688:	3b01      	subs	r3, #1
 800868a:	fa02 f303 	lsl.w	r3, r2, r3
 800868e:	461a      	mov	r2, r3
 8008690:	683b      	ldr	r3, [r7, #0]
 8008692:	601a      	str	r2, [r3, #0]
 8008694:	e013      	b.n	80086be <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8008696:	7dbb      	ldrb	r3, [r7, #22]
 8008698:	109b      	asrs	r3, r3, #2
 800869a:	b29b      	uxth	r3, r3
 800869c:	f003 031f 	and.w	r3, r3, #31
 80086a0:	3301      	adds	r3, #1
 80086a2:	7dfa      	ldrb	r2, [r7, #23]
 80086a4:	00d2      	lsls	r2, r2, #3
 80086a6:	f002 0218 	and.w	r2, r2, #24
 80086aa:	7df9      	ldrb	r1, [r7, #23]
 80086ac:	0949      	lsrs	r1, r1, #5
 80086ae:	b2c9      	uxtb	r1, r1
 80086b0:	440a      	add	r2, r1
 80086b2:	3201      	adds	r2, #1
 80086b4:	fb02 f303 	mul.w	r3, r2, r3
 80086b8:	461a      	mov	r2, r3
 80086ba:	683b      	ldr	r3, [r7, #0]
 80086bc:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 80086be:	2300      	movs	r3, #0
 80086c0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 80086c4:	e055      	b.n	8008772 <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 80086c6:	4b34      	ldr	r3, [pc, #208]	; (8008798 <USER_SPI_ioctl+0x2dc>)
 80086c8:	781b      	ldrb	r3, [r3, #0]
 80086ca:	f003 0306 	and.w	r3, r3, #6
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d051      	beq.n	8008776 <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 80086d2:	f107 020c 	add.w	r2, r7, #12
 80086d6:	79fb      	ldrb	r3, [r7, #7]
 80086d8:	210b      	movs	r1, #11
 80086da:	4618      	mov	r0, r3
 80086dc:	f7ff feee 	bl	80084bc <USER_SPI_ioctl>
 80086e0:	4603      	mov	r3, r0
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d149      	bne.n	800877a <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 80086e6:	7b3b      	ldrb	r3, [r7, #12]
 80086e8:	099b      	lsrs	r3, r3, #6
 80086ea:	b2db      	uxtb	r3, r3
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d104      	bne.n	80086fa <USER_SPI_ioctl+0x23e>
 80086f0:	7dbb      	ldrb	r3, [r7, #22]
 80086f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d041      	beq.n	800877e <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 80086fa:	683b      	ldr	r3, [r7, #0]
 80086fc:	623b      	str	r3, [r7, #32]
 80086fe:	6a3b      	ldr	r3, [r7, #32]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	62bb      	str	r3, [r7, #40]	; 0x28
 8008704:	6a3b      	ldr	r3, [r7, #32]
 8008706:	685b      	ldr	r3, [r3, #4]
 8008708:	627b      	str	r3, [r7, #36]	; 0x24
		if (!(CardType & CT_BLOCK)) {
 800870a:	4b23      	ldr	r3, [pc, #140]	; (8008798 <USER_SPI_ioctl+0x2dc>)
 800870c:	781b      	ldrb	r3, [r3, #0]
 800870e:	f003 0308 	and.w	r3, r3, #8
 8008712:	2b00      	cmp	r3, #0
 8008714:	d105      	bne.n	8008722 <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 8008716:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008718:	025b      	lsls	r3, r3, #9
 800871a:	62bb      	str	r3, [r7, #40]	; 0x28
 800871c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800871e:	025b      	lsls	r3, r3, #9
 8008720:	627b      	str	r3, [r7, #36]	; 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 8008722:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008724:	2020      	movs	r0, #32
 8008726:	f7ff fc75 	bl	8008014 <send_cmd>
 800872a:	4603      	mov	r3, r0
 800872c:	2b00      	cmp	r3, #0
 800872e:	d128      	bne.n	8008782 <USER_SPI_ioctl+0x2c6>
 8008730:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008732:	2021      	movs	r0, #33	; 0x21
 8008734:	f7ff fc6e 	bl	8008014 <send_cmd>
 8008738:	4603      	mov	r3, r0
 800873a:	2b00      	cmp	r3, #0
 800873c:	d121      	bne.n	8008782 <USER_SPI_ioctl+0x2c6>
 800873e:	2100      	movs	r1, #0
 8008740:	2026      	movs	r0, #38	; 0x26
 8008742:	f7ff fc67 	bl	8008014 <send_cmd>
 8008746:	4603      	mov	r3, r0
 8008748:	2b00      	cmp	r3, #0
 800874a:	d11a      	bne.n	8008782 <USER_SPI_ioctl+0x2c6>
 800874c:	f247 5030 	movw	r0, #30000	; 0x7530
 8008750:	f7ff fbbc 	bl	8007ecc <wait_ready>
 8008754:	4603      	mov	r3, r0
 8008756:	2b00      	cmp	r3, #0
 8008758:	d013      	beq.n	8008782 <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 800875a:	2300      	movs	r3, #0
 800875c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 8008760:	e00f      	b.n	8008782 <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 8008762:	2304      	movs	r3, #4
 8008764:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8008768:	e00c      	b.n	8008784 <USER_SPI_ioctl+0x2c8>
		break;
 800876a:	bf00      	nop
 800876c:	e00a      	b.n	8008784 <USER_SPI_ioctl+0x2c8>
		break;
 800876e:	bf00      	nop
 8008770:	e008      	b.n	8008784 <USER_SPI_ioctl+0x2c8>
		break;
 8008772:	bf00      	nop
 8008774:	e006      	b.n	8008784 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8008776:	bf00      	nop
 8008778:	e004      	b.n	8008784 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800877a:	bf00      	nop
 800877c:	e002      	b.n	8008784 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800877e:	bf00      	nop
 8008780:	e000      	b.n	8008784 <USER_SPI_ioctl+0x2c8>
		break;
 8008782:	bf00      	nop
	}

	despiselect();
 8008784:	f7ff fbc5 	bl	8007f12 <despiselect>

	return res;
 8008788:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800878c:	4618      	mov	r0, r3
 800878e:	3730      	adds	r7, #48	; 0x30
 8008790:	46bd      	mov	sp, r7
 8008792:	bd80      	pop	{r7, pc}
 8008794:	20000044 	.word	0x20000044
 8008798:	20000ef8 	.word	0x20000ef8

0800879c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800879c:	b580      	push	{r7, lr}
 800879e:	b084      	sub	sp, #16
 80087a0:	af00      	add	r7, sp, #0
 80087a2:	4603      	mov	r3, r0
 80087a4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80087a6:	79fb      	ldrb	r3, [r7, #7]
 80087a8:	4a08      	ldr	r2, [pc, #32]	; (80087cc <disk_status+0x30>)
 80087aa:	009b      	lsls	r3, r3, #2
 80087ac:	4413      	add	r3, r2
 80087ae:	685b      	ldr	r3, [r3, #4]
 80087b0:	685b      	ldr	r3, [r3, #4]
 80087b2:	79fa      	ldrb	r2, [r7, #7]
 80087b4:	4905      	ldr	r1, [pc, #20]	; (80087cc <disk_status+0x30>)
 80087b6:	440a      	add	r2, r1
 80087b8:	7a12      	ldrb	r2, [r2, #8]
 80087ba:	4610      	mov	r0, r2
 80087bc:	4798      	blx	r3
 80087be:	4603      	mov	r3, r0
 80087c0:	73fb      	strb	r3, [r7, #15]
  return stat;
 80087c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80087c4:	4618      	mov	r0, r3
 80087c6:	3710      	adds	r7, #16
 80087c8:	46bd      	mov	sp, r7
 80087ca:	bd80      	pop	{r7, pc}
 80087cc:	20000f2c 	.word	0x20000f2c

080087d0 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80087d0:	b580      	push	{r7, lr}
 80087d2:	b084      	sub	sp, #16
 80087d4:	af00      	add	r7, sp, #0
 80087d6:	4603      	mov	r3, r0
 80087d8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80087da:	2300      	movs	r3, #0
 80087dc:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 80087de:	79fb      	ldrb	r3, [r7, #7]
 80087e0:	4a0d      	ldr	r2, [pc, #52]	; (8008818 <disk_initialize+0x48>)
 80087e2:	5cd3      	ldrb	r3, [r2, r3]
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d111      	bne.n	800880c <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 80087e8:	79fb      	ldrb	r3, [r7, #7]
 80087ea:	4a0b      	ldr	r2, [pc, #44]	; (8008818 <disk_initialize+0x48>)
 80087ec:	2101      	movs	r1, #1
 80087ee:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80087f0:	79fb      	ldrb	r3, [r7, #7]
 80087f2:	4a09      	ldr	r2, [pc, #36]	; (8008818 <disk_initialize+0x48>)
 80087f4:	009b      	lsls	r3, r3, #2
 80087f6:	4413      	add	r3, r2
 80087f8:	685b      	ldr	r3, [r3, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	79fa      	ldrb	r2, [r7, #7]
 80087fe:	4906      	ldr	r1, [pc, #24]	; (8008818 <disk_initialize+0x48>)
 8008800:	440a      	add	r2, r1
 8008802:	7a12      	ldrb	r2, [r2, #8]
 8008804:	4610      	mov	r0, r2
 8008806:	4798      	blx	r3
 8008808:	4603      	mov	r3, r0
 800880a:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800880c:	7bfb      	ldrb	r3, [r7, #15]
}
 800880e:	4618      	mov	r0, r3
 8008810:	3710      	adds	r7, #16
 8008812:	46bd      	mov	sp, r7
 8008814:	bd80      	pop	{r7, pc}
 8008816:	bf00      	nop
 8008818:	20000f2c 	.word	0x20000f2c

0800881c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800881c:	b590      	push	{r4, r7, lr}
 800881e:	b087      	sub	sp, #28
 8008820:	af00      	add	r7, sp, #0
 8008822:	60b9      	str	r1, [r7, #8]
 8008824:	607a      	str	r2, [r7, #4]
 8008826:	603b      	str	r3, [r7, #0]
 8008828:	4603      	mov	r3, r0
 800882a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800882c:	7bfb      	ldrb	r3, [r7, #15]
 800882e:	4a0a      	ldr	r2, [pc, #40]	; (8008858 <disk_read+0x3c>)
 8008830:	009b      	lsls	r3, r3, #2
 8008832:	4413      	add	r3, r2
 8008834:	685b      	ldr	r3, [r3, #4]
 8008836:	689c      	ldr	r4, [r3, #8]
 8008838:	7bfb      	ldrb	r3, [r7, #15]
 800883a:	4a07      	ldr	r2, [pc, #28]	; (8008858 <disk_read+0x3c>)
 800883c:	4413      	add	r3, r2
 800883e:	7a18      	ldrb	r0, [r3, #8]
 8008840:	683b      	ldr	r3, [r7, #0]
 8008842:	687a      	ldr	r2, [r7, #4]
 8008844:	68b9      	ldr	r1, [r7, #8]
 8008846:	47a0      	blx	r4
 8008848:	4603      	mov	r3, r0
 800884a:	75fb      	strb	r3, [r7, #23]
  return res;
 800884c:	7dfb      	ldrb	r3, [r7, #23]
}
 800884e:	4618      	mov	r0, r3
 8008850:	371c      	adds	r7, #28
 8008852:	46bd      	mov	sp, r7
 8008854:	bd90      	pop	{r4, r7, pc}
 8008856:	bf00      	nop
 8008858:	20000f2c 	.word	0x20000f2c

0800885c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800885c:	b590      	push	{r4, r7, lr}
 800885e:	b087      	sub	sp, #28
 8008860:	af00      	add	r7, sp, #0
 8008862:	60b9      	str	r1, [r7, #8]
 8008864:	607a      	str	r2, [r7, #4]
 8008866:	603b      	str	r3, [r7, #0]
 8008868:	4603      	mov	r3, r0
 800886a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800886c:	7bfb      	ldrb	r3, [r7, #15]
 800886e:	4a0a      	ldr	r2, [pc, #40]	; (8008898 <disk_write+0x3c>)
 8008870:	009b      	lsls	r3, r3, #2
 8008872:	4413      	add	r3, r2
 8008874:	685b      	ldr	r3, [r3, #4]
 8008876:	68dc      	ldr	r4, [r3, #12]
 8008878:	7bfb      	ldrb	r3, [r7, #15]
 800887a:	4a07      	ldr	r2, [pc, #28]	; (8008898 <disk_write+0x3c>)
 800887c:	4413      	add	r3, r2
 800887e:	7a18      	ldrb	r0, [r3, #8]
 8008880:	683b      	ldr	r3, [r7, #0]
 8008882:	687a      	ldr	r2, [r7, #4]
 8008884:	68b9      	ldr	r1, [r7, #8]
 8008886:	47a0      	blx	r4
 8008888:	4603      	mov	r3, r0
 800888a:	75fb      	strb	r3, [r7, #23]
  return res;
 800888c:	7dfb      	ldrb	r3, [r7, #23]
}
 800888e:	4618      	mov	r0, r3
 8008890:	371c      	adds	r7, #28
 8008892:	46bd      	mov	sp, r7
 8008894:	bd90      	pop	{r4, r7, pc}
 8008896:	bf00      	nop
 8008898:	20000f2c 	.word	0x20000f2c

0800889c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800889c:	b580      	push	{r7, lr}
 800889e:	b084      	sub	sp, #16
 80088a0:	af00      	add	r7, sp, #0
 80088a2:	4603      	mov	r3, r0
 80088a4:	603a      	str	r2, [r7, #0]
 80088a6:	71fb      	strb	r3, [r7, #7]
 80088a8:	460b      	mov	r3, r1
 80088aa:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80088ac:	79fb      	ldrb	r3, [r7, #7]
 80088ae:	4a09      	ldr	r2, [pc, #36]	; (80088d4 <disk_ioctl+0x38>)
 80088b0:	009b      	lsls	r3, r3, #2
 80088b2:	4413      	add	r3, r2
 80088b4:	685b      	ldr	r3, [r3, #4]
 80088b6:	691b      	ldr	r3, [r3, #16]
 80088b8:	79fa      	ldrb	r2, [r7, #7]
 80088ba:	4906      	ldr	r1, [pc, #24]	; (80088d4 <disk_ioctl+0x38>)
 80088bc:	440a      	add	r2, r1
 80088be:	7a10      	ldrb	r0, [r2, #8]
 80088c0:	79b9      	ldrb	r1, [r7, #6]
 80088c2:	683a      	ldr	r2, [r7, #0]
 80088c4:	4798      	blx	r3
 80088c6:	4603      	mov	r3, r0
 80088c8:	73fb      	strb	r3, [r7, #15]
  return res;
 80088ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80088cc:	4618      	mov	r0, r3
 80088ce:	3710      	adds	r7, #16
 80088d0:	46bd      	mov	sp, r7
 80088d2:	bd80      	pop	{r7, pc}
 80088d4:	20000f2c 	.word	0x20000f2c

080088d8 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80088d8:	b480      	push	{r7}
 80088da:	b085      	sub	sp, #20
 80088dc:	af00      	add	r7, sp, #0
 80088de:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	3301      	adds	r3, #1
 80088e4:	781b      	ldrb	r3, [r3, #0]
 80088e6:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80088e8:	89fb      	ldrh	r3, [r7, #14]
 80088ea:	021b      	lsls	r3, r3, #8
 80088ec:	b21a      	sxth	r2, r3
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	781b      	ldrb	r3, [r3, #0]
 80088f2:	b21b      	sxth	r3, r3
 80088f4:	4313      	orrs	r3, r2
 80088f6:	b21b      	sxth	r3, r3
 80088f8:	81fb      	strh	r3, [r7, #14]
	return rv;
 80088fa:	89fb      	ldrh	r3, [r7, #14]
}
 80088fc:	4618      	mov	r0, r3
 80088fe:	3714      	adds	r7, #20
 8008900:	46bd      	mov	sp, r7
 8008902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008906:	4770      	bx	lr

08008908 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8008908:	b480      	push	{r7}
 800890a:	b085      	sub	sp, #20
 800890c:	af00      	add	r7, sp, #0
 800890e:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	3303      	adds	r3, #3
 8008914:	781b      	ldrb	r3, [r3, #0]
 8008916:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	021b      	lsls	r3, r3, #8
 800891c:	687a      	ldr	r2, [r7, #4]
 800891e:	3202      	adds	r2, #2
 8008920:	7812      	ldrb	r2, [r2, #0]
 8008922:	4313      	orrs	r3, r2
 8008924:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	021b      	lsls	r3, r3, #8
 800892a:	687a      	ldr	r2, [r7, #4]
 800892c:	3201      	adds	r2, #1
 800892e:	7812      	ldrb	r2, [r2, #0]
 8008930:	4313      	orrs	r3, r2
 8008932:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	021b      	lsls	r3, r3, #8
 8008938:	687a      	ldr	r2, [r7, #4]
 800893a:	7812      	ldrb	r2, [r2, #0]
 800893c:	4313      	orrs	r3, r2
 800893e:	60fb      	str	r3, [r7, #12]
	return rv;
 8008940:	68fb      	ldr	r3, [r7, #12]
}
 8008942:	4618      	mov	r0, r3
 8008944:	3714      	adds	r7, #20
 8008946:	46bd      	mov	sp, r7
 8008948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800894c:	4770      	bx	lr

0800894e <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800894e:	b480      	push	{r7}
 8008950:	b083      	sub	sp, #12
 8008952:	af00      	add	r7, sp, #0
 8008954:	6078      	str	r0, [r7, #4]
 8008956:	460b      	mov	r3, r1
 8008958:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	1c5a      	adds	r2, r3, #1
 800895e:	607a      	str	r2, [r7, #4]
 8008960:	887a      	ldrh	r2, [r7, #2]
 8008962:	b2d2      	uxtb	r2, r2
 8008964:	701a      	strb	r2, [r3, #0]
 8008966:	887b      	ldrh	r3, [r7, #2]
 8008968:	0a1b      	lsrs	r3, r3, #8
 800896a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	1c5a      	adds	r2, r3, #1
 8008970:	607a      	str	r2, [r7, #4]
 8008972:	887a      	ldrh	r2, [r7, #2]
 8008974:	b2d2      	uxtb	r2, r2
 8008976:	701a      	strb	r2, [r3, #0]
}
 8008978:	bf00      	nop
 800897a:	370c      	adds	r7, #12
 800897c:	46bd      	mov	sp, r7
 800897e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008982:	4770      	bx	lr

08008984 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8008984:	b480      	push	{r7}
 8008986:	b083      	sub	sp, #12
 8008988:	af00      	add	r7, sp, #0
 800898a:	6078      	str	r0, [r7, #4]
 800898c:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	1c5a      	adds	r2, r3, #1
 8008992:	607a      	str	r2, [r7, #4]
 8008994:	683a      	ldr	r2, [r7, #0]
 8008996:	b2d2      	uxtb	r2, r2
 8008998:	701a      	strb	r2, [r3, #0]
 800899a:	683b      	ldr	r3, [r7, #0]
 800899c:	0a1b      	lsrs	r3, r3, #8
 800899e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	1c5a      	adds	r2, r3, #1
 80089a4:	607a      	str	r2, [r7, #4]
 80089a6:	683a      	ldr	r2, [r7, #0]
 80089a8:	b2d2      	uxtb	r2, r2
 80089aa:	701a      	strb	r2, [r3, #0]
 80089ac:	683b      	ldr	r3, [r7, #0]
 80089ae:	0a1b      	lsrs	r3, r3, #8
 80089b0:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	1c5a      	adds	r2, r3, #1
 80089b6:	607a      	str	r2, [r7, #4]
 80089b8:	683a      	ldr	r2, [r7, #0]
 80089ba:	b2d2      	uxtb	r2, r2
 80089bc:	701a      	strb	r2, [r3, #0]
 80089be:	683b      	ldr	r3, [r7, #0]
 80089c0:	0a1b      	lsrs	r3, r3, #8
 80089c2:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	1c5a      	adds	r2, r3, #1
 80089c8:	607a      	str	r2, [r7, #4]
 80089ca:	683a      	ldr	r2, [r7, #0]
 80089cc:	b2d2      	uxtb	r2, r2
 80089ce:	701a      	strb	r2, [r3, #0]
}
 80089d0:	bf00      	nop
 80089d2:	370c      	adds	r7, #12
 80089d4:	46bd      	mov	sp, r7
 80089d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089da:	4770      	bx	lr

080089dc <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80089dc:	b480      	push	{r7}
 80089de:	b087      	sub	sp, #28
 80089e0:	af00      	add	r7, sp, #0
 80089e2:	60f8      	str	r0, [r7, #12]
 80089e4:	60b9      	str	r1, [r7, #8]
 80089e6:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80089ec:	68bb      	ldr	r3, [r7, #8]
 80089ee:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d00d      	beq.n	8008a12 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80089f6:	693a      	ldr	r2, [r7, #16]
 80089f8:	1c53      	adds	r3, r2, #1
 80089fa:	613b      	str	r3, [r7, #16]
 80089fc:	697b      	ldr	r3, [r7, #20]
 80089fe:	1c59      	adds	r1, r3, #1
 8008a00:	6179      	str	r1, [r7, #20]
 8008a02:	7812      	ldrb	r2, [r2, #0]
 8008a04:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	3b01      	subs	r3, #1
 8008a0a:	607b      	str	r3, [r7, #4]
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d1f1      	bne.n	80089f6 <mem_cpy+0x1a>
	}
}
 8008a12:	bf00      	nop
 8008a14:	371c      	adds	r7, #28
 8008a16:	46bd      	mov	sp, r7
 8008a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a1c:	4770      	bx	lr

08008a1e <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8008a1e:	b480      	push	{r7}
 8008a20:	b087      	sub	sp, #28
 8008a22:	af00      	add	r7, sp, #0
 8008a24:	60f8      	str	r0, [r7, #12]
 8008a26:	60b9      	str	r1, [r7, #8]
 8008a28:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8008a2e:	697b      	ldr	r3, [r7, #20]
 8008a30:	1c5a      	adds	r2, r3, #1
 8008a32:	617a      	str	r2, [r7, #20]
 8008a34:	68ba      	ldr	r2, [r7, #8]
 8008a36:	b2d2      	uxtb	r2, r2
 8008a38:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	3b01      	subs	r3, #1
 8008a3e:	607b      	str	r3, [r7, #4]
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d1f3      	bne.n	8008a2e <mem_set+0x10>
}
 8008a46:	bf00      	nop
 8008a48:	bf00      	nop
 8008a4a:	371c      	adds	r7, #28
 8008a4c:	46bd      	mov	sp, r7
 8008a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a52:	4770      	bx	lr

08008a54 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8008a54:	b480      	push	{r7}
 8008a56:	b089      	sub	sp, #36	; 0x24
 8008a58:	af00      	add	r7, sp, #0
 8008a5a:	60f8      	str	r0, [r7, #12]
 8008a5c:	60b9      	str	r1, [r7, #8]
 8008a5e:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	61fb      	str	r3, [r7, #28]
 8008a64:	68bb      	ldr	r3, [r7, #8]
 8008a66:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8008a68:	2300      	movs	r3, #0
 8008a6a:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8008a6c:	69fb      	ldr	r3, [r7, #28]
 8008a6e:	1c5a      	adds	r2, r3, #1
 8008a70:	61fa      	str	r2, [r7, #28]
 8008a72:	781b      	ldrb	r3, [r3, #0]
 8008a74:	4619      	mov	r1, r3
 8008a76:	69bb      	ldr	r3, [r7, #24]
 8008a78:	1c5a      	adds	r2, r3, #1
 8008a7a:	61ba      	str	r2, [r7, #24]
 8008a7c:	781b      	ldrb	r3, [r3, #0]
 8008a7e:	1acb      	subs	r3, r1, r3
 8008a80:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	3b01      	subs	r3, #1
 8008a86:	607b      	str	r3, [r7, #4]
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d002      	beq.n	8008a94 <mem_cmp+0x40>
 8008a8e:	697b      	ldr	r3, [r7, #20]
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d0eb      	beq.n	8008a6c <mem_cmp+0x18>

	return r;
 8008a94:	697b      	ldr	r3, [r7, #20]
}
 8008a96:	4618      	mov	r0, r3
 8008a98:	3724      	adds	r7, #36	; 0x24
 8008a9a:	46bd      	mov	sp, r7
 8008a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa0:	4770      	bx	lr

08008aa2 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8008aa2:	b480      	push	{r7}
 8008aa4:	b083      	sub	sp, #12
 8008aa6:	af00      	add	r7, sp, #0
 8008aa8:	6078      	str	r0, [r7, #4]
 8008aaa:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8008aac:	e002      	b.n	8008ab4 <chk_chr+0x12>
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	3301      	adds	r3, #1
 8008ab2:	607b      	str	r3, [r7, #4]
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	781b      	ldrb	r3, [r3, #0]
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d005      	beq.n	8008ac8 <chk_chr+0x26>
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	781b      	ldrb	r3, [r3, #0]
 8008ac0:	461a      	mov	r2, r3
 8008ac2:	683b      	ldr	r3, [r7, #0]
 8008ac4:	4293      	cmp	r3, r2
 8008ac6:	d1f2      	bne.n	8008aae <chk_chr+0xc>
	return *str;
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	781b      	ldrb	r3, [r3, #0]
}
 8008acc:	4618      	mov	r0, r3
 8008ace:	370c      	adds	r7, #12
 8008ad0:	46bd      	mov	sp, r7
 8008ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad6:	4770      	bx	lr

08008ad8 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8008ad8:	b480      	push	{r7}
 8008ada:	b085      	sub	sp, #20
 8008adc:	af00      	add	r7, sp, #0
 8008ade:	6078      	str	r0, [r7, #4]
 8008ae0:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8008ae2:	2300      	movs	r3, #0
 8008ae4:	60bb      	str	r3, [r7, #8]
 8008ae6:	68bb      	ldr	r3, [r7, #8]
 8008ae8:	60fb      	str	r3, [r7, #12]
 8008aea:	e029      	b.n	8008b40 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8008aec:	4a27      	ldr	r2, [pc, #156]	; (8008b8c <chk_lock+0xb4>)
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	011b      	lsls	r3, r3, #4
 8008af2:	4413      	add	r3, r2
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d01d      	beq.n	8008b36 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8008afa:	4a24      	ldr	r2, [pc, #144]	; (8008b8c <chk_lock+0xb4>)
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	011b      	lsls	r3, r3, #4
 8008b00:	4413      	add	r3, r2
 8008b02:	681a      	ldr	r2, [r3, #0]
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	429a      	cmp	r2, r3
 8008b0a:	d116      	bne.n	8008b3a <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8008b0c:	4a1f      	ldr	r2, [pc, #124]	; (8008b8c <chk_lock+0xb4>)
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	011b      	lsls	r3, r3, #4
 8008b12:	4413      	add	r3, r2
 8008b14:	3304      	adds	r3, #4
 8008b16:	681a      	ldr	r2, [r3, #0]
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8008b1c:	429a      	cmp	r2, r3
 8008b1e:	d10c      	bne.n	8008b3a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8008b20:	4a1a      	ldr	r2, [pc, #104]	; (8008b8c <chk_lock+0xb4>)
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	011b      	lsls	r3, r3, #4
 8008b26:	4413      	add	r3, r2
 8008b28:	3308      	adds	r3, #8
 8008b2a:	681a      	ldr	r2, [r3, #0]
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8008b30:	429a      	cmp	r2, r3
 8008b32:	d102      	bne.n	8008b3a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8008b34:	e007      	b.n	8008b46 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8008b36:	2301      	movs	r3, #1
 8008b38:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	3301      	adds	r3, #1
 8008b3e:	60fb      	str	r3, [r7, #12]
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	2b01      	cmp	r3, #1
 8008b44:	d9d2      	bls.n	8008aec <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	2b02      	cmp	r3, #2
 8008b4a:	d109      	bne.n	8008b60 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8008b4c:	68bb      	ldr	r3, [r7, #8]
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d102      	bne.n	8008b58 <chk_lock+0x80>
 8008b52:	683b      	ldr	r3, [r7, #0]
 8008b54:	2b02      	cmp	r3, #2
 8008b56:	d101      	bne.n	8008b5c <chk_lock+0x84>
 8008b58:	2300      	movs	r3, #0
 8008b5a:	e010      	b.n	8008b7e <chk_lock+0xa6>
 8008b5c:	2312      	movs	r3, #18
 8008b5e:	e00e      	b.n	8008b7e <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8008b60:	683b      	ldr	r3, [r7, #0]
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d108      	bne.n	8008b78 <chk_lock+0xa0>
 8008b66:	4a09      	ldr	r2, [pc, #36]	; (8008b8c <chk_lock+0xb4>)
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	011b      	lsls	r3, r3, #4
 8008b6c:	4413      	add	r3, r2
 8008b6e:	330c      	adds	r3, #12
 8008b70:	881b      	ldrh	r3, [r3, #0]
 8008b72:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008b76:	d101      	bne.n	8008b7c <chk_lock+0xa4>
 8008b78:	2310      	movs	r3, #16
 8008b7a:	e000      	b.n	8008b7e <chk_lock+0xa6>
 8008b7c:	2300      	movs	r3, #0
}
 8008b7e:	4618      	mov	r0, r3
 8008b80:	3714      	adds	r7, #20
 8008b82:	46bd      	mov	sp, r7
 8008b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b88:	4770      	bx	lr
 8008b8a:	bf00      	nop
 8008b8c:	20000f0c 	.word	0x20000f0c

08008b90 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8008b90:	b480      	push	{r7}
 8008b92:	b083      	sub	sp, #12
 8008b94:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8008b96:	2300      	movs	r3, #0
 8008b98:	607b      	str	r3, [r7, #4]
 8008b9a:	e002      	b.n	8008ba2 <enq_lock+0x12>
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	3301      	adds	r3, #1
 8008ba0:	607b      	str	r3, [r7, #4]
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	2b01      	cmp	r3, #1
 8008ba6:	d806      	bhi.n	8008bb6 <enq_lock+0x26>
 8008ba8:	4a09      	ldr	r2, [pc, #36]	; (8008bd0 <enq_lock+0x40>)
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	011b      	lsls	r3, r3, #4
 8008bae:	4413      	add	r3, r2
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d1f2      	bne.n	8008b9c <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	2b02      	cmp	r3, #2
 8008bba:	bf14      	ite	ne
 8008bbc:	2301      	movne	r3, #1
 8008bbe:	2300      	moveq	r3, #0
 8008bc0:	b2db      	uxtb	r3, r3
}
 8008bc2:	4618      	mov	r0, r3
 8008bc4:	370c      	adds	r7, #12
 8008bc6:	46bd      	mov	sp, r7
 8008bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bcc:	4770      	bx	lr
 8008bce:	bf00      	nop
 8008bd0:	20000f0c 	.word	0x20000f0c

08008bd4 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8008bd4:	b480      	push	{r7}
 8008bd6:	b085      	sub	sp, #20
 8008bd8:	af00      	add	r7, sp, #0
 8008bda:	6078      	str	r0, [r7, #4]
 8008bdc:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8008bde:	2300      	movs	r3, #0
 8008be0:	60fb      	str	r3, [r7, #12]
 8008be2:	e01f      	b.n	8008c24 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8008be4:	4a41      	ldr	r2, [pc, #260]	; (8008cec <inc_lock+0x118>)
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	011b      	lsls	r3, r3, #4
 8008bea:	4413      	add	r3, r2
 8008bec:	681a      	ldr	r2, [r3, #0]
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	429a      	cmp	r2, r3
 8008bf4:	d113      	bne.n	8008c1e <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8008bf6:	4a3d      	ldr	r2, [pc, #244]	; (8008cec <inc_lock+0x118>)
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	011b      	lsls	r3, r3, #4
 8008bfc:	4413      	add	r3, r2
 8008bfe:	3304      	adds	r3, #4
 8008c00:	681a      	ldr	r2, [r3, #0]
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8008c06:	429a      	cmp	r2, r3
 8008c08:	d109      	bne.n	8008c1e <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8008c0a:	4a38      	ldr	r2, [pc, #224]	; (8008cec <inc_lock+0x118>)
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	011b      	lsls	r3, r3, #4
 8008c10:	4413      	add	r3, r2
 8008c12:	3308      	adds	r3, #8
 8008c14:	681a      	ldr	r2, [r3, #0]
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8008c1a:	429a      	cmp	r2, r3
 8008c1c:	d006      	beq.n	8008c2c <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	3301      	adds	r3, #1
 8008c22:	60fb      	str	r3, [r7, #12]
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	2b01      	cmp	r3, #1
 8008c28:	d9dc      	bls.n	8008be4 <inc_lock+0x10>
 8008c2a:	e000      	b.n	8008c2e <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8008c2c:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	2b02      	cmp	r3, #2
 8008c32:	d132      	bne.n	8008c9a <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8008c34:	2300      	movs	r3, #0
 8008c36:	60fb      	str	r3, [r7, #12]
 8008c38:	e002      	b.n	8008c40 <inc_lock+0x6c>
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	3301      	adds	r3, #1
 8008c3e:	60fb      	str	r3, [r7, #12]
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	2b01      	cmp	r3, #1
 8008c44:	d806      	bhi.n	8008c54 <inc_lock+0x80>
 8008c46:	4a29      	ldr	r2, [pc, #164]	; (8008cec <inc_lock+0x118>)
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	011b      	lsls	r3, r3, #4
 8008c4c:	4413      	add	r3, r2
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d1f2      	bne.n	8008c3a <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	2b02      	cmp	r3, #2
 8008c58:	d101      	bne.n	8008c5e <inc_lock+0x8a>
 8008c5a:	2300      	movs	r3, #0
 8008c5c:	e040      	b.n	8008ce0 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	681a      	ldr	r2, [r3, #0]
 8008c62:	4922      	ldr	r1, [pc, #136]	; (8008cec <inc_lock+0x118>)
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	011b      	lsls	r3, r3, #4
 8008c68:	440b      	add	r3, r1
 8008c6a:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	689a      	ldr	r2, [r3, #8]
 8008c70:	491e      	ldr	r1, [pc, #120]	; (8008cec <inc_lock+0x118>)
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	011b      	lsls	r3, r3, #4
 8008c76:	440b      	add	r3, r1
 8008c78:	3304      	adds	r3, #4
 8008c7a:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	695a      	ldr	r2, [r3, #20]
 8008c80:	491a      	ldr	r1, [pc, #104]	; (8008cec <inc_lock+0x118>)
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	011b      	lsls	r3, r3, #4
 8008c86:	440b      	add	r3, r1
 8008c88:	3308      	adds	r3, #8
 8008c8a:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8008c8c:	4a17      	ldr	r2, [pc, #92]	; (8008cec <inc_lock+0x118>)
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	011b      	lsls	r3, r3, #4
 8008c92:	4413      	add	r3, r2
 8008c94:	330c      	adds	r3, #12
 8008c96:	2200      	movs	r2, #0
 8008c98:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8008c9a:	683b      	ldr	r3, [r7, #0]
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d009      	beq.n	8008cb4 <inc_lock+0xe0>
 8008ca0:	4a12      	ldr	r2, [pc, #72]	; (8008cec <inc_lock+0x118>)
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	011b      	lsls	r3, r3, #4
 8008ca6:	4413      	add	r3, r2
 8008ca8:	330c      	adds	r3, #12
 8008caa:	881b      	ldrh	r3, [r3, #0]
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d001      	beq.n	8008cb4 <inc_lock+0xe0>
 8008cb0:	2300      	movs	r3, #0
 8008cb2:	e015      	b.n	8008ce0 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8008cb4:	683b      	ldr	r3, [r7, #0]
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d108      	bne.n	8008ccc <inc_lock+0xf8>
 8008cba:	4a0c      	ldr	r2, [pc, #48]	; (8008cec <inc_lock+0x118>)
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	011b      	lsls	r3, r3, #4
 8008cc0:	4413      	add	r3, r2
 8008cc2:	330c      	adds	r3, #12
 8008cc4:	881b      	ldrh	r3, [r3, #0]
 8008cc6:	3301      	adds	r3, #1
 8008cc8:	b29a      	uxth	r2, r3
 8008cca:	e001      	b.n	8008cd0 <inc_lock+0xfc>
 8008ccc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008cd0:	4906      	ldr	r1, [pc, #24]	; (8008cec <inc_lock+0x118>)
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	011b      	lsls	r3, r3, #4
 8008cd6:	440b      	add	r3, r1
 8008cd8:	330c      	adds	r3, #12
 8008cda:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	3301      	adds	r3, #1
}
 8008ce0:	4618      	mov	r0, r3
 8008ce2:	3714      	adds	r7, #20
 8008ce4:	46bd      	mov	sp, r7
 8008ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cea:	4770      	bx	lr
 8008cec:	20000f0c 	.word	0x20000f0c

08008cf0 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8008cf0:	b480      	push	{r7}
 8008cf2:	b085      	sub	sp, #20
 8008cf4:	af00      	add	r7, sp, #0
 8008cf6:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	3b01      	subs	r3, #1
 8008cfc:	607b      	str	r3, [r7, #4]
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	2b01      	cmp	r3, #1
 8008d02:	d825      	bhi.n	8008d50 <dec_lock+0x60>
		n = Files[i].ctr;
 8008d04:	4a17      	ldr	r2, [pc, #92]	; (8008d64 <dec_lock+0x74>)
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	011b      	lsls	r3, r3, #4
 8008d0a:	4413      	add	r3, r2
 8008d0c:	330c      	adds	r3, #12
 8008d0e:	881b      	ldrh	r3, [r3, #0]
 8008d10:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8008d12:	89fb      	ldrh	r3, [r7, #14]
 8008d14:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008d18:	d101      	bne.n	8008d1e <dec_lock+0x2e>
 8008d1a:	2300      	movs	r3, #0
 8008d1c:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8008d1e:	89fb      	ldrh	r3, [r7, #14]
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d002      	beq.n	8008d2a <dec_lock+0x3a>
 8008d24:	89fb      	ldrh	r3, [r7, #14]
 8008d26:	3b01      	subs	r3, #1
 8008d28:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8008d2a:	4a0e      	ldr	r2, [pc, #56]	; (8008d64 <dec_lock+0x74>)
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	011b      	lsls	r3, r3, #4
 8008d30:	4413      	add	r3, r2
 8008d32:	330c      	adds	r3, #12
 8008d34:	89fa      	ldrh	r2, [r7, #14]
 8008d36:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8008d38:	89fb      	ldrh	r3, [r7, #14]
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d105      	bne.n	8008d4a <dec_lock+0x5a>
 8008d3e:	4a09      	ldr	r2, [pc, #36]	; (8008d64 <dec_lock+0x74>)
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	011b      	lsls	r3, r3, #4
 8008d44:	4413      	add	r3, r2
 8008d46:	2200      	movs	r2, #0
 8008d48:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8008d4a:	2300      	movs	r3, #0
 8008d4c:	737b      	strb	r3, [r7, #13]
 8008d4e:	e001      	b.n	8008d54 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8008d50:	2302      	movs	r3, #2
 8008d52:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8008d54:	7b7b      	ldrb	r3, [r7, #13]
}
 8008d56:	4618      	mov	r0, r3
 8008d58:	3714      	adds	r7, #20
 8008d5a:	46bd      	mov	sp, r7
 8008d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d60:	4770      	bx	lr
 8008d62:	bf00      	nop
 8008d64:	20000f0c 	.word	0x20000f0c

08008d68 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8008d68:	b480      	push	{r7}
 8008d6a:	b085      	sub	sp, #20
 8008d6c:	af00      	add	r7, sp, #0
 8008d6e:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8008d70:	2300      	movs	r3, #0
 8008d72:	60fb      	str	r3, [r7, #12]
 8008d74:	e010      	b.n	8008d98 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8008d76:	4a0d      	ldr	r2, [pc, #52]	; (8008dac <clear_lock+0x44>)
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	011b      	lsls	r3, r3, #4
 8008d7c:	4413      	add	r3, r2
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	687a      	ldr	r2, [r7, #4]
 8008d82:	429a      	cmp	r2, r3
 8008d84:	d105      	bne.n	8008d92 <clear_lock+0x2a>
 8008d86:	4a09      	ldr	r2, [pc, #36]	; (8008dac <clear_lock+0x44>)
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	011b      	lsls	r3, r3, #4
 8008d8c:	4413      	add	r3, r2
 8008d8e:	2200      	movs	r2, #0
 8008d90:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	3301      	adds	r3, #1
 8008d96:	60fb      	str	r3, [r7, #12]
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	2b01      	cmp	r3, #1
 8008d9c:	d9eb      	bls.n	8008d76 <clear_lock+0xe>
	}
}
 8008d9e:	bf00      	nop
 8008da0:	bf00      	nop
 8008da2:	3714      	adds	r7, #20
 8008da4:	46bd      	mov	sp, r7
 8008da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008daa:	4770      	bx	lr
 8008dac:	20000f0c 	.word	0x20000f0c

08008db0 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8008db0:	b580      	push	{r7, lr}
 8008db2:	b086      	sub	sp, #24
 8008db4:	af00      	add	r7, sp, #0
 8008db6:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8008db8:	2300      	movs	r3, #0
 8008dba:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	78db      	ldrb	r3, [r3, #3]
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d034      	beq.n	8008e2e <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008dc8:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	7858      	ldrb	r0, [r3, #1]
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008dd4:	2301      	movs	r3, #1
 8008dd6:	697a      	ldr	r2, [r7, #20]
 8008dd8:	f7ff fd40 	bl	800885c <disk_write>
 8008ddc:	4603      	mov	r3, r0
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d002      	beq.n	8008de8 <sync_window+0x38>
			res = FR_DISK_ERR;
 8008de2:	2301      	movs	r3, #1
 8008de4:	73fb      	strb	r3, [r7, #15]
 8008de6:	e022      	b.n	8008e2e <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	2200      	movs	r2, #0
 8008dec:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	6a1b      	ldr	r3, [r3, #32]
 8008df2:	697a      	ldr	r2, [r7, #20]
 8008df4:	1ad2      	subs	r2, r2, r3
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	699b      	ldr	r3, [r3, #24]
 8008dfa:	429a      	cmp	r2, r3
 8008dfc:	d217      	bcs.n	8008e2e <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	789b      	ldrb	r3, [r3, #2]
 8008e02:	613b      	str	r3, [r7, #16]
 8008e04:	e010      	b.n	8008e28 <sync_window+0x78>
					wsect += fs->fsize;
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	699b      	ldr	r3, [r3, #24]
 8008e0a:	697a      	ldr	r2, [r7, #20]
 8008e0c:	4413      	add	r3, r2
 8008e0e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	7858      	ldrb	r0, [r3, #1]
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008e1a:	2301      	movs	r3, #1
 8008e1c:	697a      	ldr	r2, [r7, #20]
 8008e1e:	f7ff fd1d 	bl	800885c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008e22:	693b      	ldr	r3, [r7, #16]
 8008e24:	3b01      	subs	r3, #1
 8008e26:	613b      	str	r3, [r7, #16]
 8008e28:	693b      	ldr	r3, [r7, #16]
 8008e2a:	2b01      	cmp	r3, #1
 8008e2c:	d8eb      	bhi.n	8008e06 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8008e2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e30:	4618      	mov	r0, r3
 8008e32:	3718      	adds	r7, #24
 8008e34:	46bd      	mov	sp, r7
 8008e36:	bd80      	pop	{r7, pc}

08008e38 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8008e38:	b580      	push	{r7, lr}
 8008e3a:	b084      	sub	sp, #16
 8008e3c:	af00      	add	r7, sp, #0
 8008e3e:	6078      	str	r0, [r7, #4]
 8008e40:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8008e42:	2300      	movs	r3, #0
 8008e44:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e4a:	683a      	ldr	r2, [r7, #0]
 8008e4c:	429a      	cmp	r2, r3
 8008e4e:	d01b      	beq.n	8008e88 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8008e50:	6878      	ldr	r0, [r7, #4]
 8008e52:	f7ff ffad 	bl	8008db0 <sync_window>
 8008e56:	4603      	mov	r3, r0
 8008e58:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8008e5a:	7bfb      	ldrb	r3, [r7, #15]
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d113      	bne.n	8008e88 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	7858      	ldrb	r0, [r3, #1]
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008e6a:	2301      	movs	r3, #1
 8008e6c:	683a      	ldr	r2, [r7, #0]
 8008e6e:	f7ff fcd5 	bl	800881c <disk_read>
 8008e72:	4603      	mov	r3, r0
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d004      	beq.n	8008e82 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8008e78:	f04f 33ff 	mov.w	r3, #4294967295
 8008e7c:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8008e7e:	2301      	movs	r3, #1
 8008e80:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	683a      	ldr	r2, [r7, #0]
 8008e86:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 8008e88:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e8a:	4618      	mov	r0, r3
 8008e8c:	3710      	adds	r7, #16
 8008e8e:	46bd      	mov	sp, r7
 8008e90:	bd80      	pop	{r7, pc}
	...

08008e94 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8008e94:	b580      	push	{r7, lr}
 8008e96:	b084      	sub	sp, #16
 8008e98:	af00      	add	r7, sp, #0
 8008e9a:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8008e9c:	6878      	ldr	r0, [r7, #4]
 8008e9e:	f7ff ff87 	bl	8008db0 <sync_window>
 8008ea2:	4603      	mov	r3, r0
 8008ea4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8008ea6:	7bfb      	ldrb	r3, [r7, #15]
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d158      	bne.n	8008f5e <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	781b      	ldrb	r3, [r3, #0]
 8008eb0:	2b03      	cmp	r3, #3
 8008eb2:	d148      	bne.n	8008f46 <sync_fs+0xb2>
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	791b      	ldrb	r3, [r3, #4]
 8008eb8:	2b01      	cmp	r3, #1
 8008eba:	d144      	bne.n	8008f46 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	3330      	adds	r3, #48	; 0x30
 8008ec0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008ec4:	2100      	movs	r1, #0
 8008ec6:	4618      	mov	r0, r3
 8008ec8:	f7ff fda9 	bl	8008a1e <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	3330      	adds	r3, #48	; 0x30
 8008ed0:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8008ed4:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8008ed8:	4618      	mov	r0, r3
 8008eda:	f7ff fd38 	bl	800894e <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	3330      	adds	r3, #48	; 0x30
 8008ee2:	4921      	ldr	r1, [pc, #132]	; (8008f68 <sync_fs+0xd4>)
 8008ee4:	4618      	mov	r0, r3
 8008ee6:	f7ff fd4d 	bl	8008984 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	3330      	adds	r3, #48	; 0x30
 8008eee:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8008ef2:	491e      	ldr	r1, [pc, #120]	; (8008f6c <sync_fs+0xd8>)
 8008ef4:	4618      	mov	r0, r3
 8008ef6:	f7ff fd45 	bl	8008984 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	3330      	adds	r3, #48	; 0x30
 8008efe:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	691b      	ldr	r3, [r3, #16]
 8008f06:	4619      	mov	r1, r3
 8008f08:	4610      	mov	r0, r2
 8008f0a:	f7ff fd3b 	bl	8008984 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	3330      	adds	r3, #48	; 0x30
 8008f12:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	68db      	ldr	r3, [r3, #12]
 8008f1a:	4619      	mov	r1, r3
 8008f1c:	4610      	mov	r0, r2
 8008f1e:	f7ff fd31 	bl	8008984 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	69db      	ldr	r3, [r3, #28]
 8008f26:	1c5a      	adds	r2, r3, #1
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	7858      	ldrb	r0, [r3, #1]
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f3a:	2301      	movs	r3, #1
 8008f3c:	f7ff fc8e 	bl	800885c <disk_write>
			fs->fsi_flag = 0;
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	2200      	movs	r2, #0
 8008f44:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	785b      	ldrb	r3, [r3, #1]
 8008f4a:	2200      	movs	r2, #0
 8008f4c:	2100      	movs	r1, #0
 8008f4e:	4618      	mov	r0, r3
 8008f50:	f7ff fca4 	bl	800889c <disk_ioctl>
 8008f54:	4603      	mov	r3, r0
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d001      	beq.n	8008f5e <sync_fs+0xca>
 8008f5a:	2301      	movs	r3, #1
 8008f5c:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8008f5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f60:	4618      	mov	r0, r3
 8008f62:	3710      	adds	r7, #16
 8008f64:	46bd      	mov	sp, r7
 8008f66:	bd80      	pop	{r7, pc}
 8008f68:	41615252 	.word	0x41615252
 8008f6c:	61417272 	.word	0x61417272

08008f70 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8008f70:	b480      	push	{r7}
 8008f72:	b083      	sub	sp, #12
 8008f74:	af00      	add	r7, sp, #0
 8008f76:	6078      	str	r0, [r7, #4]
 8008f78:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8008f7a:	683b      	ldr	r3, [r7, #0]
 8008f7c:	3b02      	subs	r3, #2
 8008f7e:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	695b      	ldr	r3, [r3, #20]
 8008f84:	3b02      	subs	r3, #2
 8008f86:	683a      	ldr	r2, [r7, #0]
 8008f88:	429a      	cmp	r2, r3
 8008f8a:	d301      	bcc.n	8008f90 <clust2sect+0x20>
 8008f8c:	2300      	movs	r3, #0
 8008f8e:	e008      	b.n	8008fa2 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	895b      	ldrh	r3, [r3, #10]
 8008f94:	461a      	mov	r2, r3
 8008f96:	683b      	ldr	r3, [r7, #0]
 8008f98:	fb03 f202 	mul.w	r2, r3, r2
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008fa0:	4413      	add	r3, r2
}
 8008fa2:	4618      	mov	r0, r3
 8008fa4:	370c      	adds	r7, #12
 8008fa6:	46bd      	mov	sp, r7
 8008fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fac:	4770      	bx	lr

08008fae <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8008fae:	b580      	push	{r7, lr}
 8008fb0:	b086      	sub	sp, #24
 8008fb2:	af00      	add	r7, sp, #0
 8008fb4:	6078      	str	r0, [r7, #4]
 8008fb6:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8008fbe:	683b      	ldr	r3, [r7, #0]
 8008fc0:	2b01      	cmp	r3, #1
 8008fc2:	d904      	bls.n	8008fce <get_fat+0x20>
 8008fc4:	693b      	ldr	r3, [r7, #16]
 8008fc6:	695b      	ldr	r3, [r3, #20]
 8008fc8:	683a      	ldr	r2, [r7, #0]
 8008fca:	429a      	cmp	r2, r3
 8008fcc:	d302      	bcc.n	8008fd4 <get_fat+0x26>
		val = 1;	/* Internal error */
 8008fce:	2301      	movs	r3, #1
 8008fd0:	617b      	str	r3, [r7, #20]
 8008fd2:	e08f      	b.n	80090f4 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8008fd4:	f04f 33ff 	mov.w	r3, #4294967295
 8008fd8:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8008fda:	693b      	ldr	r3, [r7, #16]
 8008fdc:	781b      	ldrb	r3, [r3, #0]
 8008fde:	2b03      	cmp	r3, #3
 8008fe0:	d062      	beq.n	80090a8 <get_fat+0xfa>
 8008fe2:	2b03      	cmp	r3, #3
 8008fe4:	dc7c      	bgt.n	80090e0 <get_fat+0x132>
 8008fe6:	2b01      	cmp	r3, #1
 8008fe8:	d002      	beq.n	8008ff0 <get_fat+0x42>
 8008fea:	2b02      	cmp	r3, #2
 8008fec:	d042      	beq.n	8009074 <get_fat+0xc6>
 8008fee:	e077      	b.n	80090e0 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8008ff0:	683b      	ldr	r3, [r7, #0]
 8008ff2:	60fb      	str	r3, [r7, #12]
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	085b      	lsrs	r3, r3, #1
 8008ff8:	68fa      	ldr	r2, [r7, #12]
 8008ffa:	4413      	add	r3, r2
 8008ffc:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008ffe:	693b      	ldr	r3, [r7, #16]
 8009000:	6a1a      	ldr	r2, [r3, #32]
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	0a5b      	lsrs	r3, r3, #9
 8009006:	4413      	add	r3, r2
 8009008:	4619      	mov	r1, r3
 800900a:	6938      	ldr	r0, [r7, #16]
 800900c:	f7ff ff14 	bl	8008e38 <move_window>
 8009010:	4603      	mov	r3, r0
 8009012:	2b00      	cmp	r3, #0
 8009014:	d167      	bne.n	80090e6 <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	1c5a      	adds	r2, r3, #1
 800901a:	60fa      	str	r2, [r7, #12]
 800901c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009020:	693a      	ldr	r2, [r7, #16]
 8009022:	4413      	add	r3, r2
 8009024:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8009028:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800902a:	693b      	ldr	r3, [r7, #16]
 800902c:	6a1a      	ldr	r2, [r3, #32]
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	0a5b      	lsrs	r3, r3, #9
 8009032:	4413      	add	r3, r2
 8009034:	4619      	mov	r1, r3
 8009036:	6938      	ldr	r0, [r7, #16]
 8009038:	f7ff fefe 	bl	8008e38 <move_window>
 800903c:	4603      	mov	r3, r0
 800903e:	2b00      	cmp	r3, #0
 8009040:	d153      	bne.n	80090ea <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009048:	693a      	ldr	r2, [r7, #16]
 800904a:	4413      	add	r3, r2
 800904c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8009050:	021b      	lsls	r3, r3, #8
 8009052:	461a      	mov	r2, r3
 8009054:	68bb      	ldr	r3, [r7, #8]
 8009056:	4313      	orrs	r3, r2
 8009058:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800905a:	683b      	ldr	r3, [r7, #0]
 800905c:	f003 0301 	and.w	r3, r3, #1
 8009060:	2b00      	cmp	r3, #0
 8009062:	d002      	beq.n	800906a <get_fat+0xbc>
 8009064:	68bb      	ldr	r3, [r7, #8]
 8009066:	091b      	lsrs	r3, r3, #4
 8009068:	e002      	b.n	8009070 <get_fat+0xc2>
 800906a:	68bb      	ldr	r3, [r7, #8]
 800906c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009070:	617b      	str	r3, [r7, #20]
			break;
 8009072:	e03f      	b.n	80090f4 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8009074:	693b      	ldr	r3, [r7, #16]
 8009076:	6a1a      	ldr	r2, [r3, #32]
 8009078:	683b      	ldr	r3, [r7, #0]
 800907a:	0a1b      	lsrs	r3, r3, #8
 800907c:	4413      	add	r3, r2
 800907e:	4619      	mov	r1, r3
 8009080:	6938      	ldr	r0, [r7, #16]
 8009082:	f7ff fed9 	bl	8008e38 <move_window>
 8009086:	4603      	mov	r3, r0
 8009088:	2b00      	cmp	r3, #0
 800908a:	d130      	bne.n	80090ee <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800908c:	693b      	ldr	r3, [r7, #16]
 800908e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8009092:	683b      	ldr	r3, [r7, #0]
 8009094:	005b      	lsls	r3, r3, #1
 8009096:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800909a:	4413      	add	r3, r2
 800909c:	4618      	mov	r0, r3
 800909e:	f7ff fc1b 	bl	80088d8 <ld_word>
 80090a2:	4603      	mov	r3, r0
 80090a4:	617b      	str	r3, [r7, #20]
			break;
 80090a6:	e025      	b.n	80090f4 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80090a8:	693b      	ldr	r3, [r7, #16]
 80090aa:	6a1a      	ldr	r2, [r3, #32]
 80090ac:	683b      	ldr	r3, [r7, #0]
 80090ae:	09db      	lsrs	r3, r3, #7
 80090b0:	4413      	add	r3, r2
 80090b2:	4619      	mov	r1, r3
 80090b4:	6938      	ldr	r0, [r7, #16]
 80090b6:	f7ff febf 	bl	8008e38 <move_window>
 80090ba:	4603      	mov	r3, r0
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d118      	bne.n	80090f2 <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80090c0:	693b      	ldr	r3, [r7, #16]
 80090c2:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80090c6:	683b      	ldr	r3, [r7, #0]
 80090c8:	009b      	lsls	r3, r3, #2
 80090ca:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80090ce:	4413      	add	r3, r2
 80090d0:	4618      	mov	r0, r3
 80090d2:	f7ff fc19 	bl	8008908 <ld_dword>
 80090d6:	4603      	mov	r3, r0
 80090d8:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80090dc:	617b      	str	r3, [r7, #20]
			break;
 80090de:	e009      	b.n	80090f4 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 80090e0:	2301      	movs	r3, #1
 80090e2:	617b      	str	r3, [r7, #20]
 80090e4:	e006      	b.n	80090f4 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80090e6:	bf00      	nop
 80090e8:	e004      	b.n	80090f4 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80090ea:	bf00      	nop
 80090ec:	e002      	b.n	80090f4 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80090ee:	bf00      	nop
 80090f0:	e000      	b.n	80090f4 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80090f2:	bf00      	nop
		}
	}

	return val;
 80090f4:	697b      	ldr	r3, [r7, #20]
}
 80090f6:	4618      	mov	r0, r3
 80090f8:	3718      	adds	r7, #24
 80090fa:	46bd      	mov	sp, r7
 80090fc:	bd80      	pop	{r7, pc}

080090fe <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 80090fe:	b590      	push	{r4, r7, lr}
 8009100:	b089      	sub	sp, #36	; 0x24
 8009102:	af00      	add	r7, sp, #0
 8009104:	60f8      	str	r0, [r7, #12]
 8009106:	60b9      	str	r1, [r7, #8]
 8009108:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800910a:	2302      	movs	r3, #2
 800910c:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800910e:	68bb      	ldr	r3, [r7, #8]
 8009110:	2b01      	cmp	r3, #1
 8009112:	f240 80d9 	bls.w	80092c8 <put_fat+0x1ca>
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	695b      	ldr	r3, [r3, #20]
 800911a:	68ba      	ldr	r2, [r7, #8]
 800911c:	429a      	cmp	r2, r3
 800911e:	f080 80d3 	bcs.w	80092c8 <put_fat+0x1ca>
		switch (fs->fs_type) {
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	781b      	ldrb	r3, [r3, #0]
 8009126:	2b03      	cmp	r3, #3
 8009128:	f000 8096 	beq.w	8009258 <put_fat+0x15a>
 800912c:	2b03      	cmp	r3, #3
 800912e:	f300 80cb 	bgt.w	80092c8 <put_fat+0x1ca>
 8009132:	2b01      	cmp	r3, #1
 8009134:	d002      	beq.n	800913c <put_fat+0x3e>
 8009136:	2b02      	cmp	r3, #2
 8009138:	d06e      	beq.n	8009218 <put_fat+0x11a>
 800913a:	e0c5      	b.n	80092c8 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800913c:	68bb      	ldr	r3, [r7, #8]
 800913e:	61bb      	str	r3, [r7, #24]
 8009140:	69bb      	ldr	r3, [r7, #24]
 8009142:	085b      	lsrs	r3, r3, #1
 8009144:	69ba      	ldr	r2, [r7, #24]
 8009146:	4413      	add	r3, r2
 8009148:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	6a1a      	ldr	r2, [r3, #32]
 800914e:	69bb      	ldr	r3, [r7, #24]
 8009150:	0a5b      	lsrs	r3, r3, #9
 8009152:	4413      	add	r3, r2
 8009154:	4619      	mov	r1, r3
 8009156:	68f8      	ldr	r0, [r7, #12]
 8009158:	f7ff fe6e 	bl	8008e38 <move_window>
 800915c:	4603      	mov	r3, r0
 800915e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8009160:	7ffb      	ldrb	r3, [r7, #31]
 8009162:	2b00      	cmp	r3, #0
 8009164:	f040 80a9 	bne.w	80092ba <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800916e:	69bb      	ldr	r3, [r7, #24]
 8009170:	1c59      	adds	r1, r3, #1
 8009172:	61b9      	str	r1, [r7, #24]
 8009174:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009178:	4413      	add	r3, r2
 800917a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800917c:	68bb      	ldr	r3, [r7, #8]
 800917e:	f003 0301 	and.w	r3, r3, #1
 8009182:	2b00      	cmp	r3, #0
 8009184:	d00d      	beq.n	80091a2 <put_fat+0xa4>
 8009186:	697b      	ldr	r3, [r7, #20]
 8009188:	781b      	ldrb	r3, [r3, #0]
 800918a:	b25b      	sxtb	r3, r3
 800918c:	f003 030f 	and.w	r3, r3, #15
 8009190:	b25a      	sxtb	r2, r3
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	b2db      	uxtb	r3, r3
 8009196:	011b      	lsls	r3, r3, #4
 8009198:	b25b      	sxtb	r3, r3
 800919a:	4313      	orrs	r3, r2
 800919c:	b25b      	sxtb	r3, r3
 800919e:	b2db      	uxtb	r3, r3
 80091a0:	e001      	b.n	80091a6 <put_fat+0xa8>
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	b2db      	uxtb	r3, r3
 80091a6:	697a      	ldr	r2, [r7, #20]
 80091a8:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	2201      	movs	r2, #1
 80091ae:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	6a1a      	ldr	r2, [r3, #32]
 80091b4:	69bb      	ldr	r3, [r7, #24]
 80091b6:	0a5b      	lsrs	r3, r3, #9
 80091b8:	4413      	add	r3, r2
 80091ba:	4619      	mov	r1, r3
 80091bc:	68f8      	ldr	r0, [r7, #12]
 80091be:	f7ff fe3b 	bl	8008e38 <move_window>
 80091c2:	4603      	mov	r3, r0
 80091c4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80091c6:	7ffb      	ldrb	r3, [r7, #31]
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d178      	bne.n	80092be <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80091d2:	69bb      	ldr	r3, [r7, #24]
 80091d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80091d8:	4413      	add	r3, r2
 80091da:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80091dc:	68bb      	ldr	r3, [r7, #8]
 80091de:	f003 0301 	and.w	r3, r3, #1
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d003      	beq.n	80091ee <put_fat+0xf0>
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	091b      	lsrs	r3, r3, #4
 80091ea:	b2db      	uxtb	r3, r3
 80091ec:	e00e      	b.n	800920c <put_fat+0x10e>
 80091ee:	697b      	ldr	r3, [r7, #20]
 80091f0:	781b      	ldrb	r3, [r3, #0]
 80091f2:	b25b      	sxtb	r3, r3
 80091f4:	f023 030f 	bic.w	r3, r3, #15
 80091f8:	b25a      	sxtb	r2, r3
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	0a1b      	lsrs	r3, r3, #8
 80091fe:	b25b      	sxtb	r3, r3
 8009200:	f003 030f 	and.w	r3, r3, #15
 8009204:	b25b      	sxtb	r3, r3
 8009206:	4313      	orrs	r3, r2
 8009208:	b25b      	sxtb	r3, r3
 800920a:	b2db      	uxtb	r3, r3
 800920c:	697a      	ldr	r2, [r7, #20]
 800920e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	2201      	movs	r2, #1
 8009214:	70da      	strb	r2, [r3, #3]
			break;
 8009216:	e057      	b.n	80092c8 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	6a1a      	ldr	r2, [r3, #32]
 800921c:	68bb      	ldr	r3, [r7, #8]
 800921e:	0a1b      	lsrs	r3, r3, #8
 8009220:	4413      	add	r3, r2
 8009222:	4619      	mov	r1, r3
 8009224:	68f8      	ldr	r0, [r7, #12]
 8009226:	f7ff fe07 	bl	8008e38 <move_window>
 800922a:	4603      	mov	r3, r0
 800922c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800922e:	7ffb      	ldrb	r3, [r7, #31]
 8009230:	2b00      	cmp	r3, #0
 8009232:	d146      	bne.n	80092c2 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800923a:	68bb      	ldr	r3, [r7, #8]
 800923c:	005b      	lsls	r3, r3, #1
 800923e:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8009242:	4413      	add	r3, r2
 8009244:	687a      	ldr	r2, [r7, #4]
 8009246:	b292      	uxth	r2, r2
 8009248:	4611      	mov	r1, r2
 800924a:	4618      	mov	r0, r3
 800924c:	f7ff fb7f 	bl	800894e <st_word>
			fs->wflag = 1;
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	2201      	movs	r2, #1
 8009254:	70da      	strb	r2, [r3, #3]
			break;
 8009256:	e037      	b.n	80092c8 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	6a1a      	ldr	r2, [r3, #32]
 800925c:	68bb      	ldr	r3, [r7, #8]
 800925e:	09db      	lsrs	r3, r3, #7
 8009260:	4413      	add	r3, r2
 8009262:	4619      	mov	r1, r3
 8009264:	68f8      	ldr	r0, [r7, #12]
 8009266:	f7ff fde7 	bl	8008e38 <move_window>
 800926a:	4603      	mov	r3, r0
 800926c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800926e:	7ffb      	ldrb	r3, [r7, #31]
 8009270:	2b00      	cmp	r3, #0
 8009272:	d128      	bne.n	80092c6 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8009280:	68bb      	ldr	r3, [r7, #8]
 8009282:	009b      	lsls	r3, r3, #2
 8009284:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8009288:	4413      	add	r3, r2
 800928a:	4618      	mov	r0, r3
 800928c:	f7ff fb3c 	bl	8008908 <ld_dword>
 8009290:	4603      	mov	r3, r0
 8009292:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8009296:	4323      	orrs	r3, r4
 8009298:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80092a0:	68bb      	ldr	r3, [r7, #8]
 80092a2:	009b      	lsls	r3, r3, #2
 80092a4:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80092a8:	4413      	add	r3, r2
 80092aa:	6879      	ldr	r1, [r7, #4]
 80092ac:	4618      	mov	r0, r3
 80092ae:	f7ff fb69 	bl	8008984 <st_dword>
			fs->wflag = 1;
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	2201      	movs	r2, #1
 80092b6:	70da      	strb	r2, [r3, #3]
			break;
 80092b8:	e006      	b.n	80092c8 <put_fat+0x1ca>
			if (res != FR_OK) break;
 80092ba:	bf00      	nop
 80092bc:	e004      	b.n	80092c8 <put_fat+0x1ca>
			if (res != FR_OK) break;
 80092be:	bf00      	nop
 80092c0:	e002      	b.n	80092c8 <put_fat+0x1ca>
			if (res != FR_OK) break;
 80092c2:	bf00      	nop
 80092c4:	e000      	b.n	80092c8 <put_fat+0x1ca>
			if (res != FR_OK) break;
 80092c6:	bf00      	nop
		}
	}
	return res;
 80092c8:	7ffb      	ldrb	r3, [r7, #31]
}
 80092ca:	4618      	mov	r0, r3
 80092cc:	3724      	adds	r7, #36	; 0x24
 80092ce:	46bd      	mov	sp, r7
 80092d0:	bd90      	pop	{r4, r7, pc}

080092d2 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 80092d2:	b580      	push	{r7, lr}
 80092d4:	b088      	sub	sp, #32
 80092d6:	af00      	add	r7, sp, #0
 80092d8:	60f8      	str	r0, [r7, #12]
 80092da:	60b9      	str	r1, [r7, #8]
 80092dc:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 80092de:	2300      	movs	r3, #0
 80092e0:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80092e8:	68bb      	ldr	r3, [r7, #8]
 80092ea:	2b01      	cmp	r3, #1
 80092ec:	d904      	bls.n	80092f8 <remove_chain+0x26>
 80092ee:	69bb      	ldr	r3, [r7, #24]
 80092f0:	695b      	ldr	r3, [r3, #20]
 80092f2:	68ba      	ldr	r2, [r7, #8]
 80092f4:	429a      	cmp	r2, r3
 80092f6:	d301      	bcc.n	80092fc <remove_chain+0x2a>
 80092f8:	2302      	movs	r3, #2
 80092fa:	e04b      	b.n	8009394 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d00c      	beq.n	800931c <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8009302:	f04f 32ff 	mov.w	r2, #4294967295
 8009306:	6879      	ldr	r1, [r7, #4]
 8009308:	69b8      	ldr	r0, [r7, #24]
 800930a:	f7ff fef8 	bl	80090fe <put_fat>
 800930e:	4603      	mov	r3, r0
 8009310:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8009312:	7ffb      	ldrb	r3, [r7, #31]
 8009314:	2b00      	cmp	r3, #0
 8009316:	d001      	beq.n	800931c <remove_chain+0x4a>
 8009318:	7ffb      	ldrb	r3, [r7, #31]
 800931a:	e03b      	b.n	8009394 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800931c:	68b9      	ldr	r1, [r7, #8]
 800931e:	68f8      	ldr	r0, [r7, #12]
 8009320:	f7ff fe45 	bl	8008fae <get_fat>
 8009324:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8009326:	697b      	ldr	r3, [r7, #20]
 8009328:	2b00      	cmp	r3, #0
 800932a:	d031      	beq.n	8009390 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800932c:	697b      	ldr	r3, [r7, #20]
 800932e:	2b01      	cmp	r3, #1
 8009330:	d101      	bne.n	8009336 <remove_chain+0x64>
 8009332:	2302      	movs	r3, #2
 8009334:	e02e      	b.n	8009394 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8009336:	697b      	ldr	r3, [r7, #20]
 8009338:	f1b3 3fff 	cmp.w	r3, #4294967295
 800933c:	d101      	bne.n	8009342 <remove_chain+0x70>
 800933e:	2301      	movs	r3, #1
 8009340:	e028      	b.n	8009394 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8009342:	2200      	movs	r2, #0
 8009344:	68b9      	ldr	r1, [r7, #8]
 8009346:	69b8      	ldr	r0, [r7, #24]
 8009348:	f7ff fed9 	bl	80090fe <put_fat>
 800934c:	4603      	mov	r3, r0
 800934e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8009350:	7ffb      	ldrb	r3, [r7, #31]
 8009352:	2b00      	cmp	r3, #0
 8009354:	d001      	beq.n	800935a <remove_chain+0x88>
 8009356:	7ffb      	ldrb	r3, [r7, #31]
 8009358:	e01c      	b.n	8009394 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800935a:	69bb      	ldr	r3, [r7, #24]
 800935c:	691a      	ldr	r2, [r3, #16]
 800935e:	69bb      	ldr	r3, [r7, #24]
 8009360:	695b      	ldr	r3, [r3, #20]
 8009362:	3b02      	subs	r3, #2
 8009364:	429a      	cmp	r2, r3
 8009366:	d20b      	bcs.n	8009380 <remove_chain+0xae>
			fs->free_clst++;
 8009368:	69bb      	ldr	r3, [r7, #24]
 800936a:	691b      	ldr	r3, [r3, #16]
 800936c:	1c5a      	adds	r2, r3, #1
 800936e:	69bb      	ldr	r3, [r7, #24]
 8009370:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 8009372:	69bb      	ldr	r3, [r7, #24]
 8009374:	791b      	ldrb	r3, [r3, #4]
 8009376:	f043 0301 	orr.w	r3, r3, #1
 800937a:	b2da      	uxtb	r2, r3
 800937c:	69bb      	ldr	r3, [r7, #24]
 800937e:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8009380:	697b      	ldr	r3, [r7, #20]
 8009382:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8009384:	69bb      	ldr	r3, [r7, #24]
 8009386:	695b      	ldr	r3, [r3, #20]
 8009388:	68ba      	ldr	r2, [r7, #8]
 800938a:	429a      	cmp	r2, r3
 800938c:	d3c6      	bcc.n	800931c <remove_chain+0x4a>
 800938e:	e000      	b.n	8009392 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8009390:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8009392:	2300      	movs	r3, #0
}
 8009394:	4618      	mov	r0, r3
 8009396:	3720      	adds	r7, #32
 8009398:	46bd      	mov	sp, r7
 800939a:	bd80      	pop	{r7, pc}

0800939c <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800939c:	b580      	push	{r7, lr}
 800939e:	b088      	sub	sp, #32
 80093a0:	af00      	add	r7, sp, #0
 80093a2:	6078      	str	r0, [r7, #4]
 80093a4:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 80093ac:	683b      	ldr	r3, [r7, #0]
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d10d      	bne.n	80093ce <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80093b2:	693b      	ldr	r3, [r7, #16]
 80093b4:	68db      	ldr	r3, [r3, #12]
 80093b6:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80093b8:	69bb      	ldr	r3, [r7, #24]
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d004      	beq.n	80093c8 <create_chain+0x2c>
 80093be:	693b      	ldr	r3, [r7, #16]
 80093c0:	695b      	ldr	r3, [r3, #20]
 80093c2:	69ba      	ldr	r2, [r7, #24]
 80093c4:	429a      	cmp	r2, r3
 80093c6:	d31b      	bcc.n	8009400 <create_chain+0x64>
 80093c8:	2301      	movs	r3, #1
 80093ca:	61bb      	str	r3, [r7, #24]
 80093cc:	e018      	b.n	8009400 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80093ce:	6839      	ldr	r1, [r7, #0]
 80093d0:	6878      	ldr	r0, [r7, #4]
 80093d2:	f7ff fdec 	bl	8008fae <get_fat>
 80093d6:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	2b01      	cmp	r3, #1
 80093dc:	d801      	bhi.n	80093e2 <create_chain+0x46>
 80093de:	2301      	movs	r3, #1
 80093e0:	e070      	b.n	80094c4 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093e8:	d101      	bne.n	80093ee <create_chain+0x52>
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	e06a      	b.n	80094c4 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80093ee:	693b      	ldr	r3, [r7, #16]
 80093f0:	695b      	ldr	r3, [r3, #20]
 80093f2:	68fa      	ldr	r2, [r7, #12]
 80093f4:	429a      	cmp	r2, r3
 80093f6:	d201      	bcs.n	80093fc <create_chain+0x60>
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	e063      	b.n	80094c4 <create_chain+0x128>
		scl = clst;
 80093fc:	683b      	ldr	r3, [r7, #0]
 80093fe:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8009400:	69bb      	ldr	r3, [r7, #24]
 8009402:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8009404:	69fb      	ldr	r3, [r7, #28]
 8009406:	3301      	adds	r3, #1
 8009408:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800940a:	693b      	ldr	r3, [r7, #16]
 800940c:	695b      	ldr	r3, [r3, #20]
 800940e:	69fa      	ldr	r2, [r7, #28]
 8009410:	429a      	cmp	r2, r3
 8009412:	d307      	bcc.n	8009424 <create_chain+0x88>
				ncl = 2;
 8009414:	2302      	movs	r3, #2
 8009416:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8009418:	69fa      	ldr	r2, [r7, #28]
 800941a:	69bb      	ldr	r3, [r7, #24]
 800941c:	429a      	cmp	r2, r3
 800941e:	d901      	bls.n	8009424 <create_chain+0x88>
 8009420:	2300      	movs	r3, #0
 8009422:	e04f      	b.n	80094c4 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8009424:	69f9      	ldr	r1, [r7, #28]
 8009426:	6878      	ldr	r0, [r7, #4]
 8009428:	f7ff fdc1 	bl	8008fae <get_fat>
 800942c:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	2b00      	cmp	r3, #0
 8009432:	d00e      	beq.n	8009452 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	2b01      	cmp	r3, #1
 8009438:	d003      	beq.n	8009442 <create_chain+0xa6>
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009440:	d101      	bne.n	8009446 <create_chain+0xaa>
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	e03e      	b.n	80094c4 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8009446:	69fa      	ldr	r2, [r7, #28]
 8009448:	69bb      	ldr	r3, [r7, #24]
 800944a:	429a      	cmp	r2, r3
 800944c:	d1da      	bne.n	8009404 <create_chain+0x68>
 800944e:	2300      	movs	r3, #0
 8009450:	e038      	b.n	80094c4 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8009452:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8009454:	f04f 32ff 	mov.w	r2, #4294967295
 8009458:	69f9      	ldr	r1, [r7, #28]
 800945a:	6938      	ldr	r0, [r7, #16]
 800945c:	f7ff fe4f 	bl	80090fe <put_fat>
 8009460:	4603      	mov	r3, r0
 8009462:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8009464:	7dfb      	ldrb	r3, [r7, #23]
 8009466:	2b00      	cmp	r3, #0
 8009468:	d109      	bne.n	800947e <create_chain+0xe2>
 800946a:	683b      	ldr	r3, [r7, #0]
 800946c:	2b00      	cmp	r3, #0
 800946e:	d006      	beq.n	800947e <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8009470:	69fa      	ldr	r2, [r7, #28]
 8009472:	6839      	ldr	r1, [r7, #0]
 8009474:	6938      	ldr	r0, [r7, #16]
 8009476:	f7ff fe42 	bl	80090fe <put_fat>
 800947a:	4603      	mov	r3, r0
 800947c:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800947e:	7dfb      	ldrb	r3, [r7, #23]
 8009480:	2b00      	cmp	r3, #0
 8009482:	d116      	bne.n	80094b2 <create_chain+0x116>
		fs->last_clst = ncl;
 8009484:	693b      	ldr	r3, [r7, #16]
 8009486:	69fa      	ldr	r2, [r7, #28]
 8009488:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800948a:	693b      	ldr	r3, [r7, #16]
 800948c:	691a      	ldr	r2, [r3, #16]
 800948e:	693b      	ldr	r3, [r7, #16]
 8009490:	695b      	ldr	r3, [r3, #20]
 8009492:	3b02      	subs	r3, #2
 8009494:	429a      	cmp	r2, r3
 8009496:	d804      	bhi.n	80094a2 <create_chain+0x106>
 8009498:	693b      	ldr	r3, [r7, #16]
 800949a:	691b      	ldr	r3, [r3, #16]
 800949c:	1e5a      	subs	r2, r3, #1
 800949e:	693b      	ldr	r3, [r7, #16]
 80094a0:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 80094a2:	693b      	ldr	r3, [r7, #16]
 80094a4:	791b      	ldrb	r3, [r3, #4]
 80094a6:	f043 0301 	orr.w	r3, r3, #1
 80094aa:	b2da      	uxtb	r2, r3
 80094ac:	693b      	ldr	r3, [r7, #16]
 80094ae:	711a      	strb	r2, [r3, #4]
 80094b0:	e007      	b.n	80094c2 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80094b2:	7dfb      	ldrb	r3, [r7, #23]
 80094b4:	2b01      	cmp	r3, #1
 80094b6:	d102      	bne.n	80094be <create_chain+0x122>
 80094b8:	f04f 33ff 	mov.w	r3, #4294967295
 80094bc:	e000      	b.n	80094c0 <create_chain+0x124>
 80094be:	2301      	movs	r3, #1
 80094c0:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 80094c2:	69fb      	ldr	r3, [r7, #28]
}
 80094c4:	4618      	mov	r0, r3
 80094c6:	3720      	adds	r7, #32
 80094c8:	46bd      	mov	sp, r7
 80094ca:	bd80      	pop	{r7, pc}

080094cc <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 80094cc:	b480      	push	{r7}
 80094ce:	b087      	sub	sp, #28
 80094d0:	af00      	add	r7, sp, #0
 80094d2:	6078      	str	r0, [r7, #4]
 80094d4:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094e0:	3304      	adds	r3, #4
 80094e2:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80094e4:	683b      	ldr	r3, [r7, #0]
 80094e6:	0a5b      	lsrs	r3, r3, #9
 80094e8:	68fa      	ldr	r2, [r7, #12]
 80094ea:	8952      	ldrh	r2, [r2, #10]
 80094ec:	fbb3 f3f2 	udiv	r3, r3, r2
 80094f0:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80094f2:	693b      	ldr	r3, [r7, #16]
 80094f4:	1d1a      	adds	r2, r3, #4
 80094f6:	613a      	str	r2, [r7, #16]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80094fc:	68bb      	ldr	r3, [r7, #8]
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d101      	bne.n	8009506 <clmt_clust+0x3a>
 8009502:	2300      	movs	r3, #0
 8009504:	e010      	b.n	8009528 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8009506:	697a      	ldr	r2, [r7, #20]
 8009508:	68bb      	ldr	r3, [r7, #8]
 800950a:	429a      	cmp	r2, r3
 800950c:	d307      	bcc.n	800951e <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800950e:	697a      	ldr	r2, [r7, #20]
 8009510:	68bb      	ldr	r3, [r7, #8]
 8009512:	1ad3      	subs	r3, r2, r3
 8009514:	617b      	str	r3, [r7, #20]
 8009516:	693b      	ldr	r3, [r7, #16]
 8009518:	3304      	adds	r3, #4
 800951a:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800951c:	e7e9      	b.n	80094f2 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800951e:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8009520:	693b      	ldr	r3, [r7, #16]
 8009522:	681a      	ldr	r2, [r3, #0]
 8009524:	697b      	ldr	r3, [r7, #20]
 8009526:	4413      	add	r3, r2
}
 8009528:	4618      	mov	r0, r3
 800952a:	371c      	adds	r7, #28
 800952c:	46bd      	mov	sp, r7
 800952e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009532:	4770      	bx	lr

08009534 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8009534:	b580      	push	{r7, lr}
 8009536:	b086      	sub	sp, #24
 8009538:	af00      	add	r7, sp, #0
 800953a:	6078      	str	r0, [r7, #4]
 800953c:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8009544:	683b      	ldr	r3, [r7, #0]
 8009546:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800954a:	d204      	bcs.n	8009556 <dir_sdi+0x22>
 800954c:	683b      	ldr	r3, [r7, #0]
 800954e:	f003 031f 	and.w	r3, r3, #31
 8009552:	2b00      	cmp	r3, #0
 8009554:	d001      	beq.n	800955a <dir_sdi+0x26>
		return FR_INT_ERR;
 8009556:	2302      	movs	r3, #2
 8009558:	e063      	b.n	8009622 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	683a      	ldr	r2, [r7, #0]
 800955e:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	689b      	ldr	r3, [r3, #8]
 8009564:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8009566:	697b      	ldr	r3, [r7, #20]
 8009568:	2b00      	cmp	r3, #0
 800956a:	d106      	bne.n	800957a <dir_sdi+0x46>
 800956c:	693b      	ldr	r3, [r7, #16]
 800956e:	781b      	ldrb	r3, [r3, #0]
 8009570:	2b02      	cmp	r3, #2
 8009572:	d902      	bls.n	800957a <dir_sdi+0x46>
		clst = fs->dirbase;
 8009574:	693b      	ldr	r3, [r7, #16]
 8009576:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009578:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800957a:	697b      	ldr	r3, [r7, #20]
 800957c:	2b00      	cmp	r3, #0
 800957e:	d10c      	bne.n	800959a <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8009580:	683b      	ldr	r3, [r7, #0]
 8009582:	095b      	lsrs	r3, r3, #5
 8009584:	693a      	ldr	r2, [r7, #16]
 8009586:	8912      	ldrh	r2, [r2, #8]
 8009588:	4293      	cmp	r3, r2
 800958a:	d301      	bcc.n	8009590 <dir_sdi+0x5c>
 800958c:	2302      	movs	r3, #2
 800958e:	e048      	b.n	8009622 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8009590:	693b      	ldr	r3, [r7, #16]
 8009592:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	61da      	str	r2, [r3, #28]
 8009598:	e029      	b.n	80095ee <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800959a:	693b      	ldr	r3, [r7, #16]
 800959c:	895b      	ldrh	r3, [r3, #10]
 800959e:	025b      	lsls	r3, r3, #9
 80095a0:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 80095a2:	e019      	b.n	80095d8 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	6979      	ldr	r1, [r7, #20]
 80095a8:	4618      	mov	r0, r3
 80095aa:	f7ff fd00 	bl	8008fae <get_fat>
 80095ae:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80095b0:	697b      	ldr	r3, [r7, #20]
 80095b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80095b6:	d101      	bne.n	80095bc <dir_sdi+0x88>
 80095b8:	2301      	movs	r3, #1
 80095ba:	e032      	b.n	8009622 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80095bc:	697b      	ldr	r3, [r7, #20]
 80095be:	2b01      	cmp	r3, #1
 80095c0:	d904      	bls.n	80095cc <dir_sdi+0x98>
 80095c2:	693b      	ldr	r3, [r7, #16]
 80095c4:	695b      	ldr	r3, [r3, #20]
 80095c6:	697a      	ldr	r2, [r7, #20]
 80095c8:	429a      	cmp	r2, r3
 80095ca:	d301      	bcc.n	80095d0 <dir_sdi+0x9c>
 80095cc:	2302      	movs	r3, #2
 80095ce:	e028      	b.n	8009622 <dir_sdi+0xee>
			ofs -= csz;
 80095d0:	683a      	ldr	r2, [r7, #0]
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	1ad3      	subs	r3, r2, r3
 80095d6:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80095d8:	683a      	ldr	r2, [r7, #0]
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	429a      	cmp	r2, r3
 80095de:	d2e1      	bcs.n	80095a4 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 80095e0:	6979      	ldr	r1, [r7, #20]
 80095e2:	6938      	ldr	r0, [r7, #16]
 80095e4:	f7ff fcc4 	bl	8008f70 <clust2sect>
 80095e8:	4602      	mov	r2, r0
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	697a      	ldr	r2, [r7, #20]
 80095f2:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	69db      	ldr	r3, [r3, #28]
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d101      	bne.n	8009600 <dir_sdi+0xcc>
 80095fc:	2302      	movs	r3, #2
 80095fe:	e010      	b.n	8009622 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	69da      	ldr	r2, [r3, #28]
 8009604:	683b      	ldr	r3, [r7, #0]
 8009606:	0a5b      	lsrs	r3, r3, #9
 8009608:	441a      	add	r2, r3
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800960e:	693b      	ldr	r3, [r7, #16]
 8009610:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8009614:	683b      	ldr	r3, [r7, #0]
 8009616:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800961a:	441a      	add	r2, r3
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8009620:	2300      	movs	r3, #0
}
 8009622:	4618      	mov	r0, r3
 8009624:	3718      	adds	r7, #24
 8009626:	46bd      	mov	sp, r7
 8009628:	bd80      	pop	{r7, pc}

0800962a <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800962a:	b580      	push	{r7, lr}
 800962c:	b086      	sub	sp, #24
 800962e:	af00      	add	r7, sp, #0
 8009630:	6078      	str	r0, [r7, #4]
 8009632:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	695b      	ldr	r3, [r3, #20]
 800963e:	3320      	adds	r3, #32
 8009640:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	69db      	ldr	r3, [r3, #28]
 8009646:	2b00      	cmp	r3, #0
 8009648:	d003      	beq.n	8009652 <dir_next+0x28>
 800964a:	68bb      	ldr	r3, [r7, #8]
 800964c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009650:	d301      	bcc.n	8009656 <dir_next+0x2c>
 8009652:	2304      	movs	r3, #4
 8009654:	e0aa      	b.n	80097ac <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8009656:	68bb      	ldr	r3, [r7, #8]
 8009658:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800965c:	2b00      	cmp	r3, #0
 800965e:	f040 8098 	bne.w	8009792 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	69db      	ldr	r3, [r3, #28]
 8009666:	1c5a      	adds	r2, r3, #1
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	699b      	ldr	r3, [r3, #24]
 8009670:	2b00      	cmp	r3, #0
 8009672:	d10b      	bne.n	800968c <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8009674:	68bb      	ldr	r3, [r7, #8]
 8009676:	095b      	lsrs	r3, r3, #5
 8009678:	68fa      	ldr	r2, [r7, #12]
 800967a:	8912      	ldrh	r2, [r2, #8]
 800967c:	4293      	cmp	r3, r2
 800967e:	f0c0 8088 	bcc.w	8009792 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	2200      	movs	r2, #0
 8009686:	61da      	str	r2, [r3, #28]
 8009688:	2304      	movs	r3, #4
 800968a:	e08f      	b.n	80097ac <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800968c:	68bb      	ldr	r3, [r7, #8]
 800968e:	0a5b      	lsrs	r3, r3, #9
 8009690:	68fa      	ldr	r2, [r7, #12]
 8009692:	8952      	ldrh	r2, [r2, #10]
 8009694:	3a01      	subs	r2, #1
 8009696:	4013      	ands	r3, r2
 8009698:	2b00      	cmp	r3, #0
 800969a:	d17a      	bne.n	8009792 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800969c:	687a      	ldr	r2, [r7, #4]
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	699b      	ldr	r3, [r3, #24]
 80096a2:	4619      	mov	r1, r3
 80096a4:	4610      	mov	r0, r2
 80096a6:	f7ff fc82 	bl	8008fae <get_fat>
 80096aa:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80096ac:	697b      	ldr	r3, [r7, #20]
 80096ae:	2b01      	cmp	r3, #1
 80096b0:	d801      	bhi.n	80096b6 <dir_next+0x8c>
 80096b2:	2302      	movs	r3, #2
 80096b4:	e07a      	b.n	80097ac <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80096b6:	697b      	ldr	r3, [r7, #20]
 80096b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80096bc:	d101      	bne.n	80096c2 <dir_next+0x98>
 80096be:	2301      	movs	r3, #1
 80096c0:	e074      	b.n	80097ac <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	695b      	ldr	r3, [r3, #20]
 80096c6:	697a      	ldr	r2, [r7, #20]
 80096c8:	429a      	cmp	r2, r3
 80096ca:	d358      	bcc.n	800977e <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80096cc:	683b      	ldr	r3, [r7, #0]
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d104      	bne.n	80096dc <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	2200      	movs	r2, #0
 80096d6:	61da      	str	r2, [r3, #28]
 80096d8:	2304      	movs	r3, #4
 80096da:	e067      	b.n	80097ac <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80096dc:	687a      	ldr	r2, [r7, #4]
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	699b      	ldr	r3, [r3, #24]
 80096e2:	4619      	mov	r1, r3
 80096e4:	4610      	mov	r0, r2
 80096e6:	f7ff fe59 	bl	800939c <create_chain>
 80096ea:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80096ec:	697b      	ldr	r3, [r7, #20]
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d101      	bne.n	80096f6 <dir_next+0xcc>
 80096f2:	2307      	movs	r3, #7
 80096f4:	e05a      	b.n	80097ac <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80096f6:	697b      	ldr	r3, [r7, #20]
 80096f8:	2b01      	cmp	r3, #1
 80096fa:	d101      	bne.n	8009700 <dir_next+0xd6>
 80096fc:	2302      	movs	r3, #2
 80096fe:	e055      	b.n	80097ac <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8009700:	697b      	ldr	r3, [r7, #20]
 8009702:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009706:	d101      	bne.n	800970c <dir_next+0xe2>
 8009708:	2301      	movs	r3, #1
 800970a:	e04f      	b.n	80097ac <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800970c:	68f8      	ldr	r0, [r7, #12]
 800970e:	f7ff fb4f 	bl	8008db0 <sync_window>
 8009712:	4603      	mov	r3, r0
 8009714:	2b00      	cmp	r3, #0
 8009716:	d001      	beq.n	800971c <dir_next+0xf2>
 8009718:	2301      	movs	r3, #1
 800971a:	e047      	b.n	80097ac <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	3330      	adds	r3, #48	; 0x30
 8009720:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009724:	2100      	movs	r1, #0
 8009726:	4618      	mov	r0, r3
 8009728:	f7ff f979 	bl	8008a1e <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800972c:	2300      	movs	r3, #0
 800972e:	613b      	str	r3, [r7, #16]
 8009730:	6979      	ldr	r1, [r7, #20]
 8009732:	68f8      	ldr	r0, [r7, #12]
 8009734:	f7ff fc1c 	bl	8008f70 <clust2sect>
 8009738:	4602      	mov	r2, r0
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	62da      	str	r2, [r3, #44]	; 0x2c
 800973e:	e012      	b.n	8009766 <dir_next+0x13c>
						fs->wflag = 1;
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	2201      	movs	r2, #1
 8009744:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8009746:	68f8      	ldr	r0, [r7, #12]
 8009748:	f7ff fb32 	bl	8008db0 <sync_window>
 800974c:	4603      	mov	r3, r0
 800974e:	2b00      	cmp	r3, #0
 8009750:	d001      	beq.n	8009756 <dir_next+0x12c>
 8009752:	2301      	movs	r3, #1
 8009754:	e02a      	b.n	80097ac <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8009756:	693b      	ldr	r3, [r7, #16]
 8009758:	3301      	adds	r3, #1
 800975a:	613b      	str	r3, [r7, #16]
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009760:	1c5a      	adds	r2, r3, #1
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	62da      	str	r2, [r3, #44]	; 0x2c
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	895b      	ldrh	r3, [r3, #10]
 800976a:	461a      	mov	r2, r3
 800976c:	693b      	ldr	r3, [r7, #16]
 800976e:	4293      	cmp	r3, r2
 8009770:	d3e6      	bcc.n	8009740 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009776:	693b      	ldr	r3, [r7, #16]
 8009778:	1ad2      	subs	r2, r2, r3
 800977a:	68fb      	ldr	r3, [r7, #12]
 800977c:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	697a      	ldr	r2, [r7, #20]
 8009782:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8009784:	6979      	ldr	r1, [r7, #20]
 8009786:	68f8      	ldr	r0, [r7, #12]
 8009788:	f7ff fbf2 	bl	8008f70 <clust2sect>
 800978c:	4602      	mov	r2, r0
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	68ba      	ldr	r2, [r7, #8]
 8009796:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800979e:	68bb      	ldr	r3, [r7, #8]
 80097a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80097a4:	441a      	add	r2, r3
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80097aa:	2300      	movs	r3, #0
}
 80097ac:	4618      	mov	r0, r3
 80097ae:	3718      	adds	r7, #24
 80097b0:	46bd      	mov	sp, r7
 80097b2:	bd80      	pop	{r7, pc}

080097b4 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80097b4:	b580      	push	{r7, lr}
 80097b6:	b086      	sub	sp, #24
 80097b8:	af00      	add	r7, sp, #0
 80097ba:	6078      	str	r0, [r7, #4]
 80097bc:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80097c4:	2100      	movs	r1, #0
 80097c6:	6878      	ldr	r0, [r7, #4]
 80097c8:	f7ff feb4 	bl	8009534 <dir_sdi>
 80097cc:	4603      	mov	r3, r0
 80097ce:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80097d0:	7dfb      	ldrb	r3, [r7, #23]
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d12b      	bne.n	800982e <dir_alloc+0x7a>
		n = 0;
 80097d6:	2300      	movs	r3, #0
 80097d8:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	69db      	ldr	r3, [r3, #28]
 80097de:	4619      	mov	r1, r3
 80097e0:	68f8      	ldr	r0, [r7, #12]
 80097e2:	f7ff fb29 	bl	8008e38 <move_window>
 80097e6:	4603      	mov	r3, r0
 80097e8:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80097ea:	7dfb      	ldrb	r3, [r7, #23]
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d11d      	bne.n	800982c <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	6a1b      	ldr	r3, [r3, #32]
 80097f4:	781b      	ldrb	r3, [r3, #0]
 80097f6:	2be5      	cmp	r3, #229	; 0xe5
 80097f8:	d004      	beq.n	8009804 <dir_alloc+0x50>
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	6a1b      	ldr	r3, [r3, #32]
 80097fe:	781b      	ldrb	r3, [r3, #0]
 8009800:	2b00      	cmp	r3, #0
 8009802:	d107      	bne.n	8009814 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8009804:	693b      	ldr	r3, [r7, #16]
 8009806:	3301      	adds	r3, #1
 8009808:	613b      	str	r3, [r7, #16]
 800980a:	693a      	ldr	r2, [r7, #16]
 800980c:	683b      	ldr	r3, [r7, #0]
 800980e:	429a      	cmp	r2, r3
 8009810:	d102      	bne.n	8009818 <dir_alloc+0x64>
 8009812:	e00c      	b.n	800982e <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8009814:	2300      	movs	r3, #0
 8009816:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8009818:	2101      	movs	r1, #1
 800981a:	6878      	ldr	r0, [r7, #4]
 800981c:	f7ff ff05 	bl	800962a <dir_next>
 8009820:	4603      	mov	r3, r0
 8009822:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8009824:	7dfb      	ldrb	r3, [r7, #23]
 8009826:	2b00      	cmp	r3, #0
 8009828:	d0d7      	beq.n	80097da <dir_alloc+0x26>
 800982a:	e000      	b.n	800982e <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800982c:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800982e:	7dfb      	ldrb	r3, [r7, #23]
 8009830:	2b04      	cmp	r3, #4
 8009832:	d101      	bne.n	8009838 <dir_alloc+0x84>
 8009834:	2307      	movs	r3, #7
 8009836:	75fb      	strb	r3, [r7, #23]
	return res;
 8009838:	7dfb      	ldrb	r3, [r7, #23]
}
 800983a:	4618      	mov	r0, r3
 800983c:	3718      	adds	r7, #24
 800983e:	46bd      	mov	sp, r7
 8009840:	bd80      	pop	{r7, pc}

08009842 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8009842:	b580      	push	{r7, lr}
 8009844:	b084      	sub	sp, #16
 8009846:	af00      	add	r7, sp, #0
 8009848:	6078      	str	r0, [r7, #4]
 800984a:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800984c:	683b      	ldr	r3, [r7, #0]
 800984e:	331a      	adds	r3, #26
 8009850:	4618      	mov	r0, r3
 8009852:	f7ff f841 	bl	80088d8 <ld_word>
 8009856:	4603      	mov	r3, r0
 8009858:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	781b      	ldrb	r3, [r3, #0]
 800985e:	2b03      	cmp	r3, #3
 8009860:	d109      	bne.n	8009876 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8009862:	683b      	ldr	r3, [r7, #0]
 8009864:	3314      	adds	r3, #20
 8009866:	4618      	mov	r0, r3
 8009868:	f7ff f836 	bl	80088d8 <ld_word>
 800986c:	4603      	mov	r3, r0
 800986e:	041b      	lsls	r3, r3, #16
 8009870:	68fa      	ldr	r2, [r7, #12]
 8009872:	4313      	orrs	r3, r2
 8009874:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8009876:	68fb      	ldr	r3, [r7, #12]
}
 8009878:	4618      	mov	r0, r3
 800987a:	3710      	adds	r7, #16
 800987c:	46bd      	mov	sp, r7
 800987e:	bd80      	pop	{r7, pc}

08009880 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8009880:	b580      	push	{r7, lr}
 8009882:	b084      	sub	sp, #16
 8009884:	af00      	add	r7, sp, #0
 8009886:	60f8      	str	r0, [r7, #12]
 8009888:	60b9      	str	r1, [r7, #8]
 800988a:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800988c:	68bb      	ldr	r3, [r7, #8]
 800988e:	331a      	adds	r3, #26
 8009890:	687a      	ldr	r2, [r7, #4]
 8009892:	b292      	uxth	r2, r2
 8009894:	4611      	mov	r1, r2
 8009896:	4618      	mov	r0, r3
 8009898:	f7ff f859 	bl	800894e <st_word>
	if (fs->fs_type == FS_FAT32) {
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	781b      	ldrb	r3, [r3, #0]
 80098a0:	2b03      	cmp	r3, #3
 80098a2:	d109      	bne.n	80098b8 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80098a4:	68bb      	ldr	r3, [r7, #8]
 80098a6:	f103 0214 	add.w	r2, r3, #20
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	0c1b      	lsrs	r3, r3, #16
 80098ae:	b29b      	uxth	r3, r3
 80098b0:	4619      	mov	r1, r3
 80098b2:	4610      	mov	r0, r2
 80098b4:	f7ff f84b 	bl	800894e <st_word>
	}
}
 80098b8:	bf00      	nop
 80098ba:	3710      	adds	r7, #16
 80098bc:	46bd      	mov	sp, r7
 80098be:	bd80      	pop	{r7, pc}

080098c0 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 80098c0:	b580      	push	{r7, lr}
 80098c2:	b086      	sub	sp, #24
 80098c4:	af00      	add	r7, sp, #0
 80098c6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80098ce:	2100      	movs	r1, #0
 80098d0:	6878      	ldr	r0, [r7, #4]
 80098d2:	f7ff fe2f 	bl	8009534 <dir_sdi>
 80098d6:	4603      	mov	r3, r0
 80098d8:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80098da:	7dfb      	ldrb	r3, [r7, #23]
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d001      	beq.n	80098e4 <dir_find+0x24>
 80098e0:	7dfb      	ldrb	r3, [r7, #23]
 80098e2:	e03e      	b.n	8009962 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	69db      	ldr	r3, [r3, #28]
 80098e8:	4619      	mov	r1, r3
 80098ea:	6938      	ldr	r0, [r7, #16]
 80098ec:	f7ff faa4 	bl	8008e38 <move_window>
 80098f0:	4603      	mov	r3, r0
 80098f2:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80098f4:	7dfb      	ldrb	r3, [r7, #23]
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d12f      	bne.n	800995a <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	6a1b      	ldr	r3, [r3, #32]
 80098fe:	781b      	ldrb	r3, [r3, #0]
 8009900:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8009902:	7bfb      	ldrb	r3, [r7, #15]
 8009904:	2b00      	cmp	r3, #0
 8009906:	d102      	bne.n	800990e <dir_find+0x4e>
 8009908:	2304      	movs	r3, #4
 800990a:	75fb      	strb	r3, [r7, #23]
 800990c:	e028      	b.n	8009960 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	6a1b      	ldr	r3, [r3, #32]
 8009912:	330b      	adds	r3, #11
 8009914:	781b      	ldrb	r3, [r3, #0]
 8009916:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800991a:	b2da      	uxtb	r2, r3
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	6a1b      	ldr	r3, [r3, #32]
 8009924:	330b      	adds	r3, #11
 8009926:	781b      	ldrb	r3, [r3, #0]
 8009928:	f003 0308 	and.w	r3, r3, #8
 800992c:	2b00      	cmp	r3, #0
 800992e:	d10a      	bne.n	8009946 <dir_find+0x86>
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	6a18      	ldr	r0, [r3, #32]
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	3324      	adds	r3, #36	; 0x24
 8009938:	220b      	movs	r2, #11
 800993a:	4619      	mov	r1, r3
 800993c:	f7ff f88a 	bl	8008a54 <mem_cmp>
 8009940:	4603      	mov	r3, r0
 8009942:	2b00      	cmp	r3, #0
 8009944:	d00b      	beq.n	800995e <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8009946:	2100      	movs	r1, #0
 8009948:	6878      	ldr	r0, [r7, #4]
 800994a:	f7ff fe6e 	bl	800962a <dir_next>
 800994e:	4603      	mov	r3, r0
 8009950:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8009952:	7dfb      	ldrb	r3, [r7, #23]
 8009954:	2b00      	cmp	r3, #0
 8009956:	d0c5      	beq.n	80098e4 <dir_find+0x24>
 8009958:	e002      	b.n	8009960 <dir_find+0xa0>
		if (res != FR_OK) break;
 800995a:	bf00      	nop
 800995c:	e000      	b.n	8009960 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800995e:	bf00      	nop

	return res;
 8009960:	7dfb      	ldrb	r3, [r7, #23]
}
 8009962:	4618      	mov	r0, r3
 8009964:	3718      	adds	r7, #24
 8009966:	46bd      	mov	sp, r7
 8009968:	bd80      	pop	{r7, pc}

0800996a <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800996a:	b580      	push	{r7, lr}
 800996c:	b084      	sub	sp, #16
 800996e:	af00      	add	r7, sp, #0
 8009970:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8009978:	2101      	movs	r1, #1
 800997a:	6878      	ldr	r0, [r7, #4]
 800997c:	f7ff ff1a 	bl	80097b4 <dir_alloc>
 8009980:	4603      	mov	r3, r0
 8009982:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8009984:	7bfb      	ldrb	r3, [r7, #15]
 8009986:	2b00      	cmp	r3, #0
 8009988:	d11c      	bne.n	80099c4 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	69db      	ldr	r3, [r3, #28]
 800998e:	4619      	mov	r1, r3
 8009990:	68b8      	ldr	r0, [r7, #8]
 8009992:	f7ff fa51 	bl	8008e38 <move_window>
 8009996:	4603      	mov	r3, r0
 8009998:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800999a:	7bfb      	ldrb	r3, [r7, #15]
 800999c:	2b00      	cmp	r3, #0
 800999e:	d111      	bne.n	80099c4 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	6a1b      	ldr	r3, [r3, #32]
 80099a4:	2220      	movs	r2, #32
 80099a6:	2100      	movs	r1, #0
 80099a8:	4618      	mov	r0, r3
 80099aa:	f7ff f838 	bl	8008a1e <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	6a18      	ldr	r0, [r3, #32]
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	3324      	adds	r3, #36	; 0x24
 80099b6:	220b      	movs	r2, #11
 80099b8:	4619      	mov	r1, r3
 80099ba:	f7ff f80f 	bl	80089dc <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 80099be:	68bb      	ldr	r3, [r7, #8]
 80099c0:	2201      	movs	r2, #1
 80099c2:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80099c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80099c6:	4618      	mov	r0, r3
 80099c8:	3710      	adds	r7, #16
 80099ca:	46bd      	mov	sp, r7
 80099cc:	bd80      	pop	{r7, pc}
	...

080099d0 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80099d0:	b580      	push	{r7, lr}
 80099d2:	b088      	sub	sp, #32
 80099d4:	af00      	add	r7, sp, #0
 80099d6:	6078      	str	r0, [r7, #4]
 80099d8:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 80099da:	683b      	ldr	r3, [r7, #0]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	60fb      	str	r3, [r7, #12]
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	3324      	adds	r3, #36	; 0x24
 80099e4:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 80099e6:	220b      	movs	r2, #11
 80099e8:	2120      	movs	r1, #32
 80099ea:	68b8      	ldr	r0, [r7, #8]
 80099ec:	f7ff f817 	bl	8008a1e <mem_set>
	si = i = 0; ni = 8;
 80099f0:	2300      	movs	r3, #0
 80099f2:	613b      	str	r3, [r7, #16]
 80099f4:	693b      	ldr	r3, [r7, #16]
 80099f6:	61fb      	str	r3, [r7, #28]
 80099f8:	2308      	movs	r3, #8
 80099fa:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 80099fc:	69fb      	ldr	r3, [r7, #28]
 80099fe:	1c5a      	adds	r2, r3, #1
 8009a00:	61fa      	str	r2, [r7, #28]
 8009a02:	68fa      	ldr	r2, [r7, #12]
 8009a04:	4413      	add	r3, r2
 8009a06:	781b      	ldrb	r3, [r3, #0]
 8009a08:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8009a0a:	7efb      	ldrb	r3, [r7, #27]
 8009a0c:	2b20      	cmp	r3, #32
 8009a0e:	d94e      	bls.n	8009aae <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8009a10:	7efb      	ldrb	r3, [r7, #27]
 8009a12:	2b2f      	cmp	r3, #47	; 0x2f
 8009a14:	d006      	beq.n	8009a24 <create_name+0x54>
 8009a16:	7efb      	ldrb	r3, [r7, #27]
 8009a18:	2b5c      	cmp	r3, #92	; 0x5c
 8009a1a:	d110      	bne.n	8009a3e <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8009a1c:	e002      	b.n	8009a24 <create_name+0x54>
 8009a1e:	69fb      	ldr	r3, [r7, #28]
 8009a20:	3301      	adds	r3, #1
 8009a22:	61fb      	str	r3, [r7, #28]
 8009a24:	68fa      	ldr	r2, [r7, #12]
 8009a26:	69fb      	ldr	r3, [r7, #28]
 8009a28:	4413      	add	r3, r2
 8009a2a:	781b      	ldrb	r3, [r3, #0]
 8009a2c:	2b2f      	cmp	r3, #47	; 0x2f
 8009a2e:	d0f6      	beq.n	8009a1e <create_name+0x4e>
 8009a30:	68fa      	ldr	r2, [r7, #12]
 8009a32:	69fb      	ldr	r3, [r7, #28]
 8009a34:	4413      	add	r3, r2
 8009a36:	781b      	ldrb	r3, [r3, #0]
 8009a38:	2b5c      	cmp	r3, #92	; 0x5c
 8009a3a:	d0f0      	beq.n	8009a1e <create_name+0x4e>
			break;
 8009a3c:	e038      	b.n	8009ab0 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8009a3e:	7efb      	ldrb	r3, [r7, #27]
 8009a40:	2b2e      	cmp	r3, #46	; 0x2e
 8009a42:	d003      	beq.n	8009a4c <create_name+0x7c>
 8009a44:	693a      	ldr	r2, [r7, #16]
 8009a46:	697b      	ldr	r3, [r7, #20]
 8009a48:	429a      	cmp	r2, r3
 8009a4a:	d30c      	bcc.n	8009a66 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8009a4c:	697b      	ldr	r3, [r7, #20]
 8009a4e:	2b0b      	cmp	r3, #11
 8009a50:	d002      	beq.n	8009a58 <create_name+0x88>
 8009a52:	7efb      	ldrb	r3, [r7, #27]
 8009a54:	2b2e      	cmp	r3, #46	; 0x2e
 8009a56:	d001      	beq.n	8009a5c <create_name+0x8c>
 8009a58:	2306      	movs	r3, #6
 8009a5a:	e044      	b.n	8009ae6 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8009a5c:	2308      	movs	r3, #8
 8009a5e:	613b      	str	r3, [r7, #16]
 8009a60:	230b      	movs	r3, #11
 8009a62:	617b      	str	r3, [r7, #20]
			continue;
 8009a64:	e022      	b.n	8009aac <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 8009a66:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	da04      	bge.n	8009a78 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8009a6e:	7efb      	ldrb	r3, [r7, #27]
 8009a70:	3b80      	subs	r3, #128	; 0x80
 8009a72:	4a1f      	ldr	r2, [pc, #124]	; (8009af0 <create_name+0x120>)
 8009a74:	5cd3      	ldrb	r3, [r2, r3]
 8009a76:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8009a78:	7efb      	ldrb	r3, [r7, #27]
 8009a7a:	4619      	mov	r1, r3
 8009a7c:	481d      	ldr	r0, [pc, #116]	; (8009af4 <create_name+0x124>)
 8009a7e:	f7ff f810 	bl	8008aa2 <chk_chr>
 8009a82:	4603      	mov	r3, r0
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d001      	beq.n	8009a8c <create_name+0xbc>
 8009a88:	2306      	movs	r3, #6
 8009a8a:	e02c      	b.n	8009ae6 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8009a8c:	7efb      	ldrb	r3, [r7, #27]
 8009a8e:	2b60      	cmp	r3, #96	; 0x60
 8009a90:	d905      	bls.n	8009a9e <create_name+0xce>
 8009a92:	7efb      	ldrb	r3, [r7, #27]
 8009a94:	2b7a      	cmp	r3, #122	; 0x7a
 8009a96:	d802      	bhi.n	8009a9e <create_name+0xce>
 8009a98:	7efb      	ldrb	r3, [r7, #27]
 8009a9a:	3b20      	subs	r3, #32
 8009a9c:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 8009a9e:	693b      	ldr	r3, [r7, #16]
 8009aa0:	1c5a      	adds	r2, r3, #1
 8009aa2:	613a      	str	r2, [r7, #16]
 8009aa4:	68ba      	ldr	r2, [r7, #8]
 8009aa6:	4413      	add	r3, r2
 8009aa8:	7efa      	ldrb	r2, [r7, #27]
 8009aaa:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8009aac:	e7a6      	b.n	80099fc <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8009aae:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8009ab0:	68fa      	ldr	r2, [r7, #12]
 8009ab2:	69fb      	ldr	r3, [r7, #28]
 8009ab4:	441a      	add	r2, r3
 8009ab6:	683b      	ldr	r3, [r7, #0]
 8009ab8:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8009aba:	693b      	ldr	r3, [r7, #16]
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d101      	bne.n	8009ac4 <create_name+0xf4>
 8009ac0:	2306      	movs	r3, #6
 8009ac2:	e010      	b.n	8009ae6 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8009ac4:	68bb      	ldr	r3, [r7, #8]
 8009ac6:	781b      	ldrb	r3, [r3, #0]
 8009ac8:	2be5      	cmp	r3, #229	; 0xe5
 8009aca:	d102      	bne.n	8009ad2 <create_name+0x102>
 8009acc:	68bb      	ldr	r3, [r7, #8]
 8009ace:	2205      	movs	r2, #5
 8009ad0:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8009ad2:	7efb      	ldrb	r3, [r7, #27]
 8009ad4:	2b20      	cmp	r3, #32
 8009ad6:	d801      	bhi.n	8009adc <create_name+0x10c>
 8009ad8:	2204      	movs	r2, #4
 8009ada:	e000      	b.n	8009ade <create_name+0x10e>
 8009adc:	2200      	movs	r2, #0
 8009ade:	68bb      	ldr	r3, [r7, #8]
 8009ae0:	330b      	adds	r3, #11
 8009ae2:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8009ae4:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 8009ae6:	4618      	mov	r0, r3
 8009ae8:	3720      	adds	r7, #32
 8009aea:	46bd      	mov	sp, r7
 8009aec:	bd80      	pop	{r7, pc}
 8009aee:	bf00      	nop
 8009af0:	08012168 	.word	0x08012168
 8009af4:	08010c14 	.word	0x08010c14

08009af8 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8009af8:	b580      	push	{r7, lr}
 8009afa:	b086      	sub	sp, #24
 8009afc:	af00      	add	r7, sp, #0
 8009afe:	6078      	str	r0, [r7, #4]
 8009b00:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8009b06:	693b      	ldr	r3, [r7, #16]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8009b0c:	e002      	b.n	8009b14 <follow_path+0x1c>
 8009b0e:	683b      	ldr	r3, [r7, #0]
 8009b10:	3301      	adds	r3, #1
 8009b12:	603b      	str	r3, [r7, #0]
 8009b14:	683b      	ldr	r3, [r7, #0]
 8009b16:	781b      	ldrb	r3, [r3, #0]
 8009b18:	2b2f      	cmp	r3, #47	; 0x2f
 8009b1a:	d0f8      	beq.n	8009b0e <follow_path+0x16>
 8009b1c:	683b      	ldr	r3, [r7, #0]
 8009b1e:	781b      	ldrb	r3, [r3, #0]
 8009b20:	2b5c      	cmp	r3, #92	; 0x5c
 8009b22:	d0f4      	beq.n	8009b0e <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8009b24:	693b      	ldr	r3, [r7, #16]
 8009b26:	2200      	movs	r2, #0
 8009b28:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8009b2a:	683b      	ldr	r3, [r7, #0]
 8009b2c:	781b      	ldrb	r3, [r3, #0]
 8009b2e:	2b1f      	cmp	r3, #31
 8009b30:	d80a      	bhi.n	8009b48 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	2280      	movs	r2, #128	; 0x80
 8009b36:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8009b3a:	2100      	movs	r1, #0
 8009b3c:	6878      	ldr	r0, [r7, #4]
 8009b3e:	f7ff fcf9 	bl	8009534 <dir_sdi>
 8009b42:	4603      	mov	r3, r0
 8009b44:	75fb      	strb	r3, [r7, #23]
 8009b46:	e043      	b.n	8009bd0 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8009b48:	463b      	mov	r3, r7
 8009b4a:	4619      	mov	r1, r3
 8009b4c:	6878      	ldr	r0, [r7, #4]
 8009b4e:	f7ff ff3f 	bl	80099d0 <create_name>
 8009b52:	4603      	mov	r3, r0
 8009b54:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8009b56:	7dfb      	ldrb	r3, [r7, #23]
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d134      	bne.n	8009bc6 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8009b5c:	6878      	ldr	r0, [r7, #4]
 8009b5e:	f7ff feaf 	bl	80098c0 <dir_find>
 8009b62:	4603      	mov	r3, r0
 8009b64:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8009b6c:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8009b6e:	7dfb      	ldrb	r3, [r7, #23]
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d00a      	beq.n	8009b8a <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8009b74:	7dfb      	ldrb	r3, [r7, #23]
 8009b76:	2b04      	cmp	r3, #4
 8009b78:	d127      	bne.n	8009bca <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8009b7a:	7afb      	ldrb	r3, [r7, #11]
 8009b7c:	f003 0304 	and.w	r3, r3, #4
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	d122      	bne.n	8009bca <follow_path+0xd2>
 8009b84:	2305      	movs	r3, #5
 8009b86:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8009b88:	e01f      	b.n	8009bca <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8009b8a:	7afb      	ldrb	r3, [r7, #11]
 8009b8c:	f003 0304 	and.w	r3, r3, #4
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d11c      	bne.n	8009bce <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8009b94:	693b      	ldr	r3, [r7, #16]
 8009b96:	799b      	ldrb	r3, [r3, #6]
 8009b98:	f003 0310 	and.w	r3, r3, #16
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d102      	bne.n	8009ba6 <follow_path+0xae>
				res = FR_NO_PATH; break;
 8009ba0:	2305      	movs	r3, #5
 8009ba2:	75fb      	strb	r3, [r7, #23]
 8009ba4:	e014      	b.n	8009bd0 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	695b      	ldr	r3, [r3, #20]
 8009bb0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009bb4:	4413      	add	r3, r2
 8009bb6:	4619      	mov	r1, r3
 8009bb8:	68f8      	ldr	r0, [r7, #12]
 8009bba:	f7ff fe42 	bl	8009842 <ld_clust>
 8009bbe:	4602      	mov	r2, r0
 8009bc0:	693b      	ldr	r3, [r7, #16]
 8009bc2:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8009bc4:	e7c0      	b.n	8009b48 <follow_path+0x50>
			if (res != FR_OK) break;
 8009bc6:	bf00      	nop
 8009bc8:	e002      	b.n	8009bd0 <follow_path+0xd8>
				break;
 8009bca:	bf00      	nop
 8009bcc:	e000      	b.n	8009bd0 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8009bce:	bf00      	nop
			}
		}
	}

	return res;
 8009bd0:	7dfb      	ldrb	r3, [r7, #23]
}
 8009bd2:	4618      	mov	r0, r3
 8009bd4:	3718      	adds	r7, #24
 8009bd6:	46bd      	mov	sp, r7
 8009bd8:	bd80      	pop	{r7, pc}

08009bda <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8009bda:	b480      	push	{r7}
 8009bdc:	b087      	sub	sp, #28
 8009bde:	af00      	add	r7, sp, #0
 8009be0:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8009be2:	f04f 33ff 	mov.w	r3, #4294967295
 8009be6:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d031      	beq.n	8009c54 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	617b      	str	r3, [r7, #20]
 8009bf6:	e002      	b.n	8009bfe <get_ldnumber+0x24>
 8009bf8:	697b      	ldr	r3, [r7, #20]
 8009bfa:	3301      	adds	r3, #1
 8009bfc:	617b      	str	r3, [r7, #20]
 8009bfe:	697b      	ldr	r3, [r7, #20]
 8009c00:	781b      	ldrb	r3, [r3, #0]
 8009c02:	2b20      	cmp	r3, #32
 8009c04:	d903      	bls.n	8009c0e <get_ldnumber+0x34>
 8009c06:	697b      	ldr	r3, [r7, #20]
 8009c08:	781b      	ldrb	r3, [r3, #0]
 8009c0a:	2b3a      	cmp	r3, #58	; 0x3a
 8009c0c:	d1f4      	bne.n	8009bf8 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8009c0e:	697b      	ldr	r3, [r7, #20]
 8009c10:	781b      	ldrb	r3, [r3, #0]
 8009c12:	2b3a      	cmp	r3, #58	; 0x3a
 8009c14:	d11c      	bne.n	8009c50 <get_ldnumber+0x76>
			tp = *path;
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	1c5a      	adds	r2, r3, #1
 8009c20:	60fa      	str	r2, [r7, #12]
 8009c22:	781b      	ldrb	r3, [r3, #0]
 8009c24:	3b30      	subs	r3, #48	; 0x30
 8009c26:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8009c28:	68bb      	ldr	r3, [r7, #8]
 8009c2a:	2b09      	cmp	r3, #9
 8009c2c:	d80e      	bhi.n	8009c4c <get_ldnumber+0x72>
 8009c2e:	68fa      	ldr	r2, [r7, #12]
 8009c30:	697b      	ldr	r3, [r7, #20]
 8009c32:	429a      	cmp	r2, r3
 8009c34:	d10a      	bne.n	8009c4c <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8009c36:	68bb      	ldr	r3, [r7, #8]
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	d107      	bne.n	8009c4c <get_ldnumber+0x72>
					vol = (int)i;
 8009c3c:	68bb      	ldr	r3, [r7, #8]
 8009c3e:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8009c40:	697b      	ldr	r3, [r7, #20]
 8009c42:	3301      	adds	r3, #1
 8009c44:	617b      	str	r3, [r7, #20]
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	697a      	ldr	r2, [r7, #20]
 8009c4a:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8009c4c:	693b      	ldr	r3, [r7, #16]
 8009c4e:	e002      	b.n	8009c56 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8009c50:	2300      	movs	r3, #0
 8009c52:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8009c54:	693b      	ldr	r3, [r7, #16]
}
 8009c56:	4618      	mov	r0, r3
 8009c58:	371c      	adds	r7, #28
 8009c5a:	46bd      	mov	sp, r7
 8009c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c60:	4770      	bx	lr
	...

08009c64 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8009c64:	b580      	push	{r7, lr}
 8009c66:	b082      	sub	sp, #8
 8009c68:	af00      	add	r7, sp, #0
 8009c6a:	6078      	str	r0, [r7, #4]
 8009c6c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	2200      	movs	r2, #0
 8009c72:	70da      	strb	r2, [r3, #3]
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	f04f 32ff 	mov.w	r2, #4294967295
 8009c7a:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8009c7c:	6839      	ldr	r1, [r7, #0]
 8009c7e:	6878      	ldr	r0, [r7, #4]
 8009c80:	f7ff f8da 	bl	8008e38 <move_window>
 8009c84:	4603      	mov	r3, r0
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d001      	beq.n	8009c8e <check_fs+0x2a>
 8009c8a:	2304      	movs	r3, #4
 8009c8c:	e038      	b.n	8009d00 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	3330      	adds	r3, #48	; 0x30
 8009c92:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8009c96:	4618      	mov	r0, r3
 8009c98:	f7fe fe1e 	bl	80088d8 <ld_word>
 8009c9c:	4603      	mov	r3, r0
 8009c9e:	461a      	mov	r2, r3
 8009ca0:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8009ca4:	429a      	cmp	r2, r3
 8009ca6:	d001      	beq.n	8009cac <check_fs+0x48>
 8009ca8:	2303      	movs	r3, #3
 8009caa:	e029      	b.n	8009d00 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8009cb2:	2be9      	cmp	r3, #233	; 0xe9
 8009cb4:	d009      	beq.n	8009cca <check_fs+0x66>
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8009cbc:	2beb      	cmp	r3, #235	; 0xeb
 8009cbe:	d11e      	bne.n	8009cfe <check_fs+0x9a>
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8009cc6:	2b90      	cmp	r3, #144	; 0x90
 8009cc8:	d119      	bne.n	8009cfe <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	3330      	adds	r3, #48	; 0x30
 8009cce:	3336      	adds	r3, #54	; 0x36
 8009cd0:	4618      	mov	r0, r3
 8009cd2:	f7fe fe19 	bl	8008908 <ld_dword>
 8009cd6:	4603      	mov	r3, r0
 8009cd8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8009cdc:	4a0a      	ldr	r2, [pc, #40]	; (8009d08 <check_fs+0xa4>)
 8009cde:	4293      	cmp	r3, r2
 8009ce0:	d101      	bne.n	8009ce6 <check_fs+0x82>
 8009ce2:	2300      	movs	r3, #0
 8009ce4:	e00c      	b.n	8009d00 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	3330      	adds	r3, #48	; 0x30
 8009cea:	3352      	adds	r3, #82	; 0x52
 8009cec:	4618      	mov	r0, r3
 8009cee:	f7fe fe0b 	bl	8008908 <ld_dword>
 8009cf2:	4603      	mov	r3, r0
 8009cf4:	4a05      	ldr	r2, [pc, #20]	; (8009d0c <check_fs+0xa8>)
 8009cf6:	4293      	cmp	r3, r2
 8009cf8:	d101      	bne.n	8009cfe <check_fs+0x9a>
 8009cfa:	2300      	movs	r3, #0
 8009cfc:	e000      	b.n	8009d00 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8009cfe:	2302      	movs	r3, #2
}
 8009d00:	4618      	mov	r0, r3
 8009d02:	3708      	adds	r7, #8
 8009d04:	46bd      	mov	sp, r7
 8009d06:	bd80      	pop	{r7, pc}
 8009d08:	00544146 	.word	0x00544146
 8009d0c:	33544146 	.word	0x33544146

08009d10 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8009d10:	b580      	push	{r7, lr}
 8009d12:	b096      	sub	sp, #88	; 0x58
 8009d14:	af00      	add	r7, sp, #0
 8009d16:	60f8      	str	r0, [r7, #12]
 8009d18:	60b9      	str	r1, [r7, #8]
 8009d1a:	4613      	mov	r3, r2
 8009d1c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8009d1e:	68bb      	ldr	r3, [r7, #8]
 8009d20:	2200      	movs	r2, #0
 8009d22:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8009d24:	68f8      	ldr	r0, [r7, #12]
 8009d26:	f7ff ff58 	bl	8009bda <get_ldnumber>
 8009d2a:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8009d2c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	da01      	bge.n	8009d36 <find_volume+0x26>
 8009d32:	230b      	movs	r3, #11
 8009d34:	e22d      	b.n	800a192 <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8009d36:	4aa1      	ldr	r2, [pc, #644]	; (8009fbc <find_volume+0x2ac>)
 8009d38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009d3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009d3e:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8009d40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d101      	bne.n	8009d4a <find_volume+0x3a>
 8009d46:	230c      	movs	r3, #12
 8009d48:	e223      	b.n	800a192 <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8009d4a:	68bb      	ldr	r3, [r7, #8]
 8009d4c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009d4e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8009d50:	79fb      	ldrb	r3, [r7, #7]
 8009d52:	f023 0301 	bic.w	r3, r3, #1
 8009d56:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8009d58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d5a:	781b      	ldrb	r3, [r3, #0]
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d01a      	beq.n	8009d96 <find_volume+0x86>
		stat = disk_status(fs->drv);
 8009d60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d62:	785b      	ldrb	r3, [r3, #1]
 8009d64:	4618      	mov	r0, r3
 8009d66:	f7fe fd19 	bl	800879c <disk_status>
 8009d6a:	4603      	mov	r3, r0
 8009d6c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8009d70:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009d74:	f003 0301 	and.w	r3, r3, #1
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d10c      	bne.n	8009d96 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8009d7c:	79fb      	ldrb	r3, [r7, #7]
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d007      	beq.n	8009d92 <find_volume+0x82>
 8009d82:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009d86:	f003 0304 	and.w	r3, r3, #4
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d001      	beq.n	8009d92 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8009d8e:	230a      	movs	r3, #10
 8009d90:	e1ff      	b.n	800a192 <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 8009d92:	2300      	movs	r3, #0
 8009d94:	e1fd      	b.n	800a192 <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8009d96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d98:	2200      	movs	r2, #0
 8009d9a:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8009d9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009d9e:	b2da      	uxtb	r2, r3
 8009da0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009da2:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8009da4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009da6:	785b      	ldrb	r3, [r3, #1]
 8009da8:	4618      	mov	r0, r3
 8009daa:	f7fe fd11 	bl	80087d0 <disk_initialize>
 8009dae:	4603      	mov	r3, r0
 8009db0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8009db4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009db8:	f003 0301 	and.w	r3, r3, #1
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	d001      	beq.n	8009dc4 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8009dc0:	2303      	movs	r3, #3
 8009dc2:	e1e6      	b.n	800a192 <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8009dc4:	79fb      	ldrb	r3, [r7, #7]
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d007      	beq.n	8009dda <find_volume+0xca>
 8009dca:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009dce:	f003 0304 	and.w	r3, r3, #4
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	d001      	beq.n	8009dda <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8009dd6:	230a      	movs	r3, #10
 8009dd8:	e1db      	b.n	800a192 <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8009dda:	2300      	movs	r3, #0
 8009ddc:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8009dde:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009de0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009de2:	f7ff ff3f 	bl	8009c64 <check_fs>
 8009de6:	4603      	mov	r3, r0
 8009de8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8009dec:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009df0:	2b02      	cmp	r3, #2
 8009df2:	d149      	bne.n	8009e88 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8009df4:	2300      	movs	r3, #0
 8009df6:	643b      	str	r3, [r7, #64]	; 0x40
 8009df8:	e01e      	b.n	8009e38 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8009dfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009dfc:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8009e00:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009e02:	011b      	lsls	r3, r3, #4
 8009e04:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8009e08:	4413      	add	r3, r2
 8009e0a:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8009e0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e0e:	3304      	adds	r3, #4
 8009e10:	781b      	ldrb	r3, [r3, #0]
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d006      	beq.n	8009e24 <find_volume+0x114>
 8009e16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e18:	3308      	adds	r3, #8
 8009e1a:	4618      	mov	r0, r3
 8009e1c:	f7fe fd74 	bl	8008908 <ld_dword>
 8009e20:	4602      	mov	r2, r0
 8009e22:	e000      	b.n	8009e26 <find_volume+0x116>
 8009e24:	2200      	movs	r2, #0
 8009e26:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009e28:	009b      	lsls	r3, r3, #2
 8009e2a:	3358      	adds	r3, #88	; 0x58
 8009e2c:	443b      	add	r3, r7
 8009e2e:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8009e32:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009e34:	3301      	adds	r3, #1
 8009e36:	643b      	str	r3, [r7, #64]	; 0x40
 8009e38:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009e3a:	2b03      	cmp	r3, #3
 8009e3c:	d9dd      	bls.n	8009dfa <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8009e3e:	2300      	movs	r3, #0
 8009e40:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8009e42:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d002      	beq.n	8009e4e <find_volume+0x13e>
 8009e48:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009e4a:	3b01      	subs	r3, #1
 8009e4c:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8009e4e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009e50:	009b      	lsls	r3, r3, #2
 8009e52:	3358      	adds	r3, #88	; 0x58
 8009e54:	443b      	add	r3, r7
 8009e56:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8009e5a:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8009e5c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d005      	beq.n	8009e6e <find_volume+0x15e>
 8009e62:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009e64:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009e66:	f7ff fefd 	bl	8009c64 <check_fs>
 8009e6a:	4603      	mov	r3, r0
 8009e6c:	e000      	b.n	8009e70 <find_volume+0x160>
 8009e6e:	2303      	movs	r3, #3
 8009e70:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8009e74:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009e78:	2b01      	cmp	r3, #1
 8009e7a:	d905      	bls.n	8009e88 <find_volume+0x178>
 8009e7c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009e7e:	3301      	adds	r3, #1
 8009e80:	643b      	str	r3, [r7, #64]	; 0x40
 8009e82:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009e84:	2b03      	cmp	r3, #3
 8009e86:	d9e2      	bls.n	8009e4e <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8009e88:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009e8c:	2b04      	cmp	r3, #4
 8009e8e:	d101      	bne.n	8009e94 <find_volume+0x184>
 8009e90:	2301      	movs	r3, #1
 8009e92:	e17e      	b.n	800a192 <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8009e94:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009e98:	2b01      	cmp	r3, #1
 8009e9a:	d901      	bls.n	8009ea0 <find_volume+0x190>
 8009e9c:	230d      	movs	r3, #13
 8009e9e:	e178      	b.n	800a192 <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8009ea0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ea2:	3330      	adds	r3, #48	; 0x30
 8009ea4:	330b      	adds	r3, #11
 8009ea6:	4618      	mov	r0, r3
 8009ea8:	f7fe fd16 	bl	80088d8 <ld_word>
 8009eac:	4603      	mov	r3, r0
 8009eae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009eb2:	d001      	beq.n	8009eb8 <find_volume+0x1a8>
 8009eb4:	230d      	movs	r3, #13
 8009eb6:	e16c      	b.n	800a192 <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8009eb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009eba:	3330      	adds	r3, #48	; 0x30
 8009ebc:	3316      	adds	r3, #22
 8009ebe:	4618      	mov	r0, r3
 8009ec0:	f7fe fd0a 	bl	80088d8 <ld_word>
 8009ec4:	4603      	mov	r3, r0
 8009ec6:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8009ec8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	d106      	bne.n	8009edc <find_volume+0x1cc>
 8009ece:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ed0:	3330      	adds	r3, #48	; 0x30
 8009ed2:	3324      	adds	r3, #36	; 0x24
 8009ed4:	4618      	mov	r0, r3
 8009ed6:	f7fe fd17 	bl	8008908 <ld_dword>
 8009eda:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8009edc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ede:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009ee0:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8009ee2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ee4:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 8009ee8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009eea:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8009eec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009eee:	789b      	ldrb	r3, [r3, #2]
 8009ef0:	2b01      	cmp	r3, #1
 8009ef2:	d005      	beq.n	8009f00 <find_volume+0x1f0>
 8009ef4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ef6:	789b      	ldrb	r3, [r3, #2]
 8009ef8:	2b02      	cmp	r3, #2
 8009efa:	d001      	beq.n	8009f00 <find_volume+0x1f0>
 8009efc:	230d      	movs	r3, #13
 8009efe:	e148      	b.n	800a192 <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8009f00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f02:	789b      	ldrb	r3, [r3, #2]
 8009f04:	461a      	mov	r2, r3
 8009f06:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009f08:	fb02 f303 	mul.w	r3, r2, r3
 8009f0c:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8009f0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009f14:	b29a      	uxth	r2, r3
 8009f16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f18:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8009f1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f1c:	895b      	ldrh	r3, [r3, #10]
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d008      	beq.n	8009f34 <find_volume+0x224>
 8009f22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f24:	895b      	ldrh	r3, [r3, #10]
 8009f26:	461a      	mov	r2, r3
 8009f28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f2a:	895b      	ldrh	r3, [r3, #10]
 8009f2c:	3b01      	subs	r3, #1
 8009f2e:	4013      	ands	r3, r2
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d001      	beq.n	8009f38 <find_volume+0x228>
 8009f34:	230d      	movs	r3, #13
 8009f36:	e12c      	b.n	800a192 <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8009f38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f3a:	3330      	adds	r3, #48	; 0x30
 8009f3c:	3311      	adds	r3, #17
 8009f3e:	4618      	mov	r0, r3
 8009f40:	f7fe fcca 	bl	80088d8 <ld_word>
 8009f44:	4603      	mov	r3, r0
 8009f46:	461a      	mov	r2, r3
 8009f48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f4a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8009f4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f4e:	891b      	ldrh	r3, [r3, #8]
 8009f50:	f003 030f 	and.w	r3, r3, #15
 8009f54:	b29b      	uxth	r3, r3
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d001      	beq.n	8009f5e <find_volume+0x24e>
 8009f5a:	230d      	movs	r3, #13
 8009f5c:	e119      	b.n	800a192 <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8009f5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f60:	3330      	adds	r3, #48	; 0x30
 8009f62:	3313      	adds	r3, #19
 8009f64:	4618      	mov	r0, r3
 8009f66:	f7fe fcb7 	bl	80088d8 <ld_word>
 8009f6a:	4603      	mov	r3, r0
 8009f6c:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8009f6e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	d106      	bne.n	8009f82 <find_volume+0x272>
 8009f74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f76:	3330      	adds	r3, #48	; 0x30
 8009f78:	3320      	adds	r3, #32
 8009f7a:	4618      	mov	r0, r3
 8009f7c:	f7fe fcc4 	bl	8008908 <ld_dword>
 8009f80:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8009f82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f84:	3330      	adds	r3, #48	; 0x30
 8009f86:	330e      	adds	r3, #14
 8009f88:	4618      	mov	r0, r3
 8009f8a:	f7fe fca5 	bl	80088d8 <ld_word>
 8009f8e:	4603      	mov	r3, r0
 8009f90:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8009f92:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d101      	bne.n	8009f9c <find_volume+0x28c>
 8009f98:	230d      	movs	r3, #13
 8009f9a:	e0fa      	b.n	800a192 <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8009f9c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8009f9e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009fa0:	4413      	add	r3, r2
 8009fa2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009fa4:	8912      	ldrh	r2, [r2, #8]
 8009fa6:	0912      	lsrs	r2, r2, #4
 8009fa8:	b292      	uxth	r2, r2
 8009faa:	4413      	add	r3, r2
 8009fac:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8009fae:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009fb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fb2:	429a      	cmp	r2, r3
 8009fb4:	d204      	bcs.n	8009fc0 <find_volume+0x2b0>
 8009fb6:	230d      	movs	r3, #13
 8009fb8:	e0eb      	b.n	800a192 <find_volume+0x482>
 8009fba:	bf00      	nop
 8009fbc:	20000f04 	.word	0x20000f04
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8009fc0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009fc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fc4:	1ad3      	subs	r3, r2, r3
 8009fc6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009fc8:	8952      	ldrh	r2, [r2, #10]
 8009fca:	fbb3 f3f2 	udiv	r3, r3, r2
 8009fce:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8009fd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d101      	bne.n	8009fda <find_volume+0x2ca>
 8009fd6:	230d      	movs	r3, #13
 8009fd8:	e0db      	b.n	800a192 <find_volume+0x482>
		fmt = FS_FAT32;
 8009fda:	2303      	movs	r3, #3
 8009fdc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8009fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fe2:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8009fe6:	4293      	cmp	r3, r2
 8009fe8:	d802      	bhi.n	8009ff0 <find_volume+0x2e0>
 8009fea:	2302      	movs	r3, #2
 8009fec:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8009ff0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ff2:	f640 72f5 	movw	r2, #4085	; 0xff5
 8009ff6:	4293      	cmp	r3, r2
 8009ff8:	d802      	bhi.n	800a000 <find_volume+0x2f0>
 8009ffa:	2301      	movs	r3, #1
 8009ffc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800a000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a002:	1c9a      	adds	r2, r3, #2
 800a004:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a006:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 800a008:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a00a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800a00c:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800a00e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800a010:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a012:	441a      	add	r2, r3
 800a014:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a016:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 800a018:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800a01a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a01c:	441a      	add	r2, r3
 800a01e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a020:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 800a022:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a026:	2b03      	cmp	r3, #3
 800a028:	d11e      	bne.n	800a068 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800a02a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a02c:	3330      	adds	r3, #48	; 0x30
 800a02e:	332a      	adds	r3, #42	; 0x2a
 800a030:	4618      	mov	r0, r3
 800a032:	f7fe fc51 	bl	80088d8 <ld_word>
 800a036:	4603      	mov	r3, r0
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d001      	beq.n	800a040 <find_volume+0x330>
 800a03c:	230d      	movs	r3, #13
 800a03e:	e0a8      	b.n	800a192 <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800a040:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a042:	891b      	ldrh	r3, [r3, #8]
 800a044:	2b00      	cmp	r3, #0
 800a046:	d001      	beq.n	800a04c <find_volume+0x33c>
 800a048:	230d      	movs	r3, #13
 800a04a:	e0a2      	b.n	800a192 <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800a04c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a04e:	3330      	adds	r3, #48	; 0x30
 800a050:	332c      	adds	r3, #44	; 0x2c
 800a052:	4618      	mov	r0, r3
 800a054:	f7fe fc58 	bl	8008908 <ld_dword>
 800a058:	4602      	mov	r2, r0
 800a05a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a05c:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800a05e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a060:	695b      	ldr	r3, [r3, #20]
 800a062:	009b      	lsls	r3, r3, #2
 800a064:	647b      	str	r3, [r7, #68]	; 0x44
 800a066:	e01f      	b.n	800a0a8 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800a068:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a06a:	891b      	ldrh	r3, [r3, #8]
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d101      	bne.n	800a074 <find_volume+0x364>
 800a070:	230d      	movs	r3, #13
 800a072:	e08e      	b.n	800a192 <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800a074:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a076:	6a1a      	ldr	r2, [r3, #32]
 800a078:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a07a:	441a      	add	r2, r3
 800a07c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a07e:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800a080:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a084:	2b02      	cmp	r3, #2
 800a086:	d103      	bne.n	800a090 <find_volume+0x380>
 800a088:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a08a:	695b      	ldr	r3, [r3, #20]
 800a08c:	005b      	lsls	r3, r3, #1
 800a08e:	e00a      	b.n	800a0a6 <find_volume+0x396>
 800a090:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a092:	695a      	ldr	r2, [r3, #20]
 800a094:	4613      	mov	r3, r2
 800a096:	005b      	lsls	r3, r3, #1
 800a098:	4413      	add	r3, r2
 800a09a:	085a      	lsrs	r2, r3, #1
 800a09c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a09e:	695b      	ldr	r3, [r3, #20]
 800a0a0:	f003 0301 	and.w	r3, r3, #1
 800a0a4:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800a0a6:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800a0a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a0aa:	699a      	ldr	r2, [r3, #24]
 800a0ac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a0ae:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800a0b2:	0a5b      	lsrs	r3, r3, #9
 800a0b4:	429a      	cmp	r2, r3
 800a0b6:	d201      	bcs.n	800a0bc <find_volume+0x3ac>
 800a0b8:	230d      	movs	r3, #13
 800a0ba:	e06a      	b.n	800a192 <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800a0bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a0be:	f04f 32ff 	mov.w	r2, #4294967295
 800a0c2:	611a      	str	r2, [r3, #16]
 800a0c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a0c6:	691a      	ldr	r2, [r3, #16]
 800a0c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a0ca:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 800a0cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a0ce:	2280      	movs	r2, #128	; 0x80
 800a0d0:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800a0d2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a0d6:	2b03      	cmp	r3, #3
 800a0d8:	d149      	bne.n	800a16e <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800a0da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a0dc:	3330      	adds	r3, #48	; 0x30
 800a0de:	3330      	adds	r3, #48	; 0x30
 800a0e0:	4618      	mov	r0, r3
 800a0e2:	f7fe fbf9 	bl	80088d8 <ld_word>
 800a0e6:	4603      	mov	r3, r0
 800a0e8:	2b01      	cmp	r3, #1
 800a0ea:	d140      	bne.n	800a16e <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800a0ec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a0ee:	3301      	adds	r3, #1
 800a0f0:	4619      	mov	r1, r3
 800a0f2:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a0f4:	f7fe fea0 	bl	8008e38 <move_window>
 800a0f8:	4603      	mov	r3, r0
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d137      	bne.n	800a16e <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800a0fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a100:	2200      	movs	r2, #0
 800a102:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800a104:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a106:	3330      	adds	r3, #48	; 0x30
 800a108:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800a10c:	4618      	mov	r0, r3
 800a10e:	f7fe fbe3 	bl	80088d8 <ld_word>
 800a112:	4603      	mov	r3, r0
 800a114:	461a      	mov	r2, r3
 800a116:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800a11a:	429a      	cmp	r2, r3
 800a11c:	d127      	bne.n	800a16e <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800a11e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a120:	3330      	adds	r3, #48	; 0x30
 800a122:	4618      	mov	r0, r3
 800a124:	f7fe fbf0 	bl	8008908 <ld_dword>
 800a128:	4603      	mov	r3, r0
 800a12a:	4a1c      	ldr	r2, [pc, #112]	; (800a19c <find_volume+0x48c>)
 800a12c:	4293      	cmp	r3, r2
 800a12e:	d11e      	bne.n	800a16e <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800a130:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a132:	3330      	adds	r3, #48	; 0x30
 800a134:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800a138:	4618      	mov	r0, r3
 800a13a:	f7fe fbe5 	bl	8008908 <ld_dword>
 800a13e:	4603      	mov	r3, r0
 800a140:	4a17      	ldr	r2, [pc, #92]	; (800a1a0 <find_volume+0x490>)
 800a142:	4293      	cmp	r3, r2
 800a144:	d113      	bne.n	800a16e <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800a146:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a148:	3330      	adds	r3, #48	; 0x30
 800a14a:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800a14e:	4618      	mov	r0, r3
 800a150:	f7fe fbda 	bl	8008908 <ld_dword>
 800a154:	4602      	mov	r2, r0
 800a156:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a158:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800a15a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a15c:	3330      	adds	r3, #48	; 0x30
 800a15e:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800a162:	4618      	mov	r0, r3
 800a164:	f7fe fbd0 	bl	8008908 <ld_dword>
 800a168:	4602      	mov	r2, r0
 800a16a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a16c:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800a16e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a170:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800a174:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800a176:	4b0b      	ldr	r3, [pc, #44]	; (800a1a4 <find_volume+0x494>)
 800a178:	881b      	ldrh	r3, [r3, #0]
 800a17a:	3301      	adds	r3, #1
 800a17c:	b29a      	uxth	r2, r3
 800a17e:	4b09      	ldr	r3, [pc, #36]	; (800a1a4 <find_volume+0x494>)
 800a180:	801a      	strh	r2, [r3, #0]
 800a182:	4b08      	ldr	r3, [pc, #32]	; (800a1a4 <find_volume+0x494>)
 800a184:	881a      	ldrh	r2, [r3, #0]
 800a186:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a188:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800a18a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a18c:	f7fe fdec 	bl	8008d68 <clear_lock>
#endif
	return FR_OK;
 800a190:	2300      	movs	r3, #0
}
 800a192:	4618      	mov	r0, r3
 800a194:	3758      	adds	r7, #88	; 0x58
 800a196:	46bd      	mov	sp, r7
 800a198:	bd80      	pop	{r7, pc}
 800a19a:	bf00      	nop
 800a19c:	41615252 	.word	0x41615252
 800a1a0:	61417272 	.word	0x61417272
 800a1a4:	20000f08 	.word	0x20000f08

0800a1a8 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800a1a8:	b580      	push	{r7, lr}
 800a1aa:	b084      	sub	sp, #16
 800a1ac:	af00      	add	r7, sp, #0
 800a1ae:	6078      	str	r0, [r7, #4]
 800a1b0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800a1b2:	2309      	movs	r3, #9
 800a1b4:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d01c      	beq.n	800a1f6 <validate+0x4e>
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	d018      	beq.n	800a1f6 <validate+0x4e>
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	781b      	ldrb	r3, [r3, #0]
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d013      	beq.n	800a1f6 <validate+0x4e>
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	889a      	ldrh	r2, [r3, #4]
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	88db      	ldrh	r3, [r3, #6]
 800a1d8:	429a      	cmp	r2, r3
 800a1da:	d10c      	bne.n	800a1f6 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	785b      	ldrb	r3, [r3, #1]
 800a1e2:	4618      	mov	r0, r3
 800a1e4:	f7fe fada 	bl	800879c <disk_status>
 800a1e8:	4603      	mov	r3, r0
 800a1ea:	f003 0301 	and.w	r3, r3, #1
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	d101      	bne.n	800a1f6 <validate+0x4e>
			res = FR_OK;
 800a1f2:	2300      	movs	r3, #0
 800a1f4:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800a1f6:	7bfb      	ldrb	r3, [r7, #15]
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d102      	bne.n	800a202 <validate+0x5a>
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	e000      	b.n	800a204 <validate+0x5c>
 800a202:	2300      	movs	r3, #0
 800a204:	683a      	ldr	r2, [r7, #0]
 800a206:	6013      	str	r3, [r2, #0]
	return res;
 800a208:	7bfb      	ldrb	r3, [r7, #15]
}
 800a20a:	4618      	mov	r0, r3
 800a20c:	3710      	adds	r7, #16
 800a20e:	46bd      	mov	sp, r7
 800a210:	bd80      	pop	{r7, pc}
	...

0800a214 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800a214:	b580      	push	{r7, lr}
 800a216:	b088      	sub	sp, #32
 800a218:	af00      	add	r7, sp, #0
 800a21a:	60f8      	str	r0, [r7, #12]
 800a21c:	60b9      	str	r1, [r7, #8]
 800a21e:	4613      	mov	r3, r2
 800a220:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800a222:	68bb      	ldr	r3, [r7, #8]
 800a224:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800a226:	f107 0310 	add.w	r3, r7, #16
 800a22a:	4618      	mov	r0, r3
 800a22c:	f7ff fcd5 	bl	8009bda <get_ldnumber>
 800a230:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800a232:	69fb      	ldr	r3, [r7, #28]
 800a234:	2b00      	cmp	r3, #0
 800a236:	da01      	bge.n	800a23c <f_mount+0x28>
 800a238:	230b      	movs	r3, #11
 800a23a:	e02b      	b.n	800a294 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800a23c:	4a17      	ldr	r2, [pc, #92]	; (800a29c <f_mount+0x88>)
 800a23e:	69fb      	ldr	r3, [r7, #28]
 800a240:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a244:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800a246:	69bb      	ldr	r3, [r7, #24]
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d005      	beq.n	800a258 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800a24c:	69b8      	ldr	r0, [r7, #24]
 800a24e:	f7fe fd8b 	bl	8008d68 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800a252:	69bb      	ldr	r3, [r7, #24]
 800a254:	2200      	movs	r2, #0
 800a256:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d002      	beq.n	800a264 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	2200      	movs	r2, #0
 800a262:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800a264:	68fa      	ldr	r2, [r7, #12]
 800a266:	490d      	ldr	r1, [pc, #52]	; (800a29c <f_mount+0x88>)
 800a268:	69fb      	ldr	r3, [r7, #28]
 800a26a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800a26e:	68fb      	ldr	r3, [r7, #12]
 800a270:	2b00      	cmp	r3, #0
 800a272:	d002      	beq.n	800a27a <f_mount+0x66>
 800a274:	79fb      	ldrb	r3, [r7, #7]
 800a276:	2b01      	cmp	r3, #1
 800a278:	d001      	beq.n	800a27e <f_mount+0x6a>
 800a27a:	2300      	movs	r3, #0
 800a27c:	e00a      	b.n	800a294 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800a27e:	f107 010c 	add.w	r1, r7, #12
 800a282:	f107 0308 	add.w	r3, r7, #8
 800a286:	2200      	movs	r2, #0
 800a288:	4618      	mov	r0, r3
 800a28a:	f7ff fd41 	bl	8009d10 <find_volume>
 800a28e:	4603      	mov	r3, r0
 800a290:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800a292:	7dfb      	ldrb	r3, [r7, #23]
}
 800a294:	4618      	mov	r0, r3
 800a296:	3720      	adds	r7, #32
 800a298:	46bd      	mov	sp, r7
 800a29a:	bd80      	pop	{r7, pc}
 800a29c:	20000f04 	.word	0x20000f04

0800a2a0 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800a2a0:	b580      	push	{r7, lr}
 800a2a2:	b098      	sub	sp, #96	; 0x60
 800a2a4:	af00      	add	r7, sp, #0
 800a2a6:	60f8      	str	r0, [r7, #12]
 800a2a8:	60b9      	str	r1, [r7, #8]
 800a2aa:	4613      	mov	r3, r2
 800a2ac:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800a2ae:	68fb      	ldr	r3, [r7, #12]
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d101      	bne.n	800a2b8 <f_open+0x18>
 800a2b4:	2309      	movs	r3, #9
 800a2b6:	e1ad      	b.n	800a614 <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800a2b8:	79fb      	ldrb	r3, [r7, #7]
 800a2ba:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a2be:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800a2c0:	79fa      	ldrb	r2, [r7, #7]
 800a2c2:	f107 0110 	add.w	r1, r7, #16
 800a2c6:	f107 0308 	add.w	r3, r7, #8
 800a2ca:	4618      	mov	r0, r3
 800a2cc:	f7ff fd20 	bl	8009d10 <find_volume>
 800a2d0:	4603      	mov	r3, r0
 800a2d2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 800a2d6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	f040 8191 	bne.w	800a602 <f_open+0x362>
		dj.obj.fs = fs;
 800a2e0:	693b      	ldr	r3, [r7, #16]
 800a2e2:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800a2e4:	68ba      	ldr	r2, [r7, #8]
 800a2e6:	f107 0314 	add.w	r3, r7, #20
 800a2ea:	4611      	mov	r1, r2
 800a2ec:	4618      	mov	r0, r3
 800a2ee:	f7ff fc03 	bl	8009af8 <follow_path>
 800a2f2:	4603      	mov	r3, r0
 800a2f4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800a2f8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d11a      	bne.n	800a336 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800a300:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800a304:	b25b      	sxtb	r3, r3
 800a306:	2b00      	cmp	r3, #0
 800a308:	da03      	bge.n	800a312 <f_open+0x72>
				res = FR_INVALID_NAME;
 800a30a:	2306      	movs	r3, #6
 800a30c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800a310:	e011      	b.n	800a336 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800a312:	79fb      	ldrb	r3, [r7, #7]
 800a314:	f023 0301 	bic.w	r3, r3, #1
 800a318:	2b00      	cmp	r3, #0
 800a31a:	bf14      	ite	ne
 800a31c:	2301      	movne	r3, #1
 800a31e:	2300      	moveq	r3, #0
 800a320:	b2db      	uxtb	r3, r3
 800a322:	461a      	mov	r2, r3
 800a324:	f107 0314 	add.w	r3, r7, #20
 800a328:	4611      	mov	r1, r2
 800a32a:	4618      	mov	r0, r3
 800a32c:	f7fe fbd4 	bl	8008ad8 <chk_lock>
 800a330:	4603      	mov	r3, r0
 800a332:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800a336:	79fb      	ldrb	r3, [r7, #7]
 800a338:	f003 031c 	and.w	r3, r3, #28
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	d07f      	beq.n	800a440 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800a340:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a344:	2b00      	cmp	r3, #0
 800a346:	d017      	beq.n	800a378 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800a348:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a34c:	2b04      	cmp	r3, #4
 800a34e:	d10e      	bne.n	800a36e <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800a350:	f7fe fc1e 	bl	8008b90 <enq_lock>
 800a354:	4603      	mov	r3, r0
 800a356:	2b00      	cmp	r3, #0
 800a358:	d006      	beq.n	800a368 <f_open+0xc8>
 800a35a:	f107 0314 	add.w	r3, r7, #20
 800a35e:	4618      	mov	r0, r3
 800a360:	f7ff fb03 	bl	800996a <dir_register>
 800a364:	4603      	mov	r3, r0
 800a366:	e000      	b.n	800a36a <f_open+0xca>
 800a368:	2312      	movs	r3, #18
 800a36a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800a36e:	79fb      	ldrb	r3, [r7, #7]
 800a370:	f043 0308 	orr.w	r3, r3, #8
 800a374:	71fb      	strb	r3, [r7, #7]
 800a376:	e010      	b.n	800a39a <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800a378:	7ebb      	ldrb	r3, [r7, #26]
 800a37a:	f003 0311 	and.w	r3, r3, #17
 800a37e:	2b00      	cmp	r3, #0
 800a380:	d003      	beq.n	800a38a <f_open+0xea>
					res = FR_DENIED;
 800a382:	2307      	movs	r3, #7
 800a384:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800a388:	e007      	b.n	800a39a <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800a38a:	79fb      	ldrb	r3, [r7, #7]
 800a38c:	f003 0304 	and.w	r3, r3, #4
 800a390:	2b00      	cmp	r3, #0
 800a392:	d002      	beq.n	800a39a <f_open+0xfa>
 800a394:	2308      	movs	r3, #8
 800a396:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800a39a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d168      	bne.n	800a474 <f_open+0x1d4>
 800a3a2:	79fb      	ldrb	r3, [r7, #7]
 800a3a4:	f003 0308 	and.w	r3, r3, #8
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d063      	beq.n	800a474 <f_open+0x1d4>
				dw = GET_FATTIME();
 800a3ac:	f7fd fcc0 	bl	8007d30 <get_fattime>
 800a3b0:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800a3b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a3b4:	330e      	adds	r3, #14
 800a3b6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800a3b8:	4618      	mov	r0, r3
 800a3ba:	f7fe fae3 	bl	8008984 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800a3be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a3c0:	3316      	adds	r3, #22
 800a3c2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800a3c4:	4618      	mov	r0, r3
 800a3c6:	f7fe fadd 	bl	8008984 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800a3ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a3cc:	330b      	adds	r3, #11
 800a3ce:	2220      	movs	r2, #32
 800a3d0:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800a3d2:	693b      	ldr	r3, [r7, #16]
 800a3d4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a3d6:	4611      	mov	r1, r2
 800a3d8:	4618      	mov	r0, r3
 800a3da:	f7ff fa32 	bl	8009842 <ld_clust>
 800a3de:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800a3e0:	693b      	ldr	r3, [r7, #16]
 800a3e2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800a3e4:	2200      	movs	r2, #0
 800a3e6:	4618      	mov	r0, r3
 800a3e8:	f7ff fa4a 	bl	8009880 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800a3ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a3ee:	331c      	adds	r3, #28
 800a3f0:	2100      	movs	r1, #0
 800a3f2:	4618      	mov	r0, r3
 800a3f4:	f7fe fac6 	bl	8008984 <st_dword>
					fs->wflag = 1;
 800a3f8:	693b      	ldr	r3, [r7, #16]
 800a3fa:	2201      	movs	r2, #1
 800a3fc:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800a3fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a400:	2b00      	cmp	r3, #0
 800a402:	d037      	beq.n	800a474 <f_open+0x1d4>
						dw = fs->winsect;
 800a404:	693b      	ldr	r3, [r7, #16]
 800a406:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a408:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800a40a:	f107 0314 	add.w	r3, r7, #20
 800a40e:	2200      	movs	r2, #0
 800a410:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800a412:	4618      	mov	r0, r3
 800a414:	f7fe ff5d 	bl	80092d2 <remove_chain>
 800a418:	4603      	mov	r3, r0
 800a41a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 800a41e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a422:	2b00      	cmp	r3, #0
 800a424:	d126      	bne.n	800a474 <f_open+0x1d4>
							res = move_window(fs, dw);
 800a426:	693b      	ldr	r3, [r7, #16]
 800a428:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800a42a:	4618      	mov	r0, r3
 800a42c:	f7fe fd04 	bl	8008e38 <move_window>
 800a430:	4603      	mov	r3, r0
 800a432:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800a436:	693b      	ldr	r3, [r7, #16]
 800a438:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a43a:	3a01      	subs	r2, #1
 800a43c:	60da      	str	r2, [r3, #12]
 800a43e:	e019      	b.n	800a474 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800a440:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a444:	2b00      	cmp	r3, #0
 800a446:	d115      	bne.n	800a474 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800a448:	7ebb      	ldrb	r3, [r7, #26]
 800a44a:	f003 0310 	and.w	r3, r3, #16
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d003      	beq.n	800a45a <f_open+0x1ba>
					res = FR_NO_FILE;
 800a452:	2304      	movs	r3, #4
 800a454:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800a458:	e00c      	b.n	800a474 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800a45a:	79fb      	ldrb	r3, [r7, #7]
 800a45c:	f003 0302 	and.w	r3, r3, #2
 800a460:	2b00      	cmp	r3, #0
 800a462:	d007      	beq.n	800a474 <f_open+0x1d4>
 800a464:	7ebb      	ldrb	r3, [r7, #26]
 800a466:	f003 0301 	and.w	r3, r3, #1
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d002      	beq.n	800a474 <f_open+0x1d4>
						res = FR_DENIED;
 800a46e:	2307      	movs	r3, #7
 800a470:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800a474:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a478:	2b00      	cmp	r3, #0
 800a47a:	d128      	bne.n	800a4ce <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800a47c:	79fb      	ldrb	r3, [r7, #7]
 800a47e:	f003 0308 	and.w	r3, r3, #8
 800a482:	2b00      	cmp	r3, #0
 800a484:	d003      	beq.n	800a48e <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800a486:	79fb      	ldrb	r3, [r7, #7]
 800a488:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a48c:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800a48e:	693b      	ldr	r3, [r7, #16]
 800a490:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a492:	68fb      	ldr	r3, [r7, #12]
 800a494:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800a496:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800a49c:	79fb      	ldrb	r3, [r7, #7]
 800a49e:	f023 0301 	bic.w	r3, r3, #1
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	bf14      	ite	ne
 800a4a6:	2301      	movne	r3, #1
 800a4a8:	2300      	moveq	r3, #0
 800a4aa:	b2db      	uxtb	r3, r3
 800a4ac:	461a      	mov	r2, r3
 800a4ae:	f107 0314 	add.w	r3, r7, #20
 800a4b2:	4611      	mov	r1, r2
 800a4b4:	4618      	mov	r0, r3
 800a4b6:	f7fe fb8d 	bl	8008bd4 <inc_lock>
 800a4ba:	4602      	mov	r2, r0
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	691b      	ldr	r3, [r3, #16]
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d102      	bne.n	800a4ce <f_open+0x22e>
 800a4c8:	2302      	movs	r3, #2
 800a4ca:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800a4ce:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	f040 8095 	bne.w	800a602 <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800a4d8:	693b      	ldr	r3, [r7, #16]
 800a4da:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a4dc:	4611      	mov	r1, r2
 800a4de:	4618      	mov	r0, r3
 800a4e0:	f7ff f9af 	bl	8009842 <ld_clust>
 800a4e4:	4602      	mov	r2, r0
 800a4e6:	68fb      	ldr	r3, [r7, #12]
 800a4e8:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800a4ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a4ec:	331c      	adds	r3, #28
 800a4ee:	4618      	mov	r0, r3
 800a4f0:	f7fe fa0a 	bl	8008908 <ld_dword>
 800a4f4:	4602      	mov	r2, r0
 800a4f6:	68fb      	ldr	r3, [r7, #12]
 800a4f8:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	2200      	movs	r2, #0
 800a4fe:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800a500:	693a      	ldr	r2, [r7, #16]
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800a506:	693b      	ldr	r3, [r7, #16]
 800a508:	88da      	ldrh	r2, [r3, #6]
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	79fa      	ldrb	r2, [r7, #7]
 800a512:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	2200      	movs	r2, #0
 800a518:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	2200      	movs	r2, #0
 800a51e:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	2200      	movs	r2, #0
 800a524:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	3330      	adds	r3, #48	; 0x30
 800a52a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a52e:	2100      	movs	r1, #0
 800a530:	4618      	mov	r0, r3
 800a532:	f7fe fa74 	bl	8008a1e <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800a536:	79fb      	ldrb	r3, [r7, #7]
 800a538:	f003 0320 	and.w	r3, r3, #32
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d060      	beq.n	800a602 <f_open+0x362>
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	68db      	ldr	r3, [r3, #12]
 800a544:	2b00      	cmp	r3, #0
 800a546:	d05c      	beq.n	800a602 <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800a548:	68fb      	ldr	r3, [r7, #12]
 800a54a:	68da      	ldr	r2, [r3, #12]
 800a54c:	68fb      	ldr	r3, [r7, #12]
 800a54e:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800a550:	693b      	ldr	r3, [r7, #16]
 800a552:	895b      	ldrh	r3, [r3, #10]
 800a554:	025b      	lsls	r3, r3, #9
 800a556:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	689b      	ldr	r3, [r3, #8]
 800a55c:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800a55e:	68fb      	ldr	r3, [r7, #12]
 800a560:	68db      	ldr	r3, [r3, #12]
 800a562:	657b      	str	r3, [r7, #84]	; 0x54
 800a564:	e016      	b.n	800a594 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 800a566:	68fb      	ldr	r3, [r7, #12]
 800a568:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800a56a:	4618      	mov	r0, r3
 800a56c:	f7fe fd1f 	bl	8008fae <get_fat>
 800a570:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800a572:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a574:	2b01      	cmp	r3, #1
 800a576:	d802      	bhi.n	800a57e <f_open+0x2de>
 800a578:	2302      	movs	r3, #2
 800a57a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800a57e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a580:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a584:	d102      	bne.n	800a58c <f_open+0x2ec>
 800a586:	2301      	movs	r3, #1
 800a588:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800a58c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a58e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a590:	1ad3      	subs	r3, r2, r3
 800a592:	657b      	str	r3, [r7, #84]	; 0x54
 800a594:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a598:	2b00      	cmp	r3, #0
 800a59a:	d103      	bne.n	800a5a4 <f_open+0x304>
 800a59c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a59e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a5a0:	429a      	cmp	r2, r3
 800a5a2:	d8e0      	bhi.n	800a566 <f_open+0x2c6>
				}
				fp->clust = clst;
 800a5a4:	68fb      	ldr	r3, [r7, #12]
 800a5a6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a5a8:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800a5aa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d127      	bne.n	800a602 <f_open+0x362>
 800a5b2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a5b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	d022      	beq.n	800a602 <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800a5bc:	693b      	ldr	r3, [r7, #16]
 800a5be:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800a5c0:	4618      	mov	r0, r3
 800a5c2:	f7fe fcd5 	bl	8008f70 <clust2sect>
 800a5c6:	6478      	str	r0, [r7, #68]	; 0x44
 800a5c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d103      	bne.n	800a5d6 <f_open+0x336>
						res = FR_INT_ERR;
 800a5ce:	2302      	movs	r3, #2
 800a5d0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800a5d4:	e015      	b.n	800a602 <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800a5d6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a5d8:	0a5a      	lsrs	r2, r3, #9
 800a5da:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a5dc:	441a      	add	r2, r3
 800a5de:	68fb      	ldr	r3, [r7, #12]
 800a5e0:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800a5e2:	693b      	ldr	r3, [r7, #16]
 800a5e4:	7858      	ldrb	r0, [r3, #1]
 800a5e6:	68fb      	ldr	r3, [r7, #12]
 800a5e8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	6a1a      	ldr	r2, [r3, #32]
 800a5f0:	2301      	movs	r3, #1
 800a5f2:	f7fe f913 	bl	800881c <disk_read>
 800a5f6:	4603      	mov	r3, r0
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d002      	beq.n	800a602 <f_open+0x362>
 800a5fc:	2301      	movs	r3, #1
 800a5fe:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800a602:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a606:	2b00      	cmp	r3, #0
 800a608:	d002      	beq.n	800a610 <f_open+0x370>
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	2200      	movs	r2, #0
 800a60e:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800a610:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 800a614:	4618      	mov	r0, r3
 800a616:	3760      	adds	r7, #96	; 0x60
 800a618:	46bd      	mov	sp, r7
 800a61a:	bd80      	pop	{r7, pc}

0800a61c <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800a61c:	b580      	push	{r7, lr}
 800a61e:	b08c      	sub	sp, #48	; 0x30
 800a620:	af00      	add	r7, sp, #0
 800a622:	60f8      	str	r0, [r7, #12]
 800a624:	60b9      	str	r1, [r7, #8]
 800a626:	607a      	str	r2, [r7, #4]
 800a628:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800a62a:	68bb      	ldr	r3, [r7, #8]
 800a62c:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800a62e:	683b      	ldr	r3, [r7, #0]
 800a630:	2200      	movs	r2, #0
 800a632:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	f107 0210 	add.w	r2, r7, #16
 800a63a:	4611      	mov	r1, r2
 800a63c:	4618      	mov	r0, r3
 800a63e:	f7ff fdb3 	bl	800a1a8 <validate>
 800a642:	4603      	mov	r3, r0
 800a644:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800a648:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d107      	bne.n	800a660 <f_write+0x44>
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	7d5b      	ldrb	r3, [r3, #21]
 800a654:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800a658:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d002      	beq.n	800a666 <f_write+0x4a>
 800a660:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a664:	e14b      	b.n	800a8fe <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800a666:	68fb      	ldr	r3, [r7, #12]
 800a668:	7d1b      	ldrb	r3, [r3, #20]
 800a66a:	f003 0302 	and.w	r3, r3, #2
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d101      	bne.n	800a676 <f_write+0x5a>
 800a672:	2307      	movs	r3, #7
 800a674:	e143      	b.n	800a8fe <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800a676:	68fb      	ldr	r3, [r7, #12]
 800a678:	699a      	ldr	r2, [r3, #24]
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	441a      	add	r2, r3
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	699b      	ldr	r3, [r3, #24]
 800a682:	429a      	cmp	r2, r3
 800a684:	f080 812d 	bcs.w	800a8e2 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	699b      	ldr	r3, [r3, #24]
 800a68c:	43db      	mvns	r3, r3
 800a68e:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800a690:	e127      	b.n	800a8e2 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	699b      	ldr	r3, [r3, #24]
 800a696:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a69a:	2b00      	cmp	r3, #0
 800a69c:	f040 80e3 	bne.w	800a866 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800a6a0:	68fb      	ldr	r3, [r7, #12]
 800a6a2:	699b      	ldr	r3, [r3, #24]
 800a6a4:	0a5b      	lsrs	r3, r3, #9
 800a6a6:	693a      	ldr	r2, [r7, #16]
 800a6a8:	8952      	ldrh	r2, [r2, #10]
 800a6aa:	3a01      	subs	r2, #1
 800a6ac:	4013      	ands	r3, r2
 800a6ae:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800a6b0:	69bb      	ldr	r3, [r7, #24]
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	d143      	bne.n	800a73e <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	699b      	ldr	r3, [r3, #24]
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d10c      	bne.n	800a6d8 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	689b      	ldr	r3, [r3, #8]
 800a6c2:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800a6c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	d11a      	bne.n	800a700 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	2100      	movs	r1, #0
 800a6ce:	4618      	mov	r0, r3
 800a6d0:	f7fe fe64 	bl	800939c <create_chain>
 800a6d4:	62b8      	str	r0, [r7, #40]	; 0x28
 800a6d6:	e013      	b.n	800a700 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800a6d8:	68fb      	ldr	r3, [r7, #12]
 800a6da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	d007      	beq.n	800a6f0 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	699b      	ldr	r3, [r3, #24]
 800a6e4:	4619      	mov	r1, r3
 800a6e6:	68f8      	ldr	r0, [r7, #12]
 800a6e8:	f7fe fef0 	bl	80094cc <clmt_clust>
 800a6ec:	62b8      	str	r0, [r7, #40]	; 0x28
 800a6ee:	e007      	b.n	800a700 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800a6f0:	68fa      	ldr	r2, [r7, #12]
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	69db      	ldr	r3, [r3, #28]
 800a6f6:	4619      	mov	r1, r3
 800a6f8:	4610      	mov	r0, r2
 800a6fa:	f7fe fe4f 	bl	800939c <create_chain>
 800a6fe:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800a700:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a702:	2b00      	cmp	r3, #0
 800a704:	f000 80f2 	beq.w	800a8ec <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800a708:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a70a:	2b01      	cmp	r3, #1
 800a70c:	d104      	bne.n	800a718 <f_write+0xfc>
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	2202      	movs	r2, #2
 800a712:	755a      	strb	r2, [r3, #21]
 800a714:	2302      	movs	r3, #2
 800a716:	e0f2      	b.n	800a8fe <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800a718:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a71a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a71e:	d104      	bne.n	800a72a <f_write+0x10e>
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	2201      	movs	r2, #1
 800a724:	755a      	strb	r2, [r3, #21]
 800a726:	2301      	movs	r3, #1
 800a728:	e0e9      	b.n	800a8fe <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 800a72a:	68fb      	ldr	r3, [r7, #12]
 800a72c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a72e:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	689b      	ldr	r3, [r3, #8]
 800a734:	2b00      	cmp	r3, #0
 800a736:	d102      	bne.n	800a73e <f_write+0x122>
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a73c:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	7d1b      	ldrb	r3, [r3, #20]
 800a742:	b25b      	sxtb	r3, r3
 800a744:	2b00      	cmp	r3, #0
 800a746:	da18      	bge.n	800a77a <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a748:	693b      	ldr	r3, [r7, #16]
 800a74a:	7858      	ldrb	r0, [r3, #1]
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	6a1a      	ldr	r2, [r3, #32]
 800a756:	2301      	movs	r3, #1
 800a758:	f7fe f880 	bl	800885c <disk_write>
 800a75c:	4603      	mov	r3, r0
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d004      	beq.n	800a76c <f_write+0x150>
 800a762:	68fb      	ldr	r3, [r7, #12]
 800a764:	2201      	movs	r2, #1
 800a766:	755a      	strb	r2, [r3, #21]
 800a768:	2301      	movs	r3, #1
 800a76a:	e0c8      	b.n	800a8fe <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	7d1b      	ldrb	r3, [r3, #20]
 800a770:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a774:	b2da      	uxtb	r2, r3
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800a77a:	693a      	ldr	r2, [r7, #16]
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	69db      	ldr	r3, [r3, #28]
 800a780:	4619      	mov	r1, r3
 800a782:	4610      	mov	r0, r2
 800a784:	f7fe fbf4 	bl	8008f70 <clust2sect>
 800a788:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800a78a:	697b      	ldr	r3, [r7, #20]
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	d104      	bne.n	800a79a <f_write+0x17e>
 800a790:	68fb      	ldr	r3, [r7, #12]
 800a792:	2202      	movs	r2, #2
 800a794:	755a      	strb	r2, [r3, #21]
 800a796:	2302      	movs	r3, #2
 800a798:	e0b1      	b.n	800a8fe <f_write+0x2e2>
			sect += csect;
 800a79a:	697a      	ldr	r2, [r7, #20]
 800a79c:	69bb      	ldr	r3, [r7, #24]
 800a79e:	4413      	add	r3, r2
 800a7a0:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	0a5b      	lsrs	r3, r3, #9
 800a7a6:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800a7a8:	6a3b      	ldr	r3, [r7, #32]
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d03c      	beq.n	800a828 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800a7ae:	69ba      	ldr	r2, [r7, #24]
 800a7b0:	6a3b      	ldr	r3, [r7, #32]
 800a7b2:	4413      	add	r3, r2
 800a7b4:	693a      	ldr	r2, [r7, #16]
 800a7b6:	8952      	ldrh	r2, [r2, #10]
 800a7b8:	4293      	cmp	r3, r2
 800a7ba:	d905      	bls.n	800a7c8 <f_write+0x1ac>
					cc = fs->csize - csect;
 800a7bc:	693b      	ldr	r3, [r7, #16]
 800a7be:	895b      	ldrh	r3, [r3, #10]
 800a7c0:	461a      	mov	r2, r3
 800a7c2:	69bb      	ldr	r3, [r7, #24]
 800a7c4:	1ad3      	subs	r3, r2, r3
 800a7c6:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a7c8:	693b      	ldr	r3, [r7, #16]
 800a7ca:	7858      	ldrb	r0, [r3, #1]
 800a7cc:	6a3b      	ldr	r3, [r7, #32]
 800a7ce:	697a      	ldr	r2, [r7, #20]
 800a7d0:	69f9      	ldr	r1, [r7, #28]
 800a7d2:	f7fe f843 	bl	800885c <disk_write>
 800a7d6:	4603      	mov	r3, r0
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d004      	beq.n	800a7e6 <f_write+0x1ca>
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	2201      	movs	r2, #1
 800a7e0:	755a      	strb	r2, [r3, #21]
 800a7e2:	2301      	movs	r3, #1
 800a7e4:	e08b      	b.n	800a8fe <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	6a1a      	ldr	r2, [r3, #32]
 800a7ea:	697b      	ldr	r3, [r7, #20]
 800a7ec:	1ad3      	subs	r3, r2, r3
 800a7ee:	6a3a      	ldr	r2, [r7, #32]
 800a7f0:	429a      	cmp	r2, r3
 800a7f2:	d915      	bls.n	800a820 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800a7f4:	68fb      	ldr	r3, [r7, #12]
 800a7f6:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800a7fa:	68fb      	ldr	r3, [r7, #12]
 800a7fc:	6a1a      	ldr	r2, [r3, #32]
 800a7fe:	697b      	ldr	r3, [r7, #20]
 800a800:	1ad3      	subs	r3, r2, r3
 800a802:	025b      	lsls	r3, r3, #9
 800a804:	69fa      	ldr	r2, [r7, #28]
 800a806:	4413      	add	r3, r2
 800a808:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a80c:	4619      	mov	r1, r3
 800a80e:	f7fe f8e5 	bl	80089dc <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800a812:	68fb      	ldr	r3, [r7, #12]
 800a814:	7d1b      	ldrb	r3, [r3, #20]
 800a816:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a81a:	b2da      	uxtb	r2, r3
 800a81c:	68fb      	ldr	r3, [r7, #12]
 800a81e:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800a820:	6a3b      	ldr	r3, [r7, #32]
 800a822:	025b      	lsls	r3, r3, #9
 800a824:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800a826:	e03f      	b.n	800a8a8 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800a828:	68fb      	ldr	r3, [r7, #12]
 800a82a:	6a1b      	ldr	r3, [r3, #32]
 800a82c:	697a      	ldr	r2, [r7, #20]
 800a82e:	429a      	cmp	r2, r3
 800a830:	d016      	beq.n	800a860 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 800a832:	68fb      	ldr	r3, [r7, #12]
 800a834:	699a      	ldr	r2, [r3, #24]
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800a83a:	429a      	cmp	r2, r3
 800a83c:	d210      	bcs.n	800a860 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800a83e:	693b      	ldr	r3, [r7, #16]
 800a840:	7858      	ldrb	r0, [r3, #1]
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a848:	2301      	movs	r3, #1
 800a84a:	697a      	ldr	r2, [r7, #20]
 800a84c:	f7fd ffe6 	bl	800881c <disk_read>
 800a850:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800a852:	2b00      	cmp	r3, #0
 800a854:	d004      	beq.n	800a860 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 800a856:	68fb      	ldr	r3, [r7, #12]
 800a858:	2201      	movs	r2, #1
 800a85a:	755a      	strb	r2, [r3, #21]
 800a85c:	2301      	movs	r3, #1
 800a85e:	e04e      	b.n	800a8fe <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 800a860:	68fb      	ldr	r3, [r7, #12]
 800a862:	697a      	ldr	r2, [r7, #20]
 800a864:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800a866:	68fb      	ldr	r3, [r7, #12]
 800a868:	699b      	ldr	r3, [r3, #24]
 800a86a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a86e:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800a872:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800a874:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	429a      	cmp	r2, r3
 800a87a:	d901      	bls.n	800a880 <f_write+0x264>
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800a880:	68fb      	ldr	r3, [r7, #12]
 800a882:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800a886:	68fb      	ldr	r3, [r7, #12]
 800a888:	699b      	ldr	r3, [r3, #24]
 800a88a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a88e:	4413      	add	r3, r2
 800a890:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a892:	69f9      	ldr	r1, [r7, #28]
 800a894:	4618      	mov	r0, r3
 800a896:	f7fe f8a1 	bl	80089dc <mem_cpy>
		fp->flag |= FA_DIRTY;
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	7d1b      	ldrb	r3, [r3, #20]
 800a89e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a8a2:	b2da      	uxtb	r2, r3
 800a8a4:	68fb      	ldr	r3, [r7, #12]
 800a8a6:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800a8a8:	69fa      	ldr	r2, [r7, #28]
 800a8aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8ac:	4413      	add	r3, r2
 800a8ae:	61fb      	str	r3, [r7, #28]
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	699a      	ldr	r2, [r3, #24]
 800a8b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8b6:	441a      	add	r2, r3
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	619a      	str	r2, [r3, #24]
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	68da      	ldr	r2, [r3, #12]
 800a8c0:	68fb      	ldr	r3, [r7, #12]
 800a8c2:	699b      	ldr	r3, [r3, #24]
 800a8c4:	429a      	cmp	r2, r3
 800a8c6:	bf38      	it	cc
 800a8c8:	461a      	movcc	r2, r3
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	60da      	str	r2, [r3, #12]
 800a8ce:	683b      	ldr	r3, [r7, #0]
 800a8d0:	681a      	ldr	r2, [r3, #0]
 800a8d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8d4:	441a      	add	r2, r3
 800a8d6:	683b      	ldr	r3, [r7, #0]
 800a8d8:	601a      	str	r2, [r3, #0]
 800a8da:	687a      	ldr	r2, [r7, #4]
 800a8dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8de:	1ad3      	subs	r3, r2, r3
 800a8e0:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	f47f aed4 	bne.w	800a692 <f_write+0x76>
 800a8ea:	e000      	b.n	800a8ee <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800a8ec:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	7d1b      	ldrb	r3, [r3, #20]
 800a8f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a8f6:	b2da      	uxtb	r2, r3
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800a8fc:	2300      	movs	r3, #0
}
 800a8fe:	4618      	mov	r0, r3
 800a900:	3730      	adds	r7, #48	; 0x30
 800a902:	46bd      	mov	sp, r7
 800a904:	bd80      	pop	{r7, pc}

0800a906 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800a906:	b580      	push	{r7, lr}
 800a908:	b086      	sub	sp, #24
 800a90a:	af00      	add	r7, sp, #0
 800a90c:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	f107 0208 	add.w	r2, r7, #8
 800a914:	4611      	mov	r1, r2
 800a916:	4618      	mov	r0, r3
 800a918:	f7ff fc46 	bl	800a1a8 <validate>
 800a91c:	4603      	mov	r3, r0
 800a91e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800a920:	7dfb      	ldrb	r3, [r7, #23]
 800a922:	2b00      	cmp	r3, #0
 800a924:	d168      	bne.n	800a9f8 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	7d1b      	ldrb	r3, [r3, #20]
 800a92a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d062      	beq.n	800a9f8 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	7d1b      	ldrb	r3, [r3, #20]
 800a936:	b25b      	sxtb	r3, r3
 800a938:	2b00      	cmp	r3, #0
 800a93a:	da15      	bge.n	800a968 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800a93c:	68bb      	ldr	r3, [r7, #8]
 800a93e:	7858      	ldrb	r0, [r3, #1]
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	6a1a      	ldr	r2, [r3, #32]
 800a94a:	2301      	movs	r3, #1
 800a94c:	f7fd ff86 	bl	800885c <disk_write>
 800a950:	4603      	mov	r3, r0
 800a952:	2b00      	cmp	r3, #0
 800a954:	d001      	beq.n	800a95a <f_sync+0x54>
 800a956:	2301      	movs	r3, #1
 800a958:	e04f      	b.n	800a9fa <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	7d1b      	ldrb	r3, [r3, #20]
 800a95e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a962:	b2da      	uxtb	r2, r3
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800a968:	f7fd f9e2 	bl	8007d30 <get_fattime>
 800a96c:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800a96e:	68ba      	ldr	r2, [r7, #8]
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a974:	4619      	mov	r1, r3
 800a976:	4610      	mov	r0, r2
 800a978:	f7fe fa5e 	bl	8008e38 <move_window>
 800a97c:	4603      	mov	r3, r0
 800a97e:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800a980:	7dfb      	ldrb	r3, [r7, #23]
 800a982:	2b00      	cmp	r3, #0
 800a984:	d138      	bne.n	800a9f8 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a98a:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800a98c:	68fb      	ldr	r3, [r7, #12]
 800a98e:	330b      	adds	r3, #11
 800a990:	781a      	ldrb	r2, [r3, #0]
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	330b      	adds	r3, #11
 800a996:	f042 0220 	orr.w	r2, r2, #32
 800a99a:	b2d2      	uxtb	r2, r2
 800a99c:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	6818      	ldr	r0, [r3, #0]
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	689b      	ldr	r3, [r3, #8]
 800a9a6:	461a      	mov	r2, r3
 800a9a8:	68f9      	ldr	r1, [r7, #12]
 800a9aa:	f7fe ff69 	bl	8009880 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800a9ae:	68fb      	ldr	r3, [r7, #12]
 800a9b0:	f103 021c 	add.w	r2, r3, #28
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	68db      	ldr	r3, [r3, #12]
 800a9b8:	4619      	mov	r1, r3
 800a9ba:	4610      	mov	r0, r2
 800a9bc:	f7fd ffe2 	bl	8008984 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800a9c0:	68fb      	ldr	r3, [r7, #12]
 800a9c2:	3316      	adds	r3, #22
 800a9c4:	6939      	ldr	r1, [r7, #16]
 800a9c6:	4618      	mov	r0, r3
 800a9c8:	f7fd ffdc 	bl	8008984 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	3312      	adds	r3, #18
 800a9d0:	2100      	movs	r1, #0
 800a9d2:	4618      	mov	r0, r3
 800a9d4:	f7fd ffbb 	bl	800894e <st_word>
					fs->wflag = 1;
 800a9d8:	68bb      	ldr	r3, [r7, #8]
 800a9da:	2201      	movs	r2, #1
 800a9dc:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800a9de:	68bb      	ldr	r3, [r7, #8]
 800a9e0:	4618      	mov	r0, r3
 800a9e2:	f7fe fa57 	bl	8008e94 <sync_fs>
 800a9e6:	4603      	mov	r3, r0
 800a9e8:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	7d1b      	ldrb	r3, [r3, #20]
 800a9ee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a9f2:	b2da      	uxtb	r2, r3
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800a9f8:	7dfb      	ldrb	r3, [r7, #23]
}
 800a9fa:	4618      	mov	r0, r3
 800a9fc:	3718      	adds	r7, #24
 800a9fe:	46bd      	mov	sp, r7
 800aa00:	bd80      	pop	{r7, pc}

0800aa02 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800aa02:	b580      	push	{r7, lr}
 800aa04:	b084      	sub	sp, #16
 800aa06:	af00      	add	r7, sp, #0
 800aa08:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800aa0a:	6878      	ldr	r0, [r7, #4]
 800aa0c:	f7ff ff7b 	bl	800a906 <f_sync>
 800aa10:	4603      	mov	r3, r0
 800aa12:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800aa14:	7bfb      	ldrb	r3, [r7, #15]
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d118      	bne.n	800aa4c <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	f107 0208 	add.w	r2, r7, #8
 800aa20:	4611      	mov	r1, r2
 800aa22:	4618      	mov	r0, r3
 800aa24:	f7ff fbc0 	bl	800a1a8 <validate>
 800aa28:	4603      	mov	r3, r0
 800aa2a:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800aa2c:	7bfb      	ldrb	r3, [r7, #15]
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	d10c      	bne.n	800aa4c <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	691b      	ldr	r3, [r3, #16]
 800aa36:	4618      	mov	r0, r3
 800aa38:	f7fe f95a 	bl	8008cf0 <dec_lock>
 800aa3c:	4603      	mov	r3, r0
 800aa3e:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800aa40:	7bfb      	ldrb	r3, [r7, #15]
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	d102      	bne.n	800aa4c <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	2200      	movs	r2, #0
 800aa4a:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800aa4c:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa4e:	4618      	mov	r0, r3
 800aa50:	3710      	adds	r7, #16
 800aa52:	46bd      	mov	sp, r7
 800aa54:	bd80      	pop	{r7, pc}

0800aa56 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800aa56:	b580      	push	{r7, lr}
 800aa58:	b090      	sub	sp, #64	; 0x40
 800aa5a:	af00      	add	r7, sp, #0
 800aa5c:	6078      	str	r0, [r7, #4]
 800aa5e:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	f107 0208 	add.w	r2, r7, #8
 800aa66:	4611      	mov	r1, r2
 800aa68:	4618      	mov	r0, r3
 800aa6a:	f7ff fb9d 	bl	800a1a8 <validate>
 800aa6e:	4603      	mov	r3, r0
 800aa70:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800aa74:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d103      	bne.n	800aa84 <f_lseek+0x2e>
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	7d5b      	ldrb	r3, [r3, #21]
 800aa80:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800aa84:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d002      	beq.n	800aa92 <f_lseek+0x3c>
 800aa8c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800aa90:	e1e6      	b.n	800ae60 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	f000 80d1 	beq.w	800ac3e <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800aa9c:	683b      	ldr	r3, [r7, #0]
 800aa9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aaa2:	d15a      	bne.n	800ab5a <f_lseek+0x104>
			tbl = fp->cltbl;
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aaa8:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800aaaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aaac:	1d1a      	adds	r2, r3, #4
 800aaae:	627a      	str	r2, [r7, #36]	; 0x24
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	617b      	str	r3, [r7, #20]
 800aab4:	2302      	movs	r3, #2
 800aab6:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	689b      	ldr	r3, [r3, #8]
 800aabc:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 800aabe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d03a      	beq.n	800ab3a <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800aac4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aac6:	613b      	str	r3, [r7, #16]
 800aac8:	2300      	movs	r3, #0
 800aaca:	62fb      	str	r3, [r7, #44]	; 0x2c
 800aacc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aace:	3302      	adds	r3, #2
 800aad0:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 800aad2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aad4:	60fb      	str	r3, [r7, #12]
 800aad6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aad8:	3301      	adds	r3, #1
 800aada:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800aae0:	4618      	mov	r0, r3
 800aae2:	f7fe fa64 	bl	8008fae <get_fat>
 800aae6:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800aae8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aaea:	2b01      	cmp	r3, #1
 800aaec:	d804      	bhi.n	800aaf8 <f_lseek+0xa2>
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	2202      	movs	r2, #2
 800aaf2:	755a      	strb	r2, [r3, #21]
 800aaf4:	2302      	movs	r3, #2
 800aaf6:	e1b3      	b.n	800ae60 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800aaf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aafa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aafe:	d104      	bne.n	800ab0a <f_lseek+0xb4>
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	2201      	movs	r2, #1
 800ab04:	755a      	strb	r2, [r3, #21]
 800ab06:	2301      	movs	r3, #1
 800ab08:	e1aa      	b.n	800ae60 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 800ab0a:	68fb      	ldr	r3, [r7, #12]
 800ab0c:	3301      	adds	r3, #1
 800ab0e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ab10:	429a      	cmp	r2, r3
 800ab12:	d0de      	beq.n	800aad2 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800ab14:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ab16:	697b      	ldr	r3, [r7, #20]
 800ab18:	429a      	cmp	r2, r3
 800ab1a:	d809      	bhi.n	800ab30 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 800ab1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab1e:	1d1a      	adds	r2, r3, #4
 800ab20:	627a      	str	r2, [r7, #36]	; 0x24
 800ab22:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ab24:	601a      	str	r2, [r3, #0]
 800ab26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab28:	1d1a      	adds	r2, r3, #4
 800ab2a:	627a      	str	r2, [r7, #36]	; 0x24
 800ab2c:	693a      	ldr	r2, [r7, #16]
 800ab2e:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800ab30:	68bb      	ldr	r3, [r7, #8]
 800ab32:	695b      	ldr	r3, [r3, #20]
 800ab34:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ab36:	429a      	cmp	r2, r3
 800ab38:	d3c4      	bcc.n	800aac4 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab3e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ab40:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800ab42:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ab44:	697b      	ldr	r3, [r7, #20]
 800ab46:	429a      	cmp	r2, r3
 800ab48:	d803      	bhi.n	800ab52 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 800ab4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab4c:	2200      	movs	r2, #0
 800ab4e:	601a      	str	r2, [r3, #0]
 800ab50:	e184      	b.n	800ae5c <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800ab52:	2311      	movs	r3, #17
 800ab54:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800ab58:	e180      	b.n	800ae5c <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	68db      	ldr	r3, [r3, #12]
 800ab5e:	683a      	ldr	r2, [r7, #0]
 800ab60:	429a      	cmp	r2, r3
 800ab62:	d902      	bls.n	800ab6a <f_lseek+0x114>
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	68db      	ldr	r3, [r3, #12]
 800ab68:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	683a      	ldr	r2, [r7, #0]
 800ab6e:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800ab70:	683b      	ldr	r3, [r7, #0]
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	f000 8172 	beq.w	800ae5c <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 800ab78:	683b      	ldr	r3, [r7, #0]
 800ab7a:	3b01      	subs	r3, #1
 800ab7c:	4619      	mov	r1, r3
 800ab7e:	6878      	ldr	r0, [r7, #4]
 800ab80:	f7fe fca4 	bl	80094cc <clmt_clust>
 800ab84:	4602      	mov	r2, r0
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800ab8a:	68ba      	ldr	r2, [r7, #8]
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	69db      	ldr	r3, [r3, #28]
 800ab90:	4619      	mov	r1, r3
 800ab92:	4610      	mov	r0, r2
 800ab94:	f7fe f9ec 	bl	8008f70 <clust2sect>
 800ab98:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800ab9a:	69bb      	ldr	r3, [r7, #24]
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	d104      	bne.n	800abaa <f_lseek+0x154>
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	2202      	movs	r2, #2
 800aba4:	755a      	strb	r2, [r3, #21]
 800aba6:	2302      	movs	r3, #2
 800aba8:	e15a      	b.n	800ae60 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800abaa:	683b      	ldr	r3, [r7, #0]
 800abac:	3b01      	subs	r3, #1
 800abae:	0a5b      	lsrs	r3, r3, #9
 800abb0:	68ba      	ldr	r2, [r7, #8]
 800abb2:	8952      	ldrh	r2, [r2, #10]
 800abb4:	3a01      	subs	r2, #1
 800abb6:	4013      	ands	r3, r2
 800abb8:	69ba      	ldr	r2, [r7, #24]
 800abba:	4413      	add	r3, r2
 800abbc:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	699b      	ldr	r3, [r3, #24]
 800abc2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	f000 8148 	beq.w	800ae5c <f_lseek+0x406>
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	6a1b      	ldr	r3, [r3, #32]
 800abd0:	69ba      	ldr	r2, [r7, #24]
 800abd2:	429a      	cmp	r2, r3
 800abd4:	f000 8142 	beq.w	800ae5c <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	7d1b      	ldrb	r3, [r3, #20]
 800abdc:	b25b      	sxtb	r3, r3
 800abde:	2b00      	cmp	r3, #0
 800abe0:	da18      	bge.n	800ac14 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800abe2:	68bb      	ldr	r3, [r7, #8]
 800abe4:	7858      	ldrb	r0, [r3, #1]
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	6a1a      	ldr	r2, [r3, #32]
 800abf0:	2301      	movs	r3, #1
 800abf2:	f7fd fe33 	bl	800885c <disk_write>
 800abf6:	4603      	mov	r3, r0
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	d004      	beq.n	800ac06 <f_lseek+0x1b0>
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	2201      	movs	r2, #1
 800ac00:	755a      	strb	r2, [r3, #21]
 800ac02:	2301      	movs	r3, #1
 800ac04:	e12c      	b.n	800ae60 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	7d1b      	ldrb	r3, [r3, #20]
 800ac0a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ac0e:	b2da      	uxtb	r2, r3
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800ac14:	68bb      	ldr	r3, [r7, #8]
 800ac16:	7858      	ldrb	r0, [r3, #1]
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ac1e:	2301      	movs	r3, #1
 800ac20:	69ba      	ldr	r2, [r7, #24]
 800ac22:	f7fd fdfb 	bl	800881c <disk_read>
 800ac26:	4603      	mov	r3, r0
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	d004      	beq.n	800ac36 <f_lseek+0x1e0>
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	2201      	movs	r2, #1
 800ac30:	755a      	strb	r2, [r3, #21]
 800ac32:	2301      	movs	r3, #1
 800ac34:	e114      	b.n	800ae60 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	69ba      	ldr	r2, [r7, #24]
 800ac3a:	621a      	str	r2, [r3, #32]
 800ac3c:	e10e      	b.n	800ae5c <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	68db      	ldr	r3, [r3, #12]
 800ac42:	683a      	ldr	r2, [r7, #0]
 800ac44:	429a      	cmp	r2, r3
 800ac46:	d908      	bls.n	800ac5a <f_lseek+0x204>
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	7d1b      	ldrb	r3, [r3, #20]
 800ac4c:	f003 0302 	and.w	r3, r3, #2
 800ac50:	2b00      	cmp	r3, #0
 800ac52:	d102      	bne.n	800ac5a <f_lseek+0x204>
			ofs = fp->obj.objsize;
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	68db      	ldr	r3, [r3, #12]
 800ac58:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	699b      	ldr	r3, [r3, #24]
 800ac5e:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800ac60:	2300      	movs	r3, #0
 800ac62:	637b      	str	r3, [r7, #52]	; 0x34
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ac68:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800ac6a:	683b      	ldr	r3, [r7, #0]
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	f000 80a7 	beq.w	800adc0 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800ac72:	68bb      	ldr	r3, [r7, #8]
 800ac74:	895b      	ldrh	r3, [r3, #10]
 800ac76:	025b      	lsls	r3, r3, #9
 800ac78:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800ac7a:	6a3b      	ldr	r3, [r7, #32]
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d01b      	beq.n	800acb8 <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800ac80:	683b      	ldr	r3, [r7, #0]
 800ac82:	1e5a      	subs	r2, r3, #1
 800ac84:	69fb      	ldr	r3, [r7, #28]
 800ac86:	fbb2 f2f3 	udiv	r2, r2, r3
 800ac8a:	6a3b      	ldr	r3, [r7, #32]
 800ac8c:	1e59      	subs	r1, r3, #1
 800ac8e:	69fb      	ldr	r3, [r7, #28]
 800ac90:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800ac94:	429a      	cmp	r2, r3
 800ac96:	d30f      	bcc.n	800acb8 <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800ac98:	6a3b      	ldr	r3, [r7, #32]
 800ac9a:	1e5a      	subs	r2, r3, #1
 800ac9c:	69fb      	ldr	r3, [r7, #28]
 800ac9e:	425b      	negs	r3, r3
 800aca0:	401a      	ands	r2, r3
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	699b      	ldr	r3, [r3, #24]
 800acaa:	683a      	ldr	r2, [r7, #0]
 800acac:	1ad3      	subs	r3, r2, r3
 800acae:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	69db      	ldr	r3, [r3, #28]
 800acb4:	63bb      	str	r3, [r7, #56]	; 0x38
 800acb6:	e022      	b.n	800acfe <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	689b      	ldr	r3, [r3, #8]
 800acbc:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800acbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	d119      	bne.n	800acf8 <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	2100      	movs	r1, #0
 800acc8:	4618      	mov	r0, r3
 800acca:	f7fe fb67 	bl	800939c <create_chain>
 800acce:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800acd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800acd2:	2b01      	cmp	r3, #1
 800acd4:	d104      	bne.n	800ace0 <f_lseek+0x28a>
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	2202      	movs	r2, #2
 800acda:	755a      	strb	r2, [r3, #21]
 800acdc:	2302      	movs	r3, #2
 800acde:	e0bf      	b.n	800ae60 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800ace0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ace2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ace6:	d104      	bne.n	800acf2 <f_lseek+0x29c>
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	2201      	movs	r2, #1
 800acec:	755a      	strb	r2, [r3, #21]
 800acee:	2301      	movs	r3, #1
 800acf0:	e0b6      	b.n	800ae60 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800acf6:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800acfc:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800acfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	d05d      	beq.n	800adc0 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 800ad04:	e03a      	b.n	800ad7c <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 800ad06:	683a      	ldr	r2, [r7, #0]
 800ad08:	69fb      	ldr	r3, [r7, #28]
 800ad0a:	1ad3      	subs	r3, r2, r3
 800ad0c:	603b      	str	r3, [r7, #0]
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	699a      	ldr	r2, [r3, #24]
 800ad12:	69fb      	ldr	r3, [r7, #28]
 800ad14:	441a      	add	r2, r3
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	7d1b      	ldrb	r3, [r3, #20]
 800ad1e:	f003 0302 	and.w	r3, r3, #2
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	d00b      	beq.n	800ad3e <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800ad2a:	4618      	mov	r0, r3
 800ad2c:	f7fe fb36 	bl	800939c <create_chain>
 800ad30:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800ad32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	d108      	bne.n	800ad4a <f_lseek+0x2f4>
							ofs = 0; break;
 800ad38:	2300      	movs	r3, #0
 800ad3a:	603b      	str	r3, [r7, #0]
 800ad3c:	e022      	b.n	800ad84 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800ad42:	4618      	mov	r0, r3
 800ad44:	f7fe f933 	bl	8008fae <get_fat>
 800ad48:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800ad4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad50:	d104      	bne.n	800ad5c <f_lseek+0x306>
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	2201      	movs	r2, #1
 800ad56:	755a      	strb	r2, [r3, #21]
 800ad58:	2301      	movs	r3, #1
 800ad5a:	e081      	b.n	800ae60 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800ad5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad5e:	2b01      	cmp	r3, #1
 800ad60:	d904      	bls.n	800ad6c <f_lseek+0x316>
 800ad62:	68bb      	ldr	r3, [r7, #8]
 800ad64:	695b      	ldr	r3, [r3, #20]
 800ad66:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ad68:	429a      	cmp	r2, r3
 800ad6a:	d304      	bcc.n	800ad76 <f_lseek+0x320>
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	2202      	movs	r2, #2
 800ad70:	755a      	strb	r2, [r3, #21]
 800ad72:	2302      	movs	r3, #2
 800ad74:	e074      	b.n	800ae60 <f_lseek+0x40a>
					fp->clust = clst;
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ad7a:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800ad7c:	683a      	ldr	r2, [r7, #0]
 800ad7e:	69fb      	ldr	r3, [r7, #28]
 800ad80:	429a      	cmp	r2, r3
 800ad82:	d8c0      	bhi.n	800ad06 <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	699a      	ldr	r2, [r3, #24]
 800ad88:	683b      	ldr	r3, [r7, #0]
 800ad8a:	441a      	add	r2, r3
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800ad90:	683b      	ldr	r3, [r7, #0]
 800ad92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	d012      	beq.n	800adc0 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800ad9a:	68bb      	ldr	r3, [r7, #8]
 800ad9c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800ad9e:	4618      	mov	r0, r3
 800ada0:	f7fe f8e6 	bl	8008f70 <clust2sect>
 800ada4:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800ada6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d104      	bne.n	800adb6 <f_lseek+0x360>
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	2202      	movs	r2, #2
 800adb0:	755a      	strb	r2, [r3, #21]
 800adb2:	2302      	movs	r3, #2
 800adb4:	e054      	b.n	800ae60 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 800adb6:	683b      	ldr	r3, [r7, #0]
 800adb8:	0a5b      	lsrs	r3, r3, #9
 800adba:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800adbc:	4413      	add	r3, r2
 800adbe:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	699a      	ldr	r2, [r3, #24]
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	68db      	ldr	r3, [r3, #12]
 800adc8:	429a      	cmp	r2, r3
 800adca:	d90a      	bls.n	800ade2 <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	699a      	ldr	r2, [r3, #24]
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	7d1b      	ldrb	r3, [r3, #20]
 800add8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800addc:	b2da      	uxtb	r2, r3
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	699b      	ldr	r3, [r3, #24]
 800ade6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800adea:	2b00      	cmp	r3, #0
 800adec:	d036      	beq.n	800ae5c <f_lseek+0x406>
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	6a1b      	ldr	r3, [r3, #32]
 800adf2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800adf4:	429a      	cmp	r2, r3
 800adf6:	d031      	beq.n	800ae5c <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	7d1b      	ldrb	r3, [r3, #20]
 800adfc:	b25b      	sxtb	r3, r3
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	da18      	bge.n	800ae34 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ae02:	68bb      	ldr	r3, [r7, #8]
 800ae04:	7858      	ldrb	r0, [r3, #1]
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	6a1a      	ldr	r2, [r3, #32]
 800ae10:	2301      	movs	r3, #1
 800ae12:	f7fd fd23 	bl	800885c <disk_write>
 800ae16:	4603      	mov	r3, r0
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	d004      	beq.n	800ae26 <f_lseek+0x3d0>
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	2201      	movs	r2, #1
 800ae20:	755a      	strb	r2, [r3, #21]
 800ae22:	2301      	movs	r3, #1
 800ae24:	e01c      	b.n	800ae60 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	7d1b      	ldrb	r3, [r3, #20]
 800ae2a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ae2e:	b2da      	uxtb	r2, r3
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800ae34:	68bb      	ldr	r3, [r7, #8]
 800ae36:	7858      	ldrb	r0, [r3, #1]
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ae3e:	2301      	movs	r3, #1
 800ae40:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ae42:	f7fd fceb 	bl	800881c <disk_read>
 800ae46:	4603      	mov	r3, r0
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	d004      	beq.n	800ae56 <f_lseek+0x400>
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	2201      	movs	r2, #1
 800ae50:	755a      	strb	r2, [r3, #21]
 800ae52:	2301      	movs	r3, #1
 800ae54:	e004      	b.n	800ae60 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ae5a:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800ae5c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800ae60:	4618      	mov	r0, r3
 800ae62:	3740      	adds	r7, #64	; 0x40
 800ae64:	46bd      	mov	sp, r7
 800ae66:	bd80      	pop	{r7, pc}

0800ae68 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800ae68:	b480      	push	{r7}
 800ae6a:	b087      	sub	sp, #28
 800ae6c:	af00      	add	r7, sp, #0
 800ae6e:	60f8      	str	r0, [r7, #12]
 800ae70:	60b9      	str	r1, [r7, #8]
 800ae72:	4613      	mov	r3, r2
 800ae74:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800ae76:	2301      	movs	r3, #1
 800ae78:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800ae7a:	2300      	movs	r3, #0
 800ae7c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800ae7e:	4b1f      	ldr	r3, [pc, #124]	; (800aefc <FATFS_LinkDriverEx+0x94>)
 800ae80:	7a5b      	ldrb	r3, [r3, #9]
 800ae82:	b2db      	uxtb	r3, r3
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	d131      	bne.n	800aeec <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800ae88:	4b1c      	ldr	r3, [pc, #112]	; (800aefc <FATFS_LinkDriverEx+0x94>)
 800ae8a:	7a5b      	ldrb	r3, [r3, #9]
 800ae8c:	b2db      	uxtb	r3, r3
 800ae8e:	461a      	mov	r2, r3
 800ae90:	4b1a      	ldr	r3, [pc, #104]	; (800aefc <FATFS_LinkDriverEx+0x94>)
 800ae92:	2100      	movs	r1, #0
 800ae94:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800ae96:	4b19      	ldr	r3, [pc, #100]	; (800aefc <FATFS_LinkDriverEx+0x94>)
 800ae98:	7a5b      	ldrb	r3, [r3, #9]
 800ae9a:	b2db      	uxtb	r3, r3
 800ae9c:	4a17      	ldr	r2, [pc, #92]	; (800aefc <FATFS_LinkDriverEx+0x94>)
 800ae9e:	009b      	lsls	r3, r3, #2
 800aea0:	4413      	add	r3, r2
 800aea2:	68fa      	ldr	r2, [r7, #12]
 800aea4:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800aea6:	4b15      	ldr	r3, [pc, #84]	; (800aefc <FATFS_LinkDriverEx+0x94>)
 800aea8:	7a5b      	ldrb	r3, [r3, #9]
 800aeaa:	b2db      	uxtb	r3, r3
 800aeac:	461a      	mov	r2, r3
 800aeae:	4b13      	ldr	r3, [pc, #76]	; (800aefc <FATFS_LinkDriverEx+0x94>)
 800aeb0:	4413      	add	r3, r2
 800aeb2:	79fa      	ldrb	r2, [r7, #7]
 800aeb4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800aeb6:	4b11      	ldr	r3, [pc, #68]	; (800aefc <FATFS_LinkDriverEx+0x94>)
 800aeb8:	7a5b      	ldrb	r3, [r3, #9]
 800aeba:	b2db      	uxtb	r3, r3
 800aebc:	1c5a      	adds	r2, r3, #1
 800aebe:	b2d1      	uxtb	r1, r2
 800aec0:	4a0e      	ldr	r2, [pc, #56]	; (800aefc <FATFS_LinkDriverEx+0x94>)
 800aec2:	7251      	strb	r1, [r2, #9]
 800aec4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800aec6:	7dbb      	ldrb	r3, [r7, #22]
 800aec8:	3330      	adds	r3, #48	; 0x30
 800aeca:	b2da      	uxtb	r2, r3
 800aecc:	68bb      	ldr	r3, [r7, #8]
 800aece:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800aed0:	68bb      	ldr	r3, [r7, #8]
 800aed2:	3301      	adds	r3, #1
 800aed4:	223a      	movs	r2, #58	; 0x3a
 800aed6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800aed8:	68bb      	ldr	r3, [r7, #8]
 800aeda:	3302      	adds	r3, #2
 800aedc:	222f      	movs	r2, #47	; 0x2f
 800aede:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800aee0:	68bb      	ldr	r3, [r7, #8]
 800aee2:	3303      	adds	r3, #3
 800aee4:	2200      	movs	r2, #0
 800aee6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800aee8:	2300      	movs	r3, #0
 800aeea:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800aeec:	7dfb      	ldrb	r3, [r7, #23]
}
 800aeee:	4618      	mov	r0, r3
 800aef0:	371c      	adds	r7, #28
 800aef2:	46bd      	mov	sp, r7
 800aef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aef8:	4770      	bx	lr
 800aefa:	bf00      	nop
 800aefc:	20000f2c 	.word	0x20000f2c

0800af00 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800af00:	b580      	push	{r7, lr}
 800af02:	b082      	sub	sp, #8
 800af04:	af00      	add	r7, sp, #0
 800af06:	6078      	str	r0, [r7, #4]
 800af08:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800af0a:	2200      	movs	r2, #0
 800af0c:	6839      	ldr	r1, [r7, #0]
 800af0e:	6878      	ldr	r0, [r7, #4]
 800af10:	f7ff ffaa 	bl	800ae68 <FATFS_LinkDriverEx>
 800af14:	4603      	mov	r3, r0
}
 800af16:	4618      	mov	r0, r3
 800af18:	3708      	adds	r7, #8
 800af1a:	46bd      	mov	sp, r7
 800af1c:	bd80      	pop	{r7, pc}

0800af1e <atof>:
 800af1e:	2100      	movs	r1, #0
 800af20:	f000 be26 	b.w	800bb70 <strtod>

0800af24 <__itoa>:
 800af24:	1e93      	subs	r3, r2, #2
 800af26:	2b22      	cmp	r3, #34	; 0x22
 800af28:	b510      	push	{r4, lr}
 800af2a:	460c      	mov	r4, r1
 800af2c:	d904      	bls.n	800af38 <__itoa+0x14>
 800af2e:	2300      	movs	r3, #0
 800af30:	700b      	strb	r3, [r1, #0]
 800af32:	461c      	mov	r4, r3
 800af34:	4620      	mov	r0, r4
 800af36:	bd10      	pop	{r4, pc}
 800af38:	2a0a      	cmp	r2, #10
 800af3a:	d109      	bne.n	800af50 <__itoa+0x2c>
 800af3c:	2800      	cmp	r0, #0
 800af3e:	da07      	bge.n	800af50 <__itoa+0x2c>
 800af40:	232d      	movs	r3, #45	; 0x2d
 800af42:	700b      	strb	r3, [r1, #0]
 800af44:	4240      	negs	r0, r0
 800af46:	2101      	movs	r1, #1
 800af48:	4421      	add	r1, r4
 800af4a:	f000 fe1d 	bl	800bb88 <__utoa>
 800af4e:	e7f1      	b.n	800af34 <__itoa+0x10>
 800af50:	2100      	movs	r1, #0
 800af52:	e7f9      	b.n	800af48 <__itoa+0x24>

0800af54 <itoa>:
 800af54:	f7ff bfe6 	b.w	800af24 <__itoa>

0800af58 <sulp>:
 800af58:	b570      	push	{r4, r5, r6, lr}
 800af5a:	4604      	mov	r4, r0
 800af5c:	460d      	mov	r5, r1
 800af5e:	ec45 4b10 	vmov	d0, r4, r5
 800af62:	4616      	mov	r6, r2
 800af64:	f003 fb50 	bl	800e608 <__ulp>
 800af68:	ec51 0b10 	vmov	r0, r1, d0
 800af6c:	b17e      	cbz	r6, 800af8e <sulp+0x36>
 800af6e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800af72:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800af76:	2b00      	cmp	r3, #0
 800af78:	dd09      	ble.n	800af8e <sulp+0x36>
 800af7a:	051b      	lsls	r3, r3, #20
 800af7c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800af80:	2400      	movs	r4, #0
 800af82:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800af86:	4622      	mov	r2, r4
 800af88:	462b      	mov	r3, r5
 800af8a:	f7f5 fb45 	bl	8000618 <__aeabi_dmul>
 800af8e:	bd70      	pop	{r4, r5, r6, pc}

0800af90 <_strtod_l>:
 800af90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af94:	ed2d 8b02 	vpush	{d8}
 800af98:	b09b      	sub	sp, #108	; 0x6c
 800af9a:	4604      	mov	r4, r0
 800af9c:	9213      	str	r2, [sp, #76]	; 0x4c
 800af9e:	2200      	movs	r2, #0
 800afa0:	9216      	str	r2, [sp, #88]	; 0x58
 800afa2:	460d      	mov	r5, r1
 800afa4:	f04f 0800 	mov.w	r8, #0
 800afa8:	f04f 0900 	mov.w	r9, #0
 800afac:	460a      	mov	r2, r1
 800afae:	9215      	str	r2, [sp, #84]	; 0x54
 800afb0:	7811      	ldrb	r1, [r2, #0]
 800afb2:	292b      	cmp	r1, #43	; 0x2b
 800afb4:	d04c      	beq.n	800b050 <_strtod_l+0xc0>
 800afb6:	d83a      	bhi.n	800b02e <_strtod_l+0x9e>
 800afb8:	290d      	cmp	r1, #13
 800afba:	d834      	bhi.n	800b026 <_strtod_l+0x96>
 800afbc:	2908      	cmp	r1, #8
 800afbe:	d834      	bhi.n	800b02a <_strtod_l+0x9a>
 800afc0:	2900      	cmp	r1, #0
 800afc2:	d03d      	beq.n	800b040 <_strtod_l+0xb0>
 800afc4:	2200      	movs	r2, #0
 800afc6:	920a      	str	r2, [sp, #40]	; 0x28
 800afc8:	9e15      	ldr	r6, [sp, #84]	; 0x54
 800afca:	7832      	ldrb	r2, [r6, #0]
 800afcc:	2a30      	cmp	r2, #48	; 0x30
 800afce:	f040 80b4 	bne.w	800b13a <_strtod_l+0x1aa>
 800afd2:	7872      	ldrb	r2, [r6, #1]
 800afd4:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800afd8:	2a58      	cmp	r2, #88	; 0x58
 800afda:	d170      	bne.n	800b0be <_strtod_l+0x12e>
 800afdc:	9302      	str	r3, [sp, #8]
 800afde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800afe0:	9301      	str	r3, [sp, #4]
 800afe2:	ab16      	add	r3, sp, #88	; 0x58
 800afe4:	9300      	str	r3, [sp, #0]
 800afe6:	4a8e      	ldr	r2, [pc, #568]	; (800b220 <_strtod_l+0x290>)
 800afe8:	ab17      	add	r3, sp, #92	; 0x5c
 800afea:	a915      	add	r1, sp, #84	; 0x54
 800afec:	4620      	mov	r0, r4
 800afee:	f002 fbe9 	bl	800d7c4 <__gethex>
 800aff2:	f010 070f 	ands.w	r7, r0, #15
 800aff6:	4605      	mov	r5, r0
 800aff8:	d005      	beq.n	800b006 <_strtod_l+0x76>
 800affa:	2f06      	cmp	r7, #6
 800affc:	d12a      	bne.n	800b054 <_strtod_l+0xc4>
 800affe:	3601      	adds	r6, #1
 800b000:	2300      	movs	r3, #0
 800b002:	9615      	str	r6, [sp, #84]	; 0x54
 800b004:	930a      	str	r3, [sp, #40]	; 0x28
 800b006:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b008:	2b00      	cmp	r3, #0
 800b00a:	f040 857f 	bne.w	800bb0c <_strtod_l+0xb7c>
 800b00e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b010:	b1db      	cbz	r3, 800b04a <_strtod_l+0xba>
 800b012:	4642      	mov	r2, r8
 800b014:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800b018:	ec43 2b10 	vmov	d0, r2, r3
 800b01c:	b01b      	add	sp, #108	; 0x6c
 800b01e:	ecbd 8b02 	vpop	{d8}
 800b022:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b026:	2920      	cmp	r1, #32
 800b028:	d1cc      	bne.n	800afc4 <_strtod_l+0x34>
 800b02a:	3201      	adds	r2, #1
 800b02c:	e7bf      	b.n	800afae <_strtod_l+0x1e>
 800b02e:	292d      	cmp	r1, #45	; 0x2d
 800b030:	d1c8      	bne.n	800afc4 <_strtod_l+0x34>
 800b032:	2101      	movs	r1, #1
 800b034:	910a      	str	r1, [sp, #40]	; 0x28
 800b036:	1c51      	adds	r1, r2, #1
 800b038:	9115      	str	r1, [sp, #84]	; 0x54
 800b03a:	7852      	ldrb	r2, [r2, #1]
 800b03c:	2a00      	cmp	r2, #0
 800b03e:	d1c3      	bne.n	800afc8 <_strtod_l+0x38>
 800b040:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b042:	9515      	str	r5, [sp, #84]	; 0x54
 800b044:	2b00      	cmp	r3, #0
 800b046:	f040 855f 	bne.w	800bb08 <_strtod_l+0xb78>
 800b04a:	4642      	mov	r2, r8
 800b04c:	464b      	mov	r3, r9
 800b04e:	e7e3      	b.n	800b018 <_strtod_l+0x88>
 800b050:	2100      	movs	r1, #0
 800b052:	e7ef      	b.n	800b034 <_strtod_l+0xa4>
 800b054:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800b056:	b13a      	cbz	r2, 800b068 <_strtod_l+0xd8>
 800b058:	2135      	movs	r1, #53	; 0x35
 800b05a:	a818      	add	r0, sp, #96	; 0x60
 800b05c:	f003 fbd1 	bl	800e802 <__copybits>
 800b060:	9916      	ldr	r1, [sp, #88]	; 0x58
 800b062:	4620      	mov	r0, r4
 800b064:	f002 ffa4 	bl	800dfb0 <_Bfree>
 800b068:	3f01      	subs	r7, #1
 800b06a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800b06c:	2f04      	cmp	r7, #4
 800b06e:	d806      	bhi.n	800b07e <_strtod_l+0xee>
 800b070:	e8df f007 	tbb	[pc, r7]
 800b074:	201d0314 	.word	0x201d0314
 800b078:	14          	.byte	0x14
 800b079:	00          	.byte	0x00
 800b07a:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 800b07e:	05e9      	lsls	r1, r5, #23
 800b080:	bf48      	it	mi
 800b082:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800b086:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b08a:	0d1b      	lsrs	r3, r3, #20
 800b08c:	051b      	lsls	r3, r3, #20
 800b08e:	2b00      	cmp	r3, #0
 800b090:	d1b9      	bne.n	800b006 <_strtod_l+0x76>
 800b092:	f001 fc07 	bl	800c8a4 <__errno>
 800b096:	2322      	movs	r3, #34	; 0x22
 800b098:	6003      	str	r3, [r0, #0]
 800b09a:	e7b4      	b.n	800b006 <_strtod_l+0x76>
 800b09c:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 800b0a0:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800b0a4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800b0a8:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800b0ac:	e7e7      	b.n	800b07e <_strtod_l+0xee>
 800b0ae:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800b228 <_strtod_l+0x298>
 800b0b2:	e7e4      	b.n	800b07e <_strtod_l+0xee>
 800b0b4:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800b0b8:	f04f 38ff 	mov.w	r8, #4294967295
 800b0bc:	e7df      	b.n	800b07e <_strtod_l+0xee>
 800b0be:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b0c0:	1c5a      	adds	r2, r3, #1
 800b0c2:	9215      	str	r2, [sp, #84]	; 0x54
 800b0c4:	785b      	ldrb	r3, [r3, #1]
 800b0c6:	2b30      	cmp	r3, #48	; 0x30
 800b0c8:	d0f9      	beq.n	800b0be <_strtod_l+0x12e>
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	d09b      	beq.n	800b006 <_strtod_l+0x76>
 800b0ce:	2301      	movs	r3, #1
 800b0d0:	f04f 0a00 	mov.w	sl, #0
 800b0d4:	9304      	str	r3, [sp, #16]
 800b0d6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b0d8:	930b      	str	r3, [sp, #44]	; 0x2c
 800b0da:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800b0de:	46d3      	mov	fp, sl
 800b0e0:	220a      	movs	r2, #10
 800b0e2:	9815      	ldr	r0, [sp, #84]	; 0x54
 800b0e4:	7806      	ldrb	r6, [r0, #0]
 800b0e6:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800b0ea:	b2d9      	uxtb	r1, r3
 800b0ec:	2909      	cmp	r1, #9
 800b0ee:	d926      	bls.n	800b13e <_strtod_l+0x1ae>
 800b0f0:	494c      	ldr	r1, [pc, #304]	; (800b224 <_strtod_l+0x294>)
 800b0f2:	2201      	movs	r2, #1
 800b0f4:	f001 fb0b 	bl	800c70e <strncmp>
 800b0f8:	2800      	cmp	r0, #0
 800b0fa:	d030      	beq.n	800b15e <_strtod_l+0x1ce>
 800b0fc:	2000      	movs	r0, #0
 800b0fe:	4632      	mov	r2, r6
 800b100:	9005      	str	r0, [sp, #20]
 800b102:	465e      	mov	r6, fp
 800b104:	4603      	mov	r3, r0
 800b106:	2a65      	cmp	r2, #101	; 0x65
 800b108:	d001      	beq.n	800b10e <_strtod_l+0x17e>
 800b10a:	2a45      	cmp	r2, #69	; 0x45
 800b10c:	d113      	bne.n	800b136 <_strtod_l+0x1a6>
 800b10e:	b91e      	cbnz	r6, 800b118 <_strtod_l+0x188>
 800b110:	9a04      	ldr	r2, [sp, #16]
 800b112:	4302      	orrs	r2, r0
 800b114:	d094      	beq.n	800b040 <_strtod_l+0xb0>
 800b116:	2600      	movs	r6, #0
 800b118:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800b11a:	1c6a      	adds	r2, r5, #1
 800b11c:	9215      	str	r2, [sp, #84]	; 0x54
 800b11e:	786a      	ldrb	r2, [r5, #1]
 800b120:	2a2b      	cmp	r2, #43	; 0x2b
 800b122:	d074      	beq.n	800b20e <_strtod_l+0x27e>
 800b124:	2a2d      	cmp	r2, #45	; 0x2d
 800b126:	d078      	beq.n	800b21a <_strtod_l+0x28a>
 800b128:	f04f 0c00 	mov.w	ip, #0
 800b12c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800b130:	2909      	cmp	r1, #9
 800b132:	d97f      	bls.n	800b234 <_strtod_l+0x2a4>
 800b134:	9515      	str	r5, [sp, #84]	; 0x54
 800b136:	2700      	movs	r7, #0
 800b138:	e09e      	b.n	800b278 <_strtod_l+0x2e8>
 800b13a:	2300      	movs	r3, #0
 800b13c:	e7c8      	b.n	800b0d0 <_strtod_l+0x140>
 800b13e:	f1bb 0f08 	cmp.w	fp, #8
 800b142:	bfd8      	it	le
 800b144:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800b146:	f100 0001 	add.w	r0, r0, #1
 800b14a:	bfda      	itte	le
 800b14c:	fb02 3301 	mlale	r3, r2, r1, r3
 800b150:	9309      	strle	r3, [sp, #36]	; 0x24
 800b152:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800b156:	f10b 0b01 	add.w	fp, fp, #1
 800b15a:	9015      	str	r0, [sp, #84]	; 0x54
 800b15c:	e7c1      	b.n	800b0e2 <_strtod_l+0x152>
 800b15e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b160:	1c5a      	adds	r2, r3, #1
 800b162:	9215      	str	r2, [sp, #84]	; 0x54
 800b164:	785a      	ldrb	r2, [r3, #1]
 800b166:	f1bb 0f00 	cmp.w	fp, #0
 800b16a:	d037      	beq.n	800b1dc <_strtod_l+0x24c>
 800b16c:	9005      	str	r0, [sp, #20]
 800b16e:	465e      	mov	r6, fp
 800b170:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800b174:	2b09      	cmp	r3, #9
 800b176:	d912      	bls.n	800b19e <_strtod_l+0x20e>
 800b178:	2301      	movs	r3, #1
 800b17a:	e7c4      	b.n	800b106 <_strtod_l+0x176>
 800b17c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b17e:	1c5a      	adds	r2, r3, #1
 800b180:	9215      	str	r2, [sp, #84]	; 0x54
 800b182:	785a      	ldrb	r2, [r3, #1]
 800b184:	3001      	adds	r0, #1
 800b186:	2a30      	cmp	r2, #48	; 0x30
 800b188:	d0f8      	beq.n	800b17c <_strtod_l+0x1ec>
 800b18a:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800b18e:	2b08      	cmp	r3, #8
 800b190:	f200 84c1 	bhi.w	800bb16 <_strtod_l+0xb86>
 800b194:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b196:	9005      	str	r0, [sp, #20]
 800b198:	2000      	movs	r0, #0
 800b19a:	930b      	str	r3, [sp, #44]	; 0x2c
 800b19c:	4606      	mov	r6, r0
 800b19e:	3a30      	subs	r2, #48	; 0x30
 800b1a0:	f100 0301 	add.w	r3, r0, #1
 800b1a4:	d014      	beq.n	800b1d0 <_strtod_l+0x240>
 800b1a6:	9905      	ldr	r1, [sp, #20]
 800b1a8:	4419      	add	r1, r3
 800b1aa:	9105      	str	r1, [sp, #20]
 800b1ac:	4633      	mov	r3, r6
 800b1ae:	eb00 0c06 	add.w	ip, r0, r6
 800b1b2:	210a      	movs	r1, #10
 800b1b4:	4563      	cmp	r3, ip
 800b1b6:	d113      	bne.n	800b1e0 <_strtod_l+0x250>
 800b1b8:	1833      	adds	r3, r6, r0
 800b1ba:	2b08      	cmp	r3, #8
 800b1bc:	f106 0601 	add.w	r6, r6, #1
 800b1c0:	4406      	add	r6, r0
 800b1c2:	dc1a      	bgt.n	800b1fa <_strtod_l+0x26a>
 800b1c4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b1c6:	230a      	movs	r3, #10
 800b1c8:	fb03 2301 	mla	r3, r3, r1, r2
 800b1cc:	9309      	str	r3, [sp, #36]	; 0x24
 800b1ce:	2300      	movs	r3, #0
 800b1d0:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800b1d2:	1c51      	adds	r1, r2, #1
 800b1d4:	9115      	str	r1, [sp, #84]	; 0x54
 800b1d6:	7852      	ldrb	r2, [r2, #1]
 800b1d8:	4618      	mov	r0, r3
 800b1da:	e7c9      	b.n	800b170 <_strtod_l+0x1e0>
 800b1dc:	4658      	mov	r0, fp
 800b1de:	e7d2      	b.n	800b186 <_strtod_l+0x1f6>
 800b1e0:	2b08      	cmp	r3, #8
 800b1e2:	f103 0301 	add.w	r3, r3, #1
 800b1e6:	dc03      	bgt.n	800b1f0 <_strtod_l+0x260>
 800b1e8:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800b1ea:	434f      	muls	r7, r1
 800b1ec:	9709      	str	r7, [sp, #36]	; 0x24
 800b1ee:	e7e1      	b.n	800b1b4 <_strtod_l+0x224>
 800b1f0:	2b10      	cmp	r3, #16
 800b1f2:	bfd8      	it	le
 800b1f4:	fb01 fa0a 	mulle.w	sl, r1, sl
 800b1f8:	e7dc      	b.n	800b1b4 <_strtod_l+0x224>
 800b1fa:	2e10      	cmp	r6, #16
 800b1fc:	bfdc      	itt	le
 800b1fe:	230a      	movle	r3, #10
 800b200:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800b204:	e7e3      	b.n	800b1ce <_strtod_l+0x23e>
 800b206:	2300      	movs	r3, #0
 800b208:	9305      	str	r3, [sp, #20]
 800b20a:	2301      	movs	r3, #1
 800b20c:	e780      	b.n	800b110 <_strtod_l+0x180>
 800b20e:	f04f 0c00 	mov.w	ip, #0
 800b212:	1caa      	adds	r2, r5, #2
 800b214:	9215      	str	r2, [sp, #84]	; 0x54
 800b216:	78aa      	ldrb	r2, [r5, #2]
 800b218:	e788      	b.n	800b12c <_strtod_l+0x19c>
 800b21a:	f04f 0c01 	mov.w	ip, #1
 800b21e:	e7f8      	b.n	800b212 <_strtod_l+0x282>
 800b220:	080121ec 	.word	0x080121ec
 800b224:	080121e8 	.word	0x080121e8
 800b228:	7ff00000 	.word	0x7ff00000
 800b22c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800b22e:	1c51      	adds	r1, r2, #1
 800b230:	9115      	str	r1, [sp, #84]	; 0x54
 800b232:	7852      	ldrb	r2, [r2, #1]
 800b234:	2a30      	cmp	r2, #48	; 0x30
 800b236:	d0f9      	beq.n	800b22c <_strtod_l+0x29c>
 800b238:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800b23c:	2908      	cmp	r1, #8
 800b23e:	f63f af7a 	bhi.w	800b136 <_strtod_l+0x1a6>
 800b242:	3a30      	subs	r2, #48	; 0x30
 800b244:	9208      	str	r2, [sp, #32]
 800b246:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800b248:	920c      	str	r2, [sp, #48]	; 0x30
 800b24a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800b24c:	1c57      	adds	r7, r2, #1
 800b24e:	9715      	str	r7, [sp, #84]	; 0x54
 800b250:	7852      	ldrb	r2, [r2, #1]
 800b252:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800b256:	f1be 0f09 	cmp.w	lr, #9
 800b25a:	d938      	bls.n	800b2ce <_strtod_l+0x33e>
 800b25c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b25e:	1a7f      	subs	r7, r7, r1
 800b260:	2f08      	cmp	r7, #8
 800b262:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800b266:	dc03      	bgt.n	800b270 <_strtod_l+0x2e0>
 800b268:	9908      	ldr	r1, [sp, #32]
 800b26a:	428f      	cmp	r7, r1
 800b26c:	bfa8      	it	ge
 800b26e:	460f      	movge	r7, r1
 800b270:	f1bc 0f00 	cmp.w	ip, #0
 800b274:	d000      	beq.n	800b278 <_strtod_l+0x2e8>
 800b276:	427f      	negs	r7, r7
 800b278:	2e00      	cmp	r6, #0
 800b27a:	d14f      	bne.n	800b31c <_strtod_l+0x38c>
 800b27c:	9904      	ldr	r1, [sp, #16]
 800b27e:	4301      	orrs	r1, r0
 800b280:	f47f aec1 	bne.w	800b006 <_strtod_l+0x76>
 800b284:	2b00      	cmp	r3, #0
 800b286:	f47f aedb 	bne.w	800b040 <_strtod_l+0xb0>
 800b28a:	2a69      	cmp	r2, #105	; 0x69
 800b28c:	d029      	beq.n	800b2e2 <_strtod_l+0x352>
 800b28e:	dc26      	bgt.n	800b2de <_strtod_l+0x34e>
 800b290:	2a49      	cmp	r2, #73	; 0x49
 800b292:	d026      	beq.n	800b2e2 <_strtod_l+0x352>
 800b294:	2a4e      	cmp	r2, #78	; 0x4e
 800b296:	f47f aed3 	bne.w	800b040 <_strtod_l+0xb0>
 800b29a:	499b      	ldr	r1, [pc, #620]	; (800b508 <_strtod_l+0x578>)
 800b29c:	a815      	add	r0, sp, #84	; 0x54
 800b29e:	f002 fcd1 	bl	800dc44 <__match>
 800b2a2:	2800      	cmp	r0, #0
 800b2a4:	f43f aecc 	beq.w	800b040 <_strtod_l+0xb0>
 800b2a8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b2aa:	781b      	ldrb	r3, [r3, #0]
 800b2ac:	2b28      	cmp	r3, #40	; 0x28
 800b2ae:	d12f      	bne.n	800b310 <_strtod_l+0x380>
 800b2b0:	4996      	ldr	r1, [pc, #600]	; (800b50c <_strtod_l+0x57c>)
 800b2b2:	aa18      	add	r2, sp, #96	; 0x60
 800b2b4:	a815      	add	r0, sp, #84	; 0x54
 800b2b6:	f002 fcd9 	bl	800dc6c <__hexnan>
 800b2ba:	2805      	cmp	r0, #5
 800b2bc:	d128      	bne.n	800b310 <_strtod_l+0x380>
 800b2be:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b2c0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800b2c4:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800b2c8:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800b2cc:	e69b      	b.n	800b006 <_strtod_l+0x76>
 800b2ce:	9f08      	ldr	r7, [sp, #32]
 800b2d0:	210a      	movs	r1, #10
 800b2d2:	fb01 2107 	mla	r1, r1, r7, r2
 800b2d6:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800b2da:	9208      	str	r2, [sp, #32]
 800b2dc:	e7b5      	b.n	800b24a <_strtod_l+0x2ba>
 800b2de:	2a6e      	cmp	r2, #110	; 0x6e
 800b2e0:	e7d9      	b.n	800b296 <_strtod_l+0x306>
 800b2e2:	498b      	ldr	r1, [pc, #556]	; (800b510 <_strtod_l+0x580>)
 800b2e4:	a815      	add	r0, sp, #84	; 0x54
 800b2e6:	f002 fcad 	bl	800dc44 <__match>
 800b2ea:	2800      	cmp	r0, #0
 800b2ec:	f43f aea8 	beq.w	800b040 <_strtod_l+0xb0>
 800b2f0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b2f2:	4988      	ldr	r1, [pc, #544]	; (800b514 <_strtod_l+0x584>)
 800b2f4:	3b01      	subs	r3, #1
 800b2f6:	a815      	add	r0, sp, #84	; 0x54
 800b2f8:	9315      	str	r3, [sp, #84]	; 0x54
 800b2fa:	f002 fca3 	bl	800dc44 <__match>
 800b2fe:	b910      	cbnz	r0, 800b306 <_strtod_l+0x376>
 800b300:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b302:	3301      	adds	r3, #1
 800b304:	9315      	str	r3, [sp, #84]	; 0x54
 800b306:	f8df 921c 	ldr.w	r9, [pc, #540]	; 800b524 <_strtod_l+0x594>
 800b30a:	f04f 0800 	mov.w	r8, #0
 800b30e:	e67a      	b.n	800b006 <_strtod_l+0x76>
 800b310:	4881      	ldr	r0, [pc, #516]	; (800b518 <_strtod_l+0x588>)
 800b312:	f001 fb01 	bl	800c918 <nan>
 800b316:	ec59 8b10 	vmov	r8, r9, d0
 800b31a:	e674      	b.n	800b006 <_strtod_l+0x76>
 800b31c:	9b05      	ldr	r3, [sp, #20]
 800b31e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b320:	1afb      	subs	r3, r7, r3
 800b322:	f1bb 0f00 	cmp.w	fp, #0
 800b326:	bf08      	it	eq
 800b328:	46b3      	moveq	fp, r6
 800b32a:	2e10      	cmp	r6, #16
 800b32c:	9308      	str	r3, [sp, #32]
 800b32e:	4635      	mov	r5, r6
 800b330:	bfa8      	it	ge
 800b332:	2510      	movge	r5, #16
 800b334:	f7f5 f8f6 	bl	8000524 <__aeabi_ui2d>
 800b338:	2e09      	cmp	r6, #9
 800b33a:	4680      	mov	r8, r0
 800b33c:	4689      	mov	r9, r1
 800b33e:	dd13      	ble.n	800b368 <_strtod_l+0x3d8>
 800b340:	4b76      	ldr	r3, [pc, #472]	; (800b51c <_strtod_l+0x58c>)
 800b342:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800b346:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800b34a:	f7f5 f965 	bl	8000618 <__aeabi_dmul>
 800b34e:	4680      	mov	r8, r0
 800b350:	4650      	mov	r0, sl
 800b352:	4689      	mov	r9, r1
 800b354:	f7f5 f8e6 	bl	8000524 <__aeabi_ui2d>
 800b358:	4602      	mov	r2, r0
 800b35a:	460b      	mov	r3, r1
 800b35c:	4640      	mov	r0, r8
 800b35e:	4649      	mov	r1, r9
 800b360:	f7f4 ffa4 	bl	80002ac <__adddf3>
 800b364:	4680      	mov	r8, r0
 800b366:	4689      	mov	r9, r1
 800b368:	2e0f      	cmp	r6, #15
 800b36a:	dc38      	bgt.n	800b3de <_strtod_l+0x44e>
 800b36c:	9b08      	ldr	r3, [sp, #32]
 800b36e:	2b00      	cmp	r3, #0
 800b370:	f43f ae49 	beq.w	800b006 <_strtod_l+0x76>
 800b374:	dd24      	ble.n	800b3c0 <_strtod_l+0x430>
 800b376:	2b16      	cmp	r3, #22
 800b378:	dc0b      	bgt.n	800b392 <_strtod_l+0x402>
 800b37a:	4968      	ldr	r1, [pc, #416]	; (800b51c <_strtod_l+0x58c>)
 800b37c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b380:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b384:	4642      	mov	r2, r8
 800b386:	464b      	mov	r3, r9
 800b388:	f7f5 f946 	bl	8000618 <__aeabi_dmul>
 800b38c:	4680      	mov	r8, r0
 800b38e:	4689      	mov	r9, r1
 800b390:	e639      	b.n	800b006 <_strtod_l+0x76>
 800b392:	9a08      	ldr	r2, [sp, #32]
 800b394:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 800b398:	4293      	cmp	r3, r2
 800b39a:	db20      	blt.n	800b3de <_strtod_l+0x44e>
 800b39c:	4c5f      	ldr	r4, [pc, #380]	; (800b51c <_strtod_l+0x58c>)
 800b39e:	f1c6 060f 	rsb	r6, r6, #15
 800b3a2:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800b3a6:	4642      	mov	r2, r8
 800b3a8:	464b      	mov	r3, r9
 800b3aa:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b3ae:	f7f5 f933 	bl	8000618 <__aeabi_dmul>
 800b3b2:	9b08      	ldr	r3, [sp, #32]
 800b3b4:	1b9e      	subs	r6, r3, r6
 800b3b6:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800b3ba:	e9d4 2300 	ldrd	r2, r3, [r4]
 800b3be:	e7e3      	b.n	800b388 <_strtod_l+0x3f8>
 800b3c0:	9b08      	ldr	r3, [sp, #32]
 800b3c2:	3316      	adds	r3, #22
 800b3c4:	db0b      	blt.n	800b3de <_strtod_l+0x44e>
 800b3c6:	9b05      	ldr	r3, [sp, #20]
 800b3c8:	1bdf      	subs	r7, r3, r7
 800b3ca:	4b54      	ldr	r3, [pc, #336]	; (800b51c <_strtod_l+0x58c>)
 800b3cc:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800b3d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b3d4:	4640      	mov	r0, r8
 800b3d6:	4649      	mov	r1, r9
 800b3d8:	f7f5 fa48 	bl	800086c <__aeabi_ddiv>
 800b3dc:	e7d6      	b.n	800b38c <_strtod_l+0x3fc>
 800b3de:	9b08      	ldr	r3, [sp, #32]
 800b3e0:	1b75      	subs	r5, r6, r5
 800b3e2:	441d      	add	r5, r3
 800b3e4:	2d00      	cmp	r5, #0
 800b3e6:	dd70      	ble.n	800b4ca <_strtod_l+0x53a>
 800b3e8:	f015 030f 	ands.w	r3, r5, #15
 800b3ec:	d00a      	beq.n	800b404 <_strtod_l+0x474>
 800b3ee:	494b      	ldr	r1, [pc, #300]	; (800b51c <_strtod_l+0x58c>)
 800b3f0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b3f4:	4642      	mov	r2, r8
 800b3f6:	464b      	mov	r3, r9
 800b3f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b3fc:	f7f5 f90c 	bl	8000618 <__aeabi_dmul>
 800b400:	4680      	mov	r8, r0
 800b402:	4689      	mov	r9, r1
 800b404:	f035 050f 	bics.w	r5, r5, #15
 800b408:	d04d      	beq.n	800b4a6 <_strtod_l+0x516>
 800b40a:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 800b40e:	dd22      	ble.n	800b456 <_strtod_l+0x4c6>
 800b410:	2500      	movs	r5, #0
 800b412:	46ab      	mov	fp, r5
 800b414:	9509      	str	r5, [sp, #36]	; 0x24
 800b416:	9505      	str	r5, [sp, #20]
 800b418:	2322      	movs	r3, #34	; 0x22
 800b41a:	f8df 9108 	ldr.w	r9, [pc, #264]	; 800b524 <_strtod_l+0x594>
 800b41e:	6023      	str	r3, [r4, #0]
 800b420:	f04f 0800 	mov.w	r8, #0
 800b424:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b426:	2b00      	cmp	r3, #0
 800b428:	f43f aded 	beq.w	800b006 <_strtod_l+0x76>
 800b42c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800b42e:	4620      	mov	r0, r4
 800b430:	f002 fdbe 	bl	800dfb0 <_Bfree>
 800b434:	9905      	ldr	r1, [sp, #20]
 800b436:	4620      	mov	r0, r4
 800b438:	f002 fdba 	bl	800dfb0 <_Bfree>
 800b43c:	4659      	mov	r1, fp
 800b43e:	4620      	mov	r0, r4
 800b440:	f002 fdb6 	bl	800dfb0 <_Bfree>
 800b444:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b446:	4620      	mov	r0, r4
 800b448:	f002 fdb2 	bl	800dfb0 <_Bfree>
 800b44c:	4629      	mov	r1, r5
 800b44e:	4620      	mov	r0, r4
 800b450:	f002 fdae 	bl	800dfb0 <_Bfree>
 800b454:	e5d7      	b.n	800b006 <_strtod_l+0x76>
 800b456:	4b32      	ldr	r3, [pc, #200]	; (800b520 <_strtod_l+0x590>)
 800b458:	9304      	str	r3, [sp, #16]
 800b45a:	2300      	movs	r3, #0
 800b45c:	112d      	asrs	r5, r5, #4
 800b45e:	4640      	mov	r0, r8
 800b460:	4649      	mov	r1, r9
 800b462:	469a      	mov	sl, r3
 800b464:	2d01      	cmp	r5, #1
 800b466:	dc21      	bgt.n	800b4ac <_strtod_l+0x51c>
 800b468:	b10b      	cbz	r3, 800b46e <_strtod_l+0x4de>
 800b46a:	4680      	mov	r8, r0
 800b46c:	4689      	mov	r9, r1
 800b46e:	492c      	ldr	r1, [pc, #176]	; (800b520 <_strtod_l+0x590>)
 800b470:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800b474:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800b478:	4642      	mov	r2, r8
 800b47a:	464b      	mov	r3, r9
 800b47c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b480:	f7f5 f8ca 	bl	8000618 <__aeabi_dmul>
 800b484:	4b27      	ldr	r3, [pc, #156]	; (800b524 <_strtod_l+0x594>)
 800b486:	460a      	mov	r2, r1
 800b488:	400b      	ands	r3, r1
 800b48a:	4927      	ldr	r1, [pc, #156]	; (800b528 <_strtod_l+0x598>)
 800b48c:	428b      	cmp	r3, r1
 800b48e:	4680      	mov	r8, r0
 800b490:	d8be      	bhi.n	800b410 <_strtod_l+0x480>
 800b492:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800b496:	428b      	cmp	r3, r1
 800b498:	bf86      	itte	hi
 800b49a:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 800b52c <_strtod_l+0x59c>
 800b49e:	f04f 38ff 	movhi.w	r8, #4294967295
 800b4a2:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800b4a6:	2300      	movs	r3, #0
 800b4a8:	9304      	str	r3, [sp, #16]
 800b4aa:	e07b      	b.n	800b5a4 <_strtod_l+0x614>
 800b4ac:	07ea      	lsls	r2, r5, #31
 800b4ae:	d505      	bpl.n	800b4bc <_strtod_l+0x52c>
 800b4b0:	9b04      	ldr	r3, [sp, #16]
 800b4b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4b6:	f7f5 f8af 	bl	8000618 <__aeabi_dmul>
 800b4ba:	2301      	movs	r3, #1
 800b4bc:	9a04      	ldr	r2, [sp, #16]
 800b4be:	3208      	adds	r2, #8
 800b4c0:	f10a 0a01 	add.w	sl, sl, #1
 800b4c4:	106d      	asrs	r5, r5, #1
 800b4c6:	9204      	str	r2, [sp, #16]
 800b4c8:	e7cc      	b.n	800b464 <_strtod_l+0x4d4>
 800b4ca:	d0ec      	beq.n	800b4a6 <_strtod_l+0x516>
 800b4cc:	426d      	negs	r5, r5
 800b4ce:	f015 020f 	ands.w	r2, r5, #15
 800b4d2:	d00a      	beq.n	800b4ea <_strtod_l+0x55a>
 800b4d4:	4b11      	ldr	r3, [pc, #68]	; (800b51c <_strtod_l+0x58c>)
 800b4d6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b4da:	4640      	mov	r0, r8
 800b4dc:	4649      	mov	r1, r9
 800b4de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4e2:	f7f5 f9c3 	bl	800086c <__aeabi_ddiv>
 800b4e6:	4680      	mov	r8, r0
 800b4e8:	4689      	mov	r9, r1
 800b4ea:	112d      	asrs	r5, r5, #4
 800b4ec:	d0db      	beq.n	800b4a6 <_strtod_l+0x516>
 800b4ee:	2d1f      	cmp	r5, #31
 800b4f0:	dd1e      	ble.n	800b530 <_strtod_l+0x5a0>
 800b4f2:	2500      	movs	r5, #0
 800b4f4:	46ab      	mov	fp, r5
 800b4f6:	9509      	str	r5, [sp, #36]	; 0x24
 800b4f8:	9505      	str	r5, [sp, #20]
 800b4fa:	2322      	movs	r3, #34	; 0x22
 800b4fc:	f04f 0800 	mov.w	r8, #0
 800b500:	f04f 0900 	mov.w	r9, #0
 800b504:	6023      	str	r3, [r4, #0]
 800b506:	e78d      	b.n	800b424 <_strtod_l+0x494>
 800b508:	08012272 	.word	0x08012272
 800b50c:	08012200 	.word	0x08012200
 800b510:	0801226a 	.word	0x0801226a
 800b514:	08012351 	.word	0x08012351
 800b518:	0801234d 	.word	0x0801234d
 800b51c:	080124a8 	.word	0x080124a8
 800b520:	08012480 	.word	0x08012480
 800b524:	7ff00000 	.word	0x7ff00000
 800b528:	7ca00000 	.word	0x7ca00000
 800b52c:	7fefffff 	.word	0x7fefffff
 800b530:	f015 0310 	ands.w	r3, r5, #16
 800b534:	bf18      	it	ne
 800b536:	236a      	movne	r3, #106	; 0x6a
 800b538:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 800b8dc <_strtod_l+0x94c>
 800b53c:	9304      	str	r3, [sp, #16]
 800b53e:	4640      	mov	r0, r8
 800b540:	4649      	mov	r1, r9
 800b542:	2300      	movs	r3, #0
 800b544:	07ea      	lsls	r2, r5, #31
 800b546:	d504      	bpl.n	800b552 <_strtod_l+0x5c2>
 800b548:	e9da 2300 	ldrd	r2, r3, [sl]
 800b54c:	f7f5 f864 	bl	8000618 <__aeabi_dmul>
 800b550:	2301      	movs	r3, #1
 800b552:	106d      	asrs	r5, r5, #1
 800b554:	f10a 0a08 	add.w	sl, sl, #8
 800b558:	d1f4      	bne.n	800b544 <_strtod_l+0x5b4>
 800b55a:	b10b      	cbz	r3, 800b560 <_strtod_l+0x5d0>
 800b55c:	4680      	mov	r8, r0
 800b55e:	4689      	mov	r9, r1
 800b560:	9b04      	ldr	r3, [sp, #16]
 800b562:	b1bb      	cbz	r3, 800b594 <_strtod_l+0x604>
 800b564:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800b568:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	4649      	mov	r1, r9
 800b570:	dd10      	ble.n	800b594 <_strtod_l+0x604>
 800b572:	2b1f      	cmp	r3, #31
 800b574:	f340 811e 	ble.w	800b7b4 <_strtod_l+0x824>
 800b578:	2b34      	cmp	r3, #52	; 0x34
 800b57a:	bfde      	ittt	le
 800b57c:	f04f 33ff 	movle.w	r3, #4294967295
 800b580:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800b584:	4093      	lslle	r3, r2
 800b586:	f04f 0800 	mov.w	r8, #0
 800b58a:	bfcc      	ite	gt
 800b58c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800b590:	ea03 0901 	andle.w	r9, r3, r1
 800b594:	2200      	movs	r2, #0
 800b596:	2300      	movs	r3, #0
 800b598:	4640      	mov	r0, r8
 800b59a:	4649      	mov	r1, r9
 800b59c:	f7f5 faa4 	bl	8000ae8 <__aeabi_dcmpeq>
 800b5a0:	2800      	cmp	r0, #0
 800b5a2:	d1a6      	bne.n	800b4f2 <_strtod_l+0x562>
 800b5a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b5a6:	9300      	str	r3, [sp, #0]
 800b5a8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b5aa:	4633      	mov	r3, r6
 800b5ac:	465a      	mov	r2, fp
 800b5ae:	4620      	mov	r0, r4
 800b5b0:	f002 fd66 	bl	800e080 <__s2b>
 800b5b4:	9009      	str	r0, [sp, #36]	; 0x24
 800b5b6:	2800      	cmp	r0, #0
 800b5b8:	f43f af2a 	beq.w	800b410 <_strtod_l+0x480>
 800b5bc:	9a08      	ldr	r2, [sp, #32]
 800b5be:	9b05      	ldr	r3, [sp, #20]
 800b5c0:	2a00      	cmp	r2, #0
 800b5c2:	eba3 0307 	sub.w	r3, r3, r7
 800b5c6:	bfa8      	it	ge
 800b5c8:	2300      	movge	r3, #0
 800b5ca:	930c      	str	r3, [sp, #48]	; 0x30
 800b5cc:	2500      	movs	r5, #0
 800b5ce:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800b5d2:	9312      	str	r3, [sp, #72]	; 0x48
 800b5d4:	46ab      	mov	fp, r5
 800b5d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b5d8:	4620      	mov	r0, r4
 800b5da:	6859      	ldr	r1, [r3, #4]
 800b5dc:	f002 fca8 	bl	800df30 <_Balloc>
 800b5e0:	9005      	str	r0, [sp, #20]
 800b5e2:	2800      	cmp	r0, #0
 800b5e4:	f43f af18 	beq.w	800b418 <_strtod_l+0x488>
 800b5e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b5ea:	691a      	ldr	r2, [r3, #16]
 800b5ec:	3202      	adds	r2, #2
 800b5ee:	f103 010c 	add.w	r1, r3, #12
 800b5f2:	0092      	lsls	r2, r2, #2
 800b5f4:	300c      	adds	r0, #12
 800b5f6:	f001 f981 	bl	800c8fc <memcpy>
 800b5fa:	ec49 8b10 	vmov	d0, r8, r9
 800b5fe:	aa18      	add	r2, sp, #96	; 0x60
 800b600:	a917      	add	r1, sp, #92	; 0x5c
 800b602:	4620      	mov	r0, r4
 800b604:	f003 f870 	bl	800e6e8 <__d2b>
 800b608:	ec49 8b18 	vmov	d8, r8, r9
 800b60c:	9016      	str	r0, [sp, #88]	; 0x58
 800b60e:	2800      	cmp	r0, #0
 800b610:	f43f af02 	beq.w	800b418 <_strtod_l+0x488>
 800b614:	2101      	movs	r1, #1
 800b616:	4620      	mov	r0, r4
 800b618:	f002 fdca 	bl	800e1b0 <__i2b>
 800b61c:	4683      	mov	fp, r0
 800b61e:	2800      	cmp	r0, #0
 800b620:	f43f aefa 	beq.w	800b418 <_strtod_l+0x488>
 800b624:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800b626:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800b628:	2e00      	cmp	r6, #0
 800b62a:	bfab      	itete	ge
 800b62c:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 800b62e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 800b630:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800b632:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 800b636:	bfac      	ite	ge
 800b638:	eb06 0a03 	addge.w	sl, r6, r3
 800b63c:	1b9f      	sublt	r7, r3, r6
 800b63e:	9b04      	ldr	r3, [sp, #16]
 800b640:	1af6      	subs	r6, r6, r3
 800b642:	4416      	add	r6, r2
 800b644:	4ba0      	ldr	r3, [pc, #640]	; (800b8c8 <_strtod_l+0x938>)
 800b646:	3e01      	subs	r6, #1
 800b648:	429e      	cmp	r6, r3
 800b64a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800b64e:	f280 80c4 	bge.w	800b7da <_strtod_l+0x84a>
 800b652:	1b9b      	subs	r3, r3, r6
 800b654:	2b1f      	cmp	r3, #31
 800b656:	eba2 0203 	sub.w	r2, r2, r3
 800b65a:	f04f 0101 	mov.w	r1, #1
 800b65e:	f300 80b0 	bgt.w	800b7c2 <_strtod_l+0x832>
 800b662:	fa01 f303 	lsl.w	r3, r1, r3
 800b666:	930e      	str	r3, [sp, #56]	; 0x38
 800b668:	2300      	movs	r3, #0
 800b66a:	930d      	str	r3, [sp, #52]	; 0x34
 800b66c:	eb0a 0602 	add.w	r6, sl, r2
 800b670:	9b04      	ldr	r3, [sp, #16]
 800b672:	45b2      	cmp	sl, r6
 800b674:	4417      	add	r7, r2
 800b676:	441f      	add	r7, r3
 800b678:	4653      	mov	r3, sl
 800b67a:	bfa8      	it	ge
 800b67c:	4633      	movge	r3, r6
 800b67e:	42bb      	cmp	r3, r7
 800b680:	bfa8      	it	ge
 800b682:	463b      	movge	r3, r7
 800b684:	2b00      	cmp	r3, #0
 800b686:	bfc2      	ittt	gt
 800b688:	1af6      	subgt	r6, r6, r3
 800b68a:	1aff      	subgt	r7, r7, r3
 800b68c:	ebaa 0a03 	subgt.w	sl, sl, r3
 800b690:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b692:	2b00      	cmp	r3, #0
 800b694:	dd17      	ble.n	800b6c6 <_strtod_l+0x736>
 800b696:	4659      	mov	r1, fp
 800b698:	461a      	mov	r2, r3
 800b69a:	4620      	mov	r0, r4
 800b69c:	f002 fe48 	bl	800e330 <__pow5mult>
 800b6a0:	4683      	mov	fp, r0
 800b6a2:	2800      	cmp	r0, #0
 800b6a4:	f43f aeb8 	beq.w	800b418 <_strtod_l+0x488>
 800b6a8:	4601      	mov	r1, r0
 800b6aa:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800b6ac:	4620      	mov	r0, r4
 800b6ae:	f002 fd95 	bl	800e1dc <__multiply>
 800b6b2:	900b      	str	r0, [sp, #44]	; 0x2c
 800b6b4:	2800      	cmp	r0, #0
 800b6b6:	f43f aeaf 	beq.w	800b418 <_strtod_l+0x488>
 800b6ba:	9916      	ldr	r1, [sp, #88]	; 0x58
 800b6bc:	4620      	mov	r0, r4
 800b6be:	f002 fc77 	bl	800dfb0 <_Bfree>
 800b6c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b6c4:	9316      	str	r3, [sp, #88]	; 0x58
 800b6c6:	2e00      	cmp	r6, #0
 800b6c8:	f300 808c 	bgt.w	800b7e4 <_strtod_l+0x854>
 800b6cc:	9b08      	ldr	r3, [sp, #32]
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	dd08      	ble.n	800b6e4 <_strtod_l+0x754>
 800b6d2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b6d4:	9905      	ldr	r1, [sp, #20]
 800b6d6:	4620      	mov	r0, r4
 800b6d8:	f002 fe2a 	bl	800e330 <__pow5mult>
 800b6dc:	9005      	str	r0, [sp, #20]
 800b6de:	2800      	cmp	r0, #0
 800b6e0:	f43f ae9a 	beq.w	800b418 <_strtod_l+0x488>
 800b6e4:	2f00      	cmp	r7, #0
 800b6e6:	dd08      	ble.n	800b6fa <_strtod_l+0x76a>
 800b6e8:	9905      	ldr	r1, [sp, #20]
 800b6ea:	463a      	mov	r2, r7
 800b6ec:	4620      	mov	r0, r4
 800b6ee:	f002 fe79 	bl	800e3e4 <__lshift>
 800b6f2:	9005      	str	r0, [sp, #20]
 800b6f4:	2800      	cmp	r0, #0
 800b6f6:	f43f ae8f 	beq.w	800b418 <_strtod_l+0x488>
 800b6fa:	f1ba 0f00 	cmp.w	sl, #0
 800b6fe:	dd08      	ble.n	800b712 <_strtod_l+0x782>
 800b700:	4659      	mov	r1, fp
 800b702:	4652      	mov	r2, sl
 800b704:	4620      	mov	r0, r4
 800b706:	f002 fe6d 	bl	800e3e4 <__lshift>
 800b70a:	4683      	mov	fp, r0
 800b70c:	2800      	cmp	r0, #0
 800b70e:	f43f ae83 	beq.w	800b418 <_strtod_l+0x488>
 800b712:	9a05      	ldr	r2, [sp, #20]
 800b714:	9916      	ldr	r1, [sp, #88]	; 0x58
 800b716:	4620      	mov	r0, r4
 800b718:	f002 feec 	bl	800e4f4 <__mdiff>
 800b71c:	4605      	mov	r5, r0
 800b71e:	2800      	cmp	r0, #0
 800b720:	f43f ae7a 	beq.w	800b418 <_strtod_l+0x488>
 800b724:	68c3      	ldr	r3, [r0, #12]
 800b726:	930b      	str	r3, [sp, #44]	; 0x2c
 800b728:	2300      	movs	r3, #0
 800b72a:	60c3      	str	r3, [r0, #12]
 800b72c:	4659      	mov	r1, fp
 800b72e:	f002 fec5 	bl	800e4bc <__mcmp>
 800b732:	2800      	cmp	r0, #0
 800b734:	da60      	bge.n	800b7f8 <_strtod_l+0x868>
 800b736:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b738:	ea53 0308 	orrs.w	r3, r3, r8
 800b73c:	f040 8084 	bne.w	800b848 <_strtod_l+0x8b8>
 800b740:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b744:	2b00      	cmp	r3, #0
 800b746:	d17f      	bne.n	800b848 <_strtod_l+0x8b8>
 800b748:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b74c:	0d1b      	lsrs	r3, r3, #20
 800b74e:	051b      	lsls	r3, r3, #20
 800b750:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800b754:	d978      	bls.n	800b848 <_strtod_l+0x8b8>
 800b756:	696b      	ldr	r3, [r5, #20]
 800b758:	b913      	cbnz	r3, 800b760 <_strtod_l+0x7d0>
 800b75a:	692b      	ldr	r3, [r5, #16]
 800b75c:	2b01      	cmp	r3, #1
 800b75e:	dd73      	ble.n	800b848 <_strtod_l+0x8b8>
 800b760:	4629      	mov	r1, r5
 800b762:	2201      	movs	r2, #1
 800b764:	4620      	mov	r0, r4
 800b766:	f002 fe3d 	bl	800e3e4 <__lshift>
 800b76a:	4659      	mov	r1, fp
 800b76c:	4605      	mov	r5, r0
 800b76e:	f002 fea5 	bl	800e4bc <__mcmp>
 800b772:	2800      	cmp	r0, #0
 800b774:	dd68      	ble.n	800b848 <_strtod_l+0x8b8>
 800b776:	9904      	ldr	r1, [sp, #16]
 800b778:	4a54      	ldr	r2, [pc, #336]	; (800b8cc <_strtod_l+0x93c>)
 800b77a:	464b      	mov	r3, r9
 800b77c:	2900      	cmp	r1, #0
 800b77e:	f000 8084 	beq.w	800b88a <_strtod_l+0x8fa>
 800b782:	ea02 0109 	and.w	r1, r2, r9
 800b786:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800b78a:	dc7e      	bgt.n	800b88a <_strtod_l+0x8fa>
 800b78c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800b790:	f77f aeb3 	ble.w	800b4fa <_strtod_l+0x56a>
 800b794:	4b4e      	ldr	r3, [pc, #312]	; (800b8d0 <_strtod_l+0x940>)
 800b796:	4640      	mov	r0, r8
 800b798:	4649      	mov	r1, r9
 800b79a:	2200      	movs	r2, #0
 800b79c:	f7f4 ff3c 	bl	8000618 <__aeabi_dmul>
 800b7a0:	4b4a      	ldr	r3, [pc, #296]	; (800b8cc <_strtod_l+0x93c>)
 800b7a2:	400b      	ands	r3, r1
 800b7a4:	4680      	mov	r8, r0
 800b7a6:	4689      	mov	r9, r1
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	f47f ae3f 	bne.w	800b42c <_strtod_l+0x49c>
 800b7ae:	2322      	movs	r3, #34	; 0x22
 800b7b0:	6023      	str	r3, [r4, #0]
 800b7b2:	e63b      	b.n	800b42c <_strtod_l+0x49c>
 800b7b4:	f04f 32ff 	mov.w	r2, #4294967295
 800b7b8:	fa02 f303 	lsl.w	r3, r2, r3
 800b7bc:	ea03 0808 	and.w	r8, r3, r8
 800b7c0:	e6e8      	b.n	800b594 <_strtod_l+0x604>
 800b7c2:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800b7c6:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800b7ca:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800b7ce:	36e2      	adds	r6, #226	; 0xe2
 800b7d0:	fa01 f306 	lsl.w	r3, r1, r6
 800b7d4:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 800b7d8:	e748      	b.n	800b66c <_strtod_l+0x6dc>
 800b7da:	2100      	movs	r1, #0
 800b7dc:	2301      	movs	r3, #1
 800b7de:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 800b7e2:	e743      	b.n	800b66c <_strtod_l+0x6dc>
 800b7e4:	9916      	ldr	r1, [sp, #88]	; 0x58
 800b7e6:	4632      	mov	r2, r6
 800b7e8:	4620      	mov	r0, r4
 800b7ea:	f002 fdfb 	bl	800e3e4 <__lshift>
 800b7ee:	9016      	str	r0, [sp, #88]	; 0x58
 800b7f0:	2800      	cmp	r0, #0
 800b7f2:	f47f af6b 	bne.w	800b6cc <_strtod_l+0x73c>
 800b7f6:	e60f      	b.n	800b418 <_strtod_l+0x488>
 800b7f8:	46ca      	mov	sl, r9
 800b7fa:	d171      	bne.n	800b8e0 <_strtod_l+0x950>
 800b7fc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b7fe:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b802:	b352      	cbz	r2, 800b85a <_strtod_l+0x8ca>
 800b804:	4a33      	ldr	r2, [pc, #204]	; (800b8d4 <_strtod_l+0x944>)
 800b806:	4293      	cmp	r3, r2
 800b808:	d12a      	bne.n	800b860 <_strtod_l+0x8d0>
 800b80a:	9b04      	ldr	r3, [sp, #16]
 800b80c:	4641      	mov	r1, r8
 800b80e:	b1fb      	cbz	r3, 800b850 <_strtod_l+0x8c0>
 800b810:	4b2e      	ldr	r3, [pc, #184]	; (800b8cc <_strtod_l+0x93c>)
 800b812:	ea09 0303 	and.w	r3, r9, r3
 800b816:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800b81a:	f04f 32ff 	mov.w	r2, #4294967295
 800b81e:	d81a      	bhi.n	800b856 <_strtod_l+0x8c6>
 800b820:	0d1b      	lsrs	r3, r3, #20
 800b822:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800b826:	fa02 f303 	lsl.w	r3, r2, r3
 800b82a:	4299      	cmp	r1, r3
 800b82c:	d118      	bne.n	800b860 <_strtod_l+0x8d0>
 800b82e:	4b2a      	ldr	r3, [pc, #168]	; (800b8d8 <_strtod_l+0x948>)
 800b830:	459a      	cmp	sl, r3
 800b832:	d102      	bne.n	800b83a <_strtod_l+0x8aa>
 800b834:	3101      	adds	r1, #1
 800b836:	f43f adef 	beq.w	800b418 <_strtod_l+0x488>
 800b83a:	4b24      	ldr	r3, [pc, #144]	; (800b8cc <_strtod_l+0x93c>)
 800b83c:	ea0a 0303 	and.w	r3, sl, r3
 800b840:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800b844:	f04f 0800 	mov.w	r8, #0
 800b848:	9b04      	ldr	r3, [sp, #16]
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	d1a2      	bne.n	800b794 <_strtod_l+0x804>
 800b84e:	e5ed      	b.n	800b42c <_strtod_l+0x49c>
 800b850:	f04f 33ff 	mov.w	r3, #4294967295
 800b854:	e7e9      	b.n	800b82a <_strtod_l+0x89a>
 800b856:	4613      	mov	r3, r2
 800b858:	e7e7      	b.n	800b82a <_strtod_l+0x89a>
 800b85a:	ea53 0308 	orrs.w	r3, r3, r8
 800b85e:	d08a      	beq.n	800b776 <_strtod_l+0x7e6>
 800b860:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b862:	b1e3      	cbz	r3, 800b89e <_strtod_l+0x90e>
 800b864:	ea13 0f0a 	tst.w	r3, sl
 800b868:	d0ee      	beq.n	800b848 <_strtod_l+0x8b8>
 800b86a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b86c:	9a04      	ldr	r2, [sp, #16]
 800b86e:	4640      	mov	r0, r8
 800b870:	4649      	mov	r1, r9
 800b872:	b1c3      	cbz	r3, 800b8a6 <_strtod_l+0x916>
 800b874:	f7ff fb70 	bl	800af58 <sulp>
 800b878:	4602      	mov	r2, r0
 800b87a:	460b      	mov	r3, r1
 800b87c:	ec51 0b18 	vmov	r0, r1, d8
 800b880:	f7f4 fd14 	bl	80002ac <__adddf3>
 800b884:	4680      	mov	r8, r0
 800b886:	4689      	mov	r9, r1
 800b888:	e7de      	b.n	800b848 <_strtod_l+0x8b8>
 800b88a:	4013      	ands	r3, r2
 800b88c:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800b890:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800b894:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800b898:	f04f 38ff 	mov.w	r8, #4294967295
 800b89c:	e7d4      	b.n	800b848 <_strtod_l+0x8b8>
 800b89e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b8a0:	ea13 0f08 	tst.w	r3, r8
 800b8a4:	e7e0      	b.n	800b868 <_strtod_l+0x8d8>
 800b8a6:	f7ff fb57 	bl	800af58 <sulp>
 800b8aa:	4602      	mov	r2, r0
 800b8ac:	460b      	mov	r3, r1
 800b8ae:	ec51 0b18 	vmov	r0, r1, d8
 800b8b2:	f7f4 fcf9 	bl	80002a8 <__aeabi_dsub>
 800b8b6:	2200      	movs	r2, #0
 800b8b8:	2300      	movs	r3, #0
 800b8ba:	4680      	mov	r8, r0
 800b8bc:	4689      	mov	r9, r1
 800b8be:	f7f5 f913 	bl	8000ae8 <__aeabi_dcmpeq>
 800b8c2:	2800      	cmp	r0, #0
 800b8c4:	d0c0      	beq.n	800b848 <_strtod_l+0x8b8>
 800b8c6:	e618      	b.n	800b4fa <_strtod_l+0x56a>
 800b8c8:	fffffc02 	.word	0xfffffc02
 800b8cc:	7ff00000 	.word	0x7ff00000
 800b8d0:	39500000 	.word	0x39500000
 800b8d4:	000fffff 	.word	0x000fffff
 800b8d8:	7fefffff 	.word	0x7fefffff
 800b8dc:	08012218 	.word	0x08012218
 800b8e0:	4659      	mov	r1, fp
 800b8e2:	4628      	mov	r0, r5
 800b8e4:	f002 ff5a 	bl	800e79c <__ratio>
 800b8e8:	ec57 6b10 	vmov	r6, r7, d0
 800b8ec:	ee10 0a10 	vmov	r0, s0
 800b8f0:	2200      	movs	r2, #0
 800b8f2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b8f6:	4639      	mov	r1, r7
 800b8f8:	f7f5 f90a 	bl	8000b10 <__aeabi_dcmple>
 800b8fc:	2800      	cmp	r0, #0
 800b8fe:	d071      	beq.n	800b9e4 <_strtod_l+0xa54>
 800b900:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b902:	2b00      	cmp	r3, #0
 800b904:	d17c      	bne.n	800ba00 <_strtod_l+0xa70>
 800b906:	f1b8 0f00 	cmp.w	r8, #0
 800b90a:	d15a      	bne.n	800b9c2 <_strtod_l+0xa32>
 800b90c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b910:	2b00      	cmp	r3, #0
 800b912:	d15d      	bne.n	800b9d0 <_strtod_l+0xa40>
 800b914:	4b90      	ldr	r3, [pc, #576]	; (800bb58 <_strtod_l+0xbc8>)
 800b916:	2200      	movs	r2, #0
 800b918:	4630      	mov	r0, r6
 800b91a:	4639      	mov	r1, r7
 800b91c:	f7f5 f8ee 	bl	8000afc <__aeabi_dcmplt>
 800b920:	2800      	cmp	r0, #0
 800b922:	d15c      	bne.n	800b9de <_strtod_l+0xa4e>
 800b924:	4630      	mov	r0, r6
 800b926:	4639      	mov	r1, r7
 800b928:	4b8c      	ldr	r3, [pc, #560]	; (800bb5c <_strtod_l+0xbcc>)
 800b92a:	2200      	movs	r2, #0
 800b92c:	f7f4 fe74 	bl	8000618 <__aeabi_dmul>
 800b930:	4606      	mov	r6, r0
 800b932:	460f      	mov	r7, r1
 800b934:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800b938:	9606      	str	r6, [sp, #24]
 800b93a:	9307      	str	r3, [sp, #28]
 800b93c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b940:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800b944:	4b86      	ldr	r3, [pc, #536]	; (800bb60 <_strtod_l+0xbd0>)
 800b946:	ea0a 0303 	and.w	r3, sl, r3
 800b94a:	930d      	str	r3, [sp, #52]	; 0x34
 800b94c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b94e:	4b85      	ldr	r3, [pc, #532]	; (800bb64 <_strtod_l+0xbd4>)
 800b950:	429a      	cmp	r2, r3
 800b952:	f040 8090 	bne.w	800ba76 <_strtod_l+0xae6>
 800b956:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 800b95a:	ec49 8b10 	vmov	d0, r8, r9
 800b95e:	f002 fe53 	bl	800e608 <__ulp>
 800b962:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b966:	ec51 0b10 	vmov	r0, r1, d0
 800b96a:	f7f4 fe55 	bl	8000618 <__aeabi_dmul>
 800b96e:	4642      	mov	r2, r8
 800b970:	464b      	mov	r3, r9
 800b972:	f7f4 fc9b 	bl	80002ac <__adddf3>
 800b976:	460b      	mov	r3, r1
 800b978:	4979      	ldr	r1, [pc, #484]	; (800bb60 <_strtod_l+0xbd0>)
 800b97a:	4a7b      	ldr	r2, [pc, #492]	; (800bb68 <_strtod_l+0xbd8>)
 800b97c:	4019      	ands	r1, r3
 800b97e:	4291      	cmp	r1, r2
 800b980:	4680      	mov	r8, r0
 800b982:	d944      	bls.n	800ba0e <_strtod_l+0xa7e>
 800b984:	ee18 2a90 	vmov	r2, s17
 800b988:	4b78      	ldr	r3, [pc, #480]	; (800bb6c <_strtod_l+0xbdc>)
 800b98a:	429a      	cmp	r2, r3
 800b98c:	d104      	bne.n	800b998 <_strtod_l+0xa08>
 800b98e:	ee18 3a10 	vmov	r3, s16
 800b992:	3301      	adds	r3, #1
 800b994:	f43f ad40 	beq.w	800b418 <_strtod_l+0x488>
 800b998:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 800bb6c <_strtod_l+0xbdc>
 800b99c:	f04f 38ff 	mov.w	r8, #4294967295
 800b9a0:	9916      	ldr	r1, [sp, #88]	; 0x58
 800b9a2:	4620      	mov	r0, r4
 800b9a4:	f002 fb04 	bl	800dfb0 <_Bfree>
 800b9a8:	9905      	ldr	r1, [sp, #20]
 800b9aa:	4620      	mov	r0, r4
 800b9ac:	f002 fb00 	bl	800dfb0 <_Bfree>
 800b9b0:	4659      	mov	r1, fp
 800b9b2:	4620      	mov	r0, r4
 800b9b4:	f002 fafc 	bl	800dfb0 <_Bfree>
 800b9b8:	4629      	mov	r1, r5
 800b9ba:	4620      	mov	r0, r4
 800b9bc:	f002 faf8 	bl	800dfb0 <_Bfree>
 800b9c0:	e609      	b.n	800b5d6 <_strtod_l+0x646>
 800b9c2:	f1b8 0f01 	cmp.w	r8, #1
 800b9c6:	d103      	bne.n	800b9d0 <_strtod_l+0xa40>
 800b9c8:	f1b9 0f00 	cmp.w	r9, #0
 800b9cc:	f43f ad95 	beq.w	800b4fa <_strtod_l+0x56a>
 800b9d0:	ed9f 7b55 	vldr	d7, [pc, #340]	; 800bb28 <_strtod_l+0xb98>
 800b9d4:	4f60      	ldr	r7, [pc, #384]	; (800bb58 <_strtod_l+0xbc8>)
 800b9d6:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b9da:	2600      	movs	r6, #0
 800b9dc:	e7ae      	b.n	800b93c <_strtod_l+0x9ac>
 800b9de:	4f5f      	ldr	r7, [pc, #380]	; (800bb5c <_strtod_l+0xbcc>)
 800b9e0:	2600      	movs	r6, #0
 800b9e2:	e7a7      	b.n	800b934 <_strtod_l+0x9a4>
 800b9e4:	4b5d      	ldr	r3, [pc, #372]	; (800bb5c <_strtod_l+0xbcc>)
 800b9e6:	4630      	mov	r0, r6
 800b9e8:	4639      	mov	r1, r7
 800b9ea:	2200      	movs	r2, #0
 800b9ec:	f7f4 fe14 	bl	8000618 <__aeabi_dmul>
 800b9f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b9f2:	4606      	mov	r6, r0
 800b9f4:	460f      	mov	r7, r1
 800b9f6:	2b00      	cmp	r3, #0
 800b9f8:	d09c      	beq.n	800b934 <_strtod_l+0x9a4>
 800b9fa:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800b9fe:	e79d      	b.n	800b93c <_strtod_l+0x9ac>
 800ba00:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 800bb30 <_strtod_l+0xba0>
 800ba04:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ba08:	ec57 6b17 	vmov	r6, r7, d7
 800ba0c:	e796      	b.n	800b93c <_strtod_l+0x9ac>
 800ba0e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800ba12:	9b04      	ldr	r3, [sp, #16]
 800ba14:	46ca      	mov	sl, r9
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	d1c2      	bne.n	800b9a0 <_strtod_l+0xa10>
 800ba1a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800ba1e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ba20:	0d1b      	lsrs	r3, r3, #20
 800ba22:	051b      	lsls	r3, r3, #20
 800ba24:	429a      	cmp	r2, r3
 800ba26:	d1bb      	bne.n	800b9a0 <_strtod_l+0xa10>
 800ba28:	4630      	mov	r0, r6
 800ba2a:	4639      	mov	r1, r7
 800ba2c:	f7f5 f954 	bl	8000cd8 <__aeabi_d2lz>
 800ba30:	f7f4 fdc4 	bl	80005bc <__aeabi_l2d>
 800ba34:	4602      	mov	r2, r0
 800ba36:	460b      	mov	r3, r1
 800ba38:	4630      	mov	r0, r6
 800ba3a:	4639      	mov	r1, r7
 800ba3c:	f7f4 fc34 	bl	80002a8 <__aeabi_dsub>
 800ba40:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ba42:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ba46:	ea43 0308 	orr.w	r3, r3, r8
 800ba4a:	4313      	orrs	r3, r2
 800ba4c:	4606      	mov	r6, r0
 800ba4e:	460f      	mov	r7, r1
 800ba50:	d054      	beq.n	800bafc <_strtod_l+0xb6c>
 800ba52:	a339      	add	r3, pc, #228	; (adr r3, 800bb38 <_strtod_l+0xba8>)
 800ba54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba58:	f7f5 f850 	bl	8000afc <__aeabi_dcmplt>
 800ba5c:	2800      	cmp	r0, #0
 800ba5e:	f47f ace5 	bne.w	800b42c <_strtod_l+0x49c>
 800ba62:	a337      	add	r3, pc, #220	; (adr r3, 800bb40 <_strtod_l+0xbb0>)
 800ba64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba68:	4630      	mov	r0, r6
 800ba6a:	4639      	mov	r1, r7
 800ba6c:	f7f5 f864 	bl	8000b38 <__aeabi_dcmpgt>
 800ba70:	2800      	cmp	r0, #0
 800ba72:	d095      	beq.n	800b9a0 <_strtod_l+0xa10>
 800ba74:	e4da      	b.n	800b42c <_strtod_l+0x49c>
 800ba76:	9b04      	ldr	r3, [sp, #16]
 800ba78:	b333      	cbz	r3, 800bac8 <_strtod_l+0xb38>
 800ba7a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ba7c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800ba80:	d822      	bhi.n	800bac8 <_strtod_l+0xb38>
 800ba82:	a331      	add	r3, pc, #196	; (adr r3, 800bb48 <_strtod_l+0xbb8>)
 800ba84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba88:	4630      	mov	r0, r6
 800ba8a:	4639      	mov	r1, r7
 800ba8c:	f7f5 f840 	bl	8000b10 <__aeabi_dcmple>
 800ba90:	b1a0      	cbz	r0, 800babc <_strtod_l+0xb2c>
 800ba92:	4639      	mov	r1, r7
 800ba94:	4630      	mov	r0, r6
 800ba96:	f7f5 f897 	bl	8000bc8 <__aeabi_d2uiz>
 800ba9a:	2801      	cmp	r0, #1
 800ba9c:	bf38      	it	cc
 800ba9e:	2001      	movcc	r0, #1
 800baa0:	f7f4 fd40 	bl	8000524 <__aeabi_ui2d>
 800baa4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800baa6:	4606      	mov	r6, r0
 800baa8:	460f      	mov	r7, r1
 800baaa:	bb23      	cbnz	r3, 800baf6 <_strtod_l+0xb66>
 800baac:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bab0:	9010      	str	r0, [sp, #64]	; 0x40
 800bab2:	9311      	str	r3, [sp, #68]	; 0x44
 800bab4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800bab8:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800babc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800babe:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800bac0:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800bac4:	1a9b      	subs	r3, r3, r2
 800bac6:	930f      	str	r3, [sp, #60]	; 0x3c
 800bac8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800bacc:	eeb0 0a48 	vmov.f32	s0, s16
 800bad0:	eef0 0a68 	vmov.f32	s1, s17
 800bad4:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800bad8:	f002 fd96 	bl	800e608 <__ulp>
 800badc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800bae0:	ec53 2b10 	vmov	r2, r3, d0
 800bae4:	f7f4 fd98 	bl	8000618 <__aeabi_dmul>
 800bae8:	ec53 2b18 	vmov	r2, r3, d8
 800baec:	f7f4 fbde 	bl	80002ac <__adddf3>
 800baf0:	4680      	mov	r8, r0
 800baf2:	4689      	mov	r9, r1
 800baf4:	e78d      	b.n	800ba12 <_strtod_l+0xa82>
 800baf6:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800bafa:	e7db      	b.n	800bab4 <_strtod_l+0xb24>
 800bafc:	a314      	add	r3, pc, #80	; (adr r3, 800bb50 <_strtod_l+0xbc0>)
 800bafe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb02:	f7f4 fffb 	bl	8000afc <__aeabi_dcmplt>
 800bb06:	e7b3      	b.n	800ba70 <_strtod_l+0xae0>
 800bb08:	2300      	movs	r3, #0
 800bb0a:	930a      	str	r3, [sp, #40]	; 0x28
 800bb0c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800bb0e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bb10:	6013      	str	r3, [r2, #0]
 800bb12:	f7ff ba7c 	b.w	800b00e <_strtod_l+0x7e>
 800bb16:	2a65      	cmp	r2, #101	; 0x65
 800bb18:	f43f ab75 	beq.w	800b206 <_strtod_l+0x276>
 800bb1c:	2a45      	cmp	r2, #69	; 0x45
 800bb1e:	f43f ab72 	beq.w	800b206 <_strtod_l+0x276>
 800bb22:	2301      	movs	r3, #1
 800bb24:	f7ff bbaa 	b.w	800b27c <_strtod_l+0x2ec>
 800bb28:	00000000 	.word	0x00000000
 800bb2c:	bff00000 	.word	0xbff00000
 800bb30:	00000000 	.word	0x00000000
 800bb34:	3ff00000 	.word	0x3ff00000
 800bb38:	94a03595 	.word	0x94a03595
 800bb3c:	3fdfffff 	.word	0x3fdfffff
 800bb40:	35afe535 	.word	0x35afe535
 800bb44:	3fe00000 	.word	0x3fe00000
 800bb48:	ffc00000 	.word	0xffc00000
 800bb4c:	41dfffff 	.word	0x41dfffff
 800bb50:	94a03595 	.word	0x94a03595
 800bb54:	3fcfffff 	.word	0x3fcfffff
 800bb58:	3ff00000 	.word	0x3ff00000
 800bb5c:	3fe00000 	.word	0x3fe00000
 800bb60:	7ff00000 	.word	0x7ff00000
 800bb64:	7fe00000 	.word	0x7fe00000
 800bb68:	7c9fffff 	.word	0x7c9fffff
 800bb6c:	7fefffff 	.word	0x7fefffff

0800bb70 <strtod>:
 800bb70:	460a      	mov	r2, r1
 800bb72:	4601      	mov	r1, r0
 800bb74:	4802      	ldr	r0, [pc, #8]	; (800bb80 <strtod+0x10>)
 800bb76:	4b03      	ldr	r3, [pc, #12]	; (800bb84 <strtod+0x14>)
 800bb78:	6800      	ldr	r0, [r0, #0]
 800bb7a:	f7ff ba09 	b.w	800af90 <_strtod_l>
 800bb7e:	bf00      	nop
 800bb80:	2000020c 	.word	0x2000020c
 800bb84:	20000054 	.word	0x20000054

0800bb88 <__utoa>:
 800bb88:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bb8a:	4c1f      	ldr	r4, [pc, #124]	; (800bc08 <__utoa+0x80>)
 800bb8c:	b08b      	sub	sp, #44	; 0x2c
 800bb8e:	4605      	mov	r5, r0
 800bb90:	460b      	mov	r3, r1
 800bb92:	466e      	mov	r6, sp
 800bb94:	f104 0c20 	add.w	ip, r4, #32
 800bb98:	6820      	ldr	r0, [r4, #0]
 800bb9a:	6861      	ldr	r1, [r4, #4]
 800bb9c:	4637      	mov	r7, r6
 800bb9e:	c703      	stmia	r7!, {r0, r1}
 800bba0:	3408      	adds	r4, #8
 800bba2:	4564      	cmp	r4, ip
 800bba4:	463e      	mov	r6, r7
 800bba6:	d1f7      	bne.n	800bb98 <__utoa+0x10>
 800bba8:	7921      	ldrb	r1, [r4, #4]
 800bbaa:	7139      	strb	r1, [r7, #4]
 800bbac:	1e91      	subs	r1, r2, #2
 800bbae:	6820      	ldr	r0, [r4, #0]
 800bbb0:	6038      	str	r0, [r7, #0]
 800bbb2:	2922      	cmp	r1, #34	; 0x22
 800bbb4:	f04f 0100 	mov.w	r1, #0
 800bbb8:	d904      	bls.n	800bbc4 <__utoa+0x3c>
 800bbba:	7019      	strb	r1, [r3, #0]
 800bbbc:	460b      	mov	r3, r1
 800bbbe:	4618      	mov	r0, r3
 800bbc0:	b00b      	add	sp, #44	; 0x2c
 800bbc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bbc4:	1e58      	subs	r0, r3, #1
 800bbc6:	4684      	mov	ip, r0
 800bbc8:	fbb5 f7f2 	udiv	r7, r5, r2
 800bbcc:	fb02 5617 	mls	r6, r2, r7, r5
 800bbd0:	3628      	adds	r6, #40	; 0x28
 800bbd2:	446e      	add	r6, sp
 800bbd4:	460c      	mov	r4, r1
 800bbd6:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 800bbda:	f80c 6f01 	strb.w	r6, [ip, #1]!
 800bbde:	462e      	mov	r6, r5
 800bbe0:	42b2      	cmp	r2, r6
 800bbe2:	f101 0101 	add.w	r1, r1, #1
 800bbe6:	463d      	mov	r5, r7
 800bbe8:	d9ee      	bls.n	800bbc8 <__utoa+0x40>
 800bbea:	2200      	movs	r2, #0
 800bbec:	545a      	strb	r2, [r3, r1]
 800bbee:	1919      	adds	r1, r3, r4
 800bbf0:	1aa5      	subs	r5, r4, r2
 800bbf2:	42aa      	cmp	r2, r5
 800bbf4:	dae3      	bge.n	800bbbe <__utoa+0x36>
 800bbf6:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 800bbfa:	780e      	ldrb	r6, [r1, #0]
 800bbfc:	7006      	strb	r6, [r0, #0]
 800bbfe:	3201      	adds	r2, #1
 800bc00:	f801 5901 	strb.w	r5, [r1], #-1
 800bc04:	e7f4      	b.n	800bbf0 <__utoa+0x68>
 800bc06:	bf00      	nop
 800bc08:	08012240 	.word	0x08012240

0800bc0c <__cvt>:
 800bc0c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bc10:	ec55 4b10 	vmov	r4, r5, d0
 800bc14:	2d00      	cmp	r5, #0
 800bc16:	460e      	mov	r6, r1
 800bc18:	4619      	mov	r1, r3
 800bc1a:	462b      	mov	r3, r5
 800bc1c:	bfbb      	ittet	lt
 800bc1e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800bc22:	461d      	movlt	r5, r3
 800bc24:	2300      	movge	r3, #0
 800bc26:	232d      	movlt	r3, #45	; 0x2d
 800bc28:	700b      	strb	r3, [r1, #0]
 800bc2a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bc2c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800bc30:	4691      	mov	r9, r2
 800bc32:	f023 0820 	bic.w	r8, r3, #32
 800bc36:	bfbc      	itt	lt
 800bc38:	4622      	movlt	r2, r4
 800bc3a:	4614      	movlt	r4, r2
 800bc3c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800bc40:	d005      	beq.n	800bc4e <__cvt+0x42>
 800bc42:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800bc46:	d100      	bne.n	800bc4a <__cvt+0x3e>
 800bc48:	3601      	adds	r6, #1
 800bc4a:	2102      	movs	r1, #2
 800bc4c:	e000      	b.n	800bc50 <__cvt+0x44>
 800bc4e:	2103      	movs	r1, #3
 800bc50:	ab03      	add	r3, sp, #12
 800bc52:	9301      	str	r3, [sp, #4]
 800bc54:	ab02      	add	r3, sp, #8
 800bc56:	9300      	str	r3, [sp, #0]
 800bc58:	ec45 4b10 	vmov	d0, r4, r5
 800bc5c:	4653      	mov	r3, sl
 800bc5e:	4632      	mov	r2, r6
 800bc60:	f000 ff0a 	bl	800ca78 <_dtoa_r>
 800bc64:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800bc68:	4607      	mov	r7, r0
 800bc6a:	d102      	bne.n	800bc72 <__cvt+0x66>
 800bc6c:	f019 0f01 	tst.w	r9, #1
 800bc70:	d022      	beq.n	800bcb8 <__cvt+0xac>
 800bc72:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800bc76:	eb07 0906 	add.w	r9, r7, r6
 800bc7a:	d110      	bne.n	800bc9e <__cvt+0x92>
 800bc7c:	783b      	ldrb	r3, [r7, #0]
 800bc7e:	2b30      	cmp	r3, #48	; 0x30
 800bc80:	d10a      	bne.n	800bc98 <__cvt+0x8c>
 800bc82:	2200      	movs	r2, #0
 800bc84:	2300      	movs	r3, #0
 800bc86:	4620      	mov	r0, r4
 800bc88:	4629      	mov	r1, r5
 800bc8a:	f7f4 ff2d 	bl	8000ae8 <__aeabi_dcmpeq>
 800bc8e:	b918      	cbnz	r0, 800bc98 <__cvt+0x8c>
 800bc90:	f1c6 0601 	rsb	r6, r6, #1
 800bc94:	f8ca 6000 	str.w	r6, [sl]
 800bc98:	f8da 3000 	ldr.w	r3, [sl]
 800bc9c:	4499      	add	r9, r3
 800bc9e:	2200      	movs	r2, #0
 800bca0:	2300      	movs	r3, #0
 800bca2:	4620      	mov	r0, r4
 800bca4:	4629      	mov	r1, r5
 800bca6:	f7f4 ff1f 	bl	8000ae8 <__aeabi_dcmpeq>
 800bcaa:	b108      	cbz	r0, 800bcb0 <__cvt+0xa4>
 800bcac:	f8cd 900c 	str.w	r9, [sp, #12]
 800bcb0:	2230      	movs	r2, #48	; 0x30
 800bcb2:	9b03      	ldr	r3, [sp, #12]
 800bcb4:	454b      	cmp	r3, r9
 800bcb6:	d307      	bcc.n	800bcc8 <__cvt+0xbc>
 800bcb8:	9b03      	ldr	r3, [sp, #12]
 800bcba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bcbc:	1bdb      	subs	r3, r3, r7
 800bcbe:	4638      	mov	r0, r7
 800bcc0:	6013      	str	r3, [r2, #0]
 800bcc2:	b004      	add	sp, #16
 800bcc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bcc8:	1c59      	adds	r1, r3, #1
 800bcca:	9103      	str	r1, [sp, #12]
 800bccc:	701a      	strb	r2, [r3, #0]
 800bcce:	e7f0      	b.n	800bcb2 <__cvt+0xa6>

0800bcd0 <__exponent>:
 800bcd0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bcd2:	4603      	mov	r3, r0
 800bcd4:	2900      	cmp	r1, #0
 800bcd6:	bfb8      	it	lt
 800bcd8:	4249      	neglt	r1, r1
 800bcda:	f803 2b02 	strb.w	r2, [r3], #2
 800bcde:	bfb4      	ite	lt
 800bce0:	222d      	movlt	r2, #45	; 0x2d
 800bce2:	222b      	movge	r2, #43	; 0x2b
 800bce4:	2909      	cmp	r1, #9
 800bce6:	7042      	strb	r2, [r0, #1]
 800bce8:	dd2a      	ble.n	800bd40 <__exponent+0x70>
 800bcea:	f10d 0207 	add.w	r2, sp, #7
 800bcee:	4617      	mov	r7, r2
 800bcf0:	260a      	movs	r6, #10
 800bcf2:	4694      	mov	ip, r2
 800bcf4:	fb91 f5f6 	sdiv	r5, r1, r6
 800bcf8:	fb06 1415 	mls	r4, r6, r5, r1
 800bcfc:	3430      	adds	r4, #48	; 0x30
 800bcfe:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800bd02:	460c      	mov	r4, r1
 800bd04:	2c63      	cmp	r4, #99	; 0x63
 800bd06:	f102 32ff 	add.w	r2, r2, #4294967295
 800bd0a:	4629      	mov	r1, r5
 800bd0c:	dcf1      	bgt.n	800bcf2 <__exponent+0x22>
 800bd0e:	3130      	adds	r1, #48	; 0x30
 800bd10:	f1ac 0402 	sub.w	r4, ip, #2
 800bd14:	f802 1c01 	strb.w	r1, [r2, #-1]
 800bd18:	1c41      	adds	r1, r0, #1
 800bd1a:	4622      	mov	r2, r4
 800bd1c:	42ba      	cmp	r2, r7
 800bd1e:	d30a      	bcc.n	800bd36 <__exponent+0x66>
 800bd20:	f10d 0209 	add.w	r2, sp, #9
 800bd24:	eba2 020c 	sub.w	r2, r2, ip
 800bd28:	42bc      	cmp	r4, r7
 800bd2a:	bf88      	it	hi
 800bd2c:	2200      	movhi	r2, #0
 800bd2e:	4413      	add	r3, r2
 800bd30:	1a18      	subs	r0, r3, r0
 800bd32:	b003      	add	sp, #12
 800bd34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bd36:	f812 5b01 	ldrb.w	r5, [r2], #1
 800bd3a:	f801 5f01 	strb.w	r5, [r1, #1]!
 800bd3e:	e7ed      	b.n	800bd1c <__exponent+0x4c>
 800bd40:	2330      	movs	r3, #48	; 0x30
 800bd42:	3130      	adds	r1, #48	; 0x30
 800bd44:	7083      	strb	r3, [r0, #2]
 800bd46:	70c1      	strb	r1, [r0, #3]
 800bd48:	1d03      	adds	r3, r0, #4
 800bd4a:	e7f1      	b.n	800bd30 <__exponent+0x60>

0800bd4c <_printf_float>:
 800bd4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd50:	ed2d 8b02 	vpush	{d8}
 800bd54:	b08d      	sub	sp, #52	; 0x34
 800bd56:	460c      	mov	r4, r1
 800bd58:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800bd5c:	4616      	mov	r6, r2
 800bd5e:	461f      	mov	r7, r3
 800bd60:	4605      	mov	r5, r0
 800bd62:	f000 fd55 	bl	800c810 <_localeconv_r>
 800bd66:	f8d0 a000 	ldr.w	sl, [r0]
 800bd6a:	4650      	mov	r0, sl
 800bd6c:	f7f4 fa90 	bl	8000290 <strlen>
 800bd70:	2300      	movs	r3, #0
 800bd72:	930a      	str	r3, [sp, #40]	; 0x28
 800bd74:	6823      	ldr	r3, [r4, #0]
 800bd76:	9305      	str	r3, [sp, #20]
 800bd78:	f8d8 3000 	ldr.w	r3, [r8]
 800bd7c:	f894 b018 	ldrb.w	fp, [r4, #24]
 800bd80:	3307      	adds	r3, #7
 800bd82:	f023 0307 	bic.w	r3, r3, #7
 800bd86:	f103 0208 	add.w	r2, r3, #8
 800bd8a:	f8c8 2000 	str.w	r2, [r8]
 800bd8e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bd92:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800bd96:	9307      	str	r3, [sp, #28]
 800bd98:	f8cd 8018 	str.w	r8, [sp, #24]
 800bd9c:	ee08 0a10 	vmov	s16, r0
 800bda0:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800bda4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bda8:	4b9e      	ldr	r3, [pc, #632]	; (800c024 <_printf_float+0x2d8>)
 800bdaa:	f04f 32ff 	mov.w	r2, #4294967295
 800bdae:	f7f4 fecd 	bl	8000b4c <__aeabi_dcmpun>
 800bdb2:	bb88      	cbnz	r0, 800be18 <_printf_float+0xcc>
 800bdb4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bdb8:	4b9a      	ldr	r3, [pc, #616]	; (800c024 <_printf_float+0x2d8>)
 800bdba:	f04f 32ff 	mov.w	r2, #4294967295
 800bdbe:	f7f4 fea7 	bl	8000b10 <__aeabi_dcmple>
 800bdc2:	bb48      	cbnz	r0, 800be18 <_printf_float+0xcc>
 800bdc4:	2200      	movs	r2, #0
 800bdc6:	2300      	movs	r3, #0
 800bdc8:	4640      	mov	r0, r8
 800bdca:	4649      	mov	r1, r9
 800bdcc:	f7f4 fe96 	bl	8000afc <__aeabi_dcmplt>
 800bdd0:	b110      	cbz	r0, 800bdd8 <_printf_float+0x8c>
 800bdd2:	232d      	movs	r3, #45	; 0x2d
 800bdd4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bdd8:	4a93      	ldr	r2, [pc, #588]	; (800c028 <_printf_float+0x2dc>)
 800bdda:	4b94      	ldr	r3, [pc, #592]	; (800c02c <_printf_float+0x2e0>)
 800bddc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800bde0:	bf94      	ite	ls
 800bde2:	4690      	movls	r8, r2
 800bde4:	4698      	movhi	r8, r3
 800bde6:	2303      	movs	r3, #3
 800bde8:	6123      	str	r3, [r4, #16]
 800bdea:	9b05      	ldr	r3, [sp, #20]
 800bdec:	f023 0304 	bic.w	r3, r3, #4
 800bdf0:	6023      	str	r3, [r4, #0]
 800bdf2:	f04f 0900 	mov.w	r9, #0
 800bdf6:	9700      	str	r7, [sp, #0]
 800bdf8:	4633      	mov	r3, r6
 800bdfa:	aa0b      	add	r2, sp, #44	; 0x2c
 800bdfc:	4621      	mov	r1, r4
 800bdfe:	4628      	mov	r0, r5
 800be00:	f000 f9da 	bl	800c1b8 <_printf_common>
 800be04:	3001      	adds	r0, #1
 800be06:	f040 8090 	bne.w	800bf2a <_printf_float+0x1de>
 800be0a:	f04f 30ff 	mov.w	r0, #4294967295
 800be0e:	b00d      	add	sp, #52	; 0x34
 800be10:	ecbd 8b02 	vpop	{d8}
 800be14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be18:	4642      	mov	r2, r8
 800be1a:	464b      	mov	r3, r9
 800be1c:	4640      	mov	r0, r8
 800be1e:	4649      	mov	r1, r9
 800be20:	f7f4 fe94 	bl	8000b4c <__aeabi_dcmpun>
 800be24:	b140      	cbz	r0, 800be38 <_printf_float+0xec>
 800be26:	464b      	mov	r3, r9
 800be28:	2b00      	cmp	r3, #0
 800be2a:	bfbc      	itt	lt
 800be2c:	232d      	movlt	r3, #45	; 0x2d
 800be2e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800be32:	4a7f      	ldr	r2, [pc, #508]	; (800c030 <_printf_float+0x2e4>)
 800be34:	4b7f      	ldr	r3, [pc, #508]	; (800c034 <_printf_float+0x2e8>)
 800be36:	e7d1      	b.n	800bddc <_printf_float+0x90>
 800be38:	6863      	ldr	r3, [r4, #4]
 800be3a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800be3e:	9206      	str	r2, [sp, #24]
 800be40:	1c5a      	adds	r2, r3, #1
 800be42:	d13f      	bne.n	800bec4 <_printf_float+0x178>
 800be44:	2306      	movs	r3, #6
 800be46:	6063      	str	r3, [r4, #4]
 800be48:	9b05      	ldr	r3, [sp, #20]
 800be4a:	6861      	ldr	r1, [r4, #4]
 800be4c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800be50:	2300      	movs	r3, #0
 800be52:	9303      	str	r3, [sp, #12]
 800be54:	ab0a      	add	r3, sp, #40	; 0x28
 800be56:	e9cd b301 	strd	fp, r3, [sp, #4]
 800be5a:	ab09      	add	r3, sp, #36	; 0x24
 800be5c:	ec49 8b10 	vmov	d0, r8, r9
 800be60:	9300      	str	r3, [sp, #0]
 800be62:	6022      	str	r2, [r4, #0]
 800be64:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800be68:	4628      	mov	r0, r5
 800be6a:	f7ff fecf 	bl	800bc0c <__cvt>
 800be6e:	9b06      	ldr	r3, [sp, #24]
 800be70:	9909      	ldr	r1, [sp, #36]	; 0x24
 800be72:	2b47      	cmp	r3, #71	; 0x47
 800be74:	4680      	mov	r8, r0
 800be76:	d108      	bne.n	800be8a <_printf_float+0x13e>
 800be78:	1cc8      	adds	r0, r1, #3
 800be7a:	db02      	blt.n	800be82 <_printf_float+0x136>
 800be7c:	6863      	ldr	r3, [r4, #4]
 800be7e:	4299      	cmp	r1, r3
 800be80:	dd41      	ble.n	800bf06 <_printf_float+0x1ba>
 800be82:	f1ab 0302 	sub.w	r3, fp, #2
 800be86:	fa5f fb83 	uxtb.w	fp, r3
 800be8a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800be8e:	d820      	bhi.n	800bed2 <_printf_float+0x186>
 800be90:	3901      	subs	r1, #1
 800be92:	465a      	mov	r2, fp
 800be94:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800be98:	9109      	str	r1, [sp, #36]	; 0x24
 800be9a:	f7ff ff19 	bl	800bcd0 <__exponent>
 800be9e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bea0:	1813      	adds	r3, r2, r0
 800bea2:	2a01      	cmp	r2, #1
 800bea4:	4681      	mov	r9, r0
 800bea6:	6123      	str	r3, [r4, #16]
 800bea8:	dc02      	bgt.n	800beb0 <_printf_float+0x164>
 800beaa:	6822      	ldr	r2, [r4, #0]
 800beac:	07d2      	lsls	r2, r2, #31
 800beae:	d501      	bpl.n	800beb4 <_printf_float+0x168>
 800beb0:	3301      	adds	r3, #1
 800beb2:	6123      	str	r3, [r4, #16]
 800beb4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800beb8:	2b00      	cmp	r3, #0
 800beba:	d09c      	beq.n	800bdf6 <_printf_float+0xaa>
 800bebc:	232d      	movs	r3, #45	; 0x2d
 800bebe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bec2:	e798      	b.n	800bdf6 <_printf_float+0xaa>
 800bec4:	9a06      	ldr	r2, [sp, #24]
 800bec6:	2a47      	cmp	r2, #71	; 0x47
 800bec8:	d1be      	bne.n	800be48 <_printf_float+0xfc>
 800beca:	2b00      	cmp	r3, #0
 800becc:	d1bc      	bne.n	800be48 <_printf_float+0xfc>
 800bece:	2301      	movs	r3, #1
 800bed0:	e7b9      	b.n	800be46 <_printf_float+0xfa>
 800bed2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800bed6:	d118      	bne.n	800bf0a <_printf_float+0x1be>
 800bed8:	2900      	cmp	r1, #0
 800beda:	6863      	ldr	r3, [r4, #4]
 800bedc:	dd0b      	ble.n	800bef6 <_printf_float+0x1aa>
 800bede:	6121      	str	r1, [r4, #16]
 800bee0:	b913      	cbnz	r3, 800bee8 <_printf_float+0x19c>
 800bee2:	6822      	ldr	r2, [r4, #0]
 800bee4:	07d0      	lsls	r0, r2, #31
 800bee6:	d502      	bpl.n	800beee <_printf_float+0x1a2>
 800bee8:	3301      	adds	r3, #1
 800beea:	440b      	add	r3, r1
 800beec:	6123      	str	r3, [r4, #16]
 800beee:	65a1      	str	r1, [r4, #88]	; 0x58
 800bef0:	f04f 0900 	mov.w	r9, #0
 800bef4:	e7de      	b.n	800beb4 <_printf_float+0x168>
 800bef6:	b913      	cbnz	r3, 800befe <_printf_float+0x1b2>
 800bef8:	6822      	ldr	r2, [r4, #0]
 800befa:	07d2      	lsls	r2, r2, #31
 800befc:	d501      	bpl.n	800bf02 <_printf_float+0x1b6>
 800befe:	3302      	adds	r3, #2
 800bf00:	e7f4      	b.n	800beec <_printf_float+0x1a0>
 800bf02:	2301      	movs	r3, #1
 800bf04:	e7f2      	b.n	800beec <_printf_float+0x1a0>
 800bf06:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800bf0a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bf0c:	4299      	cmp	r1, r3
 800bf0e:	db05      	blt.n	800bf1c <_printf_float+0x1d0>
 800bf10:	6823      	ldr	r3, [r4, #0]
 800bf12:	6121      	str	r1, [r4, #16]
 800bf14:	07d8      	lsls	r0, r3, #31
 800bf16:	d5ea      	bpl.n	800beee <_printf_float+0x1a2>
 800bf18:	1c4b      	adds	r3, r1, #1
 800bf1a:	e7e7      	b.n	800beec <_printf_float+0x1a0>
 800bf1c:	2900      	cmp	r1, #0
 800bf1e:	bfd4      	ite	le
 800bf20:	f1c1 0202 	rsble	r2, r1, #2
 800bf24:	2201      	movgt	r2, #1
 800bf26:	4413      	add	r3, r2
 800bf28:	e7e0      	b.n	800beec <_printf_float+0x1a0>
 800bf2a:	6823      	ldr	r3, [r4, #0]
 800bf2c:	055a      	lsls	r2, r3, #21
 800bf2e:	d407      	bmi.n	800bf40 <_printf_float+0x1f4>
 800bf30:	6923      	ldr	r3, [r4, #16]
 800bf32:	4642      	mov	r2, r8
 800bf34:	4631      	mov	r1, r6
 800bf36:	4628      	mov	r0, r5
 800bf38:	47b8      	blx	r7
 800bf3a:	3001      	adds	r0, #1
 800bf3c:	d12c      	bne.n	800bf98 <_printf_float+0x24c>
 800bf3e:	e764      	b.n	800be0a <_printf_float+0xbe>
 800bf40:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800bf44:	f240 80e0 	bls.w	800c108 <_printf_float+0x3bc>
 800bf48:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800bf4c:	2200      	movs	r2, #0
 800bf4e:	2300      	movs	r3, #0
 800bf50:	f7f4 fdca 	bl	8000ae8 <__aeabi_dcmpeq>
 800bf54:	2800      	cmp	r0, #0
 800bf56:	d034      	beq.n	800bfc2 <_printf_float+0x276>
 800bf58:	4a37      	ldr	r2, [pc, #220]	; (800c038 <_printf_float+0x2ec>)
 800bf5a:	2301      	movs	r3, #1
 800bf5c:	4631      	mov	r1, r6
 800bf5e:	4628      	mov	r0, r5
 800bf60:	47b8      	blx	r7
 800bf62:	3001      	adds	r0, #1
 800bf64:	f43f af51 	beq.w	800be0a <_printf_float+0xbe>
 800bf68:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bf6c:	429a      	cmp	r2, r3
 800bf6e:	db02      	blt.n	800bf76 <_printf_float+0x22a>
 800bf70:	6823      	ldr	r3, [r4, #0]
 800bf72:	07d8      	lsls	r0, r3, #31
 800bf74:	d510      	bpl.n	800bf98 <_printf_float+0x24c>
 800bf76:	ee18 3a10 	vmov	r3, s16
 800bf7a:	4652      	mov	r2, sl
 800bf7c:	4631      	mov	r1, r6
 800bf7e:	4628      	mov	r0, r5
 800bf80:	47b8      	blx	r7
 800bf82:	3001      	adds	r0, #1
 800bf84:	f43f af41 	beq.w	800be0a <_printf_float+0xbe>
 800bf88:	f04f 0800 	mov.w	r8, #0
 800bf8c:	f104 091a 	add.w	r9, r4, #26
 800bf90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bf92:	3b01      	subs	r3, #1
 800bf94:	4543      	cmp	r3, r8
 800bf96:	dc09      	bgt.n	800bfac <_printf_float+0x260>
 800bf98:	6823      	ldr	r3, [r4, #0]
 800bf9a:	079b      	lsls	r3, r3, #30
 800bf9c:	f100 8107 	bmi.w	800c1ae <_printf_float+0x462>
 800bfa0:	68e0      	ldr	r0, [r4, #12]
 800bfa2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bfa4:	4298      	cmp	r0, r3
 800bfa6:	bfb8      	it	lt
 800bfa8:	4618      	movlt	r0, r3
 800bfaa:	e730      	b.n	800be0e <_printf_float+0xc2>
 800bfac:	2301      	movs	r3, #1
 800bfae:	464a      	mov	r2, r9
 800bfb0:	4631      	mov	r1, r6
 800bfb2:	4628      	mov	r0, r5
 800bfb4:	47b8      	blx	r7
 800bfb6:	3001      	adds	r0, #1
 800bfb8:	f43f af27 	beq.w	800be0a <_printf_float+0xbe>
 800bfbc:	f108 0801 	add.w	r8, r8, #1
 800bfc0:	e7e6      	b.n	800bf90 <_printf_float+0x244>
 800bfc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bfc4:	2b00      	cmp	r3, #0
 800bfc6:	dc39      	bgt.n	800c03c <_printf_float+0x2f0>
 800bfc8:	4a1b      	ldr	r2, [pc, #108]	; (800c038 <_printf_float+0x2ec>)
 800bfca:	2301      	movs	r3, #1
 800bfcc:	4631      	mov	r1, r6
 800bfce:	4628      	mov	r0, r5
 800bfd0:	47b8      	blx	r7
 800bfd2:	3001      	adds	r0, #1
 800bfd4:	f43f af19 	beq.w	800be0a <_printf_float+0xbe>
 800bfd8:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800bfdc:	4313      	orrs	r3, r2
 800bfde:	d102      	bne.n	800bfe6 <_printf_float+0x29a>
 800bfe0:	6823      	ldr	r3, [r4, #0]
 800bfe2:	07d9      	lsls	r1, r3, #31
 800bfe4:	d5d8      	bpl.n	800bf98 <_printf_float+0x24c>
 800bfe6:	ee18 3a10 	vmov	r3, s16
 800bfea:	4652      	mov	r2, sl
 800bfec:	4631      	mov	r1, r6
 800bfee:	4628      	mov	r0, r5
 800bff0:	47b8      	blx	r7
 800bff2:	3001      	adds	r0, #1
 800bff4:	f43f af09 	beq.w	800be0a <_printf_float+0xbe>
 800bff8:	f04f 0900 	mov.w	r9, #0
 800bffc:	f104 0a1a 	add.w	sl, r4, #26
 800c000:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c002:	425b      	negs	r3, r3
 800c004:	454b      	cmp	r3, r9
 800c006:	dc01      	bgt.n	800c00c <_printf_float+0x2c0>
 800c008:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c00a:	e792      	b.n	800bf32 <_printf_float+0x1e6>
 800c00c:	2301      	movs	r3, #1
 800c00e:	4652      	mov	r2, sl
 800c010:	4631      	mov	r1, r6
 800c012:	4628      	mov	r0, r5
 800c014:	47b8      	blx	r7
 800c016:	3001      	adds	r0, #1
 800c018:	f43f aef7 	beq.w	800be0a <_printf_float+0xbe>
 800c01c:	f109 0901 	add.w	r9, r9, #1
 800c020:	e7ee      	b.n	800c000 <_printf_float+0x2b4>
 800c022:	bf00      	nop
 800c024:	7fefffff 	.word	0x7fefffff
 800c028:	08012265 	.word	0x08012265
 800c02c:	08012269 	.word	0x08012269
 800c030:	0801226d 	.word	0x0801226d
 800c034:	08012271 	.word	0x08012271
 800c038:	08012275 	.word	0x08012275
 800c03c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c03e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c040:	429a      	cmp	r2, r3
 800c042:	bfa8      	it	ge
 800c044:	461a      	movge	r2, r3
 800c046:	2a00      	cmp	r2, #0
 800c048:	4691      	mov	r9, r2
 800c04a:	dc37      	bgt.n	800c0bc <_printf_float+0x370>
 800c04c:	f04f 0b00 	mov.w	fp, #0
 800c050:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c054:	f104 021a 	add.w	r2, r4, #26
 800c058:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c05a:	9305      	str	r3, [sp, #20]
 800c05c:	eba3 0309 	sub.w	r3, r3, r9
 800c060:	455b      	cmp	r3, fp
 800c062:	dc33      	bgt.n	800c0cc <_printf_float+0x380>
 800c064:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c068:	429a      	cmp	r2, r3
 800c06a:	db3b      	blt.n	800c0e4 <_printf_float+0x398>
 800c06c:	6823      	ldr	r3, [r4, #0]
 800c06e:	07da      	lsls	r2, r3, #31
 800c070:	d438      	bmi.n	800c0e4 <_printf_float+0x398>
 800c072:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800c076:	eba2 0903 	sub.w	r9, r2, r3
 800c07a:	9b05      	ldr	r3, [sp, #20]
 800c07c:	1ad2      	subs	r2, r2, r3
 800c07e:	4591      	cmp	r9, r2
 800c080:	bfa8      	it	ge
 800c082:	4691      	movge	r9, r2
 800c084:	f1b9 0f00 	cmp.w	r9, #0
 800c088:	dc35      	bgt.n	800c0f6 <_printf_float+0x3aa>
 800c08a:	f04f 0800 	mov.w	r8, #0
 800c08e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c092:	f104 0a1a 	add.w	sl, r4, #26
 800c096:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c09a:	1a9b      	subs	r3, r3, r2
 800c09c:	eba3 0309 	sub.w	r3, r3, r9
 800c0a0:	4543      	cmp	r3, r8
 800c0a2:	f77f af79 	ble.w	800bf98 <_printf_float+0x24c>
 800c0a6:	2301      	movs	r3, #1
 800c0a8:	4652      	mov	r2, sl
 800c0aa:	4631      	mov	r1, r6
 800c0ac:	4628      	mov	r0, r5
 800c0ae:	47b8      	blx	r7
 800c0b0:	3001      	adds	r0, #1
 800c0b2:	f43f aeaa 	beq.w	800be0a <_printf_float+0xbe>
 800c0b6:	f108 0801 	add.w	r8, r8, #1
 800c0ba:	e7ec      	b.n	800c096 <_printf_float+0x34a>
 800c0bc:	4613      	mov	r3, r2
 800c0be:	4631      	mov	r1, r6
 800c0c0:	4642      	mov	r2, r8
 800c0c2:	4628      	mov	r0, r5
 800c0c4:	47b8      	blx	r7
 800c0c6:	3001      	adds	r0, #1
 800c0c8:	d1c0      	bne.n	800c04c <_printf_float+0x300>
 800c0ca:	e69e      	b.n	800be0a <_printf_float+0xbe>
 800c0cc:	2301      	movs	r3, #1
 800c0ce:	4631      	mov	r1, r6
 800c0d0:	4628      	mov	r0, r5
 800c0d2:	9205      	str	r2, [sp, #20]
 800c0d4:	47b8      	blx	r7
 800c0d6:	3001      	adds	r0, #1
 800c0d8:	f43f ae97 	beq.w	800be0a <_printf_float+0xbe>
 800c0dc:	9a05      	ldr	r2, [sp, #20]
 800c0de:	f10b 0b01 	add.w	fp, fp, #1
 800c0e2:	e7b9      	b.n	800c058 <_printf_float+0x30c>
 800c0e4:	ee18 3a10 	vmov	r3, s16
 800c0e8:	4652      	mov	r2, sl
 800c0ea:	4631      	mov	r1, r6
 800c0ec:	4628      	mov	r0, r5
 800c0ee:	47b8      	blx	r7
 800c0f0:	3001      	adds	r0, #1
 800c0f2:	d1be      	bne.n	800c072 <_printf_float+0x326>
 800c0f4:	e689      	b.n	800be0a <_printf_float+0xbe>
 800c0f6:	9a05      	ldr	r2, [sp, #20]
 800c0f8:	464b      	mov	r3, r9
 800c0fa:	4442      	add	r2, r8
 800c0fc:	4631      	mov	r1, r6
 800c0fe:	4628      	mov	r0, r5
 800c100:	47b8      	blx	r7
 800c102:	3001      	adds	r0, #1
 800c104:	d1c1      	bne.n	800c08a <_printf_float+0x33e>
 800c106:	e680      	b.n	800be0a <_printf_float+0xbe>
 800c108:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c10a:	2a01      	cmp	r2, #1
 800c10c:	dc01      	bgt.n	800c112 <_printf_float+0x3c6>
 800c10e:	07db      	lsls	r3, r3, #31
 800c110:	d53a      	bpl.n	800c188 <_printf_float+0x43c>
 800c112:	2301      	movs	r3, #1
 800c114:	4642      	mov	r2, r8
 800c116:	4631      	mov	r1, r6
 800c118:	4628      	mov	r0, r5
 800c11a:	47b8      	blx	r7
 800c11c:	3001      	adds	r0, #1
 800c11e:	f43f ae74 	beq.w	800be0a <_printf_float+0xbe>
 800c122:	ee18 3a10 	vmov	r3, s16
 800c126:	4652      	mov	r2, sl
 800c128:	4631      	mov	r1, r6
 800c12a:	4628      	mov	r0, r5
 800c12c:	47b8      	blx	r7
 800c12e:	3001      	adds	r0, #1
 800c130:	f43f ae6b 	beq.w	800be0a <_printf_float+0xbe>
 800c134:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c138:	2200      	movs	r2, #0
 800c13a:	2300      	movs	r3, #0
 800c13c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800c140:	f7f4 fcd2 	bl	8000ae8 <__aeabi_dcmpeq>
 800c144:	b9d8      	cbnz	r0, 800c17e <_printf_float+0x432>
 800c146:	f10a 33ff 	add.w	r3, sl, #4294967295
 800c14a:	f108 0201 	add.w	r2, r8, #1
 800c14e:	4631      	mov	r1, r6
 800c150:	4628      	mov	r0, r5
 800c152:	47b8      	blx	r7
 800c154:	3001      	adds	r0, #1
 800c156:	d10e      	bne.n	800c176 <_printf_float+0x42a>
 800c158:	e657      	b.n	800be0a <_printf_float+0xbe>
 800c15a:	2301      	movs	r3, #1
 800c15c:	4652      	mov	r2, sl
 800c15e:	4631      	mov	r1, r6
 800c160:	4628      	mov	r0, r5
 800c162:	47b8      	blx	r7
 800c164:	3001      	adds	r0, #1
 800c166:	f43f ae50 	beq.w	800be0a <_printf_float+0xbe>
 800c16a:	f108 0801 	add.w	r8, r8, #1
 800c16e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c170:	3b01      	subs	r3, #1
 800c172:	4543      	cmp	r3, r8
 800c174:	dcf1      	bgt.n	800c15a <_printf_float+0x40e>
 800c176:	464b      	mov	r3, r9
 800c178:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800c17c:	e6da      	b.n	800bf34 <_printf_float+0x1e8>
 800c17e:	f04f 0800 	mov.w	r8, #0
 800c182:	f104 0a1a 	add.w	sl, r4, #26
 800c186:	e7f2      	b.n	800c16e <_printf_float+0x422>
 800c188:	2301      	movs	r3, #1
 800c18a:	4642      	mov	r2, r8
 800c18c:	e7df      	b.n	800c14e <_printf_float+0x402>
 800c18e:	2301      	movs	r3, #1
 800c190:	464a      	mov	r2, r9
 800c192:	4631      	mov	r1, r6
 800c194:	4628      	mov	r0, r5
 800c196:	47b8      	blx	r7
 800c198:	3001      	adds	r0, #1
 800c19a:	f43f ae36 	beq.w	800be0a <_printf_float+0xbe>
 800c19e:	f108 0801 	add.w	r8, r8, #1
 800c1a2:	68e3      	ldr	r3, [r4, #12]
 800c1a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c1a6:	1a5b      	subs	r3, r3, r1
 800c1a8:	4543      	cmp	r3, r8
 800c1aa:	dcf0      	bgt.n	800c18e <_printf_float+0x442>
 800c1ac:	e6f8      	b.n	800bfa0 <_printf_float+0x254>
 800c1ae:	f04f 0800 	mov.w	r8, #0
 800c1b2:	f104 0919 	add.w	r9, r4, #25
 800c1b6:	e7f4      	b.n	800c1a2 <_printf_float+0x456>

0800c1b8 <_printf_common>:
 800c1b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c1bc:	4616      	mov	r6, r2
 800c1be:	4699      	mov	r9, r3
 800c1c0:	688a      	ldr	r2, [r1, #8]
 800c1c2:	690b      	ldr	r3, [r1, #16]
 800c1c4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c1c8:	4293      	cmp	r3, r2
 800c1ca:	bfb8      	it	lt
 800c1cc:	4613      	movlt	r3, r2
 800c1ce:	6033      	str	r3, [r6, #0]
 800c1d0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c1d4:	4607      	mov	r7, r0
 800c1d6:	460c      	mov	r4, r1
 800c1d8:	b10a      	cbz	r2, 800c1de <_printf_common+0x26>
 800c1da:	3301      	adds	r3, #1
 800c1dc:	6033      	str	r3, [r6, #0]
 800c1de:	6823      	ldr	r3, [r4, #0]
 800c1e0:	0699      	lsls	r1, r3, #26
 800c1e2:	bf42      	ittt	mi
 800c1e4:	6833      	ldrmi	r3, [r6, #0]
 800c1e6:	3302      	addmi	r3, #2
 800c1e8:	6033      	strmi	r3, [r6, #0]
 800c1ea:	6825      	ldr	r5, [r4, #0]
 800c1ec:	f015 0506 	ands.w	r5, r5, #6
 800c1f0:	d106      	bne.n	800c200 <_printf_common+0x48>
 800c1f2:	f104 0a19 	add.w	sl, r4, #25
 800c1f6:	68e3      	ldr	r3, [r4, #12]
 800c1f8:	6832      	ldr	r2, [r6, #0]
 800c1fa:	1a9b      	subs	r3, r3, r2
 800c1fc:	42ab      	cmp	r3, r5
 800c1fe:	dc26      	bgt.n	800c24e <_printf_common+0x96>
 800c200:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800c204:	1e13      	subs	r3, r2, #0
 800c206:	6822      	ldr	r2, [r4, #0]
 800c208:	bf18      	it	ne
 800c20a:	2301      	movne	r3, #1
 800c20c:	0692      	lsls	r2, r2, #26
 800c20e:	d42b      	bmi.n	800c268 <_printf_common+0xb0>
 800c210:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c214:	4649      	mov	r1, r9
 800c216:	4638      	mov	r0, r7
 800c218:	47c0      	blx	r8
 800c21a:	3001      	adds	r0, #1
 800c21c:	d01e      	beq.n	800c25c <_printf_common+0xa4>
 800c21e:	6823      	ldr	r3, [r4, #0]
 800c220:	6922      	ldr	r2, [r4, #16]
 800c222:	f003 0306 	and.w	r3, r3, #6
 800c226:	2b04      	cmp	r3, #4
 800c228:	bf02      	ittt	eq
 800c22a:	68e5      	ldreq	r5, [r4, #12]
 800c22c:	6833      	ldreq	r3, [r6, #0]
 800c22e:	1aed      	subeq	r5, r5, r3
 800c230:	68a3      	ldr	r3, [r4, #8]
 800c232:	bf0c      	ite	eq
 800c234:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c238:	2500      	movne	r5, #0
 800c23a:	4293      	cmp	r3, r2
 800c23c:	bfc4      	itt	gt
 800c23e:	1a9b      	subgt	r3, r3, r2
 800c240:	18ed      	addgt	r5, r5, r3
 800c242:	2600      	movs	r6, #0
 800c244:	341a      	adds	r4, #26
 800c246:	42b5      	cmp	r5, r6
 800c248:	d11a      	bne.n	800c280 <_printf_common+0xc8>
 800c24a:	2000      	movs	r0, #0
 800c24c:	e008      	b.n	800c260 <_printf_common+0xa8>
 800c24e:	2301      	movs	r3, #1
 800c250:	4652      	mov	r2, sl
 800c252:	4649      	mov	r1, r9
 800c254:	4638      	mov	r0, r7
 800c256:	47c0      	blx	r8
 800c258:	3001      	adds	r0, #1
 800c25a:	d103      	bne.n	800c264 <_printf_common+0xac>
 800c25c:	f04f 30ff 	mov.w	r0, #4294967295
 800c260:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c264:	3501      	adds	r5, #1
 800c266:	e7c6      	b.n	800c1f6 <_printf_common+0x3e>
 800c268:	18e1      	adds	r1, r4, r3
 800c26a:	1c5a      	adds	r2, r3, #1
 800c26c:	2030      	movs	r0, #48	; 0x30
 800c26e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c272:	4422      	add	r2, r4
 800c274:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c278:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c27c:	3302      	adds	r3, #2
 800c27e:	e7c7      	b.n	800c210 <_printf_common+0x58>
 800c280:	2301      	movs	r3, #1
 800c282:	4622      	mov	r2, r4
 800c284:	4649      	mov	r1, r9
 800c286:	4638      	mov	r0, r7
 800c288:	47c0      	blx	r8
 800c28a:	3001      	adds	r0, #1
 800c28c:	d0e6      	beq.n	800c25c <_printf_common+0xa4>
 800c28e:	3601      	adds	r6, #1
 800c290:	e7d9      	b.n	800c246 <_printf_common+0x8e>
	...

0800c294 <_printf_i>:
 800c294:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c298:	7e0f      	ldrb	r7, [r1, #24]
 800c29a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c29c:	2f78      	cmp	r7, #120	; 0x78
 800c29e:	4691      	mov	r9, r2
 800c2a0:	4680      	mov	r8, r0
 800c2a2:	460c      	mov	r4, r1
 800c2a4:	469a      	mov	sl, r3
 800c2a6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800c2aa:	d807      	bhi.n	800c2bc <_printf_i+0x28>
 800c2ac:	2f62      	cmp	r7, #98	; 0x62
 800c2ae:	d80a      	bhi.n	800c2c6 <_printf_i+0x32>
 800c2b0:	2f00      	cmp	r7, #0
 800c2b2:	f000 80d4 	beq.w	800c45e <_printf_i+0x1ca>
 800c2b6:	2f58      	cmp	r7, #88	; 0x58
 800c2b8:	f000 80c0 	beq.w	800c43c <_printf_i+0x1a8>
 800c2bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c2c0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c2c4:	e03a      	b.n	800c33c <_printf_i+0xa8>
 800c2c6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c2ca:	2b15      	cmp	r3, #21
 800c2cc:	d8f6      	bhi.n	800c2bc <_printf_i+0x28>
 800c2ce:	a101      	add	r1, pc, #4	; (adr r1, 800c2d4 <_printf_i+0x40>)
 800c2d0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c2d4:	0800c32d 	.word	0x0800c32d
 800c2d8:	0800c341 	.word	0x0800c341
 800c2dc:	0800c2bd 	.word	0x0800c2bd
 800c2e0:	0800c2bd 	.word	0x0800c2bd
 800c2e4:	0800c2bd 	.word	0x0800c2bd
 800c2e8:	0800c2bd 	.word	0x0800c2bd
 800c2ec:	0800c341 	.word	0x0800c341
 800c2f0:	0800c2bd 	.word	0x0800c2bd
 800c2f4:	0800c2bd 	.word	0x0800c2bd
 800c2f8:	0800c2bd 	.word	0x0800c2bd
 800c2fc:	0800c2bd 	.word	0x0800c2bd
 800c300:	0800c445 	.word	0x0800c445
 800c304:	0800c36d 	.word	0x0800c36d
 800c308:	0800c3ff 	.word	0x0800c3ff
 800c30c:	0800c2bd 	.word	0x0800c2bd
 800c310:	0800c2bd 	.word	0x0800c2bd
 800c314:	0800c467 	.word	0x0800c467
 800c318:	0800c2bd 	.word	0x0800c2bd
 800c31c:	0800c36d 	.word	0x0800c36d
 800c320:	0800c2bd 	.word	0x0800c2bd
 800c324:	0800c2bd 	.word	0x0800c2bd
 800c328:	0800c407 	.word	0x0800c407
 800c32c:	682b      	ldr	r3, [r5, #0]
 800c32e:	1d1a      	adds	r2, r3, #4
 800c330:	681b      	ldr	r3, [r3, #0]
 800c332:	602a      	str	r2, [r5, #0]
 800c334:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c338:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c33c:	2301      	movs	r3, #1
 800c33e:	e09f      	b.n	800c480 <_printf_i+0x1ec>
 800c340:	6820      	ldr	r0, [r4, #0]
 800c342:	682b      	ldr	r3, [r5, #0]
 800c344:	0607      	lsls	r7, r0, #24
 800c346:	f103 0104 	add.w	r1, r3, #4
 800c34a:	6029      	str	r1, [r5, #0]
 800c34c:	d501      	bpl.n	800c352 <_printf_i+0xbe>
 800c34e:	681e      	ldr	r6, [r3, #0]
 800c350:	e003      	b.n	800c35a <_printf_i+0xc6>
 800c352:	0646      	lsls	r6, r0, #25
 800c354:	d5fb      	bpl.n	800c34e <_printf_i+0xba>
 800c356:	f9b3 6000 	ldrsh.w	r6, [r3]
 800c35a:	2e00      	cmp	r6, #0
 800c35c:	da03      	bge.n	800c366 <_printf_i+0xd2>
 800c35e:	232d      	movs	r3, #45	; 0x2d
 800c360:	4276      	negs	r6, r6
 800c362:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c366:	485a      	ldr	r0, [pc, #360]	; (800c4d0 <_printf_i+0x23c>)
 800c368:	230a      	movs	r3, #10
 800c36a:	e012      	b.n	800c392 <_printf_i+0xfe>
 800c36c:	682b      	ldr	r3, [r5, #0]
 800c36e:	6820      	ldr	r0, [r4, #0]
 800c370:	1d19      	adds	r1, r3, #4
 800c372:	6029      	str	r1, [r5, #0]
 800c374:	0605      	lsls	r5, r0, #24
 800c376:	d501      	bpl.n	800c37c <_printf_i+0xe8>
 800c378:	681e      	ldr	r6, [r3, #0]
 800c37a:	e002      	b.n	800c382 <_printf_i+0xee>
 800c37c:	0641      	lsls	r1, r0, #25
 800c37e:	d5fb      	bpl.n	800c378 <_printf_i+0xe4>
 800c380:	881e      	ldrh	r6, [r3, #0]
 800c382:	4853      	ldr	r0, [pc, #332]	; (800c4d0 <_printf_i+0x23c>)
 800c384:	2f6f      	cmp	r7, #111	; 0x6f
 800c386:	bf0c      	ite	eq
 800c388:	2308      	moveq	r3, #8
 800c38a:	230a      	movne	r3, #10
 800c38c:	2100      	movs	r1, #0
 800c38e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c392:	6865      	ldr	r5, [r4, #4]
 800c394:	60a5      	str	r5, [r4, #8]
 800c396:	2d00      	cmp	r5, #0
 800c398:	bfa2      	ittt	ge
 800c39a:	6821      	ldrge	r1, [r4, #0]
 800c39c:	f021 0104 	bicge.w	r1, r1, #4
 800c3a0:	6021      	strge	r1, [r4, #0]
 800c3a2:	b90e      	cbnz	r6, 800c3a8 <_printf_i+0x114>
 800c3a4:	2d00      	cmp	r5, #0
 800c3a6:	d04b      	beq.n	800c440 <_printf_i+0x1ac>
 800c3a8:	4615      	mov	r5, r2
 800c3aa:	fbb6 f1f3 	udiv	r1, r6, r3
 800c3ae:	fb03 6711 	mls	r7, r3, r1, r6
 800c3b2:	5dc7      	ldrb	r7, [r0, r7]
 800c3b4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800c3b8:	4637      	mov	r7, r6
 800c3ba:	42bb      	cmp	r3, r7
 800c3bc:	460e      	mov	r6, r1
 800c3be:	d9f4      	bls.n	800c3aa <_printf_i+0x116>
 800c3c0:	2b08      	cmp	r3, #8
 800c3c2:	d10b      	bne.n	800c3dc <_printf_i+0x148>
 800c3c4:	6823      	ldr	r3, [r4, #0]
 800c3c6:	07de      	lsls	r6, r3, #31
 800c3c8:	d508      	bpl.n	800c3dc <_printf_i+0x148>
 800c3ca:	6923      	ldr	r3, [r4, #16]
 800c3cc:	6861      	ldr	r1, [r4, #4]
 800c3ce:	4299      	cmp	r1, r3
 800c3d0:	bfde      	ittt	le
 800c3d2:	2330      	movle	r3, #48	; 0x30
 800c3d4:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c3d8:	f105 35ff 	addle.w	r5, r5, #4294967295
 800c3dc:	1b52      	subs	r2, r2, r5
 800c3de:	6122      	str	r2, [r4, #16]
 800c3e0:	f8cd a000 	str.w	sl, [sp]
 800c3e4:	464b      	mov	r3, r9
 800c3e6:	aa03      	add	r2, sp, #12
 800c3e8:	4621      	mov	r1, r4
 800c3ea:	4640      	mov	r0, r8
 800c3ec:	f7ff fee4 	bl	800c1b8 <_printf_common>
 800c3f0:	3001      	adds	r0, #1
 800c3f2:	d14a      	bne.n	800c48a <_printf_i+0x1f6>
 800c3f4:	f04f 30ff 	mov.w	r0, #4294967295
 800c3f8:	b004      	add	sp, #16
 800c3fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c3fe:	6823      	ldr	r3, [r4, #0]
 800c400:	f043 0320 	orr.w	r3, r3, #32
 800c404:	6023      	str	r3, [r4, #0]
 800c406:	4833      	ldr	r0, [pc, #204]	; (800c4d4 <_printf_i+0x240>)
 800c408:	2778      	movs	r7, #120	; 0x78
 800c40a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800c40e:	6823      	ldr	r3, [r4, #0]
 800c410:	6829      	ldr	r1, [r5, #0]
 800c412:	061f      	lsls	r7, r3, #24
 800c414:	f851 6b04 	ldr.w	r6, [r1], #4
 800c418:	d402      	bmi.n	800c420 <_printf_i+0x18c>
 800c41a:	065f      	lsls	r7, r3, #25
 800c41c:	bf48      	it	mi
 800c41e:	b2b6      	uxthmi	r6, r6
 800c420:	07df      	lsls	r7, r3, #31
 800c422:	bf48      	it	mi
 800c424:	f043 0320 	orrmi.w	r3, r3, #32
 800c428:	6029      	str	r1, [r5, #0]
 800c42a:	bf48      	it	mi
 800c42c:	6023      	strmi	r3, [r4, #0]
 800c42e:	b91e      	cbnz	r6, 800c438 <_printf_i+0x1a4>
 800c430:	6823      	ldr	r3, [r4, #0]
 800c432:	f023 0320 	bic.w	r3, r3, #32
 800c436:	6023      	str	r3, [r4, #0]
 800c438:	2310      	movs	r3, #16
 800c43a:	e7a7      	b.n	800c38c <_printf_i+0xf8>
 800c43c:	4824      	ldr	r0, [pc, #144]	; (800c4d0 <_printf_i+0x23c>)
 800c43e:	e7e4      	b.n	800c40a <_printf_i+0x176>
 800c440:	4615      	mov	r5, r2
 800c442:	e7bd      	b.n	800c3c0 <_printf_i+0x12c>
 800c444:	682b      	ldr	r3, [r5, #0]
 800c446:	6826      	ldr	r6, [r4, #0]
 800c448:	6961      	ldr	r1, [r4, #20]
 800c44a:	1d18      	adds	r0, r3, #4
 800c44c:	6028      	str	r0, [r5, #0]
 800c44e:	0635      	lsls	r5, r6, #24
 800c450:	681b      	ldr	r3, [r3, #0]
 800c452:	d501      	bpl.n	800c458 <_printf_i+0x1c4>
 800c454:	6019      	str	r1, [r3, #0]
 800c456:	e002      	b.n	800c45e <_printf_i+0x1ca>
 800c458:	0670      	lsls	r0, r6, #25
 800c45a:	d5fb      	bpl.n	800c454 <_printf_i+0x1c0>
 800c45c:	8019      	strh	r1, [r3, #0]
 800c45e:	2300      	movs	r3, #0
 800c460:	6123      	str	r3, [r4, #16]
 800c462:	4615      	mov	r5, r2
 800c464:	e7bc      	b.n	800c3e0 <_printf_i+0x14c>
 800c466:	682b      	ldr	r3, [r5, #0]
 800c468:	1d1a      	adds	r2, r3, #4
 800c46a:	602a      	str	r2, [r5, #0]
 800c46c:	681d      	ldr	r5, [r3, #0]
 800c46e:	6862      	ldr	r2, [r4, #4]
 800c470:	2100      	movs	r1, #0
 800c472:	4628      	mov	r0, r5
 800c474:	f7f3 febc 	bl	80001f0 <memchr>
 800c478:	b108      	cbz	r0, 800c47e <_printf_i+0x1ea>
 800c47a:	1b40      	subs	r0, r0, r5
 800c47c:	6060      	str	r0, [r4, #4]
 800c47e:	6863      	ldr	r3, [r4, #4]
 800c480:	6123      	str	r3, [r4, #16]
 800c482:	2300      	movs	r3, #0
 800c484:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c488:	e7aa      	b.n	800c3e0 <_printf_i+0x14c>
 800c48a:	6923      	ldr	r3, [r4, #16]
 800c48c:	462a      	mov	r2, r5
 800c48e:	4649      	mov	r1, r9
 800c490:	4640      	mov	r0, r8
 800c492:	47d0      	blx	sl
 800c494:	3001      	adds	r0, #1
 800c496:	d0ad      	beq.n	800c3f4 <_printf_i+0x160>
 800c498:	6823      	ldr	r3, [r4, #0]
 800c49a:	079b      	lsls	r3, r3, #30
 800c49c:	d413      	bmi.n	800c4c6 <_printf_i+0x232>
 800c49e:	68e0      	ldr	r0, [r4, #12]
 800c4a0:	9b03      	ldr	r3, [sp, #12]
 800c4a2:	4298      	cmp	r0, r3
 800c4a4:	bfb8      	it	lt
 800c4a6:	4618      	movlt	r0, r3
 800c4a8:	e7a6      	b.n	800c3f8 <_printf_i+0x164>
 800c4aa:	2301      	movs	r3, #1
 800c4ac:	4632      	mov	r2, r6
 800c4ae:	4649      	mov	r1, r9
 800c4b0:	4640      	mov	r0, r8
 800c4b2:	47d0      	blx	sl
 800c4b4:	3001      	adds	r0, #1
 800c4b6:	d09d      	beq.n	800c3f4 <_printf_i+0x160>
 800c4b8:	3501      	adds	r5, #1
 800c4ba:	68e3      	ldr	r3, [r4, #12]
 800c4bc:	9903      	ldr	r1, [sp, #12]
 800c4be:	1a5b      	subs	r3, r3, r1
 800c4c0:	42ab      	cmp	r3, r5
 800c4c2:	dcf2      	bgt.n	800c4aa <_printf_i+0x216>
 800c4c4:	e7eb      	b.n	800c49e <_printf_i+0x20a>
 800c4c6:	2500      	movs	r5, #0
 800c4c8:	f104 0619 	add.w	r6, r4, #25
 800c4cc:	e7f5      	b.n	800c4ba <_printf_i+0x226>
 800c4ce:	bf00      	nop
 800c4d0:	08012277 	.word	0x08012277
 800c4d4:	08012288 	.word	0x08012288

0800c4d8 <std>:
 800c4d8:	2300      	movs	r3, #0
 800c4da:	b510      	push	{r4, lr}
 800c4dc:	4604      	mov	r4, r0
 800c4de:	e9c0 3300 	strd	r3, r3, [r0]
 800c4e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c4e6:	6083      	str	r3, [r0, #8]
 800c4e8:	8181      	strh	r1, [r0, #12]
 800c4ea:	6643      	str	r3, [r0, #100]	; 0x64
 800c4ec:	81c2      	strh	r2, [r0, #14]
 800c4ee:	6183      	str	r3, [r0, #24]
 800c4f0:	4619      	mov	r1, r3
 800c4f2:	2208      	movs	r2, #8
 800c4f4:	305c      	adds	r0, #92	; 0x5c
 800c4f6:	f000 f902 	bl	800c6fe <memset>
 800c4fa:	4b05      	ldr	r3, [pc, #20]	; (800c510 <std+0x38>)
 800c4fc:	6263      	str	r3, [r4, #36]	; 0x24
 800c4fe:	4b05      	ldr	r3, [pc, #20]	; (800c514 <std+0x3c>)
 800c500:	62a3      	str	r3, [r4, #40]	; 0x28
 800c502:	4b05      	ldr	r3, [pc, #20]	; (800c518 <std+0x40>)
 800c504:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c506:	4b05      	ldr	r3, [pc, #20]	; (800c51c <std+0x44>)
 800c508:	6224      	str	r4, [r4, #32]
 800c50a:	6323      	str	r3, [r4, #48]	; 0x30
 800c50c:	bd10      	pop	{r4, pc}
 800c50e:	bf00      	nop
 800c510:	0800c679 	.word	0x0800c679
 800c514:	0800c69b 	.word	0x0800c69b
 800c518:	0800c6d3 	.word	0x0800c6d3
 800c51c:	0800c6f7 	.word	0x0800c6f7

0800c520 <stdio_exit_handler>:
 800c520:	4a02      	ldr	r2, [pc, #8]	; (800c52c <stdio_exit_handler+0xc>)
 800c522:	4903      	ldr	r1, [pc, #12]	; (800c530 <stdio_exit_handler+0x10>)
 800c524:	4803      	ldr	r0, [pc, #12]	; (800c534 <stdio_exit_handler+0x14>)
 800c526:	f000 b869 	b.w	800c5fc <_fwalk_sglue>
 800c52a:	bf00      	nop
 800c52c:	20000048 	.word	0x20000048
 800c530:	0800ec61 	.word	0x0800ec61
 800c534:	200001c0 	.word	0x200001c0

0800c538 <cleanup_stdio>:
 800c538:	6841      	ldr	r1, [r0, #4]
 800c53a:	4b0c      	ldr	r3, [pc, #48]	; (800c56c <cleanup_stdio+0x34>)
 800c53c:	4299      	cmp	r1, r3
 800c53e:	b510      	push	{r4, lr}
 800c540:	4604      	mov	r4, r0
 800c542:	d001      	beq.n	800c548 <cleanup_stdio+0x10>
 800c544:	f002 fb8c 	bl	800ec60 <_fflush_r>
 800c548:	68a1      	ldr	r1, [r4, #8]
 800c54a:	4b09      	ldr	r3, [pc, #36]	; (800c570 <cleanup_stdio+0x38>)
 800c54c:	4299      	cmp	r1, r3
 800c54e:	d002      	beq.n	800c556 <cleanup_stdio+0x1e>
 800c550:	4620      	mov	r0, r4
 800c552:	f002 fb85 	bl	800ec60 <_fflush_r>
 800c556:	68e1      	ldr	r1, [r4, #12]
 800c558:	4b06      	ldr	r3, [pc, #24]	; (800c574 <cleanup_stdio+0x3c>)
 800c55a:	4299      	cmp	r1, r3
 800c55c:	d004      	beq.n	800c568 <cleanup_stdio+0x30>
 800c55e:	4620      	mov	r0, r4
 800c560:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c564:	f002 bb7c 	b.w	800ec60 <_fflush_r>
 800c568:	bd10      	pop	{r4, pc}
 800c56a:	bf00      	nop
 800c56c:	20000f38 	.word	0x20000f38
 800c570:	20000fa0 	.word	0x20000fa0
 800c574:	20001008 	.word	0x20001008

0800c578 <global_stdio_init.part.0>:
 800c578:	b510      	push	{r4, lr}
 800c57a:	4b0b      	ldr	r3, [pc, #44]	; (800c5a8 <global_stdio_init.part.0+0x30>)
 800c57c:	4c0b      	ldr	r4, [pc, #44]	; (800c5ac <global_stdio_init.part.0+0x34>)
 800c57e:	4a0c      	ldr	r2, [pc, #48]	; (800c5b0 <global_stdio_init.part.0+0x38>)
 800c580:	601a      	str	r2, [r3, #0]
 800c582:	4620      	mov	r0, r4
 800c584:	2200      	movs	r2, #0
 800c586:	2104      	movs	r1, #4
 800c588:	f7ff ffa6 	bl	800c4d8 <std>
 800c58c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800c590:	2201      	movs	r2, #1
 800c592:	2109      	movs	r1, #9
 800c594:	f7ff ffa0 	bl	800c4d8 <std>
 800c598:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800c59c:	2202      	movs	r2, #2
 800c59e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c5a2:	2112      	movs	r1, #18
 800c5a4:	f7ff bf98 	b.w	800c4d8 <std>
 800c5a8:	20001070 	.word	0x20001070
 800c5ac:	20000f38 	.word	0x20000f38
 800c5b0:	0800c521 	.word	0x0800c521

0800c5b4 <__sfp_lock_acquire>:
 800c5b4:	4801      	ldr	r0, [pc, #4]	; (800c5bc <__sfp_lock_acquire+0x8>)
 800c5b6:	f000 b99f 	b.w	800c8f8 <__retarget_lock_acquire_recursive>
 800c5ba:	bf00      	nop
 800c5bc:	20001079 	.word	0x20001079

0800c5c0 <__sfp_lock_release>:
 800c5c0:	4801      	ldr	r0, [pc, #4]	; (800c5c8 <__sfp_lock_release+0x8>)
 800c5c2:	f000 b99a 	b.w	800c8fa <__retarget_lock_release_recursive>
 800c5c6:	bf00      	nop
 800c5c8:	20001079 	.word	0x20001079

0800c5cc <__sinit>:
 800c5cc:	b510      	push	{r4, lr}
 800c5ce:	4604      	mov	r4, r0
 800c5d0:	f7ff fff0 	bl	800c5b4 <__sfp_lock_acquire>
 800c5d4:	6a23      	ldr	r3, [r4, #32]
 800c5d6:	b11b      	cbz	r3, 800c5e0 <__sinit+0x14>
 800c5d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c5dc:	f7ff bff0 	b.w	800c5c0 <__sfp_lock_release>
 800c5e0:	4b04      	ldr	r3, [pc, #16]	; (800c5f4 <__sinit+0x28>)
 800c5e2:	6223      	str	r3, [r4, #32]
 800c5e4:	4b04      	ldr	r3, [pc, #16]	; (800c5f8 <__sinit+0x2c>)
 800c5e6:	681b      	ldr	r3, [r3, #0]
 800c5e8:	2b00      	cmp	r3, #0
 800c5ea:	d1f5      	bne.n	800c5d8 <__sinit+0xc>
 800c5ec:	f7ff ffc4 	bl	800c578 <global_stdio_init.part.0>
 800c5f0:	e7f2      	b.n	800c5d8 <__sinit+0xc>
 800c5f2:	bf00      	nop
 800c5f4:	0800c539 	.word	0x0800c539
 800c5f8:	20001070 	.word	0x20001070

0800c5fc <_fwalk_sglue>:
 800c5fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c600:	4607      	mov	r7, r0
 800c602:	4688      	mov	r8, r1
 800c604:	4614      	mov	r4, r2
 800c606:	2600      	movs	r6, #0
 800c608:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c60c:	f1b9 0901 	subs.w	r9, r9, #1
 800c610:	d505      	bpl.n	800c61e <_fwalk_sglue+0x22>
 800c612:	6824      	ldr	r4, [r4, #0]
 800c614:	2c00      	cmp	r4, #0
 800c616:	d1f7      	bne.n	800c608 <_fwalk_sglue+0xc>
 800c618:	4630      	mov	r0, r6
 800c61a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c61e:	89ab      	ldrh	r3, [r5, #12]
 800c620:	2b01      	cmp	r3, #1
 800c622:	d907      	bls.n	800c634 <_fwalk_sglue+0x38>
 800c624:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c628:	3301      	adds	r3, #1
 800c62a:	d003      	beq.n	800c634 <_fwalk_sglue+0x38>
 800c62c:	4629      	mov	r1, r5
 800c62e:	4638      	mov	r0, r7
 800c630:	47c0      	blx	r8
 800c632:	4306      	orrs	r6, r0
 800c634:	3568      	adds	r5, #104	; 0x68
 800c636:	e7e9      	b.n	800c60c <_fwalk_sglue+0x10>

0800c638 <siprintf>:
 800c638:	b40e      	push	{r1, r2, r3}
 800c63a:	b500      	push	{lr}
 800c63c:	b09c      	sub	sp, #112	; 0x70
 800c63e:	ab1d      	add	r3, sp, #116	; 0x74
 800c640:	9002      	str	r0, [sp, #8]
 800c642:	9006      	str	r0, [sp, #24]
 800c644:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800c648:	4809      	ldr	r0, [pc, #36]	; (800c670 <siprintf+0x38>)
 800c64a:	9107      	str	r1, [sp, #28]
 800c64c:	9104      	str	r1, [sp, #16]
 800c64e:	4909      	ldr	r1, [pc, #36]	; (800c674 <siprintf+0x3c>)
 800c650:	f853 2b04 	ldr.w	r2, [r3], #4
 800c654:	9105      	str	r1, [sp, #20]
 800c656:	6800      	ldr	r0, [r0, #0]
 800c658:	9301      	str	r3, [sp, #4]
 800c65a:	a902      	add	r1, sp, #8
 800c65c:	f002 f97c 	bl	800e958 <_svfiprintf_r>
 800c660:	9b02      	ldr	r3, [sp, #8]
 800c662:	2200      	movs	r2, #0
 800c664:	701a      	strb	r2, [r3, #0]
 800c666:	b01c      	add	sp, #112	; 0x70
 800c668:	f85d eb04 	ldr.w	lr, [sp], #4
 800c66c:	b003      	add	sp, #12
 800c66e:	4770      	bx	lr
 800c670:	2000020c 	.word	0x2000020c
 800c674:	ffff0208 	.word	0xffff0208

0800c678 <__sread>:
 800c678:	b510      	push	{r4, lr}
 800c67a:	460c      	mov	r4, r1
 800c67c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c680:	f000 f8ec 	bl	800c85c <_read_r>
 800c684:	2800      	cmp	r0, #0
 800c686:	bfab      	itete	ge
 800c688:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c68a:	89a3      	ldrhlt	r3, [r4, #12]
 800c68c:	181b      	addge	r3, r3, r0
 800c68e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c692:	bfac      	ite	ge
 800c694:	6563      	strge	r3, [r4, #84]	; 0x54
 800c696:	81a3      	strhlt	r3, [r4, #12]
 800c698:	bd10      	pop	{r4, pc}

0800c69a <__swrite>:
 800c69a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c69e:	461f      	mov	r7, r3
 800c6a0:	898b      	ldrh	r3, [r1, #12]
 800c6a2:	05db      	lsls	r3, r3, #23
 800c6a4:	4605      	mov	r5, r0
 800c6a6:	460c      	mov	r4, r1
 800c6a8:	4616      	mov	r6, r2
 800c6aa:	d505      	bpl.n	800c6b8 <__swrite+0x1e>
 800c6ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c6b0:	2302      	movs	r3, #2
 800c6b2:	2200      	movs	r2, #0
 800c6b4:	f000 f8c0 	bl	800c838 <_lseek_r>
 800c6b8:	89a3      	ldrh	r3, [r4, #12]
 800c6ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c6be:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c6c2:	81a3      	strh	r3, [r4, #12]
 800c6c4:	4632      	mov	r2, r6
 800c6c6:	463b      	mov	r3, r7
 800c6c8:	4628      	mov	r0, r5
 800c6ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c6ce:	f000 b8d7 	b.w	800c880 <_write_r>

0800c6d2 <__sseek>:
 800c6d2:	b510      	push	{r4, lr}
 800c6d4:	460c      	mov	r4, r1
 800c6d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c6da:	f000 f8ad 	bl	800c838 <_lseek_r>
 800c6de:	1c43      	adds	r3, r0, #1
 800c6e0:	89a3      	ldrh	r3, [r4, #12]
 800c6e2:	bf15      	itete	ne
 800c6e4:	6560      	strne	r0, [r4, #84]	; 0x54
 800c6e6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c6ea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c6ee:	81a3      	strheq	r3, [r4, #12]
 800c6f0:	bf18      	it	ne
 800c6f2:	81a3      	strhne	r3, [r4, #12]
 800c6f4:	bd10      	pop	{r4, pc}

0800c6f6 <__sclose>:
 800c6f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c6fa:	f000 b88d 	b.w	800c818 <_close_r>

0800c6fe <memset>:
 800c6fe:	4402      	add	r2, r0
 800c700:	4603      	mov	r3, r0
 800c702:	4293      	cmp	r3, r2
 800c704:	d100      	bne.n	800c708 <memset+0xa>
 800c706:	4770      	bx	lr
 800c708:	f803 1b01 	strb.w	r1, [r3], #1
 800c70c:	e7f9      	b.n	800c702 <memset+0x4>

0800c70e <strncmp>:
 800c70e:	b510      	push	{r4, lr}
 800c710:	b16a      	cbz	r2, 800c72e <strncmp+0x20>
 800c712:	3901      	subs	r1, #1
 800c714:	1884      	adds	r4, r0, r2
 800c716:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c71a:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800c71e:	429a      	cmp	r2, r3
 800c720:	d103      	bne.n	800c72a <strncmp+0x1c>
 800c722:	42a0      	cmp	r0, r4
 800c724:	d001      	beq.n	800c72a <strncmp+0x1c>
 800c726:	2a00      	cmp	r2, #0
 800c728:	d1f5      	bne.n	800c716 <strncmp+0x8>
 800c72a:	1ad0      	subs	r0, r2, r3
 800c72c:	bd10      	pop	{r4, pc}
 800c72e:	4610      	mov	r0, r2
 800c730:	e7fc      	b.n	800c72c <strncmp+0x1e>

0800c732 <strncpy>:
 800c732:	b510      	push	{r4, lr}
 800c734:	3901      	subs	r1, #1
 800c736:	4603      	mov	r3, r0
 800c738:	b132      	cbz	r2, 800c748 <strncpy+0x16>
 800c73a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800c73e:	f803 4b01 	strb.w	r4, [r3], #1
 800c742:	3a01      	subs	r2, #1
 800c744:	2c00      	cmp	r4, #0
 800c746:	d1f7      	bne.n	800c738 <strncpy+0x6>
 800c748:	441a      	add	r2, r3
 800c74a:	2100      	movs	r1, #0
 800c74c:	4293      	cmp	r3, r2
 800c74e:	d100      	bne.n	800c752 <strncpy+0x20>
 800c750:	bd10      	pop	{r4, pc}
 800c752:	f803 1b01 	strb.w	r1, [r3], #1
 800c756:	e7f9      	b.n	800c74c <strncpy+0x1a>

0800c758 <strtok>:
 800c758:	4b16      	ldr	r3, [pc, #88]	; (800c7b4 <strtok+0x5c>)
 800c75a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c75c:	681e      	ldr	r6, [r3, #0]
 800c75e:	6c74      	ldr	r4, [r6, #68]	; 0x44
 800c760:	4605      	mov	r5, r0
 800c762:	b9fc      	cbnz	r4, 800c7a4 <strtok+0x4c>
 800c764:	2050      	movs	r0, #80	; 0x50
 800c766:	9101      	str	r1, [sp, #4]
 800c768:	f001 fb1c 	bl	800dda4 <malloc>
 800c76c:	9901      	ldr	r1, [sp, #4]
 800c76e:	6470      	str	r0, [r6, #68]	; 0x44
 800c770:	4602      	mov	r2, r0
 800c772:	b920      	cbnz	r0, 800c77e <strtok+0x26>
 800c774:	4b10      	ldr	r3, [pc, #64]	; (800c7b8 <strtok+0x60>)
 800c776:	4811      	ldr	r0, [pc, #68]	; (800c7bc <strtok+0x64>)
 800c778:	215b      	movs	r1, #91	; 0x5b
 800c77a:	f000 f8d5 	bl	800c928 <__assert_func>
 800c77e:	e9c0 4400 	strd	r4, r4, [r0]
 800c782:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800c786:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800c78a:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800c78e:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 800c792:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 800c796:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800c79a:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800c79e:	6184      	str	r4, [r0, #24]
 800c7a0:	7704      	strb	r4, [r0, #28]
 800c7a2:	6244      	str	r4, [r0, #36]	; 0x24
 800c7a4:	6c72      	ldr	r2, [r6, #68]	; 0x44
 800c7a6:	2301      	movs	r3, #1
 800c7a8:	4628      	mov	r0, r5
 800c7aa:	b002      	add	sp, #8
 800c7ac:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800c7b0:	f000 b806 	b.w	800c7c0 <__strtok_r>
 800c7b4:	2000020c 	.word	0x2000020c
 800c7b8:	08012299 	.word	0x08012299
 800c7bc:	080122b0 	.word	0x080122b0

0800c7c0 <__strtok_r>:
 800c7c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c7c2:	b908      	cbnz	r0, 800c7c8 <__strtok_r+0x8>
 800c7c4:	6810      	ldr	r0, [r2, #0]
 800c7c6:	b188      	cbz	r0, 800c7ec <__strtok_r+0x2c>
 800c7c8:	4604      	mov	r4, r0
 800c7ca:	4620      	mov	r0, r4
 800c7cc:	f814 5b01 	ldrb.w	r5, [r4], #1
 800c7d0:	460f      	mov	r7, r1
 800c7d2:	f817 6b01 	ldrb.w	r6, [r7], #1
 800c7d6:	b91e      	cbnz	r6, 800c7e0 <__strtok_r+0x20>
 800c7d8:	b965      	cbnz	r5, 800c7f4 <__strtok_r+0x34>
 800c7da:	6015      	str	r5, [r2, #0]
 800c7dc:	4628      	mov	r0, r5
 800c7de:	e005      	b.n	800c7ec <__strtok_r+0x2c>
 800c7e0:	42b5      	cmp	r5, r6
 800c7e2:	d1f6      	bne.n	800c7d2 <__strtok_r+0x12>
 800c7e4:	2b00      	cmp	r3, #0
 800c7e6:	d1f0      	bne.n	800c7ca <__strtok_r+0xa>
 800c7e8:	6014      	str	r4, [r2, #0]
 800c7ea:	7003      	strb	r3, [r0, #0]
 800c7ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c7ee:	461c      	mov	r4, r3
 800c7f0:	e00c      	b.n	800c80c <__strtok_r+0x4c>
 800c7f2:	b915      	cbnz	r5, 800c7fa <__strtok_r+0x3a>
 800c7f4:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c7f8:	460e      	mov	r6, r1
 800c7fa:	f816 5b01 	ldrb.w	r5, [r6], #1
 800c7fe:	42ab      	cmp	r3, r5
 800c800:	d1f7      	bne.n	800c7f2 <__strtok_r+0x32>
 800c802:	2b00      	cmp	r3, #0
 800c804:	d0f3      	beq.n	800c7ee <__strtok_r+0x2e>
 800c806:	2300      	movs	r3, #0
 800c808:	f804 3c01 	strb.w	r3, [r4, #-1]
 800c80c:	6014      	str	r4, [r2, #0]
 800c80e:	e7ed      	b.n	800c7ec <__strtok_r+0x2c>

0800c810 <_localeconv_r>:
 800c810:	4800      	ldr	r0, [pc, #0]	; (800c814 <_localeconv_r+0x4>)
 800c812:	4770      	bx	lr
 800c814:	20000144 	.word	0x20000144

0800c818 <_close_r>:
 800c818:	b538      	push	{r3, r4, r5, lr}
 800c81a:	4d06      	ldr	r5, [pc, #24]	; (800c834 <_close_r+0x1c>)
 800c81c:	2300      	movs	r3, #0
 800c81e:	4604      	mov	r4, r0
 800c820:	4608      	mov	r0, r1
 800c822:	602b      	str	r3, [r5, #0]
 800c824:	f7f6 fded 	bl	8003402 <_close>
 800c828:	1c43      	adds	r3, r0, #1
 800c82a:	d102      	bne.n	800c832 <_close_r+0x1a>
 800c82c:	682b      	ldr	r3, [r5, #0]
 800c82e:	b103      	cbz	r3, 800c832 <_close_r+0x1a>
 800c830:	6023      	str	r3, [r4, #0]
 800c832:	bd38      	pop	{r3, r4, r5, pc}
 800c834:	20001074 	.word	0x20001074

0800c838 <_lseek_r>:
 800c838:	b538      	push	{r3, r4, r5, lr}
 800c83a:	4d07      	ldr	r5, [pc, #28]	; (800c858 <_lseek_r+0x20>)
 800c83c:	4604      	mov	r4, r0
 800c83e:	4608      	mov	r0, r1
 800c840:	4611      	mov	r1, r2
 800c842:	2200      	movs	r2, #0
 800c844:	602a      	str	r2, [r5, #0]
 800c846:	461a      	mov	r2, r3
 800c848:	f7f6 fe02 	bl	8003450 <_lseek>
 800c84c:	1c43      	adds	r3, r0, #1
 800c84e:	d102      	bne.n	800c856 <_lseek_r+0x1e>
 800c850:	682b      	ldr	r3, [r5, #0]
 800c852:	b103      	cbz	r3, 800c856 <_lseek_r+0x1e>
 800c854:	6023      	str	r3, [r4, #0]
 800c856:	bd38      	pop	{r3, r4, r5, pc}
 800c858:	20001074 	.word	0x20001074

0800c85c <_read_r>:
 800c85c:	b538      	push	{r3, r4, r5, lr}
 800c85e:	4d07      	ldr	r5, [pc, #28]	; (800c87c <_read_r+0x20>)
 800c860:	4604      	mov	r4, r0
 800c862:	4608      	mov	r0, r1
 800c864:	4611      	mov	r1, r2
 800c866:	2200      	movs	r2, #0
 800c868:	602a      	str	r2, [r5, #0]
 800c86a:	461a      	mov	r2, r3
 800c86c:	f7f6 fd90 	bl	8003390 <_read>
 800c870:	1c43      	adds	r3, r0, #1
 800c872:	d102      	bne.n	800c87a <_read_r+0x1e>
 800c874:	682b      	ldr	r3, [r5, #0]
 800c876:	b103      	cbz	r3, 800c87a <_read_r+0x1e>
 800c878:	6023      	str	r3, [r4, #0]
 800c87a:	bd38      	pop	{r3, r4, r5, pc}
 800c87c:	20001074 	.word	0x20001074

0800c880 <_write_r>:
 800c880:	b538      	push	{r3, r4, r5, lr}
 800c882:	4d07      	ldr	r5, [pc, #28]	; (800c8a0 <_write_r+0x20>)
 800c884:	4604      	mov	r4, r0
 800c886:	4608      	mov	r0, r1
 800c888:	4611      	mov	r1, r2
 800c88a:	2200      	movs	r2, #0
 800c88c:	602a      	str	r2, [r5, #0]
 800c88e:	461a      	mov	r2, r3
 800c890:	f7f6 fd9b 	bl	80033ca <_write>
 800c894:	1c43      	adds	r3, r0, #1
 800c896:	d102      	bne.n	800c89e <_write_r+0x1e>
 800c898:	682b      	ldr	r3, [r5, #0]
 800c89a:	b103      	cbz	r3, 800c89e <_write_r+0x1e>
 800c89c:	6023      	str	r3, [r4, #0]
 800c89e:	bd38      	pop	{r3, r4, r5, pc}
 800c8a0:	20001074 	.word	0x20001074

0800c8a4 <__errno>:
 800c8a4:	4b01      	ldr	r3, [pc, #4]	; (800c8ac <__errno+0x8>)
 800c8a6:	6818      	ldr	r0, [r3, #0]
 800c8a8:	4770      	bx	lr
 800c8aa:	bf00      	nop
 800c8ac:	2000020c 	.word	0x2000020c

0800c8b0 <__libc_init_array>:
 800c8b0:	b570      	push	{r4, r5, r6, lr}
 800c8b2:	4d0d      	ldr	r5, [pc, #52]	; (800c8e8 <__libc_init_array+0x38>)
 800c8b4:	4c0d      	ldr	r4, [pc, #52]	; (800c8ec <__libc_init_array+0x3c>)
 800c8b6:	1b64      	subs	r4, r4, r5
 800c8b8:	10a4      	asrs	r4, r4, #2
 800c8ba:	2600      	movs	r6, #0
 800c8bc:	42a6      	cmp	r6, r4
 800c8be:	d109      	bne.n	800c8d4 <__libc_init_array+0x24>
 800c8c0:	4d0b      	ldr	r5, [pc, #44]	; (800c8f0 <__libc_init_array+0x40>)
 800c8c2:	4c0c      	ldr	r4, [pc, #48]	; (800c8f4 <__libc_init_array+0x44>)
 800c8c4:	f004 f952 	bl	8010b6c <_init>
 800c8c8:	1b64      	subs	r4, r4, r5
 800c8ca:	10a4      	asrs	r4, r4, #2
 800c8cc:	2600      	movs	r6, #0
 800c8ce:	42a6      	cmp	r6, r4
 800c8d0:	d105      	bne.n	800c8de <__libc_init_array+0x2e>
 800c8d2:	bd70      	pop	{r4, r5, r6, pc}
 800c8d4:	f855 3b04 	ldr.w	r3, [r5], #4
 800c8d8:	4798      	blx	r3
 800c8da:	3601      	adds	r6, #1
 800c8dc:	e7ee      	b.n	800c8bc <__libc_init_array+0xc>
 800c8de:	f855 3b04 	ldr.w	r3, [r5], #4
 800c8e2:	4798      	blx	r3
 800c8e4:	3601      	adds	r6, #1
 800c8e6:	e7f2      	b.n	800c8ce <__libc_init_array+0x1e>
 800c8e8:	080128e0 	.word	0x080128e0
 800c8ec:	080128e0 	.word	0x080128e0
 800c8f0:	080128e0 	.word	0x080128e0
 800c8f4:	080128e4 	.word	0x080128e4

0800c8f8 <__retarget_lock_acquire_recursive>:
 800c8f8:	4770      	bx	lr

0800c8fa <__retarget_lock_release_recursive>:
 800c8fa:	4770      	bx	lr

0800c8fc <memcpy>:
 800c8fc:	440a      	add	r2, r1
 800c8fe:	4291      	cmp	r1, r2
 800c900:	f100 33ff 	add.w	r3, r0, #4294967295
 800c904:	d100      	bne.n	800c908 <memcpy+0xc>
 800c906:	4770      	bx	lr
 800c908:	b510      	push	{r4, lr}
 800c90a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c90e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c912:	4291      	cmp	r1, r2
 800c914:	d1f9      	bne.n	800c90a <memcpy+0xe>
 800c916:	bd10      	pop	{r4, pc}

0800c918 <nan>:
 800c918:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800c920 <nan+0x8>
 800c91c:	4770      	bx	lr
 800c91e:	bf00      	nop
 800c920:	00000000 	.word	0x00000000
 800c924:	7ff80000 	.word	0x7ff80000

0800c928 <__assert_func>:
 800c928:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c92a:	4614      	mov	r4, r2
 800c92c:	461a      	mov	r2, r3
 800c92e:	4b09      	ldr	r3, [pc, #36]	; (800c954 <__assert_func+0x2c>)
 800c930:	681b      	ldr	r3, [r3, #0]
 800c932:	4605      	mov	r5, r0
 800c934:	68d8      	ldr	r0, [r3, #12]
 800c936:	b14c      	cbz	r4, 800c94c <__assert_func+0x24>
 800c938:	4b07      	ldr	r3, [pc, #28]	; (800c958 <__assert_func+0x30>)
 800c93a:	9100      	str	r1, [sp, #0]
 800c93c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c940:	4906      	ldr	r1, [pc, #24]	; (800c95c <__assert_func+0x34>)
 800c942:	462b      	mov	r3, r5
 800c944:	f002 f9b4 	bl	800ecb0 <fiprintf>
 800c948:	f002 f9ee 	bl	800ed28 <abort>
 800c94c:	4b04      	ldr	r3, [pc, #16]	; (800c960 <__assert_func+0x38>)
 800c94e:	461c      	mov	r4, r3
 800c950:	e7f3      	b.n	800c93a <__assert_func+0x12>
 800c952:	bf00      	nop
 800c954:	2000020c 	.word	0x2000020c
 800c958:	08012312 	.word	0x08012312
 800c95c:	0801231f 	.word	0x0801231f
 800c960:	0801234d 	.word	0x0801234d

0800c964 <quorem>:
 800c964:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c968:	6903      	ldr	r3, [r0, #16]
 800c96a:	690c      	ldr	r4, [r1, #16]
 800c96c:	42a3      	cmp	r3, r4
 800c96e:	4607      	mov	r7, r0
 800c970:	db7e      	blt.n	800ca70 <quorem+0x10c>
 800c972:	3c01      	subs	r4, #1
 800c974:	f101 0814 	add.w	r8, r1, #20
 800c978:	f100 0514 	add.w	r5, r0, #20
 800c97c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c980:	9301      	str	r3, [sp, #4]
 800c982:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c986:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c98a:	3301      	adds	r3, #1
 800c98c:	429a      	cmp	r2, r3
 800c98e:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800c992:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c996:	fbb2 f6f3 	udiv	r6, r2, r3
 800c99a:	d331      	bcc.n	800ca00 <quorem+0x9c>
 800c99c:	f04f 0e00 	mov.w	lr, #0
 800c9a0:	4640      	mov	r0, r8
 800c9a2:	46ac      	mov	ip, r5
 800c9a4:	46f2      	mov	sl, lr
 800c9a6:	f850 2b04 	ldr.w	r2, [r0], #4
 800c9aa:	b293      	uxth	r3, r2
 800c9ac:	fb06 e303 	mla	r3, r6, r3, lr
 800c9b0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c9b4:	0c1a      	lsrs	r2, r3, #16
 800c9b6:	b29b      	uxth	r3, r3
 800c9b8:	ebaa 0303 	sub.w	r3, sl, r3
 800c9bc:	f8dc a000 	ldr.w	sl, [ip]
 800c9c0:	fa13 f38a 	uxtah	r3, r3, sl
 800c9c4:	fb06 220e 	mla	r2, r6, lr, r2
 800c9c8:	9300      	str	r3, [sp, #0]
 800c9ca:	9b00      	ldr	r3, [sp, #0]
 800c9cc:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c9d0:	b292      	uxth	r2, r2
 800c9d2:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800c9d6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c9da:	f8bd 3000 	ldrh.w	r3, [sp]
 800c9de:	4581      	cmp	r9, r0
 800c9e0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c9e4:	f84c 3b04 	str.w	r3, [ip], #4
 800c9e8:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800c9ec:	d2db      	bcs.n	800c9a6 <quorem+0x42>
 800c9ee:	f855 300b 	ldr.w	r3, [r5, fp]
 800c9f2:	b92b      	cbnz	r3, 800ca00 <quorem+0x9c>
 800c9f4:	9b01      	ldr	r3, [sp, #4]
 800c9f6:	3b04      	subs	r3, #4
 800c9f8:	429d      	cmp	r5, r3
 800c9fa:	461a      	mov	r2, r3
 800c9fc:	d32c      	bcc.n	800ca58 <quorem+0xf4>
 800c9fe:	613c      	str	r4, [r7, #16]
 800ca00:	4638      	mov	r0, r7
 800ca02:	f001 fd5b 	bl	800e4bc <__mcmp>
 800ca06:	2800      	cmp	r0, #0
 800ca08:	db22      	blt.n	800ca50 <quorem+0xec>
 800ca0a:	3601      	adds	r6, #1
 800ca0c:	4629      	mov	r1, r5
 800ca0e:	2000      	movs	r0, #0
 800ca10:	f858 2b04 	ldr.w	r2, [r8], #4
 800ca14:	f8d1 c000 	ldr.w	ip, [r1]
 800ca18:	b293      	uxth	r3, r2
 800ca1a:	1ac3      	subs	r3, r0, r3
 800ca1c:	0c12      	lsrs	r2, r2, #16
 800ca1e:	fa13 f38c 	uxtah	r3, r3, ip
 800ca22:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800ca26:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ca2a:	b29b      	uxth	r3, r3
 800ca2c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ca30:	45c1      	cmp	r9, r8
 800ca32:	f841 3b04 	str.w	r3, [r1], #4
 800ca36:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ca3a:	d2e9      	bcs.n	800ca10 <quorem+0xac>
 800ca3c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ca40:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ca44:	b922      	cbnz	r2, 800ca50 <quorem+0xec>
 800ca46:	3b04      	subs	r3, #4
 800ca48:	429d      	cmp	r5, r3
 800ca4a:	461a      	mov	r2, r3
 800ca4c:	d30a      	bcc.n	800ca64 <quorem+0x100>
 800ca4e:	613c      	str	r4, [r7, #16]
 800ca50:	4630      	mov	r0, r6
 800ca52:	b003      	add	sp, #12
 800ca54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca58:	6812      	ldr	r2, [r2, #0]
 800ca5a:	3b04      	subs	r3, #4
 800ca5c:	2a00      	cmp	r2, #0
 800ca5e:	d1ce      	bne.n	800c9fe <quorem+0x9a>
 800ca60:	3c01      	subs	r4, #1
 800ca62:	e7c9      	b.n	800c9f8 <quorem+0x94>
 800ca64:	6812      	ldr	r2, [r2, #0]
 800ca66:	3b04      	subs	r3, #4
 800ca68:	2a00      	cmp	r2, #0
 800ca6a:	d1f0      	bne.n	800ca4e <quorem+0xea>
 800ca6c:	3c01      	subs	r4, #1
 800ca6e:	e7eb      	b.n	800ca48 <quorem+0xe4>
 800ca70:	2000      	movs	r0, #0
 800ca72:	e7ee      	b.n	800ca52 <quorem+0xee>
 800ca74:	0000      	movs	r0, r0
	...

0800ca78 <_dtoa_r>:
 800ca78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca7c:	ed2d 8b04 	vpush	{d8-d9}
 800ca80:	69c5      	ldr	r5, [r0, #28]
 800ca82:	b093      	sub	sp, #76	; 0x4c
 800ca84:	ed8d 0b02 	vstr	d0, [sp, #8]
 800ca88:	ec57 6b10 	vmov	r6, r7, d0
 800ca8c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800ca90:	9107      	str	r1, [sp, #28]
 800ca92:	4604      	mov	r4, r0
 800ca94:	920a      	str	r2, [sp, #40]	; 0x28
 800ca96:	930d      	str	r3, [sp, #52]	; 0x34
 800ca98:	b975      	cbnz	r5, 800cab8 <_dtoa_r+0x40>
 800ca9a:	2010      	movs	r0, #16
 800ca9c:	f001 f982 	bl	800dda4 <malloc>
 800caa0:	4602      	mov	r2, r0
 800caa2:	61e0      	str	r0, [r4, #28]
 800caa4:	b920      	cbnz	r0, 800cab0 <_dtoa_r+0x38>
 800caa6:	4bae      	ldr	r3, [pc, #696]	; (800cd60 <_dtoa_r+0x2e8>)
 800caa8:	21ef      	movs	r1, #239	; 0xef
 800caaa:	48ae      	ldr	r0, [pc, #696]	; (800cd64 <_dtoa_r+0x2ec>)
 800caac:	f7ff ff3c 	bl	800c928 <__assert_func>
 800cab0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800cab4:	6005      	str	r5, [r0, #0]
 800cab6:	60c5      	str	r5, [r0, #12]
 800cab8:	69e3      	ldr	r3, [r4, #28]
 800caba:	6819      	ldr	r1, [r3, #0]
 800cabc:	b151      	cbz	r1, 800cad4 <_dtoa_r+0x5c>
 800cabe:	685a      	ldr	r2, [r3, #4]
 800cac0:	604a      	str	r2, [r1, #4]
 800cac2:	2301      	movs	r3, #1
 800cac4:	4093      	lsls	r3, r2
 800cac6:	608b      	str	r3, [r1, #8]
 800cac8:	4620      	mov	r0, r4
 800caca:	f001 fa71 	bl	800dfb0 <_Bfree>
 800cace:	69e3      	ldr	r3, [r4, #28]
 800cad0:	2200      	movs	r2, #0
 800cad2:	601a      	str	r2, [r3, #0]
 800cad4:	1e3b      	subs	r3, r7, #0
 800cad6:	bfbb      	ittet	lt
 800cad8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800cadc:	9303      	strlt	r3, [sp, #12]
 800cade:	2300      	movge	r3, #0
 800cae0:	2201      	movlt	r2, #1
 800cae2:	bfac      	ite	ge
 800cae4:	f8c8 3000 	strge.w	r3, [r8]
 800cae8:	f8c8 2000 	strlt.w	r2, [r8]
 800caec:	4b9e      	ldr	r3, [pc, #632]	; (800cd68 <_dtoa_r+0x2f0>)
 800caee:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800caf2:	ea33 0308 	bics.w	r3, r3, r8
 800caf6:	d11b      	bne.n	800cb30 <_dtoa_r+0xb8>
 800caf8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800cafa:	f242 730f 	movw	r3, #9999	; 0x270f
 800cafe:	6013      	str	r3, [r2, #0]
 800cb00:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800cb04:	4333      	orrs	r3, r6
 800cb06:	f000 8593 	beq.w	800d630 <_dtoa_r+0xbb8>
 800cb0a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cb0c:	b963      	cbnz	r3, 800cb28 <_dtoa_r+0xb0>
 800cb0e:	4b97      	ldr	r3, [pc, #604]	; (800cd6c <_dtoa_r+0x2f4>)
 800cb10:	e027      	b.n	800cb62 <_dtoa_r+0xea>
 800cb12:	4b97      	ldr	r3, [pc, #604]	; (800cd70 <_dtoa_r+0x2f8>)
 800cb14:	9300      	str	r3, [sp, #0]
 800cb16:	3308      	adds	r3, #8
 800cb18:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800cb1a:	6013      	str	r3, [r2, #0]
 800cb1c:	9800      	ldr	r0, [sp, #0]
 800cb1e:	b013      	add	sp, #76	; 0x4c
 800cb20:	ecbd 8b04 	vpop	{d8-d9}
 800cb24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb28:	4b90      	ldr	r3, [pc, #576]	; (800cd6c <_dtoa_r+0x2f4>)
 800cb2a:	9300      	str	r3, [sp, #0]
 800cb2c:	3303      	adds	r3, #3
 800cb2e:	e7f3      	b.n	800cb18 <_dtoa_r+0xa0>
 800cb30:	ed9d 7b02 	vldr	d7, [sp, #8]
 800cb34:	2200      	movs	r2, #0
 800cb36:	ec51 0b17 	vmov	r0, r1, d7
 800cb3a:	eeb0 8a47 	vmov.f32	s16, s14
 800cb3e:	eef0 8a67 	vmov.f32	s17, s15
 800cb42:	2300      	movs	r3, #0
 800cb44:	f7f3 ffd0 	bl	8000ae8 <__aeabi_dcmpeq>
 800cb48:	4681      	mov	r9, r0
 800cb4a:	b160      	cbz	r0, 800cb66 <_dtoa_r+0xee>
 800cb4c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800cb4e:	2301      	movs	r3, #1
 800cb50:	6013      	str	r3, [r2, #0]
 800cb52:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cb54:	2b00      	cmp	r3, #0
 800cb56:	f000 8568 	beq.w	800d62a <_dtoa_r+0xbb2>
 800cb5a:	4b86      	ldr	r3, [pc, #536]	; (800cd74 <_dtoa_r+0x2fc>)
 800cb5c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800cb5e:	6013      	str	r3, [r2, #0]
 800cb60:	3b01      	subs	r3, #1
 800cb62:	9300      	str	r3, [sp, #0]
 800cb64:	e7da      	b.n	800cb1c <_dtoa_r+0xa4>
 800cb66:	aa10      	add	r2, sp, #64	; 0x40
 800cb68:	a911      	add	r1, sp, #68	; 0x44
 800cb6a:	4620      	mov	r0, r4
 800cb6c:	eeb0 0a48 	vmov.f32	s0, s16
 800cb70:	eef0 0a68 	vmov.f32	s1, s17
 800cb74:	f001 fdb8 	bl	800e6e8 <__d2b>
 800cb78:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800cb7c:	4682      	mov	sl, r0
 800cb7e:	2d00      	cmp	r5, #0
 800cb80:	d07f      	beq.n	800cc82 <_dtoa_r+0x20a>
 800cb82:	ee18 3a90 	vmov	r3, s17
 800cb86:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cb8a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800cb8e:	ec51 0b18 	vmov	r0, r1, d8
 800cb92:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800cb96:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800cb9a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800cb9e:	4619      	mov	r1, r3
 800cba0:	2200      	movs	r2, #0
 800cba2:	4b75      	ldr	r3, [pc, #468]	; (800cd78 <_dtoa_r+0x300>)
 800cba4:	f7f3 fb80 	bl	80002a8 <__aeabi_dsub>
 800cba8:	a367      	add	r3, pc, #412	; (adr r3, 800cd48 <_dtoa_r+0x2d0>)
 800cbaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbae:	f7f3 fd33 	bl	8000618 <__aeabi_dmul>
 800cbb2:	a367      	add	r3, pc, #412	; (adr r3, 800cd50 <_dtoa_r+0x2d8>)
 800cbb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbb8:	f7f3 fb78 	bl	80002ac <__adddf3>
 800cbbc:	4606      	mov	r6, r0
 800cbbe:	4628      	mov	r0, r5
 800cbc0:	460f      	mov	r7, r1
 800cbc2:	f7f3 fcbf 	bl	8000544 <__aeabi_i2d>
 800cbc6:	a364      	add	r3, pc, #400	; (adr r3, 800cd58 <_dtoa_r+0x2e0>)
 800cbc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbcc:	f7f3 fd24 	bl	8000618 <__aeabi_dmul>
 800cbd0:	4602      	mov	r2, r0
 800cbd2:	460b      	mov	r3, r1
 800cbd4:	4630      	mov	r0, r6
 800cbd6:	4639      	mov	r1, r7
 800cbd8:	f7f3 fb68 	bl	80002ac <__adddf3>
 800cbdc:	4606      	mov	r6, r0
 800cbde:	460f      	mov	r7, r1
 800cbe0:	f7f3 ffca 	bl	8000b78 <__aeabi_d2iz>
 800cbe4:	2200      	movs	r2, #0
 800cbe6:	4683      	mov	fp, r0
 800cbe8:	2300      	movs	r3, #0
 800cbea:	4630      	mov	r0, r6
 800cbec:	4639      	mov	r1, r7
 800cbee:	f7f3 ff85 	bl	8000afc <__aeabi_dcmplt>
 800cbf2:	b148      	cbz	r0, 800cc08 <_dtoa_r+0x190>
 800cbf4:	4658      	mov	r0, fp
 800cbf6:	f7f3 fca5 	bl	8000544 <__aeabi_i2d>
 800cbfa:	4632      	mov	r2, r6
 800cbfc:	463b      	mov	r3, r7
 800cbfe:	f7f3 ff73 	bl	8000ae8 <__aeabi_dcmpeq>
 800cc02:	b908      	cbnz	r0, 800cc08 <_dtoa_r+0x190>
 800cc04:	f10b 3bff 	add.w	fp, fp, #4294967295
 800cc08:	f1bb 0f16 	cmp.w	fp, #22
 800cc0c:	d857      	bhi.n	800ccbe <_dtoa_r+0x246>
 800cc0e:	4b5b      	ldr	r3, [pc, #364]	; (800cd7c <_dtoa_r+0x304>)
 800cc10:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800cc14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc18:	ec51 0b18 	vmov	r0, r1, d8
 800cc1c:	f7f3 ff6e 	bl	8000afc <__aeabi_dcmplt>
 800cc20:	2800      	cmp	r0, #0
 800cc22:	d04e      	beq.n	800ccc2 <_dtoa_r+0x24a>
 800cc24:	f10b 3bff 	add.w	fp, fp, #4294967295
 800cc28:	2300      	movs	r3, #0
 800cc2a:	930c      	str	r3, [sp, #48]	; 0x30
 800cc2c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800cc2e:	1b5b      	subs	r3, r3, r5
 800cc30:	1e5a      	subs	r2, r3, #1
 800cc32:	bf45      	ittet	mi
 800cc34:	f1c3 0301 	rsbmi	r3, r3, #1
 800cc38:	9305      	strmi	r3, [sp, #20]
 800cc3a:	2300      	movpl	r3, #0
 800cc3c:	2300      	movmi	r3, #0
 800cc3e:	9206      	str	r2, [sp, #24]
 800cc40:	bf54      	ite	pl
 800cc42:	9305      	strpl	r3, [sp, #20]
 800cc44:	9306      	strmi	r3, [sp, #24]
 800cc46:	f1bb 0f00 	cmp.w	fp, #0
 800cc4a:	db3c      	blt.n	800ccc6 <_dtoa_r+0x24e>
 800cc4c:	9b06      	ldr	r3, [sp, #24]
 800cc4e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800cc52:	445b      	add	r3, fp
 800cc54:	9306      	str	r3, [sp, #24]
 800cc56:	2300      	movs	r3, #0
 800cc58:	9308      	str	r3, [sp, #32]
 800cc5a:	9b07      	ldr	r3, [sp, #28]
 800cc5c:	2b09      	cmp	r3, #9
 800cc5e:	d868      	bhi.n	800cd32 <_dtoa_r+0x2ba>
 800cc60:	2b05      	cmp	r3, #5
 800cc62:	bfc4      	itt	gt
 800cc64:	3b04      	subgt	r3, #4
 800cc66:	9307      	strgt	r3, [sp, #28]
 800cc68:	9b07      	ldr	r3, [sp, #28]
 800cc6a:	f1a3 0302 	sub.w	r3, r3, #2
 800cc6e:	bfcc      	ite	gt
 800cc70:	2500      	movgt	r5, #0
 800cc72:	2501      	movle	r5, #1
 800cc74:	2b03      	cmp	r3, #3
 800cc76:	f200 8085 	bhi.w	800cd84 <_dtoa_r+0x30c>
 800cc7a:	e8df f003 	tbb	[pc, r3]
 800cc7e:	3b2e      	.short	0x3b2e
 800cc80:	5839      	.short	0x5839
 800cc82:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800cc86:	441d      	add	r5, r3
 800cc88:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800cc8c:	2b20      	cmp	r3, #32
 800cc8e:	bfc1      	itttt	gt
 800cc90:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800cc94:	fa08 f803 	lslgt.w	r8, r8, r3
 800cc98:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800cc9c:	fa26 f303 	lsrgt.w	r3, r6, r3
 800cca0:	bfd6      	itet	le
 800cca2:	f1c3 0320 	rsble	r3, r3, #32
 800cca6:	ea48 0003 	orrgt.w	r0, r8, r3
 800ccaa:	fa06 f003 	lslle.w	r0, r6, r3
 800ccae:	f7f3 fc39 	bl	8000524 <__aeabi_ui2d>
 800ccb2:	2201      	movs	r2, #1
 800ccb4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800ccb8:	3d01      	subs	r5, #1
 800ccba:	920e      	str	r2, [sp, #56]	; 0x38
 800ccbc:	e76f      	b.n	800cb9e <_dtoa_r+0x126>
 800ccbe:	2301      	movs	r3, #1
 800ccc0:	e7b3      	b.n	800cc2a <_dtoa_r+0x1b2>
 800ccc2:	900c      	str	r0, [sp, #48]	; 0x30
 800ccc4:	e7b2      	b.n	800cc2c <_dtoa_r+0x1b4>
 800ccc6:	9b05      	ldr	r3, [sp, #20]
 800ccc8:	eba3 030b 	sub.w	r3, r3, fp
 800cccc:	9305      	str	r3, [sp, #20]
 800ccce:	f1cb 0300 	rsb	r3, fp, #0
 800ccd2:	9308      	str	r3, [sp, #32]
 800ccd4:	2300      	movs	r3, #0
 800ccd6:	930b      	str	r3, [sp, #44]	; 0x2c
 800ccd8:	e7bf      	b.n	800cc5a <_dtoa_r+0x1e2>
 800ccda:	2300      	movs	r3, #0
 800ccdc:	9309      	str	r3, [sp, #36]	; 0x24
 800ccde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cce0:	2b00      	cmp	r3, #0
 800cce2:	dc52      	bgt.n	800cd8a <_dtoa_r+0x312>
 800cce4:	2301      	movs	r3, #1
 800cce6:	9301      	str	r3, [sp, #4]
 800cce8:	9304      	str	r3, [sp, #16]
 800ccea:	461a      	mov	r2, r3
 800ccec:	920a      	str	r2, [sp, #40]	; 0x28
 800ccee:	e00b      	b.n	800cd08 <_dtoa_r+0x290>
 800ccf0:	2301      	movs	r3, #1
 800ccf2:	e7f3      	b.n	800ccdc <_dtoa_r+0x264>
 800ccf4:	2300      	movs	r3, #0
 800ccf6:	9309      	str	r3, [sp, #36]	; 0x24
 800ccf8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ccfa:	445b      	add	r3, fp
 800ccfc:	9301      	str	r3, [sp, #4]
 800ccfe:	3301      	adds	r3, #1
 800cd00:	2b01      	cmp	r3, #1
 800cd02:	9304      	str	r3, [sp, #16]
 800cd04:	bfb8      	it	lt
 800cd06:	2301      	movlt	r3, #1
 800cd08:	69e0      	ldr	r0, [r4, #28]
 800cd0a:	2100      	movs	r1, #0
 800cd0c:	2204      	movs	r2, #4
 800cd0e:	f102 0614 	add.w	r6, r2, #20
 800cd12:	429e      	cmp	r6, r3
 800cd14:	d93d      	bls.n	800cd92 <_dtoa_r+0x31a>
 800cd16:	6041      	str	r1, [r0, #4]
 800cd18:	4620      	mov	r0, r4
 800cd1a:	f001 f909 	bl	800df30 <_Balloc>
 800cd1e:	9000      	str	r0, [sp, #0]
 800cd20:	2800      	cmp	r0, #0
 800cd22:	d139      	bne.n	800cd98 <_dtoa_r+0x320>
 800cd24:	4b16      	ldr	r3, [pc, #88]	; (800cd80 <_dtoa_r+0x308>)
 800cd26:	4602      	mov	r2, r0
 800cd28:	f240 11af 	movw	r1, #431	; 0x1af
 800cd2c:	e6bd      	b.n	800caaa <_dtoa_r+0x32>
 800cd2e:	2301      	movs	r3, #1
 800cd30:	e7e1      	b.n	800ccf6 <_dtoa_r+0x27e>
 800cd32:	2501      	movs	r5, #1
 800cd34:	2300      	movs	r3, #0
 800cd36:	9307      	str	r3, [sp, #28]
 800cd38:	9509      	str	r5, [sp, #36]	; 0x24
 800cd3a:	f04f 33ff 	mov.w	r3, #4294967295
 800cd3e:	9301      	str	r3, [sp, #4]
 800cd40:	9304      	str	r3, [sp, #16]
 800cd42:	2200      	movs	r2, #0
 800cd44:	2312      	movs	r3, #18
 800cd46:	e7d1      	b.n	800ccec <_dtoa_r+0x274>
 800cd48:	636f4361 	.word	0x636f4361
 800cd4c:	3fd287a7 	.word	0x3fd287a7
 800cd50:	8b60c8b3 	.word	0x8b60c8b3
 800cd54:	3fc68a28 	.word	0x3fc68a28
 800cd58:	509f79fb 	.word	0x509f79fb
 800cd5c:	3fd34413 	.word	0x3fd34413
 800cd60:	08012299 	.word	0x08012299
 800cd64:	0801235b 	.word	0x0801235b
 800cd68:	7ff00000 	.word	0x7ff00000
 800cd6c:	08012357 	.word	0x08012357
 800cd70:	0801234e 	.word	0x0801234e
 800cd74:	08012276 	.word	0x08012276
 800cd78:	3ff80000 	.word	0x3ff80000
 800cd7c:	080124a8 	.word	0x080124a8
 800cd80:	080123b3 	.word	0x080123b3
 800cd84:	2301      	movs	r3, #1
 800cd86:	9309      	str	r3, [sp, #36]	; 0x24
 800cd88:	e7d7      	b.n	800cd3a <_dtoa_r+0x2c2>
 800cd8a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cd8c:	9301      	str	r3, [sp, #4]
 800cd8e:	9304      	str	r3, [sp, #16]
 800cd90:	e7ba      	b.n	800cd08 <_dtoa_r+0x290>
 800cd92:	3101      	adds	r1, #1
 800cd94:	0052      	lsls	r2, r2, #1
 800cd96:	e7ba      	b.n	800cd0e <_dtoa_r+0x296>
 800cd98:	69e3      	ldr	r3, [r4, #28]
 800cd9a:	9a00      	ldr	r2, [sp, #0]
 800cd9c:	601a      	str	r2, [r3, #0]
 800cd9e:	9b04      	ldr	r3, [sp, #16]
 800cda0:	2b0e      	cmp	r3, #14
 800cda2:	f200 80a8 	bhi.w	800cef6 <_dtoa_r+0x47e>
 800cda6:	2d00      	cmp	r5, #0
 800cda8:	f000 80a5 	beq.w	800cef6 <_dtoa_r+0x47e>
 800cdac:	f1bb 0f00 	cmp.w	fp, #0
 800cdb0:	dd38      	ble.n	800ce24 <_dtoa_r+0x3ac>
 800cdb2:	4bc0      	ldr	r3, [pc, #768]	; (800d0b4 <_dtoa_r+0x63c>)
 800cdb4:	f00b 020f 	and.w	r2, fp, #15
 800cdb8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cdbc:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800cdc0:	e9d3 6700 	ldrd	r6, r7, [r3]
 800cdc4:	ea4f 182b 	mov.w	r8, fp, asr #4
 800cdc8:	d019      	beq.n	800cdfe <_dtoa_r+0x386>
 800cdca:	4bbb      	ldr	r3, [pc, #748]	; (800d0b8 <_dtoa_r+0x640>)
 800cdcc:	ec51 0b18 	vmov	r0, r1, d8
 800cdd0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800cdd4:	f7f3 fd4a 	bl	800086c <__aeabi_ddiv>
 800cdd8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cddc:	f008 080f 	and.w	r8, r8, #15
 800cde0:	2503      	movs	r5, #3
 800cde2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800d0b8 <_dtoa_r+0x640>
 800cde6:	f1b8 0f00 	cmp.w	r8, #0
 800cdea:	d10a      	bne.n	800ce02 <_dtoa_r+0x38a>
 800cdec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cdf0:	4632      	mov	r2, r6
 800cdf2:	463b      	mov	r3, r7
 800cdf4:	f7f3 fd3a 	bl	800086c <__aeabi_ddiv>
 800cdf8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cdfc:	e02b      	b.n	800ce56 <_dtoa_r+0x3de>
 800cdfe:	2502      	movs	r5, #2
 800ce00:	e7ef      	b.n	800cde2 <_dtoa_r+0x36a>
 800ce02:	f018 0f01 	tst.w	r8, #1
 800ce06:	d008      	beq.n	800ce1a <_dtoa_r+0x3a2>
 800ce08:	4630      	mov	r0, r6
 800ce0a:	4639      	mov	r1, r7
 800ce0c:	e9d9 2300 	ldrd	r2, r3, [r9]
 800ce10:	f7f3 fc02 	bl	8000618 <__aeabi_dmul>
 800ce14:	3501      	adds	r5, #1
 800ce16:	4606      	mov	r6, r0
 800ce18:	460f      	mov	r7, r1
 800ce1a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800ce1e:	f109 0908 	add.w	r9, r9, #8
 800ce22:	e7e0      	b.n	800cde6 <_dtoa_r+0x36e>
 800ce24:	f000 809f 	beq.w	800cf66 <_dtoa_r+0x4ee>
 800ce28:	f1cb 0600 	rsb	r6, fp, #0
 800ce2c:	4ba1      	ldr	r3, [pc, #644]	; (800d0b4 <_dtoa_r+0x63c>)
 800ce2e:	4fa2      	ldr	r7, [pc, #648]	; (800d0b8 <_dtoa_r+0x640>)
 800ce30:	f006 020f 	and.w	r2, r6, #15
 800ce34:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ce38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce3c:	ec51 0b18 	vmov	r0, r1, d8
 800ce40:	f7f3 fbea 	bl	8000618 <__aeabi_dmul>
 800ce44:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ce48:	1136      	asrs	r6, r6, #4
 800ce4a:	2300      	movs	r3, #0
 800ce4c:	2502      	movs	r5, #2
 800ce4e:	2e00      	cmp	r6, #0
 800ce50:	d17e      	bne.n	800cf50 <_dtoa_r+0x4d8>
 800ce52:	2b00      	cmp	r3, #0
 800ce54:	d1d0      	bne.n	800cdf8 <_dtoa_r+0x380>
 800ce56:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ce58:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800ce5c:	2b00      	cmp	r3, #0
 800ce5e:	f000 8084 	beq.w	800cf6a <_dtoa_r+0x4f2>
 800ce62:	4b96      	ldr	r3, [pc, #600]	; (800d0bc <_dtoa_r+0x644>)
 800ce64:	2200      	movs	r2, #0
 800ce66:	4640      	mov	r0, r8
 800ce68:	4649      	mov	r1, r9
 800ce6a:	f7f3 fe47 	bl	8000afc <__aeabi_dcmplt>
 800ce6e:	2800      	cmp	r0, #0
 800ce70:	d07b      	beq.n	800cf6a <_dtoa_r+0x4f2>
 800ce72:	9b04      	ldr	r3, [sp, #16]
 800ce74:	2b00      	cmp	r3, #0
 800ce76:	d078      	beq.n	800cf6a <_dtoa_r+0x4f2>
 800ce78:	9b01      	ldr	r3, [sp, #4]
 800ce7a:	2b00      	cmp	r3, #0
 800ce7c:	dd39      	ble.n	800cef2 <_dtoa_r+0x47a>
 800ce7e:	4b90      	ldr	r3, [pc, #576]	; (800d0c0 <_dtoa_r+0x648>)
 800ce80:	2200      	movs	r2, #0
 800ce82:	4640      	mov	r0, r8
 800ce84:	4649      	mov	r1, r9
 800ce86:	f7f3 fbc7 	bl	8000618 <__aeabi_dmul>
 800ce8a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ce8e:	9e01      	ldr	r6, [sp, #4]
 800ce90:	f10b 37ff 	add.w	r7, fp, #4294967295
 800ce94:	3501      	adds	r5, #1
 800ce96:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800ce9a:	4628      	mov	r0, r5
 800ce9c:	f7f3 fb52 	bl	8000544 <__aeabi_i2d>
 800cea0:	4642      	mov	r2, r8
 800cea2:	464b      	mov	r3, r9
 800cea4:	f7f3 fbb8 	bl	8000618 <__aeabi_dmul>
 800cea8:	4b86      	ldr	r3, [pc, #536]	; (800d0c4 <_dtoa_r+0x64c>)
 800ceaa:	2200      	movs	r2, #0
 800ceac:	f7f3 f9fe 	bl	80002ac <__adddf3>
 800ceb0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800ceb4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ceb8:	9303      	str	r3, [sp, #12]
 800ceba:	2e00      	cmp	r6, #0
 800cebc:	d158      	bne.n	800cf70 <_dtoa_r+0x4f8>
 800cebe:	4b82      	ldr	r3, [pc, #520]	; (800d0c8 <_dtoa_r+0x650>)
 800cec0:	2200      	movs	r2, #0
 800cec2:	4640      	mov	r0, r8
 800cec4:	4649      	mov	r1, r9
 800cec6:	f7f3 f9ef 	bl	80002a8 <__aeabi_dsub>
 800ceca:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cece:	4680      	mov	r8, r0
 800ced0:	4689      	mov	r9, r1
 800ced2:	f7f3 fe31 	bl	8000b38 <__aeabi_dcmpgt>
 800ced6:	2800      	cmp	r0, #0
 800ced8:	f040 8296 	bne.w	800d408 <_dtoa_r+0x990>
 800cedc:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800cee0:	4640      	mov	r0, r8
 800cee2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800cee6:	4649      	mov	r1, r9
 800cee8:	f7f3 fe08 	bl	8000afc <__aeabi_dcmplt>
 800ceec:	2800      	cmp	r0, #0
 800ceee:	f040 8289 	bne.w	800d404 <_dtoa_r+0x98c>
 800cef2:	ed8d 8b02 	vstr	d8, [sp, #8]
 800cef6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800cef8:	2b00      	cmp	r3, #0
 800cefa:	f2c0 814e 	blt.w	800d19a <_dtoa_r+0x722>
 800cefe:	f1bb 0f0e 	cmp.w	fp, #14
 800cf02:	f300 814a 	bgt.w	800d19a <_dtoa_r+0x722>
 800cf06:	4b6b      	ldr	r3, [pc, #428]	; (800d0b4 <_dtoa_r+0x63c>)
 800cf08:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800cf0c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800cf10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cf12:	2b00      	cmp	r3, #0
 800cf14:	f280 80dc 	bge.w	800d0d0 <_dtoa_r+0x658>
 800cf18:	9b04      	ldr	r3, [sp, #16]
 800cf1a:	2b00      	cmp	r3, #0
 800cf1c:	f300 80d8 	bgt.w	800d0d0 <_dtoa_r+0x658>
 800cf20:	f040 826f 	bne.w	800d402 <_dtoa_r+0x98a>
 800cf24:	4b68      	ldr	r3, [pc, #416]	; (800d0c8 <_dtoa_r+0x650>)
 800cf26:	2200      	movs	r2, #0
 800cf28:	4640      	mov	r0, r8
 800cf2a:	4649      	mov	r1, r9
 800cf2c:	f7f3 fb74 	bl	8000618 <__aeabi_dmul>
 800cf30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cf34:	f7f3 fdf6 	bl	8000b24 <__aeabi_dcmpge>
 800cf38:	9e04      	ldr	r6, [sp, #16]
 800cf3a:	4637      	mov	r7, r6
 800cf3c:	2800      	cmp	r0, #0
 800cf3e:	f040 8245 	bne.w	800d3cc <_dtoa_r+0x954>
 800cf42:	9d00      	ldr	r5, [sp, #0]
 800cf44:	2331      	movs	r3, #49	; 0x31
 800cf46:	f805 3b01 	strb.w	r3, [r5], #1
 800cf4a:	f10b 0b01 	add.w	fp, fp, #1
 800cf4e:	e241      	b.n	800d3d4 <_dtoa_r+0x95c>
 800cf50:	07f2      	lsls	r2, r6, #31
 800cf52:	d505      	bpl.n	800cf60 <_dtoa_r+0x4e8>
 800cf54:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cf58:	f7f3 fb5e 	bl	8000618 <__aeabi_dmul>
 800cf5c:	3501      	adds	r5, #1
 800cf5e:	2301      	movs	r3, #1
 800cf60:	1076      	asrs	r6, r6, #1
 800cf62:	3708      	adds	r7, #8
 800cf64:	e773      	b.n	800ce4e <_dtoa_r+0x3d6>
 800cf66:	2502      	movs	r5, #2
 800cf68:	e775      	b.n	800ce56 <_dtoa_r+0x3de>
 800cf6a:	9e04      	ldr	r6, [sp, #16]
 800cf6c:	465f      	mov	r7, fp
 800cf6e:	e792      	b.n	800ce96 <_dtoa_r+0x41e>
 800cf70:	9900      	ldr	r1, [sp, #0]
 800cf72:	4b50      	ldr	r3, [pc, #320]	; (800d0b4 <_dtoa_r+0x63c>)
 800cf74:	ed9d 7b02 	vldr	d7, [sp, #8]
 800cf78:	4431      	add	r1, r6
 800cf7a:	9102      	str	r1, [sp, #8]
 800cf7c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800cf7e:	eeb0 9a47 	vmov.f32	s18, s14
 800cf82:	eef0 9a67 	vmov.f32	s19, s15
 800cf86:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800cf8a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800cf8e:	2900      	cmp	r1, #0
 800cf90:	d044      	beq.n	800d01c <_dtoa_r+0x5a4>
 800cf92:	494e      	ldr	r1, [pc, #312]	; (800d0cc <_dtoa_r+0x654>)
 800cf94:	2000      	movs	r0, #0
 800cf96:	f7f3 fc69 	bl	800086c <__aeabi_ddiv>
 800cf9a:	ec53 2b19 	vmov	r2, r3, d9
 800cf9e:	f7f3 f983 	bl	80002a8 <__aeabi_dsub>
 800cfa2:	9d00      	ldr	r5, [sp, #0]
 800cfa4:	ec41 0b19 	vmov	d9, r0, r1
 800cfa8:	4649      	mov	r1, r9
 800cfaa:	4640      	mov	r0, r8
 800cfac:	f7f3 fde4 	bl	8000b78 <__aeabi_d2iz>
 800cfb0:	4606      	mov	r6, r0
 800cfb2:	f7f3 fac7 	bl	8000544 <__aeabi_i2d>
 800cfb6:	4602      	mov	r2, r0
 800cfb8:	460b      	mov	r3, r1
 800cfba:	4640      	mov	r0, r8
 800cfbc:	4649      	mov	r1, r9
 800cfbe:	f7f3 f973 	bl	80002a8 <__aeabi_dsub>
 800cfc2:	3630      	adds	r6, #48	; 0x30
 800cfc4:	f805 6b01 	strb.w	r6, [r5], #1
 800cfc8:	ec53 2b19 	vmov	r2, r3, d9
 800cfcc:	4680      	mov	r8, r0
 800cfce:	4689      	mov	r9, r1
 800cfd0:	f7f3 fd94 	bl	8000afc <__aeabi_dcmplt>
 800cfd4:	2800      	cmp	r0, #0
 800cfd6:	d164      	bne.n	800d0a2 <_dtoa_r+0x62a>
 800cfd8:	4642      	mov	r2, r8
 800cfda:	464b      	mov	r3, r9
 800cfdc:	4937      	ldr	r1, [pc, #220]	; (800d0bc <_dtoa_r+0x644>)
 800cfde:	2000      	movs	r0, #0
 800cfe0:	f7f3 f962 	bl	80002a8 <__aeabi_dsub>
 800cfe4:	ec53 2b19 	vmov	r2, r3, d9
 800cfe8:	f7f3 fd88 	bl	8000afc <__aeabi_dcmplt>
 800cfec:	2800      	cmp	r0, #0
 800cfee:	f040 80b6 	bne.w	800d15e <_dtoa_r+0x6e6>
 800cff2:	9b02      	ldr	r3, [sp, #8]
 800cff4:	429d      	cmp	r5, r3
 800cff6:	f43f af7c 	beq.w	800cef2 <_dtoa_r+0x47a>
 800cffa:	4b31      	ldr	r3, [pc, #196]	; (800d0c0 <_dtoa_r+0x648>)
 800cffc:	ec51 0b19 	vmov	r0, r1, d9
 800d000:	2200      	movs	r2, #0
 800d002:	f7f3 fb09 	bl	8000618 <__aeabi_dmul>
 800d006:	4b2e      	ldr	r3, [pc, #184]	; (800d0c0 <_dtoa_r+0x648>)
 800d008:	ec41 0b19 	vmov	d9, r0, r1
 800d00c:	2200      	movs	r2, #0
 800d00e:	4640      	mov	r0, r8
 800d010:	4649      	mov	r1, r9
 800d012:	f7f3 fb01 	bl	8000618 <__aeabi_dmul>
 800d016:	4680      	mov	r8, r0
 800d018:	4689      	mov	r9, r1
 800d01a:	e7c5      	b.n	800cfa8 <_dtoa_r+0x530>
 800d01c:	ec51 0b17 	vmov	r0, r1, d7
 800d020:	f7f3 fafa 	bl	8000618 <__aeabi_dmul>
 800d024:	9b02      	ldr	r3, [sp, #8]
 800d026:	9d00      	ldr	r5, [sp, #0]
 800d028:	930f      	str	r3, [sp, #60]	; 0x3c
 800d02a:	ec41 0b19 	vmov	d9, r0, r1
 800d02e:	4649      	mov	r1, r9
 800d030:	4640      	mov	r0, r8
 800d032:	f7f3 fda1 	bl	8000b78 <__aeabi_d2iz>
 800d036:	4606      	mov	r6, r0
 800d038:	f7f3 fa84 	bl	8000544 <__aeabi_i2d>
 800d03c:	3630      	adds	r6, #48	; 0x30
 800d03e:	4602      	mov	r2, r0
 800d040:	460b      	mov	r3, r1
 800d042:	4640      	mov	r0, r8
 800d044:	4649      	mov	r1, r9
 800d046:	f7f3 f92f 	bl	80002a8 <__aeabi_dsub>
 800d04a:	f805 6b01 	strb.w	r6, [r5], #1
 800d04e:	9b02      	ldr	r3, [sp, #8]
 800d050:	429d      	cmp	r5, r3
 800d052:	4680      	mov	r8, r0
 800d054:	4689      	mov	r9, r1
 800d056:	f04f 0200 	mov.w	r2, #0
 800d05a:	d124      	bne.n	800d0a6 <_dtoa_r+0x62e>
 800d05c:	4b1b      	ldr	r3, [pc, #108]	; (800d0cc <_dtoa_r+0x654>)
 800d05e:	ec51 0b19 	vmov	r0, r1, d9
 800d062:	f7f3 f923 	bl	80002ac <__adddf3>
 800d066:	4602      	mov	r2, r0
 800d068:	460b      	mov	r3, r1
 800d06a:	4640      	mov	r0, r8
 800d06c:	4649      	mov	r1, r9
 800d06e:	f7f3 fd63 	bl	8000b38 <__aeabi_dcmpgt>
 800d072:	2800      	cmp	r0, #0
 800d074:	d173      	bne.n	800d15e <_dtoa_r+0x6e6>
 800d076:	ec53 2b19 	vmov	r2, r3, d9
 800d07a:	4914      	ldr	r1, [pc, #80]	; (800d0cc <_dtoa_r+0x654>)
 800d07c:	2000      	movs	r0, #0
 800d07e:	f7f3 f913 	bl	80002a8 <__aeabi_dsub>
 800d082:	4602      	mov	r2, r0
 800d084:	460b      	mov	r3, r1
 800d086:	4640      	mov	r0, r8
 800d088:	4649      	mov	r1, r9
 800d08a:	f7f3 fd37 	bl	8000afc <__aeabi_dcmplt>
 800d08e:	2800      	cmp	r0, #0
 800d090:	f43f af2f 	beq.w	800cef2 <_dtoa_r+0x47a>
 800d094:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800d096:	1e6b      	subs	r3, r5, #1
 800d098:	930f      	str	r3, [sp, #60]	; 0x3c
 800d09a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d09e:	2b30      	cmp	r3, #48	; 0x30
 800d0a0:	d0f8      	beq.n	800d094 <_dtoa_r+0x61c>
 800d0a2:	46bb      	mov	fp, r7
 800d0a4:	e04a      	b.n	800d13c <_dtoa_r+0x6c4>
 800d0a6:	4b06      	ldr	r3, [pc, #24]	; (800d0c0 <_dtoa_r+0x648>)
 800d0a8:	f7f3 fab6 	bl	8000618 <__aeabi_dmul>
 800d0ac:	4680      	mov	r8, r0
 800d0ae:	4689      	mov	r9, r1
 800d0b0:	e7bd      	b.n	800d02e <_dtoa_r+0x5b6>
 800d0b2:	bf00      	nop
 800d0b4:	080124a8 	.word	0x080124a8
 800d0b8:	08012480 	.word	0x08012480
 800d0bc:	3ff00000 	.word	0x3ff00000
 800d0c0:	40240000 	.word	0x40240000
 800d0c4:	401c0000 	.word	0x401c0000
 800d0c8:	40140000 	.word	0x40140000
 800d0cc:	3fe00000 	.word	0x3fe00000
 800d0d0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800d0d4:	9d00      	ldr	r5, [sp, #0]
 800d0d6:	4642      	mov	r2, r8
 800d0d8:	464b      	mov	r3, r9
 800d0da:	4630      	mov	r0, r6
 800d0dc:	4639      	mov	r1, r7
 800d0de:	f7f3 fbc5 	bl	800086c <__aeabi_ddiv>
 800d0e2:	f7f3 fd49 	bl	8000b78 <__aeabi_d2iz>
 800d0e6:	9001      	str	r0, [sp, #4]
 800d0e8:	f7f3 fa2c 	bl	8000544 <__aeabi_i2d>
 800d0ec:	4642      	mov	r2, r8
 800d0ee:	464b      	mov	r3, r9
 800d0f0:	f7f3 fa92 	bl	8000618 <__aeabi_dmul>
 800d0f4:	4602      	mov	r2, r0
 800d0f6:	460b      	mov	r3, r1
 800d0f8:	4630      	mov	r0, r6
 800d0fa:	4639      	mov	r1, r7
 800d0fc:	f7f3 f8d4 	bl	80002a8 <__aeabi_dsub>
 800d100:	9e01      	ldr	r6, [sp, #4]
 800d102:	9f04      	ldr	r7, [sp, #16]
 800d104:	3630      	adds	r6, #48	; 0x30
 800d106:	f805 6b01 	strb.w	r6, [r5], #1
 800d10a:	9e00      	ldr	r6, [sp, #0]
 800d10c:	1bae      	subs	r6, r5, r6
 800d10e:	42b7      	cmp	r7, r6
 800d110:	4602      	mov	r2, r0
 800d112:	460b      	mov	r3, r1
 800d114:	d134      	bne.n	800d180 <_dtoa_r+0x708>
 800d116:	f7f3 f8c9 	bl	80002ac <__adddf3>
 800d11a:	4642      	mov	r2, r8
 800d11c:	464b      	mov	r3, r9
 800d11e:	4606      	mov	r6, r0
 800d120:	460f      	mov	r7, r1
 800d122:	f7f3 fd09 	bl	8000b38 <__aeabi_dcmpgt>
 800d126:	b9c8      	cbnz	r0, 800d15c <_dtoa_r+0x6e4>
 800d128:	4642      	mov	r2, r8
 800d12a:	464b      	mov	r3, r9
 800d12c:	4630      	mov	r0, r6
 800d12e:	4639      	mov	r1, r7
 800d130:	f7f3 fcda 	bl	8000ae8 <__aeabi_dcmpeq>
 800d134:	b110      	cbz	r0, 800d13c <_dtoa_r+0x6c4>
 800d136:	9b01      	ldr	r3, [sp, #4]
 800d138:	07db      	lsls	r3, r3, #31
 800d13a:	d40f      	bmi.n	800d15c <_dtoa_r+0x6e4>
 800d13c:	4651      	mov	r1, sl
 800d13e:	4620      	mov	r0, r4
 800d140:	f000 ff36 	bl	800dfb0 <_Bfree>
 800d144:	2300      	movs	r3, #0
 800d146:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d148:	702b      	strb	r3, [r5, #0]
 800d14a:	f10b 0301 	add.w	r3, fp, #1
 800d14e:	6013      	str	r3, [r2, #0]
 800d150:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d152:	2b00      	cmp	r3, #0
 800d154:	f43f ace2 	beq.w	800cb1c <_dtoa_r+0xa4>
 800d158:	601d      	str	r5, [r3, #0]
 800d15a:	e4df      	b.n	800cb1c <_dtoa_r+0xa4>
 800d15c:	465f      	mov	r7, fp
 800d15e:	462b      	mov	r3, r5
 800d160:	461d      	mov	r5, r3
 800d162:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d166:	2a39      	cmp	r2, #57	; 0x39
 800d168:	d106      	bne.n	800d178 <_dtoa_r+0x700>
 800d16a:	9a00      	ldr	r2, [sp, #0]
 800d16c:	429a      	cmp	r2, r3
 800d16e:	d1f7      	bne.n	800d160 <_dtoa_r+0x6e8>
 800d170:	9900      	ldr	r1, [sp, #0]
 800d172:	2230      	movs	r2, #48	; 0x30
 800d174:	3701      	adds	r7, #1
 800d176:	700a      	strb	r2, [r1, #0]
 800d178:	781a      	ldrb	r2, [r3, #0]
 800d17a:	3201      	adds	r2, #1
 800d17c:	701a      	strb	r2, [r3, #0]
 800d17e:	e790      	b.n	800d0a2 <_dtoa_r+0x62a>
 800d180:	4ba3      	ldr	r3, [pc, #652]	; (800d410 <_dtoa_r+0x998>)
 800d182:	2200      	movs	r2, #0
 800d184:	f7f3 fa48 	bl	8000618 <__aeabi_dmul>
 800d188:	2200      	movs	r2, #0
 800d18a:	2300      	movs	r3, #0
 800d18c:	4606      	mov	r6, r0
 800d18e:	460f      	mov	r7, r1
 800d190:	f7f3 fcaa 	bl	8000ae8 <__aeabi_dcmpeq>
 800d194:	2800      	cmp	r0, #0
 800d196:	d09e      	beq.n	800d0d6 <_dtoa_r+0x65e>
 800d198:	e7d0      	b.n	800d13c <_dtoa_r+0x6c4>
 800d19a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d19c:	2a00      	cmp	r2, #0
 800d19e:	f000 80ca 	beq.w	800d336 <_dtoa_r+0x8be>
 800d1a2:	9a07      	ldr	r2, [sp, #28]
 800d1a4:	2a01      	cmp	r2, #1
 800d1a6:	f300 80ad 	bgt.w	800d304 <_dtoa_r+0x88c>
 800d1aa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d1ac:	2a00      	cmp	r2, #0
 800d1ae:	f000 80a5 	beq.w	800d2fc <_dtoa_r+0x884>
 800d1b2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800d1b6:	9e08      	ldr	r6, [sp, #32]
 800d1b8:	9d05      	ldr	r5, [sp, #20]
 800d1ba:	9a05      	ldr	r2, [sp, #20]
 800d1bc:	441a      	add	r2, r3
 800d1be:	9205      	str	r2, [sp, #20]
 800d1c0:	9a06      	ldr	r2, [sp, #24]
 800d1c2:	2101      	movs	r1, #1
 800d1c4:	441a      	add	r2, r3
 800d1c6:	4620      	mov	r0, r4
 800d1c8:	9206      	str	r2, [sp, #24]
 800d1ca:	f000 fff1 	bl	800e1b0 <__i2b>
 800d1ce:	4607      	mov	r7, r0
 800d1d0:	b165      	cbz	r5, 800d1ec <_dtoa_r+0x774>
 800d1d2:	9b06      	ldr	r3, [sp, #24]
 800d1d4:	2b00      	cmp	r3, #0
 800d1d6:	dd09      	ble.n	800d1ec <_dtoa_r+0x774>
 800d1d8:	42ab      	cmp	r3, r5
 800d1da:	9a05      	ldr	r2, [sp, #20]
 800d1dc:	bfa8      	it	ge
 800d1de:	462b      	movge	r3, r5
 800d1e0:	1ad2      	subs	r2, r2, r3
 800d1e2:	9205      	str	r2, [sp, #20]
 800d1e4:	9a06      	ldr	r2, [sp, #24]
 800d1e6:	1aed      	subs	r5, r5, r3
 800d1e8:	1ad3      	subs	r3, r2, r3
 800d1ea:	9306      	str	r3, [sp, #24]
 800d1ec:	9b08      	ldr	r3, [sp, #32]
 800d1ee:	b1f3      	cbz	r3, 800d22e <_dtoa_r+0x7b6>
 800d1f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d1f2:	2b00      	cmp	r3, #0
 800d1f4:	f000 80a3 	beq.w	800d33e <_dtoa_r+0x8c6>
 800d1f8:	2e00      	cmp	r6, #0
 800d1fa:	dd10      	ble.n	800d21e <_dtoa_r+0x7a6>
 800d1fc:	4639      	mov	r1, r7
 800d1fe:	4632      	mov	r2, r6
 800d200:	4620      	mov	r0, r4
 800d202:	f001 f895 	bl	800e330 <__pow5mult>
 800d206:	4652      	mov	r2, sl
 800d208:	4601      	mov	r1, r0
 800d20a:	4607      	mov	r7, r0
 800d20c:	4620      	mov	r0, r4
 800d20e:	f000 ffe5 	bl	800e1dc <__multiply>
 800d212:	4651      	mov	r1, sl
 800d214:	4680      	mov	r8, r0
 800d216:	4620      	mov	r0, r4
 800d218:	f000 feca 	bl	800dfb0 <_Bfree>
 800d21c:	46c2      	mov	sl, r8
 800d21e:	9b08      	ldr	r3, [sp, #32]
 800d220:	1b9a      	subs	r2, r3, r6
 800d222:	d004      	beq.n	800d22e <_dtoa_r+0x7b6>
 800d224:	4651      	mov	r1, sl
 800d226:	4620      	mov	r0, r4
 800d228:	f001 f882 	bl	800e330 <__pow5mult>
 800d22c:	4682      	mov	sl, r0
 800d22e:	2101      	movs	r1, #1
 800d230:	4620      	mov	r0, r4
 800d232:	f000 ffbd 	bl	800e1b0 <__i2b>
 800d236:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d238:	2b00      	cmp	r3, #0
 800d23a:	4606      	mov	r6, r0
 800d23c:	f340 8081 	ble.w	800d342 <_dtoa_r+0x8ca>
 800d240:	461a      	mov	r2, r3
 800d242:	4601      	mov	r1, r0
 800d244:	4620      	mov	r0, r4
 800d246:	f001 f873 	bl	800e330 <__pow5mult>
 800d24a:	9b07      	ldr	r3, [sp, #28]
 800d24c:	2b01      	cmp	r3, #1
 800d24e:	4606      	mov	r6, r0
 800d250:	dd7a      	ble.n	800d348 <_dtoa_r+0x8d0>
 800d252:	f04f 0800 	mov.w	r8, #0
 800d256:	6933      	ldr	r3, [r6, #16]
 800d258:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800d25c:	6918      	ldr	r0, [r3, #16]
 800d25e:	f000 ff59 	bl	800e114 <__hi0bits>
 800d262:	f1c0 0020 	rsb	r0, r0, #32
 800d266:	9b06      	ldr	r3, [sp, #24]
 800d268:	4418      	add	r0, r3
 800d26a:	f010 001f 	ands.w	r0, r0, #31
 800d26e:	f000 8094 	beq.w	800d39a <_dtoa_r+0x922>
 800d272:	f1c0 0320 	rsb	r3, r0, #32
 800d276:	2b04      	cmp	r3, #4
 800d278:	f340 8085 	ble.w	800d386 <_dtoa_r+0x90e>
 800d27c:	9b05      	ldr	r3, [sp, #20]
 800d27e:	f1c0 001c 	rsb	r0, r0, #28
 800d282:	4403      	add	r3, r0
 800d284:	9305      	str	r3, [sp, #20]
 800d286:	9b06      	ldr	r3, [sp, #24]
 800d288:	4403      	add	r3, r0
 800d28a:	4405      	add	r5, r0
 800d28c:	9306      	str	r3, [sp, #24]
 800d28e:	9b05      	ldr	r3, [sp, #20]
 800d290:	2b00      	cmp	r3, #0
 800d292:	dd05      	ble.n	800d2a0 <_dtoa_r+0x828>
 800d294:	4651      	mov	r1, sl
 800d296:	461a      	mov	r2, r3
 800d298:	4620      	mov	r0, r4
 800d29a:	f001 f8a3 	bl	800e3e4 <__lshift>
 800d29e:	4682      	mov	sl, r0
 800d2a0:	9b06      	ldr	r3, [sp, #24]
 800d2a2:	2b00      	cmp	r3, #0
 800d2a4:	dd05      	ble.n	800d2b2 <_dtoa_r+0x83a>
 800d2a6:	4631      	mov	r1, r6
 800d2a8:	461a      	mov	r2, r3
 800d2aa:	4620      	mov	r0, r4
 800d2ac:	f001 f89a 	bl	800e3e4 <__lshift>
 800d2b0:	4606      	mov	r6, r0
 800d2b2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d2b4:	2b00      	cmp	r3, #0
 800d2b6:	d072      	beq.n	800d39e <_dtoa_r+0x926>
 800d2b8:	4631      	mov	r1, r6
 800d2ba:	4650      	mov	r0, sl
 800d2bc:	f001 f8fe 	bl	800e4bc <__mcmp>
 800d2c0:	2800      	cmp	r0, #0
 800d2c2:	da6c      	bge.n	800d39e <_dtoa_r+0x926>
 800d2c4:	2300      	movs	r3, #0
 800d2c6:	4651      	mov	r1, sl
 800d2c8:	220a      	movs	r2, #10
 800d2ca:	4620      	mov	r0, r4
 800d2cc:	f000 fe92 	bl	800dff4 <__multadd>
 800d2d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d2d2:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d2d6:	4682      	mov	sl, r0
 800d2d8:	2b00      	cmp	r3, #0
 800d2da:	f000 81b0 	beq.w	800d63e <_dtoa_r+0xbc6>
 800d2de:	2300      	movs	r3, #0
 800d2e0:	4639      	mov	r1, r7
 800d2e2:	220a      	movs	r2, #10
 800d2e4:	4620      	mov	r0, r4
 800d2e6:	f000 fe85 	bl	800dff4 <__multadd>
 800d2ea:	9b01      	ldr	r3, [sp, #4]
 800d2ec:	2b00      	cmp	r3, #0
 800d2ee:	4607      	mov	r7, r0
 800d2f0:	f300 8096 	bgt.w	800d420 <_dtoa_r+0x9a8>
 800d2f4:	9b07      	ldr	r3, [sp, #28]
 800d2f6:	2b02      	cmp	r3, #2
 800d2f8:	dc59      	bgt.n	800d3ae <_dtoa_r+0x936>
 800d2fa:	e091      	b.n	800d420 <_dtoa_r+0x9a8>
 800d2fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d2fe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800d302:	e758      	b.n	800d1b6 <_dtoa_r+0x73e>
 800d304:	9b04      	ldr	r3, [sp, #16]
 800d306:	1e5e      	subs	r6, r3, #1
 800d308:	9b08      	ldr	r3, [sp, #32]
 800d30a:	42b3      	cmp	r3, r6
 800d30c:	bfbf      	itttt	lt
 800d30e:	9b08      	ldrlt	r3, [sp, #32]
 800d310:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800d312:	9608      	strlt	r6, [sp, #32]
 800d314:	1af3      	sublt	r3, r6, r3
 800d316:	bfb4      	ite	lt
 800d318:	18d2      	addlt	r2, r2, r3
 800d31a:	1b9e      	subge	r6, r3, r6
 800d31c:	9b04      	ldr	r3, [sp, #16]
 800d31e:	bfbc      	itt	lt
 800d320:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800d322:	2600      	movlt	r6, #0
 800d324:	2b00      	cmp	r3, #0
 800d326:	bfb7      	itett	lt
 800d328:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800d32c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800d330:	1a9d      	sublt	r5, r3, r2
 800d332:	2300      	movlt	r3, #0
 800d334:	e741      	b.n	800d1ba <_dtoa_r+0x742>
 800d336:	9e08      	ldr	r6, [sp, #32]
 800d338:	9d05      	ldr	r5, [sp, #20]
 800d33a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800d33c:	e748      	b.n	800d1d0 <_dtoa_r+0x758>
 800d33e:	9a08      	ldr	r2, [sp, #32]
 800d340:	e770      	b.n	800d224 <_dtoa_r+0x7ac>
 800d342:	9b07      	ldr	r3, [sp, #28]
 800d344:	2b01      	cmp	r3, #1
 800d346:	dc19      	bgt.n	800d37c <_dtoa_r+0x904>
 800d348:	9b02      	ldr	r3, [sp, #8]
 800d34a:	b9bb      	cbnz	r3, 800d37c <_dtoa_r+0x904>
 800d34c:	9b03      	ldr	r3, [sp, #12]
 800d34e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d352:	b99b      	cbnz	r3, 800d37c <_dtoa_r+0x904>
 800d354:	9b03      	ldr	r3, [sp, #12]
 800d356:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d35a:	0d1b      	lsrs	r3, r3, #20
 800d35c:	051b      	lsls	r3, r3, #20
 800d35e:	b183      	cbz	r3, 800d382 <_dtoa_r+0x90a>
 800d360:	9b05      	ldr	r3, [sp, #20]
 800d362:	3301      	adds	r3, #1
 800d364:	9305      	str	r3, [sp, #20]
 800d366:	9b06      	ldr	r3, [sp, #24]
 800d368:	3301      	adds	r3, #1
 800d36a:	9306      	str	r3, [sp, #24]
 800d36c:	f04f 0801 	mov.w	r8, #1
 800d370:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d372:	2b00      	cmp	r3, #0
 800d374:	f47f af6f 	bne.w	800d256 <_dtoa_r+0x7de>
 800d378:	2001      	movs	r0, #1
 800d37a:	e774      	b.n	800d266 <_dtoa_r+0x7ee>
 800d37c:	f04f 0800 	mov.w	r8, #0
 800d380:	e7f6      	b.n	800d370 <_dtoa_r+0x8f8>
 800d382:	4698      	mov	r8, r3
 800d384:	e7f4      	b.n	800d370 <_dtoa_r+0x8f8>
 800d386:	d082      	beq.n	800d28e <_dtoa_r+0x816>
 800d388:	9a05      	ldr	r2, [sp, #20]
 800d38a:	331c      	adds	r3, #28
 800d38c:	441a      	add	r2, r3
 800d38e:	9205      	str	r2, [sp, #20]
 800d390:	9a06      	ldr	r2, [sp, #24]
 800d392:	441a      	add	r2, r3
 800d394:	441d      	add	r5, r3
 800d396:	9206      	str	r2, [sp, #24]
 800d398:	e779      	b.n	800d28e <_dtoa_r+0x816>
 800d39a:	4603      	mov	r3, r0
 800d39c:	e7f4      	b.n	800d388 <_dtoa_r+0x910>
 800d39e:	9b04      	ldr	r3, [sp, #16]
 800d3a0:	2b00      	cmp	r3, #0
 800d3a2:	dc37      	bgt.n	800d414 <_dtoa_r+0x99c>
 800d3a4:	9b07      	ldr	r3, [sp, #28]
 800d3a6:	2b02      	cmp	r3, #2
 800d3a8:	dd34      	ble.n	800d414 <_dtoa_r+0x99c>
 800d3aa:	9b04      	ldr	r3, [sp, #16]
 800d3ac:	9301      	str	r3, [sp, #4]
 800d3ae:	9b01      	ldr	r3, [sp, #4]
 800d3b0:	b963      	cbnz	r3, 800d3cc <_dtoa_r+0x954>
 800d3b2:	4631      	mov	r1, r6
 800d3b4:	2205      	movs	r2, #5
 800d3b6:	4620      	mov	r0, r4
 800d3b8:	f000 fe1c 	bl	800dff4 <__multadd>
 800d3bc:	4601      	mov	r1, r0
 800d3be:	4606      	mov	r6, r0
 800d3c0:	4650      	mov	r0, sl
 800d3c2:	f001 f87b 	bl	800e4bc <__mcmp>
 800d3c6:	2800      	cmp	r0, #0
 800d3c8:	f73f adbb 	bgt.w	800cf42 <_dtoa_r+0x4ca>
 800d3cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d3ce:	9d00      	ldr	r5, [sp, #0]
 800d3d0:	ea6f 0b03 	mvn.w	fp, r3
 800d3d4:	f04f 0800 	mov.w	r8, #0
 800d3d8:	4631      	mov	r1, r6
 800d3da:	4620      	mov	r0, r4
 800d3dc:	f000 fde8 	bl	800dfb0 <_Bfree>
 800d3e0:	2f00      	cmp	r7, #0
 800d3e2:	f43f aeab 	beq.w	800d13c <_dtoa_r+0x6c4>
 800d3e6:	f1b8 0f00 	cmp.w	r8, #0
 800d3ea:	d005      	beq.n	800d3f8 <_dtoa_r+0x980>
 800d3ec:	45b8      	cmp	r8, r7
 800d3ee:	d003      	beq.n	800d3f8 <_dtoa_r+0x980>
 800d3f0:	4641      	mov	r1, r8
 800d3f2:	4620      	mov	r0, r4
 800d3f4:	f000 fddc 	bl	800dfb0 <_Bfree>
 800d3f8:	4639      	mov	r1, r7
 800d3fa:	4620      	mov	r0, r4
 800d3fc:	f000 fdd8 	bl	800dfb0 <_Bfree>
 800d400:	e69c      	b.n	800d13c <_dtoa_r+0x6c4>
 800d402:	2600      	movs	r6, #0
 800d404:	4637      	mov	r7, r6
 800d406:	e7e1      	b.n	800d3cc <_dtoa_r+0x954>
 800d408:	46bb      	mov	fp, r7
 800d40a:	4637      	mov	r7, r6
 800d40c:	e599      	b.n	800cf42 <_dtoa_r+0x4ca>
 800d40e:	bf00      	nop
 800d410:	40240000 	.word	0x40240000
 800d414:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d416:	2b00      	cmp	r3, #0
 800d418:	f000 80c8 	beq.w	800d5ac <_dtoa_r+0xb34>
 800d41c:	9b04      	ldr	r3, [sp, #16]
 800d41e:	9301      	str	r3, [sp, #4]
 800d420:	2d00      	cmp	r5, #0
 800d422:	dd05      	ble.n	800d430 <_dtoa_r+0x9b8>
 800d424:	4639      	mov	r1, r7
 800d426:	462a      	mov	r2, r5
 800d428:	4620      	mov	r0, r4
 800d42a:	f000 ffdb 	bl	800e3e4 <__lshift>
 800d42e:	4607      	mov	r7, r0
 800d430:	f1b8 0f00 	cmp.w	r8, #0
 800d434:	d05b      	beq.n	800d4ee <_dtoa_r+0xa76>
 800d436:	6879      	ldr	r1, [r7, #4]
 800d438:	4620      	mov	r0, r4
 800d43a:	f000 fd79 	bl	800df30 <_Balloc>
 800d43e:	4605      	mov	r5, r0
 800d440:	b928      	cbnz	r0, 800d44e <_dtoa_r+0x9d6>
 800d442:	4b83      	ldr	r3, [pc, #524]	; (800d650 <_dtoa_r+0xbd8>)
 800d444:	4602      	mov	r2, r0
 800d446:	f240 21ef 	movw	r1, #751	; 0x2ef
 800d44a:	f7ff bb2e 	b.w	800caaa <_dtoa_r+0x32>
 800d44e:	693a      	ldr	r2, [r7, #16]
 800d450:	3202      	adds	r2, #2
 800d452:	0092      	lsls	r2, r2, #2
 800d454:	f107 010c 	add.w	r1, r7, #12
 800d458:	300c      	adds	r0, #12
 800d45a:	f7ff fa4f 	bl	800c8fc <memcpy>
 800d45e:	2201      	movs	r2, #1
 800d460:	4629      	mov	r1, r5
 800d462:	4620      	mov	r0, r4
 800d464:	f000 ffbe 	bl	800e3e4 <__lshift>
 800d468:	9b00      	ldr	r3, [sp, #0]
 800d46a:	3301      	adds	r3, #1
 800d46c:	9304      	str	r3, [sp, #16]
 800d46e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d472:	4413      	add	r3, r2
 800d474:	9308      	str	r3, [sp, #32]
 800d476:	9b02      	ldr	r3, [sp, #8]
 800d478:	f003 0301 	and.w	r3, r3, #1
 800d47c:	46b8      	mov	r8, r7
 800d47e:	9306      	str	r3, [sp, #24]
 800d480:	4607      	mov	r7, r0
 800d482:	9b04      	ldr	r3, [sp, #16]
 800d484:	4631      	mov	r1, r6
 800d486:	3b01      	subs	r3, #1
 800d488:	4650      	mov	r0, sl
 800d48a:	9301      	str	r3, [sp, #4]
 800d48c:	f7ff fa6a 	bl	800c964 <quorem>
 800d490:	4641      	mov	r1, r8
 800d492:	9002      	str	r0, [sp, #8]
 800d494:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800d498:	4650      	mov	r0, sl
 800d49a:	f001 f80f 	bl	800e4bc <__mcmp>
 800d49e:	463a      	mov	r2, r7
 800d4a0:	9005      	str	r0, [sp, #20]
 800d4a2:	4631      	mov	r1, r6
 800d4a4:	4620      	mov	r0, r4
 800d4a6:	f001 f825 	bl	800e4f4 <__mdiff>
 800d4aa:	68c2      	ldr	r2, [r0, #12]
 800d4ac:	4605      	mov	r5, r0
 800d4ae:	bb02      	cbnz	r2, 800d4f2 <_dtoa_r+0xa7a>
 800d4b0:	4601      	mov	r1, r0
 800d4b2:	4650      	mov	r0, sl
 800d4b4:	f001 f802 	bl	800e4bc <__mcmp>
 800d4b8:	4602      	mov	r2, r0
 800d4ba:	4629      	mov	r1, r5
 800d4bc:	4620      	mov	r0, r4
 800d4be:	9209      	str	r2, [sp, #36]	; 0x24
 800d4c0:	f000 fd76 	bl	800dfb0 <_Bfree>
 800d4c4:	9b07      	ldr	r3, [sp, #28]
 800d4c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d4c8:	9d04      	ldr	r5, [sp, #16]
 800d4ca:	ea43 0102 	orr.w	r1, r3, r2
 800d4ce:	9b06      	ldr	r3, [sp, #24]
 800d4d0:	4319      	orrs	r1, r3
 800d4d2:	d110      	bne.n	800d4f6 <_dtoa_r+0xa7e>
 800d4d4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800d4d8:	d029      	beq.n	800d52e <_dtoa_r+0xab6>
 800d4da:	9b05      	ldr	r3, [sp, #20]
 800d4dc:	2b00      	cmp	r3, #0
 800d4de:	dd02      	ble.n	800d4e6 <_dtoa_r+0xa6e>
 800d4e0:	9b02      	ldr	r3, [sp, #8]
 800d4e2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800d4e6:	9b01      	ldr	r3, [sp, #4]
 800d4e8:	f883 9000 	strb.w	r9, [r3]
 800d4ec:	e774      	b.n	800d3d8 <_dtoa_r+0x960>
 800d4ee:	4638      	mov	r0, r7
 800d4f0:	e7ba      	b.n	800d468 <_dtoa_r+0x9f0>
 800d4f2:	2201      	movs	r2, #1
 800d4f4:	e7e1      	b.n	800d4ba <_dtoa_r+0xa42>
 800d4f6:	9b05      	ldr	r3, [sp, #20]
 800d4f8:	2b00      	cmp	r3, #0
 800d4fa:	db04      	blt.n	800d506 <_dtoa_r+0xa8e>
 800d4fc:	9907      	ldr	r1, [sp, #28]
 800d4fe:	430b      	orrs	r3, r1
 800d500:	9906      	ldr	r1, [sp, #24]
 800d502:	430b      	orrs	r3, r1
 800d504:	d120      	bne.n	800d548 <_dtoa_r+0xad0>
 800d506:	2a00      	cmp	r2, #0
 800d508:	dded      	ble.n	800d4e6 <_dtoa_r+0xa6e>
 800d50a:	4651      	mov	r1, sl
 800d50c:	2201      	movs	r2, #1
 800d50e:	4620      	mov	r0, r4
 800d510:	f000 ff68 	bl	800e3e4 <__lshift>
 800d514:	4631      	mov	r1, r6
 800d516:	4682      	mov	sl, r0
 800d518:	f000 ffd0 	bl	800e4bc <__mcmp>
 800d51c:	2800      	cmp	r0, #0
 800d51e:	dc03      	bgt.n	800d528 <_dtoa_r+0xab0>
 800d520:	d1e1      	bne.n	800d4e6 <_dtoa_r+0xa6e>
 800d522:	f019 0f01 	tst.w	r9, #1
 800d526:	d0de      	beq.n	800d4e6 <_dtoa_r+0xa6e>
 800d528:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800d52c:	d1d8      	bne.n	800d4e0 <_dtoa_r+0xa68>
 800d52e:	9a01      	ldr	r2, [sp, #4]
 800d530:	2339      	movs	r3, #57	; 0x39
 800d532:	7013      	strb	r3, [r2, #0]
 800d534:	462b      	mov	r3, r5
 800d536:	461d      	mov	r5, r3
 800d538:	3b01      	subs	r3, #1
 800d53a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800d53e:	2a39      	cmp	r2, #57	; 0x39
 800d540:	d06c      	beq.n	800d61c <_dtoa_r+0xba4>
 800d542:	3201      	adds	r2, #1
 800d544:	701a      	strb	r2, [r3, #0]
 800d546:	e747      	b.n	800d3d8 <_dtoa_r+0x960>
 800d548:	2a00      	cmp	r2, #0
 800d54a:	dd07      	ble.n	800d55c <_dtoa_r+0xae4>
 800d54c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800d550:	d0ed      	beq.n	800d52e <_dtoa_r+0xab6>
 800d552:	9a01      	ldr	r2, [sp, #4]
 800d554:	f109 0301 	add.w	r3, r9, #1
 800d558:	7013      	strb	r3, [r2, #0]
 800d55a:	e73d      	b.n	800d3d8 <_dtoa_r+0x960>
 800d55c:	9b04      	ldr	r3, [sp, #16]
 800d55e:	9a08      	ldr	r2, [sp, #32]
 800d560:	f803 9c01 	strb.w	r9, [r3, #-1]
 800d564:	4293      	cmp	r3, r2
 800d566:	d043      	beq.n	800d5f0 <_dtoa_r+0xb78>
 800d568:	4651      	mov	r1, sl
 800d56a:	2300      	movs	r3, #0
 800d56c:	220a      	movs	r2, #10
 800d56e:	4620      	mov	r0, r4
 800d570:	f000 fd40 	bl	800dff4 <__multadd>
 800d574:	45b8      	cmp	r8, r7
 800d576:	4682      	mov	sl, r0
 800d578:	f04f 0300 	mov.w	r3, #0
 800d57c:	f04f 020a 	mov.w	r2, #10
 800d580:	4641      	mov	r1, r8
 800d582:	4620      	mov	r0, r4
 800d584:	d107      	bne.n	800d596 <_dtoa_r+0xb1e>
 800d586:	f000 fd35 	bl	800dff4 <__multadd>
 800d58a:	4680      	mov	r8, r0
 800d58c:	4607      	mov	r7, r0
 800d58e:	9b04      	ldr	r3, [sp, #16]
 800d590:	3301      	adds	r3, #1
 800d592:	9304      	str	r3, [sp, #16]
 800d594:	e775      	b.n	800d482 <_dtoa_r+0xa0a>
 800d596:	f000 fd2d 	bl	800dff4 <__multadd>
 800d59a:	4639      	mov	r1, r7
 800d59c:	4680      	mov	r8, r0
 800d59e:	2300      	movs	r3, #0
 800d5a0:	220a      	movs	r2, #10
 800d5a2:	4620      	mov	r0, r4
 800d5a4:	f000 fd26 	bl	800dff4 <__multadd>
 800d5a8:	4607      	mov	r7, r0
 800d5aa:	e7f0      	b.n	800d58e <_dtoa_r+0xb16>
 800d5ac:	9b04      	ldr	r3, [sp, #16]
 800d5ae:	9301      	str	r3, [sp, #4]
 800d5b0:	9d00      	ldr	r5, [sp, #0]
 800d5b2:	4631      	mov	r1, r6
 800d5b4:	4650      	mov	r0, sl
 800d5b6:	f7ff f9d5 	bl	800c964 <quorem>
 800d5ba:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800d5be:	9b00      	ldr	r3, [sp, #0]
 800d5c0:	f805 9b01 	strb.w	r9, [r5], #1
 800d5c4:	1aea      	subs	r2, r5, r3
 800d5c6:	9b01      	ldr	r3, [sp, #4]
 800d5c8:	4293      	cmp	r3, r2
 800d5ca:	dd07      	ble.n	800d5dc <_dtoa_r+0xb64>
 800d5cc:	4651      	mov	r1, sl
 800d5ce:	2300      	movs	r3, #0
 800d5d0:	220a      	movs	r2, #10
 800d5d2:	4620      	mov	r0, r4
 800d5d4:	f000 fd0e 	bl	800dff4 <__multadd>
 800d5d8:	4682      	mov	sl, r0
 800d5da:	e7ea      	b.n	800d5b2 <_dtoa_r+0xb3a>
 800d5dc:	9b01      	ldr	r3, [sp, #4]
 800d5de:	2b00      	cmp	r3, #0
 800d5e0:	bfc8      	it	gt
 800d5e2:	461d      	movgt	r5, r3
 800d5e4:	9b00      	ldr	r3, [sp, #0]
 800d5e6:	bfd8      	it	le
 800d5e8:	2501      	movle	r5, #1
 800d5ea:	441d      	add	r5, r3
 800d5ec:	f04f 0800 	mov.w	r8, #0
 800d5f0:	4651      	mov	r1, sl
 800d5f2:	2201      	movs	r2, #1
 800d5f4:	4620      	mov	r0, r4
 800d5f6:	f000 fef5 	bl	800e3e4 <__lshift>
 800d5fa:	4631      	mov	r1, r6
 800d5fc:	4682      	mov	sl, r0
 800d5fe:	f000 ff5d 	bl	800e4bc <__mcmp>
 800d602:	2800      	cmp	r0, #0
 800d604:	dc96      	bgt.n	800d534 <_dtoa_r+0xabc>
 800d606:	d102      	bne.n	800d60e <_dtoa_r+0xb96>
 800d608:	f019 0f01 	tst.w	r9, #1
 800d60c:	d192      	bne.n	800d534 <_dtoa_r+0xabc>
 800d60e:	462b      	mov	r3, r5
 800d610:	461d      	mov	r5, r3
 800d612:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d616:	2a30      	cmp	r2, #48	; 0x30
 800d618:	d0fa      	beq.n	800d610 <_dtoa_r+0xb98>
 800d61a:	e6dd      	b.n	800d3d8 <_dtoa_r+0x960>
 800d61c:	9a00      	ldr	r2, [sp, #0]
 800d61e:	429a      	cmp	r2, r3
 800d620:	d189      	bne.n	800d536 <_dtoa_r+0xabe>
 800d622:	f10b 0b01 	add.w	fp, fp, #1
 800d626:	2331      	movs	r3, #49	; 0x31
 800d628:	e796      	b.n	800d558 <_dtoa_r+0xae0>
 800d62a:	4b0a      	ldr	r3, [pc, #40]	; (800d654 <_dtoa_r+0xbdc>)
 800d62c:	f7ff ba99 	b.w	800cb62 <_dtoa_r+0xea>
 800d630:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d632:	2b00      	cmp	r3, #0
 800d634:	f47f aa6d 	bne.w	800cb12 <_dtoa_r+0x9a>
 800d638:	4b07      	ldr	r3, [pc, #28]	; (800d658 <_dtoa_r+0xbe0>)
 800d63a:	f7ff ba92 	b.w	800cb62 <_dtoa_r+0xea>
 800d63e:	9b01      	ldr	r3, [sp, #4]
 800d640:	2b00      	cmp	r3, #0
 800d642:	dcb5      	bgt.n	800d5b0 <_dtoa_r+0xb38>
 800d644:	9b07      	ldr	r3, [sp, #28]
 800d646:	2b02      	cmp	r3, #2
 800d648:	f73f aeb1 	bgt.w	800d3ae <_dtoa_r+0x936>
 800d64c:	e7b0      	b.n	800d5b0 <_dtoa_r+0xb38>
 800d64e:	bf00      	nop
 800d650:	080123b3 	.word	0x080123b3
 800d654:	08012275 	.word	0x08012275
 800d658:	0801234e 	.word	0x0801234e

0800d65c <_free_r>:
 800d65c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d65e:	2900      	cmp	r1, #0
 800d660:	d044      	beq.n	800d6ec <_free_r+0x90>
 800d662:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d666:	9001      	str	r0, [sp, #4]
 800d668:	2b00      	cmp	r3, #0
 800d66a:	f1a1 0404 	sub.w	r4, r1, #4
 800d66e:	bfb8      	it	lt
 800d670:	18e4      	addlt	r4, r4, r3
 800d672:	f000 fc51 	bl	800df18 <__malloc_lock>
 800d676:	4a1e      	ldr	r2, [pc, #120]	; (800d6f0 <_free_r+0x94>)
 800d678:	9801      	ldr	r0, [sp, #4]
 800d67a:	6813      	ldr	r3, [r2, #0]
 800d67c:	b933      	cbnz	r3, 800d68c <_free_r+0x30>
 800d67e:	6063      	str	r3, [r4, #4]
 800d680:	6014      	str	r4, [r2, #0]
 800d682:	b003      	add	sp, #12
 800d684:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d688:	f000 bc4c 	b.w	800df24 <__malloc_unlock>
 800d68c:	42a3      	cmp	r3, r4
 800d68e:	d908      	bls.n	800d6a2 <_free_r+0x46>
 800d690:	6825      	ldr	r5, [r4, #0]
 800d692:	1961      	adds	r1, r4, r5
 800d694:	428b      	cmp	r3, r1
 800d696:	bf01      	itttt	eq
 800d698:	6819      	ldreq	r1, [r3, #0]
 800d69a:	685b      	ldreq	r3, [r3, #4]
 800d69c:	1949      	addeq	r1, r1, r5
 800d69e:	6021      	streq	r1, [r4, #0]
 800d6a0:	e7ed      	b.n	800d67e <_free_r+0x22>
 800d6a2:	461a      	mov	r2, r3
 800d6a4:	685b      	ldr	r3, [r3, #4]
 800d6a6:	b10b      	cbz	r3, 800d6ac <_free_r+0x50>
 800d6a8:	42a3      	cmp	r3, r4
 800d6aa:	d9fa      	bls.n	800d6a2 <_free_r+0x46>
 800d6ac:	6811      	ldr	r1, [r2, #0]
 800d6ae:	1855      	adds	r5, r2, r1
 800d6b0:	42a5      	cmp	r5, r4
 800d6b2:	d10b      	bne.n	800d6cc <_free_r+0x70>
 800d6b4:	6824      	ldr	r4, [r4, #0]
 800d6b6:	4421      	add	r1, r4
 800d6b8:	1854      	adds	r4, r2, r1
 800d6ba:	42a3      	cmp	r3, r4
 800d6bc:	6011      	str	r1, [r2, #0]
 800d6be:	d1e0      	bne.n	800d682 <_free_r+0x26>
 800d6c0:	681c      	ldr	r4, [r3, #0]
 800d6c2:	685b      	ldr	r3, [r3, #4]
 800d6c4:	6053      	str	r3, [r2, #4]
 800d6c6:	440c      	add	r4, r1
 800d6c8:	6014      	str	r4, [r2, #0]
 800d6ca:	e7da      	b.n	800d682 <_free_r+0x26>
 800d6cc:	d902      	bls.n	800d6d4 <_free_r+0x78>
 800d6ce:	230c      	movs	r3, #12
 800d6d0:	6003      	str	r3, [r0, #0]
 800d6d2:	e7d6      	b.n	800d682 <_free_r+0x26>
 800d6d4:	6825      	ldr	r5, [r4, #0]
 800d6d6:	1961      	adds	r1, r4, r5
 800d6d8:	428b      	cmp	r3, r1
 800d6da:	bf04      	itt	eq
 800d6dc:	6819      	ldreq	r1, [r3, #0]
 800d6de:	685b      	ldreq	r3, [r3, #4]
 800d6e0:	6063      	str	r3, [r4, #4]
 800d6e2:	bf04      	itt	eq
 800d6e4:	1949      	addeq	r1, r1, r5
 800d6e6:	6021      	streq	r1, [r4, #0]
 800d6e8:	6054      	str	r4, [r2, #4]
 800d6ea:	e7ca      	b.n	800d682 <_free_r+0x26>
 800d6ec:	b003      	add	sp, #12
 800d6ee:	bd30      	pop	{r4, r5, pc}
 800d6f0:	2000107c 	.word	0x2000107c

0800d6f4 <rshift>:
 800d6f4:	6903      	ldr	r3, [r0, #16]
 800d6f6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800d6fa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d6fe:	ea4f 1261 	mov.w	r2, r1, asr #5
 800d702:	f100 0414 	add.w	r4, r0, #20
 800d706:	dd45      	ble.n	800d794 <rshift+0xa0>
 800d708:	f011 011f 	ands.w	r1, r1, #31
 800d70c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800d710:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800d714:	d10c      	bne.n	800d730 <rshift+0x3c>
 800d716:	f100 0710 	add.w	r7, r0, #16
 800d71a:	4629      	mov	r1, r5
 800d71c:	42b1      	cmp	r1, r6
 800d71e:	d334      	bcc.n	800d78a <rshift+0x96>
 800d720:	1a9b      	subs	r3, r3, r2
 800d722:	009b      	lsls	r3, r3, #2
 800d724:	1eea      	subs	r2, r5, #3
 800d726:	4296      	cmp	r6, r2
 800d728:	bf38      	it	cc
 800d72a:	2300      	movcc	r3, #0
 800d72c:	4423      	add	r3, r4
 800d72e:	e015      	b.n	800d75c <rshift+0x68>
 800d730:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800d734:	f1c1 0820 	rsb	r8, r1, #32
 800d738:	40cf      	lsrs	r7, r1
 800d73a:	f105 0e04 	add.w	lr, r5, #4
 800d73e:	46a1      	mov	r9, r4
 800d740:	4576      	cmp	r6, lr
 800d742:	46f4      	mov	ip, lr
 800d744:	d815      	bhi.n	800d772 <rshift+0x7e>
 800d746:	1a9a      	subs	r2, r3, r2
 800d748:	0092      	lsls	r2, r2, #2
 800d74a:	3a04      	subs	r2, #4
 800d74c:	3501      	adds	r5, #1
 800d74e:	42ae      	cmp	r6, r5
 800d750:	bf38      	it	cc
 800d752:	2200      	movcc	r2, #0
 800d754:	18a3      	adds	r3, r4, r2
 800d756:	50a7      	str	r7, [r4, r2]
 800d758:	b107      	cbz	r7, 800d75c <rshift+0x68>
 800d75a:	3304      	adds	r3, #4
 800d75c:	1b1a      	subs	r2, r3, r4
 800d75e:	42a3      	cmp	r3, r4
 800d760:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800d764:	bf08      	it	eq
 800d766:	2300      	moveq	r3, #0
 800d768:	6102      	str	r2, [r0, #16]
 800d76a:	bf08      	it	eq
 800d76c:	6143      	streq	r3, [r0, #20]
 800d76e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d772:	f8dc c000 	ldr.w	ip, [ip]
 800d776:	fa0c fc08 	lsl.w	ip, ip, r8
 800d77a:	ea4c 0707 	orr.w	r7, ip, r7
 800d77e:	f849 7b04 	str.w	r7, [r9], #4
 800d782:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d786:	40cf      	lsrs	r7, r1
 800d788:	e7da      	b.n	800d740 <rshift+0x4c>
 800d78a:	f851 cb04 	ldr.w	ip, [r1], #4
 800d78e:	f847 cf04 	str.w	ip, [r7, #4]!
 800d792:	e7c3      	b.n	800d71c <rshift+0x28>
 800d794:	4623      	mov	r3, r4
 800d796:	e7e1      	b.n	800d75c <rshift+0x68>

0800d798 <__hexdig_fun>:
 800d798:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800d79c:	2b09      	cmp	r3, #9
 800d79e:	d802      	bhi.n	800d7a6 <__hexdig_fun+0xe>
 800d7a0:	3820      	subs	r0, #32
 800d7a2:	b2c0      	uxtb	r0, r0
 800d7a4:	4770      	bx	lr
 800d7a6:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800d7aa:	2b05      	cmp	r3, #5
 800d7ac:	d801      	bhi.n	800d7b2 <__hexdig_fun+0x1a>
 800d7ae:	3847      	subs	r0, #71	; 0x47
 800d7b0:	e7f7      	b.n	800d7a2 <__hexdig_fun+0xa>
 800d7b2:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800d7b6:	2b05      	cmp	r3, #5
 800d7b8:	d801      	bhi.n	800d7be <__hexdig_fun+0x26>
 800d7ba:	3827      	subs	r0, #39	; 0x27
 800d7bc:	e7f1      	b.n	800d7a2 <__hexdig_fun+0xa>
 800d7be:	2000      	movs	r0, #0
 800d7c0:	4770      	bx	lr
	...

0800d7c4 <__gethex>:
 800d7c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7c8:	4617      	mov	r7, r2
 800d7ca:	680a      	ldr	r2, [r1, #0]
 800d7cc:	b085      	sub	sp, #20
 800d7ce:	f102 0b02 	add.w	fp, r2, #2
 800d7d2:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800d7d6:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800d7da:	4681      	mov	r9, r0
 800d7dc:	468a      	mov	sl, r1
 800d7de:	9302      	str	r3, [sp, #8]
 800d7e0:	32fe      	adds	r2, #254	; 0xfe
 800d7e2:	eb02 030b 	add.w	r3, r2, fp
 800d7e6:	46d8      	mov	r8, fp
 800d7e8:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800d7ec:	9301      	str	r3, [sp, #4]
 800d7ee:	2830      	cmp	r0, #48	; 0x30
 800d7f0:	d0f7      	beq.n	800d7e2 <__gethex+0x1e>
 800d7f2:	f7ff ffd1 	bl	800d798 <__hexdig_fun>
 800d7f6:	4604      	mov	r4, r0
 800d7f8:	2800      	cmp	r0, #0
 800d7fa:	d138      	bne.n	800d86e <__gethex+0xaa>
 800d7fc:	49a7      	ldr	r1, [pc, #668]	; (800da9c <__gethex+0x2d8>)
 800d7fe:	2201      	movs	r2, #1
 800d800:	4640      	mov	r0, r8
 800d802:	f7fe ff84 	bl	800c70e <strncmp>
 800d806:	4606      	mov	r6, r0
 800d808:	2800      	cmp	r0, #0
 800d80a:	d169      	bne.n	800d8e0 <__gethex+0x11c>
 800d80c:	f898 0001 	ldrb.w	r0, [r8, #1]
 800d810:	465d      	mov	r5, fp
 800d812:	f7ff ffc1 	bl	800d798 <__hexdig_fun>
 800d816:	2800      	cmp	r0, #0
 800d818:	d064      	beq.n	800d8e4 <__gethex+0x120>
 800d81a:	465a      	mov	r2, fp
 800d81c:	7810      	ldrb	r0, [r2, #0]
 800d81e:	2830      	cmp	r0, #48	; 0x30
 800d820:	4690      	mov	r8, r2
 800d822:	f102 0201 	add.w	r2, r2, #1
 800d826:	d0f9      	beq.n	800d81c <__gethex+0x58>
 800d828:	f7ff ffb6 	bl	800d798 <__hexdig_fun>
 800d82c:	2301      	movs	r3, #1
 800d82e:	fab0 f480 	clz	r4, r0
 800d832:	0964      	lsrs	r4, r4, #5
 800d834:	465e      	mov	r6, fp
 800d836:	9301      	str	r3, [sp, #4]
 800d838:	4642      	mov	r2, r8
 800d83a:	4615      	mov	r5, r2
 800d83c:	3201      	adds	r2, #1
 800d83e:	7828      	ldrb	r0, [r5, #0]
 800d840:	f7ff ffaa 	bl	800d798 <__hexdig_fun>
 800d844:	2800      	cmp	r0, #0
 800d846:	d1f8      	bne.n	800d83a <__gethex+0x76>
 800d848:	4994      	ldr	r1, [pc, #592]	; (800da9c <__gethex+0x2d8>)
 800d84a:	2201      	movs	r2, #1
 800d84c:	4628      	mov	r0, r5
 800d84e:	f7fe ff5e 	bl	800c70e <strncmp>
 800d852:	b978      	cbnz	r0, 800d874 <__gethex+0xb0>
 800d854:	b946      	cbnz	r6, 800d868 <__gethex+0xa4>
 800d856:	1c6e      	adds	r6, r5, #1
 800d858:	4632      	mov	r2, r6
 800d85a:	4615      	mov	r5, r2
 800d85c:	3201      	adds	r2, #1
 800d85e:	7828      	ldrb	r0, [r5, #0]
 800d860:	f7ff ff9a 	bl	800d798 <__hexdig_fun>
 800d864:	2800      	cmp	r0, #0
 800d866:	d1f8      	bne.n	800d85a <__gethex+0x96>
 800d868:	1b73      	subs	r3, r6, r5
 800d86a:	009e      	lsls	r6, r3, #2
 800d86c:	e004      	b.n	800d878 <__gethex+0xb4>
 800d86e:	2400      	movs	r4, #0
 800d870:	4626      	mov	r6, r4
 800d872:	e7e1      	b.n	800d838 <__gethex+0x74>
 800d874:	2e00      	cmp	r6, #0
 800d876:	d1f7      	bne.n	800d868 <__gethex+0xa4>
 800d878:	782b      	ldrb	r3, [r5, #0]
 800d87a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800d87e:	2b50      	cmp	r3, #80	; 0x50
 800d880:	d13d      	bne.n	800d8fe <__gethex+0x13a>
 800d882:	786b      	ldrb	r3, [r5, #1]
 800d884:	2b2b      	cmp	r3, #43	; 0x2b
 800d886:	d02f      	beq.n	800d8e8 <__gethex+0x124>
 800d888:	2b2d      	cmp	r3, #45	; 0x2d
 800d88a:	d031      	beq.n	800d8f0 <__gethex+0x12c>
 800d88c:	1c69      	adds	r1, r5, #1
 800d88e:	f04f 0b00 	mov.w	fp, #0
 800d892:	7808      	ldrb	r0, [r1, #0]
 800d894:	f7ff ff80 	bl	800d798 <__hexdig_fun>
 800d898:	1e42      	subs	r2, r0, #1
 800d89a:	b2d2      	uxtb	r2, r2
 800d89c:	2a18      	cmp	r2, #24
 800d89e:	d82e      	bhi.n	800d8fe <__gethex+0x13a>
 800d8a0:	f1a0 0210 	sub.w	r2, r0, #16
 800d8a4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800d8a8:	f7ff ff76 	bl	800d798 <__hexdig_fun>
 800d8ac:	f100 3cff 	add.w	ip, r0, #4294967295
 800d8b0:	fa5f fc8c 	uxtb.w	ip, ip
 800d8b4:	f1bc 0f18 	cmp.w	ip, #24
 800d8b8:	d91d      	bls.n	800d8f6 <__gethex+0x132>
 800d8ba:	f1bb 0f00 	cmp.w	fp, #0
 800d8be:	d000      	beq.n	800d8c2 <__gethex+0xfe>
 800d8c0:	4252      	negs	r2, r2
 800d8c2:	4416      	add	r6, r2
 800d8c4:	f8ca 1000 	str.w	r1, [sl]
 800d8c8:	b1dc      	cbz	r4, 800d902 <__gethex+0x13e>
 800d8ca:	9b01      	ldr	r3, [sp, #4]
 800d8cc:	2b00      	cmp	r3, #0
 800d8ce:	bf14      	ite	ne
 800d8d0:	f04f 0800 	movne.w	r8, #0
 800d8d4:	f04f 0806 	moveq.w	r8, #6
 800d8d8:	4640      	mov	r0, r8
 800d8da:	b005      	add	sp, #20
 800d8dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d8e0:	4645      	mov	r5, r8
 800d8e2:	4626      	mov	r6, r4
 800d8e4:	2401      	movs	r4, #1
 800d8e6:	e7c7      	b.n	800d878 <__gethex+0xb4>
 800d8e8:	f04f 0b00 	mov.w	fp, #0
 800d8ec:	1ca9      	adds	r1, r5, #2
 800d8ee:	e7d0      	b.n	800d892 <__gethex+0xce>
 800d8f0:	f04f 0b01 	mov.w	fp, #1
 800d8f4:	e7fa      	b.n	800d8ec <__gethex+0x128>
 800d8f6:	230a      	movs	r3, #10
 800d8f8:	fb03 0002 	mla	r0, r3, r2, r0
 800d8fc:	e7d0      	b.n	800d8a0 <__gethex+0xdc>
 800d8fe:	4629      	mov	r1, r5
 800d900:	e7e0      	b.n	800d8c4 <__gethex+0x100>
 800d902:	eba5 0308 	sub.w	r3, r5, r8
 800d906:	3b01      	subs	r3, #1
 800d908:	4621      	mov	r1, r4
 800d90a:	2b07      	cmp	r3, #7
 800d90c:	dc0a      	bgt.n	800d924 <__gethex+0x160>
 800d90e:	4648      	mov	r0, r9
 800d910:	f000 fb0e 	bl	800df30 <_Balloc>
 800d914:	4604      	mov	r4, r0
 800d916:	b940      	cbnz	r0, 800d92a <__gethex+0x166>
 800d918:	4b61      	ldr	r3, [pc, #388]	; (800daa0 <__gethex+0x2dc>)
 800d91a:	4602      	mov	r2, r0
 800d91c:	21e4      	movs	r1, #228	; 0xe4
 800d91e:	4861      	ldr	r0, [pc, #388]	; (800daa4 <__gethex+0x2e0>)
 800d920:	f7ff f802 	bl	800c928 <__assert_func>
 800d924:	3101      	adds	r1, #1
 800d926:	105b      	asrs	r3, r3, #1
 800d928:	e7ef      	b.n	800d90a <__gethex+0x146>
 800d92a:	f100 0a14 	add.w	sl, r0, #20
 800d92e:	2300      	movs	r3, #0
 800d930:	495a      	ldr	r1, [pc, #360]	; (800da9c <__gethex+0x2d8>)
 800d932:	f8cd a004 	str.w	sl, [sp, #4]
 800d936:	469b      	mov	fp, r3
 800d938:	45a8      	cmp	r8, r5
 800d93a:	d342      	bcc.n	800d9c2 <__gethex+0x1fe>
 800d93c:	9801      	ldr	r0, [sp, #4]
 800d93e:	f840 bb04 	str.w	fp, [r0], #4
 800d942:	eba0 000a 	sub.w	r0, r0, sl
 800d946:	1080      	asrs	r0, r0, #2
 800d948:	6120      	str	r0, [r4, #16]
 800d94a:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800d94e:	4658      	mov	r0, fp
 800d950:	f000 fbe0 	bl	800e114 <__hi0bits>
 800d954:	683d      	ldr	r5, [r7, #0]
 800d956:	eba8 0000 	sub.w	r0, r8, r0
 800d95a:	42a8      	cmp	r0, r5
 800d95c:	dd59      	ble.n	800da12 <__gethex+0x24e>
 800d95e:	eba0 0805 	sub.w	r8, r0, r5
 800d962:	4641      	mov	r1, r8
 800d964:	4620      	mov	r0, r4
 800d966:	f000 ff6f 	bl	800e848 <__any_on>
 800d96a:	4683      	mov	fp, r0
 800d96c:	b1b8      	cbz	r0, 800d99e <__gethex+0x1da>
 800d96e:	f108 33ff 	add.w	r3, r8, #4294967295
 800d972:	1159      	asrs	r1, r3, #5
 800d974:	f003 021f 	and.w	r2, r3, #31
 800d978:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800d97c:	f04f 0b01 	mov.w	fp, #1
 800d980:	fa0b f202 	lsl.w	r2, fp, r2
 800d984:	420a      	tst	r2, r1
 800d986:	d00a      	beq.n	800d99e <__gethex+0x1da>
 800d988:	455b      	cmp	r3, fp
 800d98a:	dd06      	ble.n	800d99a <__gethex+0x1d6>
 800d98c:	f1a8 0102 	sub.w	r1, r8, #2
 800d990:	4620      	mov	r0, r4
 800d992:	f000 ff59 	bl	800e848 <__any_on>
 800d996:	2800      	cmp	r0, #0
 800d998:	d138      	bne.n	800da0c <__gethex+0x248>
 800d99a:	f04f 0b02 	mov.w	fp, #2
 800d99e:	4641      	mov	r1, r8
 800d9a0:	4620      	mov	r0, r4
 800d9a2:	f7ff fea7 	bl	800d6f4 <rshift>
 800d9a6:	4446      	add	r6, r8
 800d9a8:	68bb      	ldr	r3, [r7, #8]
 800d9aa:	42b3      	cmp	r3, r6
 800d9ac:	da41      	bge.n	800da32 <__gethex+0x26e>
 800d9ae:	4621      	mov	r1, r4
 800d9b0:	4648      	mov	r0, r9
 800d9b2:	f000 fafd 	bl	800dfb0 <_Bfree>
 800d9b6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d9b8:	2300      	movs	r3, #0
 800d9ba:	6013      	str	r3, [r2, #0]
 800d9bc:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800d9c0:	e78a      	b.n	800d8d8 <__gethex+0x114>
 800d9c2:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800d9c6:	2a2e      	cmp	r2, #46	; 0x2e
 800d9c8:	d014      	beq.n	800d9f4 <__gethex+0x230>
 800d9ca:	2b20      	cmp	r3, #32
 800d9cc:	d106      	bne.n	800d9dc <__gethex+0x218>
 800d9ce:	9b01      	ldr	r3, [sp, #4]
 800d9d0:	f843 bb04 	str.w	fp, [r3], #4
 800d9d4:	f04f 0b00 	mov.w	fp, #0
 800d9d8:	9301      	str	r3, [sp, #4]
 800d9da:	465b      	mov	r3, fp
 800d9dc:	7828      	ldrb	r0, [r5, #0]
 800d9de:	9303      	str	r3, [sp, #12]
 800d9e0:	f7ff feda 	bl	800d798 <__hexdig_fun>
 800d9e4:	9b03      	ldr	r3, [sp, #12]
 800d9e6:	f000 000f 	and.w	r0, r0, #15
 800d9ea:	4098      	lsls	r0, r3
 800d9ec:	ea4b 0b00 	orr.w	fp, fp, r0
 800d9f0:	3304      	adds	r3, #4
 800d9f2:	e7a1      	b.n	800d938 <__gethex+0x174>
 800d9f4:	45a8      	cmp	r8, r5
 800d9f6:	d8e8      	bhi.n	800d9ca <__gethex+0x206>
 800d9f8:	2201      	movs	r2, #1
 800d9fa:	4628      	mov	r0, r5
 800d9fc:	9303      	str	r3, [sp, #12]
 800d9fe:	f7fe fe86 	bl	800c70e <strncmp>
 800da02:	4926      	ldr	r1, [pc, #152]	; (800da9c <__gethex+0x2d8>)
 800da04:	9b03      	ldr	r3, [sp, #12]
 800da06:	2800      	cmp	r0, #0
 800da08:	d1df      	bne.n	800d9ca <__gethex+0x206>
 800da0a:	e795      	b.n	800d938 <__gethex+0x174>
 800da0c:	f04f 0b03 	mov.w	fp, #3
 800da10:	e7c5      	b.n	800d99e <__gethex+0x1da>
 800da12:	da0b      	bge.n	800da2c <__gethex+0x268>
 800da14:	eba5 0800 	sub.w	r8, r5, r0
 800da18:	4621      	mov	r1, r4
 800da1a:	4642      	mov	r2, r8
 800da1c:	4648      	mov	r0, r9
 800da1e:	f000 fce1 	bl	800e3e4 <__lshift>
 800da22:	eba6 0608 	sub.w	r6, r6, r8
 800da26:	4604      	mov	r4, r0
 800da28:	f100 0a14 	add.w	sl, r0, #20
 800da2c:	f04f 0b00 	mov.w	fp, #0
 800da30:	e7ba      	b.n	800d9a8 <__gethex+0x1e4>
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	42b3      	cmp	r3, r6
 800da36:	dd73      	ble.n	800db20 <__gethex+0x35c>
 800da38:	1b9e      	subs	r6, r3, r6
 800da3a:	42b5      	cmp	r5, r6
 800da3c:	dc34      	bgt.n	800daa8 <__gethex+0x2e4>
 800da3e:	68fb      	ldr	r3, [r7, #12]
 800da40:	2b02      	cmp	r3, #2
 800da42:	d023      	beq.n	800da8c <__gethex+0x2c8>
 800da44:	2b03      	cmp	r3, #3
 800da46:	d025      	beq.n	800da94 <__gethex+0x2d0>
 800da48:	2b01      	cmp	r3, #1
 800da4a:	d115      	bne.n	800da78 <__gethex+0x2b4>
 800da4c:	42b5      	cmp	r5, r6
 800da4e:	d113      	bne.n	800da78 <__gethex+0x2b4>
 800da50:	2d01      	cmp	r5, #1
 800da52:	d10b      	bne.n	800da6c <__gethex+0x2a8>
 800da54:	9a02      	ldr	r2, [sp, #8]
 800da56:	687b      	ldr	r3, [r7, #4]
 800da58:	6013      	str	r3, [r2, #0]
 800da5a:	2301      	movs	r3, #1
 800da5c:	6123      	str	r3, [r4, #16]
 800da5e:	f8ca 3000 	str.w	r3, [sl]
 800da62:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800da64:	f04f 0862 	mov.w	r8, #98	; 0x62
 800da68:	601c      	str	r4, [r3, #0]
 800da6a:	e735      	b.n	800d8d8 <__gethex+0x114>
 800da6c:	1e69      	subs	r1, r5, #1
 800da6e:	4620      	mov	r0, r4
 800da70:	f000 feea 	bl	800e848 <__any_on>
 800da74:	2800      	cmp	r0, #0
 800da76:	d1ed      	bne.n	800da54 <__gethex+0x290>
 800da78:	4621      	mov	r1, r4
 800da7a:	4648      	mov	r0, r9
 800da7c:	f000 fa98 	bl	800dfb0 <_Bfree>
 800da80:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800da82:	2300      	movs	r3, #0
 800da84:	6013      	str	r3, [r2, #0]
 800da86:	f04f 0850 	mov.w	r8, #80	; 0x50
 800da8a:	e725      	b.n	800d8d8 <__gethex+0x114>
 800da8c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800da8e:	2b00      	cmp	r3, #0
 800da90:	d1f2      	bne.n	800da78 <__gethex+0x2b4>
 800da92:	e7df      	b.n	800da54 <__gethex+0x290>
 800da94:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800da96:	2b00      	cmp	r3, #0
 800da98:	d1dc      	bne.n	800da54 <__gethex+0x290>
 800da9a:	e7ed      	b.n	800da78 <__gethex+0x2b4>
 800da9c:	080121e8 	.word	0x080121e8
 800daa0:	080123b3 	.word	0x080123b3
 800daa4:	080123c4 	.word	0x080123c4
 800daa8:	f106 38ff 	add.w	r8, r6, #4294967295
 800daac:	f1bb 0f00 	cmp.w	fp, #0
 800dab0:	d133      	bne.n	800db1a <__gethex+0x356>
 800dab2:	f1b8 0f00 	cmp.w	r8, #0
 800dab6:	d004      	beq.n	800dac2 <__gethex+0x2fe>
 800dab8:	4641      	mov	r1, r8
 800daba:	4620      	mov	r0, r4
 800dabc:	f000 fec4 	bl	800e848 <__any_on>
 800dac0:	4683      	mov	fp, r0
 800dac2:	ea4f 1268 	mov.w	r2, r8, asr #5
 800dac6:	2301      	movs	r3, #1
 800dac8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800dacc:	f008 081f 	and.w	r8, r8, #31
 800dad0:	fa03 f308 	lsl.w	r3, r3, r8
 800dad4:	4213      	tst	r3, r2
 800dad6:	4631      	mov	r1, r6
 800dad8:	4620      	mov	r0, r4
 800dada:	bf18      	it	ne
 800dadc:	f04b 0b02 	orrne.w	fp, fp, #2
 800dae0:	1bad      	subs	r5, r5, r6
 800dae2:	f7ff fe07 	bl	800d6f4 <rshift>
 800dae6:	687e      	ldr	r6, [r7, #4]
 800dae8:	f04f 0802 	mov.w	r8, #2
 800daec:	f1bb 0f00 	cmp.w	fp, #0
 800daf0:	d04a      	beq.n	800db88 <__gethex+0x3c4>
 800daf2:	68fb      	ldr	r3, [r7, #12]
 800daf4:	2b02      	cmp	r3, #2
 800daf6:	d016      	beq.n	800db26 <__gethex+0x362>
 800daf8:	2b03      	cmp	r3, #3
 800dafa:	d018      	beq.n	800db2e <__gethex+0x36a>
 800dafc:	2b01      	cmp	r3, #1
 800dafe:	d109      	bne.n	800db14 <__gethex+0x350>
 800db00:	f01b 0f02 	tst.w	fp, #2
 800db04:	d006      	beq.n	800db14 <__gethex+0x350>
 800db06:	f8da 3000 	ldr.w	r3, [sl]
 800db0a:	ea4b 0b03 	orr.w	fp, fp, r3
 800db0e:	f01b 0f01 	tst.w	fp, #1
 800db12:	d10f      	bne.n	800db34 <__gethex+0x370>
 800db14:	f048 0810 	orr.w	r8, r8, #16
 800db18:	e036      	b.n	800db88 <__gethex+0x3c4>
 800db1a:	f04f 0b01 	mov.w	fp, #1
 800db1e:	e7d0      	b.n	800dac2 <__gethex+0x2fe>
 800db20:	f04f 0801 	mov.w	r8, #1
 800db24:	e7e2      	b.n	800daec <__gethex+0x328>
 800db26:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800db28:	f1c3 0301 	rsb	r3, r3, #1
 800db2c:	930f      	str	r3, [sp, #60]	; 0x3c
 800db2e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800db30:	2b00      	cmp	r3, #0
 800db32:	d0ef      	beq.n	800db14 <__gethex+0x350>
 800db34:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800db38:	f104 0214 	add.w	r2, r4, #20
 800db3c:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800db40:	9301      	str	r3, [sp, #4]
 800db42:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800db46:	2300      	movs	r3, #0
 800db48:	4694      	mov	ip, r2
 800db4a:	f852 1b04 	ldr.w	r1, [r2], #4
 800db4e:	f1b1 3fff 	cmp.w	r1, #4294967295
 800db52:	d01e      	beq.n	800db92 <__gethex+0x3ce>
 800db54:	3101      	adds	r1, #1
 800db56:	f8cc 1000 	str.w	r1, [ip]
 800db5a:	f1b8 0f02 	cmp.w	r8, #2
 800db5e:	f104 0214 	add.w	r2, r4, #20
 800db62:	d13d      	bne.n	800dbe0 <__gethex+0x41c>
 800db64:	683b      	ldr	r3, [r7, #0]
 800db66:	3b01      	subs	r3, #1
 800db68:	42ab      	cmp	r3, r5
 800db6a:	d10b      	bne.n	800db84 <__gethex+0x3c0>
 800db6c:	1169      	asrs	r1, r5, #5
 800db6e:	2301      	movs	r3, #1
 800db70:	f005 051f 	and.w	r5, r5, #31
 800db74:	fa03 f505 	lsl.w	r5, r3, r5
 800db78:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800db7c:	421d      	tst	r5, r3
 800db7e:	bf18      	it	ne
 800db80:	f04f 0801 	movne.w	r8, #1
 800db84:	f048 0820 	orr.w	r8, r8, #32
 800db88:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800db8a:	601c      	str	r4, [r3, #0]
 800db8c:	9b02      	ldr	r3, [sp, #8]
 800db8e:	601e      	str	r6, [r3, #0]
 800db90:	e6a2      	b.n	800d8d8 <__gethex+0x114>
 800db92:	4290      	cmp	r0, r2
 800db94:	f842 3c04 	str.w	r3, [r2, #-4]
 800db98:	d8d6      	bhi.n	800db48 <__gethex+0x384>
 800db9a:	68a2      	ldr	r2, [r4, #8]
 800db9c:	4593      	cmp	fp, r2
 800db9e:	db17      	blt.n	800dbd0 <__gethex+0x40c>
 800dba0:	6861      	ldr	r1, [r4, #4]
 800dba2:	4648      	mov	r0, r9
 800dba4:	3101      	adds	r1, #1
 800dba6:	f000 f9c3 	bl	800df30 <_Balloc>
 800dbaa:	4682      	mov	sl, r0
 800dbac:	b918      	cbnz	r0, 800dbb6 <__gethex+0x3f2>
 800dbae:	4b1b      	ldr	r3, [pc, #108]	; (800dc1c <__gethex+0x458>)
 800dbb0:	4602      	mov	r2, r0
 800dbb2:	2184      	movs	r1, #132	; 0x84
 800dbb4:	e6b3      	b.n	800d91e <__gethex+0x15a>
 800dbb6:	6922      	ldr	r2, [r4, #16]
 800dbb8:	3202      	adds	r2, #2
 800dbba:	f104 010c 	add.w	r1, r4, #12
 800dbbe:	0092      	lsls	r2, r2, #2
 800dbc0:	300c      	adds	r0, #12
 800dbc2:	f7fe fe9b 	bl	800c8fc <memcpy>
 800dbc6:	4621      	mov	r1, r4
 800dbc8:	4648      	mov	r0, r9
 800dbca:	f000 f9f1 	bl	800dfb0 <_Bfree>
 800dbce:	4654      	mov	r4, sl
 800dbd0:	6922      	ldr	r2, [r4, #16]
 800dbd2:	1c51      	adds	r1, r2, #1
 800dbd4:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800dbd8:	6121      	str	r1, [r4, #16]
 800dbda:	2101      	movs	r1, #1
 800dbdc:	6151      	str	r1, [r2, #20]
 800dbde:	e7bc      	b.n	800db5a <__gethex+0x396>
 800dbe0:	6921      	ldr	r1, [r4, #16]
 800dbe2:	4559      	cmp	r1, fp
 800dbe4:	dd0b      	ble.n	800dbfe <__gethex+0x43a>
 800dbe6:	2101      	movs	r1, #1
 800dbe8:	4620      	mov	r0, r4
 800dbea:	f7ff fd83 	bl	800d6f4 <rshift>
 800dbee:	68bb      	ldr	r3, [r7, #8]
 800dbf0:	3601      	adds	r6, #1
 800dbf2:	42b3      	cmp	r3, r6
 800dbf4:	f6ff aedb 	blt.w	800d9ae <__gethex+0x1ea>
 800dbf8:	f04f 0801 	mov.w	r8, #1
 800dbfc:	e7c2      	b.n	800db84 <__gethex+0x3c0>
 800dbfe:	f015 051f 	ands.w	r5, r5, #31
 800dc02:	d0f9      	beq.n	800dbf8 <__gethex+0x434>
 800dc04:	9b01      	ldr	r3, [sp, #4]
 800dc06:	441a      	add	r2, r3
 800dc08:	f1c5 0520 	rsb	r5, r5, #32
 800dc0c:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800dc10:	f000 fa80 	bl	800e114 <__hi0bits>
 800dc14:	42a8      	cmp	r0, r5
 800dc16:	dbe6      	blt.n	800dbe6 <__gethex+0x422>
 800dc18:	e7ee      	b.n	800dbf8 <__gethex+0x434>
 800dc1a:	bf00      	nop
 800dc1c:	080123b3 	.word	0x080123b3

0800dc20 <L_shift>:
 800dc20:	f1c2 0208 	rsb	r2, r2, #8
 800dc24:	0092      	lsls	r2, r2, #2
 800dc26:	b570      	push	{r4, r5, r6, lr}
 800dc28:	f1c2 0620 	rsb	r6, r2, #32
 800dc2c:	6843      	ldr	r3, [r0, #4]
 800dc2e:	6804      	ldr	r4, [r0, #0]
 800dc30:	fa03 f506 	lsl.w	r5, r3, r6
 800dc34:	432c      	orrs	r4, r5
 800dc36:	40d3      	lsrs	r3, r2
 800dc38:	6004      	str	r4, [r0, #0]
 800dc3a:	f840 3f04 	str.w	r3, [r0, #4]!
 800dc3e:	4288      	cmp	r0, r1
 800dc40:	d3f4      	bcc.n	800dc2c <L_shift+0xc>
 800dc42:	bd70      	pop	{r4, r5, r6, pc}

0800dc44 <__match>:
 800dc44:	b530      	push	{r4, r5, lr}
 800dc46:	6803      	ldr	r3, [r0, #0]
 800dc48:	3301      	adds	r3, #1
 800dc4a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dc4e:	b914      	cbnz	r4, 800dc56 <__match+0x12>
 800dc50:	6003      	str	r3, [r0, #0]
 800dc52:	2001      	movs	r0, #1
 800dc54:	bd30      	pop	{r4, r5, pc}
 800dc56:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dc5a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800dc5e:	2d19      	cmp	r5, #25
 800dc60:	bf98      	it	ls
 800dc62:	3220      	addls	r2, #32
 800dc64:	42a2      	cmp	r2, r4
 800dc66:	d0f0      	beq.n	800dc4a <__match+0x6>
 800dc68:	2000      	movs	r0, #0
 800dc6a:	e7f3      	b.n	800dc54 <__match+0x10>

0800dc6c <__hexnan>:
 800dc6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc70:	680b      	ldr	r3, [r1, #0]
 800dc72:	6801      	ldr	r1, [r0, #0]
 800dc74:	115e      	asrs	r6, r3, #5
 800dc76:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800dc7a:	f013 031f 	ands.w	r3, r3, #31
 800dc7e:	b087      	sub	sp, #28
 800dc80:	bf18      	it	ne
 800dc82:	3604      	addne	r6, #4
 800dc84:	2500      	movs	r5, #0
 800dc86:	1f37      	subs	r7, r6, #4
 800dc88:	4682      	mov	sl, r0
 800dc8a:	4690      	mov	r8, r2
 800dc8c:	9301      	str	r3, [sp, #4]
 800dc8e:	f846 5c04 	str.w	r5, [r6, #-4]
 800dc92:	46b9      	mov	r9, r7
 800dc94:	463c      	mov	r4, r7
 800dc96:	9502      	str	r5, [sp, #8]
 800dc98:	46ab      	mov	fp, r5
 800dc9a:	784a      	ldrb	r2, [r1, #1]
 800dc9c:	1c4b      	adds	r3, r1, #1
 800dc9e:	9303      	str	r3, [sp, #12]
 800dca0:	b342      	cbz	r2, 800dcf4 <__hexnan+0x88>
 800dca2:	4610      	mov	r0, r2
 800dca4:	9105      	str	r1, [sp, #20]
 800dca6:	9204      	str	r2, [sp, #16]
 800dca8:	f7ff fd76 	bl	800d798 <__hexdig_fun>
 800dcac:	2800      	cmp	r0, #0
 800dcae:	d14f      	bne.n	800dd50 <__hexnan+0xe4>
 800dcb0:	9a04      	ldr	r2, [sp, #16]
 800dcb2:	9905      	ldr	r1, [sp, #20]
 800dcb4:	2a20      	cmp	r2, #32
 800dcb6:	d818      	bhi.n	800dcea <__hexnan+0x7e>
 800dcb8:	9b02      	ldr	r3, [sp, #8]
 800dcba:	459b      	cmp	fp, r3
 800dcbc:	dd13      	ble.n	800dce6 <__hexnan+0x7a>
 800dcbe:	454c      	cmp	r4, r9
 800dcc0:	d206      	bcs.n	800dcd0 <__hexnan+0x64>
 800dcc2:	2d07      	cmp	r5, #7
 800dcc4:	dc04      	bgt.n	800dcd0 <__hexnan+0x64>
 800dcc6:	462a      	mov	r2, r5
 800dcc8:	4649      	mov	r1, r9
 800dcca:	4620      	mov	r0, r4
 800dccc:	f7ff ffa8 	bl	800dc20 <L_shift>
 800dcd0:	4544      	cmp	r4, r8
 800dcd2:	d950      	bls.n	800dd76 <__hexnan+0x10a>
 800dcd4:	2300      	movs	r3, #0
 800dcd6:	f1a4 0904 	sub.w	r9, r4, #4
 800dcda:	f844 3c04 	str.w	r3, [r4, #-4]
 800dcde:	f8cd b008 	str.w	fp, [sp, #8]
 800dce2:	464c      	mov	r4, r9
 800dce4:	461d      	mov	r5, r3
 800dce6:	9903      	ldr	r1, [sp, #12]
 800dce8:	e7d7      	b.n	800dc9a <__hexnan+0x2e>
 800dcea:	2a29      	cmp	r2, #41	; 0x29
 800dcec:	d155      	bne.n	800dd9a <__hexnan+0x12e>
 800dcee:	3102      	adds	r1, #2
 800dcf0:	f8ca 1000 	str.w	r1, [sl]
 800dcf4:	f1bb 0f00 	cmp.w	fp, #0
 800dcf8:	d04f      	beq.n	800dd9a <__hexnan+0x12e>
 800dcfa:	454c      	cmp	r4, r9
 800dcfc:	d206      	bcs.n	800dd0c <__hexnan+0xa0>
 800dcfe:	2d07      	cmp	r5, #7
 800dd00:	dc04      	bgt.n	800dd0c <__hexnan+0xa0>
 800dd02:	462a      	mov	r2, r5
 800dd04:	4649      	mov	r1, r9
 800dd06:	4620      	mov	r0, r4
 800dd08:	f7ff ff8a 	bl	800dc20 <L_shift>
 800dd0c:	4544      	cmp	r4, r8
 800dd0e:	d934      	bls.n	800dd7a <__hexnan+0x10e>
 800dd10:	f1a8 0204 	sub.w	r2, r8, #4
 800dd14:	4623      	mov	r3, r4
 800dd16:	f853 1b04 	ldr.w	r1, [r3], #4
 800dd1a:	f842 1f04 	str.w	r1, [r2, #4]!
 800dd1e:	429f      	cmp	r7, r3
 800dd20:	d2f9      	bcs.n	800dd16 <__hexnan+0xaa>
 800dd22:	1b3b      	subs	r3, r7, r4
 800dd24:	f023 0303 	bic.w	r3, r3, #3
 800dd28:	3304      	adds	r3, #4
 800dd2a:	3e03      	subs	r6, #3
 800dd2c:	3401      	adds	r4, #1
 800dd2e:	42a6      	cmp	r6, r4
 800dd30:	bf38      	it	cc
 800dd32:	2304      	movcc	r3, #4
 800dd34:	4443      	add	r3, r8
 800dd36:	2200      	movs	r2, #0
 800dd38:	f843 2b04 	str.w	r2, [r3], #4
 800dd3c:	429f      	cmp	r7, r3
 800dd3e:	d2fb      	bcs.n	800dd38 <__hexnan+0xcc>
 800dd40:	683b      	ldr	r3, [r7, #0]
 800dd42:	b91b      	cbnz	r3, 800dd4c <__hexnan+0xe0>
 800dd44:	4547      	cmp	r7, r8
 800dd46:	d126      	bne.n	800dd96 <__hexnan+0x12a>
 800dd48:	2301      	movs	r3, #1
 800dd4a:	603b      	str	r3, [r7, #0]
 800dd4c:	2005      	movs	r0, #5
 800dd4e:	e025      	b.n	800dd9c <__hexnan+0x130>
 800dd50:	3501      	adds	r5, #1
 800dd52:	2d08      	cmp	r5, #8
 800dd54:	f10b 0b01 	add.w	fp, fp, #1
 800dd58:	dd06      	ble.n	800dd68 <__hexnan+0xfc>
 800dd5a:	4544      	cmp	r4, r8
 800dd5c:	d9c3      	bls.n	800dce6 <__hexnan+0x7a>
 800dd5e:	2300      	movs	r3, #0
 800dd60:	f844 3c04 	str.w	r3, [r4, #-4]
 800dd64:	2501      	movs	r5, #1
 800dd66:	3c04      	subs	r4, #4
 800dd68:	6822      	ldr	r2, [r4, #0]
 800dd6a:	f000 000f 	and.w	r0, r0, #15
 800dd6e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800dd72:	6020      	str	r0, [r4, #0]
 800dd74:	e7b7      	b.n	800dce6 <__hexnan+0x7a>
 800dd76:	2508      	movs	r5, #8
 800dd78:	e7b5      	b.n	800dce6 <__hexnan+0x7a>
 800dd7a:	9b01      	ldr	r3, [sp, #4]
 800dd7c:	2b00      	cmp	r3, #0
 800dd7e:	d0df      	beq.n	800dd40 <__hexnan+0xd4>
 800dd80:	f1c3 0320 	rsb	r3, r3, #32
 800dd84:	f04f 32ff 	mov.w	r2, #4294967295
 800dd88:	40da      	lsrs	r2, r3
 800dd8a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800dd8e:	4013      	ands	r3, r2
 800dd90:	f846 3c04 	str.w	r3, [r6, #-4]
 800dd94:	e7d4      	b.n	800dd40 <__hexnan+0xd4>
 800dd96:	3f04      	subs	r7, #4
 800dd98:	e7d2      	b.n	800dd40 <__hexnan+0xd4>
 800dd9a:	2004      	movs	r0, #4
 800dd9c:	b007      	add	sp, #28
 800dd9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

0800dda4 <malloc>:
 800dda4:	4b02      	ldr	r3, [pc, #8]	; (800ddb0 <malloc+0xc>)
 800dda6:	4601      	mov	r1, r0
 800dda8:	6818      	ldr	r0, [r3, #0]
 800ddaa:	f000 b823 	b.w	800ddf4 <_malloc_r>
 800ddae:	bf00      	nop
 800ddb0:	2000020c 	.word	0x2000020c

0800ddb4 <sbrk_aligned>:
 800ddb4:	b570      	push	{r4, r5, r6, lr}
 800ddb6:	4e0e      	ldr	r6, [pc, #56]	; (800ddf0 <sbrk_aligned+0x3c>)
 800ddb8:	460c      	mov	r4, r1
 800ddba:	6831      	ldr	r1, [r6, #0]
 800ddbc:	4605      	mov	r5, r0
 800ddbe:	b911      	cbnz	r1, 800ddc6 <sbrk_aligned+0x12>
 800ddc0:	f000 ffa2 	bl	800ed08 <_sbrk_r>
 800ddc4:	6030      	str	r0, [r6, #0]
 800ddc6:	4621      	mov	r1, r4
 800ddc8:	4628      	mov	r0, r5
 800ddca:	f000 ff9d 	bl	800ed08 <_sbrk_r>
 800ddce:	1c43      	adds	r3, r0, #1
 800ddd0:	d00a      	beq.n	800dde8 <sbrk_aligned+0x34>
 800ddd2:	1cc4      	adds	r4, r0, #3
 800ddd4:	f024 0403 	bic.w	r4, r4, #3
 800ddd8:	42a0      	cmp	r0, r4
 800ddda:	d007      	beq.n	800ddec <sbrk_aligned+0x38>
 800dddc:	1a21      	subs	r1, r4, r0
 800ddde:	4628      	mov	r0, r5
 800dde0:	f000 ff92 	bl	800ed08 <_sbrk_r>
 800dde4:	3001      	adds	r0, #1
 800dde6:	d101      	bne.n	800ddec <sbrk_aligned+0x38>
 800dde8:	f04f 34ff 	mov.w	r4, #4294967295
 800ddec:	4620      	mov	r0, r4
 800ddee:	bd70      	pop	{r4, r5, r6, pc}
 800ddf0:	20001080 	.word	0x20001080

0800ddf4 <_malloc_r>:
 800ddf4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ddf8:	1ccd      	adds	r5, r1, #3
 800ddfa:	f025 0503 	bic.w	r5, r5, #3
 800ddfe:	3508      	adds	r5, #8
 800de00:	2d0c      	cmp	r5, #12
 800de02:	bf38      	it	cc
 800de04:	250c      	movcc	r5, #12
 800de06:	2d00      	cmp	r5, #0
 800de08:	4607      	mov	r7, r0
 800de0a:	db01      	blt.n	800de10 <_malloc_r+0x1c>
 800de0c:	42a9      	cmp	r1, r5
 800de0e:	d905      	bls.n	800de1c <_malloc_r+0x28>
 800de10:	230c      	movs	r3, #12
 800de12:	603b      	str	r3, [r7, #0]
 800de14:	2600      	movs	r6, #0
 800de16:	4630      	mov	r0, r6
 800de18:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800de1c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800def0 <_malloc_r+0xfc>
 800de20:	f000 f87a 	bl	800df18 <__malloc_lock>
 800de24:	f8d8 3000 	ldr.w	r3, [r8]
 800de28:	461c      	mov	r4, r3
 800de2a:	bb5c      	cbnz	r4, 800de84 <_malloc_r+0x90>
 800de2c:	4629      	mov	r1, r5
 800de2e:	4638      	mov	r0, r7
 800de30:	f7ff ffc0 	bl	800ddb4 <sbrk_aligned>
 800de34:	1c43      	adds	r3, r0, #1
 800de36:	4604      	mov	r4, r0
 800de38:	d155      	bne.n	800dee6 <_malloc_r+0xf2>
 800de3a:	f8d8 4000 	ldr.w	r4, [r8]
 800de3e:	4626      	mov	r6, r4
 800de40:	2e00      	cmp	r6, #0
 800de42:	d145      	bne.n	800ded0 <_malloc_r+0xdc>
 800de44:	2c00      	cmp	r4, #0
 800de46:	d048      	beq.n	800deda <_malloc_r+0xe6>
 800de48:	6823      	ldr	r3, [r4, #0]
 800de4a:	4631      	mov	r1, r6
 800de4c:	4638      	mov	r0, r7
 800de4e:	eb04 0903 	add.w	r9, r4, r3
 800de52:	f000 ff59 	bl	800ed08 <_sbrk_r>
 800de56:	4581      	cmp	r9, r0
 800de58:	d13f      	bne.n	800deda <_malloc_r+0xe6>
 800de5a:	6821      	ldr	r1, [r4, #0]
 800de5c:	1a6d      	subs	r5, r5, r1
 800de5e:	4629      	mov	r1, r5
 800de60:	4638      	mov	r0, r7
 800de62:	f7ff ffa7 	bl	800ddb4 <sbrk_aligned>
 800de66:	3001      	adds	r0, #1
 800de68:	d037      	beq.n	800deda <_malloc_r+0xe6>
 800de6a:	6823      	ldr	r3, [r4, #0]
 800de6c:	442b      	add	r3, r5
 800de6e:	6023      	str	r3, [r4, #0]
 800de70:	f8d8 3000 	ldr.w	r3, [r8]
 800de74:	2b00      	cmp	r3, #0
 800de76:	d038      	beq.n	800deea <_malloc_r+0xf6>
 800de78:	685a      	ldr	r2, [r3, #4]
 800de7a:	42a2      	cmp	r2, r4
 800de7c:	d12b      	bne.n	800ded6 <_malloc_r+0xe2>
 800de7e:	2200      	movs	r2, #0
 800de80:	605a      	str	r2, [r3, #4]
 800de82:	e00f      	b.n	800dea4 <_malloc_r+0xb0>
 800de84:	6822      	ldr	r2, [r4, #0]
 800de86:	1b52      	subs	r2, r2, r5
 800de88:	d41f      	bmi.n	800deca <_malloc_r+0xd6>
 800de8a:	2a0b      	cmp	r2, #11
 800de8c:	d917      	bls.n	800debe <_malloc_r+0xca>
 800de8e:	1961      	adds	r1, r4, r5
 800de90:	42a3      	cmp	r3, r4
 800de92:	6025      	str	r5, [r4, #0]
 800de94:	bf18      	it	ne
 800de96:	6059      	strne	r1, [r3, #4]
 800de98:	6863      	ldr	r3, [r4, #4]
 800de9a:	bf08      	it	eq
 800de9c:	f8c8 1000 	streq.w	r1, [r8]
 800dea0:	5162      	str	r2, [r4, r5]
 800dea2:	604b      	str	r3, [r1, #4]
 800dea4:	4638      	mov	r0, r7
 800dea6:	f104 060b 	add.w	r6, r4, #11
 800deaa:	f000 f83b 	bl	800df24 <__malloc_unlock>
 800deae:	f026 0607 	bic.w	r6, r6, #7
 800deb2:	1d23      	adds	r3, r4, #4
 800deb4:	1af2      	subs	r2, r6, r3
 800deb6:	d0ae      	beq.n	800de16 <_malloc_r+0x22>
 800deb8:	1b9b      	subs	r3, r3, r6
 800deba:	50a3      	str	r3, [r4, r2]
 800debc:	e7ab      	b.n	800de16 <_malloc_r+0x22>
 800debe:	42a3      	cmp	r3, r4
 800dec0:	6862      	ldr	r2, [r4, #4]
 800dec2:	d1dd      	bne.n	800de80 <_malloc_r+0x8c>
 800dec4:	f8c8 2000 	str.w	r2, [r8]
 800dec8:	e7ec      	b.n	800dea4 <_malloc_r+0xb0>
 800deca:	4623      	mov	r3, r4
 800decc:	6864      	ldr	r4, [r4, #4]
 800dece:	e7ac      	b.n	800de2a <_malloc_r+0x36>
 800ded0:	4634      	mov	r4, r6
 800ded2:	6876      	ldr	r6, [r6, #4]
 800ded4:	e7b4      	b.n	800de40 <_malloc_r+0x4c>
 800ded6:	4613      	mov	r3, r2
 800ded8:	e7cc      	b.n	800de74 <_malloc_r+0x80>
 800deda:	230c      	movs	r3, #12
 800dedc:	603b      	str	r3, [r7, #0]
 800dede:	4638      	mov	r0, r7
 800dee0:	f000 f820 	bl	800df24 <__malloc_unlock>
 800dee4:	e797      	b.n	800de16 <_malloc_r+0x22>
 800dee6:	6025      	str	r5, [r4, #0]
 800dee8:	e7dc      	b.n	800dea4 <_malloc_r+0xb0>
 800deea:	605b      	str	r3, [r3, #4]
 800deec:	deff      	udf	#255	; 0xff
 800deee:	bf00      	nop
 800def0:	2000107c 	.word	0x2000107c

0800def4 <__ascii_mbtowc>:
 800def4:	b082      	sub	sp, #8
 800def6:	b901      	cbnz	r1, 800defa <__ascii_mbtowc+0x6>
 800def8:	a901      	add	r1, sp, #4
 800defa:	b142      	cbz	r2, 800df0e <__ascii_mbtowc+0x1a>
 800defc:	b14b      	cbz	r3, 800df12 <__ascii_mbtowc+0x1e>
 800defe:	7813      	ldrb	r3, [r2, #0]
 800df00:	600b      	str	r3, [r1, #0]
 800df02:	7812      	ldrb	r2, [r2, #0]
 800df04:	1e10      	subs	r0, r2, #0
 800df06:	bf18      	it	ne
 800df08:	2001      	movne	r0, #1
 800df0a:	b002      	add	sp, #8
 800df0c:	4770      	bx	lr
 800df0e:	4610      	mov	r0, r2
 800df10:	e7fb      	b.n	800df0a <__ascii_mbtowc+0x16>
 800df12:	f06f 0001 	mvn.w	r0, #1
 800df16:	e7f8      	b.n	800df0a <__ascii_mbtowc+0x16>

0800df18 <__malloc_lock>:
 800df18:	4801      	ldr	r0, [pc, #4]	; (800df20 <__malloc_lock+0x8>)
 800df1a:	f7fe bced 	b.w	800c8f8 <__retarget_lock_acquire_recursive>
 800df1e:	bf00      	nop
 800df20:	20001078 	.word	0x20001078

0800df24 <__malloc_unlock>:
 800df24:	4801      	ldr	r0, [pc, #4]	; (800df2c <__malloc_unlock+0x8>)
 800df26:	f7fe bce8 	b.w	800c8fa <__retarget_lock_release_recursive>
 800df2a:	bf00      	nop
 800df2c:	20001078 	.word	0x20001078

0800df30 <_Balloc>:
 800df30:	b570      	push	{r4, r5, r6, lr}
 800df32:	69c6      	ldr	r6, [r0, #28]
 800df34:	4604      	mov	r4, r0
 800df36:	460d      	mov	r5, r1
 800df38:	b976      	cbnz	r6, 800df58 <_Balloc+0x28>
 800df3a:	2010      	movs	r0, #16
 800df3c:	f7ff ff32 	bl	800dda4 <malloc>
 800df40:	4602      	mov	r2, r0
 800df42:	61e0      	str	r0, [r4, #28]
 800df44:	b920      	cbnz	r0, 800df50 <_Balloc+0x20>
 800df46:	4b18      	ldr	r3, [pc, #96]	; (800dfa8 <_Balloc+0x78>)
 800df48:	4818      	ldr	r0, [pc, #96]	; (800dfac <_Balloc+0x7c>)
 800df4a:	216b      	movs	r1, #107	; 0x6b
 800df4c:	f7fe fcec 	bl	800c928 <__assert_func>
 800df50:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800df54:	6006      	str	r6, [r0, #0]
 800df56:	60c6      	str	r6, [r0, #12]
 800df58:	69e6      	ldr	r6, [r4, #28]
 800df5a:	68f3      	ldr	r3, [r6, #12]
 800df5c:	b183      	cbz	r3, 800df80 <_Balloc+0x50>
 800df5e:	69e3      	ldr	r3, [r4, #28]
 800df60:	68db      	ldr	r3, [r3, #12]
 800df62:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800df66:	b9b8      	cbnz	r0, 800df98 <_Balloc+0x68>
 800df68:	2101      	movs	r1, #1
 800df6a:	fa01 f605 	lsl.w	r6, r1, r5
 800df6e:	1d72      	adds	r2, r6, #5
 800df70:	0092      	lsls	r2, r2, #2
 800df72:	4620      	mov	r0, r4
 800df74:	f000 fedf 	bl	800ed36 <_calloc_r>
 800df78:	b160      	cbz	r0, 800df94 <_Balloc+0x64>
 800df7a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800df7e:	e00e      	b.n	800df9e <_Balloc+0x6e>
 800df80:	2221      	movs	r2, #33	; 0x21
 800df82:	2104      	movs	r1, #4
 800df84:	4620      	mov	r0, r4
 800df86:	f000 fed6 	bl	800ed36 <_calloc_r>
 800df8a:	69e3      	ldr	r3, [r4, #28]
 800df8c:	60f0      	str	r0, [r6, #12]
 800df8e:	68db      	ldr	r3, [r3, #12]
 800df90:	2b00      	cmp	r3, #0
 800df92:	d1e4      	bne.n	800df5e <_Balloc+0x2e>
 800df94:	2000      	movs	r0, #0
 800df96:	bd70      	pop	{r4, r5, r6, pc}
 800df98:	6802      	ldr	r2, [r0, #0]
 800df9a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800df9e:	2300      	movs	r3, #0
 800dfa0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800dfa4:	e7f7      	b.n	800df96 <_Balloc+0x66>
 800dfa6:	bf00      	nop
 800dfa8:	08012299 	.word	0x08012299
 800dfac:	08012424 	.word	0x08012424

0800dfb0 <_Bfree>:
 800dfb0:	b570      	push	{r4, r5, r6, lr}
 800dfb2:	69c6      	ldr	r6, [r0, #28]
 800dfb4:	4605      	mov	r5, r0
 800dfb6:	460c      	mov	r4, r1
 800dfb8:	b976      	cbnz	r6, 800dfd8 <_Bfree+0x28>
 800dfba:	2010      	movs	r0, #16
 800dfbc:	f7ff fef2 	bl	800dda4 <malloc>
 800dfc0:	4602      	mov	r2, r0
 800dfc2:	61e8      	str	r0, [r5, #28]
 800dfc4:	b920      	cbnz	r0, 800dfd0 <_Bfree+0x20>
 800dfc6:	4b09      	ldr	r3, [pc, #36]	; (800dfec <_Bfree+0x3c>)
 800dfc8:	4809      	ldr	r0, [pc, #36]	; (800dff0 <_Bfree+0x40>)
 800dfca:	218f      	movs	r1, #143	; 0x8f
 800dfcc:	f7fe fcac 	bl	800c928 <__assert_func>
 800dfd0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800dfd4:	6006      	str	r6, [r0, #0]
 800dfd6:	60c6      	str	r6, [r0, #12]
 800dfd8:	b13c      	cbz	r4, 800dfea <_Bfree+0x3a>
 800dfda:	69eb      	ldr	r3, [r5, #28]
 800dfdc:	6862      	ldr	r2, [r4, #4]
 800dfde:	68db      	ldr	r3, [r3, #12]
 800dfe0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800dfe4:	6021      	str	r1, [r4, #0]
 800dfe6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800dfea:	bd70      	pop	{r4, r5, r6, pc}
 800dfec:	08012299 	.word	0x08012299
 800dff0:	08012424 	.word	0x08012424

0800dff4 <__multadd>:
 800dff4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dff8:	690d      	ldr	r5, [r1, #16]
 800dffa:	4607      	mov	r7, r0
 800dffc:	460c      	mov	r4, r1
 800dffe:	461e      	mov	r6, r3
 800e000:	f101 0c14 	add.w	ip, r1, #20
 800e004:	2000      	movs	r0, #0
 800e006:	f8dc 3000 	ldr.w	r3, [ip]
 800e00a:	b299      	uxth	r1, r3
 800e00c:	fb02 6101 	mla	r1, r2, r1, r6
 800e010:	0c1e      	lsrs	r6, r3, #16
 800e012:	0c0b      	lsrs	r3, r1, #16
 800e014:	fb02 3306 	mla	r3, r2, r6, r3
 800e018:	b289      	uxth	r1, r1
 800e01a:	3001      	adds	r0, #1
 800e01c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e020:	4285      	cmp	r5, r0
 800e022:	f84c 1b04 	str.w	r1, [ip], #4
 800e026:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e02a:	dcec      	bgt.n	800e006 <__multadd+0x12>
 800e02c:	b30e      	cbz	r6, 800e072 <__multadd+0x7e>
 800e02e:	68a3      	ldr	r3, [r4, #8]
 800e030:	42ab      	cmp	r3, r5
 800e032:	dc19      	bgt.n	800e068 <__multadd+0x74>
 800e034:	6861      	ldr	r1, [r4, #4]
 800e036:	4638      	mov	r0, r7
 800e038:	3101      	adds	r1, #1
 800e03a:	f7ff ff79 	bl	800df30 <_Balloc>
 800e03e:	4680      	mov	r8, r0
 800e040:	b928      	cbnz	r0, 800e04e <__multadd+0x5a>
 800e042:	4602      	mov	r2, r0
 800e044:	4b0c      	ldr	r3, [pc, #48]	; (800e078 <__multadd+0x84>)
 800e046:	480d      	ldr	r0, [pc, #52]	; (800e07c <__multadd+0x88>)
 800e048:	21ba      	movs	r1, #186	; 0xba
 800e04a:	f7fe fc6d 	bl	800c928 <__assert_func>
 800e04e:	6922      	ldr	r2, [r4, #16]
 800e050:	3202      	adds	r2, #2
 800e052:	f104 010c 	add.w	r1, r4, #12
 800e056:	0092      	lsls	r2, r2, #2
 800e058:	300c      	adds	r0, #12
 800e05a:	f7fe fc4f 	bl	800c8fc <memcpy>
 800e05e:	4621      	mov	r1, r4
 800e060:	4638      	mov	r0, r7
 800e062:	f7ff ffa5 	bl	800dfb0 <_Bfree>
 800e066:	4644      	mov	r4, r8
 800e068:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e06c:	3501      	adds	r5, #1
 800e06e:	615e      	str	r6, [r3, #20]
 800e070:	6125      	str	r5, [r4, #16]
 800e072:	4620      	mov	r0, r4
 800e074:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e078:	080123b3 	.word	0x080123b3
 800e07c:	08012424 	.word	0x08012424

0800e080 <__s2b>:
 800e080:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e084:	460c      	mov	r4, r1
 800e086:	4615      	mov	r5, r2
 800e088:	461f      	mov	r7, r3
 800e08a:	2209      	movs	r2, #9
 800e08c:	3308      	adds	r3, #8
 800e08e:	4606      	mov	r6, r0
 800e090:	fb93 f3f2 	sdiv	r3, r3, r2
 800e094:	2100      	movs	r1, #0
 800e096:	2201      	movs	r2, #1
 800e098:	429a      	cmp	r2, r3
 800e09a:	db09      	blt.n	800e0b0 <__s2b+0x30>
 800e09c:	4630      	mov	r0, r6
 800e09e:	f7ff ff47 	bl	800df30 <_Balloc>
 800e0a2:	b940      	cbnz	r0, 800e0b6 <__s2b+0x36>
 800e0a4:	4602      	mov	r2, r0
 800e0a6:	4b19      	ldr	r3, [pc, #100]	; (800e10c <__s2b+0x8c>)
 800e0a8:	4819      	ldr	r0, [pc, #100]	; (800e110 <__s2b+0x90>)
 800e0aa:	21d3      	movs	r1, #211	; 0xd3
 800e0ac:	f7fe fc3c 	bl	800c928 <__assert_func>
 800e0b0:	0052      	lsls	r2, r2, #1
 800e0b2:	3101      	adds	r1, #1
 800e0b4:	e7f0      	b.n	800e098 <__s2b+0x18>
 800e0b6:	9b08      	ldr	r3, [sp, #32]
 800e0b8:	6143      	str	r3, [r0, #20]
 800e0ba:	2d09      	cmp	r5, #9
 800e0bc:	f04f 0301 	mov.w	r3, #1
 800e0c0:	6103      	str	r3, [r0, #16]
 800e0c2:	dd16      	ble.n	800e0f2 <__s2b+0x72>
 800e0c4:	f104 0909 	add.w	r9, r4, #9
 800e0c8:	46c8      	mov	r8, r9
 800e0ca:	442c      	add	r4, r5
 800e0cc:	f818 3b01 	ldrb.w	r3, [r8], #1
 800e0d0:	4601      	mov	r1, r0
 800e0d2:	3b30      	subs	r3, #48	; 0x30
 800e0d4:	220a      	movs	r2, #10
 800e0d6:	4630      	mov	r0, r6
 800e0d8:	f7ff ff8c 	bl	800dff4 <__multadd>
 800e0dc:	45a0      	cmp	r8, r4
 800e0de:	d1f5      	bne.n	800e0cc <__s2b+0x4c>
 800e0e0:	f1a5 0408 	sub.w	r4, r5, #8
 800e0e4:	444c      	add	r4, r9
 800e0e6:	1b2d      	subs	r5, r5, r4
 800e0e8:	1963      	adds	r3, r4, r5
 800e0ea:	42bb      	cmp	r3, r7
 800e0ec:	db04      	blt.n	800e0f8 <__s2b+0x78>
 800e0ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e0f2:	340a      	adds	r4, #10
 800e0f4:	2509      	movs	r5, #9
 800e0f6:	e7f6      	b.n	800e0e6 <__s2b+0x66>
 800e0f8:	f814 3b01 	ldrb.w	r3, [r4], #1
 800e0fc:	4601      	mov	r1, r0
 800e0fe:	3b30      	subs	r3, #48	; 0x30
 800e100:	220a      	movs	r2, #10
 800e102:	4630      	mov	r0, r6
 800e104:	f7ff ff76 	bl	800dff4 <__multadd>
 800e108:	e7ee      	b.n	800e0e8 <__s2b+0x68>
 800e10a:	bf00      	nop
 800e10c:	080123b3 	.word	0x080123b3
 800e110:	08012424 	.word	0x08012424

0800e114 <__hi0bits>:
 800e114:	0c03      	lsrs	r3, r0, #16
 800e116:	041b      	lsls	r3, r3, #16
 800e118:	b9d3      	cbnz	r3, 800e150 <__hi0bits+0x3c>
 800e11a:	0400      	lsls	r0, r0, #16
 800e11c:	2310      	movs	r3, #16
 800e11e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800e122:	bf04      	itt	eq
 800e124:	0200      	lsleq	r0, r0, #8
 800e126:	3308      	addeq	r3, #8
 800e128:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800e12c:	bf04      	itt	eq
 800e12e:	0100      	lsleq	r0, r0, #4
 800e130:	3304      	addeq	r3, #4
 800e132:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800e136:	bf04      	itt	eq
 800e138:	0080      	lsleq	r0, r0, #2
 800e13a:	3302      	addeq	r3, #2
 800e13c:	2800      	cmp	r0, #0
 800e13e:	db05      	blt.n	800e14c <__hi0bits+0x38>
 800e140:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800e144:	f103 0301 	add.w	r3, r3, #1
 800e148:	bf08      	it	eq
 800e14a:	2320      	moveq	r3, #32
 800e14c:	4618      	mov	r0, r3
 800e14e:	4770      	bx	lr
 800e150:	2300      	movs	r3, #0
 800e152:	e7e4      	b.n	800e11e <__hi0bits+0xa>

0800e154 <__lo0bits>:
 800e154:	6803      	ldr	r3, [r0, #0]
 800e156:	f013 0207 	ands.w	r2, r3, #7
 800e15a:	d00c      	beq.n	800e176 <__lo0bits+0x22>
 800e15c:	07d9      	lsls	r1, r3, #31
 800e15e:	d422      	bmi.n	800e1a6 <__lo0bits+0x52>
 800e160:	079a      	lsls	r2, r3, #30
 800e162:	bf49      	itett	mi
 800e164:	085b      	lsrmi	r3, r3, #1
 800e166:	089b      	lsrpl	r3, r3, #2
 800e168:	6003      	strmi	r3, [r0, #0]
 800e16a:	2201      	movmi	r2, #1
 800e16c:	bf5c      	itt	pl
 800e16e:	6003      	strpl	r3, [r0, #0]
 800e170:	2202      	movpl	r2, #2
 800e172:	4610      	mov	r0, r2
 800e174:	4770      	bx	lr
 800e176:	b299      	uxth	r1, r3
 800e178:	b909      	cbnz	r1, 800e17e <__lo0bits+0x2a>
 800e17a:	0c1b      	lsrs	r3, r3, #16
 800e17c:	2210      	movs	r2, #16
 800e17e:	b2d9      	uxtb	r1, r3
 800e180:	b909      	cbnz	r1, 800e186 <__lo0bits+0x32>
 800e182:	3208      	adds	r2, #8
 800e184:	0a1b      	lsrs	r3, r3, #8
 800e186:	0719      	lsls	r1, r3, #28
 800e188:	bf04      	itt	eq
 800e18a:	091b      	lsreq	r3, r3, #4
 800e18c:	3204      	addeq	r2, #4
 800e18e:	0799      	lsls	r1, r3, #30
 800e190:	bf04      	itt	eq
 800e192:	089b      	lsreq	r3, r3, #2
 800e194:	3202      	addeq	r2, #2
 800e196:	07d9      	lsls	r1, r3, #31
 800e198:	d403      	bmi.n	800e1a2 <__lo0bits+0x4e>
 800e19a:	085b      	lsrs	r3, r3, #1
 800e19c:	f102 0201 	add.w	r2, r2, #1
 800e1a0:	d003      	beq.n	800e1aa <__lo0bits+0x56>
 800e1a2:	6003      	str	r3, [r0, #0]
 800e1a4:	e7e5      	b.n	800e172 <__lo0bits+0x1e>
 800e1a6:	2200      	movs	r2, #0
 800e1a8:	e7e3      	b.n	800e172 <__lo0bits+0x1e>
 800e1aa:	2220      	movs	r2, #32
 800e1ac:	e7e1      	b.n	800e172 <__lo0bits+0x1e>
	...

0800e1b0 <__i2b>:
 800e1b0:	b510      	push	{r4, lr}
 800e1b2:	460c      	mov	r4, r1
 800e1b4:	2101      	movs	r1, #1
 800e1b6:	f7ff febb 	bl	800df30 <_Balloc>
 800e1ba:	4602      	mov	r2, r0
 800e1bc:	b928      	cbnz	r0, 800e1ca <__i2b+0x1a>
 800e1be:	4b05      	ldr	r3, [pc, #20]	; (800e1d4 <__i2b+0x24>)
 800e1c0:	4805      	ldr	r0, [pc, #20]	; (800e1d8 <__i2b+0x28>)
 800e1c2:	f240 1145 	movw	r1, #325	; 0x145
 800e1c6:	f7fe fbaf 	bl	800c928 <__assert_func>
 800e1ca:	2301      	movs	r3, #1
 800e1cc:	6144      	str	r4, [r0, #20]
 800e1ce:	6103      	str	r3, [r0, #16]
 800e1d0:	bd10      	pop	{r4, pc}
 800e1d2:	bf00      	nop
 800e1d4:	080123b3 	.word	0x080123b3
 800e1d8:	08012424 	.word	0x08012424

0800e1dc <__multiply>:
 800e1dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1e0:	4691      	mov	r9, r2
 800e1e2:	690a      	ldr	r2, [r1, #16]
 800e1e4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e1e8:	429a      	cmp	r2, r3
 800e1ea:	bfb8      	it	lt
 800e1ec:	460b      	movlt	r3, r1
 800e1ee:	460c      	mov	r4, r1
 800e1f0:	bfbc      	itt	lt
 800e1f2:	464c      	movlt	r4, r9
 800e1f4:	4699      	movlt	r9, r3
 800e1f6:	6927      	ldr	r7, [r4, #16]
 800e1f8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e1fc:	68a3      	ldr	r3, [r4, #8]
 800e1fe:	6861      	ldr	r1, [r4, #4]
 800e200:	eb07 060a 	add.w	r6, r7, sl
 800e204:	42b3      	cmp	r3, r6
 800e206:	b085      	sub	sp, #20
 800e208:	bfb8      	it	lt
 800e20a:	3101      	addlt	r1, #1
 800e20c:	f7ff fe90 	bl	800df30 <_Balloc>
 800e210:	b930      	cbnz	r0, 800e220 <__multiply+0x44>
 800e212:	4602      	mov	r2, r0
 800e214:	4b44      	ldr	r3, [pc, #272]	; (800e328 <__multiply+0x14c>)
 800e216:	4845      	ldr	r0, [pc, #276]	; (800e32c <__multiply+0x150>)
 800e218:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800e21c:	f7fe fb84 	bl	800c928 <__assert_func>
 800e220:	f100 0514 	add.w	r5, r0, #20
 800e224:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800e228:	462b      	mov	r3, r5
 800e22a:	2200      	movs	r2, #0
 800e22c:	4543      	cmp	r3, r8
 800e22e:	d321      	bcc.n	800e274 <__multiply+0x98>
 800e230:	f104 0314 	add.w	r3, r4, #20
 800e234:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800e238:	f109 0314 	add.w	r3, r9, #20
 800e23c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800e240:	9202      	str	r2, [sp, #8]
 800e242:	1b3a      	subs	r2, r7, r4
 800e244:	3a15      	subs	r2, #21
 800e246:	f022 0203 	bic.w	r2, r2, #3
 800e24a:	3204      	adds	r2, #4
 800e24c:	f104 0115 	add.w	r1, r4, #21
 800e250:	428f      	cmp	r7, r1
 800e252:	bf38      	it	cc
 800e254:	2204      	movcc	r2, #4
 800e256:	9201      	str	r2, [sp, #4]
 800e258:	9a02      	ldr	r2, [sp, #8]
 800e25a:	9303      	str	r3, [sp, #12]
 800e25c:	429a      	cmp	r2, r3
 800e25e:	d80c      	bhi.n	800e27a <__multiply+0x9e>
 800e260:	2e00      	cmp	r6, #0
 800e262:	dd03      	ble.n	800e26c <__multiply+0x90>
 800e264:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e268:	2b00      	cmp	r3, #0
 800e26a:	d05b      	beq.n	800e324 <__multiply+0x148>
 800e26c:	6106      	str	r6, [r0, #16]
 800e26e:	b005      	add	sp, #20
 800e270:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e274:	f843 2b04 	str.w	r2, [r3], #4
 800e278:	e7d8      	b.n	800e22c <__multiply+0x50>
 800e27a:	f8b3 a000 	ldrh.w	sl, [r3]
 800e27e:	f1ba 0f00 	cmp.w	sl, #0
 800e282:	d024      	beq.n	800e2ce <__multiply+0xf2>
 800e284:	f104 0e14 	add.w	lr, r4, #20
 800e288:	46a9      	mov	r9, r5
 800e28a:	f04f 0c00 	mov.w	ip, #0
 800e28e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800e292:	f8d9 1000 	ldr.w	r1, [r9]
 800e296:	fa1f fb82 	uxth.w	fp, r2
 800e29a:	b289      	uxth	r1, r1
 800e29c:	fb0a 110b 	mla	r1, sl, fp, r1
 800e2a0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800e2a4:	f8d9 2000 	ldr.w	r2, [r9]
 800e2a8:	4461      	add	r1, ip
 800e2aa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e2ae:	fb0a c20b 	mla	r2, sl, fp, ip
 800e2b2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800e2b6:	b289      	uxth	r1, r1
 800e2b8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800e2bc:	4577      	cmp	r7, lr
 800e2be:	f849 1b04 	str.w	r1, [r9], #4
 800e2c2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e2c6:	d8e2      	bhi.n	800e28e <__multiply+0xb2>
 800e2c8:	9a01      	ldr	r2, [sp, #4]
 800e2ca:	f845 c002 	str.w	ip, [r5, r2]
 800e2ce:	9a03      	ldr	r2, [sp, #12]
 800e2d0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800e2d4:	3304      	adds	r3, #4
 800e2d6:	f1b9 0f00 	cmp.w	r9, #0
 800e2da:	d021      	beq.n	800e320 <__multiply+0x144>
 800e2dc:	6829      	ldr	r1, [r5, #0]
 800e2de:	f104 0c14 	add.w	ip, r4, #20
 800e2e2:	46ae      	mov	lr, r5
 800e2e4:	f04f 0a00 	mov.w	sl, #0
 800e2e8:	f8bc b000 	ldrh.w	fp, [ip]
 800e2ec:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800e2f0:	fb09 220b 	mla	r2, r9, fp, r2
 800e2f4:	4452      	add	r2, sl
 800e2f6:	b289      	uxth	r1, r1
 800e2f8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800e2fc:	f84e 1b04 	str.w	r1, [lr], #4
 800e300:	f85c 1b04 	ldr.w	r1, [ip], #4
 800e304:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800e308:	f8be 1000 	ldrh.w	r1, [lr]
 800e30c:	fb09 110a 	mla	r1, r9, sl, r1
 800e310:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800e314:	4567      	cmp	r7, ip
 800e316:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800e31a:	d8e5      	bhi.n	800e2e8 <__multiply+0x10c>
 800e31c:	9a01      	ldr	r2, [sp, #4]
 800e31e:	50a9      	str	r1, [r5, r2]
 800e320:	3504      	adds	r5, #4
 800e322:	e799      	b.n	800e258 <__multiply+0x7c>
 800e324:	3e01      	subs	r6, #1
 800e326:	e79b      	b.n	800e260 <__multiply+0x84>
 800e328:	080123b3 	.word	0x080123b3
 800e32c:	08012424 	.word	0x08012424

0800e330 <__pow5mult>:
 800e330:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e334:	4615      	mov	r5, r2
 800e336:	f012 0203 	ands.w	r2, r2, #3
 800e33a:	4606      	mov	r6, r0
 800e33c:	460f      	mov	r7, r1
 800e33e:	d007      	beq.n	800e350 <__pow5mult+0x20>
 800e340:	4c25      	ldr	r4, [pc, #148]	; (800e3d8 <__pow5mult+0xa8>)
 800e342:	3a01      	subs	r2, #1
 800e344:	2300      	movs	r3, #0
 800e346:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e34a:	f7ff fe53 	bl	800dff4 <__multadd>
 800e34e:	4607      	mov	r7, r0
 800e350:	10ad      	asrs	r5, r5, #2
 800e352:	d03d      	beq.n	800e3d0 <__pow5mult+0xa0>
 800e354:	69f4      	ldr	r4, [r6, #28]
 800e356:	b97c      	cbnz	r4, 800e378 <__pow5mult+0x48>
 800e358:	2010      	movs	r0, #16
 800e35a:	f7ff fd23 	bl	800dda4 <malloc>
 800e35e:	4602      	mov	r2, r0
 800e360:	61f0      	str	r0, [r6, #28]
 800e362:	b928      	cbnz	r0, 800e370 <__pow5mult+0x40>
 800e364:	4b1d      	ldr	r3, [pc, #116]	; (800e3dc <__pow5mult+0xac>)
 800e366:	481e      	ldr	r0, [pc, #120]	; (800e3e0 <__pow5mult+0xb0>)
 800e368:	f240 11b3 	movw	r1, #435	; 0x1b3
 800e36c:	f7fe fadc 	bl	800c928 <__assert_func>
 800e370:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e374:	6004      	str	r4, [r0, #0]
 800e376:	60c4      	str	r4, [r0, #12]
 800e378:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800e37c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e380:	b94c      	cbnz	r4, 800e396 <__pow5mult+0x66>
 800e382:	f240 2171 	movw	r1, #625	; 0x271
 800e386:	4630      	mov	r0, r6
 800e388:	f7ff ff12 	bl	800e1b0 <__i2b>
 800e38c:	2300      	movs	r3, #0
 800e38e:	f8c8 0008 	str.w	r0, [r8, #8]
 800e392:	4604      	mov	r4, r0
 800e394:	6003      	str	r3, [r0, #0]
 800e396:	f04f 0900 	mov.w	r9, #0
 800e39a:	07eb      	lsls	r3, r5, #31
 800e39c:	d50a      	bpl.n	800e3b4 <__pow5mult+0x84>
 800e39e:	4639      	mov	r1, r7
 800e3a0:	4622      	mov	r2, r4
 800e3a2:	4630      	mov	r0, r6
 800e3a4:	f7ff ff1a 	bl	800e1dc <__multiply>
 800e3a8:	4639      	mov	r1, r7
 800e3aa:	4680      	mov	r8, r0
 800e3ac:	4630      	mov	r0, r6
 800e3ae:	f7ff fdff 	bl	800dfb0 <_Bfree>
 800e3b2:	4647      	mov	r7, r8
 800e3b4:	106d      	asrs	r5, r5, #1
 800e3b6:	d00b      	beq.n	800e3d0 <__pow5mult+0xa0>
 800e3b8:	6820      	ldr	r0, [r4, #0]
 800e3ba:	b938      	cbnz	r0, 800e3cc <__pow5mult+0x9c>
 800e3bc:	4622      	mov	r2, r4
 800e3be:	4621      	mov	r1, r4
 800e3c0:	4630      	mov	r0, r6
 800e3c2:	f7ff ff0b 	bl	800e1dc <__multiply>
 800e3c6:	6020      	str	r0, [r4, #0]
 800e3c8:	f8c0 9000 	str.w	r9, [r0]
 800e3cc:	4604      	mov	r4, r0
 800e3ce:	e7e4      	b.n	800e39a <__pow5mult+0x6a>
 800e3d0:	4638      	mov	r0, r7
 800e3d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e3d6:	bf00      	nop
 800e3d8:	08012570 	.word	0x08012570
 800e3dc:	08012299 	.word	0x08012299
 800e3e0:	08012424 	.word	0x08012424

0800e3e4 <__lshift>:
 800e3e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e3e8:	460c      	mov	r4, r1
 800e3ea:	6849      	ldr	r1, [r1, #4]
 800e3ec:	6923      	ldr	r3, [r4, #16]
 800e3ee:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e3f2:	68a3      	ldr	r3, [r4, #8]
 800e3f4:	4607      	mov	r7, r0
 800e3f6:	4691      	mov	r9, r2
 800e3f8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e3fc:	f108 0601 	add.w	r6, r8, #1
 800e400:	42b3      	cmp	r3, r6
 800e402:	db0b      	blt.n	800e41c <__lshift+0x38>
 800e404:	4638      	mov	r0, r7
 800e406:	f7ff fd93 	bl	800df30 <_Balloc>
 800e40a:	4605      	mov	r5, r0
 800e40c:	b948      	cbnz	r0, 800e422 <__lshift+0x3e>
 800e40e:	4602      	mov	r2, r0
 800e410:	4b28      	ldr	r3, [pc, #160]	; (800e4b4 <__lshift+0xd0>)
 800e412:	4829      	ldr	r0, [pc, #164]	; (800e4b8 <__lshift+0xd4>)
 800e414:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800e418:	f7fe fa86 	bl	800c928 <__assert_func>
 800e41c:	3101      	adds	r1, #1
 800e41e:	005b      	lsls	r3, r3, #1
 800e420:	e7ee      	b.n	800e400 <__lshift+0x1c>
 800e422:	2300      	movs	r3, #0
 800e424:	f100 0114 	add.w	r1, r0, #20
 800e428:	f100 0210 	add.w	r2, r0, #16
 800e42c:	4618      	mov	r0, r3
 800e42e:	4553      	cmp	r3, sl
 800e430:	db33      	blt.n	800e49a <__lshift+0xb6>
 800e432:	6920      	ldr	r0, [r4, #16]
 800e434:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e438:	f104 0314 	add.w	r3, r4, #20
 800e43c:	f019 091f 	ands.w	r9, r9, #31
 800e440:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e444:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e448:	d02b      	beq.n	800e4a2 <__lshift+0xbe>
 800e44a:	f1c9 0e20 	rsb	lr, r9, #32
 800e44e:	468a      	mov	sl, r1
 800e450:	2200      	movs	r2, #0
 800e452:	6818      	ldr	r0, [r3, #0]
 800e454:	fa00 f009 	lsl.w	r0, r0, r9
 800e458:	4310      	orrs	r0, r2
 800e45a:	f84a 0b04 	str.w	r0, [sl], #4
 800e45e:	f853 2b04 	ldr.w	r2, [r3], #4
 800e462:	459c      	cmp	ip, r3
 800e464:	fa22 f20e 	lsr.w	r2, r2, lr
 800e468:	d8f3      	bhi.n	800e452 <__lshift+0x6e>
 800e46a:	ebac 0304 	sub.w	r3, ip, r4
 800e46e:	3b15      	subs	r3, #21
 800e470:	f023 0303 	bic.w	r3, r3, #3
 800e474:	3304      	adds	r3, #4
 800e476:	f104 0015 	add.w	r0, r4, #21
 800e47a:	4584      	cmp	ip, r0
 800e47c:	bf38      	it	cc
 800e47e:	2304      	movcc	r3, #4
 800e480:	50ca      	str	r2, [r1, r3]
 800e482:	b10a      	cbz	r2, 800e488 <__lshift+0xa4>
 800e484:	f108 0602 	add.w	r6, r8, #2
 800e488:	3e01      	subs	r6, #1
 800e48a:	4638      	mov	r0, r7
 800e48c:	612e      	str	r6, [r5, #16]
 800e48e:	4621      	mov	r1, r4
 800e490:	f7ff fd8e 	bl	800dfb0 <_Bfree>
 800e494:	4628      	mov	r0, r5
 800e496:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e49a:	f842 0f04 	str.w	r0, [r2, #4]!
 800e49e:	3301      	adds	r3, #1
 800e4a0:	e7c5      	b.n	800e42e <__lshift+0x4a>
 800e4a2:	3904      	subs	r1, #4
 800e4a4:	f853 2b04 	ldr.w	r2, [r3], #4
 800e4a8:	f841 2f04 	str.w	r2, [r1, #4]!
 800e4ac:	459c      	cmp	ip, r3
 800e4ae:	d8f9      	bhi.n	800e4a4 <__lshift+0xc0>
 800e4b0:	e7ea      	b.n	800e488 <__lshift+0xa4>
 800e4b2:	bf00      	nop
 800e4b4:	080123b3 	.word	0x080123b3
 800e4b8:	08012424 	.word	0x08012424

0800e4bc <__mcmp>:
 800e4bc:	b530      	push	{r4, r5, lr}
 800e4be:	6902      	ldr	r2, [r0, #16]
 800e4c0:	690c      	ldr	r4, [r1, #16]
 800e4c2:	1b12      	subs	r2, r2, r4
 800e4c4:	d10e      	bne.n	800e4e4 <__mcmp+0x28>
 800e4c6:	f100 0314 	add.w	r3, r0, #20
 800e4ca:	3114      	adds	r1, #20
 800e4cc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800e4d0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800e4d4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800e4d8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800e4dc:	42a5      	cmp	r5, r4
 800e4de:	d003      	beq.n	800e4e8 <__mcmp+0x2c>
 800e4e0:	d305      	bcc.n	800e4ee <__mcmp+0x32>
 800e4e2:	2201      	movs	r2, #1
 800e4e4:	4610      	mov	r0, r2
 800e4e6:	bd30      	pop	{r4, r5, pc}
 800e4e8:	4283      	cmp	r3, r0
 800e4ea:	d3f3      	bcc.n	800e4d4 <__mcmp+0x18>
 800e4ec:	e7fa      	b.n	800e4e4 <__mcmp+0x28>
 800e4ee:	f04f 32ff 	mov.w	r2, #4294967295
 800e4f2:	e7f7      	b.n	800e4e4 <__mcmp+0x28>

0800e4f4 <__mdiff>:
 800e4f4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e4f8:	460c      	mov	r4, r1
 800e4fa:	4606      	mov	r6, r0
 800e4fc:	4611      	mov	r1, r2
 800e4fe:	4620      	mov	r0, r4
 800e500:	4690      	mov	r8, r2
 800e502:	f7ff ffdb 	bl	800e4bc <__mcmp>
 800e506:	1e05      	subs	r5, r0, #0
 800e508:	d110      	bne.n	800e52c <__mdiff+0x38>
 800e50a:	4629      	mov	r1, r5
 800e50c:	4630      	mov	r0, r6
 800e50e:	f7ff fd0f 	bl	800df30 <_Balloc>
 800e512:	b930      	cbnz	r0, 800e522 <__mdiff+0x2e>
 800e514:	4b3a      	ldr	r3, [pc, #232]	; (800e600 <__mdiff+0x10c>)
 800e516:	4602      	mov	r2, r0
 800e518:	f240 2137 	movw	r1, #567	; 0x237
 800e51c:	4839      	ldr	r0, [pc, #228]	; (800e604 <__mdiff+0x110>)
 800e51e:	f7fe fa03 	bl	800c928 <__assert_func>
 800e522:	2301      	movs	r3, #1
 800e524:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e528:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e52c:	bfa4      	itt	ge
 800e52e:	4643      	movge	r3, r8
 800e530:	46a0      	movge	r8, r4
 800e532:	4630      	mov	r0, r6
 800e534:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800e538:	bfa6      	itte	ge
 800e53a:	461c      	movge	r4, r3
 800e53c:	2500      	movge	r5, #0
 800e53e:	2501      	movlt	r5, #1
 800e540:	f7ff fcf6 	bl	800df30 <_Balloc>
 800e544:	b920      	cbnz	r0, 800e550 <__mdiff+0x5c>
 800e546:	4b2e      	ldr	r3, [pc, #184]	; (800e600 <__mdiff+0x10c>)
 800e548:	4602      	mov	r2, r0
 800e54a:	f240 2145 	movw	r1, #581	; 0x245
 800e54e:	e7e5      	b.n	800e51c <__mdiff+0x28>
 800e550:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800e554:	6926      	ldr	r6, [r4, #16]
 800e556:	60c5      	str	r5, [r0, #12]
 800e558:	f104 0914 	add.w	r9, r4, #20
 800e55c:	f108 0514 	add.w	r5, r8, #20
 800e560:	f100 0e14 	add.w	lr, r0, #20
 800e564:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800e568:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800e56c:	f108 0210 	add.w	r2, r8, #16
 800e570:	46f2      	mov	sl, lr
 800e572:	2100      	movs	r1, #0
 800e574:	f859 3b04 	ldr.w	r3, [r9], #4
 800e578:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800e57c:	fa11 f88b 	uxtah	r8, r1, fp
 800e580:	b299      	uxth	r1, r3
 800e582:	0c1b      	lsrs	r3, r3, #16
 800e584:	eba8 0801 	sub.w	r8, r8, r1
 800e588:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800e58c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800e590:	fa1f f888 	uxth.w	r8, r8
 800e594:	1419      	asrs	r1, r3, #16
 800e596:	454e      	cmp	r6, r9
 800e598:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800e59c:	f84a 3b04 	str.w	r3, [sl], #4
 800e5a0:	d8e8      	bhi.n	800e574 <__mdiff+0x80>
 800e5a2:	1b33      	subs	r3, r6, r4
 800e5a4:	3b15      	subs	r3, #21
 800e5a6:	f023 0303 	bic.w	r3, r3, #3
 800e5aa:	3304      	adds	r3, #4
 800e5ac:	3415      	adds	r4, #21
 800e5ae:	42a6      	cmp	r6, r4
 800e5b0:	bf38      	it	cc
 800e5b2:	2304      	movcc	r3, #4
 800e5b4:	441d      	add	r5, r3
 800e5b6:	4473      	add	r3, lr
 800e5b8:	469e      	mov	lr, r3
 800e5ba:	462e      	mov	r6, r5
 800e5bc:	4566      	cmp	r6, ip
 800e5be:	d30e      	bcc.n	800e5de <__mdiff+0xea>
 800e5c0:	f10c 0203 	add.w	r2, ip, #3
 800e5c4:	1b52      	subs	r2, r2, r5
 800e5c6:	f022 0203 	bic.w	r2, r2, #3
 800e5ca:	3d03      	subs	r5, #3
 800e5cc:	45ac      	cmp	ip, r5
 800e5ce:	bf38      	it	cc
 800e5d0:	2200      	movcc	r2, #0
 800e5d2:	4413      	add	r3, r2
 800e5d4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800e5d8:	b17a      	cbz	r2, 800e5fa <__mdiff+0x106>
 800e5da:	6107      	str	r7, [r0, #16]
 800e5dc:	e7a4      	b.n	800e528 <__mdiff+0x34>
 800e5de:	f856 8b04 	ldr.w	r8, [r6], #4
 800e5e2:	fa11 f288 	uxtah	r2, r1, r8
 800e5e6:	1414      	asrs	r4, r2, #16
 800e5e8:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800e5ec:	b292      	uxth	r2, r2
 800e5ee:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800e5f2:	f84e 2b04 	str.w	r2, [lr], #4
 800e5f6:	1421      	asrs	r1, r4, #16
 800e5f8:	e7e0      	b.n	800e5bc <__mdiff+0xc8>
 800e5fa:	3f01      	subs	r7, #1
 800e5fc:	e7ea      	b.n	800e5d4 <__mdiff+0xe0>
 800e5fe:	bf00      	nop
 800e600:	080123b3 	.word	0x080123b3
 800e604:	08012424 	.word	0x08012424

0800e608 <__ulp>:
 800e608:	b082      	sub	sp, #8
 800e60a:	ed8d 0b00 	vstr	d0, [sp]
 800e60e:	9a01      	ldr	r2, [sp, #4]
 800e610:	4b0f      	ldr	r3, [pc, #60]	; (800e650 <__ulp+0x48>)
 800e612:	4013      	ands	r3, r2
 800e614:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800e618:	2b00      	cmp	r3, #0
 800e61a:	dc08      	bgt.n	800e62e <__ulp+0x26>
 800e61c:	425b      	negs	r3, r3
 800e61e:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800e622:	ea4f 5223 	mov.w	r2, r3, asr #20
 800e626:	da04      	bge.n	800e632 <__ulp+0x2a>
 800e628:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800e62c:	4113      	asrs	r3, r2
 800e62e:	2200      	movs	r2, #0
 800e630:	e008      	b.n	800e644 <__ulp+0x3c>
 800e632:	f1a2 0314 	sub.w	r3, r2, #20
 800e636:	2b1e      	cmp	r3, #30
 800e638:	bfda      	itte	le
 800e63a:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800e63e:	40da      	lsrle	r2, r3
 800e640:	2201      	movgt	r2, #1
 800e642:	2300      	movs	r3, #0
 800e644:	4619      	mov	r1, r3
 800e646:	4610      	mov	r0, r2
 800e648:	ec41 0b10 	vmov	d0, r0, r1
 800e64c:	b002      	add	sp, #8
 800e64e:	4770      	bx	lr
 800e650:	7ff00000 	.word	0x7ff00000

0800e654 <__b2d>:
 800e654:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e658:	6906      	ldr	r6, [r0, #16]
 800e65a:	f100 0814 	add.w	r8, r0, #20
 800e65e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800e662:	1f37      	subs	r7, r6, #4
 800e664:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800e668:	4610      	mov	r0, r2
 800e66a:	f7ff fd53 	bl	800e114 <__hi0bits>
 800e66e:	f1c0 0320 	rsb	r3, r0, #32
 800e672:	280a      	cmp	r0, #10
 800e674:	600b      	str	r3, [r1, #0]
 800e676:	491b      	ldr	r1, [pc, #108]	; (800e6e4 <__b2d+0x90>)
 800e678:	dc15      	bgt.n	800e6a6 <__b2d+0x52>
 800e67a:	f1c0 0c0b 	rsb	ip, r0, #11
 800e67e:	fa22 f30c 	lsr.w	r3, r2, ip
 800e682:	45b8      	cmp	r8, r7
 800e684:	ea43 0501 	orr.w	r5, r3, r1
 800e688:	bf34      	ite	cc
 800e68a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800e68e:	2300      	movcs	r3, #0
 800e690:	3015      	adds	r0, #21
 800e692:	fa02 f000 	lsl.w	r0, r2, r0
 800e696:	fa23 f30c 	lsr.w	r3, r3, ip
 800e69a:	4303      	orrs	r3, r0
 800e69c:	461c      	mov	r4, r3
 800e69e:	ec45 4b10 	vmov	d0, r4, r5
 800e6a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e6a6:	45b8      	cmp	r8, r7
 800e6a8:	bf3a      	itte	cc
 800e6aa:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800e6ae:	f1a6 0708 	subcc.w	r7, r6, #8
 800e6b2:	2300      	movcs	r3, #0
 800e6b4:	380b      	subs	r0, #11
 800e6b6:	d012      	beq.n	800e6de <__b2d+0x8a>
 800e6b8:	f1c0 0120 	rsb	r1, r0, #32
 800e6bc:	fa23 f401 	lsr.w	r4, r3, r1
 800e6c0:	4082      	lsls	r2, r0
 800e6c2:	4322      	orrs	r2, r4
 800e6c4:	4547      	cmp	r7, r8
 800e6c6:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800e6ca:	bf8c      	ite	hi
 800e6cc:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800e6d0:	2200      	movls	r2, #0
 800e6d2:	4083      	lsls	r3, r0
 800e6d4:	40ca      	lsrs	r2, r1
 800e6d6:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800e6da:	4313      	orrs	r3, r2
 800e6dc:	e7de      	b.n	800e69c <__b2d+0x48>
 800e6de:	ea42 0501 	orr.w	r5, r2, r1
 800e6e2:	e7db      	b.n	800e69c <__b2d+0x48>
 800e6e4:	3ff00000 	.word	0x3ff00000

0800e6e8 <__d2b>:
 800e6e8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e6ec:	460f      	mov	r7, r1
 800e6ee:	2101      	movs	r1, #1
 800e6f0:	ec59 8b10 	vmov	r8, r9, d0
 800e6f4:	4616      	mov	r6, r2
 800e6f6:	f7ff fc1b 	bl	800df30 <_Balloc>
 800e6fa:	4604      	mov	r4, r0
 800e6fc:	b930      	cbnz	r0, 800e70c <__d2b+0x24>
 800e6fe:	4602      	mov	r2, r0
 800e700:	4b24      	ldr	r3, [pc, #144]	; (800e794 <__d2b+0xac>)
 800e702:	4825      	ldr	r0, [pc, #148]	; (800e798 <__d2b+0xb0>)
 800e704:	f240 310f 	movw	r1, #783	; 0x30f
 800e708:	f7fe f90e 	bl	800c928 <__assert_func>
 800e70c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e710:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e714:	bb2d      	cbnz	r5, 800e762 <__d2b+0x7a>
 800e716:	9301      	str	r3, [sp, #4]
 800e718:	f1b8 0300 	subs.w	r3, r8, #0
 800e71c:	d026      	beq.n	800e76c <__d2b+0x84>
 800e71e:	4668      	mov	r0, sp
 800e720:	9300      	str	r3, [sp, #0]
 800e722:	f7ff fd17 	bl	800e154 <__lo0bits>
 800e726:	e9dd 1200 	ldrd	r1, r2, [sp]
 800e72a:	b1e8      	cbz	r0, 800e768 <__d2b+0x80>
 800e72c:	f1c0 0320 	rsb	r3, r0, #32
 800e730:	fa02 f303 	lsl.w	r3, r2, r3
 800e734:	430b      	orrs	r3, r1
 800e736:	40c2      	lsrs	r2, r0
 800e738:	6163      	str	r3, [r4, #20]
 800e73a:	9201      	str	r2, [sp, #4]
 800e73c:	9b01      	ldr	r3, [sp, #4]
 800e73e:	61a3      	str	r3, [r4, #24]
 800e740:	2b00      	cmp	r3, #0
 800e742:	bf14      	ite	ne
 800e744:	2202      	movne	r2, #2
 800e746:	2201      	moveq	r2, #1
 800e748:	6122      	str	r2, [r4, #16]
 800e74a:	b1bd      	cbz	r5, 800e77c <__d2b+0x94>
 800e74c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800e750:	4405      	add	r5, r0
 800e752:	603d      	str	r5, [r7, #0]
 800e754:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800e758:	6030      	str	r0, [r6, #0]
 800e75a:	4620      	mov	r0, r4
 800e75c:	b003      	add	sp, #12
 800e75e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e762:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e766:	e7d6      	b.n	800e716 <__d2b+0x2e>
 800e768:	6161      	str	r1, [r4, #20]
 800e76a:	e7e7      	b.n	800e73c <__d2b+0x54>
 800e76c:	a801      	add	r0, sp, #4
 800e76e:	f7ff fcf1 	bl	800e154 <__lo0bits>
 800e772:	9b01      	ldr	r3, [sp, #4]
 800e774:	6163      	str	r3, [r4, #20]
 800e776:	3020      	adds	r0, #32
 800e778:	2201      	movs	r2, #1
 800e77a:	e7e5      	b.n	800e748 <__d2b+0x60>
 800e77c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e780:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800e784:	6038      	str	r0, [r7, #0]
 800e786:	6918      	ldr	r0, [r3, #16]
 800e788:	f7ff fcc4 	bl	800e114 <__hi0bits>
 800e78c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e790:	e7e2      	b.n	800e758 <__d2b+0x70>
 800e792:	bf00      	nop
 800e794:	080123b3 	.word	0x080123b3
 800e798:	08012424 	.word	0x08012424

0800e79c <__ratio>:
 800e79c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e7a0:	4688      	mov	r8, r1
 800e7a2:	4669      	mov	r1, sp
 800e7a4:	4681      	mov	r9, r0
 800e7a6:	f7ff ff55 	bl	800e654 <__b2d>
 800e7aa:	a901      	add	r1, sp, #4
 800e7ac:	4640      	mov	r0, r8
 800e7ae:	ec55 4b10 	vmov	r4, r5, d0
 800e7b2:	f7ff ff4f 	bl	800e654 <__b2d>
 800e7b6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e7ba:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800e7be:	eba3 0c02 	sub.w	ip, r3, r2
 800e7c2:	e9dd 3200 	ldrd	r3, r2, [sp]
 800e7c6:	1a9b      	subs	r3, r3, r2
 800e7c8:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800e7cc:	ec51 0b10 	vmov	r0, r1, d0
 800e7d0:	2b00      	cmp	r3, #0
 800e7d2:	bfd6      	itet	le
 800e7d4:	460a      	movle	r2, r1
 800e7d6:	462a      	movgt	r2, r5
 800e7d8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800e7dc:	468b      	mov	fp, r1
 800e7de:	462f      	mov	r7, r5
 800e7e0:	bfd4      	ite	le
 800e7e2:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800e7e6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800e7ea:	4620      	mov	r0, r4
 800e7ec:	ee10 2a10 	vmov	r2, s0
 800e7f0:	465b      	mov	r3, fp
 800e7f2:	4639      	mov	r1, r7
 800e7f4:	f7f2 f83a 	bl	800086c <__aeabi_ddiv>
 800e7f8:	ec41 0b10 	vmov	d0, r0, r1
 800e7fc:	b003      	add	sp, #12
 800e7fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e802 <__copybits>:
 800e802:	3901      	subs	r1, #1
 800e804:	b570      	push	{r4, r5, r6, lr}
 800e806:	1149      	asrs	r1, r1, #5
 800e808:	6914      	ldr	r4, [r2, #16]
 800e80a:	3101      	adds	r1, #1
 800e80c:	f102 0314 	add.w	r3, r2, #20
 800e810:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800e814:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800e818:	1f05      	subs	r5, r0, #4
 800e81a:	42a3      	cmp	r3, r4
 800e81c:	d30c      	bcc.n	800e838 <__copybits+0x36>
 800e81e:	1aa3      	subs	r3, r4, r2
 800e820:	3b11      	subs	r3, #17
 800e822:	f023 0303 	bic.w	r3, r3, #3
 800e826:	3211      	adds	r2, #17
 800e828:	42a2      	cmp	r2, r4
 800e82a:	bf88      	it	hi
 800e82c:	2300      	movhi	r3, #0
 800e82e:	4418      	add	r0, r3
 800e830:	2300      	movs	r3, #0
 800e832:	4288      	cmp	r0, r1
 800e834:	d305      	bcc.n	800e842 <__copybits+0x40>
 800e836:	bd70      	pop	{r4, r5, r6, pc}
 800e838:	f853 6b04 	ldr.w	r6, [r3], #4
 800e83c:	f845 6f04 	str.w	r6, [r5, #4]!
 800e840:	e7eb      	b.n	800e81a <__copybits+0x18>
 800e842:	f840 3b04 	str.w	r3, [r0], #4
 800e846:	e7f4      	b.n	800e832 <__copybits+0x30>

0800e848 <__any_on>:
 800e848:	f100 0214 	add.w	r2, r0, #20
 800e84c:	6900      	ldr	r0, [r0, #16]
 800e84e:	114b      	asrs	r3, r1, #5
 800e850:	4298      	cmp	r0, r3
 800e852:	b510      	push	{r4, lr}
 800e854:	db11      	blt.n	800e87a <__any_on+0x32>
 800e856:	dd0a      	ble.n	800e86e <__any_on+0x26>
 800e858:	f011 011f 	ands.w	r1, r1, #31
 800e85c:	d007      	beq.n	800e86e <__any_on+0x26>
 800e85e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800e862:	fa24 f001 	lsr.w	r0, r4, r1
 800e866:	fa00 f101 	lsl.w	r1, r0, r1
 800e86a:	428c      	cmp	r4, r1
 800e86c:	d10b      	bne.n	800e886 <__any_on+0x3e>
 800e86e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e872:	4293      	cmp	r3, r2
 800e874:	d803      	bhi.n	800e87e <__any_on+0x36>
 800e876:	2000      	movs	r0, #0
 800e878:	bd10      	pop	{r4, pc}
 800e87a:	4603      	mov	r3, r0
 800e87c:	e7f7      	b.n	800e86e <__any_on+0x26>
 800e87e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e882:	2900      	cmp	r1, #0
 800e884:	d0f5      	beq.n	800e872 <__any_on+0x2a>
 800e886:	2001      	movs	r0, #1
 800e888:	e7f6      	b.n	800e878 <__any_on+0x30>

0800e88a <__ascii_wctomb>:
 800e88a:	b149      	cbz	r1, 800e8a0 <__ascii_wctomb+0x16>
 800e88c:	2aff      	cmp	r2, #255	; 0xff
 800e88e:	bf85      	ittet	hi
 800e890:	238a      	movhi	r3, #138	; 0x8a
 800e892:	6003      	strhi	r3, [r0, #0]
 800e894:	700a      	strbls	r2, [r1, #0]
 800e896:	f04f 30ff 	movhi.w	r0, #4294967295
 800e89a:	bf98      	it	ls
 800e89c:	2001      	movls	r0, #1
 800e89e:	4770      	bx	lr
 800e8a0:	4608      	mov	r0, r1
 800e8a2:	4770      	bx	lr

0800e8a4 <__ssputs_r>:
 800e8a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e8a8:	688e      	ldr	r6, [r1, #8]
 800e8aa:	461f      	mov	r7, r3
 800e8ac:	42be      	cmp	r6, r7
 800e8ae:	680b      	ldr	r3, [r1, #0]
 800e8b0:	4682      	mov	sl, r0
 800e8b2:	460c      	mov	r4, r1
 800e8b4:	4690      	mov	r8, r2
 800e8b6:	d82c      	bhi.n	800e912 <__ssputs_r+0x6e>
 800e8b8:	898a      	ldrh	r2, [r1, #12]
 800e8ba:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800e8be:	d026      	beq.n	800e90e <__ssputs_r+0x6a>
 800e8c0:	6965      	ldr	r5, [r4, #20]
 800e8c2:	6909      	ldr	r1, [r1, #16]
 800e8c4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e8c8:	eba3 0901 	sub.w	r9, r3, r1
 800e8cc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e8d0:	1c7b      	adds	r3, r7, #1
 800e8d2:	444b      	add	r3, r9
 800e8d4:	106d      	asrs	r5, r5, #1
 800e8d6:	429d      	cmp	r5, r3
 800e8d8:	bf38      	it	cc
 800e8da:	461d      	movcc	r5, r3
 800e8dc:	0553      	lsls	r3, r2, #21
 800e8de:	d527      	bpl.n	800e930 <__ssputs_r+0x8c>
 800e8e0:	4629      	mov	r1, r5
 800e8e2:	f7ff fa87 	bl	800ddf4 <_malloc_r>
 800e8e6:	4606      	mov	r6, r0
 800e8e8:	b360      	cbz	r0, 800e944 <__ssputs_r+0xa0>
 800e8ea:	6921      	ldr	r1, [r4, #16]
 800e8ec:	464a      	mov	r2, r9
 800e8ee:	f7fe f805 	bl	800c8fc <memcpy>
 800e8f2:	89a3      	ldrh	r3, [r4, #12]
 800e8f4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800e8f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e8fc:	81a3      	strh	r3, [r4, #12]
 800e8fe:	6126      	str	r6, [r4, #16]
 800e900:	6165      	str	r5, [r4, #20]
 800e902:	444e      	add	r6, r9
 800e904:	eba5 0509 	sub.w	r5, r5, r9
 800e908:	6026      	str	r6, [r4, #0]
 800e90a:	60a5      	str	r5, [r4, #8]
 800e90c:	463e      	mov	r6, r7
 800e90e:	42be      	cmp	r6, r7
 800e910:	d900      	bls.n	800e914 <__ssputs_r+0x70>
 800e912:	463e      	mov	r6, r7
 800e914:	6820      	ldr	r0, [r4, #0]
 800e916:	4632      	mov	r2, r6
 800e918:	4641      	mov	r1, r8
 800e91a:	f000 f9db 	bl	800ecd4 <memmove>
 800e91e:	68a3      	ldr	r3, [r4, #8]
 800e920:	1b9b      	subs	r3, r3, r6
 800e922:	60a3      	str	r3, [r4, #8]
 800e924:	6823      	ldr	r3, [r4, #0]
 800e926:	4433      	add	r3, r6
 800e928:	6023      	str	r3, [r4, #0]
 800e92a:	2000      	movs	r0, #0
 800e92c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e930:	462a      	mov	r2, r5
 800e932:	f000 fa16 	bl	800ed62 <_realloc_r>
 800e936:	4606      	mov	r6, r0
 800e938:	2800      	cmp	r0, #0
 800e93a:	d1e0      	bne.n	800e8fe <__ssputs_r+0x5a>
 800e93c:	6921      	ldr	r1, [r4, #16]
 800e93e:	4650      	mov	r0, sl
 800e940:	f7fe fe8c 	bl	800d65c <_free_r>
 800e944:	230c      	movs	r3, #12
 800e946:	f8ca 3000 	str.w	r3, [sl]
 800e94a:	89a3      	ldrh	r3, [r4, #12]
 800e94c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e950:	81a3      	strh	r3, [r4, #12]
 800e952:	f04f 30ff 	mov.w	r0, #4294967295
 800e956:	e7e9      	b.n	800e92c <__ssputs_r+0x88>

0800e958 <_svfiprintf_r>:
 800e958:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e95c:	4698      	mov	r8, r3
 800e95e:	898b      	ldrh	r3, [r1, #12]
 800e960:	061b      	lsls	r3, r3, #24
 800e962:	b09d      	sub	sp, #116	; 0x74
 800e964:	4607      	mov	r7, r0
 800e966:	460d      	mov	r5, r1
 800e968:	4614      	mov	r4, r2
 800e96a:	d50e      	bpl.n	800e98a <_svfiprintf_r+0x32>
 800e96c:	690b      	ldr	r3, [r1, #16]
 800e96e:	b963      	cbnz	r3, 800e98a <_svfiprintf_r+0x32>
 800e970:	2140      	movs	r1, #64	; 0x40
 800e972:	f7ff fa3f 	bl	800ddf4 <_malloc_r>
 800e976:	6028      	str	r0, [r5, #0]
 800e978:	6128      	str	r0, [r5, #16]
 800e97a:	b920      	cbnz	r0, 800e986 <_svfiprintf_r+0x2e>
 800e97c:	230c      	movs	r3, #12
 800e97e:	603b      	str	r3, [r7, #0]
 800e980:	f04f 30ff 	mov.w	r0, #4294967295
 800e984:	e0d0      	b.n	800eb28 <_svfiprintf_r+0x1d0>
 800e986:	2340      	movs	r3, #64	; 0x40
 800e988:	616b      	str	r3, [r5, #20]
 800e98a:	2300      	movs	r3, #0
 800e98c:	9309      	str	r3, [sp, #36]	; 0x24
 800e98e:	2320      	movs	r3, #32
 800e990:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e994:	f8cd 800c 	str.w	r8, [sp, #12]
 800e998:	2330      	movs	r3, #48	; 0x30
 800e99a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800eb40 <_svfiprintf_r+0x1e8>
 800e99e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e9a2:	f04f 0901 	mov.w	r9, #1
 800e9a6:	4623      	mov	r3, r4
 800e9a8:	469a      	mov	sl, r3
 800e9aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e9ae:	b10a      	cbz	r2, 800e9b4 <_svfiprintf_r+0x5c>
 800e9b0:	2a25      	cmp	r2, #37	; 0x25
 800e9b2:	d1f9      	bne.n	800e9a8 <_svfiprintf_r+0x50>
 800e9b4:	ebba 0b04 	subs.w	fp, sl, r4
 800e9b8:	d00b      	beq.n	800e9d2 <_svfiprintf_r+0x7a>
 800e9ba:	465b      	mov	r3, fp
 800e9bc:	4622      	mov	r2, r4
 800e9be:	4629      	mov	r1, r5
 800e9c0:	4638      	mov	r0, r7
 800e9c2:	f7ff ff6f 	bl	800e8a4 <__ssputs_r>
 800e9c6:	3001      	adds	r0, #1
 800e9c8:	f000 80a9 	beq.w	800eb1e <_svfiprintf_r+0x1c6>
 800e9cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e9ce:	445a      	add	r2, fp
 800e9d0:	9209      	str	r2, [sp, #36]	; 0x24
 800e9d2:	f89a 3000 	ldrb.w	r3, [sl]
 800e9d6:	2b00      	cmp	r3, #0
 800e9d8:	f000 80a1 	beq.w	800eb1e <_svfiprintf_r+0x1c6>
 800e9dc:	2300      	movs	r3, #0
 800e9de:	f04f 32ff 	mov.w	r2, #4294967295
 800e9e2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e9e6:	f10a 0a01 	add.w	sl, sl, #1
 800e9ea:	9304      	str	r3, [sp, #16]
 800e9ec:	9307      	str	r3, [sp, #28]
 800e9ee:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e9f2:	931a      	str	r3, [sp, #104]	; 0x68
 800e9f4:	4654      	mov	r4, sl
 800e9f6:	2205      	movs	r2, #5
 800e9f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e9fc:	4850      	ldr	r0, [pc, #320]	; (800eb40 <_svfiprintf_r+0x1e8>)
 800e9fe:	f7f1 fbf7 	bl	80001f0 <memchr>
 800ea02:	9a04      	ldr	r2, [sp, #16]
 800ea04:	b9d8      	cbnz	r0, 800ea3e <_svfiprintf_r+0xe6>
 800ea06:	06d0      	lsls	r0, r2, #27
 800ea08:	bf44      	itt	mi
 800ea0a:	2320      	movmi	r3, #32
 800ea0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ea10:	0711      	lsls	r1, r2, #28
 800ea12:	bf44      	itt	mi
 800ea14:	232b      	movmi	r3, #43	; 0x2b
 800ea16:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ea1a:	f89a 3000 	ldrb.w	r3, [sl]
 800ea1e:	2b2a      	cmp	r3, #42	; 0x2a
 800ea20:	d015      	beq.n	800ea4e <_svfiprintf_r+0xf6>
 800ea22:	9a07      	ldr	r2, [sp, #28]
 800ea24:	4654      	mov	r4, sl
 800ea26:	2000      	movs	r0, #0
 800ea28:	f04f 0c0a 	mov.w	ip, #10
 800ea2c:	4621      	mov	r1, r4
 800ea2e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ea32:	3b30      	subs	r3, #48	; 0x30
 800ea34:	2b09      	cmp	r3, #9
 800ea36:	d94d      	bls.n	800ead4 <_svfiprintf_r+0x17c>
 800ea38:	b1b0      	cbz	r0, 800ea68 <_svfiprintf_r+0x110>
 800ea3a:	9207      	str	r2, [sp, #28]
 800ea3c:	e014      	b.n	800ea68 <_svfiprintf_r+0x110>
 800ea3e:	eba0 0308 	sub.w	r3, r0, r8
 800ea42:	fa09 f303 	lsl.w	r3, r9, r3
 800ea46:	4313      	orrs	r3, r2
 800ea48:	9304      	str	r3, [sp, #16]
 800ea4a:	46a2      	mov	sl, r4
 800ea4c:	e7d2      	b.n	800e9f4 <_svfiprintf_r+0x9c>
 800ea4e:	9b03      	ldr	r3, [sp, #12]
 800ea50:	1d19      	adds	r1, r3, #4
 800ea52:	681b      	ldr	r3, [r3, #0]
 800ea54:	9103      	str	r1, [sp, #12]
 800ea56:	2b00      	cmp	r3, #0
 800ea58:	bfbb      	ittet	lt
 800ea5a:	425b      	neglt	r3, r3
 800ea5c:	f042 0202 	orrlt.w	r2, r2, #2
 800ea60:	9307      	strge	r3, [sp, #28]
 800ea62:	9307      	strlt	r3, [sp, #28]
 800ea64:	bfb8      	it	lt
 800ea66:	9204      	strlt	r2, [sp, #16]
 800ea68:	7823      	ldrb	r3, [r4, #0]
 800ea6a:	2b2e      	cmp	r3, #46	; 0x2e
 800ea6c:	d10c      	bne.n	800ea88 <_svfiprintf_r+0x130>
 800ea6e:	7863      	ldrb	r3, [r4, #1]
 800ea70:	2b2a      	cmp	r3, #42	; 0x2a
 800ea72:	d134      	bne.n	800eade <_svfiprintf_r+0x186>
 800ea74:	9b03      	ldr	r3, [sp, #12]
 800ea76:	1d1a      	adds	r2, r3, #4
 800ea78:	681b      	ldr	r3, [r3, #0]
 800ea7a:	9203      	str	r2, [sp, #12]
 800ea7c:	2b00      	cmp	r3, #0
 800ea7e:	bfb8      	it	lt
 800ea80:	f04f 33ff 	movlt.w	r3, #4294967295
 800ea84:	3402      	adds	r4, #2
 800ea86:	9305      	str	r3, [sp, #20]
 800ea88:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800eb50 <_svfiprintf_r+0x1f8>
 800ea8c:	7821      	ldrb	r1, [r4, #0]
 800ea8e:	2203      	movs	r2, #3
 800ea90:	4650      	mov	r0, sl
 800ea92:	f7f1 fbad 	bl	80001f0 <memchr>
 800ea96:	b138      	cbz	r0, 800eaa8 <_svfiprintf_r+0x150>
 800ea98:	9b04      	ldr	r3, [sp, #16]
 800ea9a:	eba0 000a 	sub.w	r0, r0, sl
 800ea9e:	2240      	movs	r2, #64	; 0x40
 800eaa0:	4082      	lsls	r2, r0
 800eaa2:	4313      	orrs	r3, r2
 800eaa4:	3401      	adds	r4, #1
 800eaa6:	9304      	str	r3, [sp, #16]
 800eaa8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eaac:	4825      	ldr	r0, [pc, #148]	; (800eb44 <_svfiprintf_r+0x1ec>)
 800eaae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800eab2:	2206      	movs	r2, #6
 800eab4:	f7f1 fb9c 	bl	80001f0 <memchr>
 800eab8:	2800      	cmp	r0, #0
 800eaba:	d038      	beq.n	800eb2e <_svfiprintf_r+0x1d6>
 800eabc:	4b22      	ldr	r3, [pc, #136]	; (800eb48 <_svfiprintf_r+0x1f0>)
 800eabe:	bb1b      	cbnz	r3, 800eb08 <_svfiprintf_r+0x1b0>
 800eac0:	9b03      	ldr	r3, [sp, #12]
 800eac2:	3307      	adds	r3, #7
 800eac4:	f023 0307 	bic.w	r3, r3, #7
 800eac8:	3308      	adds	r3, #8
 800eaca:	9303      	str	r3, [sp, #12]
 800eacc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eace:	4433      	add	r3, r6
 800ead0:	9309      	str	r3, [sp, #36]	; 0x24
 800ead2:	e768      	b.n	800e9a6 <_svfiprintf_r+0x4e>
 800ead4:	fb0c 3202 	mla	r2, ip, r2, r3
 800ead8:	460c      	mov	r4, r1
 800eada:	2001      	movs	r0, #1
 800eadc:	e7a6      	b.n	800ea2c <_svfiprintf_r+0xd4>
 800eade:	2300      	movs	r3, #0
 800eae0:	3401      	adds	r4, #1
 800eae2:	9305      	str	r3, [sp, #20]
 800eae4:	4619      	mov	r1, r3
 800eae6:	f04f 0c0a 	mov.w	ip, #10
 800eaea:	4620      	mov	r0, r4
 800eaec:	f810 2b01 	ldrb.w	r2, [r0], #1
 800eaf0:	3a30      	subs	r2, #48	; 0x30
 800eaf2:	2a09      	cmp	r2, #9
 800eaf4:	d903      	bls.n	800eafe <_svfiprintf_r+0x1a6>
 800eaf6:	2b00      	cmp	r3, #0
 800eaf8:	d0c6      	beq.n	800ea88 <_svfiprintf_r+0x130>
 800eafa:	9105      	str	r1, [sp, #20]
 800eafc:	e7c4      	b.n	800ea88 <_svfiprintf_r+0x130>
 800eafe:	fb0c 2101 	mla	r1, ip, r1, r2
 800eb02:	4604      	mov	r4, r0
 800eb04:	2301      	movs	r3, #1
 800eb06:	e7f0      	b.n	800eaea <_svfiprintf_r+0x192>
 800eb08:	ab03      	add	r3, sp, #12
 800eb0a:	9300      	str	r3, [sp, #0]
 800eb0c:	462a      	mov	r2, r5
 800eb0e:	4b0f      	ldr	r3, [pc, #60]	; (800eb4c <_svfiprintf_r+0x1f4>)
 800eb10:	a904      	add	r1, sp, #16
 800eb12:	4638      	mov	r0, r7
 800eb14:	f7fd f91a 	bl	800bd4c <_printf_float>
 800eb18:	1c42      	adds	r2, r0, #1
 800eb1a:	4606      	mov	r6, r0
 800eb1c:	d1d6      	bne.n	800eacc <_svfiprintf_r+0x174>
 800eb1e:	89ab      	ldrh	r3, [r5, #12]
 800eb20:	065b      	lsls	r3, r3, #25
 800eb22:	f53f af2d 	bmi.w	800e980 <_svfiprintf_r+0x28>
 800eb26:	9809      	ldr	r0, [sp, #36]	; 0x24
 800eb28:	b01d      	add	sp, #116	; 0x74
 800eb2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eb2e:	ab03      	add	r3, sp, #12
 800eb30:	9300      	str	r3, [sp, #0]
 800eb32:	462a      	mov	r2, r5
 800eb34:	4b05      	ldr	r3, [pc, #20]	; (800eb4c <_svfiprintf_r+0x1f4>)
 800eb36:	a904      	add	r1, sp, #16
 800eb38:	4638      	mov	r0, r7
 800eb3a:	f7fd fbab 	bl	800c294 <_printf_i>
 800eb3e:	e7eb      	b.n	800eb18 <_svfiprintf_r+0x1c0>
 800eb40:	0801267d 	.word	0x0801267d
 800eb44:	08012687 	.word	0x08012687
 800eb48:	0800bd4d 	.word	0x0800bd4d
 800eb4c:	0800e8a5 	.word	0x0800e8a5
 800eb50:	08012683 	.word	0x08012683

0800eb54 <__sflush_r>:
 800eb54:	898a      	ldrh	r2, [r1, #12]
 800eb56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eb5a:	4605      	mov	r5, r0
 800eb5c:	0710      	lsls	r0, r2, #28
 800eb5e:	460c      	mov	r4, r1
 800eb60:	d458      	bmi.n	800ec14 <__sflush_r+0xc0>
 800eb62:	684b      	ldr	r3, [r1, #4]
 800eb64:	2b00      	cmp	r3, #0
 800eb66:	dc05      	bgt.n	800eb74 <__sflush_r+0x20>
 800eb68:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800eb6a:	2b00      	cmp	r3, #0
 800eb6c:	dc02      	bgt.n	800eb74 <__sflush_r+0x20>
 800eb6e:	2000      	movs	r0, #0
 800eb70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eb74:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800eb76:	2e00      	cmp	r6, #0
 800eb78:	d0f9      	beq.n	800eb6e <__sflush_r+0x1a>
 800eb7a:	2300      	movs	r3, #0
 800eb7c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800eb80:	682f      	ldr	r7, [r5, #0]
 800eb82:	6a21      	ldr	r1, [r4, #32]
 800eb84:	602b      	str	r3, [r5, #0]
 800eb86:	d032      	beq.n	800ebee <__sflush_r+0x9a>
 800eb88:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800eb8a:	89a3      	ldrh	r3, [r4, #12]
 800eb8c:	075a      	lsls	r2, r3, #29
 800eb8e:	d505      	bpl.n	800eb9c <__sflush_r+0x48>
 800eb90:	6863      	ldr	r3, [r4, #4]
 800eb92:	1ac0      	subs	r0, r0, r3
 800eb94:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800eb96:	b10b      	cbz	r3, 800eb9c <__sflush_r+0x48>
 800eb98:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800eb9a:	1ac0      	subs	r0, r0, r3
 800eb9c:	2300      	movs	r3, #0
 800eb9e:	4602      	mov	r2, r0
 800eba0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800eba2:	6a21      	ldr	r1, [r4, #32]
 800eba4:	4628      	mov	r0, r5
 800eba6:	47b0      	blx	r6
 800eba8:	1c43      	adds	r3, r0, #1
 800ebaa:	89a3      	ldrh	r3, [r4, #12]
 800ebac:	d106      	bne.n	800ebbc <__sflush_r+0x68>
 800ebae:	6829      	ldr	r1, [r5, #0]
 800ebb0:	291d      	cmp	r1, #29
 800ebb2:	d82b      	bhi.n	800ec0c <__sflush_r+0xb8>
 800ebb4:	4a29      	ldr	r2, [pc, #164]	; (800ec5c <__sflush_r+0x108>)
 800ebb6:	410a      	asrs	r2, r1
 800ebb8:	07d6      	lsls	r6, r2, #31
 800ebba:	d427      	bmi.n	800ec0c <__sflush_r+0xb8>
 800ebbc:	2200      	movs	r2, #0
 800ebbe:	6062      	str	r2, [r4, #4]
 800ebc0:	04d9      	lsls	r1, r3, #19
 800ebc2:	6922      	ldr	r2, [r4, #16]
 800ebc4:	6022      	str	r2, [r4, #0]
 800ebc6:	d504      	bpl.n	800ebd2 <__sflush_r+0x7e>
 800ebc8:	1c42      	adds	r2, r0, #1
 800ebca:	d101      	bne.n	800ebd0 <__sflush_r+0x7c>
 800ebcc:	682b      	ldr	r3, [r5, #0]
 800ebce:	b903      	cbnz	r3, 800ebd2 <__sflush_r+0x7e>
 800ebd0:	6560      	str	r0, [r4, #84]	; 0x54
 800ebd2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ebd4:	602f      	str	r7, [r5, #0]
 800ebd6:	2900      	cmp	r1, #0
 800ebd8:	d0c9      	beq.n	800eb6e <__sflush_r+0x1a>
 800ebda:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ebde:	4299      	cmp	r1, r3
 800ebe0:	d002      	beq.n	800ebe8 <__sflush_r+0x94>
 800ebe2:	4628      	mov	r0, r5
 800ebe4:	f7fe fd3a 	bl	800d65c <_free_r>
 800ebe8:	2000      	movs	r0, #0
 800ebea:	6360      	str	r0, [r4, #52]	; 0x34
 800ebec:	e7c0      	b.n	800eb70 <__sflush_r+0x1c>
 800ebee:	2301      	movs	r3, #1
 800ebf0:	4628      	mov	r0, r5
 800ebf2:	47b0      	blx	r6
 800ebf4:	1c41      	adds	r1, r0, #1
 800ebf6:	d1c8      	bne.n	800eb8a <__sflush_r+0x36>
 800ebf8:	682b      	ldr	r3, [r5, #0]
 800ebfa:	2b00      	cmp	r3, #0
 800ebfc:	d0c5      	beq.n	800eb8a <__sflush_r+0x36>
 800ebfe:	2b1d      	cmp	r3, #29
 800ec00:	d001      	beq.n	800ec06 <__sflush_r+0xb2>
 800ec02:	2b16      	cmp	r3, #22
 800ec04:	d101      	bne.n	800ec0a <__sflush_r+0xb6>
 800ec06:	602f      	str	r7, [r5, #0]
 800ec08:	e7b1      	b.n	800eb6e <__sflush_r+0x1a>
 800ec0a:	89a3      	ldrh	r3, [r4, #12]
 800ec0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ec10:	81a3      	strh	r3, [r4, #12]
 800ec12:	e7ad      	b.n	800eb70 <__sflush_r+0x1c>
 800ec14:	690f      	ldr	r7, [r1, #16]
 800ec16:	2f00      	cmp	r7, #0
 800ec18:	d0a9      	beq.n	800eb6e <__sflush_r+0x1a>
 800ec1a:	0793      	lsls	r3, r2, #30
 800ec1c:	680e      	ldr	r6, [r1, #0]
 800ec1e:	bf08      	it	eq
 800ec20:	694b      	ldreq	r3, [r1, #20]
 800ec22:	600f      	str	r7, [r1, #0]
 800ec24:	bf18      	it	ne
 800ec26:	2300      	movne	r3, #0
 800ec28:	eba6 0807 	sub.w	r8, r6, r7
 800ec2c:	608b      	str	r3, [r1, #8]
 800ec2e:	f1b8 0f00 	cmp.w	r8, #0
 800ec32:	dd9c      	ble.n	800eb6e <__sflush_r+0x1a>
 800ec34:	6a21      	ldr	r1, [r4, #32]
 800ec36:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ec38:	4643      	mov	r3, r8
 800ec3a:	463a      	mov	r2, r7
 800ec3c:	4628      	mov	r0, r5
 800ec3e:	47b0      	blx	r6
 800ec40:	2800      	cmp	r0, #0
 800ec42:	dc06      	bgt.n	800ec52 <__sflush_r+0xfe>
 800ec44:	89a3      	ldrh	r3, [r4, #12]
 800ec46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ec4a:	81a3      	strh	r3, [r4, #12]
 800ec4c:	f04f 30ff 	mov.w	r0, #4294967295
 800ec50:	e78e      	b.n	800eb70 <__sflush_r+0x1c>
 800ec52:	4407      	add	r7, r0
 800ec54:	eba8 0800 	sub.w	r8, r8, r0
 800ec58:	e7e9      	b.n	800ec2e <__sflush_r+0xda>
 800ec5a:	bf00      	nop
 800ec5c:	dfbffffe 	.word	0xdfbffffe

0800ec60 <_fflush_r>:
 800ec60:	b538      	push	{r3, r4, r5, lr}
 800ec62:	690b      	ldr	r3, [r1, #16]
 800ec64:	4605      	mov	r5, r0
 800ec66:	460c      	mov	r4, r1
 800ec68:	b913      	cbnz	r3, 800ec70 <_fflush_r+0x10>
 800ec6a:	2500      	movs	r5, #0
 800ec6c:	4628      	mov	r0, r5
 800ec6e:	bd38      	pop	{r3, r4, r5, pc}
 800ec70:	b118      	cbz	r0, 800ec7a <_fflush_r+0x1a>
 800ec72:	6a03      	ldr	r3, [r0, #32]
 800ec74:	b90b      	cbnz	r3, 800ec7a <_fflush_r+0x1a>
 800ec76:	f7fd fca9 	bl	800c5cc <__sinit>
 800ec7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ec7e:	2b00      	cmp	r3, #0
 800ec80:	d0f3      	beq.n	800ec6a <_fflush_r+0xa>
 800ec82:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ec84:	07d0      	lsls	r0, r2, #31
 800ec86:	d404      	bmi.n	800ec92 <_fflush_r+0x32>
 800ec88:	0599      	lsls	r1, r3, #22
 800ec8a:	d402      	bmi.n	800ec92 <_fflush_r+0x32>
 800ec8c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ec8e:	f7fd fe33 	bl	800c8f8 <__retarget_lock_acquire_recursive>
 800ec92:	4628      	mov	r0, r5
 800ec94:	4621      	mov	r1, r4
 800ec96:	f7ff ff5d 	bl	800eb54 <__sflush_r>
 800ec9a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ec9c:	07da      	lsls	r2, r3, #31
 800ec9e:	4605      	mov	r5, r0
 800eca0:	d4e4      	bmi.n	800ec6c <_fflush_r+0xc>
 800eca2:	89a3      	ldrh	r3, [r4, #12]
 800eca4:	059b      	lsls	r3, r3, #22
 800eca6:	d4e1      	bmi.n	800ec6c <_fflush_r+0xc>
 800eca8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ecaa:	f7fd fe26 	bl	800c8fa <__retarget_lock_release_recursive>
 800ecae:	e7dd      	b.n	800ec6c <_fflush_r+0xc>

0800ecb0 <fiprintf>:
 800ecb0:	b40e      	push	{r1, r2, r3}
 800ecb2:	b503      	push	{r0, r1, lr}
 800ecb4:	4601      	mov	r1, r0
 800ecb6:	ab03      	add	r3, sp, #12
 800ecb8:	4805      	ldr	r0, [pc, #20]	; (800ecd0 <fiprintf+0x20>)
 800ecba:	f853 2b04 	ldr.w	r2, [r3], #4
 800ecbe:	6800      	ldr	r0, [r0, #0]
 800ecc0:	9301      	str	r3, [sp, #4]
 800ecc2:	f000 f8a7 	bl	800ee14 <_vfiprintf_r>
 800ecc6:	b002      	add	sp, #8
 800ecc8:	f85d eb04 	ldr.w	lr, [sp], #4
 800eccc:	b003      	add	sp, #12
 800ecce:	4770      	bx	lr
 800ecd0:	2000020c 	.word	0x2000020c

0800ecd4 <memmove>:
 800ecd4:	4288      	cmp	r0, r1
 800ecd6:	b510      	push	{r4, lr}
 800ecd8:	eb01 0402 	add.w	r4, r1, r2
 800ecdc:	d902      	bls.n	800ece4 <memmove+0x10>
 800ecde:	4284      	cmp	r4, r0
 800ece0:	4623      	mov	r3, r4
 800ece2:	d807      	bhi.n	800ecf4 <memmove+0x20>
 800ece4:	1e43      	subs	r3, r0, #1
 800ece6:	42a1      	cmp	r1, r4
 800ece8:	d008      	beq.n	800ecfc <memmove+0x28>
 800ecea:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ecee:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ecf2:	e7f8      	b.n	800ece6 <memmove+0x12>
 800ecf4:	4402      	add	r2, r0
 800ecf6:	4601      	mov	r1, r0
 800ecf8:	428a      	cmp	r2, r1
 800ecfa:	d100      	bne.n	800ecfe <memmove+0x2a>
 800ecfc:	bd10      	pop	{r4, pc}
 800ecfe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ed02:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ed06:	e7f7      	b.n	800ecf8 <memmove+0x24>

0800ed08 <_sbrk_r>:
 800ed08:	b538      	push	{r3, r4, r5, lr}
 800ed0a:	4d06      	ldr	r5, [pc, #24]	; (800ed24 <_sbrk_r+0x1c>)
 800ed0c:	2300      	movs	r3, #0
 800ed0e:	4604      	mov	r4, r0
 800ed10:	4608      	mov	r0, r1
 800ed12:	602b      	str	r3, [r5, #0]
 800ed14:	f7f4 fbaa 	bl	800346c <_sbrk>
 800ed18:	1c43      	adds	r3, r0, #1
 800ed1a:	d102      	bne.n	800ed22 <_sbrk_r+0x1a>
 800ed1c:	682b      	ldr	r3, [r5, #0]
 800ed1e:	b103      	cbz	r3, 800ed22 <_sbrk_r+0x1a>
 800ed20:	6023      	str	r3, [r4, #0]
 800ed22:	bd38      	pop	{r3, r4, r5, pc}
 800ed24:	20001074 	.word	0x20001074

0800ed28 <abort>:
 800ed28:	b508      	push	{r3, lr}
 800ed2a:	2006      	movs	r0, #6
 800ed2c:	f000 fa4a 	bl	800f1c4 <raise>
 800ed30:	2001      	movs	r0, #1
 800ed32:	f7f4 fb23 	bl	800337c <_exit>

0800ed36 <_calloc_r>:
 800ed36:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ed38:	fba1 2402 	umull	r2, r4, r1, r2
 800ed3c:	b94c      	cbnz	r4, 800ed52 <_calloc_r+0x1c>
 800ed3e:	4611      	mov	r1, r2
 800ed40:	9201      	str	r2, [sp, #4]
 800ed42:	f7ff f857 	bl	800ddf4 <_malloc_r>
 800ed46:	9a01      	ldr	r2, [sp, #4]
 800ed48:	4605      	mov	r5, r0
 800ed4a:	b930      	cbnz	r0, 800ed5a <_calloc_r+0x24>
 800ed4c:	4628      	mov	r0, r5
 800ed4e:	b003      	add	sp, #12
 800ed50:	bd30      	pop	{r4, r5, pc}
 800ed52:	220c      	movs	r2, #12
 800ed54:	6002      	str	r2, [r0, #0]
 800ed56:	2500      	movs	r5, #0
 800ed58:	e7f8      	b.n	800ed4c <_calloc_r+0x16>
 800ed5a:	4621      	mov	r1, r4
 800ed5c:	f7fd fccf 	bl	800c6fe <memset>
 800ed60:	e7f4      	b.n	800ed4c <_calloc_r+0x16>

0800ed62 <_realloc_r>:
 800ed62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ed66:	4680      	mov	r8, r0
 800ed68:	4614      	mov	r4, r2
 800ed6a:	460e      	mov	r6, r1
 800ed6c:	b921      	cbnz	r1, 800ed78 <_realloc_r+0x16>
 800ed6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ed72:	4611      	mov	r1, r2
 800ed74:	f7ff b83e 	b.w	800ddf4 <_malloc_r>
 800ed78:	b92a      	cbnz	r2, 800ed86 <_realloc_r+0x24>
 800ed7a:	f7fe fc6f 	bl	800d65c <_free_r>
 800ed7e:	4625      	mov	r5, r4
 800ed80:	4628      	mov	r0, r5
 800ed82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ed86:	f000 fa39 	bl	800f1fc <_malloc_usable_size_r>
 800ed8a:	4284      	cmp	r4, r0
 800ed8c:	4607      	mov	r7, r0
 800ed8e:	d802      	bhi.n	800ed96 <_realloc_r+0x34>
 800ed90:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ed94:	d812      	bhi.n	800edbc <_realloc_r+0x5a>
 800ed96:	4621      	mov	r1, r4
 800ed98:	4640      	mov	r0, r8
 800ed9a:	f7ff f82b 	bl	800ddf4 <_malloc_r>
 800ed9e:	4605      	mov	r5, r0
 800eda0:	2800      	cmp	r0, #0
 800eda2:	d0ed      	beq.n	800ed80 <_realloc_r+0x1e>
 800eda4:	42bc      	cmp	r4, r7
 800eda6:	4622      	mov	r2, r4
 800eda8:	4631      	mov	r1, r6
 800edaa:	bf28      	it	cs
 800edac:	463a      	movcs	r2, r7
 800edae:	f7fd fda5 	bl	800c8fc <memcpy>
 800edb2:	4631      	mov	r1, r6
 800edb4:	4640      	mov	r0, r8
 800edb6:	f7fe fc51 	bl	800d65c <_free_r>
 800edba:	e7e1      	b.n	800ed80 <_realloc_r+0x1e>
 800edbc:	4635      	mov	r5, r6
 800edbe:	e7df      	b.n	800ed80 <_realloc_r+0x1e>

0800edc0 <__sfputc_r>:
 800edc0:	6893      	ldr	r3, [r2, #8]
 800edc2:	3b01      	subs	r3, #1
 800edc4:	2b00      	cmp	r3, #0
 800edc6:	b410      	push	{r4}
 800edc8:	6093      	str	r3, [r2, #8]
 800edca:	da08      	bge.n	800edde <__sfputc_r+0x1e>
 800edcc:	6994      	ldr	r4, [r2, #24]
 800edce:	42a3      	cmp	r3, r4
 800edd0:	db01      	blt.n	800edd6 <__sfputc_r+0x16>
 800edd2:	290a      	cmp	r1, #10
 800edd4:	d103      	bne.n	800edde <__sfputc_r+0x1e>
 800edd6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800edda:	f000 b935 	b.w	800f048 <__swbuf_r>
 800edde:	6813      	ldr	r3, [r2, #0]
 800ede0:	1c58      	adds	r0, r3, #1
 800ede2:	6010      	str	r0, [r2, #0]
 800ede4:	7019      	strb	r1, [r3, #0]
 800ede6:	4608      	mov	r0, r1
 800ede8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800edec:	4770      	bx	lr

0800edee <__sfputs_r>:
 800edee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800edf0:	4606      	mov	r6, r0
 800edf2:	460f      	mov	r7, r1
 800edf4:	4614      	mov	r4, r2
 800edf6:	18d5      	adds	r5, r2, r3
 800edf8:	42ac      	cmp	r4, r5
 800edfa:	d101      	bne.n	800ee00 <__sfputs_r+0x12>
 800edfc:	2000      	movs	r0, #0
 800edfe:	e007      	b.n	800ee10 <__sfputs_r+0x22>
 800ee00:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ee04:	463a      	mov	r2, r7
 800ee06:	4630      	mov	r0, r6
 800ee08:	f7ff ffda 	bl	800edc0 <__sfputc_r>
 800ee0c:	1c43      	adds	r3, r0, #1
 800ee0e:	d1f3      	bne.n	800edf8 <__sfputs_r+0xa>
 800ee10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ee14 <_vfiprintf_r>:
 800ee14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee18:	460d      	mov	r5, r1
 800ee1a:	b09d      	sub	sp, #116	; 0x74
 800ee1c:	4614      	mov	r4, r2
 800ee1e:	4698      	mov	r8, r3
 800ee20:	4606      	mov	r6, r0
 800ee22:	b118      	cbz	r0, 800ee2c <_vfiprintf_r+0x18>
 800ee24:	6a03      	ldr	r3, [r0, #32]
 800ee26:	b90b      	cbnz	r3, 800ee2c <_vfiprintf_r+0x18>
 800ee28:	f7fd fbd0 	bl	800c5cc <__sinit>
 800ee2c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ee2e:	07d9      	lsls	r1, r3, #31
 800ee30:	d405      	bmi.n	800ee3e <_vfiprintf_r+0x2a>
 800ee32:	89ab      	ldrh	r3, [r5, #12]
 800ee34:	059a      	lsls	r2, r3, #22
 800ee36:	d402      	bmi.n	800ee3e <_vfiprintf_r+0x2a>
 800ee38:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ee3a:	f7fd fd5d 	bl	800c8f8 <__retarget_lock_acquire_recursive>
 800ee3e:	89ab      	ldrh	r3, [r5, #12]
 800ee40:	071b      	lsls	r3, r3, #28
 800ee42:	d501      	bpl.n	800ee48 <_vfiprintf_r+0x34>
 800ee44:	692b      	ldr	r3, [r5, #16]
 800ee46:	b99b      	cbnz	r3, 800ee70 <_vfiprintf_r+0x5c>
 800ee48:	4629      	mov	r1, r5
 800ee4a:	4630      	mov	r0, r6
 800ee4c:	f000 f93a 	bl	800f0c4 <__swsetup_r>
 800ee50:	b170      	cbz	r0, 800ee70 <_vfiprintf_r+0x5c>
 800ee52:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ee54:	07dc      	lsls	r4, r3, #31
 800ee56:	d504      	bpl.n	800ee62 <_vfiprintf_r+0x4e>
 800ee58:	f04f 30ff 	mov.w	r0, #4294967295
 800ee5c:	b01d      	add	sp, #116	; 0x74
 800ee5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee62:	89ab      	ldrh	r3, [r5, #12]
 800ee64:	0598      	lsls	r0, r3, #22
 800ee66:	d4f7      	bmi.n	800ee58 <_vfiprintf_r+0x44>
 800ee68:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ee6a:	f7fd fd46 	bl	800c8fa <__retarget_lock_release_recursive>
 800ee6e:	e7f3      	b.n	800ee58 <_vfiprintf_r+0x44>
 800ee70:	2300      	movs	r3, #0
 800ee72:	9309      	str	r3, [sp, #36]	; 0x24
 800ee74:	2320      	movs	r3, #32
 800ee76:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ee7a:	f8cd 800c 	str.w	r8, [sp, #12]
 800ee7e:	2330      	movs	r3, #48	; 0x30
 800ee80:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800f034 <_vfiprintf_r+0x220>
 800ee84:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ee88:	f04f 0901 	mov.w	r9, #1
 800ee8c:	4623      	mov	r3, r4
 800ee8e:	469a      	mov	sl, r3
 800ee90:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ee94:	b10a      	cbz	r2, 800ee9a <_vfiprintf_r+0x86>
 800ee96:	2a25      	cmp	r2, #37	; 0x25
 800ee98:	d1f9      	bne.n	800ee8e <_vfiprintf_r+0x7a>
 800ee9a:	ebba 0b04 	subs.w	fp, sl, r4
 800ee9e:	d00b      	beq.n	800eeb8 <_vfiprintf_r+0xa4>
 800eea0:	465b      	mov	r3, fp
 800eea2:	4622      	mov	r2, r4
 800eea4:	4629      	mov	r1, r5
 800eea6:	4630      	mov	r0, r6
 800eea8:	f7ff ffa1 	bl	800edee <__sfputs_r>
 800eeac:	3001      	adds	r0, #1
 800eeae:	f000 80a9 	beq.w	800f004 <_vfiprintf_r+0x1f0>
 800eeb2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800eeb4:	445a      	add	r2, fp
 800eeb6:	9209      	str	r2, [sp, #36]	; 0x24
 800eeb8:	f89a 3000 	ldrb.w	r3, [sl]
 800eebc:	2b00      	cmp	r3, #0
 800eebe:	f000 80a1 	beq.w	800f004 <_vfiprintf_r+0x1f0>
 800eec2:	2300      	movs	r3, #0
 800eec4:	f04f 32ff 	mov.w	r2, #4294967295
 800eec8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800eecc:	f10a 0a01 	add.w	sl, sl, #1
 800eed0:	9304      	str	r3, [sp, #16]
 800eed2:	9307      	str	r3, [sp, #28]
 800eed4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800eed8:	931a      	str	r3, [sp, #104]	; 0x68
 800eeda:	4654      	mov	r4, sl
 800eedc:	2205      	movs	r2, #5
 800eede:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eee2:	4854      	ldr	r0, [pc, #336]	; (800f034 <_vfiprintf_r+0x220>)
 800eee4:	f7f1 f984 	bl	80001f0 <memchr>
 800eee8:	9a04      	ldr	r2, [sp, #16]
 800eeea:	b9d8      	cbnz	r0, 800ef24 <_vfiprintf_r+0x110>
 800eeec:	06d1      	lsls	r1, r2, #27
 800eeee:	bf44      	itt	mi
 800eef0:	2320      	movmi	r3, #32
 800eef2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800eef6:	0713      	lsls	r3, r2, #28
 800eef8:	bf44      	itt	mi
 800eefa:	232b      	movmi	r3, #43	; 0x2b
 800eefc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ef00:	f89a 3000 	ldrb.w	r3, [sl]
 800ef04:	2b2a      	cmp	r3, #42	; 0x2a
 800ef06:	d015      	beq.n	800ef34 <_vfiprintf_r+0x120>
 800ef08:	9a07      	ldr	r2, [sp, #28]
 800ef0a:	4654      	mov	r4, sl
 800ef0c:	2000      	movs	r0, #0
 800ef0e:	f04f 0c0a 	mov.w	ip, #10
 800ef12:	4621      	mov	r1, r4
 800ef14:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ef18:	3b30      	subs	r3, #48	; 0x30
 800ef1a:	2b09      	cmp	r3, #9
 800ef1c:	d94d      	bls.n	800efba <_vfiprintf_r+0x1a6>
 800ef1e:	b1b0      	cbz	r0, 800ef4e <_vfiprintf_r+0x13a>
 800ef20:	9207      	str	r2, [sp, #28]
 800ef22:	e014      	b.n	800ef4e <_vfiprintf_r+0x13a>
 800ef24:	eba0 0308 	sub.w	r3, r0, r8
 800ef28:	fa09 f303 	lsl.w	r3, r9, r3
 800ef2c:	4313      	orrs	r3, r2
 800ef2e:	9304      	str	r3, [sp, #16]
 800ef30:	46a2      	mov	sl, r4
 800ef32:	e7d2      	b.n	800eeda <_vfiprintf_r+0xc6>
 800ef34:	9b03      	ldr	r3, [sp, #12]
 800ef36:	1d19      	adds	r1, r3, #4
 800ef38:	681b      	ldr	r3, [r3, #0]
 800ef3a:	9103      	str	r1, [sp, #12]
 800ef3c:	2b00      	cmp	r3, #0
 800ef3e:	bfbb      	ittet	lt
 800ef40:	425b      	neglt	r3, r3
 800ef42:	f042 0202 	orrlt.w	r2, r2, #2
 800ef46:	9307      	strge	r3, [sp, #28]
 800ef48:	9307      	strlt	r3, [sp, #28]
 800ef4a:	bfb8      	it	lt
 800ef4c:	9204      	strlt	r2, [sp, #16]
 800ef4e:	7823      	ldrb	r3, [r4, #0]
 800ef50:	2b2e      	cmp	r3, #46	; 0x2e
 800ef52:	d10c      	bne.n	800ef6e <_vfiprintf_r+0x15a>
 800ef54:	7863      	ldrb	r3, [r4, #1]
 800ef56:	2b2a      	cmp	r3, #42	; 0x2a
 800ef58:	d134      	bne.n	800efc4 <_vfiprintf_r+0x1b0>
 800ef5a:	9b03      	ldr	r3, [sp, #12]
 800ef5c:	1d1a      	adds	r2, r3, #4
 800ef5e:	681b      	ldr	r3, [r3, #0]
 800ef60:	9203      	str	r2, [sp, #12]
 800ef62:	2b00      	cmp	r3, #0
 800ef64:	bfb8      	it	lt
 800ef66:	f04f 33ff 	movlt.w	r3, #4294967295
 800ef6a:	3402      	adds	r4, #2
 800ef6c:	9305      	str	r3, [sp, #20]
 800ef6e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800f044 <_vfiprintf_r+0x230>
 800ef72:	7821      	ldrb	r1, [r4, #0]
 800ef74:	2203      	movs	r2, #3
 800ef76:	4650      	mov	r0, sl
 800ef78:	f7f1 f93a 	bl	80001f0 <memchr>
 800ef7c:	b138      	cbz	r0, 800ef8e <_vfiprintf_r+0x17a>
 800ef7e:	9b04      	ldr	r3, [sp, #16]
 800ef80:	eba0 000a 	sub.w	r0, r0, sl
 800ef84:	2240      	movs	r2, #64	; 0x40
 800ef86:	4082      	lsls	r2, r0
 800ef88:	4313      	orrs	r3, r2
 800ef8a:	3401      	adds	r4, #1
 800ef8c:	9304      	str	r3, [sp, #16]
 800ef8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ef92:	4829      	ldr	r0, [pc, #164]	; (800f038 <_vfiprintf_r+0x224>)
 800ef94:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ef98:	2206      	movs	r2, #6
 800ef9a:	f7f1 f929 	bl	80001f0 <memchr>
 800ef9e:	2800      	cmp	r0, #0
 800efa0:	d03f      	beq.n	800f022 <_vfiprintf_r+0x20e>
 800efa2:	4b26      	ldr	r3, [pc, #152]	; (800f03c <_vfiprintf_r+0x228>)
 800efa4:	bb1b      	cbnz	r3, 800efee <_vfiprintf_r+0x1da>
 800efa6:	9b03      	ldr	r3, [sp, #12]
 800efa8:	3307      	adds	r3, #7
 800efaa:	f023 0307 	bic.w	r3, r3, #7
 800efae:	3308      	adds	r3, #8
 800efb0:	9303      	str	r3, [sp, #12]
 800efb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800efb4:	443b      	add	r3, r7
 800efb6:	9309      	str	r3, [sp, #36]	; 0x24
 800efb8:	e768      	b.n	800ee8c <_vfiprintf_r+0x78>
 800efba:	fb0c 3202 	mla	r2, ip, r2, r3
 800efbe:	460c      	mov	r4, r1
 800efc0:	2001      	movs	r0, #1
 800efc2:	e7a6      	b.n	800ef12 <_vfiprintf_r+0xfe>
 800efc4:	2300      	movs	r3, #0
 800efc6:	3401      	adds	r4, #1
 800efc8:	9305      	str	r3, [sp, #20]
 800efca:	4619      	mov	r1, r3
 800efcc:	f04f 0c0a 	mov.w	ip, #10
 800efd0:	4620      	mov	r0, r4
 800efd2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800efd6:	3a30      	subs	r2, #48	; 0x30
 800efd8:	2a09      	cmp	r2, #9
 800efda:	d903      	bls.n	800efe4 <_vfiprintf_r+0x1d0>
 800efdc:	2b00      	cmp	r3, #0
 800efde:	d0c6      	beq.n	800ef6e <_vfiprintf_r+0x15a>
 800efe0:	9105      	str	r1, [sp, #20]
 800efe2:	e7c4      	b.n	800ef6e <_vfiprintf_r+0x15a>
 800efe4:	fb0c 2101 	mla	r1, ip, r1, r2
 800efe8:	4604      	mov	r4, r0
 800efea:	2301      	movs	r3, #1
 800efec:	e7f0      	b.n	800efd0 <_vfiprintf_r+0x1bc>
 800efee:	ab03      	add	r3, sp, #12
 800eff0:	9300      	str	r3, [sp, #0]
 800eff2:	462a      	mov	r2, r5
 800eff4:	4b12      	ldr	r3, [pc, #72]	; (800f040 <_vfiprintf_r+0x22c>)
 800eff6:	a904      	add	r1, sp, #16
 800eff8:	4630      	mov	r0, r6
 800effa:	f7fc fea7 	bl	800bd4c <_printf_float>
 800effe:	4607      	mov	r7, r0
 800f000:	1c78      	adds	r0, r7, #1
 800f002:	d1d6      	bne.n	800efb2 <_vfiprintf_r+0x19e>
 800f004:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f006:	07d9      	lsls	r1, r3, #31
 800f008:	d405      	bmi.n	800f016 <_vfiprintf_r+0x202>
 800f00a:	89ab      	ldrh	r3, [r5, #12]
 800f00c:	059a      	lsls	r2, r3, #22
 800f00e:	d402      	bmi.n	800f016 <_vfiprintf_r+0x202>
 800f010:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f012:	f7fd fc72 	bl	800c8fa <__retarget_lock_release_recursive>
 800f016:	89ab      	ldrh	r3, [r5, #12]
 800f018:	065b      	lsls	r3, r3, #25
 800f01a:	f53f af1d 	bmi.w	800ee58 <_vfiprintf_r+0x44>
 800f01e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f020:	e71c      	b.n	800ee5c <_vfiprintf_r+0x48>
 800f022:	ab03      	add	r3, sp, #12
 800f024:	9300      	str	r3, [sp, #0]
 800f026:	462a      	mov	r2, r5
 800f028:	4b05      	ldr	r3, [pc, #20]	; (800f040 <_vfiprintf_r+0x22c>)
 800f02a:	a904      	add	r1, sp, #16
 800f02c:	4630      	mov	r0, r6
 800f02e:	f7fd f931 	bl	800c294 <_printf_i>
 800f032:	e7e4      	b.n	800effe <_vfiprintf_r+0x1ea>
 800f034:	0801267d 	.word	0x0801267d
 800f038:	08012687 	.word	0x08012687
 800f03c:	0800bd4d 	.word	0x0800bd4d
 800f040:	0800edef 	.word	0x0800edef
 800f044:	08012683 	.word	0x08012683

0800f048 <__swbuf_r>:
 800f048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f04a:	460e      	mov	r6, r1
 800f04c:	4614      	mov	r4, r2
 800f04e:	4605      	mov	r5, r0
 800f050:	b118      	cbz	r0, 800f05a <__swbuf_r+0x12>
 800f052:	6a03      	ldr	r3, [r0, #32]
 800f054:	b90b      	cbnz	r3, 800f05a <__swbuf_r+0x12>
 800f056:	f7fd fab9 	bl	800c5cc <__sinit>
 800f05a:	69a3      	ldr	r3, [r4, #24]
 800f05c:	60a3      	str	r3, [r4, #8]
 800f05e:	89a3      	ldrh	r3, [r4, #12]
 800f060:	071a      	lsls	r2, r3, #28
 800f062:	d525      	bpl.n	800f0b0 <__swbuf_r+0x68>
 800f064:	6923      	ldr	r3, [r4, #16]
 800f066:	b31b      	cbz	r3, 800f0b0 <__swbuf_r+0x68>
 800f068:	6823      	ldr	r3, [r4, #0]
 800f06a:	6922      	ldr	r2, [r4, #16]
 800f06c:	1a98      	subs	r0, r3, r2
 800f06e:	6963      	ldr	r3, [r4, #20]
 800f070:	b2f6      	uxtb	r6, r6
 800f072:	4283      	cmp	r3, r0
 800f074:	4637      	mov	r7, r6
 800f076:	dc04      	bgt.n	800f082 <__swbuf_r+0x3a>
 800f078:	4621      	mov	r1, r4
 800f07a:	4628      	mov	r0, r5
 800f07c:	f7ff fdf0 	bl	800ec60 <_fflush_r>
 800f080:	b9e0      	cbnz	r0, 800f0bc <__swbuf_r+0x74>
 800f082:	68a3      	ldr	r3, [r4, #8]
 800f084:	3b01      	subs	r3, #1
 800f086:	60a3      	str	r3, [r4, #8]
 800f088:	6823      	ldr	r3, [r4, #0]
 800f08a:	1c5a      	adds	r2, r3, #1
 800f08c:	6022      	str	r2, [r4, #0]
 800f08e:	701e      	strb	r6, [r3, #0]
 800f090:	6962      	ldr	r2, [r4, #20]
 800f092:	1c43      	adds	r3, r0, #1
 800f094:	429a      	cmp	r2, r3
 800f096:	d004      	beq.n	800f0a2 <__swbuf_r+0x5a>
 800f098:	89a3      	ldrh	r3, [r4, #12]
 800f09a:	07db      	lsls	r3, r3, #31
 800f09c:	d506      	bpl.n	800f0ac <__swbuf_r+0x64>
 800f09e:	2e0a      	cmp	r6, #10
 800f0a0:	d104      	bne.n	800f0ac <__swbuf_r+0x64>
 800f0a2:	4621      	mov	r1, r4
 800f0a4:	4628      	mov	r0, r5
 800f0a6:	f7ff fddb 	bl	800ec60 <_fflush_r>
 800f0aa:	b938      	cbnz	r0, 800f0bc <__swbuf_r+0x74>
 800f0ac:	4638      	mov	r0, r7
 800f0ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f0b0:	4621      	mov	r1, r4
 800f0b2:	4628      	mov	r0, r5
 800f0b4:	f000 f806 	bl	800f0c4 <__swsetup_r>
 800f0b8:	2800      	cmp	r0, #0
 800f0ba:	d0d5      	beq.n	800f068 <__swbuf_r+0x20>
 800f0bc:	f04f 37ff 	mov.w	r7, #4294967295
 800f0c0:	e7f4      	b.n	800f0ac <__swbuf_r+0x64>
	...

0800f0c4 <__swsetup_r>:
 800f0c4:	b538      	push	{r3, r4, r5, lr}
 800f0c6:	4b2a      	ldr	r3, [pc, #168]	; (800f170 <__swsetup_r+0xac>)
 800f0c8:	4605      	mov	r5, r0
 800f0ca:	6818      	ldr	r0, [r3, #0]
 800f0cc:	460c      	mov	r4, r1
 800f0ce:	b118      	cbz	r0, 800f0d8 <__swsetup_r+0x14>
 800f0d0:	6a03      	ldr	r3, [r0, #32]
 800f0d2:	b90b      	cbnz	r3, 800f0d8 <__swsetup_r+0x14>
 800f0d4:	f7fd fa7a 	bl	800c5cc <__sinit>
 800f0d8:	89a3      	ldrh	r3, [r4, #12]
 800f0da:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f0de:	0718      	lsls	r0, r3, #28
 800f0e0:	d422      	bmi.n	800f128 <__swsetup_r+0x64>
 800f0e2:	06d9      	lsls	r1, r3, #27
 800f0e4:	d407      	bmi.n	800f0f6 <__swsetup_r+0x32>
 800f0e6:	2309      	movs	r3, #9
 800f0e8:	602b      	str	r3, [r5, #0]
 800f0ea:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800f0ee:	81a3      	strh	r3, [r4, #12]
 800f0f0:	f04f 30ff 	mov.w	r0, #4294967295
 800f0f4:	e034      	b.n	800f160 <__swsetup_r+0x9c>
 800f0f6:	0758      	lsls	r0, r3, #29
 800f0f8:	d512      	bpl.n	800f120 <__swsetup_r+0x5c>
 800f0fa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f0fc:	b141      	cbz	r1, 800f110 <__swsetup_r+0x4c>
 800f0fe:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f102:	4299      	cmp	r1, r3
 800f104:	d002      	beq.n	800f10c <__swsetup_r+0x48>
 800f106:	4628      	mov	r0, r5
 800f108:	f7fe faa8 	bl	800d65c <_free_r>
 800f10c:	2300      	movs	r3, #0
 800f10e:	6363      	str	r3, [r4, #52]	; 0x34
 800f110:	89a3      	ldrh	r3, [r4, #12]
 800f112:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800f116:	81a3      	strh	r3, [r4, #12]
 800f118:	2300      	movs	r3, #0
 800f11a:	6063      	str	r3, [r4, #4]
 800f11c:	6923      	ldr	r3, [r4, #16]
 800f11e:	6023      	str	r3, [r4, #0]
 800f120:	89a3      	ldrh	r3, [r4, #12]
 800f122:	f043 0308 	orr.w	r3, r3, #8
 800f126:	81a3      	strh	r3, [r4, #12]
 800f128:	6923      	ldr	r3, [r4, #16]
 800f12a:	b94b      	cbnz	r3, 800f140 <__swsetup_r+0x7c>
 800f12c:	89a3      	ldrh	r3, [r4, #12]
 800f12e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800f132:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f136:	d003      	beq.n	800f140 <__swsetup_r+0x7c>
 800f138:	4621      	mov	r1, r4
 800f13a:	4628      	mov	r0, r5
 800f13c:	f000 f88c 	bl	800f258 <__smakebuf_r>
 800f140:	89a0      	ldrh	r0, [r4, #12]
 800f142:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f146:	f010 0301 	ands.w	r3, r0, #1
 800f14a:	d00a      	beq.n	800f162 <__swsetup_r+0x9e>
 800f14c:	2300      	movs	r3, #0
 800f14e:	60a3      	str	r3, [r4, #8]
 800f150:	6963      	ldr	r3, [r4, #20]
 800f152:	425b      	negs	r3, r3
 800f154:	61a3      	str	r3, [r4, #24]
 800f156:	6923      	ldr	r3, [r4, #16]
 800f158:	b943      	cbnz	r3, 800f16c <__swsetup_r+0xa8>
 800f15a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800f15e:	d1c4      	bne.n	800f0ea <__swsetup_r+0x26>
 800f160:	bd38      	pop	{r3, r4, r5, pc}
 800f162:	0781      	lsls	r1, r0, #30
 800f164:	bf58      	it	pl
 800f166:	6963      	ldrpl	r3, [r4, #20]
 800f168:	60a3      	str	r3, [r4, #8]
 800f16a:	e7f4      	b.n	800f156 <__swsetup_r+0x92>
 800f16c:	2000      	movs	r0, #0
 800f16e:	e7f7      	b.n	800f160 <__swsetup_r+0x9c>
 800f170:	2000020c 	.word	0x2000020c

0800f174 <_raise_r>:
 800f174:	291f      	cmp	r1, #31
 800f176:	b538      	push	{r3, r4, r5, lr}
 800f178:	4604      	mov	r4, r0
 800f17a:	460d      	mov	r5, r1
 800f17c:	d904      	bls.n	800f188 <_raise_r+0x14>
 800f17e:	2316      	movs	r3, #22
 800f180:	6003      	str	r3, [r0, #0]
 800f182:	f04f 30ff 	mov.w	r0, #4294967295
 800f186:	bd38      	pop	{r3, r4, r5, pc}
 800f188:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800f18a:	b112      	cbz	r2, 800f192 <_raise_r+0x1e>
 800f18c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f190:	b94b      	cbnz	r3, 800f1a6 <_raise_r+0x32>
 800f192:	4620      	mov	r0, r4
 800f194:	f000 f830 	bl	800f1f8 <_getpid_r>
 800f198:	462a      	mov	r2, r5
 800f19a:	4601      	mov	r1, r0
 800f19c:	4620      	mov	r0, r4
 800f19e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f1a2:	f000 b817 	b.w	800f1d4 <_kill_r>
 800f1a6:	2b01      	cmp	r3, #1
 800f1a8:	d00a      	beq.n	800f1c0 <_raise_r+0x4c>
 800f1aa:	1c59      	adds	r1, r3, #1
 800f1ac:	d103      	bne.n	800f1b6 <_raise_r+0x42>
 800f1ae:	2316      	movs	r3, #22
 800f1b0:	6003      	str	r3, [r0, #0]
 800f1b2:	2001      	movs	r0, #1
 800f1b4:	e7e7      	b.n	800f186 <_raise_r+0x12>
 800f1b6:	2400      	movs	r4, #0
 800f1b8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800f1bc:	4628      	mov	r0, r5
 800f1be:	4798      	blx	r3
 800f1c0:	2000      	movs	r0, #0
 800f1c2:	e7e0      	b.n	800f186 <_raise_r+0x12>

0800f1c4 <raise>:
 800f1c4:	4b02      	ldr	r3, [pc, #8]	; (800f1d0 <raise+0xc>)
 800f1c6:	4601      	mov	r1, r0
 800f1c8:	6818      	ldr	r0, [r3, #0]
 800f1ca:	f7ff bfd3 	b.w	800f174 <_raise_r>
 800f1ce:	bf00      	nop
 800f1d0:	2000020c 	.word	0x2000020c

0800f1d4 <_kill_r>:
 800f1d4:	b538      	push	{r3, r4, r5, lr}
 800f1d6:	4d07      	ldr	r5, [pc, #28]	; (800f1f4 <_kill_r+0x20>)
 800f1d8:	2300      	movs	r3, #0
 800f1da:	4604      	mov	r4, r0
 800f1dc:	4608      	mov	r0, r1
 800f1de:	4611      	mov	r1, r2
 800f1e0:	602b      	str	r3, [r5, #0]
 800f1e2:	f7f4 f8bb 	bl	800335c <_kill>
 800f1e6:	1c43      	adds	r3, r0, #1
 800f1e8:	d102      	bne.n	800f1f0 <_kill_r+0x1c>
 800f1ea:	682b      	ldr	r3, [r5, #0]
 800f1ec:	b103      	cbz	r3, 800f1f0 <_kill_r+0x1c>
 800f1ee:	6023      	str	r3, [r4, #0]
 800f1f0:	bd38      	pop	{r3, r4, r5, pc}
 800f1f2:	bf00      	nop
 800f1f4:	20001074 	.word	0x20001074

0800f1f8 <_getpid_r>:
 800f1f8:	f7f4 b8a8 	b.w	800334c <_getpid>

0800f1fc <_malloc_usable_size_r>:
 800f1fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f200:	1f18      	subs	r0, r3, #4
 800f202:	2b00      	cmp	r3, #0
 800f204:	bfbc      	itt	lt
 800f206:	580b      	ldrlt	r3, [r1, r0]
 800f208:	18c0      	addlt	r0, r0, r3
 800f20a:	4770      	bx	lr

0800f20c <__swhatbuf_r>:
 800f20c:	b570      	push	{r4, r5, r6, lr}
 800f20e:	460c      	mov	r4, r1
 800f210:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f214:	2900      	cmp	r1, #0
 800f216:	b096      	sub	sp, #88	; 0x58
 800f218:	4615      	mov	r5, r2
 800f21a:	461e      	mov	r6, r3
 800f21c:	da0d      	bge.n	800f23a <__swhatbuf_r+0x2e>
 800f21e:	89a3      	ldrh	r3, [r4, #12]
 800f220:	f013 0f80 	tst.w	r3, #128	; 0x80
 800f224:	f04f 0100 	mov.w	r1, #0
 800f228:	bf0c      	ite	eq
 800f22a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800f22e:	2340      	movne	r3, #64	; 0x40
 800f230:	2000      	movs	r0, #0
 800f232:	6031      	str	r1, [r6, #0]
 800f234:	602b      	str	r3, [r5, #0]
 800f236:	b016      	add	sp, #88	; 0x58
 800f238:	bd70      	pop	{r4, r5, r6, pc}
 800f23a:	466a      	mov	r2, sp
 800f23c:	f000 f848 	bl	800f2d0 <_fstat_r>
 800f240:	2800      	cmp	r0, #0
 800f242:	dbec      	blt.n	800f21e <__swhatbuf_r+0x12>
 800f244:	9901      	ldr	r1, [sp, #4]
 800f246:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800f24a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800f24e:	4259      	negs	r1, r3
 800f250:	4159      	adcs	r1, r3
 800f252:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f256:	e7eb      	b.n	800f230 <__swhatbuf_r+0x24>

0800f258 <__smakebuf_r>:
 800f258:	898b      	ldrh	r3, [r1, #12]
 800f25a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800f25c:	079d      	lsls	r5, r3, #30
 800f25e:	4606      	mov	r6, r0
 800f260:	460c      	mov	r4, r1
 800f262:	d507      	bpl.n	800f274 <__smakebuf_r+0x1c>
 800f264:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800f268:	6023      	str	r3, [r4, #0]
 800f26a:	6123      	str	r3, [r4, #16]
 800f26c:	2301      	movs	r3, #1
 800f26e:	6163      	str	r3, [r4, #20]
 800f270:	b002      	add	sp, #8
 800f272:	bd70      	pop	{r4, r5, r6, pc}
 800f274:	ab01      	add	r3, sp, #4
 800f276:	466a      	mov	r2, sp
 800f278:	f7ff ffc8 	bl	800f20c <__swhatbuf_r>
 800f27c:	9900      	ldr	r1, [sp, #0]
 800f27e:	4605      	mov	r5, r0
 800f280:	4630      	mov	r0, r6
 800f282:	f7fe fdb7 	bl	800ddf4 <_malloc_r>
 800f286:	b948      	cbnz	r0, 800f29c <__smakebuf_r+0x44>
 800f288:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f28c:	059a      	lsls	r2, r3, #22
 800f28e:	d4ef      	bmi.n	800f270 <__smakebuf_r+0x18>
 800f290:	f023 0303 	bic.w	r3, r3, #3
 800f294:	f043 0302 	orr.w	r3, r3, #2
 800f298:	81a3      	strh	r3, [r4, #12]
 800f29a:	e7e3      	b.n	800f264 <__smakebuf_r+0xc>
 800f29c:	89a3      	ldrh	r3, [r4, #12]
 800f29e:	6020      	str	r0, [r4, #0]
 800f2a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f2a4:	81a3      	strh	r3, [r4, #12]
 800f2a6:	9b00      	ldr	r3, [sp, #0]
 800f2a8:	6163      	str	r3, [r4, #20]
 800f2aa:	9b01      	ldr	r3, [sp, #4]
 800f2ac:	6120      	str	r0, [r4, #16]
 800f2ae:	b15b      	cbz	r3, 800f2c8 <__smakebuf_r+0x70>
 800f2b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f2b4:	4630      	mov	r0, r6
 800f2b6:	f000 f81d 	bl	800f2f4 <_isatty_r>
 800f2ba:	b128      	cbz	r0, 800f2c8 <__smakebuf_r+0x70>
 800f2bc:	89a3      	ldrh	r3, [r4, #12]
 800f2be:	f023 0303 	bic.w	r3, r3, #3
 800f2c2:	f043 0301 	orr.w	r3, r3, #1
 800f2c6:	81a3      	strh	r3, [r4, #12]
 800f2c8:	89a3      	ldrh	r3, [r4, #12]
 800f2ca:	431d      	orrs	r5, r3
 800f2cc:	81a5      	strh	r5, [r4, #12]
 800f2ce:	e7cf      	b.n	800f270 <__smakebuf_r+0x18>

0800f2d0 <_fstat_r>:
 800f2d0:	b538      	push	{r3, r4, r5, lr}
 800f2d2:	4d07      	ldr	r5, [pc, #28]	; (800f2f0 <_fstat_r+0x20>)
 800f2d4:	2300      	movs	r3, #0
 800f2d6:	4604      	mov	r4, r0
 800f2d8:	4608      	mov	r0, r1
 800f2da:	4611      	mov	r1, r2
 800f2dc:	602b      	str	r3, [r5, #0]
 800f2de:	f7f4 f89c 	bl	800341a <_fstat>
 800f2e2:	1c43      	adds	r3, r0, #1
 800f2e4:	d102      	bne.n	800f2ec <_fstat_r+0x1c>
 800f2e6:	682b      	ldr	r3, [r5, #0]
 800f2e8:	b103      	cbz	r3, 800f2ec <_fstat_r+0x1c>
 800f2ea:	6023      	str	r3, [r4, #0]
 800f2ec:	bd38      	pop	{r3, r4, r5, pc}
 800f2ee:	bf00      	nop
 800f2f0:	20001074 	.word	0x20001074

0800f2f4 <_isatty_r>:
 800f2f4:	b538      	push	{r3, r4, r5, lr}
 800f2f6:	4d06      	ldr	r5, [pc, #24]	; (800f310 <_isatty_r+0x1c>)
 800f2f8:	2300      	movs	r3, #0
 800f2fa:	4604      	mov	r4, r0
 800f2fc:	4608      	mov	r0, r1
 800f2fe:	602b      	str	r3, [r5, #0]
 800f300:	f7f4 f89b 	bl	800343a <_isatty>
 800f304:	1c43      	adds	r3, r0, #1
 800f306:	d102      	bne.n	800f30e <_isatty_r+0x1a>
 800f308:	682b      	ldr	r3, [r5, #0]
 800f30a:	b103      	cbz	r3, 800f30e <_isatty_r+0x1a>
 800f30c:	6023      	str	r3, [r4, #0]
 800f30e:	bd38      	pop	{r3, r4, r5, pc}
 800f310:	20001074 	.word	0x20001074

0800f314 <atan2>:
 800f314:	f000 bbe0 	b.w	800fad8 <__ieee754_atan2>

0800f318 <sqrt>:
 800f318:	b538      	push	{r3, r4, r5, lr}
 800f31a:	ed2d 8b02 	vpush	{d8}
 800f31e:	ec55 4b10 	vmov	r4, r5, d0
 800f322:	f000 f8d1 	bl	800f4c8 <__ieee754_sqrt>
 800f326:	4622      	mov	r2, r4
 800f328:	462b      	mov	r3, r5
 800f32a:	4620      	mov	r0, r4
 800f32c:	4629      	mov	r1, r5
 800f32e:	eeb0 8a40 	vmov.f32	s16, s0
 800f332:	eef0 8a60 	vmov.f32	s17, s1
 800f336:	f7f1 fc09 	bl	8000b4c <__aeabi_dcmpun>
 800f33a:	b990      	cbnz	r0, 800f362 <sqrt+0x4a>
 800f33c:	2200      	movs	r2, #0
 800f33e:	2300      	movs	r3, #0
 800f340:	4620      	mov	r0, r4
 800f342:	4629      	mov	r1, r5
 800f344:	f7f1 fbda 	bl	8000afc <__aeabi_dcmplt>
 800f348:	b158      	cbz	r0, 800f362 <sqrt+0x4a>
 800f34a:	f7fd faab 	bl	800c8a4 <__errno>
 800f34e:	2321      	movs	r3, #33	; 0x21
 800f350:	6003      	str	r3, [r0, #0]
 800f352:	2200      	movs	r2, #0
 800f354:	2300      	movs	r3, #0
 800f356:	4610      	mov	r0, r2
 800f358:	4619      	mov	r1, r3
 800f35a:	f7f1 fa87 	bl	800086c <__aeabi_ddiv>
 800f35e:	ec41 0b18 	vmov	d8, r0, r1
 800f362:	eeb0 0a48 	vmov.f32	s0, s16
 800f366:	eef0 0a68 	vmov.f32	s1, s17
 800f36a:	ecbd 8b02 	vpop	{d8}
 800f36e:	bd38      	pop	{r3, r4, r5, pc}

0800f370 <cos>:
 800f370:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f372:	ec53 2b10 	vmov	r2, r3, d0
 800f376:	4826      	ldr	r0, [pc, #152]	; (800f410 <cos+0xa0>)
 800f378:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800f37c:	4281      	cmp	r1, r0
 800f37e:	dc06      	bgt.n	800f38e <cos+0x1e>
 800f380:	ed9f 1b21 	vldr	d1, [pc, #132]	; 800f408 <cos+0x98>
 800f384:	b005      	add	sp, #20
 800f386:	f85d eb04 	ldr.w	lr, [sp], #4
 800f38a:	f000 ba1d 	b.w	800f7c8 <__kernel_cos>
 800f38e:	4821      	ldr	r0, [pc, #132]	; (800f414 <cos+0xa4>)
 800f390:	4281      	cmp	r1, r0
 800f392:	dd09      	ble.n	800f3a8 <cos+0x38>
 800f394:	ee10 0a10 	vmov	r0, s0
 800f398:	4619      	mov	r1, r3
 800f39a:	f7f0 ff85 	bl	80002a8 <__aeabi_dsub>
 800f39e:	ec41 0b10 	vmov	d0, r0, r1
 800f3a2:	b005      	add	sp, #20
 800f3a4:	f85d fb04 	ldr.w	pc, [sp], #4
 800f3a8:	4668      	mov	r0, sp
 800f3aa:	f000 fc5d 	bl	800fc68 <__ieee754_rem_pio2>
 800f3ae:	f000 0003 	and.w	r0, r0, #3
 800f3b2:	2801      	cmp	r0, #1
 800f3b4:	d00b      	beq.n	800f3ce <cos+0x5e>
 800f3b6:	2802      	cmp	r0, #2
 800f3b8:	d016      	beq.n	800f3e8 <cos+0x78>
 800f3ba:	b9e0      	cbnz	r0, 800f3f6 <cos+0x86>
 800f3bc:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f3c0:	ed9d 0b00 	vldr	d0, [sp]
 800f3c4:	f000 fa00 	bl	800f7c8 <__kernel_cos>
 800f3c8:	ec51 0b10 	vmov	r0, r1, d0
 800f3cc:	e7e7      	b.n	800f39e <cos+0x2e>
 800f3ce:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f3d2:	ed9d 0b00 	vldr	d0, [sp]
 800f3d6:	f000 fabf 	bl	800f958 <__kernel_sin>
 800f3da:	ec53 2b10 	vmov	r2, r3, d0
 800f3de:	ee10 0a10 	vmov	r0, s0
 800f3e2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800f3e6:	e7da      	b.n	800f39e <cos+0x2e>
 800f3e8:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f3ec:	ed9d 0b00 	vldr	d0, [sp]
 800f3f0:	f000 f9ea 	bl	800f7c8 <__kernel_cos>
 800f3f4:	e7f1      	b.n	800f3da <cos+0x6a>
 800f3f6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f3fa:	ed9d 0b00 	vldr	d0, [sp]
 800f3fe:	2001      	movs	r0, #1
 800f400:	f000 faaa 	bl	800f958 <__kernel_sin>
 800f404:	e7e0      	b.n	800f3c8 <cos+0x58>
 800f406:	bf00      	nop
	...
 800f410:	3fe921fb 	.word	0x3fe921fb
 800f414:	7fefffff 	.word	0x7fefffff

0800f418 <sin>:
 800f418:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f41a:	ec53 2b10 	vmov	r2, r3, d0
 800f41e:	4828      	ldr	r0, [pc, #160]	; (800f4c0 <sin+0xa8>)
 800f420:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800f424:	4281      	cmp	r1, r0
 800f426:	dc07      	bgt.n	800f438 <sin+0x20>
 800f428:	ed9f 1b23 	vldr	d1, [pc, #140]	; 800f4b8 <sin+0xa0>
 800f42c:	2000      	movs	r0, #0
 800f42e:	b005      	add	sp, #20
 800f430:	f85d eb04 	ldr.w	lr, [sp], #4
 800f434:	f000 ba90 	b.w	800f958 <__kernel_sin>
 800f438:	4822      	ldr	r0, [pc, #136]	; (800f4c4 <sin+0xac>)
 800f43a:	4281      	cmp	r1, r0
 800f43c:	dd09      	ble.n	800f452 <sin+0x3a>
 800f43e:	ee10 0a10 	vmov	r0, s0
 800f442:	4619      	mov	r1, r3
 800f444:	f7f0 ff30 	bl	80002a8 <__aeabi_dsub>
 800f448:	ec41 0b10 	vmov	d0, r0, r1
 800f44c:	b005      	add	sp, #20
 800f44e:	f85d fb04 	ldr.w	pc, [sp], #4
 800f452:	4668      	mov	r0, sp
 800f454:	f000 fc08 	bl	800fc68 <__ieee754_rem_pio2>
 800f458:	f000 0003 	and.w	r0, r0, #3
 800f45c:	2801      	cmp	r0, #1
 800f45e:	d00c      	beq.n	800f47a <sin+0x62>
 800f460:	2802      	cmp	r0, #2
 800f462:	d011      	beq.n	800f488 <sin+0x70>
 800f464:	b9f0      	cbnz	r0, 800f4a4 <sin+0x8c>
 800f466:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f46a:	ed9d 0b00 	vldr	d0, [sp]
 800f46e:	2001      	movs	r0, #1
 800f470:	f000 fa72 	bl	800f958 <__kernel_sin>
 800f474:	ec51 0b10 	vmov	r0, r1, d0
 800f478:	e7e6      	b.n	800f448 <sin+0x30>
 800f47a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f47e:	ed9d 0b00 	vldr	d0, [sp]
 800f482:	f000 f9a1 	bl	800f7c8 <__kernel_cos>
 800f486:	e7f5      	b.n	800f474 <sin+0x5c>
 800f488:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f48c:	ed9d 0b00 	vldr	d0, [sp]
 800f490:	2001      	movs	r0, #1
 800f492:	f000 fa61 	bl	800f958 <__kernel_sin>
 800f496:	ec53 2b10 	vmov	r2, r3, d0
 800f49a:	ee10 0a10 	vmov	r0, s0
 800f49e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800f4a2:	e7d1      	b.n	800f448 <sin+0x30>
 800f4a4:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f4a8:	ed9d 0b00 	vldr	d0, [sp]
 800f4ac:	f000 f98c 	bl	800f7c8 <__kernel_cos>
 800f4b0:	e7f1      	b.n	800f496 <sin+0x7e>
 800f4b2:	bf00      	nop
 800f4b4:	f3af 8000 	nop.w
	...
 800f4c0:	3fe921fb 	.word	0x3fe921fb
 800f4c4:	7fefffff 	.word	0x7fefffff

0800f4c8 <__ieee754_sqrt>:
 800f4c8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f4cc:	ec55 4b10 	vmov	r4, r5, d0
 800f4d0:	4e67      	ldr	r6, [pc, #412]	; (800f670 <__ieee754_sqrt+0x1a8>)
 800f4d2:	43ae      	bics	r6, r5
 800f4d4:	ee10 0a10 	vmov	r0, s0
 800f4d8:	ee10 2a10 	vmov	r2, s0
 800f4dc:	4629      	mov	r1, r5
 800f4de:	462b      	mov	r3, r5
 800f4e0:	d10d      	bne.n	800f4fe <__ieee754_sqrt+0x36>
 800f4e2:	f7f1 f899 	bl	8000618 <__aeabi_dmul>
 800f4e6:	4602      	mov	r2, r0
 800f4e8:	460b      	mov	r3, r1
 800f4ea:	4620      	mov	r0, r4
 800f4ec:	4629      	mov	r1, r5
 800f4ee:	f7f0 fedd 	bl	80002ac <__adddf3>
 800f4f2:	4604      	mov	r4, r0
 800f4f4:	460d      	mov	r5, r1
 800f4f6:	ec45 4b10 	vmov	d0, r4, r5
 800f4fa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f4fe:	2d00      	cmp	r5, #0
 800f500:	dc0b      	bgt.n	800f51a <__ieee754_sqrt+0x52>
 800f502:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800f506:	4326      	orrs	r6, r4
 800f508:	d0f5      	beq.n	800f4f6 <__ieee754_sqrt+0x2e>
 800f50a:	b135      	cbz	r5, 800f51a <__ieee754_sqrt+0x52>
 800f50c:	f7f0 fecc 	bl	80002a8 <__aeabi_dsub>
 800f510:	4602      	mov	r2, r0
 800f512:	460b      	mov	r3, r1
 800f514:	f7f1 f9aa 	bl	800086c <__aeabi_ddiv>
 800f518:	e7eb      	b.n	800f4f2 <__ieee754_sqrt+0x2a>
 800f51a:	1509      	asrs	r1, r1, #20
 800f51c:	f000 808d 	beq.w	800f63a <__ieee754_sqrt+0x172>
 800f520:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f524:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 800f528:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800f52c:	07c9      	lsls	r1, r1, #31
 800f52e:	bf5c      	itt	pl
 800f530:	005b      	lslpl	r3, r3, #1
 800f532:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 800f536:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800f53a:	bf58      	it	pl
 800f53c:	0052      	lslpl	r2, r2, #1
 800f53e:	2500      	movs	r5, #0
 800f540:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800f544:	1076      	asrs	r6, r6, #1
 800f546:	0052      	lsls	r2, r2, #1
 800f548:	f04f 0e16 	mov.w	lr, #22
 800f54c:	46ac      	mov	ip, r5
 800f54e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800f552:	eb0c 0001 	add.w	r0, ip, r1
 800f556:	4298      	cmp	r0, r3
 800f558:	bfde      	ittt	le
 800f55a:	1a1b      	suble	r3, r3, r0
 800f55c:	eb00 0c01 	addle.w	ip, r0, r1
 800f560:	186d      	addle	r5, r5, r1
 800f562:	005b      	lsls	r3, r3, #1
 800f564:	f1be 0e01 	subs.w	lr, lr, #1
 800f568:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800f56c:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800f570:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800f574:	d1ed      	bne.n	800f552 <__ieee754_sqrt+0x8a>
 800f576:	4674      	mov	r4, lr
 800f578:	2720      	movs	r7, #32
 800f57a:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800f57e:	4563      	cmp	r3, ip
 800f580:	eb01 000e 	add.w	r0, r1, lr
 800f584:	dc02      	bgt.n	800f58c <__ieee754_sqrt+0xc4>
 800f586:	d113      	bne.n	800f5b0 <__ieee754_sqrt+0xe8>
 800f588:	4290      	cmp	r0, r2
 800f58a:	d811      	bhi.n	800f5b0 <__ieee754_sqrt+0xe8>
 800f58c:	2800      	cmp	r0, #0
 800f58e:	eb00 0e01 	add.w	lr, r0, r1
 800f592:	da57      	bge.n	800f644 <__ieee754_sqrt+0x17c>
 800f594:	f1be 0f00 	cmp.w	lr, #0
 800f598:	db54      	blt.n	800f644 <__ieee754_sqrt+0x17c>
 800f59a:	f10c 0801 	add.w	r8, ip, #1
 800f59e:	eba3 030c 	sub.w	r3, r3, ip
 800f5a2:	4290      	cmp	r0, r2
 800f5a4:	bf88      	it	hi
 800f5a6:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800f5aa:	1a12      	subs	r2, r2, r0
 800f5ac:	440c      	add	r4, r1
 800f5ae:	46c4      	mov	ip, r8
 800f5b0:	005b      	lsls	r3, r3, #1
 800f5b2:	3f01      	subs	r7, #1
 800f5b4:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800f5b8:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800f5bc:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800f5c0:	d1dd      	bne.n	800f57e <__ieee754_sqrt+0xb6>
 800f5c2:	4313      	orrs	r3, r2
 800f5c4:	d01b      	beq.n	800f5fe <__ieee754_sqrt+0x136>
 800f5c6:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 800f674 <__ieee754_sqrt+0x1ac>
 800f5ca:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 800f678 <__ieee754_sqrt+0x1b0>
 800f5ce:	e9da 0100 	ldrd	r0, r1, [sl]
 800f5d2:	e9db 2300 	ldrd	r2, r3, [fp]
 800f5d6:	f7f0 fe67 	bl	80002a8 <__aeabi_dsub>
 800f5da:	e9da 8900 	ldrd	r8, r9, [sl]
 800f5de:	4602      	mov	r2, r0
 800f5e0:	460b      	mov	r3, r1
 800f5e2:	4640      	mov	r0, r8
 800f5e4:	4649      	mov	r1, r9
 800f5e6:	f7f1 fa93 	bl	8000b10 <__aeabi_dcmple>
 800f5ea:	b140      	cbz	r0, 800f5fe <__ieee754_sqrt+0x136>
 800f5ec:	f1b4 3fff 	cmp.w	r4, #4294967295
 800f5f0:	e9da 0100 	ldrd	r0, r1, [sl]
 800f5f4:	e9db 2300 	ldrd	r2, r3, [fp]
 800f5f8:	d126      	bne.n	800f648 <__ieee754_sqrt+0x180>
 800f5fa:	3501      	adds	r5, #1
 800f5fc:	463c      	mov	r4, r7
 800f5fe:	106a      	asrs	r2, r5, #1
 800f600:	0863      	lsrs	r3, r4, #1
 800f602:	07e9      	lsls	r1, r5, #31
 800f604:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800f608:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800f60c:	bf48      	it	mi
 800f60e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800f612:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 800f616:	461c      	mov	r4, r3
 800f618:	e76d      	b.n	800f4f6 <__ieee754_sqrt+0x2e>
 800f61a:	0ad3      	lsrs	r3, r2, #11
 800f61c:	3815      	subs	r0, #21
 800f61e:	0552      	lsls	r2, r2, #21
 800f620:	2b00      	cmp	r3, #0
 800f622:	d0fa      	beq.n	800f61a <__ieee754_sqrt+0x152>
 800f624:	02dc      	lsls	r4, r3, #11
 800f626:	d50a      	bpl.n	800f63e <__ieee754_sqrt+0x176>
 800f628:	f1c1 0420 	rsb	r4, r1, #32
 800f62c:	fa22 f404 	lsr.w	r4, r2, r4
 800f630:	1e4d      	subs	r5, r1, #1
 800f632:	408a      	lsls	r2, r1
 800f634:	4323      	orrs	r3, r4
 800f636:	1b41      	subs	r1, r0, r5
 800f638:	e772      	b.n	800f520 <__ieee754_sqrt+0x58>
 800f63a:	4608      	mov	r0, r1
 800f63c:	e7f0      	b.n	800f620 <__ieee754_sqrt+0x158>
 800f63e:	005b      	lsls	r3, r3, #1
 800f640:	3101      	adds	r1, #1
 800f642:	e7ef      	b.n	800f624 <__ieee754_sqrt+0x15c>
 800f644:	46e0      	mov	r8, ip
 800f646:	e7aa      	b.n	800f59e <__ieee754_sqrt+0xd6>
 800f648:	f7f0 fe30 	bl	80002ac <__adddf3>
 800f64c:	e9da 8900 	ldrd	r8, r9, [sl]
 800f650:	4602      	mov	r2, r0
 800f652:	460b      	mov	r3, r1
 800f654:	4640      	mov	r0, r8
 800f656:	4649      	mov	r1, r9
 800f658:	f7f1 fa50 	bl	8000afc <__aeabi_dcmplt>
 800f65c:	b120      	cbz	r0, 800f668 <__ieee754_sqrt+0x1a0>
 800f65e:	1ca0      	adds	r0, r4, #2
 800f660:	bf08      	it	eq
 800f662:	3501      	addeq	r5, #1
 800f664:	3402      	adds	r4, #2
 800f666:	e7ca      	b.n	800f5fe <__ieee754_sqrt+0x136>
 800f668:	3401      	adds	r4, #1
 800f66a:	f024 0401 	bic.w	r4, r4, #1
 800f66e:	e7c6      	b.n	800f5fe <__ieee754_sqrt+0x136>
 800f670:	7ff00000 	.word	0x7ff00000
 800f674:	20000210 	.word	0x20000210
 800f678:	20000218 	.word	0x20000218
 800f67c:	00000000 	.word	0x00000000

0800f680 <floor>:
 800f680:	ec51 0b10 	vmov	r0, r1, d0
 800f684:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800f688:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f68c:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 800f690:	2e13      	cmp	r6, #19
 800f692:	ee10 5a10 	vmov	r5, s0
 800f696:	ee10 8a10 	vmov	r8, s0
 800f69a:	460c      	mov	r4, r1
 800f69c:	dc31      	bgt.n	800f702 <floor+0x82>
 800f69e:	2e00      	cmp	r6, #0
 800f6a0:	da14      	bge.n	800f6cc <floor+0x4c>
 800f6a2:	a333      	add	r3, pc, #204	; (adr r3, 800f770 <floor+0xf0>)
 800f6a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6a8:	f7f0 fe00 	bl	80002ac <__adddf3>
 800f6ac:	2200      	movs	r2, #0
 800f6ae:	2300      	movs	r3, #0
 800f6b0:	f7f1 fa42 	bl	8000b38 <__aeabi_dcmpgt>
 800f6b4:	b138      	cbz	r0, 800f6c6 <floor+0x46>
 800f6b6:	2c00      	cmp	r4, #0
 800f6b8:	da53      	bge.n	800f762 <floor+0xe2>
 800f6ba:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800f6be:	4325      	orrs	r5, r4
 800f6c0:	d052      	beq.n	800f768 <floor+0xe8>
 800f6c2:	4c2d      	ldr	r4, [pc, #180]	; (800f778 <floor+0xf8>)
 800f6c4:	2500      	movs	r5, #0
 800f6c6:	4621      	mov	r1, r4
 800f6c8:	4628      	mov	r0, r5
 800f6ca:	e024      	b.n	800f716 <floor+0x96>
 800f6cc:	4f2b      	ldr	r7, [pc, #172]	; (800f77c <floor+0xfc>)
 800f6ce:	4137      	asrs	r7, r6
 800f6d0:	ea01 0307 	and.w	r3, r1, r7
 800f6d4:	4303      	orrs	r3, r0
 800f6d6:	d01e      	beq.n	800f716 <floor+0x96>
 800f6d8:	a325      	add	r3, pc, #148	; (adr r3, 800f770 <floor+0xf0>)
 800f6da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6de:	f7f0 fde5 	bl	80002ac <__adddf3>
 800f6e2:	2200      	movs	r2, #0
 800f6e4:	2300      	movs	r3, #0
 800f6e6:	f7f1 fa27 	bl	8000b38 <__aeabi_dcmpgt>
 800f6ea:	2800      	cmp	r0, #0
 800f6ec:	d0eb      	beq.n	800f6c6 <floor+0x46>
 800f6ee:	2c00      	cmp	r4, #0
 800f6f0:	bfbe      	ittt	lt
 800f6f2:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800f6f6:	4133      	asrlt	r3, r6
 800f6f8:	18e4      	addlt	r4, r4, r3
 800f6fa:	ea24 0407 	bic.w	r4, r4, r7
 800f6fe:	2500      	movs	r5, #0
 800f700:	e7e1      	b.n	800f6c6 <floor+0x46>
 800f702:	2e33      	cmp	r6, #51	; 0x33
 800f704:	dd0b      	ble.n	800f71e <floor+0x9e>
 800f706:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800f70a:	d104      	bne.n	800f716 <floor+0x96>
 800f70c:	ee10 2a10 	vmov	r2, s0
 800f710:	460b      	mov	r3, r1
 800f712:	f7f0 fdcb 	bl	80002ac <__adddf3>
 800f716:	ec41 0b10 	vmov	d0, r0, r1
 800f71a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f71e:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 800f722:	f04f 37ff 	mov.w	r7, #4294967295
 800f726:	40df      	lsrs	r7, r3
 800f728:	4238      	tst	r0, r7
 800f72a:	d0f4      	beq.n	800f716 <floor+0x96>
 800f72c:	a310      	add	r3, pc, #64	; (adr r3, 800f770 <floor+0xf0>)
 800f72e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f732:	f7f0 fdbb 	bl	80002ac <__adddf3>
 800f736:	2200      	movs	r2, #0
 800f738:	2300      	movs	r3, #0
 800f73a:	f7f1 f9fd 	bl	8000b38 <__aeabi_dcmpgt>
 800f73e:	2800      	cmp	r0, #0
 800f740:	d0c1      	beq.n	800f6c6 <floor+0x46>
 800f742:	2c00      	cmp	r4, #0
 800f744:	da0a      	bge.n	800f75c <floor+0xdc>
 800f746:	2e14      	cmp	r6, #20
 800f748:	d101      	bne.n	800f74e <floor+0xce>
 800f74a:	3401      	adds	r4, #1
 800f74c:	e006      	b.n	800f75c <floor+0xdc>
 800f74e:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800f752:	2301      	movs	r3, #1
 800f754:	40b3      	lsls	r3, r6
 800f756:	441d      	add	r5, r3
 800f758:	45a8      	cmp	r8, r5
 800f75a:	d8f6      	bhi.n	800f74a <floor+0xca>
 800f75c:	ea25 0507 	bic.w	r5, r5, r7
 800f760:	e7b1      	b.n	800f6c6 <floor+0x46>
 800f762:	2500      	movs	r5, #0
 800f764:	462c      	mov	r4, r5
 800f766:	e7ae      	b.n	800f6c6 <floor+0x46>
 800f768:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800f76c:	e7ab      	b.n	800f6c6 <floor+0x46>
 800f76e:	bf00      	nop
 800f770:	8800759c 	.word	0x8800759c
 800f774:	7e37e43c 	.word	0x7e37e43c
 800f778:	bff00000 	.word	0xbff00000
 800f77c:	000fffff 	.word	0x000fffff

0800f780 <roundf>:
 800f780:	ee10 0a10 	vmov	r0, s0
 800f784:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800f788:	3a7f      	subs	r2, #127	; 0x7f
 800f78a:	2a16      	cmp	r2, #22
 800f78c:	dc15      	bgt.n	800f7ba <roundf+0x3a>
 800f78e:	2a00      	cmp	r2, #0
 800f790:	da08      	bge.n	800f7a4 <roundf+0x24>
 800f792:	3201      	adds	r2, #1
 800f794:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800f798:	d101      	bne.n	800f79e <roundf+0x1e>
 800f79a:	f043 537e 	orr.w	r3, r3, #1065353216	; 0x3f800000
 800f79e:	ee00 3a10 	vmov	s0, r3
 800f7a2:	4770      	bx	lr
 800f7a4:	4907      	ldr	r1, [pc, #28]	; (800f7c4 <roundf+0x44>)
 800f7a6:	4111      	asrs	r1, r2
 800f7a8:	4208      	tst	r0, r1
 800f7aa:	d0fa      	beq.n	800f7a2 <roundf+0x22>
 800f7ac:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800f7b0:	4113      	asrs	r3, r2
 800f7b2:	4403      	add	r3, r0
 800f7b4:	ea23 0301 	bic.w	r3, r3, r1
 800f7b8:	e7f1      	b.n	800f79e <roundf+0x1e>
 800f7ba:	2a80      	cmp	r2, #128	; 0x80
 800f7bc:	d1f1      	bne.n	800f7a2 <roundf+0x22>
 800f7be:	ee30 0a00 	vadd.f32	s0, s0, s0
 800f7c2:	4770      	bx	lr
 800f7c4:	007fffff 	.word	0x007fffff

0800f7c8 <__kernel_cos>:
 800f7c8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f7cc:	ec57 6b10 	vmov	r6, r7, d0
 800f7d0:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800f7d4:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800f7d8:	ed8d 1b00 	vstr	d1, [sp]
 800f7dc:	da07      	bge.n	800f7ee <__kernel_cos+0x26>
 800f7de:	ee10 0a10 	vmov	r0, s0
 800f7e2:	4639      	mov	r1, r7
 800f7e4:	f7f1 f9c8 	bl	8000b78 <__aeabi_d2iz>
 800f7e8:	2800      	cmp	r0, #0
 800f7ea:	f000 8088 	beq.w	800f8fe <__kernel_cos+0x136>
 800f7ee:	4632      	mov	r2, r6
 800f7f0:	463b      	mov	r3, r7
 800f7f2:	4630      	mov	r0, r6
 800f7f4:	4639      	mov	r1, r7
 800f7f6:	f7f0 ff0f 	bl	8000618 <__aeabi_dmul>
 800f7fa:	4b51      	ldr	r3, [pc, #324]	; (800f940 <__kernel_cos+0x178>)
 800f7fc:	2200      	movs	r2, #0
 800f7fe:	4604      	mov	r4, r0
 800f800:	460d      	mov	r5, r1
 800f802:	f7f0 ff09 	bl	8000618 <__aeabi_dmul>
 800f806:	a340      	add	r3, pc, #256	; (adr r3, 800f908 <__kernel_cos+0x140>)
 800f808:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f80c:	4682      	mov	sl, r0
 800f80e:	468b      	mov	fp, r1
 800f810:	4620      	mov	r0, r4
 800f812:	4629      	mov	r1, r5
 800f814:	f7f0 ff00 	bl	8000618 <__aeabi_dmul>
 800f818:	a33d      	add	r3, pc, #244	; (adr r3, 800f910 <__kernel_cos+0x148>)
 800f81a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f81e:	f7f0 fd45 	bl	80002ac <__adddf3>
 800f822:	4622      	mov	r2, r4
 800f824:	462b      	mov	r3, r5
 800f826:	f7f0 fef7 	bl	8000618 <__aeabi_dmul>
 800f82a:	a33b      	add	r3, pc, #236	; (adr r3, 800f918 <__kernel_cos+0x150>)
 800f82c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f830:	f7f0 fd3a 	bl	80002a8 <__aeabi_dsub>
 800f834:	4622      	mov	r2, r4
 800f836:	462b      	mov	r3, r5
 800f838:	f7f0 feee 	bl	8000618 <__aeabi_dmul>
 800f83c:	a338      	add	r3, pc, #224	; (adr r3, 800f920 <__kernel_cos+0x158>)
 800f83e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f842:	f7f0 fd33 	bl	80002ac <__adddf3>
 800f846:	4622      	mov	r2, r4
 800f848:	462b      	mov	r3, r5
 800f84a:	f7f0 fee5 	bl	8000618 <__aeabi_dmul>
 800f84e:	a336      	add	r3, pc, #216	; (adr r3, 800f928 <__kernel_cos+0x160>)
 800f850:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f854:	f7f0 fd28 	bl	80002a8 <__aeabi_dsub>
 800f858:	4622      	mov	r2, r4
 800f85a:	462b      	mov	r3, r5
 800f85c:	f7f0 fedc 	bl	8000618 <__aeabi_dmul>
 800f860:	a333      	add	r3, pc, #204	; (adr r3, 800f930 <__kernel_cos+0x168>)
 800f862:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f866:	f7f0 fd21 	bl	80002ac <__adddf3>
 800f86a:	4622      	mov	r2, r4
 800f86c:	462b      	mov	r3, r5
 800f86e:	f7f0 fed3 	bl	8000618 <__aeabi_dmul>
 800f872:	4622      	mov	r2, r4
 800f874:	462b      	mov	r3, r5
 800f876:	f7f0 fecf 	bl	8000618 <__aeabi_dmul>
 800f87a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f87e:	4604      	mov	r4, r0
 800f880:	460d      	mov	r5, r1
 800f882:	4630      	mov	r0, r6
 800f884:	4639      	mov	r1, r7
 800f886:	f7f0 fec7 	bl	8000618 <__aeabi_dmul>
 800f88a:	460b      	mov	r3, r1
 800f88c:	4602      	mov	r2, r0
 800f88e:	4629      	mov	r1, r5
 800f890:	4620      	mov	r0, r4
 800f892:	f7f0 fd09 	bl	80002a8 <__aeabi_dsub>
 800f896:	4b2b      	ldr	r3, [pc, #172]	; (800f944 <__kernel_cos+0x17c>)
 800f898:	4598      	cmp	r8, r3
 800f89a:	4606      	mov	r6, r0
 800f89c:	460f      	mov	r7, r1
 800f89e:	dc10      	bgt.n	800f8c2 <__kernel_cos+0xfa>
 800f8a0:	4602      	mov	r2, r0
 800f8a2:	460b      	mov	r3, r1
 800f8a4:	4650      	mov	r0, sl
 800f8a6:	4659      	mov	r1, fp
 800f8a8:	f7f0 fcfe 	bl	80002a8 <__aeabi_dsub>
 800f8ac:	460b      	mov	r3, r1
 800f8ae:	4926      	ldr	r1, [pc, #152]	; (800f948 <__kernel_cos+0x180>)
 800f8b0:	4602      	mov	r2, r0
 800f8b2:	2000      	movs	r0, #0
 800f8b4:	f7f0 fcf8 	bl	80002a8 <__aeabi_dsub>
 800f8b8:	ec41 0b10 	vmov	d0, r0, r1
 800f8bc:	b003      	add	sp, #12
 800f8be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f8c2:	4b22      	ldr	r3, [pc, #136]	; (800f94c <__kernel_cos+0x184>)
 800f8c4:	4920      	ldr	r1, [pc, #128]	; (800f948 <__kernel_cos+0x180>)
 800f8c6:	4598      	cmp	r8, r3
 800f8c8:	bfcc      	ite	gt
 800f8ca:	4d21      	ldrgt	r5, [pc, #132]	; (800f950 <__kernel_cos+0x188>)
 800f8cc:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800f8d0:	2400      	movs	r4, #0
 800f8d2:	4622      	mov	r2, r4
 800f8d4:	462b      	mov	r3, r5
 800f8d6:	2000      	movs	r0, #0
 800f8d8:	f7f0 fce6 	bl	80002a8 <__aeabi_dsub>
 800f8dc:	4622      	mov	r2, r4
 800f8de:	4680      	mov	r8, r0
 800f8e0:	4689      	mov	r9, r1
 800f8e2:	462b      	mov	r3, r5
 800f8e4:	4650      	mov	r0, sl
 800f8e6:	4659      	mov	r1, fp
 800f8e8:	f7f0 fcde 	bl	80002a8 <__aeabi_dsub>
 800f8ec:	4632      	mov	r2, r6
 800f8ee:	463b      	mov	r3, r7
 800f8f0:	f7f0 fcda 	bl	80002a8 <__aeabi_dsub>
 800f8f4:	4602      	mov	r2, r0
 800f8f6:	460b      	mov	r3, r1
 800f8f8:	4640      	mov	r0, r8
 800f8fa:	4649      	mov	r1, r9
 800f8fc:	e7da      	b.n	800f8b4 <__kernel_cos+0xec>
 800f8fe:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800f938 <__kernel_cos+0x170>
 800f902:	e7db      	b.n	800f8bc <__kernel_cos+0xf4>
 800f904:	f3af 8000 	nop.w
 800f908:	be8838d4 	.word	0xbe8838d4
 800f90c:	bda8fae9 	.word	0xbda8fae9
 800f910:	bdb4b1c4 	.word	0xbdb4b1c4
 800f914:	3e21ee9e 	.word	0x3e21ee9e
 800f918:	809c52ad 	.word	0x809c52ad
 800f91c:	3e927e4f 	.word	0x3e927e4f
 800f920:	19cb1590 	.word	0x19cb1590
 800f924:	3efa01a0 	.word	0x3efa01a0
 800f928:	16c15177 	.word	0x16c15177
 800f92c:	3f56c16c 	.word	0x3f56c16c
 800f930:	5555554c 	.word	0x5555554c
 800f934:	3fa55555 	.word	0x3fa55555
 800f938:	00000000 	.word	0x00000000
 800f93c:	3ff00000 	.word	0x3ff00000
 800f940:	3fe00000 	.word	0x3fe00000
 800f944:	3fd33332 	.word	0x3fd33332
 800f948:	3ff00000 	.word	0x3ff00000
 800f94c:	3fe90000 	.word	0x3fe90000
 800f950:	3fd20000 	.word	0x3fd20000
 800f954:	00000000 	.word	0x00000000

0800f958 <__kernel_sin>:
 800f958:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f95c:	ed2d 8b04 	vpush	{d8-d9}
 800f960:	eeb0 8a41 	vmov.f32	s16, s2
 800f964:	eef0 8a61 	vmov.f32	s17, s3
 800f968:	ec55 4b10 	vmov	r4, r5, d0
 800f96c:	b083      	sub	sp, #12
 800f96e:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800f972:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800f976:	9001      	str	r0, [sp, #4]
 800f978:	da06      	bge.n	800f988 <__kernel_sin+0x30>
 800f97a:	ee10 0a10 	vmov	r0, s0
 800f97e:	4629      	mov	r1, r5
 800f980:	f7f1 f8fa 	bl	8000b78 <__aeabi_d2iz>
 800f984:	2800      	cmp	r0, #0
 800f986:	d051      	beq.n	800fa2c <__kernel_sin+0xd4>
 800f988:	4622      	mov	r2, r4
 800f98a:	462b      	mov	r3, r5
 800f98c:	4620      	mov	r0, r4
 800f98e:	4629      	mov	r1, r5
 800f990:	f7f0 fe42 	bl	8000618 <__aeabi_dmul>
 800f994:	4682      	mov	sl, r0
 800f996:	468b      	mov	fp, r1
 800f998:	4602      	mov	r2, r0
 800f99a:	460b      	mov	r3, r1
 800f99c:	4620      	mov	r0, r4
 800f99e:	4629      	mov	r1, r5
 800f9a0:	f7f0 fe3a 	bl	8000618 <__aeabi_dmul>
 800f9a4:	a341      	add	r3, pc, #260	; (adr r3, 800faac <__kernel_sin+0x154>)
 800f9a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9aa:	4680      	mov	r8, r0
 800f9ac:	4689      	mov	r9, r1
 800f9ae:	4650      	mov	r0, sl
 800f9b0:	4659      	mov	r1, fp
 800f9b2:	f7f0 fe31 	bl	8000618 <__aeabi_dmul>
 800f9b6:	a33f      	add	r3, pc, #252	; (adr r3, 800fab4 <__kernel_sin+0x15c>)
 800f9b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9bc:	f7f0 fc74 	bl	80002a8 <__aeabi_dsub>
 800f9c0:	4652      	mov	r2, sl
 800f9c2:	465b      	mov	r3, fp
 800f9c4:	f7f0 fe28 	bl	8000618 <__aeabi_dmul>
 800f9c8:	a33c      	add	r3, pc, #240	; (adr r3, 800fabc <__kernel_sin+0x164>)
 800f9ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9ce:	f7f0 fc6d 	bl	80002ac <__adddf3>
 800f9d2:	4652      	mov	r2, sl
 800f9d4:	465b      	mov	r3, fp
 800f9d6:	f7f0 fe1f 	bl	8000618 <__aeabi_dmul>
 800f9da:	a33a      	add	r3, pc, #232	; (adr r3, 800fac4 <__kernel_sin+0x16c>)
 800f9dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9e0:	f7f0 fc62 	bl	80002a8 <__aeabi_dsub>
 800f9e4:	4652      	mov	r2, sl
 800f9e6:	465b      	mov	r3, fp
 800f9e8:	f7f0 fe16 	bl	8000618 <__aeabi_dmul>
 800f9ec:	a337      	add	r3, pc, #220	; (adr r3, 800facc <__kernel_sin+0x174>)
 800f9ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9f2:	f7f0 fc5b 	bl	80002ac <__adddf3>
 800f9f6:	9b01      	ldr	r3, [sp, #4]
 800f9f8:	4606      	mov	r6, r0
 800f9fa:	460f      	mov	r7, r1
 800f9fc:	b9eb      	cbnz	r3, 800fa3a <__kernel_sin+0xe2>
 800f9fe:	4602      	mov	r2, r0
 800fa00:	460b      	mov	r3, r1
 800fa02:	4650      	mov	r0, sl
 800fa04:	4659      	mov	r1, fp
 800fa06:	f7f0 fe07 	bl	8000618 <__aeabi_dmul>
 800fa0a:	a325      	add	r3, pc, #148	; (adr r3, 800faa0 <__kernel_sin+0x148>)
 800fa0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa10:	f7f0 fc4a 	bl	80002a8 <__aeabi_dsub>
 800fa14:	4642      	mov	r2, r8
 800fa16:	464b      	mov	r3, r9
 800fa18:	f7f0 fdfe 	bl	8000618 <__aeabi_dmul>
 800fa1c:	4602      	mov	r2, r0
 800fa1e:	460b      	mov	r3, r1
 800fa20:	4620      	mov	r0, r4
 800fa22:	4629      	mov	r1, r5
 800fa24:	f7f0 fc42 	bl	80002ac <__adddf3>
 800fa28:	4604      	mov	r4, r0
 800fa2a:	460d      	mov	r5, r1
 800fa2c:	ec45 4b10 	vmov	d0, r4, r5
 800fa30:	b003      	add	sp, #12
 800fa32:	ecbd 8b04 	vpop	{d8-d9}
 800fa36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa3a:	4b1b      	ldr	r3, [pc, #108]	; (800faa8 <__kernel_sin+0x150>)
 800fa3c:	ec51 0b18 	vmov	r0, r1, d8
 800fa40:	2200      	movs	r2, #0
 800fa42:	f7f0 fde9 	bl	8000618 <__aeabi_dmul>
 800fa46:	4632      	mov	r2, r6
 800fa48:	ec41 0b19 	vmov	d9, r0, r1
 800fa4c:	463b      	mov	r3, r7
 800fa4e:	4640      	mov	r0, r8
 800fa50:	4649      	mov	r1, r9
 800fa52:	f7f0 fde1 	bl	8000618 <__aeabi_dmul>
 800fa56:	4602      	mov	r2, r0
 800fa58:	460b      	mov	r3, r1
 800fa5a:	ec51 0b19 	vmov	r0, r1, d9
 800fa5e:	f7f0 fc23 	bl	80002a8 <__aeabi_dsub>
 800fa62:	4652      	mov	r2, sl
 800fa64:	465b      	mov	r3, fp
 800fa66:	f7f0 fdd7 	bl	8000618 <__aeabi_dmul>
 800fa6a:	ec53 2b18 	vmov	r2, r3, d8
 800fa6e:	f7f0 fc1b 	bl	80002a8 <__aeabi_dsub>
 800fa72:	a30b      	add	r3, pc, #44	; (adr r3, 800faa0 <__kernel_sin+0x148>)
 800fa74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa78:	4606      	mov	r6, r0
 800fa7a:	460f      	mov	r7, r1
 800fa7c:	4640      	mov	r0, r8
 800fa7e:	4649      	mov	r1, r9
 800fa80:	f7f0 fdca 	bl	8000618 <__aeabi_dmul>
 800fa84:	4602      	mov	r2, r0
 800fa86:	460b      	mov	r3, r1
 800fa88:	4630      	mov	r0, r6
 800fa8a:	4639      	mov	r1, r7
 800fa8c:	f7f0 fc0e 	bl	80002ac <__adddf3>
 800fa90:	4602      	mov	r2, r0
 800fa92:	460b      	mov	r3, r1
 800fa94:	4620      	mov	r0, r4
 800fa96:	4629      	mov	r1, r5
 800fa98:	f7f0 fc06 	bl	80002a8 <__aeabi_dsub>
 800fa9c:	e7c4      	b.n	800fa28 <__kernel_sin+0xd0>
 800fa9e:	bf00      	nop
 800faa0:	55555549 	.word	0x55555549
 800faa4:	3fc55555 	.word	0x3fc55555
 800faa8:	3fe00000 	.word	0x3fe00000
 800faac:	5acfd57c 	.word	0x5acfd57c
 800fab0:	3de5d93a 	.word	0x3de5d93a
 800fab4:	8a2b9ceb 	.word	0x8a2b9ceb
 800fab8:	3e5ae5e6 	.word	0x3e5ae5e6
 800fabc:	57b1fe7d 	.word	0x57b1fe7d
 800fac0:	3ec71de3 	.word	0x3ec71de3
 800fac4:	19c161d5 	.word	0x19c161d5
 800fac8:	3f2a01a0 	.word	0x3f2a01a0
 800facc:	1110f8a6 	.word	0x1110f8a6
 800fad0:	3f811111 	.word	0x3f811111
 800fad4:	00000000 	.word	0x00000000

0800fad8 <__ieee754_atan2>:
 800fad8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fadc:	ec57 6b11 	vmov	r6, r7, d1
 800fae0:	4273      	negs	r3, r6
 800fae2:	f8df 817c 	ldr.w	r8, [pc, #380]	; 800fc60 <__ieee754_atan2+0x188>
 800fae6:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800faea:	4333      	orrs	r3, r6
 800faec:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800faf0:	4543      	cmp	r3, r8
 800faf2:	ec51 0b10 	vmov	r0, r1, d0
 800faf6:	ee11 5a10 	vmov	r5, s2
 800fafa:	d80a      	bhi.n	800fb12 <__ieee754_atan2+0x3a>
 800fafc:	4244      	negs	r4, r0
 800fafe:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800fb02:	4304      	orrs	r4, r0
 800fb04:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800fb08:	4544      	cmp	r4, r8
 800fb0a:	ee10 9a10 	vmov	r9, s0
 800fb0e:	468e      	mov	lr, r1
 800fb10:	d907      	bls.n	800fb22 <__ieee754_atan2+0x4a>
 800fb12:	4632      	mov	r2, r6
 800fb14:	463b      	mov	r3, r7
 800fb16:	f7f0 fbc9 	bl	80002ac <__adddf3>
 800fb1a:	ec41 0b10 	vmov	d0, r0, r1
 800fb1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fb22:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800fb26:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800fb2a:	4334      	orrs	r4, r6
 800fb2c:	d103      	bne.n	800fb36 <__ieee754_atan2+0x5e>
 800fb2e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fb32:	f000 baa1 	b.w	8010078 <atan>
 800fb36:	17bc      	asrs	r4, r7, #30
 800fb38:	f004 0402 	and.w	r4, r4, #2
 800fb3c:	ea53 0909 	orrs.w	r9, r3, r9
 800fb40:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800fb44:	d107      	bne.n	800fb56 <__ieee754_atan2+0x7e>
 800fb46:	2c02      	cmp	r4, #2
 800fb48:	d05f      	beq.n	800fc0a <__ieee754_atan2+0x132>
 800fb4a:	2c03      	cmp	r4, #3
 800fb4c:	d1e5      	bne.n	800fb1a <__ieee754_atan2+0x42>
 800fb4e:	a140      	add	r1, pc, #256	; (adr r1, 800fc50 <__ieee754_atan2+0x178>)
 800fb50:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fb54:	e7e1      	b.n	800fb1a <__ieee754_atan2+0x42>
 800fb56:	4315      	orrs	r5, r2
 800fb58:	d106      	bne.n	800fb68 <__ieee754_atan2+0x90>
 800fb5a:	f1be 0f00 	cmp.w	lr, #0
 800fb5e:	da5f      	bge.n	800fc20 <__ieee754_atan2+0x148>
 800fb60:	a13d      	add	r1, pc, #244	; (adr r1, 800fc58 <__ieee754_atan2+0x180>)
 800fb62:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fb66:	e7d8      	b.n	800fb1a <__ieee754_atan2+0x42>
 800fb68:	4542      	cmp	r2, r8
 800fb6a:	d10f      	bne.n	800fb8c <__ieee754_atan2+0xb4>
 800fb6c:	4293      	cmp	r3, r2
 800fb6e:	f104 34ff 	add.w	r4, r4, #4294967295
 800fb72:	d107      	bne.n	800fb84 <__ieee754_atan2+0xac>
 800fb74:	2c02      	cmp	r4, #2
 800fb76:	d84c      	bhi.n	800fc12 <__ieee754_atan2+0x13a>
 800fb78:	4b33      	ldr	r3, [pc, #204]	; (800fc48 <__ieee754_atan2+0x170>)
 800fb7a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800fb7e:	e9d3 0100 	ldrd	r0, r1, [r3]
 800fb82:	e7ca      	b.n	800fb1a <__ieee754_atan2+0x42>
 800fb84:	2c02      	cmp	r4, #2
 800fb86:	d848      	bhi.n	800fc1a <__ieee754_atan2+0x142>
 800fb88:	4b30      	ldr	r3, [pc, #192]	; (800fc4c <__ieee754_atan2+0x174>)
 800fb8a:	e7f6      	b.n	800fb7a <__ieee754_atan2+0xa2>
 800fb8c:	4543      	cmp	r3, r8
 800fb8e:	d0e4      	beq.n	800fb5a <__ieee754_atan2+0x82>
 800fb90:	1a9b      	subs	r3, r3, r2
 800fb92:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800fb96:	ea4f 5223 	mov.w	r2, r3, asr #20
 800fb9a:	da1e      	bge.n	800fbda <__ieee754_atan2+0x102>
 800fb9c:	2f00      	cmp	r7, #0
 800fb9e:	da01      	bge.n	800fba4 <__ieee754_atan2+0xcc>
 800fba0:	323c      	adds	r2, #60	; 0x3c
 800fba2:	db1e      	blt.n	800fbe2 <__ieee754_atan2+0x10a>
 800fba4:	4632      	mov	r2, r6
 800fba6:	463b      	mov	r3, r7
 800fba8:	f7f0 fe60 	bl	800086c <__aeabi_ddiv>
 800fbac:	ec41 0b10 	vmov	d0, r0, r1
 800fbb0:	f000 fc02 	bl	80103b8 <fabs>
 800fbb4:	f000 fa60 	bl	8010078 <atan>
 800fbb8:	ec51 0b10 	vmov	r0, r1, d0
 800fbbc:	2c01      	cmp	r4, #1
 800fbbe:	d013      	beq.n	800fbe8 <__ieee754_atan2+0x110>
 800fbc0:	2c02      	cmp	r4, #2
 800fbc2:	d015      	beq.n	800fbf0 <__ieee754_atan2+0x118>
 800fbc4:	2c00      	cmp	r4, #0
 800fbc6:	d0a8      	beq.n	800fb1a <__ieee754_atan2+0x42>
 800fbc8:	a317      	add	r3, pc, #92	; (adr r3, 800fc28 <__ieee754_atan2+0x150>)
 800fbca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbce:	f7f0 fb6b 	bl	80002a8 <__aeabi_dsub>
 800fbd2:	a317      	add	r3, pc, #92	; (adr r3, 800fc30 <__ieee754_atan2+0x158>)
 800fbd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbd8:	e014      	b.n	800fc04 <__ieee754_atan2+0x12c>
 800fbda:	a117      	add	r1, pc, #92	; (adr r1, 800fc38 <__ieee754_atan2+0x160>)
 800fbdc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fbe0:	e7ec      	b.n	800fbbc <__ieee754_atan2+0xe4>
 800fbe2:	2000      	movs	r0, #0
 800fbe4:	2100      	movs	r1, #0
 800fbe6:	e7e9      	b.n	800fbbc <__ieee754_atan2+0xe4>
 800fbe8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fbec:	4619      	mov	r1, r3
 800fbee:	e794      	b.n	800fb1a <__ieee754_atan2+0x42>
 800fbf0:	a30d      	add	r3, pc, #52	; (adr r3, 800fc28 <__ieee754_atan2+0x150>)
 800fbf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbf6:	f7f0 fb57 	bl	80002a8 <__aeabi_dsub>
 800fbfa:	4602      	mov	r2, r0
 800fbfc:	460b      	mov	r3, r1
 800fbfe:	a10c      	add	r1, pc, #48	; (adr r1, 800fc30 <__ieee754_atan2+0x158>)
 800fc00:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fc04:	f7f0 fb50 	bl	80002a8 <__aeabi_dsub>
 800fc08:	e787      	b.n	800fb1a <__ieee754_atan2+0x42>
 800fc0a:	a109      	add	r1, pc, #36	; (adr r1, 800fc30 <__ieee754_atan2+0x158>)
 800fc0c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fc10:	e783      	b.n	800fb1a <__ieee754_atan2+0x42>
 800fc12:	a10b      	add	r1, pc, #44	; (adr r1, 800fc40 <__ieee754_atan2+0x168>)
 800fc14:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fc18:	e77f      	b.n	800fb1a <__ieee754_atan2+0x42>
 800fc1a:	2000      	movs	r0, #0
 800fc1c:	2100      	movs	r1, #0
 800fc1e:	e77c      	b.n	800fb1a <__ieee754_atan2+0x42>
 800fc20:	a105      	add	r1, pc, #20	; (adr r1, 800fc38 <__ieee754_atan2+0x160>)
 800fc22:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fc26:	e778      	b.n	800fb1a <__ieee754_atan2+0x42>
 800fc28:	33145c07 	.word	0x33145c07
 800fc2c:	3ca1a626 	.word	0x3ca1a626
 800fc30:	54442d18 	.word	0x54442d18
 800fc34:	400921fb 	.word	0x400921fb
 800fc38:	54442d18 	.word	0x54442d18
 800fc3c:	3ff921fb 	.word	0x3ff921fb
 800fc40:	54442d18 	.word	0x54442d18
 800fc44:	3fe921fb 	.word	0x3fe921fb
 800fc48:	08012690 	.word	0x08012690
 800fc4c:	080126a8 	.word	0x080126a8
 800fc50:	54442d18 	.word	0x54442d18
 800fc54:	c00921fb 	.word	0xc00921fb
 800fc58:	54442d18 	.word	0x54442d18
 800fc5c:	bff921fb 	.word	0xbff921fb
 800fc60:	7ff00000 	.word	0x7ff00000
 800fc64:	00000000 	.word	0x00000000

0800fc68 <__ieee754_rem_pio2>:
 800fc68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc6c:	ed2d 8b02 	vpush	{d8}
 800fc70:	ec55 4b10 	vmov	r4, r5, d0
 800fc74:	4bca      	ldr	r3, [pc, #808]	; (800ffa0 <__ieee754_rem_pio2+0x338>)
 800fc76:	b08b      	sub	sp, #44	; 0x2c
 800fc78:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800fc7c:	4598      	cmp	r8, r3
 800fc7e:	4682      	mov	sl, r0
 800fc80:	9502      	str	r5, [sp, #8]
 800fc82:	dc08      	bgt.n	800fc96 <__ieee754_rem_pio2+0x2e>
 800fc84:	2200      	movs	r2, #0
 800fc86:	2300      	movs	r3, #0
 800fc88:	ed80 0b00 	vstr	d0, [r0]
 800fc8c:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800fc90:	f04f 0b00 	mov.w	fp, #0
 800fc94:	e028      	b.n	800fce8 <__ieee754_rem_pio2+0x80>
 800fc96:	4bc3      	ldr	r3, [pc, #780]	; (800ffa4 <__ieee754_rem_pio2+0x33c>)
 800fc98:	4598      	cmp	r8, r3
 800fc9a:	dc78      	bgt.n	800fd8e <__ieee754_rem_pio2+0x126>
 800fc9c:	9b02      	ldr	r3, [sp, #8]
 800fc9e:	4ec2      	ldr	r6, [pc, #776]	; (800ffa8 <__ieee754_rem_pio2+0x340>)
 800fca0:	2b00      	cmp	r3, #0
 800fca2:	ee10 0a10 	vmov	r0, s0
 800fca6:	a3b0      	add	r3, pc, #704	; (adr r3, 800ff68 <__ieee754_rem_pio2+0x300>)
 800fca8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcac:	4629      	mov	r1, r5
 800fcae:	dd39      	ble.n	800fd24 <__ieee754_rem_pio2+0xbc>
 800fcb0:	f7f0 fafa 	bl	80002a8 <__aeabi_dsub>
 800fcb4:	45b0      	cmp	r8, r6
 800fcb6:	4604      	mov	r4, r0
 800fcb8:	460d      	mov	r5, r1
 800fcba:	d01b      	beq.n	800fcf4 <__ieee754_rem_pio2+0x8c>
 800fcbc:	a3ac      	add	r3, pc, #688	; (adr r3, 800ff70 <__ieee754_rem_pio2+0x308>)
 800fcbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcc2:	f7f0 faf1 	bl	80002a8 <__aeabi_dsub>
 800fcc6:	4602      	mov	r2, r0
 800fcc8:	460b      	mov	r3, r1
 800fcca:	e9ca 2300 	strd	r2, r3, [sl]
 800fcce:	4620      	mov	r0, r4
 800fcd0:	4629      	mov	r1, r5
 800fcd2:	f7f0 fae9 	bl	80002a8 <__aeabi_dsub>
 800fcd6:	a3a6      	add	r3, pc, #664	; (adr r3, 800ff70 <__ieee754_rem_pio2+0x308>)
 800fcd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcdc:	f7f0 fae4 	bl	80002a8 <__aeabi_dsub>
 800fce0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800fce4:	f04f 0b01 	mov.w	fp, #1
 800fce8:	4658      	mov	r0, fp
 800fcea:	b00b      	add	sp, #44	; 0x2c
 800fcec:	ecbd 8b02 	vpop	{d8}
 800fcf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fcf4:	a3a0      	add	r3, pc, #640	; (adr r3, 800ff78 <__ieee754_rem_pio2+0x310>)
 800fcf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcfa:	f7f0 fad5 	bl	80002a8 <__aeabi_dsub>
 800fcfe:	a3a0      	add	r3, pc, #640	; (adr r3, 800ff80 <__ieee754_rem_pio2+0x318>)
 800fd00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd04:	4604      	mov	r4, r0
 800fd06:	460d      	mov	r5, r1
 800fd08:	f7f0 face 	bl	80002a8 <__aeabi_dsub>
 800fd0c:	4602      	mov	r2, r0
 800fd0e:	460b      	mov	r3, r1
 800fd10:	e9ca 2300 	strd	r2, r3, [sl]
 800fd14:	4620      	mov	r0, r4
 800fd16:	4629      	mov	r1, r5
 800fd18:	f7f0 fac6 	bl	80002a8 <__aeabi_dsub>
 800fd1c:	a398      	add	r3, pc, #608	; (adr r3, 800ff80 <__ieee754_rem_pio2+0x318>)
 800fd1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd22:	e7db      	b.n	800fcdc <__ieee754_rem_pio2+0x74>
 800fd24:	f7f0 fac2 	bl	80002ac <__adddf3>
 800fd28:	45b0      	cmp	r8, r6
 800fd2a:	4604      	mov	r4, r0
 800fd2c:	460d      	mov	r5, r1
 800fd2e:	d016      	beq.n	800fd5e <__ieee754_rem_pio2+0xf6>
 800fd30:	a38f      	add	r3, pc, #572	; (adr r3, 800ff70 <__ieee754_rem_pio2+0x308>)
 800fd32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd36:	f7f0 fab9 	bl	80002ac <__adddf3>
 800fd3a:	4602      	mov	r2, r0
 800fd3c:	460b      	mov	r3, r1
 800fd3e:	e9ca 2300 	strd	r2, r3, [sl]
 800fd42:	4620      	mov	r0, r4
 800fd44:	4629      	mov	r1, r5
 800fd46:	f7f0 faaf 	bl	80002a8 <__aeabi_dsub>
 800fd4a:	a389      	add	r3, pc, #548	; (adr r3, 800ff70 <__ieee754_rem_pio2+0x308>)
 800fd4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd50:	f7f0 faac 	bl	80002ac <__adddf3>
 800fd54:	f04f 3bff 	mov.w	fp, #4294967295
 800fd58:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800fd5c:	e7c4      	b.n	800fce8 <__ieee754_rem_pio2+0x80>
 800fd5e:	a386      	add	r3, pc, #536	; (adr r3, 800ff78 <__ieee754_rem_pio2+0x310>)
 800fd60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd64:	f7f0 faa2 	bl	80002ac <__adddf3>
 800fd68:	a385      	add	r3, pc, #532	; (adr r3, 800ff80 <__ieee754_rem_pio2+0x318>)
 800fd6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd6e:	4604      	mov	r4, r0
 800fd70:	460d      	mov	r5, r1
 800fd72:	f7f0 fa9b 	bl	80002ac <__adddf3>
 800fd76:	4602      	mov	r2, r0
 800fd78:	460b      	mov	r3, r1
 800fd7a:	e9ca 2300 	strd	r2, r3, [sl]
 800fd7e:	4620      	mov	r0, r4
 800fd80:	4629      	mov	r1, r5
 800fd82:	f7f0 fa91 	bl	80002a8 <__aeabi_dsub>
 800fd86:	a37e      	add	r3, pc, #504	; (adr r3, 800ff80 <__ieee754_rem_pio2+0x318>)
 800fd88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd8c:	e7e0      	b.n	800fd50 <__ieee754_rem_pio2+0xe8>
 800fd8e:	4b87      	ldr	r3, [pc, #540]	; (800ffac <__ieee754_rem_pio2+0x344>)
 800fd90:	4598      	cmp	r8, r3
 800fd92:	f300 80d8 	bgt.w	800ff46 <__ieee754_rem_pio2+0x2de>
 800fd96:	f000 fb0f 	bl	80103b8 <fabs>
 800fd9a:	ec55 4b10 	vmov	r4, r5, d0
 800fd9e:	ee10 0a10 	vmov	r0, s0
 800fda2:	a379      	add	r3, pc, #484	; (adr r3, 800ff88 <__ieee754_rem_pio2+0x320>)
 800fda4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fda8:	4629      	mov	r1, r5
 800fdaa:	f7f0 fc35 	bl	8000618 <__aeabi_dmul>
 800fdae:	4b80      	ldr	r3, [pc, #512]	; (800ffb0 <__ieee754_rem_pio2+0x348>)
 800fdb0:	2200      	movs	r2, #0
 800fdb2:	f7f0 fa7b 	bl	80002ac <__adddf3>
 800fdb6:	f7f0 fedf 	bl	8000b78 <__aeabi_d2iz>
 800fdba:	4683      	mov	fp, r0
 800fdbc:	f7f0 fbc2 	bl	8000544 <__aeabi_i2d>
 800fdc0:	4602      	mov	r2, r0
 800fdc2:	460b      	mov	r3, r1
 800fdc4:	ec43 2b18 	vmov	d8, r2, r3
 800fdc8:	a367      	add	r3, pc, #412	; (adr r3, 800ff68 <__ieee754_rem_pio2+0x300>)
 800fdca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdce:	f7f0 fc23 	bl	8000618 <__aeabi_dmul>
 800fdd2:	4602      	mov	r2, r0
 800fdd4:	460b      	mov	r3, r1
 800fdd6:	4620      	mov	r0, r4
 800fdd8:	4629      	mov	r1, r5
 800fdda:	f7f0 fa65 	bl	80002a8 <__aeabi_dsub>
 800fdde:	a364      	add	r3, pc, #400	; (adr r3, 800ff70 <__ieee754_rem_pio2+0x308>)
 800fde0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fde4:	4606      	mov	r6, r0
 800fde6:	460f      	mov	r7, r1
 800fde8:	ec51 0b18 	vmov	r0, r1, d8
 800fdec:	f7f0 fc14 	bl	8000618 <__aeabi_dmul>
 800fdf0:	f1bb 0f1f 	cmp.w	fp, #31
 800fdf4:	4604      	mov	r4, r0
 800fdf6:	460d      	mov	r5, r1
 800fdf8:	dc0d      	bgt.n	800fe16 <__ieee754_rem_pio2+0x1ae>
 800fdfa:	4b6e      	ldr	r3, [pc, #440]	; (800ffb4 <__ieee754_rem_pio2+0x34c>)
 800fdfc:	f10b 32ff 	add.w	r2, fp, #4294967295
 800fe00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fe04:	4543      	cmp	r3, r8
 800fe06:	d006      	beq.n	800fe16 <__ieee754_rem_pio2+0x1ae>
 800fe08:	4622      	mov	r2, r4
 800fe0a:	462b      	mov	r3, r5
 800fe0c:	4630      	mov	r0, r6
 800fe0e:	4639      	mov	r1, r7
 800fe10:	f7f0 fa4a 	bl	80002a8 <__aeabi_dsub>
 800fe14:	e00e      	b.n	800fe34 <__ieee754_rem_pio2+0x1cc>
 800fe16:	462b      	mov	r3, r5
 800fe18:	4622      	mov	r2, r4
 800fe1a:	4630      	mov	r0, r6
 800fe1c:	4639      	mov	r1, r7
 800fe1e:	f7f0 fa43 	bl	80002a8 <__aeabi_dsub>
 800fe22:	ea4f 5328 	mov.w	r3, r8, asr #20
 800fe26:	9303      	str	r3, [sp, #12]
 800fe28:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800fe2c:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800fe30:	2b10      	cmp	r3, #16
 800fe32:	dc02      	bgt.n	800fe3a <__ieee754_rem_pio2+0x1d2>
 800fe34:	e9ca 0100 	strd	r0, r1, [sl]
 800fe38:	e039      	b.n	800feae <__ieee754_rem_pio2+0x246>
 800fe3a:	a34f      	add	r3, pc, #316	; (adr r3, 800ff78 <__ieee754_rem_pio2+0x310>)
 800fe3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe40:	ec51 0b18 	vmov	r0, r1, d8
 800fe44:	f7f0 fbe8 	bl	8000618 <__aeabi_dmul>
 800fe48:	4604      	mov	r4, r0
 800fe4a:	460d      	mov	r5, r1
 800fe4c:	4602      	mov	r2, r0
 800fe4e:	460b      	mov	r3, r1
 800fe50:	4630      	mov	r0, r6
 800fe52:	4639      	mov	r1, r7
 800fe54:	f7f0 fa28 	bl	80002a8 <__aeabi_dsub>
 800fe58:	4602      	mov	r2, r0
 800fe5a:	460b      	mov	r3, r1
 800fe5c:	4680      	mov	r8, r0
 800fe5e:	4689      	mov	r9, r1
 800fe60:	4630      	mov	r0, r6
 800fe62:	4639      	mov	r1, r7
 800fe64:	f7f0 fa20 	bl	80002a8 <__aeabi_dsub>
 800fe68:	4622      	mov	r2, r4
 800fe6a:	462b      	mov	r3, r5
 800fe6c:	f7f0 fa1c 	bl	80002a8 <__aeabi_dsub>
 800fe70:	a343      	add	r3, pc, #268	; (adr r3, 800ff80 <__ieee754_rem_pio2+0x318>)
 800fe72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe76:	4604      	mov	r4, r0
 800fe78:	460d      	mov	r5, r1
 800fe7a:	ec51 0b18 	vmov	r0, r1, d8
 800fe7e:	f7f0 fbcb 	bl	8000618 <__aeabi_dmul>
 800fe82:	4622      	mov	r2, r4
 800fe84:	462b      	mov	r3, r5
 800fe86:	f7f0 fa0f 	bl	80002a8 <__aeabi_dsub>
 800fe8a:	4602      	mov	r2, r0
 800fe8c:	460b      	mov	r3, r1
 800fe8e:	4604      	mov	r4, r0
 800fe90:	460d      	mov	r5, r1
 800fe92:	4640      	mov	r0, r8
 800fe94:	4649      	mov	r1, r9
 800fe96:	f7f0 fa07 	bl	80002a8 <__aeabi_dsub>
 800fe9a:	9a03      	ldr	r2, [sp, #12]
 800fe9c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800fea0:	1ad3      	subs	r3, r2, r3
 800fea2:	2b31      	cmp	r3, #49	; 0x31
 800fea4:	dc24      	bgt.n	800fef0 <__ieee754_rem_pio2+0x288>
 800fea6:	e9ca 0100 	strd	r0, r1, [sl]
 800feaa:	4646      	mov	r6, r8
 800feac:	464f      	mov	r7, r9
 800feae:	e9da 8900 	ldrd	r8, r9, [sl]
 800feb2:	4630      	mov	r0, r6
 800feb4:	4642      	mov	r2, r8
 800feb6:	464b      	mov	r3, r9
 800feb8:	4639      	mov	r1, r7
 800feba:	f7f0 f9f5 	bl	80002a8 <__aeabi_dsub>
 800febe:	462b      	mov	r3, r5
 800fec0:	4622      	mov	r2, r4
 800fec2:	f7f0 f9f1 	bl	80002a8 <__aeabi_dsub>
 800fec6:	9b02      	ldr	r3, [sp, #8]
 800fec8:	2b00      	cmp	r3, #0
 800feca:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800fece:	f6bf af0b 	bge.w	800fce8 <__ieee754_rem_pio2+0x80>
 800fed2:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800fed6:	f8ca 3004 	str.w	r3, [sl, #4]
 800feda:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fede:	f8ca 8000 	str.w	r8, [sl]
 800fee2:	f8ca 0008 	str.w	r0, [sl, #8]
 800fee6:	f8ca 300c 	str.w	r3, [sl, #12]
 800feea:	f1cb 0b00 	rsb	fp, fp, #0
 800feee:	e6fb      	b.n	800fce8 <__ieee754_rem_pio2+0x80>
 800fef0:	a327      	add	r3, pc, #156	; (adr r3, 800ff90 <__ieee754_rem_pio2+0x328>)
 800fef2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fef6:	ec51 0b18 	vmov	r0, r1, d8
 800fefa:	f7f0 fb8d 	bl	8000618 <__aeabi_dmul>
 800fefe:	4604      	mov	r4, r0
 800ff00:	460d      	mov	r5, r1
 800ff02:	4602      	mov	r2, r0
 800ff04:	460b      	mov	r3, r1
 800ff06:	4640      	mov	r0, r8
 800ff08:	4649      	mov	r1, r9
 800ff0a:	f7f0 f9cd 	bl	80002a8 <__aeabi_dsub>
 800ff0e:	4602      	mov	r2, r0
 800ff10:	460b      	mov	r3, r1
 800ff12:	4606      	mov	r6, r0
 800ff14:	460f      	mov	r7, r1
 800ff16:	4640      	mov	r0, r8
 800ff18:	4649      	mov	r1, r9
 800ff1a:	f7f0 f9c5 	bl	80002a8 <__aeabi_dsub>
 800ff1e:	4622      	mov	r2, r4
 800ff20:	462b      	mov	r3, r5
 800ff22:	f7f0 f9c1 	bl	80002a8 <__aeabi_dsub>
 800ff26:	a31c      	add	r3, pc, #112	; (adr r3, 800ff98 <__ieee754_rem_pio2+0x330>)
 800ff28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff2c:	4604      	mov	r4, r0
 800ff2e:	460d      	mov	r5, r1
 800ff30:	ec51 0b18 	vmov	r0, r1, d8
 800ff34:	f7f0 fb70 	bl	8000618 <__aeabi_dmul>
 800ff38:	4622      	mov	r2, r4
 800ff3a:	462b      	mov	r3, r5
 800ff3c:	f7f0 f9b4 	bl	80002a8 <__aeabi_dsub>
 800ff40:	4604      	mov	r4, r0
 800ff42:	460d      	mov	r5, r1
 800ff44:	e760      	b.n	800fe08 <__ieee754_rem_pio2+0x1a0>
 800ff46:	4b1c      	ldr	r3, [pc, #112]	; (800ffb8 <__ieee754_rem_pio2+0x350>)
 800ff48:	4598      	cmp	r8, r3
 800ff4a:	dd37      	ble.n	800ffbc <__ieee754_rem_pio2+0x354>
 800ff4c:	ee10 2a10 	vmov	r2, s0
 800ff50:	462b      	mov	r3, r5
 800ff52:	4620      	mov	r0, r4
 800ff54:	4629      	mov	r1, r5
 800ff56:	f7f0 f9a7 	bl	80002a8 <__aeabi_dsub>
 800ff5a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800ff5e:	e9ca 0100 	strd	r0, r1, [sl]
 800ff62:	e695      	b.n	800fc90 <__ieee754_rem_pio2+0x28>
 800ff64:	f3af 8000 	nop.w
 800ff68:	54400000 	.word	0x54400000
 800ff6c:	3ff921fb 	.word	0x3ff921fb
 800ff70:	1a626331 	.word	0x1a626331
 800ff74:	3dd0b461 	.word	0x3dd0b461
 800ff78:	1a600000 	.word	0x1a600000
 800ff7c:	3dd0b461 	.word	0x3dd0b461
 800ff80:	2e037073 	.word	0x2e037073
 800ff84:	3ba3198a 	.word	0x3ba3198a
 800ff88:	6dc9c883 	.word	0x6dc9c883
 800ff8c:	3fe45f30 	.word	0x3fe45f30
 800ff90:	2e000000 	.word	0x2e000000
 800ff94:	3ba3198a 	.word	0x3ba3198a
 800ff98:	252049c1 	.word	0x252049c1
 800ff9c:	397b839a 	.word	0x397b839a
 800ffa0:	3fe921fb 	.word	0x3fe921fb
 800ffa4:	4002d97b 	.word	0x4002d97b
 800ffa8:	3ff921fb 	.word	0x3ff921fb
 800ffac:	413921fb 	.word	0x413921fb
 800ffb0:	3fe00000 	.word	0x3fe00000
 800ffb4:	080126c0 	.word	0x080126c0
 800ffb8:	7fefffff 	.word	0x7fefffff
 800ffbc:	ea4f 5628 	mov.w	r6, r8, asr #20
 800ffc0:	f2a6 4616 	subw	r6, r6, #1046	; 0x416
 800ffc4:	eba8 5106 	sub.w	r1, r8, r6, lsl #20
 800ffc8:	4620      	mov	r0, r4
 800ffca:	460d      	mov	r5, r1
 800ffcc:	f7f0 fdd4 	bl	8000b78 <__aeabi_d2iz>
 800ffd0:	f7f0 fab8 	bl	8000544 <__aeabi_i2d>
 800ffd4:	4602      	mov	r2, r0
 800ffd6:	460b      	mov	r3, r1
 800ffd8:	4620      	mov	r0, r4
 800ffda:	4629      	mov	r1, r5
 800ffdc:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ffe0:	f7f0 f962 	bl	80002a8 <__aeabi_dsub>
 800ffe4:	4b21      	ldr	r3, [pc, #132]	; (801006c <__ieee754_rem_pio2+0x404>)
 800ffe6:	2200      	movs	r2, #0
 800ffe8:	f7f0 fb16 	bl	8000618 <__aeabi_dmul>
 800ffec:	460d      	mov	r5, r1
 800ffee:	4604      	mov	r4, r0
 800fff0:	f7f0 fdc2 	bl	8000b78 <__aeabi_d2iz>
 800fff4:	f7f0 faa6 	bl	8000544 <__aeabi_i2d>
 800fff8:	4602      	mov	r2, r0
 800fffa:	460b      	mov	r3, r1
 800fffc:	4620      	mov	r0, r4
 800fffe:	4629      	mov	r1, r5
 8010000:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8010004:	f7f0 f950 	bl	80002a8 <__aeabi_dsub>
 8010008:	4b18      	ldr	r3, [pc, #96]	; (801006c <__ieee754_rem_pio2+0x404>)
 801000a:	2200      	movs	r2, #0
 801000c:	f7f0 fb04 	bl	8000618 <__aeabi_dmul>
 8010010:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8010014:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 8010018:	2703      	movs	r7, #3
 801001a:	2400      	movs	r4, #0
 801001c:	2500      	movs	r5, #0
 801001e:	e978 0102 	ldrd	r0, r1, [r8, #-8]!
 8010022:	4622      	mov	r2, r4
 8010024:	462b      	mov	r3, r5
 8010026:	46b9      	mov	r9, r7
 8010028:	3f01      	subs	r7, #1
 801002a:	f7f0 fd5d 	bl	8000ae8 <__aeabi_dcmpeq>
 801002e:	2800      	cmp	r0, #0
 8010030:	d1f5      	bne.n	801001e <__ieee754_rem_pio2+0x3b6>
 8010032:	4b0f      	ldr	r3, [pc, #60]	; (8010070 <__ieee754_rem_pio2+0x408>)
 8010034:	9301      	str	r3, [sp, #4]
 8010036:	2302      	movs	r3, #2
 8010038:	9300      	str	r3, [sp, #0]
 801003a:	4632      	mov	r2, r6
 801003c:	464b      	mov	r3, r9
 801003e:	4651      	mov	r1, sl
 8010040:	a804      	add	r0, sp, #16
 8010042:	f000 f9c5 	bl	80103d0 <__kernel_rem_pio2>
 8010046:	9b02      	ldr	r3, [sp, #8]
 8010048:	2b00      	cmp	r3, #0
 801004a:	4683      	mov	fp, r0
 801004c:	f6bf ae4c 	bge.w	800fce8 <__ieee754_rem_pio2+0x80>
 8010050:	e9da 2100 	ldrd	r2, r1, [sl]
 8010054:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010058:	e9ca 2300 	strd	r2, r3, [sl]
 801005c:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 8010060:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010064:	e9ca 2302 	strd	r2, r3, [sl, #8]
 8010068:	e73f      	b.n	800feea <__ieee754_rem_pio2+0x282>
 801006a:	bf00      	nop
 801006c:	41700000 	.word	0x41700000
 8010070:	08012740 	.word	0x08012740
 8010074:	00000000 	.word	0x00000000

08010078 <atan>:
 8010078:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801007c:	ec55 4b10 	vmov	r4, r5, d0
 8010080:	4bc3      	ldr	r3, [pc, #780]	; (8010390 <atan+0x318>)
 8010082:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8010086:	429e      	cmp	r6, r3
 8010088:	46ab      	mov	fp, r5
 801008a:	dd18      	ble.n	80100be <atan+0x46>
 801008c:	4bc1      	ldr	r3, [pc, #772]	; (8010394 <atan+0x31c>)
 801008e:	429e      	cmp	r6, r3
 8010090:	dc01      	bgt.n	8010096 <atan+0x1e>
 8010092:	d109      	bne.n	80100a8 <atan+0x30>
 8010094:	b144      	cbz	r4, 80100a8 <atan+0x30>
 8010096:	4622      	mov	r2, r4
 8010098:	462b      	mov	r3, r5
 801009a:	4620      	mov	r0, r4
 801009c:	4629      	mov	r1, r5
 801009e:	f7f0 f905 	bl	80002ac <__adddf3>
 80100a2:	4604      	mov	r4, r0
 80100a4:	460d      	mov	r5, r1
 80100a6:	e006      	b.n	80100b6 <atan+0x3e>
 80100a8:	f1bb 0f00 	cmp.w	fp, #0
 80100ac:	f300 8131 	bgt.w	8010312 <atan+0x29a>
 80100b0:	a59b      	add	r5, pc, #620	; (adr r5, 8010320 <atan+0x2a8>)
 80100b2:	e9d5 4500 	ldrd	r4, r5, [r5]
 80100b6:	ec45 4b10 	vmov	d0, r4, r5
 80100ba:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80100be:	4bb6      	ldr	r3, [pc, #728]	; (8010398 <atan+0x320>)
 80100c0:	429e      	cmp	r6, r3
 80100c2:	dc14      	bgt.n	80100ee <atan+0x76>
 80100c4:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 80100c8:	429e      	cmp	r6, r3
 80100ca:	dc0d      	bgt.n	80100e8 <atan+0x70>
 80100cc:	a396      	add	r3, pc, #600	; (adr r3, 8010328 <atan+0x2b0>)
 80100ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100d2:	ee10 0a10 	vmov	r0, s0
 80100d6:	4629      	mov	r1, r5
 80100d8:	f7f0 f8e8 	bl	80002ac <__adddf3>
 80100dc:	4baf      	ldr	r3, [pc, #700]	; (801039c <atan+0x324>)
 80100de:	2200      	movs	r2, #0
 80100e0:	f7f0 fd2a 	bl	8000b38 <__aeabi_dcmpgt>
 80100e4:	2800      	cmp	r0, #0
 80100e6:	d1e6      	bne.n	80100b6 <atan+0x3e>
 80100e8:	f04f 3aff 	mov.w	sl, #4294967295
 80100ec:	e02b      	b.n	8010146 <atan+0xce>
 80100ee:	f000 f963 	bl	80103b8 <fabs>
 80100f2:	4bab      	ldr	r3, [pc, #684]	; (80103a0 <atan+0x328>)
 80100f4:	429e      	cmp	r6, r3
 80100f6:	ec55 4b10 	vmov	r4, r5, d0
 80100fa:	f300 80bf 	bgt.w	801027c <atan+0x204>
 80100fe:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8010102:	429e      	cmp	r6, r3
 8010104:	f300 80a0 	bgt.w	8010248 <atan+0x1d0>
 8010108:	ee10 2a10 	vmov	r2, s0
 801010c:	ee10 0a10 	vmov	r0, s0
 8010110:	462b      	mov	r3, r5
 8010112:	4629      	mov	r1, r5
 8010114:	f7f0 f8ca 	bl	80002ac <__adddf3>
 8010118:	4ba0      	ldr	r3, [pc, #640]	; (801039c <atan+0x324>)
 801011a:	2200      	movs	r2, #0
 801011c:	f7f0 f8c4 	bl	80002a8 <__aeabi_dsub>
 8010120:	2200      	movs	r2, #0
 8010122:	4606      	mov	r6, r0
 8010124:	460f      	mov	r7, r1
 8010126:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801012a:	4620      	mov	r0, r4
 801012c:	4629      	mov	r1, r5
 801012e:	f7f0 f8bd 	bl	80002ac <__adddf3>
 8010132:	4602      	mov	r2, r0
 8010134:	460b      	mov	r3, r1
 8010136:	4630      	mov	r0, r6
 8010138:	4639      	mov	r1, r7
 801013a:	f7f0 fb97 	bl	800086c <__aeabi_ddiv>
 801013e:	f04f 0a00 	mov.w	sl, #0
 8010142:	4604      	mov	r4, r0
 8010144:	460d      	mov	r5, r1
 8010146:	4622      	mov	r2, r4
 8010148:	462b      	mov	r3, r5
 801014a:	4620      	mov	r0, r4
 801014c:	4629      	mov	r1, r5
 801014e:	f7f0 fa63 	bl	8000618 <__aeabi_dmul>
 8010152:	4602      	mov	r2, r0
 8010154:	460b      	mov	r3, r1
 8010156:	4680      	mov	r8, r0
 8010158:	4689      	mov	r9, r1
 801015a:	f7f0 fa5d 	bl	8000618 <__aeabi_dmul>
 801015e:	a374      	add	r3, pc, #464	; (adr r3, 8010330 <atan+0x2b8>)
 8010160:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010164:	4606      	mov	r6, r0
 8010166:	460f      	mov	r7, r1
 8010168:	f7f0 fa56 	bl	8000618 <__aeabi_dmul>
 801016c:	a372      	add	r3, pc, #456	; (adr r3, 8010338 <atan+0x2c0>)
 801016e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010172:	f7f0 f89b 	bl	80002ac <__adddf3>
 8010176:	4632      	mov	r2, r6
 8010178:	463b      	mov	r3, r7
 801017a:	f7f0 fa4d 	bl	8000618 <__aeabi_dmul>
 801017e:	a370      	add	r3, pc, #448	; (adr r3, 8010340 <atan+0x2c8>)
 8010180:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010184:	f7f0 f892 	bl	80002ac <__adddf3>
 8010188:	4632      	mov	r2, r6
 801018a:	463b      	mov	r3, r7
 801018c:	f7f0 fa44 	bl	8000618 <__aeabi_dmul>
 8010190:	a36d      	add	r3, pc, #436	; (adr r3, 8010348 <atan+0x2d0>)
 8010192:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010196:	f7f0 f889 	bl	80002ac <__adddf3>
 801019a:	4632      	mov	r2, r6
 801019c:	463b      	mov	r3, r7
 801019e:	f7f0 fa3b 	bl	8000618 <__aeabi_dmul>
 80101a2:	a36b      	add	r3, pc, #428	; (adr r3, 8010350 <atan+0x2d8>)
 80101a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101a8:	f7f0 f880 	bl	80002ac <__adddf3>
 80101ac:	4632      	mov	r2, r6
 80101ae:	463b      	mov	r3, r7
 80101b0:	f7f0 fa32 	bl	8000618 <__aeabi_dmul>
 80101b4:	a368      	add	r3, pc, #416	; (adr r3, 8010358 <atan+0x2e0>)
 80101b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101ba:	f7f0 f877 	bl	80002ac <__adddf3>
 80101be:	4642      	mov	r2, r8
 80101c0:	464b      	mov	r3, r9
 80101c2:	f7f0 fa29 	bl	8000618 <__aeabi_dmul>
 80101c6:	a366      	add	r3, pc, #408	; (adr r3, 8010360 <atan+0x2e8>)
 80101c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101cc:	4680      	mov	r8, r0
 80101ce:	4689      	mov	r9, r1
 80101d0:	4630      	mov	r0, r6
 80101d2:	4639      	mov	r1, r7
 80101d4:	f7f0 fa20 	bl	8000618 <__aeabi_dmul>
 80101d8:	a363      	add	r3, pc, #396	; (adr r3, 8010368 <atan+0x2f0>)
 80101da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101de:	f7f0 f863 	bl	80002a8 <__aeabi_dsub>
 80101e2:	4632      	mov	r2, r6
 80101e4:	463b      	mov	r3, r7
 80101e6:	f7f0 fa17 	bl	8000618 <__aeabi_dmul>
 80101ea:	a361      	add	r3, pc, #388	; (adr r3, 8010370 <atan+0x2f8>)
 80101ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101f0:	f7f0 f85a 	bl	80002a8 <__aeabi_dsub>
 80101f4:	4632      	mov	r2, r6
 80101f6:	463b      	mov	r3, r7
 80101f8:	f7f0 fa0e 	bl	8000618 <__aeabi_dmul>
 80101fc:	a35e      	add	r3, pc, #376	; (adr r3, 8010378 <atan+0x300>)
 80101fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010202:	f7f0 f851 	bl	80002a8 <__aeabi_dsub>
 8010206:	4632      	mov	r2, r6
 8010208:	463b      	mov	r3, r7
 801020a:	f7f0 fa05 	bl	8000618 <__aeabi_dmul>
 801020e:	a35c      	add	r3, pc, #368	; (adr r3, 8010380 <atan+0x308>)
 8010210:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010214:	f7f0 f848 	bl	80002a8 <__aeabi_dsub>
 8010218:	4632      	mov	r2, r6
 801021a:	463b      	mov	r3, r7
 801021c:	f7f0 f9fc 	bl	8000618 <__aeabi_dmul>
 8010220:	4602      	mov	r2, r0
 8010222:	460b      	mov	r3, r1
 8010224:	4640      	mov	r0, r8
 8010226:	4649      	mov	r1, r9
 8010228:	f7f0 f840 	bl	80002ac <__adddf3>
 801022c:	4622      	mov	r2, r4
 801022e:	462b      	mov	r3, r5
 8010230:	f7f0 f9f2 	bl	8000618 <__aeabi_dmul>
 8010234:	f1ba 3fff 	cmp.w	sl, #4294967295
 8010238:	4602      	mov	r2, r0
 801023a:	460b      	mov	r3, r1
 801023c:	d14b      	bne.n	80102d6 <atan+0x25e>
 801023e:	4620      	mov	r0, r4
 8010240:	4629      	mov	r1, r5
 8010242:	f7f0 f831 	bl	80002a8 <__aeabi_dsub>
 8010246:	e72c      	b.n	80100a2 <atan+0x2a>
 8010248:	ee10 0a10 	vmov	r0, s0
 801024c:	4b53      	ldr	r3, [pc, #332]	; (801039c <atan+0x324>)
 801024e:	2200      	movs	r2, #0
 8010250:	4629      	mov	r1, r5
 8010252:	f7f0 f829 	bl	80002a8 <__aeabi_dsub>
 8010256:	4b51      	ldr	r3, [pc, #324]	; (801039c <atan+0x324>)
 8010258:	4606      	mov	r6, r0
 801025a:	460f      	mov	r7, r1
 801025c:	2200      	movs	r2, #0
 801025e:	4620      	mov	r0, r4
 8010260:	4629      	mov	r1, r5
 8010262:	f7f0 f823 	bl	80002ac <__adddf3>
 8010266:	4602      	mov	r2, r0
 8010268:	460b      	mov	r3, r1
 801026a:	4630      	mov	r0, r6
 801026c:	4639      	mov	r1, r7
 801026e:	f7f0 fafd 	bl	800086c <__aeabi_ddiv>
 8010272:	f04f 0a01 	mov.w	sl, #1
 8010276:	4604      	mov	r4, r0
 8010278:	460d      	mov	r5, r1
 801027a:	e764      	b.n	8010146 <atan+0xce>
 801027c:	4b49      	ldr	r3, [pc, #292]	; (80103a4 <atan+0x32c>)
 801027e:	429e      	cmp	r6, r3
 8010280:	da1d      	bge.n	80102be <atan+0x246>
 8010282:	ee10 0a10 	vmov	r0, s0
 8010286:	4b48      	ldr	r3, [pc, #288]	; (80103a8 <atan+0x330>)
 8010288:	2200      	movs	r2, #0
 801028a:	4629      	mov	r1, r5
 801028c:	f7f0 f80c 	bl	80002a8 <__aeabi_dsub>
 8010290:	4b45      	ldr	r3, [pc, #276]	; (80103a8 <atan+0x330>)
 8010292:	4606      	mov	r6, r0
 8010294:	460f      	mov	r7, r1
 8010296:	2200      	movs	r2, #0
 8010298:	4620      	mov	r0, r4
 801029a:	4629      	mov	r1, r5
 801029c:	f7f0 f9bc 	bl	8000618 <__aeabi_dmul>
 80102a0:	4b3e      	ldr	r3, [pc, #248]	; (801039c <atan+0x324>)
 80102a2:	2200      	movs	r2, #0
 80102a4:	f7f0 f802 	bl	80002ac <__adddf3>
 80102a8:	4602      	mov	r2, r0
 80102aa:	460b      	mov	r3, r1
 80102ac:	4630      	mov	r0, r6
 80102ae:	4639      	mov	r1, r7
 80102b0:	f7f0 fadc 	bl	800086c <__aeabi_ddiv>
 80102b4:	f04f 0a02 	mov.w	sl, #2
 80102b8:	4604      	mov	r4, r0
 80102ba:	460d      	mov	r5, r1
 80102bc:	e743      	b.n	8010146 <atan+0xce>
 80102be:	462b      	mov	r3, r5
 80102c0:	ee10 2a10 	vmov	r2, s0
 80102c4:	4939      	ldr	r1, [pc, #228]	; (80103ac <atan+0x334>)
 80102c6:	2000      	movs	r0, #0
 80102c8:	f7f0 fad0 	bl	800086c <__aeabi_ddiv>
 80102cc:	f04f 0a03 	mov.w	sl, #3
 80102d0:	4604      	mov	r4, r0
 80102d2:	460d      	mov	r5, r1
 80102d4:	e737      	b.n	8010146 <atan+0xce>
 80102d6:	4b36      	ldr	r3, [pc, #216]	; (80103b0 <atan+0x338>)
 80102d8:	4e36      	ldr	r6, [pc, #216]	; (80103b4 <atan+0x33c>)
 80102da:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80102de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102e2:	f7ef ffe1 	bl	80002a8 <__aeabi_dsub>
 80102e6:	4622      	mov	r2, r4
 80102e8:	462b      	mov	r3, r5
 80102ea:	f7ef ffdd 	bl	80002a8 <__aeabi_dsub>
 80102ee:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 80102f2:	4602      	mov	r2, r0
 80102f4:	460b      	mov	r3, r1
 80102f6:	e9d6 0100 	ldrd	r0, r1, [r6]
 80102fa:	f7ef ffd5 	bl	80002a8 <__aeabi_dsub>
 80102fe:	f1bb 0f00 	cmp.w	fp, #0
 8010302:	4604      	mov	r4, r0
 8010304:	460d      	mov	r5, r1
 8010306:	f6bf aed6 	bge.w	80100b6 <atan+0x3e>
 801030a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801030e:	461d      	mov	r5, r3
 8010310:	e6d1      	b.n	80100b6 <atan+0x3e>
 8010312:	a51d      	add	r5, pc, #116	; (adr r5, 8010388 <atan+0x310>)
 8010314:	e9d5 4500 	ldrd	r4, r5, [r5]
 8010318:	e6cd      	b.n	80100b6 <atan+0x3e>
 801031a:	bf00      	nop
 801031c:	f3af 8000 	nop.w
 8010320:	54442d18 	.word	0x54442d18
 8010324:	bff921fb 	.word	0xbff921fb
 8010328:	8800759c 	.word	0x8800759c
 801032c:	7e37e43c 	.word	0x7e37e43c
 8010330:	e322da11 	.word	0xe322da11
 8010334:	3f90ad3a 	.word	0x3f90ad3a
 8010338:	24760deb 	.word	0x24760deb
 801033c:	3fa97b4b 	.word	0x3fa97b4b
 8010340:	a0d03d51 	.word	0xa0d03d51
 8010344:	3fb10d66 	.word	0x3fb10d66
 8010348:	c54c206e 	.word	0xc54c206e
 801034c:	3fb745cd 	.word	0x3fb745cd
 8010350:	920083ff 	.word	0x920083ff
 8010354:	3fc24924 	.word	0x3fc24924
 8010358:	5555550d 	.word	0x5555550d
 801035c:	3fd55555 	.word	0x3fd55555
 8010360:	2c6a6c2f 	.word	0x2c6a6c2f
 8010364:	bfa2b444 	.word	0xbfa2b444
 8010368:	52defd9a 	.word	0x52defd9a
 801036c:	3fadde2d 	.word	0x3fadde2d
 8010370:	af749a6d 	.word	0xaf749a6d
 8010374:	3fb3b0f2 	.word	0x3fb3b0f2
 8010378:	fe231671 	.word	0xfe231671
 801037c:	3fbc71c6 	.word	0x3fbc71c6
 8010380:	9998ebc4 	.word	0x9998ebc4
 8010384:	3fc99999 	.word	0x3fc99999
 8010388:	54442d18 	.word	0x54442d18
 801038c:	3ff921fb 	.word	0x3ff921fb
 8010390:	440fffff 	.word	0x440fffff
 8010394:	7ff00000 	.word	0x7ff00000
 8010398:	3fdbffff 	.word	0x3fdbffff
 801039c:	3ff00000 	.word	0x3ff00000
 80103a0:	3ff2ffff 	.word	0x3ff2ffff
 80103a4:	40038000 	.word	0x40038000
 80103a8:	3ff80000 	.word	0x3ff80000
 80103ac:	bff00000 	.word	0xbff00000
 80103b0:	08012868 	.word	0x08012868
 80103b4:	08012848 	.word	0x08012848

080103b8 <fabs>:
 80103b8:	ec51 0b10 	vmov	r0, r1, d0
 80103bc:	ee10 2a10 	vmov	r2, s0
 80103c0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80103c4:	ec43 2b10 	vmov	d0, r2, r3
 80103c8:	4770      	bx	lr
 80103ca:	0000      	movs	r0, r0
 80103cc:	0000      	movs	r0, r0
	...

080103d0 <__kernel_rem_pio2>:
 80103d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80103d4:	ed2d 8b02 	vpush	{d8}
 80103d8:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 80103dc:	f112 0f14 	cmn.w	r2, #20
 80103e0:	9306      	str	r3, [sp, #24]
 80103e2:	9104      	str	r1, [sp, #16]
 80103e4:	4bc2      	ldr	r3, [pc, #776]	; (80106f0 <__kernel_rem_pio2+0x320>)
 80103e6:	99a4      	ldr	r1, [sp, #656]	; 0x290
 80103e8:	9009      	str	r0, [sp, #36]	; 0x24
 80103ea:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80103ee:	9300      	str	r3, [sp, #0]
 80103f0:	9b06      	ldr	r3, [sp, #24]
 80103f2:	f103 33ff 	add.w	r3, r3, #4294967295
 80103f6:	bfa8      	it	ge
 80103f8:	1ed4      	subge	r4, r2, #3
 80103fa:	9305      	str	r3, [sp, #20]
 80103fc:	bfb2      	itee	lt
 80103fe:	2400      	movlt	r4, #0
 8010400:	2318      	movge	r3, #24
 8010402:	fb94 f4f3 	sdivge	r4, r4, r3
 8010406:	f06f 0317 	mvn.w	r3, #23
 801040a:	fb04 3303 	mla	r3, r4, r3, r3
 801040e:	eb03 0a02 	add.w	sl, r3, r2
 8010412:	9b00      	ldr	r3, [sp, #0]
 8010414:	9a05      	ldr	r2, [sp, #20]
 8010416:	ed9f 8bb2 	vldr	d8, [pc, #712]	; 80106e0 <__kernel_rem_pio2+0x310>
 801041a:	eb03 0802 	add.w	r8, r3, r2
 801041e:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8010420:	1aa7      	subs	r7, r4, r2
 8010422:	ae20      	add	r6, sp, #128	; 0x80
 8010424:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8010428:	2500      	movs	r5, #0
 801042a:	4545      	cmp	r5, r8
 801042c:	dd13      	ble.n	8010456 <__kernel_rem_pio2+0x86>
 801042e:	9b06      	ldr	r3, [sp, #24]
 8010430:	aa20      	add	r2, sp, #128	; 0x80
 8010432:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8010436:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 801043a:	f04f 0800 	mov.w	r8, #0
 801043e:	9b00      	ldr	r3, [sp, #0]
 8010440:	4598      	cmp	r8, r3
 8010442:	dc31      	bgt.n	80104a8 <__kernel_rem_pio2+0xd8>
 8010444:	ed9f 7ba6 	vldr	d7, [pc, #664]	; 80106e0 <__kernel_rem_pio2+0x310>
 8010448:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 801044c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8010450:	462f      	mov	r7, r5
 8010452:	2600      	movs	r6, #0
 8010454:	e01b      	b.n	801048e <__kernel_rem_pio2+0xbe>
 8010456:	42ef      	cmn	r7, r5
 8010458:	d407      	bmi.n	801046a <__kernel_rem_pio2+0x9a>
 801045a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 801045e:	f7f0 f871 	bl	8000544 <__aeabi_i2d>
 8010462:	e8e6 0102 	strd	r0, r1, [r6], #8
 8010466:	3501      	adds	r5, #1
 8010468:	e7df      	b.n	801042a <__kernel_rem_pio2+0x5a>
 801046a:	ec51 0b18 	vmov	r0, r1, d8
 801046e:	e7f8      	b.n	8010462 <__kernel_rem_pio2+0x92>
 8010470:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010474:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8010478:	f7f0 f8ce 	bl	8000618 <__aeabi_dmul>
 801047c:	4602      	mov	r2, r0
 801047e:	460b      	mov	r3, r1
 8010480:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010484:	f7ef ff12 	bl	80002ac <__adddf3>
 8010488:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801048c:	3601      	adds	r6, #1
 801048e:	9b05      	ldr	r3, [sp, #20]
 8010490:	429e      	cmp	r6, r3
 8010492:	f1a7 0708 	sub.w	r7, r7, #8
 8010496:	ddeb      	ble.n	8010470 <__kernel_rem_pio2+0xa0>
 8010498:	ed9d 7b02 	vldr	d7, [sp, #8]
 801049c:	f108 0801 	add.w	r8, r8, #1
 80104a0:	ecab 7b02 	vstmia	fp!, {d7}
 80104a4:	3508      	adds	r5, #8
 80104a6:	e7ca      	b.n	801043e <__kernel_rem_pio2+0x6e>
 80104a8:	9b00      	ldr	r3, [sp, #0]
 80104aa:	aa0c      	add	r2, sp, #48	; 0x30
 80104ac:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80104b0:	930b      	str	r3, [sp, #44]	; 0x2c
 80104b2:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 80104b4:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80104b8:	9c00      	ldr	r4, [sp, #0]
 80104ba:	930a      	str	r3, [sp, #40]	; 0x28
 80104bc:	00e3      	lsls	r3, r4, #3
 80104be:	9308      	str	r3, [sp, #32]
 80104c0:	ab98      	add	r3, sp, #608	; 0x260
 80104c2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80104c6:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 80104ca:	f10d 0830 	add.w	r8, sp, #48	; 0x30
 80104ce:	ab70      	add	r3, sp, #448	; 0x1c0
 80104d0:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 80104d4:	46c3      	mov	fp, r8
 80104d6:	46a1      	mov	r9, r4
 80104d8:	f1b9 0f00 	cmp.w	r9, #0
 80104dc:	f1a5 0508 	sub.w	r5, r5, #8
 80104e0:	dc77      	bgt.n	80105d2 <__kernel_rem_pio2+0x202>
 80104e2:	ec47 6b10 	vmov	d0, r6, r7
 80104e6:	4650      	mov	r0, sl
 80104e8:	f000 fac2 	bl	8010a70 <scalbn>
 80104ec:	ec57 6b10 	vmov	r6, r7, d0
 80104f0:	2200      	movs	r2, #0
 80104f2:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80104f6:	ee10 0a10 	vmov	r0, s0
 80104fa:	4639      	mov	r1, r7
 80104fc:	f7f0 f88c 	bl	8000618 <__aeabi_dmul>
 8010500:	ec41 0b10 	vmov	d0, r0, r1
 8010504:	f7ff f8bc 	bl	800f680 <floor>
 8010508:	4b7a      	ldr	r3, [pc, #488]	; (80106f4 <__kernel_rem_pio2+0x324>)
 801050a:	ec51 0b10 	vmov	r0, r1, d0
 801050e:	2200      	movs	r2, #0
 8010510:	f7f0 f882 	bl	8000618 <__aeabi_dmul>
 8010514:	4602      	mov	r2, r0
 8010516:	460b      	mov	r3, r1
 8010518:	4630      	mov	r0, r6
 801051a:	4639      	mov	r1, r7
 801051c:	f7ef fec4 	bl	80002a8 <__aeabi_dsub>
 8010520:	460f      	mov	r7, r1
 8010522:	4606      	mov	r6, r0
 8010524:	f7f0 fb28 	bl	8000b78 <__aeabi_d2iz>
 8010528:	9002      	str	r0, [sp, #8]
 801052a:	f7f0 f80b 	bl	8000544 <__aeabi_i2d>
 801052e:	4602      	mov	r2, r0
 8010530:	460b      	mov	r3, r1
 8010532:	4630      	mov	r0, r6
 8010534:	4639      	mov	r1, r7
 8010536:	f7ef feb7 	bl	80002a8 <__aeabi_dsub>
 801053a:	f1ba 0f00 	cmp.w	sl, #0
 801053e:	4606      	mov	r6, r0
 8010540:	460f      	mov	r7, r1
 8010542:	dd6d      	ble.n	8010620 <__kernel_rem_pio2+0x250>
 8010544:	1e61      	subs	r1, r4, #1
 8010546:	ab0c      	add	r3, sp, #48	; 0x30
 8010548:	9d02      	ldr	r5, [sp, #8]
 801054a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801054e:	f1ca 0018 	rsb	r0, sl, #24
 8010552:	fa43 f200 	asr.w	r2, r3, r0
 8010556:	4415      	add	r5, r2
 8010558:	4082      	lsls	r2, r0
 801055a:	1a9b      	subs	r3, r3, r2
 801055c:	aa0c      	add	r2, sp, #48	; 0x30
 801055e:	9502      	str	r5, [sp, #8]
 8010560:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8010564:	f1ca 0217 	rsb	r2, sl, #23
 8010568:	fa43 fb02 	asr.w	fp, r3, r2
 801056c:	f1bb 0f00 	cmp.w	fp, #0
 8010570:	dd65      	ble.n	801063e <__kernel_rem_pio2+0x26e>
 8010572:	9b02      	ldr	r3, [sp, #8]
 8010574:	2200      	movs	r2, #0
 8010576:	3301      	adds	r3, #1
 8010578:	9302      	str	r3, [sp, #8]
 801057a:	4615      	mov	r5, r2
 801057c:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8010580:	4294      	cmp	r4, r2
 8010582:	f300 809f 	bgt.w	80106c4 <__kernel_rem_pio2+0x2f4>
 8010586:	f1ba 0f00 	cmp.w	sl, #0
 801058a:	dd07      	ble.n	801059c <__kernel_rem_pio2+0x1cc>
 801058c:	f1ba 0f01 	cmp.w	sl, #1
 8010590:	f000 80c1 	beq.w	8010716 <__kernel_rem_pio2+0x346>
 8010594:	f1ba 0f02 	cmp.w	sl, #2
 8010598:	f000 80c7 	beq.w	801072a <__kernel_rem_pio2+0x35a>
 801059c:	f1bb 0f02 	cmp.w	fp, #2
 80105a0:	d14d      	bne.n	801063e <__kernel_rem_pio2+0x26e>
 80105a2:	4632      	mov	r2, r6
 80105a4:	463b      	mov	r3, r7
 80105a6:	4954      	ldr	r1, [pc, #336]	; (80106f8 <__kernel_rem_pio2+0x328>)
 80105a8:	2000      	movs	r0, #0
 80105aa:	f7ef fe7d 	bl	80002a8 <__aeabi_dsub>
 80105ae:	4606      	mov	r6, r0
 80105b0:	460f      	mov	r7, r1
 80105b2:	2d00      	cmp	r5, #0
 80105b4:	d043      	beq.n	801063e <__kernel_rem_pio2+0x26e>
 80105b6:	4650      	mov	r0, sl
 80105b8:	ed9f 0b4b 	vldr	d0, [pc, #300]	; 80106e8 <__kernel_rem_pio2+0x318>
 80105bc:	f000 fa58 	bl	8010a70 <scalbn>
 80105c0:	4630      	mov	r0, r6
 80105c2:	4639      	mov	r1, r7
 80105c4:	ec53 2b10 	vmov	r2, r3, d0
 80105c8:	f7ef fe6e 	bl	80002a8 <__aeabi_dsub>
 80105cc:	4606      	mov	r6, r0
 80105ce:	460f      	mov	r7, r1
 80105d0:	e035      	b.n	801063e <__kernel_rem_pio2+0x26e>
 80105d2:	4b4a      	ldr	r3, [pc, #296]	; (80106fc <__kernel_rem_pio2+0x32c>)
 80105d4:	2200      	movs	r2, #0
 80105d6:	4630      	mov	r0, r6
 80105d8:	4639      	mov	r1, r7
 80105da:	f7f0 f81d 	bl	8000618 <__aeabi_dmul>
 80105de:	f7f0 facb 	bl	8000b78 <__aeabi_d2iz>
 80105e2:	f7ef ffaf 	bl	8000544 <__aeabi_i2d>
 80105e6:	4602      	mov	r2, r0
 80105e8:	460b      	mov	r3, r1
 80105ea:	ec43 2b18 	vmov	d8, r2, r3
 80105ee:	4b44      	ldr	r3, [pc, #272]	; (8010700 <__kernel_rem_pio2+0x330>)
 80105f0:	2200      	movs	r2, #0
 80105f2:	f7f0 f811 	bl	8000618 <__aeabi_dmul>
 80105f6:	4602      	mov	r2, r0
 80105f8:	460b      	mov	r3, r1
 80105fa:	4630      	mov	r0, r6
 80105fc:	4639      	mov	r1, r7
 80105fe:	f7ef fe53 	bl	80002a8 <__aeabi_dsub>
 8010602:	f7f0 fab9 	bl	8000b78 <__aeabi_d2iz>
 8010606:	e9d5 2300 	ldrd	r2, r3, [r5]
 801060a:	f84b 0b04 	str.w	r0, [fp], #4
 801060e:	ec51 0b18 	vmov	r0, r1, d8
 8010612:	f7ef fe4b 	bl	80002ac <__adddf3>
 8010616:	f109 39ff 	add.w	r9, r9, #4294967295
 801061a:	4606      	mov	r6, r0
 801061c:	460f      	mov	r7, r1
 801061e:	e75b      	b.n	80104d8 <__kernel_rem_pio2+0x108>
 8010620:	d106      	bne.n	8010630 <__kernel_rem_pio2+0x260>
 8010622:	1e63      	subs	r3, r4, #1
 8010624:	aa0c      	add	r2, sp, #48	; 0x30
 8010626:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801062a:	ea4f 5be3 	mov.w	fp, r3, asr #23
 801062e:	e79d      	b.n	801056c <__kernel_rem_pio2+0x19c>
 8010630:	4b34      	ldr	r3, [pc, #208]	; (8010704 <__kernel_rem_pio2+0x334>)
 8010632:	2200      	movs	r2, #0
 8010634:	f7f0 fa76 	bl	8000b24 <__aeabi_dcmpge>
 8010638:	2800      	cmp	r0, #0
 801063a:	d140      	bne.n	80106be <__kernel_rem_pio2+0x2ee>
 801063c:	4683      	mov	fp, r0
 801063e:	2200      	movs	r2, #0
 8010640:	2300      	movs	r3, #0
 8010642:	4630      	mov	r0, r6
 8010644:	4639      	mov	r1, r7
 8010646:	f7f0 fa4f 	bl	8000ae8 <__aeabi_dcmpeq>
 801064a:	2800      	cmp	r0, #0
 801064c:	f000 80c1 	beq.w	80107d2 <__kernel_rem_pio2+0x402>
 8010650:	1e65      	subs	r5, r4, #1
 8010652:	462b      	mov	r3, r5
 8010654:	2200      	movs	r2, #0
 8010656:	9900      	ldr	r1, [sp, #0]
 8010658:	428b      	cmp	r3, r1
 801065a:	da6d      	bge.n	8010738 <__kernel_rem_pio2+0x368>
 801065c:	2a00      	cmp	r2, #0
 801065e:	f000 808a 	beq.w	8010776 <__kernel_rem_pio2+0x3a6>
 8010662:	ab0c      	add	r3, sp, #48	; 0x30
 8010664:	f1aa 0a18 	sub.w	sl, sl, #24
 8010668:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 801066c:	2b00      	cmp	r3, #0
 801066e:	f000 80ae 	beq.w	80107ce <__kernel_rem_pio2+0x3fe>
 8010672:	4650      	mov	r0, sl
 8010674:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 80106e8 <__kernel_rem_pio2+0x318>
 8010678:	f000 f9fa 	bl	8010a70 <scalbn>
 801067c:	1c6b      	adds	r3, r5, #1
 801067e:	00da      	lsls	r2, r3, #3
 8010680:	9205      	str	r2, [sp, #20]
 8010682:	ec57 6b10 	vmov	r6, r7, d0
 8010686:	aa70      	add	r2, sp, #448	; 0x1c0
 8010688:	f8df 9070 	ldr.w	r9, [pc, #112]	; 80106fc <__kernel_rem_pio2+0x32c>
 801068c:	eb02 0ac3 	add.w	sl, r2, r3, lsl #3
 8010690:	462c      	mov	r4, r5
 8010692:	f04f 0800 	mov.w	r8, #0
 8010696:	2c00      	cmp	r4, #0
 8010698:	f280 80d4 	bge.w	8010844 <__kernel_rem_pio2+0x474>
 801069c:	462c      	mov	r4, r5
 801069e:	2c00      	cmp	r4, #0
 80106a0:	f2c0 8102 	blt.w	80108a8 <__kernel_rem_pio2+0x4d8>
 80106a4:	4b18      	ldr	r3, [pc, #96]	; (8010708 <__kernel_rem_pio2+0x338>)
 80106a6:	461e      	mov	r6, r3
 80106a8:	ab70      	add	r3, sp, #448	; 0x1c0
 80106aa:	eb03 08c4 	add.w	r8, r3, r4, lsl #3
 80106ae:	1b2b      	subs	r3, r5, r4
 80106b0:	f04f 0900 	mov.w	r9, #0
 80106b4:	f04f 0a00 	mov.w	sl, #0
 80106b8:	2700      	movs	r7, #0
 80106ba:	9306      	str	r3, [sp, #24]
 80106bc:	e0e6      	b.n	801088c <__kernel_rem_pio2+0x4bc>
 80106be:	f04f 0b02 	mov.w	fp, #2
 80106c2:	e756      	b.n	8010572 <__kernel_rem_pio2+0x1a2>
 80106c4:	f8d8 3000 	ldr.w	r3, [r8]
 80106c8:	bb05      	cbnz	r5, 801070c <__kernel_rem_pio2+0x33c>
 80106ca:	b123      	cbz	r3, 80106d6 <__kernel_rem_pio2+0x306>
 80106cc:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 80106d0:	f8c8 3000 	str.w	r3, [r8]
 80106d4:	2301      	movs	r3, #1
 80106d6:	3201      	adds	r2, #1
 80106d8:	f108 0804 	add.w	r8, r8, #4
 80106dc:	461d      	mov	r5, r3
 80106de:	e74f      	b.n	8010580 <__kernel_rem_pio2+0x1b0>
	...
 80106ec:	3ff00000 	.word	0x3ff00000
 80106f0:	080128c8 	.word	0x080128c8
 80106f4:	40200000 	.word	0x40200000
 80106f8:	3ff00000 	.word	0x3ff00000
 80106fc:	3e700000 	.word	0x3e700000
 8010700:	41700000 	.word	0x41700000
 8010704:	3fe00000 	.word	0x3fe00000
 8010708:	08012888 	.word	0x08012888
 801070c:	1acb      	subs	r3, r1, r3
 801070e:	f8c8 3000 	str.w	r3, [r8]
 8010712:	462b      	mov	r3, r5
 8010714:	e7df      	b.n	80106d6 <__kernel_rem_pio2+0x306>
 8010716:	1e62      	subs	r2, r4, #1
 8010718:	ab0c      	add	r3, sp, #48	; 0x30
 801071a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801071e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8010722:	a90c      	add	r1, sp, #48	; 0x30
 8010724:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8010728:	e738      	b.n	801059c <__kernel_rem_pio2+0x1cc>
 801072a:	1e62      	subs	r2, r4, #1
 801072c:	ab0c      	add	r3, sp, #48	; 0x30
 801072e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010732:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8010736:	e7f4      	b.n	8010722 <__kernel_rem_pio2+0x352>
 8010738:	a90c      	add	r1, sp, #48	; 0x30
 801073a:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 801073e:	3b01      	subs	r3, #1
 8010740:	430a      	orrs	r2, r1
 8010742:	e788      	b.n	8010656 <__kernel_rem_pio2+0x286>
 8010744:	3301      	adds	r3, #1
 8010746:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 801074a:	2900      	cmp	r1, #0
 801074c:	d0fa      	beq.n	8010744 <__kernel_rem_pio2+0x374>
 801074e:	9a08      	ldr	r2, [sp, #32]
 8010750:	f502 7218 	add.w	r2, r2, #608	; 0x260
 8010754:	446a      	add	r2, sp
 8010756:	3a98      	subs	r2, #152	; 0x98
 8010758:	9208      	str	r2, [sp, #32]
 801075a:	9a06      	ldr	r2, [sp, #24]
 801075c:	a920      	add	r1, sp, #128	; 0x80
 801075e:	18a2      	adds	r2, r4, r2
 8010760:	18e3      	adds	r3, r4, r3
 8010762:	f104 0801 	add.w	r8, r4, #1
 8010766:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 801076a:	9302      	str	r3, [sp, #8]
 801076c:	9b02      	ldr	r3, [sp, #8]
 801076e:	4543      	cmp	r3, r8
 8010770:	da04      	bge.n	801077c <__kernel_rem_pio2+0x3ac>
 8010772:	461c      	mov	r4, r3
 8010774:	e6a2      	b.n	80104bc <__kernel_rem_pio2+0xec>
 8010776:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8010778:	2301      	movs	r3, #1
 801077a:	e7e4      	b.n	8010746 <__kernel_rem_pio2+0x376>
 801077c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801077e:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8010782:	f7ef fedf 	bl	8000544 <__aeabi_i2d>
 8010786:	e8e5 0102 	strd	r0, r1, [r5], #8
 801078a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801078c:	46ab      	mov	fp, r5
 801078e:	461c      	mov	r4, r3
 8010790:	f04f 0900 	mov.w	r9, #0
 8010794:	2600      	movs	r6, #0
 8010796:	2700      	movs	r7, #0
 8010798:	9b05      	ldr	r3, [sp, #20]
 801079a:	4599      	cmp	r9, r3
 801079c:	dd06      	ble.n	80107ac <__kernel_rem_pio2+0x3dc>
 801079e:	9b08      	ldr	r3, [sp, #32]
 80107a0:	e8e3 6702 	strd	r6, r7, [r3], #8
 80107a4:	f108 0801 	add.w	r8, r8, #1
 80107a8:	9308      	str	r3, [sp, #32]
 80107aa:	e7df      	b.n	801076c <__kernel_rem_pio2+0x39c>
 80107ac:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 80107b0:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 80107b4:	f7ef ff30 	bl	8000618 <__aeabi_dmul>
 80107b8:	4602      	mov	r2, r0
 80107ba:	460b      	mov	r3, r1
 80107bc:	4630      	mov	r0, r6
 80107be:	4639      	mov	r1, r7
 80107c0:	f7ef fd74 	bl	80002ac <__adddf3>
 80107c4:	f109 0901 	add.w	r9, r9, #1
 80107c8:	4606      	mov	r6, r0
 80107ca:	460f      	mov	r7, r1
 80107cc:	e7e4      	b.n	8010798 <__kernel_rem_pio2+0x3c8>
 80107ce:	3d01      	subs	r5, #1
 80107d0:	e747      	b.n	8010662 <__kernel_rem_pio2+0x292>
 80107d2:	ec47 6b10 	vmov	d0, r6, r7
 80107d6:	f1ca 0000 	rsb	r0, sl, #0
 80107da:	f000 f949 	bl	8010a70 <scalbn>
 80107de:	ec57 6b10 	vmov	r6, r7, d0
 80107e2:	4ba0      	ldr	r3, [pc, #640]	; (8010a64 <__kernel_rem_pio2+0x694>)
 80107e4:	ee10 0a10 	vmov	r0, s0
 80107e8:	2200      	movs	r2, #0
 80107ea:	4639      	mov	r1, r7
 80107ec:	f7f0 f99a 	bl	8000b24 <__aeabi_dcmpge>
 80107f0:	b1f8      	cbz	r0, 8010832 <__kernel_rem_pio2+0x462>
 80107f2:	4b9d      	ldr	r3, [pc, #628]	; (8010a68 <__kernel_rem_pio2+0x698>)
 80107f4:	2200      	movs	r2, #0
 80107f6:	4630      	mov	r0, r6
 80107f8:	4639      	mov	r1, r7
 80107fa:	f7ef ff0d 	bl	8000618 <__aeabi_dmul>
 80107fe:	f7f0 f9bb 	bl	8000b78 <__aeabi_d2iz>
 8010802:	4680      	mov	r8, r0
 8010804:	f7ef fe9e 	bl	8000544 <__aeabi_i2d>
 8010808:	4b96      	ldr	r3, [pc, #600]	; (8010a64 <__kernel_rem_pio2+0x694>)
 801080a:	2200      	movs	r2, #0
 801080c:	f7ef ff04 	bl	8000618 <__aeabi_dmul>
 8010810:	460b      	mov	r3, r1
 8010812:	4602      	mov	r2, r0
 8010814:	4639      	mov	r1, r7
 8010816:	4630      	mov	r0, r6
 8010818:	f7ef fd46 	bl	80002a8 <__aeabi_dsub>
 801081c:	f7f0 f9ac 	bl	8000b78 <__aeabi_d2iz>
 8010820:	1c65      	adds	r5, r4, #1
 8010822:	ab0c      	add	r3, sp, #48	; 0x30
 8010824:	f10a 0a18 	add.w	sl, sl, #24
 8010828:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 801082c:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8010830:	e71f      	b.n	8010672 <__kernel_rem_pio2+0x2a2>
 8010832:	4630      	mov	r0, r6
 8010834:	4639      	mov	r1, r7
 8010836:	f7f0 f99f 	bl	8000b78 <__aeabi_d2iz>
 801083a:	ab0c      	add	r3, sp, #48	; 0x30
 801083c:	4625      	mov	r5, r4
 801083e:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8010842:	e716      	b.n	8010672 <__kernel_rem_pio2+0x2a2>
 8010844:	ab0c      	add	r3, sp, #48	; 0x30
 8010846:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 801084a:	f7ef fe7b 	bl	8000544 <__aeabi_i2d>
 801084e:	4632      	mov	r2, r6
 8010850:	463b      	mov	r3, r7
 8010852:	f7ef fee1 	bl	8000618 <__aeabi_dmul>
 8010856:	4642      	mov	r2, r8
 8010858:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 801085c:	464b      	mov	r3, r9
 801085e:	4630      	mov	r0, r6
 8010860:	4639      	mov	r1, r7
 8010862:	f7ef fed9 	bl	8000618 <__aeabi_dmul>
 8010866:	3c01      	subs	r4, #1
 8010868:	4606      	mov	r6, r0
 801086a:	460f      	mov	r7, r1
 801086c:	e713      	b.n	8010696 <__kernel_rem_pio2+0x2c6>
 801086e:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 8010872:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 8010876:	f7ef fecf 	bl	8000618 <__aeabi_dmul>
 801087a:	4602      	mov	r2, r0
 801087c:	460b      	mov	r3, r1
 801087e:	4648      	mov	r0, r9
 8010880:	4651      	mov	r1, sl
 8010882:	f7ef fd13 	bl	80002ac <__adddf3>
 8010886:	3701      	adds	r7, #1
 8010888:	4681      	mov	r9, r0
 801088a:	468a      	mov	sl, r1
 801088c:	9b00      	ldr	r3, [sp, #0]
 801088e:	429f      	cmp	r7, r3
 8010890:	dc02      	bgt.n	8010898 <__kernel_rem_pio2+0x4c8>
 8010892:	9b06      	ldr	r3, [sp, #24]
 8010894:	429f      	cmp	r7, r3
 8010896:	ddea      	ble.n	801086e <__kernel_rem_pio2+0x49e>
 8010898:	9a06      	ldr	r2, [sp, #24]
 801089a:	ab48      	add	r3, sp, #288	; 0x120
 801089c:	eb03 06c2 	add.w	r6, r3, r2, lsl #3
 80108a0:	e9c6 9a00 	strd	r9, sl, [r6]
 80108a4:	3c01      	subs	r4, #1
 80108a6:	e6fa      	b.n	801069e <__kernel_rem_pio2+0x2ce>
 80108a8:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 80108aa:	2b02      	cmp	r3, #2
 80108ac:	dc0b      	bgt.n	80108c6 <__kernel_rem_pio2+0x4f6>
 80108ae:	2b00      	cmp	r3, #0
 80108b0:	dc39      	bgt.n	8010926 <__kernel_rem_pio2+0x556>
 80108b2:	d05d      	beq.n	8010970 <__kernel_rem_pio2+0x5a0>
 80108b4:	9b02      	ldr	r3, [sp, #8]
 80108b6:	f003 0007 	and.w	r0, r3, #7
 80108ba:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 80108be:	ecbd 8b02 	vpop	{d8}
 80108c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80108c6:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 80108c8:	2b03      	cmp	r3, #3
 80108ca:	d1f3      	bne.n	80108b4 <__kernel_rem_pio2+0x4e4>
 80108cc:	9b05      	ldr	r3, [sp, #20]
 80108ce:	9500      	str	r5, [sp, #0]
 80108d0:	f503 7318 	add.w	r3, r3, #608	; 0x260
 80108d4:	eb0d 0403 	add.w	r4, sp, r3
 80108d8:	f5a4 74a4 	sub.w	r4, r4, #328	; 0x148
 80108dc:	46a2      	mov	sl, r4
 80108de:	9b00      	ldr	r3, [sp, #0]
 80108e0:	2b00      	cmp	r3, #0
 80108e2:	f1aa 0a08 	sub.w	sl, sl, #8
 80108e6:	dc69      	bgt.n	80109bc <__kernel_rem_pio2+0x5ec>
 80108e8:	46aa      	mov	sl, r5
 80108ea:	f1ba 0f01 	cmp.w	sl, #1
 80108ee:	f1a4 0408 	sub.w	r4, r4, #8
 80108f2:	f300 8083 	bgt.w	80109fc <__kernel_rem_pio2+0x62c>
 80108f6:	9c05      	ldr	r4, [sp, #20]
 80108f8:	ab48      	add	r3, sp, #288	; 0x120
 80108fa:	441c      	add	r4, r3
 80108fc:	2000      	movs	r0, #0
 80108fe:	2100      	movs	r1, #0
 8010900:	2d01      	cmp	r5, #1
 8010902:	f300 809a 	bgt.w	8010a3a <__kernel_rem_pio2+0x66a>
 8010906:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	; 0x120
 801090a:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 801090e:	f1bb 0f00 	cmp.w	fp, #0
 8010912:	f040 8098 	bne.w	8010a46 <__kernel_rem_pio2+0x676>
 8010916:	9b04      	ldr	r3, [sp, #16]
 8010918:	e9c3 7800 	strd	r7, r8, [r3]
 801091c:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8010920:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8010924:	e7c6      	b.n	80108b4 <__kernel_rem_pio2+0x4e4>
 8010926:	9e05      	ldr	r6, [sp, #20]
 8010928:	ab48      	add	r3, sp, #288	; 0x120
 801092a:	441e      	add	r6, r3
 801092c:	462c      	mov	r4, r5
 801092e:	2000      	movs	r0, #0
 8010930:	2100      	movs	r1, #0
 8010932:	2c00      	cmp	r4, #0
 8010934:	da33      	bge.n	801099e <__kernel_rem_pio2+0x5ce>
 8010936:	f1bb 0f00 	cmp.w	fp, #0
 801093a:	d036      	beq.n	80109aa <__kernel_rem_pio2+0x5da>
 801093c:	4602      	mov	r2, r0
 801093e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010942:	9c04      	ldr	r4, [sp, #16]
 8010944:	e9c4 2300 	strd	r2, r3, [r4]
 8010948:	4602      	mov	r2, r0
 801094a:	460b      	mov	r3, r1
 801094c:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 8010950:	f7ef fcaa 	bl	80002a8 <__aeabi_dsub>
 8010954:	ae4a      	add	r6, sp, #296	; 0x128
 8010956:	2401      	movs	r4, #1
 8010958:	42a5      	cmp	r5, r4
 801095a:	da29      	bge.n	80109b0 <__kernel_rem_pio2+0x5e0>
 801095c:	f1bb 0f00 	cmp.w	fp, #0
 8010960:	d002      	beq.n	8010968 <__kernel_rem_pio2+0x598>
 8010962:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010966:	4619      	mov	r1, r3
 8010968:	9b04      	ldr	r3, [sp, #16]
 801096a:	e9c3 0102 	strd	r0, r1, [r3, #8]
 801096e:	e7a1      	b.n	80108b4 <__kernel_rem_pio2+0x4e4>
 8010970:	9c05      	ldr	r4, [sp, #20]
 8010972:	ab48      	add	r3, sp, #288	; 0x120
 8010974:	441c      	add	r4, r3
 8010976:	2000      	movs	r0, #0
 8010978:	2100      	movs	r1, #0
 801097a:	2d00      	cmp	r5, #0
 801097c:	da09      	bge.n	8010992 <__kernel_rem_pio2+0x5c2>
 801097e:	f1bb 0f00 	cmp.w	fp, #0
 8010982:	d002      	beq.n	801098a <__kernel_rem_pio2+0x5ba>
 8010984:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010988:	4619      	mov	r1, r3
 801098a:	9b04      	ldr	r3, [sp, #16]
 801098c:	e9c3 0100 	strd	r0, r1, [r3]
 8010990:	e790      	b.n	80108b4 <__kernel_rem_pio2+0x4e4>
 8010992:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8010996:	f7ef fc89 	bl	80002ac <__adddf3>
 801099a:	3d01      	subs	r5, #1
 801099c:	e7ed      	b.n	801097a <__kernel_rem_pio2+0x5aa>
 801099e:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 80109a2:	f7ef fc83 	bl	80002ac <__adddf3>
 80109a6:	3c01      	subs	r4, #1
 80109a8:	e7c3      	b.n	8010932 <__kernel_rem_pio2+0x562>
 80109aa:	4602      	mov	r2, r0
 80109ac:	460b      	mov	r3, r1
 80109ae:	e7c8      	b.n	8010942 <__kernel_rem_pio2+0x572>
 80109b0:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 80109b4:	f7ef fc7a 	bl	80002ac <__adddf3>
 80109b8:	3401      	adds	r4, #1
 80109ba:	e7cd      	b.n	8010958 <__kernel_rem_pio2+0x588>
 80109bc:	e9da 8900 	ldrd	r8, r9, [sl]
 80109c0:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 80109c4:	9b00      	ldr	r3, [sp, #0]
 80109c6:	3b01      	subs	r3, #1
 80109c8:	9300      	str	r3, [sp, #0]
 80109ca:	4632      	mov	r2, r6
 80109cc:	463b      	mov	r3, r7
 80109ce:	4640      	mov	r0, r8
 80109d0:	4649      	mov	r1, r9
 80109d2:	f7ef fc6b 	bl	80002ac <__adddf3>
 80109d6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80109da:	4602      	mov	r2, r0
 80109dc:	460b      	mov	r3, r1
 80109de:	4640      	mov	r0, r8
 80109e0:	4649      	mov	r1, r9
 80109e2:	f7ef fc61 	bl	80002a8 <__aeabi_dsub>
 80109e6:	4632      	mov	r2, r6
 80109e8:	463b      	mov	r3, r7
 80109ea:	f7ef fc5f 	bl	80002ac <__adddf3>
 80109ee:	ed9d 7b06 	vldr	d7, [sp, #24]
 80109f2:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80109f6:	ed8a 7b00 	vstr	d7, [sl]
 80109fa:	e770      	b.n	80108de <__kernel_rem_pio2+0x50e>
 80109fc:	e9d4 8900 	ldrd	r8, r9, [r4]
 8010a00:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 8010a04:	4640      	mov	r0, r8
 8010a06:	4632      	mov	r2, r6
 8010a08:	463b      	mov	r3, r7
 8010a0a:	4649      	mov	r1, r9
 8010a0c:	f7ef fc4e 	bl	80002ac <__adddf3>
 8010a10:	e9cd 0100 	strd	r0, r1, [sp]
 8010a14:	4602      	mov	r2, r0
 8010a16:	460b      	mov	r3, r1
 8010a18:	4640      	mov	r0, r8
 8010a1a:	4649      	mov	r1, r9
 8010a1c:	f7ef fc44 	bl	80002a8 <__aeabi_dsub>
 8010a20:	4632      	mov	r2, r6
 8010a22:	463b      	mov	r3, r7
 8010a24:	f7ef fc42 	bl	80002ac <__adddf3>
 8010a28:	ed9d 7b00 	vldr	d7, [sp]
 8010a2c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8010a30:	ed84 7b00 	vstr	d7, [r4]
 8010a34:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010a38:	e757      	b.n	80108ea <__kernel_rem_pio2+0x51a>
 8010a3a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8010a3e:	f7ef fc35 	bl	80002ac <__adddf3>
 8010a42:	3d01      	subs	r5, #1
 8010a44:	e75c      	b.n	8010900 <__kernel_rem_pio2+0x530>
 8010a46:	9b04      	ldr	r3, [sp, #16]
 8010a48:	9a04      	ldr	r2, [sp, #16]
 8010a4a:	601f      	str	r7, [r3, #0]
 8010a4c:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 8010a50:	605c      	str	r4, [r3, #4]
 8010a52:	609d      	str	r5, [r3, #8]
 8010a54:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8010a58:	60d3      	str	r3, [r2, #12]
 8010a5a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010a5e:	6110      	str	r0, [r2, #16]
 8010a60:	6153      	str	r3, [r2, #20]
 8010a62:	e727      	b.n	80108b4 <__kernel_rem_pio2+0x4e4>
 8010a64:	41700000 	.word	0x41700000
 8010a68:	3e700000 	.word	0x3e700000
 8010a6c:	00000000 	.word	0x00000000

08010a70 <scalbn>:
 8010a70:	b570      	push	{r4, r5, r6, lr}
 8010a72:	ec55 4b10 	vmov	r4, r5, d0
 8010a76:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8010a7a:	4606      	mov	r6, r0
 8010a7c:	462b      	mov	r3, r5
 8010a7e:	b999      	cbnz	r1, 8010aa8 <scalbn+0x38>
 8010a80:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8010a84:	4323      	orrs	r3, r4
 8010a86:	d03f      	beq.n	8010b08 <scalbn+0x98>
 8010a88:	4b35      	ldr	r3, [pc, #212]	; (8010b60 <scalbn+0xf0>)
 8010a8a:	4629      	mov	r1, r5
 8010a8c:	ee10 0a10 	vmov	r0, s0
 8010a90:	2200      	movs	r2, #0
 8010a92:	f7ef fdc1 	bl	8000618 <__aeabi_dmul>
 8010a96:	4b33      	ldr	r3, [pc, #204]	; (8010b64 <scalbn+0xf4>)
 8010a98:	429e      	cmp	r6, r3
 8010a9a:	4604      	mov	r4, r0
 8010a9c:	460d      	mov	r5, r1
 8010a9e:	da10      	bge.n	8010ac2 <scalbn+0x52>
 8010aa0:	a327      	add	r3, pc, #156	; (adr r3, 8010b40 <scalbn+0xd0>)
 8010aa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010aa6:	e01f      	b.n	8010ae8 <scalbn+0x78>
 8010aa8:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8010aac:	4291      	cmp	r1, r2
 8010aae:	d10c      	bne.n	8010aca <scalbn+0x5a>
 8010ab0:	ee10 2a10 	vmov	r2, s0
 8010ab4:	4620      	mov	r0, r4
 8010ab6:	4629      	mov	r1, r5
 8010ab8:	f7ef fbf8 	bl	80002ac <__adddf3>
 8010abc:	4604      	mov	r4, r0
 8010abe:	460d      	mov	r5, r1
 8010ac0:	e022      	b.n	8010b08 <scalbn+0x98>
 8010ac2:	460b      	mov	r3, r1
 8010ac4:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8010ac8:	3936      	subs	r1, #54	; 0x36
 8010aca:	f24c 3250 	movw	r2, #50000	; 0xc350
 8010ace:	4296      	cmp	r6, r2
 8010ad0:	dd0d      	ble.n	8010aee <scalbn+0x7e>
 8010ad2:	2d00      	cmp	r5, #0
 8010ad4:	a11c      	add	r1, pc, #112	; (adr r1, 8010b48 <scalbn+0xd8>)
 8010ad6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010ada:	da02      	bge.n	8010ae2 <scalbn+0x72>
 8010adc:	a11c      	add	r1, pc, #112	; (adr r1, 8010b50 <scalbn+0xe0>)
 8010ade:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010ae2:	a319      	add	r3, pc, #100	; (adr r3, 8010b48 <scalbn+0xd8>)
 8010ae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ae8:	f7ef fd96 	bl	8000618 <__aeabi_dmul>
 8010aec:	e7e6      	b.n	8010abc <scalbn+0x4c>
 8010aee:	1872      	adds	r2, r6, r1
 8010af0:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8010af4:	428a      	cmp	r2, r1
 8010af6:	dcec      	bgt.n	8010ad2 <scalbn+0x62>
 8010af8:	2a00      	cmp	r2, #0
 8010afa:	dd08      	ble.n	8010b0e <scalbn+0x9e>
 8010afc:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8010b00:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8010b04:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8010b08:	ec45 4b10 	vmov	d0, r4, r5
 8010b0c:	bd70      	pop	{r4, r5, r6, pc}
 8010b0e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8010b12:	da08      	bge.n	8010b26 <scalbn+0xb6>
 8010b14:	2d00      	cmp	r5, #0
 8010b16:	a10a      	add	r1, pc, #40	; (adr r1, 8010b40 <scalbn+0xd0>)
 8010b18:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010b1c:	dac0      	bge.n	8010aa0 <scalbn+0x30>
 8010b1e:	a10e      	add	r1, pc, #56	; (adr r1, 8010b58 <scalbn+0xe8>)
 8010b20:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010b24:	e7bc      	b.n	8010aa0 <scalbn+0x30>
 8010b26:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8010b2a:	3236      	adds	r2, #54	; 0x36
 8010b2c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8010b30:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8010b34:	4620      	mov	r0, r4
 8010b36:	4b0c      	ldr	r3, [pc, #48]	; (8010b68 <scalbn+0xf8>)
 8010b38:	2200      	movs	r2, #0
 8010b3a:	e7d5      	b.n	8010ae8 <scalbn+0x78>
 8010b3c:	f3af 8000 	nop.w
 8010b40:	c2f8f359 	.word	0xc2f8f359
 8010b44:	01a56e1f 	.word	0x01a56e1f
 8010b48:	8800759c 	.word	0x8800759c
 8010b4c:	7e37e43c 	.word	0x7e37e43c
 8010b50:	8800759c 	.word	0x8800759c
 8010b54:	fe37e43c 	.word	0xfe37e43c
 8010b58:	c2f8f359 	.word	0xc2f8f359
 8010b5c:	81a56e1f 	.word	0x81a56e1f
 8010b60:	43500000 	.word	0x43500000
 8010b64:	ffff3cb0 	.word	0xffff3cb0
 8010b68:	3c900000 	.word	0x3c900000

08010b6c <_init>:
 8010b6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010b6e:	bf00      	nop
 8010b70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010b72:	bc08      	pop	{r3}
 8010b74:	469e      	mov	lr, r3
 8010b76:	4770      	bx	lr

08010b78 <_fini>:
 8010b78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010b7a:	bf00      	nop
 8010b7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010b7e:	bc08      	pop	{r3}
 8010b80:	469e      	mov	lr, r3
 8010b82:	4770      	bx	lr
