
         Lattice Mapping Report File for Design Module 'kilsyth_top'


Design Information
------------------

Command line:   map -a ECP5U -p LFE5U-12F -t CABGA381 -s 6 -oc Commercial
     kilsyth_bootloader.ngd -o kilsyth_bootloader_map.ncd -pr
     kilsyth_bootloader.prf -mp kilsyth_bootloader.mrp -lpf /home/konrad/dev/Kil
     syth/gateware/bootloader/bootloader/kilsyth_bootloader.lpf -lpf
     /home/konrad/dev/Kilsyth/gateware/bootloader/kilsyth.lpf -gui -msgset
     /home/konrad/dev/Kilsyth/gateware/bootloader/promote.xml 
Target Vendor:  LATTICE
Target Device:  LFE5U-12FCABGA381
Target Performance:   6
Mapper:  sa5p00,  version:  Diamond (64-bit) 3.10.3.144.3
Mapped on:  12/12/18  00:18:49

Design Summary
--------------

   Number of registers:     26 out of 12687 (0%)
      PFU registers:           26 out of 12096 (0%)
      PIO registers:            0 out of   591 (0%)
   Number of SLICEs:        38 out of  6048 (1%)
      SLICEs as Logic/ROM:     38 out of  6048 (1%)
      SLICEs as RAM:            0 out of  4536 (0%)
      SLICEs as Carry:         14 out of  6048 (0%)
   Number of LUT4s:         67 out of 12096 (1%)
      Number used as logic LUTs:         39
      Number used as distributed RAM:     0
      Number used as ripple logic:       28
      Number used as shift registers:     0
   Number of PIO sites used: 129 out of 197 (65%)
   Number of block RAMs:  0 out of 32 (0%)
   Number of GSRs:  0 out of 1 (0%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   DTR used :   No
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSOB):  0 out of 4 (0%)
   Number of DCC:  0 out of 60 (0%)
   Number of DCS:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DDRDLLs:  0 out of 4 (0%)
   Number of CLKDIV:  0 out of 4 (0%)
   Number of ECLKSYNC:  0 out of 10 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.

        Number Of Mapped DSP Components:
   --------------------------------
   MULT18X18D          0
   MULT9X9D            0
   ALU54B              0

                                    Page 1




Design:  kilsyth_top                                   Date:  12/12/18  00:18:49

Design Summary (cont)
---------------------
   ALU24B              0
   PRADD18A            0
   PRADD9A             0
   --------------------------------
   Number of Used DSP MULT Sites:  0 out of 56 (0 %)
   Number of Used DSP ALU Sites:  0 out of 28 (0 %)
   Number of Used DSP PRADD Sites:  0 out of 56 (0 %)
   Number of clocks:  1
     Net i_clk16_c: 14 loads, 14 rising, 0 falling (Driver: PIO i_clk16 )
   Number of Clock Enables:  0
   Number of LSRs:  1
     Net io_ft_gpio1_c: 14 loads, 14 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net counter_0: 89 loads
     Net io_ft_gpio1_c: 15 loads
     Net io_pmod_0_7__N_2: 8 loads
     Net counter_19: 2 loads
     Net counter_20: 2 loads
     Net counter_21: 2 loads
     Net counter_22: 2 loads
     Net counter_23: 2 loads
     Net counter_24: 2 loads
     Net counter_25: 2 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| io_ft_data[15]      | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_ft_data[14]      | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_ft_data[13]      | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_ft_data[12]      | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_ft_data[11]      | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_ft_data[10]      | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 2




Design:  kilsyth_top                                   Date:  12/12/18  00:18:49

IO (PIO) Attributes (cont)
--------------------------
| io_ft_data[9]       | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_ft_data[8]       | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_ft_data[7]       | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_ft_data[6]       | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_ft_data[5]       | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_ft_data[4]       | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_ft_data[3]       | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_ft_data[2]       | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_ft_data[1]       | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_ft_data[0]       | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_sdram_dq[15]     | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_sdram_dq[14]     | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_sdram_dq[13]     | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_sdram_dq[12]     | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_sdram_dq[11]     | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_sdram_dq[10]     | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_sdram_dq[9]      | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_sdram_dq[8]      | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_sdram_dq[7]      | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_sdram_dq[6]      | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_sdram_dq[5]      | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_sdram_dq[4]      | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_sdram_dq[3]      | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_sdram_dq[2]      | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_sdram_dq[1]      | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_sdram_dq[0]      | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_pmod_1[7]        | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_pmod_1[6]        | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 3




Design:  kilsyth_top                                   Date:  12/12/18  00:18:49

IO (PIO) Attributes (cont)
--------------------------
| io_pmod_1[5]        | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_pmod_1[4]        | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_pmod_1[3]        | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_pmod_1[2]        | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_pmod_1[1]        | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_pmod_1[0]        | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_pmod_2[7]        | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_pmod_2[6]        | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_pmod_2[5]        | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_pmod_2[4]        | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_pmod_2[3]        | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_pmod_2[2]        | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_pmod_2[1]        | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_pmod_2[0]        | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_wide[39]         | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_wide[38]         | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_wide[37]         | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_wide[36]         | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_wide[35]         | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_wide[34]         | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_wide[33]         | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_wide[32]         | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_wide[31]         | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_wide[30]         | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_wide[29]         | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_wide[28]         | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_wide[27]         | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_wide[26]         | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 4




Design:  kilsyth_top                                   Date:  12/12/18  00:18:49

IO (PIO) Attributes (cont)
--------------------------
| io_wide[25]         | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_wide[24]         | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_wide[23]         | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_wide[22]         | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_wide[21]         | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_wide[20]         | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_wide[19]         | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_wide[18]         | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_wide[17]         | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_wide[16]         | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_wide[15]         | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_wide[14]         | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_wide[13]         | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_wide[12]         | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_wide[11]         | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_wide[10]         | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_wide[9]          | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_wide[8]          | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_wide[7]          | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_wide[6]          | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_wide[5]          | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_wide[4]          | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_wide[3]          | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_wide[2]          | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_wide[1]          | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_wide[0]          | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| i_ft_be[1]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| i_ft_be[0]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 5




Design:  kilsyth_top                                   Date:  12/12/18  00:18:49

IO (PIO) Attributes (cont)
--------------------------
| i_ft_txe_n          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| i_ft_rxf_n          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_sdram_dqm[1]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_sdram_dqm[0]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_sdram_a[12]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_sdram_a[11]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_sdram_a[10]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_sdram_a[9]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_sdram_a[8]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_sdram_a[7]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_sdram_a[6]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_sdram_a[5]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_sdram_a[4]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_sdram_a[3]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_sdram_a[2]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_sdram_a[1]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_sdram_a[0]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_sdram_ba[1]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_sdram_ba[0]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_sdram_cs_n        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_sdram_ras_n       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_sdram_cas_n       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_sdram_we_n        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_sdram_clk_n       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_sdram_cke_n       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_pmod_0[7]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_pmod_0[6]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_pmod_0[5]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 6




Design:  kilsyth_top                                   Date:  12/12/18  00:18:49

IO (PIO) Attributes (cont)
--------------------------
| io_pmod_0[4]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_pmod_0[3]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_pmod_0[2]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_pmod_0[1]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_pmod_0[0]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| i_clk16             | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| i_ft_clk            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| i_ft_wr_n           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| i_ft_rd_n           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| i_ft_oe_n           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| io_ft_gpio1         | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block GSR_INST undriven or does not drive anything - clipped.
Signal VCC_net undriven or does not drive anything - clipped.
Signal counter_327_add_4_1/S0 undriven or does not drive anything - clipped.
Signal counter_327_add_4_1/CI undriven or does not drive anything - clipped.
Signal counter_327_add_4_27/S1 undriven or does not drive anything - clipped.
Signal counter_327_add_4_27/CO undriven or does not drive anything - clipped.
Block i2 was optimized away.

Memory Usage
------------


     

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 264 MB
        










                                    Page 7


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
