---
title: ps_3_0
description: En savoir plus sur ps_3_0, un nuanceur de pixels programmable, qui est constitué d’un ensemble d’instructions qui s’appliquent aux données de pixels.
ms.assetid: 3eabf173-9d9d-45b2-bc30-de857428f3ee
ms.topic: article
ms.date: 05/31/2018
topic_type:
- kbArticle
api_name: ''
api_type: ''
api_location: ''
ms.openlocfilehash: 19587cbaa79e2b89633560a7b7889219172d0c25
ms.sourcegitcommit: 8f0a1d212dd154e8d94ab4c0e4ced053fa16823a
ms.translationtype: MT
ms.contentlocale: fr-FR
ms.lasthandoff: 06/11/2021
ms.locfileid: "112010862"
---
# <a name="ps_3_0"></a><span data-ttu-id="cb1c4-103">PS \_ 3 \_ 0</span><span class="sxs-lookup"><span data-stu-id="cb1c4-103">ps\_3\_0</span></span>

<span data-ttu-id="cb1c4-104">Un nuanceur de pixels programmable est constitué d’un ensemble d’instructions qui fonctionnent sur des données de pixels.</span><span class="sxs-lookup"><span data-stu-id="cb1c4-104">A programmable pixel shader is made up of a set of instructions that operate on pixel data.</span></span> <span data-ttu-id="cb1c4-105">Enregistre les données de transfert dans et en dehors de l’ALU.</span><span class="sxs-lookup"><span data-stu-id="cb1c4-105">Registers transfer data in and out of the ALU.</span></span> <span data-ttu-id="cb1c4-106">Un contrôle supplémentaire peut être appliqué pour modifier l’instruction, les résultats ou les données qui sont écrites.</span><span class="sxs-lookup"><span data-stu-id="cb1c4-106">Additional control can be applied to modify the instruction, the results, or what data gets written out.</span></span>

-   <span data-ttu-id="cb1c4-107">[les \_ instructions PS 3 \_ 0](dx9-graphics-reference-asm-ps-instructions-ps-3-0.md) contiennent une liste des instructions disponibles.</span><span class="sxs-lookup"><span data-stu-id="cb1c4-107">[ps\_3\_0 Instructions](dx9-graphics-reference-asm-ps-instructions-ps-3-0.md) contains a list of the available instructions.</span></span>
-   <span data-ttu-id="cb1c4-108">[ \_ registres PS 3 \_ 0](dx9-graphics-reference-asm-ps-registers-ps-3-0.md) répertorie les différents types de registres utilisés par le nuanceur de pixels alu.</span><span class="sxs-lookup"><span data-stu-id="cb1c4-108">[ps\_3\_0 Registers](dx9-graphics-reference-asm-ps-registers-ps-3-0.md) lists the different types of registers used by the pixel shader ALU.</span></span>
-   <span data-ttu-id="cb1c4-109">[Modificateurs](dx9-graphics-reference-asm-ps-registers-modifiers.md) Sont utilisées pour modifier le mode de fonctionnement d’une instruction.</span><span class="sxs-lookup"><span data-stu-id="cb1c4-109">[Modifiers](dx9-graphics-reference-asm-ps-registers-modifiers.md) Are used to modify the way an instruction works.</span></span>
-   <span data-ttu-id="cb1c4-110">Le [masque d’écriture de registre de destination](dx9-graphics-reference-asm-ps-registers-modifiers-write-mask.md) détermine les composants du registre de destination qui sont écrits.</span><span class="sxs-lookup"><span data-stu-id="cb1c4-110">[Destination Register Write Mask](dx9-graphics-reference-asm-ps-registers-modifiers-write-mask.md) determines what components of the destination register get written.</span></span>
-   <span data-ttu-id="cb1c4-111">Les [modificateurs de Registre source du nuanceur de pixels](dx9-graphics-reference-asm-ps-registers-modifiers-source.md) modifient les données du Registre source avant l’exécution de l’instruction.</span><span class="sxs-lookup"><span data-stu-id="cb1c4-111">[Pixel Shader Source Register Modifiers](dx9-graphics-reference-asm-ps-registers-modifiers-source.md) alter the source register data before the instruction runs.</span></span>
-   <span data-ttu-id="cb1c4-112">Le [Registre source Swizzling](dx9-graphics-reference-asm-ps-registers-modifiers-source-register-swizzling.md) offre un contrôle supplémentaire sur les composants Register qui sont lus, copiés ou écrits.</span><span class="sxs-lookup"><span data-stu-id="cb1c4-112">[Source Register Swizzling](dx9-graphics-reference-asm-ps-registers-modifiers-source-register-swizzling.md) gives additional control over which register components are read, copied, or written.</span></span>

## <a name="new-features"></a><span data-ttu-id="cb1c4-113">Nouvelles fonctionnalités</span><span class="sxs-lookup"><span data-stu-id="cb1c4-113">New Features</span></span>

<span data-ttu-id="cb1c4-114">Ajoutez un registre facial.</span><span class="sxs-lookup"><span data-stu-id="cb1c4-114">Add a face register.</span></span> <span data-ttu-id="cb1c4-115">Ajoutez un registre de position.</span><span class="sxs-lookup"><span data-stu-id="cb1c4-115">Add a position register.</span></span> <span data-ttu-id="cb1c4-116">Les registres de couleurs (v \# ) sont désormais à virgule flottante intégrale et les registres de coordonnées de texture (t \# ) ont été consolidés.</span><span class="sxs-lookup"><span data-stu-id="cb1c4-116">Color registers (v\#) are now fully floating point and the texture coordinate registers (t\#) have been consolidated.</span></span> <span data-ttu-id="cb1c4-117">Les déclarations d’entrée prennent les noms d’utilisation, et plusieurs utilisations sont autorisées pour les composants d’un registre donné.</span><span class="sxs-lookup"><span data-stu-id="cb1c4-117">Input declarations take the usage names, and multiple usages are permitted for components of a given register.</span></span>

## <a name="dynamic-flow-control"></a><span data-ttu-id="cb1c4-118">Contrôle de Flow dynamique</span><span class="sxs-lookup"><span data-stu-id="cb1c4-118">Dynamic Flow Control</span></span>

<span data-ttu-id="cb1c4-119">L’appareil prend en charge le contrôle de Flow dynamique ([si bool-PS](if-bool---ps.md), [break-PS](break---ps.md)et [break \_ COMP-PS](break-comp---ps.md)).</span><span class="sxs-lookup"><span data-stu-id="cb1c4-119">The device supports dynamic flow control ([if bool - ps](if-bool---ps.md), [break - ps](break---ps.md), and [break\_comp - ps](break-comp---ps.md)).</span></span> <span data-ttu-id="cb1c4-120">Profondeur d’imbrication de plages comprise entre 0 et 24.</span><span class="sxs-lookup"><span data-stu-id="cb1c4-120">The depth of nesting ranges from 0 to 24.</span></span>

## <a name="number-of-temporary-registers"></a><span data-ttu-id="cb1c4-121">Nombre de registres temporaires</span><span class="sxs-lookup"><span data-stu-id="cb1c4-121">Number of Temporary Registers</span></span>

<span data-ttu-id="cb1c4-122">Le nombre de registres temporaires pris en charge est de 32.</span><span class="sxs-lookup"><span data-stu-id="cb1c4-122">The number of temporary registers supported is 32.</span></span>

## <a name="static-flow-control-nesting-depth"></a><span data-ttu-id="cb1c4-123">Profondeur d’imbrication du contrôle de Flow statique</span><span class="sxs-lookup"><span data-stu-id="cb1c4-123">Static Flow Control Nesting Depth</span></span>

<span data-ttu-id="cb1c4-124">L’appel de [PS](call---ps.md) / [callnz](callnz-bool---ps.md)prévu  / peut être imbriqué sur une profondeur maximale de 4.[ \_ ](callnz-pred---ps.md)</span><span class="sxs-lookup"><span data-stu-id="cb1c4-124">The [call - ps](call---ps.md)/[callnz](callnz-bool---ps.md) /[call\_pred](callnz-pred---ps.md) can be nested to a maximum depth of 4.</span></span> <span data-ttu-id="cb1c4-125">Indépendamment, [les instructions Loop-](loop---ps.md)PS / [REP-PS](rep---ps.md) peuvent être imbriquées à une profondeur maximale de 4.</span><span class="sxs-lookup"><span data-stu-id="cb1c4-125">Independently, [loop - ps](loop---ps.md)/[rep - ps](rep---ps.md) instructions can be nested to a maximum depth of 4.</span></span>

## <a name="arbitrary-swizzle"></a><span data-ttu-id="cb1c4-126">Swizzle arbitraire</span><span class="sxs-lookup"><span data-stu-id="cb1c4-126">Arbitrary Swizzle</span></span>

<span data-ttu-id="cb1c4-127">Swizzle arbitraire est pris en charge.</span><span class="sxs-lookup"><span data-stu-id="cb1c4-127">Arbitrary swizzle is supported.</span></span> <span data-ttu-id="cb1c4-128">Consultez [Registre source Swizzling](dx9-graphics-reference-asm-ps-registers-modifiers-source-register-swizzling.md).</span><span class="sxs-lookup"><span data-stu-id="cb1c4-128">See [Source Register Swizzling](dx9-graphics-reference-asm-ps-registers-modifiers-source-register-swizzling.md).</span></span>

## <a name="gradient-instructions"></a><span data-ttu-id="cb1c4-129">Instructions de dégradé</span><span class="sxs-lookup"><span data-stu-id="cb1c4-129">Gradient Instructions</span></span>

<span data-ttu-id="cb1c4-130">Les instructions de dégradé sont prises en charge.</span><span class="sxs-lookup"><span data-stu-id="cb1c4-130">Gradient instructions are supported.</span></span> <span data-ttu-id="cb1c4-131">Consultez [DSX-PS](dsx---ps.md), [DSY-PS](dsy---ps.md)et [texldd-PS](texldd---ps.md).</span><span class="sxs-lookup"><span data-stu-id="cb1c4-131">See [dsx - ps](dsx---ps.md), [dsy - ps](dsy---ps.md), and [texldd - ps](texldd---ps.md).</span></span>

## <a name="predication"></a><span data-ttu-id="cb1c4-132">Prédicat</span><span class="sxs-lookup"><span data-stu-id="cb1c4-132">Predication</span></span>

<span data-ttu-id="cb1c4-133">Le prédicat d’instruction est pris en charge.</span><span class="sxs-lookup"><span data-stu-id="cb1c4-133">Instruction predication is supported.</span></span> <span data-ttu-id="cb1c4-134">Consultez [Registre de prédicat](dx9-graphics-reference-asm-ps-registers-predicate.md).</span><span class="sxs-lookup"><span data-stu-id="cb1c4-134">See [Predicate Register](dx9-graphics-reference-asm-ps-registers-predicate.md).</span></span>

## <a name="dependent-read-limit"></a><span data-ttu-id="cb1c4-135">Limite de lecture dépendante</span><span class="sxs-lookup"><span data-stu-id="cb1c4-135">Dependent Read Limit</span></span>

<span data-ttu-id="cb1c4-136">Il n’existe aucune limite de lecture dépendante.</span><span class="sxs-lookup"><span data-stu-id="cb1c4-136">There are no dependent read limits.</span></span>

## <a name="texture-instruction-limit"></a><span data-ttu-id="cb1c4-137">Limite de l’instruction de texture</span><span class="sxs-lookup"><span data-stu-id="cb1c4-137">Texture Instruction Limit</span></span>

<span data-ttu-id="cb1c4-138">Il n’existe aucune limite sur les instructions de texture.</span><span class="sxs-lookup"><span data-stu-id="cb1c4-138">There is no limit on texture instructions.</span></span>

## <a name="instruction-count"></a><span data-ttu-id="cb1c4-139">Nombre d’instructions</span><span class="sxs-lookup"><span data-stu-id="cb1c4-139">Instruction Count</span></span>

<span data-ttu-id="cb1c4-140">Chaque nuanceur de pixels est autorisé à partir de 512 jusqu’au nombre d’emplacements dans MaxPixelShader30InstructionSlots (pas plus de 32768).</span><span class="sxs-lookup"><span data-stu-id="cb1c4-140">Each pixel shader is allowed anywhere from 512 up to the number of slots in MaxPixelShader30InstructionSlots (not more than 32768).</span></span> <span data-ttu-id="cb1c4-141">Le nombre d’instructions exécutées peut être bien plus élevé en raison de la prise en charge des boucles.</span><span class="sxs-lookup"><span data-stu-id="cb1c4-141">The number of instructions run can be much higher because of the looping support.</span></span> <span data-ttu-id="cb1c4-142">MaxPShaderInstructionsExecuted doit être au moins égale à 2 ^ 16.</span><span class="sxs-lookup"><span data-stu-id="cb1c4-142">MaxPShaderInstructionsExecuted should be at least 2^16.</span></span>

## <a name="sampler-count"></a><span data-ttu-id="cb1c4-143">Nombre d’échantillonneurs</span><span class="sxs-lookup"><span data-stu-id="cb1c4-143">Sampler Count</span></span>

<span data-ttu-id="cb1c4-144">Le nombre d’échantillonneurs de texture disponibles est 16.</span><span class="sxs-lookup"><span data-stu-id="cb1c4-144">The number of texture samplers available is 16.</span></span>

## <a name="device-caps"></a><span data-ttu-id="cb1c4-145">Cap de l’appareil</span><span class="sxs-lookup"><span data-stu-id="cb1c4-145">Device Caps</span></span>

<span data-ttu-id="cb1c4-146">Si PS \_ 3 \_ 0 est pris en charge, les limites suivantes sont prises en charge dans le matériel (au minimum) :</span><span class="sxs-lookup"><span data-stu-id="cb1c4-146">If ps\_3\_0 is supported, the following caps are supported in hardware (at a minimum):</span></span>



| <span data-ttu-id="cb1c4-147">Encapsul</span><span class="sxs-lookup"><span data-stu-id="cb1c4-147">Cap</span></span>                                                                                                          | <span data-ttu-id="cb1c4-148">Value</span><span class="sxs-lookup"><span data-stu-id="cb1c4-148">Value</span></span>                                                                                                                                                                                                                                                                                                 |
|--------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <span data-ttu-id="cb1c4-149">MaxTextureWidth, MaxTextureHeight</span><span class="sxs-lookup"><span data-stu-id="cb1c4-149">MaxTextureWidth, MaxTextureHeight</span></span>                                                                            | <span data-ttu-id="cb1c4-150">4 Ko chacun</span><span class="sxs-lookup"><span data-stu-id="cb1c4-150">4K each</span></span>                                                                                                                                                                                                                                                                                               |
| <span data-ttu-id="cb1c4-151">MaxTextureRepeat</span><span class="sxs-lookup"><span data-stu-id="cb1c4-151">MaxTextureRepeat</span></span>                                                                                             | <span data-ttu-id="cb1c4-152">8 Ko</span><span class="sxs-lookup"><span data-stu-id="cb1c4-152">8K</span></span>                                                                                                                                                                                                                                                                                                    |
| <span data-ttu-id="cb1c4-153">MaxAnisotropy</span><span class="sxs-lookup"><span data-stu-id="cb1c4-153">MaxAnisotropy</span></span>                                                                                                | <span data-ttu-id="cb1c4-154">16</span><span class="sxs-lookup"><span data-stu-id="cb1c4-154">16</span></span>                                                                                                                                                                                                                                                                                                    |
| <span data-ttu-id="cb1c4-155">PixelShaderVersion</span><span class="sxs-lookup"><span data-stu-id="cb1c4-155">PixelShaderVersion</span></span>                                                                                           | <span data-ttu-id="cb1c4-156">3 \_ 0</span><span class="sxs-lookup"><span data-stu-id="cb1c4-156">3\_0</span></span>                                                                                                                                                                                                                                                                                                  |
| <span data-ttu-id="cb1c4-157">MaxPixelShader30InstructionSlots</span><span class="sxs-lookup"><span data-stu-id="cb1c4-157">MaxPixelShader30InstructionSlots</span></span>                                                                             | <span data-ttu-id="cb1c4-158">512</span><span class="sxs-lookup"><span data-stu-id="cb1c4-158">512</span></span>                                                                                                                                                                                                                                                                                                   |
| <span data-ttu-id="cb1c4-159">Les limites primitives suivantes sont définies :</span><span class="sxs-lookup"><span data-stu-id="cb1c4-159">The following primitive caps are set:</span></span>                                                                        | <span data-ttu-id="cb1c4-160">D3DPMISCCAPS \_ BLENDOP, D3DPMISCCAPS \_ CLIPPLANESCALEDPOINTS, D3DPMISCCAPS \_ CLIPTLVERTS, D3DPMISCCAPS \_ CULLCCW, D3DPMISCCAPS \_ CULLCW, D3DPMISCCAPS \_ CULLNONE, D3DPMISCCAPS \_ FOGINFVF, D3DPMISCCAPS \_ MASKZ</span><span class="sxs-lookup"><span data-stu-id="cb1c4-160">D3DPMISCCAPS\_BLENDOP, D3DPMISCCAPS\_CLIPPLANESCALEDPOINTS, D3DPMISCCAPS\_CLIPTLVERTS, D3DPMISCCAPS\_CULLCCW, D3DPMISCCAPS\_CULLCW, D3DPMISCCAPS\_CULLNONE, D3DPMISCCAPS\_FOGINFVF, D3DPMISCCAPS\_MASKZ</span></span>                                                                                               |
| <span data-ttu-id="cb1c4-161">Les extrémités raster suivantes sont définies :</span><span class="sxs-lookup"><span data-stu-id="cb1c4-161">The following raster caps are set:</span></span>                                                                           | <span data-ttu-id="cb1c4-162">D3DPRASTERCAPS \_ MIPMAPLODBIAS, D3DPRASTERCAPS \_ anisotrope, D3DPRASTERCAPS \_ COLORPERSPECTIVE, D3DPRASTERCAPS \_ SCISSORTEST dans D3DCAPS9</span><span class="sxs-lookup"><span data-stu-id="cb1c4-162">D3DPRASTERCAPS\_MIPMAPLODBIAS, D3DPRASTERCAPS\_ANISOTROPY, D3DPRASTERCAPS\_COLORPERSPECTIVE, D3DPRASTERCAPS\_SCISSORTEST in D3DCAPS9</span></span>                                                                                                                                                                  |
| <span data-ttu-id="cb1c4-163">Prise en charge complète de l’écart de profondeur, notamment :</span><span class="sxs-lookup"><span data-stu-id="cb1c4-163">Full support for depth bias including:</span></span>                                                                       | <span data-ttu-id="cb1c4-164">D3DPRASTERCAPS \_ SLOPESCALEDEPTHBIAS, D3DPRASTERCAPS \_ DEPTHBIAS</span><span class="sxs-lookup"><span data-stu-id="cb1c4-164">D3DPRASTERCAPS\_SLOPESCALEDEPTHBIAS, D3DPRASTERCAPS\_DEPTHBIAS</span></span>                                                                                                                                                                                                                                        |
| <span data-ttu-id="cb1c4-165">Ensemble complet de comparaisons pour le test de profondeur et alpha, y compris :</span><span class="sxs-lookup"><span data-stu-id="cb1c4-165">Full set of comparisons for depth and alpha test including:</span></span>                                                  | <span data-ttu-id="cb1c4-166">Toutes les D3DPCMPCAPS dans D3DCAPS9.</span><span class="sxs-lookup"><span data-stu-id="cb1c4-166">All the D3DPCMPCAPS in D3DCAPS9.</span></span>                                                                                                                                                                                                                                                                      |
| <span data-ttu-id="cb1c4-167">Modes de fusion source</span><span class="sxs-lookup"><span data-stu-id="cb1c4-167">Source blending modes</span></span>                                                                                        | <span data-ttu-id="cb1c4-168">Tous les modes de fusion sont pris en charge en tant que source (à l’exception de D3DPBLENDCAPS \_ SRCALPHASAT, D3DPBLENDCAPS \_ BOTHSRCALPHA et D3DPBLENDCAPS \_ BOTHINVSRCALPHA).</span><span class="sxs-lookup"><span data-stu-id="cb1c4-168">All blending modes are supported as a source (except D3DPBLENDCAPS\_SRCALPHASAT, D3DPBLENDCAPS\_BOTHSRCALPHA, and D3DPBLENDCAPS\_BOTHINVSRCALPHA).</span></span>                                                                                                                                                    |
| <span data-ttu-id="cb1c4-169">Les limites de texture suivantes sont prises en charge :</span><span class="sxs-lookup"><span data-stu-id="cb1c4-169">The following texture caps are supported:</span></span>                                                                    | <span data-ttu-id="cb1c4-170">D3DPTEXTURECAPS \_ carte cubique, D3DPTEXTURECAPS \_ MIPCUBEMAP, D3DPTEXTURECAPS \_ MIPMAP, D3DPTEXTURECAPS \_ MIPVOLUMEMAP, D3DPTEXTURECAPS \_ perspective, D3DPTEXTURECAPS \_ projeté, D3DPTEXTURECAPS \_ TEXREPEATNOTSCALEDBYSIZE, D3DPTEXTURECAPS \_ VOLUMEMAP</span><span class="sxs-lookup"><span data-stu-id="cb1c4-170">D3DPTEXTURECAPS\_CUBEMAP, D3DPTEXTURECAPS\_MIPCUBEMAP, D3DPTEXTURECAPS\_MIPMAP, D3DPTEXTURECAPS\_MIPVOLUMEMAP, D3DPTEXTURECAPS\_PERSPECTIVE, D3DPTEXTURECAPS\_PROJECTED, D3DPTEXTURECAPS\_TEXREPEATNOTSCALEDBYSIZE, D3DPTEXTURECAPS\_VOLUMEMAP</span></span>                                                        |
| <span data-ttu-id="cb1c4-171">Les éléments suivants sont pris en charge sur les limites de filtre de texture, les seuils de filtre de texture de volume et les filtres de texture de cube :</span><span class="sxs-lookup"><span data-stu-id="cb1c4-171">The following are supported on texture filter caps, volume texture filter caps and cube texture filter caps:</span></span> | <span data-ttu-id="cb1c4-172">D3DPTFILTERCAPS \_ MINFPOINT, D3DPTFILTERCAPS \_ MINFLINEAR, D3DPTFILTERCAPS \_ MINFANISOTROPIC (cela n’est pas obligatoire pour VolumeTextureFilterCaps et CUBETEXTUREFILTERCAPS), D3DPTFILTERCAPS \_ MIPFPOINT, D3DPTFILTERCAPS \_ MIPFLINEAR, D3DPTFILTERCAPS \_ MAGFPOINT, D3DPTFILTERCAPS \_ MAGFLINEAR</span><span class="sxs-lookup"><span data-stu-id="cb1c4-172">D3DPTFILTERCAPS\_MINFPOINT, D3DPTFILTERCAPS\_MINFLINEAR, D3DPTFILTERCAPS\_MINFANISOTROPIC (This is not required for VolumeTextureFilterCaps and CubeTextureFilterCaps ), D3DPTFILTERCAPS\_MIPFPOINT, D3DPTFILTERCAPS\_MIPFLINEAR, D3DPTFILTERCAPS\_MAGFPOINT, D3DPTFILTERCAPS\_MAGFLINEAR</span></span>             |
| <span data-ttu-id="cb1c4-173">Les modes d’adresse de texture suivants sont pris en charge au niveau des niveaux vertex et pixel :</span><span class="sxs-lookup"><span data-stu-id="cb1c4-173">The following texture address modes are supported at vertex and pixel stages:</span></span>                                | <span data-ttu-id="cb1c4-174">D3DPTADDRESSCAPS \_ Wrap, D3DPTADDRESSCAPS \_ Mirror, D3DPTADDRESSCAPS \_ collier, D3DPTADDRESSCAPS \_ Border, D3DPTADDRESSCAPS \_ INDEPENDENTUV, D3DPTADDRESSCAPS \_ MIRRORONCE</span><span class="sxs-lookup"><span data-stu-id="cb1c4-174">D3DPTADDRESSCAPS\_WRAP, D3DPTADDRESSCAPS\_MIRROR, D3DPTADDRESSCAPS\_CLAMP, D3DPTADDRESSCAPS\_BORDER, D3DPTADDRESSCAPS\_INDEPENDENTUV, D3DPTADDRESSCAPS\_MIRRORONCE</span></span>                                                                                                                                    |
| <span data-ttu-id="cb1c4-175">Toutes les limites de nuanceur de pixels sont prises en charge.</span><span class="sxs-lookup"><span data-stu-id="cb1c4-175">All the pixel shader caps are supported.</span></span>                                                                     | <span data-ttu-id="cb1c4-176">DynamicFlowControlDepth = 24, NumTemps = 32, StaticFlowControlDepth = 4, NumInstructionSlots = 512.</span><span class="sxs-lookup"><span data-stu-id="cb1c4-176">DynamicFlowControlDepth = 24, NumTemps = 32, StaticFlowControlDepth = 4, NumInstructionSlots = 512.</span></span> <span data-ttu-id="cb1c4-177">Les fonctionnalités suivantes sont prises en charge : prédicat, Swizzles arbitraire et instructions de dégradé.</span><span class="sxs-lookup"><span data-stu-id="cb1c4-177">The following features are supported: predication, arbitrary swizzles, and gradient instructions.</span></span> <span data-ttu-id="cb1c4-178">Il n’existe aucune limite de lecture dépendante et aucune limite sur le mélange des instructions de texture et mathématiques.</span><span class="sxs-lookup"><span data-stu-id="cb1c4-178">There is no dependent-read limit, and no limit on the mixture of texture and math instructions.</span></span> |
| <span data-ttu-id="cb1c4-179">Toutes les opérations de stencil sont prises en charge.</span><span class="sxs-lookup"><span data-stu-id="cb1c4-179">All the stencil operations are supported.</span></span> <span data-ttu-id="cb1c4-180">Cela comprend deux stencils côte à côte.</span><span class="sxs-lookup"><span data-stu-id="cb1c4-180">This includes two sided stencil.</span></span>                                   | <span data-ttu-id="cb1c4-181">Voir [ **D3DSTENCILOP**](/windows/desktop/direct3d9/d3dstencilop)</span><span class="sxs-lookup"><span data-stu-id="cb1c4-181">See [**D3DSTENCILOP**](/windows/desktop/direct3d9/d3dstencilop)</span></span>                                                                                                                                                                                                                                                        |
| <span data-ttu-id="cb1c4-182">Taille du point de prise en charge de périphérique par vertex</span><span class="sxs-lookup"><span data-stu-id="cb1c4-182">Device support point size per vertex</span></span>                                                                         | <span data-ttu-id="cb1c4-183">D3DFVFCAPS \_ psize dans D3DCAPS9</span><span class="sxs-lookup"><span data-stu-id="cb1c4-183">D3DFVFCAPS\_PSIZE in D3DCAPS9</span></span>                                                                                                                                                                                                                                                                         |
| <span data-ttu-id="cb1c4-184">Prise en charge de la texture non-puissance de 2.</span><span class="sxs-lookup"><span data-stu-id="cb1c4-184">Non-power of 2 texture support.</span></span>                                                                              | <span data-ttu-id="cb1c4-185">Prise en charge complète ou prise en charge conditionnelle non-Pow-2 ; l’appareil ne doit pas avoir la seule limite de texture carrée que dans D3DPTEXTURECAPS \_ SQUAREONLY.</span><span class="sxs-lookup"><span data-stu-id="cb1c4-185">Either full support or conditional non-pow-2 support; device should not have the square texture only limitation as in D3DPTEXTURECAPS\_SQUAREONLY.</span></span>                                                                                                                                                    |
| <span data-ttu-id="cb1c4-186">Si l’appareil prend en charge plusieurs rendertargets, les limitations suivantes sont prises en charge :</span><span class="sxs-lookup"><span data-stu-id="cb1c4-186">If the device supports multiple rendertargets, the following caps are supported:</span></span>                             | <span data-ttu-id="cb1c4-187">D3DPMISCCAPS \_ INDEPENDENTWRITEMASKS, D3DPMISCCAPS \_ MRTPOSTPIXELSHADERBLENDING</span><span class="sxs-lookup"><span data-stu-id="cb1c4-187">D3DPMISCCAPS\_INDEPENDENTWRITEMASKS, D3DPMISCCAPS\_MRTPOSTPIXELSHADERBLENDING</span></span>                                                                                                                                                                                                                         |
| <span data-ttu-id="cb1c4-188">Si vs \_ 3 \_ 0 est pris en charge</span><span class="sxs-lookup"><span data-stu-id="cb1c4-188">If vs\_3\_0 is supported</span></span>                                                                                     | <span data-ttu-id="cb1c4-189">MaxUserClipPlanes dans D3DCAPS9 est 6</span><span class="sxs-lookup"><span data-stu-id="cb1c4-189">MaxUserClipPlanes in D3DCAPS9 is 6</span></span>                                                                                                                                                                                                                                                                    |



 

## <a name="related-topics"></a><span data-ttu-id="cb1c4-190">Rubriques connexes</span><span class="sxs-lookup"><span data-stu-id="cb1c4-190">Related topics</span></span>

<dl> <dt>

[<span data-ttu-id="cb1c4-191">Nuanceurs de pixels</span><span class="sxs-lookup"><span data-stu-id="cb1c4-191">Pixel Shaders</span></span>](dx9-graphics-reference-asm-ps.md)
</dt> </dl>

 

 