// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Result2Array2D_511_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        keypoints_val_pt_x_address0,
        keypoints_val_pt_x_ce0,
        keypoints_val_pt_x_q0,
        keypoints_val_pt_y_address0,
        keypoints_val_pt_y_ce0,
        keypoints_val_pt_y_q0,
        keypoints_length_dout,
        keypoints_length_empty_n,
        keypoints_length_read,
        matches_val_idx0_address0,
        matches_val_idx0_ce0,
        matches_val_idx0_q0,
        matches_val_idx1_address0,
        matches_val_idx1_ce0,
        matches_val_idx1_q0,
        matches_length_dout,
        matches_length_empty_n,
        matches_length_read,
        dst_val_address0,
        dst_val_ce0,
        dst_val_we0,
        dst_val_d0,
        dst_val_address1,
        dst_val_ce1,
        dst_val_we1,
        dst_val_d1
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_pp0_stage0 = 4'd4;
parameter    ap_ST_fsm_state5 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [8:0] keypoints_val_pt_x_address0;
output   keypoints_val_pt_x_ce0;
input  [15:0] keypoints_val_pt_x_q0;
output  [8:0] keypoints_val_pt_y_address0;
output   keypoints_val_pt_y_ce0;
input  [15:0] keypoints_val_pt_y_q0;
input  [31:0] keypoints_length_dout;
input   keypoints_length_empty_n;
output   keypoints_length_read;
output  [8:0] matches_val_idx0_address0;
output   matches_val_idx0_ce0;
input  [15:0] matches_val_idx0_q0;
output  [8:0] matches_val_idx1_address0;
output   matches_val_idx1_ce0;
input  [15:0] matches_val_idx1_q0;
input  [31:0] matches_length_dout;
input   matches_length_empty_n;
output   matches_length_read;
output  [11:0] dst_val_address0;
output   dst_val_ce0;
output   dst_val_we0;
output  [7:0] dst_val_d0;
output  [11:0] dst_val_address1;
output   dst_val_ce1;
output   dst_val_we1;
output  [7:0] dst_val_d1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg keypoints_val_pt_x_ce0;
reg keypoints_val_pt_y_ce0;
reg keypoints_length_read;
reg matches_val_idx0_ce0;
reg matches_val_idx1_ce0;
reg matches_length_read;
reg[11:0] dst_val_address0;
reg dst_val_ce0;
reg dst_val_we0;
reg[7:0] dst_val_d0;
reg[11:0] dst_val_address1;
reg dst_val_ce1;
reg dst_val_we1;
reg[7:0] dst_val_d1;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    keypoints_length_blk_n;
reg    matches_length_blk_n;
reg   [7:0] j_i_reg_334;
reg   [31:0] length_reg_915;
reg    ap_block_state1;
reg   [31:0] length_3_reg_920;
wire   [7:0] tmp_1651_fu_397_p1;
reg   [7:0] tmp_1651_reg_925;
wire   [7:0] tmp_1652_fu_401_p1;
reg   [7:0] tmp_1652_reg_930;
wire   [0:0] exitcond5_i_fu_405_p2;
wire    ap_CS_fsm_state2;
wire   [5:0] i_fu_411_p2;
reg   [5:0] i_reg_939;
wire   [11:0] tmp_i_fu_421_p3;
reg   [11:0] tmp_i_reg_944;
wire   [13:0] tmp_350_cast_fu_437_p1;
reg   [13:0] tmp_350_cast_reg_949;
wire   [10:0] tmp_442_fu_445_p3;
reg   [10:0] tmp_442_reg_969;
wire   [0:0] exitcond_i_fu_457_p2;
reg   [0:0] exitcond_i_reg_974;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state3_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [7:0] j_fu_463_p2;
reg   [7:0] j_reg_978;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] icmp_fu_498_p2;
reg   [0:0] icmp_reg_983;
wire   [0:0] tmp_444_fu_504_p2;
reg   [0:0] tmp_444_reg_987;
wire   [0:0] tmp_445_fu_510_p2;
reg   [0:0] tmp_445_reg_991;
wire   [0:0] tmp_446_fu_516_p2;
reg   [0:0] tmp_446_reg_995;
wire   [0:0] tmp_1657_fu_522_p3;
reg   [0:0] tmp_1657_reg_999;
wire   [0:0] tmp_1055_i_fu_540_p2;
reg   [0:0] tmp_1055_i_reg_1013;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state3;
reg    ap_enable_reg_pp0_iter1;
reg   [5:0] i_i_reg_323;
wire    ap_CS_fsm_state5;
reg   [7:0] ap_phi_mux_j_i_phi_fu_338_p4;
wire    ap_block_pp0_stage0;
wire   [63:0] tmp_1084_i_fu_530_p1;
wire   [63:0] tmp_1060_i_fu_535_p1;
wire   [63:0] tmp_1104_i_fu_546_p1;
wire   [63:0] tmp_1080_i_fu_551_p1;
wire   [63:0] tmp_365_cast_fu_565_p1;
wire   [63:0] tmp_364_cast_fu_579_p1;
wire   [63:0] tmp_362_cast_fu_593_p1;
wire   [63:0] tmp_358_cast_fu_607_p1;
wire   [63:0] tmp_356_cast_fu_625_p1;
wire   [63:0] tmp_355_cast_fu_639_p1;
wire   [63:0] tmp_353_cast_fu_653_p1;
wire   [63:0] tmp_352_cast_fu_667_p1;
wire   [63:0] tmp_361_cast_fu_699_p1;
wire   [63:0] tmp_360_cast_fu_718_p1;
wire   [63:0] tmp_357_cast_fu_751_p1;
wire   [63:0] tmp_354_cast_fu_770_p1;
wire   [63:0] tmp_367_cast_fu_803_p1;
wire   [63:0] tmp_366_cast_fu_822_p1;
wire   [63:0] tmp_363_cast_fu_855_p1;
wire   [63:0] tmp_359_cast_fu_874_p1;
reg   [15:0] idx1_1_fu_102;
reg   [15:0] idx0_1_fu_106;
reg   [15:0] y_2_fu_110;
reg   [15:0] x_2_fu_114;
reg   [31:0] length_2_fu_118;
wire   [7:0] tmp_1660_fu_704_p1;
wire   [7:0] tmp_1658_fu_756_p1;
wire   [7:0] tmp_1661_fu_808_p1;
wire   [7:0] tmp_1659_fu_860_p1;
wire   [10:0] idx_cast_i_fu_482_p2;
wire   [10:0] grp_fu_346_p2;
wire   [4:0] tmp_1653_fu_417_p1;
wire   [12:0] tmp_349_fu_429_p3;
wire   [3:0] tmp_1654_fu_441_p1;
wire   [11:0] j_cast3_i_fu_453_p1;
wire   [10:0] tmp_fu_469_p1;
wire   [11:0] idx_fu_477_p2;
wire   [9:0] tmp_1656_fu_488_p4;
wire   [1:0] byte_fu_473_p1;
wire   [8:0] grp_fu_351_p4;
wire   [13:0] tmp_1103_i_cast_fu_556_p1;
wire   [13:0] tmp_365_fu_560_p2;
wire   [13:0] tmp_1100_i_cast_fu_570_p1;
wire   [13:0] tmp_364_fu_574_p2;
wire   [13:0] tmp_1092_i_cast_fu_584_p1;
wire   [13:0] tmp_362_fu_588_p2;
wire   [13:0] tmp_1078_i_cast_fu_598_p1;
wire   [13:0] tmp_358_fu_602_p2;
wire   [13:0] tmp_1072_i_cast_fu_616_p1;
wire   [13:0] tmp_356_fu_620_p2;
wire   [13:0] tmp_1069_i_cast_fu_630_p1;
wire   [13:0] tmp_355_fu_634_p2;
wire   [13:0] tmp_1058_i_cast_fu_644_p1;
wire   [13:0] tmp_353_fu_648_p2;
wire   [13:0] tmp_1051_i_cast_fu_658_p1;
wire   [13:0] tmp_352_fu_662_p2;
wire   [13:0] tmp_1089_i_cast_fu_690_p1;
wire   [13:0] tmp_361_fu_694_p2;
wire   [13:0] tmp_1086_i_cast_fu_709_p1;
wire   [13:0] tmp_360_fu_713_p2;
wire   [13:0] tmp_1075_i_cast_fu_742_p1;
wire   [13:0] tmp_357_fu_746_p2;
wire   [13:0] tmp_1062_i_cast_fu_761_p1;
wire   [13:0] tmp_354_fu_765_p2;
wire   [13:0] tmp_1109_i_cast_fu_794_p1;
wire   [13:0] tmp_367_fu_798_p2;
wire   [13:0] tmp_1106_i_cast_fu_813_p1;
wire   [13:0] tmp_366_fu_817_p2;
wire   [13:0] tmp_1096_i_cast_fu_846_p1;
wire   [13:0] tmp_363_fu_850_p2;
wire   [13:0] tmp_1082_i_cast_fu_865_p1;
wire   [13:0] tmp_359_fu_869_p2;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_739;
reg    ap_condition_744;
reg    ap_condition_749;
reg    ap_condition_754;
reg    ap_condition_759;
reg    ap_condition_763;
reg    ap_condition_767;
reg    ap_condition_734;
reg    ap_condition_776;
reg    ap_condition_779;
reg    ap_condition_782;
reg    ap_condition_789;
reg    ap_condition_794;
reg    ap_condition_799;
reg    ap_condition_803;
reg    ap_condition_773;
reg    ap_condition_810;
reg    ap_condition_808;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((exitcond5_i_fu_405_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((exitcond5_i_fu_405_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state3) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state3);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((exitcond5_i_fu_405_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        i_i_reg_323 <= i_reg_939;
    end else if ((~((ap_start == 1'b0) | (matches_length_empty_n == 1'b0) | (keypoints_length_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_i_reg_323 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond5_i_fu_405_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        j_i_reg_334 <= 8'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond_i_reg_974 == 1'd0))) begin
        j_i_reg_334 <= j_reg_978;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_808)) begin
        if ((icmp_fu_498_p2 == 1'd1)) begin
            length_2_fu_118 <= length_reg_915;
        end else if ((1'b1 == ap_condition_810)) begin
            length_2_fu_118 <= length_3_reg_920;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exitcond_i_reg_974 <= exitcond_i_fu_457_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_939 <= i_fu_411_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond_i_fu_457_p2 == 1'd0))) begin
        icmp_reg_983 <= icmp_fu_498_p2;
        tmp_444_reg_987 <= tmp_444_fu_504_p2;
        tmp_445_reg_991 <= tmp_445_fu_510_p2;
        tmp_446_reg_995 <= tmp_446_fu_516_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1657_reg_999 == 1'd1) & (tmp_444_reg_987 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_1055_i_reg_1013 == 1'd0) & (icmp_reg_983 == 1'd0))) begin
        idx0_1_fu_106 <= matches_val_idx0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1657_reg_999 == 1'd1) & (tmp_446_reg_995 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_1055_i_reg_1013 == 1'd0) & (tmp_445_reg_991 == 1'd0) & (tmp_444_reg_987 == 1'd0) & (icmp_reg_983 == 1'd0))) begin
        idx1_1_fu_102 <= matches_val_idx1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        j_reg_978 <= j_fu_463_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (matches_length_empty_n == 1'b0) | (keypoints_length_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        length_3_reg_920 <= matches_length_dout;
        length_reg_915 <= keypoints_length_dout;
        tmp_1651_reg_925 <= tmp_1651_fu_397_p1;
        tmp_1652_reg_930 <= tmp_1652_fu_401_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1657_fu_522_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_fu_498_p2 == 1'd0) & (exitcond_i_fu_457_p2 == 1'd0))) begin
        tmp_1055_i_reg_1013 <= tmp_1055_i_fu_540_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_fu_498_p2 == 1'd0) & (exitcond_i_fu_457_p2 == 1'd0))) begin
        tmp_1657_reg_999 <= idx_fu_477_p2[32'd11];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond5_i_fu_405_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_350_cast_reg_949[12 : 7] <= tmp_350_cast_fu_437_p1[12 : 7];
        tmp_442_reg_969[10 : 7] <= tmp_442_fu_445_p3[10 : 7];
        tmp_i_reg_944[11 : 7] <= tmp_i_fu_421_p3[11 : 7];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_444_reg_987 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_1657_reg_999 == 1'd0) & (icmp_reg_983 == 1'd0))) begin
        x_2_fu_114 <= keypoints_val_pt_x_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_446_reg_995 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_1657_reg_999 == 1'd0) & (tmp_445_reg_991 == 1'd0) & (tmp_444_reg_987 == 1'd0) & (icmp_reg_983 == 1'd0))) begin
        y_2_fu_110 <= keypoints_val_pt_y_q0;
    end
end

always @ (*) begin
    if ((exitcond_i_fu_457_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond5_i_fu_405_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_i_reg_974 == 1'd0))) begin
        ap_phi_mux_j_i_phi_fu_338_p4 = j_reg_978;
    end else begin
        ap_phi_mux_j_i_phi_fu_338_p4 = j_i_reg_334;
    end
end

always @ (*) begin
    if (((exitcond5_i_fu_405_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_734)) begin
        if (((tmp_444_fu_504_p2 == 1'd1) & (icmp_fu_498_p2 == 1'd1))) begin
            dst_val_address0 = tmp_352_cast_fu_667_p1;
        end else if ((1'b1 == ap_condition_767)) begin
            dst_val_address0 = tmp_353_cast_fu_653_p1;
        end else if ((1'b1 == ap_condition_763)) begin
            dst_val_address0 = tmp_355_cast_fu_639_p1;
        end else if ((1'b1 == ap_condition_759)) begin
            dst_val_address0 = tmp_356_cast_fu_625_p1;
        end else if ((1'b1 == ap_condition_754)) begin
            dst_val_address0 = tmp_358_cast_fu_607_p1;
        end else if ((1'b1 == ap_condition_749)) begin
            dst_val_address0 = tmp_362_cast_fu_593_p1;
        end else if ((1'b1 == ap_condition_744)) begin
            dst_val_address0 = tmp_364_cast_fu_579_p1;
        end else if ((1'b1 == ap_condition_739)) begin
            dst_val_address0 = tmp_365_cast_fu_565_p1;
        end else begin
            dst_val_address0 = 'bx;
        end
    end else begin
        dst_val_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_773)) begin
        if ((1'b1 == ap_condition_803)) begin
            dst_val_address1 = tmp_359_cast_fu_874_p1;
        end else if ((1'b1 == ap_condition_799)) begin
            dst_val_address1 = tmp_363_cast_fu_855_p1;
        end else if ((1'b1 == ap_condition_794)) begin
            dst_val_address1 = tmp_366_cast_fu_822_p1;
        end else if ((1'b1 == ap_condition_789)) begin
            dst_val_address1 = tmp_367_cast_fu_803_p1;
        end else if (((tmp_444_reg_987 == 1'd1) & (tmp_1657_reg_999 == 1'd0))) begin
            dst_val_address1 = tmp_354_cast_fu_770_p1;
        end else if ((1'b1 == ap_condition_782)) begin
            dst_val_address1 = tmp_357_cast_fu_751_p1;
        end else if ((1'b1 == ap_condition_779)) begin
            dst_val_address1 = tmp_360_cast_fu_718_p1;
        end else if ((1'b1 == ap_condition_776)) begin
            dst_val_address1 = tmp_361_cast_fu_699_p1;
        end else begin
            dst_val_address1 = 'bx;
        end
    end else begin
        dst_val_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_444_fu_504_p2 == 1'd1) & (icmp_fu_498_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond_i_fu_457_p2 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_445_fu_510_p2 == 1'd1) & (icmp_fu_498_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_444_fu_504_p2 == 1'd0) & (exitcond_i_fu_457_p2 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_fu_498_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_446_fu_516_p2 == 1'd0) & (tmp_445_fu_510_p2 == 1'd0) & (tmp_444_fu_504_p2 == 1'd0) & (exitcond_i_fu_457_p2 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_446_fu_516_p2 == 1'd1) & (icmp_fu_498_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_445_fu_510_p2 == 1'd0) & (tmp_444_fu_504_p2 == 1'd0) & (exitcond_i_fu_457_p2 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1055_i_fu_540_p2 == 1'd1) & (tmp_1657_fu_522_p3 == 1'd1) & (tmp_444_fu_504_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_fu_498_p2 == 1'd0) & (exitcond_i_fu_457_p2 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1055_i_fu_540_p2 == 1'd1) & (tmp_1657_fu_522_p3 == 1'd1) & (tmp_445_fu_510_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_444_fu_504_p2 == 1'd0) & (icmp_fu_498_p2 == 1'd0) & (exitcond_i_fu_457_p2 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1055_i_fu_540_p2 == 1'd1) & (tmp_1657_fu_522_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_446_fu_516_p2 == 1'd0) & (tmp_445_fu_510_p2 == 1'd0) & (tmp_444_fu_504_p2 == 1'd0) & (icmp_fu_498_p2 == 1'd0) & (exitcond_i_fu_457_p2 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1055_i_fu_540_p2 == 1'd1) & (tmp_1657_fu_522_p3 == 1'd1) & (tmp_446_fu_516_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_445_fu_510_p2 == 1'd0) & (tmp_444_fu_504_p2 == 1'd0) & (icmp_fu_498_p2 == 1'd0) & (exitcond_i_fu_457_p2 == 1'd0)))) begin
        dst_val_ce0 = 1'b1;
    end else begin
        dst_val_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1657_reg_999 == 1'd1) & (tmp_444_reg_987 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_1055_i_reg_1013 == 1'd0) & (icmp_reg_983 == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1657_reg_999 == 1'd1) & (tmp_445_reg_991 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_1055_i_reg_1013 == 1'd0) & (tmp_444_reg_987 == 1'd0) & (icmp_reg_983 == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1657_reg_999 == 1'd1) & (tmp_446_reg_995 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_1055_i_reg_1013 == 1'd0) & (tmp_445_reg_991 == 1'd0) & (tmp_444_reg_987 == 1'd0) & (icmp_reg_983 == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1657_reg_999 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_1055_i_reg_1013 == 1'd0) & (tmp_446_reg_995 == 1'd0) & (tmp_445_reg_991 == 1'd0) & (tmp_444_reg_987 == 1'd0) & (icmp_reg_983 == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_444_reg_987 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_1657_reg_999 == 1'd0) & (icmp_reg_983 == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_445_reg_991 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_1657_reg_999 == 1'd0) & (tmp_444_reg_987 == 1'd0) & (icmp_reg_983 == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_446_reg_995 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_1657_reg_999 == 1'd0) & (tmp_445_reg_991 == 1'd0) & (tmp_444_reg_987 == 1'd0) & (icmp_reg_983 == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_1657_reg_999 == 1'd0) & (tmp_446_reg_995 == 1'd0) & (tmp_445_reg_991 == 1'd0) & (tmp_444_reg_987 == 1'd0) & (icmp_reg_983 == 1'd0)))) begin
        dst_val_ce1 = 1'b1;
    end else begin
        dst_val_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_444_fu_504_p2 == 1'd1) & (icmp_fu_498_p2 == 1'd1) & (exitcond_i_fu_457_p2 == 1'd0))) begin
        dst_val_d0 = tmp_1651_reg_925;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1055_i_fu_540_p2 == 1'd1) & (tmp_1657_fu_522_p3 == 1'd1) & (tmp_444_fu_504_p2 == 1'd1) & (icmp_fu_498_p2 == 1'd0) & (exitcond_i_fu_457_p2 == 1'd0))) begin
        dst_val_d0 = tmp_1652_reg_930;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_445_fu_510_p2 == 1'd1) & (icmp_fu_498_p2 == 1'd1) & (tmp_444_fu_504_p2 == 1'd0) & (exitcond_i_fu_457_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1055_i_fu_540_p2 == 1'd1) & (tmp_1657_fu_522_p3 == 1'd1) & (tmp_445_fu_510_p2 == 1'd1) & (tmp_444_fu_504_p2 == 1'd0) & (icmp_fu_498_p2 == 1'd0) & (exitcond_i_fu_457_p2 == 1'd0)))) begin
        dst_val_d0 = {{length_2_fu_118[15:8]}};
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_446_fu_516_p2 == 1'd1) & (icmp_fu_498_p2 == 1'd1) & (tmp_445_fu_510_p2 == 1'd0) & (tmp_444_fu_504_p2 == 1'd0) & (exitcond_i_fu_457_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1055_i_fu_540_p2 == 1'd1) & (tmp_1657_fu_522_p3 == 1'd1) & (tmp_446_fu_516_p2 == 1'd1) & (tmp_445_fu_510_p2 == 1'd0) & (tmp_444_fu_504_p2 == 1'd0) & (icmp_fu_498_p2 == 1'd0) & (exitcond_i_fu_457_p2 == 1'd0)))) begin
        dst_val_d0 = {{length_2_fu_118[23:16]}};
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_fu_498_p2 == 1'd1) & (tmp_446_fu_516_p2 == 1'd0) & (tmp_445_fu_510_p2 == 1'd0) & (tmp_444_fu_504_p2 == 1'd0) & (exitcond_i_fu_457_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1055_i_fu_540_p2 == 1'd1) & (tmp_1657_fu_522_p3 == 1'd1) & (tmp_446_fu_516_p2 == 1'd0) & (tmp_445_fu_510_p2 == 1'd0) & (tmp_444_fu_504_p2 == 1'd0) & (icmp_fu_498_p2 == 1'd0) & (exitcond_i_fu_457_p2 == 1'd0)))) begin
        dst_val_d0 = {{length_2_fu_118[31:24]}};
    end else begin
        dst_val_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_773)) begin
        if ((1'b1 == ap_condition_803)) begin
            dst_val_d1 = tmp_1659_fu_860_p1;
        end else if ((1'b1 == ap_condition_799)) begin
            dst_val_d1 = {{idx0_1_fu_106[15:8]}};
        end else if ((1'b1 == ap_condition_794)) begin
            dst_val_d1 = tmp_1661_fu_808_p1;
        end else if ((1'b1 == ap_condition_789)) begin
            dst_val_d1 = {{idx1_1_fu_102[15:8]}};
        end else if (((tmp_444_reg_987 == 1'd1) & (tmp_1657_reg_999 == 1'd0))) begin
            dst_val_d1 = tmp_1658_fu_756_p1;
        end else if ((1'b1 == ap_condition_782)) begin
            dst_val_d1 = {{x_2_fu_114[15:8]}};
        end else if ((1'b1 == ap_condition_779)) begin
            dst_val_d1 = tmp_1660_fu_704_p1;
        end else if ((1'b1 == ap_condition_776)) begin
            dst_val_d1 = {{y_2_fu_110[15:8]}};
        end else begin
            dst_val_d1 = 'bx;
        end
    end else begin
        dst_val_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_444_fu_504_p2 == 1'd1) & (icmp_fu_498_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond_i_fu_457_p2 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_445_fu_510_p2 == 1'd1) & (icmp_fu_498_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_444_fu_504_p2 == 1'd0) & (exitcond_i_fu_457_p2 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_fu_498_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_446_fu_516_p2 == 1'd0) & (tmp_445_fu_510_p2 == 1'd0) & (tmp_444_fu_504_p2 == 1'd0) & (exitcond_i_fu_457_p2 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_446_fu_516_p2 == 1'd1) & (icmp_fu_498_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_445_fu_510_p2 == 1'd0) & (tmp_444_fu_504_p2 == 1'd0) & (exitcond_i_fu_457_p2 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1055_i_fu_540_p2 == 1'd1) & (tmp_1657_fu_522_p3 == 1'd1) & (tmp_444_fu_504_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_fu_498_p2 == 1'd0) & (exitcond_i_fu_457_p2 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1055_i_fu_540_p2 == 1'd1) & (tmp_1657_fu_522_p3 == 1'd1) & (tmp_445_fu_510_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_444_fu_504_p2 == 1'd0) & (icmp_fu_498_p2 == 1'd0) & (exitcond_i_fu_457_p2 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1055_i_fu_540_p2 == 1'd1) & (tmp_1657_fu_522_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_446_fu_516_p2 == 1'd0) & (tmp_445_fu_510_p2 == 1'd0) & (tmp_444_fu_504_p2 == 1'd0) & (icmp_fu_498_p2 == 1'd0) & (exitcond_i_fu_457_p2 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1055_i_fu_540_p2 == 1'd1) & (tmp_1657_fu_522_p3 == 1'd1) & (tmp_446_fu_516_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_445_fu_510_p2 == 1'd0) & (tmp_444_fu_504_p2 == 1'd0) & (icmp_fu_498_p2 == 1'd0) & (exitcond_i_fu_457_p2 == 1'd0)))) begin
        dst_val_we0 = 1'b1;
    end else begin
        dst_val_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1657_reg_999 == 1'd1) & (tmp_444_reg_987 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_1055_i_reg_1013 == 1'd0) & (icmp_reg_983 == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1657_reg_999 == 1'd1) & (tmp_445_reg_991 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_1055_i_reg_1013 == 1'd0) & (tmp_444_reg_987 == 1'd0) & (icmp_reg_983 == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1657_reg_999 == 1'd1) & (tmp_446_reg_995 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_1055_i_reg_1013 == 1'd0) & (tmp_445_reg_991 == 1'd0) & (tmp_444_reg_987 == 1'd0) & (icmp_reg_983 == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1657_reg_999 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_1055_i_reg_1013 == 1'd0) & (tmp_446_reg_995 == 1'd0) & (tmp_445_reg_991 == 1'd0) & (tmp_444_reg_987 == 1'd0) & (icmp_reg_983 == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_444_reg_987 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_1657_reg_999 == 1'd0) & (icmp_reg_983 == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_445_reg_991 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_1657_reg_999 == 1'd0) & (tmp_444_reg_987 == 1'd0) & (icmp_reg_983 == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_446_reg_995 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_1657_reg_999 == 1'd0) & (tmp_445_reg_991 == 1'd0) & (tmp_444_reg_987 == 1'd0) & (icmp_reg_983 == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_1657_reg_999 == 1'd0) & (tmp_446_reg_995 == 1'd0) & (tmp_445_reg_991 == 1'd0) & (tmp_444_reg_987 == 1'd0) & (icmp_reg_983 == 1'd0)))) begin
        dst_val_we1 = 1'b1;
    end else begin
        dst_val_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        keypoints_length_blk_n = keypoints_length_empty_n;
    end else begin
        keypoints_length_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (matches_length_empty_n == 1'b0) | (keypoints_length_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        keypoints_length_read = 1'b1;
    end else begin
        keypoints_length_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        keypoints_val_pt_x_ce0 = 1'b1;
    end else begin
        keypoints_val_pt_x_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        keypoints_val_pt_y_ce0 = 1'b1;
    end else begin
        keypoints_val_pt_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        matches_length_blk_n = matches_length_empty_n;
    end else begin
        matches_length_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (matches_length_empty_n == 1'b0) | (keypoints_length_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        matches_length_read = 1'b1;
    end else begin
        matches_length_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        matches_val_idx0_ce0 = 1'b1;
    end else begin
        matches_val_idx0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        matches_val_idx1_ce0 = 1'b1;
    end else begin
        matches_val_idx1_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (matches_length_empty_n == 1'b0) | (keypoints_length_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((exitcond5_i_fu_405_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (exitcond_i_fu_457_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (exitcond_i_fu_457_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (matches_length_empty_n == 1'b0) | (keypoints_length_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_734 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_i_fu_457_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_739 = ((tmp_1055_i_fu_540_p2 == 1'd1) & (tmp_1657_fu_522_p3 == 1'd1) & (tmp_446_fu_516_p2 == 1'd0) & (tmp_445_fu_510_p2 == 1'd0) & (tmp_444_fu_504_p2 == 1'd0) & (icmp_fu_498_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_744 = ((tmp_1055_i_fu_540_p2 == 1'd1) & (tmp_1657_fu_522_p3 == 1'd1) & (tmp_446_fu_516_p2 == 1'd1) & (tmp_445_fu_510_p2 == 1'd0) & (tmp_444_fu_504_p2 == 1'd0) & (icmp_fu_498_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_749 = ((tmp_1055_i_fu_540_p2 == 1'd1) & (tmp_1657_fu_522_p3 == 1'd1) & (tmp_445_fu_510_p2 == 1'd1) & (tmp_444_fu_504_p2 == 1'd0) & (icmp_fu_498_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_754 = ((tmp_1055_i_fu_540_p2 == 1'd1) & (tmp_1657_fu_522_p3 == 1'd1) & (tmp_444_fu_504_p2 == 1'd1) & (icmp_fu_498_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_759 = ((icmp_fu_498_p2 == 1'd1) & (tmp_446_fu_516_p2 == 1'd0) & (tmp_445_fu_510_p2 == 1'd0) & (tmp_444_fu_504_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_763 = ((tmp_446_fu_516_p2 == 1'd1) & (icmp_fu_498_p2 == 1'd1) & (tmp_445_fu_510_p2 == 1'd0) & (tmp_444_fu_504_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_767 = ((tmp_445_fu_510_p2 == 1'd1) & (icmp_fu_498_p2 == 1'd1) & (tmp_444_fu_504_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_773 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_reg_983 == 1'd0));
end

always @ (*) begin
    ap_condition_776 = ((tmp_1657_reg_999 == 1'd0) & (tmp_446_reg_995 == 1'd0) & (tmp_445_reg_991 == 1'd0) & (tmp_444_reg_987 == 1'd0));
end

always @ (*) begin
    ap_condition_779 = ((tmp_446_reg_995 == 1'd1) & (tmp_1657_reg_999 == 1'd0) & (tmp_445_reg_991 == 1'd0) & (tmp_444_reg_987 == 1'd0));
end

always @ (*) begin
    ap_condition_782 = ((tmp_445_reg_991 == 1'd1) & (tmp_1657_reg_999 == 1'd0) & (tmp_444_reg_987 == 1'd0));
end

always @ (*) begin
    ap_condition_789 = ((tmp_1657_reg_999 == 1'd1) & (tmp_1055_i_reg_1013 == 1'd0) & (tmp_446_reg_995 == 1'd0) & (tmp_445_reg_991 == 1'd0) & (tmp_444_reg_987 == 1'd0));
end

always @ (*) begin
    ap_condition_794 = ((tmp_1657_reg_999 == 1'd1) & (tmp_446_reg_995 == 1'd1) & (tmp_1055_i_reg_1013 == 1'd0) & (tmp_445_reg_991 == 1'd0) & (tmp_444_reg_987 == 1'd0));
end

always @ (*) begin
    ap_condition_799 = ((tmp_1657_reg_999 == 1'd1) & (tmp_445_reg_991 == 1'd1) & (tmp_1055_i_reg_1013 == 1'd0) & (tmp_444_reg_987 == 1'd0));
end

always @ (*) begin
    ap_condition_803 = ((tmp_1657_reg_999 == 1'd1) & (tmp_444_reg_987 == 1'd1) & (tmp_1055_i_reg_1013 == 1'd0));
end

always @ (*) begin
    ap_condition_808 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_444_fu_504_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond_i_fu_457_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_810 = ((tmp_1055_i_fu_540_p2 == 1'd1) & (tmp_1657_fu_522_p3 == 1'd1) & (icmp_fu_498_p2 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign byte_fu_473_p1 = ap_phi_mux_j_i_phi_fu_338_p4[1:0];

assign exitcond5_i_fu_405_p2 = ((i_i_reg_323 == 6'd32) ? 1'b1 : 1'b0);

assign exitcond_i_fu_457_p2 = ((ap_phi_mux_j_i_phi_fu_338_p4 == 8'd128) ? 1'b1 : 1'b0);

assign grp_fu_346_p2 = ($signed(idx_cast_i_fu_482_p2) + $signed(11'd2044));

assign grp_fu_351_p4 = {{grp_fu_346_p2[10:2]}};

assign i_fu_411_p2 = (i_i_reg_323 + 6'd1);

assign icmp_fu_498_p2 = ((tmp_1656_fu_488_p4 == 10'd0) ? 1'b1 : 1'b0);

assign idx_cast_i_fu_482_p2 = (tmp_442_reg_969 + tmp_fu_469_p1);

assign idx_fu_477_p2 = (tmp_i_reg_944 + j_cast3_i_fu_453_p1);

assign j_cast3_i_fu_453_p1 = ap_phi_mux_j_i_phi_fu_338_p4;

assign j_fu_463_p2 = (ap_phi_mux_j_i_phi_fu_338_p4 + 8'd1);

assign keypoints_val_pt_x_address0 = tmp_1060_i_fu_535_p1;

assign keypoints_val_pt_y_address0 = tmp_1084_i_fu_530_p1;

assign matches_val_idx0_address0 = tmp_1080_i_fu_551_p1;

assign matches_val_idx1_address0 = tmp_1104_i_fu_546_p1;

assign tmp_1051_i_cast_fu_658_p1 = ap_phi_mux_j_i_phi_fu_338_p4;

assign tmp_1055_i_fu_540_p2 = ((idx_fu_477_p2 < 12'd2052) ? 1'b1 : 1'b0);

assign tmp_1058_i_cast_fu_644_p1 = ap_phi_mux_j_i_phi_fu_338_p4;

assign tmp_1060_i_fu_535_p1 = grp_fu_351_p4;

assign tmp_1062_i_cast_fu_761_p1 = j_i_reg_334;

assign tmp_1069_i_cast_fu_630_p1 = ap_phi_mux_j_i_phi_fu_338_p4;

assign tmp_1072_i_cast_fu_616_p1 = ap_phi_mux_j_i_phi_fu_338_p4;

assign tmp_1075_i_cast_fu_742_p1 = j_i_reg_334;

assign tmp_1078_i_cast_fu_598_p1 = ap_phi_mux_j_i_phi_fu_338_p4;

assign tmp_1080_i_fu_551_p1 = grp_fu_351_p4;

assign tmp_1082_i_cast_fu_865_p1 = j_i_reg_334;

assign tmp_1084_i_fu_530_p1 = grp_fu_351_p4;

assign tmp_1086_i_cast_fu_709_p1 = j_i_reg_334;

assign tmp_1089_i_cast_fu_690_p1 = j_i_reg_334;

assign tmp_1092_i_cast_fu_584_p1 = ap_phi_mux_j_i_phi_fu_338_p4;

assign tmp_1096_i_cast_fu_846_p1 = j_i_reg_334;

assign tmp_1100_i_cast_fu_570_p1 = ap_phi_mux_j_i_phi_fu_338_p4;

assign tmp_1103_i_cast_fu_556_p1 = ap_phi_mux_j_i_phi_fu_338_p4;

assign tmp_1104_i_fu_546_p1 = grp_fu_351_p4;

assign tmp_1106_i_cast_fu_813_p1 = j_i_reg_334;

assign tmp_1109_i_cast_fu_794_p1 = j_i_reg_334;

assign tmp_1651_fu_397_p1 = keypoints_length_dout[7:0];

assign tmp_1652_fu_401_p1 = matches_length_dout[7:0];

assign tmp_1653_fu_417_p1 = i_i_reg_323[4:0];

assign tmp_1654_fu_441_p1 = i_i_reg_323[3:0];

assign tmp_1656_fu_488_p4 = {{idx_fu_477_p2[11:2]}};

assign tmp_1657_fu_522_p3 = idx_fu_477_p2[32'd11];

assign tmp_1658_fu_756_p1 = keypoints_val_pt_x_q0[7:0];

assign tmp_1659_fu_860_p1 = matches_val_idx0_q0[7:0];

assign tmp_1660_fu_704_p1 = keypoints_val_pt_y_q0[7:0];

assign tmp_1661_fu_808_p1 = matches_val_idx1_q0[7:0];

assign tmp_349_fu_429_p3 = {{i_i_reg_323}, {7'd0}};

assign tmp_350_cast_fu_437_p1 = tmp_349_fu_429_p3;

assign tmp_352_cast_fu_667_p1 = tmp_352_fu_662_p2;

assign tmp_352_fu_662_p2 = (tmp_350_cast_reg_949 + tmp_1051_i_cast_fu_658_p1);

assign tmp_353_cast_fu_653_p1 = tmp_353_fu_648_p2;

assign tmp_353_fu_648_p2 = (tmp_1058_i_cast_fu_644_p1 + tmp_350_cast_reg_949);

assign tmp_354_cast_fu_770_p1 = tmp_354_fu_765_p2;

assign tmp_354_fu_765_p2 = (tmp_350_cast_reg_949 + tmp_1062_i_cast_fu_761_p1);

assign tmp_355_cast_fu_639_p1 = tmp_355_fu_634_p2;

assign tmp_355_fu_634_p2 = (tmp_1069_i_cast_fu_630_p1 + tmp_350_cast_reg_949);

assign tmp_356_cast_fu_625_p1 = tmp_356_fu_620_p2;

assign tmp_356_fu_620_p2 = (tmp_350_cast_reg_949 + tmp_1072_i_cast_fu_616_p1);

assign tmp_357_cast_fu_751_p1 = tmp_357_fu_746_p2;

assign tmp_357_fu_746_p2 = (tmp_350_cast_reg_949 + tmp_1075_i_cast_fu_742_p1);

assign tmp_358_cast_fu_607_p1 = tmp_358_fu_602_p2;

assign tmp_358_fu_602_p2 = (tmp_350_cast_reg_949 + tmp_1078_i_cast_fu_598_p1);

assign tmp_359_cast_fu_874_p1 = tmp_359_fu_869_p2;

assign tmp_359_fu_869_p2 = (tmp_350_cast_reg_949 + tmp_1082_i_cast_fu_865_p1);

assign tmp_360_cast_fu_718_p1 = tmp_360_fu_713_p2;

assign tmp_360_fu_713_p2 = (tmp_350_cast_reg_949 + tmp_1086_i_cast_fu_709_p1);

assign tmp_361_cast_fu_699_p1 = tmp_361_fu_694_p2;

assign tmp_361_fu_694_p2 = (tmp_350_cast_reg_949 + tmp_1089_i_cast_fu_690_p1);

assign tmp_362_cast_fu_593_p1 = tmp_362_fu_588_p2;

assign tmp_362_fu_588_p2 = (tmp_1092_i_cast_fu_584_p1 + tmp_350_cast_reg_949);

assign tmp_363_cast_fu_855_p1 = tmp_363_fu_850_p2;

assign tmp_363_fu_850_p2 = (tmp_350_cast_reg_949 + tmp_1096_i_cast_fu_846_p1);

assign tmp_364_cast_fu_579_p1 = tmp_364_fu_574_p2;

assign tmp_364_fu_574_p2 = (tmp_1100_i_cast_fu_570_p1 + tmp_350_cast_reg_949);

assign tmp_365_cast_fu_565_p1 = tmp_365_fu_560_p2;

assign tmp_365_fu_560_p2 = (tmp_350_cast_reg_949 + tmp_1103_i_cast_fu_556_p1);

assign tmp_366_cast_fu_822_p1 = tmp_366_fu_817_p2;

assign tmp_366_fu_817_p2 = (tmp_350_cast_reg_949 + tmp_1106_i_cast_fu_813_p1);

assign tmp_367_cast_fu_803_p1 = tmp_367_fu_798_p2;

assign tmp_367_fu_798_p2 = (tmp_350_cast_reg_949 + tmp_1109_i_cast_fu_794_p1);

assign tmp_442_fu_445_p3 = {{tmp_1654_fu_441_p1}, {7'd0}};

assign tmp_444_fu_504_p2 = ((byte_fu_473_p1 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_445_fu_510_p2 = ((byte_fu_473_p1 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_446_fu_516_p2 = ((byte_fu_473_p1 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_fu_469_p1 = ap_phi_mux_j_i_phi_fu_338_p4;

assign tmp_i_fu_421_p3 = {{tmp_1653_fu_417_p1}, {7'd0}};

always @ (posedge ap_clk) begin
    tmp_i_reg_944[6:0] <= 7'b0000000;
    tmp_350_cast_reg_949[6:0] <= 7'b0000000;
    tmp_350_cast_reg_949[13] <= 1'b0;
    tmp_442_reg_969[6:0] <= 7'b0000000;
end

endmodule //Result2Array2D_511_s
