********************
Verilog code from module nac_sram\
path: HPSN cluster, p_eval/s_compress/nac_sram\
simulation: icncsim\
synthesis: icdc\

- top module nac_sram.v
- wrapper_v2 : replace original wrapper, desert last 2 bytes
