/***************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Tue Dec  9 03:24:15 2014
 *                 Full Compile MD5 Checksum 64f140304e8246661fd9087cde57d639
 *                   (minus title and desc)  
 *                 MD5 Checksum              e8d48cd8753ccd56859cb6aa8018567f
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 *
 ***************************************************************************/

#ifndef BCHP_MEMC_GEN_2_H__
#define BCHP_MEMC_GEN_2_H__

/***************************************************************************
 *MEMC_GEN_2 - Testability Registers (MSA, CRC, etc)
 ***************************************************************************/
#define BCHP_MEMC_GEN_2_CORE_REV_ID              0x01200000 /* Memory-Controller-Core  Revision ID Register. */
#define BCHP_MEMC_GEN_2_CORE_OPTIONS             0x01200004 /* Memory-Controller-Core Options Register. */
#define BCHP_MEMC_GEN_2_SM_TIMEOUT_INTR_INFO     0x01200008 /* MEMC State Machine Timeout Interrupt Information */
#define BCHP_MEMC_GEN_2_SM_TIMEOUT_INTR_WRITE_CLEAR 0x0120000c /* MEMC State Machine timeout interrupt write clear register */
#define BCHP_MEMC_GEN_2_SCB_NOREQ_INTR_INFO      0x01200010 /* MEMC Premature Request Withdrawal Interrupt Information */
#define BCHP_MEMC_GEN_2_SCB_NOREQ_INTR_WRITE_CLEAR 0x01200014 /* MEMC No Request interrupt write clear register */
#define BCHP_MEMC_GEN_2_SCB_CMD_INTR_INFO        0x01200018 /* MEMC Illegal Command Interrupt Information */
#define BCHP_MEMC_GEN_2_SCB_CMD_INTR_WRITE_CLEAR 0x0120001c /* MEMC Command interrupt write clear register */
#define BCHP_MEMC_GEN_2_SCB_START_ADDR_INTR_INFO 0x01200020 /* MEMC Illegal Start Address Interrupt Information */
#define BCHP_MEMC_GEN_2_SCB_START_ADDR_INTR_WRITE_CLEAR 0x01200024 /* MEMC Illegal Start Addr interrupt write clear register */
#define BCHP_MEMC_GEN_2_SCB_LAST_WRITE_ERROR_INFO 0x01200028 /* MEMC Missing SCB last write pulse error information */
#define BCHP_MEMC_GEN_2_SCB_LAST_WRITE_ERROR_INFO2 0x0120002c /* MEMC Missing SCB Client ID for last write pulse errors */
#define BCHP_MEMC_GEN_2_SCB_LAST_WRITE_ERROR_WRITE_CLEAR 0x01200030 /* MEMC scb Missing SCB last write pulse write clear register */
#define BCHP_MEMC_GEN_2_CMD_TRACE_FIFO_MODE      0x01200034 /* Mode of the SCB command trace FIFO */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_0            0x01200038 /* Current DATA command pushed out from sequencer. */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_1            0x0120003c /* Current DATA command pushed out from sequencer. */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_2            0x01200040 /* Current DATA command pushed out from sequencer. */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_3            0x01200044 /* Current DATA command pushed out from sequencer. */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_4            0x01200048 /* Current DATA command pushed out from sequencer. */
#define BCHP_MEMC_GEN_2_SEQ_INPUT_DBG_INFO       0x0120004c /* Current input from CMD formatter to seq. */
#define BCHP_MEMC_GEN_2_MISC_SEQ_DBG_INFO        0x01200050 /* Status register of MISC command Sequencer. */
#define BCHP_MEMC_GEN_2_BIU_DBG_INFO             0x01200054 /* Debug information from BIU> */
#define BCHP_MEMC_GEN_2_SPARE_RO_3               0x01200058 /* Start Address corresponding to SCB command that occurred three commands earlier or end addr in case of PFRI. */
#define BCHP_MEMC_GEN_2_TP_ADRS                  0x0120005c /* Test Port Address Register */
#define BCHP_MEMC_GEN_2_TP_READ_DATA             0x01200060 /* Test Port Data Read Register */
#define BCHP_MEMC_GEN_2_MISC_BIU_MSA_REG         0x01200064 /* MISC BIU Control register */
#define BCHP_MEMC_GEN_2_SCB_NOREQ_CMDBUS_INTR_INFO_0 0x01200068 /* MEMC Premature Request Withdrawal Interrupt, SCB CMD bus Information, bits 31:0 */
#define BCHP_MEMC_GEN_2_SCB_NOREQ_CMDBUS_INTR_INFO_1 0x0120006c /* MEMC Premature Request Withdrawal Interrupt, SCB CMD bus Information, bits 47:32 */
#define BCHP_MEMC_GEN_2_SPARE_1                  0x01200070 /* Spare Register 1 . */
#define BCHP_MEMC_GEN_2_SPARE_2                  0x01200074 /* Spare Register 2 . */
#define BCHP_MEMC_GEN_2_SPARE_RO_1               0x01200078 /* Read only Spare Register 0 . */
#define BCHP_MEMC_GEN_2_SPARE_RO_2               0x0120007c /* Read only Spare Register 1 . */
#define BCHP_MEMC_GEN_2_TP_CORE_SEL              0x01200080 /* Test port selection register. */
#define BCHP_MEMC_GEN_2_DUMMY_CMD                0x01200084 /* LMB Dummy SCB Command */
#define BCHP_MEMC_GEN_2_CNTR_RST                 0x01200088 /* LMB Reset Request Counters */
#define BCHP_MEMC_GEN_2_CNTR_FREEZE              0x0120008c /* LMB Freeze Request Counters */
#define BCHP_MEMC_GEN_2_LMB_ADDRESS_ERROR_INFO_WRITE_CLEAR 0x01200090 /* LMB un-aligned address error info write clear register */
#define BCHP_MEMC_GEN_2_DUMMY_REQ_CNT_CPU0       0x01200094 /* LMB 0 Dummy High Priority Request Count */
#define BCHP_MEMC_GEN_2_DUMMY_REQ_CNT_CPU1       0x01200098 /* LMB 0 Dummy Low Priority Request Count */
#define BCHP_MEMC_GEN_2_VAL_REQ_CNT_CPU0         0x0120009c /* LMB 0 Valid High Priority Request Count */
#define BCHP_MEMC_GEN_2_VAL_REQ_CNT_CPU1         0x012000a0 /* LMB 0 Valid Low Priority Request Count */
#define BCHP_MEMC_GEN_2_LMB_ADDRESS_ERROR_INFO   0x012000a4 /* LMB 0 un-aligned address error information register */
#define BCHP_MEMC_GEN_2_DUMMY_REQ_CNT_CPU2       0x012000a8 /* LMB 1 Dummy High Priority Request Count */
#define BCHP_MEMC_GEN_2_DUMMY_REQ_CNT_CPU3       0x012000ac /* LMB 1 Dummy Low Priority Request Count */
#define BCHP_MEMC_GEN_2_VAL_REQ_CNT_CPU2         0x012000b0 /* LMB 1 Valid High Priority Request Count */
#define BCHP_MEMC_GEN_2_VAL_REQ_CNT_CPU3         0x012000b4 /* LMB 1 Valid Low Priority Request Count */
#define BCHP_MEMC_GEN_2_LMB_ADDRESS_ERROR_INFO_1 0x012000b8 /* LMB 1 un-aligned address error information register */
#define BCHP_MEMC_GEN_2_DUMMY_REQ_CNT_CPU4       0x012000bc /* LMB 2 Dummy High Priority Request Count */
#define BCHP_MEMC_GEN_2_DUMMY_REQ_CNT_CPU5       0x012000c0 /* LMB 2 Dummy Low Priority Request Count */
#define BCHP_MEMC_GEN_2_VAL_REQ_CNT_CPU4         0x012000c4 /* LMB 2 Valid High Priority Request Count */
#define BCHP_MEMC_GEN_2_VAL_REQ_CNT_CPU5         0x012000c8 /* LMB 2 Valid Low Priority Request Count */
#define BCHP_MEMC_GEN_2_LMB_ADDRESS_ERROR_INFO_2 0x012000cc /* LMB 2 un-aligned address error information register */
#define BCHP_MEMC_GEN_2_DUMMY_REQ_CNT_CPU6       0x012000d0 /* LMB 3 Dummy High Priority Request Count */
#define BCHP_MEMC_GEN_2_DUMMY_REQ_CNT_CPU7       0x012000d4 /* LMB 3 Dummy Low Priority Request Count */
#define BCHP_MEMC_GEN_2_VAL_REQ_CNT_CPU6         0x012000d8 /* LMB 3 Valid High Priority Request Count */
#define BCHP_MEMC_GEN_2_VAL_REQ_CNT_CPU7         0x012000dc /* LMB 3 Valid Low Priority Request Count */
#define BCHP_MEMC_GEN_2_LMB_ADDRESS_ERROR_INFO_3 0x012000e0 /* LMB 3 un-aligned address error information register */
#define BCHP_MEMC_GEN_2_PFRI_0_PAGE_BRK_INTR_INFO_0 0x012000e4 /* PFRI 0 Page Break Interrupt Information Register 0 */
#define BCHP_MEMC_GEN_2_PFRI_0_PAGE_BRK_INTR_INFO_1 0x012000e8 /* PFRI 0 Page Break Interrupt Information Register 1 */
#define BCHP_MEMC_GEN_2_PFRI_0_VIOL_ADDR_LSB     0x012000ec /* PFRI 0 Violation Address LSB Register */
#define BCHP_MEMC_GEN_2_PFRI_0_VIOL_ADDR_MSB     0x012000f0 /* PFRI 0 Violation Address MSB Register */
#define BCHP_MEMC_GEN_2_PFRI_0_VIOLATION_INFO_WRITE_CLEAR 0x012000f4 /* PFRI 0 violation info write clear register */
#define BCHP_MEMC_GEN_2_PFRI_0_LADDR_FIFO_DEPTH_COUNT 0x012000f8 /* PFRI 0 Laddr fifo depth count register */
#define BCHP_MEMC_GEN_2_PFRI_0_LADDR_FIFO_STATUS 0x012000fc /* PFRI 0 Laddr fifo status register */
#define BCHP_MEMC_GEN_2_PFRI_0_TEST_CLIENT_COMMAND 0x01200100 /* PFRI 0 test client command register */
#define BCHP_MEMC_GEN_2_PFRI_0_TEST_CLIENT_COMMAND_UPPER 0x01200104 /* PFRI 0 test client command register */
#define BCHP_MEMC_GEN_2_PFRI_0_TEST_CLIENT_BUSY_FLAG 0x01200108 /* PFRI 0 test client busy flag register */
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_CONFIG   0x0120010c /* PFRI 0 Throttle Configuration */
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_FILTER_CTRL 0x01200110 /* PFRI 0 Throttle Filter Control */
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_THRESH0  0x01200114 /* PFRI 0 Throttle Threshold 0 */
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_THRESH1  0x01200118 /* PFRI 0 Throttle Threshold 1 */
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_STATUS   0x0120011c /* PFRI 0 Throttle Status */
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_STATE_MAX 0x01200120 /* PFRI 0 Throttle State Max */
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_COUNT_NORM 0x01200124 /* PFRI 0 Throttle Count Normal Priority */
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_COUNT_ALT 0x01200128 /* PFRI 0 Throttle Count Alternate Prioirty */
#define BCHP_MEMC_GEN_2_PFRI_1_PAGE_BRK_INTR_INFO_0 0x0120012c /* PFRI 1 Page Break Interrupt Information Register 0 */
#define BCHP_MEMC_GEN_2_PFRI_1_PAGE_BRK_INTR_INFO_1 0x01200130 /* PFRI 1 Page Break Interrupt Information Register 1 */
#define BCHP_MEMC_GEN_2_PFRI_1_VIOL_ADDR_LSB     0x01200134 /* PFRI 1 Violation Address LSB Register */
#define BCHP_MEMC_GEN_2_PFRI_1_VIOL_ADDR_MSB     0x01200138 /* PFRI 1 Violation Address MSB Register */
#define BCHP_MEMC_GEN_2_PFRI_1_VIOLATION_INFO_WRITE_CLEAR 0x0120013c /* PFRI 1 violation info write clear register */
#define BCHP_MEMC_GEN_2_PFRI_1_LADDR_FIFO_DEPTH_COUNT 0x01200140 /* PFRI 1 Laddr fifo depth count register */
#define BCHP_MEMC_GEN_2_PFRI_1_LADDR_FIFO_STATUS 0x01200144 /* PFRI 1 Laddr fifo status register */
#define BCHP_MEMC_GEN_2_PFRI_1_TEST_CLIENT_COMMAND 0x01200148 /* PFRI 1 test client command register */
#define BCHP_MEMC_GEN_2_PFRI_1_TEST_CLIENT_COMMAND_UPPER 0x0120014c /* PFRI 1 test client command register */
#define BCHP_MEMC_GEN_2_PFRI_1_TEST_CLIENT_BUSY_FLAG 0x01200150 /* PFRI 1 test client busy flag register */
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_CONFIG   0x01200154 /* PFRI 1 Throttle Configuration */
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_FILTER_CTRL 0x01200158 /* PFRI 1 Throttle Filter Control */
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_THRESH0  0x0120015c /* PFRI 1 Throttle Threshold 0 */
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_THRESH1  0x01200160 /* PFRI 1 Throttle Threshold 1 */
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_STATUS   0x01200164 /* PFRI 1 Throttle Status */
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_STATE_MAX 0x01200168 /* PFRI 1 Throttle State Max */
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_COUNT_NORM 0x0120016c /* PFRI 1 Throttle Count Normal Priority */
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_COUNT_ALT 0x01200170 /* PFRI 1 Throttle Count Alternate Prioirty */
#define BCHP_MEMC_GEN_2_PFRI_2_PAGE_BRK_INTR_INFO_0 0x01200174 /* PFRI 2 Page Break Interrupt Information Register 0 */
#define BCHP_MEMC_GEN_2_PFRI_2_PAGE_BRK_INTR_INFO_1 0x01200178 /* PFRI 2 Page Break Interrupt Information Register 1 */
#define BCHP_MEMC_GEN_2_PFRI_2_VIOL_ADDR_LSB     0x0120017c /* PFRI 2 Violation Address LSB Register */
#define BCHP_MEMC_GEN_2_PFRI_2_VIOL_ADDR_MSB     0x01200180 /* PFRI 2 Violation Address MSB Register */
#define BCHP_MEMC_GEN_2_PFRI_2_VIOLATION_INFO_WRITE_CLEAR 0x01200184 /* PFRI 2 violation info write clear register */
#define BCHP_MEMC_GEN_2_PFRI_2_LADDR_FIFO_DEPTH_COUNT 0x01200188 /* PFRI 2 Laddr fifo depth count register */
#define BCHP_MEMC_GEN_2_PFRI_2_LADDR_FIFO_STATUS 0x0120018c /* PFRI 2 Laddr fifo status register */
#define BCHP_MEMC_GEN_2_PFRI_2_TEST_CLIENT_COMMAND 0x01200190 /* PFRI 2 test client command register */
#define BCHP_MEMC_GEN_2_PFRI_2_TEST_CLIENT_COMMAND_UPPER 0x01200194 /* PFRI 2 test client command register */
#define BCHP_MEMC_GEN_2_PFRI_2_TEST_CLIENT_BUSY_FLAG 0x01200198 /* PFRI 2 test client busy flag register */
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_CONFIG   0x0120019c /* PFRI 2 Throttle Configuration */
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_FILTER_CTRL 0x012001a0 /* PFRI 2 Throttle Filter Control */
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_THRESH0  0x012001a4 /* PFRI 2 Throttle Threshold 0 */
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_THRESH1  0x012001a8 /* PFRI 2 Throttle Threshold 1 */
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_STATUS   0x012001ac /* PFRI 2 Throttle Status */
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_STATE_MAX 0x012001b0 /* PFRI 2 Throttle State Max */
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_COUNT_NORM 0x012001b4 /* PFRI 2 Throttle Count Normal Priority */
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_COUNT_ALT 0x012001b8 /* PFRI 2 Throttle Count Alternate Prioirty */
#define BCHP_MEMC_GEN_2_PFRI_3_PAGE_BRK_INTR_INFO_0 0x012001bc /* PFRI 3 Page Break Interrupt Information Register 0 */
#define BCHP_MEMC_GEN_2_PFRI_3_PAGE_BRK_INTR_INFO_1 0x012001c0 /* PFRI 3 Page Break Interrupt Information Register 1 */
#define BCHP_MEMC_GEN_2_PFRI_3_VIOL_ADDR_LSB     0x012001c4 /* PFRI 3 Violation Address LSB Register */
#define BCHP_MEMC_GEN_2_PFRI_3_VIOL_ADDR_MSB     0x012001c8 /* PFRI 3 Violation Address MSB Register */
#define BCHP_MEMC_GEN_2_PFRI_3_VIOLATION_INFO_WRITE_CLEAR 0x012001cc /* PFRI 3 violation info write clear register */
#define BCHP_MEMC_GEN_2_PFRI_3_LADDR_FIFO_DEPTH_COUNT 0x012001d0 /* PFRI 3 Laddr fifo depth count register */
#define BCHP_MEMC_GEN_2_PFRI_3_LADDR_FIFO_STATUS 0x012001d4 /* PFRI 3 Laddr fifo status register */
#define BCHP_MEMC_GEN_2_PFRI_3_TEST_CLIENT_COMMAND 0x012001d8 /* PFRI 3 test client command register */
#define BCHP_MEMC_GEN_2_PFRI_3_TEST_CLIENT_COMMAND_UPPER 0x012001dc /* PFRI 3 test client command register */
#define BCHP_MEMC_GEN_2_PFRI_3_TEST_CLIENT_BUSY_FLAG 0x012001e0 /* PFRI 3 test client busy flag register */
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_CONFIG   0x012001e4 /* PFRI 3 Throttle Configuration */
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_FILTER_CTRL 0x012001e8 /* PFRI 3 Throttle Filter Control */
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_THRESH0  0x012001ec /* PFRI 3 Throttle Threshold 0 */
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_THRESH1  0x012001f0 /* PFRI 3 Throttle Threshold 1 */
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_STATUS   0x012001f4 /* PFRI 3 Throttle Status */
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_STATE_MAX 0x012001f8 /* PFRI 3 Throttle State Max */
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_COUNT_NORM 0x012001fc /* PFRI 3 Throttle Count Normal Priority */
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_COUNT_ALT 0x01200200 /* PFRI 3 Throttle Count Alternate Prioirty */
#define BCHP_MEMC_GEN_2_PFRI_4_PAGE_BRK_INTR_INFO_0 0x01200204 /* PFRI 4 Page Break Interrupt Information Register 0 */
#define BCHP_MEMC_GEN_2_PFRI_4_PAGE_BRK_INTR_INFO_1 0x01200208 /* PFRI 4 Page Break Interrupt Information Register 1 */
#define BCHP_MEMC_GEN_2_PFRI_4_VIOL_ADDR_LSB     0x0120020c /* PFRI 4 Violation Address LSB Register */
#define BCHP_MEMC_GEN_2_PFRI_4_VIOL_ADDR_MSB     0x01200210 /* PFRI 4 Violation Address MSB Register */
#define BCHP_MEMC_GEN_2_PFRI_4_VIOLATION_INFO_WRITE_CLEAR 0x01200214 /* PFRI 4 violation info write clear register */
#define BCHP_MEMC_GEN_2_PFRI_4_LADDR_FIFO_DEPTH_COUNT 0x01200218 /* PFRI 4 Laddr fifo depth count register */
#define BCHP_MEMC_GEN_2_PFRI_4_LADDR_FIFO_STATUS 0x0120021c /* PFRI 4 Laddr fifo status register */
#define BCHP_MEMC_GEN_2_PFRI_4_TEST_CLIENT_COMMAND 0x01200220 /* PFRI 4 test client command register */
#define BCHP_MEMC_GEN_2_PFRI_4_TEST_CLIENT_COMMAND_UPPER 0x01200224 /* PFRI 4 test client command register */
#define BCHP_MEMC_GEN_2_PFRI_4_TEST_CLIENT_BUSY_FLAG 0x01200228 /* PFRI 4 test client busy flag register */
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_CONFIG   0x0120022c /* PFRI 4 Throttle Configuration */
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_FILTER_CTRL 0x01200230 /* PFRI 4 Throttle Filter Control */
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_THRESH0  0x01200234 /* PFRI 4 Throttle Threshold 0 */
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_THRESH1  0x01200238 /* PFRI 4 Throttle Threshold 1 */
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_STATUS   0x0120023c /* PFRI 4 Throttle Status */
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_STATE_MAX 0x01200240 /* PFRI 4 Throttle State Max */
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_COUNT_NORM 0x01200244 /* PFRI 4 Throttle Count Normal Priority */
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_COUNT_ALT 0x01200248 /* PFRI 4 Throttle Count Alternate Prioirty */
#define BCHP_MEMC_GEN_2_PFRI_5_PAGE_BRK_INTR_INFO_0 0x0120024c /* PFRI 5 Page Break Interrupt Information Register 0 */
#define BCHP_MEMC_GEN_2_PFRI_5_PAGE_BRK_INTR_INFO_1 0x01200250 /* PFRI 5 Page Break Interrupt Information Register 1 */
#define BCHP_MEMC_GEN_2_PFRI_5_VIOL_ADDR_LSB     0x01200254 /* PFRI 5 Violation Address LSB Register */
#define BCHP_MEMC_GEN_2_PFRI_5_VIOL_ADDR_MSB     0x01200258 /* PFRI 5 Violation Address MSB Register */
#define BCHP_MEMC_GEN_2_PFRI_5_VIOLATION_INFO_WRITE_CLEAR 0x0120025c /* PFRI 5 violation info write clear register */
#define BCHP_MEMC_GEN_2_PFRI_5_LADDR_FIFO_DEPTH_COUNT 0x01200260 /* PFRI 5 Laddr fifo depth count register */
#define BCHP_MEMC_GEN_2_PFRI_5_LADDR_FIFO_STATUS 0x01200264 /* PFRI 5 Laddr fifo status register */
#define BCHP_MEMC_GEN_2_PFRI_5_TEST_CLIENT_COMMAND 0x01200268 /* PFRI 5 test client command register */
#define BCHP_MEMC_GEN_2_PFRI_5_TEST_CLIENT_COMMAND_UPPER 0x0120026c /* PFRI 5 test client command register */
#define BCHP_MEMC_GEN_2_PFRI_5_TEST_CLIENT_BUSY_FLAG 0x01200270 /* PFRI 5 test client busy flag register */
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_CONFIG   0x01200274 /* PFRI 5 Throttle Configuration */
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_FILTER_CTRL 0x01200278 /* PFRI 5 Throttle Filter Control */
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_THRESH0  0x0120027c /* PFRI 5 Throttle Threshold 0 */
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_THRESH1  0x01200280 /* PFRI 5 Throttle Threshold 1 */
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_STATUS   0x01200284 /* PFRI 5 Throttle Status */
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_STATE_MAX 0x01200288 /* PFRI 5 Throttle State Max */
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_COUNT_NORM 0x0120028c /* PFRI 5 Throttle Count Normal Priority */
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_COUNT_ALT 0x01200290 /* PFRI 5 Throttle Count Alternate Prioirty */
#define BCHP_MEMC_GEN_2_PFRI_6_PAGE_BRK_INTR_INFO_0 0x01200294 /* PFRI 6 Page Break Interrupt Information Register 0 */
#define BCHP_MEMC_GEN_2_PFRI_6_PAGE_BRK_INTR_INFO_1 0x01200298 /* PFRI 6 Page Break Interrupt Information Register 1 */
#define BCHP_MEMC_GEN_2_PFRI_6_VIOL_ADDR_LSB     0x0120029c /* PFRI 6 Violation Address LSB Register */
#define BCHP_MEMC_GEN_2_PFRI_6_VIOL_ADDR_MSB     0x012002a0 /* PFRI 6 Violation Address MSB Register */
#define BCHP_MEMC_GEN_2_PFRI_6_VIOLATION_INFO_WRITE_CLEAR 0x012002a4 /* PFRI 6 violation info write clear register */
#define BCHP_MEMC_GEN_2_PFRI_6_LADDR_FIFO_DEPTH_COUNT 0x012002a8 /* PFRI 6 Laddr fifo depth count register */
#define BCHP_MEMC_GEN_2_PFRI_6_LADDR_FIFO_STATUS 0x012002ac /* PFRI 6 Laddr fifo status register */
#define BCHP_MEMC_GEN_2_PFRI_6_TEST_CLIENT_COMMAND 0x012002b0 /* PFRI 6 test client command register */
#define BCHP_MEMC_GEN_2_PFRI_6_TEST_CLIENT_COMMAND_UPPER 0x012002b4 /* PFRI 6 test client command register */
#define BCHP_MEMC_GEN_2_PFRI_6_TEST_CLIENT_BUSY_FLAG 0x012002b8 /* PFRI 6 test client busy flag register */
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_CONFIG   0x012002bc /* PFRI 6 Throttle Configuration */
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_FILTER_CTRL 0x012002c0 /* PFRI 6 Throttle Filter Control */
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_THRESH0  0x012002c4 /* PFRI 6 Throttle Threshold 0 */
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_THRESH1  0x012002c8 /* PFRI 6 Throttle Threshold 1 */
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_STATUS   0x012002cc /* PFRI 6 Throttle Status */
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_STATE_MAX 0x012002d0 /* PFRI 6 Throttle State Max */
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_COUNT_NORM 0x012002d4 /* PFRI 6 Throttle Count Normal Priority */
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_COUNT_ALT 0x012002d8 /* PFRI 6 Throttle Count Alternate Prioirty */
#define BCHP_MEMC_GEN_2_PFRI_7_PAGE_BRK_INTR_INFO_0 0x012002dc /* PFRI 7 Page Break Interrupt Information Register 0 */
#define BCHP_MEMC_GEN_2_PFRI_7_PAGE_BRK_INTR_INFO_1 0x012002e0 /* PFRI 7 Page Break Interrupt Information Register 1 */
#define BCHP_MEMC_GEN_2_PFRI_7_VIOL_ADDR_LSB     0x012002e4 /* PFRI 7 Violation Address LSB Register */
#define BCHP_MEMC_GEN_2_PFRI_7_VIOL_ADDR_MSB     0x012002e8 /* PFRI 7 Violation Address MSB Register */
#define BCHP_MEMC_GEN_2_PFRI_7_VIOLATION_INFO_WRITE_CLEAR 0x012002ec /* PFRI 7 violation info write clear register */
#define BCHP_MEMC_GEN_2_PFRI_7_LADDR_FIFO_DEPTH_COUNT 0x012002f0 /* PFRI 7 Laddr fifo depth count register */
#define BCHP_MEMC_GEN_2_PFRI_7_LADDR_FIFO_STATUS 0x012002f4 /* PFRI 7 Laddr fifo status register */
#define BCHP_MEMC_GEN_2_PFRI_7_TEST_CLIENT_COMMAND 0x012002f8 /* PFRI 7 test client command register */
#define BCHP_MEMC_GEN_2_PFRI_7_TEST_CLIENT_COMMAND_UPPER 0x012002fc /* PFRI 7 test client command register */
#define BCHP_MEMC_GEN_2_PFRI_7_TEST_CLIENT_BUSY_FLAG 0x01200300 /* PFRI 7 test client busy flag register */
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_CONFIG   0x01200304 /* PFRI 7 Throttle Configuration */
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_FILTER_CTRL 0x01200308 /* PFRI 7 Throttle Filter Control */
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_THRESH0  0x0120030c /* PFRI 7 Throttle Threshold 0 */
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_THRESH1  0x01200310 /* PFRI 7 Throttle Threshold 1 */
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_STATUS   0x01200314 /* PFRI 7 Throttle Status */
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_STATE_MAX 0x01200318 /* PFRI 7 Throttle State Max */
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_COUNT_NORM 0x0120031c /* PFRI 7 Throttle Count Normal Priority */
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_COUNT_ALT 0x01200320 /* PFRI 7 Throttle Count Alternate Prioirty */
#define BCHP_MEMC_GEN_2_ZQCS_CONTROL             0x01200404 /* ZQCS Client Control */
#define BCHP_MEMC_GEN_2_ZQCS_ADDR                0x01200408 /* ZQCS Client Address */
#define BCHP_MEMC_GEN_2_ZQCS_PERIOD              0x0120040c /* ZQCS Client Request Period */
#define BCHP_MEMC_GEN_2_ZQCS_STATUS              0x01200410 /* ZQCS Client Status */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_ENABLE     0x01200414 /* CRC Unit 0 SCB read/write data enable register */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_0          0x01200418 /* CRC Unit 0 SCB read data 0 register */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_1          0x0120041c /* CRC Unit 0 SCB read data 1 register */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_2          0x01200420 /* CRC Unit 0 SCB read data 2 register */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_3          0x01200424 /* CRC Unit 0 SCB read data 3 register */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_4          0x01200428 /* CRC Unit 0 SCB read data 4 register */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_5          0x0120042c /* CRC Unit 0 SCB read data 5 register */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_6          0x01200430 /* CRC Unit 0 SCB read data 6 register */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_7          0x01200434 /* CRC Unit 0 SCB read data 7 register */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_8          0x01200438 /* CRC Unit 0 SCB read data 8 register */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_9          0x0120043c /* CRC Unit 0 SCB read data 9 register */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_10         0x01200440 /* CRC Unit 0 SCB read data 10 register */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_11         0x01200444 /* CRC Unit 0 SCB read data 11 register */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_12         0x01200448 /* CRC Unit 0 SCB read data 12 register */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_13         0x0120044c /* CRC Unit 0 SCB read data 13 register */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_14         0x01200450 /* CRC Unit 0 SCB read data 14 register */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_15         0x01200454 /* CRC Unit 0 SCB read data 15 register */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_ENABLE     0x01200458 /* CRC Unit 1 SCB read/write data enable register */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_0          0x0120045c /* CRC Unit 1 SCB read data 0 register */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_1          0x01200460 /* CRC Unit 1 SCB read data 1 register */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_2          0x01200464 /* CRC Unit 1 SCB read data 2 register */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_3          0x01200468 /* CRC Unit 1 SCB read data 3 register */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_4          0x0120046c /* CRC Unit 1 SCB read data 4 register */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_5          0x01200470 /* CRC Unit 1 SCB read data 5 register */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_6          0x01200474 /* CRC Unit 1 SCB read data 6 register */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_7          0x01200478 /* CRC Unit 1 SCB read data 7 register */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_8          0x0120047c /* CRC Unit 1 SCB read data 8 register */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_9          0x01200480 /* CRC Unit 1 SCB read data 9 register */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_10         0x01200484 /* CRC Unit 1 SCB read data 10 register */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_11         0x01200488 /* CRC Unit 1 SCB read data 11 register */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_12         0x0120048c /* CRC Unit 1 SCB read data 12 register */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_13         0x01200490 /* CRC Unit 1 SCB read data 13 register */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_14         0x01200494 /* CRC Unit 1 SCB read data 14 register */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_15         0x01200498 /* CRC Unit 1 SCB read data 15 register */
#define BCHP_MEMC_GEN_2_MSA_MODE                 0x012005c0 /* MSA Control Register */
#define BCHP_MEMC_GEN_2_MSA_STATUS               0x012005c4 /* MSA Status Register */
#define BCHP_MEMC_GEN_2_MSA_CMD_TYPE             0x012005c8 /* MSA Command Type Register */
#define BCHP_MEMC_GEN_2_MSA_CMD_ADDR_UPPER       0x012005cc /* MSA Upper Address Register */
#define BCHP_MEMC_GEN_2_MSA_CMD_ADDR             0x012005d0 /* MSA Address Register */
#define BCHP_MEMC_GEN_2_MSA_MALL                 0x012005d4 /* MSA Block Write Mask Register */
#define BCHP_MEMC_GEN_2_MSA_DALL                 0x012005d8 /* MSA Block Write Data Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA_CLR          0x012005dc /* MSA Read Data Clear register */
#define BCHP_MEMC_GEN_2_MSA_DQM                  0x012005e0 /* MSA DQM 0 Register */
#define BCHP_MEMC_GEN_2_MSA_DQM1                 0x012005e4 /* MSA DQM 1 Register */
#define BCHP_MEMC_GEN_2_MSA_DQM2                 0x012005e8 /* MSA DQM 2 Register */
#define BCHP_MEMC_GEN_2_MSA_DQM3                 0x012005ec /* MSA DQM 3 Register */
#define BCHP_MEMC_GEN_2_MSA_DQM4                 0x012005f0 /* MSA DQM 4 Register */
#define BCHP_MEMC_GEN_2_MSA_DQM5                 0x012005f4 /* MSA DQM 5 Register */
#define BCHP_MEMC_GEN_2_MSA_DQM6                 0x012005f8 /* MSA DQM 6 Register */
#define BCHP_MEMC_GEN_2_MSA_DQM7                 0x012005fc /* MSA DQM 7 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA0             0x01200600 /* MSA Write Data 0 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA1             0x01200604 /* MSA Write Data 1 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA2             0x01200608 /* MSA Write Data 2 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA3             0x0120060c /* MSA Write Data 3 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA4             0x01200610 /* MSA Write Data 4 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA5             0x01200614 /* MSA Write Data 5 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA6             0x01200618 /* MSA Write Data 6 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA7             0x0120061c /* MSA Write Data 7 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA8             0x01200620 /* MSA Write Data 8 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA9             0x01200624 /* MSA Write Data 9 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA10            0x01200628 /* MSA Write Data 10 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA11            0x0120062c /* MSA Write Data 11 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA12            0x01200630 /* MSA Write Data 12 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA13            0x01200634 /* MSA Write Data 13 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA14            0x01200638 /* MSA Write Data 14 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA15            0x0120063c /* MSA Write Data 15 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA16            0x01200640 /* MSA Write Data 16 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA17            0x01200644 /* MSA Write Data 17 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA18            0x01200648 /* MSA Write Data 18 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA19            0x0120064c /* MSA Write Data 19 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA20            0x01200650 /* MSA Write Data 20 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA21            0x01200654 /* MSA Write Data 21 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA22            0x01200658 /* MSA Write Data 22 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA23            0x0120065c /* MSA Write Data 23 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA24            0x01200660 /* MSA Write Data 24 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA25            0x01200664 /* MSA Write Data 25 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA26            0x01200668 /* MSA Write Data 26 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA27            0x0120066c /* MSA Write Data 27 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA28            0x01200670 /* MSA Write Data 28 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA29            0x01200674 /* MSA Write Data 29 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA30            0x01200678 /* MSA Write Data 30 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA31            0x0120067c /* MSA Write Data 31 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA32            0x01200680 /* MSA Write Data 32 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA33            0x01200684 /* MSA Write Data 33 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA34            0x01200688 /* MSA Write Data 34 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA35            0x0120068c /* MSA Write Data 35 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA36            0x01200690 /* MSA Write Data 36 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA37            0x01200694 /* MSA Write Data 37 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA38            0x01200698 /* MSA Write Data 38 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA39            0x0120069c /* MSA Write Data 39 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA40            0x012006a0 /* MSA Write Data 40 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA41            0x012006a4 /* MSA Write Data 41 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA42            0x012006a8 /* MSA Write Data 42 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA43            0x012006ac /* MSA Write Data 43 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA44            0x012006b0 /* MSA Write Data 44 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA45            0x012006b4 /* MSA Write Data 45 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA46            0x012006b8 /* MSA Write Data 46 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA47            0x012006bc /* MSA Write Data 47 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA48            0x012006c0 /* MSA Write Data 48 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA49            0x012006c4 /* MSA Write Data 49 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA50            0x012006c8 /* MSA Write Data 50 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA51            0x012006cc /* MSA Write Data 51 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA52            0x012006d0 /* MSA Write Data 52 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA53            0x012006d4 /* MSA Write Data 53 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA54            0x012006d8 /* MSA Write Data 54 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA55            0x012006dc /* MSA Write Data 55 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA56            0x012006e0 /* MSA Write Data 56 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA57            0x012006e4 /* MSA Write Data 57 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA58            0x012006e8 /* MSA Write Data 58 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA59            0x012006ec /* MSA Write Data 59 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA60            0x012006f0 /* MSA Write Data 60 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA61            0x012006f4 /* MSA Write Data 61 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA62            0x012006f8 /* MSA Write Data 62 Register */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA63            0x012006fc /* MSA Write Data 63 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA0             0x01200700 /* MSA Read Data 0 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA1             0x01200704 /* MSA Read Data 1 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA2             0x01200708 /* MSA Read Data 2 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA3             0x0120070c /* MSA Read Data 3 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA4             0x01200710 /* MSA Read Data 4 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA5             0x01200714 /* MSA Read Data 5 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA6             0x01200718 /* MSA Read Data 6 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA7             0x0120071c /* MSA Read Data 7 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA8             0x01200720 /* MSA Read Data 8 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA9             0x01200724 /* MSA Read Data 9 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA10            0x01200728 /* MSA Read Data 10 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA11            0x0120072c /* MSA Read Data 11 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA12            0x01200730 /* MSA Read Data 12 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA13            0x01200734 /* MSA Read Data 13 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA14            0x01200738 /* MSA Read Data 14 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA15            0x0120073c /* MSA Read Data 15 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA16            0x01200740 /* MSA Read Data 16 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA17            0x01200744 /* MSA Read Data 17 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA18            0x01200748 /* MSA Read Data 18 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA19            0x0120074c /* MSA Read Data 19 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA20            0x01200750 /* MSA Read Data 20 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA21            0x01200754 /* MSA Read Data 21 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA22            0x01200758 /* MSA Read Data 22 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA23            0x0120075c /* MSA Read Data 23 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA24            0x01200760 /* MSA Read Data 24 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA25            0x01200764 /* MSA Read Data 25 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA26            0x01200768 /* MSA Read Data 26 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA27            0x0120076c /* MSA Read Data 27 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA28            0x01200770 /* MSA Read Data 28 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA29            0x01200774 /* MSA Read Data 29 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA30            0x01200778 /* MSA Read Data 30 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA31            0x0120077c /* MSA Read Data 31 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA32            0x01200780 /* MSA Read Data 32 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA33            0x01200784 /* MSA Read Data 33 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA34            0x01200788 /* MSA Read Data 34 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA35            0x0120078c /* MSA Read Data 35 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA36            0x01200790 /* MSA Read Data 36 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA37            0x01200794 /* MSA Read Data 37 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA38            0x01200798 /* MSA Read Data 38 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA39            0x0120079c /* MSA Read Data 39 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA40            0x012007a0 /* MSA Read Data 40 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA41            0x012007a4 /* MSA Read Data 41 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA42            0x012007a8 /* MSA Read Data 42 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA43            0x012007ac /* MSA Read Data 43 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA44            0x012007b0 /* MSA Read Data 44 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA45            0x012007b4 /* MSA Read Data 45 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA46            0x012007b8 /* MSA Read Data 46 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA47            0x012007bc /* MSA Read Data 47 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA48            0x012007c0 /* MSA Read Data 48 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA49            0x012007c4 /* MSA Read Data 49 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA50            0x012007c8 /* MSA Read Data 50 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA51            0x012007cc /* MSA Read Data 51 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA52            0x012007d0 /* MSA Read Data 52 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA53            0x012007d4 /* MSA Read Data 53 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA54            0x012007d8 /* MSA Read Data 54 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA55            0x012007dc /* MSA Read Data 55 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA56            0x012007e0 /* MSA Read Data 56 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA57            0x012007e4 /* MSA Read Data 57 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA58            0x012007e8 /* MSA Read Data 58 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA59            0x012007ec /* MSA Read Data 59 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA60            0x012007f0 /* MSA Read Data 60 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA61            0x012007f4 /* MSA Read Data 61 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA62            0x012007f8 /* MSA Read Data 62 Register */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA63            0x012007fc /* MSA Read Data 63 Register */

/***************************************************************************
 *CORE_REV_ID - Memory-Controller-Core  Revision ID Register.
 ***************************************************************************/
/* MEMC_GEN_2 :: CORE_REV_ID :: reserved0 [31:16] */
#define BCHP_MEMC_GEN_2_CORE_REV_ID_reserved0_MASK                 0xffff0000
#define BCHP_MEMC_GEN_2_CORE_REV_ID_reserved0_SHIFT                16

/* MEMC_GEN_2 :: CORE_REV_ID :: ARCH_REV_ID [15:12] */
#define BCHP_MEMC_GEN_2_CORE_REV_ID_ARCH_REV_ID_MASK               0x0000f000
#define BCHP_MEMC_GEN_2_CORE_REV_ID_ARCH_REV_ID_SHIFT              12
#define BCHP_MEMC_GEN_2_CORE_REV_ID_ARCH_REV_ID_DEFAULT            0x0000000b

/* MEMC_GEN_2 :: CORE_REV_ID :: CFG_REV_ID [11:08] */
#define BCHP_MEMC_GEN_2_CORE_REV_ID_CFG_REV_ID_MASK                0x00000f00
#define BCHP_MEMC_GEN_2_CORE_REV_ID_CFG_REV_ID_SHIFT               8
#define BCHP_MEMC_GEN_2_CORE_REV_ID_CFG_REV_ID_DEFAULT             0x00000001

/* MEMC_GEN_2 :: CORE_REV_ID :: SUB_CFG_REV_ID [07:04] */
#define BCHP_MEMC_GEN_2_CORE_REV_ID_SUB_CFG_REV_ID_MASK            0x000000f0
#define BCHP_MEMC_GEN_2_CORE_REV_ID_SUB_CFG_REV_ID_SHIFT           4
#define BCHP_MEMC_GEN_2_CORE_REV_ID_SUB_CFG_REV_ID_DEFAULT         0x00000003

/* MEMC_GEN_2 :: CORE_REV_ID :: METAL_LAYER_ID [03:00] */
#define BCHP_MEMC_GEN_2_CORE_REV_ID_METAL_LAYER_ID_MASK            0x0000000f
#define BCHP_MEMC_GEN_2_CORE_REV_ID_METAL_LAYER_ID_SHIFT           0
#define BCHP_MEMC_GEN_2_CORE_REV_ID_METAL_LAYER_ID_DEFAULT         0x00000000

/***************************************************************************
 *CORE_OPTIONS - Memory-Controller-Core Options Register.
 ***************************************************************************/
/* MEMC_GEN_2 :: CORE_OPTIONS :: reserved0 [31:02] */
#define BCHP_MEMC_GEN_2_CORE_OPTIONS_reserved0_MASK                0xfffffffc
#define BCHP_MEMC_GEN_2_CORE_OPTIONS_reserved0_SHIFT               2

/* MEMC_GEN_2 :: CORE_OPTIONS :: reserved_for_padding1 [01:01] */
#define BCHP_MEMC_GEN_2_CORE_OPTIONS_reserved_for_padding1_MASK    0x00000002
#define BCHP_MEMC_GEN_2_CORE_OPTIONS_reserved_for_padding1_SHIFT   1

/* MEMC_GEN_2 :: CORE_OPTIONS :: UBUS_BRIDGE [00:00] */
#define BCHP_MEMC_GEN_2_CORE_OPTIONS_UBUS_BRIDGE_MASK              0x00000001
#define BCHP_MEMC_GEN_2_CORE_OPTIONS_UBUS_BRIDGE_SHIFT             0
#define BCHP_MEMC_GEN_2_CORE_OPTIONS_UBUS_BRIDGE_DEFAULT           0x00000000

/***************************************************************************
 *SM_TIMEOUT_INTR_INFO - MEMC State Machine Timeout Interrupt Information
 ***************************************************************************/
/* MEMC_GEN_2 :: SM_TIMEOUT_INTR_INFO :: reserved0 [31:08] */
#define BCHP_MEMC_GEN_2_SM_TIMEOUT_INTR_INFO_reserved0_MASK        0xffffff00
#define BCHP_MEMC_GEN_2_SM_TIMEOUT_INTR_INFO_reserved0_SHIFT       8

/* MEMC_GEN_2 :: SM_TIMEOUT_INTR_INFO :: STATE [07:00] */
#define BCHP_MEMC_GEN_2_SM_TIMEOUT_INTR_INFO_STATE_MASK            0x000000ff
#define BCHP_MEMC_GEN_2_SM_TIMEOUT_INTR_INFO_STATE_SHIFT           0
#define BCHP_MEMC_GEN_2_SM_TIMEOUT_INTR_INFO_STATE_DEFAULT         0x00000000

/***************************************************************************
 *SM_TIMEOUT_INTR_WRITE_CLEAR - MEMC State Machine timeout interrupt write clear register
 ***************************************************************************/
/* MEMC_GEN_2 :: SM_TIMEOUT_INTR_WRITE_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_GEN_2_SM_TIMEOUT_INTR_WRITE_CLEAR_reserved0_MASK 0xfffffffe
#define BCHP_MEMC_GEN_2_SM_TIMEOUT_INTR_WRITE_CLEAR_reserved0_SHIFT 1

/* MEMC_GEN_2 :: SM_TIMEOUT_INTR_WRITE_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_GEN_2_SM_TIMEOUT_INTR_WRITE_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_GEN_2_SM_TIMEOUT_INTR_WRITE_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_GEN_2_SM_TIMEOUT_INTR_WRITE_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *SCB_NOREQ_INTR_INFO - MEMC Premature Request Withdrawal Interrupt Information
 ***************************************************************************/
/* MEMC_GEN_2 :: SCB_NOREQ_INTR_INFO :: reserved0 [31:08] */
#define BCHP_MEMC_GEN_2_SCB_NOREQ_INTR_INFO_reserved0_MASK         0xffffff00
#define BCHP_MEMC_GEN_2_SCB_NOREQ_INTR_INFO_reserved0_SHIFT        8

/* MEMC_GEN_2 :: SCB_NOREQ_INTR_INFO :: CLIENTID [07:00] */
#define BCHP_MEMC_GEN_2_SCB_NOREQ_INTR_INFO_CLIENTID_MASK          0x000000ff
#define BCHP_MEMC_GEN_2_SCB_NOREQ_INTR_INFO_CLIENTID_SHIFT         0
#define BCHP_MEMC_GEN_2_SCB_NOREQ_INTR_INFO_CLIENTID_DEFAULT       0x00000000

/***************************************************************************
 *SCB_NOREQ_INTR_WRITE_CLEAR - MEMC No Request interrupt write clear register
 ***************************************************************************/
/* MEMC_GEN_2 :: SCB_NOREQ_INTR_WRITE_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_GEN_2_SCB_NOREQ_INTR_WRITE_CLEAR_reserved0_MASK  0xfffffffe
#define BCHP_MEMC_GEN_2_SCB_NOREQ_INTR_WRITE_CLEAR_reserved0_SHIFT 1

/* MEMC_GEN_2 :: SCB_NOREQ_INTR_WRITE_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_GEN_2_SCB_NOREQ_INTR_WRITE_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_GEN_2_SCB_NOREQ_INTR_WRITE_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_GEN_2_SCB_NOREQ_INTR_WRITE_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *SCB_CMD_INTR_INFO - MEMC Illegal Command Interrupt Information
 ***************************************************************************/
/* MEMC_GEN_2 :: SCB_CMD_INTR_INFO :: reserved0 [31:25] */
#define BCHP_MEMC_GEN_2_SCB_CMD_INTR_INFO_reserved0_MASK           0xfe000000
#define BCHP_MEMC_GEN_2_SCB_CMD_INTR_INFO_reserved0_SHIFT          25

/* MEMC_GEN_2 :: SCB_CMD_INTR_INFO :: REQ_TYPE [24:16] */
#define BCHP_MEMC_GEN_2_SCB_CMD_INTR_INFO_REQ_TYPE_MASK            0x01ff0000
#define BCHP_MEMC_GEN_2_SCB_CMD_INTR_INFO_REQ_TYPE_SHIFT           16
#define BCHP_MEMC_GEN_2_SCB_CMD_INTR_INFO_REQ_TYPE_DEFAULT         0x00000000

/* MEMC_GEN_2 :: SCB_CMD_INTR_INFO :: reserved1 [15:08] */
#define BCHP_MEMC_GEN_2_SCB_CMD_INTR_INFO_reserved1_MASK           0x0000ff00
#define BCHP_MEMC_GEN_2_SCB_CMD_INTR_INFO_reserved1_SHIFT          8

/* MEMC_GEN_2 :: SCB_CMD_INTR_INFO :: CLIENTID [07:00] */
#define BCHP_MEMC_GEN_2_SCB_CMD_INTR_INFO_CLIENTID_MASK            0x000000ff
#define BCHP_MEMC_GEN_2_SCB_CMD_INTR_INFO_CLIENTID_SHIFT           0
#define BCHP_MEMC_GEN_2_SCB_CMD_INTR_INFO_CLIENTID_DEFAULT         0x00000000

/***************************************************************************
 *SCB_CMD_INTR_WRITE_CLEAR - MEMC Command interrupt write clear register
 ***************************************************************************/
/* MEMC_GEN_2 :: SCB_CMD_INTR_WRITE_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_GEN_2_SCB_CMD_INTR_WRITE_CLEAR_reserved0_MASK    0xfffffffe
#define BCHP_MEMC_GEN_2_SCB_CMD_INTR_WRITE_CLEAR_reserved0_SHIFT   1

/* MEMC_GEN_2 :: SCB_CMD_INTR_WRITE_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_GEN_2_SCB_CMD_INTR_WRITE_CLEAR_WRITE_CLEAR_MASK  0x00000001
#define BCHP_MEMC_GEN_2_SCB_CMD_INTR_WRITE_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_GEN_2_SCB_CMD_INTR_WRITE_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *SCB_START_ADDR_INTR_INFO - MEMC Illegal Start Address Interrupt Information
 ***************************************************************************/
/* MEMC_GEN_2 :: SCB_START_ADDR_INTR_INFO :: reserved0 [31:25] */
#define BCHP_MEMC_GEN_2_SCB_START_ADDR_INTR_INFO_reserved0_MASK    0xfe000000
#define BCHP_MEMC_GEN_2_SCB_START_ADDR_INTR_INFO_reserved0_SHIFT   25

/* MEMC_GEN_2 :: SCB_START_ADDR_INTR_INFO :: REQ_TYPE [24:16] */
#define BCHP_MEMC_GEN_2_SCB_START_ADDR_INTR_INFO_REQ_TYPE_MASK     0x01ff0000
#define BCHP_MEMC_GEN_2_SCB_START_ADDR_INTR_INFO_REQ_TYPE_SHIFT    16
#define BCHP_MEMC_GEN_2_SCB_START_ADDR_INTR_INFO_REQ_TYPE_DEFAULT  0x00000000

/* MEMC_GEN_2 :: SCB_START_ADDR_INTR_INFO :: reserved1 [15:13] */
#define BCHP_MEMC_GEN_2_SCB_START_ADDR_INTR_INFO_reserved1_MASK    0x0000e000
#define BCHP_MEMC_GEN_2_SCB_START_ADDR_INTR_INFO_reserved1_SHIFT   13

/* MEMC_GEN_2 :: SCB_START_ADDR_INTR_INFO :: ADDR [12:08] */
#define BCHP_MEMC_GEN_2_SCB_START_ADDR_INTR_INFO_ADDR_MASK         0x00001f00
#define BCHP_MEMC_GEN_2_SCB_START_ADDR_INTR_INFO_ADDR_SHIFT        8
#define BCHP_MEMC_GEN_2_SCB_START_ADDR_INTR_INFO_ADDR_DEFAULT      0x00000000

/* MEMC_GEN_2 :: SCB_START_ADDR_INTR_INFO :: CLIENTID [07:00] */
#define BCHP_MEMC_GEN_2_SCB_START_ADDR_INTR_INFO_CLIENTID_MASK     0x000000ff
#define BCHP_MEMC_GEN_2_SCB_START_ADDR_INTR_INFO_CLIENTID_SHIFT    0
#define BCHP_MEMC_GEN_2_SCB_START_ADDR_INTR_INFO_CLIENTID_DEFAULT  0x00000000

/***************************************************************************
 *SCB_START_ADDR_INTR_WRITE_CLEAR - MEMC Illegal Start Addr interrupt write clear register
 ***************************************************************************/
/* MEMC_GEN_2 :: SCB_START_ADDR_INTR_WRITE_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_GEN_2_SCB_START_ADDR_INTR_WRITE_CLEAR_reserved0_MASK 0xfffffffe
#define BCHP_MEMC_GEN_2_SCB_START_ADDR_INTR_WRITE_CLEAR_reserved0_SHIFT 1

/* MEMC_GEN_2 :: SCB_START_ADDR_INTR_WRITE_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_GEN_2_SCB_START_ADDR_INTR_WRITE_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_GEN_2_SCB_START_ADDR_INTR_WRITE_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_GEN_2_SCB_START_ADDR_INTR_WRITE_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *SCB_LAST_WRITE_ERROR_INFO - MEMC Missing SCB last write pulse error information
 ***************************************************************************/
/* MEMC_GEN_2 :: SCB_LAST_WRITE_ERROR_INFO :: reserved0 [31:25] */
#define BCHP_MEMC_GEN_2_SCB_LAST_WRITE_ERROR_INFO_reserved0_MASK   0xfe000000
#define BCHP_MEMC_GEN_2_SCB_LAST_WRITE_ERROR_INFO_reserved0_SHIFT  25

/* MEMC_GEN_2 :: SCB_LAST_WRITE_ERROR_INFO :: NMB [24:15] */
#define BCHP_MEMC_GEN_2_SCB_LAST_WRITE_ERROR_INFO_NMB_MASK         0x01ff8000
#define BCHP_MEMC_GEN_2_SCB_LAST_WRITE_ERROR_INFO_NMB_SHIFT        15
#define BCHP_MEMC_GEN_2_SCB_LAST_WRITE_ERROR_INFO_NMB_DEFAULT      0x00000000

/* MEMC_GEN_2 :: SCB_LAST_WRITE_ERROR_INFO :: REQ_TYPE [14:06] */
#define BCHP_MEMC_GEN_2_SCB_LAST_WRITE_ERROR_INFO_REQ_TYPE_MASK    0x00007fc0
#define BCHP_MEMC_GEN_2_SCB_LAST_WRITE_ERROR_INFO_REQ_TYPE_SHIFT   6
#define BCHP_MEMC_GEN_2_SCB_LAST_WRITE_ERROR_INFO_REQ_TYPE_DEFAULT 0x00000000

/* MEMC_GEN_2 :: SCB_LAST_WRITE_ERROR_INFO :: ADDR [05:00] */
#define BCHP_MEMC_GEN_2_SCB_LAST_WRITE_ERROR_INFO_ADDR_MASK        0x0000003f
#define BCHP_MEMC_GEN_2_SCB_LAST_WRITE_ERROR_INFO_ADDR_SHIFT       0
#define BCHP_MEMC_GEN_2_SCB_LAST_WRITE_ERROR_INFO_ADDR_DEFAULT     0x00000000

/***************************************************************************
 *SCB_LAST_WRITE_ERROR_INFO2 - MEMC Missing SCB Client ID for last write pulse errors
 ***************************************************************************/
/* MEMC_GEN_2 :: SCB_LAST_WRITE_ERROR_INFO2 :: reserved0 [31:08] */
#define BCHP_MEMC_GEN_2_SCB_LAST_WRITE_ERROR_INFO2_reserved0_MASK  0xffffff00
#define BCHP_MEMC_GEN_2_SCB_LAST_WRITE_ERROR_INFO2_reserved0_SHIFT 8

/* MEMC_GEN_2 :: SCB_LAST_WRITE_ERROR_INFO2 :: CLIENTID [07:00] */
#define BCHP_MEMC_GEN_2_SCB_LAST_WRITE_ERROR_INFO2_CLIENTID_MASK   0x000000ff
#define BCHP_MEMC_GEN_2_SCB_LAST_WRITE_ERROR_INFO2_CLIENTID_SHIFT  0
#define BCHP_MEMC_GEN_2_SCB_LAST_WRITE_ERROR_INFO2_CLIENTID_DEFAULT 0x00000000

/***************************************************************************
 *SCB_LAST_WRITE_ERROR_WRITE_CLEAR - MEMC scb Missing SCB last write pulse write clear register
 ***************************************************************************/
/* MEMC_GEN_2 :: SCB_LAST_WRITE_ERROR_WRITE_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_GEN_2_SCB_LAST_WRITE_ERROR_WRITE_CLEAR_reserved0_MASK 0xfffffffe
#define BCHP_MEMC_GEN_2_SCB_LAST_WRITE_ERROR_WRITE_CLEAR_reserved0_SHIFT 1

/* MEMC_GEN_2 :: SCB_LAST_WRITE_ERROR_WRITE_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_GEN_2_SCB_LAST_WRITE_ERROR_WRITE_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_GEN_2_SCB_LAST_WRITE_ERROR_WRITE_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_GEN_2_SCB_LAST_WRITE_ERROR_WRITE_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *CMD_TRACE_FIFO_MODE - Mode of the SCB command trace FIFO
 ***************************************************************************/
/* MEMC_GEN_2 :: CMD_TRACE_FIFO_MODE :: reserved0 [31:17] */
#define BCHP_MEMC_GEN_2_CMD_TRACE_FIFO_MODE_reserved0_MASK         0xfffe0000
#define BCHP_MEMC_GEN_2_CMD_TRACE_FIFO_MODE_reserved0_SHIFT        17

/* MEMC_GEN_2 :: CMD_TRACE_FIFO_MODE :: UNFREEZE [16:16] */
#define BCHP_MEMC_GEN_2_CMD_TRACE_FIFO_MODE_UNFREEZE_MASK          0x00010000
#define BCHP_MEMC_GEN_2_CMD_TRACE_FIFO_MODE_UNFREEZE_SHIFT         16
#define BCHP_MEMC_GEN_2_CMD_TRACE_FIFO_MODE_UNFREEZE_DEFAULT       0x00000000

/* MEMC_GEN_2 :: CMD_TRACE_FIFO_MODE :: reserved1 [15:13] */
#define BCHP_MEMC_GEN_2_CMD_TRACE_FIFO_MODE_reserved1_MASK         0x0000e000
#define BCHP_MEMC_GEN_2_CMD_TRACE_FIFO_MODE_reserved1_SHIFT        13

/* MEMC_GEN_2 :: CMD_TRACE_FIFO_MODE :: TRIG_SMTO [12:12] */
#define BCHP_MEMC_GEN_2_CMD_TRACE_FIFO_MODE_TRIG_SMTO_MASK         0x00001000
#define BCHP_MEMC_GEN_2_CMD_TRACE_FIFO_MODE_TRIG_SMTO_SHIFT        12
#define BCHP_MEMC_GEN_2_CMD_TRACE_FIFO_MODE_TRIG_SMTO_DEFAULT      0x00000000

/* MEMC_GEN_2 :: CMD_TRACE_FIFO_MODE :: TRIG_NOREQ [11:11] */
#define BCHP_MEMC_GEN_2_CMD_TRACE_FIFO_MODE_TRIG_NOREQ_MASK        0x00000800
#define BCHP_MEMC_GEN_2_CMD_TRACE_FIFO_MODE_TRIG_NOREQ_SHIFT       11
#define BCHP_MEMC_GEN_2_CMD_TRACE_FIFO_MODE_TRIG_NOREQ_DEFAULT     0x00000000

/* MEMC_GEN_2 :: CMD_TRACE_FIFO_MODE :: TRIG_INV_CMD [10:10] */
#define BCHP_MEMC_GEN_2_CMD_TRACE_FIFO_MODE_TRIG_INV_CMD_MASK      0x00000400
#define BCHP_MEMC_GEN_2_CMD_TRACE_FIFO_MODE_TRIG_INV_CMD_SHIFT     10
#define BCHP_MEMC_GEN_2_CMD_TRACE_FIFO_MODE_TRIG_INV_CMD_DEFAULT   0x00000000

/* MEMC_GEN_2 :: CMD_TRACE_FIFO_MODE :: reserved2 [09:09] */
#define BCHP_MEMC_GEN_2_CMD_TRACE_FIFO_MODE_reserved2_MASK         0x00000200
#define BCHP_MEMC_GEN_2_CMD_TRACE_FIFO_MODE_reserved2_SHIFT        9

/* MEMC_GEN_2 :: CMD_TRACE_FIFO_MODE :: TRIG_START_ADDR [08:08] */
#define BCHP_MEMC_GEN_2_CMD_TRACE_FIFO_MODE_TRIG_START_ADDR_MASK   0x00000100
#define BCHP_MEMC_GEN_2_CMD_TRACE_FIFO_MODE_TRIG_START_ADDR_SHIFT  8
#define BCHP_MEMC_GEN_2_CMD_TRACE_FIFO_MODE_TRIG_START_ADDR_DEFAULT 0x00000000

/* MEMC_GEN_2 :: CMD_TRACE_FIFO_MODE :: reserved3 [07:04] */
#define BCHP_MEMC_GEN_2_CMD_TRACE_FIFO_MODE_reserved3_MASK         0x000000f0
#define BCHP_MEMC_GEN_2_CMD_TRACE_FIFO_MODE_reserved3_SHIFT        4

/* MEMC_GEN_2 :: CMD_TRACE_FIFO_MODE :: TRIG_ARC3 [03:03] */
#define BCHP_MEMC_GEN_2_CMD_TRACE_FIFO_MODE_TRIG_ARC3_MASK         0x00000008
#define BCHP_MEMC_GEN_2_CMD_TRACE_FIFO_MODE_TRIG_ARC3_SHIFT        3
#define BCHP_MEMC_GEN_2_CMD_TRACE_FIFO_MODE_TRIG_ARC3_DEFAULT      0x00000000

/* MEMC_GEN_2 :: CMD_TRACE_FIFO_MODE :: TRIG_ARC2 [02:02] */
#define BCHP_MEMC_GEN_2_CMD_TRACE_FIFO_MODE_TRIG_ARC2_MASK         0x00000004
#define BCHP_MEMC_GEN_2_CMD_TRACE_FIFO_MODE_TRIG_ARC2_SHIFT        2
#define BCHP_MEMC_GEN_2_CMD_TRACE_FIFO_MODE_TRIG_ARC2_DEFAULT      0x00000000

/* MEMC_GEN_2 :: CMD_TRACE_FIFO_MODE :: TRIG_ARC1 [01:01] */
#define BCHP_MEMC_GEN_2_CMD_TRACE_FIFO_MODE_TRIG_ARC1_MASK         0x00000002
#define BCHP_MEMC_GEN_2_CMD_TRACE_FIFO_MODE_TRIG_ARC1_SHIFT        1
#define BCHP_MEMC_GEN_2_CMD_TRACE_FIFO_MODE_TRIG_ARC1_DEFAULT      0x00000000

/* MEMC_GEN_2 :: CMD_TRACE_FIFO_MODE :: TRIG_ARC0 [00:00] */
#define BCHP_MEMC_GEN_2_CMD_TRACE_FIFO_MODE_TRIG_ARC0_MASK         0x00000001
#define BCHP_MEMC_GEN_2_CMD_TRACE_FIFO_MODE_TRIG_ARC0_SHIFT        0
#define BCHP_MEMC_GEN_2_CMD_TRACE_FIFO_MODE_TRIG_ARC0_DEFAULT      0x00000000

/***************************************************************************
 *SEQ_CMD_DBG_0 - Current DATA command pushed out from sequencer.
 ***************************************************************************/
/* MEMC_GEN_2 :: SEQ_CMD_DBG_0 :: reserved0 [31:25] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_0_reserved0_MASK               0xfe000000
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_0_reserved0_SHIFT              25

/* MEMC_GEN_2 :: SEQ_CMD_DBG_0 :: CAS1_LAST [24:24] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_0_CAS1_LAST_MASK               0x01000000
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_0_CAS1_LAST_SHIFT              24
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_0_CAS1_LAST_DEFAULT            0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_0 :: CAS1_AP [23:23] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_0_CAS1_AP_MASK                 0x00800000
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_0_CAS1_AP_SHIFT                23
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_0_CAS1_AP_DEFAULT              0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_0 :: CAS1_BANK_ADDR [22:19] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_0_CAS1_BANK_ADDR_MASK          0x00780000
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_0_CAS1_BANK_ADDR_SHIFT         19
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_0_CAS1_BANK_ADDR_DEFAULT       0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_0 :: CAS1_POSITION [18:17] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_0_CAS1_POSITION_MASK           0x00060000
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_0_CAS1_POSITION_SHIFT          17
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_0_CAS1_POSITION_DEFAULT        0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_0 :: CAS1_ISSUED [16:16] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_0_CAS1_ISSUED_MASK             0x00010000
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_0_CAS1_ISSUED_SHIFT            16
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_0_CAS1_ISSUED_DEFAULT          0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_0 :: CAS0_LAST [15:15] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_0_CAS0_LAST_MASK               0x00008000
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_0_CAS0_LAST_SHIFT              15
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_0_CAS0_LAST_DEFAULT            0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_0 :: CAS0_AP [14:14] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_0_CAS0_AP_MASK                 0x00004000
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_0_CAS0_AP_SHIFT                14
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_0_CAS0_AP_DEFAULT              0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_0 :: CAS0_BANK_ADDR [13:10] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_0_CAS0_BANK_ADDR_MASK          0x00003c00
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_0_CAS0_BANK_ADDR_SHIFT         10
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_0_CAS0_BANK_ADDR_DEFAULT       0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_0 :: CAS0_POSITION [09:08] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_0_CAS0_POSITION_MASK           0x00000300
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_0_CAS0_POSITION_SHIFT          8
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_0_CAS0_POSITION_DEFAULT        0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_0 :: CAS0_ISSUED [07:07] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_0_CAS0_ISSUED_MASK             0x00000080
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_0_CAS0_ISSUED_SHIFT            7
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_0_CAS0_ISSUED_DEFAULT          0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_0 :: RAS_BANK_ADDR [06:03] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_0_RAS_BANK_ADDR_MASK           0x00000078
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_0_RAS_BANK_ADDR_SHIFT          3
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_0_RAS_BANK_ADDR_DEFAULT        0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_0 :: RAS_POSITION [02:01] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_0_RAS_POSITION_MASK            0x00000006
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_0_RAS_POSITION_SHIFT           1
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_0_RAS_POSITION_DEFAULT         0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_0 :: RAS_ISSUED [00:00] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_0_RAS_ISSUED_MASK              0x00000001
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_0_RAS_ISSUED_SHIFT             0
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_0_RAS_ISSUED_DEFAULT           0x00000000

/***************************************************************************
 *SEQ_CMD_DBG_1 - Current DATA command pushed out from sequencer.
 ***************************************************************************/
/* MEMC_GEN_2 :: SEQ_CMD_DBG_1 :: reserved0 [31:25] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_1_reserved0_MASK               0xfe000000
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_1_reserved0_SHIFT              25

/* MEMC_GEN_2 :: SEQ_CMD_DBG_1 :: CAS1_LAST [24:24] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_1_CAS1_LAST_MASK               0x01000000
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_1_CAS1_LAST_SHIFT              24
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_1_CAS1_LAST_DEFAULT            0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_1 :: CAS1_AP [23:23] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_1_CAS1_AP_MASK                 0x00800000
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_1_CAS1_AP_SHIFT                23
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_1_CAS1_AP_DEFAULT              0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_1 :: CAS1_BANK_ADDR [22:19] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_1_CAS1_BANK_ADDR_MASK          0x00780000
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_1_CAS1_BANK_ADDR_SHIFT         19
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_1_CAS1_BANK_ADDR_DEFAULT       0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_1 :: CAS1_POSITION [18:17] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_1_CAS1_POSITION_MASK           0x00060000
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_1_CAS1_POSITION_SHIFT          17
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_1_CAS1_POSITION_DEFAULT        0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_1 :: CAS1_ISSUED [16:16] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_1_CAS1_ISSUED_MASK             0x00010000
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_1_CAS1_ISSUED_SHIFT            16
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_1_CAS1_ISSUED_DEFAULT          0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_1 :: CAS0_LAST [15:15] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_1_CAS0_LAST_MASK               0x00008000
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_1_CAS0_LAST_SHIFT              15
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_1_CAS0_LAST_DEFAULT            0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_1 :: CAS0_AP [14:14] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_1_CAS0_AP_MASK                 0x00004000
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_1_CAS0_AP_SHIFT                14
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_1_CAS0_AP_DEFAULT              0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_1 :: CAS0_BANK_ADDR [13:10] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_1_CAS0_BANK_ADDR_MASK          0x00003c00
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_1_CAS0_BANK_ADDR_SHIFT         10
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_1_CAS0_BANK_ADDR_DEFAULT       0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_1 :: CAS0_POSITION [09:08] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_1_CAS0_POSITION_MASK           0x00000300
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_1_CAS0_POSITION_SHIFT          8
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_1_CAS0_POSITION_DEFAULT        0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_1 :: CAS0_ISSUED [07:07] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_1_CAS0_ISSUED_MASK             0x00000080
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_1_CAS0_ISSUED_SHIFT            7
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_1_CAS0_ISSUED_DEFAULT          0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_1 :: RAS_BANK_ADDR [06:03] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_1_RAS_BANK_ADDR_MASK           0x00000078
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_1_RAS_BANK_ADDR_SHIFT          3
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_1_RAS_BANK_ADDR_DEFAULT        0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_1 :: RAS_POSITION [02:01] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_1_RAS_POSITION_MASK            0x00000006
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_1_RAS_POSITION_SHIFT           1
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_1_RAS_POSITION_DEFAULT         0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_1 :: RAS_ISSUED [00:00] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_1_RAS_ISSUED_MASK              0x00000001
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_1_RAS_ISSUED_SHIFT             0
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_1_RAS_ISSUED_DEFAULT           0x00000000

/***************************************************************************
 *SEQ_CMD_DBG_2 - Current DATA command pushed out from sequencer.
 ***************************************************************************/
/* MEMC_GEN_2 :: SEQ_CMD_DBG_2 :: reserved0 [31:25] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_2_reserved0_MASK               0xfe000000
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_2_reserved0_SHIFT              25

/* MEMC_GEN_2 :: SEQ_CMD_DBG_2 :: CAS1_LAST [24:24] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_2_CAS1_LAST_MASK               0x01000000
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_2_CAS1_LAST_SHIFT              24
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_2_CAS1_LAST_DEFAULT            0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_2 :: CAS1_AP [23:23] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_2_CAS1_AP_MASK                 0x00800000
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_2_CAS1_AP_SHIFT                23
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_2_CAS1_AP_DEFAULT              0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_2 :: CAS1_BANK_ADDR [22:19] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_2_CAS1_BANK_ADDR_MASK          0x00780000
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_2_CAS1_BANK_ADDR_SHIFT         19
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_2_CAS1_BANK_ADDR_DEFAULT       0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_2 :: CAS1_POSITION [18:17] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_2_CAS1_POSITION_MASK           0x00060000
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_2_CAS1_POSITION_SHIFT          17
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_2_CAS1_POSITION_DEFAULT        0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_2 :: CAS1_ISSUED [16:16] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_2_CAS1_ISSUED_MASK             0x00010000
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_2_CAS1_ISSUED_SHIFT            16
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_2_CAS1_ISSUED_DEFAULT          0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_2 :: CAS0_LAST [15:15] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_2_CAS0_LAST_MASK               0x00008000
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_2_CAS0_LAST_SHIFT              15
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_2_CAS0_LAST_DEFAULT            0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_2 :: CAS0_AP [14:14] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_2_CAS0_AP_MASK                 0x00004000
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_2_CAS0_AP_SHIFT                14
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_2_CAS0_AP_DEFAULT              0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_2 :: CAS0_BANK_ADDR [13:10] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_2_CAS0_BANK_ADDR_MASK          0x00003c00
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_2_CAS0_BANK_ADDR_SHIFT         10
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_2_CAS0_BANK_ADDR_DEFAULT       0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_2 :: CAS0_POSITION [09:08] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_2_CAS0_POSITION_MASK           0x00000300
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_2_CAS0_POSITION_SHIFT          8
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_2_CAS0_POSITION_DEFAULT        0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_2 :: CAS0_ISSUED [07:07] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_2_CAS0_ISSUED_MASK             0x00000080
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_2_CAS0_ISSUED_SHIFT            7
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_2_CAS0_ISSUED_DEFAULT          0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_2 :: RAS_BANK_ADDR [06:03] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_2_RAS_BANK_ADDR_MASK           0x00000078
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_2_RAS_BANK_ADDR_SHIFT          3
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_2_RAS_BANK_ADDR_DEFAULT        0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_2 :: RAS_POSITION [02:01] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_2_RAS_POSITION_MASK            0x00000006
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_2_RAS_POSITION_SHIFT           1
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_2_RAS_POSITION_DEFAULT         0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_2 :: RAS_ISSUED [00:00] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_2_RAS_ISSUED_MASK              0x00000001
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_2_RAS_ISSUED_SHIFT             0
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_2_RAS_ISSUED_DEFAULT           0x00000000

/***************************************************************************
 *SEQ_CMD_DBG_3 - Current DATA command pushed out from sequencer.
 ***************************************************************************/
/* MEMC_GEN_2 :: SEQ_CMD_DBG_3 :: reserved0 [31:25] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_3_reserved0_MASK               0xfe000000
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_3_reserved0_SHIFT              25

/* MEMC_GEN_2 :: SEQ_CMD_DBG_3 :: CAS1_LAST [24:24] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_3_CAS1_LAST_MASK               0x01000000
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_3_CAS1_LAST_SHIFT              24
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_3_CAS1_LAST_DEFAULT            0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_3 :: CAS1_AP [23:23] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_3_CAS1_AP_MASK                 0x00800000
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_3_CAS1_AP_SHIFT                23
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_3_CAS1_AP_DEFAULT              0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_3 :: CAS1_BANK_ADDR [22:19] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_3_CAS1_BANK_ADDR_MASK          0x00780000
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_3_CAS1_BANK_ADDR_SHIFT         19
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_3_CAS1_BANK_ADDR_DEFAULT       0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_3 :: CAS1_POSITION [18:17] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_3_CAS1_POSITION_MASK           0x00060000
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_3_CAS1_POSITION_SHIFT          17
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_3_CAS1_POSITION_DEFAULT        0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_3 :: CAS1_ISSUED [16:16] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_3_CAS1_ISSUED_MASK             0x00010000
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_3_CAS1_ISSUED_SHIFT            16
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_3_CAS1_ISSUED_DEFAULT          0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_3 :: CAS0_LAST [15:15] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_3_CAS0_LAST_MASK               0x00008000
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_3_CAS0_LAST_SHIFT              15
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_3_CAS0_LAST_DEFAULT            0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_3 :: CAS0_AP [14:14] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_3_CAS0_AP_MASK                 0x00004000
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_3_CAS0_AP_SHIFT                14
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_3_CAS0_AP_DEFAULT              0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_3 :: CAS0_BANK_ADDR [13:10] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_3_CAS0_BANK_ADDR_MASK          0x00003c00
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_3_CAS0_BANK_ADDR_SHIFT         10
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_3_CAS0_BANK_ADDR_DEFAULT       0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_3 :: CAS0_POSITION [09:08] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_3_CAS0_POSITION_MASK           0x00000300
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_3_CAS0_POSITION_SHIFT          8
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_3_CAS0_POSITION_DEFAULT        0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_3 :: CAS0_ISSUED [07:07] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_3_CAS0_ISSUED_MASK             0x00000080
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_3_CAS0_ISSUED_SHIFT            7
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_3_CAS0_ISSUED_DEFAULT          0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_3 :: RAS_BANK_ADDR [06:03] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_3_RAS_BANK_ADDR_MASK           0x00000078
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_3_RAS_BANK_ADDR_SHIFT          3
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_3_RAS_BANK_ADDR_DEFAULT        0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_3 :: RAS_POSITION [02:01] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_3_RAS_POSITION_MASK            0x00000006
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_3_RAS_POSITION_SHIFT           1
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_3_RAS_POSITION_DEFAULT         0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_3 :: RAS_ISSUED [00:00] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_3_RAS_ISSUED_MASK              0x00000001
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_3_RAS_ISSUED_SHIFT             0
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_3_RAS_ISSUED_DEFAULT           0x00000000

/***************************************************************************
 *SEQ_CMD_DBG_4 - Current DATA command pushed out from sequencer.
 ***************************************************************************/
/* MEMC_GEN_2 :: SEQ_CMD_DBG_4 :: reserved0 [31:25] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_4_reserved0_MASK               0xfe000000
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_4_reserved0_SHIFT              25

/* MEMC_GEN_2 :: SEQ_CMD_DBG_4 :: CAS1_LAST [24:24] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_4_CAS1_LAST_MASK               0x01000000
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_4_CAS1_LAST_SHIFT              24
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_4_CAS1_LAST_DEFAULT            0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_4 :: CAS1_AP [23:23] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_4_CAS1_AP_MASK                 0x00800000
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_4_CAS1_AP_SHIFT                23
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_4_CAS1_AP_DEFAULT              0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_4 :: CAS1_BANK_ADDR [22:19] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_4_CAS1_BANK_ADDR_MASK          0x00780000
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_4_CAS1_BANK_ADDR_SHIFT         19
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_4_CAS1_BANK_ADDR_DEFAULT       0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_4 :: CAS1_POSITION [18:17] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_4_CAS1_POSITION_MASK           0x00060000
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_4_CAS1_POSITION_SHIFT          17
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_4_CAS1_POSITION_DEFAULT        0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_4 :: CAS1_ISSUED [16:16] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_4_CAS1_ISSUED_MASK             0x00010000
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_4_CAS1_ISSUED_SHIFT            16
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_4_CAS1_ISSUED_DEFAULT          0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_4 :: CAS0_LAST [15:15] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_4_CAS0_LAST_MASK               0x00008000
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_4_CAS0_LAST_SHIFT              15
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_4_CAS0_LAST_DEFAULT            0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_4 :: CAS0_AP [14:14] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_4_CAS0_AP_MASK                 0x00004000
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_4_CAS0_AP_SHIFT                14
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_4_CAS0_AP_DEFAULT              0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_4 :: CAS0_BANK_ADDR [13:10] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_4_CAS0_BANK_ADDR_MASK          0x00003c00
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_4_CAS0_BANK_ADDR_SHIFT         10
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_4_CAS0_BANK_ADDR_DEFAULT       0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_4 :: CAS0_POSITION [09:08] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_4_CAS0_POSITION_MASK           0x00000300
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_4_CAS0_POSITION_SHIFT          8
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_4_CAS0_POSITION_DEFAULT        0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_4 :: CAS0_ISSUED [07:07] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_4_CAS0_ISSUED_MASK             0x00000080
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_4_CAS0_ISSUED_SHIFT            7
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_4_CAS0_ISSUED_DEFAULT          0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_4 :: RAS_BANK_ADDR [06:03] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_4_RAS_BANK_ADDR_MASK           0x00000078
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_4_RAS_BANK_ADDR_SHIFT          3
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_4_RAS_BANK_ADDR_DEFAULT        0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_4 :: RAS_POSITION [02:01] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_4_RAS_POSITION_MASK            0x00000006
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_4_RAS_POSITION_SHIFT           1
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_4_RAS_POSITION_DEFAULT         0x00000000

/* MEMC_GEN_2 :: SEQ_CMD_DBG_4 :: RAS_ISSUED [00:00] */
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_4_RAS_ISSUED_MASK              0x00000001
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_4_RAS_ISSUED_SHIFT             0
#define BCHP_MEMC_GEN_2_SEQ_CMD_DBG_4_RAS_ISSUED_DEFAULT           0x00000000

/***************************************************************************
 *SEQ_INPUT_DBG_INFO - Current input from CMD formatter to seq.
 ***************************************************************************/
/* MEMC_GEN_2 :: SEQ_INPUT_DBG_INFO :: reserved0 [31:20] */
#define BCHP_MEMC_GEN_2_SEQ_INPUT_DBG_INFO_reserved0_MASK          0xfff00000
#define BCHP_MEMC_GEN_2_SEQ_INPUT_DBG_INFO_reserved0_SHIFT         20

/* MEMC_GEN_2 :: SEQ_INPUT_DBG_INFO :: CAS_1_LAST [19:19] */
#define BCHP_MEMC_GEN_2_SEQ_INPUT_DBG_INFO_CAS_1_LAST_MASK         0x00080000
#define BCHP_MEMC_GEN_2_SEQ_INPUT_DBG_INFO_CAS_1_LAST_SHIFT        19
#define BCHP_MEMC_GEN_2_SEQ_INPUT_DBG_INFO_CAS_1_LAST_DEFAULT      0x00000000

/* MEMC_GEN_2 :: SEQ_INPUT_DBG_INFO :: CAS_1_AP [18:18] */
#define BCHP_MEMC_GEN_2_SEQ_INPUT_DBG_INFO_CAS_1_AP_MASK           0x00040000
#define BCHP_MEMC_GEN_2_SEQ_INPUT_DBG_INFO_CAS_1_AP_SHIFT          18
#define BCHP_MEMC_GEN_2_SEQ_INPUT_DBG_INFO_CAS_1_AP_DEFAULT        0x00000000

/* MEMC_GEN_2 :: SEQ_INPUT_DBG_INFO :: CAS_1_BANK_ADDR [17:14] */
#define BCHP_MEMC_GEN_2_SEQ_INPUT_DBG_INFO_CAS_1_BANK_ADDR_MASK    0x0003c000
#define BCHP_MEMC_GEN_2_SEQ_INPUT_DBG_INFO_CAS_1_BANK_ADDR_SHIFT   14
#define BCHP_MEMC_GEN_2_SEQ_INPUT_DBG_INFO_CAS_1_BANK_ADDR_DEFAULT 0x00000000

/* MEMC_GEN_2 :: SEQ_INPUT_DBG_INFO :: CAS_1_VALID [13:13] */
#define BCHP_MEMC_GEN_2_SEQ_INPUT_DBG_INFO_CAS_1_VALID_MASK        0x00002000
#define BCHP_MEMC_GEN_2_SEQ_INPUT_DBG_INFO_CAS_1_VALID_SHIFT       13
#define BCHP_MEMC_GEN_2_SEQ_INPUT_DBG_INFO_CAS_1_VALID_DEFAULT     0x00000000

/* MEMC_GEN_2 :: SEQ_INPUT_DBG_INFO :: CAS_0_LAST [12:12] */
#define BCHP_MEMC_GEN_2_SEQ_INPUT_DBG_INFO_CAS_0_LAST_MASK         0x00001000
#define BCHP_MEMC_GEN_2_SEQ_INPUT_DBG_INFO_CAS_0_LAST_SHIFT        12
#define BCHP_MEMC_GEN_2_SEQ_INPUT_DBG_INFO_CAS_0_LAST_DEFAULT      0x00000000

/* MEMC_GEN_2 :: SEQ_INPUT_DBG_INFO :: CAS_0_AP [11:11] */
#define BCHP_MEMC_GEN_2_SEQ_INPUT_DBG_INFO_CAS_0_AP_MASK           0x00000800
#define BCHP_MEMC_GEN_2_SEQ_INPUT_DBG_INFO_CAS_0_AP_SHIFT          11
#define BCHP_MEMC_GEN_2_SEQ_INPUT_DBG_INFO_CAS_0_AP_DEFAULT        0x00000000

/* MEMC_GEN_2 :: SEQ_INPUT_DBG_INFO :: CAS_0_BANK_ADDR [10:07] */
#define BCHP_MEMC_GEN_2_SEQ_INPUT_DBG_INFO_CAS_0_BANK_ADDR_MASK    0x00000780
#define BCHP_MEMC_GEN_2_SEQ_INPUT_DBG_INFO_CAS_0_BANK_ADDR_SHIFT   7
#define BCHP_MEMC_GEN_2_SEQ_INPUT_DBG_INFO_CAS_0_BANK_ADDR_DEFAULT 0x00000000

/* MEMC_GEN_2 :: SEQ_INPUT_DBG_INFO :: CAS_0_VALID [06:06] */
#define BCHP_MEMC_GEN_2_SEQ_INPUT_DBG_INFO_CAS_0_VALID_MASK        0x00000040
#define BCHP_MEMC_GEN_2_SEQ_INPUT_DBG_INFO_CAS_0_VALID_SHIFT       6
#define BCHP_MEMC_GEN_2_SEQ_INPUT_DBG_INFO_CAS_0_VALID_DEFAULT     0x00000000

/* MEMC_GEN_2 :: SEQ_INPUT_DBG_INFO :: RAS_BANK_ADDR [05:02] */
#define BCHP_MEMC_GEN_2_SEQ_INPUT_DBG_INFO_RAS_BANK_ADDR_MASK      0x0000003c
#define BCHP_MEMC_GEN_2_SEQ_INPUT_DBG_INFO_RAS_BANK_ADDR_SHIFT     2
#define BCHP_MEMC_GEN_2_SEQ_INPUT_DBG_INFO_RAS_BANK_ADDR_DEFAULT   0x00000000

/* MEMC_GEN_2 :: SEQ_INPUT_DBG_INFO :: RAS_CMD_DATA [01:01] */
#define BCHP_MEMC_GEN_2_SEQ_INPUT_DBG_INFO_RAS_CMD_DATA_MASK       0x00000002
#define BCHP_MEMC_GEN_2_SEQ_INPUT_DBG_INFO_RAS_CMD_DATA_SHIFT      1
#define BCHP_MEMC_GEN_2_SEQ_INPUT_DBG_INFO_RAS_CMD_DATA_DEFAULT    0x00000000

/* MEMC_GEN_2 :: SEQ_INPUT_DBG_INFO :: RAS_CMD_RDY [00:00] */
#define BCHP_MEMC_GEN_2_SEQ_INPUT_DBG_INFO_RAS_CMD_RDY_MASK        0x00000001
#define BCHP_MEMC_GEN_2_SEQ_INPUT_DBG_INFO_RAS_CMD_RDY_SHIFT       0
#define BCHP_MEMC_GEN_2_SEQ_INPUT_DBG_INFO_RAS_CMD_RDY_DEFAULT     0x00000000

/***************************************************************************
 *MISC_SEQ_DBG_INFO - Status register of MISC command Sequencer.
 ***************************************************************************/
/* MEMC_GEN_2 :: MISC_SEQ_DBG_INFO :: reserved0 [31:21] */
#define BCHP_MEMC_GEN_2_MISC_SEQ_DBG_INFO_reserved0_MASK           0xffe00000
#define BCHP_MEMC_GEN_2_MISC_SEQ_DBG_INFO_reserved0_SHIFT          21

/* MEMC_GEN_2 :: MISC_SEQ_DBG_INFO :: INIT_DONE [20:20] */
#define BCHP_MEMC_GEN_2_MISC_SEQ_DBG_INFO_INIT_DONE_MASK           0x00100000
#define BCHP_MEMC_GEN_2_MISC_SEQ_DBG_INFO_INIT_DONE_SHIFT          20
#define BCHP_MEMC_GEN_2_MISC_SEQ_DBG_INFO_INIT_DONE_DEFAULT        0x00000000

/* MEMC_GEN_2 :: MISC_SEQ_DBG_INFO :: ILLEGAL_CMD_COUNT [19:16] */
#define BCHP_MEMC_GEN_2_MISC_SEQ_DBG_INFO_ILLEGAL_CMD_COUNT_MASK   0x000f0000
#define BCHP_MEMC_GEN_2_MISC_SEQ_DBG_INFO_ILLEGAL_CMD_COUNT_SHIFT  16
#define BCHP_MEMC_GEN_2_MISC_SEQ_DBG_INFO_ILLEGAL_CMD_COUNT_DEFAULT 0x00000000

/* MEMC_GEN_2 :: MISC_SEQ_DBG_INFO :: LAST_ILLEGAL_CMD [15:11] */
#define BCHP_MEMC_GEN_2_MISC_SEQ_DBG_INFO_LAST_ILLEGAL_CMD_MASK    0x0000f800
#define BCHP_MEMC_GEN_2_MISC_SEQ_DBG_INFO_LAST_ILLEGAL_CMD_SHIFT   11
#define BCHP_MEMC_GEN_2_MISC_SEQ_DBG_INFO_LAST_ILLEGAL_CMD_DEFAULT 0x00000000

/* MEMC_GEN_2 :: MISC_SEQ_DBG_INFO :: CURRENT_STATE [10:09] */
#define BCHP_MEMC_GEN_2_MISC_SEQ_DBG_INFO_CURRENT_STATE_MASK       0x00000600
#define BCHP_MEMC_GEN_2_MISC_SEQ_DBG_INFO_CURRENT_STATE_SHIFT      9
#define BCHP_MEMC_GEN_2_MISC_SEQ_DBG_INFO_CURRENT_STATE_DEFAULT    0x00000000

/* MEMC_GEN_2 :: MISC_SEQ_DBG_INFO :: INPUT_CMD_CODE [08:00] */
#define BCHP_MEMC_GEN_2_MISC_SEQ_DBG_INFO_INPUT_CMD_CODE_MASK      0x000001ff
#define BCHP_MEMC_GEN_2_MISC_SEQ_DBG_INFO_INPUT_CMD_CODE_SHIFT     0
#define BCHP_MEMC_GEN_2_MISC_SEQ_DBG_INFO_INPUT_CMD_CODE_DEFAULT   0x00000000

/***************************************************************************
 *BIU_DBG_INFO - Debug information from BIU>
 ***************************************************************************/
/* MEMC_GEN_2 :: BIU_DBG_INFO :: BIU_DBG_INFO [31:00] */
#define BCHP_MEMC_GEN_2_BIU_DBG_INFO_BIU_DBG_INFO_MASK             0xffffffff
#define BCHP_MEMC_GEN_2_BIU_DBG_INFO_BIU_DBG_INFO_SHIFT            0
#define BCHP_MEMC_GEN_2_BIU_DBG_INFO_BIU_DBG_INFO_DEFAULT          0x00000000

/***************************************************************************
 *SPARE_RO_3 - Start Address corresponding to SCB command that occurred three commands earlier or end addr in case of PFRI.
 ***************************************************************************/
/* MEMC_GEN_2 :: SPARE_RO_3 :: SPARE_RO [31:00] */
#define BCHP_MEMC_GEN_2_SPARE_RO_3_SPARE_RO_MASK                   0xffffffff
#define BCHP_MEMC_GEN_2_SPARE_RO_3_SPARE_RO_SHIFT                  0
#define BCHP_MEMC_GEN_2_SPARE_RO_3_SPARE_RO_DEFAULT                0x00000000

/***************************************************************************
 *TP_ADRS - Test Port Address Register
 ***************************************************************************/
/* MEMC_GEN_2 :: TP_ADRS :: reserved0 [31:05] */
#define BCHP_MEMC_GEN_2_TP_ADRS_reserved0_MASK                     0xffffffe0
#define BCHP_MEMC_GEN_2_TP_ADRS_reserved0_SHIFT                    5

/* MEMC_GEN_2 :: TP_ADRS :: SOFT_MODE [04:04] */
#define BCHP_MEMC_GEN_2_TP_ADRS_SOFT_MODE_MASK                     0x00000010
#define BCHP_MEMC_GEN_2_TP_ADRS_SOFT_MODE_SHIFT                    4
#define BCHP_MEMC_GEN_2_TP_ADRS_SOFT_MODE_DEFAULT                  0x00000000

/* MEMC_GEN_2 :: TP_ADRS :: reserved1 [03:03] */
#define BCHP_MEMC_GEN_2_TP_ADRS_reserved1_MASK                     0x00000008
#define BCHP_MEMC_GEN_2_TP_ADRS_reserved1_SHIFT                    3

/* MEMC_GEN_2 :: TP_ADRS :: ADRS [02:00] */
#define BCHP_MEMC_GEN_2_TP_ADRS_ADRS_MASK                          0x00000007
#define BCHP_MEMC_GEN_2_TP_ADRS_ADRS_SHIFT                         0
#define BCHP_MEMC_GEN_2_TP_ADRS_ADRS_DEFAULT                       0x00000000

/***************************************************************************
 *TP_READ_DATA - Test Port Data Read Register
 ***************************************************************************/
/* union - case SCB_CMD [31:00] */
/* MEMC_GEN_2 :: TP_READ_DATA :: SCB_CMD :: SCB_CMD [31:08] */
#define BCHP_MEMC_GEN_2_TP_READ_DATA_SCB_CMD_SCB_CMD_MASK          0xffffff00
#define BCHP_MEMC_GEN_2_TP_READ_DATA_SCB_CMD_SCB_CMD_SHIFT         8
#define BCHP_MEMC_GEN_2_TP_READ_DATA_SCB_CMD_SCB_CMD_DEFAULT       0x00000000

/* MEMC_GEN_2 :: TP_READ_DATA :: SCB_CMD :: CLIENT_ID [07:01] */
#define BCHP_MEMC_GEN_2_TP_READ_DATA_SCB_CMD_CLIENT_ID_MASK        0x000000fe
#define BCHP_MEMC_GEN_2_TP_READ_DATA_SCB_CMD_CLIENT_ID_SHIFT       1
#define BCHP_MEMC_GEN_2_TP_READ_DATA_SCB_CMD_CLIENT_ID_DEFAULT     0x00000000

/* MEMC_GEN_2 :: TP_READ_DATA :: SCB_CMD :: CMD_ACK [00:00] */
#define BCHP_MEMC_GEN_2_TP_READ_DATA_SCB_CMD_CMD_ACK_MASK          0x00000001
#define BCHP_MEMC_GEN_2_TP_READ_DATA_SCB_CMD_CMD_ACK_SHIFT         0
#define BCHP_MEMC_GEN_2_TP_READ_DATA_SCB_CMD_CMD_ACK_DEFAULT       0x00000000

/* union - case SCB_RD_DATA [31:00] */
/* MEMC_GEN_2 :: TP_READ_DATA :: SCB_RD_DATA :: RD_END_ACK [31:31] */
#define BCHP_MEMC_GEN_2_TP_READ_DATA_SCB_RD_DATA_RD_END_ACK_MASK   0x80000000
#define BCHP_MEMC_GEN_2_TP_READ_DATA_SCB_RD_DATA_RD_END_ACK_SHIFT  31
#define BCHP_MEMC_GEN_2_TP_READ_DATA_SCB_RD_DATA_RD_END_ACK_DEFAULT 0x00000000

/* MEMC_GEN_2 :: TP_READ_DATA :: SCB_RD_DATA :: RD_STRB [30:30] */
#define BCHP_MEMC_GEN_2_TP_READ_DATA_SCB_RD_DATA_RD_STRB_MASK      0x40000000
#define BCHP_MEMC_GEN_2_TP_READ_DATA_SCB_RD_DATA_RD_STRB_SHIFT     30
#define BCHP_MEMC_GEN_2_TP_READ_DATA_SCB_RD_DATA_RD_STRB_DEFAULT   0x00000000

/* MEMC_GEN_2 :: TP_READ_DATA :: SCB_RD_DATA :: CLIENT_ID [29:24] */
#define BCHP_MEMC_GEN_2_TP_READ_DATA_SCB_RD_DATA_CLIENT_ID_MASK    0x3f000000
#define BCHP_MEMC_GEN_2_TP_READ_DATA_SCB_RD_DATA_CLIENT_ID_SHIFT   24
#define BCHP_MEMC_GEN_2_TP_READ_DATA_SCB_RD_DATA_CLIENT_ID_DEFAULT 0x00000000

/* MEMC_GEN_2 :: TP_READ_DATA :: SCB_RD_DATA :: SCB_RD_DATA [23:00] */
#define BCHP_MEMC_GEN_2_TP_READ_DATA_SCB_RD_DATA_SCB_RD_DATA_MASK  0x00ffffff
#define BCHP_MEMC_GEN_2_TP_READ_DATA_SCB_RD_DATA_SCB_RD_DATA_SHIFT 0
#define BCHP_MEMC_GEN_2_TP_READ_DATA_SCB_RD_DATA_SCB_RD_DATA_DEFAULT 0x00000000

/* union - case SCB_WR_DATA [31:00] */
/* MEMC_GEN_2 :: TP_READ_DATA :: SCB_WR_DATA :: WR_END_ACK [31:31] */
#define BCHP_MEMC_GEN_2_TP_READ_DATA_SCB_WR_DATA_WR_END_ACK_MASK   0x80000000
#define BCHP_MEMC_GEN_2_TP_READ_DATA_SCB_WR_DATA_WR_END_ACK_SHIFT  31
#define BCHP_MEMC_GEN_2_TP_READ_DATA_SCB_WR_DATA_WR_END_ACK_DEFAULT 0x00000000

/* MEMC_GEN_2 :: TP_READ_DATA :: SCB_WR_DATA :: WR_STRB [30:30] */
#define BCHP_MEMC_GEN_2_TP_READ_DATA_SCB_WR_DATA_WR_STRB_MASK      0x40000000
#define BCHP_MEMC_GEN_2_TP_READ_DATA_SCB_WR_DATA_WR_STRB_SHIFT     30
#define BCHP_MEMC_GEN_2_TP_READ_DATA_SCB_WR_DATA_WR_STRB_DEFAULT   0x00000000

/* MEMC_GEN_2 :: TP_READ_DATA :: SCB_WR_DATA :: CLIENT_ID [29:24] */
#define BCHP_MEMC_GEN_2_TP_READ_DATA_SCB_WR_DATA_CLIENT_ID_MASK    0x3f000000
#define BCHP_MEMC_GEN_2_TP_READ_DATA_SCB_WR_DATA_CLIENT_ID_SHIFT   24
#define BCHP_MEMC_GEN_2_TP_READ_DATA_SCB_WR_DATA_CLIENT_ID_DEFAULT 0x00000000

/* MEMC_GEN_2 :: TP_READ_DATA :: SCB_WR_DATA :: SCB_WR_DATA [23:00] */
#define BCHP_MEMC_GEN_2_TP_READ_DATA_SCB_WR_DATA_SCB_WR_DATA_MASK  0x00ffffff
#define BCHP_MEMC_GEN_2_TP_READ_DATA_SCB_WR_DATA_SCB_WR_DATA_SHIFT 0
#define BCHP_MEMC_GEN_2_TP_READ_DATA_SCB_WR_DATA_SCB_WR_DATA_DEFAULT 0x00000000

/* union - case PRED_SIGNALS [31:00] */
/* MEMC_GEN_2 :: TP_READ_DATA :: PRED_SIGNALS :: reserved0 [31:30] */
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_reserved0_MASK   0xc0000000
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_reserved0_SHIFT  30

/* MEMC_GEN_2 :: TP_READ_DATA :: PRED_SIGNALS :: lin_rdcmd [29:29] */
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_lin_rdcmd_MASK   0x20000000
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_lin_rdcmd_SHIFT  29
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_lin_rdcmd_DEFAULT 0x00000000

/* MEMC_GEN_2 :: TP_READ_DATA :: PRED_SIGNALS :: lin_wrcmd [28:28] */
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_lin_wrcmd_MASK   0x10000000
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_lin_wrcmd_SHIFT  28
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_lin_wrcmd_DEFAULT 0x00000000

/* MEMC_GEN_2 :: TP_READ_DATA :: PRED_SIGNALS :: dis_rdcmd [27:27] */
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_dis_rdcmd_MASK   0x08000000
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_dis_rdcmd_SHIFT  27
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_dis_rdcmd_DEFAULT 0x00000000

/* MEMC_GEN_2 :: TP_READ_DATA :: PRED_SIGNALS :: refcmd [26:26] */
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_refcmd_MASK      0x04000000
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_refcmd_SHIFT     26
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_refcmd_DEFAULT   0x00000000

/* MEMC_GEN_2 :: TP_READ_DATA :: PRED_SIGNALS :: mrscmd [25:25] */
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_mrscmd_MASK      0x02000000
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_mrscmd_SHIFT     25
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_mrscmd_DEFAULT   0x00000000

/* MEMC_GEN_2 :: TP_READ_DATA :: PRED_SIGNALS :: emrscmd [24:24] */
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_emrscmd_MASK     0x01000000
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_emrscmd_SHIFT    24
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_emrscmd_DEFAULT  0x00000000

/* MEMC_GEN_2 :: TP_READ_DATA :: PRED_SIGNALS :: pallcmd [23:23] */
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_pallcmd_MASK     0x00800000
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_pallcmd_SHIFT    23
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_pallcmd_DEFAULT  0x00000000

/* MEMC_GEN_2 :: TP_READ_DATA :: PRED_SIGNALS :: recon_16pix_wrcmd [22:22] */
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_recon_16pix_wrcmd_MASK 0x00400000
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_recon_16pix_wrcmd_SHIFT 22
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_recon_16pix_wrcmd_DEFAULT 0x00000000

/* MEMC_GEN_2 :: TP_READ_DATA :: PRED_SIGNALS :: mpeg_field_pic [21:21] */
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_mpeg_field_pic_MASK 0x00200000
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_mpeg_field_pic_SHIFT 21
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_mpeg_field_pic_DEFAULT 0x00000000

/* MEMC_GEN_2 :: TP_READ_DATA :: PRED_SIGNALS :: invalid_cmd [20:20] */
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_invalid_cmd_MASK 0x00100000
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_invalid_cmd_SHIFT 20
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_invalid_cmd_DEFAULT 0x00000000

/* MEMC_GEN_2 :: TP_READ_DATA :: PRED_SIGNALS :: strobable_wrcmd [19:19] */
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_strobable_wrcmd_MASK 0x00080000
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_strobable_wrcmd_SHIFT 19
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_strobable_wrcmd_DEFAULT 0x00000000

/* MEMC_GEN_2 :: TP_READ_DATA :: PRED_SIGNALS :: strobable_rdcmd [18:18] */
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_strobable_rdcmd_MASK 0x00040000
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_strobable_rdcmd_SHIFT 18
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_strobable_rdcmd_DEFAULT 0x00000000

/* MEMC_GEN_2 :: TP_READ_DATA :: PRED_SIGNALS :: mpeg_ver3_strad [17:17] */
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_mpeg_ver3_strad_MASK 0x00020000
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_mpeg_ver3_strad_SHIFT 17
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_mpeg_ver3_strad_DEFAULT 0x00000000

/* MEMC_GEN_2 :: TP_READ_DATA :: PRED_SIGNALS :: mpeg_ver2_strad [16:16] */
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_mpeg_ver2_strad_MASK 0x00010000
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_mpeg_ver2_strad_SHIFT 16
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_mpeg_ver2_strad_DEFAULT 0x00000000

/* MEMC_GEN_2 :: TP_READ_DATA :: PRED_SIGNALS :: mpeg_ver1_strad [15:15] */
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_mpeg_ver1_strad_MASK 0x00008000
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_mpeg_ver1_strad_SHIFT 15
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_mpeg_ver1_strad_DEFAULT 0x00000000

/* MEMC_GEN_2 :: TP_READ_DATA :: PRED_SIGNALS :: mpeg_adj_strad [14:14] */
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_mpeg_adj_strad_MASK 0x00004000
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_mpeg_adj_strad_SHIFT 14
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_mpeg_adj_strad_DEFAULT 0x00000000

/* MEMC_GEN_2 :: TP_READ_DATA :: PRED_SIGNALS :: dis_adj1_strad [13:13] */
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_dis_adj1_strad_MASK 0x00002000
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_dis_adj1_strad_SHIFT 13
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_dis_adj1_strad_DEFAULT 0x00000000

/* MEMC_GEN_2 :: TP_READ_DATA :: PRED_SIGNALS :: dis_adj2_strad [12:12] */
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_dis_adj2_strad_MASK 0x00001000
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_dis_adj2_strad_SHIFT 12
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_dis_adj2_strad_DEFAULT 0x00000000

/* MEMC_GEN_2 :: TP_READ_DATA :: PRED_SIGNALS :: dis_adj3_strad [11:11] */
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_dis_adj3_strad_MASK 0x00000800
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_dis_adj3_strad_SHIFT 11
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_dis_adj3_strad_DEFAULT 0x00000000

/* MEMC_GEN_2 :: TP_READ_DATA :: PRED_SIGNALS :: dis_adj4_strad [10:10] */
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_dis_adj4_strad_MASK 0x00000400
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_dis_adj4_strad_SHIFT 10
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_dis_adj4_strad_DEFAULT 0x00000000

/* MEMC_GEN_2 :: TP_READ_DATA :: PRED_SIGNALS :: lin_adj_strad [09:09] */
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_lin_adj_strad_MASK 0x00000200
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_lin_adj_strad_SHIFT 9
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_lin_adj_strad_DEFAULT 0x00000000

/* MEMC_GEN_2 :: TP_READ_DATA :: PRED_SIGNALS :: n_nativewrds [08:00] */
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_n_nativewrds_MASK 0x000001ff
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_n_nativewrds_SHIFT 0
#define BCHP_MEMC_GEN_2_TP_READ_DATA_PRED_SIGNALS_n_nativewrds_DEFAULT 0x00000000

/* union - case CMD_END_ADRS [31:00] */
/* MEMC_GEN_2 :: TP_READ_DATA :: CMD_END_ADRS :: reserved0 [31:29] */
#define BCHP_MEMC_GEN_2_TP_READ_DATA_CMD_END_ADRS_reserved0_MASK   0xe0000000
#define BCHP_MEMC_GEN_2_TP_READ_DATA_CMD_END_ADRS_reserved0_SHIFT  29

/* MEMC_GEN_2 :: TP_READ_DATA :: CMD_END_ADRS :: END_ADRS [28:00] */
#define BCHP_MEMC_GEN_2_TP_READ_DATA_CMD_END_ADRS_END_ADRS_MASK    0x1fffffff
#define BCHP_MEMC_GEN_2_TP_READ_DATA_CMD_END_ADRS_END_ADRS_SHIFT   0
#define BCHP_MEMC_GEN_2_TP_READ_DATA_CMD_END_ADRS_END_ADRS_DEFAULT 0x00000000

/* union - case SEQ_SM [31:00] */
/* MEMC_GEN_2 :: TP_READ_DATA :: SEQ_SM :: reserved0 [31:06] */
#define BCHP_MEMC_GEN_2_TP_READ_DATA_SEQ_SM_reserved0_MASK         0xffffffc0
#define BCHP_MEMC_GEN_2_TP_READ_DATA_SEQ_SM_reserved0_SHIFT        6

/* MEMC_GEN_2 :: TP_READ_DATA :: SEQ_SM :: SM_VAL [05:00] */
#define BCHP_MEMC_GEN_2_TP_READ_DATA_SEQ_SM_SM_VAL_MASK            0x0000003f
#define BCHP_MEMC_GEN_2_TP_READ_DATA_SEQ_SM_SM_VAL_SHIFT           0
#define BCHP_MEMC_GEN_2_TP_READ_DATA_SEQ_SM_SM_VAL_DEFAULT         0x00000000

/***************************************************************************
 *MISC_BIU_MSA_REG - MISC BIU Control register
 ***************************************************************************/
/* MEMC_GEN_2 :: MISC_BIU_MSA_REG :: reserved0 [31:07] */
#define BCHP_MEMC_GEN_2_MISC_BIU_MSA_REG_reserved0_MASK            0xffffff80
#define BCHP_MEMC_GEN_2_MISC_BIU_MSA_REG_reserved0_SHIFT           7

/* MEMC_GEN_2 :: MISC_BIU_MSA_REG :: reserved_for_eco1 [06:03] */
#define BCHP_MEMC_GEN_2_MISC_BIU_MSA_REG_reserved_for_eco1_MASK    0x00000078
#define BCHP_MEMC_GEN_2_MISC_BIU_MSA_REG_reserved_for_eco1_SHIFT   3
#define BCHP_MEMC_GEN_2_MISC_BIU_MSA_REG_reserved_for_eco1_DEFAULT 0x00000000

/* MEMC_GEN_2 :: MISC_BIU_MSA_REG :: LMB_FIFO_ACCEPT_4 [02:02] */
#define BCHP_MEMC_GEN_2_MISC_BIU_MSA_REG_LMB_FIFO_ACCEPT_4_MASK    0x00000004
#define BCHP_MEMC_GEN_2_MISC_BIU_MSA_REG_LMB_FIFO_ACCEPT_4_SHIFT   2
#define BCHP_MEMC_GEN_2_MISC_BIU_MSA_REG_LMB_FIFO_ACCEPT_4_DEFAULT 0x00000001

/* MEMC_GEN_2 :: MISC_BIU_MSA_REG :: LFSR_4_ABORT_SEL [01:01] */
#define BCHP_MEMC_GEN_2_MISC_BIU_MSA_REG_LFSR_4_ABORT_SEL_MASK     0x00000002
#define BCHP_MEMC_GEN_2_MISC_BIU_MSA_REG_LFSR_4_ABORT_SEL_SHIFT    1
#define BCHP_MEMC_GEN_2_MISC_BIU_MSA_REG_LFSR_4_ABORT_SEL_DEFAULT  0x00000000

/* MEMC_GEN_2 :: MISC_BIU_MSA_REG :: DISABLE_MSA_SCB_OR_TREE [00:00] */
#define BCHP_MEMC_GEN_2_MISC_BIU_MSA_REG_DISABLE_MSA_SCB_OR_TREE_MASK 0x00000001
#define BCHP_MEMC_GEN_2_MISC_BIU_MSA_REG_DISABLE_MSA_SCB_OR_TREE_SHIFT 0
#define BCHP_MEMC_GEN_2_MISC_BIU_MSA_REG_DISABLE_MSA_SCB_OR_TREE_DEFAULT 0x00000000

/***************************************************************************
 *SCB_NOREQ_CMDBUS_INTR_INFO_0 - MEMC Premature Request Withdrawal Interrupt, SCB CMD bus Information, bits 31:0
 ***************************************************************************/
/* MEMC_GEN_2 :: SCB_NOREQ_CMDBUS_INTR_INFO_0 :: CMDBUS_LO [31:00] */
#define BCHP_MEMC_GEN_2_SCB_NOREQ_CMDBUS_INTR_INFO_0_CMDBUS_LO_MASK 0xffffffff
#define BCHP_MEMC_GEN_2_SCB_NOREQ_CMDBUS_INTR_INFO_0_CMDBUS_LO_SHIFT 0
#define BCHP_MEMC_GEN_2_SCB_NOREQ_CMDBUS_INTR_INFO_0_CMDBUS_LO_DEFAULT 0x00000000

/***************************************************************************
 *SCB_NOREQ_CMDBUS_INTR_INFO_1 - MEMC Premature Request Withdrawal Interrupt, SCB CMD bus Information, bits 47:32
 ***************************************************************************/
/* MEMC_GEN_2 :: SCB_NOREQ_CMDBUS_INTR_INFO_1 :: reserved0 [31:25] */
#define BCHP_MEMC_GEN_2_SCB_NOREQ_CMDBUS_INTR_INFO_1_reserved0_MASK 0xfe000000
#define BCHP_MEMC_GEN_2_SCB_NOREQ_CMDBUS_INTR_INFO_1_reserved0_SHIFT 25

/* MEMC_GEN_2 :: SCB_NOREQ_CMDBUS_INTR_INFO_1 :: CMDBUS_HI [24:00] */
#define BCHP_MEMC_GEN_2_SCB_NOREQ_CMDBUS_INTR_INFO_1_CMDBUS_HI_MASK 0x01ffffff
#define BCHP_MEMC_GEN_2_SCB_NOREQ_CMDBUS_INTR_INFO_1_CMDBUS_HI_SHIFT 0
#define BCHP_MEMC_GEN_2_SCB_NOREQ_CMDBUS_INTR_INFO_1_CMDBUS_HI_DEFAULT 0x00000000

/***************************************************************************
 *SPARE_1 - Spare Register 1 .
 ***************************************************************************/
/* MEMC_GEN_2 :: SPARE_1 :: SPARE [31:00] */
#define BCHP_MEMC_GEN_2_SPARE_1_SPARE_MASK                         0xffffffff
#define BCHP_MEMC_GEN_2_SPARE_1_SPARE_SHIFT                        0
#define BCHP_MEMC_GEN_2_SPARE_1_SPARE_DEFAULT                      0x00000000

/***************************************************************************
 *SPARE_2 - Spare Register 2 .
 ***************************************************************************/
/* MEMC_GEN_2 :: SPARE_2 :: SPARE [31:00] */
#define BCHP_MEMC_GEN_2_SPARE_2_SPARE_MASK                         0xffffffff
#define BCHP_MEMC_GEN_2_SPARE_2_SPARE_SHIFT                        0
#define BCHP_MEMC_GEN_2_SPARE_2_SPARE_DEFAULT                      0x00000000

/***************************************************************************
 *SPARE_RO_1 - Read only Spare Register 0 .
 ***************************************************************************/
/* MEMC_GEN_2 :: SPARE_RO_1 :: SPARE_RO [31:00] */
#define BCHP_MEMC_GEN_2_SPARE_RO_1_SPARE_RO_MASK                   0xffffffff
#define BCHP_MEMC_GEN_2_SPARE_RO_1_SPARE_RO_SHIFT                  0
#define BCHP_MEMC_GEN_2_SPARE_RO_1_SPARE_RO_DEFAULT                0x00000000

/***************************************************************************
 *SPARE_RO_2 - Read only Spare Register 1 .
 ***************************************************************************/
/* MEMC_GEN_2 :: SPARE_RO_2 :: SPARE_RO [31:00] */
#define BCHP_MEMC_GEN_2_SPARE_RO_2_SPARE_RO_MASK                   0xffffffff
#define BCHP_MEMC_GEN_2_SPARE_RO_2_SPARE_RO_SHIFT                  0
#define BCHP_MEMC_GEN_2_SPARE_RO_2_SPARE_RO_DEFAULT                0x00000000

/***************************************************************************
 *TP_CORE_SEL - Test port selection register.
 ***************************************************************************/
/* MEMC_GEN_2 :: TP_CORE_SEL :: reserved0 [31:06] */
#define BCHP_MEMC_GEN_2_TP_CORE_SEL_reserved0_MASK                 0xffffffc0
#define BCHP_MEMC_GEN_2_TP_CORE_SEL_reserved0_SHIFT                6

/* MEMC_GEN_2 :: TP_CORE_SEL :: TP_CORE_SEL [05:00] */
#define BCHP_MEMC_GEN_2_TP_CORE_SEL_TP_CORE_SEL_MASK               0x0000003f
#define BCHP_MEMC_GEN_2_TP_CORE_SEL_TP_CORE_SEL_SHIFT              0
#define BCHP_MEMC_GEN_2_TP_CORE_SEL_TP_CORE_SEL_DEFAULT            0x00000000

/***************************************************************************
 *DUMMY_CMD - LMB Dummy SCB Command
 ***************************************************************************/
/* MEMC_GEN_2 :: DUMMY_CMD :: reserved0 [31:09] */
#define BCHP_MEMC_GEN_2_DUMMY_CMD_reserved0_MASK                   0xfffffe00
#define BCHP_MEMC_GEN_2_DUMMY_CMD_reserved0_SHIFT                  9

/* MEMC_GEN_2 :: DUMMY_CMD :: CMD [08:00] */
#define BCHP_MEMC_GEN_2_DUMMY_CMD_CMD_MASK                         0x000001ff
#define BCHP_MEMC_GEN_2_DUMMY_CMD_CMD_SHIFT                        0
#define BCHP_MEMC_GEN_2_DUMMY_CMD_CMD_DEFAULT                      0x0000005f

/***************************************************************************
 *CNTR_RST - LMB Reset Request Counters
 ***************************************************************************/
/* MEMC_GEN_2 :: CNTR_RST :: reserved0 [31:16] */
#define BCHP_MEMC_GEN_2_CNTR_RST_reserved0_MASK                    0xffff0000
#define BCHP_MEMC_GEN_2_CNTR_RST_reserved0_SHIFT                   16

/* MEMC_GEN_2 :: CNTR_RST :: RST_DUMMY_REQ_CNT_CPU7 [15:15] */
#define BCHP_MEMC_GEN_2_CNTR_RST_RST_DUMMY_REQ_CNT_CPU7_MASK       0x00008000
#define BCHP_MEMC_GEN_2_CNTR_RST_RST_DUMMY_REQ_CNT_CPU7_SHIFT      15
#define BCHP_MEMC_GEN_2_CNTR_RST_RST_DUMMY_REQ_CNT_CPU7_DEFAULT    0x00000000

/* MEMC_GEN_2 :: CNTR_RST :: RST_DUMMY_REQ_CNT_CPU6 [14:14] */
#define BCHP_MEMC_GEN_2_CNTR_RST_RST_DUMMY_REQ_CNT_CPU6_MASK       0x00004000
#define BCHP_MEMC_GEN_2_CNTR_RST_RST_DUMMY_REQ_CNT_CPU6_SHIFT      14
#define BCHP_MEMC_GEN_2_CNTR_RST_RST_DUMMY_REQ_CNT_CPU6_DEFAULT    0x00000000

/* MEMC_GEN_2 :: CNTR_RST :: RST_VAL_REQ_CNT_CPU7 [13:13] */
#define BCHP_MEMC_GEN_2_CNTR_RST_RST_VAL_REQ_CNT_CPU7_MASK         0x00002000
#define BCHP_MEMC_GEN_2_CNTR_RST_RST_VAL_REQ_CNT_CPU7_SHIFT        13
#define BCHP_MEMC_GEN_2_CNTR_RST_RST_VAL_REQ_CNT_CPU7_DEFAULT      0x00000000

/* MEMC_GEN_2 :: CNTR_RST :: RST_VAL_REQ_CNT_CPU6 [12:12] */
#define BCHP_MEMC_GEN_2_CNTR_RST_RST_VAL_REQ_CNT_CPU6_MASK         0x00001000
#define BCHP_MEMC_GEN_2_CNTR_RST_RST_VAL_REQ_CNT_CPU6_SHIFT        12
#define BCHP_MEMC_GEN_2_CNTR_RST_RST_VAL_REQ_CNT_CPU6_DEFAULT      0x00000000

/* MEMC_GEN_2 :: CNTR_RST :: RST_DUMMY_REQ_CNT_CPU5 [11:11] */
#define BCHP_MEMC_GEN_2_CNTR_RST_RST_DUMMY_REQ_CNT_CPU5_MASK       0x00000800
#define BCHP_MEMC_GEN_2_CNTR_RST_RST_DUMMY_REQ_CNT_CPU5_SHIFT      11
#define BCHP_MEMC_GEN_2_CNTR_RST_RST_DUMMY_REQ_CNT_CPU5_DEFAULT    0x00000000

/* MEMC_GEN_2 :: CNTR_RST :: RST_DUMMY_REQ_CNT_CPU4 [10:10] */
#define BCHP_MEMC_GEN_2_CNTR_RST_RST_DUMMY_REQ_CNT_CPU4_MASK       0x00000400
#define BCHP_MEMC_GEN_2_CNTR_RST_RST_DUMMY_REQ_CNT_CPU4_SHIFT      10
#define BCHP_MEMC_GEN_2_CNTR_RST_RST_DUMMY_REQ_CNT_CPU4_DEFAULT    0x00000000

/* MEMC_GEN_2 :: CNTR_RST :: RST_VAL_REQ_CNT_CPU5 [09:09] */
#define BCHP_MEMC_GEN_2_CNTR_RST_RST_VAL_REQ_CNT_CPU5_MASK         0x00000200
#define BCHP_MEMC_GEN_2_CNTR_RST_RST_VAL_REQ_CNT_CPU5_SHIFT        9
#define BCHP_MEMC_GEN_2_CNTR_RST_RST_VAL_REQ_CNT_CPU5_DEFAULT      0x00000000

/* MEMC_GEN_2 :: CNTR_RST :: RST_VAL_REQ_CNT_CPU4 [08:08] */
#define BCHP_MEMC_GEN_2_CNTR_RST_RST_VAL_REQ_CNT_CPU4_MASK         0x00000100
#define BCHP_MEMC_GEN_2_CNTR_RST_RST_VAL_REQ_CNT_CPU4_SHIFT        8
#define BCHP_MEMC_GEN_2_CNTR_RST_RST_VAL_REQ_CNT_CPU4_DEFAULT      0x00000000

/* MEMC_GEN_2 :: CNTR_RST :: RST_DUMMY_REQ_CNT_CPU3 [07:07] */
#define BCHP_MEMC_GEN_2_CNTR_RST_RST_DUMMY_REQ_CNT_CPU3_MASK       0x00000080
#define BCHP_MEMC_GEN_2_CNTR_RST_RST_DUMMY_REQ_CNT_CPU3_SHIFT      7
#define BCHP_MEMC_GEN_2_CNTR_RST_RST_DUMMY_REQ_CNT_CPU3_DEFAULT    0x00000000

/* MEMC_GEN_2 :: CNTR_RST :: RST_DUMMY_REQ_CNT_CPU2 [06:06] */
#define BCHP_MEMC_GEN_2_CNTR_RST_RST_DUMMY_REQ_CNT_CPU2_MASK       0x00000040
#define BCHP_MEMC_GEN_2_CNTR_RST_RST_DUMMY_REQ_CNT_CPU2_SHIFT      6
#define BCHP_MEMC_GEN_2_CNTR_RST_RST_DUMMY_REQ_CNT_CPU2_DEFAULT    0x00000000

/* MEMC_GEN_2 :: CNTR_RST :: RST_VAL_REQ_CNT_CPU3 [05:05] */
#define BCHP_MEMC_GEN_2_CNTR_RST_RST_VAL_REQ_CNT_CPU3_MASK         0x00000020
#define BCHP_MEMC_GEN_2_CNTR_RST_RST_VAL_REQ_CNT_CPU3_SHIFT        5
#define BCHP_MEMC_GEN_2_CNTR_RST_RST_VAL_REQ_CNT_CPU3_DEFAULT      0x00000000

/* MEMC_GEN_2 :: CNTR_RST :: RST_VAL_REQ_CNT_CPU2 [04:04] */
#define BCHP_MEMC_GEN_2_CNTR_RST_RST_VAL_REQ_CNT_CPU2_MASK         0x00000010
#define BCHP_MEMC_GEN_2_CNTR_RST_RST_VAL_REQ_CNT_CPU2_SHIFT        4
#define BCHP_MEMC_GEN_2_CNTR_RST_RST_VAL_REQ_CNT_CPU2_DEFAULT      0x00000000

/* MEMC_GEN_2 :: CNTR_RST :: RST_DUMMY_REQ_CNT_CPU1 [03:03] */
#define BCHP_MEMC_GEN_2_CNTR_RST_RST_DUMMY_REQ_CNT_CPU1_MASK       0x00000008
#define BCHP_MEMC_GEN_2_CNTR_RST_RST_DUMMY_REQ_CNT_CPU1_SHIFT      3
#define BCHP_MEMC_GEN_2_CNTR_RST_RST_DUMMY_REQ_CNT_CPU1_DEFAULT    0x00000000

/* MEMC_GEN_2 :: CNTR_RST :: RST_DUMMY_REQ_CNT_CPU0 [02:02] */
#define BCHP_MEMC_GEN_2_CNTR_RST_RST_DUMMY_REQ_CNT_CPU0_MASK       0x00000004
#define BCHP_MEMC_GEN_2_CNTR_RST_RST_DUMMY_REQ_CNT_CPU0_SHIFT      2
#define BCHP_MEMC_GEN_2_CNTR_RST_RST_DUMMY_REQ_CNT_CPU0_DEFAULT    0x00000000

/* MEMC_GEN_2 :: CNTR_RST :: RST_VAL_REQ_CNT_CPU1 [01:01] */
#define BCHP_MEMC_GEN_2_CNTR_RST_RST_VAL_REQ_CNT_CPU1_MASK         0x00000002
#define BCHP_MEMC_GEN_2_CNTR_RST_RST_VAL_REQ_CNT_CPU1_SHIFT        1
#define BCHP_MEMC_GEN_2_CNTR_RST_RST_VAL_REQ_CNT_CPU1_DEFAULT      0x00000000

/* MEMC_GEN_2 :: CNTR_RST :: RST_VAL_REQ_CNT_CPU0 [00:00] */
#define BCHP_MEMC_GEN_2_CNTR_RST_RST_VAL_REQ_CNT_CPU0_MASK         0x00000001
#define BCHP_MEMC_GEN_2_CNTR_RST_RST_VAL_REQ_CNT_CPU0_SHIFT        0
#define BCHP_MEMC_GEN_2_CNTR_RST_RST_VAL_REQ_CNT_CPU0_DEFAULT      0x00000000

/***************************************************************************
 *CNTR_FREEZE - LMB Freeze Request Counters
 ***************************************************************************/
/* MEMC_GEN_2 :: CNTR_FREEZE :: reserved0 [31:16] */
#define BCHP_MEMC_GEN_2_CNTR_FREEZE_reserved0_MASK                 0xffff0000
#define BCHP_MEMC_GEN_2_CNTR_FREEZE_reserved0_SHIFT                16

/* MEMC_GEN_2 :: CNTR_FREEZE :: FRZ_DUMMY_REQ_CNT_CPU7 [15:15] */
#define BCHP_MEMC_GEN_2_CNTR_FREEZE_FRZ_DUMMY_REQ_CNT_CPU7_MASK    0x00008000
#define BCHP_MEMC_GEN_2_CNTR_FREEZE_FRZ_DUMMY_REQ_CNT_CPU7_SHIFT   15
#define BCHP_MEMC_GEN_2_CNTR_FREEZE_FRZ_DUMMY_REQ_CNT_CPU7_DEFAULT 0x00000000

/* MEMC_GEN_2 :: CNTR_FREEZE :: FRZ_DUMMY_REQ_CNT_CPU6 [14:14] */
#define BCHP_MEMC_GEN_2_CNTR_FREEZE_FRZ_DUMMY_REQ_CNT_CPU6_MASK    0x00004000
#define BCHP_MEMC_GEN_2_CNTR_FREEZE_FRZ_DUMMY_REQ_CNT_CPU6_SHIFT   14
#define BCHP_MEMC_GEN_2_CNTR_FREEZE_FRZ_DUMMY_REQ_CNT_CPU6_DEFAULT 0x00000000

/* MEMC_GEN_2 :: CNTR_FREEZE :: FRZ_VAL_REQ_CNT_CPU7 [13:13] */
#define BCHP_MEMC_GEN_2_CNTR_FREEZE_FRZ_VAL_REQ_CNT_CPU7_MASK      0x00002000
#define BCHP_MEMC_GEN_2_CNTR_FREEZE_FRZ_VAL_REQ_CNT_CPU7_SHIFT     13
#define BCHP_MEMC_GEN_2_CNTR_FREEZE_FRZ_VAL_REQ_CNT_CPU7_DEFAULT   0x00000000

/* MEMC_GEN_2 :: CNTR_FREEZE :: FRZ_VAL_REQ_CNT_CPU6 [12:12] */
#define BCHP_MEMC_GEN_2_CNTR_FREEZE_FRZ_VAL_REQ_CNT_CPU6_MASK      0x00001000
#define BCHP_MEMC_GEN_2_CNTR_FREEZE_FRZ_VAL_REQ_CNT_CPU6_SHIFT     12
#define BCHP_MEMC_GEN_2_CNTR_FREEZE_FRZ_VAL_REQ_CNT_CPU6_DEFAULT   0x00000000

/* MEMC_GEN_2 :: CNTR_FREEZE :: FRZ_DUMMY_REQ_CNT_CPU5 [11:11] */
#define BCHP_MEMC_GEN_2_CNTR_FREEZE_FRZ_DUMMY_REQ_CNT_CPU5_MASK    0x00000800
#define BCHP_MEMC_GEN_2_CNTR_FREEZE_FRZ_DUMMY_REQ_CNT_CPU5_SHIFT   11
#define BCHP_MEMC_GEN_2_CNTR_FREEZE_FRZ_DUMMY_REQ_CNT_CPU5_DEFAULT 0x00000000

/* MEMC_GEN_2 :: CNTR_FREEZE :: FRZ_DUMMY_REQ_CNT_CPU4 [10:10] */
#define BCHP_MEMC_GEN_2_CNTR_FREEZE_FRZ_DUMMY_REQ_CNT_CPU4_MASK    0x00000400
#define BCHP_MEMC_GEN_2_CNTR_FREEZE_FRZ_DUMMY_REQ_CNT_CPU4_SHIFT   10
#define BCHP_MEMC_GEN_2_CNTR_FREEZE_FRZ_DUMMY_REQ_CNT_CPU4_DEFAULT 0x00000000

/* MEMC_GEN_2 :: CNTR_FREEZE :: FRZ_VAL_REQ_CNT_CPU5 [09:09] */
#define BCHP_MEMC_GEN_2_CNTR_FREEZE_FRZ_VAL_REQ_CNT_CPU5_MASK      0x00000200
#define BCHP_MEMC_GEN_2_CNTR_FREEZE_FRZ_VAL_REQ_CNT_CPU5_SHIFT     9
#define BCHP_MEMC_GEN_2_CNTR_FREEZE_FRZ_VAL_REQ_CNT_CPU5_DEFAULT   0x00000000

/* MEMC_GEN_2 :: CNTR_FREEZE :: FRZ_VAL_REQ_CNT_CPU4 [08:08] */
#define BCHP_MEMC_GEN_2_CNTR_FREEZE_FRZ_VAL_REQ_CNT_CPU4_MASK      0x00000100
#define BCHP_MEMC_GEN_2_CNTR_FREEZE_FRZ_VAL_REQ_CNT_CPU4_SHIFT     8
#define BCHP_MEMC_GEN_2_CNTR_FREEZE_FRZ_VAL_REQ_CNT_CPU4_DEFAULT   0x00000000

/* MEMC_GEN_2 :: CNTR_FREEZE :: FRZ_DUMMY_REQ_CNT_CPU3 [07:07] */
#define BCHP_MEMC_GEN_2_CNTR_FREEZE_FRZ_DUMMY_REQ_CNT_CPU3_MASK    0x00000080
#define BCHP_MEMC_GEN_2_CNTR_FREEZE_FRZ_DUMMY_REQ_CNT_CPU3_SHIFT   7
#define BCHP_MEMC_GEN_2_CNTR_FREEZE_FRZ_DUMMY_REQ_CNT_CPU3_DEFAULT 0x00000000

/* MEMC_GEN_2 :: CNTR_FREEZE :: FRZ_DUMMY_REQ_CNT_CPU2 [06:06] */
#define BCHP_MEMC_GEN_2_CNTR_FREEZE_FRZ_DUMMY_REQ_CNT_CPU2_MASK    0x00000040
#define BCHP_MEMC_GEN_2_CNTR_FREEZE_FRZ_DUMMY_REQ_CNT_CPU2_SHIFT   6
#define BCHP_MEMC_GEN_2_CNTR_FREEZE_FRZ_DUMMY_REQ_CNT_CPU2_DEFAULT 0x00000000

/* MEMC_GEN_2 :: CNTR_FREEZE :: FRZ_VAL_REQ_CNT_CPU3 [05:05] */
#define BCHP_MEMC_GEN_2_CNTR_FREEZE_FRZ_VAL_REQ_CNT_CPU3_MASK      0x00000020
#define BCHP_MEMC_GEN_2_CNTR_FREEZE_FRZ_VAL_REQ_CNT_CPU3_SHIFT     5
#define BCHP_MEMC_GEN_2_CNTR_FREEZE_FRZ_VAL_REQ_CNT_CPU3_DEFAULT   0x00000000

/* MEMC_GEN_2 :: CNTR_FREEZE :: FRZ_VAL_REQ_CNT_CPU2 [04:04] */
#define BCHP_MEMC_GEN_2_CNTR_FREEZE_FRZ_VAL_REQ_CNT_CPU2_MASK      0x00000010
#define BCHP_MEMC_GEN_2_CNTR_FREEZE_FRZ_VAL_REQ_CNT_CPU2_SHIFT     4
#define BCHP_MEMC_GEN_2_CNTR_FREEZE_FRZ_VAL_REQ_CNT_CPU2_DEFAULT   0x00000000

/* MEMC_GEN_2 :: CNTR_FREEZE :: FRZ_DUMMY_REQ_CNT_CPU1 [03:03] */
#define BCHP_MEMC_GEN_2_CNTR_FREEZE_FRZ_DUMMY_REQ_CNT_CPU1_MASK    0x00000008
#define BCHP_MEMC_GEN_2_CNTR_FREEZE_FRZ_DUMMY_REQ_CNT_CPU1_SHIFT   3
#define BCHP_MEMC_GEN_2_CNTR_FREEZE_FRZ_DUMMY_REQ_CNT_CPU1_DEFAULT 0x00000000

/* MEMC_GEN_2 :: CNTR_FREEZE :: FRZ_DUMMY_REQ_CNT_CPU0 [02:02] */
#define BCHP_MEMC_GEN_2_CNTR_FREEZE_FRZ_DUMMY_REQ_CNT_CPU0_MASK    0x00000004
#define BCHP_MEMC_GEN_2_CNTR_FREEZE_FRZ_DUMMY_REQ_CNT_CPU0_SHIFT   2
#define BCHP_MEMC_GEN_2_CNTR_FREEZE_FRZ_DUMMY_REQ_CNT_CPU0_DEFAULT 0x00000000

/* MEMC_GEN_2 :: CNTR_FREEZE :: FRZ_VAL_REQ_CNT_CPU1 [01:01] */
#define BCHP_MEMC_GEN_2_CNTR_FREEZE_FRZ_VAL_REQ_CNT_CPU1_MASK      0x00000002
#define BCHP_MEMC_GEN_2_CNTR_FREEZE_FRZ_VAL_REQ_CNT_CPU1_SHIFT     1
#define BCHP_MEMC_GEN_2_CNTR_FREEZE_FRZ_VAL_REQ_CNT_CPU1_DEFAULT   0x00000000

/* MEMC_GEN_2 :: CNTR_FREEZE :: FRZ_VAL_REQ_CNT_CPU0 [00:00] */
#define BCHP_MEMC_GEN_2_CNTR_FREEZE_FRZ_VAL_REQ_CNT_CPU0_MASK      0x00000001
#define BCHP_MEMC_GEN_2_CNTR_FREEZE_FRZ_VAL_REQ_CNT_CPU0_SHIFT     0
#define BCHP_MEMC_GEN_2_CNTR_FREEZE_FRZ_VAL_REQ_CNT_CPU0_DEFAULT   0x00000000

/***************************************************************************
 *LMB_ADDRESS_ERROR_INFO_WRITE_CLEAR - LMB un-aligned address error info write clear register
 ***************************************************************************/
/* MEMC_GEN_2 :: LMB_ADDRESS_ERROR_INFO_WRITE_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_GEN_2_LMB_ADDRESS_ERROR_INFO_WRITE_CLEAR_reserved0_MASK 0xfffffffe
#define BCHP_MEMC_GEN_2_LMB_ADDRESS_ERROR_INFO_WRITE_CLEAR_reserved0_SHIFT 1

/* MEMC_GEN_2 :: LMB_ADDRESS_ERROR_INFO_WRITE_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_GEN_2_LMB_ADDRESS_ERROR_INFO_WRITE_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_GEN_2_LMB_ADDRESS_ERROR_INFO_WRITE_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_GEN_2_LMB_ADDRESS_ERROR_INFO_WRITE_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *DUMMY_REQ_CNT_CPU0 - LMB 0 Dummy High Priority Request Count
 ***************************************************************************/
/* MEMC_GEN_2 :: DUMMY_REQ_CNT_CPU0 :: COUNT [31:00] */
#define BCHP_MEMC_GEN_2_DUMMY_REQ_CNT_CPU0_COUNT_MASK              0xffffffff
#define BCHP_MEMC_GEN_2_DUMMY_REQ_CNT_CPU0_COUNT_SHIFT             0
#define BCHP_MEMC_GEN_2_DUMMY_REQ_CNT_CPU0_COUNT_DEFAULT           0x00000000

/***************************************************************************
 *DUMMY_REQ_CNT_CPU1 - LMB 0 Dummy Low Priority Request Count
 ***************************************************************************/
/* MEMC_GEN_2 :: DUMMY_REQ_CNT_CPU1 :: COUNT [31:00] */
#define BCHP_MEMC_GEN_2_DUMMY_REQ_CNT_CPU1_COUNT_MASK              0xffffffff
#define BCHP_MEMC_GEN_2_DUMMY_REQ_CNT_CPU1_COUNT_SHIFT             0
#define BCHP_MEMC_GEN_2_DUMMY_REQ_CNT_CPU1_COUNT_DEFAULT           0x00000000

/***************************************************************************
 *VAL_REQ_CNT_CPU0 - LMB 0 Valid High Priority Request Count
 ***************************************************************************/
/* MEMC_GEN_2 :: VAL_REQ_CNT_CPU0 :: COUNT [31:00] */
#define BCHP_MEMC_GEN_2_VAL_REQ_CNT_CPU0_COUNT_MASK                0xffffffff
#define BCHP_MEMC_GEN_2_VAL_REQ_CNT_CPU0_COUNT_SHIFT               0
#define BCHP_MEMC_GEN_2_VAL_REQ_CNT_CPU0_COUNT_DEFAULT             0x00000000

/***************************************************************************
 *VAL_REQ_CNT_CPU1 - LMB 0 Valid Low Priority Request Count
 ***************************************************************************/
/* MEMC_GEN_2 :: VAL_REQ_CNT_CPU1 :: COUNT [31:00] */
#define BCHP_MEMC_GEN_2_VAL_REQ_CNT_CPU1_COUNT_MASK                0xffffffff
#define BCHP_MEMC_GEN_2_VAL_REQ_CNT_CPU1_COUNT_SHIFT               0
#define BCHP_MEMC_GEN_2_VAL_REQ_CNT_CPU1_COUNT_DEFAULT             0x00000000

/***************************************************************************
 *LMB_ADDRESS_ERROR_INFO - LMB 0 un-aligned address error information register
 ***************************************************************************/
/* MEMC_GEN_2 :: LMB_ADDRESS_ERROR_INFO :: ADDR [31:00] */
#define BCHP_MEMC_GEN_2_LMB_ADDRESS_ERROR_INFO_ADDR_MASK           0xffffffff
#define BCHP_MEMC_GEN_2_LMB_ADDRESS_ERROR_INFO_ADDR_SHIFT          0
#define BCHP_MEMC_GEN_2_LMB_ADDRESS_ERROR_INFO_ADDR_DEFAULT        0x00000000

/***************************************************************************
 *DUMMY_REQ_CNT_CPU2 - LMB 1 Dummy High Priority Request Count
 ***************************************************************************/
/* MEMC_GEN_2 :: DUMMY_REQ_CNT_CPU2 :: COUNT [31:00] */
#define BCHP_MEMC_GEN_2_DUMMY_REQ_CNT_CPU2_COUNT_MASK              0xffffffff
#define BCHP_MEMC_GEN_2_DUMMY_REQ_CNT_CPU2_COUNT_SHIFT             0
#define BCHP_MEMC_GEN_2_DUMMY_REQ_CNT_CPU2_COUNT_DEFAULT           0x00000000

/***************************************************************************
 *DUMMY_REQ_CNT_CPU3 - LMB 1 Dummy Low Priority Request Count
 ***************************************************************************/
/* MEMC_GEN_2 :: DUMMY_REQ_CNT_CPU3 :: COUNT [31:00] */
#define BCHP_MEMC_GEN_2_DUMMY_REQ_CNT_CPU3_COUNT_MASK              0xffffffff
#define BCHP_MEMC_GEN_2_DUMMY_REQ_CNT_CPU3_COUNT_SHIFT             0
#define BCHP_MEMC_GEN_2_DUMMY_REQ_CNT_CPU3_COUNT_DEFAULT           0x00000000

/***************************************************************************
 *VAL_REQ_CNT_CPU2 - LMB 1 Valid High Priority Request Count
 ***************************************************************************/
/* MEMC_GEN_2 :: VAL_REQ_CNT_CPU2 :: COUNT [31:00] */
#define BCHP_MEMC_GEN_2_VAL_REQ_CNT_CPU2_COUNT_MASK                0xffffffff
#define BCHP_MEMC_GEN_2_VAL_REQ_CNT_CPU2_COUNT_SHIFT               0
#define BCHP_MEMC_GEN_2_VAL_REQ_CNT_CPU2_COUNT_DEFAULT             0x00000000

/***************************************************************************
 *VAL_REQ_CNT_CPU3 - LMB 1 Valid Low Priority Request Count
 ***************************************************************************/
/* MEMC_GEN_2 :: VAL_REQ_CNT_CPU3 :: COUNT [31:00] */
#define BCHP_MEMC_GEN_2_VAL_REQ_CNT_CPU3_COUNT_MASK                0xffffffff
#define BCHP_MEMC_GEN_2_VAL_REQ_CNT_CPU3_COUNT_SHIFT               0
#define BCHP_MEMC_GEN_2_VAL_REQ_CNT_CPU3_COUNT_DEFAULT             0x00000000

/***************************************************************************
 *LMB_ADDRESS_ERROR_INFO_1 - LMB 1 un-aligned address error information register
 ***************************************************************************/
/* MEMC_GEN_2 :: LMB_ADDRESS_ERROR_INFO_1 :: ADDR [31:00] */
#define BCHP_MEMC_GEN_2_LMB_ADDRESS_ERROR_INFO_1_ADDR_MASK         0xffffffff
#define BCHP_MEMC_GEN_2_LMB_ADDRESS_ERROR_INFO_1_ADDR_SHIFT        0
#define BCHP_MEMC_GEN_2_LMB_ADDRESS_ERROR_INFO_1_ADDR_DEFAULT      0x00000000

/***************************************************************************
 *DUMMY_REQ_CNT_CPU4 - LMB 2 Dummy High Priority Request Count
 ***************************************************************************/
/* MEMC_GEN_2 :: DUMMY_REQ_CNT_CPU4 :: COUNT [31:00] */
#define BCHP_MEMC_GEN_2_DUMMY_REQ_CNT_CPU4_COUNT_MASK              0xffffffff
#define BCHP_MEMC_GEN_2_DUMMY_REQ_CNT_CPU4_COUNT_SHIFT             0
#define BCHP_MEMC_GEN_2_DUMMY_REQ_CNT_CPU4_COUNT_DEFAULT           0x00000000

/***************************************************************************
 *DUMMY_REQ_CNT_CPU5 - LMB 2 Dummy Low Priority Request Count
 ***************************************************************************/
/* MEMC_GEN_2 :: DUMMY_REQ_CNT_CPU5 :: COUNT [31:00] */
#define BCHP_MEMC_GEN_2_DUMMY_REQ_CNT_CPU5_COUNT_MASK              0xffffffff
#define BCHP_MEMC_GEN_2_DUMMY_REQ_CNT_CPU5_COUNT_SHIFT             0
#define BCHP_MEMC_GEN_2_DUMMY_REQ_CNT_CPU5_COUNT_DEFAULT           0x00000000

/***************************************************************************
 *VAL_REQ_CNT_CPU4 - LMB 2 Valid High Priority Request Count
 ***************************************************************************/
/* MEMC_GEN_2 :: VAL_REQ_CNT_CPU4 :: COUNT [31:00] */
#define BCHP_MEMC_GEN_2_VAL_REQ_CNT_CPU4_COUNT_MASK                0xffffffff
#define BCHP_MEMC_GEN_2_VAL_REQ_CNT_CPU4_COUNT_SHIFT               0
#define BCHP_MEMC_GEN_2_VAL_REQ_CNT_CPU4_COUNT_DEFAULT             0x00000000

/***************************************************************************
 *VAL_REQ_CNT_CPU5 - LMB 2 Valid Low Priority Request Count
 ***************************************************************************/
/* MEMC_GEN_2 :: VAL_REQ_CNT_CPU5 :: COUNT [31:00] */
#define BCHP_MEMC_GEN_2_VAL_REQ_CNT_CPU5_COUNT_MASK                0xffffffff
#define BCHP_MEMC_GEN_2_VAL_REQ_CNT_CPU5_COUNT_SHIFT               0
#define BCHP_MEMC_GEN_2_VAL_REQ_CNT_CPU5_COUNT_DEFAULT             0x00000000

/***************************************************************************
 *LMB_ADDRESS_ERROR_INFO_2 - LMB 2 un-aligned address error information register
 ***************************************************************************/
/* MEMC_GEN_2 :: LMB_ADDRESS_ERROR_INFO_2 :: ADDR [31:00] */
#define BCHP_MEMC_GEN_2_LMB_ADDRESS_ERROR_INFO_2_ADDR_MASK         0xffffffff
#define BCHP_MEMC_GEN_2_LMB_ADDRESS_ERROR_INFO_2_ADDR_SHIFT        0
#define BCHP_MEMC_GEN_2_LMB_ADDRESS_ERROR_INFO_2_ADDR_DEFAULT      0x00000000

/***************************************************************************
 *DUMMY_REQ_CNT_CPU6 - LMB 3 Dummy High Priority Request Count
 ***************************************************************************/
/* MEMC_GEN_2 :: DUMMY_REQ_CNT_CPU6 :: COUNT [31:00] */
#define BCHP_MEMC_GEN_2_DUMMY_REQ_CNT_CPU6_COUNT_MASK              0xffffffff
#define BCHP_MEMC_GEN_2_DUMMY_REQ_CNT_CPU6_COUNT_SHIFT             0
#define BCHP_MEMC_GEN_2_DUMMY_REQ_CNT_CPU6_COUNT_DEFAULT           0x00000000

/***************************************************************************
 *DUMMY_REQ_CNT_CPU7 - LMB 3 Dummy Low Priority Request Count
 ***************************************************************************/
/* MEMC_GEN_2 :: DUMMY_REQ_CNT_CPU7 :: COUNT [31:00] */
#define BCHP_MEMC_GEN_2_DUMMY_REQ_CNT_CPU7_COUNT_MASK              0xffffffff
#define BCHP_MEMC_GEN_2_DUMMY_REQ_CNT_CPU7_COUNT_SHIFT             0
#define BCHP_MEMC_GEN_2_DUMMY_REQ_CNT_CPU7_COUNT_DEFAULT           0x00000000

/***************************************************************************
 *VAL_REQ_CNT_CPU6 - LMB 3 Valid High Priority Request Count
 ***************************************************************************/
/* MEMC_GEN_2 :: VAL_REQ_CNT_CPU6 :: COUNT [31:00] */
#define BCHP_MEMC_GEN_2_VAL_REQ_CNT_CPU6_COUNT_MASK                0xffffffff
#define BCHP_MEMC_GEN_2_VAL_REQ_CNT_CPU6_COUNT_SHIFT               0
#define BCHP_MEMC_GEN_2_VAL_REQ_CNT_CPU6_COUNT_DEFAULT             0x00000000

/***************************************************************************
 *VAL_REQ_CNT_CPU7 - LMB 3 Valid Low Priority Request Count
 ***************************************************************************/
/* MEMC_GEN_2 :: VAL_REQ_CNT_CPU7 :: COUNT [31:00] */
#define BCHP_MEMC_GEN_2_VAL_REQ_CNT_CPU7_COUNT_MASK                0xffffffff
#define BCHP_MEMC_GEN_2_VAL_REQ_CNT_CPU7_COUNT_SHIFT               0
#define BCHP_MEMC_GEN_2_VAL_REQ_CNT_CPU7_COUNT_DEFAULT             0x00000000

/***************************************************************************
 *LMB_ADDRESS_ERROR_INFO_3 - LMB 3 un-aligned address error information register
 ***************************************************************************/
/* MEMC_GEN_2 :: LMB_ADDRESS_ERROR_INFO_3 :: ADDR [31:00] */
#define BCHP_MEMC_GEN_2_LMB_ADDRESS_ERROR_INFO_3_ADDR_MASK         0xffffffff
#define BCHP_MEMC_GEN_2_LMB_ADDRESS_ERROR_INFO_3_ADDR_SHIFT        0
#define BCHP_MEMC_GEN_2_LMB_ADDRESS_ERROR_INFO_3_ADDR_DEFAULT      0x00000000

/***************************************************************************
 *PFRI_0_PAGE_BRK_INTR_INFO_0 - PFRI 0 Page Break Interrupt Information Register 0
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_0_PAGE_BRK_INTR_INFO_0 :: reserved0 [31:24] */
#define BCHP_MEMC_GEN_2_PFRI_0_PAGE_BRK_INTR_INFO_0_reserved0_MASK 0xff000000
#define BCHP_MEMC_GEN_2_PFRI_0_PAGE_BRK_INTR_INFO_0_reserved0_SHIFT 24

/* MEMC_GEN_2 :: PFRI_0_PAGE_BRK_INTR_INFO_0 :: BANK_ADDRESS [23:20] */
#define BCHP_MEMC_GEN_2_PFRI_0_PAGE_BRK_INTR_INFO_0_BANK_ADDRESS_MASK 0x00f00000
#define BCHP_MEMC_GEN_2_PFRI_0_PAGE_BRK_INTR_INFO_0_BANK_ADDRESS_SHIFT 20
#define BCHP_MEMC_GEN_2_PFRI_0_PAGE_BRK_INTR_INFO_0_BANK_ADDRESS_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_0_PAGE_BRK_INTR_INFO_0 :: reserved1 [19:17] */
#define BCHP_MEMC_GEN_2_PFRI_0_PAGE_BRK_INTR_INFO_0_reserved1_MASK 0x000e0000
#define BCHP_MEMC_GEN_2_PFRI_0_PAGE_BRK_INTR_INFO_0_reserved1_SHIFT 17

/* MEMC_GEN_2 :: PFRI_0_PAGE_BRK_INTR_INFO_0 :: ROW_ADDRESS [16:00] */
#define BCHP_MEMC_GEN_2_PFRI_0_PAGE_BRK_INTR_INFO_0_ROW_ADDRESS_MASK 0x0001ffff
#define BCHP_MEMC_GEN_2_PFRI_0_PAGE_BRK_INTR_INFO_0_ROW_ADDRESS_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_0_PAGE_BRK_INTR_INFO_0_ROW_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_0_PAGE_BRK_INTR_INFO_1 - PFRI 0 Page Break Interrupt Information Register 1
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_0_PAGE_BRK_INTR_INFO_1 :: reserved0 [31:24] */
#define BCHP_MEMC_GEN_2_PFRI_0_PAGE_BRK_INTR_INFO_1_reserved0_MASK 0xff000000
#define BCHP_MEMC_GEN_2_PFRI_0_PAGE_BRK_INTR_INFO_1_reserved0_SHIFT 24

/* MEMC_GEN_2 :: PFRI_0_PAGE_BRK_INTR_INFO_1 :: BANK_ADDRESS [23:20] */
#define BCHP_MEMC_GEN_2_PFRI_0_PAGE_BRK_INTR_INFO_1_BANK_ADDRESS_MASK 0x00f00000
#define BCHP_MEMC_GEN_2_PFRI_0_PAGE_BRK_INTR_INFO_1_BANK_ADDRESS_SHIFT 20
#define BCHP_MEMC_GEN_2_PFRI_0_PAGE_BRK_INTR_INFO_1_BANK_ADDRESS_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_0_PAGE_BRK_INTR_INFO_1 :: reserved1 [19:17] */
#define BCHP_MEMC_GEN_2_PFRI_0_PAGE_BRK_INTR_INFO_1_reserved1_MASK 0x000e0000
#define BCHP_MEMC_GEN_2_PFRI_0_PAGE_BRK_INTR_INFO_1_reserved1_SHIFT 17

/* MEMC_GEN_2 :: PFRI_0_PAGE_BRK_INTR_INFO_1 :: ROW_ADDRESS [16:00] */
#define BCHP_MEMC_GEN_2_PFRI_0_PAGE_BRK_INTR_INFO_1_ROW_ADDRESS_MASK 0x0001ffff
#define BCHP_MEMC_GEN_2_PFRI_0_PAGE_BRK_INTR_INFO_1_ROW_ADDRESS_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_0_PAGE_BRK_INTR_INFO_1_ROW_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_0_VIOL_ADDR_LSB - PFRI 0 Violation Address LSB Register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_0_VIOL_ADDR_LSB :: GW_ADDR_31_0 [31:00] */
#define BCHP_MEMC_GEN_2_PFRI_0_VIOL_ADDR_LSB_GW_ADDR_31_0_MASK     0xffffffff
#define BCHP_MEMC_GEN_2_PFRI_0_VIOL_ADDR_LSB_GW_ADDR_31_0_SHIFT    0
#define BCHP_MEMC_GEN_2_PFRI_0_VIOL_ADDR_LSB_GW_ADDR_31_0_DEFAULT  0x00000000

/***************************************************************************
 *PFRI_0_VIOL_ADDR_MSB - PFRI 0 Violation Address MSB Register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_0_VIOL_ADDR_MSB :: reserved0 [31:04] */
#define BCHP_MEMC_GEN_2_PFRI_0_VIOL_ADDR_MSB_reserved0_MASK        0xfffffff0
#define BCHP_MEMC_GEN_2_PFRI_0_VIOL_ADDR_MSB_reserved0_SHIFT       4

/* MEMC_GEN_2 :: PFRI_0_VIOL_ADDR_MSB :: GW_ADDR_35_32 [03:00] */
#define BCHP_MEMC_GEN_2_PFRI_0_VIOL_ADDR_MSB_GW_ADDR_35_32_MASK    0x0000000f
#define BCHP_MEMC_GEN_2_PFRI_0_VIOL_ADDR_MSB_GW_ADDR_35_32_SHIFT   0
#define BCHP_MEMC_GEN_2_PFRI_0_VIOL_ADDR_MSB_GW_ADDR_35_32_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_0_VIOLATION_INFO_WRITE_CLEAR - PFRI 0 violation info write clear register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_0_VIOLATION_INFO_WRITE_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_GEN_2_PFRI_0_VIOLATION_INFO_WRITE_CLEAR_reserved0_MASK 0xfffffffe
#define BCHP_MEMC_GEN_2_PFRI_0_VIOLATION_INFO_WRITE_CLEAR_reserved0_SHIFT 1

/* MEMC_GEN_2 :: PFRI_0_VIOLATION_INFO_WRITE_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_GEN_2_PFRI_0_VIOLATION_INFO_WRITE_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_GEN_2_PFRI_0_VIOLATION_INFO_WRITE_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_0_VIOLATION_INFO_WRITE_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_0_LADDR_FIFO_DEPTH_COUNT - PFRI 0 Laddr fifo depth count register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_0_LADDR_FIFO_DEPTH_COUNT :: reserved0 [31:08] */
#define BCHP_MEMC_GEN_2_PFRI_0_LADDR_FIFO_DEPTH_COUNT_reserved0_MASK 0xffffff00
#define BCHP_MEMC_GEN_2_PFRI_0_LADDR_FIFO_DEPTH_COUNT_reserved0_SHIFT 8

/* MEMC_GEN_2 :: PFRI_0_LADDR_FIFO_DEPTH_COUNT :: DEPTH_COUNT [07:00] */
#define BCHP_MEMC_GEN_2_PFRI_0_LADDR_FIFO_DEPTH_COUNT_DEPTH_COUNT_MASK 0x000000ff
#define BCHP_MEMC_GEN_2_PFRI_0_LADDR_FIFO_DEPTH_COUNT_DEPTH_COUNT_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_0_LADDR_FIFO_DEPTH_COUNT_DEPTH_COUNT_DEFAULT 0x00000060

/***************************************************************************
 *PFRI_0_LADDR_FIFO_STATUS - PFRI 0 Laddr fifo status register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_0_LADDR_FIFO_STATUS :: reserved0 [31:26] */
#define BCHP_MEMC_GEN_2_PFRI_0_LADDR_FIFO_STATUS_reserved0_MASK    0xfc000000
#define BCHP_MEMC_GEN_2_PFRI_0_LADDR_FIFO_STATUS_reserved0_SHIFT   26

/* MEMC_GEN_2 :: PFRI_0_LADDR_FIFO_STATUS :: LADDR1_FIFO_FULL [25:25] */
#define BCHP_MEMC_GEN_2_PFRI_0_LADDR_FIFO_STATUS_LADDR1_FIFO_FULL_MASK 0x02000000
#define BCHP_MEMC_GEN_2_PFRI_0_LADDR_FIFO_STATUS_LADDR1_FIFO_FULL_SHIFT 25
#define BCHP_MEMC_GEN_2_PFRI_0_LADDR_FIFO_STATUS_LADDR1_FIFO_FULL_DEFAULT 0x00000000
#define BCHP_MEMC_GEN_2_PFRI_0_LADDR_FIFO_STATUS_LADDR1_FIFO_FULL_YES 1
#define BCHP_MEMC_GEN_2_PFRI_0_LADDR_FIFO_STATUS_LADDR1_FIFO_FULL_NO 0

/* MEMC_GEN_2 :: PFRI_0_LADDR_FIFO_STATUS :: LADDR_LADDR1_FIFO_EMPTY [24:24] */
#define BCHP_MEMC_GEN_2_PFRI_0_LADDR_FIFO_STATUS_LADDR_LADDR1_FIFO_EMPTY_MASK 0x01000000
#define BCHP_MEMC_GEN_2_PFRI_0_LADDR_FIFO_STATUS_LADDR_LADDR1_FIFO_EMPTY_SHIFT 24
#define BCHP_MEMC_GEN_2_PFRI_0_LADDR_FIFO_STATUS_LADDR_LADDR1_FIFO_EMPTY_DEFAULT 0x00000001
#define BCHP_MEMC_GEN_2_PFRI_0_LADDR_FIFO_STATUS_LADDR_LADDR1_FIFO_EMPTY_YES 1
#define BCHP_MEMC_GEN_2_PFRI_0_LADDR_FIFO_STATUS_LADDR_LADDR1_FIFO_EMPTY_NO 0

/* MEMC_GEN_2 :: PFRI_0_LADDR_FIFO_STATUS :: LADDR1_FIFO_LEVEL [23:16] */
#define BCHP_MEMC_GEN_2_PFRI_0_LADDR_FIFO_STATUS_LADDR1_FIFO_LEVEL_MASK 0x00ff0000
#define BCHP_MEMC_GEN_2_PFRI_0_LADDR_FIFO_STATUS_LADDR1_FIFO_LEVEL_SHIFT 16
#define BCHP_MEMC_GEN_2_PFRI_0_LADDR_FIFO_STATUS_LADDR1_FIFO_LEVEL_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_0_LADDR_FIFO_STATUS :: reserved1 [15:10] */
#define BCHP_MEMC_GEN_2_PFRI_0_LADDR_FIFO_STATUS_reserved1_MASK    0x0000fc00
#define BCHP_MEMC_GEN_2_PFRI_0_LADDR_FIFO_STATUS_reserved1_SHIFT   10

/* MEMC_GEN_2 :: PFRI_0_LADDR_FIFO_STATUS :: LADDR0_FIFO_FULL [09:09] */
#define BCHP_MEMC_GEN_2_PFRI_0_LADDR_FIFO_STATUS_LADDR0_FIFO_FULL_MASK 0x00000200
#define BCHP_MEMC_GEN_2_PFRI_0_LADDR_FIFO_STATUS_LADDR0_FIFO_FULL_SHIFT 9
#define BCHP_MEMC_GEN_2_PFRI_0_LADDR_FIFO_STATUS_LADDR0_FIFO_FULL_DEFAULT 0x00000000
#define BCHP_MEMC_GEN_2_PFRI_0_LADDR_FIFO_STATUS_LADDR0_FIFO_FULL_YES 1
#define BCHP_MEMC_GEN_2_PFRI_0_LADDR_FIFO_STATUS_LADDR0_FIFO_FULL_NO 0

/* MEMC_GEN_2 :: PFRI_0_LADDR_FIFO_STATUS :: LADDR_LADDR0_FIFO_EMPTY [08:08] */
#define BCHP_MEMC_GEN_2_PFRI_0_LADDR_FIFO_STATUS_LADDR_LADDR0_FIFO_EMPTY_MASK 0x00000100
#define BCHP_MEMC_GEN_2_PFRI_0_LADDR_FIFO_STATUS_LADDR_LADDR0_FIFO_EMPTY_SHIFT 8
#define BCHP_MEMC_GEN_2_PFRI_0_LADDR_FIFO_STATUS_LADDR_LADDR0_FIFO_EMPTY_DEFAULT 0x00000001
#define BCHP_MEMC_GEN_2_PFRI_0_LADDR_FIFO_STATUS_LADDR_LADDR0_FIFO_EMPTY_YES 1
#define BCHP_MEMC_GEN_2_PFRI_0_LADDR_FIFO_STATUS_LADDR_LADDR0_FIFO_EMPTY_NO 0

/* MEMC_GEN_2 :: PFRI_0_LADDR_FIFO_STATUS :: LADDR0_FIFO_LEVEL [07:00] */
#define BCHP_MEMC_GEN_2_PFRI_0_LADDR_FIFO_STATUS_LADDR0_FIFO_LEVEL_MASK 0x000000ff
#define BCHP_MEMC_GEN_2_PFRI_0_LADDR_FIFO_STATUS_LADDR0_FIFO_LEVEL_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_0_LADDR_FIFO_STATUS_LADDR0_FIFO_LEVEL_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_0_TEST_CLIENT_COMMAND - PFRI 0 test client command register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_0_TEST_CLIENT_COMMAND :: PFRI_TC_GW_ADDR_31_0 [31:00] */
#define BCHP_MEMC_GEN_2_PFRI_0_TEST_CLIENT_COMMAND_PFRI_TC_GW_ADDR_31_0_MASK 0xffffffff
#define BCHP_MEMC_GEN_2_PFRI_0_TEST_CLIENT_COMMAND_PFRI_TC_GW_ADDR_31_0_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_0_TEST_CLIENT_COMMAND_PFRI_TC_GW_ADDR_31_0_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_0_TEST_CLIENT_COMMAND_UPPER - PFRI 0 test client command register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_0_TEST_CLIENT_COMMAND_UPPER :: reserved0 [31:07] */
#define BCHP_MEMC_GEN_2_PFRI_0_TEST_CLIENT_COMMAND_UPPER_reserved0_MASK 0xffffff80
#define BCHP_MEMC_GEN_2_PFRI_0_TEST_CLIENT_COMMAND_UPPER_reserved0_SHIFT 7

/* MEMC_GEN_2 :: PFRI_0_TEST_CLIENT_COMMAND_UPPER :: PFRI_TC_FIELD_PAT [06:06] */
#define BCHP_MEMC_GEN_2_PFRI_0_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_FIELD_PAT_MASK 0x00000040
#define BCHP_MEMC_GEN_2_PFRI_0_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_FIELD_PAT_SHIFT 6
#define BCHP_MEMC_GEN_2_PFRI_0_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_FIELD_PAT_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_0_TEST_CLIENT_COMMAND_UPPER :: PFRI_TC_SOG [05:05] */
#define BCHP_MEMC_GEN_2_PFRI_0_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_SOG_MASK 0x00000020
#define BCHP_MEMC_GEN_2_PFRI_0_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_SOG_SHIFT 5
#define BCHP_MEMC_GEN_2_PFRI_0_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_SOG_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_0_TEST_CLIENT_COMMAND_UPPER :: PFRI_TC_EOG [04:04] */
#define BCHP_MEMC_GEN_2_PFRI_0_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_EOG_MASK 0x00000010
#define BCHP_MEMC_GEN_2_PFRI_0_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_EOG_SHIFT 4
#define BCHP_MEMC_GEN_2_PFRI_0_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_EOG_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_0_TEST_CLIENT_COMMAND_UPPER :: PFRI_TC_GW_ADDR_35_32 [03:00] */
#define BCHP_MEMC_GEN_2_PFRI_0_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_GW_ADDR_35_32_MASK 0x0000000f
#define BCHP_MEMC_GEN_2_PFRI_0_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_GW_ADDR_35_32_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_0_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_GW_ADDR_35_32_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_0_TEST_CLIENT_BUSY_FLAG - PFRI 0 test client busy flag register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_0_TEST_CLIENT_BUSY_FLAG :: reserved0 [31:01] */
#define BCHP_MEMC_GEN_2_PFRI_0_TEST_CLIENT_BUSY_FLAG_reserved0_MASK 0xfffffffe
#define BCHP_MEMC_GEN_2_PFRI_0_TEST_CLIENT_BUSY_FLAG_reserved0_SHIFT 1

/* MEMC_GEN_2 :: PFRI_0_TEST_CLIENT_BUSY_FLAG :: BUSY_FLAG [00:00] */
#define BCHP_MEMC_GEN_2_PFRI_0_TEST_CLIENT_BUSY_FLAG_BUSY_FLAG_MASK 0x00000001
#define BCHP_MEMC_GEN_2_PFRI_0_TEST_CLIENT_BUSY_FLAG_BUSY_FLAG_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_0_TEST_CLIENT_BUSY_FLAG_BUSY_FLAG_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_0_THROTTLE_CONFIG - PFRI 0 Throttle Configuration
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_0_THROTTLE_CONFIG :: Enable [31:31] */
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_CONFIG_Enable_MASK         0x80000000
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_CONFIG_Enable_SHIFT        31
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_CONFIG_Enable_DEFAULT      0x00000000

/* MEMC_GEN_2 :: PFRI_0_THROTTLE_CONFIG :: reserved_for_eco0 [30:24] */
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_CONFIG_reserved_for_eco0_MASK 0x7f000000
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_CONFIG_reserved_for_eco0_SHIFT 24
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_CONFIG_reserved_for_eco0_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_0_THROTTLE_CONFIG :: AlternatePriority [23:16] */
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_CONFIG_AlternatePriority_MASK 0x00ff0000
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_CONFIG_AlternatePriority_SHIFT 16
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_CONFIG_AlternatePriority_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_0_THROTTLE_CONFIG :: ReqMinGW [15:08] */
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_CONFIG_ReqMinGW_MASK       0x0000ff00
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_CONFIG_ReqMinGW_SHIFT      8
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_CONFIG_ReqMinGW_DEFAULT    0x00000000

/* MEMC_GEN_2 :: PFRI_0_THROTTLE_CONFIG :: ReqConstGW [07:00] */
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_CONFIG_ReqConstGW_MASK     0x000000ff
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_CONFIG_ReqConstGW_SHIFT    0
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_CONFIG_ReqConstGW_DEFAULT  0x00000000

/***************************************************************************
 *PFRI_0_THROTTLE_FILTER_CTRL - PFRI 0 Throttle Filter Control
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_0_THROTTLE_FILTER_CTRL :: reserved0 [31:31] */
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_FILTER_CTRL_reserved0_MASK 0x80000000
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_FILTER_CTRL_reserved0_SHIFT 31

/* MEMC_GEN_2 :: PFRI_0_THROTTLE_FILTER_CTRL :: LeakageK [30:28] */
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_FILTER_CTRL_LeakageK_MASK  0x70000000
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_FILTER_CTRL_LeakageK_SHIFT 28
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_FILTER_CTRL_LeakageK_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_0_THROTTLE_FILTER_CTRL :: reserved_for_padding1 [27:24] */
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_FILTER_CTRL_reserved_for_padding1_MASK 0x0f000000
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_FILTER_CTRL_reserved_for_padding1_SHIFT 24

/* MEMC_GEN_2 :: PFRI_0_THROTTLE_FILTER_CTRL :: UpdatePeriod [23:00] */
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_FILTER_CTRL_UpdatePeriod_MASK 0x00ffffff
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_FILTER_CTRL_UpdatePeriod_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_FILTER_CTRL_UpdatePeriod_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_0_THROTTLE_THRESH0 - PFRI 0 Throttle Threshold 0
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_0_THROTTLE_THRESH0 :: reserved0 [31:24] */
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_THRESH0_reserved0_MASK     0xff000000
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_THRESH0_reserved0_SHIFT    24

/* MEMC_GEN_2 :: PFRI_0_THROTTLE_THRESH0 :: ThresholdGW [23:00] */
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_THRESH0_ThresholdGW_MASK   0x00ffffff
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_THRESH0_ThresholdGW_SHIFT  0
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_THRESH0_ThresholdGW_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_0_THROTTLE_THRESH1 - PFRI 0 Throttle Threshold 1
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_0_THROTTLE_THRESH1 :: reserved0 [31:24] */
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_THRESH1_reserved0_MASK     0xff000000
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_THRESH1_reserved0_SHIFT    24

/* MEMC_GEN_2 :: PFRI_0_THROTTLE_THRESH1 :: ThresholdGW [23:00] */
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_THRESH1_ThresholdGW_MASK   0x00ffffff
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_THRESH1_ThresholdGW_SHIFT  0
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_THRESH1_ThresholdGW_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_0_THROTTLE_STATUS - PFRI 0 Throttle Status
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_0_THROTTLE_STATUS :: reserved0 [31:03] */
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_STATUS_reserved0_MASK      0xfffffff8
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_STATUS_reserved0_SHIFT     3

/* MEMC_GEN_2 :: PFRI_0_THROTTLE_STATUS :: ClientThresholdExceeded [02:02] */
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_STATUS_ClientThresholdExceeded_MASK 0x00000004
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_STATUS_ClientThresholdExceeded_SHIFT 2
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_STATUS_ClientThresholdExceeded_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_0_THROTTLE_STATUS :: ClientThresholdState [01:01] */
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_STATUS_ClientThresholdState_MASK 0x00000002
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_STATUS_ClientThresholdState_SHIFT 1
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_STATUS_ClientThresholdState_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_0_THROTTLE_STATUS :: ClientThresholdInput [00:00] */
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_STATUS_ClientThresholdInput_MASK 0x00000001
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_STATUS_ClientThresholdInput_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_STATUS_ClientThresholdInput_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_0_THROTTLE_STATE_MAX - PFRI 0 Throttle State Max
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_0_THROTTLE_STATE_MAX :: reserved0 [31:26] */
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_STATE_MAX_reserved0_MASK   0xfc000000
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_STATE_MAX_reserved0_SHIFT  26

/* MEMC_GEN_2 :: PFRI_0_THROTTLE_STATE_MAX :: FilterStateMaxGW [25:00] */
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_STATE_MAX_FilterStateMaxGW_MASK 0x03ffffff
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_STATE_MAX_FilterStateMaxGW_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_STATE_MAX_FilterStateMaxGW_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_0_THROTTLE_COUNT_NORM - PFRI 0 Throttle Count Normal Priority
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_0_THROTTLE_COUNT_NORM :: CountGW [31:00] */
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_COUNT_NORM_CountGW_MASK    0xffffffff
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_COUNT_NORM_CountGW_SHIFT   0
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_COUNT_NORM_CountGW_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_0_THROTTLE_COUNT_ALT - PFRI 0 Throttle Count Alternate Prioirty
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_0_THROTTLE_COUNT_ALT :: CountGW [31:00] */
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_COUNT_ALT_CountGW_MASK     0xffffffff
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_COUNT_ALT_CountGW_SHIFT    0
#define BCHP_MEMC_GEN_2_PFRI_0_THROTTLE_COUNT_ALT_CountGW_DEFAULT  0x00000000

/***************************************************************************
 *PFRI_1_PAGE_BRK_INTR_INFO_0 - PFRI 1 Page Break Interrupt Information Register 0
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_1_PAGE_BRK_INTR_INFO_0 :: reserved0 [31:24] */
#define BCHP_MEMC_GEN_2_PFRI_1_PAGE_BRK_INTR_INFO_0_reserved0_MASK 0xff000000
#define BCHP_MEMC_GEN_2_PFRI_1_PAGE_BRK_INTR_INFO_0_reserved0_SHIFT 24

/* MEMC_GEN_2 :: PFRI_1_PAGE_BRK_INTR_INFO_0 :: BANK_ADDRESS [23:20] */
#define BCHP_MEMC_GEN_2_PFRI_1_PAGE_BRK_INTR_INFO_0_BANK_ADDRESS_MASK 0x00f00000
#define BCHP_MEMC_GEN_2_PFRI_1_PAGE_BRK_INTR_INFO_0_BANK_ADDRESS_SHIFT 20
#define BCHP_MEMC_GEN_2_PFRI_1_PAGE_BRK_INTR_INFO_0_BANK_ADDRESS_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_1_PAGE_BRK_INTR_INFO_0 :: reserved1 [19:17] */
#define BCHP_MEMC_GEN_2_PFRI_1_PAGE_BRK_INTR_INFO_0_reserved1_MASK 0x000e0000
#define BCHP_MEMC_GEN_2_PFRI_1_PAGE_BRK_INTR_INFO_0_reserved1_SHIFT 17

/* MEMC_GEN_2 :: PFRI_1_PAGE_BRK_INTR_INFO_0 :: ROW_ADDRESS [16:00] */
#define BCHP_MEMC_GEN_2_PFRI_1_PAGE_BRK_INTR_INFO_0_ROW_ADDRESS_MASK 0x0001ffff
#define BCHP_MEMC_GEN_2_PFRI_1_PAGE_BRK_INTR_INFO_0_ROW_ADDRESS_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_1_PAGE_BRK_INTR_INFO_0_ROW_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_1_PAGE_BRK_INTR_INFO_1 - PFRI 1 Page Break Interrupt Information Register 1
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_1_PAGE_BRK_INTR_INFO_1 :: reserved0 [31:24] */
#define BCHP_MEMC_GEN_2_PFRI_1_PAGE_BRK_INTR_INFO_1_reserved0_MASK 0xff000000
#define BCHP_MEMC_GEN_2_PFRI_1_PAGE_BRK_INTR_INFO_1_reserved0_SHIFT 24

/* MEMC_GEN_2 :: PFRI_1_PAGE_BRK_INTR_INFO_1 :: BANK_ADDRESS [23:20] */
#define BCHP_MEMC_GEN_2_PFRI_1_PAGE_BRK_INTR_INFO_1_BANK_ADDRESS_MASK 0x00f00000
#define BCHP_MEMC_GEN_2_PFRI_1_PAGE_BRK_INTR_INFO_1_BANK_ADDRESS_SHIFT 20
#define BCHP_MEMC_GEN_2_PFRI_1_PAGE_BRK_INTR_INFO_1_BANK_ADDRESS_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_1_PAGE_BRK_INTR_INFO_1 :: reserved1 [19:17] */
#define BCHP_MEMC_GEN_2_PFRI_1_PAGE_BRK_INTR_INFO_1_reserved1_MASK 0x000e0000
#define BCHP_MEMC_GEN_2_PFRI_1_PAGE_BRK_INTR_INFO_1_reserved1_SHIFT 17

/* MEMC_GEN_2 :: PFRI_1_PAGE_BRK_INTR_INFO_1 :: ROW_ADDRESS [16:00] */
#define BCHP_MEMC_GEN_2_PFRI_1_PAGE_BRK_INTR_INFO_1_ROW_ADDRESS_MASK 0x0001ffff
#define BCHP_MEMC_GEN_2_PFRI_1_PAGE_BRK_INTR_INFO_1_ROW_ADDRESS_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_1_PAGE_BRK_INTR_INFO_1_ROW_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_1_VIOL_ADDR_LSB - PFRI 1 Violation Address LSB Register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_1_VIOL_ADDR_LSB :: GW_ADDR_31_0 [31:00] */
#define BCHP_MEMC_GEN_2_PFRI_1_VIOL_ADDR_LSB_GW_ADDR_31_0_MASK     0xffffffff
#define BCHP_MEMC_GEN_2_PFRI_1_VIOL_ADDR_LSB_GW_ADDR_31_0_SHIFT    0
#define BCHP_MEMC_GEN_2_PFRI_1_VIOL_ADDR_LSB_GW_ADDR_31_0_DEFAULT  0x00000000

/***************************************************************************
 *PFRI_1_VIOL_ADDR_MSB - PFRI 1 Violation Address MSB Register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_1_VIOL_ADDR_MSB :: reserved0 [31:04] */
#define BCHP_MEMC_GEN_2_PFRI_1_VIOL_ADDR_MSB_reserved0_MASK        0xfffffff0
#define BCHP_MEMC_GEN_2_PFRI_1_VIOL_ADDR_MSB_reserved0_SHIFT       4

/* MEMC_GEN_2 :: PFRI_1_VIOL_ADDR_MSB :: GW_ADDR_35_32 [03:00] */
#define BCHP_MEMC_GEN_2_PFRI_1_VIOL_ADDR_MSB_GW_ADDR_35_32_MASK    0x0000000f
#define BCHP_MEMC_GEN_2_PFRI_1_VIOL_ADDR_MSB_GW_ADDR_35_32_SHIFT   0
#define BCHP_MEMC_GEN_2_PFRI_1_VIOL_ADDR_MSB_GW_ADDR_35_32_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_1_VIOLATION_INFO_WRITE_CLEAR - PFRI 1 violation info write clear register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_1_VIOLATION_INFO_WRITE_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_GEN_2_PFRI_1_VIOLATION_INFO_WRITE_CLEAR_reserved0_MASK 0xfffffffe
#define BCHP_MEMC_GEN_2_PFRI_1_VIOLATION_INFO_WRITE_CLEAR_reserved0_SHIFT 1

/* MEMC_GEN_2 :: PFRI_1_VIOLATION_INFO_WRITE_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_GEN_2_PFRI_1_VIOLATION_INFO_WRITE_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_GEN_2_PFRI_1_VIOLATION_INFO_WRITE_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_1_VIOLATION_INFO_WRITE_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_1_LADDR_FIFO_DEPTH_COUNT - PFRI 1 Laddr fifo depth count register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_1_LADDR_FIFO_DEPTH_COUNT :: reserved0 [31:08] */
#define BCHP_MEMC_GEN_2_PFRI_1_LADDR_FIFO_DEPTH_COUNT_reserved0_MASK 0xffffff00
#define BCHP_MEMC_GEN_2_PFRI_1_LADDR_FIFO_DEPTH_COUNT_reserved0_SHIFT 8

/* MEMC_GEN_2 :: PFRI_1_LADDR_FIFO_DEPTH_COUNT :: DEPTH_COUNT [07:00] */
#define BCHP_MEMC_GEN_2_PFRI_1_LADDR_FIFO_DEPTH_COUNT_DEPTH_COUNT_MASK 0x000000ff
#define BCHP_MEMC_GEN_2_PFRI_1_LADDR_FIFO_DEPTH_COUNT_DEPTH_COUNT_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_1_LADDR_FIFO_DEPTH_COUNT_DEPTH_COUNT_DEFAULT 0x00000060

/***************************************************************************
 *PFRI_1_LADDR_FIFO_STATUS - PFRI 1 Laddr fifo status register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_1_LADDR_FIFO_STATUS :: reserved0 [31:26] */
#define BCHP_MEMC_GEN_2_PFRI_1_LADDR_FIFO_STATUS_reserved0_MASK    0xfc000000
#define BCHP_MEMC_GEN_2_PFRI_1_LADDR_FIFO_STATUS_reserved0_SHIFT   26

/* MEMC_GEN_2 :: PFRI_1_LADDR_FIFO_STATUS :: LADDR1_FIFO_FULL [25:25] */
#define BCHP_MEMC_GEN_2_PFRI_1_LADDR_FIFO_STATUS_LADDR1_FIFO_FULL_MASK 0x02000000
#define BCHP_MEMC_GEN_2_PFRI_1_LADDR_FIFO_STATUS_LADDR1_FIFO_FULL_SHIFT 25
#define BCHP_MEMC_GEN_2_PFRI_1_LADDR_FIFO_STATUS_LADDR1_FIFO_FULL_DEFAULT 0x00000000
#define BCHP_MEMC_GEN_2_PFRI_1_LADDR_FIFO_STATUS_LADDR1_FIFO_FULL_YES 1
#define BCHP_MEMC_GEN_2_PFRI_1_LADDR_FIFO_STATUS_LADDR1_FIFO_FULL_NO 0

/* MEMC_GEN_2 :: PFRI_1_LADDR_FIFO_STATUS :: LADDR_LADDR1_FIFO_EMPTY [24:24] */
#define BCHP_MEMC_GEN_2_PFRI_1_LADDR_FIFO_STATUS_LADDR_LADDR1_FIFO_EMPTY_MASK 0x01000000
#define BCHP_MEMC_GEN_2_PFRI_1_LADDR_FIFO_STATUS_LADDR_LADDR1_FIFO_EMPTY_SHIFT 24
#define BCHP_MEMC_GEN_2_PFRI_1_LADDR_FIFO_STATUS_LADDR_LADDR1_FIFO_EMPTY_DEFAULT 0x00000001
#define BCHP_MEMC_GEN_2_PFRI_1_LADDR_FIFO_STATUS_LADDR_LADDR1_FIFO_EMPTY_YES 1
#define BCHP_MEMC_GEN_2_PFRI_1_LADDR_FIFO_STATUS_LADDR_LADDR1_FIFO_EMPTY_NO 0

/* MEMC_GEN_2 :: PFRI_1_LADDR_FIFO_STATUS :: LADDR1_FIFO_LEVEL [23:16] */
#define BCHP_MEMC_GEN_2_PFRI_1_LADDR_FIFO_STATUS_LADDR1_FIFO_LEVEL_MASK 0x00ff0000
#define BCHP_MEMC_GEN_2_PFRI_1_LADDR_FIFO_STATUS_LADDR1_FIFO_LEVEL_SHIFT 16
#define BCHP_MEMC_GEN_2_PFRI_1_LADDR_FIFO_STATUS_LADDR1_FIFO_LEVEL_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_1_LADDR_FIFO_STATUS :: reserved1 [15:10] */
#define BCHP_MEMC_GEN_2_PFRI_1_LADDR_FIFO_STATUS_reserved1_MASK    0x0000fc00
#define BCHP_MEMC_GEN_2_PFRI_1_LADDR_FIFO_STATUS_reserved1_SHIFT   10

/* MEMC_GEN_2 :: PFRI_1_LADDR_FIFO_STATUS :: LADDR0_FIFO_FULL [09:09] */
#define BCHP_MEMC_GEN_2_PFRI_1_LADDR_FIFO_STATUS_LADDR0_FIFO_FULL_MASK 0x00000200
#define BCHP_MEMC_GEN_2_PFRI_1_LADDR_FIFO_STATUS_LADDR0_FIFO_FULL_SHIFT 9
#define BCHP_MEMC_GEN_2_PFRI_1_LADDR_FIFO_STATUS_LADDR0_FIFO_FULL_DEFAULT 0x00000000
#define BCHP_MEMC_GEN_2_PFRI_1_LADDR_FIFO_STATUS_LADDR0_FIFO_FULL_YES 1
#define BCHP_MEMC_GEN_2_PFRI_1_LADDR_FIFO_STATUS_LADDR0_FIFO_FULL_NO 0

/* MEMC_GEN_2 :: PFRI_1_LADDR_FIFO_STATUS :: LADDR_LADDR0_FIFO_EMPTY [08:08] */
#define BCHP_MEMC_GEN_2_PFRI_1_LADDR_FIFO_STATUS_LADDR_LADDR0_FIFO_EMPTY_MASK 0x00000100
#define BCHP_MEMC_GEN_2_PFRI_1_LADDR_FIFO_STATUS_LADDR_LADDR0_FIFO_EMPTY_SHIFT 8
#define BCHP_MEMC_GEN_2_PFRI_1_LADDR_FIFO_STATUS_LADDR_LADDR0_FIFO_EMPTY_DEFAULT 0x00000001
#define BCHP_MEMC_GEN_2_PFRI_1_LADDR_FIFO_STATUS_LADDR_LADDR0_FIFO_EMPTY_YES 1
#define BCHP_MEMC_GEN_2_PFRI_1_LADDR_FIFO_STATUS_LADDR_LADDR0_FIFO_EMPTY_NO 0

/* MEMC_GEN_2 :: PFRI_1_LADDR_FIFO_STATUS :: LADDR0_FIFO_LEVEL [07:00] */
#define BCHP_MEMC_GEN_2_PFRI_1_LADDR_FIFO_STATUS_LADDR0_FIFO_LEVEL_MASK 0x000000ff
#define BCHP_MEMC_GEN_2_PFRI_1_LADDR_FIFO_STATUS_LADDR0_FIFO_LEVEL_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_1_LADDR_FIFO_STATUS_LADDR0_FIFO_LEVEL_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_1_TEST_CLIENT_COMMAND - PFRI 1 test client command register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_1_TEST_CLIENT_COMMAND :: PFRI_TC_GW_ADDR_31_0 [31:00] */
#define BCHP_MEMC_GEN_2_PFRI_1_TEST_CLIENT_COMMAND_PFRI_TC_GW_ADDR_31_0_MASK 0xffffffff
#define BCHP_MEMC_GEN_2_PFRI_1_TEST_CLIENT_COMMAND_PFRI_TC_GW_ADDR_31_0_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_1_TEST_CLIENT_COMMAND_PFRI_TC_GW_ADDR_31_0_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_1_TEST_CLIENT_COMMAND_UPPER - PFRI 1 test client command register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_1_TEST_CLIENT_COMMAND_UPPER :: reserved0 [31:07] */
#define BCHP_MEMC_GEN_2_PFRI_1_TEST_CLIENT_COMMAND_UPPER_reserved0_MASK 0xffffff80
#define BCHP_MEMC_GEN_2_PFRI_1_TEST_CLIENT_COMMAND_UPPER_reserved0_SHIFT 7

/* MEMC_GEN_2 :: PFRI_1_TEST_CLIENT_COMMAND_UPPER :: PFRI_TC_FIELD_PAT [06:06] */
#define BCHP_MEMC_GEN_2_PFRI_1_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_FIELD_PAT_MASK 0x00000040
#define BCHP_MEMC_GEN_2_PFRI_1_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_FIELD_PAT_SHIFT 6
#define BCHP_MEMC_GEN_2_PFRI_1_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_FIELD_PAT_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_1_TEST_CLIENT_COMMAND_UPPER :: PFRI_TC_SOG [05:05] */
#define BCHP_MEMC_GEN_2_PFRI_1_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_SOG_MASK 0x00000020
#define BCHP_MEMC_GEN_2_PFRI_1_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_SOG_SHIFT 5
#define BCHP_MEMC_GEN_2_PFRI_1_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_SOG_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_1_TEST_CLIENT_COMMAND_UPPER :: PFRI_TC_EOG [04:04] */
#define BCHP_MEMC_GEN_2_PFRI_1_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_EOG_MASK 0x00000010
#define BCHP_MEMC_GEN_2_PFRI_1_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_EOG_SHIFT 4
#define BCHP_MEMC_GEN_2_PFRI_1_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_EOG_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_1_TEST_CLIENT_COMMAND_UPPER :: PFRI_TC_GW_ADDR_35_32 [03:00] */
#define BCHP_MEMC_GEN_2_PFRI_1_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_GW_ADDR_35_32_MASK 0x0000000f
#define BCHP_MEMC_GEN_2_PFRI_1_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_GW_ADDR_35_32_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_1_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_GW_ADDR_35_32_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_1_TEST_CLIENT_BUSY_FLAG - PFRI 1 test client busy flag register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_1_TEST_CLIENT_BUSY_FLAG :: reserved0 [31:01] */
#define BCHP_MEMC_GEN_2_PFRI_1_TEST_CLIENT_BUSY_FLAG_reserved0_MASK 0xfffffffe
#define BCHP_MEMC_GEN_2_PFRI_1_TEST_CLIENT_BUSY_FLAG_reserved0_SHIFT 1

/* MEMC_GEN_2 :: PFRI_1_TEST_CLIENT_BUSY_FLAG :: BUSY_FLAG [00:00] */
#define BCHP_MEMC_GEN_2_PFRI_1_TEST_CLIENT_BUSY_FLAG_BUSY_FLAG_MASK 0x00000001
#define BCHP_MEMC_GEN_2_PFRI_1_TEST_CLIENT_BUSY_FLAG_BUSY_FLAG_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_1_TEST_CLIENT_BUSY_FLAG_BUSY_FLAG_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_1_THROTTLE_CONFIG - PFRI 1 Throttle Configuration
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_1_THROTTLE_CONFIG :: Enable [31:31] */
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_CONFIG_Enable_MASK         0x80000000
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_CONFIG_Enable_SHIFT        31
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_CONFIG_Enable_DEFAULT      0x00000000

/* MEMC_GEN_2 :: PFRI_1_THROTTLE_CONFIG :: reserved_for_eco0 [30:24] */
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_CONFIG_reserved_for_eco0_MASK 0x7f000000
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_CONFIG_reserved_for_eco0_SHIFT 24
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_CONFIG_reserved_for_eco0_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_1_THROTTLE_CONFIG :: AlternatePriority [23:16] */
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_CONFIG_AlternatePriority_MASK 0x00ff0000
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_CONFIG_AlternatePriority_SHIFT 16
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_CONFIG_AlternatePriority_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_1_THROTTLE_CONFIG :: ReqMinGW [15:08] */
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_CONFIG_ReqMinGW_MASK       0x0000ff00
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_CONFIG_ReqMinGW_SHIFT      8
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_CONFIG_ReqMinGW_DEFAULT    0x00000000

/* MEMC_GEN_2 :: PFRI_1_THROTTLE_CONFIG :: ReqConstGW [07:00] */
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_CONFIG_ReqConstGW_MASK     0x000000ff
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_CONFIG_ReqConstGW_SHIFT    0
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_CONFIG_ReqConstGW_DEFAULT  0x00000000

/***************************************************************************
 *PFRI_1_THROTTLE_FILTER_CTRL - PFRI 1 Throttle Filter Control
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_1_THROTTLE_FILTER_CTRL :: reserved0 [31:31] */
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_FILTER_CTRL_reserved0_MASK 0x80000000
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_FILTER_CTRL_reserved0_SHIFT 31

/* MEMC_GEN_2 :: PFRI_1_THROTTLE_FILTER_CTRL :: LeakageK [30:28] */
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_FILTER_CTRL_LeakageK_MASK  0x70000000
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_FILTER_CTRL_LeakageK_SHIFT 28
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_FILTER_CTRL_LeakageK_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_1_THROTTLE_FILTER_CTRL :: reserved_for_padding1 [27:24] */
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_FILTER_CTRL_reserved_for_padding1_MASK 0x0f000000
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_FILTER_CTRL_reserved_for_padding1_SHIFT 24

/* MEMC_GEN_2 :: PFRI_1_THROTTLE_FILTER_CTRL :: UpdatePeriod [23:00] */
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_FILTER_CTRL_UpdatePeriod_MASK 0x00ffffff
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_FILTER_CTRL_UpdatePeriod_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_FILTER_CTRL_UpdatePeriod_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_1_THROTTLE_THRESH0 - PFRI 1 Throttle Threshold 0
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_1_THROTTLE_THRESH0 :: reserved0 [31:24] */
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_THRESH0_reserved0_MASK     0xff000000
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_THRESH0_reserved0_SHIFT    24

/* MEMC_GEN_2 :: PFRI_1_THROTTLE_THRESH0 :: ThresholdGW [23:00] */
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_THRESH0_ThresholdGW_MASK   0x00ffffff
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_THRESH0_ThresholdGW_SHIFT  0
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_THRESH0_ThresholdGW_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_1_THROTTLE_THRESH1 - PFRI 1 Throttle Threshold 1
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_1_THROTTLE_THRESH1 :: reserved0 [31:24] */
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_THRESH1_reserved0_MASK     0xff000000
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_THRESH1_reserved0_SHIFT    24

/* MEMC_GEN_2 :: PFRI_1_THROTTLE_THRESH1 :: ThresholdGW [23:00] */
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_THRESH1_ThresholdGW_MASK   0x00ffffff
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_THRESH1_ThresholdGW_SHIFT  0
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_THRESH1_ThresholdGW_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_1_THROTTLE_STATUS - PFRI 1 Throttle Status
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_1_THROTTLE_STATUS :: reserved0 [31:03] */
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_STATUS_reserved0_MASK      0xfffffff8
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_STATUS_reserved0_SHIFT     3

/* MEMC_GEN_2 :: PFRI_1_THROTTLE_STATUS :: ClientThresholdExceeded [02:02] */
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_STATUS_ClientThresholdExceeded_MASK 0x00000004
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_STATUS_ClientThresholdExceeded_SHIFT 2
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_STATUS_ClientThresholdExceeded_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_1_THROTTLE_STATUS :: ClientThresholdState [01:01] */
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_STATUS_ClientThresholdState_MASK 0x00000002
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_STATUS_ClientThresholdState_SHIFT 1
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_STATUS_ClientThresholdState_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_1_THROTTLE_STATUS :: ClientThresholdInput [00:00] */
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_STATUS_ClientThresholdInput_MASK 0x00000001
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_STATUS_ClientThresholdInput_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_STATUS_ClientThresholdInput_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_1_THROTTLE_STATE_MAX - PFRI 1 Throttle State Max
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_1_THROTTLE_STATE_MAX :: reserved0 [31:26] */
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_STATE_MAX_reserved0_MASK   0xfc000000
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_STATE_MAX_reserved0_SHIFT  26

/* MEMC_GEN_2 :: PFRI_1_THROTTLE_STATE_MAX :: FilterStateMaxGW [25:00] */
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_STATE_MAX_FilterStateMaxGW_MASK 0x03ffffff
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_STATE_MAX_FilterStateMaxGW_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_STATE_MAX_FilterStateMaxGW_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_1_THROTTLE_COUNT_NORM - PFRI 1 Throttle Count Normal Priority
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_1_THROTTLE_COUNT_NORM :: CountGW [31:00] */
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_COUNT_NORM_CountGW_MASK    0xffffffff
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_COUNT_NORM_CountGW_SHIFT   0
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_COUNT_NORM_CountGW_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_1_THROTTLE_COUNT_ALT - PFRI 1 Throttle Count Alternate Prioirty
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_1_THROTTLE_COUNT_ALT :: CountGW [31:00] */
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_COUNT_ALT_CountGW_MASK     0xffffffff
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_COUNT_ALT_CountGW_SHIFT    0
#define BCHP_MEMC_GEN_2_PFRI_1_THROTTLE_COUNT_ALT_CountGW_DEFAULT  0x00000000

/***************************************************************************
 *PFRI_2_PAGE_BRK_INTR_INFO_0 - PFRI 2 Page Break Interrupt Information Register 0
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_2_PAGE_BRK_INTR_INFO_0 :: reserved0 [31:24] */
#define BCHP_MEMC_GEN_2_PFRI_2_PAGE_BRK_INTR_INFO_0_reserved0_MASK 0xff000000
#define BCHP_MEMC_GEN_2_PFRI_2_PAGE_BRK_INTR_INFO_0_reserved0_SHIFT 24

/* MEMC_GEN_2 :: PFRI_2_PAGE_BRK_INTR_INFO_0 :: BANK_ADDRESS [23:20] */
#define BCHP_MEMC_GEN_2_PFRI_2_PAGE_BRK_INTR_INFO_0_BANK_ADDRESS_MASK 0x00f00000
#define BCHP_MEMC_GEN_2_PFRI_2_PAGE_BRK_INTR_INFO_0_BANK_ADDRESS_SHIFT 20
#define BCHP_MEMC_GEN_2_PFRI_2_PAGE_BRK_INTR_INFO_0_BANK_ADDRESS_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_2_PAGE_BRK_INTR_INFO_0 :: reserved1 [19:17] */
#define BCHP_MEMC_GEN_2_PFRI_2_PAGE_BRK_INTR_INFO_0_reserved1_MASK 0x000e0000
#define BCHP_MEMC_GEN_2_PFRI_2_PAGE_BRK_INTR_INFO_0_reserved1_SHIFT 17

/* MEMC_GEN_2 :: PFRI_2_PAGE_BRK_INTR_INFO_0 :: ROW_ADDRESS [16:00] */
#define BCHP_MEMC_GEN_2_PFRI_2_PAGE_BRK_INTR_INFO_0_ROW_ADDRESS_MASK 0x0001ffff
#define BCHP_MEMC_GEN_2_PFRI_2_PAGE_BRK_INTR_INFO_0_ROW_ADDRESS_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_2_PAGE_BRK_INTR_INFO_0_ROW_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_2_PAGE_BRK_INTR_INFO_1 - PFRI 2 Page Break Interrupt Information Register 1
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_2_PAGE_BRK_INTR_INFO_1 :: reserved0 [31:24] */
#define BCHP_MEMC_GEN_2_PFRI_2_PAGE_BRK_INTR_INFO_1_reserved0_MASK 0xff000000
#define BCHP_MEMC_GEN_2_PFRI_2_PAGE_BRK_INTR_INFO_1_reserved0_SHIFT 24

/* MEMC_GEN_2 :: PFRI_2_PAGE_BRK_INTR_INFO_1 :: BANK_ADDRESS [23:20] */
#define BCHP_MEMC_GEN_2_PFRI_2_PAGE_BRK_INTR_INFO_1_BANK_ADDRESS_MASK 0x00f00000
#define BCHP_MEMC_GEN_2_PFRI_2_PAGE_BRK_INTR_INFO_1_BANK_ADDRESS_SHIFT 20
#define BCHP_MEMC_GEN_2_PFRI_2_PAGE_BRK_INTR_INFO_1_BANK_ADDRESS_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_2_PAGE_BRK_INTR_INFO_1 :: reserved1 [19:17] */
#define BCHP_MEMC_GEN_2_PFRI_2_PAGE_BRK_INTR_INFO_1_reserved1_MASK 0x000e0000
#define BCHP_MEMC_GEN_2_PFRI_2_PAGE_BRK_INTR_INFO_1_reserved1_SHIFT 17

/* MEMC_GEN_2 :: PFRI_2_PAGE_BRK_INTR_INFO_1 :: ROW_ADDRESS [16:00] */
#define BCHP_MEMC_GEN_2_PFRI_2_PAGE_BRK_INTR_INFO_1_ROW_ADDRESS_MASK 0x0001ffff
#define BCHP_MEMC_GEN_2_PFRI_2_PAGE_BRK_INTR_INFO_1_ROW_ADDRESS_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_2_PAGE_BRK_INTR_INFO_1_ROW_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_2_VIOL_ADDR_LSB - PFRI 2 Violation Address LSB Register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_2_VIOL_ADDR_LSB :: GW_ADDR_31_0 [31:00] */
#define BCHP_MEMC_GEN_2_PFRI_2_VIOL_ADDR_LSB_GW_ADDR_31_0_MASK     0xffffffff
#define BCHP_MEMC_GEN_2_PFRI_2_VIOL_ADDR_LSB_GW_ADDR_31_0_SHIFT    0
#define BCHP_MEMC_GEN_2_PFRI_2_VIOL_ADDR_LSB_GW_ADDR_31_0_DEFAULT  0x00000000

/***************************************************************************
 *PFRI_2_VIOL_ADDR_MSB - PFRI 2 Violation Address MSB Register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_2_VIOL_ADDR_MSB :: reserved0 [31:04] */
#define BCHP_MEMC_GEN_2_PFRI_2_VIOL_ADDR_MSB_reserved0_MASK        0xfffffff0
#define BCHP_MEMC_GEN_2_PFRI_2_VIOL_ADDR_MSB_reserved0_SHIFT       4

/* MEMC_GEN_2 :: PFRI_2_VIOL_ADDR_MSB :: GW_ADDR_35_32 [03:00] */
#define BCHP_MEMC_GEN_2_PFRI_2_VIOL_ADDR_MSB_GW_ADDR_35_32_MASK    0x0000000f
#define BCHP_MEMC_GEN_2_PFRI_2_VIOL_ADDR_MSB_GW_ADDR_35_32_SHIFT   0
#define BCHP_MEMC_GEN_2_PFRI_2_VIOL_ADDR_MSB_GW_ADDR_35_32_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_2_VIOLATION_INFO_WRITE_CLEAR - PFRI 2 violation info write clear register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_2_VIOLATION_INFO_WRITE_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_GEN_2_PFRI_2_VIOLATION_INFO_WRITE_CLEAR_reserved0_MASK 0xfffffffe
#define BCHP_MEMC_GEN_2_PFRI_2_VIOLATION_INFO_WRITE_CLEAR_reserved0_SHIFT 1

/* MEMC_GEN_2 :: PFRI_2_VIOLATION_INFO_WRITE_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_GEN_2_PFRI_2_VIOLATION_INFO_WRITE_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_GEN_2_PFRI_2_VIOLATION_INFO_WRITE_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_2_VIOLATION_INFO_WRITE_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_2_LADDR_FIFO_DEPTH_COUNT - PFRI 2 Laddr fifo depth count register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_2_LADDR_FIFO_DEPTH_COUNT :: reserved0 [31:08] */
#define BCHP_MEMC_GEN_2_PFRI_2_LADDR_FIFO_DEPTH_COUNT_reserved0_MASK 0xffffff00
#define BCHP_MEMC_GEN_2_PFRI_2_LADDR_FIFO_DEPTH_COUNT_reserved0_SHIFT 8

/* MEMC_GEN_2 :: PFRI_2_LADDR_FIFO_DEPTH_COUNT :: DEPTH_COUNT [07:00] */
#define BCHP_MEMC_GEN_2_PFRI_2_LADDR_FIFO_DEPTH_COUNT_DEPTH_COUNT_MASK 0x000000ff
#define BCHP_MEMC_GEN_2_PFRI_2_LADDR_FIFO_DEPTH_COUNT_DEPTH_COUNT_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_2_LADDR_FIFO_DEPTH_COUNT_DEPTH_COUNT_DEFAULT 0x00000060

/***************************************************************************
 *PFRI_2_LADDR_FIFO_STATUS - PFRI 2 Laddr fifo status register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_2_LADDR_FIFO_STATUS :: reserved0 [31:26] */
#define BCHP_MEMC_GEN_2_PFRI_2_LADDR_FIFO_STATUS_reserved0_MASK    0xfc000000
#define BCHP_MEMC_GEN_2_PFRI_2_LADDR_FIFO_STATUS_reserved0_SHIFT   26

/* MEMC_GEN_2 :: PFRI_2_LADDR_FIFO_STATUS :: LADDR1_FIFO_FULL [25:25] */
#define BCHP_MEMC_GEN_2_PFRI_2_LADDR_FIFO_STATUS_LADDR1_FIFO_FULL_MASK 0x02000000
#define BCHP_MEMC_GEN_2_PFRI_2_LADDR_FIFO_STATUS_LADDR1_FIFO_FULL_SHIFT 25
#define BCHP_MEMC_GEN_2_PFRI_2_LADDR_FIFO_STATUS_LADDR1_FIFO_FULL_DEFAULT 0x00000000
#define BCHP_MEMC_GEN_2_PFRI_2_LADDR_FIFO_STATUS_LADDR1_FIFO_FULL_YES 1
#define BCHP_MEMC_GEN_2_PFRI_2_LADDR_FIFO_STATUS_LADDR1_FIFO_FULL_NO 0

/* MEMC_GEN_2 :: PFRI_2_LADDR_FIFO_STATUS :: LADDR_LADDR1_FIFO_EMPTY [24:24] */
#define BCHP_MEMC_GEN_2_PFRI_2_LADDR_FIFO_STATUS_LADDR_LADDR1_FIFO_EMPTY_MASK 0x01000000
#define BCHP_MEMC_GEN_2_PFRI_2_LADDR_FIFO_STATUS_LADDR_LADDR1_FIFO_EMPTY_SHIFT 24
#define BCHP_MEMC_GEN_2_PFRI_2_LADDR_FIFO_STATUS_LADDR_LADDR1_FIFO_EMPTY_DEFAULT 0x00000001
#define BCHP_MEMC_GEN_2_PFRI_2_LADDR_FIFO_STATUS_LADDR_LADDR1_FIFO_EMPTY_YES 1
#define BCHP_MEMC_GEN_2_PFRI_2_LADDR_FIFO_STATUS_LADDR_LADDR1_FIFO_EMPTY_NO 0

/* MEMC_GEN_2 :: PFRI_2_LADDR_FIFO_STATUS :: LADDR1_FIFO_LEVEL [23:16] */
#define BCHP_MEMC_GEN_2_PFRI_2_LADDR_FIFO_STATUS_LADDR1_FIFO_LEVEL_MASK 0x00ff0000
#define BCHP_MEMC_GEN_2_PFRI_2_LADDR_FIFO_STATUS_LADDR1_FIFO_LEVEL_SHIFT 16
#define BCHP_MEMC_GEN_2_PFRI_2_LADDR_FIFO_STATUS_LADDR1_FIFO_LEVEL_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_2_LADDR_FIFO_STATUS :: reserved1 [15:10] */
#define BCHP_MEMC_GEN_2_PFRI_2_LADDR_FIFO_STATUS_reserved1_MASK    0x0000fc00
#define BCHP_MEMC_GEN_2_PFRI_2_LADDR_FIFO_STATUS_reserved1_SHIFT   10

/* MEMC_GEN_2 :: PFRI_2_LADDR_FIFO_STATUS :: LADDR0_FIFO_FULL [09:09] */
#define BCHP_MEMC_GEN_2_PFRI_2_LADDR_FIFO_STATUS_LADDR0_FIFO_FULL_MASK 0x00000200
#define BCHP_MEMC_GEN_2_PFRI_2_LADDR_FIFO_STATUS_LADDR0_FIFO_FULL_SHIFT 9
#define BCHP_MEMC_GEN_2_PFRI_2_LADDR_FIFO_STATUS_LADDR0_FIFO_FULL_DEFAULT 0x00000000
#define BCHP_MEMC_GEN_2_PFRI_2_LADDR_FIFO_STATUS_LADDR0_FIFO_FULL_YES 1
#define BCHP_MEMC_GEN_2_PFRI_2_LADDR_FIFO_STATUS_LADDR0_FIFO_FULL_NO 0

/* MEMC_GEN_2 :: PFRI_2_LADDR_FIFO_STATUS :: LADDR_LADDR0_FIFO_EMPTY [08:08] */
#define BCHP_MEMC_GEN_2_PFRI_2_LADDR_FIFO_STATUS_LADDR_LADDR0_FIFO_EMPTY_MASK 0x00000100
#define BCHP_MEMC_GEN_2_PFRI_2_LADDR_FIFO_STATUS_LADDR_LADDR0_FIFO_EMPTY_SHIFT 8
#define BCHP_MEMC_GEN_2_PFRI_2_LADDR_FIFO_STATUS_LADDR_LADDR0_FIFO_EMPTY_DEFAULT 0x00000001
#define BCHP_MEMC_GEN_2_PFRI_2_LADDR_FIFO_STATUS_LADDR_LADDR0_FIFO_EMPTY_YES 1
#define BCHP_MEMC_GEN_2_PFRI_2_LADDR_FIFO_STATUS_LADDR_LADDR0_FIFO_EMPTY_NO 0

/* MEMC_GEN_2 :: PFRI_2_LADDR_FIFO_STATUS :: LADDR0_FIFO_LEVEL [07:00] */
#define BCHP_MEMC_GEN_2_PFRI_2_LADDR_FIFO_STATUS_LADDR0_FIFO_LEVEL_MASK 0x000000ff
#define BCHP_MEMC_GEN_2_PFRI_2_LADDR_FIFO_STATUS_LADDR0_FIFO_LEVEL_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_2_LADDR_FIFO_STATUS_LADDR0_FIFO_LEVEL_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_2_TEST_CLIENT_COMMAND - PFRI 2 test client command register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_2_TEST_CLIENT_COMMAND :: PFRI_TC_GW_ADDR_31_0 [31:00] */
#define BCHP_MEMC_GEN_2_PFRI_2_TEST_CLIENT_COMMAND_PFRI_TC_GW_ADDR_31_0_MASK 0xffffffff
#define BCHP_MEMC_GEN_2_PFRI_2_TEST_CLIENT_COMMAND_PFRI_TC_GW_ADDR_31_0_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_2_TEST_CLIENT_COMMAND_PFRI_TC_GW_ADDR_31_0_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_2_TEST_CLIENT_COMMAND_UPPER - PFRI 2 test client command register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_2_TEST_CLIENT_COMMAND_UPPER :: reserved0 [31:07] */
#define BCHP_MEMC_GEN_2_PFRI_2_TEST_CLIENT_COMMAND_UPPER_reserved0_MASK 0xffffff80
#define BCHP_MEMC_GEN_2_PFRI_2_TEST_CLIENT_COMMAND_UPPER_reserved0_SHIFT 7

/* MEMC_GEN_2 :: PFRI_2_TEST_CLIENT_COMMAND_UPPER :: PFRI_TC_FIELD_PAT [06:06] */
#define BCHP_MEMC_GEN_2_PFRI_2_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_FIELD_PAT_MASK 0x00000040
#define BCHP_MEMC_GEN_2_PFRI_2_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_FIELD_PAT_SHIFT 6
#define BCHP_MEMC_GEN_2_PFRI_2_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_FIELD_PAT_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_2_TEST_CLIENT_COMMAND_UPPER :: PFRI_TC_SOG [05:05] */
#define BCHP_MEMC_GEN_2_PFRI_2_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_SOG_MASK 0x00000020
#define BCHP_MEMC_GEN_2_PFRI_2_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_SOG_SHIFT 5
#define BCHP_MEMC_GEN_2_PFRI_2_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_SOG_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_2_TEST_CLIENT_COMMAND_UPPER :: PFRI_TC_EOG [04:04] */
#define BCHP_MEMC_GEN_2_PFRI_2_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_EOG_MASK 0x00000010
#define BCHP_MEMC_GEN_2_PFRI_2_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_EOG_SHIFT 4
#define BCHP_MEMC_GEN_2_PFRI_2_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_EOG_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_2_TEST_CLIENT_COMMAND_UPPER :: PFRI_TC_GW_ADDR_35_32 [03:00] */
#define BCHP_MEMC_GEN_2_PFRI_2_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_GW_ADDR_35_32_MASK 0x0000000f
#define BCHP_MEMC_GEN_2_PFRI_2_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_GW_ADDR_35_32_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_2_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_GW_ADDR_35_32_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_2_TEST_CLIENT_BUSY_FLAG - PFRI 2 test client busy flag register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_2_TEST_CLIENT_BUSY_FLAG :: reserved0 [31:01] */
#define BCHP_MEMC_GEN_2_PFRI_2_TEST_CLIENT_BUSY_FLAG_reserved0_MASK 0xfffffffe
#define BCHP_MEMC_GEN_2_PFRI_2_TEST_CLIENT_BUSY_FLAG_reserved0_SHIFT 1

/* MEMC_GEN_2 :: PFRI_2_TEST_CLIENT_BUSY_FLAG :: BUSY_FLAG [00:00] */
#define BCHP_MEMC_GEN_2_PFRI_2_TEST_CLIENT_BUSY_FLAG_BUSY_FLAG_MASK 0x00000001
#define BCHP_MEMC_GEN_2_PFRI_2_TEST_CLIENT_BUSY_FLAG_BUSY_FLAG_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_2_TEST_CLIENT_BUSY_FLAG_BUSY_FLAG_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_2_THROTTLE_CONFIG - PFRI 2 Throttle Configuration
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_2_THROTTLE_CONFIG :: Enable [31:31] */
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_CONFIG_Enable_MASK         0x80000000
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_CONFIG_Enable_SHIFT        31
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_CONFIG_Enable_DEFAULT      0x00000000

/* MEMC_GEN_2 :: PFRI_2_THROTTLE_CONFIG :: reserved_for_eco0 [30:24] */
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_CONFIG_reserved_for_eco0_MASK 0x7f000000
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_CONFIG_reserved_for_eco0_SHIFT 24
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_CONFIG_reserved_for_eco0_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_2_THROTTLE_CONFIG :: AlternatePriority [23:16] */
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_CONFIG_AlternatePriority_MASK 0x00ff0000
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_CONFIG_AlternatePriority_SHIFT 16
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_CONFIG_AlternatePriority_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_2_THROTTLE_CONFIG :: ReqMinGW [15:08] */
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_CONFIG_ReqMinGW_MASK       0x0000ff00
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_CONFIG_ReqMinGW_SHIFT      8
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_CONFIG_ReqMinGW_DEFAULT    0x00000000

/* MEMC_GEN_2 :: PFRI_2_THROTTLE_CONFIG :: ReqConstGW [07:00] */
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_CONFIG_ReqConstGW_MASK     0x000000ff
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_CONFIG_ReqConstGW_SHIFT    0
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_CONFIG_ReqConstGW_DEFAULT  0x00000000

/***************************************************************************
 *PFRI_2_THROTTLE_FILTER_CTRL - PFRI 2 Throttle Filter Control
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_2_THROTTLE_FILTER_CTRL :: reserved0 [31:31] */
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_FILTER_CTRL_reserved0_MASK 0x80000000
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_FILTER_CTRL_reserved0_SHIFT 31

/* MEMC_GEN_2 :: PFRI_2_THROTTLE_FILTER_CTRL :: LeakageK [30:28] */
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_FILTER_CTRL_LeakageK_MASK  0x70000000
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_FILTER_CTRL_LeakageK_SHIFT 28
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_FILTER_CTRL_LeakageK_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_2_THROTTLE_FILTER_CTRL :: reserved_for_padding1 [27:24] */
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_FILTER_CTRL_reserved_for_padding1_MASK 0x0f000000
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_FILTER_CTRL_reserved_for_padding1_SHIFT 24

/* MEMC_GEN_2 :: PFRI_2_THROTTLE_FILTER_CTRL :: UpdatePeriod [23:00] */
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_FILTER_CTRL_UpdatePeriod_MASK 0x00ffffff
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_FILTER_CTRL_UpdatePeriod_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_FILTER_CTRL_UpdatePeriod_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_2_THROTTLE_THRESH0 - PFRI 2 Throttle Threshold 0
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_2_THROTTLE_THRESH0 :: reserved0 [31:24] */
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_THRESH0_reserved0_MASK     0xff000000
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_THRESH0_reserved0_SHIFT    24

/* MEMC_GEN_2 :: PFRI_2_THROTTLE_THRESH0 :: ThresholdGW [23:00] */
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_THRESH0_ThresholdGW_MASK   0x00ffffff
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_THRESH0_ThresholdGW_SHIFT  0
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_THRESH0_ThresholdGW_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_2_THROTTLE_THRESH1 - PFRI 2 Throttle Threshold 1
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_2_THROTTLE_THRESH1 :: reserved0 [31:24] */
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_THRESH1_reserved0_MASK     0xff000000
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_THRESH1_reserved0_SHIFT    24

/* MEMC_GEN_2 :: PFRI_2_THROTTLE_THRESH1 :: ThresholdGW [23:00] */
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_THRESH1_ThresholdGW_MASK   0x00ffffff
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_THRESH1_ThresholdGW_SHIFT  0
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_THRESH1_ThresholdGW_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_2_THROTTLE_STATUS - PFRI 2 Throttle Status
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_2_THROTTLE_STATUS :: reserved0 [31:03] */
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_STATUS_reserved0_MASK      0xfffffff8
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_STATUS_reserved0_SHIFT     3

/* MEMC_GEN_2 :: PFRI_2_THROTTLE_STATUS :: ClientThresholdExceeded [02:02] */
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_STATUS_ClientThresholdExceeded_MASK 0x00000004
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_STATUS_ClientThresholdExceeded_SHIFT 2
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_STATUS_ClientThresholdExceeded_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_2_THROTTLE_STATUS :: ClientThresholdState [01:01] */
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_STATUS_ClientThresholdState_MASK 0x00000002
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_STATUS_ClientThresholdState_SHIFT 1
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_STATUS_ClientThresholdState_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_2_THROTTLE_STATUS :: ClientThresholdInput [00:00] */
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_STATUS_ClientThresholdInput_MASK 0x00000001
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_STATUS_ClientThresholdInput_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_STATUS_ClientThresholdInput_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_2_THROTTLE_STATE_MAX - PFRI 2 Throttle State Max
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_2_THROTTLE_STATE_MAX :: reserved0 [31:26] */
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_STATE_MAX_reserved0_MASK   0xfc000000
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_STATE_MAX_reserved0_SHIFT  26

/* MEMC_GEN_2 :: PFRI_2_THROTTLE_STATE_MAX :: FilterStateMaxGW [25:00] */
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_STATE_MAX_FilterStateMaxGW_MASK 0x03ffffff
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_STATE_MAX_FilterStateMaxGW_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_STATE_MAX_FilterStateMaxGW_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_2_THROTTLE_COUNT_NORM - PFRI 2 Throttle Count Normal Priority
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_2_THROTTLE_COUNT_NORM :: CountGW [31:00] */
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_COUNT_NORM_CountGW_MASK    0xffffffff
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_COUNT_NORM_CountGW_SHIFT   0
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_COUNT_NORM_CountGW_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_2_THROTTLE_COUNT_ALT - PFRI 2 Throttle Count Alternate Prioirty
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_2_THROTTLE_COUNT_ALT :: CountGW [31:00] */
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_COUNT_ALT_CountGW_MASK     0xffffffff
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_COUNT_ALT_CountGW_SHIFT    0
#define BCHP_MEMC_GEN_2_PFRI_2_THROTTLE_COUNT_ALT_CountGW_DEFAULT  0x00000000

/***************************************************************************
 *PFRI_3_PAGE_BRK_INTR_INFO_0 - PFRI 3 Page Break Interrupt Information Register 0
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_3_PAGE_BRK_INTR_INFO_0 :: reserved0 [31:24] */
#define BCHP_MEMC_GEN_2_PFRI_3_PAGE_BRK_INTR_INFO_0_reserved0_MASK 0xff000000
#define BCHP_MEMC_GEN_2_PFRI_3_PAGE_BRK_INTR_INFO_0_reserved0_SHIFT 24

/* MEMC_GEN_2 :: PFRI_3_PAGE_BRK_INTR_INFO_0 :: BANK_ADDRESS [23:20] */
#define BCHP_MEMC_GEN_2_PFRI_3_PAGE_BRK_INTR_INFO_0_BANK_ADDRESS_MASK 0x00f00000
#define BCHP_MEMC_GEN_2_PFRI_3_PAGE_BRK_INTR_INFO_0_BANK_ADDRESS_SHIFT 20
#define BCHP_MEMC_GEN_2_PFRI_3_PAGE_BRK_INTR_INFO_0_BANK_ADDRESS_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_3_PAGE_BRK_INTR_INFO_0 :: reserved1 [19:17] */
#define BCHP_MEMC_GEN_2_PFRI_3_PAGE_BRK_INTR_INFO_0_reserved1_MASK 0x000e0000
#define BCHP_MEMC_GEN_2_PFRI_3_PAGE_BRK_INTR_INFO_0_reserved1_SHIFT 17

/* MEMC_GEN_2 :: PFRI_3_PAGE_BRK_INTR_INFO_0 :: ROW_ADDRESS [16:00] */
#define BCHP_MEMC_GEN_2_PFRI_3_PAGE_BRK_INTR_INFO_0_ROW_ADDRESS_MASK 0x0001ffff
#define BCHP_MEMC_GEN_2_PFRI_3_PAGE_BRK_INTR_INFO_0_ROW_ADDRESS_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_3_PAGE_BRK_INTR_INFO_0_ROW_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_3_PAGE_BRK_INTR_INFO_1 - PFRI 3 Page Break Interrupt Information Register 1
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_3_PAGE_BRK_INTR_INFO_1 :: reserved0 [31:24] */
#define BCHP_MEMC_GEN_2_PFRI_3_PAGE_BRK_INTR_INFO_1_reserved0_MASK 0xff000000
#define BCHP_MEMC_GEN_2_PFRI_3_PAGE_BRK_INTR_INFO_1_reserved0_SHIFT 24

/* MEMC_GEN_2 :: PFRI_3_PAGE_BRK_INTR_INFO_1 :: BANK_ADDRESS [23:20] */
#define BCHP_MEMC_GEN_2_PFRI_3_PAGE_BRK_INTR_INFO_1_BANK_ADDRESS_MASK 0x00f00000
#define BCHP_MEMC_GEN_2_PFRI_3_PAGE_BRK_INTR_INFO_1_BANK_ADDRESS_SHIFT 20
#define BCHP_MEMC_GEN_2_PFRI_3_PAGE_BRK_INTR_INFO_1_BANK_ADDRESS_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_3_PAGE_BRK_INTR_INFO_1 :: reserved1 [19:17] */
#define BCHP_MEMC_GEN_2_PFRI_3_PAGE_BRK_INTR_INFO_1_reserved1_MASK 0x000e0000
#define BCHP_MEMC_GEN_2_PFRI_3_PAGE_BRK_INTR_INFO_1_reserved1_SHIFT 17

/* MEMC_GEN_2 :: PFRI_3_PAGE_BRK_INTR_INFO_1 :: ROW_ADDRESS [16:00] */
#define BCHP_MEMC_GEN_2_PFRI_3_PAGE_BRK_INTR_INFO_1_ROW_ADDRESS_MASK 0x0001ffff
#define BCHP_MEMC_GEN_2_PFRI_3_PAGE_BRK_INTR_INFO_1_ROW_ADDRESS_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_3_PAGE_BRK_INTR_INFO_1_ROW_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_3_VIOL_ADDR_LSB - PFRI 3 Violation Address LSB Register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_3_VIOL_ADDR_LSB :: GW_ADDR_31_0 [31:00] */
#define BCHP_MEMC_GEN_2_PFRI_3_VIOL_ADDR_LSB_GW_ADDR_31_0_MASK     0xffffffff
#define BCHP_MEMC_GEN_2_PFRI_3_VIOL_ADDR_LSB_GW_ADDR_31_0_SHIFT    0
#define BCHP_MEMC_GEN_2_PFRI_3_VIOL_ADDR_LSB_GW_ADDR_31_0_DEFAULT  0x00000000

/***************************************************************************
 *PFRI_3_VIOL_ADDR_MSB - PFRI 3 Violation Address MSB Register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_3_VIOL_ADDR_MSB :: reserved0 [31:04] */
#define BCHP_MEMC_GEN_2_PFRI_3_VIOL_ADDR_MSB_reserved0_MASK        0xfffffff0
#define BCHP_MEMC_GEN_2_PFRI_3_VIOL_ADDR_MSB_reserved0_SHIFT       4

/* MEMC_GEN_2 :: PFRI_3_VIOL_ADDR_MSB :: GW_ADDR_35_32 [03:00] */
#define BCHP_MEMC_GEN_2_PFRI_3_VIOL_ADDR_MSB_GW_ADDR_35_32_MASK    0x0000000f
#define BCHP_MEMC_GEN_2_PFRI_3_VIOL_ADDR_MSB_GW_ADDR_35_32_SHIFT   0
#define BCHP_MEMC_GEN_2_PFRI_3_VIOL_ADDR_MSB_GW_ADDR_35_32_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_3_VIOLATION_INFO_WRITE_CLEAR - PFRI 3 violation info write clear register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_3_VIOLATION_INFO_WRITE_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_GEN_2_PFRI_3_VIOLATION_INFO_WRITE_CLEAR_reserved0_MASK 0xfffffffe
#define BCHP_MEMC_GEN_2_PFRI_3_VIOLATION_INFO_WRITE_CLEAR_reserved0_SHIFT 1

/* MEMC_GEN_2 :: PFRI_3_VIOLATION_INFO_WRITE_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_GEN_2_PFRI_3_VIOLATION_INFO_WRITE_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_GEN_2_PFRI_3_VIOLATION_INFO_WRITE_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_3_VIOLATION_INFO_WRITE_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_3_LADDR_FIFO_DEPTH_COUNT - PFRI 3 Laddr fifo depth count register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_3_LADDR_FIFO_DEPTH_COUNT :: reserved0 [31:08] */
#define BCHP_MEMC_GEN_2_PFRI_3_LADDR_FIFO_DEPTH_COUNT_reserved0_MASK 0xffffff00
#define BCHP_MEMC_GEN_2_PFRI_3_LADDR_FIFO_DEPTH_COUNT_reserved0_SHIFT 8

/* MEMC_GEN_2 :: PFRI_3_LADDR_FIFO_DEPTH_COUNT :: DEPTH_COUNT [07:00] */
#define BCHP_MEMC_GEN_2_PFRI_3_LADDR_FIFO_DEPTH_COUNT_DEPTH_COUNT_MASK 0x000000ff
#define BCHP_MEMC_GEN_2_PFRI_3_LADDR_FIFO_DEPTH_COUNT_DEPTH_COUNT_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_3_LADDR_FIFO_DEPTH_COUNT_DEPTH_COUNT_DEFAULT 0x00000060

/***************************************************************************
 *PFRI_3_LADDR_FIFO_STATUS - PFRI 3 Laddr fifo status register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_3_LADDR_FIFO_STATUS :: reserved0 [31:26] */
#define BCHP_MEMC_GEN_2_PFRI_3_LADDR_FIFO_STATUS_reserved0_MASK    0xfc000000
#define BCHP_MEMC_GEN_2_PFRI_3_LADDR_FIFO_STATUS_reserved0_SHIFT   26

/* MEMC_GEN_2 :: PFRI_3_LADDR_FIFO_STATUS :: LADDR1_FIFO_FULL [25:25] */
#define BCHP_MEMC_GEN_2_PFRI_3_LADDR_FIFO_STATUS_LADDR1_FIFO_FULL_MASK 0x02000000
#define BCHP_MEMC_GEN_2_PFRI_3_LADDR_FIFO_STATUS_LADDR1_FIFO_FULL_SHIFT 25
#define BCHP_MEMC_GEN_2_PFRI_3_LADDR_FIFO_STATUS_LADDR1_FIFO_FULL_DEFAULT 0x00000000
#define BCHP_MEMC_GEN_2_PFRI_3_LADDR_FIFO_STATUS_LADDR1_FIFO_FULL_YES 1
#define BCHP_MEMC_GEN_2_PFRI_3_LADDR_FIFO_STATUS_LADDR1_FIFO_FULL_NO 0

/* MEMC_GEN_2 :: PFRI_3_LADDR_FIFO_STATUS :: LADDR_LADDR1_FIFO_EMPTY [24:24] */
#define BCHP_MEMC_GEN_2_PFRI_3_LADDR_FIFO_STATUS_LADDR_LADDR1_FIFO_EMPTY_MASK 0x01000000
#define BCHP_MEMC_GEN_2_PFRI_3_LADDR_FIFO_STATUS_LADDR_LADDR1_FIFO_EMPTY_SHIFT 24
#define BCHP_MEMC_GEN_2_PFRI_3_LADDR_FIFO_STATUS_LADDR_LADDR1_FIFO_EMPTY_DEFAULT 0x00000001
#define BCHP_MEMC_GEN_2_PFRI_3_LADDR_FIFO_STATUS_LADDR_LADDR1_FIFO_EMPTY_YES 1
#define BCHP_MEMC_GEN_2_PFRI_3_LADDR_FIFO_STATUS_LADDR_LADDR1_FIFO_EMPTY_NO 0

/* MEMC_GEN_2 :: PFRI_3_LADDR_FIFO_STATUS :: LADDR1_FIFO_LEVEL [23:16] */
#define BCHP_MEMC_GEN_2_PFRI_3_LADDR_FIFO_STATUS_LADDR1_FIFO_LEVEL_MASK 0x00ff0000
#define BCHP_MEMC_GEN_2_PFRI_3_LADDR_FIFO_STATUS_LADDR1_FIFO_LEVEL_SHIFT 16
#define BCHP_MEMC_GEN_2_PFRI_3_LADDR_FIFO_STATUS_LADDR1_FIFO_LEVEL_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_3_LADDR_FIFO_STATUS :: reserved1 [15:10] */
#define BCHP_MEMC_GEN_2_PFRI_3_LADDR_FIFO_STATUS_reserved1_MASK    0x0000fc00
#define BCHP_MEMC_GEN_2_PFRI_3_LADDR_FIFO_STATUS_reserved1_SHIFT   10

/* MEMC_GEN_2 :: PFRI_3_LADDR_FIFO_STATUS :: LADDR0_FIFO_FULL [09:09] */
#define BCHP_MEMC_GEN_2_PFRI_3_LADDR_FIFO_STATUS_LADDR0_FIFO_FULL_MASK 0x00000200
#define BCHP_MEMC_GEN_2_PFRI_3_LADDR_FIFO_STATUS_LADDR0_FIFO_FULL_SHIFT 9
#define BCHP_MEMC_GEN_2_PFRI_3_LADDR_FIFO_STATUS_LADDR0_FIFO_FULL_DEFAULT 0x00000000
#define BCHP_MEMC_GEN_2_PFRI_3_LADDR_FIFO_STATUS_LADDR0_FIFO_FULL_YES 1
#define BCHP_MEMC_GEN_2_PFRI_3_LADDR_FIFO_STATUS_LADDR0_FIFO_FULL_NO 0

/* MEMC_GEN_2 :: PFRI_3_LADDR_FIFO_STATUS :: LADDR_LADDR0_FIFO_EMPTY [08:08] */
#define BCHP_MEMC_GEN_2_PFRI_3_LADDR_FIFO_STATUS_LADDR_LADDR0_FIFO_EMPTY_MASK 0x00000100
#define BCHP_MEMC_GEN_2_PFRI_3_LADDR_FIFO_STATUS_LADDR_LADDR0_FIFO_EMPTY_SHIFT 8
#define BCHP_MEMC_GEN_2_PFRI_3_LADDR_FIFO_STATUS_LADDR_LADDR0_FIFO_EMPTY_DEFAULT 0x00000001
#define BCHP_MEMC_GEN_2_PFRI_3_LADDR_FIFO_STATUS_LADDR_LADDR0_FIFO_EMPTY_YES 1
#define BCHP_MEMC_GEN_2_PFRI_3_LADDR_FIFO_STATUS_LADDR_LADDR0_FIFO_EMPTY_NO 0

/* MEMC_GEN_2 :: PFRI_3_LADDR_FIFO_STATUS :: LADDR0_FIFO_LEVEL [07:00] */
#define BCHP_MEMC_GEN_2_PFRI_3_LADDR_FIFO_STATUS_LADDR0_FIFO_LEVEL_MASK 0x000000ff
#define BCHP_MEMC_GEN_2_PFRI_3_LADDR_FIFO_STATUS_LADDR0_FIFO_LEVEL_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_3_LADDR_FIFO_STATUS_LADDR0_FIFO_LEVEL_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_3_TEST_CLIENT_COMMAND - PFRI 3 test client command register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_3_TEST_CLIENT_COMMAND :: PFRI_TC_GW_ADDR_31_0 [31:00] */
#define BCHP_MEMC_GEN_2_PFRI_3_TEST_CLIENT_COMMAND_PFRI_TC_GW_ADDR_31_0_MASK 0xffffffff
#define BCHP_MEMC_GEN_2_PFRI_3_TEST_CLIENT_COMMAND_PFRI_TC_GW_ADDR_31_0_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_3_TEST_CLIENT_COMMAND_PFRI_TC_GW_ADDR_31_0_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_3_TEST_CLIENT_COMMAND_UPPER - PFRI 3 test client command register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_3_TEST_CLIENT_COMMAND_UPPER :: reserved0 [31:07] */
#define BCHP_MEMC_GEN_2_PFRI_3_TEST_CLIENT_COMMAND_UPPER_reserved0_MASK 0xffffff80
#define BCHP_MEMC_GEN_2_PFRI_3_TEST_CLIENT_COMMAND_UPPER_reserved0_SHIFT 7

/* MEMC_GEN_2 :: PFRI_3_TEST_CLIENT_COMMAND_UPPER :: PFRI_TC_FIELD_PAT [06:06] */
#define BCHP_MEMC_GEN_2_PFRI_3_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_FIELD_PAT_MASK 0x00000040
#define BCHP_MEMC_GEN_2_PFRI_3_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_FIELD_PAT_SHIFT 6
#define BCHP_MEMC_GEN_2_PFRI_3_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_FIELD_PAT_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_3_TEST_CLIENT_COMMAND_UPPER :: PFRI_TC_SOG [05:05] */
#define BCHP_MEMC_GEN_2_PFRI_3_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_SOG_MASK 0x00000020
#define BCHP_MEMC_GEN_2_PFRI_3_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_SOG_SHIFT 5
#define BCHP_MEMC_GEN_2_PFRI_3_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_SOG_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_3_TEST_CLIENT_COMMAND_UPPER :: PFRI_TC_EOG [04:04] */
#define BCHP_MEMC_GEN_2_PFRI_3_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_EOG_MASK 0x00000010
#define BCHP_MEMC_GEN_2_PFRI_3_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_EOG_SHIFT 4
#define BCHP_MEMC_GEN_2_PFRI_3_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_EOG_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_3_TEST_CLIENT_COMMAND_UPPER :: PFRI_TC_GW_ADDR_35_32 [03:00] */
#define BCHP_MEMC_GEN_2_PFRI_3_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_GW_ADDR_35_32_MASK 0x0000000f
#define BCHP_MEMC_GEN_2_PFRI_3_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_GW_ADDR_35_32_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_3_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_GW_ADDR_35_32_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_3_TEST_CLIENT_BUSY_FLAG - PFRI 3 test client busy flag register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_3_TEST_CLIENT_BUSY_FLAG :: reserved0 [31:01] */
#define BCHP_MEMC_GEN_2_PFRI_3_TEST_CLIENT_BUSY_FLAG_reserved0_MASK 0xfffffffe
#define BCHP_MEMC_GEN_2_PFRI_3_TEST_CLIENT_BUSY_FLAG_reserved0_SHIFT 1

/* MEMC_GEN_2 :: PFRI_3_TEST_CLIENT_BUSY_FLAG :: BUSY_FLAG [00:00] */
#define BCHP_MEMC_GEN_2_PFRI_3_TEST_CLIENT_BUSY_FLAG_BUSY_FLAG_MASK 0x00000001
#define BCHP_MEMC_GEN_2_PFRI_3_TEST_CLIENT_BUSY_FLAG_BUSY_FLAG_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_3_TEST_CLIENT_BUSY_FLAG_BUSY_FLAG_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_3_THROTTLE_CONFIG - PFRI 3 Throttle Configuration
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_3_THROTTLE_CONFIG :: Enable [31:31] */
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_CONFIG_Enable_MASK         0x80000000
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_CONFIG_Enable_SHIFT        31
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_CONFIG_Enable_DEFAULT      0x00000000

/* MEMC_GEN_2 :: PFRI_3_THROTTLE_CONFIG :: reserved_for_eco0 [30:24] */
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_CONFIG_reserved_for_eco0_MASK 0x7f000000
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_CONFIG_reserved_for_eco0_SHIFT 24
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_CONFIG_reserved_for_eco0_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_3_THROTTLE_CONFIG :: AlternatePriority [23:16] */
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_CONFIG_AlternatePriority_MASK 0x00ff0000
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_CONFIG_AlternatePriority_SHIFT 16
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_CONFIG_AlternatePriority_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_3_THROTTLE_CONFIG :: ReqMinGW [15:08] */
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_CONFIG_ReqMinGW_MASK       0x0000ff00
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_CONFIG_ReqMinGW_SHIFT      8
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_CONFIG_ReqMinGW_DEFAULT    0x00000000

/* MEMC_GEN_2 :: PFRI_3_THROTTLE_CONFIG :: ReqConstGW [07:00] */
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_CONFIG_ReqConstGW_MASK     0x000000ff
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_CONFIG_ReqConstGW_SHIFT    0
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_CONFIG_ReqConstGW_DEFAULT  0x00000000

/***************************************************************************
 *PFRI_3_THROTTLE_FILTER_CTRL - PFRI 3 Throttle Filter Control
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_3_THROTTLE_FILTER_CTRL :: reserved0 [31:31] */
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_FILTER_CTRL_reserved0_MASK 0x80000000
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_FILTER_CTRL_reserved0_SHIFT 31

/* MEMC_GEN_2 :: PFRI_3_THROTTLE_FILTER_CTRL :: LeakageK [30:28] */
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_FILTER_CTRL_LeakageK_MASK  0x70000000
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_FILTER_CTRL_LeakageK_SHIFT 28
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_FILTER_CTRL_LeakageK_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_3_THROTTLE_FILTER_CTRL :: reserved_for_padding1 [27:24] */
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_FILTER_CTRL_reserved_for_padding1_MASK 0x0f000000
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_FILTER_CTRL_reserved_for_padding1_SHIFT 24

/* MEMC_GEN_2 :: PFRI_3_THROTTLE_FILTER_CTRL :: UpdatePeriod [23:00] */
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_FILTER_CTRL_UpdatePeriod_MASK 0x00ffffff
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_FILTER_CTRL_UpdatePeriod_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_FILTER_CTRL_UpdatePeriod_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_3_THROTTLE_THRESH0 - PFRI 3 Throttle Threshold 0
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_3_THROTTLE_THRESH0 :: reserved0 [31:24] */
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_THRESH0_reserved0_MASK     0xff000000
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_THRESH0_reserved0_SHIFT    24

/* MEMC_GEN_2 :: PFRI_3_THROTTLE_THRESH0 :: ThresholdGW [23:00] */
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_THRESH0_ThresholdGW_MASK   0x00ffffff
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_THRESH0_ThresholdGW_SHIFT  0
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_THRESH0_ThresholdGW_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_3_THROTTLE_THRESH1 - PFRI 3 Throttle Threshold 1
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_3_THROTTLE_THRESH1 :: reserved0 [31:24] */
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_THRESH1_reserved0_MASK     0xff000000
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_THRESH1_reserved0_SHIFT    24

/* MEMC_GEN_2 :: PFRI_3_THROTTLE_THRESH1 :: ThresholdGW [23:00] */
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_THRESH1_ThresholdGW_MASK   0x00ffffff
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_THRESH1_ThresholdGW_SHIFT  0
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_THRESH1_ThresholdGW_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_3_THROTTLE_STATUS - PFRI 3 Throttle Status
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_3_THROTTLE_STATUS :: reserved0 [31:03] */
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_STATUS_reserved0_MASK      0xfffffff8
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_STATUS_reserved0_SHIFT     3

/* MEMC_GEN_2 :: PFRI_3_THROTTLE_STATUS :: ClientThresholdExceeded [02:02] */
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_STATUS_ClientThresholdExceeded_MASK 0x00000004
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_STATUS_ClientThresholdExceeded_SHIFT 2
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_STATUS_ClientThresholdExceeded_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_3_THROTTLE_STATUS :: ClientThresholdState [01:01] */
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_STATUS_ClientThresholdState_MASK 0x00000002
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_STATUS_ClientThresholdState_SHIFT 1
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_STATUS_ClientThresholdState_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_3_THROTTLE_STATUS :: ClientThresholdInput [00:00] */
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_STATUS_ClientThresholdInput_MASK 0x00000001
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_STATUS_ClientThresholdInput_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_STATUS_ClientThresholdInput_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_3_THROTTLE_STATE_MAX - PFRI 3 Throttle State Max
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_3_THROTTLE_STATE_MAX :: reserved0 [31:26] */
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_STATE_MAX_reserved0_MASK   0xfc000000
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_STATE_MAX_reserved0_SHIFT  26

/* MEMC_GEN_2 :: PFRI_3_THROTTLE_STATE_MAX :: FilterStateMaxGW [25:00] */
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_STATE_MAX_FilterStateMaxGW_MASK 0x03ffffff
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_STATE_MAX_FilterStateMaxGW_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_STATE_MAX_FilterStateMaxGW_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_3_THROTTLE_COUNT_NORM - PFRI 3 Throttle Count Normal Priority
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_3_THROTTLE_COUNT_NORM :: CountGW [31:00] */
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_COUNT_NORM_CountGW_MASK    0xffffffff
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_COUNT_NORM_CountGW_SHIFT   0
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_COUNT_NORM_CountGW_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_3_THROTTLE_COUNT_ALT - PFRI 3 Throttle Count Alternate Prioirty
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_3_THROTTLE_COUNT_ALT :: CountGW [31:00] */
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_COUNT_ALT_CountGW_MASK     0xffffffff
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_COUNT_ALT_CountGW_SHIFT    0
#define BCHP_MEMC_GEN_2_PFRI_3_THROTTLE_COUNT_ALT_CountGW_DEFAULT  0x00000000

/***************************************************************************
 *PFRI_4_PAGE_BRK_INTR_INFO_0 - PFRI 4 Page Break Interrupt Information Register 0
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_4_PAGE_BRK_INTR_INFO_0 :: reserved0 [31:24] */
#define BCHP_MEMC_GEN_2_PFRI_4_PAGE_BRK_INTR_INFO_0_reserved0_MASK 0xff000000
#define BCHP_MEMC_GEN_2_PFRI_4_PAGE_BRK_INTR_INFO_0_reserved0_SHIFT 24

/* MEMC_GEN_2 :: PFRI_4_PAGE_BRK_INTR_INFO_0 :: BANK_ADDRESS [23:20] */
#define BCHP_MEMC_GEN_2_PFRI_4_PAGE_BRK_INTR_INFO_0_BANK_ADDRESS_MASK 0x00f00000
#define BCHP_MEMC_GEN_2_PFRI_4_PAGE_BRK_INTR_INFO_0_BANK_ADDRESS_SHIFT 20
#define BCHP_MEMC_GEN_2_PFRI_4_PAGE_BRK_INTR_INFO_0_BANK_ADDRESS_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_4_PAGE_BRK_INTR_INFO_0 :: reserved1 [19:17] */
#define BCHP_MEMC_GEN_2_PFRI_4_PAGE_BRK_INTR_INFO_0_reserved1_MASK 0x000e0000
#define BCHP_MEMC_GEN_2_PFRI_4_PAGE_BRK_INTR_INFO_0_reserved1_SHIFT 17

/* MEMC_GEN_2 :: PFRI_4_PAGE_BRK_INTR_INFO_0 :: ROW_ADDRESS [16:00] */
#define BCHP_MEMC_GEN_2_PFRI_4_PAGE_BRK_INTR_INFO_0_ROW_ADDRESS_MASK 0x0001ffff
#define BCHP_MEMC_GEN_2_PFRI_4_PAGE_BRK_INTR_INFO_0_ROW_ADDRESS_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_4_PAGE_BRK_INTR_INFO_0_ROW_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_4_PAGE_BRK_INTR_INFO_1 - PFRI 4 Page Break Interrupt Information Register 1
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_4_PAGE_BRK_INTR_INFO_1 :: reserved0 [31:24] */
#define BCHP_MEMC_GEN_2_PFRI_4_PAGE_BRK_INTR_INFO_1_reserved0_MASK 0xff000000
#define BCHP_MEMC_GEN_2_PFRI_4_PAGE_BRK_INTR_INFO_1_reserved0_SHIFT 24

/* MEMC_GEN_2 :: PFRI_4_PAGE_BRK_INTR_INFO_1 :: BANK_ADDRESS [23:20] */
#define BCHP_MEMC_GEN_2_PFRI_4_PAGE_BRK_INTR_INFO_1_BANK_ADDRESS_MASK 0x00f00000
#define BCHP_MEMC_GEN_2_PFRI_4_PAGE_BRK_INTR_INFO_1_BANK_ADDRESS_SHIFT 20
#define BCHP_MEMC_GEN_2_PFRI_4_PAGE_BRK_INTR_INFO_1_BANK_ADDRESS_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_4_PAGE_BRK_INTR_INFO_1 :: reserved1 [19:17] */
#define BCHP_MEMC_GEN_2_PFRI_4_PAGE_BRK_INTR_INFO_1_reserved1_MASK 0x000e0000
#define BCHP_MEMC_GEN_2_PFRI_4_PAGE_BRK_INTR_INFO_1_reserved1_SHIFT 17

/* MEMC_GEN_2 :: PFRI_4_PAGE_BRK_INTR_INFO_1 :: ROW_ADDRESS [16:00] */
#define BCHP_MEMC_GEN_2_PFRI_4_PAGE_BRK_INTR_INFO_1_ROW_ADDRESS_MASK 0x0001ffff
#define BCHP_MEMC_GEN_2_PFRI_4_PAGE_BRK_INTR_INFO_1_ROW_ADDRESS_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_4_PAGE_BRK_INTR_INFO_1_ROW_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_4_VIOL_ADDR_LSB - PFRI 4 Violation Address LSB Register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_4_VIOL_ADDR_LSB :: GW_ADDR_31_0 [31:00] */
#define BCHP_MEMC_GEN_2_PFRI_4_VIOL_ADDR_LSB_GW_ADDR_31_0_MASK     0xffffffff
#define BCHP_MEMC_GEN_2_PFRI_4_VIOL_ADDR_LSB_GW_ADDR_31_0_SHIFT    0
#define BCHP_MEMC_GEN_2_PFRI_4_VIOL_ADDR_LSB_GW_ADDR_31_0_DEFAULT  0x00000000

/***************************************************************************
 *PFRI_4_VIOL_ADDR_MSB - PFRI 4 Violation Address MSB Register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_4_VIOL_ADDR_MSB :: reserved0 [31:04] */
#define BCHP_MEMC_GEN_2_PFRI_4_VIOL_ADDR_MSB_reserved0_MASK        0xfffffff0
#define BCHP_MEMC_GEN_2_PFRI_4_VIOL_ADDR_MSB_reserved0_SHIFT       4

/* MEMC_GEN_2 :: PFRI_4_VIOL_ADDR_MSB :: GW_ADDR_35_32 [03:00] */
#define BCHP_MEMC_GEN_2_PFRI_4_VIOL_ADDR_MSB_GW_ADDR_35_32_MASK    0x0000000f
#define BCHP_MEMC_GEN_2_PFRI_4_VIOL_ADDR_MSB_GW_ADDR_35_32_SHIFT   0
#define BCHP_MEMC_GEN_2_PFRI_4_VIOL_ADDR_MSB_GW_ADDR_35_32_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_4_VIOLATION_INFO_WRITE_CLEAR - PFRI 4 violation info write clear register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_4_VIOLATION_INFO_WRITE_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_GEN_2_PFRI_4_VIOLATION_INFO_WRITE_CLEAR_reserved0_MASK 0xfffffffe
#define BCHP_MEMC_GEN_2_PFRI_4_VIOLATION_INFO_WRITE_CLEAR_reserved0_SHIFT 1

/* MEMC_GEN_2 :: PFRI_4_VIOLATION_INFO_WRITE_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_GEN_2_PFRI_4_VIOLATION_INFO_WRITE_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_GEN_2_PFRI_4_VIOLATION_INFO_WRITE_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_4_VIOLATION_INFO_WRITE_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_4_LADDR_FIFO_DEPTH_COUNT - PFRI 4 Laddr fifo depth count register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_4_LADDR_FIFO_DEPTH_COUNT :: reserved0 [31:08] */
#define BCHP_MEMC_GEN_2_PFRI_4_LADDR_FIFO_DEPTH_COUNT_reserved0_MASK 0xffffff00
#define BCHP_MEMC_GEN_2_PFRI_4_LADDR_FIFO_DEPTH_COUNT_reserved0_SHIFT 8

/* MEMC_GEN_2 :: PFRI_4_LADDR_FIFO_DEPTH_COUNT :: DEPTH_COUNT [07:00] */
#define BCHP_MEMC_GEN_2_PFRI_4_LADDR_FIFO_DEPTH_COUNT_DEPTH_COUNT_MASK 0x000000ff
#define BCHP_MEMC_GEN_2_PFRI_4_LADDR_FIFO_DEPTH_COUNT_DEPTH_COUNT_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_4_LADDR_FIFO_DEPTH_COUNT_DEPTH_COUNT_DEFAULT 0x00000060

/***************************************************************************
 *PFRI_4_LADDR_FIFO_STATUS - PFRI 4 Laddr fifo status register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_4_LADDR_FIFO_STATUS :: reserved0 [31:26] */
#define BCHP_MEMC_GEN_2_PFRI_4_LADDR_FIFO_STATUS_reserved0_MASK    0xfc000000
#define BCHP_MEMC_GEN_2_PFRI_4_LADDR_FIFO_STATUS_reserved0_SHIFT   26

/* MEMC_GEN_2 :: PFRI_4_LADDR_FIFO_STATUS :: LADDR1_FIFO_FULL [25:25] */
#define BCHP_MEMC_GEN_2_PFRI_4_LADDR_FIFO_STATUS_LADDR1_FIFO_FULL_MASK 0x02000000
#define BCHP_MEMC_GEN_2_PFRI_4_LADDR_FIFO_STATUS_LADDR1_FIFO_FULL_SHIFT 25
#define BCHP_MEMC_GEN_2_PFRI_4_LADDR_FIFO_STATUS_LADDR1_FIFO_FULL_DEFAULT 0x00000000
#define BCHP_MEMC_GEN_2_PFRI_4_LADDR_FIFO_STATUS_LADDR1_FIFO_FULL_YES 1
#define BCHP_MEMC_GEN_2_PFRI_4_LADDR_FIFO_STATUS_LADDR1_FIFO_FULL_NO 0

/* MEMC_GEN_2 :: PFRI_4_LADDR_FIFO_STATUS :: LADDR_LADDR1_FIFO_EMPTY [24:24] */
#define BCHP_MEMC_GEN_2_PFRI_4_LADDR_FIFO_STATUS_LADDR_LADDR1_FIFO_EMPTY_MASK 0x01000000
#define BCHP_MEMC_GEN_2_PFRI_4_LADDR_FIFO_STATUS_LADDR_LADDR1_FIFO_EMPTY_SHIFT 24
#define BCHP_MEMC_GEN_2_PFRI_4_LADDR_FIFO_STATUS_LADDR_LADDR1_FIFO_EMPTY_DEFAULT 0x00000001
#define BCHP_MEMC_GEN_2_PFRI_4_LADDR_FIFO_STATUS_LADDR_LADDR1_FIFO_EMPTY_YES 1
#define BCHP_MEMC_GEN_2_PFRI_4_LADDR_FIFO_STATUS_LADDR_LADDR1_FIFO_EMPTY_NO 0

/* MEMC_GEN_2 :: PFRI_4_LADDR_FIFO_STATUS :: LADDR1_FIFO_LEVEL [23:16] */
#define BCHP_MEMC_GEN_2_PFRI_4_LADDR_FIFO_STATUS_LADDR1_FIFO_LEVEL_MASK 0x00ff0000
#define BCHP_MEMC_GEN_2_PFRI_4_LADDR_FIFO_STATUS_LADDR1_FIFO_LEVEL_SHIFT 16
#define BCHP_MEMC_GEN_2_PFRI_4_LADDR_FIFO_STATUS_LADDR1_FIFO_LEVEL_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_4_LADDR_FIFO_STATUS :: reserved1 [15:10] */
#define BCHP_MEMC_GEN_2_PFRI_4_LADDR_FIFO_STATUS_reserved1_MASK    0x0000fc00
#define BCHP_MEMC_GEN_2_PFRI_4_LADDR_FIFO_STATUS_reserved1_SHIFT   10

/* MEMC_GEN_2 :: PFRI_4_LADDR_FIFO_STATUS :: LADDR0_FIFO_FULL [09:09] */
#define BCHP_MEMC_GEN_2_PFRI_4_LADDR_FIFO_STATUS_LADDR0_FIFO_FULL_MASK 0x00000200
#define BCHP_MEMC_GEN_2_PFRI_4_LADDR_FIFO_STATUS_LADDR0_FIFO_FULL_SHIFT 9
#define BCHP_MEMC_GEN_2_PFRI_4_LADDR_FIFO_STATUS_LADDR0_FIFO_FULL_DEFAULT 0x00000000
#define BCHP_MEMC_GEN_2_PFRI_4_LADDR_FIFO_STATUS_LADDR0_FIFO_FULL_YES 1
#define BCHP_MEMC_GEN_2_PFRI_4_LADDR_FIFO_STATUS_LADDR0_FIFO_FULL_NO 0

/* MEMC_GEN_2 :: PFRI_4_LADDR_FIFO_STATUS :: LADDR_LADDR0_FIFO_EMPTY [08:08] */
#define BCHP_MEMC_GEN_2_PFRI_4_LADDR_FIFO_STATUS_LADDR_LADDR0_FIFO_EMPTY_MASK 0x00000100
#define BCHP_MEMC_GEN_2_PFRI_4_LADDR_FIFO_STATUS_LADDR_LADDR0_FIFO_EMPTY_SHIFT 8
#define BCHP_MEMC_GEN_2_PFRI_4_LADDR_FIFO_STATUS_LADDR_LADDR0_FIFO_EMPTY_DEFAULT 0x00000001
#define BCHP_MEMC_GEN_2_PFRI_4_LADDR_FIFO_STATUS_LADDR_LADDR0_FIFO_EMPTY_YES 1
#define BCHP_MEMC_GEN_2_PFRI_4_LADDR_FIFO_STATUS_LADDR_LADDR0_FIFO_EMPTY_NO 0

/* MEMC_GEN_2 :: PFRI_4_LADDR_FIFO_STATUS :: LADDR0_FIFO_LEVEL [07:00] */
#define BCHP_MEMC_GEN_2_PFRI_4_LADDR_FIFO_STATUS_LADDR0_FIFO_LEVEL_MASK 0x000000ff
#define BCHP_MEMC_GEN_2_PFRI_4_LADDR_FIFO_STATUS_LADDR0_FIFO_LEVEL_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_4_LADDR_FIFO_STATUS_LADDR0_FIFO_LEVEL_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_4_TEST_CLIENT_COMMAND - PFRI 4 test client command register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_4_TEST_CLIENT_COMMAND :: PFRI_TC_GW_ADDR_31_0 [31:00] */
#define BCHP_MEMC_GEN_2_PFRI_4_TEST_CLIENT_COMMAND_PFRI_TC_GW_ADDR_31_0_MASK 0xffffffff
#define BCHP_MEMC_GEN_2_PFRI_4_TEST_CLIENT_COMMAND_PFRI_TC_GW_ADDR_31_0_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_4_TEST_CLIENT_COMMAND_PFRI_TC_GW_ADDR_31_0_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_4_TEST_CLIENT_COMMAND_UPPER - PFRI 4 test client command register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_4_TEST_CLIENT_COMMAND_UPPER :: reserved0 [31:07] */
#define BCHP_MEMC_GEN_2_PFRI_4_TEST_CLIENT_COMMAND_UPPER_reserved0_MASK 0xffffff80
#define BCHP_MEMC_GEN_2_PFRI_4_TEST_CLIENT_COMMAND_UPPER_reserved0_SHIFT 7

/* MEMC_GEN_2 :: PFRI_4_TEST_CLIENT_COMMAND_UPPER :: PFRI_TC_FIELD_PAT [06:06] */
#define BCHP_MEMC_GEN_2_PFRI_4_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_FIELD_PAT_MASK 0x00000040
#define BCHP_MEMC_GEN_2_PFRI_4_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_FIELD_PAT_SHIFT 6
#define BCHP_MEMC_GEN_2_PFRI_4_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_FIELD_PAT_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_4_TEST_CLIENT_COMMAND_UPPER :: PFRI_TC_SOG [05:05] */
#define BCHP_MEMC_GEN_2_PFRI_4_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_SOG_MASK 0x00000020
#define BCHP_MEMC_GEN_2_PFRI_4_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_SOG_SHIFT 5
#define BCHP_MEMC_GEN_2_PFRI_4_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_SOG_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_4_TEST_CLIENT_COMMAND_UPPER :: PFRI_TC_EOG [04:04] */
#define BCHP_MEMC_GEN_2_PFRI_4_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_EOG_MASK 0x00000010
#define BCHP_MEMC_GEN_2_PFRI_4_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_EOG_SHIFT 4
#define BCHP_MEMC_GEN_2_PFRI_4_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_EOG_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_4_TEST_CLIENT_COMMAND_UPPER :: PFRI_TC_GW_ADDR_35_32 [03:00] */
#define BCHP_MEMC_GEN_2_PFRI_4_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_GW_ADDR_35_32_MASK 0x0000000f
#define BCHP_MEMC_GEN_2_PFRI_4_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_GW_ADDR_35_32_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_4_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_GW_ADDR_35_32_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_4_TEST_CLIENT_BUSY_FLAG - PFRI 4 test client busy flag register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_4_TEST_CLIENT_BUSY_FLAG :: reserved0 [31:01] */
#define BCHP_MEMC_GEN_2_PFRI_4_TEST_CLIENT_BUSY_FLAG_reserved0_MASK 0xfffffffe
#define BCHP_MEMC_GEN_2_PFRI_4_TEST_CLIENT_BUSY_FLAG_reserved0_SHIFT 1

/* MEMC_GEN_2 :: PFRI_4_TEST_CLIENT_BUSY_FLAG :: BUSY_FLAG [00:00] */
#define BCHP_MEMC_GEN_2_PFRI_4_TEST_CLIENT_BUSY_FLAG_BUSY_FLAG_MASK 0x00000001
#define BCHP_MEMC_GEN_2_PFRI_4_TEST_CLIENT_BUSY_FLAG_BUSY_FLAG_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_4_TEST_CLIENT_BUSY_FLAG_BUSY_FLAG_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_4_THROTTLE_CONFIG - PFRI 4 Throttle Configuration
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_4_THROTTLE_CONFIG :: Enable [31:31] */
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_CONFIG_Enable_MASK         0x80000000
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_CONFIG_Enable_SHIFT        31
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_CONFIG_Enable_DEFAULT      0x00000000

/* MEMC_GEN_2 :: PFRI_4_THROTTLE_CONFIG :: reserved_for_eco0 [30:24] */
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_CONFIG_reserved_for_eco0_MASK 0x7f000000
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_CONFIG_reserved_for_eco0_SHIFT 24
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_CONFIG_reserved_for_eco0_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_4_THROTTLE_CONFIG :: AlternatePriority [23:16] */
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_CONFIG_AlternatePriority_MASK 0x00ff0000
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_CONFIG_AlternatePriority_SHIFT 16
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_CONFIG_AlternatePriority_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_4_THROTTLE_CONFIG :: ReqMinGW [15:08] */
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_CONFIG_ReqMinGW_MASK       0x0000ff00
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_CONFIG_ReqMinGW_SHIFT      8
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_CONFIG_ReqMinGW_DEFAULT    0x00000000

/* MEMC_GEN_2 :: PFRI_4_THROTTLE_CONFIG :: ReqConstGW [07:00] */
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_CONFIG_ReqConstGW_MASK     0x000000ff
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_CONFIG_ReqConstGW_SHIFT    0
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_CONFIG_ReqConstGW_DEFAULT  0x00000000

/***************************************************************************
 *PFRI_4_THROTTLE_FILTER_CTRL - PFRI 4 Throttle Filter Control
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_4_THROTTLE_FILTER_CTRL :: reserved0 [31:31] */
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_FILTER_CTRL_reserved0_MASK 0x80000000
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_FILTER_CTRL_reserved0_SHIFT 31

/* MEMC_GEN_2 :: PFRI_4_THROTTLE_FILTER_CTRL :: LeakageK [30:28] */
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_FILTER_CTRL_LeakageK_MASK  0x70000000
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_FILTER_CTRL_LeakageK_SHIFT 28
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_FILTER_CTRL_LeakageK_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_4_THROTTLE_FILTER_CTRL :: reserved_for_padding1 [27:24] */
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_FILTER_CTRL_reserved_for_padding1_MASK 0x0f000000
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_FILTER_CTRL_reserved_for_padding1_SHIFT 24

/* MEMC_GEN_2 :: PFRI_4_THROTTLE_FILTER_CTRL :: UpdatePeriod [23:00] */
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_FILTER_CTRL_UpdatePeriod_MASK 0x00ffffff
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_FILTER_CTRL_UpdatePeriod_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_FILTER_CTRL_UpdatePeriod_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_4_THROTTLE_THRESH0 - PFRI 4 Throttle Threshold 0
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_4_THROTTLE_THRESH0 :: reserved0 [31:24] */
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_THRESH0_reserved0_MASK     0xff000000
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_THRESH0_reserved0_SHIFT    24

/* MEMC_GEN_2 :: PFRI_4_THROTTLE_THRESH0 :: ThresholdGW [23:00] */
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_THRESH0_ThresholdGW_MASK   0x00ffffff
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_THRESH0_ThresholdGW_SHIFT  0
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_THRESH0_ThresholdGW_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_4_THROTTLE_THRESH1 - PFRI 4 Throttle Threshold 1
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_4_THROTTLE_THRESH1 :: reserved0 [31:24] */
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_THRESH1_reserved0_MASK     0xff000000
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_THRESH1_reserved0_SHIFT    24

/* MEMC_GEN_2 :: PFRI_4_THROTTLE_THRESH1 :: ThresholdGW [23:00] */
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_THRESH1_ThresholdGW_MASK   0x00ffffff
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_THRESH1_ThresholdGW_SHIFT  0
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_THRESH1_ThresholdGW_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_4_THROTTLE_STATUS - PFRI 4 Throttle Status
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_4_THROTTLE_STATUS :: reserved0 [31:03] */
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_STATUS_reserved0_MASK      0xfffffff8
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_STATUS_reserved0_SHIFT     3

/* MEMC_GEN_2 :: PFRI_4_THROTTLE_STATUS :: ClientThresholdExceeded [02:02] */
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_STATUS_ClientThresholdExceeded_MASK 0x00000004
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_STATUS_ClientThresholdExceeded_SHIFT 2
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_STATUS_ClientThresholdExceeded_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_4_THROTTLE_STATUS :: ClientThresholdState [01:01] */
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_STATUS_ClientThresholdState_MASK 0x00000002
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_STATUS_ClientThresholdState_SHIFT 1
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_STATUS_ClientThresholdState_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_4_THROTTLE_STATUS :: ClientThresholdInput [00:00] */
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_STATUS_ClientThresholdInput_MASK 0x00000001
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_STATUS_ClientThresholdInput_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_STATUS_ClientThresholdInput_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_4_THROTTLE_STATE_MAX - PFRI 4 Throttle State Max
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_4_THROTTLE_STATE_MAX :: reserved0 [31:26] */
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_STATE_MAX_reserved0_MASK   0xfc000000
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_STATE_MAX_reserved0_SHIFT  26

/* MEMC_GEN_2 :: PFRI_4_THROTTLE_STATE_MAX :: FilterStateMaxGW [25:00] */
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_STATE_MAX_FilterStateMaxGW_MASK 0x03ffffff
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_STATE_MAX_FilterStateMaxGW_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_STATE_MAX_FilterStateMaxGW_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_4_THROTTLE_COUNT_NORM - PFRI 4 Throttle Count Normal Priority
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_4_THROTTLE_COUNT_NORM :: CountGW [31:00] */
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_COUNT_NORM_CountGW_MASK    0xffffffff
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_COUNT_NORM_CountGW_SHIFT   0
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_COUNT_NORM_CountGW_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_4_THROTTLE_COUNT_ALT - PFRI 4 Throttle Count Alternate Prioirty
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_4_THROTTLE_COUNT_ALT :: CountGW [31:00] */
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_COUNT_ALT_CountGW_MASK     0xffffffff
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_COUNT_ALT_CountGW_SHIFT    0
#define BCHP_MEMC_GEN_2_PFRI_4_THROTTLE_COUNT_ALT_CountGW_DEFAULT  0x00000000

/***************************************************************************
 *PFRI_5_PAGE_BRK_INTR_INFO_0 - PFRI 5 Page Break Interrupt Information Register 0
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_5_PAGE_BRK_INTR_INFO_0 :: reserved0 [31:24] */
#define BCHP_MEMC_GEN_2_PFRI_5_PAGE_BRK_INTR_INFO_0_reserved0_MASK 0xff000000
#define BCHP_MEMC_GEN_2_PFRI_5_PAGE_BRK_INTR_INFO_0_reserved0_SHIFT 24

/* MEMC_GEN_2 :: PFRI_5_PAGE_BRK_INTR_INFO_0 :: BANK_ADDRESS [23:20] */
#define BCHP_MEMC_GEN_2_PFRI_5_PAGE_BRK_INTR_INFO_0_BANK_ADDRESS_MASK 0x00f00000
#define BCHP_MEMC_GEN_2_PFRI_5_PAGE_BRK_INTR_INFO_0_BANK_ADDRESS_SHIFT 20
#define BCHP_MEMC_GEN_2_PFRI_5_PAGE_BRK_INTR_INFO_0_BANK_ADDRESS_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_5_PAGE_BRK_INTR_INFO_0 :: reserved1 [19:17] */
#define BCHP_MEMC_GEN_2_PFRI_5_PAGE_BRK_INTR_INFO_0_reserved1_MASK 0x000e0000
#define BCHP_MEMC_GEN_2_PFRI_5_PAGE_BRK_INTR_INFO_0_reserved1_SHIFT 17

/* MEMC_GEN_2 :: PFRI_5_PAGE_BRK_INTR_INFO_0 :: ROW_ADDRESS [16:00] */
#define BCHP_MEMC_GEN_2_PFRI_5_PAGE_BRK_INTR_INFO_0_ROW_ADDRESS_MASK 0x0001ffff
#define BCHP_MEMC_GEN_2_PFRI_5_PAGE_BRK_INTR_INFO_0_ROW_ADDRESS_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_5_PAGE_BRK_INTR_INFO_0_ROW_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_5_PAGE_BRK_INTR_INFO_1 - PFRI 5 Page Break Interrupt Information Register 1
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_5_PAGE_BRK_INTR_INFO_1 :: reserved0 [31:24] */
#define BCHP_MEMC_GEN_2_PFRI_5_PAGE_BRK_INTR_INFO_1_reserved0_MASK 0xff000000
#define BCHP_MEMC_GEN_2_PFRI_5_PAGE_BRK_INTR_INFO_1_reserved0_SHIFT 24

/* MEMC_GEN_2 :: PFRI_5_PAGE_BRK_INTR_INFO_1 :: BANK_ADDRESS [23:20] */
#define BCHP_MEMC_GEN_2_PFRI_5_PAGE_BRK_INTR_INFO_1_BANK_ADDRESS_MASK 0x00f00000
#define BCHP_MEMC_GEN_2_PFRI_5_PAGE_BRK_INTR_INFO_1_BANK_ADDRESS_SHIFT 20
#define BCHP_MEMC_GEN_2_PFRI_5_PAGE_BRK_INTR_INFO_1_BANK_ADDRESS_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_5_PAGE_BRK_INTR_INFO_1 :: reserved1 [19:17] */
#define BCHP_MEMC_GEN_2_PFRI_5_PAGE_BRK_INTR_INFO_1_reserved1_MASK 0x000e0000
#define BCHP_MEMC_GEN_2_PFRI_5_PAGE_BRK_INTR_INFO_1_reserved1_SHIFT 17

/* MEMC_GEN_2 :: PFRI_5_PAGE_BRK_INTR_INFO_1 :: ROW_ADDRESS [16:00] */
#define BCHP_MEMC_GEN_2_PFRI_5_PAGE_BRK_INTR_INFO_1_ROW_ADDRESS_MASK 0x0001ffff
#define BCHP_MEMC_GEN_2_PFRI_5_PAGE_BRK_INTR_INFO_1_ROW_ADDRESS_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_5_PAGE_BRK_INTR_INFO_1_ROW_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_5_VIOL_ADDR_LSB - PFRI 5 Violation Address LSB Register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_5_VIOL_ADDR_LSB :: GW_ADDR_31_0 [31:00] */
#define BCHP_MEMC_GEN_2_PFRI_5_VIOL_ADDR_LSB_GW_ADDR_31_0_MASK     0xffffffff
#define BCHP_MEMC_GEN_2_PFRI_5_VIOL_ADDR_LSB_GW_ADDR_31_0_SHIFT    0
#define BCHP_MEMC_GEN_2_PFRI_5_VIOL_ADDR_LSB_GW_ADDR_31_0_DEFAULT  0x00000000

/***************************************************************************
 *PFRI_5_VIOL_ADDR_MSB - PFRI 5 Violation Address MSB Register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_5_VIOL_ADDR_MSB :: reserved0 [31:04] */
#define BCHP_MEMC_GEN_2_PFRI_5_VIOL_ADDR_MSB_reserved0_MASK        0xfffffff0
#define BCHP_MEMC_GEN_2_PFRI_5_VIOL_ADDR_MSB_reserved0_SHIFT       4

/* MEMC_GEN_2 :: PFRI_5_VIOL_ADDR_MSB :: GW_ADDR_35_32 [03:00] */
#define BCHP_MEMC_GEN_2_PFRI_5_VIOL_ADDR_MSB_GW_ADDR_35_32_MASK    0x0000000f
#define BCHP_MEMC_GEN_2_PFRI_5_VIOL_ADDR_MSB_GW_ADDR_35_32_SHIFT   0
#define BCHP_MEMC_GEN_2_PFRI_5_VIOL_ADDR_MSB_GW_ADDR_35_32_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_5_VIOLATION_INFO_WRITE_CLEAR - PFRI 5 violation info write clear register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_5_VIOLATION_INFO_WRITE_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_GEN_2_PFRI_5_VIOLATION_INFO_WRITE_CLEAR_reserved0_MASK 0xfffffffe
#define BCHP_MEMC_GEN_2_PFRI_5_VIOLATION_INFO_WRITE_CLEAR_reserved0_SHIFT 1

/* MEMC_GEN_2 :: PFRI_5_VIOLATION_INFO_WRITE_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_GEN_2_PFRI_5_VIOLATION_INFO_WRITE_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_GEN_2_PFRI_5_VIOLATION_INFO_WRITE_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_5_VIOLATION_INFO_WRITE_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_5_LADDR_FIFO_DEPTH_COUNT - PFRI 5 Laddr fifo depth count register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_5_LADDR_FIFO_DEPTH_COUNT :: reserved0 [31:08] */
#define BCHP_MEMC_GEN_2_PFRI_5_LADDR_FIFO_DEPTH_COUNT_reserved0_MASK 0xffffff00
#define BCHP_MEMC_GEN_2_PFRI_5_LADDR_FIFO_DEPTH_COUNT_reserved0_SHIFT 8

/* MEMC_GEN_2 :: PFRI_5_LADDR_FIFO_DEPTH_COUNT :: DEPTH_COUNT [07:00] */
#define BCHP_MEMC_GEN_2_PFRI_5_LADDR_FIFO_DEPTH_COUNT_DEPTH_COUNT_MASK 0x000000ff
#define BCHP_MEMC_GEN_2_PFRI_5_LADDR_FIFO_DEPTH_COUNT_DEPTH_COUNT_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_5_LADDR_FIFO_DEPTH_COUNT_DEPTH_COUNT_DEFAULT 0x00000060

/***************************************************************************
 *PFRI_5_LADDR_FIFO_STATUS - PFRI 5 Laddr fifo status register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_5_LADDR_FIFO_STATUS :: reserved0 [31:26] */
#define BCHP_MEMC_GEN_2_PFRI_5_LADDR_FIFO_STATUS_reserved0_MASK    0xfc000000
#define BCHP_MEMC_GEN_2_PFRI_5_LADDR_FIFO_STATUS_reserved0_SHIFT   26

/* MEMC_GEN_2 :: PFRI_5_LADDR_FIFO_STATUS :: LADDR1_FIFO_FULL [25:25] */
#define BCHP_MEMC_GEN_2_PFRI_5_LADDR_FIFO_STATUS_LADDR1_FIFO_FULL_MASK 0x02000000
#define BCHP_MEMC_GEN_2_PFRI_5_LADDR_FIFO_STATUS_LADDR1_FIFO_FULL_SHIFT 25
#define BCHP_MEMC_GEN_2_PFRI_5_LADDR_FIFO_STATUS_LADDR1_FIFO_FULL_DEFAULT 0x00000000
#define BCHP_MEMC_GEN_2_PFRI_5_LADDR_FIFO_STATUS_LADDR1_FIFO_FULL_YES 1
#define BCHP_MEMC_GEN_2_PFRI_5_LADDR_FIFO_STATUS_LADDR1_FIFO_FULL_NO 0

/* MEMC_GEN_2 :: PFRI_5_LADDR_FIFO_STATUS :: LADDR_LADDR1_FIFO_EMPTY [24:24] */
#define BCHP_MEMC_GEN_2_PFRI_5_LADDR_FIFO_STATUS_LADDR_LADDR1_FIFO_EMPTY_MASK 0x01000000
#define BCHP_MEMC_GEN_2_PFRI_5_LADDR_FIFO_STATUS_LADDR_LADDR1_FIFO_EMPTY_SHIFT 24
#define BCHP_MEMC_GEN_2_PFRI_5_LADDR_FIFO_STATUS_LADDR_LADDR1_FIFO_EMPTY_DEFAULT 0x00000001
#define BCHP_MEMC_GEN_2_PFRI_5_LADDR_FIFO_STATUS_LADDR_LADDR1_FIFO_EMPTY_YES 1
#define BCHP_MEMC_GEN_2_PFRI_5_LADDR_FIFO_STATUS_LADDR_LADDR1_FIFO_EMPTY_NO 0

/* MEMC_GEN_2 :: PFRI_5_LADDR_FIFO_STATUS :: LADDR1_FIFO_LEVEL [23:16] */
#define BCHP_MEMC_GEN_2_PFRI_5_LADDR_FIFO_STATUS_LADDR1_FIFO_LEVEL_MASK 0x00ff0000
#define BCHP_MEMC_GEN_2_PFRI_5_LADDR_FIFO_STATUS_LADDR1_FIFO_LEVEL_SHIFT 16
#define BCHP_MEMC_GEN_2_PFRI_5_LADDR_FIFO_STATUS_LADDR1_FIFO_LEVEL_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_5_LADDR_FIFO_STATUS :: reserved1 [15:10] */
#define BCHP_MEMC_GEN_2_PFRI_5_LADDR_FIFO_STATUS_reserved1_MASK    0x0000fc00
#define BCHP_MEMC_GEN_2_PFRI_5_LADDR_FIFO_STATUS_reserved1_SHIFT   10

/* MEMC_GEN_2 :: PFRI_5_LADDR_FIFO_STATUS :: LADDR0_FIFO_FULL [09:09] */
#define BCHP_MEMC_GEN_2_PFRI_5_LADDR_FIFO_STATUS_LADDR0_FIFO_FULL_MASK 0x00000200
#define BCHP_MEMC_GEN_2_PFRI_5_LADDR_FIFO_STATUS_LADDR0_FIFO_FULL_SHIFT 9
#define BCHP_MEMC_GEN_2_PFRI_5_LADDR_FIFO_STATUS_LADDR0_FIFO_FULL_DEFAULT 0x00000000
#define BCHP_MEMC_GEN_2_PFRI_5_LADDR_FIFO_STATUS_LADDR0_FIFO_FULL_YES 1
#define BCHP_MEMC_GEN_2_PFRI_5_LADDR_FIFO_STATUS_LADDR0_FIFO_FULL_NO 0

/* MEMC_GEN_2 :: PFRI_5_LADDR_FIFO_STATUS :: LADDR_LADDR0_FIFO_EMPTY [08:08] */
#define BCHP_MEMC_GEN_2_PFRI_5_LADDR_FIFO_STATUS_LADDR_LADDR0_FIFO_EMPTY_MASK 0x00000100
#define BCHP_MEMC_GEN_2_PFRI_5_LADDR_FIFO_STATUS_LADDR_LADDR0_FIFO_EMPTY_SHIFT 8
#define BCHP_MEMC_GEN_2_PFRI_5_LADDR_FIFO_STATUS_LADDR_LADDR0_FIFO_EMPTY_DEFAULT 0x00000001
#define BCHP_MEMC_GEN_2_PFRI_5_LADDR_FIFO_STATUS_LADDR_LADDR0_FIFO_EMPTY_YES 1
#define BCHP_MEMC_GEN_2_PFRI_5_LADDR_FIFO_STATUS_LADDR_LADDR0_FIFO_EMPTY_NO 0

/* MEMC_GEN_2 :: PFRI_5_LADDR_FIFO_STATUS :: LADDR0_FIFO_LEVEL [07:00] */
#define BCHP_MEMC_GEN_2_PFRI_5_LADDR_FIFO_STATUS_LADDR0_FIFO_LEVEL_MASK 0x000000ff
#define BCHP_MEMC_GEN_2_PFRI_5_LADDR_FIFO_STATUS_LADDR0_FIFO_LEVEL_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_5_LADDR_FIFO_STATUS_LADDR0_FIFO_LEVEL_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_5_TEST_CLIENT_COMMAND - PFRI 5 test client command register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_5_TEST_CLIENT_COMMAND :: PFRI_TC_GW_ADDR_31_0 [31:00] */
#define BCHP_MEMC_GEN_2_PFRI_5_TEST_CLIENT_COMMAND_PFRI_TC_GW_ADDR_31_0_MASK 0xffffffff
#define BCHP_MEMC_GEN_2_PFRI_5_TEST_CLIENT_COMMAND_PFRI_TC_GW_ADDR_31_0_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_5_TEST_CLIENT_COMMAND_PFRI_TC_GW_ADDR_31_0_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_5_TEST_CLIENT_COMMAND_UPPER - PFRI 5 test client command register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_5_TEST_CLIENT_COMMAND_UPPER :: reserved0 [31:07] */
#define BCHP_MEMC_GEN_2_PFRI_5_TEST_CLIENT_COMMAND_UPPER_reserved0_MASK 0xffffff80
#define BCHP_MEMC_GEN_2_PFRI_5_TEST_CLIENT_COMMAND_UPPER_reserved0_SHIFT 7

/* MEMC_GEN_2 :: PFRI_5_TEST_CLIENT_COMMAND_UPPER :: PFRI_TC_FIELD_PAT [06:06] */
#define BCHP_MEMC_GEN_2_PFRI_5_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_FIELD_PAT_MASK 0x00000040
#define BCHP_MEMC_GEN_2_PFRI_5_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_FIELD_PAT_SHIFT 6
#define BCHP_MEMC_GEN_2_PFRI_5_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_FIELD_PAT_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_5_TEST_CLIENT_COMMAND_UPPER :: PFRI_TC_SOG [05:05] */
#define BCHP_MEMC_GEN_2_PFRI_5_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_SOG_MASK 0x00000020
#define BCHP_MEMC_GEN_2_PFRI_5_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_SOG_SHIFT 5
#define BCHP_MEMC_GEN_2_PFRI_5_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_SOG_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_5_TEST_CLIENT_COMMAND_UPPER :: PFRI_TC_EOG [04:04] */
#define BCHP_MEMC_GEN_2_PFRI_5_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_EOG_MASK 0x00000010
#define BCHP_MEMC_GEN_2_PFRI_5_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_EOG_SHIFT 4
#define BCHP_MEMC_GEN_2_PFRI_5_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_EOG_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_5_TEST_CLIENT_COMMAND_UPPER :: PFRI_TC_GW_ADDR_35_32 [03:00] */
#define BCHP_MEMC_GEN_2_PFRI_5_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_GW_ADDR_35_32_MASK 0x0000000f
#define BCHP_MEMC_GEN_2_PFRI_5_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_GW_ADDR_35_32_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_5_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_GW_ADDR_35_32_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_5_TEST_CLIENT_BUSY_FLAG - PFRI 5 test client busy flag register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_5_TEST_CLIENT_BUSY_FLAG :: reserved0 [31:01] */
#define BCHP_MEMC_GEN_2_PFRI_5_TEST_CLIENT_BUSY_FLAG_reserved0_MASK 0xfffffffe
#define BCHP_MEMC_GEN_2_PFRI_5_TEST_CLIENT_BUSY_FLAG_reserved0_SHIFT 1

/* MEMC_GEN_2 :: PFRI_5_TEST_CLIENT_BUSY_FLAG :: BUSY_FLAG [00:00] */
#define BCHP_MEMC_GEN_2_PFRI_5_TEST_CLIENT_BUSY_FLAG_BUSY_FLAG_MASK 0x00000001
#define BCHP_MEMC_GEN_2_PFRI_5_TEST_CLIENT_BUSY_FLAG_BUSY_FLAG_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_5_TEST_CLIENT_BUSY_FLAG_BUSY_FLAG_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_5_THROTTLE_CONFIG - PFRI 5 Throttle Configuration
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_5_THROTTLE_CONFIG :: Enable [31:31] */
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_CONFIG_Enable_MASK         0x80000000
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_CONFIG_Enable_SHIFT        31
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_CONFIG_Enable_DEFAULT      0x00000000

/* MEMC_GEN_2 :: PFRI_5_THROTTLE_CONFIG :: reserved_for_eco0 [30:24] */
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_CONFIG_reserved_for_eco0_MASK 0x7f000000
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_CONFIG_reserved_for_eco0_SHIFT 24
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_CONFIG_reserved_for_eco0_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_5_THROTTLE_CONFIG :: AlternatePriority [23:16] */
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_CONFIG_AlternatePriority_MASK 0x00ff0000
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_CONFIG_AlternatePriority_SHIFT 16
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_CONFIG_AlternatePriority_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_5_THROTTLE_CONFIG :: ReqMinGW [15:08] */
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_CONFIG_ReqMinGW_MASK       0x0000ff00
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_CONFIG_ReqMinGW_SHIFT      8
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_CONFIG_ReqMinGW_DEFAULT    0x00000000

/* MEMC_GEN_2 :: PFRI_5_THROTTLE_CONFIG :: ReqConstGW [07:00] */
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_CONFIG_ReqConstGW_MASK     0x000000ff
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_CONFIG_ReqConstGW_SHIFT    0
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_CONFIG_ReqConstGW_DEFAULT  0x00000000

/***************************************************************************
 *PFRI_5_THROTTLE_FILTER_CTRL - PFRI 5 Throttle Filter Control
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_5_THROTTLE_FILTER_CTRL :: reserved0 [31:31] */
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_FILTER_CTRL_reserved0_MASK 0x80000000
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_FILTER_CTRL_reserved0_SHIFT 31

/* MEMC_GEN_2 :: PFRI_5_THROTTLE_FILTER_CTRL :: LeakageK [30:28] */
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_FILTER_CTRL_LeakageK_MASK  0x70000000
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_FILTER_CTRL_LeakageK_SHIFT 28
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_FILTER_CTRL_LeakageK_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_5_THROTTLE_FILTER_CTRL :: reserved_for_padding1 [27:24] */
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_FILTER_CTRL_reserved_for_padding1_MASK 0x0f000000
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_FILTER_CTRL_reserved_for_padding1_SHIFT 24

/* MEMC_GEN_2 :: PFRI_5_THROTTLE_FILTER_CTRL :: UpdatePeriod [23:00] */
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_FILTER_CTRL_UpdatePeriod_MASK 0x00ffffff
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_FILTER_CTRL_UpdatePeriod_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_FILTER_CTRL_UpdatePeriod_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_5_THROTTLE_THRESH0 - PFRI 5 Throttle Threshold 0
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_5_THROTTLE_THRESH0 :: reserved0 [31:24] */
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_THRESH0_reserved0_MASK     0xff000000
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_THRESH0_reserved0_SHIFT    24

/* MEMC_GEN_2 :: PFRI_5_THROTTLE_THRESH0 :: ThresholdGW [23:00] */
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_THRESH0_ThresholdGW_MASK   0x00ffffff
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_THRESH0_ThresholdGW_SHIFT  0
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_THRESH0_ThresholdGW_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_5_THROTTLE_THRESH1 - PFRI 5 Throttle Threshold 1
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_5_THROTTLE_THRESH1 :: reserved0 [31:24] */
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_THRESH1_reserved0_MASK     0xff000000
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_THRESH1_reserved0_SHIFT    24

/* MEMC_GEN_2 :: PFRI_5_THROTTLE_THRESH1 :: ThresholdGW [23:00] */
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_THRESH1_ThresholdGW_MASK   0x00ffffff
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_THRESH1_ThresholdGW_SHIFT  0
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_THRESH1_ThresholdGW_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_5_THROTTLE_STATUS - PFRI 5 Throttle Status
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_5_THROTTLE_STATUS :: reserved0 [31:03] */
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_STATUS_reserved0_MASK      0xfffffff8
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_STATUS_reserved0_SHIFT     3

/* MEMC_GEN_2 :: PFRI_5_THROTTLE_STATUS :: ClientThresholdExceeded [02:02] */
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_STATUS_ClientThresholdExceeded_MASK 0x00000004
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_STATUS_ClientThresholdExceeded_SHIFT 2
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_STATUS_ClientThresholdExceeded_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_5_THROTTLE_STATUS :: ClientThresholdState [01:01] */
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_STATUS_ClientThresholdState_MASK 0x00000002
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_STATUS_ClientThresholdState_SHIFT 1
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_STATUS_ClientThresholdState_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_5_THROTTLE_STATUS :: ClientThresholdInput [00:00] */
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_STATUS_ClientThresholdInput_MASK 0x00000001
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_STATUS_ClientThresholdInput_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_STATUS_ClientThresholdInput_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_5_THROTTLE_STATE_MAX - PFRI 5 Throttle State Max
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_5_THROTTLE_STATE_MAX :: reserved0 [31:26] */
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_STATE_MAX_reserved0_MASK   0xfc000000
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_STATE_MAX_reserved0_SHIFT  26

/* MEMC_GEN_2 :: PFRI_5_THROTTLE_STATE_MAX :: FilterStateMaxGW [25:00] */
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_STATE_MAX_FilterStateMaxGW_MASK 0x03ffffff
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_STATE_MAX_FilterStateMaxGW_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_STATE_MAX_FilterStateMaxGW_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_5_THROTTLE_COUNT_NORM - PFRI 5 Throttle Count Normal Priority
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_5_THROTTLE_COUNT_NORM :: CountGW [31:00] */
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_COUNT_NORM_CountGW_MASK    0xffffffff
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_COUNT_NORM_CountGW_SHIFT   0
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_COUNT_NORM_CountGW_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_5_THROTTLE_COUNT_ALT - PFRI 5 Throttle Count Alternate Prioirty
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_5_THROTTLE_COUNT_ALT :: CountGW [31:00] */
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_COUNT_ALT_CountGW_MASK     0xffffffff
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_COUNT_ALT_CountGW_SHIFT    0
#define BCHP_MEMC_GEN_2_PFRI_5_THROTTLE_COUNT_ALT_CountGW_DEFAULT  0x00000000

/***************************************************************************
 *PFRI_6_PAGE_BRK_INTR_INFO_0 - PFRI 6 Page Break Interrupt Information Register 0
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_6_PAGE_BRK_INTR_INFO_0 :: reserved0 [31:24] */
#define BCHP_MEMC_GEN_2_PFRI_6_PAGE_BRK_INTR_INFO_0_reserved0_MASK 0xff000000
#define BCHP_MEMC_GEN_2_PFRI_6_PAGE_BRK_INTR_INFO_0_reserved0_SHIFT 24

/* MEMC_GEN_2 :: PFRI_6_PAGE_BRK_INTR_INFO_0 :: BANK_ADDRESS [23:20] */
#define BCHP_MEMC_GEN_2_PFRI_6_PAGE_BRK_INTR_INFO_0_BANK_ADDRESS_MASK 0x00f00000
#define BCHP_MEMC_GEN_2_PFRI_6_PAGE_BRK_INTR_INFO_0_BANK_ADDRESS_SHIFT 20
#define BCHP_MEMC_GEN_2_PFRI_6_PAGE_BRK_INTR_INFO_0_BANK_ADDRESS_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_6_PAGE_BRK_INTR_INFO_0 :: reserved1 [19:17] */
#define BCHP_MEMC_GEN_2_PFRI_6_PAGE_BRK_INTR_INFO_0_reserved1_MASK 0x000e0000
#define BCHP_MEMC_GEN_2_PFRI_6_PAGE_BRK_INTR_INFO_0_reserved1_SHIFT 17

/* MEMC_GEN_2 :: PFRI_6_PAGE_BRK_INTR_INFO_0 :: ROW_ADDRESS [16:00] */
#define BCHP_MEMC_GEN_2_PFRI_6_PAGE_BRK_INTR_INFO_0_ROW_ADDRESS_MASK 0x0001ffff
#define BCHP_MEMC_GEN_2_PFRI_6_PAGE_BRK_INTR_INFO_0_ROW_ADDRESS_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_6_PAGE_BRK_INTR_INFO_0_ROW_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_6_PAGE_BRK_INTR_INFO_1 - PFRI 6 Page Break Interrupt Information Register 1
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_6_PAGE_BRK_INTR_INFO_1 :: reserved0 [31:24] */
#define BCHP_MEMC_GEN_2_PFRI_6_PAGE_BRK_INTR_INFO_1_reserved0_MASK 0xff000000
#define BCHP_MEMC_GEN_2_PFRI_6_PAGE_BRK_INTR_INFO_1_reserved0_SHIFT 24

/* MEMC_GEN_2 :: PFRI_6_PAGE_BRK_INTR_INFO_1 :: BANK_ADDRESS [23:20] */
#define BCHP_MEMC_GEN_2_PFRI_6_PAGE_BRK_INTR_INFO_1_BANK_ADDRESS_MASK 0x00f00000
#define BCHP_MEMC_GEN_2_PFRI_6_PAGE_BRK_INTR_INFO_1_BANK_ADDRESS_SHIFT 20
#define BCHP_MEMC_GEN_2_PFRI_6_PAGE_BRK_INTR_INFO_1_BANK_ADDRESS_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_6_PAGE_BRK_INTR_INFO_1 :: reserved1 [19:17] */
#define BCHP_MEMC_GEN_2_PFRI_6_PAGE_BRK_INTR_INFO_1_reserved1_MASK 0x000e0000
#define BCHP_MEMC_GEN_2_PFRI_6_PAGE_BRK_INTR_INFO_1_reserved1_SHIFT 17

/* MEMC_GEN_2 :: PFRI_6_PAGE_BRK_INTR_INFO_1 :: ROW_ADDRESS [16:00] */
#define BCHP_MEMC_GEN_2_PFRI_6_PAGE_BRK_INTR_INFO_1_ROW_ADDRESS_MASK 0x0001ffff
#define BCHP_MEMC_GEN_2_PFRI_6_PAGE_BRK_INTR_INFO_1_ROW_ADDRESS_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_6_PAGE_BRK_INTR_INFO_1_ROW_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_6_VIOL_ADDR_LSB - PFRI 6 Violation Address LSB Register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_6_VIOL_ADDR_LSB :: GW_ADDR_31_0 [31:00] */
#define BCHP_MEMC_GEN_2_PFRI_6_VIOL_ADDR_LSB_GW_ADDR_31_0_MASK     0xffffffff
#define BCHP_MEMC_GEN_2_PFRI_6_VIOL_ADDR_LSB_GW_ADDR_31_0_SHIFT    0
#define BCHP_MEMC_GEN_2_PFRI_6_VIOL_ADDR_LSB_GW_ADDR_31_0_DEFAULT  0x00000000

/***************************************************************************
 *PFRI_6_VIOL_ADDR_MSB - PFRI 6 Violation Address MSB Register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_6_VIOL_ADDR_MSB :: reserved0 [31:04] */
#define BCHP_MEMC_GEN_2_PFRI_6_VIOL_ADDR_MSB_reserved0_MASK        0xfffffff0
#define BCHP_MEMC_GEN_2_PFRI_6_VIOL_ADDR_MSB_reserved0_SHIFT       4

/* MEMC_GEN_2 :: PFRI_6_VIOL_ADDR_MSB :: GW_ADDR_35_32 [03:00] */
#define BCHP_MEMC_GEN_2_PFRI_6_VIOL_ADDR_MSB_GW_ADDR_35_32_MASK    0x0000000f
#define BCHP_MEMC_GEN_2_PFRI_6_VIOL_ADDR_MSB_GW_ADDR_35_32_SHIFT   0
#define BCHP_MEMC_GEN_2_PFRI_6_VIOL_ADDR_MSB_GW_ADDR_35_32_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_6_VIOLATION_INFO_WRITE_CLEAR - PFRI 6 violation info write clear register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_6_VIOLATION_INFO_WRITE_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_GEN_2_PFRI_6_VIOLATION_INFO_WRITE_CLEAR_reserved0_MASK 0xfffffffe
#define BCHP_MEMC_GEN_2_PFRI_6_VIOLATION_INFO_WRITE_CLEAR_reserved0_SHIFT 1

/* MEMC_GEN_2 :: PFRI_6_VIOLATION_INFO_WRITE_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_GEN_2_PFRI_6_VIOLATION_INFO_WRITE_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_GEN_2_PFRI_6_VIOLATION_INFO_WRITE_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_6_VIOLATION_INFO_WRITE_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_6_LADDR_FIFO_DEPTH_COUNT - PFRI 6 Laddr fifo depth count register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_6_LADDR_FIFO_DEPTH_COUNT :: reserved0 [31:08] */
#define BCHP_MEMC_GEN_2_PFRI_6_LADDR_FIFO_DEPTH_COUNT_reserved0_MASK 0xffffff00
#define BCHP_MEMC_GEN_2_PFRI_6_LADDR_FIFO_DEPTH_COUNT_reserved0_SHIFT 8

/* MEMC_GEN_2 :: PFRI_6_LADDR_FIFO_DEPTH_COUNT :: DEPTH_COUNT [07:00] */
#define BCHP_MEMC_GEN_2_PFRI_6_LADDR_FIFO_DEPTH_COUNT_DEPTH_COUNT_MASK 0x000000ff
#define BCHP_MEMC_GEN_2_PFRI_6_LADDR_FIFO_DEPTH_COUNT_DEPTH_COUNT_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_6_LADDR_FIFO_DEPTH_COUNT_DEPTH_COUNT_DEFAULT 0x00000060

/***************************************************************************
 *PFRI_6_LADDR_FIFO_STATUS - PFRI 6 Laddr fifo status register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_6_LADDR_FIFO_STATUS :: reserved0 [31:26] */
#define BCHP_MEMC_GEN_2_PFRI_6_LADDR_FIFO_STATUS_reserved0_MASK    0xfc000000
#define BCHP_MEMC_GEN_2_PFRI_6_LADDR_FIFO_STATUS_reserved0_SHIFT   26

/* MEMC_GEN_2 :: PFRI_6_LADDR_FIFO_STATUS :: LADDR1_FIFO_FULL [25:25] */
#define BCHP_MEMC_GEN_2_PFRI_6_LADDR_FIFO_STATUS_LADDR1_FIFO_FULL_MASK 0x02000000
#define BCHP_MEMC_GEN_2_PFRI_6_LADDR_FIFO_STATUS_LADDR1_FIFO_FULL_SHIFT 25
#define BCHP_MEMC_GEN_2_PFRI_6_LADDR_FIFO_STATUS_LADDR1_FIFO_FULL_DEFAULT 0x00000000
#define BCHP_MEMC_GEN_2_PFRI_6_LADDR_FIFO_STATUS_LADDR1_FIFO_FULL_YES 1
#define BCHP_MEMC_GEN_2_PFRI_6_LADDR_FIFO_STATUS_LADDR1_FIFO_FULL_NO 0

/* MEMC_GEN_2 :: PFRI_6_LADDR_FIFO_STATUS :: LADDR_LADDR1_FIFO_EMPTY [24:24] */
#define BCHP_MEMC_GEN_2_PFRI_6_LADDR_FIFO_STATUS_LADDR_LADDR1_FIFO_EMPTY_MASK 0x01000000
#define BCHP_MEMC_GEN_2_PFRI_6_LADDR_FIFO_STATUS_LADDR_LADDR1_FIFO_EMPTY_SHIFT 24
#define BCHP_MEMC_GEN_2_PFRI_6_LADDR_FIFO_STATUS_LADDR_LADDR1_FIFO_EMPTY_DEFAULT 0x00000001
#define BCHP_MEMC_GEN_2_PFRI_6_LADDR_FIFO_STATUS_LADDR_LADDR1_FIFO_EMPTY_YES 1
#define BCHP_MEMC_GEN_2_PFRI_6_LADDR_FIFO_STATUS_LADDR_LADDR1_FIFO_EMPTY_NO 0

/* MEMC_GEN_2 :: PFRI_6_LADDR_FIFO_STATUS :: LADDR1_FIFO_LEVEL [23:16] */
#define BCHP_MEMC_GEN_2_PFRI_6_LADDR_FIFO_STATUS_LADDR1_FIFO_LEVEL_MASK 0x00ff0000
#define BCHP_MEMC_GEN_2_PFRI_6_LADDR_FIFO_STATUS_LADDR1_FIFO_LEVEL_SHIFT 16
#define BCHP_MEMC_GEN_2_PFRI_6_LADDR_FIFO_STATUS_LADDR1_FIFO_LEVEL_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_6_LADDR_FIFO_STATUS :: reserved1 [15:10] */
#define BCHP_MEMC_GEN_2_PFRI_6_LADDR_FIFO_STATUS_reserved1_MASK    0x0000fc00
#define BCHP_MEMC_GEN_2_PFRI_6_LADDR_FIFO_STATUS_reserved1_SHIFT   10

/* MEMC_GEN_2 :: PFRI_6_LADDR_FIFO_STATUS :: LADDR0_FIFO_FULL [09:09] */
#define BCHP_MEMC_GEN_2_PFRI_6_LADDR_FIFO_STATUS_LADDR0_FIFO_FULL_MASK 0x00000200
#define BCHP_MEMC_GEN_2_PFRI_6_LADDR_FIFO_STATUS_LADDR0_FIFO_FULL_SHIFT 9
#define BCHP_MEMC_GEN_2_PFRI_6_LADDR_FIFO_STATUS_LADDR0_FIFO_FULL_DEFAULT 0x00000000
#define BCHP_MEMC_GEN_2_PFRI_6_LADDR_FIFO_STATUS_LADDR0_FIFO_FULL_YES 1
#define BCHP_MEMC_GEN_2_PFRI_6_LADDR_FIFO_STATUS_LADDR0_FIFO_FULL_NO 0

/* MEMC_GEN_2 :: PFRI_6_LADDR_FIFO_STATUS :: LADDR_LADDR0_FIFO_EMPTY [08:08] */
#define BCHP_MEMC_GEN_2_PFRI_6_LADDR_FIFO_STATUS_LADDR_LADDR0_FIFO_EMPTY_MASK 0x00000100
#define BCHP_MEMC_GEN_2_PFRI_6_LADDR_FIFO_STATUS_LADDR_LADDR0_FIFO_EMPTY_SHIFT 8
#define BCHP_MEMC_GEN_2_PFRI_6_LADDR_FIFO_STATUS_LADDR_LADDR0_FIFO_EMPTY_DEFAULT 0x00000001
#define BCHP_MEMC_GEN_2_PFRI_6_LADDR_FIFO_STATUS_LADDR_LADDR0_FIFO_EMPTY_YES 1
#define BCHP_MEMC_GEN_2_PFRI_6_LADDR_FIFO_STATUS_LADDR_LADDR0_FIFO_EMPTY_NO 0

/* MEMC_GEN_2 :: PFRI_6_LADDR_FIFO_STATUS :: LADDR0_FIFO_LEVEL [07:00] */
#define BCHP_MEMC_GEN_2_PFRI_6_LADDR_FIFO_STATUS_LADDR0_FIFO_LEVEL_MASK 0x000000ff
#define BCHP_MEMC_GEN_2_PFRI_6_LADDR_FIFO_STATUS_LADDR0_FIFO_LEVEL_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_6_LADDR_FIFO_STATUS_LADDR0_FIFO_LEVEL_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_6_TEST_CLIENT_COMMAND - PFRI 6 test client command register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_6_TEST_CLIENT_COMMAND :: PFRI_TC_GW_ADDR_31_0 [31:00] */
#define BCHP_MEMC_GEN_2_PFRI_6_TEST_CLIENT_COMMAND_PFRI_TC_GW_ADDR_31_0_MASK 0xffffffff
#define BCHP_MEMC_GEN_2_PFRI_6_TEST_CLIENT_COMMAND_PFRI_TC_GW_ADDR_31_0_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_6_TEST_CLIENT_COMMAND_PFRI_TC_GW_ADDR_31_0_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_6_TEST_CLIENT_COMMAND_UPPER - PFRI 6 test client command register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_6_TEST_CLIENT_COMMAND_UPPER :: reserved0 [31:07] */
#define BCHP_MEMC_GEN_2_PFRI_6_TEST_CLIENT_COMMAND_UPPER_reserved0_MASK 0xffffff80
#define BCHP_MEMC_GEN_2_PFRI_6_TEST_CLIENT_COMMAND_UPPER_reserved0_SHIFT 7

/* MEMC_GEN_2 :: PFRI_6_TEST_CLIENT_COMMAND_UPPER :: PFRI_TC_FIELD_PAT [06:06] */
#define BCHP_MEMC_GEN_2_PFRI_6_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_FIELD_PAT_MASK 0x00000040
#define BCHP_MEMC_GEN_2_PFRI_6_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_FIELD_PAT_SHIFT 6
#define BCHP_MEMC_GEN_2_PFRI_6_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_FIELD_PAT_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_6_TEST_CLIENT_COMMAND_UPPER :: PFRI_TC_SOG [05:05] */
#define BCHP_MEMC_GEN_2_PFRI_6_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_SOG_MASK 0x00000020
#define BCHP_MEMC_GEN_2_PFRI_6_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_SOG_SHIFT 5
#define BCHP_MEMC_GEN_2_PFRI_6_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_SOG_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_6_TEST_CLIENT_COMMAND_UPPER :: PFRI_TC_EOG [04:04] */
#define BCHP_MEMC_GEN_2_PFRI_6_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_EOG_MASK 0x00000010
#define BCHP_MEMC_GEN_2_PFRI_6_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_EOG_SHIFT 4
#define BCHP_MEMC_GEN_2_PFRI_6_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_EOG_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_6_TEST_CLIENT_COMMAND_UPPER :: PFRI_TC_GW_ADDR_35_32 [03:00] */
#define BCHP_MEMC_GEN_2_PFRI_6_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_GW_ADDR_35_32_MASK 0x0000000f
#define BCHP_MEMC_GEN_2_PFRI_6_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_GW_ADDR_35_32_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_6_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_GW_ADDR_35_32_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_6_TEST_CLIENT_BUSY_FLAG - PFRI 6 test client busy flag register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_6_TEST_CLIENT_BUSY_FLAG :: reserved0 [31:01] */
#define BCHP_MEMC_GEN_2_PFRI_6_TEST_CLIENT_BUSY_FLAG_reserved0_MASK 0xfffffffe
#define BCHP_MEMC_GEN_2_PFRI_6_TEST_CLIENT_BUSY_FLAG_reserved0_SHIFT 1

/* MEMC_GEN_2 :: PFRI_6_TEST_CLIENT_BUSY_FLAG :: BUSY_FLAG [00:00] */
#define BCHP_MEMC_GEN_2_PFRI_6_TEST_CLIENT_BUSY_FLAG_BUSY_FLAG_MASK 0x00000001
#define BCHP_MEMC_GEN_2_PFRI_6_TEST_CLIENT_BUSY_FLAG_BUSY_FLAG_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_6_TEST_CLIENT_BUSY_FLAG_BUSY_FLAG_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_6_THROTTLE_CONFIG - PFRI 6 Throttle Configuration
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_6_THROTTLE_CONFIG :: Enable [31:31] */
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_CONFIG_Enable_MASK         0x80000000
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_CONFIG_Enable_SHIFT        31
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_CONFIG_Enable_DEFAULT      0x00000000

/* MEMC_GEN_2 :: PFRI_6_THROTTLE_CONFIG :: reserved_for_eco0 [30:24] */
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_CONFIG_reserved_for_eco0_MASK 0x7f000000
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_CONFIG_reserved_for_eco0_SHIFT 24
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_CONFIG_reserved_for_eco0_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_6_THROTTLE_CONFIG :: AlternatePriority [23:16] */
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_CONFIG_AlternatePriority_MASK 0x00ff0000
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_CONFIG_AlternatePriority_SHIFT 16
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_CONFIG_AlternatePriority_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_6_THROTTLE_CONFIG :: ReqMinGW [15:08] */
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_CONFIG_ReqMinGW_MASK       0x0000ff00
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_CONFIG_ReqMinGW_SHIFT      8
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_CONFIG_ReqMinGW_DEFAULT    0x00000000

/* MEMC_GEN_2 :: PFRI_6_THROTTLE_CONFIG :: ReqConstGW [07:00] */
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_CONFIG_ReqConstGW_MASK     0x000000ff
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_CONFIG_ReqConstGW_SHIFT    0
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_CONFIG_ReqConstGW_DEFAULT  0x00000000

/***************************************************************************
 *PFRI_6_THROTTLE_FILTER_CTRL - PFRI 6 Throttle Filter Control
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_6_THROTTLE_FILTER_CTRL :: reserved0 [31:31] */
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_FILTER_CTRL_reserved0_MASK 0x80000000
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_FILTER_CTRL_reserved0_SHIFT 31

/* MEMC_GEN_2 :: PFRI_6_THROTTLE_FILTER_CTRL :: LeakageK [30:28] */
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_FILTER_CTRL_LeakageK_MASK  0x70000000
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_FILTER_CTRL_LeakageK_SHIFT 28
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_FILTER_CTRL_LeakageK_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_6_THROTTLE_FILTER_CTRL :: reserved_for_padding1 [27:24] */
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_FILTER_CTRL_reserved_for_padding1_MASK 0x0f000000
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_FILTER_CTRL_reserved_for_padding1_SHIFT 24

/* MEMC_GEN_2 :: PFRI_6_THROTTLE_FILTER_CTRL :: UpdatePeriod [23:00] */
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_FILTER_CTRL_UpdatePeriod_MASK 0x00ffffff
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_FILTER_CTRL_UpdatePeriod_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_FILTER_CTRL_UpdatePeriod_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_6_THROTTLE_THRESH0 - PFRI 6 Throttle Threshold 0
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_6_THROTTLE_THRESH0 :: reserved0 [31:24] */
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_THRESH0_reserved0_MASK     0xff000000
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_THRESH0_reserved0_SHIFT    24

/* MEMC_GEN_2 :: PFRI_6_THROTTLE_THRESH0 :: ThresholdGW [23:00] */
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_THRESH0_ThresholdGW_MASK   0x00ffffff
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_THRESH0_ThresholdGW_SHIFT  0
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_THRESH0_ThresholdGW_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_6_THROTTLE_THRESH1 - PFRI 6 Throttle Threshold 1
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_6_THROTTLE_THRESH1 :: reserved0 [31:24] */
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_THRESH1_reserved0_MASK     0xff000000
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_THRESH1_reserved0_SHIFT    24

/* MEMC_GEN_2 :: PFRI_6_THROTTLE_THRESH1 :: ThresholdGW [23:00] */
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_THRESH1_ThresholdGW_MASK   0x00ffffff
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_THRESH1_ThresholdGW_SHIFT  0
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_THRESH1_ThresholdGW_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_6_THROTTLE_STATUS - PFRI 6 Throttle Status
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_6_THROTTLE_STATUS :: reserved0 [31:03] */
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_STATUS_reserved0_MASK      0xfffffff8
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_STATUS_reserved0_SHIFT     3

/* MEMC_GEN_2 :: PFRI_6_THROTTLE_STATUS :: ClientThresholdExceeded [02:02] */
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_STATUS_ClientThresholdExceeded_MASK 0x00000004
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_STATUS_ClientThresholdExceeded_SHIFT 2
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_STATUS_ClientThresholdExceeded_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_6_THROTTLE_STATUS :: ClientThresholdState [01:01] */
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_STATUS_ClientThresholdState_MASK 0x00000002
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_STATUS_ClientThresholdState_SHIFT 1
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_STATUS_ClientThresholdState_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_6_THROTTLE_STATUS :: ClientThresholdInput [00:00] */
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_STATUS_ClientThresholdInput_MASK 0x00000001
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_STATUS_ClientThresholdInput_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_STATUS_ClientThresholdInput_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_6_THROTTLE_STATE_MAX - PFRI 6 Throttle State Max
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_6_THROTTLE_STATE_MAX :: reserved0 [31:26] */
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_STATE_MAX_reserved0_MASK   0xfc000000
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_STATE_MAX_reserved0_SHIFT  26

/* MEMC_GEN_2 :: PFRI_6_THROTTLE_STATE_MAX :: FilterStateMaxGW [25:00] */
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_STATE_MAX_FilterStateMaxGW_MASK 0x03ffffff
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_STATE_MAX_FilterStateMaxGW_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_STATE_MAX_FilterStateMaxGW_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_6_THROTTLE_COUNT_NORM - PFRI 6 Throttle Count Normal Priority
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_6_THROTTLE_COUNT_NORM :: CountGW [31:00] */
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_COUNT_NORM_CountGW_MASK    0xffffffff
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_COUNT_NORM_CountGW_SHIFT   0
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_COUNT_NORM_CountGW_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_6_THROTTLE_COUNT_ALT - PFRI 6 Throttle Count Alternate Prioirty
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_6_THROTTLE_COUNT_ALT :: CountGW [31:00] */
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_COUNT_ALT_CountGW_MASK     0xffffffff
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_COUNT_ALT_CountGW_SHIFT    0
#define BCHP_MEMC_GEN_2_PFRI_6_THROTTLE_COUNT_ALT_CountGW_DEFAULT  0x00000000

/***************************************************************************
 *PFRI_7_PAGE_BRK_INTR_INFO_0 - PFRI 7 Page Break Interrupt Information Register 0
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_7_PAGE_BRK_INTR_INFO_0 :: reserved0 [31:24] */
#define BCHP_MEMC_GEN_2_PFRI_7_PAGE_BRK_INTR_INFO_0_reserved0_MASK 0xff000000
#define BCHP_MEMC_GEN_2_PFRI_7_PAGE_BRK_INTR_INFO_0_reserved0_SHIFT 24

/* MEMC_GEN_2 :: PFRI_7_PAGE_BRK_INTR_INFO_0 :: BANK_ADDRESS [23:20] */
#define BCHP_MEMC_GEN_2_PFRI_7_PAGE_BRK_INTR_INFO_0_BANK_ADDRESS_MASK 0x00f00000
#define BCHP_MEMC_GEN_2_PFRI_7_PAGE_BRK_INTR_INFO_0_BANK_ADDRESS_SHIFT 20
#define BCHP_MEMC_GEN_2_PFRI_7_PAGE_BRK_INTR_INFO_0_BANK_ADDRESS_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_7_PAGE_BRK_INTR_INFO_0 :: reserved1 [19:17] */
#define BCHP_MEMC_GEN_2_PFRI_7_PAGE_BRK_INTR_INFO_0_reserved1_MASK 0x000e0000
#define BCHP_MEMC_GEN_2_PFRI_7_PAGE_BRK_INTR_INFO_0_reserved1_SHIFT 17

/* MEMC_GEN_2 :: PFRI_7_PAGE_BRK_INTR_INFO_0 :: ROW_ADDRESS [16:00] */
#define BCHP_MEMC_GEN_2_PFRI_7_PAGE_BRK_INTR_INFO_0_ROW_ADDRESS_MASK 0x0001ffff
#define BCHP_MEMC_GEN_2_PFRI_7_PAGE_BRK_INTR_INFO_0_ROW_ADDRESS_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_7_PAGE_BRK_INTR_INFO_0_ROW_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_7_PAGE_BRK_INTR_INFO_1 - PFRI 7 Page Break Interrupt Information Register 1
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_7_PAGE_BRK_INTR_INFO_1 :: reserved0 [31:24] */
#define BCHP_MEMC_GEN_2_PFRI_7_PAGE_BRK_INTR_INFO_1_reserved0_MASK 0xff000000
#define BCHP_MEMC_GEN_2_PFRI_7_PAGE_BRK_INTR_INFO_1_reserved0_SHIFT 24

/* MEMC_GEN_2 :: PFRI_7_PAGE_BRK_INTR_INFO_1 :: BANK_ADDRESS [23:20] */
#define BCHP_MEMC_GEN_2_PFRI_7_PAGE_BRK_INTR_INFO_1_BANK_ADDRESS_MASK 0x00f00000
#define BCHP_MEMC_GEN_2_PFRI_7_PAGE_BRK_INTR_INFO_1_BANK_ADDRESS_SHIFT 20
#define BCHP_MEMC_GEN_2_PFRI_7_PAGE_BRK_INTR_INFO_1_BANK_ADDRESS_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_7_PAGE_BRK_INTR_INFO_1 :: reserved1 [19:17] */
#define BCHP_MEMC_GEN_2_PFRI_7_PAGE_BRK_INTR_INFO_1_reserved1_MASK 0x000e0000
#define BCHP_MEMC_GEN_2_PFRI_7_PAGE_BRK_INTR_INFO_1_reserved1_SHIFT 17

/* MEMC_GEN_2 :: PFRI_7_PAGE_BRK_INTR_INFO_1 :: ROW_ADDRESS [16:00] */
#define BCHP_MEMC_GEN_2_PFRI_7_PAGE_BRK_INTR_INFO_1_ROW_ADDRESS_MASK 0x0001ffff
#define BCHP_MEMC_GEN_2_PFRI_7_PAGE_BRK_INTR_INFO_1_ROW_ADDRESS_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_7_PAGE_BRK_INTR_INFO_1_ROW_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_7_VIOL_ADDR_LSB - PFRI 7 Violation Address LSB Register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_7_VIOL_ADDR_LSB :: GW_ADDR_31_0 [31:00] */
#define BCHP_MEMC_GEN_2_PFRI_7_VIOL_ADDR_LSB_GW_ADDR_31_0_MASK     0xffffffff
#define BCHP_MEMC_GEN_2_PFRI_7_VIOL_ADDR_LSB_GW_ADDR_31_0_SHIFT    0
#define BCHP_MEMC_GEN_2_PFRI_7_VIOL_ADDR_LSB_GW_ADDR_31_0_DEFAULT  0x00000000

/***************************************************************************
 *PFRI_7_VIOL_ADDR_MSB - PFRI 7 Violation Address MSB Register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_7_VIOL_ADDR_MSB :: reserved0 [31:04] */
#define BCHP_MEMC_GEN_2_PFRI_7_VIOL_ADDR_MSB_reserved0_MASK        0xfffffff0
#define BCHP_MEMC_GEN_2_PFRI_7_VIOL_ADDR_MSB_reserved0_SHIFT       4

/* MEMC_GEN_2 :: PFRI_7_VIOL_ADDR_MSB :: GW_ADDR_35_32 [03:00] */
#define BCHP_MEMC_GEN_2_PFRI_7_VIOL_ADDR_MSB_GW_ADDR_35_32_MASK    0x0000000f
#define BCHP_MEMC_GEN_2_PFRI_7_VIOL_ADDR_MSB_GW_ADDR_35_32_SHIFT   0
#define BCHP_MEMC_GEN_2_PFRI_7_VIOL_ADDR_MSB_GW_ADDR_35_32_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_7_VIOLATION_INFO_WRITE_CLEAR - PFRI 7 violation info write clear register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_7_VIOLATION_INFO_WRITE_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_GEN_2_PFRI_7_VIOLATION_INFO_WRITE_CLEAR_reserved0_MASK 0xfffffffe
#define BCHP_MEMC_GEN_2_PFRI_7_VIOLATION_INFO_WRITE_CLEAR_reserved0_SHIFT 1

/* MEMC_GEN_2 :: PFRI_7_VIOLATION_INFO_WRITE_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_GEN_2_PFRI_7_VIOLATION_INFO_WRITE_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_GEN_2_PFRI_7_VIOLATION_INFO_WRITE_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_7_VIOLATION_INFO_WRITE_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_7_LADDR_FIFO_DEPTH_COUNT - PFRI 7 Laddr fifo depth count register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_7_LADDR_FIFO_DEPTH_COUNT :: reserved0 [31:08] */
#define BCHP_MEMC_GEN_2_PFRI_7_LADDR_FIFO_DEPTH_COUNT_reserved0_MASK 0xffffff00
#define BCHP_MEMC_GEN_2_PFRI_7_LADDR_FIFO_DEPTH_COUNT_reserved0_SHIFT 8

/* MEMC_GEN_2 :: PFRI_7_LADDR_FIFO_DEPTH_COUNT :: DEPTH_COUNT [07:00] */
#define BCHP_MEMC_GEN_2_PFRI_7_LADDR_FIFO_DEPTH_COUNT_DEPTH_COUNT_MASK 0x000000ff
#define BCHP_MEMC_GEN_2_PFRI_7_LADDR_FIFO_DEPTH_COUNT_DEPTH_COUNT_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_7_LADDR_FIFO_DEPTH_COUNT_DEPTH_COUNT_DEFAULT 0x00000060

/***************************************************************************
 *PFRI_7_LADDR_FIFO_STATUS - PFRI 7 Laddr fifo status register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_7_LADDR_FIFO_STATUS :: reserved0 [31:26] */
#define BCHP_MEMC_GEN_2_PFRI_7_LADDR_FIFO_STATUS_reserved0_MASK    0xfc000000
#define BCHP_MEMC_GEN_2_PFRI_7_LADDR_FIFO_STATUS_reserved0_SHIFT   26

/* MEMC_GEN_2 :: PFRI_7_LADDR_FIFO_STATUS :: LADDR1_FIFO_FULL [25:25] */
#define BCHP_MEMC_GEN_2_PFRI_7_LADDR_FIFO_STATUS_LADDR1_FIFO_FULL_MASK 0x02000000
#define BCHP_MEMC_GEN_2_PFRI_7_LADDR_FIFO_STATUS_LADDR1_FIFO_FULL_SHIFT 25
#define BCHP_MEMC_GEN_2_PFRI_7_LADDR_FIFO_STATUS_LADDR1_FIFO_FULL_DEFAULT 0x00000000
#define BCHP_MEMC_GEN_2_PFRI_7_LADDR_FIFO_STATUS_LADDR1_FIFO_FULL_YES 1
#define BCHP_MEMC_GEN_2_PFRI_7_LADDR_FIFO_STATUS_LADDR1_FIFO_FULL_NO 0

/* MEMC_GEN_2 :: PFRI_7_LADDR_FIFO_STATUS :: LADDR_LADDR1_FIFO_EMPTY [24:24] */
#define BCHP_MEMC_GEN_2_PFRI_7_LADDR_FIFO_STATUS_LADDR_LADDR1_FIFO_EMPTY_MASK 0x01000000
#define BCHP_MEMC_GEN_2_PFRI_7_LADDR_FIFO_STATUS_LADDR_LADDR1_FIFO_EMPTY_SHIFT 24
#define BCHP_MEMC_GEN_2_PFRI_7_LADDR_FIFO_STATUS_LADDR_LADDR1_FIFO_EMPTY_DEFAULT 0x00000001
#define BCHP_MEMC_GEN_2_PFRI_7_LADDR_FIFO_STATUS_LADDR_LADDR1_FIFO_EMPTY_YES 1
#define BCHP_MEMC_GEN_2_PFRI_7_LADDR_FIFO_STATUS_LADDR_LADDR1_FIFO_EMPTY_NO 0

/* MEMC_GEN_2 :: PFRI_7_LADDR_FIFO_STATUS :: LADDR1_FIFO_LEVEL [23:16] */
#define BCHP_MEMC_GEN_2_PFRI_7_LADDR_FIFO_STATUS_LADDR1_FIFO_LEVEL_MASK 0x00ff0000
#define BCHP_MEMC_GEN_2_PFRI_7_LADDR_FIFO_STATUS_LADDR1_FIFO_LEVEL_SHIFT 16
#define BCHP_MEMC_GEN_2_PFRI_7_LADDR_FIFO_STATUS_LADDR1_FIFO_LEVEL_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_7_LADDR_FIFO_STATUS :: reserved1 [15:10] */
#define BCHP_MEMC_GEN_2_PFRI_7_LADDR_FIFO_STATUS_reserved1_MASK    0x0000fc00
#define BCHP_MEMC_GEN_2_PFRI_7_LADDR_FIFO_STATUS_reserved1_SHIFT   10

/* MEMC_GEN_2 :: PFRI_7_LADDR_FIFO_STATUS :: LADDR0_FIFO_FULL [09:09] */
#define BCHP_MEMC_GEN_2_PFRI_7_LADDR_FIFO_STATUS_LADDR0_FIFO_FULL_MASK 0x00000200
#define BCHP_MEMC_GEN_2_PFRI_7_LADDR_FIFO_STATUS_LADDR0_FIFO_FULL_SHIFT 9
#define BCHP_MEMC_GEN_2_PFRI_7_LADDR_FIFO_STATUS_LADDR0_FIFO_FULL_DEFAULT 0x00000000
#define BCHP_MEMC_GEN_2_PFRI_7_LADDR_FIFO_STATUS_LADDR0_FIFO_FULL_YES 1
#define BCHP_MEMC_GEN_2_PFRI_7_LADDR_FIFO_STATUS_LADDR0_FIFO_FULL_NO 0

/* MEMC_GEN_2 :: PFRI_7_LADDR_FIFO_STATUS :: LADDR_LADDR0_FIFO_EMPTY [08:08] */
#define BCHP_MEMC_GEN_2_PFRI_7_LADDR_FIFO_STATUS_LADDR_LADDR0_FIFO_EMPTY_MASK 0x00000100
#define BCHP_MEMC_GEN_2_PFRI_7_LADDR_FIFO_STATUS_LADDR_LADDR0_FIFO_EMPTY_SHIFT 8
#define BCHP_MEMC_GEN_2_PFRI_7_LADDR_FIFO_STATUS_LADDR_LADDR0_FIFO_EMPTY_DEFAULT 0x00000001
#define BCHP_MEMC_GEN_2_PFRI_7_LADDR_FIFO_STATUS_LADDR_LADDR0_FIFO_EMPTY_YES 1
#define BCHP_MEMC_GEN_2_PFRI_7_LADDR_FIFO_STATUS_LADDR_LADDR0_FIFO_EMPTY_NO 0

/* MEMC_GEN_2 :: PFRI_7_LADDR_FIFO_STATUS :: LADDR0_FIFO_LEVEL [07:00] */
#define BCHP_MEMC_GEN_2_PFRI_7_LADDR_FIFO_STATUS_LADDR0_FIFO_LEVEL_MASK 0x000000ff
#define BCHP_MEMC_GEN_2_PFRI_7_LADDR_FIFO_STATUS_LADDR0_FIFO_LEVEL_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_7_LADDR_FIFO_STATUS_LADDR0_FIFO_LEVEL_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_7_TEST_CLIENT_COMMAND - PFRI 7 test client command register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_7_TEST_CLIENT_COMMAND :: PFRI_TC_GW_ADDR_31_0 [31:00] */
#define BCHP_MEMC_GEN_2_PFRI_7_TEST_CLIENT_COMMAND_PFRI_TC_GW_ADDR_31_0_MASK 0xffffffff
#define BCHP_MEMC_GEN_2_PFRI_7_TEST_CLIENT_COMMAND_PFRI_TC_GW_ADDR_31_0_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_7_TEST_CLIENT_COMMAND_PFRI_TC_GW_ADDR_31_0_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_7_TEST_CLIENT_COMMAND_UPPER - PFRI 7 test client command register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_7_TEST_CLIENT_COMMAND_UPPER :: reserved0 [31:07] */
#define BCHP_MEMC_GEN_2_PFRI_7_TEST_CLIENT_COMMAND_UPPER_reserved0_MASK 0xffffff80
#define BCHP_MEMC_GEN_2_PFRI_7_TEST_CLIENT_COMMAND_UPPER_reserved0_SHIFT 7

/* MEMC_GEN_2 :: PFRI_7_TEST_CLIENT_COMMAND_UPPER :: PFRI_TC_FIELD_PAT [06:06] */
#define BCHP_MEMC_GEN_2_PFRI_7_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_FIELD_PAT_MASK 0x00000040
#define BCHP_MEMC_GEN_2_PFRI_7_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_FIELD_PAT_SHIFT 6
#define BCHP_MEMC_GEN_2_PFRI_7_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_FIELD_PAT_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_7_TEST_CLIENT_COMMAND_UPPER :: PFRI_TC_SOG [05:05] */
#define BCHP_MEMC_GEN_2_PFRI_7_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_SOG_MASK 0x00000020
#define BCHP_MEMC_GEN_2_PFRI_7_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_SOG_SHIFT 5
#define BCHP_MEMC_GEN_2_PFRI_7_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_SOG_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_7_TEST_CLIENT_COMMAND_UPPER :: PFRI_TC_EOG [04:04] */
#define BCHP_MEMC_GEN_2_PFRI_7_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_EOG_MASK 0x00000010
#define BCHP_MEMC_GEN_2_PFRI_7_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_EOG_SHIFT 4
#define BCHP_MEMC_GEN_2_PFRI_7_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_EOG_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_7_TEST_CLIENT_COMMAND_UPPER :: PFRI_TC_GW_ADDR_35_32 [03:00] */
#define BCHP_MEMC_GEN_2_PFRI_7_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_GW_ADDR_35_32_MASK 0x0000000f
#define BCHP_MEMC_GEN_2_PFRI_7_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_GW_ADDR_35_32_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_7_TEST_CLIENT_COMMAND_UPPER_PFRI_TC_GW_ADDR_35_32_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_7_TEST_CLIENT_BUSY_FLAG - PFRI 7 test client busy flag register
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_7_TEST_CLIENT_BUSY_FLAG :: reserved0 [31:01] */
#define BCHP_MEMC_GEN_2_PFRI_7_TEST_CLIENT_BUSY_FLAG_reserved0_MASK 0xfffffffe
#define BCHP_MEMC_GEN_2_PFRI_7_TEST_CLIENT_BUSY_FLAG_reserved0_SHIFT 1

/* MEMC_GEN_2 :: PFRI_7_TEST_CLIENT_BUSY_FLAG :: BUSY_FLAG [00:00] */
#define BCHP_MEMC_GEN_2_PFRI_7_TEST_CLIENT_BUSY_FLAG_BUSY_FLAG_MASK 0x00000001
#define BCHP_MEMC_GEN_2_PFRI_7_TEST_CLIENT_BUSY_FLAG_BUSY_FLAG_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_7_TEST_CLIENT_BUSY_FLAG_BUSY_FLAG_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_7_THROTTLE_CONFIG - PFRI 7 Throttle Configuration
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_7_THROTTLE_CONFIG :: Enable [31:31] */
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_CONFIG_Enable_MASK         0x80000000
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_CONFIG_Enable_SHIFT        31
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_CONFIG_Enable_DEFAULT      0x00000000

/* MEMC_GEN_2 :: PFRI_7_THROTTLE_CONFIG :: reserved_for_eco0 [30:24] */
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_CONFIG_reserved_for_eco0_MASK 0x7f000000
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_CONFIG_reserved_for_eco0_SHIFT 24
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_CONFIG_reserved_for_eco0_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_7_THROTTLE_CONFIG :: AlternatePriority [23:16] */
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_CONFIG_AlternatePriority_MASK 0x00ff0000
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_CONFIG_AlternatePriority_SHIFT 16
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_CONFIG_AlternatePriority_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_7_THROTTLE_CONFIG :: ReqMinGW [15:08] */
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_CONFIG_ReqMinGW_MASK       0x0000ff00
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_CONFIG_ReqMinGW_SHIFT      8
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_CONFIG_ReqMinGW_DEFAULT    0x00000000

/* MEMC_GEN_2 :: PFRI_7_THROTTLE_CONFIG :: ReqConstGW [07:00] */
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_CONFIG_ReqConstGW_MASK     0x000000ff
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_CONFIG_ReqConstGW_SHIFT    0
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_CONFIG_ReqConstGW_DEFAULT  0x00000000

/***************************************************************************
 *PFRI_7_THROTTLE_FILTER_CTRL - PFRI 7 Throttle Filter Control
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_7_THROTTLE_FILTER_CTRL :: reserved0 [31:31] */
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_FILTER_CTRL_reserved0_MASK 0x80000000
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_FILTER_CTRL_reserved0_SHIFT 31

/* MEMC_GEN_2 :: PFRI_7_THROTTLE_FILTER_CTRL :: LeakageK [30:28] */
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_FILTER_CTRL_LeakageK_MASK  0x70000000
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_FILTER_CTRL_LeakageK_SHIFT 28
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_FILTER_CTRL_LeakageK_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_7_THROTTLE_FILTER_CTRL :: reserved_for_padding1 [27:24] */
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_FILTER_CTRL_reserved_for_padding1_MASK 0x0f000000
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_FILTER_CTRL_reserved_for_padding1_SHIFT 24

/* MEMC_GEN_2 :: PFRI_7_THROTTLE_FILTER_CTRL :: UpdatePeriod [23:00] */
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_FILTER_CTRL_UpdatePeriod_MASK 0x00ffffff
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_FILTER_CTRL_UpdatePeriod_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_FILTER_CTRL_UpdatePeriod_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_7_THROTTLE_THRESH0 - PFRI 7 Throttle Threshold 0
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_7_THROTTLE_THRESH0 :: reserved0 [31:24] */
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_THRESH0_reserved0_MASK     0xff000000
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_THRESH0_reserved0_SHIFT    24

/* MEMC_GEN_2 :: PFRI_7_THROTTLE_THRESH0 :: ThresholdGW [23:00] */
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_THRESH0_ThresholdGW_MASK   0x00ffffff
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_THRESH0_ThresholdGW_SHIFT  0
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_THRESH0_ThresholdGW_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_7_THROTTLE_THRESH1 - PFRI 7 Throttle Threshold 1
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_7_THROTTLE_THRESH1 :: reserved0 [31:24] */
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_THRESH1_reserved0_MASK     0xff000000
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_THRESH1_reserved0_SHIFT    24

/* MEMC_GEN_2 :: PFRI_7_THROTTLE_THRESH1 :: ThresholdGW [23:00] */
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_THRESH1_ThresholdGW_MASK   0x00ffffff
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_THRESH1_ThresholdGW_SHIFT  0
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_THRESH1_ThresholdGW_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_7_THROTTLE_STATUS - PFRI 7 Throttle Status
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_7_THROTTLE_STATUS :: reserved0 [31:03] */
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_STATUS_reserved0_MASK      0xfffffff8
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_STATUS_reserved0_SHIFT     3

/* MEMC_GEN_2 :: PFRI_7_THROTTLE_STATUS :: ClientThresholdExceeded [02:02] */
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_STATUS_ClientThresholdExceeded_MASK 0x00000004
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_STATUS_ClientThresholdExceeded_SHIFT 2
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_STATUS_ClientThresholdExceeded_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_7_THROTTLE_STATUS :: ClientThresholdState [01:01] */
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_STATUS_ClientThresholdState_MASK 0x00000002
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_STATUS_ClientThresholdState_SHIFT 1
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_STATUS_ClientThresholdState_DEFAULT 0x00000000

/* MEMC_GEN_2 :: PFRI_7_THROTTLE_STATUS :: ClientThresholdInput [00:00] */
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_STATUS_ClientThresholdInput_MASK 0x00000001
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_STATUS_ClientThresholdInput_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_STATUS_ClientThresholdInput_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_7_THROTTLE_STATE_MAX - PFRI 7 Throttle State Max
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_7_THROTTLE_STATE_MAX :: reserved0 [31:26] */
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_STATE_MAX_reserved0_MASK   0xfc000000
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_STATE_MAX_reserved0_SHIFT  26

/* MEMC_GEN_2 :: PFRI_7_THROTTLE_STATE_MAX :: FilterStateMaxGW [25:00] */
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_STATE_MAX_FilterStateMaxGW_MASK 0x03ffffff
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_STATE_MAX_FilterStateMaxGW_SHIFT 0
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_STATE_MAX_FilterStateMaxGW_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_7_THROTTLE_COUNT_NORM - PFRI 7 Throttle Count Normal Priority
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_7_THROTTLE_COUNT_NORM :: CountGW [31:00] */
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_COUNT_NORM_CountGW_MASK    0xffffffff
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_COUNT_NORM_CountGW_SHIFT   0
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_COUNT_NORM_CountGW_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_7_THROTTLE_COUNT_ALT - PFRI 7 Throttle Count Alternate Prioirty
 ***************************************************************************/
/* MEMC_GEN_2 :: PFRI_7_THROTTLE_COUNT_ALT :: CountGW [31:00] */
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_COUNT_ALT_CountGW_MASK     0xffffffff
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_COUNT_ALT_CountGW_SHIFT    0
#define BCHP_MEMC_GEN_2_PFRI_7_THROTTLE_COUNT_ALT_CountGW_DEFAULT  0x00000000

/***************************************************************************
 *MCP_REQ_FIFO_DEPTH_%i - MCP Interface 0..1 Request Fifo Depth
 ***************************************************************************/
#define BCHP_MEMC_GEN_2_MCP_REQ_FIFO_DEPTH_i_ARRAY_BASE            0x01200324
#define BCHP_MEMC_GEN_2_MCP_REQ_FIFO_DEPTH_i_ARRAY_START           0
#define BCHP_MEMC_GEN_2_MCP_REQ_FIFO_DEPTH_i_ARRAY_END             1
#define BCHP_MEMC_GEN_2_MCP_REQ_FIFO_DEPTH_i_ARRAY_ELEMENT_SIZE    32

/***************************************************************************
 *MCP_REQ_FIFO_DEPTH_%i - MCP Interface 0..1 Request Fifo Depth
 ***************************************************************************/
/* MEMC_GEN_2 :: MCP_REQ_FIFO_DEPTH_i :: reserved0 [31:16] */
#define BCHP_MEMC_GEN_2_MCP_REQ_FIFO_DEPTH_i_reserved0_MASK        0xffff0000
#define BCHP_MEMC_GEN_2_MCP_REQ_FIFO_DEPTH_i_reserved0_SHIFT       16

/* MEMC_GEN_2 :: MCP_REQ_FIFO_DEPTH_i :: wr_level [15:12] */
#define BCHP_MEMC_GEN_2_MCP_REQ_FIFO_DEPTH_i_wr_level_MASK         0x0000f000
#define BCHP_MEMC_GEN_2_MCP_REQ_FIFO_DEPTH_i_wr_level_SHIFT        12
#define BCHP_MEMC_GEN_2_MCP_REQ_FIFO_DEPTH_i_wr_level_DEFAULT      0x00000000

/* MEMC_GEN_2 :: MCP_REQ_FIFO_DEPTH_i :: rd_level [11:08] */
#define BCHP_MEMC_GEN_2_MCP_REQ_FIFO_DEPTH_i_rd_level_MASK         0x00000f00
#define BCHP_MEMC_GEN_2_MCP_REQ_FIFO_DEPTH_i_rd_level_SHIFT        8
#define BCHP_MEMC_GEN_2_MCP_REQ_FIFO_DEPTH_i_rd_level_DEFAULT      0x00000000

/* MEMC_GEN_2 :: MCP_REQ_FIFO_DEPTH_i :: wr_depth [07:04] */
#define BCHP_MEMC_GEN_2_MCP_REQ_FIFO_DEPTH_i_wr_depth_MASK         0x000000f0
#define BCHP_MEMC_GEN_2_MCP_REQ_FIFO_DEPTH_i_wr_depth_SHIFT        4
#define BCHP_MEMC_GEN_2_MCP_REQ_FIFO_DEPTH_i_wr_depth_DEFAULT      0x00000000

/* MEMC_GEN_2 :: MCP_REQ_FIFO_DEPTH_i :: rd_depth [03:00] */
#define BCHP_MEMC_GEN_2_MCP_REQ_FIFO_DEPTH_i_rd_depth_MASK         0x0000000f
#define BCHP_MEMC_GEN_2_MCP_REQ_FIFO_DEPTH_i_rd_depth_SHIFT        0
#define BCHP_MEMC_GEN_2_MCP_REQ_FIFO_DEPTH_i_rd_depth_DEFAULT      0x00000000


/***************************************************************************
 *MCP_VIOLATION_STATUS_LSB_%i - MCP 0..1 Violation Status LSB
 ***************************************************************************/
#define BCHP_MEMC_GEN_2_MCP_VIOLATION_STATUS_LSB_i_ARRAY_BASE      0x0120032c
#define BCHP_MEMC_GEN_2_MCP_VIOLATION_STATUS_LSB_i_ARRAY_START     0
#define BCHP_MEMC_GEN_2_MCP_VIOLATION_STATUS_LSB_i_ARRAY_END       1
#define BCHP_MEMC_GEN_2_MCP_VIOLATION_STATUS_LSB_i_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *MCP_VIOLATION_STATUS_LSB_%i - MCP 0..1 Violation Status LSB
 ***************************************************************************/
/* MEMC_GEN_2 :: MCP_VIOLATION_STATUS_LSB_i :: addr_lsb [31:05] */
#define BCHP_MEMC_GEN_2_MCP_VIOLATION_STATUS_LSB_i_addr_lsb_MASK   0xffffffe0
#define BCHP_MEMC_GEN_2_MCP_VIOLATION_STATUS_LSB_i_addr_lsb_SHIFT  5
#define BCHP_MEMC_GEN_2_MCP_VIOLATION_STATUS_LSB_i_addr_lsb_DEFAULT 0x00000000

/* MEMC_GEN_2 :: MCP_VIOLATION_STATUS_LSB_i :: reserved0 [04:00] */
#define BCHP_MEMC_GEN_2_MCP_VIOLATION_STATUS_LSB_i_reserved0_MASK  0x0000001f
#define BCHP_MEMC_GEN_2_MCP_VIOLATION_STATUS_LSB_i_reserved0_SHIFT 0


/***************************************************************************
 *MCP_VIOLATION_STATUS_MSB_%i - MCP 0..1 Violation Status MSB
 ***************************************************************************/
#define BCHP_MEMC_GEN_2_MCP_VIOLATION_STATUS_MSB_i_ARRAY_BASE      0x01200334
#define BCHP_MEMC_GEN_2_MCP_VIOLATION_STATUS_MSB_i_ARRAY_START     0
#define BCHP_MEMC_GEN_2_MCP_VIOLATION_STATUS_MSB_i_ARRAY_END       1
#define BCHP_MEMC_GEN_2_MCP_VIOLATION_STATUS_MSB_i_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *MCP_VIOLATION_STATUS_MSB_%i - MCP 0..1 Violation Status MSB
 ***************************************************************************/
/* MEMC_GEN_2 :: MCP_VIOLATION_STATUS_MSB_i :: viol [31:31] */
#define BCHP_MEMC_GEN_2_MCP_VIOLATION_STATUS_MSB_i_viol_MASK       0x80000000
#define BCHP_MEMC_GEN_2_MCP_VIOLATION_STATUS_MSB_i_viol_SHIFT      31
#define BCHP_MEMC_GEN_2_MCP_VIOLATION_STATUS_MSB_i_viol_DEFAULT    0x00000000

/* MEMC_GEN_2 :: MCP_VIOLATION_STATUS_MSB_i :: reserved0 [30:27] */
#define BCHP_MEMC_GEN_2_MCP_VIOLATION_STATUS_MSB_i_reserved0_MASK  0x78000000
#define BCHP_MEMC_GEN_2_MCP_VIOLATION_STATUS_MSB_i_reserved0_SHIFT 27

/* MEMC_GEN_2 :: MCP_VIOLATION_STATUS_MSB_i :: oper [26:24] */
#define BCHP_MEMC_GEN_2_MCP_VIOLATION_STATUS_MSB_i_oper_MASK       0x07000000
#define BCHP_MEMC_GEN_2_MCP_VIOLATION_STATUS_MSB_i_oper_SHIFT      24
#define BCHP_MEMC_GEN_2_MCP_VIOLATION_STATUS_MSB_i_oper_DEFAULT    0x00000000

/* MEMC_GEN_2 :: MCP_VIOLATION_STATUS_MSB_i :: reserved1 [23:21] */
#define BCHP_MEMC_GEN_2_MCP_VIOLATION_STATUS_MSB_i_reserved1_MASK  0x00e00000
#define BCHP_MEMC_GEN_2_MCP_VIOLATION_STATUS_MSB_i_reserved1_SHIFT 21

/* MEMC_GEN_2 :: MCP_VIOLATION_STATUS_MSB_i :: len [20:16] */
#define BCHP_MEMC_GEN_2_MCP_VIOLATION_STATUS_MSB_i_len_MASK        0x001f0000
#define BCHP_MEMC_GEN_2_MCP_VIOLATION_STATUS_MSB_i_len_SHIFT       16
#define BCHP_MEMC_GEN_2_MCP_VIOLATION_STATUS_MSB_i_len_DEFAULT     0x00000000

/* MEMC_GEN_2 :: MCP_VIOLATION_STATUS_MSB_i :: id [15:08] */
#define BCHP_MEMC_GEN_2_MCP_VIOLATION_STATUS_MSB_i_id_MASK         0x0000ff00
#define BCHP_MEMC_GEN_2_MCP_VIOLATION_STATUS_MSB_i_id_SHIFT        8
#define BCHP_MEMC_GEN_2_MCP_VIOLATION_STATUS_MSB_i_id_DEFAULT      0x00000000

/* MEMC_GEN_2 :: MCP_VIOLATION_STATUS_MSB_i :: addr_msb [07:00] */
#define BCHP_MEMC_GEN_2_MCP_VIOLATION_STATUS_MSB_i_addr_msb_MASK   0x000000ff
#define BCHP_MEMC_GEN_2_MCP_VIOLATION_STATUS_MSB_i_addr_msb_SHIFT  0
#define BCHP_MEMC_GEN_2_MCP_VIOLATION_STATUS_MSB_i_addr_msb_DEFAULT 0x00000000


/***************************************************************************
 *MCP_VIOLATION_WRITE_CLEAR_%i - MCP 0..1 Violation Write Clear
 ***************************************************************************/
#define BCHP_MEMC_GEN_2_MCP_VIOLATION_WRITE_CLEAR_i_ARRAY_BASE     0x0120033c
#define BCHP_MEMC_GEN_2_MCP_VIOLATION_WRITE_CLEAR_i_ARRAY_START    0
#define BCHP_MEMC_GEN_2_MCP_VIOLATION_WRITE_CLEAR_i_ARRAY_END      1
#define BCHP_MEMC_GEN_2_MCP_VIOLATION_WRITE_CLEAR_i_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *MCP_VIOLATION_WRITE_CLEAR_%i - MCP 0..1 Violation Write Clear
 ***************************************************************************/
/* MEMC_GEN_2 :: MCP_VIOLATION_WRITE_CLEAR_i :: reserved0 [31:01] */
#define BCHP_MEMC_GEN_2_MCP_VIOLATION_WRITE_CLEAR_i_reserved0_MASK 0xfffffffe
#define BCHP_MEMC_GEN_2_MCP_VIOLATION_WRITE_CLEAR_i_reserved0_SHIFT 1

/* MEMC_GEN_2 :: MCP_VIOLATION_WRITE_CLEAR_i :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_GEN_2_MCP_VIOLATION_WRITE_CLEAR_i_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_GEN_2_MCP_VIOLATION_WRITE_CLEAR_i_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_GEN_2_MCP_VIOLATION_WRITE_CLEAR_i_WRITE_CLEAR_DEFAULT 0x00000000


/***************************************************************************
 *EXACC_STATUS_LSB_%i - Exclusive Access Monitor 0..7 Status LSB
 ***************************************************************************/
#define BCHP_MEMC_GEN_2_EXACC_STATUS_LSB_i_ARRAY_BASE              0x01200344
#define BCHP_MEMC_GEN_2_EXACC_STATUS_LSB_i_ARRAY_START             0
#define BCHP_MEMC_GEN_2_EXACC_STATUS_LSB_i_ARRAY_END               7
#define BCHP_MEMC_GEN_2_EXACC_STATUS_LSB_i_ARRAY_ELEMENT_SIZE      32

/***************************************************************************
 *EXACC_STATUS_LSB_%i - Exclusive Access Monitor 0..7 Status LSB
 ***************************************************************************/
/* MEMC_GEN_2 :: EXACC_STATUS_LSB_i :: addr_lsb [31:06] */
#define BCHP_MEMC_GEN_2_EXACC_STATUS_LSB_i_addr_lsb_MASK           0xffffffc0
#define BCHP_MEMC_GEN_2_EXACC_STATUS_LSB_i_addr_lsb_SHIFT          6
#define BCHP_MEMC_GEN_2_EXACC_STATUS_LSB_i_addr_lsb_DEFAULT        0x00000000

/* MEMC_GEN_2 :: EXACC_STATUS_LSB_i :: reserved0 [05:00] */
#define BCHP_MEMC_GEN_2_EXACC_STATUS_LSB_i_reserved0_MASK          0x0000003f
#define BCHP_MEMC_GEN_2_EXACC_STATUS_LSB_i_reserved0_SHIFT         0


/***************************************************************************
 *EXACC_STATUS_MSB_%i - Exclusive Access Monitor 0..7 Status MSB
 ***************************************************************************/
#define BCHP_MEMC_GEN_2_EXACC_STATUS_MSB_i_ARRAY_BASE              0x01200364
#define BCHP_MEMC_GEN_2_EXACC_STATUS_MSB_i_ARRAY_START             0
#define BCHP_MEMC_GEN_2_EXACC_STATUS_MSB_i_ARRAY_END               7
#define BCHP_MEMC_GEN_2_EXACC_STATUS_MSB_i_ARRAY_ELEMENT_SIZE      32

/***************************************************************************
 *EXACC_STATUS_MSB_%i - Exclusive Access Monitor 0..7 Status MSB
 ***************************************************************************/
/* MEMC_GEN_2 :: EXACC_STATUS_MSB_i :: enabled [31:31] */
#define BCHP_MEMC_GEN_2_EXACC_STATUS_MSB_i_enabled_MASK            0x80000000
#define BCHP_MEMC_GEN_2_EXACC_STATUS_MSB_i_enabled_SHIFT           31
#define BCHP_MEMC_GEN_2_EXACC_STATUS_MSB_i_enabled_DEFAULT         0x00000000

/* MEMC_GEN_2 :: EXACC_STATUS_MSB_i :: reserved0 [30:26] */
#define BCHP_MEMC_GEN_2_EXACC_STATUS_MSB_i_reserved0_MASK          0x7c000000
#define BCHP_MEMC_GEN_2_EXACC_STATUS_MSB_i_reserved0_SHIFT         26

/* MEMC_GEN_2 :: EXACC_STATUS_MSB_i :: id [25:24] */
#define BCHP_MEMC_GEN_2_EXACC_STATUS_MSB_i_id_MASK                 0x03000000
#define BCHP_MEMC_GEN_2_EXACC_STATUS_MSB_i_id_SHIFT                24
#define BCHP_MEMC_GEN_2_EXACC_STATUS_MSB_i_id_DEFAULT              0x00000000

/* MEMC_GEN_2 :: EXACC_STATUS_MSB_i :: reserved1 [23:08] */
#define BCHP_MEMC_GEN_2_EXACC_STATUS_MSB_i_reserved1_MASK          0x00ffff00
#define BCHP_MEMC_GEN_2_EXACC_STATUS_MSB_i_reserved1_SHIFT         8

/* MEMC_GEN_2 :: EXACC_STATUS_MSB_i :: addr_msb [07:00] */
#define BCHP_MEMC_GEN_2_EXACC_STATUS_MSB_i_addr_msb_MASK           0x000000ff
#define BCHP_MEMC_GEN_2_EXACC_STATUS_MSB_i_addr_msb_SHIFT          0
#define BCHP_MEMC_GEN_2_EXACC_STATUS_MSB_i_addr_msb_DEFAULT        0x00000000


/***************************************************************************
 *EXACC_STATUS_COUNTS_%i - Exclusive Access Monitor 0..7 Counts
 ***************************************************************************/
#define BCHP_MEMC_GEN_2_EXACC_STATUS_COUNTS_i_ARRAY_BASE           0x01200384
#define BCHP_MEMC_GEN_2_EXACC_STATUS_COUNTS_i_ARRAY_START          0
#define BCHP_MEMC_GEN_2_EXACC_STATUS_COUNTS_i_ARRAY_END            7
#define BCHP_MEMC_GEN_2_EXACC_STATUS_COUNTS_i_ARRAY_ELEMENT_SIZE   32

/***************************************************************************
 *EXACC_STATUS_COUNTS_%i - Exclusive Access Monitor 0..7 Counts
 ***************************************************************************/
/* MEMC_GEN_2 :: EXACC_STATUS_COUNTS_i :: pass_count [31:16] */
#define BCHP_MEMC_GEN_2_EXACC_STATUS_COUNTS_i_pass_count_MASK      0xffff0000
#define BCHP_MEMC_GEN_2_EXACC_STATUS_COUNTS_i_pass_count_SHIFT     16
#define BCHP_MEMC_GEN_2_EXACC_STATUS_COUNTS_i_pass_count_DEFAULT   0x00000000

/* MEMC_GEN_2 :: EXACC_STATUS_COUNTS_i :: fail_count [15:00] */
#define BCHP_MEMC_GEN_2_EXACC_STATUS_COUNTS_i_fail_count_MASK      0x0000ffff
#define BCHP_MEMC_GEN_2_EXACC_STATUS_COUNTS_i_fail_count_SHIFT     0
#define BCHP_MEMC_GEN_2_EXACC_STATUS_COUNTS_i_fail_count_DEFAULT   0x00000000


/***************************************************************************
 *EXACC_STATUS_DISABLE_LSB_%i - Exclusive Access Monitor 0..7 Status Disable LSB
 ***************************************************************************/
#define BCHP_MEMC_GEN_2_EXACC_STATUS_DISABLE_LSB_i_ARRAY_BASE      0x012003a4
#define BCHP_MEMC_GEN_2_EXACC_STATUS_DISABLE_LSB_i_ARRAY_START     0
#define BCHP_MEMC_GEN_2_EXACC_STATUS_DISABLE_LSB_i_ARRAY_END       7
#define BCHP_MEMC_GEN_2_EXACC_STATUS_DISABLE_LSB_i_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *EXACC_STATUS_DISABLE_LSB_%i - Exclusive Access Monitor 0..7 Status Disable LSB
 ***************************************************************************/
/* MEMC_GEN_2 :: EXACC_STATUS_DISABLE_LSB_i :: addr_lsb [31:06] */
#define BCHP_MEMC_GEN_2_EXACC_STATUS_DISABLE_LSB_i_addr_lsb_MASK   0xffffffc0
#define BCHP_MEMC_GEN_2_EXACC_STATUS_DISABLE_LSB_i_addr_lsb_SHIFT  6
#define BCHP_MEMC_GEN_2_EXACC_STATUS_DISABLE_LSB_i_addr_lsb_DEFAULT 0x00000000

/* MEMC_GEN_2 :: EXACC_STATUS_DISABLE_LSB_i :: reserved0 [05:00] */
#define BCHP_MEMC_GEN_2_EXACC_STATUS_DISABLE_LSB_i_reserved0_MASK  0x0000003f
#define BCHP_MEMC_GEN_2_EXACC_STATUS_DISABLE_LSB_i_reserved0_SHIFT 0


/***************************************************************************
 *EXACC_STATUS_DISABLE_MSB_%i - Exclusive Access Monitor 0..7 Status Disable MSB
 ***************************************************************************/
#define BCHP_MEMC_GEN_2_EXACC_STATUS_DISABLE_MSB_i_ARRAY_BASE      0x012003c4
#define BCHP_MEMC_GEN_2_EXACC_STATUS_DISABLE_MSB_i_ARRAY_START     0
#define BCHP_MEMC_GEN_2_EXACC_STATUS_DISABLE_MSB_i_ARRAY_END       7
#define BCHP_MEMC_GEN_2_EXACC_STATUS_DISABLE_MSB_i_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *EXACC_STATUS_DISABLE_MSB_%i - Exclusive Access Monitor 0..7 Status Disable MSB
 ***************************************************************************/
/* MEMC_GEN_2 :: EXACC_STATUS_DISABLE_MSB_i :: valid [31:31] */
#define BCHP_MEMC_GEN_2_EXACC_STATUS_DISABLE_MSB_i_valid_MASK      0x80000000
#define BCHP_MEMC_GEN_2_EXACC_STATUS_DISABLE_MSB_i_valid_SHIFT     31
#define BCHP_MEMC_GEN_2_EXACC_STATUS_DISABLE_MSB_i_valid_DEFAULT   0x00000000

/* MEMC_GEN_2 :: EXACC_STATUS_DISABLE_MSB_i :: reserved0 [30:24] */
#define BCHP_MEMC_GEN_2_EXACC_STATUS_DISABLE_MSB_i_reserved0_MASK  0x7f000000
#define BCHP_MEMC_GEN_2_EXACC_STATUS_DISABLE_MSB_i_reserved0_SHIFT 24

/* MEMC_GEN_2 :: EXACC_STATUS_DISABLE_MSB_i :: client_id [23:16] */
#define BCHP_MEMC_GEN_2_EXACC_STATUS_DISABLE_MSB_i_client_id_MASK  0x00ff0000
#define BCHP_MEMC_GEN_2_EXACC_STATUS_DISABLE_MSB_i_client_id_SHIFT 16
#define BCHP_MEMC_GEN_2_EXACC_STATUS_DISABLE_MSB_i_client_id_DEFAULT 0x00000000

/* MEMC_GEN_2 :: EXACC_STATUS_DISABLE_MSB_i :: reserved1 [15:08] */
#define BCHP_MEMC_GEN_2_EXACC_STATUS_DISABLE_MSB_i_reserved1_MASK  0x0000ff00
#define BCHP_MEMC_GEN_2_EXACC_STATUS_DISABLE_MSB_i_reserved1_SHIFT 8

/* MEMC_GEN_2 :: EXACC_STATUS_DISABLE_MSB_i :: addr_msb [07:00] */
#define BCHP_MEMC_GEN_2_EXACC_STATUS_DISABLE_MSB_i_addr_msb_MASK   0x000000ff
#define BCHP_MEMC_GEN_2_EXACC_STATUS_DISABLE_MSB_i_addr_msb_SHIFT  0
#define BCHP_MEMC_GEN_2_EXACC_STATUS_DISABLE_MSB_i_addr_msb_DEFAULT 0x00000000


/***************************************************************************
 *EXACC_STATUS_CLEAR_%i - Exclusive Access Monitor 0..7 Status Clear
 ***************************************************************************/
#define BCHP_MEMC_GEN_2_EXACC_STATUS_CLEAR_i_ARRAY_BASE            0x012003e4
#define BCHP_MEMC_GEN_2_EXACC_STATUS_CLEAR_i_ARRAY_START           0
#define BCHP_MEMC_GEN_2_EXACC_STATUS_CLEAR_i_ARRAY_END             7
#define BCHP_MEMC_GEN_2_EXACC_STATUS_CLEAR_i_ARRAY_ELEMENT_SIZE    32

/***************************************************************************
 *EXACC_STATUS_CLEAR_%i - Exclusive Access Monitor 0..7 Status Clear
 ***************************************************************************/
/* MEMC_GEN_2 :: EXACC_STATUS_CLEAR_i :: reserved0 [31:03] */
#define BCHP_MEMC_GEN_2_EXACC_STATUS_CLEAR_i_reserved0_MASK        0xfffffff8
#define BCHP_MEMC_GEN_2_EXACC_STATUS_CLEAR_i_reserved0_SHIFT       3

/* MEMC_GEN_2 :: EXACC_STATUS_CLEAR_i :: clear_disable_info [02:02] */
#define BCHP_MEMC_GEN_2_EXACC_STATUS_CLEAR_i_clear_disable_info_MASK 0x00000004
#define BCHP_MEMC_GEN_2_EXACC_STATUS_CLEAR_i_clear_disable_info_SHIFT 2
#define BCHP_MEMC_GEN_2_EXACC_STATUS_CLEAR_i_clear_disable_info_DEFAULT 0x00000000

/* MEMC_GEN_2 :: EXACC_STATUS_CLEAR_i :: clear_pass_count [01:01] */
#define BCHP_MEMC_GEN_2_EXACC_STATUS_CLEAR_i_clear_pass_count_MASK 0x00000002
#define BCHP_MEMC_GEN_2_EXACC_STATUS_CLEAR_i_clear_pass_count_SHIFT 1
#define BCHP_MEMC_GEN_2_EXACC_STATUS_CLEAR_i_clear_pass_count_DEFAULT 0x00000000

/* MEMC_GEN_2 :: EXACC_STATUS_CLEAR_i :: clear_fail_count [00:00] */
#define BCHP_MEMC_GEN_2_EXACC_STATUS_CLEAR_i_clear_fail_count_MASK 0x00000001
#define BCHP_MEMC_GEN_2_EXACC_STATUS_CLEAR_i_clear_fail_count_SHIFT 0
#define BCHP_MEMC_GEN_2_EXACC_STATUS_CLEAR_i_clear_fail_count_DEFAULT 0x00000000


/***************************************************************************
 *ZQCS_CONTROL - ZQCS Client Control
 ***************************************************************************/
/* MEMC_GEN_2 :: ZQCS_CONTROL :: enable [31:31] */
#define BCHP_MEMC_GEN_2_ZQCS_CONTROL_enable_MASK                   0x80000000
#define BCHP_MEMC_GEN_2_ZQCS_CONTROL_enable_SHIFT                  31
#define BCHP_MEMC_GEN_2_ZQCS_CONTROL_enable_DEFAULT                0x00000000

/* MEMC_GEN_2 :: ZQCS_CONTROL :: reserved0 [30:29] */
#define BCHP_MEMC_GEN_2_ZQCS_CONTROL_reserved0_MASK                0x60000000
#define BCHP_MEMC_GEN_2_ZQCS_CONTROL_reserved0_SHIFT               29

/* MEMC_GEN_2 :: ZQCS_CONTROL :: command [28:20] */
#define BCHP_MEMC_GEN_2_ZQCS_CONTROL_command_MASK                  0x1ff00000
#define BCHP_MEMC_GEN_2_ZQCS_CONTROL_command_SHIFT                 20
#define BCHP_MEMC_GEN_2_ZQCS_CONTROL_command_DEFAULT               0x000000f8

/* MEMC_GEN_2 :: ZQCS_CONTROL :: post_delay [19:00] */
#define BCHP_MEMC_GEN_2_ZQCS_CONTROL_post_delay_MASK               0x000fffff
#define BCHP_MEMC_GEN_2_ZQCS_CONTROL_post_delay_SHIFT              0
#define BCHP_MEMC_GEN_2_ZQCS_CONTROL_post_delay_DEFAULT            0x00000040

/***************************************************************************
 *ZQCS_ADDR - ZQCS Client Address
 ***************************************************************************/
/* MEMC_GEN_2 :: ZQCS_ADDR :: reserved0 [31:24] */
#define BCHP_MEMC_GEN_2_ZQCS_ADDR_reserved0_MASK                   0xff000000
#define BCHP_MEMC_GEN_2_ZQCS_ADDR_reserved0_SHIFT                  24

/* MEMC_GEN_2 :: ZQCS_ADDR :: bank_addr [23:20] */
#define BCHP_MEMC_GEN_2_ZQCS_ADDR_bank_addr_MASK                   0x00f00000
#define BCHP_MEMC_GEN_2_ZQCS_ADDR_bank_addr_SHIFT                  20
#define BCHP_MEMC_GEN_2_ZQCS_ADDR_bank_addr_DEFAULT                0x00000000

/* MEMC_GEN_2 :: ZQCS_ADDR :: row_addr [19:00] */
#define BCHP_MEMC_GEN_2_ZQCS_ADDR_row_addr_MASK                    0x000fffff
#define BCHP_MEMC_GEN_2_ZQCS_ADDR_row_addr_SHIFT                   0
#define BCHP_MEMC_GEN_2_ZQCS_ADDR_row_addr_DEFAULT                 0x00000000

/***************************************************************************
 *ZQCS_PERIOD - ZQCS Client Request Period
 ***************************************************************************/
/* MEMC_GEN_2 :: ZQCS_PERIOD :: period [31:00] */
#define BCHP_MEMC_GEN_2_ZQCS_PERIOD_period_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_ZQCS_PERIOD_period_SHIFT                   0
#define BCHP_MEMC_GEN_2_ZQCS_PERIOD_period_DEFAULT                 0x00000000

/***************************************************************************
 *ZQCS_STATUS - ZQCS Client Status
 ***************************************************************************/
/* MEMC_GEN_2 :: ZQCS_STATUS :: busy [31:31] */
#define BCHP_MEMC_GEN_2_ZQCS_STATUS_busy_MASK                      0x80000000
#define BCHP_MEMC_GEN_2_ZQCS_STATUS_busy_SHIFT                     31
#define BCHP_MEMC_GEN_2_ZQCS_STATUS_busy_DEFAULT                   0x00000000

/* MEMC_GEN_2 :: ZQCS_STATUS :: reserved0 [30:00] */
#define BCHP_MEMC_GEN_2_ZQCS_STATUS_reserved0_MASK                 0x7fffffff
#define BCHP_MEMC_GEN_2_ZQCS_STATUS_reserved0_SHIFT                0

/***************************************************************************
 *SCB_CRC_UNIT0_ENABLE - CRC Unit 0 SCB read/write data enable register
 ***************************************************************************/
/* MEMC_GEN_2 :: SCB_CRC_UNIT0_ENABLE :: reserved0 [31:12] */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_ENABLE_reserved0_MASK        0xfffff000
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_ENABLE_reserved0_SHIFT       12

/* MEMC_GEN_2 :: SCB_CRC_UNIT0_ENABLE :: CRC_CLIENT [11:04] */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_ENABLE_CRC_CLIENT_MASK       0x00000ff0
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_ENABLE_CRC_CLIENT_SHIFT      4
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_ENABLE_CRC_CLIENT_DEFAULT    0x00000000

/* MEMC_GEN_2 :: SCB_CRC_UNIT0_ENABLE :: DDR_BYTE_CRC_EN [03:03] */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_ENABLE_DDR_BYTE_CRC_EN_MASK  0x00000008
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_ENABLE_DDR_BYTE_CRC_EN_SHIFT 3
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_ENABLE_DDR_BYTE_CRC_EN_DEFAULT 0x00000000

/* MEMC_GEN_2 :: SCB_CRC_UNIT0_ENABLE :: CRC_CLEAR [02:02] */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_ENABLE_CRC_CLEAR_MASK        0x00000004
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_ENABLE_CRC_CLEAR_SHIFT       2
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_ENABLE_CRC_CLEAR_DEFAULT     0x00000000

/* MEMC_GEN_2 :: SCB_CRC_UNIT0_ENABLE :: CRC_MODE [01:01] */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_ENABLE_CRC_MODE_MASK         0x00000002
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_ENABLE_CRC_MODE_SHIFT        1
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_ENABLE_CRC_MODE_DEFAULT      0x00000000

/* MEMC_GEN_2 :: SCB_CRC_UNIT0_ENABLE :: CRC_EN [00:00] */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_ENABLE_CRC_EN_MASK           0x00000001
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_ENABLE_CRC_EN_SHIFT          0
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_ENABLE_CRC_EN_DEFAULT        0x00000000

/***************************************************************************
 *SCB_CRC_UNIT0_0 - CRC Unit 0 SCB read data 0 register
 ***************************************************************************/
/* MEMC_GEN_2 :: SCB_CRC_UNIT0_0 :: CRC [31:00] */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_0_CRC_MASK                   0xffffffff
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_0_CRC_SHIFT                  0
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_0_CRC_DEFAULT                0x00000000

/***************************************************************************
 *SCB_CRC_UNIT0_1 - CRC Unit 0 SCB read data 1 register
 ***************************************************************************/
/* MEMC_GEN_2 :: SCB_CRC_UNIT0_1 :: CRC [31:00] */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_1_CRC_MASK                   0xffffffff
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_1_CRC_SHIFT                  0
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_1_CRC_DEFAULT                0x00000000

/***************************************************************************
 *SCB_CRC_UNIT0_2 - CRC Unit 0 SCB read data 2 register
 ***************************************************************************/
/* MEMC_GEN_2 :: SCB_CRC_UNIT0_2 :: CRC [31:00] */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_2_CRC_MASK                   0xffffffff
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_2_CRC_SHIFT                  0
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_2_CRC_DEFAULT                0x00000000

/***************************************************************************
 *SCB_CRC_UNIT0_3 - CRC Unit 0 SCB read data 3 register
 ***************************************************************************/
/* MEMC_GEN_2 :: SCB_CRC_UNIT0_3 :: CRC [31:00] */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_3_CRC_MASK                   0xffffffff
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_3_CRC_SHIFT                  0
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_3_CRC_DEFAULT                0x00000000

/***************************************************************************
 *SCB_CRC_UNIT0_4 - CRC Unit 0 SCB read data 4 register
 ***************************************************************************/
/* MEMC_GEN_2 :: SCB_CRC_UNIT0_4 :: CRC [31:00] */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_4_CRC_MASK                   0xffffffff
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_4_CRC_SHIFT                  0
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_4_CRC_DEFAULT                0x00000000

/***************************************************************************
 *SCB_CRC_UNIT0_5 - CRC Unit 0 SCB read data 5 register
 ***************************************************************************/
/* MEMC_GEN_2 :: SCB_CRC_UNIT0_5 :: CRC [31:00] */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_5_CRC_MASK                   0xffffffff
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_5_CRC_SHIFT                  0
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_5_CRC_DEFAULT                0x00000000

/***************************************************************************
 *SCB_CRC_UNIT0_6 - CRC Unit 0 SCB read data 6 register
 ***************************************************************************/
/* MEMC_GEN_2 :: SCB_CRC_UNIT0_6 :: CRC [31:00] */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_6_CRC_MASK                   0xffffffff
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_6_CRC_SHIFT                  0
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_6_CRC_DEFAULT                0x00000000

/***************************************************************************
 *SCB_CRC_UNIT0_7 - CRC Unit 0 SCB read data 7 register
 ***************************************************************************/
/* MEMC_GEN_2 :: SCB_CRC_UNIT0_7 :: CRC [31:00] */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_7_CRC_MASK                   0xffffffff
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_7_CRC_SHIFT                  0
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_7_CRC_DEFAULT                0x00000000

/***************************************************************************
 *SCB_CRC_UNIT0_8 - CRC Unit 0 SCB read data 8 register
 ***************************************************************************/
/* MEMC_GEN_2 :: SCB_CRC_UNIT0_8 :: CRC [31:00] */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_8_CRC_MASK                   0xffffffff
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_8_CRC_SHIFT                  0
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_8_CRC_DEFAULT                0x00000000

/***************************************************************************
 *SCB_CRC_UNIT0_9 - CRC Unit 0 SCB read data 9 register
 ***************************************************************************/
/* MEMC_GEN_2 :: SCB_CRC_UNIT0_9 :: CRC [31:00] */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_9_CRC_MASK                   0xffffffff
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_9_CRC_SHIFT                  0
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_9_CRC_DEFAULT                0x00000000

/***************************************************************************
 *SCB_CRC_UNIT0_10 - CRC Unit 0 SCB read data 10 register
 ***************************************************************************/
/* MEMC_GEN_2 :: SCB_CRC_UNIT0_10 :: CRC [31:00] */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_10_CRC_MASK                  0xffffffff
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_10_CRC_SHIFT                 0
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_10_CRC_DEFAULT               0x00000000

/***************************************************************************
 *SCB_CRC_UNIT0_11 - CRC Unit 0 SCB read data 11 register
 ***************************************************************************/
/* MEMC_GEN_2 :: SCB_CRC_UNIT0_11 :: CRC [31:00] */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_11_CRC_MASK                  0xffffffff
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_11_CRC_SHIFT                 0
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_11_CRC_DEFAULT               0x00000000

/***************************************************************************
 *SCB_CRC_UNIT0_12 - CRC Unit 0 SCB read data 12 register
 ***************************************************************************/
/* MEMC_GEN_2 :: SCB_CRC_UNIT0_12 :: CRC [31:00] */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_12_CRC_MASK                  0xffffffff
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_12_CRC_SHIFT                 0
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_12_CRC_DEFAULT               0x00000000

/***************************************************************************
 *SCB_CRC_UNIT0_13 - CRC Unit 0 SCB read data 13 register
 ***************************************************************************/
/* MEMC_GEN_2 :: SCB_CRC_UNIT0_13 :: CRC [31:00] */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_13_CRC_MASK                  0xffffffff
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_13_CRC_SHIFT                 0
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_13_CRC_DEFAULT               0x00000000

/***************************************************************************
 *SCB_CRC_UNIT0_14 - CRC Unit 0 SCB read data 14 register
 ***************************************************************************/
/* MEMC_GEN_2 :: SCB_CRC_UNIT0_14 :: CRC [31:00] */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_14_CRC_MASK                  0xffffffff
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_14_CRC_SHIFT                 0
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_14_CRC_DEFAULT               0x00000000

/***************************************************************************
 *SCB_CRC_UNIT0_15 - CRC Unit 0 SCB read data 15 register
 ***************************************************************************/
/* MEMC_GEN_2 :: SCB_CRC_UNIT0_15 :: CRC [31:00] */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_15_CRC_MASK                  0xffffffff
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_15_CRC_SHIFT                 0
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT0_15_CRC_DEFAULT               0x00000000

/***************************************************************************
 *SCB_CRC_UNIT1_ENABLE - CRC Unit 1 SCB read/write data enable register
 ***************************************************************************/
/* MEMC_GEN_2 :: SCB_CRC_UNIT1_ENABLE :: reserved0 [31:12] */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_ENABLE_reserved0_MASK        0xfffff000
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_ENABLE_reserved0_SHIFT       12

/* MEMC_GEN_2 :: SCB_CRC_UNIT1_ENABLE :: CRC_CLIENT [11:04] */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_ENABLE_CRC_CLIENT_MASK       0x00000ff0
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_ENABLE_CRC_CLIENT_SHIFT      4
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_ENABLE_CRC_CLIENT_DEFAULT    0x00000000

/* MEMC_GEN_2 :: SCB_CRC_UNIT1_ENABLE :: DDR_BYTE_CRC_EN [03:03] */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_ENABLE_DDR_BYTE_CRC_EN_MASK  0x00000008
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_ENABLE_DDR_BYTE_CRC_EN_SHIFT 3
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_ENABLE_DDR_BYTE_CRC_EN_DEFAULT 0x00000000

/* MEMC_GEN_2 :: SCB_CRC_UNIT1_ENABLE :: CRC_CLEAR [02:02] */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_ENABLE_CRC_CLEAR_MASK        0x00000004
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_ENABLE_CRC_CLEAR_SHIFT       2
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_ENABLE_CRC_CLEAR_DEFAULT     0x00000000

/* MEMC_GEN_2 :: SCB_CRC_UNIT1_ENABLE :: CRC_MODE [01:01] */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_ENABLE_CRC_MODE_MASK         0x00000002
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_ENABLE_CRC_MODE_SHIFT        1
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_ENABLE_CRC_MODE_DEFAULT      0x00000000

/* MEMC_GEN_2 :: SCB_CRC_UNIT1_ENABLE :: CRC_EN [00:00] */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_ENABLE_CRC_EN_MASK           0x00000001
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_ENABLE_CRC_EN_SHIFT          0
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_ENABLE_CRC_EN_DEFAULT        0x00000000

/***************************************************************************
 *SCB_CRC_UNIT1_0 - CRC Unit 1 SCB read data 0 register
 ***************************************************************************/
/* MEMC_GEN_2 :: SCB_CRC_UNIT1_0 :: CRC [31:00] */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_0_CRC_MASK                   0xffffffff
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_0_CRC_SHIFT                  0
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_0_CRC_DEFAULT                0x00000000

/***************************************************************************
 *SCB_CRC_UNIT1_1 - CRC Unit 1 SCB read data 1 register
 ***************************************************************************/
/* MEMC_GEN_2 :: SCB_CRC_UNIT1_1 :: CRC [31:00] */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_1_CRC_MASK                   0xffffffff
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_1_CRC_SHIFT                  0
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_1_CRC_DEFAULT                0x00000000

/***************************************************************************
 *SCB_CRC_UNIT1_2 - CRC Unit 1 SCB read data 2 register
 ***************************************************************************/
/* MEMC_GEN_2 :: SCB_CRC_UNIT1_2 :: CRC [31:00] */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_2_CRC_MASK                   0xffffffff
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_2_CRC_SHIFT                  0
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_2_CRC_DEFAULT                0x00000000

/***************************************************************************
 *SCB_CRC_UNIT1_3 - CRC Unit 1 SCB read data 3 register
 ***************************************************************************/
/* MEMC_GEN_2 :: SCB_CRC_UNIT1_3 :: CRC [31:00] */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_3_CRC_MASK                   0xffffffff
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_3_CRC_SHIFT                  0
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_3_CRC_DEFAULT                0x00000000

/***************************************************************************
 *SCB_CRC_UNIT1_4 - CRC Unit 1 SCB read data 4 register
 ***************************************************************************/
/* MEMC_GEN_2 :: SCB_CRC_UNIT1_4 :: CRC [31:00] */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_4_CRC_MASK                   0xffffffff
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_4_CRC_SHIFT                  0
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_4_CRC_DEFAULT                0x00000000

/***************************************************************************
 *SCB_CRC_UNIT1_5 - CRC Unit 1 SCB read data 5 register
 ***************************************************************************/
/* MEMC_GEN_2 :: SCB_CRC_UNIT1_5 :: CRC [31:00] */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_5_CRC_MASK                   0xffffffff
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_5_CRC_SHIFT                  0
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_5_CRC_DEFAULT                0x00000000

/***************************************************************************
 *SCB_CRC_UNIT1_6 - CRC Unit 1 SCB read data 6 register
 ***************************************************************************/
/* MEMC_GEN_2 :: SCB_CRC_UNIT1_6 :: CRC [31:00] */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_6_CRC_MASK                   0xffffffff
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_6_CRC_SHIFT                  0
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_6_CRC_DEFAULT                0x00000000

/***************************************************************************
 *SCB_CRC_UNIT1_7 - CRC Unit 1 SCB read data 7 register
 ***************************************************************************/
/* MEMC_GEN_2 :: SCB_CRC_UNIT1_7 :: CRC [31:00] */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_7_CRC_MASK                   0xffffffff
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_7_CRC_SHIFT                  0
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_7_CRC_DEFAULT                0x00000000

/***************************************************************************
 *SCB_CRC_UNIT1_8 - CRC Unit 1 SCB read data 8 register
 ***************************************************************************/
/* MEMC_GEN_2 :: SCB_CRC_UNIT1_8 :: CRC [31:00] */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_8_CRC_MASK                   0xffffffff
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_8_CRC_SHIFT                  0
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_8_CRC_DEFAULT                0x00000000

/***************************************************************************
 *SCB_CRC_UNIT1_9 - CRC Unit 1 SCB read data 9 register
 ***************************************************************************/
/* MEMC_GEN_2 :: SCB_CRC_UNIT1_9 :: CRC [31:00] */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_9_CRC_MASK                   0xffffffff
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_9_CRC_SHIFT                  0
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_9_CRC_DEFAULT                0x00000000

/***************************************************************************
 *SCB_CRC_UNIT1_10 - CRC Unit 1 SCB read data 10 register
 ***************************************************************************/
/* MEMC_GEN_2 :: SCB_CRC_UNIT1_10 :: CRC [31:00] */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_10_CRC_MASK                  0xffffffff
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_10_CRC_SHIFT                 0
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_10_CRC_DEFAULT               0x00000000

/***************************************************************************
 *SCB_CRC_UNIT1_11 - CRC Unit 1 SCB read data 11 register
 ***************************************************************************/
/* MEMC_GEN_2 :: SCB_CRC_UNIT1_11 :: CRC [31:00] */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_11_CRC_MASK                  0xffffffff
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_11_CRC_SHIFT                 0
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_11_CRC_DEFAULT               0x00000000

/***************************************************************************
 *SCB_CRC_UNIT1_12 - CRC Unit 1 SCB read data 12 register
 ***************************************************************************/
/* MEMC_GEN_2 :: SCB_CRC_UNIT1_12 :: CRC [31:00] */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_12_CRC_MASK                  0xffffffff
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_12_CRC_SHIFT                 0
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_12_CRC_DEFAULT               0x00000000

/***************************************************************************
 *SCB_CRC_UNIT1_13 - CRC Unit 1 SCB read data 13 register
 ***************************************************************************/
/* MEMC_GEN_2 :: SCB_CRC_UNIT1_13 :: CRC [31:00] */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_13_CRC_MASK                  0xffffffff
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_13_CRC_SHIFT                 0
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_13_CRC_DEFAULT               0x00000000

/***************************************************************************
 *SCB_CRC_UNIT1_14 - CRC Unit 1 SCB read data 14 register
 ***************************************************************************/
/* MEMC_GEN_2 :: SCB_CRC_UNIT1_14 :: CRC [31:00] */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_14_CRC_MASK                  0xffffffff
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_14_CRC_SHIFT                 0
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_14_CRC_DEFAULT               0x00000000

/***************************************************************************
 *SCB_CRC_UNIT1_15 - CRC Unit 1 SCB read data 15 register
 ***************************************************************************/
/* MEMC_GEN_2 :: SCB_CRC_UNIT1_15 :: CRC [31:00] */
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_15_CRC_MASK                  0xffffffff
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_15_CRC_SHIFT                 0
#define BCHP_MEMC_GEN_2_SCB_CRC_UNIT1_15_CRC_DEFAULT               0x00000000

/***************************************************************************
 *MSA_MODE - MSA Control Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_MODE :: reserved0 [31:04] */
#define BCHP_MEMC_GEN_2_MSA_MODE_reserved0_MASK                    0xfffffff0
#define BCHP_MEMC_GEN_2_MSA_MODE_reserved0_SHIFT                   4

/* MEMC_GEN_2 :: MSA_MODE :: ENHANCED_DATA [03:03] */
#define BCHP_MEMC_GEN_2_MSA_MODE_ENHANCED_DATA_MASK                0x00000008
#define BCHP_MEMC_GEN_2_MSA_MODE_ENHANCED_DATA_SHIFT               3
#define BCHP_MEMC_GEN_2_MSA_MODE_ENHANCED_DATA_DEFAULT             0x00000000

/* MEMC_GEN_2 :: MSA_MODE :: CHKSM_RD [02:02] */
#define BCHP_MEMC_GEN_2_MSA_MODE_CHKSM_RD_MASK                     0x00000004
#define BCHP_MEMC_GEN_2_MSA_MODE_CHKSM_RD_SHIFT                    2
#define BCHP_MEMC_GEN_2_MSA_MODE_CHKSM_RD_DEFAULT                  0x00000000

/* MEMC_GEN_2 :: MSA_MODE :: PRBS_DQM [01:01] */
#define BCHP_MEMC_GEN_2_MSA_MODE_PRBS_DQM_MASK                     0x00000002
#define BCHP_MEMC_GEN_2_MSA_MODE_PRBS_DQM_SHIFT                    1
#define BCHP_MEMC_GEN_2_MSA_MODE_PRBS_DQM_DEFAULT                  0x00000000

/* MEMC_GEN_2 :: MSA_MODE :: PRBS_WR [00:00] */
#define BCHP_MEMC_GEN_2_MSA_MODE_PRBS_WR_MASK                      0x00000001
#define BCHP_MEMC_GEN_2_MSA_MODE_PRBS_WR_SHIFT                     0
#define BCHP_MEMC_GEN_2_MSA_MODE_PRBS_WR_DEFAULT                   0x00000000

/***************************************************************************
 *MSA_STATUS - MSA Status Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_STATUS :: reserved0 [31:04] */
#define BCHP_MEMC_GEN_2_MSA_STATUS_reserved0_MASK                  0xfffffff0
#define BCHP_MEMC_GEN_2_MSA_STATUS_reserved0_SHIFT                 4

/* MEMC_GEN_2 :: MSA_STATUS :: FIFO_FULL [03:03] */
#define BCHP_MEMC_GEN_2_MSA_STATUS_FIFO_FULL_MASK                  0x00000008
#define BCHP_MEMC_GEN_2_MSA_STATUS_FIFO_FULL_SHIFT                 3
#define BCHP_MEMC_GEN_2_MSA_STATUS_FIFO_FULL_DEFAULT               0x00000000
#define BCHP_MEMC_GEN_2_MSA_STATUS_FIFO_FULL_YES                   1
#define BCHP_MEMC_GEN_2_MSA_STATUS_FIFO_FULL_NO                    0

/* MEMC_GEN_2 :: MSA_STATUS :: FIFO_EMPTY [02:02] */
#define BCHP_MEMC_GEN_2_MSA_STATUS_FIFO_EMPTY_MASK                 0x00000004
#define BCHP_MEMC_GEN_2_MSA_STATUS_FIFO_EMPTY_SHIFT                2
#define BCHP_MEMC_GEN_2_MSA_STATUS_FIFO_EMPTY_DEFAULT              0x00000000
#define BCHP_MEMC_GEN_2_MSA_STATUS_FIFO_EMPTY_YES                  1
#define BCHP_MEMC_GEN_2_MSA_STATUS_FIFO_EMPTY_NO                   0

/* MEMC_GEN_2 :: MSA_STATUS :: T_LOCK [01:01] */
#define BCHP_MEMC_GEN_2_MSA_STATUS_T_LOCK_MASK                     0x00000002
#define BCHP_MEMC_GEN_2_MSA_STATUS_T_LOCK_SHIFT                    1
#define BCHP_MEMC_GEN_2_MSA_STATUS_T_LOCK_DEFAULT                  0x00000000
#define BCHP_MEMC_GEN_2_MSA_STATUS_T_LOCK_YES                      1
#define BCHP_MEMC_GEN_2_MSA_STATUS_T_LOCK_NO                       0

/* MEMC_GEN_2 :: MSA_STATUS :: BUSY [00:00] */
#define BCHP_MEMC_GEN_2_MSA_STATUS_BUSY_MASK                       0x00000001
#define BCHP_MEMC_GEN_2_MSA_STATUS_BUSY_SHIFT                      0
#define BCHP_MEMC_GEN_2_MSA_STATUS_BUSY_DEFAULT                    0x00000000
#define BCHP_MEMC_GEN_2_MSA_STATUS_BUSY_YES                        1
#define BCHP_MEMC_GEN_2_MSA_STATUS_BUSY_NO                         0

/***************************************************************************
 *MSA_CMD_TYPE - MSA Command Type Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_CMD_TYPE :: reserved0 [31:22] */
#define BCHP_MEMC_GEN_2_MSA_CMD_TYPE_reserved0_MASK                0xffc00000
#define BCHP_MEMC_GEN_2_MSA_CMD_TYPE_reserved0_SHIFT               22

/* MEMC_GEN_2 :: MSA_CMD_TYPE :: NMB [21:12] */
#define BCHP_MEMC_GEN_2_MSA_CMD_TYPE_NMB_MASK                      0x003ff000
#define BCHP_MEMC_GEN_2_MSA_CMD_TYPE_NMB_SHIFT                     12
#define BCHP_MEMC_GEN_2_MSA_CMD_TYPE_NMB_DEFAULT                   0x00000000

/* MEMC_GEN_2 :: MSA_CMD_TYPE :: COHERENT [11:11] */
#define BCHP_MEMC_GEN_2_MSA_CMD_TYPE_COHERENT_MASK                 0x00000800
#define BCHP_MEMC_GEN_2_MSA_CMD_TYPE_COHERENT_SHIFT                11
#define BCHP_MEMC_GEN_2_MSA_CMD_TYPE_COHERENT_DEFAULT              0x00000000

/* MEMC_GEN_2 :: MSA_CMD_TYPE :: reserved1 [10:09] */
#define BCHP_MEMC_GEN_2_MSA_CMD_TYPE_reserved1_MASK                0x00000600
#define BCHP_MEMC_GEN_2_MSA_CMD_TYPE_reserved1_SHIFT               9

/* MEMC_GEN_2 :: MSA_CMD_TYPE :: REQ_TYPE [08:00] */
#define BCHP_MEMC_GEN_2_MSA_CMD_TYPE_REQ_TYPE_MASK                 0x000001ff
#define BCHP_MEMC_GEN_2_MSA_CMD_TYPE_REQ_TYPE_SHIFT                0
#define BCHP_MEMC_GEN_2_MSA_CMD_TYPE_REQ_TYPE_DEFAULT              0x00000000

/***************************************************************************
 *MSA_CMD_ADDR_UPPER - MSA Upper Address Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_CMD_ADDR_UPPER :: reserved0 [31:05] */
#define BCHP_MEMC_GEN_2_MSA_CMD_ADDR_UPPER_reserved0_MASK          0xffffffe0
#define BCHP_MEMC_GEN_2_MSA_CMD_ADDR_UPPER_reserved0_SHIFT         5

/* MEMC_GEN_2 :: MSA_CMD_ADDR_UPPER :: ADDR [04:00] */
#define BCHP_MEMC_GEN_2_MSA_CMD_ADDR_UPPER_ADDR_MASK               0x0000001f
#define BCHP_MEMC_GEN_2_MSA_CMD_ADDR_UPPER_ADDR_SHIFT              0
#define BCHP_MEMC_GEN_2_MSA_CMD_ADDR_UPPER_ADDR_DEFAULT            0x00000000

/***************************************************************************
 *MSA_CMD_ADDR - MSA Address Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_CMD_ADDR :: ADDR [31:00] */
#define BCHP_MEMC_GEN_2_MSA_CMD_ADDR_ADDR_MASK                     0xffffffff
#define BCHP_MEMC_GEN_2_MSA_CMD_ADDR_ADDR_SHIFT                    0
#define BCHP_MEMC_GEN_2_MSA_CMD_ADDR_ADDR_DEFAULT                  0x00000000

/***************************************************************************
 *MSA_MALL - MSA Block Write Mask Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_MALL :: Masks [31:00] */
#define BCHP_MEMC_GEN_2_MSA_MALL_Masks_MASK                        0xffffffff
#define BCHP_MEMC_GEN_2_MSA_MALL_Masks_SHIFT                       0
#define BCHP_MEMC_GEN_2_MSA_MALL_Masks_DEFAULT                     0x00000000

/***************************************************************************
 *MSA_DALL - MSA Block Write Data Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_DALL :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_DALL_Data_MASK                         0xffffffff
#define BCHP_MEMC_GEN_2_MSA_DALL_Data_SHIFT                        0
#define BCHP_MEMC_GEN_2_MSA_DALL_Data_DEFAULT                      0x00000000

/***************************************************************************
 *MSA_RD_DATA_CLR - MSA Read Data Clear register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA_CLR :: reserved0 [31:01] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA_CLR_reserved0_MASK             0xfffffffe
#define BCHP_MEMC_GEN_2_MSA_RD_DATA_CLR_reserved0_SHIFT            1

/* MEMC_GEN_2 :: MSA_RD_DATA_CLR :: CLR_REGS [00:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA_CLR_CLR_REGS_MASK              0x00000001
#define BCHP_MEMC_GEN_2_MSA_RD_DATA_CLR_CLR_REGS_SHIFT             0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA_CLR_CLR_REGS_DEFAULT           0x00000000

/***************************************************************************
 *MSA_DQM - MSA DQM 0 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_DQM :: MSA_Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_DQM_MSA_Data_MASK                      0xffffffff
#define BCHP_MEMC_GEN_2_MSA_DQM_MSA_Data_SHIFT                     0

/***************************************************************************
 *MSA_DQM1 - MSA DQM 1 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_DQM1 :: MSA_Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_DQM1_MSA_Data_MASK                     0xffffffff
#define BCHP_MEMC_GEN_2_MSA_DQM1_MSA_Data_SHIFT                    0

/***************************************************************************
 *MSA_DQM2 - MSA DQM 2 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_DQM2 :: MSA_Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_DQM2_MSA_Data_MASK                     0xffffffff
#define BCHP_MEMC_GEN_2_MSA_DQM2_MSA_Data_SHIFT                    0

/***************************************************************************
 *MSA_DQM3 - MSA DQM 3 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_DQM3 :: MSA_Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_DQM3_MSA_Data_MASK                     0xffffffff
#define BCHP_MEMC_GEN_2_MSA_DQM3_MSA_Data_SHIFT                    0

/***************************************************************************
 *MSA_DQM4 - MSA DQM 4 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_DQM4 :: MSA_Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_DQM4_MSA_Data_MASK                     0xffffffff
#define BCHP_MEMC_GEN_2_MSA_DQM4_MSA_Data_SHIFT                    0

/***************************************************************************
 *MSA_DQM5 - MSA DQM 5 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_DQM5 :: MSA_Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_DQM5_MSA_Data_MASK                     0xffffffff
#define BCHP_MEMC_GEN_2_MSA_DQM5_MSA_Data_SHIFT                    0

/***************************************************************************
 *MSA_DQM6 - MSA DQM 6 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_DQM6 :: MSA_Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_DQM6_MSA_Data_MASK                     0xffffffff
#define BCHP_MEMC_GEN_2_MSA_DQM6_MSA_Data_SHIFT                    0

/***************************************************************************
 *MSA_DQM7 - MSA DQM 7 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_DQM7 :: MSA_Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_DQM7_MSA_Data_MASK                     0xffffffff
#define BCHP_MEMC_GEN_2_MSA_DQM7_MSA_Data_SHIFT                    0

/***************************************************************************
 *MSA_WR_DATA0 - MSA Write Data 0 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA0 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA0_Data_MASK                     0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA0_Data_SHIFT                    0

/***************************************************************************
 *MSA_WR_DATA1 - MSA Write Data 1 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA1 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA1_Data_MASK                     0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA1_Data_SHIFT                    0

/***************************************************************************
 *MSA_WR_DATA2 - MSA Write Data 2 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA2 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA2_Data_MASK                     0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA2_Data_SHIFT                    0

/***************************************************************************
 *MSA_WR_DATA3 - MSA Write Data 3 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA3 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA3_Data_MASK                     0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA3_Data_SHIFT                    0

/***************************************************************************
 *MSA_WR_DATA4 - MSA Write Data 4 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA4 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA4_Data_MASK                     0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA4_Data_SHIFT                    0

/***************************************************************************
 *MSA_WR_DATA5 - MSA Write Data 5 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA5 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA5_Data_MASK                     0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA5_Data_SHIFT                    0

/***************************************************************************
 *MSA_WR_DATA6 - MSA Write Data 6 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA6 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA6_Data_MASK                     0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA6_Data_SHIFT                    0

/***************************************************************************
 *MSA_WR_DATA7 - MSA Write Data 7 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA7 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA7_Data_MASK                     0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA7_Data_SHIFT                    0

/***************************************************************************
 *MSA_WR_DATA8 - MSA Write Data 8 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA8 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA8_Data_MASK                     0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA8_Data_SHIFT                    0

/***************************************************************************
 *MSA_WR_DATA9 - MSA Write Data 9 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA9 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA9_Data_MASK                     0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA9_Data_SHIFT                    0

/***************************************************************************
 *MSA_WR_DATA10 - MSA Write Data 10 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA10 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA10_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA10_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA11 - MSA Write Data 11 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA11 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA11_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA11_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA12 - MSA Write Data 12 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA12 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA12_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA12_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA13 - MSA Write Data 13 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA13 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA13_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA13_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA14 - MSA Write Data 14 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA14 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA14_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA14_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA15 - MSA Write Data 15 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA15 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA15_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA15_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA16 - MSA Write Data 16 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA16 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA16_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA16_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA17 - MSA Write Data 17 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA17 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA17_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA17_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA18 - MSA Write Data 18 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA18 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA18_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA18_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA19 - MSA Write Data 19 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA19 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA19_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA19_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA20 - MSA Write Data 20 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA20 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA20_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA20_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA21 - MSA Write Data 21 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA21 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA21_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA21_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA22 - MSA Write Data 22 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA22 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA22_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA22_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA23 - MSA Write Data 23 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA23 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA23_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA23_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA24 - MSA Write Data 24 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA24 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA24_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA24_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA25 - MSA Write Data 25 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA25 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA25_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA25_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA26 - MSA Write Data 26 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA26 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA26_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA26_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA27 - MSA Write Data 27 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA27 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA27_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA27_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA28 - MSA Write Data 28 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA28 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA28_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA28_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA29 - MSA Write Data 29 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA29 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA29_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA29_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA30 - MSA Write Data 30 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA30 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA30_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA30_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA31 - MSA Write Data 31 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA31 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA31_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA31_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA32 - MSA Write Data 32 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA32 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA32_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA32_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA33 - MSA Write Data 33 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA33 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA33_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA33_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA34 - MSA Write Data 34 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA34 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA34_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA34_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA35 - MSA Write Data 35 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA35 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA35_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA35_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA36 - MSA Write Data 36 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA36 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA36_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA36_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA37 - MSA Write Data 37 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA37 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA37_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA37_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA38 - MSA Write Data 38 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA38 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA38_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA38_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA39 - MSA Write Data 39 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA39 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA39_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA39_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA40 - MSA Write Data 40 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA40 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA40_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA40_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA41 - MSA Write Data 41 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA41 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA41_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA41_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA42 - MSA Write Data 42 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA42 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA42_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA42_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA43 - MSA Write Data 43 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA43 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA43_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA43_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA44 - MSA Write Data 44 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA44 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA44_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA44_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA45 - MSA Write Data 45 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA45 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA45_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA45_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA46 - MSA Write Data 46 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA46 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA46_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA46_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA47 - MSA Write Data 47 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA47 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA47_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA47_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA48 - MSA Write Data 48 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA48 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA48_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA48_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA49 - MSA Write Data 49 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA49 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA49_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA49_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA50 - MSA Write Data 50 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA50 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA50_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA50_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA51 - MSA Write Data 51 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA51 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA51_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA51_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA52 - MSA Write Data 52 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA52 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA52_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA52_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA53 - MSA Write Data 53 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA53 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA53_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA53_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA54 - MSA Write Data 54 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA54 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA54_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA54_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA55 - MSA Write Data 55 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA55 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA55_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA55_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA56 - MSA Write Data 56 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA56 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA56_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA56_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA57 - MSA Write Data 57 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA57 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA57_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA57_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA58 - MSA Write Data 58 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA58 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA58_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA58_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA59 - MSA Write Data 59 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA59 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA59_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA59_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA60 - MSA Write Data 60 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA60 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA60_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA60_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA61 - MSA Write Data 61 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA61 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA61_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA61_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA62 - MSA Write Data 62 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA62 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA62_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA62_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA63 - MSA Write Data 63 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_WR_DATA63 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_WR_DATA63_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_WR_DATA63_Data_SHIFT                   0

/***************************************************************************
 *MSA_RD_DATA0 - MSA Read Data 0 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA0 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA0_Data_MASK                     0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA0_Data_SHIFT                    0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA0_Data_DEFAULT                  0x00000000

/***************************************************************************
 *MSA_RD_DATA1 - MSA Read Data 1 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA1 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA1_Data_MASK                     0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA1_Data_SHIFT                    0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA1_Data_DEFAULT                  0x00000000

/***************************************************************************
 *MSA_RD_DATA2 - MSA Read Data 2 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA2 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA2_Data_MASK                     0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA2_Data_SHIFT                    0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA2_Data_DEFAULT                  0x00000000

/***************************************************************************
 *MSA_RD_DATA3 - MSA Read Data 3 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA3 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA3_Data_MASK                     0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA3_Data_SHIFT                    0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA3_Data_DEFAULT                  0x00000000

/***************************************************************************
 *MSA_RD_DATA4 - MSA Read Data 4 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA4 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA4_Data_MASK                     0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA4_Data_SHIFT                    0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA4_Data_DEFAULT                  0x00000000

/***************************************************************************
 *MSA_RD_DATA5 - MSA Read Data 5 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA5 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA5_Data_MASK                     0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA5_Data_SHIFT                    0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA5_Data_DEFAULT                  0x00000000

/***************************************************************************
 *MSA_RD_DATA6 - MSA Read Data 6 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA6 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA6_Data_MASK                     0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA6_Data_SHIFT                    0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA6_Data_DEFAULT                  0x00000000

/***************************************************************************
 *MSA_RD_DATA7 - MSA Read Data 7 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA7 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA7_Data_MASK                     0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA7_Data_SHIFT                    0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA7_Data_DEFAULT                  0x00000000

/***************************************************************************
 *MSA_RD_DATA8 - MSA Read Data 8 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA8 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA8_Data_MASK                     0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA8_Data_SHIFT                    0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA8_Data_DEFAULT                  0x00000000

/***************************************************************************
 *MSA_RD_DATA9 - MSA Read Data 9 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA9 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA9_Data_MASK                     0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA9_Data_SHIFT                    0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA9_Data_DEFAULT                  0x00000000

/***************************************************************************
 *MSA_RD_DATA10 - MSA Read Data 10 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA10 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA10_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA10_Data_SHIFT                   0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA10_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA11 - MSA Read Data 11 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA11 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA11_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA11_Data_SHIFT                   0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA11_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA12 - MSA Read Data 12 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA12 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA12_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA12_Data_SHIFT                   0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA12_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA13 - MSA Read Data 13 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA13 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA13_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA13_Data_SHIFT                   0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA13_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA14 - MSA Read Data 14 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA14 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA14_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA14_Data_SHIFT                   0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA14_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA15 - MSA Read Data 15 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA15 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA15_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA15_Data_SHIFT                   0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA15_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA16 - MSA Read Data 16 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA16 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA16_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA16_Data_SHIFT                   0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA16_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA17 - MSA Read Data 17 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA17 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA17_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA17_Data_SHIFT                   0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA17_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA18 - MSA Read Data 18 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA18 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA18_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA18_Data_SHIFT                   0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA18_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA19 - MSA Read Data 19 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA19 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA19_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA19_Data_SHIFT                   0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA19_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA20 - MSA Read Data 20 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA20 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA20_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA20_Data_SHIFT                   0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA20_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA21 - MSA Read Data 21 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA21 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA21_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA21_Data_SHIFT                   0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA21_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA22 - MSA Read Data 22 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA22 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA22_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA22_Data_SHIFT                   0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA22_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA23 - MSA Read Data 23 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA23 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA23_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA23_Data_SHIFT                   0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA23_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA24 - MSA Read Data 24 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA24 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA24_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA24_Data_SHIFT                   0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA24_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA25 - MSA Read Data 25 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA25 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA25_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA25_Data_SHIFT                   0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA25_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA26 - MSA Read Data 26 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA26 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA26_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA26_Data_SHIFT                   0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA26_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA27 - MSA Read Data 27 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA27 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA27_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA27_Data_SHIFT                   0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA27_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA28 - MSA Read Data 28 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA28 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA28_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA28_Data_SHIFT                   0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA28_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA29 - MSA Read Data 29 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA29 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA29_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA29_Data_SHIFT                   0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA29_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA30 - MSA Read Data 30 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA30 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA30_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA30_Data_SHIFT                   0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA30_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA31 - MSA Read Data 31 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA31 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA31_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA31_Data_SHIFT                   0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA31_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA32 - MSA Read Data 32 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA32 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA32_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA32_Data_SHIFT                   0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA32_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA33 - MSA Read Data 33 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA33 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA33_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA33_Data_SHIFT                   0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA33_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA34 - MSA Read Data 34 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA34 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA34_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA34_Data_SHIFT                   0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA34_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA35 - MSA Read Data 35 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA35 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA35_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA35_Data_SHIFT                   0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA35_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA36 - MSA Read Data 36 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA36 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA36_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA36_Data_SHIFT                   0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA36_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA37 - MSA Read Data 37 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA37 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA37_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA37_Data_SHIFT                   0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA37_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA38 - MSA Read Data 38 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA38 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA38_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA38_Data_SHIFT                   0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA38_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA39 - MSA Read Data 39 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA39 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA39_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA39_Data_SHIFT                   0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA39_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA40 - MSA Read Data 40 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA40 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA40_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA40_Data_SHIFT                   0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA40_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA41 - MSA Read Data 41 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA41 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA41_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA41_Data_SHIFT                   0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA41_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA42 - MSA Read Data 42 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA42 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA42_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA42_Data_SHIFT                   0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA42_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA43 - MSA Read Data 43 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA43 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA43_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA43_Data_SHIFT                   0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA43_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA44 - MSA Read Data 44 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA44 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA44_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA44_Data_SHIFT                   0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA44_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA45 - MSA Read Data 45 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA45 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA45_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA45_Data_SHIFT                   0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA45_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA46 - MSA Read Data 46 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA46 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA46_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA46_Data_SHIFT                   0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA46_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA47 - MSA Read Data 47 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA47 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA47_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA47_Data_SHIFT                   0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA47_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA48 - MSA Read Data 48 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA48 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA48_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA48_Data_SHIFT                   0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA48_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA49 - MSA Read Data 49 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA49 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA49_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA49_Data_SHIFT                   0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA49_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA50 - MSA Read Data 50 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA50 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA50_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA50_Data_SHIFT                   0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA50_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA51 - MSA Read Data 51 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA51 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA51_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA51_Data_SHIFT                   0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA51_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA52 - MSA Read Data 52 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA52 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA52_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA52_Data_SHIFT                   0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA52_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA53 - MSA Read Data 53 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA53 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA53_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA53_Data_SHIFT                   0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA53_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA54 - MSA Read Data 54 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA54 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA54_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA54_Data_SHIFT                   0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA54_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA55 - MSA Read Data 55 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA55 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA55_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA55_Data_SHIFT                   0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA55_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA56 - MSA Read Data 56 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA56 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA56_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA56_Data_SHIFT                   0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA56_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA57 - MSA Read Data 57 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA57 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA57_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA57_Data_SHIFT                   0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA57_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA58 - MSA Read Data 58 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA58 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA58_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA58_Data_SHIFT                   0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA58_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA59 - MSA Read Data 59 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA59 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA59_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA59_Data_SHIFT                   0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA59_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA60 - MSA Read Data 60 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA60 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA60_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA60_Data_SHIFT                   0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA60_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA61 - MSA Read Data 61 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA61 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA61_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA61_Data_SHIFT                   0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA61_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA62 - MSA Read Data 62 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA62 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA62_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA62_Data_SHIFT                   0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA62_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA63 - MSA Read Data 63 Register
 ***************************************************************************/
/* MEMC_GEN_2 :: MSA_RD_DATA63 :: Data [31:00] */
#define BCHP_MEMC_GEN_2_MSA_RD_DATA63_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_2_MSA_RD_DATA63_Data_SHIFT                   0
#define BCHP_MEMC_GEN_2_MSA_RD_DATA63_Data_DEFAULT                 0x00000000

#endif /* #ifndef BCHP_MEMC_GEN_2_H__ */

/* End of File */
