/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [12:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  reg [4:0] celloutsig_0_16z;
  wire [8:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [3:0] celloutsig_0_2z;
  wire [17:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [11:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [10:0] celloutsig_1_10z;
  wire [26:0] celloutsig_1_12z;
  wire [21:0] celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire [15:0] celloutsig_1_18z;
  wire [15:0] celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire [12:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  reg [5:0] celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [13:0] celloutsig_1_8z;
  wire [10:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = in_data[106] | in_data[125];
  assign celloutsig_0_22z = ~(celloutsig_0_16z[4] ^ celloutsig_0_10z[1]);
  assign celloutsig_1_4z = ~(celloutsig_1_3z ^ celloutsig_1_1z[0]);
  assign celloutsig_1_7z = ~(celloutsig_1_3z ^ celloutsig_1_1z[5]);
  assign celloutsig_0_7z = in_data[29:18] + celloutsig_0_4z[13:2];
  assign celloutsig_0_9z = { celloutsig_0_7z[7:5], celloutsig_0_2z } & { in_data[83:78], celloutsig_0_6z };
  assign celloutsig_1_18z = celloutsig_1_13z[18:3] / { 1'h1, celloutsig_1_13z[18:4] };
  assign celloutsig_0_10z = celloutsig_0_0z[12:7] / { 1'h1, celloutsig_0_9z[5:1] };
  assign celloutsig_0_21z = celloutsig_0_4z[11:9] / { 1'h1, celloutsig_0_1z[3:2] };
  assign celloutsig_1_9z = { celloutsig_1_8z[12:3], celloutsig_1_4z } / { 1'h1, celloutsig_1_2z[11:10], celloutsig_1_6z };
  assign celloutsig_1_10z = { celloutsig_1_6z[6:5], celloutsig_1_3z, celloutsig_1_6z } / { 1'h1, celloutsig_1_5z[3:0], celloutsig_1_5z };
  assign celloutsig_1_2z = { in_data[131:130], celloutsig_1_1z } % { 1'h1, celloutsig_1_1z[0], celloutsig_1_1z[10:1], in_data[96] };
  assign celloutsig_1_19z = { celloutsig_1_12z[25:13], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_16z } * { celloutsig_1_6z[3:0], celloutsig_1_10z, celloutsig_1_7z };
  assign celloutsig_0_5z = celloutsig_0_0z[5:1] * celloutsig_0_1z[5:1];
  assign celloutsig_1_12z = { celloutsig_1_5z[4:0], celloutsig_1_9z, celloutsig_1_1z } * { in_data[116:96], celloutsig_1_5z };
  assign celloutsig_1_13z = - { celloutsig_1_2z[12:2], celloutsig_1_9z };
  assign celloutsig_0_4z = - { celloutsig_0_0z[11:7], celloutsig_0_0z };
  assign celloutsig_0_2z = - in_data[15:12];
  assign celloutsig_1_6z = - { celloutsig_1_5z[5:1], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_16z = | celloutsig_1_2z[12:2];
  assign celloutsig_0_6z = ~^ celloutsig_0_5z[4:2];
  assign celloutsig_1_0z = ^ in_data[162:144];
  assign celloutsig_0_0z = in_data[53:41] >>> in_data[38:26];
  assign celloutsig_0_1z = celloutsig_0_0z[11:3] >>> in_data[95:87];
  assign celloutsig_1_1z = { in_data[169:160], celloutsig_1_0z } - { in_data[186:178], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_8z = { in_data[153:151], celloutsig_1_1z } - { celloutsig_1_6z[6:2], celloutsig_1_6z, celloutsig_1_7z };
  always_latch
    if (clkin_data[64]) celloutsig_0_16z = 5'h00;
    else if (celloutsig_1_19z[0]) celloutsig_0_16z = celloutsig_0_9z[5:1];
  always_latch
    if (!clkin_data[128]) celloutsig_1_5z = 6'h00;
    else if (clkin_data[32]) celloutsig_1_5z = in_data[181:176];
  assign { out_data[143:128], out_data[111:96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
