// Seed: 197664769
module module_0 #(
    parameter id_4 = 32'd67
) (
    id_1,
    id_2,
    id_3
);
  input id_3;
  output id_2;
  input id_1;
  type_9 _id_4 (.id_0(1'd0 == 1));
  always @(*) begin
    id_4 = id_4;
  end
  logic id_6 = id_3;
  always @(posedge id_1[id_4]) begin
    id_5 = 1;
    if (1) begin
      SystemTFIdentifier((1), id_6[1], id_6, {1, 1}, id_4[1] - 1 / 1'b0, id_6 == 1'b0, id_5);
      SystemTFIdentifier(1'b0, 1, 'h0);
      id_2 = id_2[1'b0];
      #1;
      if (id_6) begin
        if (id_6) id_1 <= 1;
      end
    end
  end
  logic id_7;
  logic id_8;
  assign id_6 = id_6;
endmodule
