// Seed: 1299647004
module module_0 (
    input wor id_0,
    output tri0 id_1,
    input supply1 id_2,
    output tri0 id_3
);
  wire id_5;
  logic [7:0] id_6;
  assign id_1 = id_6[-1] / -1;
  assign id_3 = 1'b0;
  wire id_7;
  assign module_1.id_8 = 0;
endmodule
module module_0 #(
    parameter id_4 = 32'd88,
    parameter id_6 = 32'd74
) (
    output logic id_0,
    input  wand  id_1,
    input  wand  id_2,
    input  wire  id_3,
    input  wire  _id_4,
    output logic id_5,
    input  tri   _id_6,
    input  tri   id_7,
    output tri0  id_8
);
  assign id_5 = id_4;
  module_0 modCall_1 (
      id_3,
      id_8,
      id_7,
      id_8
  );
  always @* begin : LABEL_0
    id_0 = id_1;
    id_5 <= 1 ? id_3 : 1;
    module_1[id_6 : ""] = 1'b0 & -1;
  end
  wire id_10;
  logic [1 : id_4] id_11;
endmodule
