# And_gate
And gate is a primitive gate in verilog.
