;redcode
;assert 1
	SPL 0, #-502
	CMP -207, <-120
	MOV -1, <-20
	MOV -8, <-20
	DJN -1, @-20
	SUB #-100, -100
	DAT #-1, #-20
	SPL @2
	SUB @121, 106
	SUB #12, @0
	SUB <121, 106
	ADD 10, <7
	ADD 10, <7
	SUB 12, @10
	SUB <121, 106
	SUB #-100, -100
	SUB -100, -390
	SUB @121, 103
	DAT #-1, #-20
	SUB @101, 107
	SUB @101, 107
	ADD 210, 60
	MOV -1, <-30
	SUB 210, 0
	SUB 0, @0
	SUB 0, @0
	SLT 121, 2
	ADD -110, 9
	ADD -110, 9
	SUB @11, 0
	SUB @11, 0
	MOV -1, <-30
	SLT -110, 9
	SUB #12, @0
	CMP @-127, 100
	DAT #20, <2
	DAT #20, <2
	SUB -207, <-120
	ADD @128, 106
	ADD @128, 106
	SUB 0, @0
	CMP 0, @0
	CMP 0, @0
	SUB <0, @2
	SUB @101, 107
	ADD -1, <-20
	ADD -1, <-20
	ADD 210, 60
	ADD 210, 60
	CMP @101, 107
	CMP @101, 107
	CMP @101, 107
