<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>C. Myers | Genetic Logic Lab</title><link>/author/c.-myers/</link><atom:link href="/author/c.-myers/index.xml" rel="self" type="application/rss+xml"/><description>C. Myers</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Tue, 01 Jan 2019 00:00:00 +0000</lastBuildDate><image><url>/images/logo.svg</url><title>C. Myers</title><link>/author/c.-myers/</link></image><item><title>Approximation techniques for stochastic analysis of biological systems</title><link>/publication/lio-approximation-2019/</link><pubDate>Tue, 01 Jan 2019 00:00:00 +0000</pubDate><guid>/publication/lio-approximation-2019/</guid><description/></item><item><title>A new assertion property language for analog/mixed-signal circuits</title><link>/publication/louerat-new-2015/</link><pubDate>Thu, 01 Jan 2015 00:00:00 +0000</pubDate><guid>/publication/louerat-new-2015/</guid><description/></item><item><title>Efficient Analysis Methods in Synthetic Biology</title><link>/publication/marchisio-efficient-2015/</link><pubDate>Thu, 01 Jan 2015 00:00:00 +0000</pubDate><guid>/publication/marchisio-efficient-2015/</guid><description/></item><item><title>The Synthetic Biology Open Language</title><link>/publication/marchisio-synthetic-2015/</link><pubDate>Thu, 01 Jan 2015 00:00:00 +0000</pubDate><guid>/publication/marchisio-synthetic-2015/</guid><description/></item><item><title>QDI logic for signaling data validity in bundled-data design: a kogge-stone case study</title><link>/publication/butzke-qdi-2014/</link><pubDate>Thu, 01 May 2014 00:00:00 +0000</pubDate><guid>/publication/butzke-qdi-2014/</guid><description/></item><item><title>Scheduling Methods for Asynchronous Circuits with Bundled-Data Implementations Based on the Approximation of Start Times</title><link>/publication/saito-scheduling-2007/</link><pubDate>Sat, 01 Dec 2007 00:00:00 +0000</pubDate><guid>/publication/saito-scheduling-2007/</guid><description/></item><item><title>The case for analog circuit verification</title><link>/publication/myers-case-2006-1/</link><pubDate>Thu, 01 Jun 2006 00:00:00 +0000</pubDate><guid>/publication/myers-case-2006-1/</guid><description/></item><item><title>A Scheduling Method for Asynchronous Bundled-Data Implementations Based on The Completion of Data Operations</title><link>/publication/saito-scheduling-2005-1/</link><pubDate>Fri, 01 Jul 2005 00:00:00 +0000</pubDate><guid>/publication/saito-scheduling-2005-1/</guid><description/></item><item><title>High level synthesis of timed asynchronous circuits</title><link>/publication/yoneda-high-2005/</link><pubDate>Tue, 01 Mar 2005 00:00:00 +0000</pubDate><guid>/publication/yoneda-high-2005/</guid><description/></item><item><title>Synthesis of speed independent circuits based on decomposition</title><link>/publication/yoneda-synthesis-2004/</link><pubDate>Thu, 01 Apr 2004 00:00:00 +0000</pubDate><guid>/publication/yoneda-synthesis-2004/</guid><description/></item><item><title>CMOS analog MAP decoder for (8,4) Hamming code</title><link>/publication/winstead-cmos-2004/</link><pubDate>Thu, 01 Jan 2004 00:00:00 +0000</pubDate><guid>/publication/winstead-cmos-2004/</guid><description/></item><item><title>Modular verification of timed circuits using automatic abstraction</title><link>/publication/hao-zheng-modular-2003/</link><pubDate>Mon, 01 Sep 2003 00:00:00 +0000</pubDate><guid>/publication/hao-zheng-modular-2003/</guid><description/></item><item><title>Level oriented formal model for asynchronous circuit verification and its efficient analysis method</title><link>/publication/kitai-level-2002/</link><pubDate>Sun, 01 Dec 2002 00:00:00 +0000</pubDate><guid>/publication/kitai-level-2002/</guid><description/></item><item><title>Analog decoding of product codes</title><link>/publication/winstead-analog-2002/</link><pubDate>Sat, 01 Jun 2002 00:00:00 +0000</pubDate><guid>/publication/winstead-analog-2002/</guid><description/></item><item><title>2001 Conference on Advanced Research in VLSI</title><link>/publication/brunvand-2001-2001/</link><pubDate>Thu, 01 Mar 2001 00:00:00 +0000</pubDate><guid>/publication/brunvand-2001-2001/</guid><description/></item><item><title>Efficient exact two-level hazard-free logic minimization</title><link>/publication/myers-efficient-2001/</link><pubDate>Thu, 01 Mar 2001 00:00:00 +0000</pubDate><guid>/publication/myers-efficient-2001/</guid><description/></item><item><title>Achieving fast and exact hazard-free logic minimization of extended burst-mode gC finite state machines</title><link>/publication/jacobson-achieving-2000/</link><pubDate>Wed, 01 Nov 2000 00:00:00 +0000</pubDate><guid>/publication/jacobson-achieving-2000/</guid><description/></item><item><title>RAPPID: an asynchronous instruction length decoder</title><link>/publication/rotem-rappid-1999/</link><pubDate>Thu, 01 Apr 1999 00:00:00 +0000</pubDate><guid>/publication/rotem-rappid-1999/</guid><description/></item><item><title>Machine analysis and data coding of the Qing imperial lineage (in Chinese)</title><link>/publication/suemei-machine-1994/</link><pubDate>Sat, 01 Jan 1994 00:00:00 +0000</pubDate><guid>/publication/suemei-machine-1994/</guid><description/></item><item><title>Synthesis of timed asynchronous circuits</title><link>/publication/myers-synthesis-1992/</link><pubDate>Thu, 01 Oct 1992 00:00:00 +0000</pubDate><guid>/publication/myers-synthesis-1992/</guid><description/></item></channel></rss>