# compile verilog/system verilog design source files
verilog xil_defaultlib  "lcd_tb_func_synth.v" --include "../../../../lcd_test.srcs/sources_1/bd/system/ipshared/9c7f"
verilog xil_defaultlib  "../../../../lcd_test.srcs/sim_1/new/lcd_tb.v" --include "../../../../lcd_test.srcs/sources_1/bd/system/ipshared/9c7f"

# Do not sort compile order
nosort
