# RTL_Practice
Welcome to RTL Practice! This Practice is designed to help strengthen skills in RTL Design by working on a series of hands-on exercises and tasks. Whether you're a beginner or looking to enhance your RTL knowledge, this repository will provide you exercises related to Verilog and SystemVerilog.

# The goal of this challenge is to:

- Develop a solid understanding of RTL Design with Verilog and SystemVerilog.
- Learn important Digital Design topics like combinational and sequential circuits, finite state machines (FSMs), and pipelining.
