Stage: synth, ,WNS Setup,TNS Setup,WNS Hold,TNS Hold,Sinks,Levels,Clock Repeater Count,Clock Repeater Area,Clock Stdcell Area,Max Latency,Global Skew,Trans DRC Count,Cap DRC Count
,PCI_CLK,-0.04,-0.07,0.00,0.00,386,10,56,168.75,176.12,1.48,0.05,1,1
,v_PCI_CLK,0.52,0.00,0.00,0.00,-,,,,,,,,
,SYS_2x_CLK,-0.24,-2.38,0.00,0.00,1910,26,366,1139.33,1259.54,2.31,0.08,7,0
,SYS_CLK,-1.56,-78.10,0.00,0.00,1714,13,301,955.33,972.86,1.68,0.08,7,0
,SDRAM_CLK,-0.24,-2.80,-2.79,-161.57,2852,17,349,1080.11,1107.56,2.08,0.08,6,2
,SD_DDR_CLK,-2.82,-108.91,0.00,0.00,0,0,0,0.00,0.00,--,--,0,0
Stage: place, ,WNS Setup,TNS Setup,WNS Hold,TNS Hold,Sinks,Levels,Clock Repeater Count,Clock Repeater Area,Clock Stdcell Area,Max Latency,Global Skew,Trans DRC Count,Cap DRC Count
,PCI_CLK,-0.05,-0.26,0.00,0.00,386,10,56,168.75,176.12,1.48,0.05,1,1
,v_PCI_CLK,3.17,0.00,-0.21,-4.67,-,,,,,,,,
,SYS_2x_CLK,-0.04,-0.04,0.00,0.00,1910,26,366,1139.33,1259.54,2.31,0.08,7,0
,SYS_CLK,-0.72,-73.81,0.00,0.00,1714,13,301,955.33,972.86,1.68,0.08,7,0
,SDRAM_CLK,-0.13,-0.97,0.00,0.00,2852,17,349,1080.11,1107.56,2.08,0.08,6,2
,SD_DDR_CLK,-0.15,-4.54,0.00,0.00,0,0,0,0.00,0.00,--,--,0,0
Stage: cts, ,WNS Setup,TNS Setup,WNS Hold,TNS Hold,Sinks,Levels,Clock Repeater Count,Clock Repeater Area,Clock Stdcell Area,Max Latency,Global Skew,Trans DRC Count,Cap DRC Count
,PCI_CLK,-0.04,-0.07,0.00,0.00,386,10,56,168.75,176.12,1.48,0.05,1,1
,v_PCI_CLK,0.52,0.00,0.00,0.00,-,,,,,,,,
,SYS_2x_CLK,-0.24,-2.38,0.00,0.00,1910,26,366,1139.33,1259.54,2.31,0.08,7,0
,SYS_CLK,-1.56,-78.10,0.00,0.00,1714,13,301,955.33,972.86,1.68,0.08,7,0
,SDRAM_CLK,-0.24,-2.80,-2.79,-161.57,2852,17,349,1080.11,1107.56,2.08,0.08,6,2
,SD_DDR_CLK,-2.82,-108.91,0.00,0.00,0,0,0,0.00,0.00,--,--,0,0
Stage: post-cts, ,WNS Setup,TNS Setup,WNS Hold,TNS Hold,Sinks,Levels,Clock Repeater Count,Clock Repeater Area,Clock Stdcell Area,Max Latency,Global Skew,Trans DRC Count,Cap DRC Count
,PCI_CLK,-0.04,-0.07,0.00,0.00,386,10,56,168.75,176.12,1.48,0.05,1,1
,v_PCI_CLK,0.52,0.00,0.00,0.00,-,,,,,,,,
,SYS_2x_CLK,-0.24,-2.38,0.00,0.00,1910,26,366,1139.33,1259.54,2.31,0.08,7,0
,SYS_CLK,-1.56,-78.10,0.00,0.00,1714,13,301,955.33,972.86,1.68,0.08,7,0
,SDRAM_CLK,-0.24,-2.80,-2.79,-161.57,2852,17,349,1080.11,1107.56,2.08,0.08,6,2
,SD_DDR_CLK,-2.82,-108.91,0.00,0.00,0,0,0,0.00,0.00,--,--,0,0
Stage: route, ,WNS Setup,TNS Setup,WNS Hold,TNS Hold,Sinks,Levels,Clock Repeater Count,Clock Repeater Area,Clock Stdcell Area,Max Latency,Global Skew,Trans DRC Count,Cap DRC Count
,PCI_CLK,-0.04,-0.07,0.00,0.00,386,10,56,168.75,176.12,1.48,0.05,1,1
,v_PCI_CLK,0.52,0.00,0.00,0.00,-,,,,,,,,
,SYS_2x_CLK,-0.24,-2.38,0.00,0.00,1910,26,366,1139.33,1259.54,2.31,0.08,7,0
,SYS_CLK,-1.56,-78.10,0.00,0.00,1714,13,301,955.33,972.86,1.68,0.08,7,0
,SDRAM_CLK,-0.24,-2.80,-2.79,-161.57,2852,17,349,1080.11,1107.56,2.08,0.08,6,2
,SD_DDR_CLK,-2.82,-108.91,0.00,0.00,0,0,0,0.00,0.00,--,--,0,0
Stage: pt, ,WNS Setup,TNS Setup,WNS Hold,TNS Hold,Sinks,Levels,Clock Repeater Count,Clock Repeater Area,Clock Stdcell Area,Max Latency,Global Skew,Trans DRC Count,Cap DRC Count
,PCI_CLK,-0.04,-0.07,0.00,0.00,386,10,56,168.75,176.12,1.48,0.05,1,1
,v_PCI_CLK,0.52,0.00,0.00,0.00,-,,,,,,,,
,SYS_2x_CLK,-0.24,-2.38,0.00,0.00,1910,26,366,1139.33,1259.54,2.31,0.08,7,0
,SYS_CLK,-1.56,-78.10,0.00,0.00,1714,13,301,955.33,972.86,1.68,0.08,7,0
,SDRAM_CLK,-0.24,-2.80,-2.79,-161.57,2852,17,349,1080.11,1107.56,2.08,0.08,6,2
,SD_DDR_CLK,-2.82,-108.91,0.00,0.00,0,0,0,0.00,0.00,--,--,0,0
