INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ucchash/usarkar_work/github_repos/digital-design-verilog/combinational_logics/arithmetic_circuits/full_adder_four_bits/design/half_adder.sv" into library work
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ucchash/usarkar_work/github_repos/digital-design-verilog/combinational_logics/arithmetic_circuits/full_adder_four_bits/design/full_adder.sv" into library work
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ucchash/usarkar_work/github_repos/digital-design-verilog/combinational_logics/arithmetic_circuits/full_adder_four_bits/tb/tb_full_adder.sv" into library work
INFO: [VRFC 10-311] analyzing module tb_full_adder
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ucchash/Xilinx/2025.1/Vivado/bin/unwrapped/lnx64.o/xelab work.tb_full_adder -s tb_full_adder -debug typical 
Multi-threading is on. Using 4 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.half_adder
Compiling module work.full_adder
Compiling module work.tb_full_adder
Built simulation snapshot tb_full_adder

****** xsim v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Tue Jul 15 18:32:42 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/tb_full_adder/xsim_script.tcl
# xsim {tb_full_adder} -autoloadwcfg -runall
Time resolution is 1 ps
run -all
ðŸ”· Starting Full Adder Testbench
  âœ… Match: Sum=0 [A=0, B=0, Cin=0]
  âœ… Match: Cout=0 [A=0, B=0, Cin=0]
  âœ… Match: Sum=1 [A=0, B=0, Cin=1]
  âœ… Match: Cout=0 [A=0, B=0, Cin=1]
  âœ… Match: Sum=1 [A=0, B=1, Cin=0]
  âœ… Match: Cout=0 [A=0, B=1, Cin=0]
  âœ… Match: Sum=0 [A=0, B=1, Cin=1]
  âœ… Match: Cout=1 [A=0, B=1, Cin=1]
  âœ… Match: Sum=1 [A=1, B=0, Cin=0]
  âœ… Match: Cout=0 [A=1, B=0, Cin=0]
  âœ… Match: Sum=0 [A=1, B=0, Cin=1]
  âœ… Match: Cout=1 [A=1, B=0, Cin=1]
  âœ… Match: Sum=0 [A=1, B=1, Cin=0]
  âœ… Match: Cout=1 [A=1, B=1, Cin=0]
  âœ… Match: Sum=1 [A=1, B=1, Cin=1]
  âœ… Match: Cout=1 [A=1, B=1, Cin=1]
-------------------------------------------------
Test Summary: 16 passed, 0 failed
  ðŸŽ‰ All tests passed successfully!
-------------------------------------------------
 Testbench completed.
$finish called at time : 80 ns : File "/home/ucchash/usarkar_work/github_repos/digital-design-verilog/combinational_logics/arithmetic_circuits/full_adder_four_bits/tb/tb_full_adder.sv" Line 37
exit
INFO: [Common 17-206] Exiting xsim at Tue Jul 15 18:32:45 2025...
