// Seed: 2997481038
macromodule module_0 (
    input wire id_0,
    output wor id_1,
    output tri1 id_2,
    output supply0 id_3
);
  assign id_2 = -1 & id_0;
  genvar id_5, id_6;
  parameter id_7 = 1;
endmodule
module module_1 #(
    parameter id_1  = 32'd5,
    parameter id_13 = 32'd28,
    parameter id_9  = 32'd27
) (
    input tri1 id_0#(
        ._id_9 (1),
        .id_10 (-1),
        .id_11 (-1),
        .id_12 (1),
        ._id_13(-1),
        .id_14 (1),
        .id_15 (1)
    ),
    output uwire _id_1,
    input supply0 id_2,
    input wire id_3,
    output wand id_4
    , id_16,
    output supply0 id_5,
    input supply1 id_6,
    input uwire id_7
);
  wire id_17;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4,
      id_5
  );
  assign modCall_1.id_0 = 0;
  wire id_18;
  assign id_14 = id_7;
  parameter id_19 = 1 == 1 ? 1'h0 - (1) : 1;
  real  [id_9 : id_1] id_20;
  logic [  1 : id_13] id_21 = 1;
endmodule
