 
cpldfit:  version E.38                              Xilinx Inc.
                                  Fitter Report
Design Name: cpld_debug                          Date:  2- 6-2004, 12:28PM
Device Used: XC95144XL-5-TQ100
Fitting Status: Successful

****************************  Resource Summary  ****************************

Macrocells     Product Terms    Registers      Pins           Function Block 
Used           Used             Used           Used           Inputs Used    
45 /144 ( 31%) 2   /720  (  0%) 0  /144 (  0%) 47 /81  ( 58%) 2  /432 (  0%)

PIN RESOURCES:

Signal Type    Required     Mapped  |  Pin Type            Used   Remaining 
------------------------------------|---------------------------------------
Input         :    2           2    |  I/O              :    45       28
Output        :   45          45    |  GCK/IO           :     2        1
Bidirectional :    0           0    |  GTS/IO           :     0        4
GCK           :    0           0    |  GSR/IO           :     0        1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     47          47

MACROCELL RESOURCES:

Total Macrocells Available                   144
Registered Macrocells                          0
Non-registered Macrocell driving I/O          45

GLOBAL RESOURCES:

Global clock net(s) unused.
Global output enable net(s) unused.
Global set/reset net(s) unused.

POWER DATA:

There are 45 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
There are a total of 45 macrocells used (MC).

End of Resource Summary
****************************  Errors and Warnings  *************************

WARNING:Cpld:1218 - Removing unused input(s) 'vid_det'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'operate'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'error'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'dataerr'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'crc_error'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
***************Resources Used by Successfully Mapped Logic******************

** LOGIC **
Signal              Total   Signals Loc     Pwr  Slew Pin  Pin       Pin
Name                Pt      Used            Mode Rate #    Type      Use
amhd<0>             0       0       FB4_6   STD  FAST 90   I/O       O
amhd<1>             0       0       FB4_8   STD  FAST 91   I/O       O
amsd<0>             0       0       FB3_9   STD  FAST 28   I/O       O
amsd<1>             0       0       FB3_11  STD  FAST 29   I/O       O
amsd<2>             0       0       FB3_12  STD  FAST 30   I/O       O
ancihd              0       0       FB4_12  STD  FAST 94   I/O       O
ancisd              0       0       FB5_2   STD  FAST 35   I/O       O
blank               0       0       FB7_17  STD  FAST 61   I/O       O
busw_1532           0       0       FB7_14  STD  FAST 59   I/O       O
busw_1560           0       0       FB6_2   STD  FAST 74   I/O       O
clk_s               0       0       FB5_15  STD  FAST 46   I/O       O
cpudat<0>           0       0       FB2_17  STD  FAST 10   I/O       O
cpudat<1>           0       0       FB2_15  STD  FAST 9    I/O       O
cs_1532             0       0       FB8_5   STD  FAST 64   I/O       O
cs_1560             0       0       FB8_14  STD  FAST 71   I/O       O
cs_f                1       1       FB5_6   STD  FAST 37   I/O       O
d_a1532             0       0       FB7_11  STD  FAST 56   I/O       O
d_a1560             0       0       FB8_15  STD  FAST 72   I/O       O
d_m_sd              0       0       FB3_2   STD  FAST 23   GCK/I/O   O
det_trs             0       0       FB7_9   STD  FAST 55   I/O       O
dscbyp              0       0       FB4_9   STD  FAST 92   I/O       O
edh_ins             0       0       FB3_15  STD  FAST 33   I/O       O
fwen_dis            0       0       FB6_11  STD  FAST 80   I/O       O
iop1532             0       0       FB7_15  STD  FAST 60   I/O       O
iop1560             0       0       FB6_5   STD  FAST 76   I/O       O
m_d_hd              0       0       FB4_14  STD  FAST 95   I/O       O
m_s_1560            0       0       FB6_12  STD  FAST 81   I/O       O
mutehd              0       0       FB4_11  STD  FAST 93   I/O       O
mutesd              0       0       FB3_14  STD  FAST 32   I/O       O
rcbyp               0       0       FB5_11  STD  FAST 41   I/O       O
rstpll              0       0       FB1_3   STD  FAST 12   I/O       O
scrbyp              0       0       FB1_2   STD  FAST 11   I/O       O
sd_hd_1532          0       0       FB7_12  STD  FAST 58   I/O       O
sd_hd_1560          0       0       FB8_17  STD  FAST 73   I/O       O
smptebp1532         0       0       FB5_17  STD  FAST 49   I/O       O
smptebp1560         0       0       FB6_6   STD  FAST 77   I/O       O
tp_cf               1       1       FB6_14  STD  FAST 82   I/O       O
trs                 0       0       FB3_17  STD  FAST 34   I/O       O
vmhd<0>             0       0       FB6_15  STD  FAST 85   I/O       O
vmhd<1>             0       0       FB6_17  STD  FAST 86   I/O       O
vmhd<2>             0       0       FB4_2   STD  FAST 87   I/O       O
vmhd<3>             0       0       FB4_5   STD  FAST 89   I/O       O
vmsd<0>             0       0       FB3_5   STD  FAST 24   I/O       O
vmsd<1>             0       0       FB3_6   STD  FAST 25   I/O       O
vmsd<2>             0       0       FB3_8   STD  FAST 27   GCK/I/O   O

** INPUTS **
Signal                              Loc               Pin  Pin       Pin
Name                                                  #    Type      Use
loc1560                             FB8_6             65   I/O       I
loc9023                             FB4_17            97   I/O       I

End of Resources Used by Successfully Mapped Logic

*********************Function Block Resource Summary***********************
Function    # of        FB Inputs   Signals     Total       O/IO      IO    
Block       Macrocells  Used        Used        Pt Used     Req       Avail 
FB1           2           0           0            0         2/0       11   
FB2           2           0           0            0         2/0       10   
FB3          10           0           0            0        10/0       10   
FB4           8           0           0            0         8/0       10   
FB5           5           1           1            1         5/0       10   
FB6           8           1           1            1         8/0       10   
FB7           6           0           0            0         6/0       10   
FB8           4           0           0            0         4/0       10   
            ----                                -----       -----     ----- 
             45                                    2        45/0       81   
*********************************** FB1 ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pwr   Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt              Mode   #    Type    Use
(unused)              0       0     0   5     FB1_1               (b)     
scrbyp                0       0     0   5     FB1_2   STD   11    I/O     O
rstpll                0       0     0   5     FB1_3   STD   12    I/O     O
(unused)              0       0     0   5     FB1_4               (b)     
(unused)              0       0     0   5     FB1_5         13    I/O     
(unused)              0       0     0   5     FB1_6         14    I/O     
(unused)              0       0     0   5     FB1_7               (b)     
(unused)              0       0     0   5     FB1_8         15    I/O     
(unused)              0       0     0   5     FB1_9         16    I/O     
(unused)              0       0     0   5     FB1_10              (b)     
(unused)              0       0     0   5     FB1_11        17    I/O     
(unused)              0       0     0   5     FB1_12        18    I/O     
(unused)              0       0     0   5     FB1_13              (b)     
(unused)              0       0     0   5     FB1_14        19    I/O     
(unused)              0       0     0   5     FB1_15        20    I/O     
(unused)              0       0     0   5     FB1_16              (b)     
(unused)              0       0     0   5     FB1_17        22    GCK/I/O 
(unused)              0       0     0   5     FB1_18              (b)     

Signals Used by Logic in Function Block

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
scrbyp               ........................................ 0       0
rstpll               ........................................ 0       0
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input            GCK/FCLK - Global clock
               O  - Output           GTS/FOE  - Global 3state/output-enable
              (b) - Buried macrocell
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB2 ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pwr   Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt              Mode   #    Type    Use
(unused)              0       0     0   5     FB2_1               (b)     
(unused)              0       0     0   5     FB2_2         99    GSR/I/O 
(unused)              0       0     0   5     FB2_3               (b)     
(unused)              0       0     0   5     FB2_4               (b)     
(unused)              0       0     0   5     FB2_5         1     GTS/I/O 
(unused)              0       0     0   5     FB2_6         2     GTS/I/O 
(unused)              0       0     0   5     FB2_7               (b)     
(unused)              0       0     0   5     FB2_8         3     GTS/I/O 
(unused)              0       0     0   5     FB2_9         4     GTS/I/O 
(unused)              0       0     0   5     FB2_10              (b)     
(unused)              0       0     0   5     FB2_11        6     I/O     
(unused)              0       0     0   5     FB2_12        7     I/O     
(unused)              0       0     0   5     FB2_13              (b)     
(unused)              0       0     0   5     FB2_14        8     I/O     
cpudat<1>             0       0     0   5     FB2_15  STD   9     I/O     O
(unused)              0       0     0   5     FB2_16              (b)     
cpudat<0>             0       0     0   5     FB2_17  STD   10    I/O     O
(unused)              0       0     0   5     FB2_18              (b)     

Signals Used by Logic in Function Block

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
cpudat<1>            ........................................ 0       0
cpudat<0>            ........................................ 0       0
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input            GCK/FCLK - Global clock
               O  - Output           GTS/FOE  - Global 3state/output-enable
              (b) - Buried macrocell
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB3 ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pwr   Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt              Mode   #    Type    Use
(unused)              0       0     0   5     FB3_1               (b)     
d_m_sd                0       0     0   5     FB3_2   STD   23    GCK/I/O O
(unused)              0       0     0   5     FB3_3               (b)     
(unused)              0       0     0   5     FB3_4               (b)     
vmsd<0>               0       0     0   5     FB3_5   STD   24    I/O     O
vmsd<1>               0       0     0   5     FB3_6   STD   25    I/O     O
(unused)              0       0     0   5     FB3_7               (b)     
vmsd<2>               0       0     0   5     FB3_8   STD   27    GCK/I/O O
amsd<0>               0       0     0   5     FB3_9   STD   28    I/O     O
(unused)              0       0     0   5     FB3_10              (b)     
amsd<1>               0       0     0   5     FB3_11  STD   29    I/O     O
amsd<2>               0       0     0   5     FB3_12  STD   30    I/O     O
(unused)              0       0     0   5     FB3_13              (b)     
mutesd                0       0     0   5     FB3_14  STD   32    I/O     O
edh_ins               0       0     0   5     FB3_15  STD   33    I/O     O
(unused)              0       0     0   5     FB3_16              (b)     
trs                   0       0     0   5     FB3_17  STD   34    I/O     O
(unused)              0       0     0   5     FB3_18              (b)     

Signals Used by Logic in Function Block

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
d_m_sd               ........................................ 0       0
vmsd<0>              ........................................ 0       0
vmsd<1>              ........................................ 0       0
vmsd<2>              ........................................ 0       0
amsd<0>              ........................................ 0       0
amsd<1>              ........................................ 0       0
amsd<2>              ........................................ 0       0
mutesd               ........................................ 0       0
edh_ins              ........................................ 0       0
trs                  ........................................ 0       0
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input            GCK/FCLK - Global clock
               O  - Output           GTS/FOE  - Global 3state/output-enable
              (b) - Buried macrocell
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB4 ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pwr   Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt              Mode   #    Type    Use
(unused)              0       0     0   5     FB4_1               (b)     
vmhd<2>               0       0     0   5     FB4_2   STD   87    I/O     O
(unused)              0       0     0   5     FB4_3               (b)     
(unused)              0       0     0   5     FB4_4               (b)     
vmhd<3>               0       0     0   5     FB4_5   STD   89    I/O     O
amhd<0>               0       0     0   5     FB4_6   STD   90    I/O     O
(unused)              0       0     0   5     FB4_7               (b)     
amhd<1>               0       0     0   5     FB4_8   STD   91    I/O     O
dscbyp                0       0     0   5     FB4_9   STD   92    I/O     O
(unused)              0       0     0   5     FB4_10              (b)     
mutehd                0       0     0   5     FB4_11  STD   93    I/O     O
ancihd                0       0     0   5     FB4_12  STD   94    I/O     O
(unused)              0       0     0   5     FB4_13              (b)     
m_d_hd                0       0     0   5     FB4_14  STD   95    I/O     O
(unused)              0       0     0   5     FB4_15        96    I/O     
(unused)              0       0     0   5     FB4_16              (b)     
(unused)              0       0     0   5     FB4_17        97    I/O     I
(unused)              0       0     0   5     FB4_18              (b)     

Signals Used by Logic in Function Block

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
vmhd<2>              ........................................ 0       0
vmhd<3>              ........................................ 0       0
amhd<0>              ........................................ 0       0
amhd<1>              ........................................ 0       0
dscbyp               ........................................ 0       0
mutehd               ........................................ 0       0
ancihd               ........................................ 0       0
m_d_hd               ........................................ 0       0
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input            GCK/FCLK - Global clock
               O  - Output           GTS/FOE  - Global 3state/output-enable
              (b) - Buried macrocell
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB5 ***********************************
Number of function block inputs used/remaining:               1/53
Number of signals used by logic mapping into function block:  1
Signal              Total   Imp   Exp Unused  Loc     Pwr   Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt              Mode   #    Type    Use
(unused)              0       0     0   5     FB5_1               (b)     
ancisd                0       0     0   5     FB5_2   STD   35    I/O     O
(unused)              0       0     0   5     FB5_3               (b)     
(unused)              0       0     0   5     FB5_4               (b)     
(unused)              0       0     0   5     FB5_5         36    I/O     
cs_f                  1       0     0   4     FB5_6   STD   37    I/O     O
(unused)              0       0     0   5     FB5_7               (b)     
(unused)              0       0     0   5     FB5_8         39    I/O     
(unused)              0       0     0   5     FB5_9         40    I/O     
(unused)              0       0     0   5     FB5_10              (b)     
rcbyp                 0       0     0   5     FB5_11  STD   41    I/O     O
(unused)              0       0     0   5     FB5_12        42    I/O     
(unused)              0       0     0   5     FB5_13              (b)     
(unused)              0       0     0   5     FB5_14        43    I/O     
clk_s                 0       0     0   5     FB5_15  STD   46    I/O     O
(unused)              0       0     0   5     FB5_16              (b)     
smptebp1532           0       0     0   5     FB5_17  STD   49    I/O     O
(unused)              0       0     0   5     FB5_18              (b)     

Signals Used by Logic in Function Block
  1: loc9023          

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
ancisd               ........................................ 0       0
cs_f                 X....................................... 1       1
rcbyp                ........................................ 0       0
clk_s                ........................................ 0       0
smptebp1532          ........................................ 0       0
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input            GCK/FCLK - Global clock
               O  - Output           GTS/FOE  - Global 3state/output-enable
              (b) - Buried macrocell
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB6 ***********************************
Number of function block inputs used/remaining:               1/53
Number of signals used by logic mapping into function block:  1
Signal              Total   Imp   Exp Unused  Loc     Pwr   Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt              Mode   #    Type    Use
(unused)              0       0     0   5     FB6_1               (b)     
busw_1560             0       0     0   5     FB6_2   STD   74    I/O     O
(unused)              0       0     0   5     FB6_3               (b)     
(unused)              0       0     0   5     FB6_4               (b)     
iop1560               0       0     0   5     FB6_5   STD   76    I/O     O
smptebp1560           0       0     0   5     FB6_6   STD   77    I/O     O
(unused)              0       0     0   5     FB6_7               (b)     
(unused)              0       0     0   5     FB6_8         78    I/O     
(unused)              0       0     0   5     FB6_9         79    I/O     
(unused)              0       0     0   5     FB6_10              (b)     
fwen_dis              0       0     0   5     FB6_11  STD   80    I/O     O
m_s_1560              0       0     0   5     FB6_12  STD   81    I/O     O
(unused)              0       0     0   5     FB6_13              (b)     
tp_cf                 1       0     0   4     FB6_14  STD   82    I/O     O
vmhd<0>               0       0     0   5     FB6_15  STD   85    I/O     O
(unused)              0       0     0   5     FB6_16              (b)     
vmhd<1>               0       0     0   5     FB6_17  STD   86    I/O     O
(unused)              0       0     0   5     FB6_18              (b)     

Signals Used by Logic in Function Block
  1: loc1560          

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
busw_1560            ........................................ 0       0
iop1560              ........................................ 0       0
smptebp1560          ........................................ 0       0
fwen_dis             ........................................ 0       0
m_s_1560             ........................................ 0       0
tp_cf                X....................................... 1       1
vmhd<0>              ........................................ 0       0
vmhd<1>              ........................................ 0       0
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input            GCK/FCLK - Global clock
               O  - Output           GTS/FOE  - Global 3state/output-enable
              (b) - Buried macrocell
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB7 ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pwr   Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt              Mode   #    Type    Use
(unused)              0       0     0   5     FB7_1               (b)     
(unused)              0       0     0   5     FB7_2         50    I/O     
(unused)              0       0     0   5     FB7_3               (b)     
(unused)              0       0     0   5     FB7_4               (b)     
(unused)              0       0     0   5     FB7_5         52    I/O     
(unused)              0       0     0   5     FB7_6         53    I/O     
(unused)              0       0     0   5     FB7_7               (b)     
(unused)              0       0     0   5     FB7_8         54    I/O     
det_trs               0       0     0   5     FB7_9   STD   55    I/O     O
(unused)              0       0     0   5     FB7_10              (b)     
d_a1532               0       0     0   5     FB7_11  STD   56    I/O     O
sd_hd_1532            0       0     0   5     FB7_12  STD   58    I/O     O
(unused)              0       0     0   5     FB7_13              (b)     
busw_1532             0       0     0   5     FB7_14  STD   59    I/O     O
iop1532               0       0     0   5     FB7_15  STD   60    I/O     O
(unused)              0       0     0   5     FB7_16              (b)     
blank                 0       0     0   5     FB7_17  STD   61    I/O     O
(unused)              0       0     0   5     FB7_18              (b)     

Signals Used by Logic in Function Block

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
det_trs              ........................................ 0       0
d_a1532              ........................................ 0       0
sd_hd_1532           ........................................ 0       0
busw_1532            ........................................ 0       0
iop1532              ........................................ 0       0
blank                ........................................ 0       0
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input            GCK/FCLK - Global clock
               O  - Output           GTS/FOE  - Global 3state/output-enable
              (b) - Buried macrocell
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB8 ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pwr   Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt              Mode   #    Type    Use
(unused)              0       0     0   5     FB8_1               (b)     
(unused)              0       0     0   5     FB8_2         63    I/O     
(unused)              0       0     0   5     FB8_3               (b)     
(unused)              0       0     0   5     FB8_4               (b)     
cs_1532               0       0     0   5     FB8_5   STD   64    I/O     O
(unused)              0       0     0   5     FB8_6         65    I/O     I
(unused)              0       0     0   5     FB8_7               (b)     
(unused)              0       0     0   5     FB8_8         66    I/O     
(unused)              0       0     0   5     FB8_9         67    I/O     
(unused)              0       0     0   5     FB8_10              (b)     
(unused)              0       0     0   5     FB8_11        68    I/O     
(unused)              0       0     0   5     FB8_12        70    I/O     
(unused)              0       0     0   5     FB8_13              (b)     
cs_1560               0       0     0   5     FB8_14  STD   71    I/O     O
d_a1560               0       0     0   5     FB8_15  STD   72    I/O     O
(unused)              0       0     0   5     FB8_16              (b)     
sd_hd_1560            0       0     0   5     FB8_17  STD   73    I/O     O
(unused)              0       0     0   5     FB8_18              (b)     

Signals Used by Logic in Function Block

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
cs_1532              ........................................ 0       0
cs_1560              ........................................ 0       0
d_a1560              ........................................ 0       0
sd_hd_1560           ........................................ 0       0
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input            GCK/FCLK - Global clock
               O  - Output           GTS/FOE  - Global 3state/output-enable
              (b) - Buried macrocell
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
;;-----------------------------------------------------------------;;
; Implemented Equations.

 "amhd<0>"  =  Gnd    

 "amsd<0>"  =  Gnd    

 "amsd<1>"  =  Gnd    

 dscbyp  =  Gnd    

 edh_ins  =  Gnd    

 iop1532  =  Gnd    

 iop1560  =  Gnd    

 m_s_1560  =  Gnd    

 mutehd  =  Gnd    

 mutesd  =  Gnd    

 rstpll  =  Gnd    

 sd_hd_1560  =  Gnd    

 smptebp1560  =  Gnd    

 ancihd  =  Gnd    

 trs  =  Gnd    

 "vmhd<0>"  =  Gnd    

 "vmhd<1>"  =  Gnd    

 "vmhd<3>"  =  Gnd    

 "vmsd<1>"  =  Gnd    

 ancisd  =  Gnd    

 clk_s  =  Gnd    

 "cpudat<0>"  =  Gnd    

 "cpudat<1>"  =  Gnd    

 d_a1532  =  Gnd    

 d_a1560  =  Gnd    

 det_trs  =  Gnd    

 "amhd<1>"  =  Vcc    

 "amsd<2>"  =  Vcc    

 blank  =  Vcc    

 scrbyp  =  Vcc    

 sd_hd_1532  =  Vcc    

 smptebp1532  =  Vcc    

 "vmhd<2>"  =  Vcc    

 "vmsd<0>"  =  Vcc    

 "vmsd<2>"  =  Vcc    

 busw_1532  =  Vcc    

 busw_1560  =  Vcc    

 cs_1532  =  Vcc    

 cs_1560  =  Vcc    

 d_m_sd  =  Vcc    

 fwen_dis  =  Vcc    

 m_d_hd  =  Vcc    

 rcbyp  =  Vcc    

 cs_f  =  loc9023    

 tp_cf  =  loc1560    

****************************  Device Pin Out ****************************

Device : XC95144XL-5-TQ100


                                                          s   
                                                          m   
                                                          p   
                                                  m f     t   
                  l           a a v   v v v       _ w     e i 
                  o   m a m d m m m   m m m       s e     b o 
                  c   _ n u s h h h   h h h     t _ n     p p 
                  9   d c t c d d d   d d d     p 1 _     1 1 
            G T V 0 T _ i e b < < < V < < < G T _ 5 d T T 5 5 
            N I C 2 I h h h y 1 0 3 C 2 1 0 N D c 6 i I I 6 6 
            D E C 3 E d d d p > > > C > > > D O f 0 s E E 0 0 
            --------------------------------------------------  
           /100 98  96  94  92  90  88  86  84  82  80  78  76  \
          |   99  97  95  93  91  89  87  85  83  81  79  77    |
      TIE | 1                                                75 | GND
      TIE | 2                                                74 | busw_1560
      TIE | 3                                                73 | sd_hd_1560
      TIE | 4                                                72 | d_a1560
      VCC | 5                                                71 | cs_1560
      TIE | 6                                                70 | TIE
      TIE | 7                                                69 | GND
      TIE | 8                                                68 | TIE
cpudat<1> | 9                                                67 | TIE
cpudat<0> | 10                                               66 | TIE
   scrbyp | 11                                               65 | loc1560
   rstpll | 12                                               64 | cs_1532
      TIE | 13               XC95144XL-5-TQ100               63 | TIE
      TIE | 14                                               62 | GND
      TIE | 15                                               61 | blank
      TIE | 16                                               60 | iop1532
      TIE | 17                                               59 | busw_1532
      TIE | 18                                               58 | sd_hd_1532
      TIE | 19                                               57 | VCC
      TIE | 20                                               56 | d_a1532
      GND | 21                                               55 | det_trs
      TIE | 22                                               54 | TIE
   d_m_sd | 23                                               53 | TIE
  vmsd<0> | 24                                               52 | TIE
  vmsd<1> | 25                                               51 | VCC
          |   27  29  31  33  35  37  39  41  43  45  47  49    |
           \26  28  30  32  34  36  38  40  42  44  46  48  50  /
            --------------------------------------------------  
            V v a a a G m e t a T c V T T r T T G T c T T s T 
            C m m m m N u d r n I s C I I c I I N D l M C m I 
            C s s s s D t h s c E _ C E E b E E D I k S K p E 
              d d d d   e _   i   f       y         _     t   
              < < < <   s i   s           p         s     e   
              2 0 1 2   d n   d                           b   
              > > > >     s                               p   
                                                          1   
                                                          5   
                                                          3   
                                                          2   


Legend :  NC  = Not Connected, unbonded pin
         TIE  = Tie pin to GND or board trace driven to valid logic level
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
         PE   = Port Enable pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : XC95144XL-5-TQ100
Use Timing Constraints                      : ON
Use Design Location Constraints             : ON
Create Programmable Ground Pins             : OFF
Use Advanced Fitting                        : ON
Use Local Feedback                          : OFF
Use Pin Feedback                            : OFF
Default Power Setting                       : STD
Default Output Slew Rate                    : FAST
Multi Level Logic Optimization              : ON
Timing Optimization                         : ON
Power/Slew Optimization                     : OFF
High Fitting Effort                         : ON
Automatic Wire-ANDing                       : OFF
Xor Synthesis                               : ON
D/T Synthesis                               : ON
Use Boolean Minimization                    : ON
Global Clock(GCK) Optimization              : ON
Global Set/Reset(GSR) Optimization          : ON
Global Output Enable(GTS) Optimization      : ON
Collapsing pterm limit                      : 25
Collapsing input limit                      : 54
