
---------- Begin Simulation Statistics ----------
final_tick                               2904397979500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 177155                       # Simulator instruction rate (inst/s)
host_mem_usage                                 890544                       # Number of bytes of host memory used
host_op_rate                                   220745                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 35250.40                       # Real time elapsed on the host
host_tick_rate                               82393330                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  6244800663                       # Number of instructions simulated
sim_ops                                    7781357938                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.904398                       # Number of seconds simulated
sim_ticks                                2904397979500                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             82.135729                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits               557866792                       # Number of BTB hits
system.cpu.branchPred.BTBLookups            679201121                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           8974212                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted         780837371                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                912                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1487                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              575                       # Number of indirect misses.
system.cpu.branchPred.lookups              1383942513                       # Number of BP lookups
system.cpu.branchPred.usedRAS               274358604                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          275                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                1462988559                       # number of cc regfile reads
system.cpu.cc_regfile_writes               1486117172                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts           8973189                       # The number of times a branch was mispredicted
system.cpu.commit.branches                 1315933847                       # Number of branches committed
system.cpu.commit.bw_lim_events             483585260                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls       124736356                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts       333196383                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts           6244801634                       # Number of instructions committed
system.cpu.commit.committedOps             7781358909                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples   5763208648                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.350178                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.399193                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0   3454253685     59.94%     59.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    787534897     13.66%     73.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2    603044172     10.46%     84.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3    216153213      3.75%     87.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     18971009      0.33%     88.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5     68326107      1.19%     89.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6     66302757      1.15%     90.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7     65037548      1.13%     91.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8    483585260      8.39%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total   5763208648                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls            255098896                       # Number of function calls committed.
system.cpu.commit.int_insts                6532260729                       # Number of committed integer instructions.
system.cpu.commit.loads                    1201181151                       # Number of loads committed
system.cpu.commit.membars                   124736232                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          287      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu       4530829776     58.23%     58.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             836      0.00%     58.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               70      0.00%     58.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd      128101356      1.65%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp      137384222      1.77%     61.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt       75690097      0.97%     62.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult     157575407      2.03%     64.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc    112156089      1.44%     66.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv             17      0.00%     66.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc     187360487      2.41%     68.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt       3745832      0.05%     68.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             651      0.00%     68.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu         4886277      0.06%     68.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             880      0.00%     68.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     68.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc       59123395      0.76%     69.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     69.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     69.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     69.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     69.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     69.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     69.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     69.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     69.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     69.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     69.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     69.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     69.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     69.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     69.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     69.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead      1201181151     15.44%     84.79% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite     1183322079     15.21%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total        7781358909                       # Class of committed instruction
system.cpu.commit.refs                     2384503230                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                1235586754                       # Number of committed Vector instructions.
system.cpu.committedInsts                  6244800663                       # Number of Instructions Simulated
system.cpu.committedOps                    7781357938                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.930181                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.930181                       # CPI: Total CPI of All Threads
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data    129349516                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total    129349516                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76137.931034                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76137.931034                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 66852.941176                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 66852.941176                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data    129349487                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total    129349487                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data      2208000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      2208000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           29                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           29                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data           12                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           12                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data      1136500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1136500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data           17                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.cpu.data   1111356257                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1111356257                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42327.494315                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42327.494315                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38053.875369                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38053.875369                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data   1111342185                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1111342185                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    595632500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    595632500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000013                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        14072                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14072                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6963                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6963                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    270525000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    270525000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         7109                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         7109                       # number of ReadReq MSHR misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          243                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          243                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        73500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        73500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          227                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           227                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.065844                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.065844                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_misses::.cpu.data           16                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           16                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       808500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       808500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.045267                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.045267                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           11                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           11                       # number of SoftPFReq MSHR misses
system.cpu.dcache.StoreCondReq_accesses::.cpu.data    124736231                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total    124736231                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data    124736231                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total    124736231                       # number of StoreCondReq hits
system.cpu.dcache.WriteLineReq_accesses::.cpu.data         5793                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total         5793                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 33846.771078                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 33846.771078                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 32846.771078                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 32846.771078                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data          420                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total          420                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data    181858701                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total    181858701                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.927499                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.927499                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_misses::.cpu.data         5373                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total         5373                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data    176485701                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total    176485701                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.927499                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.927499                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data         5373                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total         5373                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data   1058580131                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total   1058580131                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79848.972635                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79848.972635                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78863.003526                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78863.003526                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data   1054661773                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total     1054661773                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 312876860716                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 312876860716                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003702                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003702                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data      3918358                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3918358                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16768                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16768                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 307691105928                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 307691105928                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003686                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003686                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      3901590                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      3901590                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.924276                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs              7567                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs       218870                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data   2169942181                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   2169942181                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79652.118686                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79652.118686                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78725.714966                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78725.714966                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data   2166004378                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       2166004378                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data 313654351917                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 313654351917                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001815                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001815                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data      3937803                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3937803                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        23731                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        23731                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 308138116629                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 308138116629                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001804                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001804                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data      3914072                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3914072                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data   2169942424                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   2169942424                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79651.795046                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79651.795046                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78725.700280                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78725.700280                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data   2166004605                       # number of overall hits
system.cpu.dcache.overall_hits::total      2166004605                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data 313654351917                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 313654351917                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001815                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001815                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data      3937819                       # number of overall misses
system.cpu.dcache.overall_misses::total       3937819                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        23731                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        23731                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 308138925129                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 308138925129                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001804                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001804                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data      3914083                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3914083                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2904397979500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                3913076                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          913                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs            619.300586                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses       4851970442                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.921299                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999923                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999923                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2904397979500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs           3914100                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses        4851970442                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1023.921299                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          2424004423                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks      3907046                       # number of writebacks
system.cpu.dcache.writebacks::total           3907046                       # number of writebacks
system.cpu.decode.BlockedCycles            4417739626                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  1103                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved            550439937                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts             8219843671                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                243397054                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                 939872026                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                8975590                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  3849                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles             198528918                       # Number of cycles decode is unblocking
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2904397979500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2904397979500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                  1383942513                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                1223263204                       # Number of cache lines fetched
system.cpu.fetch.Cycles                    4570909670                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes               3716478                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           63                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                     6771749364                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   82                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           230                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                17953296                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.238249                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles         1228626521                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches          832226308                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.165775                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples         5808513214                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.439810                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.571508                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0               4012095878     69.07%     69.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                266777055      4.59%     73.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                204626398      3.52%     77.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                203108843      3.50%     80.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                208142230      3.58%     84.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                219647982      3.78%     88.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                190932816      3.29%     91.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                 24061946      0.41%     91.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                479120066      8.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total           5808513214                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.ReadReq_accesses::.cpu.inst   1223263203                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1223263203                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59067.891449                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59067.891449                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58398.433833                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58398.433833                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst   1223257952                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1223257952                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    310165498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    310165498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst         5251                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5251                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          717                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          717                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    264778499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    264778499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4534                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4534                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    75.391304                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                23                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs         1734                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst   1223263203                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1223263203                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59067.891449                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59067.891449                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58398.433833                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58398.433833                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst   1223257952                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1223257952                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst    310165498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    310165498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst         5251                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5251                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst          717                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          717                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    264778499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    264778499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst         4534                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4534                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst   1223263203                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1223263203                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59067.891449                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59067.891449                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58398.433833                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58398.433833                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst   1223257952                       # number of overall hits
system.cpu.icache.overall_hits::total      1223257952                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst    310165498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    310165498                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst         5251                       # number of overall misses
system.cpu.icache.overall_misses::total          5251                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst          717                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          717                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    264778499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    264778499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4534                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4534                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2904397979500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                   4021                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0          135                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          191                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          177                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          269916.699912                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses       2446530938                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   510.989223                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998026                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998026                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2904397979500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs              4532                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses        2446530938                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           510.989223                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1223262484                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks         4021                       # number of writebacks
system.cpu.icache.writebacks::total              4021                       # number of writebacks
system.cpu.idleCycles                          282752                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              9059973                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches               1334207156                       # Number of branches executed
system.cpu.iew.exec_nop                          1543                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.372007                       # Inst execution rate
system.cpu.iew.exec_refs                   2440294847                       # number of memory reference insts executed
system.cpu.iew.exec_stores                 1200731729                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                36357977                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts            1259827275                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts          129349770                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2286                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts           1207613568                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts          8114555209                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts            1239563118                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          12607277                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts            7969707053                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   7829                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 38966                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                8975590                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 49160                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          6531                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            84148                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           63                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         2491                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        34708                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads     58646124                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores     24291489                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           2491                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      2059381                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        7000592                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                7758906604                       # num instructions consuming a value
system.cpu.iew.wb_count                    7962248979                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.618484                       # average fanout of values written-back
system.cpu.iew.wb_producers                4798759747                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.370723                       # insts written-back per cycle
system.cpu.iew.wb_sent                     7964677113                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads               7374322525                       # number of integer regfile reads
system.cpu.int_regfile_writes              5015887014                       # number of integer regfile writes
system.cpu.ipc                               1.075059                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.075059                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               337      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            4646315235     58.21%     58.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  930      0.00%     58.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    94      0.00%     58.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd           133160199      1.67%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp           138006327      1.73%     61.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt            77004815      0.96%     62.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult          159439441      2.00%     64.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc       112284317      1.41%     65.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  17      0.00%     65.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc          201362364      2.52%     68.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt            3830161      0.05%     68.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  684      0.00%     68.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu              4970757      0.06%     68.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  910      0.00%     68.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     68.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc            59249098      0.74%     69.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     69.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     69.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     69.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     69.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     69.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     69.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     69.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     69.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     69.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     69.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     69.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     69.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     69.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     69.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     69.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead           1244571355     15.59%     84.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite          1202117289     15.06%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             7982314330                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    18665606                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.002338                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2298225     12.31%     12.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     39      0.00%     12.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     12.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     6      0.00%     12.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     8      0.00%     12.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                   283      0.00%     12.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult              3863007     20.70%     33.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc           1379000      7.39%     40.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     40.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc              7056185     37.80%     78.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                56173      0.30%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      5      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     3      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     78.50% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                3755473     20.12%     98.62% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                257197      1.38%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses             6695234950                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads        19193676222                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses   6681945952                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes        6899322352                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                 7985203895                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                7982314330                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded           129349771                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined       333195727                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            119467                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved        4613415                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    554981300                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples    5808513214                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.374244                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.136713                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0          3390520291     58.37%     58.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           610200260     10.51%     68.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           462731859      7.97%     76.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3           419139654      7.22%     84.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4           289454151      4.98%     89.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5           284501396      4.90%     93.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            43964804      0.76%     94.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7           118887410      2.05%     96.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8           189113389      3.26%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      5808513214                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.374177                       # Inst issue rate
system.cpu.iq.vec_alu_accesses             1305744649                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads         2598250725                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses   1280303027                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes        1548429520                       # Number of vector instruction queue writes
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2904397979500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2904397979500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              1753                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            12439                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads           1259827275                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores          1207613568                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads             10711207861                       # number of misc regfile reads
system.cpu.misc_regfile_writes             1127598581                       # number of misc regfile writes
system.cpu.numCycles                       5808795966                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON    2904397979500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                36459847                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps            8315045177                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                1750744                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                372349892                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   1497                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  1127                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups           14213828752                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts             8154576734                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands          8804752037                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                1013464478                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 168302                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                8975590                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles             241136274                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                489706860                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups       7464466757                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles     4136127133                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts          133189513                       # count of serializing insts renamed
system.cpu.rename.skidInsts                1203317852                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts      129351448                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups       1695289506                       # Number of vector rename lookups
system.cpu.rob.rob_reads                  13394177068                       # The number of ROB reads
system.cpu.rob.rob_writes                 16274415261                       # The number of ROB writes
system.cpu.timesIdled                            2920                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads               1481666832                       # number of vector regfile reads
system.cpu.vec_regfile_writes              1102556267                       # number of vector regfile writes
system.cpu.workload.numSyscalls                   122                       # Number of system calls
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks          381                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           381                       # number of CleanEvict MSHR misses
system.l2.InvalidateReq_accesses::.cpu.data         5419                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          5419                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 20315.911193                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20315.911193                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            14                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                14                       # number of InvalidateReq hits
system.l2.InvalidateReq_miss_rate::.cpu.data     0.997416                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.997416                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_misses::.cpu.data         5405                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            5405                       # number of InvalidateReq misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data    109807500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    109807500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.997416                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.997416                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data         5405                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         5405                       # number of InvalidateReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst         4534                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4534                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 88445.083488                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88445.083488                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78452.504638                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78452.504638                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1839                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1839                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    238359500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    238359500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.594398                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.594398                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         2695                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2695                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    211429500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    211429500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.594398                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.594398                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2695                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2695                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data       3901548                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3901548                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77376.450829                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77376.450829                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67376.450701                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67376.450701                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data               761                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   761                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data 301829053500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  301829053500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.999805                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999805                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data         3900787                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3900787                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 262821183001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 262821183001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999805                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999805                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data      3900787                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3900787                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data         7133                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          7133                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99652.465294                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99652.465294                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 89652.465294                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89652.465294                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          5044                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5044                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data    208174000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    208174000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.292864                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.292864                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data         2089                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2089                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    187284000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    187284000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.292864                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.292864                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2089                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2089                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks         4021                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         4021                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         4021                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             4021                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks      3907046                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3907046                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks      3907046                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3907046                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst             4534                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          3908681                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3913215                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 88445.083488                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77388.373984                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77396.003555                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78452.504638                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67388.373856                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67396.008548                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                 1839                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 5805                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7644                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    238359500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 302037227500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     302275587000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.594398                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.998515                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.998047                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               2695                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            3902876                       # number of demand (read+write) misses
system.l2.demand_misses::total                3905571                       # number of demand (read+write) misses
system.l2.demand_mshr_miss_latency::.cpu.inst    211429500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 263008467001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 263219896501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.594398                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.998515                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.998047                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          2695                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       3902876                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3905571                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst            4534                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         3908681                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3913215                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 88445.083488                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77388.373984                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77396.003555                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78452.504638                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67388.373856                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67396.008548                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                1839                       # number of overall hits
system.l2.overall_hits::.cpu.data                5805                       # number of overall hits
system.l2.overall_hits::total                    7644                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    238359500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 302037227500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    302275587000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.594398                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.998515                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.998047                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              2695                       # number of overall misses
system.l2.overall_misses::.cpu.data           3902876                       # number of overall misses
system.l2.overall_misses::total               3905571                       # number of overall misses
system.l2.overall_mshr_miss_latency::.cpu.inst    211429500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 263008467001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 263219896501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.594398                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.998515                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.998047                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         2695                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      3902876                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3905571                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED 2904397979500                       # Cumulative time (in ticks) in various power states
system.l2.replacements                        3879658                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::0          183                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2673                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1609                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        13485                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        14817                       # Occupied blocks per task id
system.l2.tags.avg_refs                      2.001294                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 66598279                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks      56.985697                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        41.736858                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32352.934510                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001739                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001274                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.987333                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990346                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32767                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999969                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2904397979500                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                   3912439                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  66598279                       # Number of tag accesses
system.l2.tags.tagsinuse                 32451.657065                       # Cycle average of tags in use
system.l2.tags.total_refs                     7829942                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks             3875115                       # number of writebacks
system.l2.writebacks::total                   3875115                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     373283.07                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                26340.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples   3875115.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2694.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   3902876.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                      7590.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                        86.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     86.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        85.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     85.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.13                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         1.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst        59342                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            59342                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst             59342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          86002010                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              86061352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       85390281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            59342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         86002010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            171451633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       85390281                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             85390281                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples      1033448                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    481.844296                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   348.520000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   339.873930                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        60505      5.85%      5.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       286602     27.73%     33.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       135707     13.13%     46.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        82899      8.02%     54.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        79488      7.69%     62.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       107598     10.41%     72.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        82041      7.94%     80.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11497      1.11%     81.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       187111     18.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1033448                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM              249956480                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys               249956480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               248006080                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys            248007360                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst       172352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        172352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst         172352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      249784064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          249956416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    248007360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       248007360                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         2694                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      3902876                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37242.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26332.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst       172416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    249784064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 59363.765302467909                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 86002009.973509550095                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst    100331755                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 102774166018                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks      3875115                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  17420097.80                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks    248006080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 85389840.424932017922                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 67504882299760                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds       215261                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState            12417452                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3670955                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds       215261                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            2693                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         3902876                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3905569                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3875115                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3875115                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    86.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0            243754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            243792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            244014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            244143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            244145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            243970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            243984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            243921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            244409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            244211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           244456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           244619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           244265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           244217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           243959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           243711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            241848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            241940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            242031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            242131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            242330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            242162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            242207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            242096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            242601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            242560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           242506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           242420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           242184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           242247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           242092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           241740                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.015572266500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2904397979500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples       215261                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.143407                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     56.494084                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       215257    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::25600-26623            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        215261                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                 3901897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1944                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     998                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                   3905570                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3905570                       # Read request sizes (log2)
system.mem_ctrls.readReqs                     3905570                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 84.74                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                  3309452                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                19527850000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  2904397960000                       # Total gap between requests
system.mem_ctrls.totMemAccLat            102874497773                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  29645060273                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples       215261                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.001844                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.999436                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.467350                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17           395      0.18%      0.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19        214808     99.79%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21             9      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23             4      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             4      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             6      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             7      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             7      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::74-75             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-85             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-93             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::94-95             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::102-103            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        215261                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 214850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 214900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 215024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 215128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 215239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 215340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 215332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 215387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 215424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 215377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 215403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 215476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 215389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 215393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 215499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 215313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 215338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 215278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                  3875115                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3875115                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                    3875115                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                88.71                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                 3437753                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy         663082051080                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy               3682990500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            509.207824                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 1439047896002                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   96984160000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1368365923498                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_0.preBackEnergy         556903939200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy               1957529310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy             13935302220                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         229270554240.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           1478942175450                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy            10109808900                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         663475108260                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy               3695913900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            509.244116                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 1438191210750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   96984160000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1369222608750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.preBackEnergy         556572943680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy               1964405850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy             13950467580                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         229270554240.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           1479047580510                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy            10118187000                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     11694571                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11694571                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    497963776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               497963776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 2904397979500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         24296090036                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy        20687848234                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3910975                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3910975    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3910975                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3878027                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7789002                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp               4782                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3875115                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2912                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3900787                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3900787                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4783                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          5405                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        13087                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     11741276                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              11754363                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       547392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    500206528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              500753920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2904397979500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         7828936496                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           6799497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5865732996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.snoopTraffic                 248007360                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7798292                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000258                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.016068                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7796278     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2014      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7798292                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3917102                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2012                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7835735                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2012                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                         3879658                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp             11665                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7782161                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         4021                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           10573                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3901548                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3901548                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4534                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         7133                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         5419                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         5419                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
