synthesis:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 15 17:51:18 2025


Command Line:  synthesis -f spi_lcd_impl1_lattice.synproj -gui 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is CSBGA132.
The -d option is LCMXO2-4000HC.
Using package CSBGA132.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-4000HC

### Package : CSBGA132

### Speed   : 4

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = spi_lcd.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/CodeField/Verilog/Diamond_design/spi_lcd (searchpath added)
-p D:/Program/Diamond/diamond/3.13/ispfpga/xo2c00/data (searchpath added)
-p D:/CodeField/Verilog/Diamond_design/spi_lcd/impl1 (searchpath added)
-p D:/CodeField/Verilog/Diamond_design/spi_lcd (searchpath added)
Verilog design file = D:/CodeField/Verilog/Diamond_design/spi_lcd/source/spi_lcd.v
Verilog design file = D:/CodeField/Verilog/Diamond_design/spi_lcd/source/control.v
Verilog design file = D:/CodeField/Verilog/Diamond_design/spi_lcd/source/lcd_write.v
Verilog design file = D:/CodeField/Verilog/Diamond_design/spi_lcd/source/lcd_init.v
Verilog design file = D:/CodeField/Verilog/Diamond_design/spi_lcd/source/lcd_show_char.v
NGD file = spi_lcd_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file D:/Program/Diamond/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file d:/codefield/verilog/diamond_design/spi_lcd/source/spi_lcd.v. VERI-1482
Analyzing Verilog file d:/codefield/verilog/diamond_design/spi_lcd/source/control.v. VERI-1482
Analyzing Verilog file d:/codefield/verilog/diamond_design/spi_lcd/source/lcd_write.v. VERI-1482
Analyzing Verilog file d:/codefield/verilog/diamond_design/spi_lcd/source/lcd_init.v. VERI-1482
WARNING - synthesis: d:/codefield/verilog/diamond_design/spi_lcd/source/lcd_init.v(58): parameter declaration becomes local in lcd_init with formal parameter declaration list. VERI-1199
WARNING - synthesis: d:/codefield/verilog/diamond_design/spi_lcd/source/lcd_init.v(67): parameter declaration becomes local in lcd_init with formal parameter declaration list. VERI-1199
Analyzing Verilog file d:/codefield/verilog/diamond_design/spi_lcd/source/lcd_show_char.v. VERI-1482
Analyzing Verilog file D:/Program/Diamond/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): spi_lcd
INFO - synthesis: d:/codefield/verilog/diamond_design/spi_lcd/source/spi_lcd.v(18): compiling module spi_lcd. VERI-1018
INFO - synthesis: d:/codefield/verilog/diamond_design/spi_lcd/source/lcd_write.v(11): compiling module lcd_write. VERI-1018
INFO - synthesis: d:/codefield/verilog/diamond_design/spi_lcd/source/control.v(11): compiling module control. VERI-1018
INFO - synthesis: d:/codefield/verilog/diamond_design/spi_lcd/source/lcd_init.v(17): compiling module lcd_init. VERI-1018
INFO - synthesis: d:/codefield/verilog/diamond_design/spi_lcd/source/lcd_show_char.v(11): compiling module lcd_show_char. VERI-1018
WARNING - synthesis: d:/codefield/verilog/diamond_design/spi_lcd/source/lcd_show_char.v(279): instantiating unknown module rom_8x4096. VERI-1063
WARNING - synthesis: Net rom_addr[11] has fol