# do diagrama_bloco.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:38 on Mar 15,2023
# vlog -work work diagrama_bloco.vo 
# -- Compiling module diagrama_bloco
# 
# Top level modules:
# 	diagrama_bloco
# End time: 15:41:38 on Mar 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:38 on Mar 15,2023
# vlog -work work Waveform.vwf.vt 
# -- Compiling module diagrama_bloco_vlg_vec_tst
# 
# Top level modules:
# 	diagrama_bloco_vlg_vec_tst
# End time: 15:41:38 on Mar 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.diagrama_bloco_vlg_vec_tst 
# Start time: 15:41:39 on Mar 15,2023
# Loading work.diagrama_bloco_vlg_vec_tst
# Loading work.diagrama_bloco
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_lcell_comb
# after#23
# ** Note: $finish    : Waveform.vwf.vt(44)
#    Time: 1 us  Iteration: 0  Instance: /diagrama_bloco_vlg_vec_tst
# End time: 15:41:40 on Mar 15,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
