/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [6:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire [9:0] celloutsig_0_14z;
  wire [12:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [6:0] celloutsig_0_18z;
  wire [6:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  reg [3:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [21:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire [16:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [7:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [22:0] celloutsig_1_4z;
  wire [15:0] celloutsig_1_5z;
  wire [14:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [8:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_15z = ~(celloutsig_1_12z & celloutsig_1_13z);
  assign celloutsig_1_17z = ~(celloutsig_1_11z | celloutsig_1_2z);
  assign celloutsig_1_1z = ~(in_data[140] | celloutsig_1_0z[0]);
  assign celloutsig_1_13z = ~(celloutsig_1_2z | celloutsig_1_4z[2]);
  assign celloutsig_1_11z = ~((celloutsig_1_1z | in_data[127]) & in_data[120]);
  assign celloutsig_0_9z = celloutsig_0_2z[1] | celloutsig_0_2z[3];
  assign celloutsig_0_20z = celloutsig_0_6z ^ celloutsig_0_13z[1];
  assign celloutsig_0_10z = celloutsig_0_8z[8:3] & celloutsig_0_7z[5:0];
  assign celloutsig_0_7z = { in_data[44:39], celloutsig_0_3z } / { 1'h1, celloutsig_0_0z[5:0] };
  assign celloutsig_0_14z = { celloutsig_0_12z[6:1], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_11z } / { 1'h1, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_0_3z = in_data[71:64] >= { in_data[31:25], celloutsig_0_1z };
  assign celloutsig_0_4z = { in_data[69:56], celloutsig_0_3z } >= { in_data[30:21], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_11z = { celloutsig_0_10z[4], celloutsig_0_7z, celloutsig_0_4z } >= { celloutsig_0_8z[1:0], celloutsig_0_9z, celloutsig_0_10z };
  assign celloutsig_1_12z = celloutsig_1_9z[4:2] >= { celloutsig_1_4z[16:15], celloutsig_1_3z };
  assign celloutsig_1_16z = { in_data[138:130], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z } && celloutsig_1_4z[19:8];
  assign celloutsig_0_1z = ! { in_data[60:41], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_3z = { in_data[136:135], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z } || { in_data[126:122], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_13z = { celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_4z } % { 1'h1, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_1_6z = in_data[137:123] % { 1'h1, celloutsig_1_4z[17:4] };
  assign celloutsig_0_12z = - in_data[68:62];
  assign celloutsig_1_0z = - in_data[123:121];
  assign celloutsig_0_8z = ~ { celloutsig_0_5z[15:4], celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_1_9z = ~ celloutsig_1_6z[12:4];
  assign celloutsig_0_6z = | { celloutsig_0_5z[14:11], celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_16z = | celloutsig_0_8z[10:2];
  assign celloutsig_1_7z = | { in_data[191], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_2z = ~^ { celloutsig_1_0z[1:0], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_10z = ~^ { celloutsig_1_4z[9:3], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_18z = celloutsig_1_6z[7:0] << { celloutsig_1_5z[13:9], celloutsig_1_7z, celloutsig_1_16z, celloutsig_1_10z };
  assign celloutsig_0_15z = { celloutsig_0_14z[4:0], celloutsig_0_4z, celloutsig_0_7z } << { celloutsig_0_2z[0], celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_0_0z = in_data[59:53] >> in_data[68:62];
  assign celloutsig_1_19z = { celloutsig_1_7z, celloutsig_1_17z, celloutsig_1_1z } >> { celloutsig_1_15z, celloutsig_1_11z, celloutsig_1_17z };
  assign celloutsig_0_18z = celloutsig_0_8z[14:8] >>> celloutsig_0_8z[16:10];
  assign celloutsig_0_19z = celloutsig_0_18z ~^ { celloutsig_0_15z[5:0], celloutsig_0_16z };
  assign celloutsig_1_5z = { in_data[125:112], celloutsig_1_1z, celloutsig_1_1z } ~^ celloutsig_1_4z[22:7];
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_2z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_2z = celloutsig_0_0z[6:3];
  always_latch
    if (!clkin_data[64]) celloutsig_1_4z = 23'h000000;
    else if (!clkin_data[32]) celloutsig_1_4z = { in_data[148:131], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z };
  assign { celloutsig_0_5z[6:1], celloutsig_0_5z[21:7] } = { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, in_data[46:32] } ~^ { celloutsig_0_0z[5:0], in_data[66:53], celloutsig_0_0z[6] };
  assign celloutsig_0_5z[0] = 1'h1;
  assign { out_data[135:128], out_data[98:96], out_data[38:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_20z };
endmodule
