[*]
[*] GTKWave Analyzer v3.3.107 (w)1999-2020 BSI
[*] Fri Aug 20 14:40:26 2021
[*]
[dumpfile] "/Users/damien/workspace/hdl/friscv/test/riscv-tests/tests/rv32ui-p-simple.vcd"
[dumpfile_mtime] "Fri Aug 20 13:03:34 2021"
[dumpfile_size] 342698
[savefile] "/Users/damien/workspace/hdl/friscv/test/riscv-tests/friscv_rv32i_testbench_main.gtkw"
[timestart] 343910
[size] 2050 1224
[pos] -1 -1
*-14.055389 438140 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] control.
[treeopen] control.inst_fifo.
[treeopen] dut.
[treeopen] dut.USE_ICACHE.
[treeopen] dut.USE_ICACHE.icache.
[treeopen] inst_axi4l_ram.
[treeopen] processing.
[sst_width] 193
[signals_width] 457
[sst_expanded] 1
[sst_vpaned_height] 320
@c00200
-AXI4-lite
@28
inst_axi4l_ram.aclk
inst_axi4l_ram.aresetn
inst_axi4l_ram.srst
@22
inst_axi4l_ram.arid[7:0]
@28
inst_axi4l_ram.arprot[2:0]
inst_axi4l_ram.arvalid
inst_axi4l_ram.arready
@200
-
@22
inst_axi4l_ram.arid_s[7:0]
@200
-
@22
inst_axi4l_ram.rid[7:0]
@28
inst_axi4l_ram.rresp[1:0]
inst_axi4l_ram.rvalid
inst_axi4l_ram.rready
@200
-
@28
inst_axi4l_ram.raddr_full
inst_axi4l_ram.raddr_pull
inst_axi4l_ram.raddr_empty
inst_axi4l_ram.raddr_pull
@420
inst_axi4l_ram.random
inst_axi4l_ram.rcounter
@1401200
-AXI4-lite
@800200
-Control
@28
control.aclk
control.aresetn
control.ebreak
@200
-
@22
control.arid[7:0]
@28
control.arprot[2:0]
control.arvalid
control.arready
@200
-
@28
[color] 4
control.rvalid
@22
control.rdata[31:0]
control.rid[7:0]
@28
control.rready
control.rresp[1:0]
@200
-
@28
control.ctrl_rd_wr
@22
control.ctrl_rd_addr[4:0]
control.ctrl_rd_val[31:0]
control.ctrl_rs1_addr[4:0]
control.ctrl_rs1_val[31:0]
control.ctrl_rs2_addr[4:0]
control.ctrl_rs2_val[31:0]
@200
-
@28
control.proc_en
control.proc_ready
@22
control.proc_instbus[86:0]
@28
control.proc_empty
@22
control.proc_fenceinfo[3:0]
@200
-
@28
control.push_inst
control.fifo_full
control.pull_inst
@22
[color] 7
control.instruction[31:0]
@28
control.fifo_empty
control.inst_error
@200
-
@22
[color] 2
control.cfsm[3:0]
@28
control.flush_fifo
@22
control.pc_reg[31:0]
@28
control.processing
control.jump_branch
control.branching
control.goto_branch
control.cant_branch_now
control.cant_process_now
control.auipc
control.jal
control.jalr
control.lui
control.fence[1:0]
@200
-
@800200
-PCs
@22
control.pc[31:0]
control.pc_auipc[31:0]
control.pc_auipc_saved[31:0]
control.pc_branching[31:0]
control.pc_jal[31:0]
control.pc_jal_saved[31:0]
control.pc_jalr[31:0]
control.pc_plus4[31:0]
control.pc_reg[31:0]
@1000200
-PCs
@200
-
@c00200
-Instruction FIFO
@28
control.inst_fifo.flush
control.inst_fifo.push
control.inst_fifo.wr_en
@22
control.inst_fifo.wrptr[3:0]
control.inst_fifo.data_in[31:0]
@28
control.inst_fifo.full
control.inst_fifo.pull
@22
control.inst_fifo.data_out[31:0]
control.inst_fifo.rdptr[3:0]
@28
control.inst_fifo.empty
@200
-
@28
control.inst_fifo.fifo_ram.wr_en
control.inst_fifo.fifo_ram.addr_in[2:0]
@22
control.inst_fifo.fifo_ram.data_in[31:0]
@28
control.inst_fifo.fifo_ram.addr_out[2:0]
@22
control.inst_fifo.fifo_ram.data_out[31:0]
@1401200
-Instruction FIFO
@200
-
@800200
-Instruction
@22
control.opcode[6:0]
@28
control.funct3[2:0]
@22
control.funct7[6:0]
control.rs1[4:0]
control.rs2[4:0]
control.rd[4:0]
control.imm12[11:0]
control.imm20[19:0]
control.shamt[5:0]
control.succ[3:0]
control.pred[3:0]
control.zimm[4:0]
control.csr[11:0]
@23
control.sys[5:0]
@1000200
-Instruction
@200
-
@28
control.goto_branch
@22
control.pc[31:0]
control.pc_plus4[31:0]
control.pc_auipc[31:0]
control.pc_auipc_saved[31:0]
control.pc_branching[31:0]
control.pc_jal[31:0]
control.pc_jal_saved[31:0]
control.pc_jalr[31:0]
@200
-
@28
control.csr_en
control.csr_ready
@22
control.csr_instbus[86:0]
@1000200
-Control
@c00200
-ISA Registers
@22
isa_registers.x0[31:0]
isa_registers.x1[31:0]
isa_registers.x2[31:0]
isa_registers.x3[31:0]
isa_registers.x4[31:0]
isa_registers.x5[31:0]
isa_registers.x6[31:0]
isa_registers.x7[31:0]
isa_registers.x8[31:0]
isa_registers.x9[31:0]
isa_registers.x10[31:0]
isa_registers.x11[31:0]
isa_registers.x12[31:0]
isa_registers.x13[31:0]
isa_registers.x14[31:0]
isa_registers.x15[31:0]
isa_registers.x16[31:0]
isa_registers.x17[31:0]
isa_registers.x18[31:0]
isa_registers.x19[31:0]
isa_registers.x20[31:0]
isa_registers.x21[31:0]
isa_registers.x22[31:0]
isa_registers.x23[31:0]
isa_registers.x24[31:0]
isa_registers.x25[31:0]
isa_registers.x26[31:0]
isa_registers.x27[31:0]
isa_registers.x28[31:0]
isa_registers.x29[31:0]
isa_registers.x30[31:0]
isa_registers.x31[31:0]
@1401200
-ISA Registers
@c00200
-Memfy
@28
processing.memfy.memfy_en
@22
processing.memfy.memfy_instbus[86:0]
@28
processing.memfy.memfy_ready
@22
processing.memfy.opcode[6:0]
@28
processing.memfy.funct3[2:0]
@22
processing.memfy.funct7[6:0]
processing.memfy.rs1[4:0]
processing.memfy.rs2[4:0]
processing.memfy.rd[4:0]
@1401200
-Memfy
@c00200
-processing
@28
processing.proc_en
@22
processing.proc_instbus[86:0]
@28
processing.proc_ready
processing.alu_en
processing.alu_ready
processing.memfy_en
processing.memfy_ready
@200
-
@28
processing.alu_rd_wr
@22
processing.alu_rd_addr[4:0]
processing.alu_rd_strb[3:0]
processing.alu_rd_val[31:0]
@1401200
-processing
@c00200
-iCache
@28
dut.USE_ICACHE.icache.aclk
dut.USE_ICACHE.icache.aresetn
dut.USE_ICACHE.icache.srst
@200
-
@28
dut.USE_ICACHE.icache.flush_ack
dut.USE_ICACHE.icache.flush_req
@200
-
@28
dut.USE_ICACHE.icache.ctrl_arvalid
dut.USE_ICACHE.icache.ctrl_arready
@22
dut.USE_ICACHE.icache.ctrl_arid[7:0]
@28
dut.USE_ICACHE.icache.ctrl_arprot[2:0]
dut.USE_ICACHE.icache.ctrl_arready
dut.USE_ICACHE.icache.ctrl_rvalid
@22
dut.USE_ICACHE.icache.ctrl_rdata[31:0]
dut.USE_ICACHE.icache.ctrl_rid[7:0]
@28
dut.USE_ICACHE.icache.ctrl_rready
dut.USE_ICACHE.icache.ctrl_rresp[1:0]
@200
-
-
@28
dut.USE_ICACHE.icache.memctrl_arvalid
dut.USE_ICACHE.icache.memctrl_arready
@22
dut.USE_ICACHE.icache.memctrl_arid[7:0]
@28
dut.USE_ICACHE.icache.memctrl_arprot[2:0]
@200
-
-
@28
dut.USE_ICACHE.icache.aclk
@200
-
-
@28
dut.USE_ICACHE.icache.cache_wen
@22
dut.USE_ICACHE.icache.cache_wdata[127:0]
@28
dut.USE_ICACHE.icache.cache_ren
@22
dut.USE_ICACHE.icache.cache_rdata[31:0]
@28
dut.USE_ICACHE.icache.cache_hit
dut.USE_ICACHE.icache.cache_miss
@200
-
@28
dut.USE_ICACHE.icache.icache_arvalid
dut.USE_ICACHE.icache.icache_arready
@22
dut.USE_ICACHE.icache.icache_arlen[7:0]
@28
dut.USE_ICACHE.icache.icache_arburst[1:0]
@22
dut.USE_ICACHE.icache.icache_arcache[3:0]
dut.USE_ICACHE.icache.icache_arid[7:0]
@28
dut.USE_ICACHE.icache.icache_arlock[1:0]
dut.USE_ICACHE.icache.icache_arprot[2:0]
@22
dut.USE_ICACHE.icache.icache_arqos[3:0]
dut.USE_ICACHE.icache.icache_arregion[3:0]
@28
dut.USE_ICACHE.icache.icache_arsize[2:0]
@200
-
@22
dut.USE_ICACHE.icache.icache_rid[7:0]
@28
dut.USE_ICACHE.icache.icache_rresp[1:0]
@22
dut.USE_ICACHE.icache.icache_rdata[127:0]
@28
dut.USE_ICACHE.icache.icache_rvalid
dut.USE_ICACHE.icache.icache_rready
dut.USE_ICACHE.icache.icache_rlast
@1401200
-iCache
@c00200
-iCacheLines
@28
dut.USE_ICACHE.icache.cache_lines.aclk
dut.USE_ICACHE.icache.cache_lines.aresetn
dut.USE_ICACHE.icache.cache_lines.srst
@200
-
@28
dut.USE_ICACHE.icache.cache_lines.flush
dut.USE_ICACHE.icache.cache_lines.hit
dut.USE_ICACHE.icache.cache_lines.miss
@200
-
@28
dut.USE_ICACHE.icache.cache_lines.ren
dut.USE_ICACHE.icache.cache_lines.rset
@22
dut.USE_ICACHE.icache.cache_lines.rindex[8:0]
@28
dut.USE_ICACHE.icache.cache_lines.roffset[1:0]
@22
dut.USE_ICACHE.icache.cache_lines.rline[127:0]
dut.USE_ICACHE.icache.cache_lines.rdata[31:0]
@200
-
@28
dut.USE_ICACHE.icache.cache_lines.rset
@22
dut.USE_ICACHE.icache.cache_lines.rindex[8:0]
@28
dut.USE_ICACHE.icache.cache_lines.roffset[1:0]
@200
-
@28
dut.USE_ICACHE.icache.cache_lines.wen
@22
dut.USE_ICACHE.icache.cache_lines.windex[8:0]
dut.USE_ICACHE.icache.cache_lines.wdata[127:0]
@200
-
@1401200
-iCacheLines
@c00200
-axi4l instruction RAM
@28
inst_axi4l_ram.aresetn
@22
inst_axi4l_ram.arid[7:0]
inst_axi4l_ram.arid_s[7:0]
@28
inst_axi4l_ram.arprot[2:0]
inst_axi4l_ram.arready
inst_axi4l_ram.arvalid
inst_axi4l_ram.raddr_empty
inst_axi4l_ram.raddr_full
inst_axi4l_ram.rvalid
inst_axi4l_ram.raddr_pull
@22
inst_axi4l_ram.rid[7:0]
inst_axi4l_ram.rdata[127:0]
@28
inst_axi4l_ram.rready
inst_axi4l_ram.rresp[1:0]
@420
inst_axi4l_ram.random
inst_axi4l_ram.rcounter
@28
inst_axi4l_ram.raddr_empty
inst_axi4l_ram.raddr_full
inst_axi4l_ram.raddr_pull
@1401200
-axi4l instruction RAM
@200
-
@28
csrs.valid
csrs.ready
@22
csrs.opcode[6:0]
csrs.csr[11:0]
csrs.rd[4:0]
csrs.rs1[4:0]
csrs.zimm[4:0]
@200
-
@28
csrs.cfsm[1:0]
@200
-
@22
csrs.mcause[31:0]
csrs.mepc[31:0]
csrs.mhartid[31:0]
csrs.misa[31:0]
csrs.mscratch[31:0]
csrs.mstatus[31:0]
csrs.mtval[31:0]
csrs.mtvec[31:0]
[pattern_trace] 1
[pattern_trace] 0
