module blk_mem_gen_0(clka, wea, addra, dina, clkb, addrb, doutb)
;
  input clka;
  input [0:0]wea;
  input [18:0]addra;
  input [11:0]dina;
  input clkb;
  input [18:0]addrb;
  output [11:0]doutb;
endmodule