

================================================================
== Vivado HLS Report for 'kernel2'
================================================================
* Date:           Sat May  8 01:18:01 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        prj_kernel2
* Solution:       test
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.580 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4099|     4099| 40.990 us | 40.990 us |  4099|  4099|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop    |     4097|     4097|        18|          4|          1|  1021|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 4, D = 18, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 20 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 2 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([341 x i32]* %array_2), !map !7"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([341 x i32]* %array_1), !map !13"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([342 x i32]* %array_0), !map !19"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @kernel2_str) nounwind"   --->   Operation 24 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.06ns)   --->   "br label %1" [kernel2.cpp:6]   --->   Operation 25 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 3.38>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i_0 = phi i11 [ 3, %0 ], [ %i, %loop_end ]"   --->   Operation 26 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.32ns)   --->   "%icmp_ln6 = icmp eq i11 %i_0, -1024" [kernel2.cpp:6]   --->   Operation 27 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1021, i64 1021, i64 1021) nounwind"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln6, label %5, label %loop_begin" [kernel2.cpp:6]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln7 = trunc i11 %i_0 to i10" [kernel2.cpp:7]   --->   Operation 30 'trunc' 'trunc_ln7' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.41ns)   --->   "%add_ln7_1 = add i10 -2, %trunc_ln7" [kernel2.cpp:7]   --->   Operation 31 'add' 'add_ln7_1' <Predicate = (!icmp_ln6)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [14/14] (1.96ns)   --->   "%urem_ln7_1 = urem i10 %add_ln7_1, 3" [kernel2.cpp:7]   --->   Operation 32 'urem' 'urem_ln7_1' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.38>
ST_3 : Operation 33 [13/14] (1.96ns)   --->   "%urem_ln7_1 = urem i10 %add_ln7_1, 3" [kernel2.cpp:7]   --->   Operation 33 'urem' 'urem_ln7_1' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (1.41ns)   --->   "%add_ln7_2 = add i10 -3, %trunc_ln7" [kernel2.cpp:7]   --->   Operation 34 'add' 'add_ln7_2' <Predicate = (!icmp_ln6)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [14/14] (1.96ns)   --->   "%urem_ln7_2 = urem i10 %add_ln7_2, 3" [kernel2.cpp:7]   --->   Operation 35 'urem' 'urem_ln7_2' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.38>
ST_4 : Operation 36 [1/1] (1.41ns)   --->   "%add_ln7 = add i10 -1, %trunc_ln7" [kernel2.cpp:7]   --->   Operation 36 'add' 'add_ln7' <Predicate = (!icmp_ln6)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [14/14] (1.96ns)   --->   "%urem_ln7 = urem i10 %add_ln7, 3" [kernel2.cpp:7]   --->   Operation 37 'urem' 'urem_ln7' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [12/14] (1.96ns)   --->   "%urem_ln7_1 = urem i10 %add_ln7_1, 3" [kernel2.cpp:7]   --->   Operation 38 'urem' 'urem_ln7_1' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [13/14] (1.96ns)   --->   "%urem_ln7_2 = urem i10 %add_ln7_2, 3" [kernel2.cpp:7]   --->   Operation 39 'urem' 'urem_ln7_2' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.03>
ST_5 : Operation 40 [13/14] (1.96ns)   --->   "%urem_ln7 = urem i10 %add_ln7, 3" [kernel2.cpp:7]   --->   Operation 40 'urem' 'urem_ln7' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [11/14] (1.96ns)   --->   "%urem_ln7_1 = urem i10 %add_ln7_1, 3" [kernel2.cpp:7]   --->   Operation 41 'urem' 'urem_ln7_1' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [12/14] (1.96ns)   --->   "%urem_ln7_2 = urem i10 %add_ln7_2, 3" [kernel2.cpp:7]   --->   Operation 42 'urem' 'urem_ln7_2' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [15/15] (2.03ns)   --->   "%urem_ln7_3 = urem i11 %i_0, 3" [kernel2.cpp:7]   --->   Operation 43 'urem' 'urem_ln7_3' <Predicate = (!icmp_ln6)> <Delay = 2.03> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (1.42ns)   --->   "%i = add i11 %i_0, 1" [kernel2.cpp:6]   --->   Operation 44 'add' 'i' <Predicate = (!icmp_ln6)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.03>
ST_6 : Operation 45 [12/14] (1.96ns)   --->   "%urem_ln7 = urem i10 %add_ln7, 3" [kernel2.cpp:7]   --->   Operation 45 'urem' 'urem_ln7' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 46 [10/14] (1.96ns)   --->   "%urem_ln7_1 = urem i10 %add_ln7_1, 3" [kernel2.cpp:7]   --->   Operation 46 'urem' 'urem_ln7_1' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 47 [11/14] (1.96ns)   --->   "%urem_ln7_2 = urem i10 %add_ln7_2, 3" [kernel2.cpp:7]   --->   Operation 47 'urem' 'urem_ln7_2' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 48 [14/15] (2.03ns)   --->   "%urem_ln7_3 = urem i11 %i_0, 3" [kernel2.cpp:7]   --->   Operation 48 'urem' 'urem_ln7_3' <Predicate = true> <Delay = 2.03> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.03>
ST_7 : Operation 49 [11/14] (1.96ns)   --->   "%urem_ln7 = urem i10 %add_ln7, 3" [kernel2.cpp:7]   --->   Operation 49 'urem' 'urem_ln7' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 50 [9/14] (1.96ns)   --->   "%urem_ln7_1 = urem i10 %add_ln7_1, 3" [kernel2.cpp:7]   --->   Operation 50 'urem' 'urem_ln7_1' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 51 [10/14] (1.96ns)   --->   "%urem_ln7_2 = urem i10 %add_ln7_2, 3" [kernel2.cpp:7]   --->   Operation 51 'urem' 'urem_ln7_2' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 52 [13/15] (2.03ns)   --->   "%urem_ln7_3 = urem i11 %i_0, 3" [kernel2.cpp:7]   --->   Operation 52 'urem' 'urem_ln7_3' <Predicate = true> <Delay = 2.03> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.03>
ST_8 : Operation 53 [10/14] (1.96ns)   --->   "%urem_ln7 = urem i10 %add_ln7, 3" [kernel2.cpp:7]   --->   Operation 53 'urem' 'urem_ln7' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 54 [8/14] (1.96ns)   --->   "%urem_ln7_1 = urem i10 %add_ln7_1, 3" [kernel2.cpp:7]   --->   Operation 54 'urem' 'urem_ln7_1' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 55 [9/14] (1.96ns)   --->   "%urem_ln7_2 = urem i10 %add_ln7_2, 3" [kernel2.cpp:7]   --->   Operation 55 'urem' 'urem_ln7_2' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 56 [12/15] (2.03ns)   --->   "%urem_ln7_3 = urem i11 %i_0, 3" [kernel2.cpp:7]   --->   Operation 56 'urem' 'urem_ln7_3' <Predicate = true> <Delay = 2.03> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.03>
ST_9 : Operation 57 [9/14] (1.96ns)   --->   "%urem_ln7 = urem i10 %add_ln7, 3" [kernel2.cpp:7]   --->   Operation 57 'urem' 'urem_ln7' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 58 [7/14] (1.96ns)   --->   "%urem_ln7_1 = urem i10 %add_ln7_1, 3" [kernel2.cpp:7]   --->   Operation 58 'urem' 'urem_ln7_1' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 59 [8/14] (1.96ns)   --->   "%urem_ln7_2 = urem i10 %add_ln7_2, 3" [kernel2.cpp:7]   --->   Operation 59 'urem' 'urem_ln7_2' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 60 [11/15] (2.03ns)   --->   "%urem_ln7_3 = urem i11 %i_0, 3" [kernel2.cpp:7]   --->   Operation 60 'urem' 'urem_ln7_3' <Predicate = true> <Delay = 2.03> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.03>
ST_10 : Operation 61 [8/14] (1.96ns)   --->   "%urem_ln7 = urem i10 %add_ln7, 3" [kernel2.cpp:7]   --->   Operation 61 'urem' 'urem_ln7' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 62 [6/14] (1.96ns)   --->   "%urem_ln7_1 = urem i10 %add_ln7_1, 3" [kernel2.cpp:7]   --->   Operation 62 'urem' 'urem_ln7_1' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 63 [7/14] (1.96ns)   --->   "%urem_ln7_2 = urem i10 %add_ln7_2, 3" [kernel2.cpp:7]   --->   Operation 63 'urem' 'urem_ln7_2' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 64 [10/15] (2.03ns)   --->   "%urem_ln7_3 = urem i11 %i_0, 3" [kernel2.cpp:7]   --->   Operation 64 'urem' 'urem_ln7_3' <Predicate = true> <Delay = 2.03> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.03>
ST_11 : Operation 65 [7/14] (1.96ns)   --->   "%urem_ln7 = urem i10 %add_ln7, 3" [kernel2.cpp:7]   --->   Operation 65 'urem' 'urem_ln7' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 66 [5/14] (1.96ns)   --->   "%urem_ln7_1 = urem i10 %add_ln7_1, 3" [kernel2.cpp:7]   --->   Operation 66 'urem' 'urem_ln7_1' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 67 [6/14] (1.96ns)   --->   "%urem_ln7_2 = urem i10 %add_ln7_2, 3" [kernel2.cpp:7]   --->   Operation 67 'urem' 'urem_ln7_2' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 68 [9/15] (2.03ns)   --->   "%urem_ln7_3 = urem i11 %i_0, 3" [kernel2.cpp:7]   --->   Operation 68 'urem' 'urem_ln7_3' <Predicate = true> <Delay = 2.03> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.03>
ST_12 : Operation 69 [6/14] (1.96ns)   --->   "%urem_ln7 = urem i10 %add_ln7, 3" [kernel2.cpp:7]   --->   Operation 69 'urem' 'urem_ln7' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 70 [4/14] (1.96ns)   --->   "%urem_ln7_1 = urem i10 %add_ln7_1, 3" [kernel2.cpp:7]   --->   Operation 70 'urem' 'urem_ln7_1' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 71 [5/14] (1.96ns)   --->   "%urem_ln7_2 = urem i10 %add_ln7_2, 3" [kernel2.cpp:7]   --->   Operation 71 'urem' 'urem_ln7_2' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 72 [8/15] (2.03ns)   --->   "%urem_ln7_3 = urem i11 %i_0, 3" [kernel2.cpp:7]   --->   Operation 72 'urem' 'urem_ln7_3' <Predicate = true> <Delay = 2.03> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.03>
ST_13 : Operation 73 [5/14] (1.96ns)   --->   "%urem_ln7 = urem i10 %add_ln7, 3" [kernel2.cpp:7]   --->   Operation 73 'urem' 'urem_ln7' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 74 [3/14] (1.96ns)   --->   "%urem_ln7_1 = urem i10 %add_ln7_1, 3" [kernel2.cpp:7]   --->   Operation 74 'urem' 'urem_ln7_1' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 75 [4/14] (1.96ns)   --->   "%urem_ln7_2 = urem i10 %add_ln7_2, 3" [kernel2.cpp:7]   --->   Operation 75 'urem' 'urem_ln7_2' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 76 [7/15] (2.03ns)   --->   "%urem_ln7_3 = urem i11 %i_0, 3" [kernel2.cpp:7]   --->   Operation 76 'urem' 'urem_ln7_3' <Predicate = true> <Delay = 2.03> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.79>
ST_14 : Operation 77 [4/14] (1.96ns)   --->   "%urem_ln7 = urem i10 %add_ln7, 3" [kernel2.cpp:7]   --->   Operation 77 'urem' 'urem_ln7' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 78 [2/14] (1.96ns)   --->   "%urem_ln7_1 = urem i10 %add_ln7_1, 3" [kernel2.cpp:7]   --->   Operation 78 'urem' 'urem_ln7_1' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln7_5 = zext i10 %add_ln7_1 to i22" [kernel2.cpp:7]   --->   Operation 79 'zext' 'zext_ln7_5' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_14 : Operation 80 [1/1] (5.79ns) (root node of the DSP)   --->   "%mul_ln7_2 = mul i22 1366, %zext_ln7_5" [kernel2.cpp:7]   --->   Operation 80 'mul' 'mul_ln7_2' <Predicate = (!icmp_ln6)> <Delay = 5.79> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 81 [1/1] (0.00ns)   --->   "%udiv_ln7_1 = call i10 @_ssdm_op_PartSelect.i10.i22.i32.i32(i22 %mul_ln7_2, i32 12, i32 21)" [kernel2.cpp:7]   --->   Operation 81 'partselect' 'udiv_ln7_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_14 : Operation 82 [3/14] (1.96ns)   --->   "%urem_ln7_2 = urem i10 %add_ln7_2, 3" [kernel2.cpp:7]   --->   Operation 82 'urem' 'urem_ln7_2' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 83 [6/15] (2.03ns)   --->   "%urem_ln7_3 = urem i11 %i_0, 3" [kernel2.cpp:7]   --->   Operation 83 'urem' 'urem_ln7_3' <Predicate = true> <Delay = 2.03> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.79>
ST_15 : Operation 84 [3/14] (1.96ns)   --->   "%urem_ln7 = urem i10 %add_ln7, 3" [kernel2.cpp:7]   --->   Operation 84 'urem' 'urem_ln7' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 85 [1/14] (1.96ns)   --->   "%urem_ln7_1 = urem i10 %add_ln7_1, 3" [kernel2.cpp:7]   --->   Operation 85 'urem' 'urem_ln7_1' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln7_2 = trunc i10 %urem_ln7_1 to i3" [kernel2.cpp:7]   --->   Operation 86 'trunc' 'trunc_ln7_2' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_15 : Operation 87 [1/1] (0.86ns)   --->   "switch i3 %trunc_ln7_2, label %branch8 [
    i3 0, label %branch6
    i3 1, label %branch7
  ]" [kernel2.cpp:7]   --->   Operation 87 'switch' <Predicate = (!icmp_ln6)> <Delay = 0.86>
ST_15 : Operation 88 [2/14] (1.96ns)   --->   "%urem_ln7_2 = urem i10 %add_ln7_2, 3" [kernel2.cpp:7]   --->   Operation 88 'urem' 'urem_ln7_2' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln7_6 = zext i10 %add_ln7_2 to i22" [kernel2.cpp:7]   --->   Operation 89 'zext' 'zext_ln7_6' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_15 : Operation 90 [1/1] (5.79ns) (root node of the DSP)   --->   "%mul_ln7_3 = mul i22 1366, %zext_ln7_6" [kernel2.cpp:7]   --->   Operation 90 'mul' 'mul_ln7_3' <Predicate = (!icmp_ln6)> <Delay = 5.79> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 91 [1/1] (0.00ns)   --->   "%udiv_ln7_2 = call i10 @_ssdm_op_PartSelect.i10.i22.i32.i32(i22 %mul_ln7_3, i32 12, i32 21)" [kernel2.cpp:7]   --->   Operation 91 'partselect' 'udiv_ln7_2' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_15 : Operation 92 [5/15] (2.03ns)   --->   "%urem_ln7_3 = urem i11 %i_0, 3" [kernel2.cpp:7]   --->   Operation 92 'urem' 'urem_ln7_3' <Predicate = true> <Delay = 2.03> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.79>
ST_16 : Operation 93 [2/14] (1.96ns)   --->   "%urem_ln7 = urem i10 %add_ln7, 3" [kernel2.cpp:7]   --->   Operation 93 'urem' 'urem_ln7' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln7_4 = zext i10 %add_ln7 to i22" [kernel2.cpp:7]   --->   Operation 94 'zext' 'zext_ln7_4' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_16 : Operation 95 [1/1] (5.79ns) (root node of the DSP)   --->   "%mul_ln7_1 = mul i22 1366, %zext_ln7_4" [kernel2.cpp:7]   --->   Operation 95 'mul' 'mul_ln7_1' <Predicate = (!icmp_ln6)> <Delay = 5.79> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 96 [1/1] (0.00ns)   --->   "%udiv_ln7 = call i10 @_ssdm_op_PartSelect.i10.i22.i32.i32(i22 %mul_ln7_1, i32 12, i32 21)" [kernel2.cpp:7]   --->   Operation 96 'partselect' 'udiv_ln7' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_16 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln7_1 = zext i10 %udiv_ln7_1 to i64" [kernel2.cpp:7]   --->   Operation 97 'zext' 'zext_ln7_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_16 : Operation 98 [1/1] (0.00ns)   --->   "%array_0_addr_1 = getelementptr [342 x i32]* %array_0, i64 0, i64 %zext_ln7_1" [kernel2.cpp:7]   --->   Operation 98 'getelementptr' 'array_0_addr_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_16 : Operation 99 [1/1] (0.00ns)   --->   "%array_1_addr_1 = getelementptr [341 x i32]* %array_1, i64 0, i64 %zext_ln7_1" [kernel2.cpp:7]   --->   Operation 99 'getelementptr' 'array_1_addr_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_16 : Operation 100 [1/1] (0.00ns)   --->   "%array_2_addr_1 = getelementptr [341 x i32]* %array_2, i64 0, i64 %zext_ln7_1" [kernel2.cpp:7]   --->   Operation 100 'getelementptr' 'array_2_addr_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_16 : Operation 101 [2/2] (2.66ns)   --->   "%array_1_load_1 = load i32* %array_1_addr_1, align 4" [kernel2.cpp:7]   --->   Operation 101 'load' 'array_1_load_1' <Predicate = (!icmp_ln6 & trunc_ln7_2 == 1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 341> <RAM>
ST_16 : Operation 102 [2/2] (2.66ns)   --->   "%array_0_load_1 = load i32* %array_0_addr_1, align 4" [kernel2.cpp:7]   --->   Operation 102 'load' 'array_0_load_1' <Predicate = (!icmp_ln6 & trunc_ln7_2 == 0)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 341> <RAM>
ST_16 : Operation 103 [2/2] (2.66ns)   --->   "%array_2_load_1 = load i32* %array_2_addr_1, align 4" [kernel2.cpp:7]   --->   Operation 103 'load' 'array_2_load_1' <Predicate = (!icmp_ln6 & trunc_ln7_2 != 0 & trunc_ln7_2 != 1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 341> <RAM>
ST_16 : Operation 104 [1/14] (1.96ns)   --->   "%urem_ln7_2 = urem i10 %add_ln7_2, 3" [kernel2.cpp:7]   --->   Operation 104 'urem' 'urem_ln7_2' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln7_3 = trunc i10 %urem_ln7_2 to i3" [kernel2.cpp:7]   --->   Operation 105 'trunc' 'trunc_ln7_3' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_16 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln7_2 = zext i10 %udiv_ln7_2 to i64" [kernel2.cpp:7]   --->   Operation 106 'zext' 'zext_ln7_2' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_16 : Operation 107 [1/1] (0.00ns)   --->   "%array_0_addr_2 = getelementptr [342 x i32]* %array_0, i64 0, i64 %zext_ln7_2" [kernel2.cpp:7]   --->   Operation 107 'getelementptr' 'array_0_addr_2' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_16 : Operation 108 [1/1] (0.00ns)   --->   "%array_1_addr_2 = getelementptr [341 x i32]* %array_1, i64 0, i64 %zext_ln7_2" [kernel2.cpp:7]   --->   Operation 108 'getelementptr' 'array_1_addr_2' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_16 : Operation 109 [1/1] (0.00ns)   --->   "%array_2_addr_2 = getelementptr [341 x i32]* %array_2, i64 0, i64 %zext_ln7_2" [kernel2.cpp:7]   --->   Operation 109 'getelementptr' 'array_2_addr_2' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_16 : Operation 110 [1/1] (0.86ns)   --->   "switch i3 %trunc_ln7_3, label %branch5 [
    i3 0, label %branch3
    i3 1, label %branch4
  ]" [kernel2.cpp:7]   --->   Operation 110 'switch' <Predicate = (!icmp_ln6)> <Delay = 0.86>
ST_16 : Operation 111 [2/2] (2.66ns)   --->   "%array_1_load_2 = load i32* %array_1_addr_2, align 4" [kernel2.cpp:7]   --->   Operation 111 'load' 'array_1_load_2' <Predicate = (!icmp_ln6 & trunc_ln7_3 == 1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 341> <RAM>
ST_16 : Operation 112 [2/2] (2.66ns)   --->   "%array_0_load_2 = load i32* %array_0_addr_2, align 4" [kernel2.cpp:7]   --->   Operation 112 'load' 'array_0_load_2' <Predicate = (!icmp_ln6 & trunc_ln7_3 == 0)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 341> <RAM>
ST_16 : Operation 113 [2/2] (2.66ns)   --->   "%array_2_load_2 = load i32* %array_2_addr_2, align 4" [kernel2.cpp:7]   --->   Operation 113 'load' 'array_2_load_2' <Predicate = (!icmp_ln6 & trunc_ln7_3 != 0 & trunc_ln7_3 != 1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 341> <RAM>
ST_16 : Operation 114 [4/15] (2.03ns)   --->   "%urem_ln7_3 = urem i11 %i_0, 3" [kernel2.cpp:7]   --->   Operation 114 'urem' 'urem_ln7_3' <Predicate = true> <Delay = 2.03> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.79>
ST_17 : Operation 115 [1/14] (1.96ns)   --->   "%urem_ln7 = urem i10 %add_ln7, 3" [kernel2.cpp:7]   --->   Operation 115 'urem' 'urem_ln7' <Predicate = (!icmp_ln6)> <Delay = 1.96> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln7_1 = trunc i10 %urem_ln7 to i3" [kernel2.cpp:7]   --->   Operation 116 'trunc' 'trunc_ln7_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_17 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i10 %udiv_ln7 to i64" [kernel2.cpp:7]   --->   Operation 117 'zext' 'zext_ln7' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_17 : Operation 118 [1/1] (0.00ns)   --->   "%array_0_addr = getelementptr [342 x i32]* %array_0, i64 0, i64 %zext_ln7" [kernel2.cpp:7]   --->   Operation 118 'getelementptr' 'array_0_addr' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_17 : Operation 119 [1/1] (0.00ns)   --->   "%array_1_addr = getelementptr [341 x i32]* %array_1, i64 0, i64 %zext_ln7" [kernel2.cpp:7]   --->   Operation 119 'getelementptr' 'array_1_addr' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_17 : Operation 120 [1/1] (0.00ns)   --->   "%array_2_addr = getelementptr [341 x i32]* %array_2, i64 0, i64 %zext_ln7" [kernel2.cpp:7]   --->   Operation 120 'getelementptr' 'array_2_addr' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_17 : Operation 121 [1/1] (0.86ns)   --->   "switch i3 %trunc_ln7_1, label %branch11 [
    i3 0, label %branch9
    i3 1, label %branch10
  ]" [kernel2.cpp:7]   --->   Operation 121 'switch' <Predicate = (!icmp_ln6)> <Delay = 0.86>
ST_17 : Operation 122 [2/2] (2.66ns)   --->   "%array_1_load = load i32* %array_1_addr, align 4" [kernel2.cpp:7]   --->   Operation 122 'load' 'array_1_load' <Predicate = (!icmp_ln6 & trunc_ln7_1 == 1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 341> <RAM>
ST_17 : Operation 123 [2/2] (2.66ns)   --->   "%array_0_load = load i32* %array_0_addr, align 4" [kernel2.cpp:7]   --->   Operation 123 'load' 'array_0_load' <Predicate = (!icmp_ln6 & trunc_ln7_1 == 0)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 341> <RAM>
ST_17 : Operation 124 [2/2] (2.66ns)   --->   "%array_2_load = load i32* %array_2_addr, align 4" [kernel2.cpp:7]   --->   Operation 124 'load' 'array_2_load' <Predicate = (!icmp_ln6 & trunc_ln7_1 != 0 & trunc_ln7_1 != 1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 341> <RAM>
ST_17 : Operation 125 [1/2] (2.66ns)   --->   "%array_1_load_1 = load i32* %array_1_addr_1, align 4" [kernel2.cpp:7]   --->   Operation 125 'load' 'array_1_load_1' <Predicate = (!icmp_ln6 & trunc_ln7_2 == 1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 341> <RAM>
ST_17 : Operation 126 [1/1] (1.12ns)   --->   "br label %3" [kernel2.cpp:7]   --->   Operation 126 'br' <Predicate = (!icmp_ln6 & trunc_ln7_2 == 1)> <Delay = 1.12>
ST_17 : Operation 127 [1/2] (2.66ns)   --->   "%array_0_load_1 = load i32* %array_0_addr_1, align 4" [kernel2.cpp:7]   --->   Operation 127 'load' 'array_0_load_1' <Predicate = (!icmp_ln6 & trunc_ln7_2 == 0)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 341> <RAM>
ST_17 : Operation 128 [1/1] (1.12ns)   --->   "br label %3" [kernel2.cpp:7]   --->   Operation 128 'br' <Predicate = (!icmp_ln6 & trunc_ln7_2 == 0)> <Delay = 1.12>
ST_17 : Operation 129 [1/2] (2.66ns)   --->   "%array_2_load_1 = load i32* %array_2_addr_1, align 4" [kernel2.cpp:7]   --->   Operation 129 'load' 'array_2_load_1' <Predicate = (!icmp_ln6 & trunc_ln7_2 != 0 & trunc_ln7_2 != 1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 341> <RAM>
ST_17 : Operation 130 [1/1] (1.12ns)   --->   "br label %3" [kernel2.cpp:7]   --->   Operation 130 'br' <Predicate = (!icmp_ln6 & trunc_ln7_2 != 0 & trunc_ln7_2 != 1)> <Delay = 1.12>
ST_17 : Operation 131 [1/2] (2.66ns)   --->   "%array_1_load_2 = load i32* %array_1_addr_2, align 4" [kernel2.cpp:7]   --->   Operation 131 'load' 'array_1_load_2' <Predicate = (!icmp_ln6 & trunc_ln7_3 == 1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 341> <RAM>
ST_17 : Operation 132 [1/1] (1.12ns)   --->   "br label %4" [kernel2.cpp:7]   --->   Operation 132 'br' <Predicate = (!icmp_ln6 & trunc_ln7_3 == 1)> <Delay = 1.12>
ST_17 : Operation 133 [1/2] (2.66ns)   --->   "%array_0_load_2 = load i32* %array_0_addr_2, align 4" [kernel2.cpp:7]   --->   Operation 133 'load' 'array_0_load_2' <Predicate = (!icmp_ln6 & trunc_ln7_3 == 0)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 341> <RAM>
ST_17 : Operation 134 [1/1] (1.12ns)   --->   "br label %4" [kernel2.cpp:7]   --->   Operation 134 'br' <Predicate = (!icmp_ln6 & trunc_ln7_3 == 0)> <Delay = 1.12>
ST_17 : Operation 135 [1/2] (2.66ns)   --->   "%array_2_load_2 = load i32* %array_2_addr_2, align 4" [kernel2.cpp:7]   --->   Operation 135 'load' 'array_2_load_2' <Predicate = (!icmp_ln6 & trunc_ln7_3 != 0 & trunc_ln7_3 != 1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 341> <RAM>
ST_17 : Operation 136 [1/1] (1.12ns)   --->   "br label %4" [kernel2.cpp:7]   --->   Operation 136 'br' <Predicate = (!icmp_ln6 & trunc_ln7_3 != 0 & trunc_ln7_3 != 1)> <Delay = 1.12>
ST_17 : Operation 137 [3/15] (2.03ns)   --->   "%urem_ln7_3 = urem i11 %i_0, 3" [kernel2.cpp:7]   --->   Operation 137 'urem' 'urem_ln7_3' <Predicate = true> <Delay = 2.03> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln7_7 = zext i11 %i_0 to i24" [kernel2.cpp:7]   --->   Operation 138 'zext' 'zext_ln7_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 139 [1/1] (5.79ns) (root node of the DSP)   --->   "%mul_ln7_4 = mul i24 2731, %zext_ln7_7" [kernel2.cpp:7]   --->   Operation 139 'mul' 'mul_ln7_4' <Predicate = true> <Delay = 5.79> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 140 [1/1] (0.00ns)   --->   "%udiv_ln7_3 = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %mul_ln7_4, i32 13, i32 23)" [kernel2.cpp:7]   --->   Operation 140 'partselect' 'udiv_ln7_3' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 6.58>
ST_18 : Operation 141 [1/2] (2.66ns)   --->   "%array_1_load = load i32* %array_1_addr, align 4" [kernel2.cpp:7]   --->   Operation 141 'load' 'array_1_load' <Predicate = (!icmp_ln6 & trunc_ln7_1 == 1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 341> <RAM>
ST_18 : Operation 142 [1/1] (1.12ns)   --->   "br label %2" [kernel2.cpp:7]   --->   Operation 142 'br' <Predicate = (!icmp_ln6 & trunc_ln7_1 == 1)> <Delay = 1.12>
ST_18 : Operation 143 [1/2] (2.66ns)   --->   "%array_0_load = load i32* %array_0_addr, align 4" [kernel2.cpp:7]   --->   Operation 143 'load' 'array_0_load' <Predicate = (!icmp_ln6 & trunc_ln7_1 == 0)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 341> <RAM>
ST_18 : Operation 144 [1/1] (1.12ns)   --->   "br label %2" [kernel2.cpp:7]   --->   Operation 144 'br' <Predicate = (!icmp_ln6 & trunc_ln7_1 == 0)> <Delay = 1.12>
ST_18 : Operation 145 [1/2] (2.66ns)   --->   "%array_2_load = load i32* %array_2_addr, align 4" [kernel2.cpp:7]   --->   Operation 145 'load' 'array_2_load' <Predicate = (!icmp_ln6 & trunc_ln7_1 != 0 & trunc_ln7_1 != 1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 341> <RAM>
ST_18 : Operation 146 [1/1] (1.12ns)   --->   "br label %2" [kernel2.cpp:7]   --->   Operation 146 'br' <Predicate = (!icmp_ln6 & trunc_ln7_1 != 0 & trunc_ln7_1 != 1)> <Delay = 1.12>
ST_18 : Operation 147 [1/1] (0.00ns)   --->   "%phi_ln7_1 = phi i32 [ %array_0_load_1, %branch6 ], [ %array_1_load_1, %branch7 ], [ %array_2_load_1, %branch8 ]" [kernel2.cpp:7]   --->   Operation 147 'phi' 'phi_ln7_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_18 : Operation 148 [1/1] (0.00ns)   --->   "%phi_ln7_2 = phi i32 [ %array_0_load_2, %branch3 ], [ %array_1_load_2, %branch4 ], [ %array_2_load_2, %branch5 ]" [kernel2.cpp:7]   --->   Operation 148 'phi' 'phi_ln7_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 149 [1/1] (6.58ns)   --->   "%mul_ln7 = mul nsw i32 %phi_ln7_2, %phi_ln7_1" [kernel2.cpp:7]   --->   Operation 149 'mul' 'mul_ln7' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 150 [2/15] (2.03ns)   --->   "%urem_ln7_3 = urem i11 %i_0, 3" [kernel2.cpp:7]   --->   Operation 150 'urem' 'urem_ln7_3' <Predicate = true> <Delay = 2.03> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.44>
ST_19 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str2) nounwind" [kernel2.cpp:7]   --->   Operation 151 'specloopname' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_19 : Operation 152 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str2) nounwind" [kernel2.cpp:7]   --->   Operation 152 'specregionbegin' 'tmp' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_19 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [kernel2.cpp:7]   --->   Operation 153 'specpipeline' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_19 : Operation 154 [1/1] (0.00ns)   --->   "%phi_ln7 = phi i32 [ %array_0_load, %branch9 ], [ %array_1_load, %branch10 ], [ %array_2_load, %branch11 ]" [kernel2.cpp:7]   --->   Operation 154 'phi' 'phi_ln7' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_19 : Operation 155 [1/1] (1.78ns)   --->   "%add_ln7_3 = add nsw i32 %mul_ln7, %phi_ln7" [kernel2.cpp:7]   --->   Operation 155 'add' 'add_ln7_3' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 156 [1/15] (2.03ns)   --->   "%urem_ln7_3 = urem i11 %i_0, 3" [kernel2.cpp:7]   --->   Operation 156 'urem' 'urem_ln7_3' <Predicate = true> <Delay = 2.03> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln7_4 = trunc i11 %urem_ln7_3 to i3" [kernel2.cpp:7]   --->   Operation 157 'trunc' 'trunc_ln7_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln7_3 = zext i11 %udiv_ln7_3 to i64" [kernel2.cpp:7]   --->   Operation 158 'zext' 'zext_ln7_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 159 [1/1] (0.00ns)   --->   "%array_0_addr_3 = getelementptr [342 x i32]* %array_0, i64 0, i64 %zext_ln7_3" [kernel2.cpp:7]   --->   Operation 159 'getelementptr' 'array_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 160 [1/1] (0.00ns)   --->   "%array_1_addr_3 = getelementptr [341 x i32]* %array_1, i64 0, i64 %zext_ln7_3" [kernel2.cpp:7]   --->   Operation 160 'getelementptr' 'array_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 161 [1/1] (0.00ns)   --->   "%array_2_addr_3 = getelementptr [341 x i32]* %array_2, i64 0, i64 %zext_ln7_3" [kernel2.cpp:7]   --->   Operation 161 'getelementptr' 'array_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 162 [1/1] (0.86ns)   --->   "switch i3 %trunc_ln7_4, label %branch2 [
    i3 0, label %branch0
    i3 1, label %branch1
  ]" [kernel2.cpp:7]   --->   Operation 162 'switch' <Predicate = true> <Delay = 0.86>
ST_19 : Operation 163 [1/1] (2.66ns)   --->   "store i32 %add_ln7_3, i32* %array_1_addr_3, align 4" [kernel2.cpp:7]   --->   Operation 163 'store' <Predicate = (trunc_ln7_4 == 1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 341> <RAM>
ST_19 : Operation 164 [1/1] (0.00ns)   --->   "br label %loop_end" [kernel2.cpp:7]   --->   Operation 164 'br' <Predicate = (trunc_ln7_4 == 1)> <Delay = 0.00>
ST_19 : Operation 165 [1/1] (2.66ns)   --->   "store i32 %add_ln7_3, i32* %array_0_addr_3, align 4" [kernel2.cpp:7]   --->   Operation 165 'store' <Predicate = (trunc_ln7_4 == 0)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 341> <RAM>
ST_19 : Operation 166 [1/1] (0.00ns)   --->   "br label %loop_end" [kernel2.cpp:7]   --->   Operation 166 'br' <Predicate = (trunc_ln7_4 == 0)> <Delay = 0.00>
ST_19 : Operation 167 [1/1] (2.66ns)   --->   "store i32 %add_ln7_3, i32* %array_2_addr_3, align 4" [kernel2.cpp:7]   --->   Operation 167 'store' <Predicate = (trunc_ln7_4 != 0 & trunc_ln7_4 != 1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 341> <RAM>
ST_19 : Operation 168 [1/1] (0.00ns)   --->   "br label %loop_end" [kernel2.cpp:7]   --->   Operation 168 'br' <Predicate = (trunc_ln7_4 != 0 & trunc_ln7_4 != 1)> <Delay = 0.00>
ST_19 : Operation 169 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str2, i32 %tmp) nounwind" [kernel2.cpp:7]   --->   Operation 169 'specregionend' 'empty_6' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_19 : Operation 170 [1/1] (0.00ns)   --->   "br label %1" [kernel2.cpp:6]   --->   Operation 170 'br' <Predicate = (!icmp_ln6)> <Delay = 0.00>

State 20 <SV = 2> <Delay = 0.00>
ST_20 : Operation 171 [1/1] (0.00ns)   --->   "ret void" [kernel2.cpp:8]   --->   Operation 171 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.06ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', kernel2.cpp:6) [10]  (1.06 ns)

 <State 2>: 3.38ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', kernel2.cpp:6) [10]  (0 ns)
	'add' operation ('add_ln7_1', kernel2.cpp:7) [41]  (1.42 ns)
	'urem' operation ('urem_ln7_1', kernel2.cpp:7) [42]  (1.97 ns)

 <State 3>: 3.38ns
The critical path consists of the following:
	'add' operation ('add_ln7_2', kernel2.cpp:7) [63]  (1.42 ns)
	'urem' operation ('urem_ln7_2', kernel2.cpp:7) [64]  (1.97 ns)

 <State 4>: 3.38ns
The critical path consists of the following:
	'add' operation ('add_ln7', kernel2.cpp:7) [19]  (1.42 ns)
	'urem' operation ('urem_ln7', kernel2.cpp:7) [20]  (1.97 ns)

 <State 5>: 2.03ns
The critical path consists of the following:
	'urem' operation ('urem_ln7_3', kernel2.cpp:7) [87]  (2.03 ns)

 <State 6>: 2.03ns
The critical path consists of the following:
	'urem' operation ('urem_ln7_3', kernel2.cpp:7) [87]  (2.03 ns)

 <State 7>: 2.03ns
The critical path consists of the following:
	'urem' operation ('urem_ln7_3', kernel2.cpp:7) [87]  (2.03 ns)

 <State 8>: 2.03ns
The critical path consists of the following:
	'urem' operation ('urem_ln7_3', kernel2.cpp:7) [87]  (2.03 ns)

 <State 9>: 2.03ns
The critical path consists of the following:
	'urem' operation ('urem_ln7_3', kernel2.cpp:7) [87]  (2.03 ns)

 <State 10>: 2.03ns
The critical path consists of the following:
	'urem' operation ('urem_ln7_3', kernel2.cpp:7) [87]  (2.03 ns)

 <State 11>: 2.03ns
The critical path consists of the following:
	'urem' operation ('urem_ln7_3', kernel2.cpp:7) [87]  (2.03 ns)

 <State 12>: 2.03ns
The critical path consists of the following:
	'urem' operation ('urem_ln7_3', kernel2.cpp:7) [87]  (2.03 ns)

 <State 13>: 2.03ns
The critical path consists of the following:
	'urem' operation ('urem_ln7_3', kernel2.cpp:7) [87]  (2.03 ns)

 <State 14>: 5.79ns
The critical path consists of the following:
	'mul' operation of DSP[45] ('mul_ln7_2', kernel2.cpp:7) [45]  (5.79 ns)

 <State 15>: 5.79ns
The critical path consists of the following:
	'mul' operation of DSP[67] ('mul_ln7_3', kernel2.cpp:7) [67]  (5.79 ns)

 <State 16>: 5.79ns
The critical path consists of the following:
	'mul' operation of DSP[23] ('mul_ln7_1', kernel2.cpp:7) [23]  (5.79 ns)

 <State 17>: 5.79ns
The critical path consists of the following:
	'mul' operation of DSP[90] ('mul_ln7_4', kernel2.cpp:7) [90]  (5.79 ns)

 <State 18>: 6.58ns
The critical path consists of the following:
	'phi' operation ('phi_ln7_1', kernel2.cpp:7) with incoming values : ('array_1_load_1', kernel2.cpp:7) ('array_0_load_1', kernel2.cpp:7) ('array_2_load_1', kernel2.cpp:7) [62]  (0 ns)
	'mul' operation ('mul_ln7', kernel2.cpp:7) [85]  (6.58 ns)

 <State 19>: 4.45ns
The critical path consists of the following:
	'phi' operation ('phi_ln7', kernel2.cpp:7) with incoming values : ('array_1_load', kernel2.cpp:7) ('array_0_load', kernel2.cpp:7) ('array_2_load', kernel2.cpp:7) [40]  (0 ns)
	'add' operation ('add_ln7_3', kernel2.cpp:7) [86]  (1.78 ns)
	'store' operation ('store_ln7', kernel2.cpp:7) of variable 'add_ln7_3', kernel2.cpp:7 on array 'array_0' [101]  (2.66 ns)

 <State 20>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
