==28063== Cachegrind, a cache and branch-prediction profiler
==28063== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==28063== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==28063== Command: ./mser .
==28063== 
--28063-- warning: L3 cache found, using its data for the LL simulation.
--28063-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--28063-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
FIFO cache replacement will be used
==28063== 
==28063== Process terminating with default action of signal 15 (SIGTERM)
==28063==    at 0x10D2C3: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28063==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28063== 
==28063== I   refs:      1,890,149,001
==28063== I1  misses:            1,482
==28063== LLi misses:            1,203
==28063== I1  miss rate:          0.00%
==28063== LLi miss rate:          0.00%
==28063== 
==28063== D   refs:        784,812,628  (531,305,577 rd   + 253,507,051 wr)
==28063== D1  misses:       30,002,103  ( 28,400,325 rd   +   1,601,778 wr)
==28063== LLd misses:        1,150,360  (     86,775 rd   +   1,063,585 wr)
==28063== D1  miss rate:           3.8% (        5.3%     +         0.6%  )
==28063== LLd miss rate:           0.1% (        0.0%     +         0.4%  )
==28063== 
==28063== LL refs:          30,003,585  ( 28,401,807 rd   +   1,601,778 wr)
==28063== LL misses:         1,151,563  (     87,978 rd   +   1,063,585 wr)
==28063== LL miss rate:            0.0% (        0.0%     +         0.4%  )
