$date
	Fri Jul 30 14:47:11 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! Y $end
$var reg 6 " X [5:0] $end
$scope module inst0 $end
$var wire 6 # x [5:0] $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100000 #
b100000 "
0!
$end
#1
b100001 "
b100001 #
#2
b100010 "
b100010 #
#3
b100011 "
b100011 #
#4
b100100 "
b100100 #
#5
b100101 "
b100101 #
#6
b100110 "
b100110 #
#7
b100111 "
b100111 #
#8
b101000 "
b101000 #
#9
b101001 "
b101001 #
#10
b101010 "
b101010 #
#11
b101011 "
b101011 #
#12
b101100 "
b101100 #
#13
b101101 "
b101101 #
#14
b101110 "
b101110 #
#15
b101111 "
b101111 #
#16
b110000 "
b110000 #
#17
b110001 "
b110001 #
#18
b110010 "
b110010 #
#19
b110011 "
b110011 #
#20
b110100 "
b110100 #
#21
b110101 "
b110101 #
#22
b110110 "
b110110 #
#23
b110111 "
b110111 #
#24
b111000 "
b111000 #
#25
b111001 "
b111001 #
#26
b111010 "
b111010 #
#27
b111011 "
b111011 #
#28
b111100 "
b111100 #
#29
b111101 "
b111101 #
#30
b111110 "
b111110 #
#31
b111111 "
b111111 #
#32
b0 "
b0 #
#33
1!
b1 "
b1 #
#34
b10 "
b10 #
#35
b11 "
b11 #
#36
b100 "
b100 #
#37
b101 "
b101 #
#38
b110 "
b110 #
#39
b111 "
b111 #
#40
b1000 "
b1000 #
#41
b1001 "
b1001 #
#42
b1010 "
b1010 #
#43
b1011 "
b1011 #
#44
b1100 "
b1100 #
#45
b1101 "
b1101 #
#46
b1110 "
b1110 #
#47
b1111 "
b1111 #
#48
b10000 "
b10000 #
#49
b10001 "
b10001 #
#50
b10010 "
b10010 #
#51
b10011 "
b10011 #
#52
b10100 "
b10100 #
#53
b10101 "
b10101 #
#54
b10110 "
b10110 #
#55
b10111 "
b10111 #
#56
b11000 "
b11000 #
#57
b11001 "
b11001 #
#58
b11010 "
b11010 #
#59
b11011 "
b11011 #
#60
b11100 "
b11100 #
#61
b11101 "
b11101 #
#62
b11110 "
b11110 #
#63
b11111 "
b11111 #
#64
0!
b100000 "
b100000 #
