
// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Dec 21 2022 13:06:33 CET (Dec 21 2022 12:06:33 UTC)

// Verification Directory fv/shiftregister_11bit 

module shiftregister_11bit(clk, edge15k, data_in, reset, data_out);
  input clk, edge15k, data_in, reset;
  output [10:0] data_out;
  wire clk, edge15k, data_in, reset;
  wire [10:0] data_out;
  wire \data_out[0]_79 , \data_out[1]_80 , \data_out[2]_81 ,
       \data_out[3]_82 , \data_out[4]_83 , \data_out[5]_84 ,
       \data_out[6]_85 , \data_out[7]_86 ;
  wire \data_out[8]_87 , \data_out[9]_88 , \data_out[10]_89 , n_0, n_7,
       n_13, n_19, n_25;
  wire n_31, n_37, n_43, n_49, n_55, n_61;
  EDFKCNQD1BWP7T \data_out_reg[10] (.CP (clk), .CN (n_0), .D
       (\data_out[9]_88 ), .E (edge15k), .Q (\data_out[10]_89 ));
  INVD1BWP7T g38(.I (reset), .ZN (n_0));
  INVD4BWP7T drc_bufs50(.I (n_7), .ZN (data_out[0]));
  INVD4BWP7T drc_bufs56(.I (n_13), .ZN (data_out[1]));
  INVD4BWP7T drc_bufs62(.I (n_19), .ZN (data_out[9]));
  INVD4BWP7T drc_bufs68(.I (n_25), .ZN (data_out[8]));
  INVD4BWP7T drc_bufs74(.I (n_31), .ZN (data_out[3]));
  INVD4BWP7T drc_bufs80(.I (n_37), .ZN (data_out[6]));
  INVD4BWP7T drc_bufs86(.I (n_43), .ZN (data_out[5]));
  INVD4BWP7T drc_bufs92(.I (n_49), .ZN (data_out[4]));
  INVD4BWP7T drc_bufs98(.I (n_55), .ZN (data_out[7]));
  INVD4BWP7T drc_bufs104(.I (n_61), .ZN (data_out[2]));
  BUFFD4BWP7T drc_bufs109(.I (\data_out[10]_89 ), .Z (data_out[10]));
  EDFKCND0BWP7T \data_out_reg[0] (.CP (clk), .CN (n_0), .D (data_in),
       .E (edge15k), .Q (\data_out[0]_79 ), .QN (n_7));
  EDFKCND0BWP7T \data_out_reg[1] (.CP (clk), .CN (n_0), .D
       (\data_out[0]_79 ), .E (edge15k), .Q (\data_out[1]_80 ), .QN
       (n_13));
  EDFKCND0BWP7T \data_out_reg[9] (.CP (clk), .CN (n_0), .D
       (\data_out[8]_87 ), .E (edge15k), .Q (\data_out[9]_88 ), .QN
       (n_19));
  EDFKCND0BWP7T \data_out_reg[8] (.CP (clk), .CN (n_0), .D
       (\data_out[7]_86 ), .E (edge15k), .Q (\data_out[8]_87 ), .QN
       (n_25));
  EDFKCND0BWP7T \data_out_reg[3] (.CP (clk), .CN (n_0), .D
       (\data_out[2]_81 ), .E (edge15k), .Q (\data_out[3]_82 ), .QN
       (n_31));
  EDFKCND0BWP7T \data_out_reg[6] (.CP (clk), .CN (n_0), .D
       (\data_out[5]_84 ), .E (edge15k), .Q (\data_out[6]_85 ), .QN
       (n_37));
  EDFKCND0BWP7T \data_out_reg[5] (.CP (clk), .CN (n_0), .D
       (\data_out[4]_83 ), .E (edge15k), .Q (\data_out[5]_84 ), .QN
       (n_43));
  EDFKCND0BWP7T \data_out_reg[4] (.CP (clk), .CN (n_0), .D
       (\data_out[3]_82 ), .E (edge15k), .Q (\data_out[4]_83 ), .QN
       (n_49));
  EDFKCND0BWP7T \data_out_reg[7] (.CP (clk), .CN (n_0), .D
       (\data_out[6]_85 ), .E (edge15k), .Q (\data_out[7]_86 ), .QN
       (n_55));
  EDFKCND0BWP7T \data_out_reg[2] (.CP (clk), .CN (n_0), .D
       (\data_out[1]_80 ), .E (edge15k), .Q (\data_out[2]_81 ), .QN
       (n_61));
endmodule

