{
  "module_name": "pinctrl-imx1.c",
  "hash_id": "eb5a9026aac3271b7987898664ccfb605067c653f7194de0dca7fa2c56f07ac0",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/freescale/pinctrl-imx1.c",
  "human_readable_source": "\n\n\n\n\n\n#include <linux/init.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n#include <linux/pinctrl/pinctrl.h>\n\n#include \"pinctrl-imx1.h\"\n\n#define PAD_ID(port, pin)\t((port) * 32 + (pin))\n#define PA\t0\n#define PB\t1\n#define PC\t2\n#define PD\t3\n\nenum imx1_pads {\n\tMX1_PAD_A24\t\t= PAD_ID(PA, 0),\n\tMX1_PAD_TIN\t\t= PAD_ID(PA, 1),\n\tMX1_PAD_PWMO\t\t= PAD_ID(PA, 2),\n\tMX1_PAD_CSI_MCLK\t= PAD_ID(PA, 3),\n\tMX1_PAD_CSI_D0\t\t= PAD_ID(PA, 4),\n\tMX1_PAD_CSI_D1\t\t= PAD_ID(PA, 5),\n\tMX1_PAD_CSI_D2\t\t= PAD_ID(PA, 6),\n\tMX1_PAD_CSI_D3\t\t= PAD_ID(PA, 7),\n\tMX1_PAD_CSI_D4\t\t= PAD_ID(PA, 8),\n\tMX1_PAD_CSI_D5\t\t= PAD_ID(PA, 9),\n\tMX1_PAD_CSI_D6\t\t= PAD_ID(PA, 10),\n\tMX1_PAD_CSI_D7\t\t= PAD_ID(PA, 11),\n\tMX1_PAD_CSI_VSYNC\t= PAD_ID(PA, 12),\n\tMX1_PAD_CSI_HSYNC\t= PAD_ID(PA, 13),\n\tMX1_PAD_CSI_PIXCLK\t= PAD_ID(PA, 14),\n\tMX1_PAD_I2C_SDA\t\t= PAD_ID(PA, 15),\n\tMX1_PAD_I2C_SCL\t\t= PAD_ID(PA, 16),\n\tMX1_PAD_DTACK\t\t= PAD_ID(PA, 17),\n\tMX1_PAD_BCLK\t\t= PAD_ID(PA, 18),\n\tMX1_PAD_LBA\t\t= PAD_ID(PA, 19),\n\tMX1_PAD_ECB\t\t= PAD_ID(PA, 20),\n\tMX1_PAD_A0\t\t= PAD_ID(PA, 21),\n\tMX1_PAD_CS4\t\t= PAD_ID(PA, 22),\n\tMX1_PAD_CS5\t\t= PAD_ID(PA, 23),\n\tMX1_PAD_A16\t\t= PAD_ID(PA, 24),\n\tMX1_PAD_A17\t\t= PAD_ID(PA, 25),\n\tMX1_PAD_A18\t\t= PAD_ID(PA, 26),\n\tMX1_PAD_A19\t\t= PAD_ID(PA, 27),\n\tMX1_PAD_A20\t\t= PAD_ID(PA, 28),\n\tMX1_PAD_A21\t\t= PAD_ID(PA, 29),\n\tMX1_PAD_A22\t\t= PAD_ID(PA, 30),\n\tMX1_PAD_A23\t\t= PAD_ID(PA, 31),\n\tMX1_PAD_SD_DAT0\t\t= PAD_ID(PB, 8),\n\tMX1_PAD_SD_DAT1\t\t= PAD_ID(PB, 9),\n\tMX1_PAD_SD_DAT2\t\t= PAD_ID(PB, 10),\n\tMX1_PAD_SD_DAT3\t\t= PAD_ID(PB, 11),\n\tMX1_PAD_SD_SCLK\t\t= PAD_ID(PB, 12),\n\tMX1_PAD_SD_CMD\t\t= PAD_ID(PB, 13),\n\tMX1_PAD_SIM_SVEN\t= PAD_ID(PB, 14),\n\tMX1_PAD_SIM_PD\t\t= PAD_ID(PB, 15),\n\tMX1_PAD_SIM_TX\t\t= PAD_ID(PB, 16),\n\tMX1_PAD_SIM_RX\t\t= PAD_ID(PB, 17),\n\tMX1_PAD_SIM_RST\t\t= PAD_ID(PB, 18),\n\tMX1_PAD_SIM_CLK\t\t= PAD_ID(PB, 19),\n\tMX1_PAD_USBD_AFE\t= PAD_ID(PB, 20),\n\tMX1_PAD_USBD_OE\t\t= PAD_ID(PB, 21),\n\tMX1_PAD_USBD_RCV\t= PAD_ID(PB, 22),\n\tMX1_PAD_USBD_SUSPND\t= PAD_ID(PB, 23),\n\tMX1_PAD_USBD_VP\t\t= PAD_ID(PB, 24),\n\tMX1_PAD_USBD_VM\t\t= PAD_ID(PB, 25),\n\tMX1_PAD_USBD_VPO\t= PAD_ID(PB, 26),\n\tMX1_PAD_USBD_VMO\t= PAD_ID(PB, 27),\n\tMX1_PAD_UART2_CTS\t= PAD_ID(PB, 28),\n\tMX1_PAD_UART2_RTS\t= PAD_ID(PB, 29),\n\tMX1_PAD_UART2_TXD\t= PAD_ID(PB, 30),\n\tMX1_PAD_UART2_RXD\t= PAD_ID(PB, 31),\n\tMX1_PAD_SSI_RXFS\t= PAD_ID(PC, 3),\n\tMX1_PAD_SSI_RXCLK\t= PAD_ID(PC, 4),\n\tMX1_PAD_SSI_RXDAT\t= PAD_ID(PC, 5),\n\tMX1_PAD_SSI_TXDAT\t= PAD_ID(PC, 6),\n\tMX1_PAD_SSI_TXFS\t= PAD_ID(PC, 7),\n\tMX1_PAD_SSI_TXCLK\t= PAD_ID(PC, 8),\n\tMX1_PAD_UART1_CTS\t= PAD_ID(PC, 9),\n\tMX1_PAD_UART1_RTS\t= PAD_ID(PC, 10),\n\tMX1_PAD_UART1_TXD\t= PAD_ID(PC, 11),\n\tMX1_PAD_UART1_RXD\t= PAD_ID(PC, 12),\n\tMX1_PAD_SPI1_RDY\t= PAD_ID(PC, 13),\n\tMX1_PAD_SPI1_SCLK\t= PAD_ID(PC, 14),\n\tMX1_PAD_SPI1_SS\t\t= PAD_ID(PC, 15),\n\tMX1_PAD_SPI1_MISO\t= PAD_ID(PC, 16),\n\tMX1_PAD_SPI1_MOSI\t= PAD_ID(PC, 17),\n\tMX1_PAD_BT13\t\t= PAD_ID(PC, 19),\n\tMX1_PAD_BT12\t\t= PAD_ID(PC, 20),\n\tMX1_PAD_BT11\t\t= PAD_ID(PC, 21),\n\tMX1_PAD_BT10\t\t= PAD_ID(PC, 22),\n\tMX1_PAD_BT9\t\t= PAD_ID(PC, 23),\n\tMX1_PAD_BT8\t\t= PAD_ID(PC, 24),\n\tMX1_PAD_BT7\t\t= PAD_ID(PC, 25),\n\tMX1_PAD_BT6\t\t= PAD_ID(PC, 26),\n\tMX1_PAD_BT5\t\t= PAD_ID(PC, 27),\n\tMX1_PAD_BT4\t\t= PAD_ID(PC, 28),\n\tMX1_PAD_BT3\t\t= PAD_ID(PC, 29),\n\tMX1_PAD_BT2\t\t= PAD_ID(PC, 30),\n\tMX1_PAD_BT1\t\t= PAD_ID(PC, 31),\n\tMX1_PAD_LSCLK\t\t= PAD_ID(PD, 6),\n\tMX1_PAD_REV\t\t= PAD_ID(PD, 7),\n\tMX1_PAD_CLS\t\t= PAD_ID(PD, 8),\n\tMX1_PAD_PS\t\t= PAD_ID(PD, 9),\n\tMX1_PAD_SPL_SPR\t\t= PAD_ID(PD, 10),\n\tMX1_PAD_CONTRAST\t= PAD_ID(PD, 11),\n\tMX1_PAD_ACD_OE\t\t= PAD_ID(PD, 12),\n\tMX1_PAD_LP_HSYNC\t= PAD_ID(PD, 13),\n\tMX1_PAD_FLM_VSYNC\t= PAD_ID(PD, 14),\n\tMX1_PAD_LD0\t\t= PAD_ID(PD, 15),\n\tMX1_PAD_LD1\t\t= PAD_ID(PD, 16),\n\tMX1_PAD_LD2\t\t= PAD_ID(PD, 17),\n\tMX1_PAD_LD3\t\t= PAD_ID(PD, 18),\n\tMX1_PAD_LD4\t\t= PAD_ID(PD, 19),\n\tMX1_PAD_LD5\t\t= PAD_ID(PD, 20),\n\tMX1_PAD_LD6\t\t= PAD_ID(PD, 21),\n\tMX1_PAD_LD7\t\t= PAD_ID(PD, 22),\n\tMX1_PAD_LD8\t\t= PAD_ID(PD, 23),\n\tMX1_PAD_LD9\t\t= PAD_ID(PD, 24),\n\tMX1_PAD_LD10\t\t= PAD_ID(PD, 25),\n\tMX1_PAD_LD11\t\t= PAD_ID(PD, 26),\n\tMX1_PAD_LD12\t\t= PAD_ID(PD, 27),\n\tMX1_PAD_LD13\t\t= PAD_ID(PD, 28),\n\tMX1_PAD_LD14\t\t= PAD_ID(PD, 29),\n\tMX1_PAD_LD15\t\t= PAD_ID(PD, 30),\n\tMX1_PAD_TMR2OUT\t\t= PAD_ID(PD, 31),\n};\n\n \nstatic const struct pinctrl_pin_desc imx1_pinctrl_pads[] = {\n\tIMX_PINCTRL_PIN(MX1_PAD_A24),\n\tIMX_PINCTRL_PIN(MX1_PAD_TIN),\n\tIMX_PINCTRL_PIN(MX1_PAD_PWMO),\n\tIMX_PINCTRL_PIN(MX1_PAD_CSI_MCLK),\n\tIMX_PINCTRL_PIN(MX1_PAD_CSI_D0),\n\tIMX_PINCTRL_PIN(MX1_PAD_CSI_D1),\n\tIMX_PINCTRL_PIN(MX1_PAD_CSI_D2),\n\tIMX_PINCTRL_PIN(MX1_PAD_CSI_D3),\n\tIMX_PINCTRL_PIN(MX1_PAD_CSI_D4),\n\tIMX_PINCTRL_PIN(MX1_PAD_CSI_D5),\n\tIMX_PINCTRL_PIN(MX1_PAD_CSI_D6),\n\tIMX_PINCTRL_PIN(MX1_PAD_CSI_D7),\n\tIMX_PINCTRL_PIN(MX1_PAD_CSI_VSYNC),\n\tIMX_PINCTRL_PIN(MX1_PAD_CSI_HSYNC),\n\tIMX_PINCTRL_PIN(MX1_PAD_CSI_PIXCLK),\n\tIMX_PINCTRL_PIN(MX1_PAD_I2C_SDA),\n\tIMX_PINCTRL_PIN(MX1_PAD_I2C_SCL),\n\tIMX_PINCTRL_PIN(MX1_PAD_DTACK),\n\tIMX_PINCTRL_PIN(MX1_PAD_BCLK),\n\tIMX_PINCTRL_PIN(MX1_PAD_LBA),\n\tIMX_PINCTRL_PIN(MX1_PAD_ECB),\n\tIMX_PINCTRL_PIN(MX1_PAD_A0),\n\tIMX_PINCTRL_PIN(MX1_PAD_CS4),\n\tIMX_PINCTRL_PIN(MX1_PAD_CS5),\n\tIMX_PINCTRL_PIN(MX1_PAD_A16),\n\tIMX_PINCTRL_PIN(MX1_PAD_A17),\n\tIMX_PINCTRL_PIN(MX1_PAD_A18),\n\tIMX_PINCTRL_PIN(MX1_PAD_A19),\n\tIMX_PINCTRL_PIN(MX1_PAD_A20),\n\tIMX_PINCTRL_PIN(MX1_PAD_A21),\n\tIMX_PINCTRL_PIN(MX1_PAD_A22),\n\tIMX_PINCTRL_PIN(MX1_PAD_A23),\n\tIMX_PINCTRL_PIN(MX1_PAD_SD_DAT0),\n\tIMX_PINCTRL_PIN(MX1_PAD_SD_DAT1),\n\tIMX_PINCTRL_PIN(MX1_PAD_SD_DAT2),\n\tIMX_PINCTRL_PIN(MX1_PAD_SD_DAT3),\n\tIMX_PINCTRL_PIN(MX1_PAD_SD_SCLK),\n\tIMX_PINCTRL_PIN(MX1_PAD_SD_CMD),\n\tIMX_PINCTRL_PIN(MX1_PAD_SIM_SVEN),\n\tIMX_PINCTRL_PIN(MX1_PAD_SIM_PD),\n\tIMX_PINCTRL_PIN(MX1_PAD_SIM_TX),\n\tIMX_PINCTRL_PIN(MX1_PAD_SIM_RX),\n\tIMX_PINCTRL_PIN(MX1_PAD_SIM_CLK),\n\tIMX_PINCTRL_PIN(MX1_PAD_USBD_AFE),\n\tIMX_PINCTRL_PIN(MX1_PAD_USBD_OE),\n\tIMX_PINCTRL_PIN(MX1_PAD_USBD_RCV),\n\tIMX_PINCTRL_PIN(MX1_PAD_USBD_SUSPND),\n\tIMX_PINCTRL_PIN(MX1_PAD_USBD_VP),\n\tIMX_PINCTRL_PIN(MX1_PAD_USBD_VM),\n\tIMX_PINCTRL_PIN(MX1_PAD_USBD_VPO),\n\tIMX_PINCTRL_PIN(MX1_PAD_USBD_VMO),\n\tIMX_PINCTRL_PIN(MX1_PAD_UART2_CTS),\n\tIMX_PINCTRL_PIN(MX1_PAD_UART2_RTS),\n\tIMX_PINCTRL_PIN(MX1_PAD_UART2_TXD),\n\tIMX_PINCTRL_PIN(MX1_PAD_UART2_RXD),\n\tIMX_PINCTRL_PIN(MX1_PAD_SSI_RXFS),\n\tIMX_PINCTRL_PIN(MX1_PAD_SSI_RXCLK),\n\tIMX_PINCTRL_PIN(MX1_PAD_SSI_RXDAT),\n\tIMX_PINCTRL_PIN(MX1_PAD_SSI_TXDAT),\n\tIMX_PINCTRL_PIN(MX1_PAD_SSI_TXFS),\n\tIMX_PINCTRL_PIN(MX1_PAD_SSI_TXCLK),\n\tIMX_PINCTRL_PIN(MX1_PAD_UART1_CTS),\n\tIMX_PINCTRL_PIN(MX1_PAD_UART1_RTS),\n\tIMX_PINCTRL_PIN(MX1_PAD_UART1_TXD),\n\tIMX_PINCTRL_PIN(MX1_PAD_UART1_RXD),\n\tIMX_PINCTRL_PIN(MX1_PAD_SPI1_RDY),\n\tIMX_PINCTRL_PIN(MX1_PAD_SPI1_SCLK),\n\tIMX_PINCTRL_PIN(MX1_PAD_SPI1_SS),\n\tIMX_PINCTRL_PIN(MX1_PAD_SPI1_MISO),\n\tIMX_PINCTRL_PIN(MX1_PAD_SPI1_MOSI),\n\tIMX_PINCTRL_PIN(MX1_PAD_BT13),\n\tIMX_PINCTRL_PIN(MX1_PAD_BT12),\n\tIMX_PINCTRL_PIN(MX1_PAD_BT11),\n\tIMX_PINCTRL_PIN(MX1_PAD_BT10),\n\tIMX_PINCTRL_PIN(MX1_PAD_BT9),\n\tIMX_PINCTRL_PIN(MX1_PAD_BT8),\n\tIMX_PINCTRL_PIN(MX1_PAD_BT7),\n\tIMX_PINCTRL_PIN(MX1_PAD_BT6),\n\tIMX_PINCTRL_PIN(MX1_PAD_BT5),\n\tIMX_PINCTRL_PIN(MX1_PAD_BT4),\n\tIMX_PINCTRL_PIN(MX1_PAD_BT3),\n\tIMX_PINCTRL_PIN(MX1_PAD_BT2),\n\tIMX_PINCTRL_PIN(MX1_PAD_BT1),\n\tIMX_PINCTRL_PIN(MX1_PAD_LSCLK),\n\tIMX_PINCTRL_PIN(MX1_PAD_REV),\n\tIMX_PINCTRL_PIN(MX1_PAD_CLS),\n\tIMX_PINCTRL_PIN(MX1_PAD_PS),\n\tIMX_PINCTRL_PIN(MX1_PAD_SPL_SPR),\n\tIMX_PINCTRL_PIN(MX1_PAD_CONTRAST),\n\tIMX_PINCTRL_PIN(MX1_PAD_ACD_OE),\n\tIMX_PINCTRL_PIN(MX1_PAD_LP_HSYNC),\n\tIMX_PINCTRL_PIN(MX1_PAD_FLM_VSYNC),\n\tIMX_PINCTRL_PIN(MX1_PAD_LD0),\n\tIMX_PINCTRL_PIN(MX1_PAD_LD1),\n\tIMX_PINCTRL_PIN(MX1_PAD_LD2),\n\tIMX_PINCTRL_PIN(MX1_PAD_LD3),\n\tIMX_PINCTRL_PIN(MX1_PAD_LD4),\n\tIMX_PINCTRL_PIN(MX1_PAD_LD5),\n\tIMX_PINCTRL_PIN(MX1_PAD_LD6),\n\tIMX_PINCTRL_PIN(MX1_PAD_LD7),\n\tIMX_PINCTRL_PIN(MX1_PAD_LD8),\n\tIMX_PINCTRL_PIN(MX1_PAD_LD9),\n\tIMX_PINCTRL_PIN(MX1_PAD_LD10),\n\tIMX_PINCTRL_PIN(MX1_PAD_LD11),\n\tIMX_PINCTRL_PIN(MX1_PAD_LD12),\n\tIMX_PINCTRL_PIN(MX1_PAD_LD13),\n\tIMX_PINCTRL_PIN(MX1_PAD_LD14),\n\tIMX_PINCTRL_PIN(MX1_PAD_LD15),\n\tIMX_PINCTRL_PIN(MX1_PAD_TMR2OUT),\n};\n\nstatic struct imx1_pinctrl_soc_info imx1_pinctrl_info = {\n\t.pins\t= imx1_pinctrl_pads,\n\t.npins\t= ARRAY_SIZE(imx1_pinctrl_pads),\n};\n\nstatic int __init imx1_pinctrl_probe(struct platform_device *pdev)\n{\n\treturn imx1_pinctrl_core_probe(pdev, &imx1_pinctrl_info);\n}\n\nstatic const struct of_device_id imx1_pinctrl_of_match[] = {\n\t{ .compatible = \"fsl,imx1-iomuxc\", },\n\t{ }\n};\n\nstatic struct platform_driver imx1_pinctrl_driver = {\n\t.driver\t= {\n\t\t.name\t\t= \"imx1-pinctrl\",\n\t\t.of_match_table\t= imx1_pinctrl_of_match,\n\t\t.suppress_bind_attrs = true,\n\t},\n};\nbuiltin_platform_driver_probe(imx1_pinctrl_driver, imx1_pinctrl_probe);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}