
brushed_dc_motor_servo_controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003ab4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  08003bc0  08003bc0  00013bc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003c44  08003c44  00020060  2**0
                  CONTENTS
  4 .ARM          00000000  08003c44  08003c44  00020060  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003c44  08003c44  00020060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003c44  08003c44  00013c44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003c48  08003c48  00013c48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000060  20000000  08003c4c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000228  20000060  08003cac  00020060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000288  08003cac  00020288  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020089  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000bda3  00000000  00000000  000200cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001c01  00000000  00000000  0002be6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c08  00000000  00000000  0002da70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000971  00000000  00000000  0002e678  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001769a  00000000  00000000  0002efe9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d96a  00000000  00000000  00046683  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008828a  00000000  00000000  00053fed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000377c  00000000  00000000  000dc278  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  000df9f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000060 	.word	0x20000060
 8000128:	00000000 	.word	0x00000000
 800012c:	08003ba8 	.word	0x08003ba8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000064 	.word	0x20000064
 8000148:	08003ba8 	.word	0x08003ba8

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <HAL_UART_RxCpltCallback>:
/* USER CODE BEGIN 0 */
uint8_t buffer[sizeof(ConfigData)];
uint8_t bufferIndex = 0;
ConfigData data;
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	b082      	sub	sp, #8
 8000160:	af00      	add	r7, sp, #0
 8000162:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(&huart1, rx_buffer, 1);
 8000164:	2201      	movs	r2, #1
 8000166:	4911      	ldr	r1, [pc, #68]	; (80001ac <HAL_UART_RxCpltCallback+0x50>)
 8000168:	4811      	ldr	r0, [pc, #68]	; (80001b0 <HAL_UART_RxCpltCallback+0x54>)
 800016a:	f002 fac6 	bl	80026fa <HAL_UART_Receive_IT>
	if(bufferIndex == sizeof(ConfigData) - 1)
 800016e:	4b11      	ldr	r3, [pc, #68]	; (80001b4 <HAL_UART_RxCpltCallback+0x58>)
 8000170:	781b      	ldrb	r3, [r3, #0]
 8000172:	2b0b      	cmp	r3, #11
 8000174:	d108      	bne.n	8000188 <HAL_UART_RxCpltCallback+0x2c>
	{
		bufferIndex = 0;
 8000176:	4b0f      	ldr	r3, [pc, #60]	; (80001b4 <HAL_UART_RxCpltCallback+0x58>)
 8000178:	2200      	movs	r2, #0
 800017a:	701a      	strb	r2, [r3, #0]
		memcpy(&data, buffer, sizeof(buffer));
 800017c:	4b0e      	ldr	r3, [pc, #56]	; (80001b8 <HAL_UART_RxCpltCallback+0x5c>)
 800017e:	4a0f      	ldr	r2, [pc, #60]	; (80001bc <HAL_UART_RxCpltCallback+0x60>)
 8000180:	ca07      	ldmia	r2, {r0, r1, r2}
 8000182:	e883 0007 	stmia.w	r3, {r0, r1, r2}
//	{
//		recieved_buffer[recieved_buffer_index] = rx_buffer[0];
//		recieved_buffer_index++;
//		recieved_buffer_index = recieved_buffer_index % RECIEVED_BUFFER_SIZE;
//	}
}
 8000186:	e00c      	b.n	80001a2 <HAL_UART_RxCpltCallback+0x46>
		buffer[bufferIndex] = rx_buffer[0];
 8000188:	4b0a      	ldr	r3, [pc, #40]	; (80001b4 <HAL_UART_RxCpltCallback+0x58>)
 800018a:	781b      	ldrb	r3, [r3, #0]
 800018c:	461a      	mov	r2, r3
 800018e:	4b07      	ldr	r3, [pc, #28]	; (80001ac <HAL_UART_RxCpltCallback+0x50>)
 8000190:	7819      	ldrb	r1, [r3, #0]
 8000192:	4b0a      	ldr	r3, [pc, #40]	; (80001bc <HAL_UART_RxCpltCallback+0x60>)
 8000194:	5499      	strb	r1, [r3, r2]
		bufferIndex++;
 8000196:	4b07      	ldr	r3, [pc, #28]	; (80001b4 <HAL_UART_RxCpltCallback+0x58>)
 8000198:	781b      	ldrb	r3, [r3, #0]
 800019a:	3301      	adds	r3, #1
 800019c:	b2da      	uxtb	r2, r3
 800019e:	4b05      	ldr	r3, [pc, #20]	; (80001b4 <HAL_UART_RxCpltCallback+0x58>)
 80001a0:	701a      	strb	r2, [r3, #0]
}
 80001a2:	bf00      	nop
 80001a4:	3708      	adds	r7, #8
 80001a6:	46bd      	mov	sp, r7
 80001a8:	bd80      	pop	{r7, pc}
 80001aa:	bf00      	nop
 80001ac:	2000010c 	.word	0x2000010c
 80001b0:	200000c4 	.word	0x200000c4
 80001b4:	20000128 	.word	0x20000128
 80001b8:	2000012c 	.word	0x2000012c
 80001bc:	2000011c 	.word	0x2000011c

080001c0 <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80001c0:	b580      	push	{r7, lr}
 80001c2:	b08e      	sub	sp, #56	; 0x38
 80001c4:	af00      	add	r7, sp, #0
 80001c6:	4603      	mov	r3, r0
 80001c8:	80fb      	strh	r3, [r7, #6]
  if(GPIO_Pin == GPIO_PIN_12)
 80001ca:	88fb      	ldrh	r3, [r7, #6]
 80001cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80001d0:	d113      	bne.n	80001fa <HAL_GPIO_EXTI_Callback+0x3a>
  {
	  char buff[5];
	  sprintf(buff, "Hi\n\r");;
 80001d2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80001d6:	491b      	ldr	r1, [pc, #108]	; (8000244 <HAL_GPIO_EXTI_Callback+0x84>)
 80001d8:	4618      	mov	r0, r3
 80001da:	f003 f833 	bl	8003244 <siprintf>
	  HAL_UART_Transmit(&huart1, (uint8_t*)buff, strlen(buff), HAL_MAX_DELAY);
 80001de:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80001e2:	4618      	mov	r0, r3
 80001e4:	f7ff ffb2 	bl	800014c <strlen>
 80001e8:	4603      	mov	r3, r0
 80001ea:	b29a      	uxth	r2, r3
 80001ec:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 80001f0:	f04f 33ff 	mov.w	r3, #4294967295
 80001f4:	4814      	ldr	r0, [pc, #80]	; (8000248 <HAL_GPIO_EXTI_Callback+0x88>)
 80001f6:	f002 f9fd 	bl	80025f4 <HAL_UART_Transmit>
  }
  if(GPIO_Pin == GPIO_PIN_6)
 80001fa:	88fb      	ldrh	r3, [r7, #6]
 80001fc:	2b40      	cmp	r3, #64	; 0x40
 80001fe:	d11c      	bne.n	800023a <HAL_GPIO_EXTI_Callback+0x7a>
  {
	  int32_t inc = 0;
 8000200:	2300      	movs	r3, #0
 8000202:	637b      	str	r3, [r7, #52]	; 0x34
	  if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_7))
 8000204:	2180      	movs	r1, #128	; 0x80
 8000206:	4811      	ldr	r0, [pc, #68]	; (800024c <HAL_GPIO_EXTI_Callback+0x8c>)
 8000208:	f000 ff8c 	bl	8001124 <HAL_GPIO_ReadPin>
 800020c:	4603      	mov	r3, r0
 800020e:	2b00      	cmp	r3, #0
 8000210:	d002      	beq.n	8000218 <HAL_GPIO_EXTI_Callback+0x58>
	  {
		   inc = 1;
 8000212:	2301      	movs	r3, #1
 8000214:	637b      	str	r3, [r7, #52]	; 0x34
 8000216:	e002      	b.n	800021e <HAL_GPIO_EXTI_Callback+0x5e>
	  }
	  else
	  {
		  inc = -1;
 8000218:	f04f 33ff 	mov.w	r3, #4294967295
 800021c:	637b      	str	r3, [r7, #52]	; 0x34
	  }
	  motor_position += inc;
 800021e:	4b0c      	ldr	r3, [pc, #48]	; (8000250 <HAL_GPIO_EXTI_Callback+0x90>)
 8000220:	681a      	ldr	r2, [r3, #0]
 8000222:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000224:	4413      	add	r3, r2
 8000226:	4a0a      	ldr	r2, [pc, #40]	; (8000250 <HAL_GPIO_EXTI_Callback+0x90>)
 8000228:	6013      	str	r3, [r2, #0]
	  char buff[32];
	  sprintf(buff, "pos: %ld\n\r", motor_position);
 800022a:	4b09      	ldr	r3, [pc, #36]	; (8000250 <HAL_GPIO_EXTI_Callback+0x90>)
 800022c:	681a      	ldr	r2, [r3, #0]
 800022e:	f107 030c 	add.w	r3, r7, #12
 8000232:	4908      	ldr	r1, [pc, #32]	; (8000254 <HAL_GPIO_EXTI_Callback+0x94>)
 8000234:	4618      	mov	r0, r3
 8000236:	f003 f805 	bl	8003244 <siprintf>
	  //HAL_UART_Transmit(&huart1, (uint8_t*)buff, strlen(buff), HAL_MAX_DELAY);
  }
}
 800023a:	bf00      	nop
 800023c:	3738      	adds	r7, #56	; 0x38
 800023e:	46bd      	mov	sp, r7
 8000240:	bd80      	pop	{r7, pc}
 8000242:	bf00      	nop
 8000244:	08003bc0 	.word	0x08003bc0
 8000248:	200000c4 	.word	0x200000c4
 800024c:	40010c00 	.word	0x40010c00
 8000250:	20000110 	.word	0x20000110
 8000254:	08003bc8 	.word	0x08003bc8

08000258 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000258:	b580      	push	{r7, lr}
 800025a:	b084      	sub	sp, #16
 800025c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800025e:	f000 fb9f 	bl	80009a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000262:	f000 f8dd 	bl	8000420 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000266:	f000 f9c7 	bl	80005f8 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800026a:	f000 f99b 	bl	80005a4 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 800026e:	f000 f917 	bl	80004a0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart1, rx_buffer, 1);
 8000272:	2201      	movs	r2, #1
 8000274:	495f      	ldr	r1, [pc, #380]	; (80003f4 <main+0x19c>)
 8000276:	4860      	ldr	r0, [pc, #384]	; (80003f8 <main+0x1a0>)
 8000278:	f002 fa3f 	bl	80026fa <HAL_UART_Receive_IT>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800027c:	2100      	movs	r1, #0
 800027e:	485f      	ldr	r0, [pc, #380]	; (80003fc <main+0x1a4>)
 8000280:	f001 fc50 	bl	8001b24 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8000284:	2104      	movs	r1, #4
 8000286:	485d      	ldr	r0, [pc, #372]	; (80003fc <main+0x1a4>)
 8000288:	f001 fc4c 	bl	8001b24 <HAL_TIM_PWM_Start>
  __HAL_TIM_SET_COMPARE(&htim2, PWM_COUNTER_CLOCKWISE_CHANNEL, 0);
 800028c:	4b5b      	ldr	r3, [pc, #364]	; (80003fc <main+0x1a4>)
 800028e:	681b      	ldr	r3, [r3, #0]
 8000290:	2200      	movs	r2, #0
 8000292:	639a      	str	r2, [r3, #56]	; 0x38
  HAL_GPIO_WritePin(GPIOB, GPIO_COUNTER_CLOCKWISE_PIN, GPIO_PIN_SET);
 8000294:	2201      	movs	r2, #1
 8000296:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800029a:	4859      	ldr	r0, [pc, #356]	; (8000400 <main+0x1a8>)
 800029c:	f000 ff59 	bl	8001152 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_CLOCKWISE_PIN, GPIO_PIN_RESET);
 80002a0:	2200      	movs	r2, #0
 80002a2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80002a6:	4856      	ldr	r0, [pc, #344]	; (8000400 <main+0x1a8>)
 80002a8:	f000 ff53 	bl	8001152 <HAL_GPIO_WritePin>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(changeMotorDirection)
 80002ac:	4b55      	ldr	r3, [pc, #340]	; (8000404 <main+0x1ac>)
 80002ae:	781b      	ldrb	r3, [r3, #0]
 80002b0:	2b00      	cmp	r3, #0
 80002b2:	d070      	beq.n	8000396 <main+0x13e>
	  {
		  switch(motorDirection)
 80002b4:	4b54      	ldr	r3, [pc, #336]	; (8000408 <main+0x1b0>)
 80002b6:	781b      	ldrb	r3, [r3, #0]
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d002      	beq.n	80002c2 <main+0x6a>
 80002bc:	2b01      	cmp	r3, #1
 80002be:	d035      	beq.n	800032c <main+0xd4>
 80002c0:	e066      	b.n	8000390 <main+0x138>
		  {
		  case ClockWise:
		  {
			  PWM_CurrentChannel = PWM_CLOCKWISE_CHANNEL;
 80002c2:	4b52      	ldr	r3, [pc, #328]	; (800040c <main+0x1b4>)
 80002c4:	2200      	movs	r2, #0
 80002c6:	601a      	str	r2, [r3, #0]
			  __HAL_TIM_SET_COMPARE(&htim2, PWM_COUNTER_CLOCKWISE_CHANNEL, 0);
 80002c8:	4b4c      	ldr	r3, [pc, #304]	; (80003fc <main+0x1a4>)
 80002ca:	681b      	ldr	r3, [r3, #0]
 80002cc:	2200      	movs	r2, #0
 80002ce:	639a      	str	r2, [r3, #56]	; 0x38
			  __HAL_TIM_SET_COMPARE(&htim2, PWM_CLOCKWISE_CHANNEL, 0);
 80002d0:	4b4a      	ldr	r3, [pc, #296]	; (80003fc <main+0x1a4>)
 80002d2:	681b      	ldr	r3, [r3, #0]
 80002d4:	2200      	movs	r2, #0
 80002d6:	635a      	str	r2, [r3, #52]	; 0x34
			  //delay here
			  HAL_Delay(PWM_DEADTIME_DELAY);
 80002d8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80002dc:	f000 fbc2 	bl	8000a64 <HAL_Delay>
			  __HAL_TIM_SET_COMPARE(&htim2, PWM_CLOCKWISE_CHANNEL, PWM_countingDutyCycle);
 80002e0:	4b4b      	ldr	r3, [pc, #300]	; (8000410 <main+0x1b8>)
 80002e2:	781a      	ldrb	r2, [r3, #0]
 80002e4:	4b45      	ldr	r3, [pc, #276]	; (80003fc <main+0x1a4>)
 80002e6:	681b      	ldr	r3, [r3, #0]
 80002e8:	635a      	str	r2, [r3, #52]	; 0x34
			  HAL_GPIO_WritePin(GPIOB, GPIO_COUNTER_CLOCKWISE_PIN, GPIO_PIN_SET);
 80002ea:	2201      	movs	r2, #1
 80002ec:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80002f0:	4843      	ldr	r0, [pc, #268]	; (8000400 <main+0x1a8>)
 80002f2:	f000 ff2e 	bl	8001152 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOB, GPIO_CLOCKWISE_PIN, GPIO_PIN_RESET);
 80002f6:	2200      	movs	r2, #0
 80002f8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80002fc:	4840      	ldr	r0, [pc, #256]	; (8000400 <main+0x1a8>)
 80002fe:	f000 ff28 	bl	8001152 <HAL_GPIO_WritePin>
			  char buff[6];
			  sprintf(buff, "CW\n\r");
 8000302:	f107 0308 	add.w	r3, r7, #8
 8000306:	4943      	ldr	r1, [pc, #268]	; (8000414 <main+0x1bc>)
 8000308:	4618      	mov	r0, r3
 800030a:	f002 ff9b 	bl	8003244 <siprintf>
			  HAL_UART_Transmit(&huart1, (uint8_t*)buff, strlen(buff), HAL_MAX_DELAY);
 800030e:	f107 0308 	add.w	r3, r7, #8
 8000312:	4618      	mov	r0, r3
 8000314:	f7ff ff1a 	bl	800014c <strlen>
 8000318:	4603      	mov	r3, r0
 800031a:	b29a      	uxth	r2, r3
 800031c:	f107 0108 	add.w	r1, r7, #8
 8000320:	f04f 33ff 	mov.w	r3, #4294967295
 8000324:	4834      	ldr	r0, [pc, #208]	; (80003f8 <main+0x1a0>)
 8000326:	f002 f965 	bl	80025f4 <HAL_UART_Transmit>
		  }break;
 800032a:	e031      	b.n	8000390 <main+0x138>
		  case CounterClockWise:
		  {
			  PWM_CurrentChannel = PWM_COUNTER_CLOCKWISE_CHANNEL;
 800032c:	4b37      	ldr	r3, [pc, #220]	; (800040c <main+0x1b4>)
 800032e:	2204      	movs	r2, #4
 8000330:	601a      	str	r2, [r3, #0]
			  __HAL_TIM_SET_COMPARE(&htim2, PWM_CLOCKWISE_CHANNEL, 0);
 8000332:	4b32      	ldr	r3, [pc, #200]	; (80003fc <main+0x1a4>)
 8000334:	681b      	ldr	r3, [r3, #0]
 8000336:	2200      	movs	r2, #0
 8000338:	635a      	str	r2, [r3, #52]	; 0x34
			  __HAL_TIM_SET_COMPARE(&htim2, PWM_COUNTER_CLOCKWISE_CHANNEL, 0);
 800033a:	4b30      	ldr	r3, [pc, #192]	; (80003fc <main+0x1a4>)
 800033c:	681b      	ldr	r3, [r3, #0]
 800033e:	2200      	movs	r2, #0
 8000340:	639a      	str	r2, [r3, #56]	; 0x38
			  //delay here
			  HAL_Delay(PWM_DEADTIME_DELAY);
 8000342:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000346:	f000 fb8d 	bl	8000a64 <HAL_Delay>
			  __HAL_TIM_SET_COMPARE(&htim2, PWM_COUNTER_CLOCKWISE_CHANNEL, PWM_countingDutyCycle);
 800034a:	4b31      	ldr	r3, [pc, #196]	; (8000410 <main+0x1b8>)
 800034c:	781a      	ldrb	r2, [r3, #0]
 800034e:	4b2b      	ldr	r3, [pc, #172]	; (80003fc <main+0x1a4>)
 8000350:	681b      	ldr	r3, [r3, #0]
 8000352:	639a      	str	r2, [r3, #56]	; 0x38
			  HAL_GPIO_WritePin(GPIOB, GPIO_CLOCKWISE_PIN, GPIO_PIN_SET);
 8000354:	2201      	movs	r2, #1
 8000356:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800035a:	4829      	ldr	r0, [pc, #164]	; (8000400 <main+0x1a8>)
 800035c:	f000 fef9 	bl	8001152 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOB, GPIO_COUNTER_CLOCKWISE_PIN, GPIO_PIN_RESET);
 8000360:	2200      	movs	r2, #0
 8000362:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000366:	4826      	ldr	r0, [pc, #152]	; (8000400 <main+0x1a8>)
 8000368:	f000 fef3 	bl	8001152 <HAL_GPIO_WritePin>
			  char buff[6];
			  sprintf(buff, "CCW\n\r");
 800036c:	463b      	mov	r3, r7
 800036e:	492a      	ldr	r1, [pc, #168]	; (8000418 <main+0x1c0>)
 8000370:	4618      	mov	r0, r3
 8000372:	f002 ff67 	bl	8003244 <siprintf>
			  HAL_UART_Transmit(&huart1, (uint8_t*)buff, strlen(buff), HAL_MAX_DELAY);
 8000376:	463b      	mov	r3, r7
 8000378:	4618      	mov	r0, r3
 800037a:	f7ff fee7 	bl	800014c <strlen>
 800037e:	4603      	mov	r3, r0
 8000380:	b29a      	uxth	r2, r3
 8000382:	4639      	mov	r1, r7
 8000384:	f04f 33ff 	mov.w	r3, #4294967295
 8000388:	481b      	ldr	r0, [pc, #108]	; (80003f8 <main+0x1a0>)
 800038a:	f002 f933 	bl	80025f4 <HAL_UART_Transmit>
		  }break;
 800038e:	bf00      	nop
		  }
		  changeMotorDirection = 0;
 8000390:	4b1c      	ldr	r3, [pc, #112]	; (8000404 <main+0x1ac>)
 8000392:	2200      	movs	r2, #0
 8000394:	701a      	strb	r2, [r3, #0]
	  }
	  if(changePWM_DutyCycle)
 8000396:	4b21      	ldr	r3, [pc, #132]	; (800041c <main+0x1c4>)
 8000398:	781b      	ldrb	r3, [r3, #0]
 800039a:	2b00      	cmp	r3, #0
 800039c:	d086      	beq.n	80002ac <main+0x54>
	  {
		  __HAL_TIM_SET_COMPARE(&htim2, PWM_CurrentChannel, PWM_countingDutyCycle);
 800039e:	4b1b      	ldr	r3, [pc, #108]	; (800040c <main+0x1b4>)
 80003a0:	681b      	ldr	r3, [r3, #0]
 80003a2:	2b00      	cmp	r3, #0
 80003a4:	d105      	bne.n	80003b2 <main+0x15a>
 80003a6:	4b1a      	ldr	r3, [pc, #104]	; (8000410 <main+0x1b8>)
 80003a8:	781a      	ldrb	r2, [r3, #0]
 80003aa:	4b14      	ldr	r3, [pc, #80]	; (80003fc <main+0x1a4>)
 80003ac:	681b      	ldr	r3, [r3, #0]
 80003ae:	635a      	str	r2, [r3, #52]	; 0x34
 80003b0:	e01b      	b.n	80003ea <main+0x192>
 80003b2:	4b16      	ldr	r3, [pc, #88]	; (800040c <main+0x1b4>)
 80003b4:	681b      	ldr	r3, [r3, #0]
 80003b6:	2b04      	cmp	r3, #4
 80003b8:	d106      	bne.n	80003c8 <main+0x170>
 80003ba:	4b15      	ldr	r3, [pc, #84]	; (8000410 <main+0x1b8>)
 80003bc:	7819      	ldrb	r1, [r3, #0]
 80003be:	4b0f      	ldr	r3, [pc, #60]	; (80003fc <main+0x1a4>)
 80003c0:	681a      	ldr	r2, [r3, #0]
 80003c2:	460b      	mov	r3, r1
 80003c4:	6393      	str	r3, [r2, #56]	; 0x38
 80003c6:	e010      	b.n	80003ea <main+0x192>
 80003c8:	4b10      	ldr	r3, [pc, #64]	; (800040c <main+0x1b4>)
 80003ca:	681b      	ldr	r3, [r3, #0]
 80003cc:	2b08      	cmp	r3, #8
 80003ce:	d106      	bne.n	80003de <main+0x186>
 80003d0:	4b0f      	ldr	r3, [pc, #60]	; (8000410 <main+0x1b8>)
 80003d2:	7819      	ldrb	r1, [r3, #0]
 80003d4:	4b09      	ldr	r3, [pc, #36]	; (80003fc <main+0x1a4>)
 80003d6:	681a      	ldr	r2, [r3, #0]
 80003d8:	460b      	mov	r3, r1
 80003da:	63d3      	str	r3, [r2, #60]	; 0x3c
 80003dc:	e005      	b.n	80003ea <main+0x192>
 80003de:	4b0c      	ldr	r3, [pc, #48]	; (8000410 <main+0x1b8>)
 80003e0:	7819      	ldrb	r1, [r3, #0]
 80003e2:	4b06      	ldr	r3, [pc, #24]	; (80003fc <main+0x1a4>)
 80003e4:	681a      	ldr	r2, [r3, #0]
 80003e6:	460b      	mov	r3, r1
 80003e8:	6413      	str	r3, [r2, #64]	; 0x40

		  changePWM_DutyCycle = 0;
 80003ea:	4b0c      	ldr	r3, [pc, #48]	; (800041c <main+0x1c4>)
 80003ec:	2200      	movs	r2, #0
 80003ee:	701a      	strb	r2, [r3, #0]
	  if(changeMotorDirection)
 80003f0:	e75c      	b.n	80002ac <main+0x54>
 80003f2:	bf00      	nop
 80003f4:	2000010c 	.word	0x2000010c
 80003f8:	200000c4 	.word	0x200000c4
 80003fc:	2000007c 	.word	0x2000007c
 8000400:	40010c00 	.word	0x40010c00
 8000404:	20000118 	.word	0x20000118
 8000408:	2000010d 	.word	0x2000010d
 800040c:	20000114 	.word	0x20000114
 8000410:	20000000 	.word	0x20000000
 8000414:	08003bd4 	.word	0x08003bd4
 8000418:	08003bdc 	.word	0x08003bdc
 800041c:	20000119 	.word	0x20000119

08000420 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000420:	b580      	push	{r7, lr}
 8000422:	b090      	sub	sp, #64	; 0x40
 8000424:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000426:	f107 0318 	add.w	r3, r7, #24
 800042a:	2228      	movs	r2, #40	; 0x28
 800042c:	2100      	movs	r1, #0
 800042e:	4618      	mov	r0, r3
 8000430:	f002 ff28 	bl	8003284 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000434:	1d3b      	adds	r3, r7, #4
 8000436:	2200      	movs	r2, #0
 8000438:	601a      	str	r2, [r3, #0]
 800043a:	605a      	str	r2, [r3, #4]
 800043c:	609a      	str	r2, [r3, #8]
 800043e:	60da      	str	r2, [r3, #12]
 8000440:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000442:	2302      	movs	r3, #2
 8000444:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000446:	2301      	movs	r3, #1
 8000448:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800044a:	2310      	movs	r3, #16
 800044c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800044e:	2302      	movs	r3, #2
 8000450:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000452:	2300      	movs	r3, #0
 8000454:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8000456:	2300      	movs	r3, #0
 8000458:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800045a:	f107 0318 	add.w	r3, r7, #24
 800045e:	4618      	mov	r0, r3
 8000460:	f000 fea8 	bl	80011b4 <HAL_RCC_OscConfig>
 8000464:	4603      	mov	r3, r0
 8000466:	2b00      	cmp	r3, #0
 8000468:	d001      	beq.n	800046e <SystemClock_Config+0x4e>
  {
    Error_Handler();
 800046a:	f000 f927 	bl	80006bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800046e:	230f      	movs	r3, #15
 8000470:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000472:	2302      	movs	r3, #2
 8000474:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000476:	2300      	movs	r3, #0
 8000478:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800047a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800047e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000480:	2300      	movs	r3, #0
 8000482:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000484:	1d3b      	adds	r3, r7, #4
 8000486:	2100      	movs	r1, #0
 8000488:	4618      	mov	r0, r3
 800048a:	f001 f915 	bl	80016b8 <HAL_RCC_ClockConfig>
 800048e:	4603      	mov	r3, r0
 8000490:	2b00      	cmp	r3, #0
 8000492:	d001      	beq.n	8000498 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000494:	f000 f912 	bl	80006bc <Error_Handler>
  }
}
 8000498:	bf00      	nop
 800049a:	3740      	adds	r7, #64	; 0x40
 800049c:	46bd      	mov	sp, r7
 800049e:	bd80      	pop	{r7, pc}

080004a0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80004a0:	b580      	push	{r7, lr}
 80004a2:	b08e      	sub	sp, #56	; 0x38
 80004a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80004a6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80004aa:	2200      	movs	r2, #0
 80004ac:	601a      	str	r2, [r3, #0]
 80004ae:	605a      	str	r2, [r3, #4]
 80004b0:	609a      	str	r2, [r3, #8]
 80004b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80004b4:	f107 0320 	add.w	r3, r7, #32
 80004b8:	2200      	movs	r2, #0
 80004ba:	601a      	str	r2, [r3, #0]
 80004bc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80004be:	1d3b      	adds	r3, r7, #4
 80004c0:	2200      	movs	r2, #0
 80004c2:	601a      	str	r2, [r3, #0]
 80004c4:	605a      	str	r2, [r3, #4]
 80004c6:	609a      	str	r2, [r3, #8]
 80004c8:	60da      	str	r2, [r3, #12]
 80004ca:	611a      	str	r2, [r3, #16]
 80004cc:	615a      	str	r2, [r3, #20]
 80004ce:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80004d0:	4b33      	ldr	r3, [pc, #204]	; (80005a0 <MX_TIM2_Init+0x100>)
 80004d2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80004d6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80004d8:	4b31      	ldr	r3, [pc, #196]	; (80005a0 <MX_TIM2_Init+0x100>)
 80004da:	2200      	movs	r2, #0
 80004dc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80004de:	4b30      	ldr	r3, [pc, #192]	; (80005a0 <MX_TIM2_Init+0x100>)
 80004e0:	2200      	movs	r2, #0
 80004e2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 255;
 80004e4:	4b2e      	ldr	r3, [pc, #184]	; (80005a0 <MX_TIM2_Init+0x100>)
 80004e6:	22ff      	movs	r2, #255	; 0xff
 80004e8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80004ea:	4b2d      	ldr	r3, [pc, #180]	; (80005a0 <MX_TIM2_Init+0x100>)
 80004ec:	2200      	movs	r2, #0
 80004ee:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80004f0:	4b2b      	ldr	r3, [pc, #172]	; (80005a0 <MX_TIM2_Init+0x100>)
 80004f2:	2280      	movs	r2, #128	; 0x80
 80004f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80004f6:	482a      	ldr	r0, [pc, #168]	; (80005a0 <MX_TIM2_Init+0x100>)
 80004f8:	f001 fa6c 	bl	80019d4 <HAL_TIM_Base_Init>
 80004fc:	4603      	mov	r3, r0
 80004fe:	2b00      	cmp	r3, #0
 8000500:	d001      	beq.n	8000506 <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 8000502:	f000 f8db 	bl	80006bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000506:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800050a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800050c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000510:	4619      	mov	r1, r3
 8000512:	4823      	ldr	r0, [pc, #140]	; (80005a0 <MX_TIM2_Init+0x100>)
 8000514:	f001 fc64 	bl	8001de0 <HAL_TIM_ConfigClockSource>
 8000518:	4603      	mov	r3, r0
 800051a:	2b00      	cmp	r3, #0
 800051c:	d001      	beq.n	8000522 <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 800051e:	f000 f8cd 	bl	80006bc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000522:	481f      	ldr	r0, [pc, #124]	; (80005a0 <MX_TIM2_Init+0x100>)
 8000524:	f001 faa5 	bl	8001a72 <HAL_TIM_PWM_Init>
 8000528:	4603      	mov	r3, r0
 800052a:	2b00      	cmp	r3, #0
 800052c:	d001      	beq.n	8000532 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 800052e:	f000 f8c5 	bl	80006bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000532:	2300      	movs	r3, #0
 8000534:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000536:	2300      	movs	r3, #0
 8000538:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800053a:	f107 0320 	add.w	r3, r7, #32
 800053e:	4619      	mov	r1, r3
 8000540:	4817      	ldr	r0, [pc, #92]	; (80005a0 <MX_TIM2_Init+0x100>)
 8000542:	f001 ffaf 	bl	80024a4 <HAL_TIMEx_MasterConfigSynchronization>
 8000546:	4603      	mov	r3, r0
 8000548:	2b00      	cmp	r3, #0
 800054a:	d001      	beq.n	8000550 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 800054c:	f000 f8b6 	bl	80006bc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000550:	2360      	movs	r3, #96	; 0x60
 8000552:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 125;
 8000554:	237d      	movs	r3, #125	; 0x7d
 8000556:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000558:	2300      	movs	r3, #0
 800055a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800055c:	2300      	movs	r3, #0
 800055e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000560:	1d3b      	adds	r3, r7, #4
 8000562:	2200      	movs	r2, #0
 8000564:	4619      	mov	r1, r3
 8000566:	480e      	ldr	r0, [pc, #56]	; (80005a0 <MX_TIM2_Init+0x100>)
 8000568:	f001 fb78 	bl	8001c5c <HAL_TIM_PWM_ConfigChannel>
 800056c:	4603      	mov	r3, r0
 800056e:	2b00      	cmp	r3, #0
 8000570:	d001      	beq.n	8000576 <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 8000572:	f000 f8a3 	bl	80006bc <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 8000576:	2300      	movs	r3, #0
 8000578:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800057a:	1d3b      	adds	r3, r7, #4
 800057c:	2204      	movs	r2, #4
 800057e:	4619      	mov	r1, r3
 8000580:	4807      	ldr	r0, [pc, #28]	; (80005a0 <MX_TIM2_Init+0x100>)
 8000582:	f001 fb6b 	bl	8001c5c <HAL_TIM_PWM_ConfigChannel>
 8000586:	4603      	mov	r3, r0
 8000588:	2b00      	cmp	r3, #0
 800058a:	d001      	beq.n	8000590 <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 800058c:	f000 f896 	bl	80006bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000590:	4803      	ldr	r0, [pc, #12]	; (80005a0 <MX_TIM2_Init+0x100>)
 8000592:	f000 f8e7 	bl	8000764 <HAL_TIM_MspPostInit>

}
 8000596:	bf00      	nop
 8000598:	3738      	adds	r7, #56	; 0x38
 800059a:	46bd      	mov	sp, r7
 800059c:	bd80      	pop	{r7, pc}
 800059e:	bf00      	nop
 80005a0:	2000007c 	.word	0x2000007c

080005a4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80005a8:	4b11      	ldr	r3, [pc, #68]	; (80005f0 <MX_USART1_UART_Init+0x4c>)
 80005aa:	4a12      	ldr	r2, [pc, #72]	; (80005f4 <MX_USART1_UART_Init+0x50>)
 80005ac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80005ae:	4b10      	ldr	r3, [pc, #64]	; (80005f0 <MX_USART1_UART_Init+0x4c>)
 80005b0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80005b4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80005b6:	4b0e      	ldr	r3, [pc, #56]	; (80005f0 <MX_USART1_UART_Init+0x4c>)
 80005b8:	2200      	movs	r2, #0
 80005ba:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80005bc:	4b0c      	ldr	r3, [pc, #48]	; (80005f0 <MX_USART1_UART_Init+0x4c>)
 80005be:	2200      	movs	r2, #0
 80005c0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80005c2:	4b0b      	ldr	r3, [pc, #44]	; (80005f0 <MX_USART1_UART_Init+0x4c>)
 80005c4:	2200      	movs	r2, #0
 80005c6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80005c8:	4b09      	ldr	r3, [pc, #36]	; (80005f0 <MX_USART1_UART_Init+0x4c>)
 80005ca:	220c      	movs	r2, #12
 80005cc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80005ce:	4b08      	ldr	r3, [pc, #32]	; (80005f0 <MX_USART1_UART_Init+0x4c>)
 80005d0:	2200      	movs	r2, #0
 80005d2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80005d4:	4b06      	ldr	r3, [pc, #24]	; (80005f0 <MX_USART1_UART_Init+0x4c>)
 80005d6:	2200      	movs	r2, #0
 80005d8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80005da:	4805      	ldr	r0, [pc, #20]	; (80005f0 <MX_USART1_UART_Init+0x4c>)
 80005dc:	f001 ffba 	bl	8002554 <HAL_UART_Init>
 80005e0:	4603      	mov	r3, r0
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d001      	beq.n	80005ea <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80005e6:	f000 f869 	bl	80006bc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80005ea:	bf00      	nop
 80005ec:	bd80      	pop	{r7, pc}
 80005ee:	bf00      	nop
 80005f0:	200000c4 	.word	0x200000c4
 80005f4:	40013800 	.word	0x40013800

080005f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b086      	sub	sp, #24
 80005fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005fe:	f107 0308 	add.w	r3, r7, #8
 8000602:	2200      	movs	r2, #0
 8000604:	601a      	str	r2, [r3, #0]
 8000606:	605a      	str	r2, [r3, #4]
 8000608:	609a      	str	r2, [r3, #8]
 800060a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800060c:	4b28      	ldr	r3, [pc, #160]	; (80006b0 <MX_GPIO_Init+0xb8>)
 800060e:	699b      	ldr	r3, [r3, #24]
 8000610:	4a27      	ldr	r2, [pc, #156]	; (80006b0 <MX_GPIO_Init+0xb8>)
 8000612:	f043 0304 	orr.w	r3, r3, #4
 8000616:	6193      	str	r3, [r2, #24]
 8000618:	4b25      	ldr	r3, [pc, #148]	; (80006b0 <MX_GPIO_Init+0xb8>)
 800061a:	699b      	ldr	r3, [r3, #24]
 800061c:	f003 0304 	and.w	r3, r3, #4
 8000620:	607b      	str	r3, [r7, #4]
 8000622:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000624:	4b22      	ldr	r3, [pc, #136]	; (80006b0 <MX_GPIO_Init+0xb8>)
 8000626:	699b      	ldr	r3, [r3, #24]
 8000628:	4a21      	ldr	r2, [pc, #132]	; (80006b0 <MX_GPIO_Init+0xb8>)
 800062a:	f043 0308 	orr.w	r3, r3, #8
 800062e:	6193      	str	r3, [r2, #24]
 8000630:	4b1f      	ldr	r3, [pc, #124]	; (80006b0 <MX_GPIO_Init+0xb8>)
 8000632:	699b      	ldr	r3, [r3, #24]
 8000634:	f003 0308 	and.w	r3, r3, #8
 8000638:	603b      	str	r3, [r7, #0]
 800063a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 800063c:	2200      	movs	r2, #0
 800063e:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8000642:	481c      	ldr	r0, [pc, #112]	; (80006b4 <MX_GPIO_Init+0xbc>)
 8000644:	f000 fd85 	bl	8001152 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB12 PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8000648:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800064c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800064e:	2301      	movs	r3, #1
 8000650:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000652:	2300      	movs	r3, #0
 8000654:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000656:	2302      	movs	r3, #2
 8000658:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800065a:	f107 0308 	add.w	r3, r7, #8
 800065e:	4619      	mov	r1, r3
 8000660:	4814      	ldr	r0, [pc, #80]	; (80006b4 <MX_GPIO_Init+0xbc>)
 8000662:	f000 fbe3 	bl	8000e2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000666:	2340      	movs	r3, #64	; 0x40
 8000668:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800066a:	4b13      	ldr	r3, [pc, #76]	; (80006b8 <MX_GPIO_Init+0xc0>)
 800066c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800066e:	2300      	movs	r3, #0
 8000670:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000672:	f107 0308 	add.w	r3, r7, #8
 8000676:	4619      	mov	r1, r3
 8000678:	480e      	ldr	r0, [pc, #56]	; (80006b4 <MX_GPIO_Init+0xbc>)
 800067a:	f000 fbd7 	bl	8000e2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800067e:	2380      	movs	r3, #128	; 0x80
 8000680:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000682:	2300      	movs	r3, #0
 8000684:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000686:	2300      	movs	r3, #0
 8000688:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800068a:	f107 0308 	add.w	r3, r7, #8
 800068e:	4619      	mov	r1, r3
 8000690:	4808      	ldr	r0, [pc, #32]	; (80006b4 <MX_GPIO_Init+0xbc>)
 8000692:	f000 fbcb 	bl	8000e2c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000696:	2200      	movs	r2, #0
 8000698:	2100      	movs	r1, #0
 800069a:	2017      	movs	r0, #23
 800069c:	f000 fadd 	bl	8000c5a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80006a0:	2017      	movs	r0, #23
 80006a2:	f000 faf6 	bl	8000c92 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80006a6:	bf00      	nop
 80006a8:	3718      	adds	r7, #24
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bd80      	pop	{r7, pc}
 80006ae:	bf00      	nop
 80006b0:	40021000 	.word	0x40021000
 80006b4:	40010c00 	.word	0x40010c00
 80006b8:	10110000 	.word	0x10110000

080006bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006bc:	b480      	push	{r7}
 80006be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006c0:	b672      	cpsid	i
}
 80006c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006c4:	e7fe      	b.n	80006c4 <Error_Handler+0x8>
	...

080006c8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006c8:	b480      	push	{r7}
 80006ca:	b085      	sub	sp, #20
 80006cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80006ce:	4b15      	ldr	r3, [pc, #84]	; (8000724 <HAL_MspInit+0x5c>)
 80006d0:	699b      	ldr	r3, [r3, #24]
 80006d2:	4a14      	ldr	r2, [pc, #80]	; (8000724 <HAL_MspInit+0x5c>)
 80006d4:	f043 0301 	orr.w	r3, r3, #1
 80006d8:	6193      	str	r3, [r2, #24]
 80006da:	4b12      	ldr	r3, [pc, #72]	; (8000724 <HAL_MspInit+0x5c>)
 80006dc:	699b      	ldr	r3, [r3, #24]
 80006de:	f003 0301 	and.w	r3, r3, #1
 80006e2:	60bb      	str	r3, [r7, #8]
 80006e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006e6:	4b0f      	ldr	r3, [pc, #60]	; (8000724 <HAL_MspInit+0x5c>)
 80006e8:	69db      	ldr	r3, [r3, #28]
 80006ea:	4a0e      	ldr	r2, [pc, #56]	; (8000724 <HAL_MspInit+0x5c>)
 80006ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006f0:	61d3      	str	r3, [r2, #28]
 80006f2:	4b0c      	ldr	r3, [pc, #48]	; (8000724 <HAL_MspInit+0x5c>)
 80006f4:	69db      	ldr	r3, [r3, #28]
 80006f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006fa:	607b      	str	r3, [r7, #4]
 80006fc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80006fe:	4b0a      	ldr	r3, [pc, #40]	; (8000728 <HAL_MspInit+0x60>)
 8000700:	685b      	ldr	r3, [r3, #4]
 8000702:	60fb      	str	r3, [r7, #12]
 8000704:	68fb      	ldr	r3, [r7, #12]
 8000706:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800070a:	60fb      	str	r3, [r7, #12]
 800070c:	68fb      	ldr	r3, [r7, #12]
 800070e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000712:	60fb      	str	r3, [r7, #12]
 8000714:	4a04      	ldr	r2, [pc, #16]	; (8000728 <HAL_MspInit+0x60>)
 8000716:	68fb      	ldr	r3, [r7, #12]
 8000718:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800071a:	bf00      	nop
 800071c:	3714      	adds	r7, #20
 800071e:	46bd      	mov	sp, r7
 8000720:	bc80      	pop	{r7}
 8000722:	4770      	bx	lr
 8000724:	40021000 	.word	0x40021000
 8000728:	40010000 	.word	0x40010000

0800072c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800072c:	b480      	push	{r7}
 800072e:	b085      	sub	sp, #20
 8000730:	af00      	add	r7, sp, #0
 8000732:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800073c:	d10b      	bne.n	8000756 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800073e:	4b08      	ldr	r3, [pc, #32]	; (8000760 <HAL_TIM_Base_MspInit+0x34>)
 8000740:	69db      	ldr	r3, [r3, #28]
 8000742:	4a07      	ldr	r2, [pc, #28]	; (8000760 <HAL_TIM_Base_MspInit+0x34>)
 8000744:	f043 0301 	orr.w	r3, r3, #1
 8000748:	61d3      	str	r3, [r2, #28]
 800074a:	4b05      	ldr	r3, [pc, #20]	; (8000760 <HAL_TIM_Base_MspInit+0x34>)
 800074c:	69db      	ldr	r3, [r3, #28]
 800074e:	f003 0301 	and.w	r3, r3, #1
 8000752:	60fb      	str	r3, [r7, #12]
 8000754:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000756:	bf00      	nop
 8000758:	3714      	adds	r7, #20
 800075a:	46bd      	mov	sp, r7
 800075c:	bc80      	pop	{r7}
 800075e:	4770      	bx	lr
 8000760:	40021000 	.word	0x40021000

08000764 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b088      	sub	sp, #32
 8000768:	af00      	add	r7, sp, #0
 800076a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800076c:	f107 0310 	add.w	r3, r7, #16
 8000770:	2200      	movs	r2, #0
 8000772:	601a      	str	r2, [r3, #0]
 8000774:	605a      	str	r2, [r3, #4]
 8000776:	609a      	str	r2, [r3, #8]
 8000778:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000782:	d117      	bne.n	80007b4 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000784:	4b0d      	ldr	r3, [pc, #52]	; (80007bc <HAL_TIM_MspPostInit+0x58>)
 8000786:	699b      	ldr	r3, [r3, #24]
 8000788:	4a0c      	ldr	r2, [pc, #48]	; (80007bc <HAL_TIM_MspPostInit+0x58>)
 800078a:	f043 0304 	orr.w	r3, r3, #4
 800078e:	6193      	str	r3, [r2, #24]
 8000790:	4b0a      	ldr	r3, [pc, #40]	; (80007bc <HAL_TIM_MspPostInit+0x58>)
 8000792:	699b      	ldr	r3, [r3, #24]
 8000794:	f003 0304 	and.w	r3, r3, #4
 8000798:	60fb      	str	r3, [r7, #12]
 800079a:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800079c:	2303      	movs	r3, #3
 800079e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007a0:	2302      	movs	r3, #2
 80007a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007a4:	2302      	movs	r3, #2
 80007a6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007a8:	f107 0310 	add.w	r3, r7, #16
 80007ac:	4619      	mov	r1, r3
 80007ae:	4804      	ldr	r0, [pc, #16]	; (80007c0 <HAL_TIM_MspPostInit+0x5c>)
 80007b0:	f000 fb3c 	bl	8000e2c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80007b4:	bf00      	nop
 80007b6:	3720      	adds	r7, #32
 80007b8:	46bd      	mov	sp, r7
 80007ba:	bd80      	pop	{r7, pc}
 80007bc:	40021000 	.word	0x40021000
 80007c0:	40010800 	.word	0x40010800

080007c4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b088      	sub	sp, #32
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007cc:	f107 0310 	add.w	r3, r7, #16
 80007d0:	2200      	movs	r2, #0
 80007d2:	601a      	str	r2, [r3, #0]
 80007d4:	605a      	str	r2, [r3, #4]
 80007d6:	609a      	str	r2, [r3, #8]
 80007d8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	4a20      	ldr	r2, [pc, #128]	; (8000860 <HAL_UART_MspInit+0x9c>)
 80007e0:	4293      	cmp	r3, r2
 80007e2:	d139      	bne.n	8000858 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80007e4:	4b1f      	ldr	r3, [pc, #124]	; (8000864 <HAL_UART_MspInit+0xa0>)
 80007e6:	699b      	ldr	r3, [r3, #24]
 80007e8:	4a1e      	ldr	r2, [pc, #120]	; (8000864 <HAL_UART_MspInit+0xa0>)
 80007ea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007ee:	6193      	str	r3, [r2, #24]
 80007f0:	4b1c      	ldr	r3, [pc, #112]	; (8000864 <HAL_UART_MspInit+0xa0>)
 80007f2:	699b      	ldr	r3, [r3, #24]
 80007f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80007f8:	60fb      	str	r3, [r7, #12]
 80007fa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007fc:	4b19      	ldr	r3, [pc, #100]	; (8000864 <HAL_UART_MspInit+0xa0>)
 80007fe:	699b      	ldr	r3, [r3, #24]
 8000800:	4a18      	ldr	r2, [pc, #96]	; (8000864 <HAL_UART_MspInit+0xa0>)
 8000802:	f043 0304 	orr.w	r3, r3, #4
 8000806:	6193      	str	r3, [r2, #24]
 8000808:	4b16      	ldr	r3, [pc, #88]	; (8000864 <HAL_UART_MspInit+0xa0>)
 800080a:	699b      	ldr	r3, [r3, #24]
 800080c:	f003 0304 	and.w	r3, r3, #4
 8000810:	60bb      	str	r3, [r7, #8]
 8000812:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000814:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000818:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800081a:	2302      	movs	r3, #2
 800081c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800081e:	2303      	movs	r3, #3
 8000820:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000822:	f107 0310 	add.w	r3, r7, #16
 8000826:	4619      	mov	r1, r3
 8000828:	480f      	ldr	r0, [pc, #60]	; (8000868 <HAL_UART_MspInit+0xa4>)
 800082a:	f000 faff 	bl	8000e2c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800082e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000832:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000834:	2300      	movs	r3, #0
 8000836:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000838:	2300      	movs	r3, #0
 800083a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800083c:	f107 0310 	add.w	r3, r7, #16
 8000840:	4619      	mov	r1, r3
 8000842:	4809      	ldr	r0, [pc, #36]	; (8000868 <HAL_UART_MspInit+0xa4>)
 8000844:	f000 faf2 	bl	8000e2c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000848:	2200      	movs	r2, #0
 800084a:	2100      	movs	r1, #0
 800084c:	2025      	movs	r0, #37	; 0x25
 800084e:	f000 fa04 	bl	8000c5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000852:	2025      	movs	r0, #37	; 0x25
 8000854:	f000 fa1d 	bl	8000c92 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000858:	bf00      	nop
 800085a:	3720      	adds	r7, #32
 800085c:	46bd      	mov	sp, r7
 800085e:	bd80      	pop	{r7, pc}
 8000860:	40013800 	.word	0x40013800
 8000864:	40021000 	.word	0x40021000
 8000868:	40010800 	.word	0x40010800

0800086c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800086c:	b480      	push	{r7}
 800086e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000870:	e7fe      	b.n	8000870 <NMI_Handler+0x4>

08000872 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000872:	b480      	push	{r7}
 8000874:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000876:	e7fe      	b.n	8000876 <HardFault_Handler+0x4>

08000878 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000878:	b480      	push	{r7}
 800087a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800087c:	e7fe      	b.n	800087c <MemManage_Handler+0x4>

0800087e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800087e:	b480      	push	{r7}
 8000880:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000882:	e7fe      	b.n	8000882 <BusFault_Handler+0x4>

08000884 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000884:	b480      	push	{r7}
 8000886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000888:	e7fe      	b.n	8000888 <UsageFault_Handler+0x4>

0800088a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800088a:	b480      	push	{r7}
 800088c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800088e:	bf00      	nop
 8000890:	46bd      	mov	sp, r7
 8000892:	bc80      	pop	{r7}
 8000894:	4770      	bx	lr

08000896 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000896:	b480      	push	{r7}
 8000898:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800089a:	bf00      	nop
 800089c:	46bd      	mov	sp, r7
 800089e:	bc80      	pop	{r7}
 80008a0:	4770      	bx	lr

080008a2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008a2:	b480      	push	{r7}
 80008a4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008a6:	bf00      	nop
 80008a8:	46bd      	mov	sp, r7
 80008aa:	bc80      	pop	{r7}
 80008ac:	4770      	bx	lr

080008ae <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008ae:	b580      	push	{r7, lr}
 80008b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008b2:	f000 f8bb 	bl	8000a2c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008b6:	bf00      	nop
 80008b8:	bd80      	pop	{r7, pc}

080008ba <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80008ba:	b580      	push	{r7, lr}
 80008bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 80008be:	2040      	movs	r0, #64	; 0x40
 80008c0:	f000 fc60 	bl	8001184 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80008c4:	bf00      	nop
 80008c6:	bd80      	pop	{r7, pc}

080008c8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80008cc:	4802      	ldr	r0, [pc, #8]	; (80008d8 <USART1_IRQHandler+0x10>)
 80008ce:	f001 ff39 	bl	8002744 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80008d2:	bf00      	nop
 80008d4:	bd80      	pop	{r7, pc}
 80008d6:	bf00      	nop
 80008d8:	200000c4 	.word	0x200000c4

080008dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	b086      	sub	sp, #24
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80008e4:	4a14      	ldr	r2, [pc, #80]	; (8000938 <_sbrk+0x5c>)
 80008e6:	4b15      	ldr	r3, [pc, #84]	; (800093c <_sbrk+0x60>)
 80008e8:	1ad3      	subs	r3, r2, r3
 80008ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80008ec:	697b      	ldr	r3, [r7, #20]
 80008ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80008f0:	4b13      	ldr	r3, [pc, #76]	; (8000940 <_sbrk+0x64>)
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d102      	bne.n	80008fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80008f8:	4b11      	ldr	r3, [pc, #68]	; (8000940 <_sbrk+0x64>)
 80008fa:	4a12      	ldr	r2, [pc, #72]	; (8000944 <_sbrk+0x68>)
 80008fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80008fe:	4b10      	ldr	r3, [pc, #64]	; (8000940 <_sbrk+0x64>)
 8000900:	681a      	ldr	r2, [r3, #0]
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	4413      	add	r3, r2
 8000906:	693a      	ldr	r2, [r7, #16]
 8000908:	429a      	cmp	r2, r3
 800090a:	d207      	bcs.n	800091c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800090c:	f002 fcc2 	bl	8003294 <__errno>
 8000910:	4603      	mov	r3, r0
 8000912:	220c      	movs	r2, #12
 8000914:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000916:	f04f 33ff 	mov.w	r3, #4294967295
 800091a:	e009      	b.n	8000930 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800091c:	4b08      	ldr	r3, [pc, #32]	; (8000940 <_sbrk+0x64>)
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000922:	4b07      	ldr	r3, [pc, #28]	; (8000940 <_sbrk+0x64>)
 8000924:	681a      	ldr	r2, [r3, #0]
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	4413      	add	r3, r2
 800092a:	4a05      	ldr	r2, [pc, #20]	; (8000940 <_sbrk+0x64>)
 800092c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800092e:	68fb      	ldr	r3, [r7, #12]
}
 8000930:	4618      	mov	r0, r3
 8000932:	3718      	adds	r7, #24
 8000934:	46bd      	mov	sp, r7
 8000936:	bd80      	pop	{r7, pc}
 8000938:	20002800 	.word	0x20002800
 800093c:	00000400 	.word	0x00000400
 8000940:	20000138 	.word	0x20000138
 8000944:	20000288 	.word	0x20000288

08000948 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000948:	b480      	push	{r7}
 800094a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800094c:	bf00      	nop
 800094e:	46bd      	mov	sp, r7
 8000950:	bc80      	pop	{r7}
 8000952:	4770      	bx	lr

08000954 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000954:	f7ff fff8 	bl	8000948 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000958:	480b      	ldr	r0, [pc, #44]	; (8000988 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800095a:	490c      	ldr	r1, [pc, #48]	; (800098c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800095c:	4a0c      	ldr	r2, [pc, #48]	; (8000990 <LoopFillZerobss+0x16>)
  movs r3, #0
 800095e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000960:	e002      	b.n	8000968 <LoopCopyDataInit>

08000962 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000962:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000964:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000966:	3304      	adds	r3, #4

08000968 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000968:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800096a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800096c:	d3f9      	bcc.n	8000962 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800096e:	4a09      	ldr	r2, [pc, #36]	; (8000994 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000970:	4c09      	ldr	r4, [pc, #36]	; (8000998 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000972:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000974:	e001      	b.n	800097a <LoopFillZerobss>

08000976 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000976:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000978:	3204      	adds	r2, #4

0800097a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800097a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800097c:	d3fb      	bcc.n	8000976 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800097e:	f002 fc8f 	bl	80032a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000982:	f7ff fc69 	bl	8000258 <main>
  bx lr
 8000986:	4770      	bx	lr
  ldr r0, =_sdata
 8000988:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800098c:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000990:	08003c4c 	.word	0x08003c4c
  ldr r2, =_sbss
 8000994:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000998:	20000288 	.word	0x20000288

0800099c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800099c:	e7fe      	b.n	800099c <ADC1_2_IRQHandler>
	...

080009a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009a4:	4b08      	ldr	r3, [pc, #32]	; (80009c8 <HAL_Init+0x28>)
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	4a07      	ldr	r2, [pc, #28]	; (80009c8 <HAL_Init+0x28>)
 80009aa:	f043 0310 	orr.w	r3, r3, #16
 80009ae:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009b0:	2003      	movs	r0, #3
 80009b2:	f000 f947 	bl	8000c44 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80009b6:	200f      	movs	r0, #15
 80009b8:	f000 f808 	bl	80009cc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80009bc:	f7ff fe84 	bl	80006c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80009c0:	2300      	movs	r3, #0
}
 80009c2:	4618      	mov	r0, r3
 80009c4:	bd80      	pop	{r7, pc}
 80009c6:	bf00      	nop
 80009c8:	40022000 	.word	0x40022000

080009cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b082      	sub	sp, #8
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80009d4:	4b12      	ldr	r3, [pc, #72]	; (8000a20 <HAL_InitTick+0x54>)
 80009d6:	681a      	ldr	r2, [r3, #0]
 80009d8:	4b12      	ldr	r3, [pc, #72]	; (8000a24 <HAL_InitTick+0x58>)
 80009da:	781b      	ldrb	r3, [r3, #0]
 80009dc:	4619      	mov	r1, r3
 80009de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80009e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80009ea:	4618      	mov	r0, r3
 80009ec:	f000 f95f 	bl	8000cae <HAL_SYSTICK_Config>
 80009f0:	4603      	mov	r3, r0
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d001      	beq.n	80009fa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80009f6:	2301      	movs	r3, #1
 80009f8:	e00e      	b.n	8000a18 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	2b0f      	cmp	r3, #15
 80009fe:	d80a      	bhi.n	8000a16 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a00:	2200      	movs	r2, #0
 8000a02:	6879      	ldr	r1, [r7, #4]
 8000a04:	f04f 30ff 	mov.w	r0, #4294967295
 8000a08:	f000 f927 	bl	8000c5a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a0c:	4a06      	ldr	r2, [pc, #24]	; (8000a28 <HAL_InitTick+0x5c>)
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a12:	2300      	movs	r3, #0
 8000a14:	e000      	b.n	8000a18 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000a16:	2301      	movs	r3, #1
}
 8000a18:	4618      	mov	r0, r3
 8000a1a:	3708      	adds	r7, #8
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd80      	pop	{r7, pc}
 8000a20:	20000004 	.word	0x20000004
 8000a24:	2000000c 	.word	0x2000000c
 8000a28:	20000008 	.word	0x20000008

08000a2c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a30:	4b05      	ldr	r3, [pc, #20]	; (8000a48 <HAL_IncTick+0x1c>)
 8000a32:	781b      	ldrb	r3, [r3, #0]
 8000a34:	461a      	mov	r2, r3
 8000a36:	4b05      	ldr	r3, [pc, #20]	; (8000a4c <HAL_IncTick+0x20>)
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	4413      	add	r3, r2
 8000a3c:	4a03      	ldr	r2, [pc, #12]	; (8000a4c <HAL_IncTick+0x20>)
 8000a3e:	6013      	str	r3, [r2, #0]
}
 8000a40:	bf00      	nop
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bc80      	pop	{r7}
 8000a46:	4770      	bx	lr
 8000a48:	2000000c 	.word	0x2000000c
 8000a4c:	2000013c 	.word	0x2000013c

08000a50 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a50:	b480      	push	{r7}
 8000a52:	af00      	add	r7, sp, #0
  return uwTick;
 8000a54:	4b02      	ldr	r3, [pc, #8]	; (8000a60 <HAL_GetTick+0x10>)
 8000a56:	681b      	ldr	r3, [r3, #0]
}
 8000a58:	4618      	mov	r0, r3
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bc80      	pop	{r7}
 8000a5e:	4770      	bx	lr
 8000a60:	2000013c 	.word	0x2000013c

08000a64 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b084      	sub	sp, #16
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000a6c:	f7ff fff0 	bl	8000a50 <HAL_GetTick>
 8000a70:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000a76:	68fb      	ldr	r3, [r7, #12]
 8000a78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a7c:	d005      	beq.n	8000a8a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000a7e:	4b0a      	ldr	r3, [pc, #40]	; (8000aa8 <HAL_Delay+0x44>)
 8000a80:	781b      	ldrb	r3, [r3, #0]
 8000a82:	461a      	mov	r2, r3
 8000a84:	68fb      	ldr	r3, [r7, #12]
 8000a86:	4413      	add	r3, r2
 8000a88:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000a8a:	bf00      	nop
 8000a8c:	f7ff ffe0 	bl	8000a50 <HAL_GetTick>
 8000a90:	4602      	mov	r2, r0
 8000a92:	68bb      	ldr	r3, [r7, #8]
 8000a94:	1ad3      	subs	r3, r2, r3
 8000a96:	68fa      	ldr	r2, [r7, #12]
 8000a98:	429a      	cmp	r2, r3
 8000a9a:	d8f7      	bhi.n	8000a8c <HAL_Delay+0x28>
  {
  }
}
 8000a9c:	bf00      	nop
 8000a9e:	bf00      	nop
 8000aa0:	3710      	adds	r7, #16
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bd80      	pop	{r7, pc}
 8000aa6:	bf00      	nop
 8000aa8:	2000000c 	.word	0x2000000c

08000aac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000aac:	b480      	push	{r7}
 8000aae:	b085      	sub	sp, #20
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	f003 0307 	and.w	r3, r3, #7
 8000aba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000abc:	4b0c      	ldr	r3, [pc, #48]	; (8000af0 <__NVIC_SetPriorityGrouping+0x44>)
 8000abe:	68db      	ldr	r3, [r3, #12]
 8000ac0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ac2:	68ba      	ldr	r2, [r7, #8]
 8000ac4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ac8:	4013      	ands	r3, r2
 8000aca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000acc:	68fb      	ldr	r3, [r7, #12]
 8000ace:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ad0:	68bb      	ldr	r3, [r7, #8]
 8000ad2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ad4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ad8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000adc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ade:	4a04      	ldr	r2, [pc, #16]	; (8000af0 <__NVIC_SetPriorityGrouping+0x44>)
 8000ae0:	68bb      	ldr	r3, [r7, #8]
 8000ae2:	60d3      	str	r3, [r2, #12]
}
 8000ae4:	bf00      	nop
 8000ae6:	3714      	adds	r7, #20
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	bc80      	pop	{r7}
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop
 8000af0:	e000ed00 	.word	0xe000ed00

08000af4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000af4:	b480      	push	{r7}
 8000af6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000af8:	4b04      	ldr	r3, [pc, #16]	; (8000b0c <__NVIC_GetPriorityGrouping+0x18>)
 8000afa:	68db      	ldr	r3, [r3, #12]
 8000afc:	0a1b      	lsrs	r3, r3, #8
 8000afe:	f003 0307 	and.w	r3, r3, #7
}
 8000b02:	4618      	mov	r0, r3
 8000b04:	46bd      	mov	sp, r7
 8000b06:	bc80      	pop	{r7}
 8000b08:	4770      	bx	lr
 8000b0a:	bf00      	nop
 8000b0c:	e000ed00 	.word	0xe000ed00

08000b10 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b10:	b480      	push	{r7}
 8000b12:	b083      	sub	sp, #12
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	4603      	mov	r3, r0
 8000b18:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	db0b      	blt.n	8000b3a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b22:	79fb      	ldrb	r3, [r7, #7]
 8000b24:	f003 021f 	and.w	r2, r3, #31
 8000b28:	4906      	ldr	r1, [pc, #24]	; (8000b44 <__NVIC_EnableIRQ+0x34>)
 8000b2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b2e:	095b      	lsrs	r3, r3, #5
 8000b30:	2001      	movs	r0, #1
 8000b32:	fa00 f202 	lsl.w	r2, r0, r2
 8000b36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000b3a:	bf00      	nop
 8000b3c:	370c      	adds	r7, #12
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bc80      	pop	{r7}
 8000b42:	4770      	bx	lr
 8000b44:	e000e100 	.word	0xe000e100

08000b48 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	b083      	sub	sp, #12
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	4603      	mov	r3, r0
 8000b50:	6039      	str	r1, [r7, #0]
 8000b52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	db0a      	blt.n	8000b72 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b5c:	683b      	ldr	r3, [r7, #0]
 8000b5e:	b2da      	uxtb	r2, r3
 8000b60:	490c      	ldr	r1, [pc, #48]	; (8000b94 <__NVIC_SetPriority+0x4c>)
 8000b62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b66:	0112      	lsls	r2, r2, #4
 8000b68:	b2d2      	uxtb	r2, r2
 8000b6a:	440b      	add	r3, r1
 8000b6c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b70:	e00a      	b.n	8000b88 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b72:	683b      	ldr	r3, [r7, #0]
 8000b74:	b2da      	uxtb	r2, r3
 8000b76:	4908      	ldr	r1, [pc, #32]	; (8000b98 <__NVIC_SetPriority+0x50>)
 8000b78:	79fb      	ldrb	r3, [r7, #7]
 8000b7a:	f003 030f 	and.w	r3, r3, #15
 8000b7e:	3b04      	subs	r3, #4
 8000b80:	0112      	lsls	r2, r2, #4
 8000b82:	b2d2      	uxtb	r2, r2
 8000b84:	440b      	add	r3, r1
 8000b86:	761a      	strb	r2, [r3, #24]
}
 8000b88:	bf00      	nop
 8000b8a:	370c      	adds	r7, #12
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bc80      	pop	{r7}
 8000b90:	4770      	bx	lr
 8000b92:	bf00      	nop
 8000b94:	e000e100 	.word	0xe000e100
 8000b98:	e000ed00 	.word	0xe000ed00

08000b9c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	b089      	sub	sp, #36	; 0x24
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	60f8      	str	r0, [r7, #12]
 8000ba4:	60b9      	str	r1, [r7, #8]
 8000ba6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ba8:	68fb      	ldr	r3, [r7, #12]
 8000baa:	f003 0307 	and.w	r3, r3, #7
 8000bae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000bb0:	69fb      	ldr	r3, [r7, #28]
 8000bb2:	f1c3 0307 	rsb	r3, r3, #7
 8000bb6:	2b04      	cmp	r3, #4
 8000bb8:	bf28      	it	cs
 8000bba:	2304      	movcs	r3, #4
 8000bbc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bbe:	69fb      	ldr	r3, [r7, #28]
 8000bc0:	3304      	adds	r3, #4
 8000bc2:	2b06      	cmp	r3, #6
 8000bc4:	d902      	bls.n	8000bcc <NVIC_EncodePriority+0x30>
 8000bc6:	69fb      	ldr	r3, [r7, #28]
 8000bc8:	3b03      	subs	r3, #3
 8000bca:	e000      	b.n	8000bce <NVIC_EncodePriority+0x32>
 8000bcc:	2300      	movs	r3, #0
 8000bce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bd0:	f04f 32ff 	mov.w	r2, #4294967295
 8000bd4:	69bb      	ldr	r3, [r7, #24]
 8000bd6:	fa02 f303 	lsl.w	r3, r2, r3
 8000bda:	43da      	mvns	r2, r3
 8000bdc:	68bb      	ldr	r3, [r7, #8]
 8000bde:	401a      	ands	r2, r3
 8000be0:	697b      	ldr	r3, [r7, #20]
 8000be2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000be4:	f04f 31ff 	mov.w	r1, #4294967295
 8000be8:	697b      	ldr	r3, [r7, #20]
 8000bea:	fa01 f303 	lsl.w	r3, r1, r3
 8000bee:	43d9      	mvns	r1, r3
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bf4:	4313      	orrs	r3, r2
         );
}
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	3724      	adds	r7, #36	; 0x24
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bc80      	pop	{r7}
 8000bfe:	4770      	bx	lr

08000c00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b082      	sub	sp, #8
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	3b01      	subs	r3, #1
 8000c0c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000c10:	d301      	bcc.n	8000c16 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c12:	2301      	movs	r3, #1
 8000c14:	e00f      	b.n	8000c36 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c16:	4a0a      	ldr	r2, [pc, #40]	; (8000c40 <SysTick_Config+0x40>)
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	3b01      	subs	r3, #1
 8000c1c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c1e:	210f      	movs	r1, #15
 8000c20:	f04f 30ff 	mov.w	r0, #4294967295
 8000c24:	f7ff ff90 	bl	8000b48 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c28:	4b05      	ldr	r3, [pc, #20]	; (8000c40 <SysTick_Config+0x40>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c2e:	4b04      	ldr	r3, [pc, #16]	; (8000c40 <SysTick_Config+0x40>)
 8000c30:	2207      	movs	r2, #7
 8000c32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c34:	2300      	movs	r3, #0
}
 8000c36:	4618      	mov	r0, r3
 8000c38:	3708      	adds	r7, #8
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	e000e010 	.word	0xe000e010

08000c44 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b082      	sub	sp, #8
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c4c:	6878      	ldr	r0, [r7, #4]
 8000c4e:	f7ff ff2d 	bl	8000aac <__NVIC_SetPriorityGrouping>
}
 8000c52:	bf00      	nop
 8000c54:	3708      	adds	r7, #8
 8000c56:	46bd      	mov	sp, r7
 8000c58:	bd80      	pop	{r7, pc}

08000c5a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c5a:	b580      	push	{r7, lr}
 8000c5c:	b086      	sub	sp, #24
 8000c5e:	af00      	add	r7, sp, #0
 8000c60:	4603      	mov	r3, r0
 8000c62:	60b9      	str	r1, [r7, #8]
 8000c64:	607a      	str	r2, [r7, #4]
 8000c66:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c6c:	f7ff ff42 	bl	8000af4 <__NVIC_GetPriorityGrouping>
 8000c70:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c72:	687a      	ldr	r2, [r7, #4]
 8000c74:	68b9      	ldr	r1, [r7, #8]
 8000c76:	6978      	ldr	r0, [r7, #20]
 8000c78:	f7ff ff90 	bl	8000b9c <NVIC_EncodePriority>
 8000c7c:	4602      	mov	r2, r0
 8000c7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c82:	4611      	mov	r1, r2
 8000c84:	4618      	mov	r0, r3
 8000c86:	f7ff ff5f 	bl	8000b48 <__NVIC_SetPriority>
}
 8000c8a:	bf00      	nop
 8000c8c:	3718      	adds	r7, #24
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}

08000c92 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c92:	b580      	push	{r7, lr}
 8000c94:	b082      	sub	sp, #8
 8000c96:	af00      	add	r7, sp, #0
 8000c98:	4603      	mov	r3, r0
 8000c9a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	f7ff ff35 	bl	8000b10 <__NVIC_EnableIRQ>
}
 8000ca6:	bf00      	nop
 8000ca8:	3708      	adds	r7, #8
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}

08000cae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000cae:	b580      	push	{r7, lr}
 8000cb0:	b082      	sub	sp, #8
 8000cb2:	af00      	add	r7, sp, #0
 8000cb4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000cb6:	6878      	ldr	r0, [r7, #4]
 8000cb8:	f7ff ffa2 	bl	8000c00 <SysTick_Config>
 8000cbc:	4603      	mov	r3, r0
}
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	3708      	adds	r7, #8
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bd80      	pop	{r7, pc}

08000cc6 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000cc6:	b480      	push	{r7}
 8000cc8:	b085      	sub	sp, #20
 8000cca:	af00      	add	r7, sp, #0
 8000ccc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000cd8:	b2db      	uxtb	r3, r3
 8000cda:	2b02      	cmp	r3, #2
 8000cdc:	d008      	beq.n	8000cf0 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	2204      	movs	r2, #4
 8000ce2:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000cec:	2301      	movs	r3, #1
 8000cee:	e020      	b.n	8000d32 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	681a      	ldr	r2, [r3, #0]
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	f022 020e 	bic.w	r2, r2, #14
 8000cfe:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	681a      	ldr	r2, [r3, #0]
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	f022 0201 	bic.w	r2, r2, #1
 8000d0e:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000d18:	2101      	movs	r1, #1
 8000d1a:	fa01 f202 	lsl.w	r2, r1, r2
 8000d1e:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	2201      	movs	r2, #1
 8000d24:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8000d30:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d32:	4618      	mov	r0, r3
 8000d34:	3714      	adds	r7, #20
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bc80      	pop	{r7}
 8000d3a:	4770      	bx	lr

08000d3c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b084      	sub	sp, #16
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000d44:	2300      	movs	r3, #0
 8000d46:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000d4e:	b2db      	uxtb	r3, r3
 8000d50:	2b02      	cmp	r3, #2
 8000d52:	d005      	beq.n	8000d60 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	2204      	movs	r2, #4
 8000d58:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000d5a:	2301      	movs	r3, #1
 8000d5c:	73fb      	strb	r3, [r7, #15]
 8000d5e:	e051      	b.n	8000e04 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	681a      	ldr	r2, [r3, #0]
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	f022 020e 	bic.w	r2, r2, #14
 8000d6e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	681a      	ldr	r2, [r3, #0]
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	f022 0201 	bic.w	r2, r2, #1
 8000d7e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	4a22      	ldr	r2, [pc, #136]	; (8000e10 <HAL_DMA_Abort_IT+0xd4>)
 8000d86:	4293      	cmp	r3, r2
 8000d88:	d029      	beq.n	8000dde <HAL_DMA_Abort_IT+0xa2>
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	4a21      	ldr	r2, [pc, #132]	; (8000e14 <HAL_DMA_Abort_IT+0xd8>)
 8000d90:	4293      	cmp	r3, r2
 8000d92:	d022      	beq.n	8000dda <HAL_DMA_Abort_IT+0x9e>
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	4a1f      	ldr	r2, [pc, #124]	; (8000e18 <HAL_DMA_Abort_IT+0xdc>)
 8000d9a:	4293      	cmp	r3, r2
 8000d9c:	d01a      	beq.n	8000dd4 <HAL_DMA_Abort_IT+0x98>
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	4a1e      	ldr	r2, [pc, #120]	; (8000e1c <HAL_DMA_Abort_IT+0xe0>)
 8000da4:	4293      	cmp	r3, r2
 8000da6:	d012      	beq.n	8000dce <HAL_DMA_Abort_IT+0x92>
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	4a1c      	ldr	r2, [pc, #112]	; (8000e20 <HAL_DMA_Abort_IT+0xe4>)
 8000dae:	4293      	cmp	r3, r2
 8000db0:	d00a      	beq.n	8000dc8 <HAL_DMA_Abort_IT+0x8c>
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	4a1b      	ldr	r2, [pc, #108]	; (8000e24 <HAL_DMA_Abort_IT+0xe8>)
 8000db8:	4293      	cmp	r3, r2
 8000dba:	d102      	bne.n	8000dc2 <HAL_DMA_Abort_IT+0x86>
 8000dbc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000dc0:	e00e      	b.n	8000de0 <HAL_DMA_Abort_IT+0xa4>
 8000dc2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000dc6:	e00b      	b.n	8000de0 <HAL_DMA_Abort_IT+0xa4>
 8000dc8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000dcc:	e008      	b.n	8000de0 <HAL_DMA_Abort_IT+0xa4>
 8000dce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000dd2:	e005      	b.n	8000de0 <HAL_DMA_Abort_IT+0xa4>
 8000dd4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000dd8:	e002      	b.n	8000de0 <HAL_DMA_Abort_IT+0xa4>
 8000dda:	2310      	movs	r3, #16
 8000ddc:	e000      	b.n	8000de0 <HAL_DMA_Abort_IT+0xa4>
 8000dde:	2301      	movs	r3, #1
 8000de0:	4a11      	ldr	r2, [pc, #68]	; (8000e28 <HAL_DMA_Abort_IT+0xec>)
 8000de2:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	2201      	movs	r2, #1
 8000de8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	2200      	movs	r2, #0
 8000df0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d003      	beq.n	8000e04 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e00:	6878      	ldr	r0, [r7, #4]
 8000e02:	4798      	blx	r3
    } 
  }
  return status;
 8000e04:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e06:	4618      	mov	r0, r3
 8000e08:	3710      	adds	r7, #16
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bd80      	pop	{r7, pc}
 8000e0e:	bf00      	nop
 8000e10:	40020008 	.word	0x40020008
 8000e14:	4002001c 	.word	0x4002001c
 8000e18:	40020030 	.word	0x40020030
 8000e1c:	40020044 	.word	0x40020044
 8000e20:	40020058 	.word	0x40020058
 8000e24:	4002006c 	.word	0x4002006c
 8000e28:	40020000 	.word	0x40020000

08000e2c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	b08b      	sub	sp, #44	; 0x2c
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
 8000e34:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000e36:	2300      	movs	r3, #0
 8000e38:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e3e:	e161      	b.n	8001104 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000e40:	2201      	movs	r2, #1
 8000e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e44:	fa02 f303 	lsl.w	r3, r2, r3
 8000e48:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e4a:	683b      	ldr	r3, [r7, #0]
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	69fa      	ldr	r2, [r7, #28]
 8000e50:	4013      	ands	r3, r2
 8000e52:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000e54:	69ba      	ldr	r2, [r7, #24]
 8000e56:	69fb      	ldr	r3, [r7, #28]
 8000e58:	429a      	cmp	r2, r3
 8000e5a:	f040 8150 	bne.w	80010fe <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000e5e:	683b      	ldr	r3, [r7, #0]
 8000e60:	685b      	ldr	r3, [r3, #4]
 8000e62:	4a97      	ldr	r2, [pc, #604]	; (80010c0 <HAL_GPIO_Init+0x294>)
 8000e64:	4293      	cmp	r3, r2
 8000e66:	d05e      	beq.n	8000f26 <HAL_GPIO_Init+0xfa>
 8000e68:	4a95      	ldr	r2, [pc, #596]	; (80010c0 <HAL_GPIO_Init+0x294>)
 8000e6a:	4293      	cmp	r3, r2
 8000e6c:	d875      	bhi.n	8000f5a <HAL_GPIO_Init+0x12e>
 8000e6e:	4a95      	ldr	r2, [pc, #596]	; (80010c4 <HAL_GPIO_Init+0x298>)
 8000e70:	4293      	cmp	r3, r2
 8000e72:	d058      	beq.n	8000f26 <HAL_GPIO_Init+0xfa>
 8000e74:	4a93      	ldr	r2, [pc, #588]	; (80010c4 <HAL_GPIO_Init+0x298>)
 8000e76:	4293      	cmp	r3, r2
 8000e78:	d86f      	bhi.n	8000f5a <HAL_GPIO_Init+0x12e>
 8000e7a:	4a93      	ldr	r2, [pc, #588]	; (80010c8 <HAL_GPIO_Init+0x29c>)
 8000e7c:	4293      	cmp	r3, r2
 8000e7e:	d052      	beq.n	8000f26 <HAL_GPIO_Init+0xfa>
 8000e80:	4a91      	ldr	r2, [pc, #580]	; (80010c8 <HAL_GPIO_Init+0x29c>)
 8000e82:	4293      	cmp	r3, r2
 8000e84:	d869      	bhi.n	8000f5a <HAL_GPIO_Init+0x12e>
 8000e86:	4a91      	ldr	r2, [pc, #580]	; (80010cc <HAL_GPIO_Init+0x2a0>)
 8000e88:	4293      	cmp	r3, r2
 8000e8a:	d04c      	beq.n	8000f26 <HAL_GPIO_Init+0xfa>
 8000e8c:	4a8f      	ldr	r2, [pc, #572]	; (80010cc <HAL_GPIO_Init+0x2a0>)
 8000e8e:	4293      	cmp	r3, r2
 8000e90:	d863      	bhi.n	8000f5a <HAL_GPIO_Init+0x12e>
 8000e92:	4a8f      	ldr	r2, [pc, #572]	; (80010d0 <HAL_GPIO_Init+0x2a4>)
 8000e94:	4293      	cmp	r3, r2
 8000e96:	d046      	beq.n	8000f26 <HAL_GPIO_Init+0xfa>
 8000e98:	4a8d      	ldr	r2, [pc, #564]	; (80010d0 <HAL_GPIO_Init+0x2a4>)
 8000e9a:	4293      	cmp	r3, r2
 8000e9c:	d85d      	bhi.n	8000f5a <HAL_GPIO_Init+0x12e>
 8000e9e:	2b12      	cmp	r3, #18
 8000ea0:	d82a      	bhi.n	8000ef8 <HAL_GPIO_Init+0xcc>
 8000ea2:	2b12      	cmp	r3, #18
 8000ea4:	d859      	bhi.n	8000f5a <HAL_GPIO_Init+0x12e>
 8000ea6:	a201      	add	r2, pc, #4	; (adr r2, 8000eac <HAL_GPIO_Init+0x80>)
 8000ea8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000eac:	08000f27 	.word	0x08000f27
 8000eb0:	08000f01 	.word	0x08000f01
 8000eb4:	08000f13 	.word	0x08000f13
 8000eb8:	08000f55 	.word	0x08000f55
 8000ebc:	08000f5b 	.word	0x08000f5b
 8000ec0:	08000f5b 	.word	0x08000f5b
 8000ec4:	08000f5b 	.word	0x08000f5b
 8000ec8:	08000f5b 	.word	0x08000f5b
 8000ecc:	08000f5b 	.word	0x08000f5b
 8000ed0:	08000f5b 	.word	0x08000f5b
 8000ed4:	08000f5b 	.word	0x08000f5b
 8000ed8:	08000f5b 	.word	0x08000f5b
 8000edc:	08000f5b 	.word	0x08000f5b
 8000ee0:	08000f5b 	.word	0x08000f5b
 8000ee4:	08000f5b 	.word	0x08000f5b
 8000ee8:	08000f5b 	.word	0x08000f5b
 8000eec:	08000f5b 	.word	0x08000f5b
 8000ef0:	08000f09 	.word	0x08000f09
 8000ef4:	08000f1d 	.word	0x08000f1d
 8000ef8:	4a76      	ldr	r2, [pc, #472]	; (80010d4 <HAL_GPIO_Init+0x2a8>)
 8000efa:	4293      	cmp	r3, r2
 8000efc:	d013      	beq.n	8000f26 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000efe:	e02c      	b.n	8000f5a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000f00:	683b      	ldr	r3, [r7, #0]
 8000f02:	68db      	ldr	r3, [r3, #12]
 8000f04:	623b      	str	r3, [r7, #32]
          break;
 8000f06:	e029      	b.n	8000f5c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000f08:	683b      	ldr	r3, [r7, #0]
 8000f0a:	68db      	ldr	r3, [r3, #12]
 8000f0c:	3304      	adds	r3, #4
 8000f0e:	623b      	str	r3, [r7, #32]
          break;
 8000f10:	e024      	b.n	8000f5c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000f12:	683b      	ldr	r3, [r7, #0]
 8000f14:	68db      	ldr	r3, [r3, #12]
 8000f16:	3308      	adds	r3, #8
 8000f18:	623b      	str	r3, [r7, #32]
          break;
 8000f1a:	e01f      	b.n	8000f5c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000f1c:	683b      	ldr	r3, [r7, #0]
 8000f1e:	68db      	ldr	r3, [r3, #12]
 8000f20:	330c      	adds	r3, #12
 8000f22:	623b      	str	r3, [r7, #32]
          break;
 8000f24:	e01a      	b.n	8000f5c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000f26:	683b      	ldr	r3, [r7, #0]
 8000f28:	689b      	ldr	r3, [r3, #8]
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d102      	bne.n	8000f34 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000f2e:	2304      	movs	r3, #4
 8000f30:	623b      	str	r3, [r7, #32]
          break;
 8000f32:	e013      	b.n	8000f5c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000f34:	683b      	ldr	r3, [r7, #0]
 8000f36:	689b      	ldr	r3, [r3, #8]
 8000f38:	2b01      	cmp	r3, #1
 8000f3a:	d105      	bne.n	8000f48 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000f3c:	2308      	movs	r3, #8
 8000f3e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	69fa      	ldr	r2, [r7, #28]
 8000f44:	611a      	str	r2, [r3, #16]
          break;
 8000f46:	e009      	b.n	8000f5c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000f48:	2308      	movs	r3, #8
 8000f4a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	69fa      	ldr	r2, [r7, #28]
 8000f50:	615a      	str	r2, [r3, #20]
          break;
 8000f52:	e003      	b.n	8000f5c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000f54:	2300      	movs	r3, #0
 8000f56:	623b      	str	r3, [r7, #32]
          break;
 8000f58:	e000      	b.n	8000f5c <HAL_GPIO_Init+0x130>
          break;
 8000f5a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000f5c:	69bb      	ldr	r3, [r7, #24]
 8000f5e:	2bff      	cmp	r3, #255	; 0xff
 8000f60:	d801      	bhi.n	8000f66 <HAL_GPIO_Init+0x13a>
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	e001      	b.n	8000f6a <HAL_GPIO_Init+0x13e>
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	3304      	adds	r3, #4
 8000f6a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000f6c:	69bb      	ldr	r3, [r7, #24]
 8000f6e:	2bff      	cmp	r3, #255	; 0xff
 8000f70:	d802      	bhi.n	8000f78 <HAL_GPIO_Init+0x14c>
 8000f72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f74:	009b      	lsls	r3, r3, #2
 8000f76:	e002      	b.n	8000f7e <HAL_GPIO_Init+0x152>
 8000f78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f7a:	3b08      	subs	r3, #8
 8000f7c:	009b      	lsls	r3, r3, #2
 8000f7e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000f80:	697b      	ldr	r3, [r7, #20]
 8000f82:	681a      	ldr	r2, [r3, #0]
 8000f84:	210f      	movs	r1, #15
 8000f86:	693b      	ldr	r3, [r7, #16]
 8000f88:	fa01 f303 	lsl.w	r3, r1, r3
 8000f8c:	43db      	mvns	r3, r3
 8000f8e:	401a      	ands	r2, r3
 8000f90:	6a39      	ldr	r1, [r7, #32]
 8000f92:	693b      	ldr	r3, [r7, #16]
 8000f94:	fa01 f303 	lsl.w	r3, r1, r3
 8000f98:	431a      	orrs	r2, r3
 8000f9a:	697b      	ldr	r3, [r7, #20]
 8000f9c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000f9e:	683b      	ldr	r3, [r7, #0]
 8000fa0:	685b      	ldr	r3, [r3, #4]
 8000fa2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	f000 80a9 	beq.w	80010fe <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000fac:	4b4a      	ldr	r3, [pc, #296]	; (80010d8 <HAL_GPIO_Init+0x2ac>)
 8000fae:	699b      	ldr	r3, [r3, #24]
 8000fb0:	4a49      	ldr	r2, [pc, #292]	; (80010d8 <HAL_GPIO_Init+0x2ac>)
 8000fb2:	f043 0301 	orr.w	r3, r3, #1
 8000fb6:	6193      	str	r3, [r2, #24]
 8000fb8:	4b47      	ldr	r3, [pc, #284]	; (80010d8 <HAL_GPIO_Init+0x2ac>)
 8000fba:	699b      	ldr	r3, [r3, #24]
 8000fbc:	f003 0301 	and.w	r3, r3, #1
 8000fc0:	60bb      	str	r3, [r7, #8]
 8000fc2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000fc4:	4a45      	ldr	r2, [pc, #276]	; (80010dc <HAL_GPIO_Init+0x2b0>)
 8000fc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fc8:	089b      	lsrs	r3, r3, #2
 8000fca:	3302      	adds	r3, #2
 8000fcc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fd0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000fd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fd4:	f003 0303 	and.w	r3, r3, #3
 8000fd8:	009b      	lsls	r3, r3, #2
 8000fda:	220f      	movs	r2, #15
 8000fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe0:	43db      	mvns	r3, r3
 8000fe2:	68fa      	ldr	r2, [r7, #12]
 8000fe4:	4013      	ands	r3, r2
 8000fe6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	4a3d      	ldr	r2, [pc, #244]	; (80010e0 <HAL_GPIO_Init+0x2b4>)
 8000fec:	4293      	cmp	r3, r2
 8000fee:	d00d      	beq.n	800100c <HAL_GPIO_Init+0x1e0>
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	4a3c      	ldr	r2, [pc, #240]	; (80010e4 <HAL_GPIO_Init+0x2b8>)
 8000ff4:	4293      	cmp	r3, r2
 8000ff6:	d007      	beq.n	8001008 <HAL_GPIO_Init+0x1dc>
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	4a3b      	ldr	r2, [pc, #236]	; (80010e8 <HAL_GPIO_Init+0x2bc>)
 8000ffc:	4293      	cmp	r3, r2
 8000ffe:	d101      	bne.n	8001004 <HAL_GPIO_Init+0x1d8>
 8001000:	2302      	movs	r3, #2
 8001002:	e004      	b.n	800100e <HAL_GPIO_Init+0x1e2>
 8001004:	2303      	movs	r3, #3
 8001006:	e002      	b.n	800100e <HAL_GPIO_Init+0x1e2>
 8001008:	2301      	movs	r3, #1
 800100a:	e000      	b.n	800100e <HAL_GPIO_Init+0x1e2>
 800100c:	2300      	movs	r3, #0
 800100e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001010:	f002 0203 	and.w	r2, r2, #3
 8001014:	0092      	lsls	r2, r2, #2
 8001016:	4093      	lsls	r3, r2
 8001018:	68fa      	ldr	r2, [r7, #12]
 800101a:	4313      	orrs	r3, r2
 800101c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800101e:	492f      	ldr	r1, [pc, #188]	; (80010dc <HAL_GPIO_Init+0x2b0>)
 8001020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001022:	089b      	lsrs	r3, r3, #2
 8001024:	3302      	adds	r3, #2
 8001026:	68fa      	ldr	r2, [r7, #12]
 8001028:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800102c:	683b      	ldr	r3, [r7, #0]
 800102e:	685b      	ldr	r3, [r3, #4]
 8001030:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001034:	2b00      	cmp	r3, #0
 8001036:	d006      	beq.n	8001046 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001038:	4b2c      	ldr	r3, [pc, #176]	; (80010ec <HAL_GPIO_Init+0x2c0>)
 800103a:	689a      	ldr	r2, [r3, #8]
 800103c:	492b      	ldr	r1, [pc, #172]	; (80010ec <HAL_GPIO_Init+0x2c0>)
 800103e:	69bb      	ldr	r3, [r7, #24]
 8001040:	4313      	orrs	r3, r2
 8001042:	608b      	str	r3, [r1, #8]
 8001044:	e006      	b.n	8001054 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001046:	4b29      	ldr	r3, [pc, #164]	; (80010ec <HAL_GPIO_Init+0x2c0>)
 8001048:	689a      	ldr	r2, [r3, #8]
 800104a:	69bb      	ldr	r3, [r7, #24]
 800104c:	43db      	mvns	r3, r3
 800104e:	4927      	ldr	r1, [pc, #156]	; (80010ec <HAL_GPIO_Init+0x2c0>)
 8001050:	4013      	ands	r3, r2
 8001052:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001054:	683b      	ldr	r3, [r7, #0]
 8001056:	685b      	ldr	r3, [r3, #4]
 8001058:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800105c:	2b00      	cmp	r3, #0
 800105e:	d006      	beq.n	800106e <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001060:	4b22      	ldr	r3, [pc, #136]	; (80010ec <HAL_GPIO_Init+0x2c0>)
 8001062:	68da      	ldr	r2, [r3, #12]
 8001064:	4921      	ldr	r1, [pc, #132]	; (80010ec <HAL_GPIO_Init+0x2c0>)
 8001066:	69bb      	ldr	r3, [r7, #24]
 8001068:	4313      	orrs	r3, r2
 800106a:	60cb      	str	r3, [r1, #12]
 800106c:	e006      	b.n	800107c <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800106e:	4b1f      	ldr	r3, [pc, #124]	; (80010ec <HAL_GPIO_Init+0x2c0>)
 8001070:	68da      	ldr	r2, [r3, #12]
 8001072:	69bb      	ldr	r3, [r7, #24]
 8001074:	43db      	mvns	r3, r3
 8001076:	491d      	ldr	r1, [pc, #116]	; (80010ec <HAL_GPIO_Init+0x2c0>)
 8001078:	4013      	ands	r3, r2
 800107a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	685b      	ldr	r3, [r3, #4]
 8001080:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001084:	2b00      	cmp	r3, #0
 8001086:	d006      	beq.n	8001096 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001088:	4b18      	ldr	r3, [pc, #96]	; (80010ec <HAL_GPIO_Init+0x2c0>)
 800108a:	685a      	ldr	r2, [r3, #4]
 800108c:	4917      	ldr	r1, [pc, #92]	; (80010ec <HAL_GPIO_Init+0x2c0>)
 800108e:	69bb      	ldr	r3, [r7, #24]
 8001090:	4313      	orrs	r3, r2
 8001092:	604b      	str	r3, [r1, #4]
 8001094:	e006      	b.n	80010a4 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001096:	4b15      	ldr	r3, [pc, #84]	; (80010ec <HAL_GPIO_Init+0x2c0>)
 8001098:	685a      	ldr	r2, [r3, #4]
 800109a:	69bb      	ldr	r3, [r7, #24]
 800109c:	43db      	mvns	r3, r3
 800109e:	4913      	ldr	r1, [pc, #76]	; (80010ec <HAL_GPIO_Init+0x2c0>)
 80010a0:	4013      	ands	r3, r2
 80010a2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80010a4:	683b      	ldr	r3, [r7, #0]
 80010a6:	685b      	ldr	r3, [r3, #4]
 80010a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d01f      	beq.n	80010f0 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80010b0:	4b0e      	ldr	r3, [pc, #56]	; (80010ec <HAL_GPIO_Init+0x2c0>)
 80010b2:	681a      	ldr	r2, [r3, #0]
 80010b4:	490d      	ldr	r1, [pc, #52]	; (80010ec <HAL_GPIO_Init+0x2c0>)
 80010b6:	69bb      	ldr	r3, [r7, #24]
 80010b8:	4313      	orrs	r3, r2
 80010ba:	600b      	str	r3, [r1, #0]
 80010bc:	e01f      	b.n	80010fe <HAL_GPIO_Init+0x2d2>
 80010be:	bf00      	nop
 80010c0:	10320000 	.word	0x10320000
 80010c4:	10310000 	.word	0x10310000
 80010c8:	10220000 	.word	0x10220000
 80010cc:	10210000 	.word	0x10210000
 80010d0:	10120000 	.word	0x10120000
 80010d4:	10110000 	.word	0x10110000
 80010d8:	40021000 	.word	0x40021000
 80010dc:	40010000 	.word	0x40010000
 80010e0:	40010800 	.word	0x40010800
 80010e4:	40010c00 	.word	0x40010c00
 80010e8:	40011000 	.word	0x40011000
 80010ec:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80010f0:	4b0b      	ldr	r3, [pc, #44]	; (8001120 <HAL_GPIO_Init+0x2f4>)
 80010f2:	681a      	ldr	r2, [r3, #0]
 80010f4:	69bb      	ldr	r3, [r7, #24]
 80010f6:	43db      	mvns	r3, r3
 80010f8:	4909      	ldr	r1, [pc, #36]	; (8001120 <HAL_GPIO_Init+0x2f4>)
 80010fa:	4013      	ands	r3, r2
 80010fc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80010fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001100:	3301      	adds	r3, #1
 8001102:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	681a      	ldr	r2, [r3, #0]
 8001108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800110a:	fa22 f303 	lsr.w	r3, r2, r3
 800110e:	2b00      	cmp	r3, #0
 8001110:	f47f ae96 	bne.w	8000e40 <HAL_GPIO_Init+0x14>
  }
}
 8001114:	bf00      	nop
 8001116:	bf00      	nop
 8001118:	372c      	adds	r7, #44	; 0x2c
 800111a:	46bd      	mov	sp, r7
 800111c:	bc80      	pop	{r7}
 800111e:	4770      	bx	lr
 8001120:	40010400 	.word	0x40010400

08001124 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001124:	b480      	push	{r7}
 8001126:	b085      	sub	sp, #20
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
 800112c:	460b      	mov	r3, r1
 800112e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	689a      	ldr	r2, [r3, #8]
 8001134:	887b      	ldrh	r3, [r7, #2]
 8001136:	4013      	ands	r3, r2
 8001138:	2b00      	cmp	r3, #0
 800113a:	d002      	beq.n	8001142 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800113c:	2301      	movs	r3, #1
 800113e:	73fb      	strb	r3, [r7, #15]
 8001140:	e001      	b.n	8001146 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001142:	2300      	movs	r3, #0
 8001144:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001146:	7bfb      	ldrb	r3, [r7, #15]
}
 8001148:	4618      	mov	r0, r3
 800114a:	3714      	adds	r7, #20
 800114c:	46bd      	mov	sp, r7
 800114e:	bc80      	pop	{r7}
 8001150:	4770      	bx	lr

08001152 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001152:	b480      	push	{r7}
 8001154:	b083      	sub	sp, #12
 8001156:	af00      	add	r7, sp, #0
 8001158:	6078      	str	r0, [r7, #4]
 800115a:	460b      	mov	r3, r1
 800115c:	807b      	strh	r3, [r7, #2]
 800115e:	4613      	mov	r3, r2
 8001160:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001162:	787b      	ldrb	r3, [r7, #1]
 8001164:	2b00      	cmp	r3, #0
 8001166:	d003      	beq.n	8001170 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001168:	887a      	ldrh	r2, [r7, #2]
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800116e:	e003      	b.n	8001178 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001170:	887b      	ldrh	r3, [r7, #2]
 8001172:	041a      	lsls	r2, r3, #16
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	611a      	str	r2, [r3, #16]
}
 8001178:	bf00      	nop
 800117a:	370c      	adds	r7, #12
 800117c:	46bd      	mov	sp, r7
 800117e:	bc80      	pop	{r7}
 8001180:	4770      	bx	lr
	...

08001184 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0
 800118a:	4603      	mov	r3, r0
 800118c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800118e:	4b08      	ldr	r3, [pc, #32]	; (80011b0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001190:	695a      	ldr	r2, [r3, #20]
 8001192:	88fb      	ldrh	r3, [r7, #6]
 8001194:	4013      	ands	r3, r2
 8001196:	2b00      	cmp	r3, #0
 8001198:	d006      	beq.n	80011a8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800119a:	4a05      	ldr	r2, [pc, #20]	; (80011b0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800119c:	88fb      	ldrh	r3, [r7, #6]
 800119e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80011a0:	88fb      	ldrh	r3, [r7, #6]
 80011a2:	4618      	mov	r0, r3
 80011a4:	f7ff f80c 	bl	80001c0 <HAL_GPIO_EXTI_Callback>
  }
}
 80011a8:	bf00      	nop
 80011aa:	3708      	adds	r7, #8
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	40010400 	.word	0x40010400

080011b4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b086      	sub	sp, #24
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d101      	bne.n	80011c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80011c2:	2301      	movs	r3, #1
 80011c4:	e272      	b.n	80016ac <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	f003 0301 	and.w	r3, r3, #1
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	f000 8087 	beq.w	80012e2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80011d4:	4b92      	ldr	r3, [pc, #584]	; (8001420 <HAL_RCC_OscConfig+0x26c>)
 80011d6:	685b      	ldr	r3, [r3, #4]
 80011d8:	f003 030c 	and.w	r3, r3, #12
 80011dc:	2b04      	cmp	r3, #4
 80011de:	d00c      	beq.n	80011fa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80011e0:	4b8f      	ldr	r3, [pc, #572]	; (8001420 <HAL_RCC_OscConfig+0x26c>)
 80011e2:	685b      	ldr	r3, [r3, #4]
 80011e4:	f003 030c 	and.w	r3, r3, #12
 80011e8:	2b08      	cmp	r3, #8
 80011ea:	d112      	bne.n	8001212 <HAL_RCC_OscConfig+0x5e>
 80011ec:	4b8c      	ldr	r3, [pc, #560]	; (8001420 <HAL_RCC_OscConfig+0x26c>)
 80011ee:	685b      	ldr	r3, [r3, #4]
 80011f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011f8:	d10b      	bne.n	8001212 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011fa:	4b89      	ldr	r3, [pc, #548]	; (8001420 <HAL_RCC_OscConfig+0x26c>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001202:	2b00      	cmp	r3, #0
 8001204:	d06c      	beq.n	80012e0 <HAL_RCC_OscConfig+0x12c>
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	685b      	ldr	r3, [r3, #4]
 800120a:	2b00      	cmp	r3, #0
 800120c:	d168      	bne.n	80012e0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800120e:	2301      	movs	r3, #1
 8001210:	e24c      	b.n	80016ac <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	685b      	ldr	r3, [r3, #4]
 8001216:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800121a:	d106      	bne.n	800122a <HAL_RCC_OscConfig+0x76>
 800121c:	4b80      	ldr	r3, [pc, #512]	; (8001420 <HAL_RCC_OscConfig+0x26c>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	4a7f      	ldr	r2, [pc, #508]	; (8001420 <HAL_RCC_OscConfig+0x26c>)
 8001222:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001226:	6013      	str	r3, [r2, #0]
 8001228:	e02e      	b.n	8001288 <HAL_RCC_OscConfig+0xd4>
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	685b      	ldr	r3, [r3, #4]
 800122e:	2b00      	cmp	r3, #0
 8001230:	d10c      	bne.n	800124c <HAL_RCC_OscConfig+0x98>
 8001232:	4b7b      	ldr	r3, [pc, #492]	; (8001420 <HAL_RCC_OscConfig+0x26c>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	4a7a      	ldr	r2, [pc, #488]	; (8001420 <HAL_RCC_OscConfig+0x26c>)
 8001238:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800123c:	6013      	str	r3, [r2, #0]
 800123e:	4b78      	ldr	r3, [pc, #480]	; (8001420 <HAL_RCC_OscConfig+0x26c>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	4a77      	ldr	r2, [pc, #476]	; (8001420 <HAL_RCC_OscConfig+0x26c>)
 8001244:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001248:	6013      	str	r3, [r2, #0]
 800124a:	e01d      	b.n	8001288 <HAL_RCC_OscConfig+0xd4>
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	685b      	ldr	r3, [r3, #4]
 8001250:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001254:	d10c      	bne.n	8001270 <HAL_RCC_OscConfig+0xbc>
 8001256:	4b72      	ldr	r3, [pc, #456]	; (8001420 <HAL_RCC_OscConfig+0x26c>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	4a71      	ldr	r2, [pc, #452]	; (8001420 <HAL_RCC_OscConfig+0x26c>)
 800125c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001260:	6013      	str	r3, [r2, #0]
 8001262:	4b6f      	ldr	r3, [pc, #444]	; (8001420 <HAL_RCC_OscConfig+0x26c>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	4a6e      	ldr	r2, [pc, #440]	; (8001420 <HAL_RCC_OscConfig+0x26c>)
 8001268:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800126c:	6013      	str	r3, [r2, #0]
 800126e:	e00b      	b.n	8001288 <HAL_RCC_OscConfig+0xd4>
 8001270:	4b6b      	ldr	r3, [pc, #428]	; (8001420 <HAL_RCC_OscConfig+0x26c>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	4a6a      	ldr	r2, [pc, #424]	; (8001420 <HAL_RCC_OscConfig+0x26c>)
 8001276:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800127a:	6013      	str	r3, [r2, #0]
 800127c:	4b68      	ldr	r3, [pc, #416]	; (8001420 <HAL_RCC_OscConfig+0x26c>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	4a67      	ldr	r2, [pc, #412]	; (8001420 <HAL_RCC_OscConfig+0x26c>)
 8001282:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001286:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	685b      	ldr	r3, [r3, #4]
 800128c:	2b00      	cmp	r3, #0
 800128e:	d013      	beq.n	80012b8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001290:	f7ff fbde 	bl	8000a50 <HAL_GetTick>
 8001294:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001296:	e008      	b.n	80012aa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001298:	f7ff fbda 	bl	8000a50 <HAL_GetTick>
 800129c:	4602      	mov	r2, r0
 800129e:	693b      	ldr	r3, [r7, #16]
 80012a0:	1ad3      	subs	r3, r2, r3
 80012a2:	2b64      	cmp	r3, #100	; 0x64
 80012a4:	d901      	bls.n	80012aa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80012a6:	2303      	movs	r3, #3
 80012a8:	e200      	b.n	80016ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012aa:	4b5d      	ldr	r3, [pc, #372]	; (8001420 <HAL_RCC_OscConfig+0x26c>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d0f0      	beq.n	8001298 <HAL_RCC_OscConfig+0xe4>
 80012b6:	e014      	b.n	80012e2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012b8:	f7ff fbca 	bl	8000a50 <HAL_GetTick>
 80012bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012be:	e008      	b.n	80012d2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012c0:	f7ff fbc6 	bl	8000a50 <HAL_GetTick>
 80012c4:	4602      	mov	r2, r0
 80012c6:	693b      	ldr	r3, [r7, #16]
 80012c8:	1ad3      	subs	r3, r2, r3
 80012ca:	2b64      	cmp	r3, #100	; 0x64
 80012cc:	d901      	bls.n	80012d2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80012ce:	2303      	movs	r3, #3
 80012d0:	e1ec      	b.n	80016ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012d2:	4b53      	ldr	r3, [pc, #332]	; (8001420 <HAL_RCC_OscConfig+0x26c>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d1f0      	bne.n	80012c0 <HAL_RCC_OscConfig+0x10c>
 80012de:	e000      	b.n	80012e2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	f003 0302 	and.w	r3, r3, #2
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d063      	beq.n	80013b6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80012ee:	4b4c      	ldr	r3, [pc, #304]	; (8001420 <HAL_RCC_OscConfig+0x26c>)
 80012f0:	685b      	ldr	r3, [r3, #4]
 80012f2:	f003 030c 	and.w	r3, r3, #12
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d00b      	beq.n	8001312 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80012fa:	4b49      	ldr	r3, [pc, #292]	; (8001420 <HAL_RCC_OscConfig+0x26c>)
 80012fc:	685b      	ldr	r3, [r3, #4]
 80012fe:	f003 030c 	and.w	r3, r3, #12
 8001302:	2b08      	cmp	r3, #8
 8001304:	d11c      	bne.n	8001340 <HAL_RCC_OscConfig+0x18c>
 8001306:	4b46      	ldr	r3, [pc, #280]	; (8001420 <HAL_RCC_OscConfig+0x26c>)
 8001308:	685b      	ldr	r3, [r3, #4]
 800130a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800130e:	2b00      	cmp	r3, #0
 8001310:	d116      	bne.n	8001340 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001312:	4b43      	ldr	r3, [pc, #268]	; (8001420 <HAL_RCC_OscConfig+0x26c>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	f003 0302 	and.w	r3, r3, #2
 800131a:	2b00      	cmp	r3, #0
 800131c:	d005      	beq.n	800132a <HAL_RCC_OscConfig+0x176>
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	691b      	ldr	r3, [r3, #16]
 8001322:	2b01      	cmp	r3, #1
 8001324:	d001      	beq.n	800132a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001326:	2301      	movs	r3, #1
 8001328:	e1c0      	b.n	80016ac <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800132a:	4b3d      	ldr	r3, [pc, #244]	; (8001420 <HAL_RCC_OscConfig+0x26c>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	695b      	ldr	r3, [r3, #20]
 8001336:	00db      	lsls	r3, r3, #3
 8001338:	4939      	ldr	r1, [pc, #228]	; (8001420 <HAL_RCC_OscConfig+0x26c>)
 800133a:	4313      	orrs	r3, r2
 800133c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800133e:	e03a      	b.n	80013b6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	691b      	ldr	r3, [r3, #16]
 8001344:	2b00      	cmp	r3, #0
 8001346:	d020      	beq.n	800138a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001348:	4b36      	ldr	r3, [pc, #216]	; (8001424 <HAL_RCC_OscConfig+0x270>)
 800134a:	2201      	movs	r2, #1
 800134c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800134e:	f7ff fb7f 	bl	8000a50 <HAL_GetTick>
 8001352:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001354:	e008      	b.n	8001368 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001356:	f7ff fb7b 	bl	8000a50 <HAL_GetTick>
 800135a:	4602      	mov	r2, r0
 800135c:	693b      	ldr	r3, [r7, #16]
 800135e:	1ad3      	subs	r3, r2, r3
 8001360:	2b02      	cmp	r3, #2
 8001362:	d901      	bls.n	8001368 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001364:	2303      	movs	r3, #3
 8001366:	e1a1      	b.n	80016ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001368:	4b2d      	ldr	r3, [pc, #180]	; (8001420 <HAL_RCC_OscConfig+0x26c>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	f003 0302 	and.w	r3, r3, #2
 8001370:	2b00      	cmp	r3, #0
 8001372:	d0f0      	beq.n	8001356 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001374:	4b2a      	ldr	r3, [pc, #168]	; (8001420 <HAL_RCC_OscConfig+0x26c>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	695b      	ldr	r3, [r3, #20]
 8001380:	00db      	lsls	r3, r3, #3
 8001382:	4927      	ldr	r1, [pc, #156]	; (8001420 <HAL_RCC_OscConfig+0x26c>)
 8001384:	4313      	orrs	r3, r2
 8001386:	600b      	str	r3, [r1, #0]
 8001388:	e015      	b.n	80013b6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800138a:	4b26      	ldr	r3, [pc, #152]	; (8001424 <HAL_RCC_OscConfig+0x270>)
 800138c:	2200      	movs	r2, #0
 800138e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001390:	f7ff fb5e 	bl	8000a50 <HAL_GetTick>
 8001394:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001396:	e008      	b.n	80013aa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001398:	f7ff fb5a 	bl	8000a50 <HAL_GetTick>
 800139c:	4602      	mov	r2, r0
 800139e:	693b      	ldr	r3, [r7, #16]
 80013a0:	1ad3      	subs	r3, r2, r3
 80013a2:	2b02      	cmp	r3, #2
 80013a4:	d901      	bls.n	80013aa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80013a6:	2303      	movs	r3, #3
 80013a8:	e180      	b.n	80016ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013aa:	4b1d      	ldr	r3, [pc, #116]	; (8001420 <HAL_RCC_OscConfig+0x26c>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	f003 0302 	and.w	r3, r3, #2
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d1f0      	bne.n	8001398 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	f003 0308 	and.w	r3, r3, #8
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d03a      	beq.n	8001438 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	699b      	ldr	r3, [r3, #24]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d019      	beq.n	80013fe <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80013ca:	4b17      	ldr	r3, [pc, #92]	; (8001428 <HAL_RCC_OscConfig+0x274>)
 80013cc:	2201      	movs	r2, #1
 80013ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013d0:	f7ff fb3e 	bl	8000a50 <HAL_GetTick>
 80013d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013d6:	e008      	b.n	80013ea <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80013d8:	f7ff fb3a 	bl	8000a50 <HAL_GetTick>
 80013dc:	4602      	mov	r2, r0
 80013de:	693b      	ldr	r3, [r7, #16]
 80013e0:	1ad3      	subs	r3, r2, r3
 80013e2:	2b02      	cmp	r3, #2
 80013e4:	d901      	bls.n	80013ea <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80013e6:	2303      	movs	r3, #3
 80013e8:	e160      	b.n	80016ac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013ea:	4b0d      	ldr	r3, [pc, #52]	; (8001420 <HAL_RCC_OscConfig+0x26c>)
 80013ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013ee:	f003 0302 	and.w	r3, r3, #2
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d0f0      	beq.n	80013d8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80013f6:	2001      	movs	r0, #1
 80013f8:	f000 face 	bl	8001998 <RCC_Delay>
 80013fc:	e01c      	b.n	8001438 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80013fe:	4b0a      	ldr	r3, [pc, #40]	; (8001428 <HAL_RCC_OscConfig+0x274>)
 8001400:	2200      	movs	r2, #0
 8001402:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001404:	f7ff fb24 	bl	8000a50 <HAL_GetTick>
 8001408:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800140a:	e00f      	b.n	800142c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800140c:	f7ff fb20 	bl	8000a50 <HAL_GetTick>
 8001410:	4602      	mov	r2, r0
 8001412:	693b      	ldr	r3, [r7, #16]
 8001414:	1ad3      	subs	r3, r2, r3
 8001416:	2b02      	cmp	r3, #2
 8001418:	d908      	bls.n	800142c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800141a:	2303      	movs	r3, #3
 800141c:	e146      	b.n	80016ac <HAL_RCC_OscConfig+0x4f8>
 800141e:	bf00      	nop
 8001420:	40021000 	.word	0x40021000
 8001424:	42420000 	.word	0x42420000
 8001428:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800142c:	4b92      	ldr	r3, [pc, #584]	; (8001678 <HAL_RCC_OscConfig+0x4c4>)
 800142e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001430:	f003 0302 	and.w	r3, r3, #2
 8001434:	2b00      	cmp	r3, #0
 8001436:	d1e9      	bne.n	800140c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	f003 0304 	and.w	r3, r3, #4
 8001440:	2b00      	cmp	r3, #0
 8001442:	f000 80a6 	beq.w	8001592 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001446:	2300      	movs	r3, #0
 8001448:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800144a:	4b8b      	ldr	r3, [pc, #556]	; (8001678 <HAL_RCC_OscConfig+0x4c4>)
 800144c:	69db      	ldr	r3, [r3, #28]
 800144e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001452:	2b00      	cmp	r3, #0
 8001454:	d10d      	bne.n	8001472 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001456:	4b88      	ldr	r3, [pc, #544]	; (8001678 <HAL_RCC_OscConfig+0x4c4>)
 8001458:	69db      	ldr	r3, [r3, #28]
 800145a:	4a87      	ldr	r2, [pc, #540]	; (8001678 <HAL_RCC_OscConfig+0x4c4>)
 800145c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001460:	61d3      	str	r3, [r2, #28]
 8001462:	4b85      	ldr	r3, [pc, #532]	; (8001678 <HAL_RCC_OscConfig+0x4c4>)
 8001464:	69db      	ldr	r3, [r3, #28]
 8001466:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800146a:	60bb      	str	r3, [r7, #8]
 800146c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800146e:	2301      	movs	r3, #1
 8001470:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001472:	4b82      	ldr	r3, [pc, #520]	; (800167c <HAL_RCC_OscConfig+0x4c8>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800147a:	2b00      	cmp	r3, #0
 800147c:	d118      	bne.n	80014b0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800147e:	4b7f      	ldr	r3, [pc, #508]	; (800167c <HAL_RCC_OscConfig+0x4c8>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	4a7e      	ldr	r2, [pc, #504]	; (800167c <HAL_RCC_OscConfig+0x4c8>)
 8001484:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001488:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800148a:	f7ff fae1 	bl	8000a50 <HAL_GetTick>
 800148e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001490:	e008      	b.n	80014a4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001492:	f7ff fadd 	bl	8000a50 <HAL_GetTick>
 8001496:	4602      	mov	r2, r0
 8001498:	693b      	ldr	r3, [r7, #16]
 800149a:	1ad3      	subs	r3, r2, r3
 800149c:	2b64      	cmp	r3, #100	; 0x64
 800149e:	d901      	bls.n	80014a4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80014a0:	2303      	movs	r3, #3
 80014a2:	e103      	b.n	80016ac <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014a4:	4b75      	ldr	r3, [pc, #468]	; (800167c <HAL_RCC_OscConfig+0x4c8>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d0f0      	beq.n	8001492 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	68db      	ldr	r3, [r3, #12]
 80014b4:	2b01      	cmp	r3, #1
 80014b6:	d106      	bne.n	80014c6 <HAL_RCC_OscConfig+0x312>
 80014b8:	4b6f      	ldr	r3, [pc, #444]	; (8001678 <HAL_RCC_OscConfig+0x4c4>)
 80014ba:	6a1b      	ldr	r3, [r3, #32]
 80014bc:	4a6e      	ldr	r2, [pc, #440]	; (8001678 <HAL_RCC_OscConfig+0x4c4>)
 80014be:	f043 0301 	orr.w	r3, r3, #1
 80014c2:	6213      	str	r3, [r2, #32]
 80014c4:	e02d      	b.n	8001522 <HAL_RCC_OscConfig+0x36e>
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	68db      	ldr	r3, [r3, #12]
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d10c      	bne.n	80014e8 <HAL_RCC_OscConfig+0x334>
 80014ce:	4b6a      	ldr	r3, [pc, #424]	; (8001678 <HAL_RCC_OscConfig+0x4c4>)
 80014d0:	6a1b      	ldr	r3, [r3, #32]
 80014d2:	4a69      	ldr	r2, [pc, #420]	; (8001678 <HAL_RCC_OscConfig+0x4c4>)
 80014d4:	f023 0301 	bic.w	r3, r3, #1
 80014d8:	6213      	str	r3, [r2, #32]
 80014da:	4b67      	ldr	r3, [pc, #412]	; (8001678 <HAL_RCC_OscConfig+0x4c4>)
 80014dc:	6a1b      	ldr	r3, [r3, #32]
 80014de:	4a66      	ldr	r2, [pc, #408]	; (8001678 <HAL_RCC_OscConfig+0x4c4>)
 80014e0:	f023 0304 	bic.w	r3, r3, #4
 80014e4:	6213      	str	r3, [r2, #32]
 80014e6:	e01c      	b.n	8001522 <HAL_RCC_OscConfig+0x36e>
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	68db      	ldr	r3, [r3, #12]
 80014ec:	2b05      	cmp	r3, #5
 80014ee:	d10c      	bne.n	800150a <HAL_RCC_OscConfig+0x356>
 80014f0:	4b61      	ldr	r3, [pc, #388]	; (8001678 <HAL_RCC_OscConfig+0x4c4>)
 80014f2:	6a1b      	ldr	r3, [r3, #32]
 80014f4:	4a60      	ldr	r2, [pc, #384]	; (8001678 <HAL_RCC_OscConfig+0x4c4>)
 80014f6:	f043 0304 	orr.w	r3, r3, #4
 80014fa:	6213      	str	r3, [r2, #32]
 80014fc:	4b5e      	ldr	r3, [pc, #376]	; (8001678 <HAL_RCC_OscConfig+0x4c4>)
 80014fe:	6a1b      	ldr	r3, [r3, #32]
 8001500:	4a5d      	ldr	r2, [pc, #372]	; (8001678 <HAL_RCC_OscConfig+0x4c4>)
 8001502:	f043 0301 	orr.w	r3, r3, #1
 8001506:	6213      	str	r3, [r2, #32]
 8001508:	e00b      	b.n	8001522 <HAL_RCC_OscConfig+0x36e>
 800150a:	4b5b      	ldr	r3, [pc, #364]	; (8001678 <HAL_RCC_OscConfig+0x4c4>)
 800150c:	6a1b      	ldr	r3, [r3, #32]
 800150e:	4a5a      	ldr	r2, [pc, #360]	; (8001678 <HAL_RCC_OscConfig+0x4c4>)
 8001510:	f023 0301 	bic.w	r3, r3, #1
 8001514:	6213      	str	r3, [r2, #32]
 8001516:	4b58      	ldr	r3, [pc, #352]	; (8001678 <HAL_RCC_OscConfig+0x4c4>)
 8001518:	6a1b      	ldr	r3, [r3, #32]
 800151a:	4a57      	ldr	r2, [pc, #348]	; (8001678 <HAL_RCC_OscConfig+0x4c4>)
 800151c:	f023 0304 	bic.w	r3, r3, #4
 8001520:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	68db      	ldr	r3, [r3, #12]
 8001526:	2b00      	cmp	r3, #0
 8001528:	d015      	beq.n	8001556 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800152a:	f7ff fa91 	bl	8000a50 <HAL_GetTick>
 800152e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001530:	e00a      	b.n	8001548 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001532:	f7ff fa8d 	bl	8000a50 <HAL_GetTick>
 8001536:	4602      	mov	r2, r0
 8001538:	693b      	ldr	r3, [r7, #16]
 800153a:	1ad3      	subs	r3, r2, r3
 800153c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001540:	4293      	cmp	r3, r2
 8001542:	d901      	bls.n	8001548 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001544:	2303      	movs	r3, #3
 8001546:	e0b1      	b.n	80016ac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001548:	4b4b      	ldr	r3, [pc, #300]	; (8001678 <HAL_RCC_OscConfig+0x4c4>)
 800154a:	6a1b      	ldr	r3, [r3, #32]
 800154c:	f003 0302 	and.w	r3, r3, #2
 8001550:	2b00      	cmp	r3, #0
 8001552:	d0ee      	beq.n	8001532 <HAL_RCC_OscConfig+0x37e>
 8001554:	e014      	b.n	8001580 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001556:	f7ff fa7b 	bl	8000a50 <HAL_GetTick>
 800155a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800155c:	e00a      	b.n	8001574 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800155e:	f7ff fa77 	bl	8000a50 <HAL_GetTick>
 8001562:	4602      	mov	r2, r0
 8001564:	693b      	ldr	r3, [r7, #16]
 8001566:	1ad3      	subs	r3, r2, r3
 8001568:	f241 3288 	movw	r2, #5000	; 0x1388
 800156c:	4293      	cmp	r3, r2
 800156e:	d901      	bls.n	8001574 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001570:	2303      	movs	r3, #3
 8001572:	e09b      	b.n	80016ac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001574:	4b40      	ldr	r3, [pc, #256]	; (8001678 <HAL_RCC_OscConfig+0x4c4>)
 8001576:	6a1b      	ldr	r3, [r3, #32]
 8001578:	f003 0302 	and.w	r3, r3, #2
 800157c:	2b00      	cmp	r3, #0
 800157e:	d1ee      	bne.n	800155e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001580:	7dfb      	ldrb	r3, [r7, #23]
 8001582:	2b01      	cmp	r3, #1
 8001584:	d105      	bne.n	8001592 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001586:	4b3c      	ldr	r3, [pc, #240]	; (8001678 <HAL_RCC_OscConfig+0x4c4>)
 8001588:	69db      	ldr	r3, [r3, #28]
 800158a:	4a3b      	ldr	r2, [pc, #236]	; (8001678 <HAL_RCC_OscConfig+0x4c4>)
 800158c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001590:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	69db      	ldr	r3, [r3, #28]
 8001596:	2b00      	cmp	r3, #0
 8001598:	f000 8087 	beq.w	80016aa <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800159c:	4b36      	ldr	r3, [pc, #216]	; (8001678 <HAL_RCC_OscConfig+0x4c4>)
 800159e:	685b      	ldr	r3, [r3, #4]
 80015a0:	f003 030c 	and.w	r3, r3, #12
 80015a4:	2b08      	cmp	r3, #8
 80015a6:	d061      	beq.n	800166c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	69db      	ldr	r3, [r3, #28]
 80015ac:	2b02      	cmp	r3, #2
 80015ae:	d146      	bne.n	800163e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015b0:	4b33      	ldr	r3, [pc, #204]	; (8001680 <HAL_RCC_OscConfig+0x4cc>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015b6:	f7ff fa4b 	bl	8000a50 <HAL_GetTick>
 80015ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015bc:	e008      	b.n	80015d0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015be:	f7ff fa47 	bl	8000a50 <HAL_GetTick>
 80015c2:	4602      	mov	r2, r0
 80015c4:	693b      	ldr	r3, [r7, #16]
 80015c6:	1ad3      	subs	r3, r2, r3
 80015c8:	2b02      	cmp	r3, #2
 80015ca:	d901      	bls.n	80015d0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80015cc:	2303      	movs	r3, #3
 80015ce:	e06d      	b.n	80016ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015d0:	4b29      	ldr	r3, [pc, #164]	; (8001678 <HAL_RCC_OscConfig+0x4c4>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d1f0      	bne.n	80015be <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	6a1b      	ldr	r3, [r3, #32]
 80015e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80015e4:	d108      	bne.n	80015f8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80015e6:	4b24      	ldr	r3, [pc, #144]	; (8001678 <HAL_RCC_OscConfig+0x4c4>)
 80015e8:	685b      	ldr	r3, [r3, #4]
 80015ea:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	689b      	ldr	r3, [r3, #8]
 80015f2:	4921      	ldr	r1, [pc, #132]	; (8001678 <HAL_RCC_OscConfig+0x4c4>)
 80015f4:	4313      	orrs	r3, r2
 80015f6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80015f8:	4b1f      	ldr	r3, [pc, #124]	; (8001678 <HAL_RCC_OscConfig+0x4c4>)
 80015fa:	685b      	ldr	r3, [r3, #4]
 80015fc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	6a19      	ldr	r1, [r3, #32]
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001608:	430b      	orrs	r3, r1
 800160a:	491b      	ldr	r1, [pc, #108]	; (8001678 <HAL_RCC_OscConfig+0x4c4>)
 800160c:	4313      	orrs	r3, r2
 800160e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001610:	4b1b      	ldr	r3, [pc, #108]	; (8001680 <HAL_RCC_OscConfig+0x4cc>)
 8001612:	2201      	movs	r2, #1
 8001614:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001616:	f7ff fa1b 	bl	8000a50 <HAL_GetTick>
 800161a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800161c:	e008      	b.n	8001630 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800161e:	f7ff fa17 	bl	8000a50 <HAL_GetTick>
 8001622:	4602      	mov	r2, r0
 8001624:	693b      	ldr	r3, [r7, #16]
 8001626:	1ad3      	subs	r3, r2, r3
 8001628:	2b02      	cmp	r3, #2
 800162a:	d901      	bls.n	8001630 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800162c:	2303      	movs	r3, #3
 800162e:	e03d      	b.n	80016ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001630:	4b11      	ldr	r3, [pc, #68]	; (8001678 <HAL_RCC_OscConfig+0x4c4>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001638:	2b00      	cmp	r3, #0
 800163a:	d0f0      	beq.n	800161e <HAL_RCC_OscConfig+0x46a>
 800163c:	e035      	b.n	80016aa <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800163e:	4b10      	ldr	r3, [pc, #64]	; (8001680 <HAL_RCC_OscConfig+0x4cc>)
 8001640:	2200      	movs	r2, #0
 8001642:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001644:	f7ff fa04 	bl	8000a50 <HAL_GetTick>
 8001648:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800164a:	e008      	b.n	800165e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800164c:	f7ff fa00 	bl	8000a50 <HAL_GetTick>
 8001650:	4602      	mov	r2, r0
 8001652:	693b      	ldr	r3, [r7, #16]
 8001654:	1ad3      	subs	r3, r2, r3
 8001656:	2b02      	cmp	r3, #2
 8001658:	d901      	bls.n	800165e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800165a:	2303      	movs	r3, #3
 800165c:	e026      	b.n	80016ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800165e:	4b06      	ldr	r3, [pc, #24]	; (8001678 <HAL_RCC_OscConfig+0x4c4>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001666:	2b00      	cmp	r3, #0
 8001668:	d1f0      	bne.n	800164c <HAL_RCC_OscConfig+0x498>
 800166a:	e01e      	b.n	80016aa <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	69db      	ldr	r3, [r3, #28]
 8001670:	2b01      	cmp	r3, #1
 8001672:	d107      	bne.n	8001684 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001674:	2301      	movs	r3, #1
 8001676:	e019      	b.n	80016ac <HAL_RCC_OscConfig+0x4f8>
 8001678:	40021000 	.word	0x40021000
 800167c:	40007000 	.word	0x40007000
 8001680:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001684:	4b0b      	ldr	r3, [pc, #44]	; (80016b4 <HAL_RCC_OscConfig+0x500>)
 8001686:	685b      	ldr	r3, [r3, #4]
 8001688:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	6a1b      	ldr	r3, [r3, #32]
 8001694:	429a      	cmp	r2, r3
 8001696:	d106      	bne.n	80016a6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016a2:	429a      	cmp	r2, r3
 80016a4:	d001      	beq.n	80016aa <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80016a6:	2301      	movs	r3, #1
 80016a8:	e000      	b.n	80016ac <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80016aa:	2300      	movs	r3, #0
}
 80016ac:	4618      	mov	r0, r3
 80016ae:	3718      	adds	r7, #24
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bd80      	pop	{r7, pc}
 80016b4:	40021000 	.word	0x40021000

080016b8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b084      	sub	sp, #16
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
 80016c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d101      	bne.n	80016cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80016c8:	2301      	movs	r3, #1
 80016ca:	e0d0      	b.n	800186e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80016cc:	4b6a      	ldr	r3, [pc, #424]	; (8001878 <HAL_RCC_ClockConfig+0x1c0>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	f003 0307 	and.w	r3, r3, #7
 80016d4:	683a      	ldr	r2, [r7, #0]
 80016d6:	429a      	cmp	r2, r3
 80016d8:	d910      	bls.n	80016fc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016da:	4b67      	ldr	r3, [pc, #412]	; (8001878 <HAL_RCC_ClockConfig+0x1c0>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f023 0207 	bic.w	r2, r3, #7
 80016e2:	4965      	ldr	r1, [pc, #404]	; (8001878 <HAL_RCC_ClockConfig+0x1c0>)
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	4313      	orrs	r3, r2
 80016e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80016ea:	4b63      	ldr	r3, [pc, #396]	; (8001878 <HAL_RCC_ClockConfig+0x1c0>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f003 0307 	and.w	r3, r3, #7
 80016f2:	683a      	ldr	r2, [r7, #0]
 80016f4:	429a      	cmp	r2, r3
 80016f6:	d001      	beq.n	80016fc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80016f8:	2301      	movs	r3, #1
 80016fa:	e0b8      	b.n	800186e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	f003 0302 	and.w	r3, r3, #2
 8001704:	2b00      	cmp	r3, #0
 8001706:	d020      	beq.n	800174a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	f003 0304 	and.w	r3, r3, #4
 8001710:	2b00      	cmp	r3, #0
 8001712:	d005      	beq.n	8001720 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001714:	4b59      	ldr	r3, [pc, #356]	; (800187c <HAL_RCC_ClockConfig+0x1c4>)
 8001716:	685b      	ldr	r3, [r3, #4]
 8001718:	4a58      	ldr	r2, [pc, #352]	; (800187c <HAL_RCC_ClockConfig+0x1c4>)
 800171a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800171e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	f003 0308 	and.w	r3, r3, #8
 8001728:	2b00      	cmp	r3, #0
 800172a:	d005      	beq.n	8001738 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800172c:	4b53      	ldr	r3, [pc, #332]	; (800187c <HAL_RCC_ClockConfig+0x1c4>)
 800172e:	685b      	ldr	r3, [r3, #4]
 8001730:	4a52      	ldr	r2, [pc, #328]	; (800187c <HAL_RCC_ClockConfig+0x1c4>)
 8001732:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001736:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001738:	4b50      	ldr	r3, [pc, #320]	; (800187c <HAL_RCC_ClockConfig+0x1c4>)
 800173a:	685b      	ldr	r3, [r3, #4]
 800173c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	689b      	ldr	r3, [r3, #8]
 8001744:	494d      	ldr	r1, [pc, #308]	; (800187c <HAL_RCC_ClockConfig+0x1c4>)
 8001746:	4313      	orrs	r3, r2
 8001748:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	f003 0301 	and.w	r3, r3, #1
 8001752:	2b00      	cmp	r3, #0
 8001754:	d040      	beq.n	80017d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	685b      	ldr	r3, [r3, #4]
 800175a:	2b01      	cmp	r3, #1
 800175c:	d107      	bne.n	800176e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800175e:	4b47      	ldr	r3, [pc, #284]	; (800187c <HAL_RCC_ClockConfig+0x1c4>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001766:	2b00      	cmp	r3, #0
 8001768:	d115      	bne.n	8001796 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800176a:	2301      	movs	r3, #1
 800176c:	e07f      	b.n	800186e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	685b      	ldr	r3, [r3, #4]
 8001772:	2b02      	cmp	r3, #2
 8001774:	d107      	bne.n	8001786 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001776:	4b41      	ldr	r3, [pc, #260]	; (800187c <HAL_RCC_ClockConfig+0x1c4>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800177e:	2b00      	cmp	r3, #0
 8001780:	d109      	bne.n	8001796 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001782:	2301      	movs	r3, #1
 8001784:	e073      	b.n	800186e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001786:	4b3d      	ldr	r3, [pc, #244]	; (800187c <HAL_RCC_ClockConfig+0x1c4>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f003 0302 	and.w	r3, r3, #2
 800178e:	2b00      	cmp	r3, #0
 8001790:	d101      	bne.n	8001796 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001792:	2301      	movs	r3, #1
 8001794:	e06b      	b.n	800186e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001796:	4b39      	ldr	r3, [pc, #228]	; (800187c <HAL_RCC_ClockConfig+0x1c4>)
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	f023 0203 	bic.w	r2, r3, #3
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	685b      	ldr	r3, [r3, #4]
 80017a2:	4936      	ldr	r1, [pc, #216]	; (800187c <HAL_RCC_ClockConfig+0x1c4>)
 80017a4:	4313      	orrs	r3, r2
 80017a6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80017a8:	f7ff f952 	bl	8000a50 <HAL_GetTick>
 80017ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017ae:	e00a      	b.n	80017c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017b0:	f7ff f94e 	bl	8000a50 <HAL_GetTick>
 80017b4:	4602      	mov	r2, r0
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	1ad3      	subs	r3, r2, r3
 80017ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80017be:	4293      	cmp	r3, r2
 80017c0:	d901      	bls.n	80017c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80017c2:	2303      	movs	r3, #3
 80017c4:	e053      	b.n	800186e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017c6:	4b2d      	ldr	r3, [pc, #180]	; (800187c <HAL_RCC_ClockConfig+0x1c4>)
 80017c8:	685b      	ldr	r3, [r3, #4]
 80017ca:	f003 020c 	and.w	r2, r3, #12
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	685b      	ldr	r3, [r3, #4]
 80017d2:	009b      	lsls	r3, r3, #2
 80017d4:	429a      	cmp	r2, r3
 80017d6:	d1eb      	bne.n	80017b0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80017d8:	4b27      	ldr	r3, [pc, #156]	; (8001878 <HAL_RCC_ClockConfig+0x1c0>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f003 0307 	and.w	r3, r3, #7
 80017e0:	683a      	ldr	r2, [r7, #0]
 80017e2:	429a      	cmp	r2, r3
 80017e4:	d210      	bcs.n	8001808 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017e6:	4b24      	ldr	r3, [pc, #144]	; (8001878 <HAL_RCC_ClockConfig+0x1c0>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	f023 0207 	bic.w	r2, r3, #7
 80017ee:	4922      	ldr	r1, [pc, #136]	; (8001878 <HAL_RCC_ClockConfig+0x1c0>)
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	4313      	orrs	r3, r2
 80017f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80017f6:	4b20      	ldr	r3, [pc, #128]	; (8001878 <HAL_RCC_ClockConfig+0x1c0>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f003 0307 	and.w	r3, r3, #7
 80017fe:	683a      	ldr	r2, [r7, #0]
 8001800:	429a      	cmp	r2, r3
 8001802:	d001      	beq.n	8001808 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001804:	2301      	movs	r3, #1
 8001806:	e032      	b.n	800186e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f003 0304 	and.w	r3, r3, #4
 8001810:	2b00      	cmp	r3, #0
 8001812:	d008      	beq.n	8001826 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001814:	4b19      	ldr	r3, [pc, #100]	; (800187c <HAL_RCC_ClockConfig+0x1c4>)
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	68db      	ldr	r3, [r3, #12]
 8001820:	4916      	ldr	r1, [pc, #88]	; (800187c <HAL_RCC_ClockConfig+0x1c4>)
 8001822:	4313      	orrs	r3, r2
 8001824:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f003 0308 	and.w	r3, r3, #8
 800182e:	2b00      	cmp	r3, #0
 8001830:	d009      	beq.n	8001846 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001832:	4b12      	ldr	r3, [pc, #72]	; (800187c <HAL_RCC_ClockConfig+0x1c4>)
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	691b      	ldr	r3, [r3, #16]
 800183e:	00db      	lsls	r3, r3, #3
 8001840:	490e      	ldr	r1, [pc, #56]	; (800187c <HAL_RCC_ClockConfig+0x1c4>)
 8001842:	4313      	orrs	r3, r2
 8001844:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001846:	f000 f821 	bl	800188c <HAL_RCC_GetSysClockFreq>
 800184a:	4602      	mov	r2, r0
 800184c:	4b0b      	ldr	r3, [pc, #44]	; (800187c <HAL_RCC_ClockConfig+0x1c4>)
 800184e:	685b      	ldr	r3, [r3, #4]
 8001850:	091b      	lsrs	r3, r3, #4
 8001852:	f003 030f 	and.w	r3, r3, #15
 8001856:	490a      	ldr	r1, [pc, #40]	; (8001880 <HAL_RCC_ClockConfig+0x1c8>)
 8001858:	5ccb      	ldrb	r3, [r1, r3]
 800185a:	fa22 f303 	lsr.w	r3, r2, r3
 800185e:	4a09      	ldr	r2, [pc, #36]	; (8001884 <HAL_RCC_ClockConfig+0x1cc>)
 8001860:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001862:	4b09      	ldr	r3, [pc, #36]	; (8001888 <HAL_RCC_ClockConfig+0x1d0>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	4618      	mov	r0, r3
 8001868:	f7ff f8b0 	bl	80009cc <HAL_InitTick>

  return HAL_OK;
 800186c:	2300      	movs	r3, #0
}
 800186e:	4618      	mov	r0, r3
 8001870:	3710      	adds	r7, #16
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	40022000 	.word	0x40022000
 800187c:	40021000 	.word	0x40021000
 8001880:	08003be4 	.word	0x08003be4
 8001884:	20000004 	.word	0x20000004
 8001888:	20000008 	.word	0x20000008

0800188c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800188c:	b480      	push	{r7}
 800188e:	b087      	sub	sp, #28
 8001890:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001892:	2300      	movs	r3, #0
 8001894:	60fb      	str	r3, [r7, #12]
 8001896:	2300      	movs	r3, #0
 8001898:	60bb      	str	r3, [r7, #8]
 800189a:	2300      	movs	r3, #0
 800189c:	617b      	str	r3, [r7, #20]
 800189e:	2300      	movs	r3, #0
 80018a0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80018a2:	2300      	movs	r3, #0
 80018a4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80018a6:	4b1e      	ldr	r3, [pc, #120]	; (8001920 <HAL_RCC_GetSysClockFreq+0x94>)
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	f003 030c 	and.w	r3, r3, #12
 80018b2:	2b04      	cmp	r3, #4
 80018b4:	d002      	beq.n	80018bc <HAL_RCC_GetSysClockFreq+0x30>
 80018b6:	2b08      	cmp	r3, #8
 80018b8:	d003      	beq.n	80018c2 <HAL_RCC_GetSysClockFreq+0x36>
 80018ba:	e027      	b.n	800190c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80018bc:	4b19      	ldr	r3, [pc, #100]	; (8001924 <HAL_RCC_GetSysClockFreq+0x98>)
 80018be:	613b      	str	r3, [r7, #16]
      break;
 80018c0:	e027      	b.n	8001912 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	0c9b      	lsrs	r3, r3, #18
 80018c6:	f003 030f 	and.w	r3, r3, #15
 80018ca:	4a17      	ldr	r2, [pc, #92]	; (8001928 <HAL_RCC_GetSysClockFreq+0x9c>)
 80018cc:	5cd3      	ldrb	r3, [r2, r3]
 80018ce:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d010      	beq.n	80018fc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80018da:	4b11      	ldr	r3, [pc, #68]	; (8001920 <HAL_RCC_GetSysClockFreq+0x94>)
 80018dc:	685b      	ldr	r3, [r3, #4]
 80018de:	0c5b      	lsrs	r3, r3, #17
 80018e0:	f003 0301 	and.w	r3, r3, #1
 80018e4:	4a11      	ldr	r2, [pc, #68]	; (800192c <HAL_RCC_GetSysClockFreq+0xa0>)
 80018e6:	5cd3      	ldrb	r3, [r2, r3]
 80018e8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	4a0d      	ldr	r2, [pc, #52]	; (8001924 <HAL_RCC_GetSysClockFreq+0x98>)
 80018ee:	fb03 f202 	mul.w	r2, r3, r2
 80018f2:	68bb      	ldr	r3, [r7, #8]
 80018f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80018f8:	617b      	str	r3, [r7, #20]
 80018fa:	e004      	b.n	8001906 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	4a0c      	ldr	r2, [pc, #48]	; (8001930 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001900:	fb02 f303 	mul.w	r3, r2, r3
 8001904:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001906:	697b      	ldr	r3, [r7, #20]
 8001908:	613b      	str	r3, [r7, #16]
      break;
 800190a:	e002      	b.n	8001912 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800190c:	4b05      	ldr	r3, [pc, #20]	; (8001924 <HAL_RCC_GetSysClockFreq+0x98>)
 800190e:	613b      	str	r3, [r7, #16]
      break;
 8001910:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001912:	693b      	ldr	r3, [r7, #16]
}
 8001914:	4618      	mov	r0, r3
 8001916:	371c      	adds	r7, #28
 8001918:	46bd      	mov	sp, r7
 800191a:	bc80      	pop	{r7}
 800191c:	4770      	bx	lr
 800191e:	bf00      	nop
 8001920:	40021000 	.word	0x40021000
 8001924:	007a1200 	.word	0x007a1200
 8001928:	08003bfc 	.word	0x08003bfc
 800192c:	08003c0c 	.word	0x08003c0c
 8001930:	003d0900 	.word	0x003d0900

08001934 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001934:	b480      	push	{r7}
 8001936:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001938:	4b02      	ldr	r3, [pc, #8]	; (8001944 <HAL_RCC_GetHCLKFreq+0x10>)
 800193a:	681b      	ldr	r3, [r3, #0]
}
 800193c:	4618      	mov	r0, r3
 800193e:	46bd      	mov	sp, r7
 8001940:	bc80      	pop	{r7}
 8001942:	4770      	bx	lr
 8001944:	20000004 	.word	0x20000004

08001948 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800194c:	f7ff fff2 	bl	8001934 <HAL_RCC_GetHCLKFreq>
 8001950:	4602      	mov	r2, r0
 8001952:	4b05      	ldr	r3, [pc, #20]	; (8001968 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001954:	685b      	ldr	r3, [r3, #4]
 8001956:	0a1b      	lsrs	r3, r3, #8
 8001958:	f003 0307 	and.w	r3, r3, #7
 800195c:	4903      	ldr	r1, [pc, #12]	; (800196c <HAL_RCC_GetPCLK1Freq+0x24>)
 800195e:	5ccb      	ldrb	r3, [r1, r3]
 8001960:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001964:	4618      	mov	r0, r3
 8001966:	bd80      	pop	{r7, pc}
 8001968:	40021000 	.word	0x40021000
 800196c:	08003bf4 	.word	0x08003bf4

08001970 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001974:	f7ff ffde 	bl	8001934 <HAL_RCC_GetHCLKFreq>
 8001978:	4602      	mov	r2, r0
 800197a:	4b05      	ldr	r3, [pc, #20]	; (8001990 <HAL_RCC_GetPCLK2Freq+0x20>)
 800197c:	685b      	ldr	r3, [r3, #4]
 800197e:	0adb      	lsrs	r3, r3, #11
 8001980:	f003 0307 	and.w	r3, r3, #7
 8001984:	4903      	ldr	r1, [pc, #12]	; (8001994 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001986:	5ccb      	ldrb	r3, [r1, r3]
 8001988:	fa22 f303 	lsr.w	r3, r2, r3
}
 800198c:	4618      	mov	r0, r3
 800198e:	bd80      	pop	{r7, pc}
 8001990:	40021000 	.word	0x40021000
 8001994:	08003bf4 	.word	0x08003bf4

08001998 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001998:	b480      	push	{r7}
 800199a:	b085      	sub	sp, #20
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80019a0:	4b0a      	ldr	r3, [pc, #40]	; (80019cc <RCC_Delay+0x34>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4a0a      	ldr	r2, [pc, #40]	; (80019d0 <RCC_Delay+0x38>)
 80019a6:	fba2 2303 	umull	r2, r3, r2, r3
 80019aa:	0a5b      	lsrs	r3, r3, #9
 80019ac:	687a      	ldr	r2, [r7, #4]
 80019ae:	fb02 f303 	mul.w	r3, r2, r3
 80019b2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80019b4:	bf00      	nop
  }
  while (Delay --);
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	1e5a      	subs	r2, r3, #1
 80019ba:	60fa      	str	r2, [r7, #12]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d1f9      	bne.n	80019b4 <RCC_Delay+0x1c>
}
 80019c0:	bf00      	nop
 80019c2:	bf00      	nop
 80019c4:	3714      	adds	r7, #20
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bc80      	pop	{r7}
 80019ca:	4770      	bx	lr
 80019cc:	20000004 	.word	0x20000004
 80019d0:	10624dd3 	.word	0x10624dd3

080019d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b082      	sub	sp, #8
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d101      	bne.n	80019e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80019e2:	2301      	movs	r3, #1
 80019e4:	e041      	b.n	8001a6a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80019ec:	b2db      	uxtb	r3, r3
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d106      	bne.n	8001a00 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	2200      	movs	r2, #0
 80019f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80019fa:	6878      	ldr	r0, [r7, #4]
 80019fc:	f7fe fe96 	bl	800072c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	2202      	movs	r2, #2
 8001a04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681a      	ldr	r2, [r3, #0]
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	3304      	adds	r3, #4
 8001a10:	4619      	mov	r1, r3
 8001a12:	4610      	mov	r0, r2
 8001a14:	f000 faac 	bl	8001f70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	2201      	movs	r2, #1
 8001a1c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	2201      	movs	r2, #1
 8001a24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	2201      	movs	r2, #1
 8001a2c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	2201      	movs	r2, #1
 8001a34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	2201      	movs	r2, #1
 8001a3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	2201      	movs	r2, #1
 8001a44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	2201      	movs	r2, #1
 8001a54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	2201      	movs	r2, #1
 8001a5c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	2201      	movs	r2, #1
 8001a64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001a68:	2300      	movs	r3, #0
}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	3708      	adds	r7, #8
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}

08001a72 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001a72:	b580      	push	{r7, lr}
 8001a74:	b082      	sub	sp, #8
 8001a76:	af00      	add	r7, sp, #0
 8001a78:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d101      	bne.n	8001a84 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001a80:	2301      	movs	r3, #1
 8001a82:	e041      	b.n	8001b08 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001a8a:	b2db      	uxtb	r3, r3
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d106      	bne.n	8001a9e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	2200      	movs	r2, #0
 8001a94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001a98:	6878      	ldr	r0, [r7, #4]
 8001a9a:	f000 f839 	bl	8001b10 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	2202      	movs	r2, #2
 8001aa2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681a      	ldr	r2, [r3, #0]
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	3304      	adds	r3, #4
 8001aae:	4619      	mov	r1, r3
 8001ab0:	4610      	mov	r0, r2
 8001ab2:	f000 fa5d 	bl	8001f70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	2201      	movs	r2, #1
 8001aba:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	2201      	movs	r2, #1
 8001ac2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	2201      	movs	r2, #1
 8001aca:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	2201      	movs	r2, #1
 8001ad2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	2201      	movs	r2, #1
 8001ada:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	2201      	movs	r2, #1
 8001ae2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	2201      	movs	r2, #1
 8001aea:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	2201      	movs	r2, #1
 8001af2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	2201      	movs	r2, #1
 8001afa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	2201      	movs	r2, #1
 8001b02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001b06:	2300      	movs	r3, #0
}
 8001b08:	4618      	mov	r0, r3
 8001b0a:	3708      	adds	r7, #8
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}

08001b10 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8001b10:	b480      	push	{r7}
 8001b12:	b083      	sub	sp, #12
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8001b18:	bf00      	nop
 8001b1a:	370c      	adds	r7, #12
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bc80      	pop	{r7}
 8001b20:	4770      	bx	lr
	...

08001b24 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b084      	sub	sp, #16
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
 8001b2c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d109      	bne.n	8001b48 <HAL_TIM_PWM_Start+0x24>
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001b3a:	b2db      	uxtb	r3, r3
 8001b3c:	2b01      	cmp	r3, #1
 8001b3e:	bf14      	ite	ne
 8001b40:	2301      	movne	r3, #1
 8001b42:	2300      	moveq	r3, #0
 8001b44:	b2db      	uxtb	r3, r3
 8001b46:	e022      	b.n	8001b8e <HAL_TIM_PWM_Start+0x6a>
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	2b04      	cmp	r3, #4
 8001b4c:	d109      	bne.n	8001b62 <HAL_TIM_PWM_Start+0x3e>
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8001b54:	b2db      	uxtb	r3, r3
 8001b56:	2b01      	cmp	r3, #1
 8001b58:	bf14      	ite	ne
 8001b5a:	2301      	movne	r3, #1
 8001b5c:	2300      	moveq	r3, #0
 8001b5e:	b2db      	uxtb	r3, r3
 8001b60:	e015      	b.n	8001b8e <HAL_TIM_PWM_Start+0x6a>
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	2b08      	cmp	r3, #8
 8001b66:	d109      	bne.n	8001b7c <HAL_TIM_PWM_Start+0x58>
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001b6e:	b2db      	uxtb	r3, r3
 8001b70:	2b01      	cmp	r3, #1
 8001b72:	bf14      	ite	ne
 8001b74:	2301      	movne	r3, #1
 8001b76:	2300      	moveq	r3, #0
 8001b78:	b2db      	uxtb	r3, r3
 8001b7a:	e008      	b.n	8001b8e <HAL_TIM_PWM_Start+0x6a>
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001b82:	b2db      	uxtb	r3, r3
 8001b84:	2b01      	cmp	r3, #1
 8001b86:	bf14      	ite	ne
 8001b88:	2301      	movne	r3, #1
 8001b8a:	2300      	moveq	r3, #0
 8001b8c:	b2db      	uxtb	r3, r3
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d001      	beq.n	8001b96 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8001b92:	2301      	movs	r3, #1
 8001b94:	e059      	b.n	8001c4a <HAL_TIM_PWM_Start+0x126>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d104      	bne.n	8001ba6 <HAL_TIM_PWM_Start+0x82>
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	2202      	movs	r2, #2
 8001ba0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001ba4:	e013      	b.n	8001bce <HAL_TIM_PWM_Start+0xaa>
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	2b04      	cmp	r3, #4
 8001baa:	d104      	bne.n	8001bb6 <HAL_TIM_PWM_Start+0x92>
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	2202      	movs	r2, #2
 8001bb0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001bb4:	e00b      	b.n	8001bce <HAL_TIM_PWM_Start+0xaa>
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	2b08      	cmp	r3, #8
 8001bba:	d104      	bne.n	8001bc6 <HAL_TIM_PWM_Start+0xa2>
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	2202      	movs	r2, #2
 8001bc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001bc4:	e003      	b.n	8001bce <HAL_TIM_PWM_Start+0xaa>
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	2202      	movs	r2, #2
 8001bca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	2201      	movs	r2, #1
 8001bd4:	6839      	ldr	r1, [r7, #0]
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	f000 fc40 	bl	800245c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4a1c      	ldr	r2, [pc, #112]	; (8001c54 <HAL_TIM_PWM_Start+0x130>)
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d107      	bne.n	8001bf6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001bf4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	4a16      	ldr	r2, [pc, #88]	; (8001c54 <HAL_TIM_PWM_Start+0x130>)
 8001bfc:	4293      	cmp	r3, r2
 8001bfe:	d009      	beq.n	8001c14 <HAL_TIM_PWM_Start+0xf0>
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c08:	d004      	beq.n	8001c14 <HAL_TIM_PWM_Start+0xf0>
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4a12      	ldr	r2, [pc, #72]	; (8001c58 <HAL_TIM_PWM_Start+0x134>)
 8001c10:	4293      	cmp	r3, r2
 8001c12:	d111      	bne.n	8001c38 <HAL_TIM_PWM_Start+0x114>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	689b      	ldr	r3, [r3, #8]
 8001c1a:	f003 0307 	and.w	r3, r3, #7
 8001c1e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	2b06      	cmp	r3, #6
 8001c24:	d010      	beq.n	8001c48 <HAL_TIM_PWM_Start+0x124>
    {
      __HAL_TIM_ENABLE(htim);
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	681a      	ldr	r2, [r3, #0]
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f042 0201 	orr.w	r2, r2, #1
 8001c34:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001c36:	e007      	b.n	8001c48 <HAL_TIM_PWM_Start+0x124>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	681a      	ldr	r2, [r3, #0]
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f042 0201 	orr.w	r2, r2, #1
 8001c46:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001c48:	2300      	movs	r3, #0
}
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	3710      	adds	r7, #16
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}
 8001c52:	bf00      	nop
 8001c54:	40012c00 	.word	0x40012c00
 8001c58:	40000400 	.word	0x40000400

08001c5c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b086      	sub	sp, #24
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	60f8      	str	r0, [r7, #12]
 8001c64:	60b9      	str	r1, [r7, #8]
 8001c66:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001c72:	2b01      	cmp	r3, #1
 8001c74:	d101      	bne.n	8001c7a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8001c76:	2302      	movs	r3, #2
 8001c78:	e0ae      	b.n	8001dd8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	2201      	movs	r2, #1
 8001c7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	2b0c      	cmp	r3, #12
 8001c86:	f200 809f 	bhi.w	8001dc8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8001c8a:	a201      	add	r2, pc, #4	; (adr r2, 8001c90 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8001c8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c90:	08001cc5 	.word	0x08001cc5
 8001c94:	08001dc9 	.word	0x08001dc9
 8001c98:	08001dc9 	.word	0x08001dc9
 8001c9c:	08001dc9 	.word	0x08001dc9
 8001ca0:	08001d05 	.word	0x08001d05
 8001ca4:	08001dc9 	.word	0x08001dc9
 8001ca8:	08001dc9 	.word	0x08001dc9
 8001cac:	08001dc9 	.word	0x08001dc9
 8001cb0:	08001d47 	.word	0x08001d47
 8001cb4:	08001dc9 	.word	0x08001dc9
 8001cb8:	08001dc9 	.word	0x08001dc9
 8001cbc:	08001dc9 	.word	0x08001dc9
 8001cc0:	08001d87 	.word	0x08001d87
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	68b9      	ldr	r1, [r7, #8]
 8001cca:	4618      	mov	r0, r3
 8001ccc:	f000 f9a8 	bl	8002020 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	699a      	ldr	r2, [r3, #24]
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f042 0208 	orr.w	r2, r2, #8
 8001cde:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	699a      	ldr	r2, [r3, #24]
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f022 0204 	bic.w	r2, r2, #4
 8001cee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	6999      	ldr	r1, [r3, #24]
 8001cf6:	68bb      	ldr	r3, [r7, #8]
 8001cf8:	691a      	ldr	r2, [r3, #16]
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	430a      	orrs	r2, r1
 8001d00:	619a      	str	r2, [r3, #24]
      break;
 8001d02:	e064      	b.n	8001dce <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	68b9      	ldr	r1, [r7, #8]
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	f000 f9ee 	bl	80020ec <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	699a      	ldr	r2, [r3, #24]
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001d1e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	699a      	ldr	r2, [r3, #24]
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001d2e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	6999      	ldr	r1, [r3, #24]
 8001d36:	68bb      	ldr	r3, [r7, #8]
 8001d38:	691b      	ldr	r3, [r3, #16]
 8001d3a:	021a      	lsls	r2, r3, #8
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	430a      	orrs	r2, r1
 8001d42:	619a      	str	r2, [r3, #24]
      break;
 8001d44:	e043      	b.n	8001dce <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	68b9      	ldr	r1, [r7, #8]
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	f000 fa37 	bl	80021c0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	69da      	ldr	r2, [r3, #28]
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f042 0208 	orr.w	r2, r2, #8
 8001d60:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	69da      	ldr	r2, [r3, #28]
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f022 0204 	bic.w	r2, r2, #4
 8001d70:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	69d9      	ldr	r1, [r3, #28]
 8001d78:	68bb      	ldr	r3, [r7, #8]
 8001d7a:	691a      	ldr	r2, [r3, #16]
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	430a      	orrs	r2, r1
 8001d82:	61da      	str	r2, [r3, #28]
      break;
 8001d84:	e023      	b.n	8001dce <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	68b9      	ldr	r1, [r7, #8]
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	f000 fa81 	bl	8002294 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	69da      	ldr	r2, [r3, #28]
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001da0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	69da      	ldr	r2, [r3, #28]
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001db0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	69d9      	ldr	r1, [r3, #28]
 8001db8:	68bb      	ldr	r3, [r7, #8]
 8001dba:	691b      	ldr	r3, [r3, #16]
 8001dbc:	021a      	lsls	r2, r3, #8
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	430a      	orrs	r2, r1
 8001dc4:	61da      	str	r2, [r3, #28]
      break;
 8001dc6:	e002      	b.n	8001dce <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8001dc8:	2301      	movs	r3, #1
 8001dca:	75fb      	strb	r3, [r7, #23]
      break;
 8001dcc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8001dd6:	7dfb      	ldrb	r3, [r7, #23]
}
 8001dd8:	4618      	mov	r0, r3
 8001dda:	3718      	adds	r7, #24
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bd80      	pop	{r7, pc}

08001de0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b084      	sub	sp, #16
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
 8001de8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001dea:	2300      	movs	r3, #0
 8001dec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001df4:	2b01      	cmp	r3, #1
 8001df6:	d101      	bne.n	8001dfc <HAL_TIM_ConfigClockSource+0x1c>
 8001df8:	2302      	movs	r3, #2
 8001dfa:	e0b4      	b.n	8001f66 <HAL_TIM_ConfigClockSource+0x186>
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	2201      	movs	r2, #1
 8001e00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	2202      	movs	r2, #2
 8001e08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	689b      	ldr	r3, [r3, #8]
 8001e12:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001e14:	68bb      	ldr	r3, [r7, #8]
 8001e16:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8001e1a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001e1c:	68bb      	ldr	r3, [r7, #8]
 8001e1e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001e22:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	68ba      	ldr	r2, [r7, #8]
 8001e2a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001e34:	d03e      	beq.n	8001eb4 <HAL_TIM_ConfigClockSource+0xd4>
 8001e36:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001e3a:	f200 8087 	bhi.w	8001f4c <HAL_TIM_ConfigClockSource+0x16c>
 8001e3e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e42:	f000 8086 	beq.w	8001f52 <HAL_TIM_ConfigClockSource+0x172>
 8001e46:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e4a:	d87f      	bhi.n	8001f4c <HAL_TIM_ConfigClockSource+0x16c>
 8001e4c:	2b70      	cmp	r3, #112	; 0x70
 8001e4e:	d01a      	beq.n	8001e86 <HAL_TIM_ConfigClockSource+0xa6>
 8001e50:	2b70      	cmp	r3, #112	; 0x70
 8001e52:	d87b      	bhi.n	8001f4c <HAL_TIM_ConfigClockSource+0x16c>
 8001e54:	2b60      	cmp	r3, #96	; 0x60
 8001e56:	d050      	beq.n	8001efa <HAL_TIM_ConfigClockSource+0x11a>
 8001e58:	2b60      	cmp	r3, #96	; 0x60
 8001e5a:	d877      	bhi.n	8001f4c <HAL_TIM_ConfigClockSource+0x16c>
 8001e5c:	2b50      	cmp	r3, #80	; 0x50
 8001e5e:	d03c      	beq.n	8001eda <HAL_TIM_ConfigClockSource+0xfa>
 8001e60:	2b50      	cmp	r3, #80	; 0x50
 8001e62:	d873      	bhi.n	8001f4c <HAL_TIM_ConfigClockSource+0x16c>
 8001e64:	2b40      	cmp	r3, #64	; 0x40
 8001e66:	d058      	beq.n	8001f1a <HAL_TIM_ConfigClockSource+0x13a>
 8001e68:	2b40      	cmp	r3, #64	; 0x40
 8001e6a:	d86f      	bhi.n	8001f4c <HAL_TIM_ConfigClockSource+0x16c>
 8001e6c:	2b30      	cmp	r3, #48	; 0x30
 8001e6e:	d064      	beq.n	8001f3a <HAL_TIM_ConfigClockSource+0x15a>
 8001e70:	2b30      	cmp	r3, #48	; 0x30
 8001e72:	d86b      	bhi.n	8001f4c <HAL_TIM_ConfigClockSource+0x16c>
 8001e74:	2b20      	cmp	r3, #32
 8001e76:	d060      	beq.n	8001f3a <HAL_TIM_ConfigClockSource+0x15a>
 8001e78:	2b20      	cmp	r3, #32
 8001e7a:	d867      	bhi.n	8001f4c <HAL_TIM_ConfigClockSource+0x16c>
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d05c      	beq.n	8001f3a <HAL_TIM_ConfigClockSource+0x15a>
 8001e80:	2b10      	cmp	r3, #16
 8001e82:	d05a      	beq.n	8001f3a <HAL_TIM_ConfigClockSource+0x15a>
 8001e84:	e062      	b.n	8001f4c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001e96:	f000 fac2 	bl	800241e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	689b      	ldr	r3, [r3, #8]
 8001ea0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001ea2:	68bb      	ldr	r3, [r7, #8]
 8001ea4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8001ea8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	68ba      	ldr	r2, [r7, #8]
 8001eb0:	609a      	str	r2, [r3, #8]
      break;
 8001eb2:	e04f      	b.n	8001f54 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001ec4:	f000 faab 	bl	800241e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	689a      	ldr	r2, [r3, #8]
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001ed6:	609a      	str	r2, [r3, #8]
      break;
 8001ed8:	e03c      	b.n	8001f54 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001ee6:	461a      	mov	r2, r3
 8001ee8:	f000 fa22 	bl	8002330 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	2150      	movs	r1, #80	; 0x50
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	f000 fa79 	bl	80023ea <TIM_ITRx_SetConfig>
      break;
 8001ef8:	e02c      	b.n	8001f54 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001f06:	461a      	mov	r2, r3
 8001f08:	f000 fa40 	bl	800238c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	2160      	movs	r1, #96	; 0x60
 8001f12:	4618      	mov	r0, r3
 8001f14:	f000 fa69 	bl	80023ea <TIM_ITRx_SetConfig>
      break;
 8001f18:	e01c      	b.n	8001f54 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001f26:	461a      	mov	r2, r3
 8001f28:	f000 fa02 	bl	8002330 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	2140      	movs	r1, #64	; 0x40
 8001f32:	4618      	mov	r0, r3
 8001f34:	f000 fa59 	bl	80023ea <TIM_ITRx_SetConfig>
      break;
 8001f38:	e00c      	b.n	8001f54 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681a      	ldr	r2, [r3, #0]
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4619      	mov	r1, r3
 8001f44:	4610      	mov	r0, r2
 8001f46:	f000 fa50 	bl	80023ea <TIM_ITRx_SetConfig>
      break;
 8001f4a:	e003      	b.n	8001f54 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8001f4c:	2301      	movs	r3, #1
 8001f4e:	73fb      	strb	r3, [r7, #15]
      break;
 8001f50:	e000      	b.n	8001f54 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8001f52:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2201      	movs	r2, #1
 8001f58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	2200      	movs	r2, #0
 8001f60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8001f64:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f66:	4618      	mov	r0, r3
 8001f68:	3710      	adds	r7, #16
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}
	...

08001f70 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001f70:	b480      	push	{r7}
 8001f72:	b085      	sub	sp, #20
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
 8001f78:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	4a25      	ldr	r2, [pc, #148]	; (8002018 <TIM_Base_SetConfig+0xa8>)
 8001f84:	4293      	cmp	r3, r2
 8001f86:	d007      	beq.n	8001f98 <TIM_Base_SetConfig+0x28>
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f8e:	d003      	beq.n	8001f98 <TIM_Base_SetConfig+0x28>
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	4a22      	ldr	r2, [pc, #136]	; (800201c <TIM_Base_SetConfig+0xac>)
 8001f94:	4293      	cmp	r3, r2
 8001f96:	d108      	bne.n	8001faa <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001f9e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	685b      	ldr	r3, [r3, #4]
 8001fa4:	68fa      	ldr	r2, [r7, #12]
 8001fa6:	4313      	orrs	r3, r2
 8001fa8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	4a1a      	ldr	r2, [pc, #104]	; (8002018 <TIM_Base_SetConfig+0xa8>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d007      	beq.n	8001fc2 <TIM_Base_SetConfig+0x52>
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fb8:	d003      	beq.n	8001fc2 <TIM_Base_SetConfig+0x52>
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	4a17      	ldr	r2, [pc, #92]	; (800201c <TIM_Base_SetConfig+0xac>)
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	d108      	bne.n	8001fd4 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001fc8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	68db      	ldr	r3, [r3, #12]
 8001fce:	68fa      	ldr	r2, [r7, #12]
 8001fd0:	4313      	orrs	r3, r2
 8001fd2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	695b      	ldr	r3, [r3, #20]
 8001fde:	4313      	orrs	r3, r2
 8001fe0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	68fa      	ldr	r2, [r7, #12]
 8001fe6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	689a      	ldr	r2, [r3, #8]
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	681a      	ldr	r2, [r3, #0]
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	4a07      	ldr	r2, [pc, #28]	; (8002018 <TIM_Base_SetConfig+0xa8>)
 8001ffc:	4293      	cmp	r3, r2
 8001ffe:	d103      	bne.n	8002008 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	691a      	ldr	r2, [r3, #16]
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	2201      	movs	r2, #1
 800200c:	615a      	str	r2, [r3, #20]
}
 800200e:	bf00      	nop
 8002010:	3714      	adds	r7, #20
 8002012:	46bd      	mov	sp, r7
 8002014:	bc80      	pop	{r7}
 8002016:	4770      	bx	lr
 8002018:	40012c00 	.word	0x40012c00
 800201c:	40000400 	.word	0x40000400

08002020 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002020:	b480      	push	{r7}
 8002022:	b087      	sub	sp, #28
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
 8002028:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6a1b      	ldr	r3, [r3, #32]
 800202e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	6a1b      	ldr	r3, [r3, #32]
 8002034:	f023 0201 	bic.w	r2, r3, #1
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	685b      	ldr	r3, [r3, #4]
 8002040:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	699b      	ldr	r3, [r3, #24]
 8002046:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800204e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	f023 0303 	bic.w	r3, r3, #3
 8002056:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	68fa      	ldr	r2, [r7, #12]
 800205e:	4313      	orrs	r3, r2
 8002060:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002062:	697b      	ldr	r3, [r7, #20]
 8002064:	f023 0302 	bic.w	r3, r3, #2
 8002068:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	689b      	ldr	r3, [r3, #8]
 800206e:	697a      	ldr	r2, [r7, #20]
 8002070:	4313      	orrs	r3, r2
 8002072:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	4a1c      	ldr	r2, [pc, #112]	; (80020e8 <TIM_OC1_SetConfig+0xc8>)
 8002078:	4293      	cmp	r3, r2
 800207a:	d10c      	bne.n	8002096 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800207c:	697b      	ldr	r3, [r7, #20]
 800207e:	f023 0308 	bic.w	r3, r3, #8
 8002082:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	68db      	ldr	r3, [r3, #12]
 8002088:	697a      	ldr	r2, [r7, #20]
 800208a:	4313      	orrs	r3, r2
 800208c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800208e:	697b      	ldr	r3, [r7, #20]
 8002090:	f023 0304 	bic.w	r3, r3, #4
 8002094:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	4a13      	ldr	r2, [pc, #76]	; (80020e8 <TIM_OC1_SetConfig+0xc8>)
 800209a:	4293      	cmp	r3, r2
 800209c:	d111      	bne.n	80020c2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800209e:	693b      	ldr	r3, [r7, #16]
 80020a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80020a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80020a6:	693b      	ldr	r3, [r7, #16]
 80020a8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80020ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	695b      	ldr	r3, [r3, #20]
 80020b2:	693a      	ldr	r2, [r7, #16]
 80020b4:	4313      	orrs	r3, r2
 80020b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	699b      	ldr	r3, [r3, #24]
 80020bc:	693a      	ldr	r2, [r7, #16]
 80020be:	4313      	orrs	r3, r2
 80020c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	693a      	ldr	r2, [r7, #16]
 80020c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	68fa      	ldr	r2, [r7, #12]
 80020cc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80020ce:	683b      	ldr	r3, [r7, #0]
 80020d0:	685a      	ldr	r2, [r3, #4]
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	697a      	ldr	r2, [r7, #20]
 80020da:	621a      	str	r2, [r3, #32]
}
 80020dc:	bf00      	nop
 80020de:	371c      	adds	r7, #28
 80020e0:	46bd      	mov	sp, r7
 80020e2:	bc80      	pop	{r7}
 80020e4:	4770      	bx	lr
 80020e6:	bf00      	nop
 80020e8:	40012c00 	.word	0x40012c00

080020ec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80020ec:	b480      	push	{r7}
 80020ee:	b087      	sub	sp, #28
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
 80020f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	6a1b      	ldr	r3, [r3, #32]
 80020fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6a1b      	ldr	r3, [r3, #32]
 8002100:	f023 0210 	bic.w	r2, r3, #16
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	699b      	ldr	r3, [r3, #24]
 8002112:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800211a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002122:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	021b      	lsls	r3, r3, #8
 800212a:	68fa      	ldr	r2, [r7, #12]
 800212c:	4313      	orrs	r3, r2
 800212e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002130:	697b      	ldr	r3, [r7, #20]
 8002132:	f023 0320 	bic.w	r3, r3, #32
 8002136:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002138:	683b      	ldr	r3, [r7, #0]
 800213a:	689b      	ldr	r3, [r3, #8]
 800213c:	011b      	lsls	r3, r3, #4
 800213e:	697a      	ldr	r2, [r7, #20]
 8002140:	4313      	orrs	r3, r2
 8002142:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	4a1d      	ldr	r2, [pc, #116]	; (80021bc <TIM_OC2_SetConfig+0xd0>)
 8002148:	4293      	cmp	r3, r2
 800214a:	d10d      	bne.n	8002168 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800214c:	697b      	ldr	r3, [r7, #20]
 800214e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002152:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	68db      	ldr	r3, [r3, #12]
 8002158:	011b      	lsls	r3, r3, #4
 800215a:	697a      	ldr	r2, [r7, #20]
 800215c:	4313      	orrs	r3, r2
 800215e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002160:	697b      	ldr	r3, [r7, #20]
 8002162:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002166:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	4a14      	ldr	r2, [pc, #80]	; (80021bc <TIM_OC2_SetConfig+0xd0>)
 800216c:	4293      	cmp	r3, r2
 800216e:	d113      	bne.n	8002198 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002170:	693b      	ldr	r3, [r7, #16]
 8002172:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002176:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002178:	693b      	ldr	r3, [r7, #16]
 800217a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800217e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	695b      	ldr	r3, [r3, #20]
 8002184:	009b      	lsls	r3, r3, #2
 8002186:	693a      	ldr	r2, [r7, #16]
 8002188:	4313      	orrs	r3, r2
 800218a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	699b      	ldr	r3, [r3, #24]
 8002190:	009b      	lsls	r3, r3, #2
 8002192:	693a      	ldr	r2, [r7, #16]
 8002194:	4313      	orrs	r3, r2
 8002196:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	693a      	ldr	r2, [r7, #16]
 800219c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	68fa      	ldr	r2, [r7, #12]
 80021a2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	685a      	ldr	r2, [r3, #4]
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	697a      	ldr	r2, [r7, #20]
 80021b0:	621a      	str	r2, [r3, #32]
}
 80021b2:	bf00      	nop
 80021b4:	371c      	adds	r7, #28
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bc80      	pop	{r7}
 80021ba:	4770      	bx	lr
 80021bc:	40012c00 	.word	0x40012c00

080021c0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80021c0:	b480      	push	{r7}
 80021c2:	b087      	sub	sp, #28
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
 80021c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	6a1b      	ldr	r3, [r3, #32]
 80021ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	6a1b      	ldr	r3, [r3, #32]
 80021d4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	69db      	ldr	r3, [r3, #28]
 80021e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80021ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	f023 0303 	bic.w	r3, r3, #3
 80021f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	68fa      	ldr	r2, [r7, #12]
 80021fe:	4313      	orrs	r3, r2
 8002200:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002202:	697b      	ldr	r3, [r7, #20]
 8002204:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002208:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	689b      	ldr	r3, [r3, #8]
 800220e:	021b      	lsls	r3, r3, #8
 8002210:	697a      	ldr	r2, [r7, #20]
 8002212:	4313      	orrs	r3, r2
 8002214:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	4a1d      	ldr	r2, [pc, #116]	; (8002290 <TIM_OC3_SetConfig+0xd0>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d10d      	bne.n	800223a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800221e:	697b      	ldr	r3, [r7, #20]
 8002220:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002224:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	68db      	ldr	r3, [r3, #12]
 800222a:	021b      	lsls	r3, r3, #8
 800222c:	697a      	ldr	r2, [r7, #20]
 800222e:	4313      	orrs	r3, r2
 8002230:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002232:	697b      	ldr	r3, [r7, #20]
 8002234:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002238:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	4a14      	ldr	r2, [pc, #80]	; (8002290 <TIM_OC3_SetConfig+0xd0>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d113      	bne.n	800226a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002242:	693b      	ldr	r3, [r7, #16]
 8002244:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002248:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800224a:	693b      	ldr	r3, [r7, #16]
 800224c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002250:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	695b      	ldr	r3, [r3, #20]
 8002256:	011b      	lsls	r3, r3, #4
 8002258:	693a      	ldr	r2, [r7, #16]
 800225a:	4313      	orrs	r3, r2
 800225c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	699b      	ldr	r3, [r3, #24]
 8002262:	011b      	lsls	r3, r3, #4
 8002264:	693a      	ldr	r2, [r7, #16]
 8002266:	4313      	orrs	r3, r2
 8002268:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	693a      	ldr	r2, [r7, #16]
 800226e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	68fa      	ldr	r2, [r7, #12]
 8002274:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	685a      	ldr	r2, [r3, #4]
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	697a      	ldr	r2, [r7, #20]
 8002282:	621a      	str	r2, [r3, #32]
}
 8002284:	bf00      	nop
 8002286:	371c      	adds	r7, #28
 8002288:	46bd      	mov	sp, r7
 800228a:	bc80      	pop	{r7}
 800228c:	4770      	bx	lr
 800228e:	bf00      	nop
 8002290:	40012c00 	.word	0x40012c00

08002294 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002294:	b480      	push	{r7}
 8002296:	b087      	sub	sp, #28
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
 800229c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6a1b      	ldr	r3, [r3, #32]
 80022a2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6a1b      	ldr	r3, [r3, #32]
 80022a8:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	685b      	ldr	r3, [r3, #4]
 80022b4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	69db      	ldr	r3, [r3, #28]
 80022ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80022c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80022ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	021b      	lsls	r3, r3, #8
 80022d2:	68fa      	ldr	r2, [r7, #12]
 80022d4:	4313      	orrs	r3, r2
 80022d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80022d8:	693b      	ldr	r3, [r7, #16]
 80022da:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80022de:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	689b      	ldr	r3, [r3, #8]
 80022e4:	031b      	lsls	r3, r3, #12
 80022e6:	693a      	ldr	r2, [r7, #16]
 80022e8:	4313      	orrs	r3, r2
 80022ea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	4a0f      	ldr	r2, [pc, #60]	; (800232c <TIM_OC4_SetConfig+0x98>)
 80022f0:	4293      	cmp	r3, r2
 80022f2:	d109      	bne.n	8002308 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80022f4:	697b      	ldr	r3, [r7, #20]
 80022f6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80022fa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	695b      	ldr	r3, [r3, #20]
 8002300:	019b      	lsls	r3, r3, #6
 8002302:	697a      	ldr	r2, [r7, #20]
 8002304:	4313      	orrs	r3, r2
 8002306:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	697a      	ldr	r2, [r7, #20]
 800230c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	68fa      	ldr	r2, [r7, #12]
 8002312:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	685a      	ldr	r2, [r3, #4]
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	693a      	ldr	r2, [r7, #16]
 8002320:	621a      	str	r2, [r3, #32]
}
 8002322:	bf00      	nop
 8002324:	371c      	adds	r7, #28
 8002326:	46bd      	mov	sp, r7
 8002328:	bc80      	pop	{r7}
 800232a:	4770      	bx	lr
 800232c:	40012c00 	.word	0x40012c00

08002330 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002330:	b480      	push	{r7}
 8002332:	b087      	sub	sp, #28
 8002334:	af00      	add	r7, sp, #0
 8002336:	60f8      	str	r0, [r7, #12]
 8002338:	60b9      	str	r1, [r7, #8]
 800233a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	6a1b      	ldr	r3, [r3, #32]
 8002340:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	6a1b      	ldr	r3, [r3, #32]
 8002346:	f023 0201 	bic.w	r2, r3, #1
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	699b      	ldr	r3, [r3, #24]
 8002352:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002354:	693b      	ldr	r3, [r7, #16]
 8002356:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800235a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	011b      	lsls	r3, r3, #4
 8002360:	693a      	ldr	r2, [r7, #16]
 8002362:	4313      	orrs	r3, r2
 8002364:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002366:	697b      	ldr	r3, [r7, #20]
 8002368:	f023 030a 	bic.w	r3, r3, #10
 800236c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800236e:	697a      	ldr	r2, [r7, #20]
 8002370:	68bb      	ldr	r3, [r7, #8]
 8002372:	4313      	orrs	r3, r2
 8002374:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	693a      	ldr	r2, [r7, #16]
 800237a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	697a      	ldr	r2, [r7, #20]
 8002380:	621a      	str	r2, [r3, #32]
}
 8002382:	bf00      	nop
 8002384:	371c      	adds	r7, #28
 8002386:	46bd      	mov	sp, r7
 8002388:	bc80      	pop	{r7}
 800238a:	4770      	bx	lr

0800238c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800238c:	b480      	push	{r7}
 800238e:	b087      	sub	sp, #28
 8002390:	af00      	add	r7, sp, #0
 8002392:	60f8      	str	r0, [r7, #12]
 8002394:	60b9      	str	r1, [r7, #8]
 8002396:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	6a1b      	ldr	r3, [r3, #32]
 800239c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	6a1b      	ldr	r3, [r3, #32]
 80023a2:	f023 0210 	bic.w	r2, r3, #16
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	699b      	ldr	r3, [r3, #24]
 80023ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80023b0:	693b      	ldr	r3, [r7, #16]
 80023b2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80023b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	031b      	lsls	r3, r3, #12
 80023bc:	693a      	ldr	r2, [r7, #16]
 80023be:	4313      	orrs	r3, r2
 80023c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80023c2:	697b      	ldr	r3, [r7, #20]
 80023c4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80023c8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80023ca:	68bb      	ldr	r3, [r7, #8]
 80023cc:	011b      	lsls	r3, r3, #4
 80023ce:	697a      	ldr	r2, [r7, #20]
 80023d0:	4313      	orrs	r3, r2
 80023d2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	693a      	ldr	r2, [r7, #16]
 80023d8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	697a      	ldr	r2, [r7, #20]
 80023de:	621a      	str	r2, [r3, #32]
}
 80023e0:	bf00      	nop
 80023e2:	371c      	adds	r7, #28
 80023e4:	46bd      	mov	sp, r7
 80023e6:	bc80      	pop	{r7}
 80023e8:	4770      	bx	lr

080023ea <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80023ea:	b480      	push	{r7}
 80023ec:	b085      	sub	sp, #20
 80023ee:	af00      	add	r7, sp, #0
 80023f0:	6078      	str	r0, [r7, #4]
 80023f2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	689b      	ldr	r3, [r3, #8]
 80023f8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002400:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002402:	683a      	ldr	r2, [r7, #0]
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	4313      	orrs	r3, r2
 8002408:	f043 0307 	orr.w	r3, r3, #7
 800240c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	68fa      	ldr	r2, [r7, #12]
 8002412:	609a      	str	r2, [r3, #8]
}
 8002414:	bf00      	nop
 8002416:	3714      	adds	r7, #20
 8002418:	46bd      	mov	sp, r7
 800241a:	bc80      	pop	{r7}
 800241c:	4770      	bx	lr

0800241e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800241e:	b480      	push	{r7}
 8002420:	b087      	sub	sp, #28
 8002422:	af00      	add	r7, sp, #0
 8002424:	60f8      	str	r0, [r7, #12]
 8002426:	60b9      	str	r1, [r7, #8]
 8002428:	607a      	str	r2, [r7, #4]
 800242a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	689b      	ldr	r3, [r3, #8]
 8002430:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002432:	697b      	ldr	r3, [r7, #20]
 8002434:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002438:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	021a      	lsls	r2, r3, #8
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	431a      	orrs	r2, r3
 8002442:	68bb      	ldr	r3, [r7, #8]
 8002444:	4313      	orrs	r3, r2
 8002446:	697a      	ldr	r2, [r7, #20]
 8002448:	4313      	orrs	r3, r2
 800244a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	697a      	ldr	r2, [r7, #20]
 8002450:	609a      	str	r2, [r3, #8]
}
 8002452:	bf00      	nop
 8002454:	371c      	adds	r7, #28
 8002456:	46bd      	mov	sp, r7
 8002458:	bc80      	pop	{r7}
 800245a:	4770      	bx	lr

0800245c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800245c:	b480      	push	{r7}
 800245e:	b087      	sub	sp, #28
 8002460:	af00      	add	r7, sp, #0
 8002462:	60f8      	str	r0, [r7, #12]
 8002464:	60b9      	str	r1, [r7, #8]
 8002466:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002468:	68bb      	ldr	r3, [r7, #8]
 800246a:	f003 031f 	and.w	r3, r3, #31
 800246e:	2201      	movs	r2, #1
 8002470:	fa02 f303 	lsl.w	r3, r2, r3
 8002474:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	6a1a      	ldr	r2, [r3, #32]
 800247a:	697b      	ldr	r3, [r7, #20]
 800247c:	43db      	mvns	r3, r3
 800247e:	401a      	ands	r2, r3
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	6a1a      	ldr	r2, [r3, #32]
 8002488:	68bb      	ldr	r3, [r7, #8]
 800248a:	f003 031f 	and.w	r3, r3, #31
 800248e:	6879      	ldr	r1, [r7, #4]
 8002490:	fa01 f303 	lsl.w	r3, r1, r3
 8002494:	431a      	orrs	r2, r3
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	621a      	str	r2, [r3, #32]
}
 800249a:	bf00      	nop
 800249c:	371c      	adds	r7, #28
 800249e:	46bd      	mov	sp, r7
 80024a0:	bc80      	pop	{r7}
 80024a2:	4770      	bx	lr

080024a4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80024a4:	b480      	push	{r7}
 80024a6:	b085      	sub	sp, #20
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
 80024ac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80024b4:	2b01      	cmp	r3, #1
 80024b6:	d101      	bne.n	80024bc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80024b8:	2302      	movs	r3, #2
 80024ba:	e041      	b.n	8002540 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2201      	movs	r2, #1
 80024c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2202      	movs	r2, #2
 80024c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	685b      	ldr	r3, [r3, #4]
 80024d2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	689b      	ldr	r3, [r3, #8]
 80024da:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80024e2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	68fa      	ldr	r2, [r7, #12]
 80024ea:	4313      	orrs	r3, r2
 80024ec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	68fa      	ldr	r2, [r7, #12]
 80024f4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	4a14      	ldr	r2, [pc, #80]	; (800254c <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80024fc:	4293      	cmp	r3, r2
 80024fe:	d009      	beq.n	8002514 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002508:	d004      	beq.n	8002514 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	4a10      	ldr	r2, [pc, #64]	; (8002550 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002510:	4293      	cmp	r3, r2
 8002512:	d10c      	bne.n	800252e <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002514:	68bb      	ldr	r3, [r7, #8]
 8002516:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800251a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	68ba      	ldr	r2, [r7, #8]
 8002522:	4313      	orrs	r3, r2
 8002524:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	68ba      	ldr	r2, [r7, #8]
 800252c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2201      	movs	r2, #1
 8002532:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2200      	movs	r2, #0
 800253a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800253e:	2300      	movs	r3, #0
}
 8002540:	4618      	mov	r0, r3
 8002542:	3714      	adds	r7, #20
 8002544:	46bd      	mov	sp, r7
 8002546:	bc80      	pop	{r7}
 8002548:	4770      	bx	lr
 800254a:	bf00      	nop
 800254c:	40012c00 	.word	0x40012c00
 8002550:	40000400 	.word	0x40000400

08002554 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b082      	sub	sp, #8
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d101      	bne.n	8002566 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002562:	2301      	movs	r3, #1
 8002564:	e042      	b.n	80025ec <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800256c:	b2db      	uxtb	r3, r3
 800256e:	2b00      	cmp	r3, #0
 8002570:	d106      	bne.n	8002580 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	2200      	movs	r2, #0
 8002576:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800257a:	6878      	ldr	r0, [r7, #4]
 800257c:	f7fe f922 	bl	80007c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2224      	movs	r2, #36	; 0x24
 8002584:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	68da      	ldr	r2, [r3, #12]
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002596:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002598:	6878      	ldr	r0, [r7, #4]
 800259a:	f000 fdc5 	bl	8003128 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	691a      	ldr	r2, [r3, #16]
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80025ac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	695a      	ldr	r2, [r3, #20]
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80025bc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	68da      	ldr	r2, [r3, #12]
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80025cc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2200      	movs	r2, #0
 80025d2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2220      	movs	r2, #32
 80025d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2220      	movs	r2, #32
 80025e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2200      	movs	r2, #0
 80025e8:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80025ea:	2300      	movs	r3, #0
}
 80025ec:	4618      	mov	r0, r3
 80025ee:	3708      	adds	r7, #8
 80025f0:	46bd      	mov	sp, r7
 80025f2:	bd80      	pop	{r7, pc}

080025f4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b08a      	sub	sp, #40	; 0x28
 80025f8:	af02      	add	r7, sp, #8
 80025fa:	60f8      	str	r0, [r7, #12]
 80025fc:	60b9      	str	r1, [r7, #8]
 80025fe:	603b      	str	r3, [r7, #0]
 8002600:	4613      	mov	r3, r2
 8002602:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002604:	2300      	movs	r3, #0
 8002606:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800260e:	b2db      	uxtb	r3, r3
 8002610:	2b20      	cmp	r3, #32
 8002612:	d16d      	bne.n	80026f0 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8002614:	68bb      	ldr	r3, [r7, #8]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d002      	beq.n	8002620 <HAL_UART_Transmit+0x2c>
 800261a:	88fb      	ldrh	r3, [r7, #6]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d101      	bne.n	8002624 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002620:	2301      	movs	r3, #1
 8002622:	e066      	b.n	80026f2 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	2200      	movs	r2, #0
 8002628:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	2221      	movs	r2, #33	; 0x21
 800262e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002632:	f7fe fa0d 	bl	8000a50 <HAL_GetTick>
 8002636:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	88fa      	ldrh	r2, [r7, #6]
 800263c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	88fa      	ldrh	r2, [r7, #6]
 8002642:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	689b      	ldr	r3, [r3, #8]
 8002648:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800264c:	d108      	bne.n	8002660 <HAL_UART_Transmit+0x6c>
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	691b      	ldr	r3, [r3, #16]
 8002652:	2b00      	cmp	r3, #0
 8002654:	d104      	bne.n	8002660 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002656:	2300      	movs	r3, #0
 8002658:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800265a:	68bb      	ldr	r3, [r7, #8]
 800265c:	61bb      	str	r3, [r7, #24]
 800265e:	e003      	b.n	8002668 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002660:	68bb      	ldr	r3, [r7, #8]
 8002662:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002664:	2300      	movs	r3, #0
 8002666:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002668:	e02a      	b.n	80026c0 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	9300      	str	r3, [sp, #0]
 800266e:	697b      	ldr	r3, [r7, #20]
 8002670:	2200      	movs	r2, #0
 8002672:	2180      	movs	r1, #128	; 0x80
 8002674:	68f8      	ldr	r0, [r7, #12]
 8002676:	f000 fb14 	bl	8002ca2 <UART_WaitOnFlagUntilTimeout>
 800267a:	4603      	mov	r3, r0
 800267c:	2b00      	cmp	r3, #0
 800267e:	d001      	beq.n	8002684 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8002680:	2303      	movs	r3, #3
 8002682:	e036      	b.n	80026f2 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8002684:	69fb      	ldr	r3, [r7, #28]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d10b      	bne.n	80026a2 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800268a:	69bb      	ldr	r3, [r7, #24]
 800268c:	881b      	ldrh	r3, [r3, #0]
 800268e:	461a      	mov	r2, r3
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002698:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800269a:	69bb      	ldr	r3, [r7, #24]
 800269c:	3302      	adds	r3, #2
 800269e:	61bb      	str	r3, [r7, #24]
 80026a0:	e007      	b.n	80026b2 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80026a2:	69fb      	ldr	r3, [r7, #28]
 80026a4:	781a      	ldrb	r2, [r3, #0]
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80026ac:	69fb      	ldr	r3, [r7, #28]
 80026ae:	3301      	adds	r3, #1
 80026b0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80026b6:	b29b      	uxth	r3, r3
 80026b8:	3b01      	subs	r3, #1
 80026ba:	b29a      	uxth	r2, r3
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80026c4:	b29b      	uxth	r3, r3
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d1cf      	bne.n	800266a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	9300      	str	r3, [sp, #0]
 80026ce:	697b      	ldr	r3, [r7, #20]
 80026d0:	2200      	movs	r2, #0
 80026d2:	2140      	movs	r1, #64	; 0x40
 80026d4:	68f8      	ldr	r0, [r7, #12]
 80026d6:	f000 fae4 	bl	8002ca2 <UART_WaitOnFlagUntilTimeout>
 80026da:	4603      	mov	r3, r0
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d001      	beq.n	80026e4 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 80026e0:	2303      	movs	r3, #3
 80026e2:	e006      	b.n	80026f2 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	2220      	movs	r2, #32
 80026e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80026ec:	2300      	movs	r3, #0
 80026ee:	e000      	b.n	80026f2 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80026f0:	2302      	movs	r3, #2
  }
}
 80026f2:	4618      	mov	r0, r3
 80026f4:	3720      	adds	r7, #32
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}

080026fa <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80026fa:	b580      	push	{r7, lr}
 80026fc:	b084      	sub	sp, #16
 80026fe:	af00      	add	r7, sp, #0
 8002700:	60f8      	str	r0, [r7, #12]
 8002702:	60b9      	str	r1, [r7, #8]
 8002704:	4613      	mov	r3, r2
 8002706:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800270e:	b2db      	uxtb	r3, r3
 8002710:	2b20      	cmp	r3, #32
 8002712:	d112      	bne.n	800273a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8002714:	68bb      	ldr	r3, [r7, #8]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d002      	beq.n	8002720 <HAL_UART_Receive_IT+0x26>
 800271a:	88fb      	ldrh	r3, [r7, #6]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d101      	bne.n	8002724 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002720:	2301      	movs	r3, #1
 8002722:	e00b      	b.n	800273c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	2200      	movs	r2, #0
 8002728:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800272a:	88fb      	ldrh	r3, [r7, #6]
 800272c:	461a      	mov	r2, r3
 800272e:	68b9      	ldr	r1, [r7, #8]
 8002730:	68f8      	ldr	r0, [r7, #12]
 8002732:	f000 fb24 	bl	8002d7e <UART_Start_Receive_IT>
 8002736:	4603      	mov	r3, r0
 8002738:	e000      	b.n	800273c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800273a:	2302      	movs	r3, #2
  }
}
 800273c:	4618      	mov	r0, r3
 800273e:	3710      	adds	r7, #16
 8002740:	46bd      	mov	sp, r7
 8002742:	bd80      	pop	{r7, pc}

08002744 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b0ba      	sub	sp, #232	; 0xe8
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	68db      	ldr	r3, [r3, #12]
 800275c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	695b      	ldr	r3, [r3, #20]
 8002766:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800276a:	2300      	movs	r3, #0
 800276c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8002770:	2300      	movs	r3, #0
 8002772:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002776:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800277a:	f003 030f 	and.w	r3, r3, #15
 800277e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8002782:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002786:	2b00      	cmp	r3, #0
 8002788:	d10f      	bne.n	80027aa <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800278a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800278e:	f003 0320 	and.w	r3, r3, #32
 8002792:	2b00      	cmp	r3, #0
 8002794:	d009      	beq.n	80027aa <HAL_UART_IRQHandler+0x66>
 8002796:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800279a:	f003 0320 	and.w	r3, r3, #32
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d003      	beq.n	80027aa <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80027a2:	6878      	ldr	r0, [r7, #4]
 80027a4:	f000 fc01 	bl	8002faa <UART_Receive_IT>
      return;
 80027a8:	e25b      	b.n	8002c62 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80027aa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	f000 80de 	beq.w	8002970 <HAL_UART_IRQHandler+0x22c>
 80027b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80027b8:	f003 0301 	and.w	r3, r3, #1
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d106      	bne.n	80027ce <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80027c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80027c4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	f000 80d1 	beq.w	8002970 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80027ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80027d2:	f003 0301 	and.w	r3, r3, #1
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d00b      	beq.n	80027f2 <HAL_UART_IRQHandler+0xae>
 80027da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80027de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d005      	beq.n	80027f2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027ea:	f043 0201 	orr.w	r2, r3, #1
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80027f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80027f6:	f003 0304 	and.w	r3, r3, #4
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d00b      	beq.n	8002816 <HAL_UART_IRQHandler+0xd2>
 80027fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002802:	f003 0301 	and.w	r3, r3, #1
 8002806:	2b00      	cmp	r3, #0
 8002808:	d005      	beq.n	8002816 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800280e:	f043 0202 	orr.w	r2, r3, #2
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002816:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800281a:	f003 0302 	and.w	r3, r3, #2
 800281e:	2b00      	cmp	r3, #0
 8002820:	d00b      	beq.n	800283a <HAL_UART_IRQHandler+0xf6>
 8002822:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002826:	f003 0301 	and.w	r3, r3, #1
 800282a:	2b00      	cmp	r3, #0
 800282c:	d005      	beq.n	800283a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002832:	f043 0204 	orr.w	r2, r3, #4
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800283a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800283e:	f003 0308 	and.w	r3, r3, #8
 8002842:	2b00      	cmp	r3, #0
 8002844:	d011      	beq.n	800286a <HAL_UART_IRQHandler+0x126>
 8002846:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800284a:	f003 0320 	and.w	r3, r3, #32
 800284e:	2b00      	cmp	r3, #0
 8002850:	d105      	bne.n	800285e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002852:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002856:	f003 0301 	and.w	r3, r3, #1
 800285a:	2b00      	cmp	r3, #0
 800285c:	d005      	beq.n	800286a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002862:	f043 0208 	orr.w	r2, r3, #8
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800286e:	2b00      	cmp	r3, #0
 8002870:	f000 81f2 	beq.w	8002c58 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002874:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002878:	f003 0320 	and.w	r3, r3, #32
 800287c:	2b00      	cmp	r3, #0
 800287e:	d008      	beq.n	8002892 <HAL_UART_IRQHandler+0x14e>
 8002880:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002884:	f003 0320 	and.w	r3, r3, #32
 8002888:	2b00      	cmp	r3, #0
 800288a:	d002      	beq.n	8002892 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800288c:	6878      	ldr	r0, [r7, #4]
 800288e:	f000 fb8c 	bl	8002faa <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	695b      	ldr	r3, [r3, #20]
 8002898:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800289c:	2b00      	cmp	r3, #0
 800289e:	bf14      	ite	ne
 80028a0:	2301      	movne	r3, #1
 80028a2:	2300      	moveq	r3, #0
 80028a4:	b2db      	uxtb	r3, r3
 80028a6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028ae:	f003 0308 	and.w	r3, r3, #8
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d103      	bne.n	80028be <HAL_UART_IRQHandler+0x17a>
 80028b6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d04f      	beq.n	800295e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80028be:	6878      	ldr	r0, [r7, #4]
 80028c0:	f000 fa96 	bl	8002df0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	695b      	ldr	r3, [r3, #20]
 80028ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d041      	beq.n	8002956 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	3314      	adds	r3, #20
 80028d8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028dc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80028e0:	e853 3f00 	ldrex	r3, [r3]
 80028e4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80028e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80028ec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80028f0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	3314      	adds	r3, #20
 80028fa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80028fe:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8002902:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002906:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800290a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800290e:	e841 2300 	strex	r3, r2, [r1]
 8002912:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8002916:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800291a:	2b00      	cmp	r3, #0
 800291c:	d1d9      	bne.n	80028d2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002922:	2b00      	cmp	r3, #0
 8002924:	d013      	beq.n	800294e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800292a:	4a7e      	ldr	r2, [pc, #504]	; (8002b24 <HAL_UART_IRQHandler+0x3e0>)
 800292c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002932:	4618      	mov	r0, r3
 8002934:	f7fe fa02 	bl	8000d3c <HAL_DMA_Abort_IT>
 8002938:	4603      	mov	r3, r0
 800293a:	2b00      	cmp	r3, #0
 800293c:	d016      	beq.n	800296c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002942:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002944:	687a      	ldr	r2, [r7, #4]
 8002946:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002948:	4610      	mov	r0, r2
 800294a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800294c:	e00e      	b.n	800296c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800294e:	6878      	ldr	r0, [r7, #4]
 8002950:	f000 f993 	bl	8002c7a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002954:	e00a      	b.n	800296c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002956:	6878      	ldr	r0, [r7, #4]
 8002958:	f000 f98f 	bl	8002c7a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800295c:	e006      	b.n	800296c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800295e:	6878      	ldr	r0, [r7, #4]
 8002960:	f000 f98b 	bl	8002c7a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2200      	movs	r2, #0
 8002968:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 800296a:	e175      	b.n	8002c58 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800296c:	bf00      	nop
    return;
 800296e:	e173      	b.n	8002c58 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002974:	2b01      	cmp	r3, #1
 8002976:	f040 814f 	bne.w	8002c18 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800297a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800297e:	f003 0310 	and.w	r3, r3, #16
 8002982:	2b00      	cmp	r3, #0
 8002984:	f000 8148 	beq.w	8002c18 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002988:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800298c:	f003 0310 	and.w	r3, r3, #16
 8002990:	2b00      	cmp	r3, #0
 8002992:	f000 8141 	beq.w	8002c18 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002996:	2300      	movs	r3, #0
 8002998:	60bb      	str	r3, [r7, #8]
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	60bb      	str	r3, [r7, #8]
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	685b      	ldr	r3, [r3, #4]
 80029a8:	60bb      	str	r3, [r7, #8]
 80029aa:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	695b      	ldr	r3, [r3, #20]
 80029b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	f000 80b6 	beq.w	8002b28 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80029c8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	f000 8145 	beq.w	8002c5c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80029d6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80029da:	429a      	cmp	r2, r3
 80029dc:	f080 813e 	bcs.w	8002c5c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80029e6:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029ec:	699b      	ldr	r3, [r3, #24]
 80029ee:	2b20      	cmp	r3, #32
 80029f0:	f000 8088 	beq.w	8002b04 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	330c      	adds	r3, #12
 80029fa:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029fe:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002a02:	e853 3f00 	ldrex	r3, [r3]
 8002a06:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8002a0a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002a0e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002a12:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	330c      	adds	r3, #12
 8002a1c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8002a20:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002a24:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a28:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8002a2c:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002a30:	e841 2300 	strex	r3, r2, [r1]
 8002a34:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8002a38:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d1d9      	bne.n	80029f4 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	3314      	adds	r3, #20
 8002a46:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a48:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002a4a:	e853 3f00 	ldrex	r3, [r3]
 8002a4e:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002a50:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002a52:	f023 0301 	bic.w	r3, r3, #1
 8002a56:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	3314      	adds	r3, #20
 8002a60:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002a64:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002a68:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a6a:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002a6c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002a70:	e841 2300 	strex	r3, r2, [r1]
 8002a74:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8002a76:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d1e1      	bne.n	8002a40 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	3314      	adds	r3, #20
 8002a82:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a84:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002a86:	e853 3f00 	ldrex	r3, [r3]
 8002a8a:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8002a8c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002a8e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002a92:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	3314      	adds	r3, #20
 8002a9c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8002aa0:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002aa2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002aa4:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002aa6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002aa8:	e841 2300 	strex	r3, r2, [r1]
 8002aac:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8002aae:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d1e3      	bne.n	8002a7c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2220      	movs	r2, #32
 8002ab8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2200      	movs	r2, #0
 8002ac0:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	330c      	adds	r3, #12
 8002ac8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002aca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002acc:	e853 3f00 	ldrex	r3, [r3]
 8002ad0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002ad2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002ad4:	f023 0310 	bic.w	r3, r3, #16
 8002ad8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	330c      	adds	r3, #12
 8002ae2:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8002ae6:	65ba      	str	r2, [r7, #88]	; 0x58
 8002ae8:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002aea:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002aec:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002aee:	e841 2300 	strex	r3, r2, [r1]
 8002af2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002af4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d1e3      	bne.n	8002ac2 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002afe:	4618      	mov	r0, r3
 8002b00:	f7fe f8e1 	bl	8000cc6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2202      	movs	r2, #2
 8002b08:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002b12:	b29b      	uxth	r3, r3
 8002b14:	1ad3      	subs	r3, r2, r3
 8002b16:	b29b      	uxth	r3, r3
 8002b18:	4619      	mov	r1, r3
 8002b1a:	6878      	ldr	r0, [r7, #4]
 8002b1c:	f000 f8b6 	bl	8002c8c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002b20:	e09c      	b.n	8002c5c <HAL_UART_IRQHandler+0x518>
 8002b22:	bf00      	nop
 8002b24:	08002eb5 	.word	0x08002eb5
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002b30:	b29b      	uxth	r3, r3
 8002b32:	1ad3      	subs	r3, r2, r3
 8002b34:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002b3c:	b29b      	uxth	r3, r3
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	f000 808e 	beq.w	8002c60 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002b44:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	f000 8089 	beq.w	8002c60 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	330c      	adds	r3, #12
 8002b54:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b58:	e853 3f00 	ldrex	r3, [r3]
 8002b5c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002b5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b60:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002b64:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	330c      	adds	r3, #12
 8002b6e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8002b72:	647a      	str	r2, [r7, #68]	; 0x44
 8002b74:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b76:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002b78:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002b7a:	e841 2300 	strex	r3, r2, [r1]
 8002b7e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002b80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d1e3      	bne.n	8002b4e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	3314      	adds	r3, #20
 8002b8c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b90:	e853 3f00 	ldrex	r3, [r3]
 8002b94:	623b      	str	r3, [r7, #32]
   return(result);
 8002b96:	6a3b      	ldr	r3, [r7, #32]
 8002b98:	f023 0301 	bic.w	r3, r3, #1
 8002b9c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	3314      	adds	r3, #20
 8002ba6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8002baa:	633a      	str	r2, [r7, #48]	; 0x30
 8002bac:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bae:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002bb0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002bb2:	e841 2300 	strex	r3, r2, [r1]
 8002bb6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002bb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d1e3      	bne.n	8002b86 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	2220      	movs	r2, #32
 8002bc2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	330c      	adds	r3, #12
 8002bd2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bd4:	693b      	ldr	r3, [r7, #16]
 8002bd6:	e853 3f00 	ldrex	r3, [r3]
 8002bda:	60fb      	str	r3, [r7, #12]
   return(result);
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	f023 0310 	bic.w	r3, r3, #16
 8002be2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	330c      	adds	r3, #12
 8002bec:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8002bf0:	61fa      	str	r2, [r7, #28]
 8002bf2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bf4:	69b9      	ldr	r1, [r7, #24]
 8002bf6:	69fa      	ldr	r2, [r7, #28]
 8002bf8:	e841 2300 	strex	r3, r2, [r1]
 8002bfc:	617b      	str	r3, [r7, #20]
   return(result);
 8002bfe:	697b      	ldr	r3, [r7, #20]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d1e3      	bne.n	8002bcc <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2202      	movs	r2, #2
 8002c08:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002c0a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002c0e:	4619      	mov	r1, r3
 8002c10:	6878      	ldr	r0, [r7, #4]
 8002c12:	f000 f83b 	bl	8002c8c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002c16:	e023      	b.n	8002c60 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002c18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002c1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d009      	beq.n	8002c38 <HAL_UART_IRQHandler+0x4f4>
 8002c24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002c28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d003      	beq.n	8002c38 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8002c30:	6878      	ldr	r0, [r7, #4]
 8002c32:	f000 f953 	bl	8002edc <UART_Transmit_IT>
    return;
 8002c36:	e014      	b.n	8002c62 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002c38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002c3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d00e      	beq.n	8002c62 <HAL_UART_IRQHandler+0x51e>
 8002c44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002c48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d008      	beq.n	8002c62 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8002c50:	6878      	ldr	r0, [r7, #4]
 8002c52:	f000 f992 	bl	8002f7a <UART_EndTransmit_IT>
    return;
 8002c56:	e004      	b.n	8002c62 <HAL_UART_IRQHandler+0x51e>
    return;
 8002c58:	bf00      	nop
 8002c5a:	e002      	b.n	8002c62 <HAL_UART_IRQHandler+0x51e>
      return;
 8002c5c:	bf00      	nop
 8002c5e:	e000      	b.n	8002c62 <HAL_UART_IRQHandler+0x51e>
      return;
 8002c60:	bf00      	nop
  }
}
 8002c62:	37e8      	adds	r7, #232	; 0xe8
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bd80      	pop	{r7, pc}

08002c68 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	b083      	sub	sp, #12
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002c70:	bf00      	nop
 8002c72:	370c      	adds	r7, #12
 8002c74:	46bd      	mov	sp, r7
 8002c76:	bc80      	pop	{r7}
 8002c78:	4770      	bx	lr

08002c7a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002c7a:	b480      	push	{r7}
 8002c7c:	b083      	sub	sp, #12
 8002c7e:	af00      	add	r7, sp, #0
 8002c80:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002c82:	bf00      	nop
 8002c84:	370c      	adds	r7, #12
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bc80      	pop	{r7}
 8002c8a:	4770      	bx	lr

08002c8c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	b083      	sub	sp, #12
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
 8002c94:	460b      	mov	r3, r1
 8002c96:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002c98:	bf00      	nop
 8002c9a:	370c      	adds	r7, #12
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	bc80      	pop	{r7}
 8002ca0:	4770      	bx	lr

08002ca2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002ca2:	b580      	push	{r7, lr}
 8002ca4:	b090      	sub	sp, #64	; 0x40
 8002ca6:	af00      	add	r7, sp, #0
 8002ca8:	60f8      	str	r0, [r7, #12]
 8002caa:	60b9      	str	r1, [r7, #8]
 8002cac:	603b      	str	r3, [r7, #0]
 8002cae:	4613      	mov	r3, r2
 8002cb0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002cb2:	e050      	b.n	8002d56 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002cb4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002cb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cba:	d04c      	beq.n	8002d56 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002cbc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d007      	beq.n	8002cd2 <UART_WaitOnFlagUntilTimeout+0x30>
 8002cc2:	f7fd fec5 	bl	8000a50 <HAL_GetTick>
 8002cc6:	4602      	mov	r2, r0
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	1ad3      	subs	r3, r2, r3
 8002ccc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002cce:	429a      	cmp	r2, r3
 8002cd0:	d241      	bcs.n	8002d56 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	330c      	adds	r3, #12
 8002cd8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cdc:	e853 3f00 	ldrex	r3, [r3]
 8002ce0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002ce2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ce4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002ce8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	330c      	adds	r3, #12
 8002cf0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002cf2:	637a      	str	r2, [r7, #52]	; 0x34
 8002cf4:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cf6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002cf8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002cfa:	e841 2300 	strex	r3, r2, [r1]
 8002cfe:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002d00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d1e5      	bne.n	8002cd2 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	3314      	adds	r3, #20
 8002d0c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d0e:	697b      	ldr	r3, [r7, #20]
 8002d10:	e853 3f00 	ldrex	r3, [r3]
 8002d14:	613b      	str	r3, [r7, #16]
   return(result);
 8002d16:	693b      	ldr	r3, [r7, #16]
 8002d18:	f023 0301 	bic.w	r3, r3, #1
 8002d1c:	63bb      	str	r3, [r7, #56]	; 0x38
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	3314      	adds	r3, #20
 8002d24:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002d26:	623a      	str	r2, [r7, #32]
 8002d28:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d2a:	69f9      	ldr	r1, [r7, #28]
 8002d2c:	6a3a      	ldr	r2, [r7, #32]
 8002d2e:	e841 2300 	strex	r3, r2, [r1]
 8002d32:	61bb      	str	r3, [r7, #24]
   return(result);
 8002d34:	69bb      	ldr	r3, [r7, #24]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d1e5      	bne.n	8002d06 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	2220      	movs	r2, #32
 8002d3e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	2220      	movs	r2, #32
 8002d46:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8002d52:	2303      	movs	r3, #3
 8002d54:	e00f      	b.n	8002d76 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	681a      	ldr	r2, [r3, #0]
 8002d5c:	68bb      	ldr	r3, [r7, #8]
 8002d5e:	4013      	ands	r3, r2
 8002d60:	68ba      	ldr	r2, [r7, #8]
 8002d62:	429a      	cmp	r2, r3
 8002d64:	bf0c      	ite	eq
 8002d66:	2301      	moveq	r3, #1
 8002d68:	2300      	movne	r3, #0
 8002d6a:	b2db      	uxtb	r3, r3
 8002d6c:	461a      	mov	r2, r3
 8002d6e:	79fb      	ldrb	r3, [r7, #7]
 8002d70:	429a      	cmp	r2, r3
 8002d72:	d09f      	beq.n	8002cb4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002d74:	2300      	movs	r3, #0
}
 8002d76:	4618      	mov	r0, r3
 8002d78:	3740      	adds	r7, #64	; 0x40
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	bd80      	pop	{r7, pc}

08002d7e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002d7e:	b480      	push	{r7}
 8002d80:	b085      	sub	sp, #20
 8002d82:	af00      	add	r7, sp, #0
 8002d84:	60f8      	str	r0, [r7, #12]
 8002d86:	60b9      	str	r1, [r7, #8]
 8002d88:	4613      	mov	r3, r2
 8002d8a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	68ba      	ldr	r2, [r7, #8]
 8002d90:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	88fa      	ldrh	r2, [r7, #6]
 8002d96:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	88fa      	ldrh	r2, [r7, #6]
 8002d9c:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	2200      	movs	r2, #0
 8002da2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	2222      	movs	r2, #34	; 0x22
 8002da8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	691b      	ldr	r3, [r3, #16]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d007      	beq.n	8002dc4 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	68da      	ldr	r2, [r3, #12]
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002dc2:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	695a      	ldr	r2, [r3, #20]
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f042 0201 	orr.w	r2, r2, #1
 8002dd2:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	68da      	ldr	r2, [r3, #12]
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f042 0220 	orr.w	r2, r2, #32
 8002de2:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8002de4:	2300      	movs	r3, #0
}
 8002de6:	4618      	mov	r0, r3
 8002de8:	3714      	adds	r7, #20
 8002dea:	46bd      	mov	sp, r7
 8002dec:	bc80      	pop	{r7}
 8002dee:	4770      	bx	lr

08002df0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002df0:	b480      	push	{r7}
 8002df2:	b095      	sub	sp, #84	; 0x54
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	330c      	adds	r3, #12
 8002dfe:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e02:	e853 3f00 	ldrex	r3, [r3]
 8002e06:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002e08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e0a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002e0e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	330c      	adds	r3, #12
 8002e16:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002e18:	643a      	str	r2, [r7, #64]	; 0x40
 8002e1a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e1c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002e1e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002e20:	e841 2300 	strex	r3, r2, [r1]
 8002e24:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002e26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d1e5      	bne.n	8002df8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	3314      	adds	r3, #20
 8002e32:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e34:	6a3b      	ldr	r3, [r7, #32]
 8002e36:	e853 3f00 	ldrex	r3, [r3]
 8002e3a:	61fb      	str	r3, [r7, #28]
   return(result);
 8002e3c:	69fb      	ldr	r3, [r7, #28]
 8002e3e:	f023 0301 	bic.w	r3, r3, #1
 8002e42:	64bb      	str	r3, [r7, #72]	; 0x48
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	3314      	adds	r3, #20
 8002e4a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002e4c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002e4e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e50:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002e52:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002e54:	e841 2300 	strex	r3, r2, [r1]
 8002e58:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002e5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d1e5      	bne.n	8002e2c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e64:	2b01      	cmp	r3, #1
 8002e66:	d119      	bne.n	8002e9c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	330c      	adds	r3, #12
 8002e6e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	e853 3f00 	ldrex	r3, [r3]
 8002e76:	60bb      	str	r3, [r7, #8]
   return(result);
 8002e78:	68bb      	ldr	r3, [r7, #8]
 8002e7a:	f023 0310 	bic.w	r3, r3, #16
 8002e7e:	647b      	str	r3, [r7, #68]	; 0x44
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	330c      	adds	r3, #12
 8002e86:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002e88:	61ba      	str	r2, [r7, #24]
 8002e8a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e8c:	6979      	ldr	r1, [r7, #20]
 8002e8e:	69ba      	ldr	r2, [r7, #24]
 8002e90:	e841 2300 	strex	r3, r2, [r1]
 8002e94:	613b      	str	r3, [r7, #16]
   return(result);
 8002e96:	693b      	ldr	r3, [r7, #16]
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d1e5      	bne.n	8002e68 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	2220      	movs	r2, #32
 8002ea0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002eaa:	bf00      	nop
 8002eac:	3754      	adds	r7, #84	; 0x54
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bc80      	pop	{r7}
 8002eb2:	4770      	bx	lr

08002eb4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b084      	sub	sp, #16
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ec0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	2200      	movs	r2, #0
 8002ecc:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002ece:	68f8      	ldr	r0, [r7, #12]
 8002ed0:	f7ff fed3 	bl	8002c7a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002ed4:	bf00      	nop
 8002ed6:	3710      	adds	r7, #16
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	bd80      	pop	{r7, pc}

08002edc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002edc:	b480      	push	{r7}
 8002ede:	b085      	sub	sp, #20
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002eea:	b2db      	uxtb	r3, r3
 8002eec:	2b21      	cmp	r3, #33	; 0x21
 8002eee:	d13e      	bne.n	8002f6e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	689b      	ldr	r3, [r3, #8]
 8002ef4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ef8:	d114      	bne.n	8002f24 <UART_Transmit_IT+0x48>
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	691b      	ldr	r3, [r3, #16]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d110      	bne.n	8002f24 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6a1b      	ldr	r3, [r3, #32]
 8002f06:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	881b      	ldrh	r3, [r3, #0]
 8002f0c:	461a      	mov	r2, r3
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002f16:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6a1b      	ldr	r3, [r3, #32]
 8002f1c:	1c9a      	adds	r2, r3, #2
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	621a      	str	r2, [r3, #32]
 8002f22:	e008      	b.n	8002f36 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6a1b      	ldr	r3, [r3, #32]
 8002f28:	1c59      	adds	r1, r3, #1
 8002f2a:	687a      	ldr	r2, [r7, #4]
 8002f2c:	6211      	str	r1, [r2, #32]
 8002f2e:	781a      	ldrb	r2, [r3, #0]
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002f3a:	b29b      	uxth	r3, r3
 8002f3c:	3b01      	subs	r3, #1
 8002f3e:	b29b      	uxth	r3, r3
 8002f40:	687a      	ldr	r2, [r7, #4]
 8002f42:	4619      	mov	r1, r3
 8002f44:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d10f      	bne.n	8002f6a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	68da      	ldr	r2, [r3, #12]
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002f58:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	68da      	ldr	r2, [r3, #12]
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002f68:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	e000      	b.n	8002f70 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002f6e:	2302      	movs	r3, #2
  }
}
 8002f70:	4618      	mov	r0, r3
 8002f72:	3714      	adds	r7, #20
 8002f74:	46bd      	mov	sp, r7
 8002f76:	bc80      	pop	{r7}
 8002f78:	4770      	bx	lr

08002f7a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002f7a:	b580      	push	{r7, lr}
 8002f7c:	b082      	sub	sp, #8
 8002f7e:	af00      	add	r7, sp, #0
 8002f80:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	68da      	ldr	r2, [r3, #12]
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002f90:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2220      	movs	r2, #32
 8002f96:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002f9a:	6878      	ldr	r0, [r7, #4]
 8002f9c:	f7ff fe64 	bl	8002c68 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002fa0:	2300      	movs	r3, #0
}
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	3708      	adds	r7, #8
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bd80      	pop	{r7, pc}

08002faa <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002faa:	b580      	push	{r7, lr}
 8002fac:	b08c      	sub	sp, #48	; 0x30
 8002fae:	af00      	add	r7, sp, #0
 8002fb0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002fb8:	b2db      	uxtb	r3, r3
 8002fba:	2b22      	cmp	r3, #34	; 0x22
 8002fbc:	f040 80ae 	bne.w	800311c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	689b      	ldr	r3, [r3, #8]
 8002fc4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002fc8:	d117      	bne.n	8002ffa <UART_Receive_IT+0x50>
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	691b      	ldr	r3, [r3, #16]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d113      	bne.n	8002ffa <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fda:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	b29b      	uxth	r3, r3
 8002fe4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002fe8:	b29a      	uxth	r2, r3
 8002fea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fec:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ff2:	1c9a      	adds	r2, r3, #2
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	629a      	str	r2, [r3, #40]	; 0x28
 8002ff8:	e026      	b.n	8003048 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ffe:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8003000:	2300      	movs	r3, #0
 8003002:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	689b      	ldr	r3, [r3, #8]
 8003008:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800300c:	d007      	beq.n	800301e <UART_Receive_IT+0x74>
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	689b      	ldr	r3, [r3, #8]
 8003012:	2b00      	cmp	r3, #0
 8003014:	d10a      	bne.n	800302c <UART_Receive_IT+0x82>
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	691b      	ldr	r3, [r3, #16]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d106      	bne.n	800302c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	b2da      	uxtb	r2, r3
 8003026:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003028:	701a      	strb	r2, [r3, #0]
 800302a:	e008      	b.n	800303e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	685b      	ldr	r3, [r3, #4]
 8003032:	b2db      	uxtb	r3, r3
 8003034:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003038:	b2da      	uxtb	r2, r3
 800303a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800303c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003042:	1c5a      	adds	r2, r3, #1
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800304c:	b29b      	uxth	r3, r3
 800304e:	3b01      	subs	r3, #1
 8003050:	b29b      	uxth	r3, r3
 8003052:	687a      	ldr	r2, [r7, #4]
 8003054:	4619      	mov	r1, r3
 8003056:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003058:	2b00      	cmp	r3, #0
 800305a:	d15d      	bne.n	8003118 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	68da      	ldr	r2, [r3, #12]
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f022 0220 	bic.w	r2, r2, #32
 800306a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	68da      	ldr	r2, [r3, #12]
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800307a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	695a      	ldr	r2, [r3, #20]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f022 0201 	bic.w	r2, r2, #1
 800308a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2220      	movs	r2, #32
 8003090:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2200      	movs	r2, #0
 8003098:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800309e:	2b01      	cmp	r3, #1
 80030a0:	d135      	bne.n	800310e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2200      	movs	r2, #0
 80030a6:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	330c      	adds	r3, #12
 80030ae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030b0:	697b      	ldr	r3, [r7, #20]
 80030b2:	e853 3f00 	ldrex	r3, [r3]
 80030b6:	613b      	str	r3, [r7, #16]
   return(result);
 80030b8:	693b      	ldr	r3, [r7, #16]
 80030ba:	f023 0310 	bic.w	r3, r3, #16
 80030be:	627b      	str	r3, [r7, #36]	; 0x24
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	330c      	adds	r3, #12
 80030c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030c8:	623a      	str	r2, [r7, #32]
 80030ca:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030cc:	69f9      	ldr	r1, [r7, #28]
 80030ce:	6a3a      	ldr	r2, [r7, #32]
 80030d0:	e841 2300 	strex	r3, r2, [r1]
 80030d4:	61bb      	str	r3, [r7, #24]
   return(result);
 80030d6:	69bb      	ldr	r3, [r7, #24]
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d1e5      	bne.n	80030a8 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f003 0310 	and.w	r3, r3, #16
 80030e6:	2b10      	cmp	r3, #16
 80030e8:	d10a      	bne.n	8003100 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80030ea:	2300      	movs	r3, #0
 80030ec:	60fb      	str	r3, [r7, #12]
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	60fb      	str	r3, [r7, #12]
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	685b      	ldr	r3, [r3, #4]
 80030fc:	60fb      	str	r3, [r7, #12]
 80030fe:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003104:	4619      	mov	r1, r3
 8003106:	6878      	ldr	r0, [r7, #4]
 8003108:	f7ff fdc0 	bl	8002c8c <HAL_UARTEx_RxEventCallback>
 800310c:	e002      	b.n	8003114 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800310e:	6878      	ldr	r0, [r7, #4]
 8003110:	f7fd f824 	bl	800015c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003114:	2300      	movs	r3, #0
 8003116:	e002      	b.n	800311e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003118:	2300      	movs	r3, #0
 800311a:	e000      	b.n	800311e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800311c:	2302      	movs	r3, #2
  }
}
 800311e:	4618      	mov	r0, r3
 8003120:	3730      	adds	r7, #48	; 0x30
 8003122:	46bd      	mov	sp, r7
 8003124:	bd80      	pop	{r7, pc}
	...

08003128 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b084      	sub	sp, #16
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	691b      	ldr	r3, [r3, #16]
 8003136:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	68da      	ldr	r2, [r3, #12]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	430a      	orrs	r2, r1
 8003144:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	689a      	ldr	r2, [r3, #8]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	691b      	ldr	r3, [r3, #16]
 800314e:	431a      	orrs	r2, r3
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	695b      	ldr	r3, [r3, #20]
 8003154:	4313      	orrs	r3, r2
 8003156:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	68db      	ldr	r3, [r3, #12]
 800315e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003162:	f023 030c 	bic.w	r3, r3, #12
 8003166:	687a      	ldr	r2, [r7, #4]
 8003168:	6812      	ldr	r2, [r2, #0]
 800316a:	68b9      	ldr	r1, [r7, #8]
 800316c:	430b      	orrs	r3, r1
 800316e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	695b      	ldr	r3, [r3, #20]
 8003176:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	699a      	ldr	r2, [r3, #24]
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	430a      	orrs	r2, r1
 8003184:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4a2c      	ldr	r2, [pc, #176]	; (800323c <UART_SetConfig+0x114>)
 800318c:	4293      	cmp	r3, r2
 800318e:	d103      	bne.n	8003198 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003190:	f7fe fbee 	bl	8001970 <HAL_RCC_GetPCLK2Freq>
 8003194:	60f8      	str	r0, [r7, #12]
 8003196:	e002      	b.n	800319e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003198:	f7fe fbd6 	bl	8001948 <HAL_RCC_GetPCLK1Freq>
 800319c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800319e:	68fa      	ldr	r2, [r7, #12]
 80031a0:	4613      	mov	r3, r2
 80031a2:	009b      	lsls	r3, r3, #2
 80031a4:	4413      	add	r3, r2
 80031a6:	009a      	lsls	r2, r3, #2
 80031a8:	441a      	add	r2, r3
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	685b      	ldr	r3, [r3, #4]
 80031ae:	009b      	lsls	r3, r3, #2
 80031b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80031b4:	4a22      	ldr	r2, [pc, #136]	; (8003240 <UART_SetConfig+0x118>)
 80031b6:	fba2 2303 	umull	r2, r3, r2, r3
 80031ba:	095b      	lsrs	r3, r3, #5
 80031bc:	0119      	lsls	r1, r3, #4
 80031be:	68fa      	ldr	r2, [r7, #12]
 80031c0:	4613      	mov	r3, r2
 80031c2:	009b      	lsls	r3, r3, #2
 80031c4:	4413      	add	r3, r2
 80031c6:	009a      	lsls	r2, r3, #2
 80031c8:	441a      	add	r2, r3
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	685b      	ldr	r3, [r3, #4]
 80031ce:	009b      	lsls	r3, r3, #2
 80031d0:	fbb2 f2f3 	udiv	r2, r2, r3
 80031d4:	4b1a      	ldr	r3, [pc, #104]	; (8003240 <UART_SetConfig+0x118>)
 80031d6:	fba3 0302 	umull	r0, r3, r3, r2
 80031da:	095b      	lsrs	r3, r3, #5
 80031dc:	2064      	movs	r0, #100	; 0x64
 80031de:	fb00 f303 	mul.w	r3, r0, r3
 80031e2:	1ad3      	subs	r3, r2, r3
 80031e4:	011b      	lsls	r3, r3, #4
 80031e6:	3332      	adds	r3, #50	; 0x32
 80031e8:	4a15      	ldr	r2, [pc, #84]	; (8003240 <UART_SetConfig+0x118>)
 80031ea:	fba2 2303 	umull	r2, r3, r2, r3
 80031ee:	095b      	lsrs	r3, r3, #5
 80031f0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80031f4:	4419      	add	r1, r3
 80031f6:	68fa      	ldr	r2, [r7, #12]
 80031f8:	4613      	mov	r3, r2
 80031fa:	009b      	lsls	r3, r3, #2
 80031fc:	4413      	add	r3, r2
 80031fe:	009a      	lsls	r2, r3, #2
 8003200:	441a      	add	r2, r3
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	685b      	ldr	r3, [r3, #4]
 8003206:	009b      	lsls	r3, r3, #2
 8003208:	fbb2 f2f3 	udiv	r2, r2, r3
 800320c:	4b0c      	ldr	r3, [pc, #48]	; (8003240 <UART_SetConfig+0x118>)
 800320e:	fba3 0302 	umull	r0, r3, r3, r2
 8003212:	095b      	lsrs	r3, r3, #5
 8003214:	2064      	movs	r0, #100	; 0x64
 8003216:	fb00 f303 	mul.w	r3, r0, r3
 800321a:	1ad3      	subs	r3, r2, r3
 800321c:	011b      	lsls	r3, r3, #4
 800321e:	3332      	adds	r3, #50	; 0x32
 8003220:	4a07      	ldr	r2, [pc, #28]	; (8003240 <UART_SetConfig+0x118>)
 8003222:	fba2 2303 	umull	r2, r3, r2, r3
 8003226:	095b      	lsrs	r3, r3, #5
 8003228:	f003 020f 	and.w	r2, r3, #15
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	440a      	add	r2, r1
 8003232:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003234:	bf00      	nop
 8003236:	3710      	adds	r7, #16
 8003238:	46bd      	mov	sp, r7
 800323a:	bd80      	pop	{r7, pc}
 800323c:	40013800 	.word	0x40013800
 8003240:	51eb851f 	.word	0x51eb851f

08003244 <siprintf>:
 8003244:	b40e      	push	{r1, r2, r3}
 8003246:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800324a:	b500      	push	{lr}
 800324c:	b09c      	sub	sp, #112	; 0x70
 800324e:	ab1d      	add	r3, sp, #116	; 0x74
 8003250:	9002      	str	r0, [sp, #8]
 8003252:	9006      	str	r0, [sp, #24]
 8003254:	9107      	str	r1, [sp, #28]
 8003256:	9104      	str	r1, [sp, #16]
 8003258:	4808      	ldr	r0, [pc, #32]	; (800327c <siprintf+0x38>)
 800325a:	4909      	ldr	r1, [pc, #36]	; (8003280 <siprintf+0x3c>)
 800325c:	f853 2b04 	ldr.w	r2, [r3], #4
 8003260:	9105      	str	r1, [sp, #20]
 8003262:	6800      	ldr	r0, [r0, #0]
 8003264:	a902      	add	r1, sp, #8
 8003266:	9301      	str	r3, [sp, #4]
 8003268:	f000 f98e 	bl	8003588 <_svfiprintf_r>
 800326c:	2200      	movs	r2, #0
 800326e:	9b02      	ldr	r3, [sp, #8]
 8003270:	701a      	strb	r2, [r3, #0]
 8003272:	b01c      	add	sp, #112	; 0x70
 8003274:	f85d eb04 	ldr.w	lr, [sp], #4
 8003278:	b003      	add	sp, #12
 800327a:	4770      	bx	lr
 800327c:	2000005c 	.word	0x2000005c
 8003280:	ffff0208 	.word	0xffff0208

08003284 <memset>:
 8003284:	4603      	mov	r3, r0
 8003286:	4402      	add	r2, r0
 8003288:	4293      	cmp	r3, r2
 800328a:	d100      	bne.n	800328e <memset+0xa>
 800328c:	4770      	bx	lr
 800328e:	f803 1b01 	strb.w	r1, [r3], #1
 8003292:	e7f9      	b.n	8003288 <memset+0x4>

08003294 <__errno>:
 8003294:	4b01      	ldr	r3, [pc, #4]	; (800329c <__errno+0x8>)
 8003296:	6818      	ldr	r0, [r3, #0]
 8003298:	4770      	bx	lr
 800329a:	bf00      	nop
 800329c:	2000005c 	.word	0x2000005c

080032a0 <__libc_init_array>:
 80032a0:	b570      	push	{r4, r5, r6, lr}
 80032a2:	2600      	movs	r6, #0
 80032a4:	4d0c      	ldr	r5, [pc, #48]	; (80032d8 <__libc_init_array+0x38>)
 80032a6:	4c0d      	ldr	r4, [pc, #52]	; (80032dc <__libc_init_array+0x3c>)
 80032a8:	1b64      	subs	r4, r4, r5
 80032aa:	10a4      	asrs	r4, r4, #2
 80032ac:	42a6      	cmp	r6, r4
 80032ae:	d109      	bne.n	80032c4 <__libc_init_array+0x24>
 80032b0:	f000 fc7a 	bl	8003ba8 <_init>
 80032b4:	2600      	movs	r6, #0
 80032b6:	4d0a      	ldr	r5, [pc, #40]	; (80032e0 <__libc_init_array+0x40>)
 80032b8:	4c0a      	ldr	r4, [pc, #40]	; (80032e4 <__libc_init_array+0x44>)
 80032ba:	1b64      	subs	r4, r4, r5
 80032bc:	10a4      	asrs	r4, r4, #2
 80032be:	42a6      	cmp	r6, r4
 80032c0:	d105      	bne.n	80032ce <__libc_init_array+0x2e>
 80032c2:	bd70      	pop	{r4, r5, r6, pc}
 80032c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80032c8:	4798      	blx	r3
 80032ca:	3601      	adds	r6, #1
 80032cc:	e7ee      	b.n	80032ac <__libc_init_array+0xc>
 80032ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80032d2:	4798      	blx	r3
 80032d4:	3601      	adds	r6, #1
 80032d6:	e7f2      	b.n	80032be <__libc_init_array+0x1e>
 80032d8:	08003c44 	.word	0x08003c44
 80032dc:	08003c44 	.word	0x08003c44
 80032e0:	08003c44 	.word	0x08003c44
 80032e4:	08003c48 	.word	0x08003c48

080032e8 <__retarget_lock_acquire_recursive>:
 80032e8:	4770      	bx	lr

080032ea <__retarget_lock_release_recursive>:
 80032ea:	4770      	bx	lr

080032ec <_free_r>:
 80032ec:	b538      	push	{r3, r4, r5, lr}
 80032ee:	4605      	mov	r5, r0
 80032f0:	2900      	cmp	r1, #0
 80032f2:	d040      	beq.n	8003376 <_free_r+0x8a>
 80032f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80032f8:	1f0c      	subs	r4, r1, #4
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	bfb8      	it	lt
 80032fe:	18e4      	addlt	r4, r4, r3
 8003300:	f000 f8dc 	bl	80034bc <__malloc_lock>
 8003304:	4a1c      	ldr	r2, [pc, #112]	; (8003378 <_free_r+0x8c>)
 8003306:	6813      	ldr	r3, [r2, #0]
 8003308:	b933      	cbnz	r3, 8003318 <_free_r+0x2c>
 800330a:	6063      	str	r3, [r4, #4]
 800330c:	6014      	str	r4, [r2, #0]
 800330e:	4628      	mov	r0, r5
 8003310:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003314:	f000 b8d8 	b.w	80034c8 <__malloc_unlock>
 8003318:	42a3      	cmp	r3, r4
 800331a:	d908      	bls.n	800332e <_free_r+0x42>
 800331c:	6820      	ldr	r0, [r4, #0]
 800331e:	1821      	adds	r1, r4, r0
 8003320:	428b      	cmp	r3, r1
 8003322:	bf01      	itttt	eq
 8003324:	6819      	ldreq	r1, [r3, #0]
 8003326:	685b      	ldreq	r3, [r3, #4]
 8003328:	1809      	addeq	r1, r1, r0
 800332a:	6021      	streq	r1, [r4, #0]
 800332c:	e7ed      	b.n	800330a <_free_r+0x1e>
 800332e:	461a      	mov	r2, r3
 8003330:	685b      	ldr	r3, [r3, #4]
 8003332:	b10b      	cbz	r3, 8003338 <_free_r+0x4c>
 8003334:	42a3      	cmp	r3, r4
 8003336:	d9fa      	bls.n	800332e <_free_r+0x42>
 8003338:	6811      	ldr	r1, [r2, #0]
 800333a:	1850      	adds	r0, r2, r1
 800333c:	42a0      	cmp	r0, r4
 800333e:	d10b      	bne.n	8003358 <_free_r+0x6c>
 8003340:	6820      	ldr	r0, [r4, #0]
 8003342:	4401      	add	r1, r0
 8003344:	1850      	adds	r0, r2, r1
 8003346:	4283      	cmp	r3, r0
 8003348:	6011      	str	r1, [r2, #0]
 800334a:	d1e0      	bne.n	800330e <_free_r+0x22>
 800334c:	6818      	ldr	r0, [r3, #0]
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	4408      	add	r0, r1
 8003352:	6010      	str	r0, [r2, #0]
 8003354:	6053      	str	r3, [r2, #4]
 8003356:	e7da      	b.n	800330e <_free_r+0x22>
 8003358:	d902      	bls.n	8003360 <_free_r+0x74>
 800335a:	230c      	movs	r3, #12
 800335c:	602b      	str	r3, [r5, #0]
 800335e:	e7d6      	b.n	800330e <_free_r+0x22>
 8003360:	6820      	ldr	r0, [r4, #0]
 8003362:	1821      	adds	r1, r4, r0
 8003364:	428b      	cmp	r3, r1
 8003366:	bf01      	itttt	eq
 8003368:	6819      	ldreq	r1, [r3, #0]
 800336a:	685b      	ldreq	r3, [r3, #4]
 800336c:	1809      	addeq	r1, r1, r0
 800336e:	6021      	streq	r1, [r4, #0]
 8003370:	6063      	str	r3, [r4, #4]
 8003372:	6054      	str	r4, [r2, #4]
 8003374:	e7cb      	b.n	800330e <_free_r+0x22>
 8003376:	bd38      	pop	{r3, r4, r5, pc}
 8003378:	20000280 	.word	0x20000280

0800337c <sbrk_aligned>:
 800337c:	b570      	push	{r4, r5, r6, lr}
 800337e:	4e0e      	ldr	r6, [pc, #56]	; (80033b8 <sbrk_aligned+0x3c>)
 8003380:	460c      	mov	r4, r1
 8003382:	6831      	ldr	r1, [r6, #0]
 8003384:	4605      	mov	r5, r0
 8003386:	b911      	cbnz	r1, 800338e <sbrk_aligned+0x12>
 8003388:	f000 fbaa 	bl	8003ae0 <_sbrk_r>
 800338c:	6030      	str	r0, [r6, #0]
 800338e:	4621      	mov	r1, r4
 8003390:	4628      	mov	r0, r5
 8003392:	f000 fba5 	bl	8003ae0 <_sbrk_r>
 8003396:	1c43      	adds	r3, r0, #1
 8003398:	d00a      	beq.n	80033b0 <sbrk_aligned+0x34>
 800339a:	1cc4      	adds	r4, r0, #3
 800339c:	f024 0403 	bic.w	r4, r4, #3
 80033a0:	42a0      	cmp	r0, r4
 80033a2:	d007      	beq.n	80033b4 <sbrk_aligned+0x38>
 80033a4:	1a21      	subs	r1, r4, r0
 80033a6:	4628      	mov	r0, r5
 80033a8:	f000 fb9a 	bl	8003ae0 <_sbrk_r>
 80033ac:	3001      	adds	r0, #1
 80033ae:	d101      	bne.n	80033b4 <sbrk_aligned+0x38>
 80033b0:	f04f 34ff 	mov.w	r4, #4294967295
 80033b4:	4620      	mov	r0, r4
 80033b6:	bd70      	pop	{r4, r5, r6, pc}
 80033b8:	20000284 	.word	0x20000284

080033bc <_malloc_r>:
 80033bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80033c0:	1ccd      	adds	r5, r1, #3
 80033c2:	f025 0503 	bic.w	r5, r5, #3
 80033c6:	3508      	adds	r5, #8
 80033c8:	2d0c      	cmp	r5, #12
 80033ca:	bf38      	it	cc
 80033cc:	250c      	movcc	r5, #12
 80033ce:	2d00      	cmp	r5, #0
 80033d0:	4607      	mov	r7, r0
 80033d2:	db01      	blt.n	80033d8 <_malloc_r+0x1c>
 80033d4:	42a9      	cmp	r1, r5
 80033d6:	d905      	bls.n	80033e4 <_malloc_r+0x28>
 80033d8:	230c      	movs	r3, #12
 80033da:	2600      	movs	r6, #0
 80033dc:	603b      	str	r3, [r7, #0]
 80033de:	4630      	mov	r0, r6
 80033e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80033e4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80034b8 <_malloc_r+0xfc>
 80033e8:	f000 f868 	bl	80034bc <__malloc_lock>
 80033ec:	f8d8 3000 	ldr.w	r3, [r8]
 80033f0:	461c      	mov	r4, r3
 80033f2:	bb5c      	cbnz	r4, 800344c <_malloc_r+0x90>
 80033f4:	4629      	mov	r1, r5
 80033f6:	4638      	mov	r0, r7
 80033f8:	f7ff ffc0 	bl	800337c <sbrk_aligned>
 80033fc:	1c43      	adds	r3, r0, #1
 80033fe:	4604      	mov	r4, r0
 8003400:	d155      	bne.n	80034ae <_malloc_r+0xf2>
 8003402:	f8d8 4000 	ldr.w	r4, [r8]
 8003406:	4626      	mov	r6, r4
 8003408:	2e00      	cmp	r6, #0
 800340a:	d145      	bne.n	8003498 <_malloc_r+0xdc>
 800340c:	2c00      	cmp	r4, #0
 800340e:	d048      	beq.n	80034a2 <_malloc_r+0xe6>
 8003410:	6823      	ldr	r3, [r4, #0]
 8003412:	4631      	mov	r1, r6
 8003414:	4638      	mov	r0, r7
 8003416:	eb04 0903 	add.w	r9, r4, r3
 800341a:	f000 fb61 	bl	8003ae0 <_sbrk_r>
 800341e:	4581      	cmp	r9, r0
 8003420:	d13f      	bne.n	80034a2 <_malloc_r+0xe6>
 8003422:	6821      	ldr	r1, [r4, #0]
 8003424:	4638      	mov	r0, r7
 8003426:	1a6d      	subs	r5, r5, r1
 8003428:	4629      	mov	r1, r5
 800342a:	f7ff ffa7 	bl	800337c <sbrk_aligned>
 800342e:	3001      	adds	r0, #1
 8003430:	d037      	beq.n	80034a2 <_malloc_r+0xe6>
 8003432:	6823      	ldr	r3, [r4, #0]
 8003434:	442b      	add	r3, r5
 8003436:	6023      	str	r3, [r4, #0]
 8003438:	f8d8 3000 	ldr.w	r3, [r8]
 800343c:	2b00      	cmp	r3, #0
 800343e:	d038      	beq.n	80034b2 <_malloc_r+0xf6>
 8003440:	685a      	ldr	r2, [r3, #4]
 8003442:	42a2      	cmp	r2, r4
 8003444:	d12b      	bne.n	800349e <_malloc_r+0xe2>
 8003446:	2200      	movs	r2, #0
 8003448:	605a      	str	r2, [r3, #4]
 800344a:	e00f      	b.n	800346c <_malloc_r+0xb0>
 800344c:	6822      	ldr	r2, [r4, #0]
 800344e:	1b52      	subs	r2, r2, r5
 8003450:	d41f      	bmi.n	8003492 <_malloc_r+0xd6>
 8003452:	2a0b      	cmp	r2, #11
 8003454:	d917      	bls.n	8003486 <_malloc_r+0xca>
 8003456:	1961      	adds	r1, r4, r5
 8003458:	42a3      	cmp	r3, r4
 800345a:	6025      	str	r5, [r4, #0]
 800345c:	bf18      	it	ne
 800345e:	6059      	strne	r1, [r3, #4]
 8003460:	6863      	ldr	r3, [r4, #4]
 8003462:	bf08      	it	eq
 8003464:	f8c8 1000 	streq.w	r1, [r8]
 8003468:	5162      	str	r2, [r4, r5]
 800346a:	604b      	str	r3, [r1, #4]
 800346c:	4638      	mov	r0, r7
 800346e:	f104 060b 	add.w	r6, r4, #11
 8003472:	f000 f829 	bl	80034c8 <__malloc_unlock>
 8003476:	f026 0607 	bic.w	r6, r6, #7
 800347a:	1d23      	adds	r3, r4, #4
 800347c:	1af2      	subs	r2, r6, r3
 800347e:	d0ae      	beq.n	80033de <_malloc_r+0x22>
 8003480:	1b9b      	subs	r3, r3, r6
 8003482:	50a3      	str	r3, [r4, r2]
 8003484:	e7ab      	b.n	80033de <_malloc_r+0x22>
 8003486:	42a3      	cmp	r3, r4
 8003488:	6862      	ldr	r2, [r4, #4]
 800348a:	d1dd      	bne.n	8003448 <_malloc_r+0x8c>
 800348c:	f8c8 2000 	str.w	r2, [r8]
 8003490:	e7ec      	b.n	800346c <_malloc_r+0xb0>
 8003492:	4623      	mov	r3, r4
 8003494:	6864      	ldr	r4, [r4, #4]
 8003496:	e7ac      	b.n	80033f2 <_malloc_r+0x36>
 8003498:	4634      	mov	r4, r6
 800349a:	6876      	ldr	r6, [r6, #4]
 800349c:	e7b4      	b.n	8003408 <_malloc_r+0x4c>
 800349e:	4613      	mov	r3, r2
 80034a0:	e7cc      	b.n	800343c <_malloc_r+0x80>
 80034a2:	230c      	movs	r3, #12
 80034a4:	4638      	mov	r0, r7
 80034a6:	603b      	str	r3, [r7, #0]
 80034a8:	f000 f80e 	bl	80034c8 <__malloc_unlock>
 80034ac:	e797      	b.n	80033de <_malloc_r+0x22>
 80034ae:	6025      	str	r5, [r4, #0]
 80034b0:	e7dc      	b.n	800346c <_malloc_r+0xb0>
 80034b2:	605b      	str	r3, [r3, #4]
 80034b4:	deff      	udf	#255	; 0xff
 80034b6:	bf00      	nop
 80034b8:	20000280 	.word	0x20000280

080034bc <__malloc_lock>:
 80034bc:	4801      	ldr	r0, [pc, #4]	; (80034c4 <__malloc_lock+0x8>)
 80034be:	f7ff bf13 	b.w	80032e8 <__retarget_lock_acquire_recursive>
 80034c2:	bf00      	nop
 80034c4:	2000027c 	.word	0x2000027c

080034c8 <__malloc_unlock>:
 80034c8:	4801      	ldr	r0, [pc, #4]	; (80034d0 <__malloc_unlock+0x8>)
 80034ca:	f7ff bf0e 	b.w	80032ea <__retarget_lock_release_recursive>
 80034ce:	bf00      	nop
 80034d0:	2000027c 	.word	0x2000027c

080034d4 <__ssputs_r>:
 80034d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80034d8:	461f      	mov	r7, r3
 80034da:	688e      	ldr	r6, [r1, #8]
 80034dc:	4682      	mov	sl, r0
 80034de:	42be      	cmp	r6, r7
 80034e0:	460c      	mov	r4, r1
 80034e2:	4690      	mov	r8, r2
 80034e4:	680b      	ldr	r3, [r1, #0]
 80034e6:	d82c      	bhi.n	8003542 <__ssputs_r+0x6e>
 80034e8:	898a      	ldrh	r2, [r1, #12]
 80034ea:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80034ee:	d026      	beq.n	800353e <__ssputs_r+0x6a>
 80034f0:	6965      	ldr	r5, [r4, #20]
 80034f2:	6909      	ldr	r1, [r1, #16]
 80034f4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80034f8:	eba3 0901 	sub.w	r9, r3, r1
 80034fc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003500:	1c7b      	adds	r3, r7, #1
 8003502:	444b      	add	r3, r9
 8003504:	106d      	asrs	r5, r5, #1
 8003506:	429d      	cmp	r5, r3
 8003508:	bf38      	it	cc
 800350a:	461d      	movcc	r5, r3
 800350c:	0553      	lsls	r3, r2, #21
 800350e:	d527      	bpl.n	8003560 <__ssputs_r+0x8c>
 8003510:	4629      	mov	r1, r5
 8003512:	f7ff ff53 	bl	80033bc <_malloc_r>
 8003516:	4606      	mov	r6, r0
 8003518:	b360      	cbz	r0, 8003574 <__ssputs_r+0xa0>
 800351a:	464a      	mov	r2, r9
 800351c:	6921      	ldr	r1, [r4, #16]
 800351e:	f000 fafd 	bl	8003b1c <memcpy>
 8003522:	89a3      	ldrh	r3, [r4, #12]
 8003524:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003528:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800352c:	81a3      	strh	r3, [r4, #12]
 800352e:	6126      	str	r6, [r4, #16]
 8003530:	444e      	add	r6, r9
 8003532:	6026      	str	r6, [r4, #0]
 8003534:	463e      	mov	r6, r7
 8003536:	6165      	str	r5, [r4, #20]
 8003538:	eba5 0509 	sub.w	r5, r5, r9
 800353c:	60a5      	str	r5, [r4, #8]
 800353e:	42be      	cmp	r6, r7
 8003540:	d900      	bls.n	8003544 <__ssputs_r+0x70>
 8003542:	463e      	mov	r6, r7
 8003544:	4632      	mov	r2, r6
 8003546:	4641      	mov	r1, r8
 8003548:	6820      	ldr	r0, [r4, #0]
 800354a:	f000 faaf 	bl	8003aac <memmove>
 800354e:	2000      	movs	r0, #0
 8003550:	68a3      	ldr	r3, [r4, #8]
 8003552:	1b9b      	subs	r3, r3, r6
 8003554:	60a3      	str	r3, [r4, #8]
 8003556:	6823      	ldr	r3, [r4, #0]
 8003558:	4433      	add	r3, r6
 800355a:	6023      	str	r3, [r4, #0]
 800355c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003560:	462a      	mov	r2, r5
 8003562:	f000 fae9 	bl	8003b38 <_realloc_r>
 8003566:	4606      	mov	r6, r0
 8003568:	2800      	cmp	r0, #0
 800356a:	d1e0      	bne.n	800352e <__ssputs_r+0x5a>
 800356c:	4650      	mov	r0, sl
 800356e:	6921      	ldr	r1, [r4, #16]
 8003570:	f7ff febc 	bl	80032ec <_free_r>
 8003574:	230c      	movs	r3, #12
 8003576:	f8ca 3000 	str.w	r3, [sl]
 800357a:	89a3      	ldrh	r3, [r4, #12]
 800357c:	f04f 30ff 	mov.w	r0, #4294967295
 8003580:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003584:	81a3      	strh	r3, [r4, #12]
 8003586:	e7e9      	b.n	800355c <__ssputs_r+0x88>

08003588 <_svfiprintf_r>:
 8003588:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800358c:	4698      	mov	r8, r3
 800358e:	898b      	ldrh	r3, [r1, #12]
 8003590:	4607      	mov	r7, r0
 8003592:	061b      	lsls	r3, r3, #24
 8003594:	460d      	mov	r5, r1
 8003596:	4614      	mov	r4, r2
 8003598:	b09d      	sub	sp, #116	; 0x74
 800359a:	d50e      	bpl.n	80035ba <_svfiprintf_r+0x32>
 800359c:	690b      	ldr	r3, [r1, #16]
 800359e:	b963      	cbnz	r3, 80035ba <_svfiprintf_r+0x32>
 80035a0:	2140      	movs	r1, #64	; 0x40
 80035a2:	f7ff ff0b 	bl	80033bc <_malloc_r>
 80035a6:	6028      	str	r0, [r5, #0]
 80035a8:	6128      	str	r0, [r5, #16]
 80035aa:	b920      	cbnz	r0, 80035b6 <_svfiprintf_r+0x2e>
 80035ac:	230c      	movs	r3, #12
 80035ae:	603b      	str	r3, [r7, #0]
 80035b0:	f04f 30ff 	mov.w	r0, #4294967295
 80035b4:	e0d0      	b.n	8003758 <_svfiprintf_r+0x1d0>
 80035b6:	2340      	movs	r3, #64	; 0x40
 80035b8:	616b      	str	r3, [r5, #20]
 80035ba:	2300      	movs	r3, #0
 80035bc:	9309      	str	r3, [sp, #36]	; 0x24
 80035be:	2320      	movs	r3, #32
 80035c0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80035c4:	2330      	movs	r3, #48	; 0x30
 80035c6:	f04f 0901 	mov.w	r9, #1
 80035ca:	f8cd 800c 	str.w	r8, [sp, #12]
 80035ce:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8003770 <_svfiprintf_r+0x1e8>
 80035d2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80035d6:	4623      	mov	r3, r4
 80035d8:	469a      	mov	sl, r3
 80035da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80035de:	b10a      	cbz	r2, 80035e4 <_svfiprintf_r+0x5c>
 80035e0:	2a25      	cmp	r2, #37	; 0x25
 80035e2:	d1f9      	bne.n	80035d8 <_svfiprintf_r+0x50>
 80035e4:	ebba 0b04 	subs.w	fp, sl, r4
 80035e8:	d00b      	beq.n	8003602 <_svfiprintf_r+0x7a>
 80035ea:	465b      	mov	r3, fp
 80035ec:	4622      	mov	r2, r4
 80035ee:	4629      	mov	r1, r5
 80035f0:	4638      	mov	r0, r7
 80035f2:	f7ff ff6f 	bl	80034d4 <__ssputs_r>
 80035f6:	3001      	adds	r0, #1
 80035f8:	f000 80a9 	beq.w	800374e <_svfiprintf_r+0x1c6>
 80035fc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80035fe:	445a      	add	r2, fp
 8003600:	9209      	str	r2, [sp, #36]	; 0x24
 8003602:	f89a 3000 	ldrb.w	r3, [sl]
 8003606:	2b00      	cmp	r3, #0
 8003608:	f000 80a1 	beq.w	800374e <_svfiprintf_r+0x1c6>
 800360c:	2300      	movs	r3, #0
 800360e:	f04f 32ff 	mov.w	r2, #4294967295
 8003612:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003616:	f10a 0a01 	add.w	sl, sl, #1
 800361a:	9304      	str	r3, [sp, #16]
 800361c:	9307      	str	r3, [sp, #28]
 800361e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003622:	931a      	str	r3, [sp, #104]	; 0x68
 8003624:	4654      	mov	r4, sl
 8003626:	2205      	movs	r2, #5
 8003628:	f814 1b01 	ldrb.w	r1, [r4], #1
 800362c:	4850      	ldr	r0, [pc, #320]	; (8003770 <_svfiprintf_r+0x1e8>)
 800362e:	f000 fa67 	bl	8003b00 <memchr>
 8003632:	9a04      	ldr	r2, [sp, #16]
 8003634:	b9d8      	cbnz	r0, 800366e <_svfiprintf_r+0xe6>
 8003636:	06d0      	lsls	r0, r2, #27
 8003638:	bf44      	itt	mi
 800363a:	2320      	movmi	r3, #32
 800363c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003640:	0711      	lsls	r1, r2, #28
 8003642:	bf44      	itt	mi
 8003644:	232b      	movmi	r3, #43	; 0x2b
 8003646:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800364a:	f89a 3000 	ldrb.w	r3, [sl]
 800364e:	2b2a      	cmp	r3, #42	; 0x2a
 8003650:	d015      	beq.n	800367e <_svfiprintf_r+0xf6>
 8003652:	4654      	mov	r4, sl
 8003654:	2000      	movs	r0, #0
 8003656:	f04f 0c0a 	mov.w	ip, #10
 800365a:	9a07      	ldr	r2, [sp, #28]
 800365c:	4621      	mov	r1, r4
 800365e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003662:	3b30      	subs	r3, #48	; 0x30
 8003664:	2b09      	cmp	r3, #9
 8003666:	d94d      	bls.n	8003704 <_svfiprintf_r+0x17c>
 8003668:	b1b0      	cbz	r0, 8003698 <_svfiprintf_r+0x110>
 800366a:	9207      	str	r2, [sp, #28]
 800366c:	e014      	b.n	8003698 <_svfiprintf_r+0x110>
 800366e:	eba0 0308 	sub.w	r3, r0, r8
 8003672:	fa09 f303 	lsl.w	r3, r9, r3
 8003676:	4313      	orrs	r3, r2
 8003678:	46a2      	mov	sl, r4
 800367a:	9304      	str	r3, [sp, #16]
 800367c:	e7d2      	b.n	8003624 <_svfiprintf_r+0x9c>
 800367e:	9b03      	ldr	r3, [sp, #12]
 8003680:	1d19      	adds	r1, r3, #4
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	9103      	str	r1, [sp, #12]
 8003686:	2b00      	cmp	r3, #0
 8003688:	bfbb      	ittet	lt
 800368a:	425b      	neglt	r3, r3
 800368c:	f042 0202 	orrlt.w	r2, r2, #2
 8003690:	9307      	strge	r3, [sp, #28]
 8003692:	9307      	strlt	r3, [sp, #28]
 8003694:	bfb8      	it	lt
 8003696:	9204      	strlt	r2, [sp, #16]
 8003698:	7823      	ldrb	r3, [r4, #0]
 800369a:	2b2e      	cmp	r3, #46	; 0x2e
 800369c:	d10c      	bne.n	80036b8 <_svfiprintf_r+0x130>
 800369e:	7863      	ldrb	r3, [r4, #1]
 80036a0:	2b2a      	cmp	r3, #42	; 0x2a
 80036a2:	d134      	bne.n	800370e <_svfiprintf_r+0x186>
 80036a4:	9b03      	ldr	r3, [sp, #12]
 80036a6:	3402      	adds	r4, #2
 80036a8:	1d1a      	adds	r2, r3, #4
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	9203      	str	r2, [sp, #12]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	bfb8      	it	lt
 80036b2:	f04f 33ff 	movlt.w	r3, #4294967295
 80036b6:	9305      	str	r3, [sp, #20]
 80036b8:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8003774 <_svfiprintf_r+0x1ec>
 80036bc:	2203      	movs	r2, #3
 80036be:	4650      	mov	r0, sl
 80036c0:	7821      	ldrb	r1, [r4, #0]
 80036c2:	f000 fa1d 	bl	8003b00 <memchr>
 80036c6:	b138      	cbz	r0, 80036d8 <_svfiprintf_r+0x150>
 80036c8:	2240      	movs	r2, #64	; 0x40
 80036ca:	9b04      	ldr	r3, [sp, #16]
 80036cc:	eba0 000a 	sub.w	r0, r0, sl
 80036d0:	4082      	lsls	r2, r0
 80036d2:	4313      	orrs	r3, r2
 80036d4:	3401      	adds	r4, #1
 80036d6:	9304      	str	r3, [sp, #16]
 80036d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80036dc:	2206      	movs	r2, #6
 80036de:	4826      	ldr	r0, [pc, #152]	; (8003778 <_svfiprintf_r+0x1f0>)
 80036e0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80036e4:	f000 fa0c 	bl	8003b00 <memchr>
 80036e8:	2800      	cmp	r0, #0
 80036ea:	d038      	beq.n	800375e <_svfiprintf_r+0x1d6>
 80036ec:	4b23      	ldr	r3, [pc, #140]	; (800377c <_svfiprintf_r+0x1f4>)
 80036ee:	bb1b      	cbnz	r3, 8003738 <_svfiprintf_r+0x1b0>
 80036f0:	9b03      	ldr	r3, [sp, #12]
 80036f2:	3307      	adds	r3, #7
 80036f4:	f023 0307 	bic.w	r3, r3, #7
 80036f8:	3308      	adds	r3, #8
 80036fa:	9303      	str	r3, [sp, #12]
 80036fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80036fe:	4433      	add	r3, r6
 8003700:	9309      	str	r3, [sp, #36]	; 0x24
 8003702:	e768      	b.n	80035d6 <_svfiprintf_r+0x4e>
 8003704:	460c      	mov	r4, r1
 8003706:	2001      	movs	r0, #1
 8003708:	fb0c 3202 	mla	r2, ip, r2, r3
 800370c:	e7a6      	b.n	800365c <_svfiprintf_r+0xd4>
 800370e:	2300      	movs	r3, #0
 8003710:	f04f 0c0a 	mov.w	ip, #10
 8003714:	4619      	mov	r1, r3
 8003716:	3401      	adds	r4, #1
 8003718:	9305      	str	r3, [sp, #20]
 800371a:	4620      	mov	r0, r4
 800371c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003720:	3a30      	subs	r2, #48	; 0x30
 8003722:	2a09      	cmp	r2, #9
 8003724:	d903      	bls.n	800372e <_svfiprintf_r+0x1a6>
 8003726:	2b00      	cmp	r3, #0
 8003728:	d0c6      	beq.n	80036b8 <_svfiprintf_r+0x130>
 800372a:	9105      	str	r1, [sp, #20]
 800372c:	e7c4      	b.n	80036b8 <_svfiprintf_r+0x130>
 800372e:	4604      	mov	r4, r0
 8003730:	2301      	movs	r3, #1
 8003732:	fb0c 2101 	mla	r1, ip, r1, r2
 8003736:	e7f0      	b.n	800371a <_svfiprintf_r+0x192>
 8003738:	ab03      	add	r3, sp, #12
 800373a:	9300      	str	r3, [sp, #0]
 800373c:	462a      	mov	r2, r5
 800373e:	4638      	mov	r0, r7
 8003740:	4b0f      	ldr	r3, [pc, #60]	; (8003780 <_svfiprintf_r+0x1f8>)
 8003742:	a904      	add	r1, sp, #16
 8003744:	f3af 8000 	nop.w
 8003748:	1c42      	adds	r2, r0, #1
 800374a:	4606      	mov	r6, r0
 800374c:	d1d6      	bne.n	80036fc <_svfiprintf_r+0x174>
 800374e:	89ab      	ldrh	r3, [r5, #12]
 8003750:	065b      	lsls	r3, r3, #25
 8003752:	f53f af2d 	bmi.w	80035b0 <_svfiprintf_r+0x28>
 8003756:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003758:	b01d      	add	sp, #116	; 0x74
 800375a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800375e:	ab03      	add	r3, sp, #12
 8003760:	9300      	str	r3, [sp, #0]
 8003762:	462a      	mov	r2, r5
 8003764:	4638      	mov	r0, r7
 8003766:	4b06      	ldr	r3, [pc, #24]	; (8003780 <_svfiprintf_r+0x1f8>)
 8003768:	a904      	add	r1, sp, #16
 800376a:	f000 f87d 	bl	8003868 <_printf_i>
 800376e:	e7eb      	b.n	8003748 <_svfiprintf_r+0x1c0>
 8003770:	08003c0e 	.word	0x08003c0e
 8003774:	08003c14 	.word	0x08003c14
 8003778:	08003c18 	.word	0x08003c18
 800377c:	00000000 	.word	0x00000000
 8003780:	080034d5 	.word	0x080034d5

08003784 <_printf_common>:
 8003784:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003788:	4616      	mov	r6, r2
 800378a:	4699      	mov	r9, r3
 800378c:	688a      	ldr	r2, [r1, #8]
 800378e:	690b      	ldr	r3, [r1, #16]
 8003790:	4607      	mov	r7, r0
 8003792:	4293      	cmp	r3, r2
 8003794:	bfb8      	it	lt
 8003796:	4613      	movlt	r3, r2
 8003798:	6033      	str	r3, [r6, #0]
 800379a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800379e:	460c      	mov	r4, r1
 80037a0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80037a4:	b10a      	cbz	r2, 80037aa <_printf_common+0x26>
 80037a6:	3301      	adds	r3, #1
 80037a8:	6033      	str	r3, [r6, #0]
 80037aa:	6823      	ldr	r3, [r4, #0]
 80037ac:	0699      	lsls	r1, r3, #26
 80037ae:	bf42      	ittt	mi
 80037b0:	6833      	ldrmi	r3, [r6, #0]
 80037b2:	3302      	addmi	r3, #2
 80037b4:	6033      	strmi	r3, [r6, #0]
 80037b6:	6825      	ldr	r5, [r4, #0]
 80037b8:	f015 0506 	ands.w	r5, r5, #6
 80037bc:	d106      	bne.n	80037cc <_printf_common+0x48>
 80037be:	f104 0a19 	add.w	sl, r4, #25
 80037c2:	68e3      	ldr	r3, [r4, #12]
 80037c4:	6832      	ldr	r2, [r6, #0]
 80037c6:	1a9b      	subs	r3, r3, r2
 80037c8:	42ab      	cmp	r3, r5
 80037ca:	dc2b      	bgt.n	8003824 <_printf_common+0xa0>
 80037cc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80037d0:	1e13      	subs	r3, r2, #0
 80037d2:	6822      	ldr	r2, [r4, #0]
 80037d4:	bf18      	it	ne
 80037d6:	2301      	movne	r3, #1
 80037d8:	0692      	lsls	r2, r2, #26
 80037da:	d430      	bmi.n	800383e <_printf_common+0xba>
 80037dc:	4649      	mov	r1, r9
 80037de:	4638      	mov	r0, r7
 80037e0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80037e4:	47c0      	blx	r8
 80037e6:	3001      	adds	r0, #1
 80037e8:	d023      	beq.n	8003832 <_printf_common+0xae>
 80037ea:	6823      	ldr	r3, [r4, #0]
 80037ec:	6922      	ldr	r2, [r4, #16]
 80037ee:	f003 0306 	and.w	r3, r3, #6
 80037f2:	2b04      	cmp	r3, #4
 80037f4:	bf14      	ite	ne
 80037f6:	2500      	movne	r5, #0
 80037f8:	6833      	ldreq	r3, [r6, #0]
 80037fa:	f04f 0600 	mov.w	r6, #0
 80037fe:	bf08      	it	eq
 8003800:	68e5      	ldreq	r5, [r4, #12]
 8003802:	f104 041a 	add.w	r4, r4, #26
 8003806:	bf08      	it	eq
 8003808:	1aed      	subeq	r5, r5, r3
 800380a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800380e:	bf08      	it	eq
 8003810:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003814:	4293      	cmp	r3, r2
 8003816:	bfc4      	itt	gt
 8003818:	1a9b      	subgt	r3, r3, r2
 800381a:	18ed      	addgt	r5, r5, r3
 800381c:	42b5      	cmp	r5, r6
 800381e:	d11a      	bne.n	8003856 <_printf_common+0xd2>
 8003820:	2000      	movs	r0, #0
 8003822:	e008      	b.n	8003836 <_printf_common+0xb2>
 8003824:	2301      	movs	r3, #1
 8003826:	4652      	mov	r2, sl
 8003828:	4649      	mov	r1, r9
 800382a:	4638      	mov	r0, r7
 800382c:	47c0      	blx	r8
 800382e:	3001      	adds	r0, #1
 8003830:	d103      	bne.n	800383a <_printf_common+0xb6>
 8003832:	f04f 30ff 	mov.w	r0, #4294967295
 8003836:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800383a:	3501      	adds	r5, #1
 800383c:	e7c1      	b.n	80037c2 <_printf_common+0x3e>
 800383e:	2030      	movs	r0, #48	; 0x30
 8003840:	18e1      	adds	r1, r4, r3
 8003842:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003846:	1c5a      	adds	r2, r3, #1
 8003848:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800384c:	4422      	add	r2, r4
 800384e:	3302      	adds	r3, #2
 8003850:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003854:	e7c2      	b.n	80037dc <_printf_common+0x58>
 8003856:	2301      	movs	r3, #1
 8003858:	4622      	mov	r2, r4
 800385a:	4649      	mov	r1, r9
 800385c:	4638      	mov	r0, r7
 800385e:	47c0      	blx	r8
 8003860:	3001      	adds	r0, #1
 8003862:	d0e6      	beq.n	8003832 <_printf_common+0xae>
 8003864:	3601      	adds	r6, #1
 8003866:	e7d9      	b.n	800381c <_printf_common+0x98>

08003868 <_printf_i>:
 8003868:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800386c:	7e0f      	ldrb	r7, [r1, #24]
 800386e:	4691      	mov	r9, r2
 8003870:	2f78      	cmp	r7, #120	; 0x78
 8003872:	4680      	mov	r8, r0
 8003874:	460c      	mov	r4, r1
 8003876:	469a      	mov	sl, r3
 8003878:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800387a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800387e:	d807      	bhi.n	8003890 <_printf_i+0x28>
 8003880:	2f62      	cmp	r7, #98	; 0x62
 8003882:	d80a      	bhi.n	800389a <_printf_i+0x32>
 8003884:	2f00      	cmp	r7, #0
 8003886:	f000 80d5 	beq.w	8003a34 <_printf_i+0x1cc>
 800388a:	2f58      	cmp	r7, #88	; 0x58
 800388c:	f000 80c1 	beq.w	8003a12 <_printf_i+0x1aa>
 8003890:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003894:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003898:	e03a      	b.n	8003910 <_printf_i+0xa8>
 800389a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800389e:	2b15      	cmp	r3, #21
 80038a0:	d8f6      	bhi.n	8003890 <_printf_i+0x28>
 80038a2:	a101      	add	r1, pc, #4	; (adr r1, 80038a8 <_printf_i+0x40>)
 80038a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80038a8:	08003901 	.word	0x08003901
 80038ac:	08003915 	.word	0x08003915
 80038b0:	08003891 	.word	0x08003891
 80038b4:	08003891 	.word	0x08003891
 80038b8:	08003891 	.word	0x08003891
 80038bc:	08003891 	.word	0x08003891
 80038c0:	08003915 	.word	0x08003915
 80038c4:	08003891 	.word	0x08003891
 80038c8:	08003891 	.word	0x08003891
 80038cc:	08003891 	.word	0x08003891
 80038d0:	08003891 	.word	0x08003891
 80038d4:	08003a1b 	.word	0x08003a1b
 80038d8:	08003941 	.word	0x08003941
 80038dc:	080039d5 	.word	0x080039d5
 80038e0:	08003891 	.word	0x08003891
 80038e4:	08003891 	.word	0x08003891
 80038e8:	08003a3d 	.word	0x08003a3d
 80038ec:	08003891 	.word	0x08003891
 80038f0:	08003941 	.word	0x08003941
 80038f4:	08003891 	.word	0x08003891
 80038f8:	08003891 	.word	0x08003891
 80038fc:	080039dd 	.word	0x080039dd
 8003900:	682b      	ldr	r3, [r5, #0]
 8003902:	1d1a      	adds	r2, r3, #4
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	602a      	str	r2, [r5, #0]
 8003908:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800390c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003910:	2301      	movs	r3, #1
 8003912:	e0a0      	b.n	8003a56 <_printf_i+0x1ee>
 8003914:	6820      	ldr	r0, [r4, #0]
 8003916:	682b      	ldr	r3, [r5, #0]
 8003918:	0607      	lsls	r7, r0, #24
 800391a:	f103 0104 	add.w	r1, r3, #4
 800391e:	6029      	str	r1, [r5, #0]
 8003920:	d501      	bpl.n	8003926 <_printf_i+0xbe>
 8003922:	681e      	ldr	r6, [r3, #0]
 8003924:	e003      	b.n	800392e <_printf_i+0xc6>
 8003926:	0646      	lsls	r6, r0, #25
 8003928:	d5fb      	bpl.n	8003922 <_printf_i+0xba>
 800392a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800392e:	2e00      	cmp	r6, #0
 8003930:	da03      	bge.n	800393a <_printf_i+0xd2>
 8003932:	232d      	movs	r3, #45	; 0x2d
 8003934:	4276      	negs	r6, r6
 8003936:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800393a:	230a      	movs	r3, #10
 800393c:	4859      	ldr	r0, [pc, #356]	; (8003aa4 <_printf_i+0x23c>)
 800393e:	e012      	b.n	8003966 <_printf_i+0xfe>
 8003940:	682b      	ldr	r3, [r5, #0]
 8003942:	6820      	ldr	r0, [r4, #0]
 8003944:	1d19      	adds	r1, r3, #4
 8003946:	6029      	str	r1, [r5, #0]
 8003948:	0605      	lsls	r5, r0, #24
 800394a:	d501      	bpl.n	8003950 <_printf_i+0xe8>
 800394c:	681e      	ldr	r6, [r3, #0]
 800394e:	e002      	b.n	8003956 <_printf_i+0xee>
 8003950:	0641      	lsls	r1, r0, #25
 8003952:	d5fb      	bpl.n	800394c <_printf_i+0xe4>
 8003954:	881e      	ldrh	r6, [r3, #0]
 8003956:	2f6f      	cmp	r7, #111	; 0x6f
 8003958:	bf0c      	ite	eq
 800395a:	2308      	moveq	r3, #8
 800395c:	230a      	movne	r3, #10
 800395e:	4851      	ldr	r0, [pc, #324]	; (8003aa4 <_printf_i+0x23c>)
 8003960:	2100      	movs	r1, #0
 8003962:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003966:	6865      	ldr	r5, [r4, #4]
 8003968:	2d00      	cmp	r5, #0
 800396a:	bfa8      	it	ge
 800396c:	6821      	ldrge	r1, [r4, #0]
 800396e:	60a5      	str	r5, [r4, #8]
 8003970:	bfa4      	itt	ge
 8003972:	f021 0104 	bicge.w	r1, r1, #4
 8003976:	6021      	strge	r1, [r4, #0]
 8003978:	b90e      	cbnz	r6, 800397e <_printf_i+0x116>
 800397a:	2d00      	cmp	r5, #0
 800397c:	d04b      	beq.n	8003a16 <_printf_i+0x1ae>
 800397e:	4615      	mov	r5, r2
 8003980:	fbb6 f1f3 	udiv	r1, r6, r3
 8003984:	fb03 6711 	mls	r7, r3, r1, r6
 8003988:	5dc7      	ldrb	r7, [r0, r7]
 800398a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800398e:	4637      	mov	r7, r6
 8003990:	42bb      	cmp	r3, r7
 8003992:	460e      	mov	r6, r1
 8003994:	d9f4      	bls.n	8003980 <_printf_i+0x118>
 8003996:	2b08      	cmp	r3, #8
 8003998:	d10b      	bne.n	80039b2 <_printf_i+0x14a>
 800399a:	6823      	ldr	r3, [r4, #0]
 800399c:	07de      	lsls	r6, r3, #31
 800399e:	d508      	bpl.n	80039b2 <_printf_i+0x14a>
 80039a0:	6923      	ldr	r3, [r4, #16]
 80039a2:	6861      	ldr	r1, [r4, #4]
 80039a4:	4299      	cmp	r1, r3
 80039a6:	bfde      	ittt	le
 80039a8:	2330      	movle	r3, #48	; 0x30
 80039aa:	f805 3c01 	strble.w	r3, [r5, #-1]
 80039ae:	f105 35ff 	addle.w	r5, r5, #4294967295
 80039b2:	1b52      	subs	r2, r2, r5
 80039b4:	6122      	str	r2, [r4, #16]
 80039b6:	464b      	mov	r3, r9
 80039b8:	4621      	mov	r1, r4
 80039ba:	4640      	mov	r0, r8
 80039bc:	f8cd a000 	str.w	sl, [sp]
 80039c0:	aa03      	add	r2, sp, #12
 80039c2:	f7ff fedf 	bl	8003784 <_printf_common>
 80039c6:	3001      	adds	r0, #1
 80039c8:	d14a      	bne.n	8003a60 <_printf_i+0x1f8>
 80039ca:	f04f 30ff 	mov.w	r0, #4294967295
 80039ce:	b004      	add	sp, #16
 80039d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80039d4:	6823      	ldr	r3, [r4, #0]
 80039d6:	f043 0320 	orr.w	r3, r3, #32
 80039da:	6023      	str	r3, [r4, #0]
 80039dc:	2778      	movs	r7, #120	; 0x78
 80039de:	4832      	ldr	r0, [pc, #200]	; (8003aa8 <_printf_i+0x240>)
 80039e0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80039e4:	6823      	ldr	r3, [r4, #0]
 80039e6:	6829      	ldr	r1, [r5, #0]
 80039e8:	061f      	lsls	r7, r3, #24
 80039ea:	f851 6b04 	ldr.w	r6, [r1], #4
 80039ee:	d402      	bmi.n	80039f6 <_printf_i+0x18e>
 80039f0:	065f      	lsls	r7, r3, #25
 80039f2:	bf48      	it	mi
 80039f4:	b2b6      	uxthmi	r6, r6
 80039f6:	07df      	lsls	r7, r3, #31
 80039f8:	bf48      	it	mi
 80039fa:	f043 0320 	orrmi.w	r3, r3, #32
 80039fe:	6029      	str	r1, [r5, #0]
 8003a00:	bf48      	it	mi
 8003a02:	6023      	strmi	r3, [r4, #0]
 8003a04:	b91e      	cbnz	r6, 8003a0e <_printf_i+0x1a6>
 8003a06:	6823      	ldr	r3, [r4, #0]
 8003a08:	f023 0320 	bic.w	r3, r3, #32
 8003a0c:	6023      	str	r3, [r4, #0]
 8003a0e:	2310      	movs	r3, #16
 8003a10:	e7a6      	b.n	8003960 <_printf_i+0xf8>
 8003a12:	4824      	ldr	r0, [pc, #144]	; (8003aa4 <_printf_i+0x23c>)
 8003a14:	e7e4      	b.n	80039e0 <_printf_i+0x178>
 8003a16:	4615      	mov	r5, r2
 8003a18:	e7bd      	b.n	8003996 <_printf_i+0x12e>
 8003a1a:	682b      	ldr	r3, [r5, #0]
 8003a1c:	6826      	ldr	r6, [r4, #0]
 8003a1e:	1d18      	adds	r0, r3, #4
 8003a20:	6961      	ldr	r1, [r4, #20]
 8003a22:	6028      	str	r0, [r5, #0]
 8003a24:	0635      	lsls	r5, r6, #24
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	d501      	bpl.n	8003a2e <_printf_i+0x1c6>
 8003a2a:	6019      	str	r1, [r3, #0]
 8003a2c:	e002      	b.n	8003a34 <_printf_i+0x1cc>
 8003a2e:	0670      	lsls	r0, r6, #25
 8003a30:	d5fb      	bpl.n	8003a2a <_printf_i+0x1c2>
 8003a32:	8019      	strh	r1, [r3, #0]
 8003a34:	2300      	movs	r3, #0
 8003a36:	4615      	mov	r5, r2
 8003a38:	6123      	str	r3, [r4, #16]
 8003a3a:	e7bc      	b.n	80039b6 <_printf_i+0x14e>
 8003a3c:	682b      	ldr	r3, [r5, #0]
 8003a3e:	2100      	movs	r1, #0
 8003a40:	1d1a      	adds	r2, r3, #4
 8003a42:	602a      	str	r2, [r5, #0]
 8003a44:	681d      	ldr	r5, [r3, #0]
 8003a46:	6862      	ldr	r2, [r4, #4]
 8003a48:	4628      	mov	r0, r5
 8003a4a:	f000 f859 	bl	8003b00 <memchr>
 8003a4e:	b108      	cbz	r0, 8003a54 <_printf_i+0x1ec>
 8003a50:	1b40      	subs	r0, r0, r5
 8003a52:	6060      	str	r0, [r4, #4]
 8003a54:	6863      	ldr	r3, [r4, #4]
 8003a56:	6123      	str	r3, [r4, #16]
 8003a58:	2300      	movs	r3, #0
 8003a5a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003a5e:	e7aa      	b.n	80039b6 <_printf_i+0x14e>
 8003a60:	462a      	mov	r2, r5
 8003a62:	4649      	mov	r1, r9
 8003a64:	4640      	mov	r0, r8
 8003a66:	6923      	ldr	r3, [r4, #16]
 8003a68:	47d0      	blx	sl
 8003a6a:	3001      	adds	r0, #1
 8003a6c:	d0ad      	beq.n	80039ca <_printf_i+0x162>
 8003a6e:	6823      	ldr	r3, [r4, #0]
 8003a70:	079b      	lsls	r3, r3, #30
 8003a72:	d413      	bmi.n	8003a9c <_printf_i+0x234>
 8003a74:	68e0      	ldr	r0, [r4, #12]
 8003a76:	9b03      	ldr	r3, [sp, #12]
 8003a78:	4298      	cmp	r0, r3
 8003a7a:	bfb8      	it	lt
 8003a7c:	4618      	movlt	r0, r3
 8003a7e:	e7a6      	b.n	80039ce <_printf_i+0x166>
 8003a80:	2301      	movs	r3, #1
 8003a82:	4632      	mov	r2, r6
 8003a84:	4649      	mov	r1, r9
 8003a86:	4640      	mov	r0, r8
 8003a88:	47d0      	blx	sl
 8003a8a:	3001      	adds	r0, #1
 8003a8c:	d09d      	beq.n	80039ca <_printf_i+0x162>
 8003a8e:	3501      	adds	r5, #1
 8003a90:	68e3      	ldr	r3, [r4, #12]
 8003a92:	9903      	ldr	r1, [sp, #12]
 8003a94:	1a5b      	subs	r3, r3, r1
 8003a96:	42ab      	cmp	r3, r5
 8003a98:	dcf2      	bgt.n	8003a80 <_printf_i+0x218>
 8003a9a:	e7eb      	b.n	8003a74 <_printf_i+0x20c>
 8003a9c:	2500      	movs	r5, #0
 8003a9e:	f104 0619 	add.w	r6, r4, #25
 8003aa2:	e7f5      	b.n	8003a90 <_printf_i+0x228>
 8003aa4:	08003c1f 	.word	0x08003c1f
 8003aa8:	08003c30 	.word	0x08003c30

08003aac <memmove>:
 8003aac:	4288      	cmp	r0, r1
 8003aae:	b510      	push	{r4, lr}
 8003ab0:	eb01 0402 	add.w	r4, r1, r2
 8003ab4:	d902      	bls.n	8003abc <memmove+0x10>
 8003ab6:	4284      	cmp	r4, r0
 8003ab8:	4623      	mov	r3, r4
 8003aba:	d807      	bhi.n	8003acc <memmove+0x20>
 8003abc:	1e43      	subs	r3, r0, #1
 8003abe:	42a1      	cmp	r1, r4
 8003ac0:	d008      	beq.n	8003ad4 <memmove+0x28>
 8003ac2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003ac6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003aca:	e7f8      	b.n	8003abe <memmove+0x12>
 8003acc:	4601      	mov	r1, r0
 8003ace:	4402      	add	r2, r0
 8003ad0:	428a      	cmp	r2, r1
 8003ad2:	d100      	bne.n	8003ad6 <memmove+0x2a>
 8003ad4:	bd10      	pop	{r4, pc}
 8003ad6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003ada:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003ade:	e7f7      	b.n	8003ad0 <memmove+0x24>

08003ae0 <_sbrk_r>:
 8003ae0:	b538      	push	{r3, r4, r5, lr}
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	4d05      	ldr	r5, [pc, #20]	; (8003afc <_sbrk_r+0x1c>)
 8003ae6:	4604      	mov	r4, r0
 8003ae8:	4608      	mov	r0, r1
 8003aea:	602b      	str	r3, [r5, #0]
 8003aec:	f7fc fef6 	bl	80008dc <_sbrk>
 8003af0:	1c43      	adds	r3, r0, #1
 8003af2:	d102      	bne.n	8003afa <_sbrk_r+0x1a>
 8003af4:	682b      	ldr	r3, [r5, #0]
 8003af6:	b103      	cbz	r3, 8003afa <_sbrk_r+0x1a>
 8003af8:	6023      	str	r3, [r4, #0]
 8003afa:	bd38      	pop	{r3, r4, r5, pc}
 8003afc:	20000278 	.word	0x20000278

08003b00 <memchr>:
 8003b00:	4603      	mov	r3, r0
 8003b02:	b510      	push	{r4, lr}
 8003b04:	b2c9      	uxtb	r1, r1
 8003b06:	4402      	add	r2, r0
 8003b08:	4293      	cmp	r3, r2
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	d101      	bne.n	8003b12 <memchr+0x12>
 8003b0e:	2000      	movs	r0, #0
 8003b10:	e003      	b.n	8003b1a <memchr+0x1a>
 8003b12:	7804      	ldrb	r4, [r0, #0]
 8003b14:	3301      	adds	r3, #1
 8003b16:	428c      	cmp	r4, r1
 8003b18:	d1f6      	bne.n	8003b08 <memchr+0x8>
 8003b1a:	bd10      	pop	{r4, pc}

08003b1c <memcpy>:
 8003b1c:	440a      	add	r2, r1
 8003b1e:	4291      	cmp	r1, r2
 8003b20:	f100 33ff 	add.w	r3, r0, #4294967295
 8003b24:	d100      	bne.n	8003b28 <memcpy+0xc>
 8003b26:	4770      	bx	lr
 8003b28:	b510      	push	{r4, lr}
 8003b2a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003b2e:	4291      	cmp	r1, r2
 8003b30:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003b34:	d1f9      	bne.n	8003b2a <memcpy+0xe>
 8003b36:	bd10      	pop	{r4, pc}

08003b38 <_realloc_r>:
 8003b38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b3c:	4680      	mov	r8, r0
 8003b3e:	4614      	mov	r4, r2
 8003b40:	460e      	mov	r6, r1
 8003b42:	b921      	cbnz	r1, 8003b4e <_realloc_r+0x16>
 8003b44:	4611      	mov	r1, r2
 8003b46:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003b4a:	f7ff bc37 	b.w	80033bc <_malloc_r>
 8003b4e:	b92a      	cbnz	r2, 8003b5c <_realloc_r+0x24>
 8003b50:	f7ff fbcc 	bl	80032ec <_free_r>
 8003b54:	4625      	mov	r5, r4
 8003b56:	4628      	mov	r0, r5
 8003b58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003b5c:	f000 f81b 	bl	8003b96 <_malloc_usable_size_r>
 8003b60:	4284      	cmp	r4, r0
 8003b62:	4607      	mov	r7, r0
 8003b64:	d802      	bhi.n	8003b6c <_realloc_r+0x34>
 8003b66:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003b6a:	d812      	bhi.n	8003b92 <_realloc_r+0x5a>
 8003b6c:	4621      	mov	r1, r4
 8003b6e:	4640      	mov	r0, r8
 8003b70:	f7ff fc24 	bl	80033bc <_malloc_r>
 8003b74:	4605      	mov	r5, r0
 8003b76:	2800      	cmp	r0, #0
 8003b78:	d0ed      	beq.n	8003b56 <_realloc_r+0x1e>
 8003b7a:	42bc      	cmp	r4, r7
 8003b7c:	4622      	mov	r2, r4
 8003b7e:	4631      	mov	r1, r6
 8003b80:	bf28      	it	cs
 8003b82:	463a      	movcs	r2, r7
 8003b84:	f7ff ffca 	bl	8003b1c <memcpy>
 8003b88:	4631      	mov	r1, r6
 8003b8a:	4640      	mov	r0, r8
 8003b8c:	f7ff fbae 	bl	80032ec <_free_r>
 8003b90:	e7e1      	b.n	8003b56 <_realloc_r+0x1e>
 8003b92:	4635      	mov	r5, r6
 8003b94:	e7df      	b.n	8003b56 <_realloc_r+0x1e>

08003b96 <_malloc_usable_size_r>:
 8003b96:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003b9a:	1f18      	subs	r0, r3, #4
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	bfbc      	itt	lt
 8003ba0:	580b      	ldrlt	r3, [r1, r0]
 8003ba2:	18c0      	addlt	r0, r0, r3
 8003ba4:	4770      	bx	lr
	...

08003ba8 <_init>:
 8003ba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003baa:	bf00      	nop
 8003bac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003bae:	bc08      	pop	{r3}
 8003bb0:	469e      	mov	lr, r3
 8003bb2:	4770      	bx	lr

08003bb4 <_fini>:
 8003bb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bb6:	bf00      	nop
 8003bb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003bba:	bc08      	pop	{r3}
 8003bbc:	469e      	mov	lr, r3
 8003bbe:	4770      	bx	lr
