xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ../../core_sources/tx_mmcm -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -nt timestamp -uc "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware _emulation/ucf/glib_firmware_emulation_clks.ucf" -uc "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware _emulation/ucf/glib_firmware_emulation_io.ucf" -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ucf/glib_gbt_exmpldsgn_timingclosure.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ucf/glib_gbt_exmpldsgn_floorplanning.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
xst -intstyle ise -ifn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../../dtc_fe_gbt/dtc_3.0 -sd ipcore_dir -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ../../core_sources/chipscope_icon -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -nt timestamp -uc D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -uc D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
xst -intstyle ise -ifn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../../dtc_fe_gbt/dtc_3.0 -sd ipcore_dir -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ../../core_sources/chipscope_icon -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -nt timestamp -uc D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -uc D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
xst -intstyle ise -ifn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../../dtc_fe_gbt/dtc_3.0 -sd ipcore_dir -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ../../core_sources/chipscope_icon -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -nt timestamp -uc D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -uc D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
xst -intstyle ise -ifn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../../dtc_fe_gbt/dtc_3.0 -sd ipcore_dir -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ../../core_sources/chipscope_icon -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -nt timestamp -uc D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -uc D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
xst -intstyle ise -ifn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../../dtc_fe_gbt/dtc_3.0 -sd ipcore_dir -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ../../core_sources/chipscope_icon -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -nt timestamp -uc D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -uc D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
xst -intstyle ise -ifn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../../dtc_fe_gbt/dtc_3.0 -sd ipcore_dir -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ../../core_sources/chipscope_icon -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -nt timestamp -uc D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -uc D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
xst -intstyle ise -ifn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../../dtc_fe_gbt/dtc_3.0 -sd ipcore_dir -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ../../core_sources/chipscope_icon -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -nt timestamp -uc D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -uc D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
xst -intstyle ise -ifn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../../dtc_fe_gbt/dtc_3.0 -sd ipcore_dir -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ../../core_sources/chipscope_icon -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -nt timestamp -uc D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -uc D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
xst -intstyle ise -ifn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../../dtc_fe_gbt/dtc_3.0 -sd ipcore_dir -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ../../core_sources/chipscope_icon -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -nt timestamp -uc D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -uc D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
xst -intstyle ise -ifn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../../dtc_fe_gbt/dtc_3.0 -sd ipcore_dir -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ../../core_sources/chipscope_icon -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -nt timestamp -uc D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -uc D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
xst -intstyle ise -ifn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../../dtc_fe_gbt/dtc_3.0 -sd ipcore_dir -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ../../core_sources/chipscope_icon -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -nt timestamp -uc D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -uc D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
xst -intstyle ise -ifn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../../dtc_fe_gbt/dtc_3.0 -sd ipcore_dir -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ../../core_sources/chipscope_icon -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -nt timestamp -uc D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -uc D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
xst -intstyle ise -ifn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../../dtc_fe_gbt/dtc_3.0 -sd ipcore_dir -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ../../core_sources/chipscope_icon -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -nt timestamp -uc D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -uc D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
xst -intstyle ise -ifn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../../dtc_fe_gbt/dtc_3.0 -sd ipcore_dir -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ../../core_sources/chipscope_icon -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -nt timestamp -uc D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -uc D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
xst -intstyle ise -ifn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../../dtc_fe_gbt/dtc_3.0 -sd ipcore_dir -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ../../core_sources/chipscope_icon -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -nt timestamp -uc D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -uc D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
xst -intstyle ise -ifn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../../dtc_fe_gbt/dtc_3.0 -sd ipcore_dir -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ../../core_sources/chipscope_icon -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -nt timestamp -uc D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -uc D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
xst -intstyle ise -ifn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../../dtc_fe_gbt/dtc_3.0 -sd ipcore_dir -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ../../core_sources/chipscope_icon -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -nt timestamp -uc D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -uc D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
xst -intstyle ise -ifn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../../dtc_fe_gbt/dtc_3.0 -sd ipcore_dir -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ../../core_sources/chipscope_icon -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -nt timestamp -uc D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -uc D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
xst -intstyle ise -ifn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../../dtc_fe_gbt/dtc_3.0 -sd ipcore_dir -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ../../core_sources/chipscope_icon -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -nt timestamp -uc D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -uc D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
                                                                                                                                                                                                                                                                                                     bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
xst -intstyle ise -ifn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../../dtc_fe_gbt/dtc_3.0 -sd ipcore_dir -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ../../core_sources/chipscope_icon -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -nt timestamp -uc D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -uc D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
xst -intstyle ise -ifn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../../dtc_fe_gbt/dtc_3.0 -sd ipcore_dir -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ../../core_sources/chipscope_icon -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -nt timestamp -uc D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -uc D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
ngdbuild -intstyle ise -dd _ngo -sd ../../../../../dtc_fe_gbt/dtc_3.0 -sd ipcore_dir -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ../../core_sources/chipscope_icon -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -nt timestamp -uc D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -uc D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
xst -intstyle ise -ifn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../../dtc_fe_gbt/dtc_3.0 -sd ipcore_dir -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ../../core_sources/chipscope_icon -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -nt timestamp -uc D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -uc D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
xst -intstyle ise -ifn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../../dtc_fe_gbt/dtc_3.0 -sd ipcore_dir -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ../../core_sources/chipscope_icon -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -nt timestamp -uc D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -uc D:/cern/glib/tries/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
ngdbuild -intstyle ise -dd _ngo -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
ngdbuild -intstyle ise -dd _ngo -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
ngdbuild -intstyle ise -dd _ngo -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
ngdbuild -intstyle ise -dd _ngo -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
ngdbuild -intstyle ise -dd _ngo -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ucf/user_mgt_refclk.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ucf/user_mgt_refclk.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ucf/user_mgt_refclk.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ucf/glib_gbt_exmpldsgn_floorplanning.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ucf/glib_gbt_exmpldsgn_timingclosure.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/ucf/user_mgt_sfp.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/ucf/user_mgt_sfp.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/ip_com/gbt_fpga/tags/gbt_fpga_0_1_0_beta/ref_designs/vendor_specific/xilinx/xlx_6_series/glib/ucf/glib_gbt_ref_design_floorplanning.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/ip_com/gbt_fpga/tags/gbt_fpga_0_1_0_beta/ref_designs/vendor_specific/xilinx/xlx_6_series/glib/ucf/glib_gbt_ref_design_timingclosure.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/ip_com/gbt_fpga/tags/gbt_fpga_0_1_0_beta/ref_designs/vendor_specific/xilinx/xlx_6_series/glib/ucf/glib_gbt_ref_design_timingclosure.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/ucf/user_fabric_clk.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/ucf/user_fabric_clk.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/ucf/user_fabric_clk.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/ucf/user_fabric_clk.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_fabric_clk.ucf -uc D:/cern/glib/orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_sfp.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_sfp.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_sfp.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_sfp.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_sfp.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_sfp.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ucf/glib_gbt_exmpldsgn_floorplanning.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ucf/glib_gbt_exmpldsgn_floorplanning.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ucf/glib_gbt_exmpldsgn_floorplanning.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ucf/glib_gbt_exmpldsgn_floorplanning.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ucf/glib_gbt_exmpldsgn_floorplanning.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ucf/glib_gbt_exmpldsgn_floorplanning.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ucf/glib_gbt_exmpldsgn_floorplanning.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ucf/glib_gbt_exmpldsgn_floorplanning.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ucf/glib_gbt_exmpldsgn_floorplanning.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ucf/glib_gbt_exmpldsgn_floorplanning.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ucf/glib_gbt_exmpldsgn_floorplanning.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ucf/glib_gbt_exmpldsgn_floorplanning.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ucf/glib_gbt_exmpldsgn_floorplanning.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ucf/glib_gbt_exmpldsgn_floorplanning.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ucf/glib_gbt_exmpldsgn_floorplanning.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ucf/glib_gbt_exmpldsgn_floorplanning.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ucf/glib_gbt_exmpldsgn_floorplanning.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ucf/glib_gbt_exmpldsgn_floorplanning.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ucf/glib_gbt_exmpldsgn_floorplanning.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ucf/glib_gbt_exmpldsgn_floorplanning.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ucf/glib_gbt_exmpldsgn_floorplanning.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ucf/glib_gbt_exmpldsgn_floorplanning.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ucf/glib_gbt_exmpldsgn_floorplanning.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ucf/glib_gbt_exmpldsgn_floorplanning.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ucf/glib_gbt_exmpldsgn_floorplanning.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ucf/glib_gbt_exmpldsgn_floorplanning.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_sfp.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ipcore_dir -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../../../tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -sd ../../../../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ucf/glib_gbt_exmpldsgn_floorplanning.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_clks.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_sfp.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
