
---------- Begin Simulation Statistics ----------
final_tick                                88389878500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 276708                       # Simulator instruction rate (inst/s)
host_mem_usage                                 684084                       # Number of bytes of host memory used
host_op_rate                                   277252                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   361.39                       # Real time elapsed on the host
host_tick_rate                              244582044                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100196369                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.088390                       # Number of seconds simulated
sim_ticks                                 88389878500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.695546                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095396                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101795                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81343                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727683                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             808                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              517                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477765                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65340                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100196369                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.767798                       # CPI: cycles per instruction
system.cpu.discardedOps                        190660                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610111                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402272                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001395                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        43897902                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.565676                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        176779757                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531437     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693580     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950614     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196369                       # Class of committed instruction
system.cpu.tickCycles                       132881855                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       276839                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        562314                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          120                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            9                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       710973                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        15591                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1423412                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          15600                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  88389878500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             109358                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       198141                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78685                       # Transaction distribution
system.membus.trans_dist::ReadExReq            176130                       # Transaction distribution
system.membus.trans_dist::ReadExResp           176130                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        109358                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       847802                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 847802                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     30952256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                30952256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            285488                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  285488    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              285488                       # Request fanout histogram
system.membus.respLayer1.occupancy         1550936000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1415341000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.6                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  88389878500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            426076                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       816162                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          302                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          182186                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286365                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286364                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           747                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       425329                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2134056                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2135852                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     85101696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               85168832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          287679                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12681024                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1000120                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.015729                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.124498                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 984398     98.43%     98.43% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  15713      1.57%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      9      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1000120                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1330029000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1067541496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1120500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  88389878500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   76                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               426873                       # number of demand (read+write) hits
system.l2.demand_hits::total                   426949                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  76                       # number of overall hits
system.l2.overall_hits::.cpu.data              426873                       # number of overall hits
system.l2.overall_hits::total                  426949                       # number of overall hits
system.l2.demand_misses::.cpu.inst                671                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             284821                       # number of demand (read+write) misses
system.l2.demand_misses::total                 285492                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               671                       # number of overall misses
system.l2.overall_misses::.cpu.data            284821                       # number of overall misses
system.l2.overall_misses::total                285492                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52641500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  24943817000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      24996458500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52641500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  24943817000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     24996458500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              747                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           711694                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               712441                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             747                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          711694                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              712441                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.898260                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.400201                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.400724                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.898260                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.400201                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.400724                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78452.309985                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87577.169521                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87555.723103                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78452.309985                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87577.169521                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87555.723103                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              198141                       # number of writebacks
system.l2.writebacks::total                    198141                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           671                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        284817                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            285488                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          671                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       284817                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           285488                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45931500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  22095413000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  22141344500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45931500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  22095413000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  22141344500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.898260                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.400196                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.400718                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.898260                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.400196                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.400718                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68452.309985                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77577.577883                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77556.130205                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68452.309985                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77577.577883                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77556.130205                       # average overall mshr miss latency
system.l2.replacements                         287679                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       618021                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           618021                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       618021                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       618021                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          293                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              293                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          293                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          293                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         4747                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          4747                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            110235                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                110235                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          176130                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              176130                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  15838184000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   15838184000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286365                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286365                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.615054                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.615054                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 89923.261228                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89923.261228                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       176130                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         176130                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  14076894000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  14076894000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.615054                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.615054                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79923.318004                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79923.318004                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             76                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 76                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          671                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              671                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52641500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52641500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.898260                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.898260                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78452.309985                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78452.309985                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          671                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          671                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45931500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45931500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.898260                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.898260                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68452.309985                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68452.309985                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        316638                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            316638                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       108691                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          108691                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   9105633000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9105633000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       425329                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        425329                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.255546                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.255546                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83775.409188                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83775.409188                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       108687                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       108687                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   8018519000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8018519000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.255536                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.255536                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73776.247389                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73776.247389                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  88389878500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8043.667431                       # Cycle average of tags in use
system.l2.tags.total_refs                     1418540                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    295871                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.794454                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     146.350309                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        27.264539                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7870.052584                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.017865                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003328                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.960700                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981893                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          331                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3440                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4162                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          115                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3142455                       # Number of tag accesses
system.l2.tags.data_accesses                  3142455                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  88389878500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       18228288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18271232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12681024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12681024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             671                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          284817                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              285488                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       198141                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             198141                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            485847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         206225965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             206711813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       485847                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           485847                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      143466924                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            143466924                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      143466924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           485847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        206225965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            350178737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    198136.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       671.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    284040.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004258754500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11746                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11746                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              774364                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             186673                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      285488                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     198141                       # Number of write requests accepted
system.mem_ctrls.readBursts                    285488                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   198141                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    777                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     5                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             17754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             17461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             17962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             17665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             12138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             12649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             11653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             11973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             12486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            11672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            12203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            11745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            12476                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5030492250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1423555000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10368823500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17668.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36418.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   153197                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  102343                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 53.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                51.65                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                285488                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               198141                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  212421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   68871                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2949                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     469                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  12002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       227274                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    135.959661                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    90.433020                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   195.403084                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       170827     75.16%     75.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        31133     13.70%     88.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4581      2.02%     90.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2118      0.93%     91.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10129      4.46%     96.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          808      0.36%     96.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          576      0.25%     96.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          386      0.17%     97.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6716      2.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       227274                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        11746                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.236251                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.815797                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     26.143504                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11537     98.22%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          146      1.24%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           21      0.18%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            7      0.06%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           29      0.25%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            2      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11746                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11746                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.865742                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.832044                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.078813                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6953     59.19%     59.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              153      1.30%     60.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3941     33.55%     94.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              665      5.66%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               31      0.26%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11746                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18221504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   49728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12678720                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                18271232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12681024                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       206.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       143.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    206.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    143.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   88389845000                       # Total gap between requests
system.mem_ctrls.avgGap                     182763.74                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     18178560                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     12678720                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 485847.483091630216                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 205663366.762066543102                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 143440857.880577355623                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          671                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       284817                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       198141                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18429500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  10350394000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2128962811000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27465.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36340.51                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10744685.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    52.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            790947780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            420394920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1000214040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          506068560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6977393280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      25861418130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      12163677120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        47720113830                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        539.882107                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  31347756500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2951520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  54090602000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            831802860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            442109910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1032622500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          528039540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6977393280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      26461689120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11658185760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        47931842970                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        542.277507                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  30034811000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2951520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  55403547500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     88389878500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  88389878500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662673                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662673                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662673                       # number of overall hits
system.cpu.icache.overall_hits::total         9662673                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          747                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            747                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          747                       # number of overall misses
system.cpu.icache.overall_misses::total           747                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     55325000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55325000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     55325000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55325000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663420                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663420                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663420                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663420                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000077                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000077                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000077                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000077                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74062.918340                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74062.918340                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74062.918340                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74062.918340                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          302                       # number of writebacks
system.cpu.icache.writebacks::total               302                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          747                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     54578000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54578000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     54578000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54578000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73062.918340                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73062.918340                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73062.918340                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73062.918340                       # average overall mshr miss latency
system.cpu.icache.replacements                    302                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662673                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662673                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          747                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           747                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     55325000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55325000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663420                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663420                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74062.918340                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74062.918340                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     54578000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54578000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73062.918340                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73062.918340                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  88389878500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           362.355965                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663420                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               747                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12936.305221                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   362.355965                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.707726                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.707726                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          339                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19327587                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19327587                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  88389878500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  88389878500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  88389878500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51317815                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51317815                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51318324                       # number of overall hits
system.cpu.dcache.overall_hits::total        51318324                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       762590                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         762590                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       770500                       # number of overall misses
system.cpu.dcache.overall_misses::total        770500                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  32197285993                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  32197285993                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  32197285993                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  32197285993                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52080405                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52080405                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52088824                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52088824                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014643                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014643                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014792                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014792                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42220.965385                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42220.965385                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41787.522379                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41787.522379                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       211536                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3201                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    66.084349                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       618021                       # number of writebacks
system.cpu.dcache.writebacks::total            618021                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        58801                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58801                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        58801                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58801                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       703789                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       703789                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       711694                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       711694                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  29860712000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  29860712000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  30498501499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  30498501499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013514                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013514                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013663                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013663                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 42428.500588                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42428.500588                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 42853.391344                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42853.391344                       # average overall mshr miss latency
system.cpu.dcache.replacements                 710669                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40712794                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40712794                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       417520                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        417520                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12853591000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12853591000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41130314                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41130314                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010151                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010151                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 30785.569554                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30785.569554                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           96                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           96                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       417424                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       417424                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12433119000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12433119000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010149                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010149                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 29785.347752                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29785.347752                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10605021                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10605021                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       345070                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       345070                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  19343694993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19343694993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950091                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950091                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031513                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031513                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56057.307193                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56057.307193                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        58705                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58705                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286365                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286365                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  17427593000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  17427593000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026152                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026152                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60857.971470                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60857.971470                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          509                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           509                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7910                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7910                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939542                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939542                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    637789499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    637789499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 80681.783555                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 80681.783555                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  88389878500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1008.963047                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52030093                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            711693                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.107496                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1008.963047                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985315                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985315                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          163                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          360                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          499                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104889493                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104889493                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  88389878500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  88389878500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
