{"vcs1":{"timestamp_begin":1681354343.038323161, "rt":0.91, "ut":0.22, "st":0.12}}
{"vcselab":{"timestamp_begin":1681354343.981570742, "rt":1.56, "ut":0.19, "st":0.12}}
{"link":{"timestamp_begin":1681354345.561040448, "rt":1.34, "ut":0.06, "st":0.33}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681354342.740730313}
{"VCS_COMP_START_TIME": 1681354342.740730313}
{"VCS_COMP_END_TIME": 1681354347.597740133}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338288}}
{"stitch_vcselab": {"peak_mem": 222604}}
