//! Automatically rewritten from C Header to Rust Module
//! Source: drivers/accel/habanalabs/include/goya/asic_reg/mmu_masks.h
#![no_std]
#![allow(non_camel_case_types)]
#![allow(non_snake_case)]
#![allow(non_upper_case_globals)]
#![allow(dead_code)]
#![allow(unused_variables)]
#![allow(unused_mut)]

use core::ffi::*;

// --- Linux Kernel Primitives Prelude ---
pub type uid_t = u32;
pub type gid_t = u32;
pub type uid16_t = u16;
pub type gid16_t = u16;
pub type pid_t = i32;
pub type mode_t = u32;
pub type umode_t = u16;
pub type nlink_t = u32;
pub type off_t = i64;
pub type loff_t = i64;
pub type dev_t = u32;
pub type ino_t = u64;
pub type size_t = usize;
pub type ssize_t = isize;
pub type uintptr_t = usize;
pub type intptr_t = isize;
pub type ptrdiff_t = isize;
pub type clockid_t = i32;
pub type timer_t = i32;
pub type time64_t = i64;
pub type atomic_t = core::sync::atomic::AtomicI32;
pub type atomic64_t = core::sync::atomic::AtomicI64;
// ---------------------------------------


// SPDX-License-Identifier: GPL-2.0
//
// Copyright 2016-2018 HabanaLabs, Ltd.
// All Rights Reserved.
//
// This is an auto-generated file
// DO NOT EDIT BELOW
//
// MMU (Prototype: MMU)
//
// MMU_INPUT_FIFO_THRESHOLD
pub const MMU_INPUT_FIFO_THRESHOLD_PCI_SHIFT: c_int = 0;
pub const MMU_INPUT_FIFO_THRESHOLD_PCI_MASK: c_uint = 0x7;
pub const MMU_INPUT_FIFO_THRESHOLD_PSOC_SHIFT: c_int = 4;
pub const MMU_INPUT_FIFO_THRESHOLD_PSOC_MASK: c_uint = 0x70;
pub const MMU_INPUT_FIFO_THRESHOLD_DMA_SHIFT: c_int = 8;
pub const MMU_INPUT_FIFO_THRESHOLD_DMA_MASK: c_uint = 0x700;
pub const MMU_INPUT_FIFO_THRESHOLD_CPU_SHIFT: c_int = 12;
pub const MMU_INPUT_FIFO_THRESHOLD_CPU_MASK: c_uint = 0x7000;
pub const MMU_INPUT_FIFO_THRESHOLD_MME_SHIFT: c_int = 16;
pub const MMU_INPUT_FIFO_THRESHOLD_MME_MASK: c_uint = 0x70000;
pub const MMU_INPUT_FIFO_THRESHOLD_TPC_SHIFT: c_int = 20;
pub const MMU_INPUT_FIFO_THRESHOLD_TPC_MASK: c_uint = 0x700000;
pub const MMU_INPUT_FIFO_THRESHOLD_OTHER_SHIFT: c_int = 24;
pub const MMU_INPUT_FIFO_THRESHOLD_OTHER_MASK: c_uint = 0x7000000;
// MMU_MMU_ENABLE
pub const MMU_MMU_ENABLE_R_SHIFT: c_int = 0;
pub const MMU_MMU_ENABLE_R_MASK: c_uint = 0x1;
// MMU_FORCE_ORDERING
pub const MMU_FORCE_ORDERING_DMA_WEAK_ORDERING_SHIFT: c_int = 0;
pub const MMU_FORCE_ORDERING_DMA_WEAK_ORDERING_MASK: c_uint = 0x1;
pub const MMU_FORCE_ORDERING_PSOC_WEAK_ORDERING_SHIFT: c_int = 1;
pub const MMU_FORCE_ORDERING_PSOC_WEAK_ORDERING_MASK: c_uint = 0x2;
pub const MMU_FORCE_ORDERING_PCI_WEAK_ORDERING_SHIFT: c_int = 2;
pub const MMU_FORCE_ORDERING_PCI_WEAK_ORDERING_MASK: c_uint = 0x4;
pub const MMU_FORCE_ORDERING_CPU_WEAK_ORDERING_SHIFT: c_int = 3;
pub const MMU_FORCE_ORDERING_CPU_WEAK_ORDERING_MASK: c_uint = 0x8;
pub const MMU_FORCE_ORDERING_MME_WEAK_ORDERING_SHIFT: c_int = 4;
pub const MMU_FORCE_ORDERING_MME_WEAK_ORDERING_MASK: c_uint = 0x10;
pub const MMU_FORCE_ORDERING_TPC_WEAK_ORDERING_SHIFT: c_int = 5;
pub const MMU_FORCE_ORDERING_TPC_WEAK_ORDERING_MASK: c_uint = 0x20;
pub const MMU_FORCE_ORDERING_DEFAULT_WEAK_ORDERING_SHIFT: c_int = 6;
pub const MMU_FORCE_ORDERING_DEFAULT_WEAK_ORDERING_MASK: c_uint = 0x40;
pub const MMU_FORCE_ORDERING_DMA_STRONG_ORDERING_SHIFT: c_int = 8;
pub const MMU_FORCE_ORDERING_DMA_STRONG_ORDERING_MASK: c_uint = 0x100;
pub const MMU_FORCE_ORDERING_PSOC_STRONG_ORDERING_SHIFT: c_int = 9;
pub const MMU_FORCE_ORDERING_PSOC_STRONG_ORDERING_MASK: c_uint = 0x200;
pub const MMU_FORCE_ORDERING_PCI_STRONG_ORDERING_SHIFT: c_int = 10;
pub const MMU_FORCE_ORDERING_PCI_STRONG_ORDERING_MASK: c_uint = 0x400;
pub const MMU_FORCE_ORDERING_CPU_STRONG_ORDERING_SHIFT: c_int = 11;
pub const MMU_FORCE_ORDERING_CPU_STRONG_ORDERING_MASK: c_uint = 0x800;
pub const MMU_FORCE_ORDERING_MME_STRONG_ORDERING_SHIFT: c_int = 12;
pub const MMU_FORCE_ORDERING_MME_STRONG_ORDERING_MASK: c_uint = 0x1000;
pub const MMU_FORCE_ORDERING_TPC_STRONG_ORDERING_SHIFT: c_int = 13;
pub const MMU_FORCE_ORDERING_TPC_STRONG_ORDERING_MASK: c_uint = 0x2000;
pub const MMU_FORCE_ORDERING_DEFAULT_STRONG_ORDERING_SHIFT: c_int = 14;
pub const MMU_FORCE_ORDERING_DEFAULT_STRONG_ORDERING_MASK: c_uint = 0x4000;
// MMU_FEATURE_ENABLE
pub const MMU_FEATURE_ENABLE_VA_ORDERING_EN_SHIFT: c_int = 0;
pub const MMU_FEATURE_ENABLE_VA_ORDERING_EN_MASK: c_uint = 0x1;
pub const MMU_FEATURE_ENABLE_CLEAN_LINK_LIST_SHIFT: c_int = 1;
pub const MMU_FEATURE_ENABLE_CLEAN_LINK_LIST_MASK: c_uint = 0x2;
pub const MMU_FEATURE_ENABLE_HOP_OFFSET_EN_SHIFT: c_int = 2;
pub const MMU_FEATURE_ENABLE_HOP_OFFSET_EN_MASK: c_uint = 0x4;
pub const MMU_FEATURE_ENABLE_OBI_ORDERING_EN_SHIFT: c_int = 3;
pub const MMU_FEATURE_ENABLE_OBI_ORDERING_EN_MASK: c_uint = 0x8;
pub const MMU_FEATURE_ENABLE_STRONG_ORDERING_READ_EN_SHIFT: c_int = 4;
pub const MMU_FEATURE_ENABLE_STRONG_ORDERING_READ_EN_MASK: c_uint = 0x10;
pub const MMU_FEATURE_ENABLE_TRACE_ENABLE_SHIFT: c_int = 5;
pub const MMU_FEATURE_ENABLE_TRACE_ENABLE_MASK: c_uint = 0x20;
// MMU_VA_ORDERING_MASK_31_7
pub const MMU_VA_ORDERING_MASK_31_7_R_SHIFT: c_int = 0;
pub const MMU_VA_ORDERING_MASK_31_7_R_MASK: c_uint = 0x1FFFFFF;
// MMU_VA_ORDERING_MASK_49_32
pub const MMU_VA_ORDERING_MASK_49_32_R_SHIFT: c_int = 0;
pub const MMU_VA_ORDERING_MASK_49_32_R_MASK: c_uint = 0x3FFFF;
// MMU_LOG2_DDR_SIZE
pub const MMU_LOG2_DDR_SIZE_R_SHIFT: c_int = 0;
pub const MMU_LOG2_DDR_SIZE_R_MASK: c_uint = 0xFF;
// MMU_SCRAMBLER
pub const MMU_SCRAMBLER_ADDR_BIT_SHIFT: c_int = 0;
pub const MMU_SCRAMBLER_ADDR_BIT_MASK: c_uint = 0x3F;
pub const MMU_SCRAMBLER_SINGLE_DDR_EN_SHIFT: c_int = 6;
pub const MMU_SCRAMBLER_SINGLE_DDR_EN_MASK: c_uint = 0x40;
pub const MMU_SCRAMBLER_SINGLE_DDR_ID_SHIFT: c_int = 7;
pub const MMU_SCRAMBLER_SINGLE_DDR_ID_MASK: c_uint = 0x80;
// MMU_MEM_INIT_BUSY
pub const MMU_MEM_INIT_BUSY_DATA_SHIFT: c_int = 0;
pub const MMU_MEM_INIT_BUSY_DATA_MASK: c_uint = 0x3;
pub const MMU_MEM_INIT_BUSY_OBI0_SHIFT: c_int = 2;
pub const MMU_MEM_INIT_BUSY_OBI0_MASK: c_uint = 0x4;
pub const MMU_MEM_INIT_BUSY_OBI1_SHIFT: c_int = 3;
pub const MMU_MEM_INIT_BUSY_OBI1_MASK: c_uint = 0x8;
// MMU_SPI_MASK
pub const MMU_SPI_MASK_R_SHIFT: c_int = 0;
pub const MMU_SPI_MASK_R_MASK: c_uint = 0xFF;
// MMU_SPI_CAUSE
pub const MMU_SPI_CAUSE_R_SHIFT: c_int = 0;
pub const MMU_SPI_CAUSE_R_MASK: c_uint = 0xFF;
// MMU_PAGE_ERROR_CAPTURE
pub const MMU_PAGE_ERROR_CAPTURE_VA_49_32_SHIFT: c_int = 0;
pub const MMU_PAGE_ERROR_CAPTURE_VA_49_32_MASK: c_uint = 0x3FFFF;
pub const MMU_PAGE_ERROR_CAPTURE_ENTRY_VALID_SHIFT: c_int = 18;
pub const MMU_PAGE_ERROR_CAPTURE_ENTRY_VALID_MASK: c_uint = 0x40000;
// MMU_PAGE_ERROR_CAPTURE_VA
pub const MMU_PAGE_ERROR_CAPTURE_VA_VA_31_0_SHIFT: c_int = 0;
pub const MMU_PAGE_ERROR_CAPTURE_VA_VA_31_0_MASK: c_uint = 0xFFFFFFFF;
// MMU_ACCESS_ERROR_CAPTURE
pub const MMU_ACCESS_ERROR_CAPTURE_VA_49_32_SHIFT: c_int = 0;
pub const MMU_ACCESS_ERROR_CAPTURE_VA_49_32_MASK: c_uint = 0x3FFFF;
pub const MMU_ACCESS_ERROR_CAPTURE_ENTRY_VALID_SHIFT: c_int = 18;
pub const MMU_ACCESS_ERROR_CAPTURE_ENTRY_VALID_MASK: c_uint = 0x40000;
// MMU_ACCESS_ERROR_CAPTURE_VA
pub const MMU_ACCESS_ERROR_CAPTURE_VA_VA_31_0_SHIFT: c_int = 0;
pub const MMU_ACCESS_ERROR_CAPTURE_VA_VA_31_0_MASK: c_uint = 0xFFFFFFFF;
