// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.1
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="spk_clf,hls_ip_2016_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7k325tffg900-2,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.140000,HLS_SYN_LAT=2536,HLS_SYN_TPT=none,HLS_SYN_MEM=5,HLS_SYN_DSP=18,HLS_SYN_FF=615,HLS_SYN_LUT=526}" *)

module spk_clf (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_V_dout,
        data_V_empty_n,
        data_V_read,
        vq_V_address0,
        vq_V_ce0,
        vq_V_q0,
        label_V_address0,
        label_V_ce0,
        label_V_q0,
        distance_out_V_V_TDATA,
        distance_out_V_V_TVALID,
        distance_out_V_V_TREADY,
        nnid_out_V_V_TDATA,
        nnid_out_V_V_TVALID,
        nnid_out_V_V_TREADY
);

parameter    ap_ST_st1_fsm_0 = 15'b1;
parameter    ap_ST_pp0_stg0_fsm_1 = 15'b10;
parameter    ap_ST_pp0_stg1_fsm_2 = 15'b100;
parameter    ap_ST_pp0_stg2_fsm_3 = 15'b1000;
parameter    ap_ST_st6_fsm_4 = 15'b10000;
parameter    ap_ST_st7_fsm_5 = 15'b100000;
parameter    ap_ST_st8_fsm_6 = 15'b1000000;
parameter    ap_ST_st9_fsm_7 = 15'b10000000;
parameter    ap_ST_st10_fsm_8 = 15'b100000000;
parameter    ap_ST_st11_fsm_9 = 15'b1000000000;
parameter    ap_ST_st12_fsm_10 = 15'b10000000000;
parameter    ap_ST_st13_fsm_11 = 15'b100000000000;
parameter    ap_ST_st14_fsm_12 = 15'b1000000000000;
parameter    ap_ST_pp1_stg0_fsm_13 = 15'b10000000000000;
parameter    ap_ST_st26_fsm_14 = 15'b100000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv3_6 = 3'b110;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv32_1F4 = 32'b111110100;
parameter    ap_const_lv9_1F4 = 9'b111110100;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv32_10000 = 32'b10000000000000000;

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] data_V_dout;
input   data_V_empty_n;
output   data_V_read;
output  [14:0] vq_V_address0;
output   vq_V_ce0;
input  [31:0] vq_V_q0;
output  [14:0] label_V_address0;
output   label_V_ce0;
input  [31:0] label_V_q0;
output  [31:0] distance_out_V_V_TDATA;
output   distance_out_V_V_TVALID;
input   distance_out_V_V_TREADY;
output  [31:0] nnid_out_V_V_TDATA;
output   nnid_out_V_V_TVALID;
input   nnid_out_V_V_TREADY;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg data_V_read;
reg vq_V_ce0;
reg label_V_ce0;
reg distance_out_V_V_TVALID;
reg[31:0] nnid_out_V_V_TDATA;
reg nnid_out_V_V_TVALID;

reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [14:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_32;
reg   [8:0] vq_comp_V_0_address0;
reg    vq_comp_V_0_ce0;
reg    vq_comp_V_0_we0;
wire   [7:0] vq_comp_V_0_q0;
reg   [8:0] vq_comp_V_1_address0;
reg    vq_comp_V_1_ce0;
reg    vq_comp_V_1_we0;
wire   [7:0] vq_comp_V_1_q0;
reg   [8:0] vq_comp_V_2_address0;
reg    vq_comp_V_2_ce0;
reg    vq_comp_V_2_we0;
wire   [7:0] vq_comp_V_2_q0;
reg   [8:0] vq_comp_V_3_address0;
reg    vq_comp_V_3_ce0;
reg    vq_comp_V_3_we0;
wire   [7:0] vq_comp_V_3_q0;
reg   [8:0] labels_V_address0;
reg    labels_V_ce0;
reg    labels_V_we0;
wire   [31:0] labels_V_q0;
reg   [31:0] data_in_V_0;
reg   [31:0] data_in_V_1;
reg   [31:0] data_in_V_2;
reg   [31:0] data_in_V_3;
reg    data_V_blk_n;
reg    ap_sig_cseq_ST_pp0_stg1_fsm_2;
reg    ap_sig_118;
reg    ap_reg_ppiten_pp0_it0;
reg   [0:0] exitcond1_reg_725;
reg   [0:0] tmp_1_reg_734;
reg    ap_sig_cseq_ST_pp0_stg2_fsm_3;
reg    ap_sig_136;
reg   [0:0] tmp_3_reg_738;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_1;
reg    ap_sig_150;
reg    ap_reg_ppiten_pp0_it1;
reg   [0:0] icmp_reg_742;
reg    distance_out_V_V_TDATA_blk_n;
reg    ap_reg_ppiten_pp1_it10;
reg    ap_reg_ppiten_pp1_it0;
reg    ap_reg_ppiten_pp1_it1;
reg    ap_reg_ppiten_pp1_it2;
reg    ap_reg_ppiten_pp1_it3;
reg    ap_reg_ppiten_pp1_it4;
reg    ap_reg_ppiten_pp1_it5;
reg    ap_reg_ppiten_pp1_it6;
reg    ap_reg_ppiten_pp1_it7;
reg    ap_reg_ppiten_pp1_it8;
reg    ap_reg_ppiten_pp1_it9;
reg   [0:0] exitcond3_reg_815;
reg   [0:0] ap_reg_ppstg_exitcond3_reg_815_pp1_iter9;
reg    nnid_out_V_V_TDATA_blk_n;
reg    ap_sig_cseq_ST_st26_fsm_14;
reg    ap_sig_192;
reg   [2:0] i_reg_275;
reg   [8:0] i_2_reg_298;
reg   [31:0] tmp_V_3_reg_309;
wire   [0:0] exitcond1_fu_322_p2;
reg    ap_sig_204;
reg    ap_sig_ioackin_nnid_out_V_V_TREADY;
wire   [2:0] i_4_fu_328_p2;
reg   [2:0] i_4_reg_729;
wire   [0:0] tmp_1_fu_334_p2;
wire   [0:0] tmp_3_fu_340_p2;
wire   [0:0] icmp_fu_356_p2;
wire   [1:0] tmp_t_fu_366_p2;
reg   [1:0] tmp_t_reg_746;
reg    ap_sig_cseq_ST_st6_fsm_4;
reg    ap_sig_233;
wire   [31:0] grp_fu_404_p2;
reg   [31:0] tmp_reg_755;
reg    ap_sig_cseq_ST_st10_fsm_8;
reg    ap_sig_242;
wire   [0:0] exitcond2_fu_414_p2;
reg    ap_sig_cseq_ST_st11_fsm_9;
reg    ap_sig_251;
wire   [8:0] i_3_fu_420_p2;
reg   [8:0] i_3_reg_764;
wire   [31:0] tmp_4_fu_426_p2;
reg   [31:0] tmp_4_reg_769;
reg    ap_sig_cseq_ST_st12_fsm_10;
reg    ap_sig_266;
wire   [7:0] loc_V_fu_436_p1;
reg   [7:0] loc_V_reg_790;
reg    ap_sig_cseq_ST_st13_fsm_11;
reg    ap_sig_277;
reg   [7:0] loc_V_1_reg_795;
reg   [7:0] loc_V_2_reg_800;
reg   [7:0] loc_V_3_reg_805;
reg   [31:0] p_Val2_6_reg_810;
wire   [0:0] exitcond3_fu_479_p2;
reg    ap_sig_cseq_ST_pp1_stg0_fsm_13;
reg    ap_sig_292;
reg    ap_sig_ioackin_distance_out_V_V_TREADY;
reg   [0:0] ap_reg_ppstg_exitcond3_reg_815_pp1_iter1;
reg   [0:0] ap_reg_ppstg_exitcond3_reg_815_pp1_iter2;
reg   [0:0] ap_reg_ppstg_exitcond3_reg_815_pp1_iter3;
reg   [0:0] ap_reg_ppstg_exitcond3_reg_815_pp1_iter4;
reg   [0:0] ap_reg_ppstg_exitcond3_reg_815_pp1_iter5;
reg   [0:0] ap_reg_ppstg_exitcond3_reg_815_pp1_iter6;
reg   [0:0] ap_reg_ppstg_exitcond3_reg_815_pp1_iter7;
reg   [0:0] ap_reg_ppstg_exitcond3_reg_815_pp1_iter8;
wire   [8:0] i_5_fu_485_p2;
wire   [0:0] tmp_8_fu_491_p2;
reg   [0:0] tmp_8_reg_824;
reg   [0:0] ap_reg_ppstg_tmp_8_reg_824_pp1_iter1;
reg   [0:0] ap_reg_ppstg_tmp_8_reg_824_pp1_iter2;
reg   [0:0] ap_reg_ppstg_tmp_8_reg_824_pp1_iter3;
reg   [0:0] ap_reg_ppstg_tmp_8_reg_824_pp1_iter4;
reg   [0:0] ap_reg_ppstg_tmp_8_reg_824_pp1_iter5;
reg   [0:0] ap_reg_ppstg_tmp_8_reg_824_pp1_iter6;
reg   [0:0] ap_reg_ppstg_tmp_8_reg_824_pp1_iter7;
reg   [0:0] ap_reg_ppstg_tmp_8_reg_824_pp1_iter8;
reg   [0:0] ap_reg_ppstg_tmp_8_reg_824_pp1_iter9;
reg   [7:0] vq_comp_V_0_load_reg_854;
reg   [7:0] vq_comp_V_1_load_reg_859;
reg   [7:0] vq_comp_V_2_load_reg_864;
reg   [7:0] vq_comp_V_3_load_reg_869;
reg   [31:0] label_out_reg_874;
reg   [31:0] ap_reg_ppstg_label_out_reg_874_pp1_iter2;
reg   [31:0] ap_reg_ppstg_label_out_reg_874_pp1_iter3;
reg   [31:0] ap_reg_ppstg_label_out_reg_874_pp1_iter4;
reg   [31:0] ap_reg_ppstg_label_out_reg_874_pp1_iter5;
reg   [31:0] ap_reg_ppstg_label_out_reg_874_pp1_iter6;
reg   [31:0] ap_reg_ppstg_label_out_reg_874_pp1_iter7;
reg   [31:0] ap_reg_ppstg_label_out_reg_874_pp1_iter8;
reg   [31:0] ap_reg_ppstg_label_out_reg_874_pp1_iter9;
wire  signed [63:0] OP1_V_fu_527_p1;
wire  signed [63:0] OP1_V_1_fu_558_p1;
wire  signed [63:0] OP1_V_2_fu_589_p1;
wire  signed [63:0] OP1_V_3_fu_620_p1;
reg   [31:0] p_Val2_20_1_reg_903;
reg   [31:0] p_Val2_20_3_reg_908;
wire   [31:0] tmp2_fu_670_p2;
reg   [31:0] tmp2_reg_913;
wire   [31:0] p_Val2_7_fu_680_p2;
reg   [31:0] p_Val2_7_reg_918;
wire   [31:0] label_out_1_fu_707_p3;
reg    ap_sig_411;
reg   [2:0] i_phi_fu_279_p4;
reg   [8:0] i_1_reg_286;
reg    ap_sig_cseq_ST_st14_fsm_12;
reg    ap_sig_438;
wire  signed [63:0] tmp_5_fu_431_p1;
wire   [63:0] tmp_6_fu_470_p1;
wire   [63:0] tmp_s_fu_497_p1;
reg    ap_sig_455;
reg  signed [31:0] tmp_V_fu_122;
reg   [31:0] p_s_fu_126;
wire   [31:0] p_0197_2_fu_700_p3;
reg    ap_reg_ioackin_nnid_out_V_V_TREADY;
reg    ap_reg_ioackin_distance_out_V_V_TREADY;
wire   [1:0] tmp_9_fu_346_p4;
wire   [1:0] tmp_13_fu_362_p1;
wire   [9:0] grp_fu_404_p1;
wire   [31:0] i_1_cast5_fu_410_p1;
wire   [16:0] tmp_11_fu_510_p3;
wire  signed [31:0] tmp_13_cast_fu_517_p1;
wire   [31:0] p_Val2_s_13_fu_521_p2;
wire  signed [31:0] grp_fu_531_p0;
wire  signed [31:0] grp_fu_531_p1;
wire   [16:0] tmp_15_1_fu_541_p3;
wire  signed [31:0] tmp_15_1_cast_fu_548_p1;
wire   [31:0] p_Val2_17_1_fu_552_p2;
wire  signed [31:0] grp_fu_562_p0;
wire  signed [31:0] grp_fu_562_p1;
wire   [16:0] tmp_15_2_fu_572_p3;
wire  signed [31:0] tmp_15_2_cast_fu_579_p1;
wire   [31:0] p_Val2_17_2_fu_583_p2;
wire  signed [31:0] grp_fu_593_p0;
wire  signed [31:0] grp_fu_593_p1;
wire   [16:0] tmp_15_3_fu_603_p3;
wire  signed [31:0] tmp_15_3_cast_fu_610_p1;
wire   [31:0] p_Val2_17_3_fu_614_p2;
wire  signed [31:0] grp_fu_624_p0;
wire  signed [31:0] grp_fu_624_p1;
wire   [63:0] grp_fu_531_p2;
wire   [63:0] grp_fu_562_p2;
wire   [63:0] grp_fu_593_p2;
wire   [63:0] grp_fu_624_p2;
wire   [31:0] p_Val2_20_2_fu_650_p4;
wire   [31:0] p_Val2_2_fu_630_p4;
wire   [31:0] tmp3_fu_676_p2;
wire   [31:0] p_s_12_fu_688_p3;
wire   [0:0] tmp_10_fu_695_p2;
reg    grp_fu_531_ce;
reg    grp_fu_562_ce;
reg    grp_fu_593_ce;
reg    grp_fu_624_ce;
reg   [14:0] ap_NS_fsm;
reg    ap_sig_186;

// power-on initialization
initial begin
#0 ap_CS_fsm = 15'b1;
#0 data_in_V_0 = 32'b00000000000000000000000000000000;
#0 data_in_V_1 = 32'b00000000000000000000000000000000;
#0 data_in_V_2 = 32'b00000000000000000000000000000000;
#0 data_in_V_3 = 32'b00000000000000000000000000000000;
#0 ap_reg_ppiten_pp0_it0 = 1'b0;
#0 ap_reg_ppiten_pp0_it1 = 1'b0;
#0 ap_reg_ppiten_pp1_it10 = 1'b0;
#0 ap_reg_ppiten_pp1_it0 = 1'b0;
#0 ap_reg_ppiten_pp1_it1 = 1'b0;
#0 ap_reg_ppiten_pp1_it2 = 1'b0;
#0 ap_reg_ppiten_pp1_it3 = 1'b0;
#0 ap_reg_ppiten_pp1_it4 = 1'b0;
#0 ap_reg_ppiten_pp1_it5 = 1'b0;
#0 ap_reg_ppiten_pp1_it6 = 1'b0;
#0 ap_reg_ppiten_pp1_it7 = 1'b0;
#0 ap_reg_ppiten_pp1_it8 = 1'b0;
#0 ap_reg_ppiten_pp1_it9 = 1'b0;
#0 ap_reg_ioackin_nnid_out_V_V_TREADY = 1'b0;
#0 ap_reg_ioackin_distance_out_V_V_TREADY = 1'b0;
end

spk_clf_vq_comp_V_0 #(
    .DataWidth( 8 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
vq_comp_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(vq_comp_V_0_address0),
    .ce0(vq_comp_V_0_ce0),
    .we0(vq_comp_V_0_we0),
    .d0(loc_V_reg_790),
    .q0(vq_comp_V_0_q0)
);

spk_clf_vq_comp_V_0 #(
    .DataWidth( 8 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
vq_comp_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(vq_comp_V_1_address0),
    .ce0(vq_comp_V_1_ce0),
    .we0(vq_comp_V_1_we0),
    .d0(loc_V_1_reg_795),
    .q0(vq_comp_V_1_q0)
);

spk_clf_vq_comp_V_0 #(
    .DataWidth( 8 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
vq_comp_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(vq_comp_V_2_address0),
    .ce0(vq_comp_V_2_ce0),
    .we0(vq_comp_V_2_we0),
    .d0(loc_V_2_reg_800),
    .q0(vq_comp_V_2_q0)
);

spk_clf_vq_comp_V_0 #(
    .DataWidth( 8 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
vq_comp_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(vq_comp_V_3_address0),
    .ce0(vq_comp_V_3_ce0),
    .we0(vq_comp_V_3_we0),
    .d0(loc_V_3_reg_805),
    .q0(vq_comp_V_3_q0)
);

spk_clf_labels_V #(
    .DataWidth( 32 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
labels_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(labels_V_address0),
    .ce0(labels_V_ce0),
    .we0(labels_V_we0),
    .d0(p_Val2_6_reg_810),
    .q0(labels_V_q0)
);

spk_clf_mul_32s_10ns_32_5 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 32 ))
spk_clf_mul_32s_10ns_32_5_U1(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(tmp_V_fu_122),
    .din1(grp_fu_404_p1),
    .ce(1'b1),
    .dout(grp_fu_404_p2)
);

spk_clf_mul_32s_32s_64_7 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
spk_clf_mul_32s_32s_64_7_U2(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_531_p0),
    .din1(grp_fu_531_p1),
    .ce(grp_fu_531_ce),
    .dout(grp_fu_531_p2)
);

spk_clf_mul_32s_32s_64_7 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
spk_clf_mul_32s_32s_64_7_U3(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_562_p0),
    .din1(grp_fu_562_p1),
    .ce(grp_fu_562_ce),
    .dout(grp_fu_562_p2)
);

spk_clf_mul_32s_32s_64_7 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
spk_clf_mul_32s_32s_64_7_U4(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_593_p0),
    .din1(grp_fu_593_p1),
    .ce(grp_fu_593_ce),
    .dout(grp_fu_593_p2)
);

spk_clf_mul_32s_32s_64_7 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
spk_clf_mul_32s_32s_64_7_U5(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_624_p0),
    .din1(grp_fu_624_p1),
    .ce(grp_fu_624_ce),
    .dout(grp_fu_624_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_distance_out_V_V_TREADY <= 1'b0;
    end else begin
        if (ap_sig_186) begin
            if (~((1'b1 == ap_reg_ppiten_pp1_it10) & (1'b0 == ap_reg_ppstg_exitcond3_reg_815_pp1_iter9) & (1'b0 == ap_sig_ioackin_distance_out_V_V_TREADY))) begin
                ap_reg_ioackin_distance_out_V_V_TREADY <= 1'b0;
            end else if ((1'b1 == distance_out_V_V_TREADY)) begin
                ap_reg_ioackin_distance_out_V_V_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_nnid_out_V_V_TREADY <= 1'b0;
    end else begin
        if ((((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_725 == 1'b0) & ~(1'b0 == tmp_1_reg_734) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_sig_455 | ((exitcond1_reg_725 == 1'b0) & ~(1'b0 == tmp_1_reg_734) & (1'b0 == ap_sig_ioackin_nnid_out_V_V_TREADY))))) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_725 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_3) & ~(1'b0 == tmp_3_reg_738) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_sig_411 | ((exitcond1_reg_725 == 1'b0) & ~(1'b0 == tmp_3_reg_738) & (1'b0 == ap_sig_ioackin_nnid_out_V_V_TREADY))))) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (1'b0 == icmp_reg_742) & ~((1'b1 == ap_reg_ppiten_pp0_it1) & (ap_sig_204 | ((1'b0 == icmp_reg_742) & (1'b0 == ap_sig_ioackin_nnid_out_V_V_TREADY))))) | ((1'b1 == ap_sig_cseq_ST_st26_fsm_14) & ~(1'b0 == ap_sig_ioackin_nnid_out_V_V_TREADY)))) begin
            ap_reg_ioackin_nnid_out_V_V_TREADY <= 1'b0;
        end else if ((((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_725 == 1'b0) & ~(1'b0 == tmp_1_reg_734) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_455) & (1'b1 == nnid_out_V_V_TREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_725 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_3) & ~(1'b0 == tmp_3_reg_738) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_411) & (1'b1 == nnid_out_V_V_TREADY)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (1'b0 == icmp_reg_742) & ~((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_204) & (1'b1 == nnid_out_V_V_TREADY)) | ((1'b1 == ap_sig_cseq_ST_st26_fsm_14) & (1'b1 == nnid_out_V_V_TREADY)))) begin
            ap_reg_ioackin_nnid_out_V_V_TREADY <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((1'b1 == ap_reg_ppiten_pp0_it1) & (ap_sig_204 | ((1'b0 == icmp_reg_742) & (1'b0 == ap_sig_ioackin_nnid_out_V_V_TREADY)))) & ~(1'b0 == exitcond1_fu_322_p2))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= 1'b0;
    end else begin
        if (((exitcond1_reg_725 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_3) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_sig_411 | ((exitcond1_reg_725 == 1'b0) & ~(1'b0 == tmp_3_reg_738) & (1'b0 == ap_sig_ioackin_nnid_out_V_V_TREADY)))))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b1;
        end else if ((((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_3) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_sig_411 | ((exitcond1_reg_725 == 1'b0) & ~(1'b0 == tmp_3_reg_738) & (1'b0 == ap_sig_ioackin_nnid_out_V_V_TREADY)))) & ~(exitcond1_reg_725 == 1'b0)))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp1_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_13) & ~((1'b1 == ap_reg_ppiten_pp1_it10) & (1'b0 == ap_reg_ppstg_exitcond3_reg_815_pp1_iter9) & (1'b0 == ap_sig_ioackin_distance_out_V_V_TREADY)) & ~(1'b0 == exitcond3_fu_479_p2))) begin
            ap_reg_ppiten_pp1_it0 <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st11_fsm_9) & ~(1'b0 == exitcond2_fu_414_p2))) begin
            ap_reg_ppiten_pp1_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp1_it1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_13) & ~((1'b1 == ap_reg_ppiten_pp1_it10) & (1'b0 == ap_reg_ppstg_exitcond3_reg_815_pp1_iter9) & (1'b0 == ap_sig_ioackin_distance_out_V_V_TREADY)) & (1'b0 == exitcond3_fu_479_p2))) begin
            ap_reg_ppiten_pp1_it1 <= 1'b1;
        end else if ((((1'b1 == ap_sig_cseq_ST_st11_fsm_9) & ~(1'b0 == exitcond2_fu_414_p2)) | ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_13) & ~((1'b1 == ap_reg_ppiten_pp1_it10) & (1'b0 == ap_reg_ppstg_exitcond3_reg_815_pp1_iter9) & (1'b0 == ap_sig_ioackin_distance_out_V_V_TREADY)) & ~(1'b0 == exitcond3_fu_479_p2)))) begin
            ap_reg_ppiten_pp1_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp1_it10 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_reg_ppiten_pp1_it10) & (1'b0 == ap_reg_ppstg_exitcond3_reg_815_pp1_iter9) & (1'b0 == ap_sig_ioackin_distance_out_V_V_TREADY))) begin
            ap_reg_ppiten_pp1_it10 <= ap_reg_ppiten_pp1_it9;
        end else if (((1'b1 == ap_sig_cseq_ST_st11_fsm_9) & ~(1'b0 == exitcond2_fu_414_p2))) begin
            ap_reg_ppiten_pp1_it10 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp1_it2 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_reg_ppiten_pp1_it10) & (1'b0 == ap_reg_ppstg_exitcond3_reg_815_pp1_iter9) & (1'b0 == ap_sig_ioackin_distance_out_V_V_TREADY))) begin
            ap_reg_ppiten_pp1_it2 <= ap_reg_ppiten_pp1_it1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp1_it3 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_reg_ppiten_pp1_it10) & (1'b0 == ap_reg_ppstg_exitcond3_reg_815_pp1_iter9) & (1'b0 == ap_sig_ioackin_distance_out_V_V_TREADY))) begin
            ap_reg_ppiten_pp1_it3 <= ap_reg_ppiten_pp1_it2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp1_it4 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_reg_ppiten_pp1_it10) & (1'b0 == ap_reg_ppstg_exitcond3_reg_815_pp1_iter9) & (1'b0 == ap_sig_ioackin_distance_out_V_V_TREADY))) begin
            ap_reg_ppiten_pp1_it4 <= ap_reg_ppiten_pp1_it3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp1_it5 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_reg_ppiten_pp1_it10) & (1'b0 == ap_reg_ppstg_exitcond3_reg_815_pp1_iter9) & (1'b0 == ap_sig_ioackin_distance_out_V_V_TREADY))) begin
            ap_reg_ppiten_pp1_it5 <= ap_reg_ppiten_pp1_it4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp1_it6 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_reg_ppiten_pp1_it10) & (1'b0 == ap_reg_ppstg_exitcond3_reg_815_pp1_iter9) & (1'b0 == ap_sig_ioackin_distance_out_V_V_TREADY))) begin
            ap_reg_ppiten_pp1_it6 <= ap_reg_ppiten_pp1_it5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp1_it7 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_reg_ppiten_pp1_it10) & (1'b0 == ap_reg_ppstg_exitcond3_reg_815_pp1_iter9) & (1'b0 == ap_sig_ioackin_distance_out_V_V_TREADY))) begin
            ap_reg_ppiten_pp1_it7 <= ap_reg_ppiten_pp1_it6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp1_it8 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_reg_ppiten_pp1_it10) & (1'b0 == ap_reg_ppstg_exitcond3_reg_815_pp1_iter9) & (1'b0 == ap_sig_ioackin_distance_out_V_V_TREADY))) begin
            ap_reg_ppiten_pp1_it8 <= ap_reg_ppiten_pp1_it7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp1_it9 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_reg_ppiten_pp1_it10) & (1'b0 == ap_reg_ppstg_exitcond3_reg_815_pp1_iter9) & (1'b0 == ap_sig_ioackin_distance_out_V_V_TREADY))) begin
            ap_reg_ppiten_pp1_it9 <= ap_reg_ppiten_pp1_it8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_8)) begin
        i_1_reg_286 <= ap_const_lv9_0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_12)) begin
        i_1_reg_286 <= i_3_reg_764;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st11_fsm_9) & ~(1'b0 == exitcond2_fu_414_p2))) begin
        i_2_reg_298 <= ap_const_lv9_0;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it0) & (1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_13) & ~((1'b1 == ap_reg_ppiten_pp1_it10) & (1'b0 == ap_reg_ppstg_exitcond3_reg_815_pp1_iter9) & (1'b0 == ap_sig_ioackin_distance_out_V_V_TREADY)) & (1'b0 == exitcond3_fu_479_p2))) begin
        i_2_reg_298 <= i_5_fu_485_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_725 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~((1'b1 == ap_reg_ppiten_pp0_it1) & (ap_sig_204 | ((1'b0 == icmp_reg_742) & (1'b0 == ap_sig_ioackin_nnid_out_V_V_TREADY)))))) begin
        i_reg_275 <= i_4_reg_729;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        i_reg_275 <= ap_const_lv3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_13) & ~((1'b1 == ap_reg_ppiten_pp1_it10) & (1'b0 == ap_reg_ppstg_exitcond3_reg_815_pp1_iter9) & (1'b0 == ap_sig_ioackin_distance_out_V_V_TREADY)))) begin
        ap_reg_ppstg_exitcond3_reg_815_pp1_iter1 <= exitcond3_reg_815;
        ap_reg_ppstg_tmp_8_reg_824_pp1_iter1 <= tmp_8_reg_824;
        exitcond3_reg_815 <= exitcond3_fu_479_p2;
    end
end

always @ (posedge ap_clk) begin
    if (~((1'b1 == ap_reg_ppiten_pp1_it10) & (1'b0 == ap_reg_ppstg_exitcond3_reg_815_pp1_iter9) & (1'b0 == ap_sig_ioackin_distance_out_V_V_TREADY))) begin
        ap_reg_ppstg_exitcond3_reg_815_pp1_iter2 <= ap_reg_ppstg_exitcond3_reg_815_pp1_iter1;
        ap_reg_ppstg_exitcond3_reg_815_pp1_iter3 <= ap_reg_ppstg_exitcond3_reg_815_pp1_iter2;
        ap_reg_ppstg_exitcond3_reg_815_pp1_iter4 <= ap_reg_ppstg_exitcond3_reg_815_pp1_iter3;
        ap_reg_ppstg_exitcond3_reg_815_pp1_iter5 <= ap_reg_ppstg_exitcond3_reg_815_pp1_iter4;
        ap_reg_ppstg_exitcond3_reg_815_pp1_iter6 <= ap_reg_ppstg_exitcond3_reg_815_pp1_iter5;
        ap_reg_ppstg_exitcond3_reg_815_pp1_iter7 <= ap_reg_ppstg_exitcond3_reg_815_pp1_iter6;
        ap_reg_ppstg_exitcond3_reg_815_pp1_iter8 <= ap_reg_ppstg_exitcond3_reg_815_pp1_iter7;
        ap_reg_ppstg_exitcond3_reg_815_pp1_iter9 <= ap_reg_ppstg_exitcond3_reg_815_pp1_iter8;
        ap_reg_ppstg_label_out_reg_874_pp1_iter2 <= label_out_reg_874;
        ap_reg_ppstg_label_out_reg_874_pp1_iter3 <= ap_reg_ppstg_label_out_reg_874_pp1_iter2;
        ap_reg_ppstg_label_out_reg_874_pp1_iter4 <= ap_reg_ppstg_label_out_reg_874_pp1_iter3;
        ap_reg_ppstg_label_out_reg_874_pp1_iter5 <= ap_reg_ppstg_label_out_reg_874_pp1_iter4;
        ap_reg_ppstg_label_out_reg_874_pp1_iter6 <= ap_reg_ppstg_label_out_reg_874_pp1_iter5;
        ap_reg_ppstg_label_out_reg_874_pp1_iter7 <= ap_reg_ppstg_label_out_reg_874_pp1_iter6;
        ap_reg_ppstg_label_out_reg_874_pp1_iter8 <= ap_reg_ppstg_label_out_reg_874_pp1_iter7;
        ap_reg_ppstg_label_out_reg_874_pp1_iter9 <= ap_reg_ppstg_label_out_reg_874_pp1_iter8;
        ap_reg_ppstg_tmp_8_reg_824_pp1_iter2 <= ap_reg_ppstg_tmp_8_reg_824_pp1_iter1;
        ap_reg_ppstg_tmp_8_reg_824_pp1_iter3 <= ap_reg_ppstg_tmp_8_reg_824_pp1_iter2;
        ap_reg_ppstg_tmp_8_reg_824_pp1_iter4 <= ap_reg_ppstg_tmp_8_reg_824_pp1_iter3;
        ap_reg_ppstg_tmp_8_reg_824_pp1_iter5 <= ap_reg_ppstg_tmp_8_reg_824_pp1_iter4;
        ap_reg_ppstg_tmp_8_reg_824_pp1_iter6 <= ap_reg_ppstg_tmp_8_reg_824_pp1_iter5;
        ap_reg_ppstg_tmp_8_reg_824_pp1_iter7 <= ap_reg_ppstg_tmp_8_reg_824_pp1_iter6;
        ap_reg_ppstg_tmp_8_reg_824_pp1_iter8 <= ap_reg_ppstg_tmp_8_reg_824_pp1_iter7;
        ap_reg_ppstg_tmp_8_reg_824_pp1_iter9 <= ap_reg_ppstg_tmp_8_reg_824_pp1_iter8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (1'b0 == icmp_reg_742) & ~((1'b1 == ap_reg_ppiten_pp0_it1) & (ap_sig_204 | ((1'b0 == icmp_reg_742) & (1'b0 == ap_sig_ioackin_nnid_out_V_V_TREADY)))) & (tmp_t_reg_746 == ap_const_lv2_0))) begin
        data_in_V_0 <= data_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (1'b0 == icmp_reg_742) & ~((1'b1 == ap_reg_ppiten_pp0_it1) & (ap_sig_204 | ((1'b0 == icmp_reg_742) & (1'b0 == ap_sig_ioackin_nnid_out_V_V_TREADY)))) & (tmp_t_reg_746 == ap_const_lv2_1))) begin
        data_in_V_1 <= data_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (1'b0 == icmp_reg_742) & ~((1'b1 == ap_reg_ppiten_pp0_it1) & (ap_sig_204 | ((1'b0 == icmp_reg_742) & (1'b0 == ap_sig_ioackin_nnid_out_V_V_TREADY)))) & (tmp_t_reg_746 == ap_const_lv2_2))) begin
        data_in_V_2 <= data_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (1'b0 == icmp_reg_742) & ~((1'b1 == ap_reg_ppiten_pp0_it1) & (ap_sig_204 | ((1'b0 == icmp_reg_742) & (1'b0 == ap_sig_ioackin_nnid_out_V_V_TREADY)))) & (tmp_t_reg_746 == ap_const_lv2_3))) begin
        data_in_V_3 <= data_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((1'b1 == ap_reg_ppiten_pp0_it1) & (ap_sig_204 | ((1'b0 == icmp_reg_742) & (1'b0 == ap_sig_ioackin_nnid_out_V_V_TREADY)))))) begin
        exitcond1_reg_725 <= exitcond1_fu_322_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st11_fsm_9)) begin
        i_3_reg_764 <= i_3_fu_420_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((1'b1 == ap_reg_ppiten_pp0_it1) & (ap_sig_204 | ((1'b0 == icmp_reg_742) & (1'b0 == ap_sig_ioackin_nnid_out_V_V_TREADY)))))) begin
        i_4_reg_729 <= i_4_fu_328_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((1'b1 == ap_reg_ppiten_pp0_it1) & (ap_sig_204 | ((1'b0 == icmp_reg_742) & (1'b0 == ap_sig_ioackin_nnid_out_V_V_TREADY)))) & (1'b0 == exitcond1_fu_322_p2))) begin
        icmp_reg_742 <= icmp_fu_356_p2;
        tmp_1_reg_734 <= tmp_1_fu_334_p2;
        tmp_3_reg_738 <= tmp_3_fu_340_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it1) & (1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_13) & ~((1'b1 == ap_reg_ppiten_pp1_it10) & (1'b0 == ap_reg_ppstg_exitcond3_reg_815_pp1_iter9) & (1'b0 == ap_sig_ioackin_distance_out_V_V_TREADY)) & (1'b0 == exitcond3_reg_815))) begin
        label_out_reg_874 <= labels_V_q0;
        vq_comp_V_0_load_reg_854 <= vq_comp_V_0_q0;
        vq_comp_V_1_load_reg_859 <= vq_comp_V_1_q0;
        vq_comp_V_2_load_reg_864 <= vq_comp_V_2_q0;
        vq_comp_V_3_load_reg_869 <= vq_comp_V_3_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st13_fsm_11)) begin
        loc_V_1_reg_795 <= {{vq_V_q0[ap_const_lv32_F : ap_const_lv32_8]}};
        loc_V_2_reg_800 <= {{vq_V_q0[ap_const_lv32_17 : ap_const_lv32_10]}};
        loc_V_3_reg_805 <= {{vq_V_q0[ap_const_lv32_1F : ap_const_lv32_18]}};
        loc_V_reg_790 <= loc_V_fu_436_p1;
        p_Val2_6_reg_810 <= label_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_reg_ppiten_pp1_it10) & (1'b0 == ap_reg_ppstg_exitcond3_reg_815_pp1_iter9) & (1'b0 == ap_sig_ioackin_distance_out_V_V_TREADY)) & (1'b0 == ap_reg_ppstg_exitcond3_reg_815_pp1_iter7))) begin
        p_Val2_20_1_reg_903 <= {{grp_fu_562_p2[ap_const_lv32_2F : ap_const_lv32_10]}};
        p_Val2_20_3_reg_908 <= {{grp_fu_624_p2[ap_const_lv32_2F : ap_const_lv32_10]}};
        tmp2_reg_913 <= tmp2_fu_670_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_reg_ppiten_pp1_it10) & (1'b0 == ap_reg_ppstg_exitcond3_reg_815_pp1_iter9) & (1'b0 == ap_sig_ioackin_distance_out_V_V_TREADY)) & (1'b0 == ap_reg_ppstg_exitcond3_reg_815_pp1_iter8))) begin
        p_Val2_7_reg_918 <= p_Val2_7_fu_680_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it10) & (1'b0 == ap_reg_ppstg_exitcond3_reg_815_pp1_iter9) & ~((1'b1 == ap_reg_ppiten_pp1_it10) & (1'b0 == ap_reg_ppstg_exitcond3_reg_815_pp1_iter9) & (1'b0 == ap_sig_ioackin_distance_out_V_V_TREADY)))) begin
        p_s_fu_126 <= p_0197_2_fu_700_p3;
        tmp_V_3_reg_309 <= label_out_1_fu_707_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st11_fsm_9) & (1'b0 == exitcond2_fu_414_p2))) begin
        tmp_4_reg_769 <= tmp_4_fu_426_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_13) & ~((1'b1 == ap_reg_ppiten_pp1_it10) & (1'b0 == ap_reg_ppstg_exitcond3_reg_815_pp1_iter9) & (1'b0 == ap_sig_ioackin_distance_out_V_V_TREADY)) & (1'b0 == exitcond3_fu_479_p2))) begin
        tmp_8_reg_824 <= tmp_8_fu_491_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_725 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_3) & ~(1'b0 == tmp_3_reg_738) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_sig_411 | ((exitcond1_reg_725 == 1'b0) & ~(1'b0 == tmp_3_reg_738) & (1'b0 == ap_sig_ioackin_nnid_out_V_V_TREADY)))))) begin
        tmp_V_fu_122 <= data_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_8)) begin
        tmp_reg_755 <= grp_fu_404_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((1'b1 == ap_reg_ppiten_pp0_it1) & (ap_sig_204 | ((1'b0 == icmp_reg_742) & (1'b0 == ap_sig_ioackin_nnid_out_V_V_TREADY)))) & (1'b0 == exitcond1_fu_322_p2) & (1'b0 == icmp_fu_356_p2))) begin
        tmp_t_reg_746 <= tmp_t_fu_366_p2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st26_fsm_14) & ~(1'b0 == ap_sig_ioackin_nnid_out_V_V_TREADY))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st26_fsm_14) & ~(1'b0 == ap_sig_ioackin_nnid_out_V_V_TREADY))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_150) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_118) begin
        ap_sig_cseq_ST_pp0_stg1_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg1_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_136) begin
        ap_sig_cseq_ST_pp0_stg2_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg2_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_292) begin
        ap_sig_cseq_ST_pp1_stg0_fsm_13 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp1_stg0_fsm_13 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_242) begin
        ap_sig_cseq_ST_st10_fsm_8 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_8 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_251) begin
        ap_sig_cseq_ST_st11_fsm_9 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_9 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_266) begin
        ap_sig_cseq_ST_st12_fsm_10 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st12_fsm_10 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_277) begin
        ap_sig_cseq_ST_st13_fsm_11 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st13_fsm_11 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_438) begin
        ap_sig_cseq_ST_st14_fsm_12 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st14_fsm_12 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_32) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_192) begin
        ap_sig_cseq_ST_st26_fsm_14 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st26_fsm_14 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_233) begin
        ap_sig_cseq_ST_st6_fsm_4 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_4 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_ioackin_distance_out_V_V_TREADY)) begin
        ap_sig_ioackin_distance_out_V_V_TREADY = distance_out_V_V_TREADY;
    end else begin
        ap_sig_ioackin_distance_out_V_V_TREADY = 1'b1;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_ioackin_nnid_out_V_V_TREADY)) begin
        ap_sig_ioackin_nnid_out_V_V_TREADY = nnid_out_V_V_TREADY;
    end else begin
        ap_sig_ioackin_nnid_out_V_V_TREADY = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_725 == 1'b0) & ~(1'b0 == tmp_1_reg_734)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_725 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_3) & ~(1'b0 == tmp_3_reg_738)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (1'b0 == icmp_reg_742)))) begin
        data_V_blk_n = data_V_empty_n;
    end else begin
        data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_725 == 1'b0) & ~(1'b0 == tmp_1_reg_734) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_sig_455 | ((exitcond1_reg_725 == 1'b0) & ~(1'b0 == tmp_1_reg_734) & (1'b0 == ap_sig_ioackin_nnid_out_V_V_TREADY))))) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_725 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_3) & ~(1'b0 == tmp_3_reg_738) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_sig_411 | ((exitcond1_reg_725 == 1'b0) & ~(1'b0 == tmp_3_reg_738) & (1'b0 == ap_sig_ioackin_nnid_out_V_V_TREADY))))) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (1'b0 == icmp_reg_742) & ~((1'b1 == ap_reg_ppiten_pp0_it1) & (ap_sig_204 | ((1'b0 == icmp_reg_742) & (1'b0 == ap_sig_ioackin_nnid_out_V_V_TREADY))))))) begin
        data_V_read = 1'b1;
    end else begin
        data_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it10) & (1'b0 == ap_reg_ppstg_exitcond3_reg_815_pp1_iter9))) begin
        distance_out_V_V_TDATA_blk_n = distance_out_V_V_TREADY;
    end else begin
        distance_out_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it10) & (1'b0 == ap_reg_ppstg_exitcond3_reg_815_pp1_iter9) & (1'b0 == ap_reg_ioackin_distance_out_V_V_TREADY))) begin
        distance_out_V_V_TVALID = 1'b1;
    end else begin
        distance_out_V_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_13) & ~((1'b1 == ap_reg_ppiten_pp1_it10) & (1'b0 == ap_reg_ppstg_exitcond3_reg_815_pp1_iter9) & (1'b0 == ap_sig_ioackin_distance_out_V_V_TREADY)))) begin
        grp_fu_531_ce = 1'b1;
    end else begin
        grp_fu_531_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_13) & ~((1'b1 == ap_reg_ppiten_pp1_it10) & (1'b0 == ap_reg_ppstg_exitcond3_reg_815_pp1_iter9) & (1'b0 == ap_sig_ioackin_distance_out_V_V_TREADY)))) begin
        grp_fu_562_ce = 1'b1;
    end else begin
        grp_fu_562_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_13) & ~((1'b1 == ap_reg_ppiten_pp1_it10) & (1'b0 == ap_reg_ppstg_exitcond3_reg_815_pp1_iter9) & (1'b0 == ap_sig_ioackin_distance_out_V_V_TREADY)))) begin
        grp_fu_593_ce = 1'b1;
    end else begin
        grp_fu_593_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_13) & ~((1'b1 == ap_reg_ppiten_pp1_it10) & (1'b0 == ap_reg_ppstg_exitcond3_reg_815_pp1_iter9) & (1'b0 == ap_sig_ioackin_distance_out_V_V_TREADY)))) begin
        grp_fu_624_ce = 1'b1;
    end else begin
        grp_fu_624_ce = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond1_reg_725 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1))) begin
        i_phi_fu_279_p4 = i_4_reg_729;
    end else begin
        i_phi_fu_279_p4 = i_reg_275;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_10)) begin
        label_V_ce0 = 1'b1;
    end else begin
        label_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_12)) begin
        labels_V_address0 = tmp_6_fu_470_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it0) & (1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_13))) begin
        labels_V_address0 = tmp_s_fu_497_p1;
    end else begin
        labels_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp1_it0) & (1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_13) & ~((1'b1 == ap_reg_ppiten_pp1_it10) & (1'b0 == ap_reg_ppstg_exitcond3_reg_815_pp1_iter9) & (1'b0 == ap_sig_ioackin_distance_out_V_V_TREADY))) | (1'b1 == ap_sig_cseq_ST_st14_fsm_12))) begin
        labels_V_ce0 = 1'b1;
    end else begin
        labels_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_12)) begin
        labels_V_we0 = 1'b1;
    end else begin
        labels_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st26_fsm_14)) begin
        nnid_out_V_V_TDATA = tmp_V_3_reg_309;
    end else if ((((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_725 == 1'b0) & ~(1'b0 == tmp_1_reg_734) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_455)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_725 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_3) & ~(1'b0 == tmp_3_reg_738) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_411)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (1'b0 == icmp_reg_742) & ~((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_204)))) begin
        nnid_out_V_V_TDATA = data_V_dout;
    end else begin
        nnid_out_V_V_TDATA = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_725 == 1'b0) & ~(1'b0 == tmp_1_reg_734)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_725 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_3) & ~(1'b0 == tmp_3_reg_738)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (1'b0 == icmp_reg_742)) | (1'b1 == ap_sig_cseq_ST_st26_fsm_14))) begin
        nnid_out_V_V_TDATA_blk_n = nnid_out_V_V_TREADY;
    end else begin
        nnid_out_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_725 == 1'b0) & ~(1'b0 == tmp_1_reg_734) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_455) & (1'b0 == ap_reg_ioackin_nnid_out_V_V_TREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond1_reg_725 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_3) & ~(1'b0 == tmp_3_reg_738) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_411) & (1'b0 == ap_reg_ioackin_nnid_out_V_V_TREADY)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (1'b0 == icmp_reg_742) & ~((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_204) & (1'b0 == ap_reg_ioackin_nnid_out_V_V_TREADY)) | ((1'b1 == ap_sig_cseq_ST_st26_fsm_14) & (1'b0 == ap_reg_ioackin_nnid_out_V_V_TREADY)))) begin
        nnid_out_V_V_TVALID = 1'b1;
    end else begin
        nnid_out_V_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_10)) begin
        vq_V_ce0 = 1'b1;
    end else begin
        vq_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_12)) begin
        vq_comp_V_0_address0 = tmp_6_fu_470_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it0) & (1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_13))) begin
        vq_comp_V_0_address0 = tmp_s_fu_497_p1;
    end else begin
        vq_comp_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp1_it0) & (1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_13) & ~((1'b1 == ap_reg_ppiten_pp1_it10) & (1'b0 == ap_reg_ppstg_exitcond3_reg_815_pp1_iter9) & (1'b0 == ap_sig_ioackin_distance_out_V_V_TREADY))) | (1'b1 == ap_sig_cseq_ST_st14_fsm_12))) begin
        vq_comp_V_0_ce0 = 1'b1;
    end else begin
        vq_comp_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_12)) begin
        vq_comp_V_0_we0 = 1'b1;
    end else begin
        vq_comp_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_12)) begin
        vq_comp_V_1_address0 = tmp_6_fu_470_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it0) & (1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_13))) begin
        vq_comp_V_1_address0 = tmp_s_fu_497_p1;
    end else begin
        vq_comp_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp1_it0) & (1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_13) & ~((1'b1 == ap_reg_ppiten_pp1_it10) & (1'b0 == ap_reg_ppstg_exitcond3_reg_815_pp1_iter9) & (1'b0 == ap_sig_ioackin_distance_out_V_V_TREADY))) | (1'b1 == ap_sig_cseq_ST_st14_fsm_12))) begin
        vq_comp_V_1_ce0 = 1'b1;
    end else begin
        vq_comp_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_12)) begin
        vq_comp_V_1_we0 = 1'b1;
    end else begin
        vq_comp_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_12)) begin
        vq_comp_V_2_address0 = tmp_6_fu_470_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it0) & (1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_13))) begin
        vq_comp_V_2_address0 = tmp_s_fu_497_p1;
    end else begin
        vq_comp_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp1_it0) & (1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_13) & ~((1'b1 == ap_reg_ppiten_pp1_it10) & (1'b0 == ap_reg_ppstg_exitcond3_reg_815_pp1_iter9) & (1'b0 == ap_sig_ioackin_distance_out_V_V_TREADY))) | (1'b1 == ap_sig_cseq_ST_st14_fsm_12))) begin
        vq_comp_V_2_ce0 = 1'b1;
    end else begin
        vq_comp_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_12)) begin
        vq_comp_V_2_we0 = 1'b1;
    end else begin
        vq_comp_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_12)) begin
        vq_comp_V_3_address0 = tmp_6_fu_470_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp1_it0) & (1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_13))) begin
        vq_comp_V_3_address0 = tmp_s_fu_497_p1;
    end else begin
        vq_comp_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp1_it0) & (1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_13) & ~((1'b1 == ap_reg_ppiten_pp1_it10) & (1'b0 == ap_reg_ppstg_exitcond3_reg_815_pp1_iter9) & (1'b0 == ap_sig_ioackin_distance_out_V_V_TREADY))) | (1'b1 == ap_sig_cseq_ST_st14_fsm_12))) begin
        vq_comp_V_3_ce0 = 1'b1;
    end else begin
        vq_comp_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_12)) begin
        vq_comp_V_3_we0 = 1'b1;
    end else begin
        vq_comp_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_pp0_stg0_fsm_1 : begin
            if ((~((1'b1 == ap_reg_ppiten_pp0_it1) & (ap_sig_204 | ((1'b0 == icmp_reg_742) & (1'b0 == ap_sig_ioackin_nnid_out_V_V_TREADY)))) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ~((1'b1 == ap_reg_ppiten_pp0_it1) & (ap_sig_204 | ((1'b0 == icmp_reg_742) & (1'b0 == ap_sig_ioackin_nnid_out_V_V_TREADY)))) & ~(1'b0 == exitcond1_fu_322_p2)))) begin
                ap_NS_fsm = ap_ST_pp0_stg1_fsm_2;
            end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & ~((1'b1 == ap_reg_ppiten_pp0_it1) & (ap_sig_204 | ((1'b0 == icmp_reg_742) & (1'b0 == ap_sig_ioackin_nnid_out_V_V_TREADY)))) & ~(1'b0 == exitcond1_fu_322_p2))) begin
                ap_NS_fsm = ap_ST_st6_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end
        end
        ap_ST_pp0_stg1_fsm_2 : begin
            if (~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_sig_455 | ((exitcond1_reg_725 == 1'b0) & ~(1'b0 == tmp_1_reg_734) & (1'b0 == ap_sig_ioackin_nnid_out_V_V_TREADY))))) begin
                ap_NS_fsm = ap_ST_pp0_stg2_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg1_fsm_2;
            end
        end
        ap_ST_pp0_stg2_fsm_3 : begin
            if (~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_sig_411 | ((exitcond1_reg_725 == 1'b0) & ~(1'b0 == tmp_3_reg_738) & (1'b0 == ap_sig_ioackin_nnid_out_V_V_TREADY))))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg2_fsm_3;
            end
        end
        ap_ST_st6_fsm_4 : begin
            ap_NS_fsm = ap_ST_st7_fsm_5;
        end
        ap_ST_st7_fsm_5 : begin
            ap_NS_fsm = ap_ST_st8_fsm_6;
        end
        ap_ST_st8_fsm_6 : begin
            ap_NS_fsm = ap_ST_st9_fsm_7;
        end
        ap_ST_st9_fsm_7 : begin
            ap_NS_fsm = ap_ST_st10_fsm_8;
        end
        ap_ST_st10_fsm_8 : begin
            ap_NS_fsm = ap_ST_st11_fsm_9;
        end
        ap_ST_st11_fsm_9 : begin
            if (~(1'b0 == exitcond2_fu_414_p2)) begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_13;
            end else begin
                ap_NS_fsm = ap_ST_st12_fsm_10;
            end
        end
        ap_ST_st12_fsm_10 : begin
            ap_NS_fsm = ap_ST_st13_fsm_11;
        end
        ap_ST_st13_fsm_11 : begin
            ap_NS_fsm = ap_ST_st14_fsm_12;
        end
        ap_ST_st14_fsm_12 : begin
            ap_NS_fsm = ap_ST_st11_fsm_9;
        end
        ap_ST_pp1_stg0_fsm_13 : begin
            if ((~((1'b1 == ap_reg_ppiten_pp1_it10) & ~((1'b1 == ap_reg_ppiten_pp1_it10) & (1'b0 == ap_reg_ppstg_exitcond3_reg_815_pp1_iter9) & (1'b0 == ap_sig_ioackin_distance_out_V_V_TREADY)) & ~(1'b1 == ap_reg_ppiten_pp1_it9)) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ~((1'b1 == ap_reg_ppiten_pp1_it10) & (1'b0 == ap_reg_ppstg_exitcond3_reg_815_pp1_iter9) & (1'b0 == ap_sig_ioackin_distance_out_V_V_TREADY)) & ~(1'b0 == exitcond3_fu_479_p2) & ~(1'b1 == ap_reg_ppiten_pp1_it1)))) begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_13;
            end else if ((((1'b1 == ap_reg_ppiten_pp1_it10) & ~((1'b1 == ap_reg_ppiten_pp1_it10) & (1'b0 == ap_reg_ppstg_exitcond3_reg_815_pp1_iter9) & (1'b0 == ap_sig_ioackin_distance_out_V_V_TREADY)) & ~(1'b1 == ap_reg_ppiten_pp1_it9)) | ((1'b1 == ap_reg_ppiten_pp1_it0) & ~((1'b1 == ap_reg_ppiten_pp1_it10) & (1'b0 == ap_reg_ppstg_exitcond3_reg_815_pp1_iter9) & (1'b0 == ap_sig_ioackin_distance_out_V_V_TREADY)) & ~(1'b0 == exitcond3_fu_479_p2) & ~(1'b1 == ap_reg_ppiten_pp1_it1)))) begin
                ap_NS_fsm = ap_ST_st26_fsm_14;
            end else begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_13;
            end
        end
        ap_ST_st26_fsm_14 : begin
            if (~(1'b0 == ap_sig_ioackin_nnid_out_V_V_TREADY)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st26_fsm_14;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign OP1_V_1_fu_558_p1 = $signed(p_Val2_17_1_fu_552_p2);

assign OP1_V_2_fu_589_p1 = $signed(p_Val2_17_2_fu_583_p2);

assign OP1_V_3_fu_620_p1 = $signed(p_Val2_17_3_fu_614_p2);

assign OP1_V_fu_527_p1 = $signed(p_Val2_s_13_fu_521_p2);

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

always @ (*) begin
    ap_sig_118 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_136 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

always @ (*) begin
    ap_sig_150 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_186 = ((1'b1 == ap_reg_ppiten_pp1_it10) & (1'b0 == ap_reg_ppstg_exitcond3_reg_815_pp1_iter9));
end

always @ (*) begin
    ap_sig_192 = (1'b1 == ap_CS_fsm[ap_const_lv32_E]);
end

always @ (*) begin
    ap_sig_204 = ((1'b0 == icmp_reg_742) & (data_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_sig_233 = (1'b1 == ap_CS_fsm[ap_const_lv32_4]);
end

always @ (*) begin
    ap_sig_242 = (1'b1 == ap_CS_fsm[ap_const_lv32_8]);
end

always @ (*) begin
    ap_sig_251 = (1'b1 == ap_CS_fsm[ap_const_lv32_9]);
end

always @ (*) begin
    ap_sig_266 = (1'b1 == ap_CS_fsm[ap_const_lv32_A]);
end

always @ (*) begin
    ap_sig_277 = (1'b1 == ap_CS_fsm[ap_const_lv32_B]);
end

always @ (*) begin
    ap_sig_292 = (1'b1 == ap_CS_fsm[ap_const_lv32_D]);
end

always @ (*) begin
    ap_sig_32 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_411 = ((exitcond1_reg_725 == 1'b0) & ~(1'b0 == tmp_3_reg_738) & (data_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_sig_438 = (1'b1 == ap_CS_fsm[ap_const_lv32_C]);
end

always @ (*) begin
    ap_sig_455 = ((exitcond1_reg_725 == 1'b0) & ~(1'b0 == tmp_1_reg_734) & (data_V_empty_n == 1'b0));
end

assign distance_out_V_V_TDATA = p_Val2_7_reg_918;

assign exitcond1_fu_322_p2 = ((i_phi_fu_279_p4 == ap_const_lv3_6) ? 1'b1 : 1'b0);

assign exitcond2_fu_414_p2 = ((i_1_reg_286 == ap_const_lv9_1F4) ? 1'b1 : 1'b0);

assign exitcond3_fu_479_p2 = ((i_2_reg_298 == ap_const_lv9_1F4) ? 1'b1 : 1'b0);

assign grp_fu_404_p1 = ap_const_lv32_1F4;

assign grp_fu_531_p0 = OP1_V_fu_527_p1;

assign grp_fu_531_p1 = OP1_V_fu_527_p1;

assign grp_fu_562_p0 = OP1_V_1_fu_558_p1;

assign grp_fu_562_p1 = OP1_V_1_fu_558_p1;

assign grp_fu_593_p0 = OP1_V_2_fu_589_p1;

assign grp_fu_593_p1 = OP1_V_2_fu_589_p1;

assign grp_fu_624_p0 = OP1_V_3_fu_620_p1;

assign grp_fu_624_p1 = OP1_V_3_fu_620_p1;

assign i_1_cast5_fu_410_p1 = i_1_reg_286;

assign i_3_fu_420_p2 = (i_1_reg_286 + ap_const_lv9_1);

assign i_4_fu_328_p2 = (i_phi_fu_279_p4 + ap_const_lv3_1);

assign i_5_fu_485_p2 = (i_2_reg_298 + ap_const_lv9_1);

assign icmp_fu_356_p2 = ((tmp_9_fu_346_p4 == ap_const_lv2_0) ? 1'b1 : 1'b0);

assign label_V_address0 = tmp_5_fu_431_p1;

assign label_out_1_fu_707_p3 = ((tmp_10_fu_695_p2[0:0] === 1'b1) ? ap_reg_ppstg_label_out_reg_874_pp1_iter9 : tmp_V_3_reg_309);

assign loc_V_fu_436_p1 = vq_V_q0[7:0];

assign p_0197_2_fu_700_p3 = ((tmp_10_fu_695_p2[0:0] === 1'b1) ? p_Val2_7_reg_918 : p_s_12_fu_688_p3);

assign p_Val2_17_1_fu_552_p2 = ($signed(data_in_V_1) - $signed(tmp_15_1_cast_fu_548_p1));

assign p_Val2_17_2_fu_583_p2 = ($signed(data_in_V_2) - $signed(tmp_15_2_cast_fu_579_p1));

assign p_Val2_17_3_fu_614_p2 = ($signed(data_in_V_3) - $signed(tmp_15_3_cast_fu_610_p1));

assign p_Val2_20_2_fu_650_p4 = {{grp_fu_593_p2[ap_const_lv32_2F : ap_const_lv32_10]}};

assign p_Val2_2_fu_630_p4 = {{grp_fu_531_p2[ap_const_lv32_2F : ap_const_lv32_10]}};

assign p_Val2_7_fu_680_p2 = (tmp2_reg_913 + tmp3_fu_676_p2);

assign p_Val2_s_13_fu_521_p2 = ($signed(data_in_V_0) - $signed(tmp_13_cast_fu_517_p1));

assign p_s_12_fu_688_p3 = ((ap_reg_ppstg_tmp_8_reg_824_pp1_iter9[0:0] === 1'b1) ? ap_const_lv32_10000 : p_s_fu_126);

assign tmp2_fu_670_p2 = (p_Val2_20_2_fu_650_p4 + p_Val2_2_fu_630_p4);

assign tmp3_fu_676_p2 = (p_Val2_20_3_reg_908 + p_Val2_20_1_reg_903);

assign tmp_10_fu_695_p2 = (($signed(p_Val2_7_reg_918) < $signed(p_s_12_fu_688_p3)) ? 1'b1 : 1'b0);

assign tmp_11_fu_510_p3 = {{vq_comp_V_0_load_reg_854}, {ap_const_lv9_0}};

assign tmp_13_cast_fu_517_p1 = $signed(tmp_11_fu_510_p3);

assign tmp_13_fu_362_p1 = i_phi_fu_279_p4[1:0];

assign tmp_15_1_cast_fu_548_p1 = $signed(tmp_15_1_fu_541_p3);

assign tmp_15_1_fu_541_p3 = {{vq_comp_V_1_load_reg_859}, {ap_const_lv9_0}};

assign tmp_15_2_cast_fu_579_p1 = $signed(tmp_15_2_fu_572_p3);

assign tmp_15_2_fu_572_p3 = {{vq_comp_V_2_load_reg_864}, {ap_const_lv9_0}};

assign tmp_15_3_cast_fu_610_p1 = $signed(tmp_15_3_fu_603_p3);

assign tmp_15_3_fu_603_p3 = {{vq_comp_V_3_load_reg_869}, {ap_const_lv9_0}};

assign tmp_1_fu_334_p2 = ((i_phi_fu_279_p4 == ap_const_lv3_0) ? 1'b1 : 1'b0);

assign tmp_3_fu_340_p2 = ((i_phi_fu_279_p4 == ap_const_lv3_1) ? 1'b1 : 1'b0);

assign tmp_4_fu_426_p2 = (i_1_cast5_fu_410_p1 + tmp_reg_755);

assign tmp_5_fu_431_p1 = $signed(tmp_4_reg_769);

assign tmp_6_fu_470_p1 = i_1_reg_286;

assign tmp_8_fu_491_p2 = ((i_2_reg_298 == ap_const_lv9_0) ? 1'b1 : 1'b0);

assign tmp_9_fu_346_p4 = {{i_phi_fu_279_p4[ap_const_lv32_2 : ap_const_lv32_1]}};

assign tmp_s_fu_497_p1 = i_2_reg_298;

assign tmp_t_fu_366_p2 = (tmp_13_fu_362_p1 ^ ap_const_lv2_2);

assign vq_V_address0 = tmp_5_fu_431_p1;

endmodule //spk_clf
