{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1591593891648 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591593891649 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun  7 22:24:51 2020 " "Processing started: Sun Jun  7 22:24:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591593891649 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591593891649 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 8BitComputer -c 8BitComputer " "Command: quartus_map --read_settings_files=on --write_settings_files=off 8BitComputer -c 8BitComputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591593891649 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1591593891822 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1591593891823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProgramCounter.v 1 1 " "Found 1 design units, including 1 entities, in source file ProgramCounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.v" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/ProgramCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591593898611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591593898611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591593898611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591593898611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Accumulator.v 1 1 " "Found 1 design units, including 1 entities, in source file Accumulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Accumulator " "Found entity 1: Accumulator" {  } { { "Accumulator.v" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/Accumulator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591593898612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591593898612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AddSubtract.v 1 1 " "Found 1 design units, including 1 entities, in source file AddSubtract.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddSubtract " "Found entity 1: AddSubtract" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/AddSubtract.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591593898612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591593898612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BUS.v 1 1 " "Found 1 design units, including 1 entities, in source file BUS.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUS " "Found entity 1: BUS" {  } { { "BUS.v" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/BUS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591593898613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591593898613 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1591593898645 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OE_Breg main.sv(34) " "Verilog HDL or VHDL warning at main.sv(34): object \"OE_Breg\" assigned a value but never read" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1591593898646 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OE_ALU main.sv(35) " "Verilog HDL or VHDL warning at main.sv(35): object \"OE_ALU\" assigned a value but never read" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1591593898646 "|main"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "B_out main.sv(40) " "Verilog HDL warning at main.sv(40): object B_out used but never assigned" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 40 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1591593898646 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "go_db main.sv(60) " "Verilog HDL Always Construct warning at main.sv(60): variable \"go_db\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1591593898646 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "en main.sv(63) " "Verilog HDL Always Construct warning at main.sv(63): variable \"en\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1591593898646 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OE main.sv(64) " "Verilog HDL Always Construct warning at main.sv(64): variable \"OE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1591593898646 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "WE main.sv(65) " "Verilog HDL Always Construct warning at main.sv(65): variable \"WE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1591593898647 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OE main.sv(68) " "Verilog HDL Always Construct warning at main.sv(68): variable \"OE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1591593898647 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "WE main.sv(69) " "Verilog HDL Always Construct warning at main.sv(69): variable \"WE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1591593898647 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OE main.sv(72) " "Verilog HDL Always Construct warning at main.sv(72): variable \"OE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1591593898647 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "WE main.sv(73) " "Verilog HDL Always Construct warning at main.sv(73): variable \"WE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1591593898647 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OE main.sv(76) " "Verilog HDL Always Construct warning at main.sv(76): variable \"OE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1591593898647 "|main"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "main.sv(61) " "Verilog HDL Case Statement warning at main.sv(61): incomplete case statement has no default case item" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 61 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1591593898647 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enPC main.sv(51) " "Verilog HDL Always Construct warning at main.sv(51): inferring latch(es) for variable \"enPC\", which holds its previous value in one or more paths through the always construct" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591593898647 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OE_PC main.sv(51) " "Verilog HDL Always Construct warning at main.sv(51): inferring latch(es) for variable \"OE_PC\", which holds its previous value in one or more paths through the always construct" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591593898647 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WE_PC main.sv(51) " "Verilog HDL Always Construct warning at main.sv(51): inferring latch(es) for variable \"WE_PC\", which holds its previous value in one or more paths through the always construct" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591593898647 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OE_Acc main.sv(51) " "Verilog HDL Always Construct warning at main.sv(51): inferring latch(es) for variable \"OE_Acc\", which holds its previous value in one or more paths through the always construct" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591593898647 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WE_Acc main.sv(51) " "Verilog HDL Always Construct warning at main.sv(51): inferring latch(es) for variable \"WE_Acc\", which holds its previous value in one or more paths through the always construct" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591593898647 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WE_Breg main.sv(51) " "Verilog HDL Always Construct warning at main.sv(51): inferring latch(es) for variable \"WE_Breg\", which holds its previous value in one or more paths through the always construct" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591593898647 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 main.sv(85) " "Verilog HDL assignment warning at main.sv(85): truncated value with size 32 to match size of target (16)" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591593898647 "|main"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "B_out 0 main.sv(40) " "Net \"B_out\" at main.sv(40) has no driver or initial value, using a default initial value '0'" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1591593898648 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WE_Breg main.sv(51) " "Inferred latch for \"WE_Breg\" at main.sv(51)" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591593898650 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WE_Acc main.sv(51) " "Inferred latch for \"WE_Acc\" at main.sv(51)" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591593898650 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OE_Acc main.sv(51) " "Inferred latch for \"OE_Acc\" at main.sv(51)" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591593898650 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WE_PC main.sv(51) " "Inferred latch for \"WE_PC\" at main.sv(51)" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591593898650 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OE_PC main.sv(51) " "Inferred latch for \"OE_PC\" at main.sv(51)" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591593898650 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enPC main.sv(51) " "Inferred latch for \"enPC\" at main.sv(51)" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591593898650 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:ProgramCounter_1 " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:ProgramCounter_1\"" {  } { { "main.sv" "ProgramCounter_1" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591593898656 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count ProgramCounter.v(12) " "Verilog HDL Always Construct warning at ProgramCounter.v(12): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ProgramCounter.v" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/ProgramCounter.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1591593898657 "|main|ProgramCounter:ProgramCounter_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "counter ProgramCounter.v(10) " "Verilog HDL Always Construct warning at ProgramCounter.v(10): inferring latch(es) for variable \"counter\", which holds its previous value in one or more paths through the always construct" {  } { { "ProgramCounter.v" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/ProgramCounter.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591593898657 "|main|ProgramCounter:ProgramCounter_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ProgramCounter.v(19) " "Verilog HDL assignment warning at ProgramCounter.v(19): truncated value with size 32 to match size of target (4)" {  } { { "ProgramCounter.v" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/ProgramCounter.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591593898657 "|main|ProgramCounter:ProgramCounter_1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PC_out ProgramCounter.v(2) " "Output port \"PC_out\" at ProgramCounter.v(2) has no driver" {  } { { "ProgramCounter.v" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/ProgramCounter.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591593898657 "|main|ProgramCounter:ProgramCounter_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[0\] ProgramCounter.v(10) " "Inferred latch for \"counter\[0\]\" at ProgramCounter.v(10)" {  } { { "ProgramCounter.v" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/ProgramCounter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591593898657 "|main|ProgramCounter:ProgramCounter_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[1\] ProgramCounter.v(10) " "Inferred latch for \"counter\[1\]\" at ProgramCounter.v(10)" {  } { { "ProgramCounter.v" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/ProgramCounter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591593898657 "|main|ProgramCounter:ProgramCounter_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[2\] ProgramCounter.v(10) " "Inferred latch for \"counter\[2\]\" at ProgramCounter.v(10)" {  } { { "ProgramCounter.v" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/ProgramCounter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591593898657 "|main|ProgramCounter:ProgramCounter_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[3\] ProgramCounter.v(10) " "Inferred latch for \"counter\[3\]\" at ProgramCounter.v(10)" {  } { { "ProgramCounter.v" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/ProgramCounter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591593898657 "|main|ProgramCounter:ProgramCounter_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSubtract AddSubtract:AddSubtract_1 " "Elaborating entity \"AddSubtract\" for hierarchy \"AddSubtract:AddSubtract_1\"" {  } { { "main.sv" "AddSubtract_1" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591593898657 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "qOE AddSubtract.v(8) " "Verilog HDL or VHDL warning at AddSubtract.v(8): object \"qOE\" assigned a value but never read" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/AddSubtract.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1591593898658 "|main|AddSubtract:AddSubtract_1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OE AddSubtract.v(11) " "Verilog HDL Always Construct warning at AddSubtract.v(11): variable \"OE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/AddSubtract.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1591593898658 "|main|AddSubtract:AddSubtract_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AddSubtract.v(13) " "Verilog HDL assignment warning at AddSubtract.v(13): truncated value with size 32 to match size of target (8)" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/AddSubtract.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591593898658 "|main|AddSubtract:AddSubtract_1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "TB AddSubtract.v(14) " "Verilog HDL Always Construct warning at AddSubtract.v(14): variable \"TB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/AddSubtract.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1591593898658 "|main|AddSubtract:AddSubtract_1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "TB AddSubtract.v(15) " "Verilog HDL Always Construct warning at AddSubtract.v(15): variable \"TB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/AddSubtract.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1591593898658 "|main|AddSubtract:AddSubtract_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TB AddSubtract.v(10) " "Verilog HDL Always Construct warning at AddSubtract.v(10): inferring latch(es) for variable \"TB\", which holds its previous value in one or more paths through the always construct" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/AddSubtract.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591593898658 "|main|AddSubtract:AddSubtract_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A_out AddSubtract.v(10) " "Verilog HDL Always Construct warning at AddSubtract.v(10): inferring latch(es) for variable \"A_out\", which holds its previous value in one or more paths through the always construct" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/AddSubtract.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591593898658 "|main|AddSubtract:AddSubtract_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c_out AddSubtract.v(10) " "Verilog HDL Always Construct warning at AddSubtract.v(10): inferring latch(es) for variable \"c_out\", which holds its previous value in one or more paths through the always construct" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/AddSubtract.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591593898658 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_out AddSubtract.v(10) " "Inferred latch for \"c_out\" at AddSubtract.v(10)" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/AddSubtract.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591593898658 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_out\[0\] AddSubtract.v(10) " "Inferred latch for \"A_out\[0\]\" at AddSubtract.v(10)" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/AddSubtract.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591593898658 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_out\[1\] AddSubtract.v(10) " "Inferred latch for \"A_out\[1\]\" at AddSubtract.v(10)" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/AddSubtract.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591593898658 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_out\[2\] AddSubtract.v(10) " "Inferred latch for \"A_out\[2\]\" at AddSubtract.v(10)" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/AddSubtract.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591593898658 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_out\[3\] AddSubtract.v(10) " "Inferred latch for \"A_out\[3\]\" at AddSubtract.v(10)" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/AddSubtract.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591593898658 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_out\[4\] AddSubtract.v(10) " "Inferred latch for \"A_out\[4\]\" at AddSubtract.v(10)" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/AddSubtract.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591593898658 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_out\[5\] AddSubtract.v(10) " "Inferred latch for \"A_out\[5\]\" at AddSubtract.v(10)" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/AddSubtract.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591593898658 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_out\[6\] AddSubtract.v(10) " "Inferred latch for \"A_out\[6\]\" at AddSubtract.v(10)" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/AddSubtract.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591593898658 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_out\[7\] AddSubtract.v(10) " "Inferred latch for \"A_out\[7\]\" at AddSubtract.v(10)" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/AddSubtract.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591593898658 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TB\[0\] AddSubtract.v(10) " "Inferred latch for \"TB\[0\]\" at AddSubtract.v(10)" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/AddSubtract.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591593898658 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TB\[1\] AddSubtract.v(10) " "Inferred latch for \"TB\[1\]\" at AddSubtract.v(10)" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/AddSubtract.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591593898658 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TB\[2\] AddSubtract.v(10) " "Inferred latch for \"TB\[2\]\" at AddSubtract.v(10)" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/AddSubtract.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591593898658 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TB\[3\] AddSubtract.v(10) " "Inferred latch for \"TB\[3\]\" at AddSubtract.v(10)" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/AddSubtract.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591593898658 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TB\[4\] AddSubtract.v(10) " "Inferred latch for \"TB\[4\]\" at AddSubtract.v(10)" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/AddSubtract.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591593898658 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TB\[5\] AddSubtract.v(10) " "Inferred latch for \"TB\[5\]\" at AddSubtract.v(10)" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/AddSubtract.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591593898658 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TB\[6\] AddSubtract.v(10) " "Inferred latch for \"TB\[6\]\" at AddSubtract.v(10)" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/AddSubtract.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591593898658 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TB\[7\] AddSubtract.v(10) " "Inferred latch for \"TB\[7\]\" at AddSubtract.v(10)" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/AddSubtract.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591593898658 "|main|AddSubtract:AddSubtract_1"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "AddSubtract:AddSubtract_1\|A_out\[3\] " "LATCH primitive \"AddSubtract:AddSubtract_1\|A_out\[3\]\" is permanently disabled" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/AddSubtract.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1591593898691 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "AddSubtract:AddSubtract_1\|A_out\[2\] " "LATCH primitive \"AddSubtract:AddSubtract_1\|A_out\[2\]\" is permanently disabled" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/AddSubtract.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1591593898691 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "AddSubtract:AddSubtract_1\|A_out\[1\] " "LATCH primitive \"AddSubtract:AddSubtract_1\|A_out\[1\]\" is permanently disabled" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/AddSubtract.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1591593898692 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "AddSubtract:AddSubtract_1\|A_out\[0\] " "LATCH primitive \"AddSubtract:AddSubtract_1\|A_out\[0\]\" is permanently disabled" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/AddSubtract.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1591593898692 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "AddSubtract:AddSubtract_1\|c_out " "LATCH primitive \"AddSubtract:AddSubtract_1\|c_out\" is permanently disabled" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/AddSubtract.v" 2 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1591593898692 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "AddSubtract:AddSubtract_1\|A_out\[5\] " "LATCH primitive \"AddSubtract:AddSubtract_1\|A_out\[5\]\" is permanently disabled" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/AddSubtract.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1591593898692 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "AddSubtract:AddSubtract_1\|A_out\[6\] " "LATCH primitive \"AddSubtract:AddSubtract_1\|A_out\[6\]\" is permanently disabled" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/AddSubtract.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1591593898692 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "AddSubtract:AddSubtract_1\|A_out\[7\] " "LATCH primitive \"AddSubtract:AddSubtract_1\|A_out\[7\]\" is permanently disabled" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/AddSubtract.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1591593898692 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "AddSubtract:AddSubtract_1\|TB\[1\] " "LATCH primitive \"AddSubtract:AddSubtract_1\|TB\[1\]\" is permanently disabled" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/AddSubtract.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1591593898692 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "AddSubtract:AddSubtract_1\|TB\[2\] " "LATCH primitive \"AddSubtract:AddSubtract_1\|TB\[2\]\" is permanently disabled" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/AddSubtract.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1591593898692 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "AddSubtract:AddSubtract_1\|TB\[3\] " "LATCH primitive \"AddSubtract:AddSubtract_1\|TB\[3\]\" is permanently disabled" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/AddSubtract.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1591593898692 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "AddSubtract:AddSubtract_1\|TB\[4\] " "LATCH primitive \"AddSubtract:AddSubtract_1\|TB\[4\]\" is permanently disabled" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/AddSubtract.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1591593898692 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "AddSubtract:AddSubtract_1\|TB\[5\] " "LATCH primitive \"AddSubtract:AddSubtract_1\|TB\[5\]\" is permanently disabled" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/AddSubtract.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1591593898692 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "AddSubtract:AddSubtract_1\|TB\[6\] " "LATCH primitive \"AddSubtract:AddSubtract_1\|TB\[6\]\" is permanently disabled" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/AddSubtract.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1591593898692 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "AddSubtract:AddSubtract_1\|TB\[7\] " "LATCH primitive \"AddSubtract:AddSubtract_1\|TB\[7\]\" is permanently disabled" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/AddSubtract.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1591593898692 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "AddSubtract:AddSubtract_1\|A_out\[4\] " "LATCH primitive \"AddSubtract:AddSubtract_1\|A_out\[4\]\" is permanently disabled" {  } { { "AddSubtract.v" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/AddSubtract.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1591593898692 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1591593898992 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "enPC " "Latch enPC has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA go_db " "Ports D and ENA on the latch are fed by the same signal go_db" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591593898995 ""}  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591593898995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OE_PC " "Latch OE_PC has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA go_db " "Ports D and ENA on the latch are fed by the same signal go_db" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591593898995 ""}  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591593898995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WE_PC " "Latch WE_PC has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA go_db " "Ports D and ENA on the latch are fed by the same signal go_db" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591593898996 ""}  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591593898996 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Bus_out\[0\] GND " "Pin \"Bus_out\[0\]\" is stuck at GND" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591593899005 "|main|Bus_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Bus_out\[1\] GND " "Pin \"Bus_out\[1\]\" is stuck at GND" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591593899005 "|main|Bus_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Bus_out\[2\] GND " "Pin \"Bus_out\[2\]\" is stuck at GND" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591593899005 "|main|Bus_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Bus_out\[3\] GND " "Pin \"Bus_out\[3\]\" is stuck at GND" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591593899005 "|main|Bus_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Bus_out\[4\] GND " "Pin \"Bus_out\[4\]\" is stuck at GND" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591593899005 "|main|Bus_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Bus_out\[5\] GND " "Pin \"Bus_out\[5\]\" is stuck at GND" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591593899005 "|main|Bus_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Bus_out\[6\] GND " "Pin \"Bus_out\[6\]\" is stuck at GND" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591593899005 "|main|Bus_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Bus_out\[7\] GND " "Pin \"Bus_out\[7\]\" is stuck at GND" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591593899005 "|main|Bus_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_out GND " "Pin \"c_out\" is stuck at GND" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591593899005 "|main|c_out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1591593899005 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1591593899071 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1591593899370 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1591593899436 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591593899436 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[0\] " "No output dependent on input pin \"in\[0\]\"" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591593899460 "|main|in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[1\] " "No output dependent on input pin \"in\[1\]\"" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591593899460 "|main|in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[2\] " "No output dependent on input pin \"in\[2\]\"" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591593899460 "|main|in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[3\] " "No output dependent on input pin \"in\[3\]\"" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591593899460 "|main|in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[4\] " "No output dependent on input pin \"in\[4\]\"" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591593899460 "|main|in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[5\] " "No output dependent on input pin \"in\[5\]\"" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591593899460 "|main|in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[6\] " "No output dependent on input pin \"in\[6\]\"" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591593899460 "|main|in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[7\] " "No output dependent on input pin \"in\[7\]\"" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591593899460 "|main|in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Bus_in\[0\] " "No output dependent on input pin \"Bus_in\[0\]\"" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591593899460 "|main|Bus_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Bus_in\[1\] " "No output dependent on input pin \"Bus_in\[1\]\"" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591593899460 "|main|Bus_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Bus_in\[2\] " "No output dependent on input pin \"Bus_in\[2\]\"" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591593899460 "|main|Bus_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Bus_in\[3\] " "No output dependent on input pin \"Bus_in\[3\]\"" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591593899460 "|main|Bus_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Bus_in\[4\] " "No output dependent on input pin \"Bus_in\[4\]\"" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591593899460 "|main|Bus_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Bus_in\[5\] " "No output dependent on input pin \"Bus_in\[5\]\"" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591593899460 "|main|Bus_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Bus_in\[6\] " "No output dependent on input pin \"Bus_in\[6\]\"" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591593899460 "|main|Bus_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Bus_in\[7\] " "No output dependent on input pin \"Bus_in\[7\]\"" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591593899460 "|main|Bus_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SUB " "No output dependent on input pin \"SUB\"" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/MultiSim/Quartus/main.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591593899460 "|main|SUB"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1591593899460 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "84 " "Implemented 84 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1591593899460 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1591593899460 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Implemented 42 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1591593899460 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1591593899460 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 85 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 85 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "980 " "Peak virtual memory: 980 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591593899466 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun  7 22:24:59 2020 " "Processing ended: Sun Jun  7 22:24:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591593899466 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591593899466 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591593899466 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1591593899466 ""}
