{
  "Top": "rendering",
  "RtlTop": "a0_rendering",
  "RtlPrefix": "a0_",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu9eg",
    "Package": "-ffvb1156",
    "Speed": "-2-e"
  },
  "HlsSolution": {
    "Config": [
      "config_interface -m_axi_addr64=1",
      "config_rtl -reset_level=low -prefix=a0_"
    ],
    "Directives": [
      "interface rendering {{bram positionBoolean0mode} {port positionBooleanTextRequiredoutput}} {}",
      "resource rendering {{variable positionBooleanTextRequiredoutput} {core RAM_1P}} {}",
      "interface rendering {{bram positionBoolean0mode} {port positionBooleanTextRequiredinput}} {}",
      "resource rendering {{variable positionBooleanTextRequiredinput} {core RAM_1P}} {}",
      "latency rendering {{min 1}} {}"
    ]
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10.001",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "2.70027"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.001 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "rendering",
    "Version": "1.0",
    "DisplayName": "Rendering",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["\/home\/ylxiao_seas_upenn_edu\/Roseetta\/rosetta\/3d-rendering\/src\/sdsoc\/rendering.cpp"],
    "Vhdl": [
      "impl\/vhdl\/a0_coloringFB.vhd",
      "impl\/vhdl\/a0_projection.vhd",
      "impl\/vhdl\/a0_rasterization1.vhd",
      "impl\/vhdl\/a0_rasterization2.vhd",
      "impl\/vhdl\/a0_rendering_am_submbkb.vhd",
      "impl\/vhdl\/a0_rendering_am_submcud.vhd",
      "impl\/vhdl\/a0_rendering_ama_subfYi.vhd",
      "impl\/vhdl\/a0_rendering_fragmeng8j.vhd",
      "impl\/vhdl\/a0_rendering_frame_bncg.vhd",
      "impl\/vhdl\/a0_rendering_udiv_16eOg.vhd",
      "impl\/vhdl\/a0_rendering_urem_16dEe.vhd",
      "impl\/vhdl\/a0_zculling.vhd",
      "impl\/vhdl\/a0_zculling_z_buffer_V.vhd",
      "impl\/vhdl\/a0_rendering.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/a0_coloringFB.v",
      "impl\/verilog\/a0_projection.v",
      "impl\/verilog\/a0_rasterization1.v",
      "impl\/verilog\/a0_rasterization2.v",
      "impl\/verilog\/a0_rendering_am_submbkb.v",
      "impl\/verilog\/a0_rendering_am_submcud.v",
      "impl\/verilog\/a0_rendering_ama_subfYi.v",
      "impl\/verilog\/a0_rendering_fragmeng8j.v",
      "impl\/verilog\/a0_rendering_frame_bncg.v",
      "impl\/verilog\/a0_rendering_udiv_16eOg.v",
      "impl\/verilog\/a0_rendering_urem_16dEe.v",
      "impl\/verilog\/a0_zculling.v",
      "impl\/verilog\/a0_zculling_z_buffer_V.v",
      "impl\/verilog\/a0_zculling_z_buffer_V_ram.dat",
      "impl\/verilog\/a0_rendering.v"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst_n"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "input_V": {
      "type": "native_bram",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "input_V",
      "mem_width": "32",
      "mem_depth": "9576",
      "mem_ports": "a",
      "addr_width": "32",
      "we_width": "4",
      "master_type": "BRAM_CTRL",
      "ctype": {
        "EN": {"Type": "bool"},
        "CLK": {"Type": "bool"},
        "RST": {"Type": "bool"},
        "ADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "DIN": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "DOUT": {
          "Type": "integer unsigned",
          "Width": "32"
        }
      }
    },
    "output_V": {
      "type": "native_bram",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "output_V",
      "mem_width": "32",
      "mem_depth": "16384",
      "mem_ports": "a",
      "addr_width": "32",
      "we_width": "4",
      "master_type": "BRAM_CTRL",
      "ctype": {
        "EN": {"Type": "bool"},
        "CLK": {"Type": "bool"},
        "RST": {"Type": "bool"},
        "ADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "DIN": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "DOUT": {
          "Type": "integer unsigned",
          "Width": "32"
        }
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "input_V_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "input_V_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "input_V_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "input_V_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "input_V_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "input_V_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "input_V_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "output_V_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "output_V_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "output_V_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "output_V_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "output_V_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "output_V_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "output_V_Rst_A": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "input_V": {
      "interfaceRef": "input_V",
      "dir": "inout"
    },
    "output_V": {
      "interfaceRef": "output_V",
      "dir": "inout"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "rendering",
      "Instances": [
        {
          "ModuleName": "rasterization2",
          "InstanceName": "grp_rasterization2_fu_3202"
        },
        {
          "ModuleName": "zculling",
          "InstanceName": "grp_zculling_fu_3222"
        },
        {
          "ModuleName": "coloringFB",
          "InstanceName": "grp_coloringFB_fu_3238"
        },
        {
          "ModuleName": "rasterization1",
          "InstanceName": "grp_rasterization1_fu_3249"
        },
        {
          "ModuleName": "projection",
          "InstanceName": "call_ret_projection_fu_3273"
        }
      ]
    },
    "Metrics": {
      "projection": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.161"
        },
        "Area": {
          "DSP48E": "0",
          "FF": "0",
          "LUT": "188",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "rasterization1": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.290"
        },
        "Area": {
          "DSP48E": "3",
          "FF": "148",
          "LUT": "621",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "rasterization2": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.146"
        },
        "Loops": [{
            "Name": "RAST2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "20"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "6",
          "FF": "1619",
          "LUT": "1261",
          "URAM": "0"
        }
      },
      "zculling": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.474"
        },
        "Loops": [
          {
            "Name": "ZCULLING_INIT_ROW",
            "TripCount": "256",
            "Latency": "32768",
            "PipelineII": "128",
            "PipelineDepth": "128"
          },
          {
            "Name": "ZCULLING",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "2",
            "PipelineDepth": "4"
          }
        ],
        "Area": {
          "BRAM_18K": "32",
          "FF": "276",
          "LUT": "6297",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "coloringFB": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.474"
        },
        "Loops": [
          {
            "Name": "COLORING_FB_INIT_ROW",
            "TripCount": "256",
            "Latency": "32768",
            "PipelineII": "128",
            "PipelineDepth": "128"
          },
          {
            "Name": "COLORING_FB",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "FF": "178",
          "LUT": "6228",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "rendering": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.146"
        },
        "Loops": [
          {
            "Name": "TRIANGLES",
            "TripCount": "3192",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": ""
          },
          {
            "Name": "OUTPUT_FB_ROW",
            "TripCount": "256",
            "Latency": "32768",
            "PipelineII": "128",
            "PipelineDepth": "129"
          }
        ],
        "Area": {
          "BRAM_18K": "71",
          "DSP48E": "9",
          "FF": "2910",
          "LUT": "22793",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2020-08-12 22:45:25 UTC",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.2"
  }
}
