{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1716751494609 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1716751494609 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 03:24:54 2024 " "Processing started: Mon May 27 03:24:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1716751494609 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1716751494609 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_control -c FPGA_control " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_control -c FPGA_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1716751494609 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1716751495740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fpga_control.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fpga_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_control " "Found entity 1: FPGA_control" {  } { { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751495806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751495806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/adc0_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file src/adc0_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC0_drive " "Found entity 1: ADC0_drive" {  } { { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/ADC0_drive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751495817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751495817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/adc0_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/adc0_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC0_FIFO " "Found entity 1: ADC0_FIFO" {  } { { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/ADC0_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751495817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751495817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/adc1_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file src/adc1_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC1_drive " "Found entity 1: ADC1_drive" {  } { { "src/ADC1_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/ADC1_drive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751495817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751495817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/adc1_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/adc1_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC1_FIFO " "Found entity 1: ADC1_FIFO" {  } { { "IP/ADC1_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/ADC1_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751495817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751495817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFT " "Found entity 1: FFT" {  } { { "IP/FFT.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/FFT.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751495817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751495817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/fft_pack_fft_130.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ip/fft-library/fft_pack_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fft_pack_fft_130 " "Found design unit 1: fft_pack_fft_130" {  } { { "IP/fft-library/fft_pack_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/fft_pack_fft_130.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751496332 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fft_pack_fft_130-body " "Found design unit 2: fft_pack_fft_130-body" {  } { { "IP/fft-library/fft_pack_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/fft_pack_fft_130.vhd" 2106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751496332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751496332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/auk_dspip_math_pkg_fft_130.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ip/fft-library/auk_dspip_math_pkg_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_fft_130 " "Found design unit 1: auk_dspip_math_pkg_fft_130" {  } { { "IP/fft-library/auk_dspip_math_pkg_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_math_pkg_fft_130.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751496371 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_fft_130-body " "Found design unit 2: auk_dspip_math_pkg_fft_130-body" {  } { { "IP/fft-library/auk_dspip_math_pkg_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_math_pkg_fft_130.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751496371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751496371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/auk_dspip_lib_pkg_fft_130.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ip/fft-library/auk_dspip_lib_pkg_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_fft_130 " "Found design unit 1: auk_dspip_lib_pkg_fft_130" {  } { { "IP/fft-library/auk_dspip_lib_pkg_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_lib_pkg_fft_130.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751496431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751496431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/auk_dspip_text_pkg_fft_130.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ip/fft-library/auk_dspip_text_pkg_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg_fft_130 " "Found design unit 1: auk_dspip_text_pkg_fft_130" {  } { { "IP/fft-library/auk_dspip_text_pkg_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_text_pkg_fft_130.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751496455 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg_fft_130-body " "Found design unit 2: auk_dspip_text_pkg_fft_130-body" {  } { { "IP/fft-library/auk_dspip_text_pkg_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_text_pkg_fft_130.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751496455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751496455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/auk_dspip_roundsat_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/auk_dspip_roundsat_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_fft_130-beh " "Found design unit 1: auk_dspip_roundsat_fft_130-beh" {  } { { "IP/fft-library/auk_dspip_roundsat_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_roundsat_fft_130.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751496507 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_fft_130 " "Found entity 1: auk_dspip_roundsat_fft_130" {  } { { "IP/fft-library/auk_dspip_roundsat_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_roundsat_fft_130.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751496507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751496507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/auk_dspip_avalon_streaming_source_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/auk_dspip_avalon_streaming_source_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_fft_130-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_fft_130-rtl" {  } { { "IP/fft-library/auk_dspip_avalon_streaming_source_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_avalon_streaming_source_fft_130.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751496562 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_fft_130 " "Found entity 1: auk_dspip_avalon_streaming_source_fft_130" {  } { { "IP/fft-library/auk_dspip_avalon_streaming_source_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_avalon_streaming_source_fft_130.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751496562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751496562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_fft_130-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_fft_130-rtl" {  } { { "IP/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751496625 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_fft_130 " "Found entity 1: auk_dspip_avalon_streaming_sink_fft_130" {  } { { "IP/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751496625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751496625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_fft_130-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_fft_130-struct" {  } { { "IP/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751496657 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_fft_130 " "Found entity 1: auk_dspip_avalon_streaming_controller_fft_130" {  } { { "IP/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751496657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751496657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/auk_dspip_fpcompiler_alufp_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/auk_dspip_fpcompiler_alufp_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_alufp_fft_130-rtl " "Found design unit 1: auk_dspip_fpcompiler_alufp_fft_130-rtl" {  } { { "IP/fft-library/auk_dspip_fpcompiler_alufp_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_fpcompiler_alufp_fft_130.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751496704 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_alufp_fft_130 " "Found entity 1: auk_dspip_fpcompiler_alufp_fft_130" {  } { { "IP/fft-library/auk_dspip_fpcompiler_alufp_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_fpcompiler_alufp_fft_130.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751496704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751496704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/auk_dspip_fpcompiler_aslf_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/auk_dspip_fpcompiler_aslf_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_aslf_fft_130-rtl " "Found design unit 1: auk_dspip_fpcompiler_aslf_fft_130-rtl" {  } { { "IP/fft-library/auk_dspip_fpcompiler_aslf_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_fpcompiler_aslf_fft_130.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751496736 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_aslf_fft_130 " "Found entity 1: auk_dspip_fpcompiler_aslf_fft_130" {  } { { "IP/fft-library/auk_dspip_fpcompiler_aslf_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_fpcompiler_aslf_fft_130.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751496736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751496736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/auk_dspip_fpcompiler_castftox_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/auk_dspip_fpcompiler_castftox_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_castftox_fft_130-rtl " "Found design unit 1: auk_dspip_fpcompiler_castftox_fft_130-rtl" {  } { { "IP/fft-library/auk_dspip_fpcompiler_castftox_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_fpcompiler_castftox_fft_130.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751496768 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_castftox_fft_130 " "Found entity 1: auk_dspip_fpcompiler_castftox_fft_130" {  } { { "IP/fft-library/auk_dspip_fpcompiler_castftox_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_fpcompiler_castftox_fft_130.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751496768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751496768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/auk_dspip_fpcompiler_castxtof_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/auk_dspip_fpcompiler_castxtof_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_castxtof_fft_130-rtl " "Found design unit 1: auk_dspip_fpcompiler_castxtof_fft_130-rtl" {  } { { "IP/fft-library/auk_dspip_fpcompiler_castxtof_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_fpcompiler_castxtof_fft_130.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751496807 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_castxtof_fft_130 " "Found entity 1: auk_dspip_fpcompiler_castxtof_fft_130" {  } { { "IP/fft-library/auk_dspip_fpcompiler_castxtof_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_fpcompiler_castxtof_fft_130.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751496807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751496807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/auk_dspip_fpcompiler_clzf_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/auk_dspip_fpcompiler_clzf_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_clzf_fft_130-rtl " "Found design unit 1: auk_dspip_fpcompiler_clzf_fft_130-rtl" {  } { { "IP/fft-library/auk_dspip_fpcompiler_clzf_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_fpcompiler_clzf_fft_130.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751496831 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_clzf_fft_130 " "Found entity 1: auk_dspip_fpcompiler_clzf_fft_130" {  } { { "IP/fft-library/auk_dspip_fpcompiler_clzf_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_fpcompiler_clzf_fft_130.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751496831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751496831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/auk_dspip_fpcompiler_mulfp_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/auk_dspip_fpcompiler_mulfp_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_mulfp_fft_130-rtl " "Found design unit 1: auk_dspip_fpcompiler_mulfp_fft_130-rtl" {  } { { "IP/fft-library/auk_dspip_fpcompiler_mulfp_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_fpcompiler_mulfp_fft_130.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751496863 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_mulfp_fft_130 " "Found entity 1: auk_dspip_fpcompiler_mulfp_fft_130" {  } { { "IP/fft-library/auk_dspip_fpcompiler_mulfp_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_fpcompiler_mulfp_fft_130.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751496863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751496863 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_control " "Elaborating entity \"FPGA_control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1716751500004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC0_drive ADC0_drive:ADC0_drive " "Elaborating entity \"ADC0_drive\" for hierarchy \"ADC0_drive:ADC0_drive\"" {  } { { "src/FPGA_control.v" "ADC0_drive" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751500052 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ADC0_drive.v(80) " "Verilog HDL Case Statement information at ADC0_drive.v(80): all case item expressions in this case statement are onehot" {  } { { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/ADC0_drive.v" 80 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1716751500052 "|FPGA_control|ADC0_drive:ADC0_drive"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC0_FIFO ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO " "Elaborating entity \"ADC0_FIFO\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\"" {  } { { "src/ADC0_drive.v" "ADC0_FIFO" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/ADC0_drive.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751500052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|dcfifo:dcfifo_component\"" {  } { { "IP/ADC0_FIFO.v" "dcfifo_component" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/ADC0_FIFO.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751500131 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|dcfifo:dcfifo_component\"" {  } { { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/ADC0_FIFO.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716751500131 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|dcfifo:dcfifo_component " "Instantiated megafunction \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751500131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751500131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751500131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751500131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751500131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751500131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751500131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751500131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751500131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751500131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751500131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751500131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751500131 ""}  } { { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/ADC0_FIFO.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716751500131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_qvk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_qvk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_qvk1 " "Found entity 1: dcfifo_qvk1" {  } { { "db/dcfifo_qvk1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/dcfifo_qvk1.tdf" 46 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751500179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751500179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_qvk1 ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|dcfifo:dcfifo_component\|dcfifo_qvk1:auto_generated " "Elaborating entity \"dcfifo_qvk1\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|dcfifo:dcfifo_component\|dcfifo_qvk1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751500194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_9ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_9ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_9ib " "Found entity 1: a_gray2bin_9ib" {  } { { "db/a_gray2bin_9ib.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_gray2bin_9ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751500210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751500210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_9ib ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|dcfifo:dcfifo_component\|dcfifo_qvk1:auto_generated\|a_gray2bin_9ib:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_9ib\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|dcfifo:dcfifo_component\|dcfifo_qvk1:auto_generated\|a_gray2bin_9ib:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_qvk1.tdf" "wrptr_g_gray2bin" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/dcfifo_qvk1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751500210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_877.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_877.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_877 " "Found entity 1: a_graycounter_877" {  } { { "db/a_graycounter_877.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_graycounter_877.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751500277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751500277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_877 ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|dcfifo:dcfifo_component\|dcfifo_qvk1:auto_generated\|a_graycounter_877:rdptr_g1p " "Elaborating entity \"a_graycounter_877\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|dcfifo:dcfifo_component\|dcfifo_qvk1:auto_generated\|a_graycounter_877:rdptr_g1p\"" {  } { { "db/dcfifo_qvk1.tdf" "rdptr_g1p" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/dcfifo_qvk1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751500277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_4lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_4lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_4lc " "Found entity 1: a_graycounter_4lc" {  } { { "db/a_graycounter_4lc.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_graycounter_4lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751500324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751500324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_4lc ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|dcfifo:dcfifo_component\|dcfifo_qvk1:auto_generated\|a_graycounter_4lc:wrptr_g1p " "Elaborating entity \"a_graycounter_4lc\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|dcfifo:dcfifo_component\|dcfifo_qvk1:auto_generated\|a_graycounter_4lc:wrptr_g1p\"" {  } { { "db/dcfifo_qvk1.tdf" "wrptr_g1p" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/dcfifo_qvk1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751500324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kj31 " "Found entity 1: altsyncram_kj31" {  } { { "db/altsyncram_kj31.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_kj31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751500387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751500387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kj31 ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|dcfifo:dcfifo_component\|dcfifo_qvk1:auto_generated\|altsyncram_kj31:fifo_ram " "Elaborating entity \"altsyncram_kj31\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|dcfifo:dcfifo_component\|dcfifo_qvk1:auto_generated\|altsyncram_kj31:fifo_ram\"" {  } { { "db/dcfifo_qvk1.tdf" "fifo_ram" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/dcfifo_qvk1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751500387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_g98.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g98.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_g98 " "Found entity 1: alt_synch_pipe_g98" {  } { { "db/alt_synch_pipe_g98.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/alt_synch_pipe_g98.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751500410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751500410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_g98 ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|dcfifo:dcfifo_component\|dcfifo_qvk1:auto_generated\|alt_synch_pipe_g98:rs_dgwp " "Elaborating entity \"alt_synch_pipe_g98\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|dcfifo:dcfifo_component\|dcfifo_qvk1:auto_generated\|alt_synch_pipe_g98:rs_dgwp\"" {  } { { "db/dcfifo_qvk1.tdf" "rs_dgwp" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/dcfifo_qvk1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751500419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751500435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751500435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|dcfifo:dcfifo_component\|dcfifo_qvk1:auto_generated\|alt_synch_pipe_g98:rs_dgwp\|dffpipe_re9:dffpipe8 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|dcfifo:dcfifo_component\|dcfifo_qvk1:auto_generated\|alt_synch_pipe_g98:rs_dgwp\|dffpipe_re9:dffpipe8\"" {  } { { "db/alt_synch_pipe_g98.tdf" "dffpipe8" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/alt_synch_pipe_g98.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751500435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/dffpipe_3dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751500450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751500450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|dcfifo:dcfifo_component\|dcfifo_qvk1:auto_generated\|dffpipe_3dc:wraclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|dcfifo:dcfifo_component\|dcfifo_qvk1:auto_generated\|dffpipe_3dc:wraclr\"" {  } { { "db/dcfifo_qvk1.tdf" "wraclr" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/dcfifo_qvk1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751500450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_3e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_3e8 " "Found entity 1: alt_synch_pipe_3e8" {  } { { "db/alt_synch_pipe_3e8.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/alt_synch_pipe_3e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751500482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751500482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_3e8 ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|dcfifo:dcfifo_component\|dcfifo_qvk1:auto_generated\|alt_synch_pipe_3e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_3e8\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|dcfifo:dcfifo_component\|dcfifo_qvk1:auto_generated\|alt_synch_pipe_3e8:ws_dgrp\"" {  } { { "db/dcfifo_qvk1.tdf" "ws_dgrp" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/dcfifo_qvk1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751500482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751500498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751500498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|dcfifo:dcfifo_component\|dcfifo_qvk1:auto_generated\|alt_synch_pipe_3e8:ws_dgrp\|dffpipe_te9:dffpipe3 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|dcfifo:dcfifo_component\|dcfifo_qvk1:auto_generated\|alt_synch_pipe_3e8:ws_dgrp\|dffpipe_te9:dffpipe3\"" {  } { { "db/alt_synch_pipe_3e8.tdf" "dffpipe3" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/alt_synch_pipe_3e8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751500498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d66 " "Found entity 1: cmpr_d66" {  } { { "db/cmpr_d66.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cmpr_d66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751500561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751500561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_d66 ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|dcfifo:dcfifo_component\|dcfifo_qvk1:auto_generated\|cmpr_d66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_d66\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|dcfifo:dcfifo_component\|dcfifo_qvk1:auto_generated\|cmpr_d66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_qvk1.tdf" "rdempty_eq_comp1_lsb" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/dcfifo_qvk1.tdf" 89 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751500561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c66 " "Found entity 1: cmpr_c66" {  } { { "db/cmpr_c66.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cmpr_c66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751500610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751500610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c66 ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|dcfifo:dcfifo_component\|dcfifo_qvk1:auto_generated\|cmpr_c66:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_c66\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|dcfifo:dcfifo_component\|dcfifo_qvk1:auto_generated\|cmpr_c66:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_qvk1.tdf" "rdempty_eq_comp1_msb" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/dcfifo_qvk1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751500624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751500688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751500688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|dcfifo:dcfifo_component\|dcfifo_qvk1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|dcfifo:dcfifo_component\|dcfifo_qvk1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_qvk1.tdf" "rdemp_eq_comp_lsb_mux" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/dcfifo_qvk1.tdf" 97 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751500688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC1_drive ADC1_drive:ADC1_drive " "Elaborating entity \"ADC1_drive\" for hierarchy \"ADC1_drive:ADC1_drive\"" {  } { { "src/FPGA_control.v" "ADC1_drive" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751500703 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ADC1_drive.v(80) " "Verilog HDL Case Statement information at ADC1_drive.v(80): all case item expressions in this case statement are onehot" {  } { { "src/ADC1_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/ADC1_drive.v" 80 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1716751500703 "|FPGA_control|ADC1_drive:ADC1_drive"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC1_FIFO ADC1_drive:ADC1_drive\|ADC1_FIFO:ADC1_FIFO " "Elaborating entity \"ADC1_FIFO\" for hierarchy \"ADC1_drive:ADC1_drive\|ADC1_FIFO:ADC1_FIFO\"" {  } { { "src/ADC1_drive.v" "ADC1_FIFO" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/ADC1_drive.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751500710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFT FFT:FFT " "Elaborating entity \"FFT\" for hierarchy \"FFT:FFT\"" {  } { { "src/FPGA_control.v" "FFT" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751500799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_sglstream_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_sglstream_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_sglstream_fft_130-transform " "Found design unit 1: asj_fft_sglstream_fft_130-transform" {  } { { "asj_fft_sglstream_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751500979 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_sglstream_fft_130 " "Found entity 1: asj_fft_sglstream_fft_130" {  } { { "asj_fft_sglstream_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751500979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751500979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_sglstream_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst " "Elaborating entity \"asj_fft_sglstream_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\"" {  } { { "IP/FFT.v" "asj_fft_sglstream_fft_130_inst" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/FFT.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751500994 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_in_bfp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_in_bfp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1716751501010 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "twiddle_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"twiddle_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1716751501010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1 " "Elaborating entity \"auk_dspip_avalon_streaming_sink_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "auk_dsp_atlantic_sink_1" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751501041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Elaborating entity \"scfifo\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\"" {  } { { "IP/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "\\normal_fifo:fifo_eab_on:in_fifo" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751501104 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Elaborated megafunction instantiation \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\"" {  } { { "IP/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 648 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716751501104 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Instantiated megafunction \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751501104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "allow_rwcycle_when_full OFF " "Parameter \"allow_rwcycle_when_full\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751501104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 1 " "Parameter \"almost_empty_value\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751501104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 5 " "Parameter \"almost_full_value\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751501104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751501104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 7 " "Parameter \"lpm_numwords\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751501104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751501104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751501104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751501104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751501104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751501104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751501104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=Auto " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751501104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751501104 ""}  } { { "IP/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 648 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716751501104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_0eh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_0eh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_0eh1 " "Found entity 1: scfifo_0eh1" {  } { { "db/scfifo_0eh1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/scfifo_0eh1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751501155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751501155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_0eh1 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated " "Elaborating entity \"scfifo_0eh1\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751501155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_po81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_po81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_po81 " "Found entity 1: a_dpfifo_po81" {  } { { "db/a_dpfifo_po81.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_dpfifo_po81.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751501167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751501167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_po81 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\|a_dpfifo_po81:dpfifo " "Elaborating entity \"a_dpfifo_po81\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\|a_dpfifo_po81:dpfifo\"" {  } { { "db/scfifo_0eh1.tdf" "dpfifo" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/scfifo_0eh1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751501183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0tf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0tf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0tf1 " "Found entity 1: altsyncram_0tf1" {  } { { "db/altsyncram_0tf1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_0tf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751501246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751501246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0tf1 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\|a_dpfifo_po81:dpfifo\|altsyncram_0tf1:FIFOram " "Elaborating entity \"altsyncram_0tf1\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\|a_dpfifo_po81:dpfifo\|altsyncram_0tf1:FIFOram\"" {  } { { "db/a_dpfifo_po81.tdf" "FIFOram" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_dpfifo_po81.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751501246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gs8 " "Found entity 1: cmpr_gs8" {  } { { "db/cmpr_gs8.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cmpr_gs8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751501294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751501294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\|a_dpfifo_po81:dpfifo\|cmpr_gs8:almost_full_comparer " "Elaborating entity \"cmpr_gs8\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\|a_dpfifo_po81:dpfifo\|cmpr_gs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_po81.tdf" "almost_full_comparer" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_dpfifo_po81.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751501294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\|a_dpfifo_po81:dpfifo\|cmpr_gs8:two_comparison " "Elaborating entity \"cmpr_gs8\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\|a_dpfifo_po81:dpfifo\|cmpr_gs8:two_comparison\"" {  } { { "db/a_dpfifo_po81.tdf" "two_comparison" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_dpfifo_po81.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751501310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tnb " "Found entity 1: cntr_tnb" {  } { { "db/cntr_tnb.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cntr_tnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751501358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751501358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tnb FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\|a_dpfifo_po81:dpfifo\|cntr_tnb:rd_ptr_msb " "Elaborating entity \"cntr_tnb\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\|a_dpfifo_po81:dpfifo\|cntr_tnb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_po81.tdf" "rd_ptr_msb" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_dpfifo_po81.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751501358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ao7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ao7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ao7 " "Found entity 1: cntr_ao7" {  } { { "db/cntr_ao7.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cntr_ao7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751501422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751501422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ao7 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\|a_dpfifo_po81:dpfifo\|cntr_ao7:usedw_counter " "Elaborating entity \"cntr_ao7\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\|a_dpfifo_po81:dpfifo\|cntr_ao7:usedw_counter\"" {  } { { "db/a_dpfifo_po81.tdf" "usedw_counter" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_dpfifo_po81.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751501422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_unb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_unb " "Found entity 1: cntr_unb" {  } { { "db/cntr_unb.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cntr_unb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751501469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751501469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_unb FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\|a_dpfifo_po81:dpfifo\|cntr_unb:wr_ptr " "Elaborating entity \"cntr_unb\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\|a_dpfifo_po81:dpfifo\|cntr_unb:wr_ptr\"" {  } { { "db/a_dpfifo_po81.tdf" "wr_ptr" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_dpfifo_po81.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751501469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1 " "Elaborating entity \"auk_dspip_avalon_streaming_source_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "auk_dsp_atlantic_source_1" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751501501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_controller_fft_130:auk_dsp_interface_controller_1 " "Elaborating entity \"auk_dspip_avalon_streaming_controller_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_controller_fft_130:auk_dsp_interface_controller_1\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "auk_dsp_interface_controller_1" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751501517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_m_k_counter_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_m_k_counter_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_m_k_counter_fft_130-gen_all " "Found design unit 1: asj_fft_m_k_counter_fft_130-gen_all" {  } { { "asj_fft_m_k_counter_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_m_k_counter_fft_130.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751501611 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_m_k_counter_fft_130 " "Found entity 1: asj_fft_m_k_counter_fft_130" {  } { { "asj_fft_m_k_counter_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_m_k_counter_fft_130.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751501611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751501611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_m_k_counter_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_m_k_counter_fft_130:\\gen_gt256_mk:ctrl " "Elaborating entity \"asj_fft_m_k_counter_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_m_k_counter_fft_130:\\gen_gt256_mk:ctrl\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "\\gen_gt256_mk:ctrl" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751501626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_tdl_bit_rst_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_tdl_bit_rst_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_bit_rst_fft_130-syn " "Found design unit 1: asj_fft_tdl_bit_rst_fft_130-syn" {  } { { "asj_fft_tdl_bit_rst_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_tdl_bit_rst_fft_130.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751501689 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_bit_rst_fft_130 " "Found entity 1: asj_fft_tdl_bit_rst_fft_130" {  } { { "asj_fft_tdl_bit_rst_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_tdl_bit_rst_fft_130.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751501689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751501689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_tdl_bit_rst_fft_130:delay_ctrl_np " "Elaborating entity \"asj_fft_tdl_bit_rst_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_tdl_bit_rst_fft_130:delay_ctrl_np\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "delay_ctrl_np" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751501705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_tdl_bit_rst_fft_130:delay_npd " "Elaborating entity \"asj_fft_tdl_bit_rst_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_tdl_bit_rst_fft_130:delay_npd\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "delay_npd" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751501721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_wrengen_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_wrengen_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_wrengen_fft_130-gen_all " "Found design unit 1: asj_fft_wrengen_fft_130-gen_all" {  } { { "asj_fft_wrengen_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_wrengen_fft_130.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751501783 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_wrengen_fft_130 " "Found entity 1: asj_fft_wrengen_fft_130" {  } { { "asj_fft_wrengen_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_wrengen_fft_130.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751501783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751501783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_wrengen_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_wrengen_fft_130:sel_we " "Elaborating entity \"asj_fft_wrengen_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_wrengen_fft_130:sel_we\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "sel_we" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751501799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_in_write_sgl_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_in_write_sgl_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_in_write_sgl_fft_130-writer " "Found design unit 1: asj_fft_in_write_sgl_fft_130-writer" {  } { { "asj_fft_in_write_sgl_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_in_write_sgl_fft_130.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751501911 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_in_write_sgl_fft_130 " "Found entity 1: asj_fft_in_write_sgl_fft_130" {  } { { "asj_fft_in_write_sgl_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_in_write_sgl_fft_130.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751501911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751501911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_in_write_sgl_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_in_write_sgl_fft_130:writer " "Elaborating entity \"asj_fft_in_write_sgl_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_in_write_sgl_fft_130:writer\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "writer" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751501942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_cnt_ctrl_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_cnt_ctrl_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cnt_ctrl_fft_130-cnt_sw " "Found design unit 1: asj_fft_cnt_ctrl_fft_130-cnt_sw" {  } { { "asj_fft_cnt_ctrl_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_cnt_ctrl_fft_130.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751502005 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cnt_ctrl_fft_130 " "Found entity 1: asj_fft_cnt_ctrl_fft_130" {  } { { "asj_fft_cnt_ctrl_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_cnt_ctrl_fft_130.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751502005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751502005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cnt_ctrl_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_cnt_ctrl_fft_130:ccc " "Elaborating entity \"asj_fft_cnt_ctrl_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_cnt_ctrl_fft_130:ccc\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "ccc" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_4dp_ram_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_4dp_ram_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_4dp_ram_fft_130-syn " "Found design unit 1: asj_fft_4dp_ram_fft_130-syn" {  } { { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_4dp_ram_fft_130.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751502083 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_4dp_ram_fft_130 " "Found entity 1: asj_fft_4dp_ram_fft_130" {  } { { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_4dp_ram_fft_130.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751502083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751502083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_4dp_ram_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A " "Elaborating entity \"asj_fft_4dp_ram_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "dat_A" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_data_ram_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_data_ram_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_data_ram_fft_130-SYN " "Found design unit 1: asj_fft_data_ram_fft_130-SYN" {  } { { "asj_fft_data_ram_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_data_ram_fft_130.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751502162 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_data_ram_fft_130 " "Found entity 1: asj_fft_data_ram_fft_130" {  } { { "asj_fft_data_ram_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_data_ram_fft_130.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751502162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751502162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_data_ram_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A " "Elaborating entity \"asj_fft_data_ram_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\"" {  } { { "asj_fft_4dp_ram_fft_130.vhd" "\\gen_rams:0:dat_A" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\"" {  } { { "asj_fft_data_ram_fft_130.vhd" "\\gen_M4K:altsyncram_component" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502225 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component " "Elaborated megafunction instantiation \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\"" {  } { { "asj_fft_data_ram_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716751502274 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component " "Instantiated megafunction \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502274 ""}  } { { "asj_fft_data_ram_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716751502274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4ou3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4ou3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4ou3 " "Found entity 1: altsyncram_4ou3" {  } { { "db/altsyncram_4ou3.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_4ou3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751502320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751502320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4ou3 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_4ou3:auto_generated " "Elaborating entity \"altsyncram_4ou3\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_4ou3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_dataadgen_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_dataadgen_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dataadgen_fft_130-gen_all " "Found design unit 1: asj_fft_dataadgen_fft_130-gen_all" {  } { { "asj_fft_dataadgen_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_dataadgen_fft_130.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751502763 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dataadgen_fft_130 " "Found entity 1: asj_fft_dataadgen_fft_130" {  } { { "asj_fft_dataadgen_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_dataadgen_fft_130.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751502763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751502763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_dataadgen_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dataadgen_fft_130:rd_adgen " "Elaborating entity \"asj_fft_dataadgen_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dataadgen_fft_130:rd_adgen\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "rd_adgen" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 1160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_cxb_addr_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_cxb_addr_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_addr_fft_130-syn " "Found design unit 1: asj_fft_cxb_addr_fft_130-syn" {  } { { "asj_fft_cxb_addr_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_cxb_addr_fft_130.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751502874 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_addr_fft_130 " "Found entity 1: asj_fft_cxb_addr_fft_130" {  } { { "asj_fft_cxb_addr_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_cxb_addr_fft_130.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751502874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751502874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_addr_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_cxb_addr_fft_130:ram_cxb_rd " "Elaborating entity \"asj_fft_cxb_addr_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_cxb_addr_fft_130:ram_cxb_rd\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "ram_cxb_rd" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 1184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_tdl_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_tdl_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_fft_130-syn " "Found design unit 1: asj_fft_tdl_fft_130-syn" {  } { { "asj_fft_tdl_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_tdl_fft_130.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751502953 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_fft_130 " "Found entity 1: asj_fft_tdl_fft_130" {  } { { "asj_fft_tdl_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_tdl_fft_130.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751502953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751502953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_tdl_fft_130:\\gen_wrsw_2:k_delay " "Elaborating entity \"asj_fft_tdl_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_tdl_fft_130:\\gen_wrsw_2:k_delay\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "\\gen_wrsw_2:k_delay" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 1251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_tdl_fft_130:\\gen_wrsw_2:p_delay " "Elaborating entity \"asj_fft_tdl_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_tdl_fft_130:\\gen_wrsw_2:p_delay\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "\\gen_wrsw_2:p_delay" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 1263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751502986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_wrswgen_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_wrswgen_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_wrswgen_fft_130-gen_all " "Found design unit 1: asj_fft_wrswgen_fft_130-gen_all" {  } { { "asj_fft_wrswgen_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_wrswgen_fft_130.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751503111 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_wrswgen_fft_130 " "Found entity 1: asj_fft_wrswgen_fft_130" {  } { { "asj_fft_wrswgen_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_wrswgen_fft_130.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751503111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751503111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_wrswgen_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_wrswgen_fft_130:\\gen_wrsw_2:get_wr_swtiches " "Elaborating entity \"asj_fft_wrswgen_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_wrswgen_fft_130:\\gen_wrsw_2:get_wr_swtiches\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "\\gen_wrsw_2:get_wr_swtiches" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 1276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751503127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_addr_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_cxb_addr_fft_130:\\gen_wrsw_2:ram_cxb_wr " "Elaborating entity \"asj_fft_cxb_addr_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_cxb_addr_fft_130:\\gen_wrsw_2:ram_cxb_wr\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "\\gen_wrsw_2:ram_cxb_wr" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 1322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751503143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_cxb_data_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_cxb_data_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_data_fft_130-syn " "Found design unit 1: asj_fft_cxb_data_fft_130-syn" {  } { { "asj_fft_cxb_data_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_cxb_data_fft_130.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751503212 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_data_fft_130 " "Found entity 1: asj_fft_cxb_data_fft_130" {  } { { "asj_fft_cxb_data_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_cxb_data_fft_130.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751503212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751503212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_data_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_cxb_data_fft_130:ram_cxb_wr_data " "Elaborating entity \"asj_fft_cxb_data_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_cxb_data_fft_130:ram_cxb_wr_data\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "ram_cxb_wr_data" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 1352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751503222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_cxb_data_r_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_cxb_data_r_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_data_r_fft_130-syn " "Found design unit 1: asj_fft_cxb_data_r_fft_130-syn" {  } { { "asj_fft_cxb_data_r_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_cxb_data_r_fft_130.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751503302 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_data_r_fft_130 " "Found entity 1: asj_fft_cxb_data_r_fft_130" {  } { { "asj_fft_cxb_data_r_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_cxb_data_r_fft_130.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751503302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751503302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_data_r_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_cxb_data_r_fft_130:ram_cxb_bfp_data " "Elaborating entity \"asj_fft_cxb_data_r_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_cxb_data_r_fft_130:ram_cxb_bfp_data\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "ram_cxb_bfp_data" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 1384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751503318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_dft_bfp_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_dft_bfp_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dft_bfp_fft_130-dft_r4 " "Found design unit 1: asj_fft_dft_bfp_fft_130-dft_r4" {  } { { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_dft_bfp_fft_130.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751503430 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dft_bfp_fft_130 " "Found entity 1: asj_fft_dft_bfp_fft_130" {  } { { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_dft_bfp_fft_130.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751503430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751503430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_dft_bfp_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft " "Elaborating entity \"asj_fft_dft_bfp_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "\\gen_dft_2:bfpdft" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 1580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751503446 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1716751503446 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_in_sc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_in_sc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1716751503446 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "do_tdl " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"do_tdl\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1716751503446 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_st1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_st1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1716751503446 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_st2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_st2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1716751503446 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1716751503446 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_rnd " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_rnd\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1716751503446 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "reg_no_twiddle " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"reg_no_twiddle\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1716751503446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_pround_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_pround_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_pround_fft_130-AROUNDPIPE_SYNTH " "Found design unit 1: asj_fft_pround_fft_130-AROUNDPIPE_SYNTH" {  } { { "asj_fft_pround_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_pround_fft_130.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751503512 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_pround_fft_130 " "Found entity 1: asj_fft_pround_fft_130" {  } { { "asj_fft_pround_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_pround_fft_130.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751503512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751503512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_pround_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_pround_fft_130:\\gen_full_rnd:gen_rounding_blk:0:u0 " "Elaborating entity \"asj_fft_pround_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_pround_fft_130:\\gen_full_rnd:gen_rounding_blk:0:u0\"" {  } { { "asj_fft_dft_bfp_fft_130.vhd" "\\gen_full_rnd:gen_rounding_blk:0:u0" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_dft_bfp_fft_130.vhd" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751503524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_pround_fft_130:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_pround_fft_130:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\"" {  } { { "asj_fft_pround_fft_130.vhd" "\\gbrnd:nev:gp:lpm_add_sub_component" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_pround_fft_130.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751503556 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_pround_fft_130:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Elaborated megafunction instantiation \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_pround_fft_130:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\"" {  } { { "asj_fft_pround_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_pround_fft_130.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716751503582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_pround_fft_130:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Instantiated megafunction \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_pround_fft_130:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 11 " "Parameter \"LPM_WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751503582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751503582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751503582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751503582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751503582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751503582 ""}  } { { "asj_fft_pround_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_pround_fft_130.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716751503582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gnj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gnj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gnj " "Found entity 1: add_sub_gnj" {  } { { "db/add_sub_gnj.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/add_sub_gnj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751503635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751503635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_gnj FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_pround_fft_130:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_gnj:auto_generated " "Elaborating entity \"add_sub_gnj\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_pround_fft_130:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_gnj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751503635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_bfp_i_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_bfp_i_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_i_fft_130-input_bfp " "Found design unit 1: asj_fft_bfp_i_fft_130-input_bfp" {  } { { "asj_fft_bfp_i_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_bfp_i_fft_130.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751503746 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_i_fft_130 " "Found entity 1: asj_fft_bfp_i_fft_130" {  } { { "asj_fft_bfp_i_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_bfp_i_fft_130.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751503746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751503746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_i_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_bfp_i_fft_130:\\gen_cont:bfp_scale " "Elaborating entity \"asj_fft_bfp_i_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_bfp_i_fft_130:\\gen_cont:bfp_scale\"" {  } { { "asj_fft_dft_bfp_fft_130.vhd" "\\gen_cont:bfp_scale" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_dft_bfp_fft_130.vhd" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751503762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_bfp_o_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_bfp_o_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_o_fft_130-output_bfp " "Found design unit 1: asj_fft_bfp_o_fft_130-output_bfp" {  } { { "asj_fft_bfp_o_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_bfp_o_fft_130.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751503875 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_o_fft_130 " "Found entity 1: asj_fft_bfp_o_fft_130" {  } { { "asj_fft_bfp_o_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_bfp_o_fft_130.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751503875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751503875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_o_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_bfp_o_fft_130:\\gen_cont:bfp_detect " "Elaborating entity \"asj_fft_bfp_o_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_bfp_o_fft_130:\\gen_cont:bfp_detect\"" {  } { { "asj_fft_dft_bfp_fft_130.vhd" "\\gen_cont:bfp_detect" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_dft_bfp_fft_130.vhd" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751503906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_tdl_bit_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_tdl_bit_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_bit_fft_130-syn " "Found design unit 1: asj_fft_tdl_bit_fft_130-syn" {  } { { "asj_fft_tdl_bit_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_tdl_bit_fft_130.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751503954 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_bit_fft_130 " "Found entity 1: asj_fft_tdl_bit_fft_130" {  } { { "asj_fft_tdl_bit_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_tdl_bit_fft_130.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751503954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751503954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_bfp_o_fft_130:\\gen_cont:bfp_detect\|asj_fft_tdl_bit_fft_130:\\gen_blk_float:gen_streaming:gen_cont:delay_next_pass " "Elaborating entity \"asj_fft_tdl_bit_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_bfp_o_fft_130:\\gen_cont:bfp_detect\|asj_fft_tdl_bit_fft_130:\\gen_blk_float:gen_streaming:gen_cont:delay_next_pass\"" {  } { { "asj_fft_bfp_o_fft_130.vhd" "\\gen_blk_float:gen_streaming:gen_cont:delay_next_pass" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_bfp_o_fft_130.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751503969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_bfp_o_fft_130:\\gen_cont:bfp_detect\|asj_fft_tdl_bit_fft_130:\\gen_blk_float:gen_streaming:gen_cont:delay_next_blk " "Elaborating entity \"asj_fft_tdl_bit_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_bfp_o_fft_130:\\gen_cont:bfp_detect\|asj_fft_tdl_bit_fft_130:\\gen_blk_float:gen_streaming:gen_cont:delay_next_blk\"" {  } { { "asj_fft_bfp_o_fft_130.vhd" "\\gen_blk_float:gen_streaming:gen_cont:delay_next_blk" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_bfp_o_fft_130.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751503986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_bfp_o_1pt_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_bfp_o_1pt_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_o_1pt_fft_130-output_bfp " "Found design unit 1: asj_fft_bfp_o_1pt_fft_130-output_bfp" {  } { { "asj_fft_bfp_o_1pt_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_bfp_o_1pt_fft_130.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751504048 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_o_1pt_fft_130 " "Found entity 1: asj_fft_bfp_o_1pt_fft_130" {  } { { "asj_fft_bfp_o_1pt_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_bfp_o_1pt_fft_130.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751504048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751504048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_o_1pt_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_bfp_o_1pt_fft_130:\\gen_cont:bfp_detect_1pt " "Elaborating entity \"asj_fft_bfp_o_1pt_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_bfp_o_1pt_fft_130:\\gen_cont:bfp_detect_1pt\"" {  } { { "asj_fft_dft_bfp_fft_130.vhd" "\\gen_cont:bfp_detect_1pt" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_dft_bfp_fft_130.vhd" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_tdl_bit_fft_130:\\gen_cont:delay_next_blk " "Elaborating entity \"asj_fft_tdl_bit_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_tdl_bit_fft_130:\\gen_cont:delay_next_blk\"" {  } { { "asj_fft_dft_bfp_fft_130.vhd" "\\gen_cont:delay_next_blk" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_dft_bfp_fft_130.vhd" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_cmult_std_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_cmult_std_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cmult_std_fft_130-model " "Found design unit 1: asj_fft_cmult_std_fft_130-model" {  } { { "asj_fft_cmult_std_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_cmult_std_fft_130.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751504160 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cmult_std_fft_130 " "Found entity 1: asj_fft_cmult_std_fft_130" {  } { { "asj_fft_cmult_std_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_cmult_std_fft_130.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751504160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751504160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cmult_std_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1 " "Elaborating entity \"asj_fft_cmult_std_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\"" {  } { { "asj_fft_dft_bfp_fft_130.vhd" "\\gen_da0:gen_std:cm1" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_dft_bfp_fft_130.vhd" 901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_mult_add_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_mult_add_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_mult_add_fft_130-syn " "Found design unit 1: asj_fft_mult_add_fft_130-syn" {  } { { "asj_fft_mult_add_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_mult_add_fft_130.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751504255 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_mult_add_fft_130 " "Found entity 1: asj_fft_mult_add_fft_130" {  } { { "asj_fft_mult_add_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_mult_add_fft_130.vhd" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751504255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751504255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_mult_add_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms " "Elaborating entity \"asj_fft_mult_add_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\"" {  } { { "asj_fft_cmult_std_fft_130.vhd" "\\gen_ma:gen_ma_full:ms" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_cmult_std_fft_130.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component " "Elaborating entity \"altmult_add\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\"" {  } { { "asj_fft_mult_add_fft_130.vhd" "ALTMULT_ADD_component" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504336 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component " "Elaborated megafunction instantiation \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\"" {  } { { "asj_fft_mult_add_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716751504489 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component " "Instantiated megafunction \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 CLOCK0 " "Parameter \"input_register_a1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b UNUSED " "Parameter \"signed_pipeline_aclr_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 CLOCK0 " "Parameter \"multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 UNUSED " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a UNUSED " "Parameter \"signed_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 2 " "Parameter \"number_of_multipliers\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 UNUSED " "Parameter \"multiplier_aclr0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b UNUSED " "Parameter \"signed_aclr_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 UNUSED " "Parameter \"multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 UNUSED " "Parameter \"input_aclr_b0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a SIGNED " "Parameter \"representation_a\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 17 " "Parameter \"width_result\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 UNUSED " "Parameter \"input_aclr_b1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 UNUSED " "Parameter \"input_aclr_a0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 UNUSED " "Parameter \"input_aclr_a1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry AUTO " "Parameter \"dedicated_multiplier_circuitry\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 UNUSED " "Parameter \"addnsub_multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr UNUSED " "Parameter \"output_aclr\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 CLOCK0 " "Parameter \"input_register_b1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction SUB " "Parameter \"multiplier1_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a UNUSED " "Parameter \"signed_pipeline_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504489 ""}  } { { "asj_fft_mult_add_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716751504489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_6gq2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_6gq2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_6gq2 " "Found entity 1: mult_add_6gq2" {  } { { "db/mult_add_6gq2.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/mult_add_6gq2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751504541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751504541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_6gq2 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_6gq2:auto_generated " "Elaborating entity \"mult_add_6gq2\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_6gq2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_p391.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_p391.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_p391 " "Found entity 1: ded_mult_p391" {  } { { "db/ded_mult_p391.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/ded_mult_p391.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751504573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751504573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_p391 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_6gq2:auto_generated\|ded_mult_p391:ded_mult1 " "Elaborating entity \"ded_mult_p391\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_6gq2:auto_generated\|ded_mult_p391:ded_mult1\"" {  } { { "db/mult_add_6gq2.tdf" "ded_mult1" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/mult_add_6gq2.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_b3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_b3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_b3c " "Found entity 1: dffpipe_b3c" {  } { { "db/dffpipe_b3c.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/dffpipe_b3c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751504589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751504589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_b3c FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_6gq2:auto_generated\|ded_mult_p391:ded_mult1\|dffpipe_b3c:pre_result " "Elaborating entity \"dffpipe_b3c\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_6gq2:auto_generated\|ded_mult_p391:ded_mult1\|dffpipe_b3c:pre_result\"" {  } { { "db/ded_mult_p391.tdf" "pre_result" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/ded_mult_p391.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_mult_add_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma " "Elaborating entity \"asj_fft_mult_add_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\"" {  } { { "asj_fft_cmult_std_fft_130.vhd" "\\gen_ma:gen_ma_full:ma" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_cmult_std_fft_130.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component " "Elaborating entity \"altmult_add\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\"" {  } { { "asj_fft_mult_add_fft_130.vhd" "ALTMULT_ADD_component" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504621 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component " "Elaborated megafunction instantiation \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\"" {  } { { "asj_fft_mult_add_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716751504763 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component " "Instantiated megafunction \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 CLOCK0 " "Parameter \"input_register_a1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b UNUSED " "Parameter \"signed_pipeline_aclr_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 CLOCK0 " "Parameter \"multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 UNUSED " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a UNUSED " "Parameter \"signed_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 2 " "Parameter \"number_of_multipliers\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 UNUSED " "Parameter \"multiplier_aclr0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b UNUSED " "Parameter \"signed_aclr_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 UNUSED " "Parameter \"multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 UNUSED " "Parameter \"input_aclr_b0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a SIGNED " "Parameter \"representation_a\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 17 " "Parameter \"width_result\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 UNUSED " "Parameter \"input_aclr_b1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 UNUSED " "Parameter \"input_aclr_a0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 UNUSED " "Parameter \"input_aclr_a1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry AUTO " "Parameter \"dedicated_multiplier_circuitry\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 UNUSED " "Parameter \"addnsub_multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr UNUSED " "Parameter \"output_aclr\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 CLOCK0 " "Parameter \"input_register_b1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a UNUSED " "Parameter \"signed_pipeline_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504763 ""}  } { { "asj_fft_mult_add_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716751504763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_5fq2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_5fq2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_5fq2 " "Found entity 1: mult_add_5fq2" {  } { { "db/mult_add_5fq2.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/mult_add_5fq2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751504827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751504827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_5fq2 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_5fq2:auto_generated " "Elaborating entity \"mult_add_5fq2\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_5fq2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_pround_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_130:\\gen_ma:gen_ma_full:u0 " "Elaborating entity \"asj_fft_pround_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_130:\\gen_ma:gen_ma_full:u0\"" {  } { { "asj_fft_cmult_std_fft_130.vhd" "\\gen_ma:gen_ma_full:u0" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_cmult_std_fft_130.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_130:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_130:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\"" {  } { { "asj_fft_pround_fft_130.vhd" "\\gbrnd:nev:gp:lpm_add_sub_component" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_pround_fft_130.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504843 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_130:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Elaborated megafunction instantiation \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_130:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\"" {  } { { "asj_fft_pround_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_pround_fft_130.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716751504859 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_130:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Instantiated megafunction \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_130:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 17 " "Parameter \"LPM_WIDTH\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504859 ""}  } { { "asj_fft_pround_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_pround_fft_130.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716751504859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mnj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mnj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mnj " "Found entity 1: add_sub_mnj" {  } { { "db/add_sub_mnj.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/add_sub_mnj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751504922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751504922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mnj FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_130:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_mnj:auto_generated " "Elaborating entity \"add_sub_mnj\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_130:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_mnj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_tdl_fft_130:\\gen_ma:gen_ma_full:real_delay " "Elaborating entity \"asj_fft_tdl_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_tdl_fft_130:\\gen_ma:gen_ma_full:real_delay\"" {  } { { "asj_fft_cmult_std_fft_130.vhd" "\\gen_ma:gen_ma_full:real_delay" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_cmult_std_fft_130.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751504938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_tdl_bit_rst_fft_130:\\gen_dft_2:delay_blk_done " "Elaborating entity \"asj_fft_tdl_bit_rst_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_tdl_bit_rst_fft_130:\\gen_dft_2:delay_blk_done\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "\\gen_dft_2:delay_blk_done" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 1637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_bfp_ctrl_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_bfp_ctrl_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_ctrl_fft_130-syn " "Found design unit 1: asj_fft_bfp_ctrl_fft_130-syn" {  } { { "asj_fft_bfp_ctrl_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_bfp_ctrl_fft_130.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751505208 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_ctrl_fft_130 " "Found entity 1: asj_fft_bfp_ctrl_fft_130" {  } { { "asj_fft_bfp_ctrl_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_bfp_ctrl_fft_130.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751505208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751505208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_ctrl_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_bfp_ctrl_fft_130:\\gen_dft_2:bfpc " "Elaborating entity \"asj_fft_bfp_ctrl_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_bfp_ctrl_fft_130:\\gen_dft_2:bfpc\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "\\gen_dft_2:bfpc" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 1660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_bfp_ctrl_fft_130:\\gen_dft_2:bfpc\|asj_fft_tdl_bit_rst_fft_130:\\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass " "Elaborating entity \"asj_fft_tdl_bit_rst_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_bfp_ctrl_fft_130:\\gen_dft_2:bfpc\|asj_fft_tdl_bit_rst_fft_130:\\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass\"" {  } { { "asj_fft_bfp_ctrl_fft_130.vhd" "\\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_bfp_ctrl_fft_130.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_bfp_ctrl_fft_130:\\gen_dft_2:bfpc\|asj_fft_tdl_bit_rst_fft_130:\\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass2 " "Elaborating entity \"asj_fft_tdl_bit_rst_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_bfp_ctrl_fft_130:\\gen_dft_2:bfpc\|asj_fft_tdl_bit_rst_fft_130:\\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass2\"" {  } { { "asj_fft_bfp_ctrl_fft_130.vhd" "\\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass2" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_bfp_ctrl_fft_130.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_tdl_bit_rst_fft_130:\\gen_dft_2:delay_blk_done2 " "Elaborating entity \"asj_fft_tdl_bit_rst_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_tdl_bit_rst_fft_130:\\gen_dft_2:delay_blk_done2\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "\\gen_dft_2:delay_blk_done2" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 1682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_twadgen_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_twadgen_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twadgen_fft_130-gen_all " "Found design unit 1: asj_fft_twadgen_fft_130-gen_all" {  } { { "asj_fft_twadgen_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_twadgen_fft_130.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751505320 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twadgen_fft_130 " "Found entity 1: asj_fft_twadgen_fft_130" {  } { { "asj_fft_twadgen_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_twadgen_fft_130.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751505320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751505320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_twadgen_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_twadgen_fft_130:twid_factors " "Elaborating entity \"asj_fft_twadgen_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_twadgen_fft_130:twid_factors\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "twid_factors" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 1703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_3dp_rom_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_3dp_rom_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_3dp_rom_fft_130-syn " "Found design unit 1: asj_fft_3dp_rom_fft_130-syn" {  } { { "asj_fft_3dp_rom_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_3dp_rom_fft_130.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751505399 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_3dp_rom_fft_130 " "Found entity 1: asj_fft_3dp_rom_fft_130" {  } { { "asj_fft_3dp_rom_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_3dp_rom_fft_130.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751505399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751505399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_3dp_rom_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom " "Elaborating entity \"asj_fft_3dp_rom_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "twrom" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 1719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/twid_rom_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/twid_rom_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twid_rom_fft_130-SYN " "Found design unit 1: twid_rom_fft_130-SYN" {  } { { "twid_rom_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751505494 ""} { "Info" "ISGN_ENTITY_NAME" "1 twid_rom_fft_130 " "Found entity 1: twid_rom_fft_130" {  } { { "twid_rom_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751505494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751505494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_1n " "Elaborating entity \"twid_rom_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_1n\"" {  } { { "asj_fft_3dp_rom_fft_130.vhd" "\\gen_M4K:sin_1n" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_3dp_rom_fft_130.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_1n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_1n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_130.vhd" "\\gen_auto:altsyncram_component" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505528 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_1n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborated megafunction instantiation \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_1n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716751505529 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_1n\|altsyncram:\\gen_auto:altsyncram_component " "Instantiated megafunction \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_1n\|altsyncram:\\gen_auto:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FFT_1n1024sin.hex " "Parameter \"init_file\" = \"FFT_1n1024sin.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505530 ""}  } { { "twid_rom_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716751505530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b491.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b491.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b491 " "Found entity 1: altsyncram_b491" {  } { { "db/altsyncram_b491.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_b491.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751505573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751505573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b491 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_1n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_b491:auto_generated " "Elaborating entity \"altsyncram_b491\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_1n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_b491:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_2n " "Elaborating entity \"twid_rom_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_2n\"" {  } { { "asj_fft_3dp_rom_fft_130.vhd" "\\gen_M4K:sin_2n" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_3dp_rom_fft_130.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_2n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_2n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_130.vhd" "\\gen_auto:altsyncram_component" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505589 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_2n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborated megafunction instantiation \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_2n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716751505589 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_2n\|altsyncram:\\gen_auto:altsyncram_component " "Instantiated megafunction \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_2n\|altsyncram:\\gen_auto:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FFT_2n1024sin.hex " "Parameter \"init_file\" = \"FFT_2n1024sin.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505589 ""}  } { { "twid_rom_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716751505589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c491.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c491.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c491 " "Found entity 1: altsyncram_c491" {  } { { "db/altsyncram_c491.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_c491.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751505652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751505652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c491 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_2n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_c491:auto_generated " "Elaborating entity \"altsyncram_c491\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_2n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_c491:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_3n " "Elaborating entity \"twid_rom_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_3n\"" {  } { { "asj_fft_3dp_rom_fft_130.vhd" "\\gen_M4K:sin_3n" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_3dp_rom_fft_130.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_3n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_3n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_130.vhd" "\\gen_auto:altsyncram_component" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505668 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_3n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborated megafunction instantiation \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_3n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716751505668 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_3n\|altsyncram:\\gen_auto:altsyncram_component " "Instantiated megafunction \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_3n\|altsyncram:\\gen_auto:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FFT_3n1024sin.hex " "Parameter \"init_file\" = \"FFT_3n1024sin.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505668 ""}  } { { "twid_rom_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716751505668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d491.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d491.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d491 " "Found entity 1: altsyncram_d491" {  } { { "db/altsyncram_d491.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_d491.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751505732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751505732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d491 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_3n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_d491:auto_generated " "Elaborating entity \"altsyncram_d491\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_3n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_d491:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_1n " "Elaborating entity \"twid_rom_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_1n\"" {  } { { "asj_fft_3dp_rom_fft_130.vhd" "\\gen_M4K:cos_1n" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_3dp_rom_fft_130.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_1n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_1n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_130.vhd" "\\gen_auto:altsyncram_component" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505750 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_1n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborated megafunction instantiation \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_1n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716751505750 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_1n\|altsyncram:\\gen_auto:altsyncram_component " "Instantiated megafunction \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_1n\|altsyncram:\\gen_auto:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FFT_1n1024cos.hex " "Parameter \"init_file\" = \"FFT_1n1024cos.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505750 ""}  } { { "twid_rom_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716751505750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6491.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6491.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6491 " "Found entity 1: altsyncram_6491" {  } { { "db/altsyncram_6491.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_6491.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751505796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751505796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6491 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_1n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_6491:auto_generated " "Elaborating entity \"altsyncram_6491\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_1n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_6491:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_2n " "Elaborating entity \"twid_rom_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_2n\"" {  } { { "asj_fft_3dp_rom_fft_130.vhd" "\\gen_M4K:cos_2n" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_3dp_rom_fft_130.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_2n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_2n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_130.vhd" "\\gen_auto:altsyncram_component" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505816 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_2n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborated megafunction instantiation \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_2n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716751505828 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_2n\|altsyncram:\\gen_auto:altsyncram_component " "Instantiated megafunction \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_2n\|altsyncram:\\gen_auto:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FFT_2n1024cos.hex " "Parameter \"init_file\" = \"FFT_2n1024cos.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505828 ""}  } { { "twid_rom_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716751505828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7491.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7491.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7491 " "Found entity 1: altsyncram_7491" {  } { { "db/altsyncram_7491.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_7491.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751505891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751505891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7491 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_2n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_7491:auto_generated " "Elaborating entity \"altsyncram_7491\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_2n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_7491:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_3n " "Elaborating entity \"twid_rom_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_3n\"" {  } { { "asj_fft_3dp_rom_fft_130.vhd" "\\gen_M4K:cos_3n" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_3dp_rom_fft_130.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_3n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_3n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_130.vhd" "\\gen_auto:altsyncram_component" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505907 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_3n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborated megafunction instantiation \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_3n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716751505907 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_3n\|altsyncram:\\gen_auto:altsyncram_component " "Instantiated megafunction \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_3n\|altsyncram:\\gen_auto:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FFT_3n1024cos.hex " "Parameter \"init_file\" = \"FFT_3n1024cos.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505907 ""}  } { { "twid_rom_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716751505907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8491.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8491.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8491 " "Found entity 1: altsyncram_8491" {  } { { "db/altsyncram_8491.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_8491.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751505971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751505971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8491 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_3n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_8491:auto_generated " "Elaborating entity \"altsyncram_8491\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_3n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_8491:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751505971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_lpprdadgen_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_lpprdadgen_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpprdadgen_fft_130-gen_all " "Found design unit 1: asj_fft_lpprdadgen_fft_130-gen_all" {  } { { "asj_fft_lpprdadgen_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_lpprdadgen_fft_130.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751506051 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpprdadgen_fft_130 " "Found entity 1: asj_fft_lpprdadgen_fft_130" {  } { { "asj_fft_lpprdadgen_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_lpprdadgen_fft_130.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751506051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751506051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_lpprdadgen_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_lpprdadgen_fft_130:\\gen_radix_4_last_pass:gen_lpp_addr " "Elaborating entity \"asj_fft_lpprdadgen_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_lpprdadgen_fft_130:\\gen_radix_4_last_pass:gen_lpp_addr\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "\\gen_radix_4_last_pass:gen_lpp_addr" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 1894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751506067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_lpprdadgen_fft_130:\\gen_radix_4_last_pass:gen_lpp_addr\|asj_fft_tdl_bit_rst_fft_130:delay_en " "Elaborating entity \"asj_fft_tdl_bit_rst_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_lpprdadgen_fft_130:\\gen_radix_4_last_pass:gen_lpp_addr\|asj_fft_tdl_bit_rst_fft_130:delay_en\"" {  } { { "asj_fft_lpprdadgen_fft_130.vhd" "delay_en" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_lpprdadgen_fft_130.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751506083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_tdl_rst_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_tdl_rst_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_rst_fft_130-syn " "Found design unit 1: asj_fft_tdl_rst_fft_130-syn" {  } { { "asj_fft_tdl_rst_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_tdl_rst_fft_130.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751506130 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_rst_fft_130 " "Found entity 1: asj_fft_tdl_rst_fft_130" {  } { { "asj_fft_tdl_rst_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_tdl_rst_fft_130.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751506130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751506130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_rst_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_lpprdadgen_fft_130:\\gen_radix_4_last_pass:gen_lpp_addr\|asj_fft_tdl_rst_fft_130:\\gen_M4K:delay_swd " "Elaborating entity \"asj_fft_tdl_rst_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_lpprdadgen_fft_130:\\gen_radix_4_last_pass:gen_lpp_addr\|asj_fft_tdl_rst_fft_130:\\gen_M4K:delay_swd\"" {  } { { "asj_fft_lpprdadgen_fft_130.vhd" "\\gen_M4K:delay_swd" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_lpprdadgen_fft_130.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751506146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_lpp_serial_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_lpp_serial_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpp_serial_fft_130-lp " "Found design unit 1: asj_fft_lpp_serial_fft_130-lp" {  } { { "asj_fft_lpp_serial_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_lpp_serial_fft_130.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751506225 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpp_serial_fft_130 " "Found entity 1: asj_fft_lpp_serial_fft_130" {  } { { "asj_fft_lpp_serial_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_lpp_serial_fft_130.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751506225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751506225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_lpp_serial_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_lpp_serial_fft_130:\\gen_radix_4_last_pass:lpp " "Elaborating entity \"asj_fft_lpp_serial_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_lpp_serial_fft_130:\\gen_radix_4_last_pass:lpp\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "\\gen_radix_4_last_pass:lpp" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 1939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751506241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_lpp_serial_fft_130:\\gen_radix_4_last_pass:lpp\|asj_fft_tdl_bit_fft_130:\\gen_str_val:delay_val " "Elaborating entity \"asj_fft_tdl_bit_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_lpp_serial_fft_130:\\gen_radix_4_last_pass:lpp\|asj_fft_tdl_bit_fft_130:\\gen_str_val:delay_val\"" {  } { { "asj_fft_lpp_serial_fft_130.vhd" "\\gen_str_val:delay_val" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_lpp_serial_fft_130.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716751506256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8224.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8224.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8224 " "Found entity 1: altsyncram_8224" {  } { { "db/altsyncram_8224.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_8224.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751507139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751507139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/mux_rsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751507290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751507290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751507385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751507385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgi " "Found entity 1: cntr_fgi" {  } { { "db/cntr_fgi.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cntr_fgi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751507545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751507545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cntr_g9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751507671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751507671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1hi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1hi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1hi " "Found entity 1: cntr_1hi" {  } { { "db/cntr_1hi.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cntr_1hi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751507829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751507829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751507876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751507876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751508020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751508020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716751508081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716751508081 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716751508144 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\|a_dpfifo_po81:dpfifo\|altsyncram_0tf1:FIFOram\|q_b\[16\] " "Synthesized away node \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\|a_dpfifo_po81:dpfifo\|altsyncram_0tf1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_0tf1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_0tf1.tdf" 551 2 0 } } { "db/a_dpfifo_po81.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_dpfifo_po81.tdf" 45 2 0 } } { "db/scfifo_0eh1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/scfifo_0eh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 648 0 0 } } { "asj_fft_sglstream_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 454 0 0 } } { "IP/FFT.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/FFT.v" 92 0 0 } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716751508634 "|FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_0eh1:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_0tf1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\|a_dpfifo_po81:dpfifo\|altsyncram_0tf1:FIFOram\|q_b\[17\] " "Synthesized away node \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\|a_dpfifo_po81:dpfifo\|altsyncram_0tf1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_0tf1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_0tf1.tdf" 583 2 0 } } { "db/a_dpfifo_po81.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_dpfifo_po81.tdf" 45 2 0 } } { "db/scfifo_0eh1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/scfifo_0eh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 648 0 0 } } { "asj_fft_sglstream_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 454 0 0 } } { "IP/FFT.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/FFT.v" 92 0 0 } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716751508634 "|FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_0eh1:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_0tf1:FIFOram|ram_block1a17"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1716751508634 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1716751508634 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "96 " "Ignored 96 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "96 " "Ignored 96 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1716751508855 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1716751508855 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1716751511620 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "IP/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd" 71 -1 0 } } { "IP/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd" 72 -1 0 } } { "asj_fft_sglstream_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 441 -1 0 } } { "db/dcfifo_qvk1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/dcfifo_qvk1.tdf" 66 2 0 } } { "db/dcfifo_qvk1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/dcfifo_qvk1.tdf" 70 2 0 } } { "db/a_graycounter_877.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_graycounter_877.tdf" 32 2 0 } } { "db/a_graycounter_4lc.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_graycounter_4lc.tdf" 32 2 0 } } { "IP/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd" 73 -1 0 } } { "db/a_graycounter_877.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_graycounter_877.tdf" 48 2 0 } } { "db/a_graycounter_4lc.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_graycounter_4lc.tdf" 48 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1716751512155 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1716751512155 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716751513424 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27 " "27 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1716751514687 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1716751514830 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1716751514830 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716751514877 "|FPGA_control|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1716751514877 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716751514956 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 33 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 33 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1716751517434 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1716751517522 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716751517522 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5037 " "Implemented 5037 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1716751518024 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1716751518024 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4619 " "Implemented 4619 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1716751518024 ""} { "Info" "ICUT_CUT_TM_RAMS" "352 " "Implemented 352 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1716751518024 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "12 " "Implemented 12 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1716751518024 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1716751518024 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1716751518071 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 27 03:25:18 2024 " "Processing ended: Mon May 27 03:25:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1716751518071 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1716751518071 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1716751518071 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1716751518071 ""}
