{"Source Block": ["oh/elink/hdl/eclocks.v@109:119@HdlIdDef", "   wire       pll_reset;\n   wire       pll_locked;\n   wire       lclk_fb_in;\n   wire       lclk_fb_out;\n   reg \t      pll_locked_reg;\n   reg \t      pll_locked_sync;\n   wire       lclk_locked;   \n   wire       cclk_locked;\n   \n   //###########################\n   // RESET STATE MACHINE\n"], "Clone Blocks": [["oh/elink/hdl/eclocks.v@111:121", "   wire       lclk_fb_in;\n   wire       lclk_fb_out;\n   reg \t      pll_locked_reg;\n   reg \t      pll_locked_sync;\n   wire       lclk_locked;   \n   wire       cclk_locked;\n   \n   //###########################\n   // RESET STATE MACHINE\n   //###########################\n  \n"], ["oh/elink/hdl/eclocks.v@106:116", "   wire       cclk_fb_in;\n   wire       cclk_fb_out;\n   wire       lclk_fb_i;\n   wire       pll_reset;\n   wire       pll_locked;\n   wire       lclk_fb_in;\n   wire       lclk_fb_out;\n   reg \t      pll_locked_reg;\n   reg \t      pll_locked_sync;\n   wire       lclk_locked;   \n   wire       cclk_locked;\n"], ["oh/elink/hdl/eclocks.v@105:115", "   //MMCM & PLL\n   wire       cclk_fb_in;\n   wire       cclk_fb_out;\n   wire       lclk_fb_i;\n   wire       pll_reset;\n   wire       pll_locked;\n   wire       lclk_fb_in;\n   wire       lclk_fb_out;\n   reg \t      pll_locked_reg;\n   reg \t      pll_locked_sync;\n   wire       lclk_locked;   \n"], ["oh/elink/hdl/eclocks.v@110:120", "   wire       pll_locked;\n   wire       lclk_fb_in;\n   wire       lclk_fb_out;\n   reg \t      pll_locked_reg;\n   reg \t      pll_locked_sync;\n   wire       lclk_locked;   \n   wire       cclk_locked;\n   \n   //###########################\n   // RESET STATE MACHINE\n   //###########################\n"], ["oh/elink/hdl/eclocks.v@104:114", "\n   //MMCM & PLL\n   wire       cclk_fb_in;\n   wire       cclk_fb_out;\n   wire       lclk_fb_i;\n   wire       pll_reset;\n   wire       pll_locked;\n   wire       lclk_fb_in;\n   wire       lclk_fb_out;\n   reg \t      pll_locked_reg;\n   reg \t      pll_locked_sync;\n"], ["oh/elink/hdl/eclocks.v@108:118", "   wire       lclk_fb_i;\n   wire       pll_reset;\n   wire       pll_locked;\n   wire       lclk_fb_in;\n   wire       lclk_fb_out;\n   reg \t      pll_locked_reg;\n   reg \t      pll_locked_sync;\n   wire       lclk_locked;   \n   wire       cclk_locked;\n   \n   //###########################\n"], ["oh/elink/hdl/eclocks.v@107:117", "   wire       cclk_fb_out;\n   wire       lclk_fb_i;\n   wire       pll_reset;\n   wire       pll_locked;\n   wire       lclk_fb_in;\n   wire       lclk_fb_out;\n   reg \t      pll_locked_reg;\n   reg \t      pll_locked_sync;\n   wire       lclk_locked;   \n   wire       cclk_locked;\n   \n"]], "Diff Content": {"Delete": [[114, "   reg \t      pll_locked_sync;\n"]], "Add": [[114, "   reg \t      cclk_locked_reg;\n"], [114, "   reg \t      cclk_locked_sync;\n"], [114, "   reg \t      rx_locked_reg;\n"], [114, "   reg \t      rx_locked_sync;\n"]]}}