
---------- Begin Simulation Statistics ----------
final_tick                               1522071789000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61765                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702864                       # Number of bytes of host memory used
host_op_rate                                    61931                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 25357.82                       # Real time elapsed on the host
host_tick_rate                               60023762                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1566224830                       # Number of instructions simulated
sim_ops                                    1570428595                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.522072                       # Number of seconds simulated
sim_ticks                                1522071789000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.833899                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              191140960                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           222687029                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         16163254                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        290555970                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          28721738                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       29343786                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          622048                       # Number of indirect misses.
system.cpu0.branchPred.lookups              374910628                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2276883                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100281                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9953610                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 343026515                       # Number of branches committed
system.cpu0.commit.bw_lim_events             49420114                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309773                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      137956907                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1408187253                       # Number of instructions committed
system.cpu0.commit.committedOps            1410290835                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2491290704                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.566088                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.398291                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1850257863     74.27%     74.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    372076070     14.94%     89.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     92658950      3.72%     92.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     77793436      3.12%     96.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     32218519      1.29%     97.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8915651      0.36%     97.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4947393      0.20%     97.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3002708      0.12%     98.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     49420114      1.98%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2491290704                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            29098512                       # Number of function calls committed.
system.cpu0.commit.int_insts               1363649042                       # Number of committed integer instructions.
system.cpu0.commit.loads                    423705698                       # Number of loads committed
system.cpu0.commit.membars                    4203750                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203756      0.30%      0.30% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       798541202     56.62%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       12621993      0.89%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3672708      0.26%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      425805971     30.19%     88.27% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     165445155     11.73%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1410290835                       # Class of committed instruction
system.cpu0.commit.refs                     591251154                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1408187253                       # Number of Instructions Simulated
system.cpu0.committedOps                   1410290835                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.155239                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.155239                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            523699672                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6222033                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           188430046                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1570554466                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               879943193                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1092963410                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9968899                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             15842985                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9299166                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  374910628                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                280142527                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1619266908                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5743390                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           80                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1600981708                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 323                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          711                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               32357304                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.123530                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         880427666                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         219862698                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.527510                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2515874340                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.637188                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.876333                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1360987085     54.10%     54.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               862242169     34.27%     88.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               182011150      7.23%     95.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                84765844      3.37%     98.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12217814      0.49%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                10356668      0.41%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1189348      0.05%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2100995      0.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3267      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2515874340                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      519105256                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10079516                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               359940400                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.504208                       # Inst execution rate
system.cpu0.iew.exec_refs                   664956969                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 190882529                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              403687676                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            473289895                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106291                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5737601                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           194067017                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1548193439                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            474074440                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7900137                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1530262196                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1569430                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             19063967                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9968899                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             23284562                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       640003                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        33577347                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        31281                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        15718                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      7964648                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     49584197                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     26521550                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         15718                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       535126                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9544390                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                673195965                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1517686339                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.847535                       # average fanout of values written-back
system.cpu0.iew.wb_producers                570556959                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.500065                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1517806066                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1887307587                       # number of integer regfile reads
system.cpu0.int_regfile_writes              980419102                       # number of integer regfile writes
system.cpu0.ipc                              0.463986                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.463986                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205736      0.27%      0.27% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            851246212     55.34%     55.62% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            12624264      0.82%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3673580      0.24%     56.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.67% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           477467154     31.04%     87.72% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          188945338     12.28%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1538162334                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     54                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    5516672                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003587                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 959259     17.39%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  3443      0.06%     17.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                 909458     16.49%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     33.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3016626     54.68%     88.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               627882     11.38%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1539473216                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5598063093                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1517686289                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1686111242                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1541883078                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1538162334                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310361                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      137902519                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           347518                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           588                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     31496612                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2515874340                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.611383                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.844269                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1414022827     56.20%     56.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          767770622     30.52%     86.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          268581430     10.68%     97.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           43059981      1.71%     99.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           14565344      0.58%     99.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2942332      0.12%     99.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3750733      0.15%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             877093      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             303978      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2515874340                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.506811                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         21712138                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         9093572                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           473289895                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          194067017                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1893                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      3034979596                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    10683623                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              444935852                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            911014542                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              16006167                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               892106177                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              29549377                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                53344                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1932097843                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1565064258                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1017074835                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1088950419                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              33659851                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9968899                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             79735128                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               106060225                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1932097799                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        177865                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5917                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 36464502                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5916                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3990094191                       # The number of ROB reads
system.cpu0.rob.rob_writes                 3121130790                       # The number of ROB writes
system.cpu0.timesIdled                       27473602                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1860                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            83.824890                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               24798825                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            29584083                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2846569                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         33017774                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           2167477                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        2181173                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           13696                       # Number of indirect misses.
system.cpu1.branchPred.lookups               41867361                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       148540                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100008                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1929157                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  34318382                       # Number of branches committed
system.cpu1.commit.bw_lim_events              6261823                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300697                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       18043326                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           158037577                       # Number of instructions committed
system.cpu1.commit.committedOps             160137760                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    555796862                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.288123                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.090823                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    490959219     88.33%     88.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     32765259      5.90%     94.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     12944077      2.33%     96.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      5950392      1.07%     97.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      3085896      0.56%     98.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2293058      0.41%     98.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1030253      0.19%     98.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       506885      0.09%     98.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      6261823      1.13%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    555796862                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             3697233                       # Number of function calls committed.
system.cpu1.commit.int_insts                152830848                       # Number of committed integer instructions.
system.cpu1.commit.loads                     38893902                       # Number of loads committed
system.cpu1.commit.membars                    4200133                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200133      2.62%      2.62% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        98359827     61.42%     64.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         265371      0.17%     64.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          526963      0.33%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40993910     25.60%     90.14% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      15791544      9.86%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        160137760                       # Class of committed instruction
system.cpu1.commit.refs                      56785466                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  158037577                       # Number of Instructions Simulated
system.cpu1.committedOps                    160137760                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.577257                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.577257                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            416789675                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               934014                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            23369900                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             185426798                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                42424575                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 92799741                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1930447                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2308959                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5555036                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   41867361                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 33123787                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    511850237                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               779699                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     192005492                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                5695726                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.074057                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          44801338                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          26966302                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.339628                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         559499474                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.346928                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.771055                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               431258415     77.08%     77.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                86541629     15.47%     92.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                26204972      4.68%     97.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10361047      1.85%     99.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2291623      0.41%     99.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2146625      0.38%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  694707      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     211      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     245      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           559499474                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        5841632                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2003199                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                37095340                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.305878                       # Inst execution rate
system.cpu1.iew.exec_refs                    61439358                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  18548545                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              340481045                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             43698158                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100697                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1766217                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            19094408                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          178136304                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             42890813                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1630205                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            172925675                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1130924                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              9416794                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1930447                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             13371618                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       101255                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1480775                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        28754                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1744                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         3861                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4804256                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1202844                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1744                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       408907                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1594292                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 93978650                       # num instructions consuming a value
system.cpu1.iew.wb_count                    171617438                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.822019                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 77252243                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.303564                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     171690635                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               218414269                       # number of integer regfile reads
system.cpu1.int_regfile_writes              115846178                       # number of integer regfile writes
system.cpu1.ipc                              0.279544                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.279544                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200238      2.41%      2.41% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            107366817     61.51%     63.91% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              265415      0.15%     64.07% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               527078      0.30%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            45660861     26.16%     90.53% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           16535459      9.47%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             174555880                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4144866                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.023745                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 686371     16.56%     16.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  3079      0.07%     16.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                 421359     10.17%     26.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     26.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     26.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     26.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     26.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     26.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     26.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     26.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     26.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     26.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     26.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     26.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     26.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     26.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     26.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     26.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     26.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     26.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     26.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     26.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     26.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     26.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     26.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     26.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     26.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     26.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     26.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     26.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     26.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     26.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     26.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     26.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     26.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     26.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     26.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     26.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     26.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     26.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     26.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     26.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     26.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               2465008     59.47%     86.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               569045     13.73%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             174500492                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         912995111                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    171617426                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        196136299                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 171835272                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                174555880                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6301032                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       17998543                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           239039                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           335                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7681213                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    559499474                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.311986                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.788758                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          449012536     80.25%     80.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           73746030     13.18%     93.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           22906450      4.09%     97.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5654317      1.01%     98.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5506137      0.98%     99.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             998484      0.18%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             898900      0.16%     99.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             589329      0.11%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             187291      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      559499474                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.308762                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15005923                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2858094                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            43698158                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           19094408                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    101                       # number of misc regfile reads
system.cpu1.numCycles                       565341106                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2478788140                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              370633635                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            107578697                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              15447941                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                46237198                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               6040272                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                49372                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            231726379                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             182872920                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          123690417                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 93361477                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              25182100                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1930447                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             47308803                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                16111720                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       231726367                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         27914                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               629                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 30615329                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           629                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   727715891                       # The number of ROB reads
system.cpu1.rob.rob_writes                  360100485                       # The number of ROB writes
system.cpu1.timesIdled                         518454                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         23110578                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 8539                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            23246819                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                558657                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     25037104                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      49929664                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2912883                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       393210                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     77456253                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     16317205                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    154912061                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       16710415                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1522071789000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           21306530                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5140068                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict         19752375                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              357                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            277                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3729545                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3729542                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      21306533                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           508                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     74965736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               74965736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1931273024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1931273024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              537                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          25037220                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                25037220    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            25037220                       # Request fanout histogram
system.membus.respLayer1.occupancy       130098725561                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         77371918473                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1522071789000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1522071789000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1522071789000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1522071789000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1522071789000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1522071789000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1522071789000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1522071789000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1522071789000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1522071789000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    890302416.666667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   790739900.423990                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       127500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1771894000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1516729974500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5341814500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1522071789000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    247440362                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       247440362                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    247440362                       # number of overall hits
system.cpu0.icache.overall_hits::total      247440362                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     32702163                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      32702163                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     32702163                       # number of overall misses
system.cpu0.icache.overall_misses::total     32702163                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 667799112998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 667799112998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 667799112998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 667799112998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    280142525                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    280142525                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    280142525                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    280142525                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.116734                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.116734                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.116734                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.116734                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 20420.640463                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 20420.640463                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 20420.640463                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 20420.640463                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2952                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               52                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    56.769231                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29412877                       # number of writebacks
system.cpu0.icache.writebacks::total         29412877                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3289253                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3289253                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3289253                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3289253                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29412910                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29412910                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29412910                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29412910                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 583323953499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 583323953499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 583323953499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 583323953499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.104993                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.104993                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.104993                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.104993                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 19832.242151                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 19832.242151                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 19832.242151                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 19832.242151                       # average overall mshr miss latency
system.cpu0.icache.replacements              29412877                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    247440362                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      247440362                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     32702163                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     32702163                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 667799112998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 667799112998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    280142525                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    280142525                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.116734                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.116734                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 20420.640463                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 20420.640463                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3289253                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3289253                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29412910                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29412910                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 583323953499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 583323953499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.104993                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.104993                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 19832.242151                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 19832.242151                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1522071789000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999970                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          276853068                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29412877                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.412648                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999970                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        589697959                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       589697959                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1522071789000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    516467745                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       516467745                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    516467745                       # number of overall hits
system.cpu0.dcache.overall_hits::total      516467745                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     80341202                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      80341202                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     80341202                       # number of overall misses
system.cpu0.dcache.overall_misses::total     80341202                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2372665454959                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2372665454959                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2372665454959                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2372665454959                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    596808947                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    596808947                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    596808947                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    596808947                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.134618                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.134618                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.134618                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.134618                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 29532.361925                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29532.361925                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 29532.361925                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29532.361925                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     21226133                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       107182                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1392398                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1258                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    15.244300                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    85.200318                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     43963386                       # number of writebacks
system.cpu0.dcache.writebacks::total         43963386                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     37292950                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     37292950                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     37292950                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     37292950                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     43048252                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     43048252                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     43048252                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     43048252                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 934296254397                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 934296254397                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 934296254397                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 934296254397                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.072131                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.072131                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.072131                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.072131                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 21703.465553                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21703.465553                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 21703.465553                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21703.465553                       # average overall mshr miss latency
system.cpu0.dcache.replacements              43963386                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    382525079                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      382525079                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     48842570                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     48842570                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1365200048500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1365200048500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    431367649                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    431367649                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.113227                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.113227                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 27951.028140                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27951.028140                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     16685673                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     16685673                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     32156897                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     32156897                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 665842393000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 665842393000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.074546                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.074546                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 20706.052359                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20706.052359                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    133942666                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     133942666                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     31498632                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     31498632                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1007465406459                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1007465406459                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    165441298                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    165441298                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.190392                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.190392                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 31984.417814                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31984.417814                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     20607277                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     20607277                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data     10891355                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     10891355                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 268453861397                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 268453861397                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.065832                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.065832                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 24648.343700                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24648.343700                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2164                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2164                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1759                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1759                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11739500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11739500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3923                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3923                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.448381                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.448381                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6673.962479                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6673.962479                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1749                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1749                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           10                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       669500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       669500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002549                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002549                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        66950                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        66950                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3705                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3705                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          171                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          171                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       913500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       913500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3876                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3876                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.044118                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.044118                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5342.105263                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5342.105263                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          171                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          171                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       742500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       742500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.044118                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.044118                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4342.105263                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4342.105263                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1184309                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1184309                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       915972                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       915972                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  93882605500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  93882605500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100281                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100281                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.436119                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.436119                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 102495.060439                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 102495.060439                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       915972                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       915972                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  92966633500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  92966633500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.436119                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.436119                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 101495.060439                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 101495.060439                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1522071789000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999527                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          561622473                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         43963934                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.774618                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           280500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999527                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999985                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1241798020                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1241798020                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1522071789000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26204560                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            37814233                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              634119                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              898232                       # number of demand (read+write) hits
system.l2.demand_hits::total                 65551144                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26204560                       # number of overall hits
system.l2.overall_hits::.cpu0.data           37814233                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             634119                       # number of overall hits
system.l2.overall_hits::.cpu1.data             898232                       # number of overall hits
system.l2.overall_hits::total                65551144                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           3208347                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           6148314                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             11972                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2534104                       # number of demand (read+write) misses
system.l2.demand_misses::total               11902737                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          3208347                       # number of overall misses
system.l2.overall_misses::.cpu0.data          6148314                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            11972                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2534104                       # number of overall misses
system.l2.overall_misses::total              11902737                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 257553286000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 537540557500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1060967000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 261629168499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1057783978999                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 257553286000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 537540557500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1060967000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 261629168499                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1057783978999                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29412907                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        43962547                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          646091                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3432336                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             77453881                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29412907                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       43962547                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         646091                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3432336                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            77453881                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.109080                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.139853                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.018530                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.738303                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.153675                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.109080                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.139853                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.018530                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.738303                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.153675                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80276.006928                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 87428.937022                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88620.698296                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103243.264088                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88868.970137                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80276.006928                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 87428.937022                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88620.698296                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103243.264088                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88868.970137                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                 20                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         1                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs             20                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  12503439                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5140068                       # number of writebacks
system.l2.writebacks::total                   5140068                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            158                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         638225                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             50                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         396553                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1034986                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           158                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        638225                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            50                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        396553                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1034986                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      3208189                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      5510089                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        11922                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2137551                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10867751                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      3208189                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      5510089                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        11922                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2137551                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     15960694                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         26828445                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 225463256500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 436976352500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    939116000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 209567880501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 872946605501                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 225463256500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 436976352500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    939116000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 209567880501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1110887149573                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1983833755074                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.109074                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.125336                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.018453                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.622769                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.140313                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.109074                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.125336                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.018453                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.622769                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.346380                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70277.423338                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 79304.772119                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78771.682604                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 98041.113639                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80324.494507                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70277.423338                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 79304.772119                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78771.682604                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 98041.113639                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 69601.431465                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73945.163615                       # average overall mshr miss latency
system.l2.replacements                       39476352                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     14258712                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         14258712                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     14258712                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     14258712                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     62336101                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         62336101                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     62336102                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     62336102                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     15960694                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       15960694                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1110887149573                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1110887149573                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 69601.431465                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 69601.431465                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   18                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            78                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 89                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       423500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       454000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           92                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              107                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.847826                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.733333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.831776                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5429.487179                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2772.727273                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5101.123596                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           78                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            89                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1574000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       224500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1798500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.847826                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.733333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.831776                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20179.487179                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20409.090909                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20207.865169                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        83500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        83500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.818182                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 11928.571429                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  9277.777778                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       163000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       203000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.857143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.727273                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 27166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        25375                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          9155773                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           315601                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               9471374                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2655257                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1579698                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4234955                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 242063311500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 168300818499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  410364129999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     11811030                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1895299                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          13706329                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.224812                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.833482                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.308978                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 91163.797516                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 106539.869329                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96899.289366                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       367930                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       224884                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           592814                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2287327                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1354814                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3642141                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 191171855500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 136896915001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 328068770501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.193660                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.714829                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.265727                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 83578.716773                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 101044.803937                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90075.801706                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26204560                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        634119                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26838679                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      3208347                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        11972                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          3220319                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 257553286000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1060967000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 258614253000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29412907                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       646091                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       30058998                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.109080                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.018530                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.107133                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80276.006928                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88620.698296                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80307.029521                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          158                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           50                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           208                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      3208189                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        11922                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      3220111                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 225463256500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    939116000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 226402372500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.109074                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.018453                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.107126                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70277.423338                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78771.682604                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70308.872117                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     28658460                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       582631                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          29241091                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3493057                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       954406                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4447463                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 295477246000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  93328350000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 388805596000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     32151517                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1537037                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      33688554                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.108644                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.620939                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.132017                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 84589.872424                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 97786.843335                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87421.884342                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       270295                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       171669                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       441964                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      3222762                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       782737                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4005499                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 245804497000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  72670965500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 318475462500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.100237                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.509251                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.118898                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 76271.377471                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 92842.123855                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79509.559858                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          117                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          105                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               222                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          510                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          439                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             949                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     16700500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     12896500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     29597000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          627                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          544                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1171                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.813397                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.806985                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.810418                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 32746.078431                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 29376.993166                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 31187.565859                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          246                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          202                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          448                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          264                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          237                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          501                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      5241993                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      4691500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      9933493                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.421053                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.435662                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.427839                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19856.034091                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19795.358650                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19827.331337                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1522071789000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1522071789000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999957                       # Cycle average of tags in use
system.l2.tags.total_refs                   167182125                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  39477015                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.234923                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.525290                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.257658                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.581360                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.110454                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.842520                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    27.682675                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.398833                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.035276                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.118459                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001726                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.013164                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.432542                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            56                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.875000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.125000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1271876951                       # Number of tag accesses
system.l2.tags.data_accesses               1271876951                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1522071789000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     205326144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     355617344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        763008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     139633984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    900968128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1602308608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    205326144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       763008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     206089152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    328964352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       328964352                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        3208221                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        5556521                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          11922                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2181781                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     14077627                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            25036072                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5140068                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5140068                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        134899119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        233640323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           501296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         91739421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    591935370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1052715529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    134899119                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       501296                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        135400415                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      216129327                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            216129327                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      216129327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       134899119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       233640323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          501296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        91739421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    591935370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1268844856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4665087.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   3208221.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   5033773.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     11922.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2155981.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  14042493.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005592552250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       285402                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       285402                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            47545282                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4395805                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    25036075                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5140069                       # Number of write requests accepted
system.mem_ctrls.readBursts                  25036075                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5140069                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 583685                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                474982                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            903111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            899178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            904038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            966359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3594057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           4122697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1912587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            945719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            947209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            940428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           948899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1323638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1175012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1850381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           900381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2118693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            276674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            278395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            276566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            276808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            279732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            279254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            281614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            283889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            292865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            289083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           288769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           330017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           399671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           275929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           278368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           277428                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.10                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 635646150475                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               122261935000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1094128406725                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     25995.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44745.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 19280871                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2560626                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                54.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              25036075                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5140069                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 7587181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 5621066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 4808057                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2277461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1679164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1251101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  448113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  326753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  226969                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   89188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  56067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  37685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  18682                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  12606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   7572                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   4157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  35450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  39244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 117044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 204450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 260611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 290358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 302954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 305504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 307380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 310918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 317451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 327584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 315728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 310876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 304025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 296814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 294376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 298014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7275952                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    256.119988                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   178.395420                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   251.553078                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2067691     28.42%     28.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3100586     42.61%     71.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       694790      9.55%     80.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       470604      6.47%     87.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       209876      2.88%     89.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       124658      1.71%     91.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       106448      1.46%     93.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        86268      1.19%     94.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       415031      5.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7275952                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       285402                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      85.676978                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     55.470037                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    411.382001                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       285397    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::196608-204799            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        285402                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       285402                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.345583                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.323012                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.899463                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           243478     85.31%     85.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3743      1.31%     86.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            25328      8.87%     95.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             8744      3.06%     98.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3052      1.07%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              704      0.25%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              236      0.08%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               91      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               19      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        285402                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1564952768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                37355840                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               298563968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1602308800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            328964416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1028.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       196.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1052.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    216.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.53                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1522071787500                       # Total gap between requests
system.mem_ctrls.avgGap                      50439.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    205326144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    322161472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       763008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    137982784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    898719360                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    298563968                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 134899119.400208532810                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 211659840.441336780787                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 501295.671803559060                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 90654583.441596135497                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 590457931.416269063950                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 196156298.380746096373                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      3208221                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      5556521                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        11922                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2181781                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     14077630                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5140069                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  93373302648                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 212976576204                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    436559785                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 119473065169                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 667868902919                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 36893735351603                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29104.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     38329.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36618.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54759.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     47441.86                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7177673.17                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          23635227840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          12562421520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         72861136740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        12695718600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     120151056480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     664348029060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      25024669440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       931278259680                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        611.849104                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  58838140194                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  50825112750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1412408536056                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          28315069440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          15049816320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        101728906440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        11655905040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     120151056480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     670095241020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      20184912000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       967180906740                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        635.437115                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  45883500490                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  50825112750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1425363175760                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                165                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           83                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    14928409439.759037                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   72599825464.584152                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           79     95.18%     95.18% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.20%     96.39% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.20%     97.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.20%     98.80% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5.5e+11-6e+11            1      1.20%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        24000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 582571928500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             83                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   283013805500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1239057983500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1522071789000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     32465057                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        32465057                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     32465057                       # number of overall hits
system.cpu1.icache.overall_hits::total       32465057                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       658730                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        658730                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       658730                       # number of overall misses
system.cpu1.icache.overall_misses::total       658730                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  10164402000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  10164402000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  10164402000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  10164402000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     33123787                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     33123787                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     33123787                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     33123787                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.019887                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.019887                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.019887                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.019887                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 15430.300730                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 15430.300730                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 15430.300730                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 15430.300730                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          194                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           97                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       646059                       # number of writebacks
system.cpu1.icache.writebacks::total           646059                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        12639                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        12639                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        12639                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        12639                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       646091                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       646091                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       646091                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       646091                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   9380013000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   9380013000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   9380013000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   9380013000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.019505                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.019505                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.019505                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.019505                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 14518.098844                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14518.098844                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 14518.098844                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14518.098844                       # average overall mshr miss latency
system.cpu1.icache.replacements                646059                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     32465057                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       32465057                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       658730                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       658730                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  10164402000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  10164402000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     33123787                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     33123787                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.019887                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.019887                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 15430.300730                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 15430.300730                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        12639                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        12639                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       646091                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       646091                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   9380013000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   9380013000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.019505                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.019505                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 14518.098844                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14518.098844                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1522071789000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.992745                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           31866047                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           646059                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            49.323741                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        343308000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.992745                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999773                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999773                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         66893665                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        66893665                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1522071789000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     44653298                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        44653298                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     44653298                       # number of overall hits
system.cpu1.dcache.overall_hits::total       44653298                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     12211852                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      12211852                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     12211852                       # number of overall misses
system.cpu1.dcache.overall_misses::total     12211852                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1010264261449                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1010264261449                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1010264261449                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1010264261449                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     56865150                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     56865150                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     56865150                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     56865150                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.214751                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.214751                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.214751                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.214751                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82728.177630                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82728.177630                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82728.177630                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82728.177630                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6803040                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       113024                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           118595                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1200                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    57.363633                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    94.186667                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3432595                       # number of writebacks
system.cpu1.dcache.writebacks::total          3432595                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      9555840                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9555840                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      9555840                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9555840                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2656012                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2656012                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2656012                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2656012                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 201870145392                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 201870145392                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 201870145392                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 201870145392                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046707                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046707                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046707                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046707                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 76004.982429                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 76004.982429                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 76004.982429                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 76004.982429                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3432595                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     34196853                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       34196853                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      6877196                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6877196                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 496131665500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 496131665500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     41074049                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     41074049                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.167434                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.167434                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 72141.562564                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 72141.562564                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      5339850                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      5339850                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1537346                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1537346                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 102773095500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 102773095500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.037429                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.037429                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 66850.985725                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 66850.985725                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     10456445                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      10456445                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      5334656                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      5334656                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 514132595949                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 514132595949                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     15791101                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     15791101                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.337827                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.337827                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 96375.960502                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 96375.960502                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      4215990                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      4215990                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1118666                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1118666                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  99097049892                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  99097049892                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.070842                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.070842                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 88585.019918                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 88585.019918                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          330                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          330                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          146                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          146                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6317000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6317000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.306723                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.306723                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 43267.123288                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 43267.123288                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          143                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          143                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        18500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        18500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.006303                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006303                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  6166.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6166.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          344                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          344                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          108                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          108                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       509500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       509500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.238938                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.238938                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4717.592593                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4717.592593                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          108                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          108                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       401500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       401500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.238938                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.238938                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3717.592593                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3717.592593                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1322395                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1322395                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       777613                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       777613                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  77498781500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  77498781500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100008                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100008                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.370290                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.370290                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 99662.404692                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 99662.404692                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       777613                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       777613                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  76721168500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  76721168500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.370290                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.370290                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 98662.404692                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 98662.404692                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1522071789000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.040427                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           49408885                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3433492                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.390272                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        343319500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.040427                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.938763                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.938763                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        121365695                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       121365695                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1522071789000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          63748282                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     19398780                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     63196205                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        34336284                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         22895733                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             373                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           279                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            652                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         13707037                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        13707036                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      30059001                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     33689282                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1171                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1171                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     88238693                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    131891065                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1938241                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     10299230                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             232367229                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3764850112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5627259712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     82697600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    439355584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9914163008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        62374059                       # Total snoops (count)
system.tol2bus.snoopTraffic                 329056512                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        139829229                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.143159                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.358174                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              120204689     85.97%     85.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1               19231330     13.75%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 393210      0.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          139829229                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       154910948498                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       65955366155                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44639287062                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5154386227                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         970504257                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1729404014500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1097856                       # Simulator instruction rate (inst/s)
host_mem_usage                                 709016                       # Number of bytes of host memory used
host_op_rate                                  1100937                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1484.69                       # Real time elapsed on the host
host_tick_rate                              139646682                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1629976249                       # Number of instructions simulated
sim_ops                                    1634551810                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.207332                       # Number of seconds simulated
sim_ticks                                207332225500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            81.795571                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                5086959                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             6219113                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           875896                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          7692581                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            398500                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         466969                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           68469                       # Number of indirect misses.
system.cpu0.branchPred.lookups                9574073                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        29160                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        105831                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           599616                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   6267244                       # Number of branches committed
system.cpu0.commit.bw_lim_events               672100                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         709300                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        8418423                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            27020516                       # Number of instructions committed
system.cpu0.commit.committedOps              27280163                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    116027458                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.235118                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.894402                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    102454424     88.30%     88.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      8520692      7.34%     95.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1725327      1.49%     97.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1695154      1.46%     98.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       402710      0.35%     98.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       213202      0.18%     99.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       237238      0.20%     99.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       106611      0.09%     99.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       672100      0.58%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    116027458                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2114                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              819974                       # Number of function calls committed.
system.cpu0.commit.int_insts                 26447196                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5435567                       # Number of loads committed
system.cpu0.commit.membars                     423887                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       424343      1.56%      1.56% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        16504356     60.50%     62.05% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         180737      0.66%     62.72% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           75538      0.28%     62.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     62.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           304      0.00%     63.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           913      0.00%     63.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     63.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     63.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           152      0.00%     63.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          186      0.00%     63.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     63.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     63.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     63.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     63.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     63.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     63.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     63.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     63.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     63.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     63.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     63.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     63.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     63.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     63.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     63.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     63.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     63.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     63.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     63.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     63.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     63.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     63.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     63.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     63.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     63.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     63.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     63.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     63.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     63.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     63.00% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5541040     20.31%     83.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       4552035     16.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          358      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          185      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         27280163                       # Class of committed instruction
system.cpu0.commit.refs                      10093618                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   27020516                       # Number of Instructions Simulated
system.cpu0.committedOps                     27280163                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.070672                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.070672                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             65611802                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               279297                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             4579525                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              37866089                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                30835315                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 19972314                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                619829                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               631511                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               574764                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                    9574073                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  4669857                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     79566786                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               347635                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          498                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      43458098                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 378                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         2066                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1792804                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.043903                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          37147894                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           5485459                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.199282                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         117614024                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.374708                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.861625                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                88954628     75.63%     75.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                21095864     17.94%     93.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 3375677      2.87%     96.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2008522      1.71%     98.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1501756      1.28%     99.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  335449      0.29%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   95844      0.08%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   31467      0.03%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  214817      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           117614024                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1863                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1347                       # number of floating regfile writes
system.cpu0.idleCycles                      100459699                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              652516                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 7059535                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.151724                       # Inst execution rate
system.cpu0.iew.exec_refs                    12991493                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   4931657                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                2102572                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              8302311                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            401603                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           173778                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             5189869                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           35612941                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              8059836                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           418912                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             33086919                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 16161                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              8226046                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                619829                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              8228846                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       238293                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           94999                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         1326                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          791                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          117                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2866744                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       531829                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           791                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       236560                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        415956                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 18430980                       # num instructions consuming a value
system.cpu0.iew.wb_count                     31859869                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.740188                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 13642384                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.146097                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      31932512                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                43036560                       # number of integer regfile reads
system.cpu0.int_regfile_writes               20365835                       # number of integer regfile writes
system.cpu0.ipc                              0.123905                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.123905                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           444405      1.33%      1.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             19519785     58.26%     59.58% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              253696      0.76%     60.34% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                75625      0.23%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 25      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                304      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                913      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              4      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                152      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               186      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     60.57% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             8345673     24.91%     85.48% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4864446     14.52%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            401      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           215      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              33505830                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2260                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4461                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2162                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2276                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     187468                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005595                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  20334     10.85%     10.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    64      0.03%     10.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     68      0.04%     10.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     10.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     10.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     10.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     10.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     10.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     10.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     10.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     10.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     10.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     10.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     10.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     10.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     10.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     10.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     10.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     10.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     10.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     10.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     10.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     10.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     10.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     10.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     10.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     10.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     10.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     10.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     10.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     10.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     10.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     10.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     10.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     10.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     10.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     10.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     10.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     10.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     10.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     10.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     10.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     10.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                128137     68.35%     79.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                38805     20.70%     99.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               54      0.03%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               6      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              33246633                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         184883559                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     31857707                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         43944202                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  34605925                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 33505830                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1007016                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        8332862                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            74867                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        297716                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      4411338                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    117614024                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.284880                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.714445                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           95556442     81.25%     81.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           14962353     12.72%     93.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            4188892      3.56%     97.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1967829      1.67%     99.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             631782      0.54%     99.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             167786      0.14%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6              93003      0.08%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              29366      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              16571      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      117614024                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.153645                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           701622                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          171910                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             8302311                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            5189869                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  22043                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1571                       # number of misc regfile writes
system.cpu0.numCycles                       218073723                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   196590782                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               10492892                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             16654946                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                152927                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                31743967                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5603523                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                12665                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             47265967                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              36356677                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           23591996                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 19573426                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7029778                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                619829                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             12930012                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 6937118                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1873                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        47264094                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      42253898                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            287601                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2889278                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        293108                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   150882253                       # The number of ROB reads
system.cpu0.rob.rob_writes                   72990602                       # The number of ROB writes
system.cpu0.timesIdled                        1221251                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                19680                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            70.928048                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                5225209                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             7366915                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           632688                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7317970                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            834891                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         957434                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          122543                       # Number of indirect misses.
system.cpu1.branchPred.lookups                9519208                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       129240                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         71354                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           459608                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8422528                       # Number of branches committed
system.cpu1.commit.bw_lim_events               736237                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         396548                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2032853                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            36730903                       # Number of instructions committed
system.cpu1.commit.committedOps              36843052                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     91629100                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.402089                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.090502                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     72622011     79.26%     79.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11574720     12.63%     91.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3237279      3.53%     95.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2040636      2.23%     97.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       754807      0.82%     98.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       320464      0.35%     98.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       240200      0.26%     99.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       102746      0.11%     99.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       736237      0.80%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     91629100                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                     80375                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1494422                       # Number of function calls committed.
system.cpu1.commit.int_insts                 36290990                       # Number of committed integer instructions.
system.cpu1.commit.loads                      6407095                       # Number of loads committed
system.cpu1.commit.membars                     180048                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       198585      0.54%      0.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        23876219     64.81%     65.34% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         211665      0.57%     65.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv           68318      0.19%     66.10% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.10% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         12358      0.03%     66.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         37074      0.10%     66.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          6179      0.02%     66.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         6179      0.02%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.27% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        6466059     17.55%     83.82% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5941831     16.13%     99.95% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        12390      0.03%     99.98% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         6195      0.02%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         36843052                       # Class of committed instruction
system.cpu1.commit.refs                      12426475                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   36730903                       # Number of Instructions Simulated
system.cpu1.committedOps                     36843052                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              7.546597                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        7.546597                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             15082276                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               174069                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             5113355                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              40001125                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                52608609                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 23817376                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                503878                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               247059                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               243528                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    9519208                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5560735                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     36374752                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               333818                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles        21092                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      41516048                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                1667                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          358                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                1354030                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.034341                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          55180783                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           6060100                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.149773                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          92255667                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.452278                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.915038                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                64253322     69.65%     69.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                21019677     22.78%     92.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3665530      3.97%     96.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1583939      1.72%     98.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  978315      1.06%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  303841      0.33%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  167903      0.18%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   82348      0.09%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  200792      0.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            92255667                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    67995                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   49464                       # number of floating regfile writes
system.cpu1.idleCycles                      184937668                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              485265                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 8702531                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.138499                       # Inst execution rate
system.cpu1.iew.exec_refs                    13092057                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6099636                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                 238957                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              6964624                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            248360                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           238060                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6175796                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           38873850                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              6992421                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           321745                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             38391136                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                   732                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1570075                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                503878                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1571733                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       112497                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          325327                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         1883                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          553                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads           37                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       557529                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       156416                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           553                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       210329                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        274936                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 16110804                       # num instructions consuming a value
system.cpu1.iew.wb_count                     38008234                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.771799                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 12434307                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.137118                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      38067352                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                50239840                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24042002                       # number of integer regfile writes
system.cpu1.ipc                              0.132510                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.132510                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           242448      0.63%      0.63% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             24922184     64.38%     65.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              213257      0.55%     65.55% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                68446      0.18%     65.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              12358      0.03%     65.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              37074      0.10%     65.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               6179      0.02%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              6179      0.02%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.89% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             7139013     18.44%     84.33% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            6047131     15.62%     99.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          12407      0.03%     99.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          6205      0.02%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              38712881                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                  80408                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             160810                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses        80375                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes             80429                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     255598                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006602                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  10660      4.17%      4.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  3944      1.54%      5.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                   3287      1.29%      7.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      7.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      7.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      7.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      7.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      7.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      7.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%      7.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      7.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      7.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      7.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      7.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      7.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      7.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      7.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      7.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      7.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      7.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      7.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%      7.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      7.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      7.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      7.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      7.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      7.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      7.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      7.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      7.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      7.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%      7.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%      7.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%      7.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%      7.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%      7.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%      7.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%      7.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%      7.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%      7.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%      7.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%      7.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%      7.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                151484     59.27%     66.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                86217     33.73%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                6      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              38645623                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         169796248                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     37927859                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         40824765                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  38434995                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 38712881                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             438855                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2030798                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            20031                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         42307                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined       729483                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     92255667                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.419626                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.827745                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           66249079     71.81%     71.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           18266121     19.80%     91.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4563570      4.95%     96.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2011541      2.18%     98.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             751518      0.81%     99.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             267151      0.29%     99.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              97280      0.11%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              35766      0.04%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              13641      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       92255667                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.139660                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           286952                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           80239                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             6964624                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6175796                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 136458                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 61790                       # number of misc regfile writes
system.cpu1.numCycles                       277193335                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   137396658                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles                1841787                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             23131493                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                 10440                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                53183137                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                316811                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                  156                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             51167429                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              39457350                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           24952535                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 23476480                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               6986621                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                503878                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              7442579                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 1821042                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            67995                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        51099434                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       5807806                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            153083                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  1171018                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        153091                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   129361985                       # The number of ROB reads
system.cpu1.rob.rob_writes                   78378523                       # The number of ROB writes
system.cpu1.timesIdled                        2288761                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          7659460                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                35937                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             7794780                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                236120                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9104908                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      17640576                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       728891                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       556926                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5893826                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4620848                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11809813                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5177774                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 207332225500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8635939                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1104510                       # Transaction distribution
system.membus.trans_dist::WritebackClean            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7442351                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            98079                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          47615                       # Transaction distribution
system.membus.trans_dist::ReadExReq            309917                       # Transaction distribution
system.membus.trans_dist::ReadExResp           307638                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8635936                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2165                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     26584153                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               26584153                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    643077760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               643077760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           118926                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9093712                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9093712    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9093712                       # Request fanout histogram
system.membus.respLayer1.occupancy        46378746527                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             22.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         23859956176                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              11.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   207332225500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 207332225500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 207332225500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 207332225500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 207332225500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   207332225500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 207332225500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 207332225500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 207332225500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 207332225500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              12972                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6486                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    15155509.404872                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   3129896.838595                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6486    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        82500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     76244500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6486                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   109033591500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  98298634000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 207332225500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      3340624                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3340624                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      3340624                       # number of overall hits
system.cpu0.icache.overall_hits::total        3340624                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1329232                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1329232                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1329232                       # number of overall misses
system.cpu0.icache.overall_misses::total      1329232                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  84418068489                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  84418068489                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  84418068489                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  84418068489                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4669856                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4669856                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4669856                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4669856                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.284641                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.284641                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.284641                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.284641                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 63508.904758                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 63508.904758                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 63508.904758                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 63508.904758                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        20224                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              369                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    54.807588                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1198531                       # number of writebacks
system.cpu0.icache.writebacks::total          1198531                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       130577                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       130577                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       130577                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       130577                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1198655                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1198655                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1198655                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1198655                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  74756822990                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  74756822990                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  74756822990                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  74756822990                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.256679                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.256679                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.256679                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.256679                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 62367.255791                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 62367.255791                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 62367.255791                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 62367.255791                       # average overall mshr miss latency
system.cpu0.icache.replacements               1198531                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      3340624                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3340624                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1329232                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1329232                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  84418068489                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  84418068489                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4669856                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4669856                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.284641                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.284641                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 63508.904758                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 63508.904758                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       130577                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       130577                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1198655                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1198655                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  74756822990                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  74756822990                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.256679                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.256679                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 62367.255791                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 62367.255791                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 207332225500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.997082                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4539482                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1198687                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             3.787045                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.997082                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999909                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999909                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         10538367                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        10538367                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 207332225500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7277016                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7277016                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7277016                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7277016                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4226285                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4226285                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4226285                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4226285                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 319140093807                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 319140093807                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 319140093807                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 319140093807                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     11503301                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     11503301                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     11503301                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     11503301                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.367398                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.367398                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.367398                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.367398                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 75513.150156                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 75513.150156                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 75513.150156                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 75513.150156                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     20582039                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          658                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           317912                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    64.741309                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    65.800000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1379216                       # number of writebacks
system.cpu0.dcache.writebacks::total          1379216                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2730926                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2730926                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2730926                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2730926                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1495359                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1495359                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1495359                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1495359                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 120082250639                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 120082250639                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 120082250639                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 120082250639                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.129994                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.129994                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.129994                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.129994                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 80303.292145                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 80303.292145                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 80303.292145                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 80303.292145                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1379215                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      5163874                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        5163874                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      1946652                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1946652                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 151294528500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 151294528500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      7110526                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      7110526                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.273770                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.273770                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 77720.377602                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 77720.377602                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data       884917                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       884917                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1061735                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1061735                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  86132379000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  86132379000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.149319                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.149319                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 81124.177879                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 81124.177879                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2113142                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2113142                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2279633                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2279633                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 167845565307                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 167845565307                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4392775                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4392775                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.518951                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.518951                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 73628.327589                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 73628.327589                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1846009                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1846009                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       433624                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       433624                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  33949871639                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  33949871639                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.098713                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.098713                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 78293.340864                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 78293.340864                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       155541                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       155541                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        21260                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        21260                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   1033128000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   1033128000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       176801                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       176801                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.120248                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.120248                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 48594.920038                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 48594.920038                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        18476                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        18476                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         2784                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         2784                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     35172000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     35172000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.015747                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.015747                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 12633.620690                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12633.620690                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       140350                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       140350                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        18857                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        18857                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     88314000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     88314000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       159207                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       159207                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.118443                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.118443                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4683.353662                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4683.353662                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        18828                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        18828                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     69497000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     69497000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.118261                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.118261                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3691.151477                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3691.151477                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       284000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       284000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       273000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       273000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        73874                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          73874                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        31957                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        31957                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    478666491                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    478666491                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       105831                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       105831                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.301963                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.301963                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 14978.455143                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 14978.455143                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        31957                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        31957                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    446709491                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    446709491                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.301963                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.301963                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 13978.455143                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 13978.455143                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 207332225500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.606821                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9214908                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1470019                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.268564                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.606821                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.987713                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.987713                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         25360267                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        25360267                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 207332225500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              464755                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              195034                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              887673                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              145806                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1693268                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             464755                       # number of overall hits
system.l2.overall_hits::.cpu0.data             195034                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             887673                       # number of overall hits
system.l2.overall_hits::.cpu1.data             145806                       # number of overall hits
system.l2.overall_hits::total                 1693268                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            733865                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1173122                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           1298325                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            810132                       # number of demand (read+write) misses
system.l2.demand_misses::total                4015444                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           733865                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1173122                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          1298325                       # number of overall misses
system.l2.overall_misses::.cpu1.data           810132                       # number of overall misses
system.l2.overall_misses::total               4015444                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  67651819999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 114966729499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 115986038996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  72034560992                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     370639149486                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  67651819999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 114966729499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 115986038996                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  72034560992                       # number of overall miss cycles
system.l2.overall_miss_latency::total    370639149486                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1198620                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1368156                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         2185998                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          955938                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5708712                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1198620                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1368156                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        2185998                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         955938                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5708712                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.612258                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.857448                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.593928                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.847473                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.703389                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.612258                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.857448                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.593928                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.847473                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.703389                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 92185.647223                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98000.659351                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89335.134882                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 88917.066592                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92303.403929                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 92185.647223                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98000.659351                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89335.134882                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 88917.066592                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92303.403929                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               3448                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       101                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      34.138614                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4652479                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1104507                       # number of writebacks
system.l2.writebacks::total                   1104507                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst          10795                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         230678                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            877                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         214179                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              456529                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst         10795                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        230678                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           877                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        214179                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             456529                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       723070                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       942444                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      1297448                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       595953                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3558915                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       723070                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       942444                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      1297448                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       595953                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      6345637                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9904552                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  59897140043                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  85494275638                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 102955794521                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  47032475507                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 295379685709                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  59897140043                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  85494275638                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 102955794521                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  47032475507                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 421392101620                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 716771787329                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.603252                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.688843                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.593527                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.623422                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.623418                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.603252                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.688843                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.593527                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.623422                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.734989                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 82837.263395                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90715.496770                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79352.540157                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 78919.773048                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82997.117298                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 82837.263395                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90715.496770                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79352.540157                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 78919.773048                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 66406.587963                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72367.916018                       # average overall mshr miss latency
system.l2.replacements                       12618597                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1233637                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1233637                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            3                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              3                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      1233640                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1233640                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            3                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            3                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      3991804                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3991804                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            3                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              3                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      3991807                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3991807                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            3                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            3                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      6345637                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        6345637                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 421392101620                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 421392101620                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 66406.587963                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 66406.587963                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             968                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             348                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1316                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         16492                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          4293                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              20785                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     31461500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      6286000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     37747500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        17460                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         4641                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            22101                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.944559                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.925016                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.940455                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1907.682513                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1464.244118                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1816.093337                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               9                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        16486                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         4290                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         20776                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    330044494                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     85446495                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    415490989                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.944215                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.924370                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.940048                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20019.683004                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19917.597902                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19998.603629                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            77                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           429                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                506                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          420                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         7569                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             7989                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1532000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     16717500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     18249500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          497                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         7998                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           8495                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.845070                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.946362                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.940436                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3647.619048                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2208.680143                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2284.328452                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           11                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            11                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          409                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         7569                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         7978                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      8497494                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    150348499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    158845993                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.822938                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.946362                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.939141                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20776.268949                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19863.720307                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19910.503008                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            36188                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            52250                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 88438                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         355639                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         350168                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              705807                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  32510749999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  30480852500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   62991602499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       391827                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       402418                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            794245                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.907643                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.870160                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.888651                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 91415.030407                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 87046.367743                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89247.630725                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       205139                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       200688                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           405827                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       150500                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       149480                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         299980                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  12545580007                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  10841695501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  23387275508                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.384098                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.371455                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.377692                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 83359.335595                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 72529.405278                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77962.782546                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        464755                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        887673                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1352428                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       733865                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      1298325                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          2032190                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  67651819999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 115986038996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 183637858995                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1198620                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      2185998                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3384618                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.612258                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.593928                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.600419                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 92185.647223                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89335.134882                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90364.512666                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst        10795                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          877                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         11672                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       723070                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      1297448                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      2020518                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  59897140043                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 102955794521                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 162852934564                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.603252                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.593527                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.596971                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 82837.263395                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79352.540157                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80599.596026                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       158846                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        93556                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            252402                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       817483                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       459964                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1277447                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  82455979500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  41553708492                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 124009687992                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       976329                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       553520                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1529849                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.837303                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.830980                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.835015                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 100865.680999                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 90341.219078                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97076.190239                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        25539                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        13491                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        39030                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       791944                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       446473                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1238417                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  72948695631                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  36190780006                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 109139475637                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.811145                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.806607                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.809503                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 92113.452000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 81059.280194                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88128.211771                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1043                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           66                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1109                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2170                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          180                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2350                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     12789500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      2202000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     14991500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3213                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          246                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3459                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.675381                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.731707                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.679387                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  5893.778802                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 12233.333333                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  6379.361702                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          175                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           40                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          215                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1995                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          140                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2135                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     38659481                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      2819989                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     41479470                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.620915                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.569106                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.617230                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19378.185965                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20142.778571                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19428.323185                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 207332225500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 207332225500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999281                       # Cycle average of tags in use
system.l2.tags.total_refs                    15867523                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  12619955                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.257336                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      14.191830                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.016134                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        1.934165                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        2.753483                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.859505                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    42.244164                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.221747                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.031502                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.030221                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.043023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.013430                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.660065                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999989                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            40                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.625000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.375000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 100365835                       # Number of tag accesses
system.l2.tags.data_accesses                100365835                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 207332225500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      46435712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      60598336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst      83036992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      38395776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    343922112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          572388928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     46435712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst     83036992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     129472704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     70688640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        70688640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         725558                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         946849                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        1297453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         599934                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5373783                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8943577                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1104510                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1104510                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        223967653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        292276494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        400502101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        185189620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1658797185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2760733054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    223967653                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    400502101                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        624469755                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      340943815                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            340943815                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      340943815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       223967653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       292276494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       400502101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       185189620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1658797185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3101676869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1033776.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    725555.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    838785.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   1297450.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    492024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5323954.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000225214750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        63953                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        63953                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15186270                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             974265                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8943574                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1104513                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8943574                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1104513                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 265806                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 70737                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            151577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            152807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            971199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            463902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            558318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1718636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            456643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            785682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            338639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            559542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           296893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           778112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           476822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           449394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           309603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           210002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             46981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             47794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             57170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             48581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             63382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             69351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             39221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             48445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             76655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             74528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            55378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           156055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           126926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            36294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            44041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            42974                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 238823016969                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                43388855000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            401531223219                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27521.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46271.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7022507                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  828181                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8943574                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1104513                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1853161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1748989                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1639792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  988508                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  785165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  558580                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  330954                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  249521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  188460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  125675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  92426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  71471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  20992                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  12144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   6762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2927                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1463                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    693                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  27890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  35064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  37471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  38300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  38575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  39236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  41738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  50655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  76247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 108720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 120795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  87131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  74627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  74942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  76113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  74155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1860859                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    334.006503                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   242.034139                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   288.981957                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       230552     12.39%     12.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       876192     47.09%     59.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       187633     10.08%     69.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       172178      9.25%     78.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        90744      4.88%     83.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        52884      2.84%     86.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        39792      2.14%     88.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        32217      1.73%     90.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       178667      9.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1860859                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        63953                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     135.688662                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     67.217692                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    135.462999                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          26802     41.91%     41.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          1676      2.62%     44.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          3215      5.03%     49.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127         4435      6.93%     56.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159         4186      6.55%     63.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191         3854      6.03%     69.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223         3714      5.81%     74.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255         3093      4.84%     79.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287         2554      3.99%     83.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319         2172      3.40%     87.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351         1968      3.08%     90.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383         2411      3.77%     93.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415         1623      2.54%     96.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447          820      1.28%     97.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479          607      0.95%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511          326      0.51%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543          173      0.27%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575          113      0.18%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607           85      0.13%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639           56      0.09%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671           29      0.05%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703           27      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            7      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            5      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         63953                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        63953                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.164621                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.154915                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.584504                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            58606     91.64%     91.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1275      1.99%     93.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3160      4.94%     98.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              749      1.17%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              133      0.21%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               28      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         63953                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              555377344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                17011584                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                66161664                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               572388736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             70688832                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2678.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       319.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2760.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    340.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        23.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  207332206000                       # Total gap between requests
system.mem_ctrls.avgGap                      20634.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     46435520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     53682240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst     83036800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     31489536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    340733248                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     66161664                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 223966727.256299108267                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 258918939.738096833229                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 400501175.346714258194                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 151879602.527104496956                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1643416729.735532522202                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 319109409.260645806789                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       725558                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       946849                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      1297453                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       599934                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5373780                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1104513                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  29766469560                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  47154285728                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst  49209255800                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  23188858723                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 252212353408                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5151974892152                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     41025.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49801.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37927.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     38652.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     46933.88                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4664476.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5849059440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3108848820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         24411709980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3199082220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     16366633920.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      92469335850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1746675360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       147151345590                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        709.736970                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3772502688                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6923240500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 196636482312                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           7437473820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3953111085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         37547574960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2197228500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     16366633920.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      93681453960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        725944320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       161909420565                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        780.917777                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1104836521                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6923240500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 199304148479                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              24966                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        12484                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5506392.181993                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   12088501.667548                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        12484    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        15000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    626153000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          12484                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   138590425500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  68741800000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 207332225500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3280964                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3280964                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3280964                       # number of overall hits
system.cpu1.icache.overall_hits::total        3280964                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      2279769                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       2279769                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      2279769                       # number of overall misses
system.cpu1.icache.overall_misses::total      2279769                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 136195580497                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 136195580497                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 136195580497                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 136195580497                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5560733                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5560733                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5560733                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5560733                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.409976                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.409976                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.409976                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.409976                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 59740.956429                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 59740.956429                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 59740.956429                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 59740.956429                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs      1368624                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             7398                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   184.999189                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      2185986                       # number of writebacks
system.cpu1.icache.writebacks::total          2185986                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        93746                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        93746                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        93746                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        93746                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      2186023                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      2186023                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      2186023                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      2186023                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 129087874497                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 129087874497                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 129087874497                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 129087874497                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.393118                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.393118                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.393118                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.393118                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 59051.471323                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 59051.471323                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 59051.471323                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 59051.471323                       # average overall mshr miss latency
system.cpu1.icache.replacements               2185986                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3280964                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3280964                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      2279769                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      2279769                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 136195580497                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 136195580497                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5560733                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5560733                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.409976                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.409976                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 59740.956429                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 59740.956429                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        93746                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        93746                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      2186023                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      2186023                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 129087874497                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 129087874497                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.393118                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.393118                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 59051.471323                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 59051.471323                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 207332225500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.999878                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6712088                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          2186055                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             3.070411                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.999878                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999996                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         13307489                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        13307489                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 207332225500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8546648                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8546648                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8546648                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8546648                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3699367                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3699367                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3699367                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3699367                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 249112391048                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 249112391048                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 249112391048                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 249112391048                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     12246015                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     12246015                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     12246015                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     12246015                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.302087                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.302087                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.302087                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.302087                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 67339.193718                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67339.193718                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 67339.193718                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67339.193718                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     11155852                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         3131                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           174209                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             37                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    64.037174                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    84.621622                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       977270                       # number of writebacks
system.cpu1.dcache.writebacks::total           977270                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2623096                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2623096                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2623096                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2623096                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1076271                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1076271                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1076271                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1076271                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  76311475948                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  76311475948                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  76311475948                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  76311475948                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.087887                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.087887                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.087887                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.087887                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 70903.588360                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 70903.588360                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 70903.588360                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 70903.588360                       # average overall mshr miss latency
system.cpu1.dcache.replacements                977270                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      5144062                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        5144062                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1236763                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1236763                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  75810877000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  75810877000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      6380825                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      6380825                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.193825                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.193825                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 61297.821005                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 61297.821005                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       598711                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       598711                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       638052                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       638052                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  43916283500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  43916283500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.099995                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.099995                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 68828.690295                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 68828.690295                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3402586                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3402586                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2462604                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2462604                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 173301514048                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 173301514048                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5865190                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5865190                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.419868                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.419868                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 70373.277250                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 70373.277250                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2024385                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2024385                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       438219                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       438219                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  32395192448                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  32395192448                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.074715                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.074715                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 73924.664261                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 73924.664261                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        76911                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        76911                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        25401                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        25401                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    770531500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    770531500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       102312                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       102312                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.248270                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.248270                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 30334.691548                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 30334.691548                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        22805                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        22805                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         2596                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         2596                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     35311000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     35311000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.025373                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.025373                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 13602.080123                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13602.080123                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        52709                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        52709                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        29371                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        29371                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    336549000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    336549000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        82080                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        82080                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.357834                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.357834                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 11458.547547                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 11458.547547                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        29370                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        29370                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    307244000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    307244000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.357822                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.357822                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 10461.150834                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 10461.150834                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       399500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       399500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       334500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       334500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data        44390                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total          44390                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        26964                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        26964                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    130258500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    130258500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        71354                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        71354                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.377891                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.377891                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4830.829996                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4830.829996                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data           37                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total           37                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        26927                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        26927                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    102693500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    102693500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.377372                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.377372                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3813.774279                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3813.774279                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 207332225500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.466859                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            9870998                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1066921                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.251855                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.466859                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.983339                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.983339                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26070412                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26070412                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 207332225500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5089800                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2338147                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      4507355                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        11514090                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          9416090                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              22                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           99121                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         48122                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         147243                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           76                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           76                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           828221                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          828222                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3384677                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1705122                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3459                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3459                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      3595806                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      4317500                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      6558006                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3081272                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17552584                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    153417728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    175832960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    279806912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    123725184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              732782784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        22360740                       # Total snoops (count)
system.tol2bus.snoopTraffic                  84090432                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         28103495                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.235355                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.468612                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               22046134     78.45%     78.45% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5500429     19.57%     98.02% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 556932      1.98%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           28103495                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        11646031240                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2242650696                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1799372213                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1634806986                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        3279723619                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             1.6                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            33004                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
