Warning: Duplicate library /home/users/ctorng/work/cc/ee272-hw5/GcdUnit/build/4-synopsys-dc-synthesis/inputs/adk/stdcells.db specified.

#BEGIN_XCHECK_LIBRARY

Logic Library #1:
    Library name              NangateOpenCellLibrary
    File name                 /home/users/ctorng/work/cc/ee272-hw5/GcdUnit/build/4-synopsys-dc-synthesis/inputs/adk/stdcells.db
    Library type              pg_pin based db
    Library Version           revision 1.0
    Tool Created              M-2016.12-SP1
    Data Created              Thu 10 Feb 2011, 18:11:20
    Time unit                 1ns
    Capacitance unit          1ff
    Leakage power unit        1nW
    Current unit              1mA
check_library options         
Version                       M-2017.06-SP3
Check date and time           Fri Oct 21 23:06:49 2022


#BEGIN_LIBSCREEN_UPF

Library#1 (NangateOpenCellLibrary):
PG checking passed.
No power management cells in library#1.

#END_LIBSCREEN_UPF

#BEGIN_XCHECK_LOGICCELLS


#END_XCHECK_LOGICCELLS

#BEGIN_XCHECK_LOGICPINS



#END_XCHECK_LOGICPINS

#BEGIN_XCHECK_LOGICPGPINS

Number of cells missing pg_pins in library 1:   0 (out of 134)

#END_XCHECK_LOGICPGPINS

#BEGIN_XCHECK_ARCS


#END_XCHECK_ARCS


#END_XCHECK_LIBRARY

Memory usage for this session 18 Mbytes.
CPU usage for this session 0 seconds ( 0.00 hours ).

Thank you...
Warning: Duplicate library /home/users/ctorng/work/cc/ee272-hw5/GcdUnit/build/4-synopsys-dc-synthesis/inputs/adk/stdcells.db specified.

#BEGIN_XCHECK_LIBRARY

Logic Library:    NangateOpenCellLibrary 
Physical Library: /home/users/ctorng/work/cc/ee272-hw5/GcdUnit/build/1-freepdk-45nm/view-standard/stdcells.mwlib 
check_library options: 	
Version: 				L-2016.03-SP5-5
Check date and time:	Fri Oct 21 23:06:50 2022

          List of logic library and file names
------------------------------------------------------------------------------
Logic library name           Logic library file name
------------------------------------------------------------------------------
NangateOpenCellLibrary       /home/users/ctorng/work/cc/ee272-hw5/GcdUnit/build/4-synopsys-dc-synthesis/inputs/adk/stdcells.db
------------------------------------------------------------------------------

#BEGIN_XCHECK_LOGICCELLS

Number of cells missing in logic library:	0 (out of 134)

#END_XCHECK_LOGICCELLS

#BEGIN_XCHECK_PHYSICALCELLS

Number of cells missing in physical library:	0 (out of 134)

#END_XCHECK_PHYSICALCELLS

#BEGIN_XCHECK_PINS

Number of cells with missing or mismatched pins in libraries:	0

#END_XCHECK_PINS

#BEGIN_XCHECK_CELLANTENNADIODETYPE

Number of cells with inconsistent antenna_diode_type:	0

#END_XCHECK_CELLANTENNADIODETYPE

Logic vs. physical library check summary:
Total number of cells checked in logic library:	134 
Total number of cells checked in physical library:	134 
Logic vs. physical library quality checking PASSED.

#END_XCHECK_LIBRARY

1
