ARM GAS  C:\Users\tsien\AppData\Local\Temp\ccZSDu5r.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m0
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"INA226_I2C_I2C_INT.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.INA226_I2C_I2C_ISR,"ax",%progbits
  20              		.align	2
  21              		.global	INA226_I2C_I2C_ISR
  22              		.code	16
  23              		.thumb_func
  24              		.type	INA226_I2C_I2C_ISR, %function
  25              	INA226_I2C_I2C_ISR:
  26              	.LFB0:
  27              		.file 1 "Generated_Source\\PSoC4\\INA226_I2C_I2C_INT.c"
   1:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** /***************************************************************************//**
   2:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** * \file INA226_I2C_I2C_INT.c
   3:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** * \version 4.0
   4:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** *
   5:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** * \brief
   6:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** *  This file provides the source code to the Interrupt Service Routine for
   7:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** *  the SCB Component in I2C mode.
   8:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** *
   9:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** * Note:
  10:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** *
  11:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** ********************************************************************************
  12:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** * \copyright
  13:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** * Copyright 2013-2017, Cypress Semiconductor Corporation.  All rights reserved.
  14:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** * You may use this file only in accordance with the license, terms, conditions,
  15:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** * disclaimers, and limitations in the end user license agreement accompanying
  16:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** * the software package with which this file was provided.
  17:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** *******************************************************************************/
  18:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
  19:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** #include "INA226_I2C_PVT.h"
  20:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** #include "INA226_I2C_I2C_PVT.h"
  21:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** #include "cyapicallbacks.h"
  22:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
  23:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
  24:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** /*******************************************************************************
  25:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** * Function Name: INA226_I2C_I2C_ISR
  26:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** ****************************************************************************//**
  27:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** *
  28:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** *  Handles the Interrupt Service Routine for the SCB I2C mode.
  29:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** *
  30:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** *******************************************************************************/
ARM GAS  C:\Users\tsien\AppData\Local\Temp\ccZSDu5r.s 			page 2


  31:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** CY_ISR(INA226_I2C_I2C_ISR)
  32:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** {
  28              		.loc 1 32 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 10B5     		push	{r4, lr}
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 4, -8
  35              		.cfi_offset 14, -4
  36              	.LVL0:
  33:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****     uint32 diffCount;
  34:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****     uint32 endTransfer;
  35:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
  36:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** #ifdef INA226_I2C_I2C_ISR_ENTRY_CALLBACK
  37:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****     INA226_I2C_I2C_ISR_EntryCallback();
  38:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** #endif /* INA226_I2C_I2C_ISR_ENTRY_CALLBACK */
  39:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
  40:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** #if (INA226_I2C_I2C_CUSTOM_ADDRESS_HANDLER_CONST)
  41:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****     uint32 response;
  42:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
  43:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****     response = INA226_I2C_I2C_ACK_ADDR;
  44:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** #endif /* (INA226_I2C_I2C_CUSTOM_ADDRESS_HANDLER_CONST) */
  45:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
  46:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****     endTransfer = 0u; /* Continue active transfer */
  47:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
  48:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****     /* Calls customer routine if registered */
  49:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****     if(NULL != INA226_I2C_customIntrHandler)
  37              		.loc 1 49 0
  38 0002 AD4B     		ldr	r3, .L41
  39 0004 1B68     		ldr	r3, [r3]
  40 0006 002B     		cmp	r3, #0
  41 0008 00D0     		beq	.L2
  50:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****     {
  51:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****         INA226_I2C_customIntrHandler();
  42              		.loc 1 51 0
  43 000a 9847     		blx	r3
  44              	.LVL1:
  45              	.L2:
  52:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****     }
  53:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
  54:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****     if(INA226_I2C_CHECK_INTR_I2C_EC_MASKED(INA226_I2C_INTR_I2C_EC_WAKE_UP))
  46              		.loc 1 54 0
  47 000c AB4B     		ldr	r3, .L41+4
  48 000e 1B68     		ldr	r3, [r3]
  49 0010 DB07     		lsls	r3, r3, #31
  50 0012 02D5     		bpl	.L3
  55:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****     {
  56:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****         /* Mask-off after wakeup */
  57:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****         INA226_I2C_SetI2CExtClkInterruptMode(INA226_I2C_NO_INTR_SOURCES);
  51              		.loc 1 57 0
  52 0014 0022     		movs	r2, #0
  53 0016 AA4B     		ldr	r3, .L41+8
  54 0018 1A60     		str	r2, [r3]
  55              	.L3:
  58:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****     }
  59:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
ARM GAS  C:\Users\tsien\AppData\Local\Temp\ccZSDu5r.s 			page 3


  60:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****     /* Master and Slave error tracking:
  61:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****     * Add the master state check to track only the master errors when the master is active or
  62:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****     * track slave errors when the slave is active or idle.
  63:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****     * A special MMS case: in the address phase with misplaced Start: the master sets the LOST_ARB a
  64:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****     * slave BUS_ERR. The valid event is LOST_ARB comes from the master.
  65:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****     */
  66:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****     if(INA226_I2C_CHECK_I2C_FSM_MASTER)
  56              		.loc 1 66 0
  57 001a AA4B     		ldr	r3, .L41+12
  58 001c 1B78     		ldrb	r3, [r3]
  59 001e 9B06     		lsls	r3, r3, #26
  60 0020 28D5     		bpl	.L32
  67:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****     {
  68:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****         #if(INA226_I2C_I2C_MASTER)
  69:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****         {
  70:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             /* INTR_MASTER_I2C_BUS_ERROR:
  71:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             * A misplaced Start or Stop condition occurred on the bus: complete the transaction.
  72:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             * The interrupt is cleared in I2C_FSM_EXIT_IDLE.
  73:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             */
  74:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             if(INA226_I2C_CHECK_INTR_MASTER_MASKED(INA226_I2C_INTR_MASTER_I2C_BUS_ERROR))
  61              		.loc 1 74 0
  62 0022 A94B     		ldr	r3, .L41+16
  63 0024 1B68     		ldr	r3, [r3]
  64 0026 DB05     		lsls	r3, r3, #23
  65 0028 07D5     		bpl	.L33
  75:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             {
  76:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 INA226_I2C_mstrStatus |= (uint16) (INA226_I2C_I2C_MSTAT_ERR_XFER |
  66              		.loc 1 76 0
  67 002a A84A     		ldr	r2, .L41+20
  68 002c 1188     		ldrh	r1, [r2]
  69 002e C023     		movs	r3, #192
  70 0030 9B00     		lsls	r3, r3, #2
  71 0032 0B43     		orrs	r3, r1
  72 0034 1380     		strh	r3, [r2]
  73              	.LVL2:
  77:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                                          INA226_I2C_I2C_MSTAT_ERR_BUS_ERROR);
  78:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
  79:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 endTransfer = INA226_I2C_I2C_CMPLT_ANY_TRANSFER;
  74              		.loc 1 79 0
  75 0036 0123     		movs	r3, #1
  76 0038 00E0     		b	.L5
  77              	.LVL3:
  78              	.L33:
  46:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
  79              		.loc 1 46 0
  80 003a 0023     		movs	r3, #0
  81              	.LVL4:
  82              	.L5:
  80:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             }
  81:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
  82:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             /* INTR_MASTER_I2C_ARB_LOST:
  83:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             * The MultiMaster lost arbitrage during transaction.
  84:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             * A Misplaced Start or Stop condition is treated as lost arbitration when the master dr
  85:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             * The interrupt source is cleared in I2C_FSM_EXIT_IDLE.
  86:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             */
  87:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             if(INA226_I2C_CHECK_INTR_MASTER_MASKED(INA226_I2C_INTR_MASTER_I2C_ARB_LOST))
  83              		.loc 1 87 0
ARM GAS  C:\Users\tsien\AppData\Local\Temp\ccZSDu5r.s 			page 4


  84 003c A24A     		ldr	r2, .L41+16
  85 003e 1268     		ldr	r2, [r2]
  86 0040 D207     		lsls	r2, r2, #31
  87 0042 06D5     		bpl	.L6
  88:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             {
  89:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 INA226_I2C_mstrStatus |= (uint16) (INA226_I2C_I2C_MSTAT_ERR_XFER |
  88              		.loc 1 89 0
  89 0044 A14A     		ldr	r2, .L41+20
  90 0046 1188     		ldrh	r1, [r2]
  91 0048 9023     		movs	r3, #144
  92              	.LVL5:
  93 004a 9B00     		lsls	r3, r3, #2
  94 004c 0B43     		orrs	r3, r1
  95 004e 1380     		strh	r3, [r2]
  96              	.LVL6:
  90:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                                          INA226_I2C_I2C_MSTAT_ERR_ARB_LOST);
  91:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
  92:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 endTransfer = INA226_I2C_I2C_CMPLT_ANY_TRANSFER;
  97              		.loc 1 92 0
  98 0050 0123     		movs	r3, #1
  99              	.LVL7:
 100              	.L6:
  93:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             }
  94:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
  95:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             #if(INA226_I2C_I2C_MULTI_MASTER_SLAVE)
  96:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             {
  97:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 /* I2C_MASTER_CMD_M_START_ON_IDLE:
  98:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 * MultiMaster-Slave does not generate start, because Slave was addressed.
  99:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 * Pass control to slave.
 100:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 */
 101:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 if(INA226_I2C_CHECK_I2C_MASTER_CMD(INA226_I2C_I2C_MASTER_CMD_M_START_ON_IDLE))
 102:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 {
 103:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     INA226_I2C_mstrStatus |= (uint16) (INA226_I2C_I2C_MSTAT_ERR_XFER |
 104:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                                              INA226_I2C_I2C_MSTAT_ERR_ABORT_XFER);
 105:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 106:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     endTransfer = INA226_I2C_I2C_CMPLT_ANY_TRANSFER;
 107:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 }
 108:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             }
 109:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             #endif
 110:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 111:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             /* The error handling common part:
 112:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             * Sets a completion flag of the master transaction and passes control to:
 113:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             *  - I2C_FSM_EXIT_IDLE - to complete transaction in case of: ARB_LOST or BUS_ERR.
 114:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             *  - I2C_FSM_IDLE      - to take chance for the slave to process incoming transaction.
 115:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             */
 116:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             if(0u != endTransfer)
 101              		.loc 1 116 0
 102 0052 002B     		cmp	r3, #0
 103 0054 0FD0     		beq	.L4
 117:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             {
 118:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 /* Set completion flags for master */
 119:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 INA226_I2C_mstrStatus |= (uint16) INA226_I2C_GET_I2C_MSTAT_CMPLT;
 104              		.loc 1 119 0
 105 0056 9B4A     		ldr	r2, .L41+12
 106 0058 1278     		ldrb	r2, [r2]
 107 005a D207     		lsls	r2, r2, #31
 108 005c 01D5     		bpl	.L34
ARM GAS  C:\Users\tsien\AppData\Local\Temp\ccZSDu5r.s 			page 5


 109 005e 0122     		movs	r2, #1
 110 0060 00E0     		b	.L7
 111              	.L34:
 112 0062 0222     		movs	r2, #2
 113              	.L7:
 114              		.loc 1 119 0 is_stmt 0 discriminator 4
 115 0064 9949     		ldr	r1, .L41+20
 116 0066 0888     		ldrh	r0, [r1]
 117 0068 0243     		orrs	r2, r0
 118 006a 0A80     		strh	r2, [r1]
 120:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 121:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 #if(INA226_I2C_I2C_MULTI_MASTER_SLAVE)
 122:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 {
 123:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     if(INA226_I2C_CHECK_I2C_FSM_ADDR)
 124:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     {
 125:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         /* Start generation is set after another master starts accessing Slave.
 126:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         * Clean-up master and turn to slave. Set state to IDLE.
 127:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         */
 128:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         if(INA226_I2C_CHECK_I2C_MASTER_CMD(INA226_I2C_I2C_MASTER_CMD_M_START_ON_IDL
 129:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         {
 130:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             INA226_I2C_I2C_MASTER_CLEAR_START;
 131:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 132:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             endTransfer = INA226_I2C_I2C_CMPLT_ANY_TRANSFER; /* Pass control to Sla
 133:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         }
 134:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         /* Valid arbitration lost on the address phase happens only when: master LO
 135:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         * slave BUS_ERR is cleared. Only in that case set the state to IDLE without
 136:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         */
 137:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         else if((!INA226_I2C_CHECK_INTR_SLAVE_MASKED(INA226_I2C_INTR_SLAVE_I2C_BUS_
 138:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                && INA226_I2C_CHECK_INTR_MASTER_MASKED(INA226_I2C_INTR_MASTER_I2C_AR
 139:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         {
 140:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             endTransfer = INA226_I2C_I2C_CMPLT_ANY_TRANSFER; /* Pass control to Sla
 141:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         }
 142:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         else
 143:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         {
 144:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             endTransfer = 0u; /* Causes I2C_FSM_EXIT_IDLE to be set below */
 145:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         }
 146:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 147:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         if(0u != endTransfer) /* Clean-up master to proceed with slave */
 148:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         {
 149:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             INA226_I2C_CLEAR_TX_FIFO; /* Shifter keeps address, clear it */
 150:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 151:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             INA226_I2C_DISABLE_MASTER_AUTO_DATA_ACK; /* In case of reading disable 
 152:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 153:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             /* Clean-up master interrupt sources */
 154:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             INA226_I2C_ClearMasterInterruptSource(INA226_I2C_INTR_MASTER_ALL);
 155:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 156:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             /* Disable data processing interrupts: they have to be cleared before *
 157:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             INA226_I2C_SetRxInterruptMode(INA226_I2C_NO_INTR_SOURCES);
 158:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             INA226_I2C_SetTxInterruptMode(INA226_I2C_NO_INTR_SOURCES);
 159:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 160:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             INA226_I2C_state = INA226_I2C_I2C_FSM_IDLE;
 161:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         }
 162:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         else
 163:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         {
 164:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             /* Set I2C_FSM_EXIT_IDLE for BUS_ERR and ARB_LOST (that is really bus e
 165:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             INA226_I2C_state = INA226_I2C_I2C_FSM_EXIT_IDLE;
 166:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         }
ARM GAS  C:\Users\tsien\AppData\Local\Temp\ccZSDu5r.s 			page 6


 167:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     }
 168:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     else
 169:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     {
 170:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         /* Set I2C_FSM_EXIT_IDLE if any other state than address */
 171:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         INA226_I2C_state = INA226_I2C_I2C_FSM_EXIT_IDLE;
 172:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     }
 173:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 }
 174:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 #else
 175:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 {
 176:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     /* In case of LOST*/
 177:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     INA226_I2C_state = INA226_I2C_I2C_FSM_EXIT_IDLE;
 119              		.loc 1 177 0 is_stmt 1 discriminator 4
 120 006c 0021     		movs	r1, #0
 121 006e 954A     		ldr	r2, .L41+12
 122 0070 1170     		strb	r1, [r2]
 123 0072 00E0     		b	.L4
 124              	.LVL8:
 125              	.L32:
  46:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 126              		.loc 1 46 0
 127 0074 0023     		movs	r3, #0
 128              	.LVL9:
 129              	.L4:
 178:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 }
 179:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 #endif
 180:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             }
 181:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****         }
 182:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****         #endif
 183:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****     }
 184:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****     else /* (INA226_I2C_CHECK_I2C_FSM_SLAVE) */
 185:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****     {
 186:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****         #if(INA226_I2C_I2C_SLAVE)
 187:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****         {
 188:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             /* INTR_SLAVE_I2C_BUS_ERROR or INA226_I2C_INTR_SLAVE_I2C_ARB_LOST:
 189:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             * A Misplaced Start or Stop condition occurred on the bus: set a flag
 190:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             * to notify an error condition.
 191:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             */
 192:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             if(INA226_I2C_CHECK_INTR_SLAVE_MASKED(INA226_I2C_INTR_SLAVE_I2C_BUS_ERROR |
 193:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                                         INA226_I2C_INTR_SLAVE_I2C_ARB_LOST))
 194:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             {
 195:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 if(INA226_I2C_CHECK_I2C_FSM_RD)
 196:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 {
 197:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     /* TX direction: master reads from slave */
 198:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     INA226_I2C_slStatus &= (uint8) ~INA226_I2C_I2C_SSTAT_RD_BUSY;
 199:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     INA226_I2C_slStatus |= (uint8) (INA226_I2C_I2C_SSTAT_RD_ERR |
 200:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                                           INA226_I2C_I2C_SSTAT_RD_CMPLT);
 201:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 }
 202:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 else
 203:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 {
 204:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     /* RX direction: master writes into slave */
 205:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     INA226_I2C_slStatus &= (uint8) ~INA226_I2C_I2C_SSTAT_WR_BUSY;
 206:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     INA226_I2C_slStatus |= (uint8) (INA226_I2C_I2C_SSTAT_WR_ERR |
 207:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                                           INA226_I2C_I2C_SSTAT_WR_CMPLT);
 208:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 }
 209:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 210:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 INA226_I2C_state = INA226_I2C_I2C_FSM_EXIT_IDLE;
 211:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             }
ARM GAS  C:\Users\tsien\AppData\Local\Temp\ccZSDu5r.s 			page 7


 212:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****         }
 213:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****         #endif
 214:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****     }
 215:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 216:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****     /* States description:
 217:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****     * Any Master operation starts from: the ADDR_RD/WR state as the master generates traffic on the
 218:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****     * Any Slave operation starts from: the IDLE state as the slave always waits for actions from th
 219:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****     */
 220:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 221:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****     /* FSM Master */
 222:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****     if(INA226_I2C_CHECK_I2C_FSM_MASTER)
 130              		.loc 1 222 0
 131 0076 934A     		ldr	r2, .L41+12
 132 0078 1278     		ldrb	r2, [r2]
 133 007a 9206     		lsls	r2, r2, #26
 134 007c 00D4     		bmi	.LCB127
 135 007e 14E1     		b	.L8	@long jump
 136              	.LCB127:
 223:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****     {
 224:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****         #if(INA226_I2C_I2C_MASTER)
 225:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****         {
 226:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             /* INTR_MASTER_I2C_STOP:
 227:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             * A Stop condition was generated by the master: the end of the transaction.
 228:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             * Set completion flags to notify the API.
 229:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             */
 230:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             if(INA226_I2C_CHECK_INTR_MASTER_MASKED(INA226_I2C_INTR_MASTER_I2C_STOP))
 137              		.loc 1 230 0
 138 0080 914A     		ldr	r2, .L41+16
 139 0082 1268     		ldr	r2, [r2]
 140 0084 D206     		lsls	r2, r2, #27
 141 0086 11D5     		bpl	.L9
 231:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             {
 232:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 INA226_I2C_ClearMasterInterruptSource(INA226_I2C_INTR_MASTER_I2C_STOP);
 142              		.loc 1 232 0
 143 0088 1022     		movs	r2, #16
 144 008a 914B     		ldr	r3, .L41+24
 145              	.LVL10:
 146 008c 1A60     		str	r2, [r3]
 233:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 234:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 INA226_I2C_mstrStatus |= (uint16) INA226_I2C_GET_I2C_MSTAT_CMPLT;
 147              		.loc 1 234 0
 148 008e 8D4B     		ldr	r3, .L41+12
 149 0090 1B78     		ldrb	r3, [r3]
 150 0092 DB07     		lsls	r3, r3, #31
 151 0094 01D5     		bpl	.L35
 152 0096 0123     		movs	r3, #1
 153 0098 00E0     		b	.L10
 154              	.L35:
 155 009a 0223     		movs	r3, #2
 156              	.L10:
 157              		.loc 1 234 0 is_stmt 0 discriminator 4
 158 009c 8B4A     		ldr	r2, .L41+20
 159 009e 1188     		ldrh	r1, [r2]
 160 00a0 0B43     		orrs	r3, r1
 161 00a2 1380     		strh	r3, [r2]
 235:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 INA226_I2C_state       = INA226_I2C_I2C_FSM_IDLE;
 162              		.loc 1 235 0 is_stmt 1 discriminator 4
ARM GAS  C:\Users\tsien\AppData\Local\Temp\ccZSDu5r.s 			page 8


 163 00a4 1022     		movs	r2, #16
 164 00a6 874B     		ldr	r3, .L41+12
 165 00a8 1A70     		strb	r2, [r3]
 166 00aa 04E1     		b	.L1
 167              	.LVL11:
 168              	.L9:
 236:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             }
 237:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             else
 238:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             {
 239:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 if(INA226_I2C_CHECK_I2C_FSM_ADDR) /* Address stage */
 169              		.loc 1 239 0
 170 00ac 854A     		ldr	r2, .L41+12
 171 00ae 1278     		ldrb	r2, [r2]
 172 00b0 1207     		lsls	r2, r2, #28
 173 00b2 20D5     		bpl	.L12
 240:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 {
 241:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     /* INTR_MASTER_I2C_NACK:
 242:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     * The master sent an address but it was NACKed by the slave. Complete transacti
 243:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     */
 244:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     if(INA226_I2C_CHECK_INTR_MASTER_MASKED(INA226_I2C_INTR_MASTER_I2C_NACK))
 174              		.loc 1 244 0
 175 00b4 844A     		ldr	r2, .L41+16
 176 00b6 1268     		ldr	r2, [r2]
 177 00b8 9207     		lsls	r2, r2, #30
 178 00ba 0AD5     		bpl	.L13
 245:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     {
 246:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         INA226_I2C_ClearMasterInterruptSource(INA226_I2C_INTR_MASTER_I2C_NACK);
 179              		.loc 1 246 0
 180 00bc 0222     		movs	r2, #2
 181 00be 844B     		ldr	r3, .L41+24
 182              	.LVL12:
 183 00c0 1A60     		str	r2, [r3]
 247:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 248:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         INA226_I2C_mstrStatus |= (uint16) (INA226_I2C_I2C_MSTAT_ERR_XFER |
 184              		.loc 1 248 0
 185 00c2 824A     		ldr	r2, .L41+20
 186 00c4 1188     		ldrh	r1, [r2]
 187 00c6 8823     		movs	r3, #136
 188 00c8 9B00     		lsls	r3, r3, #2
 189 00ca 0B43     		orrs	r3, r1
 190 00cc 1380     		strh	r3, [r2]
 191              	.LVL13:
 249:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                                                  INA226_I2C_I2C_MSTAT_ERR_ADDR_NAK)
 250:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 251:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         endTransfer = INA226_I2C_I2C_CMPLT_ANY_TRANSFER;
 192              		.loc 1 251 0
 193 00ce 0123     		movs	r3, #1
 194 00d0 11E0     		b	.L12
 195              	.LVL14:
 196              	.L13:
 252:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     }
 253:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     /* INTR_TX_UNDERFLOW. The master sent an address:
 254:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     *  - TX direction: the clock is stretched after the ACK phase, because the TX F
 255:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     *    EMPTY. The TX EMPTY cleans all the TX interrupt sources.
 256:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     *  - RX direction: the 1st byte is received, but there is no ACK permission,
 257:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     *    the clock is stretched after 1 byte is received.
 258:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     */
ARM GAS  C:\Users\tsien\AppData\Local\Temp\ccZSDu5r.s 			page 9


 259:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     else
 260:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     {
 261:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         if(INA226_I2C_CHECK_I2C_FSM_RD) /* Reading */
 197              		.loc 1 261 0
 198 00d2 7C4A     		ldr	r2, .L41+12
 199 00d4 1278     		ldrb	r2, [r2]
 200 00d6 D207     		lsls	r2, r2, #31
 201 00d8 03D5     		bpl	.L14
 262:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         {
 263:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             INA226_I2C_state = INA226_I2C_I2C_FSM_MSTR_RD_DATA;
 202              		.loc 1 263 0
 203 00da 2521     		movs	r1, #37
 204 00dc 794A     		ldr	r2, .L41+12
 205 00de 1170     		strb	r1, [r2]
 206 00e0 09E0     		b	.L12
 207              	.L14:
 264:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         }
 265:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         else /* Writing */
 266:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         {
 267:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             INA226_I2C_state = INA226_I2C_I2C_FSM_MSTR_WR_DATA;
 208              		.loc 1 267 0
 209 00e2 2421     		movs	r1, #36
 210 00e4 774A     		ldr	r2, .L41+12
 211 00e6 1170     		strb	r1, [r2]
 268:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             if(0u != INA226_I2C_mstrWrBufSize)
 212              		.loc 1 268 0
 213 00e8 7A4A     		ldr	r2, .L41+28
 214 00ea 1268     		ldr	r2, [r2]
 215 00ec 002A     		cmp	r2, #0
 216 00ee 02D0     		beq	.L12
 269:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             {
 270:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                 /* Enable INTR.TX_EMPTY if there is data to transmit */
 271:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                 INA226_I2C_SetTxInterruptMode(INA226_I2C_INTR_TX_EMPTY);
 217              		.loc 1 271 0
 218 00f0 1439     		subs	r1, r1, #20
 219 00f2 794A     		ldr	r2, .L41+32
 220 00f4 1160     		str	r1, [r2]
 221              	.LVL15:
 222              	.L12:
 272:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             }
 273:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         }
 274:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     }
 275:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 }
 276:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 277:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 if(INA226_I2C_CHECK_I2C_FSM_DATA) /* Data phase */
 223              		.loc 1 277 0
 224 00f6 734A     		ldr	r2, .L41+12
 225 00f8 1278     		ldrb	r2, [r2]
 226 00fa 5207     		lsls	r2, r2, #29
 227 00fc 00D4     		bmi	.LCB237
 228 00fe ABE0     		b	.L15	@long jump
 229              	.LCB237:
 278:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 {
 279:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     if(INA226_I2C_CHECK_I2C_FSM_RD) /* Reading */
 230              		.loc 1 279 0
 231 0100 704A     		ldr	r2, .L41+12
 232 0102 1278     		ldrb	r2, [r2]
ARM GAS  C:\Users\tsien\AppData\Local\Temp\ccZSDu5r.s 			page 10


 233 0104 D207     		lsls	r2, r2, #31
 234 0106 49D5     		bpl	.L16
 280:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     {
 281:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         /* INTR_RX_FULL:
 282:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         * RX direction: the master received 8 bytes.
 283:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         * Get data from RX FIFO and decide whether to ACK or  NACK the following by
 284:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         */
 285:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         if(INA226_I2C_CHECK_INTR_RX_MASKED(INA226_I2C_INTR_RX_FULL))
 235              		.loc 1 285 0
 236 0108 744A     		ldr	r2, .L41+36
 237 010a 1268     		ldr	r2, [r2]
 238 010c 1207     		lsls	r2, r2, #28
 239 010e 27D5     		bpl	.L17
 286:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         {
 287:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             /* Calculate difference */
 288:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             diffCount =  INA226_I2C_mstrRdBufSize -
 240              		.loc 1 288 0
 241 0110 734A     		ldr	r2, .L41+40
 242 0112 1268     		ldr	r2, [r2]
 289:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                         (INA226_I2C_mstrRdBufIndex + INA226_I2C_GET_RX_FIFO_ENTRIES
 243              		.loc 1 289 0
 244 0114 7349     		ldr	r1, .L41+44
 245 0116 0968     		ldr	r1, [r1]
 246 0118 0F24     		movs	r4, #15
 247 011a 0C40     		ands	r4, r1
 248 011c 7249     		ldr	r1, .L41+48
 249 011e 0968     		ldr	r1, [r1]
 250 0120 6418     		adds	r4, r4, r1
 288:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                         (INA226_I2C_mstrRdBufIndex + INA226_I2C_GET_RX_FIFO_ENTRIES
 251              		.loc 1 288 0
 252 0122 141B     		subs	r4, r2, r4
 253              	.LVL16:
 290:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 291:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             /* Proceed transaction or end it when RX FIFO becomes FULL again */
 292:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             if(diffCount > INA226_I2C_I2C_FIFO_SIZE)
 254              		.loc 1 292 0
 255 0124 082C     		cmp	r4, #8
 256 0126 09D8     		bhi	.L36
 293:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             {
 294:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                 diffCount = INA226_I2C_I2C_FIFO_SIZE;
 295:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             }
 296:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             else
 297:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             {
 298:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                 if(0u == diffCount)
 257              		.loc 1 298 0
 258 0128 002C     		cmp	r4, #0
 259 012a 16D1     		bne	.L19
 299:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                 {
 300:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                     INA226_I2C_DISABLE_MASTER_AUTO_DATA_ACK;
 260              		.loc 1 300 0
 261 012c 6F4A     		ldr	r2, .L41+52
 262 012e 1168     		ldr	r1, [r2]
 263 0130 6F4B     		ldr	r3, .L41+56
 264              	.LVL17:
 265 0132 0B40     		ands	r3, r1
 266 0134 1360     		str	r3, [r2]
 267              	.LVL18:
ARM GAS  C:\Users\tsien\AppData\Local\Temp\ccZSDu5r.s 			page 11


 301:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 302:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                     diffCount   = INA226_I2C_I2C_FIFO_SIZE;
 303:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                     endTransfer = INA226_I2C_I2C_CMPLT_ANY_TRANSFER;
 268              		.loc 1 303 0
 269 0136 0123     		movs	r3, #1
 302:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                     endTransfer = INA226_I2C_I2C_CMPLT_ANY_TRANSFER;
 270              		.loc 1 302 0
 271 0138 0834     		adds	r4, r4, #8
 272 013a 0EE0     		b	.L19
 273              	.LVL19:
 274              	.L36:
 294:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             }
 275              		.loc 1 294 0
 276 013c 0824     		movs	r4, #8
 277              	.LVL20:
 278 013e 0CE0     		b	.L19
 279              	.LVL21:
 280              	.L20:
 304:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                 }
 305:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             }
 306:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 307:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             for(; (0u != diffCount); diffCount--)
 308:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             {
 309:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                 INA226_I2C_mstrRdBufPtr[INA226_I2C_mstrRdBufIndex] = (uint8)
 281              		.loc 1 309 0 discriminator 2
 282 0140 694A     		ldr	r2, .L41+48
 283 0142 1168     		ldr	r1, [r2]
 284 0144 6B48     		ldr	r0, .L41+60
 285 0146 0068     		ldr	r0, [r0]
 286 0148 4118     		adds	r1, r0, r1
 310:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                                                                         INA226_I2C_
 287              		.loc 1 310 0 discriminator 2
 288 014a 6B48     		ldr	r0, .L41+64
 289 014c 0068     		ldr	r0, [r0]
 309:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                                                                         INA226_I2C_
 290              		.loc 1 309 0 discriminator 2
 291 014e C0B2     		uxtb	r0, r0
 292 0150 0870     		strb	r0, [r1]
 311:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                 INA226_I2C_mstrRdBufIndex++;
 293              		.loc 1 311 0 discriminator 2
 294 0152 1168     		ldr	r1, [r2]
 295 0154 0131     		adds	r1, r1, #1
 296 0156 1160     		str	r1, [r2]
 307:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             {
 297              		.loc 1 307 0 discriminator 2
 298 0158 013C     		subs	r4, r4, #1
 299              	.LVL22:
 300              	.L19:
 307:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             {
 301              		.loc 1 307 0 is_stmt 0 discriminator 1
 302 015a 002C     		cmp	r4, #0
 303 015c F0D1     		bne	.L20
 304 015e 19E0     		b	.L21
 305              	.LVL23:
 306              	.L17:
 312:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             }
 313:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         }
ARM GAS  C:\Users\tsien\AppData\Local\Temp\ccZSDu5r.s 			page 12


 314:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         /* INTR_RX_NOT_EMPTY:
 315:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         * RX direction: the master received one data byte, ACK or NACK it.
 316:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         * The last byte is stored and NACKed by the master. The NACK and Stop is
 317:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         * generated by one command generate Stop.
 318:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         */
 319:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         else if(INA226_I2C_CHECK_INTR_RX_MASKED(INA226_I2C_INTR_RX_NOT_EMPTY))
 307              		.loc 1 319 0 is_stmt 1
 308 0160 5E4A     		ldr	r2, .L41+36
 309 0162 1268     		ldr	r2, [r2]
 310 0164 5207     		lsls	r2, r2, #29
 311 0166 15D5     		bpl	.L21
 320:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         {
 321:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             /* Put data in component buffer */
 322:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             INA226_I2C_mstrRdBufPtr[INA226_I2C_mstrRdBufIndex] = (uint8) INA226_I2C
 312              		.loc 1 322 0
 313 0168 5F4A     		ldr	r2, .L41+48
 314 016a 1168     		ldr	r1, [r2]
 315 016c 6148     		ldr	r0, .L41+60
 316 016e 0068     		ldr	r0, [r0]
 317 0170 4118     		adds	r1, r0, r1
 318 0172 6148     		ldr	r0, .L41+64
 319 0174 0068     		ldr	r0, [r0]
 320 0176 C0B2     		uxtb	r0, r0
 321 0178 0870     		strb	r0, [r1]
 323:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             INA226_I2C_mstrRdBufIndex++;
 322              		.loc 1 323 0
 323 017a 1168     		ldr	r1, [r2]
 324 017c 0131     		adds	r1, r1, #1
 325 017e 1160     		str	r1, [r2]
 324:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 325:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             if(INA226_I2C_mstrRdBufIndex < INA226_I2C_mstrRdBufSize)
 326              		.loc 1 325 0
 327 0180 1168     		ldr	r1, [r2]
 328 0182 574A     		ldr	r2, .L41+40
 329 0184 1268     		ldr	r2, [r2]
 330 0186 9142     		cmp	r1, r2
 331 0188 03D2     		bcs	.L37
 326:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             {
 327:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                 INA226_I2C_I2C_MASTER_GENERATE_ACK;
 332              		.loc 1 327 0
 333 018a 0421     		movs	r1, #4
 334 018c 5B4A     		ldr	r2, .L41+68
 335 018e 1160     		str	r1, [r2]
 336 0190 00E0     		b	.L21
 337              	.L37:
 328:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             }
 329:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             else
 330:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             {
 331:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                endTransfer = INA226_I2C_I2C_CMPLT_ANY_TRANSFER;
 338              		.loc 1 331 0
 339 0192 0123     		movs	r3, #1
 340              	.LVL24:
 341              	.L21:
 332:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             }
 333:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         }
 334:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         else
 335:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         {
ARM GAS  C:\Users\tsien\AppData\Local\Temp\ccZSDu5r.s 			page 13


 336:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             /* Do nothing */
 337:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         }
 338:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 339:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         INA226_I2C_ClearRxInterruptSource(INA226_I2C_INTR_RX_ALL);
 342              		.loc 1 339 0
 343 0194 5A49     		ldr	r1, .L41+72
 344 0196 5B4A     		ldr	r2, .L41+76
 345 0198 1160     		str	r1, [r2]
 346 019a 5DE0     		b	.L15
 347              	.L16:
 340:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     }
 341:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     else /* Writing */
 342:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     {
 343:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         /* INTR_MASTER_I2C_NACK :
 344:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         * The master writes data to the slave and NACK was received: not all the by
 345:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         * written to the slave from the TX FIFO. Revert the index if there is data 
 346:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         * the TX FIFO and pass control to a complete transfer.
 347:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         */
 348:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         if(INA226_I2C_CHECK_INTR_MASTER_MASKED(INA226_I2C_INTR_MASTER_I2C_NACK))
 348              		.loc 1 348 0
 349 019c 4A4A     		ldr	r2, .L41+16
 350 019e 1268     		ldr	r2, [r2]
 351 01a0 9207     		lsls	r2, r2, #30
 352 01a2 26D5     		bpl	.L22
 349:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         {
 350:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             INA226_I2C_ClearMasterInterruptSource(INA226_I2C_INTR_MASTER_I2C_NACK);
 353              		.loc 1 350 0
 354 01a4 0222     		movs	r2, #2
 355 01a6 4A4B     		ldr	r3, .L41+24
 356              	.LVL25:
 357 01a8 1A60     		str	r2, [r3]
 351:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 352:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             /* Rollback write buffer index: NACKed byte remains in shifter */
 353:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             INA226_I2C_mstrWrBufIndexTmp -= (INA226_I2C_GET_TX_FIFO_ENTRIES +
 358              		.loc 1 353 0
 359 01aa 5749     		ldr	r1, .L41+80
 360 01ac 0B68     		ldr	r3, [r1]
 361 01ae 0D32     		adds	r2, r2, #13
 362 01b0 1A40     		ands	r2, r3
 354:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                                                    INA226_I2C_GET_TX_FIFO_SR_VALID)
 363              		.loc 1 354 0
 364 01b2 0968     		ldr	r1, [r1]
 365 01b4 8023     		movs	r3, #128
 366 01b6 1B02     		lsls	r3, r3, #8
 367 01b8 0B40     		ands	r3, r1
 353:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                                                    INA226_I2C_GET_TX_FIFO_SR_VALID)
 368              		.loc 1 353 0
 369 01ba 00D0     		beq	.L23
 370 01bc 0123     		movs	r3, #1
 371              	.L23:
 353:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                                                    INA226_I2C_GET_TX_FIFO_SR_VALID)
 372              		.loc 1 353 0 is_stmt 0 discriminator 4
 373 01be 9B18     		adds	r3, r3, r2
 374 01c0 524A     		ldr	r2, .L41+84
 375 01c2 1168     		ldr	r1, [r2]
 376 01c4 CB1A     		subs	r3, r1, r3
 377 01c6 1360     		str	r3, [r2]
ARM GAS  C:\Users\tsien\AppData\Local\Temp\ccZSDu5r.s 			page 14


 355:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 356:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             /* Update number of transferred bytes */
 357:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             INA226_I2C_mstrWrBufIndex = INA226_I2C_mstrWrBufIndexTmp;
 378              		.loc 1 357 0 is_stmt 1 discriminator 4
 379 01c8 1268     		ldr	r2, [r2]
 380 01ca 514B     		ldr	r3, .L41+88
 381 01cc 1A60     		str	r2, [r3]
 358:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 359:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             INA226_I2C_mstrStatus |= (uint16) (INA226_I2C_I2C_MSTAT_ERR_XFER |
 382              		.loc 1 359 0 discriminator 4
 383 01ce 3F4A     		ldr	r2, .L41+20
 384 01d0 1188     		ldrh	r1, [r2]
 385 01d2 8423     		movs	r3, #132
 386 01d4 9B00     		lsls	r3, r3, #2
 387 01d6 0B43     		orrs	r3, r1
 388 01d8 1380     		strh	r3, [r2]
 360:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                                                      INA226_I2C_I2C_MSTAT_ERR_SHORT
 361:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 362:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             INA226_I2C_CLEAR_TX_FIFO;
 389              		.loc 1 362 0 discriminator 4
 390 01da 4E4B     		ldr	r3, .L41+92
 391 01dc 1A68     		ldr	r2, [r3]
 392 01de 8021     		movs	r1, #128
 393 01e0 4902     		lsls	r1, r1, #9
 394 01e2 0A43     		orrs	r2, r1
 395 01e4 1A60     		str	r2, [r3]
 396 01e6 1968     		ldr	r1, [r3]
 397 01e8 4B4A     		ldr	r2, .L41+96
 398 01ea 0A40     		ands	r2, r1
 399 01ec 1A60     		str	r2, [r3]
 400              	.LVL26:
 363:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 364:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             endTransfer = INA226_I2C_I2C_CMPLT_ANY_TRANSFER;
 401              		.loc 1 364 0 discriminator 4
 402 01ee 0123     		movs	r3, #1
 403 01f0 32E0     		b	.L15
 404              	.LVL27:
 405              	.L22:
 365:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         }
 366:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         /* INTR_TX_EMPTY :
 367:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         * TX direction: the TX FIFO is EMPTY, the data from the buffer needs to be 
 368:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         * When there is no data in the component buffer, the underflow interrupt is
 369:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         * enabled to catch when all the data has been transferred.
 370:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         */
 371:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         else if(INA226_I2C_CHECK_INTR_TX_MASKED(INA226_I2C_INTR_TX_EMPTY))
 406              		.loc 1 371 0
 407 01f2 4A4A     		ldr	r2, .L41+100
 408 01f4 1268     		ldr	r2, [r2]
 409 01f6 D206     		lsls	r2, r2, #27
 410 01f8 12D4     		bmi	.L24
 411 01fa 24E0     		b	.L40
 412              	.L27:
 372:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         {
 373:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             while(INA226_I2C_I2C_FIFO_SIZE != INA226_I2C_GET_TX_FIFO_ENTRIES)
 374:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             {
 375:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                 /* The temporary mstrWrBufIndexTmp is used because slave could NACK
 376:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                 * roll-back required in this case. The mstrWrBufIndex is updated at
ARM GAS  C:\Users\tsien\AppData\Local\Temp\ccZSDu5r.s 			page 15


 377:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                 */
 378:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                 if(INA226_I2C_mstrWrBufIndexTmp < INA226_I2C_mstrWrBufSize)
 413              		.loc 1 378 0
 414 01fc 434A     		ldr	r2, .L41+84
 415 01fe 1168     		ldr	r1, [r2]
 416 0200 344A     		ldr	r2, .L41+28
 417 0202 1268     		ldr	r2, [r2]
 418 0204 9142     		cmp	r1, r2
 419 0206 11D2     		bcs	.L26
 379:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                 {
 380:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                 #if(!INA226_I2C_CY_SCBIP_V0)
 381:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                    /* Clear INTR_TX.UNDERFLOW before putting the last byte into TX 
 382:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                     * a proper trigger at the end of transaction when INTR_TX.UNDER
 383:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                     * event. Ticket ID# 156735.
 384:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                     */
 385:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                     if(INA226_I2C_mstrWrBufIndexTmp == (INA226_I2C_mstrWrBufSize - 
 386:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                     {
 387:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                         INA226_I2C_ClearTxInterruptSource(INA226_I2C_INTR_TX_UNDERF
 388:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                         INA226_I2C_SetTxInterruptMode(INA226_I2C_INTR_TX_UNDERFLOW)
 389:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                     }
 390:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                  #endif /* (!INA226_I2C_CY_SCBIP_V0) */
 391:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 392:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                     /* Put data into TX FIFO */
 393:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                     INA226_I2C_TX_FIFO_WR_REG = (uint32) INA226_I2C_mstrWrBufPtr[IN
 420              		.loc 1 393 0
 421 0208 404A     		ldr	r2, .L41+84
 422 020a 1168     		ldr	r1, [r2]
 423 020c 4448     		ldr	r0, .L41+104
 424 020e 0068     		ldr	r0, [r0]
 425 0210 4118     		adds	r1, r0, r1
 426 0212 0978     		ldrb	r1, [r1]
 427 0214 C9B2     		uxtb	r1, r1
 428 0216 4348     		ldr	r0, .L41+108
 429 0218 0160     		str	r1, [r0]
 394:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                     INA226_I2C_mstrWrBufIndexTmp++;
 430              		.loc 1 394 0
 431 021a 1168     		ldr	r1, [r2]
 432 021c 0131     		adds	r1, r1, #1
 433 021e 1160     		str	r1, [r2]
 434              	.L24:
 373:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             {
 435              		.loc 1 373 0
 436 0220 394A     		ldr	r2, .L41+80
 437 0222 1268     		ldr	r2, [r2]
 438 0224 0F21     		movs	r1, #15
 439 0226 0A40     		ands	r2, r1
 440 0228 082A     		cmp	r2, #8
 441 022a E7D1     		bne	.L27
 442              	.L26:
 395:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                 }
 396:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                 else
 397:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                 {
 398:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                     break; /* No more data to put */
 399:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                 }
 400:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             }
 401:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 402:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         #if(INA226_I2C_CY_SCBIP_V0)
ARM GAS  C:\Users\tsien\AppData\Local\Temp\ccZSDu5r.s 			page 16


 403:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             if(INA226_I2C_mstrWrBufIndexTmp == INA226_I2C_mstrWrBufSize)
 443              		.loc 1 403 0
 444 022c 374A     		ldr	r2, .L41+84
 445 022e 1168     		ldr	r1, [r2]
 446 0230 284A     		ldr	r2, .L41+28
 447 0232 1268     		ldr	r2, [r2]
 448 0234 9142     		cmp	r1, r2
 449 0236 02D1     		bne	.L28
 404:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             {
 405:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                 INA226_I2C_SetTxInterruptMode(INA226_I2C_INTR_TX_UNDERFLOW);
 450              		.loc 1 405 0
 451 0238 4021     		movs	r1, #64
 452 023a 274A     		ldr	r2, .L41+32
 453 023c 1160     		str	r1, [r2]
 454              	.L28:
 406:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             }
 407:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 408:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             INA226_I2C_ClearTxInterruptSource(INA226_I2C_INTR_TX_ALL);
 455              		.loc 1 408 0
 456 023e 3A49     		ldr	r1, .L41+112
 457 0240 3A4A     		ldr	r2, .L41+116
 458 0242 1160     		str	r1, [r2]
 459 0244 08E0     		b	.L15
 460              	.L40:
 409:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         #else
 410:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             INA226_I2C_ClearTxInterruptSource(INA226_I2C_INTR_TX_EMPTY);
 411:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         #endif /* (INA226_I2C_CY_SCBIP_V0) */
 412:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         }
 413:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         /* INTR_TX_UNDERFLOW:
 414:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         * TX direction: all data from the TX FIFO was transferred to the slave.
 415:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         * The transaction needs to be completed.
 416:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         */
 417:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         else if(INA226_I2C_CHECK_INTR_TX_MASKED(INA226_I2C_INTR_TX_UNDERFLOW))
 461              		.loc 1 417 0
 462 0246 354A     		ldr	r2, .L41+100
 463 0248 1268     		ldr	r2, [r2]
 464 024a 5206     		lsls	r2, r2, #25
 465 024c 04D5     		bpl	.L15
 418:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         {
 419:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             /* Update number of transferred bytes */
 420:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             INA226_I2C_mstrWrBufIndex = INA226_I2C_mstrWrBufIndexTmp;
 466              		.loc 1 420 0
 467 024e 2F4B     		ldr	r3, .L41+84
 468              	.LVL28:
 469 0250 1A68     		ldr	r2, [r3]
 470 0252 2F4B     		ldr	r3, .L41+88
 471 0254 1A60     		str	r2, [r3]
 472              	.LVL29:
 421:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 422:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             endTransfer = INA226_I2C_I2C_CMPLT_ANY_TRANSFER;
 473              		.loc 1 422 0
 474 0256 0123     		movs	r3, #1
 475              	.LVL30:
 476              	.L15:
 423:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         }
 424:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         else
 425:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         {
ARM GAS  C:\Users\tsien\AppData\Local\Temp\ccZSDu5r.s 			page 17


 426:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             /* Do nothing */
 427:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         }
 428:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     }
 429:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 }
 430:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 431:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 if(0u != endTransfer) /* Complete transfer */
 477              		.loc 1 431 0
 478 0258 002B     		cmp	r3, #0
 479 025a 2CD0     		beq	.L1
 432:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 {
 433:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     /* Clean-up master after reading: only in case of NACK */
 434:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     INA226_I2C_DISABLE_MASTER_AUTO_DATA_ACK;
 480              		.loc 1 434 0
 481 025c 234A     		ldr	r2, .L41+52
 482 025e 1168     		ldr	r1, [r2]
 483 0260 234B     		ldr	r3, .L41+56
 484              	.LVL31:
 485 0262 0B40     		ands	r3, r1
 486 0264 1360     		str	r3, [r2]
 435:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 436:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     /* Disable data processing interrupts: they have to be cleared before */
 437:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     INA226_I2C_SetRxInterruptMode(INA226_I2C_NO_INTR_SOURCES);
 487              		.loc 1 437 0
 488 0266 0023     		movs	r3, #0
 489 0268 314A     		ldr	r2, .L41+120
 490 026a 1360     		str	r3, [r2]
 438:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     INA226_I2C_SetTxInterruptMode(INA226_I2C_NO_INTR_SOURCES);
 491              		.loc 1 438 0
 492 026c 1A4A     		ldr	r2, .L41+32
 493 026e 1360     		str	r3, [r2]
 439:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 440:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     if(INA226_I2C_CHECK_I2C_MODE_NO_STOP(INA226_I2C_mstrControl))
 494              		.loc 1 440 0
 495 0270 304B     		ldr	r3, .L41+124
 496 0272 1B78     		ldrb	r3, [r3]
 497 0274 9B07     		lsls	r3, r3, #30
 498 0276 0ED5     		bpl	.L29
 441:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     {
 442:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         /* On-going transaction is suspended: the ReStart is generated by the API r
 443:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         INA226_I2C_mstrStatus |= (uint16) (INA226_I2C_I2C_MSTAT_XFER_HALT |
 444:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                                                  INA226_I2C_GET_I2C_MSTAT_CMPLT);
 499              		.loc 1 444 0
 500 0278 124B     		ldr	r3, .L41+12
 501 027a 1B78     		ldrb	r3, [r3]
 443:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                                                  INA226_I2C_GET_I2C_MSTAT_CMPLT);
 502              		.loc 1 443 0
 503 027c DB07     		lsls	r3, r3, #31
 504 027e 01D5     		bpl	.L38
 505 0280 0923     		movs	r3, #9
 506 0282 00E0     		b	.L30
 507              	.L38:
 508 0284 0A23     		movs	r3, #10
 509              	.L30:
 443:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                                                  INA226_I2C_GET_I2C_MSTAT_CMPLT);
 510              		.loc 1 443 0 is_stmt 0 discriminator 4
 511 0286 114A     		ldr	r2, .L41+20
 512 0288 1188     		ldrh	r1, [r2]
ARM GAS  C:\Users\tsien\AppData\Local\Temp\ccZSDu5r.s 			page 18


 513 028a 0B43     		orrs	r3, r1
 514 028c 1380     		strh	r3, [r2]
 445:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 446:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         INA226_I2C_state = INA226_I2C_I2C_FSM_MSTR_HALT;
 515              		.loc 1 446 0 is_stmt 1 discriminator 4
 516 028e 6022     		movs	r2, #96
 517 0290 0C4B     		ldr	r3, .L41+12
 518 0292 1A70     		strb	r2, [r3]
 519 0294 0FE0     		b	.L1
 520              	.L29:
 447:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     }
 448:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     else
 449:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     {
 450:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         /* Complete transaction: exclude the data processing state and generate Sto
 451:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         * The completion status will be set after Stop generation.
 452:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         * A special case is read: because NACK and Stop are generated by the comman
 453:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         * Lost arbitration can occur during NACK generation when
 454:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         * the other master is still reading from the slave.
 455:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         */
 456:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         INA226_I2C_I2C_MASTER_GENERATE_STOP;
 521              		.loc 1 456 0
 522 0296 284B     		ldr	r3, .L41+128
 523 0298 1B68     		ldr	r3, [r3]
 524 029a 9B06     		lsls	r3, r3, #26
 525 029c 01D5     		bpl	.L39
 526 029e 1822     		movs	r2, #24
 527 02a0 00E0     		b	.L31
 528              	.L39:
 529 02a2 1022     		movs	r2, #16
 530              	.L31:
 531              		.loc 1 456 0 is_stmt 0 discriminator 4
 532 02a4 154B     		ldr	r3, .L41+68
 533 02a6 1A60     		str	r2, [r3]
 534 02a8 05E0     		b	.L1
 535              	.LVL32:
 536              	.L8:
 457:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     }
 458:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 }
 459:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             }
 460:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 461:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****         } /* (INA226_I2C_I2C_MASTER) */
 462:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****         #endif
 463:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 464:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****     } /* (INA226_I2C_CHECK_I2C_FSM_MASTER) */
 465:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 466:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 467:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****     /* FSM Slave */
 468:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****     else if(INA226_I2C_CHECK_I2C_FSM_SLAVE)
 537              		.loc 1 468 0 is_stmt 1
 538 02aa 064B     		ldr	r3, .L41+12
 539              	.LVL33:
 540 02ac 1B78     		ldrb	r3, [r3]
 541 02ae DB06     		lsls	r3, r3, #27
 542 02b0 01D4     		bmi	.L1
 469:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****     {
 470:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****         #if(INA226_I2C_I2C_SLAVE)
 471:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****         {
ARM GAS  C:\Users\tsien\AppData\Local\Temp\ccZSDu5r.s 			page 19


 472:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             /* INTR_SLAVE_NACK:
 473:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             * The master completes reading the slave: the appropriate flags have to be set.
 474:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             * The TX FIFO is cleared after an overflow condition is set.
 475:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             */
 476:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             if(INA226_I2C_CHECK_INTR_SLAVE_MASKED(INA226_I2C_INTR_SLAVE_I2C_NACK))
 477:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             {
 478:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 INA226_I2C_ClearSlaveInterruptSource(INA226_I2C_INTR_SLAVE_I2C_NACK);
 479:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 480:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 /* All entries that remain in TX FIFO are: FIFO Size + 1 (SHIFTER) */
 481:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 diffCount = (INA226_I2C_GET_TX_FIFO_ENTRIES + INA226_I2C_GET_TX_FIFO_SR_VALID);
 482:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 483:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 if(INA226_I2C_slOverFlowCount > diffCount) /* Overflow */
 484:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 {
 485:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     INA226_I2C_slStatus |= (uint8) INA226_I2C_I2C_SSTAT_RD_OVFL;
 486:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 }
 487:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 else /* No Overflow */
 488:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 {
 489:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     /* Roll-back temporary index */
 490:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     INA226_I2C_slRdBufIndexTmp -= (diffCount - INA226_I2C_slOverFlowCount);
 491:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 }
 492:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 493:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 /* Update slave of transferred bytes */
 494:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 INA226_I2C_slRdBufIndex = INA226_I2C_slRdBufIndexTmp;
 495:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 496:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 /* Clean-up TX FIFO */
 497:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 INA226_I2C_SetTxInterruptMode(INA226_I2C_NO_INTR_SOURCES);
 498:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 INA226_I2C_slOverFlowCount = 0u;
 499:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 INA226_I2C_CLEAR_TX_FIFO;
 500:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 501:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 /* Complete master reading */
 502:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 INA226_I2C_slStatus &= (uint8) ~INA226_I2C_I2C_SSTAT_RD_BUSY;
 503:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 INA226_I2C_slStatus |= (uint8)  INA226_I2C_I2C_SSTAT_RD_CMPLT;
 504:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 INA226_I2C_state     =  INA226_I2C_I2C_FSM_IDLE;
 505:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 
 506:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             #ifdef INA226_I2C_I2C_SLAVE_CMPLT_CALLBACK
 507:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 /* Read complete */
 508:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 INA226_I2C_I2C_SlaveCompleteCallback();
 509:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             #endif /* INA226_I2C_I2C_SLAVE_CMPLT_CALLBACK */
 510:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             }
 511:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 512:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 513:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             /* INTR_SLAVE_I2C_WRITE_STOP:
 514:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             * The master completes writing to the slave: the appropriate flags have to be set.
 515:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             * The RX FIFO contains 1-8 bytes from the previous transaction which needs to be read.
 516:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             * There is a possibility that RX FIFO contains an address, it needs to leave it there.
 517:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             */
 518:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             if(INA226_I2C_CHECK_INTR_SLAVE_MASKED(INA226_I2C_INTR_SLAVE_I2C_WRITE_STOP))
 519:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             {
 520:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 INA226_I2C_ClearSlaveInterruptSource(INA226_I2C_INTR_SLAVE_I2C_WRITE_STOP);
 521:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 522:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 /* Read bytes from RX FIFO when auto data ACK receive logic is enabled. Otherwise a
 523:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 * were already read from the RX FIFO except for address byte which has to stay here
 524:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 * I2C_ADDR_MATCH.
 525:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 */
 526:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 if (0u != (INA226_I2C_I2C_CTRL_REG & INA226_I2C_I2C_CTRL_S_READY_DATA_ACK))
 527:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 {
 528:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     while(0u != INA226_I2C_GET_RX_FIFO_ENTRIES)
ARM GAS  C:\Users\tsien\AppData\Local\Temp\ccZSDu5r.s 			page 20


 529:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     {
 530:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         #if(INA226_I2C_CHECK_I2C_ACCEPT_ADDRESS)
 531:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         {
 532:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             if((1u == INA226_I2C_GET_RX_FIFO_ENTRIES) &&
 533:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                (INA226_I2C_CHECK_INTR_SLAVE_MASKED(INA226_I2C_INTR_SLAVE_I2C_ADDR_M
 534:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             {
 535:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                 break; /* Leave address in RX FIFO */
 536:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             }
 537:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         }
 538:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         #endif
 539:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 540:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         /* Put data in component buffer */
 541:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         INA226_I2C_slWrBufPtr[INA226_I2C_slWrBufIndex] = (uint8) INA226_I2C_RX_FIFO
 542:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         INA226_I2C_slWrBufIndex++;
 543:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     }
 544:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 545:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     INA226_I2C_DISABLE_SLAVE_AUTO_DATA;
 546:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 }
 547:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 548:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 if(INA226_I2C_CHECK_INTR_RX(INA226_I2C_INTR_RX_OVERFLOW))
 549:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 {
 550:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     INA226_I2C_slStatus |= (uint8) INA226_I2C_I2C_SSTAT_WR_OVFL;
 551:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 }
 552:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 553:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 /* Clears RX interrupt sources triggered on data receiving */
 554:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 INA226_I2C_SetRxInterruptMode(INA226_I2C_NO_INTR_SOURCES);
 555:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 INA226_I2C_ClearRxInterruptSource(INA226_I2C_INTR_RX_ALL);
 556:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 557:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 /* Complete master writing */
 558:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 INA226_I2C_slStatus &= (uint8) ~INA226_I2C_I2C_SSTAT_WR_BUSY;
 559:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 INA226_I2C_slStatus |= (uint8)  INA226_I2C_I2C_SSTAT_WR_CMPLT;
 560:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 INA226_I2C_state     =  INA226_I2C_I2C_FSM_IDLE;
 561:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 562:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             #ifdef INA226_I2C_I2C_SLAVE_CMPLT_CALLBACK
 563:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 /* Write complete */
 564:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 INA226_I2C_I2C_SlaveCompleteCallback();
 565:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             #endif /* INA226_I2C_I2C_SLAVE_CMPLT_CALLBACK */
 566:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             }
 567:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 568:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 569:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             /* INTR_SLAVE_I2C_ADDR_MATCH or INTR_SLAVE_I2C_GENERAL:
 570:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             * The address match or general call address event starts the slave operation:
 571:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             * after leaving the TX or RX direction has to be chosen.
 572:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             * The wakeup interrupt must be cleared only after an address match is set.
 573:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             */
 574:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****         #if (INA226_I2C_I2C_CUSTOM_ADDRESS_HANDLER_CONST)
 575:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             if (INA226_I2C_CHECK_INTR_SLAVE_MASKED(INA226_I2C_INTR_SLAVE_I2C_ADDR_MATCH |
 576:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                                          INA226_I2C_INTR_SLAVE_I2C_GENERAL))
 577:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****         #else
 578:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             if (INA226_I2C_CHECK_INTR_SLAVE_MASKED(INA226_I2C_INTR_SLAVE_I2C_ADDR_MATCH))
 579:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****         #endif /* (INA226_I2C_I2C_CUSTOM_ADDRESS_HANDLER_CONST) */
 580:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             {
 581:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 /* Clear externally clocked address match interrupt source when internally clocked 
 582:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 INA226_I2C_ClearI2CExtClkInterruptSource(INA226_I2C_INTR_I2C_EC_WAKE_UP);
 583:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 584:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 #if (INA226_I2C_I2C_CUSTOM_ADDRESS_HANDLER)
 585:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 {
ARM GAS  C:\Users\tsien\AppData\Local\Temp\ccZSDu5r.s 			page 21


 586:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     if (NULL != INA226_I2C_customAddressHandler)
 587:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     {
 588:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         /* Call custom address handler */
 589:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         response = INA226_I2C_customAddressHandler();
 590:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     }
 591:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     else
 592:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     {
 593:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         /* Read address from the RX FIFO. If there is no address underflow triggers
 594:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         * component does not use that source. */
 595:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         (void) INA226_I2C_RX_FIFO_RD_REG;
 596:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         response = INA226_I2C_I2C_ACK_ADDR;
 597:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     }
 598:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 599:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     /* Clears RX sources after address was received in the RX FIFO */
 600:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     INA226_I2C_ClearRxInterruptSource(INA226_I2C_INTR_RX_ALL);
 601:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 }
 602:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 #endif
 603:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 604:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             #if (INA226_I2C_I2C_CUSTOM_ADDRESS_HANDLER_CONST)
 605:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 if (response == INA226_I2C_I2C_NAK_ADDR)
 606:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 {
 607:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 #if (!INA226_I2C_CY_SCBIP_V0)
 608:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     /* Disable write stop interrupt source as it triggers after address was NACKed.
 609:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     INA226_I2C_DISABLE_INTR_SLAVE(INA226_I2C_INTR_SLAVE_I2C_WRITE_STOP);
 610:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 #endif /* (!INA226_I2C_CY_SCBIP_V0) */
 611:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 612:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     /* Clear address match and stop history */
 613:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     INA226_I2C_ClearSlaveInterruptSource(INA226_I2C_INTR_SLAVE_ALL);
 614:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 615:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     /* ACK the address byte */
 616:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     INA226_I2C_I2C_SLAVE_GENERATE_NACK;
 617:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 }
 618:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 else
 619:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             #endif /* (INA226_I2C_I2C_CUSTOM_ADDRESS_HANDLER_CONST) */
 620:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 {
 621:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     if(INA226_I2C_CHECK_I2C_STATUS(INA226_I2C_I2C_STATUS_S_READ))
 622:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     /* TX direction: master reads from slave */
 623:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     {
 624:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         INA226_I2C_SetTxInterruptMode(INA226_I2C_INTR_TX_EMPTY);
 625:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 626:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         /* Set temporary index to address buffer clear from API */
 627:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         INA226_I2C_slRdBufIndexTmp = INA226_I2C_slRdBufIndex;
 628:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 629:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         /* Start master reading */
 630:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         INA226_I2C_slStatus |= (uint8) INA226_I2C_I2C_SSTAT_RD_BUSY;
 631:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         INA226_I2C_state     = INA226_I2C_I2C_FSM_SL_RD;
 632:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     }
 633:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     else
 634:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     /* RX direction: master writes into slave */
 635:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     {
 636:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         /* Calculate available buffer size */
 637:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         diffCount = (INA226_I2C_slWrBufSize - INA226_I2C_slWrBufIndex);
 638:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 639:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     #if (INA226_I2C_CY_SCBIP_V0)
 640:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         if(diffCount < INA226_I2C_I2C_FIFO_SIZE)
 641:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         /* Receive data: byte-by-byte */
 642:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         {
ARM GAS  C:\Users\tsien\AppData\Local\Temp\ccZSDu5r.s 			page 22


 643:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             INA226_I2C_SetRxInterruptMode(INA226_I2C_INTR_RX_NOT_EMPTY);
 644:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         }
 645:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         else
 646:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         /* Receive data: into RX FIFO */
 647:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         {
 648:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             if(diffCount == INA226_I2C_I2C_FIFO_SIZE)
 649:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             {
 650:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                 /* NACK when RX FIFO become FULL */
 651:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                 INA226_I2C_ENABLE_SLAVE_AUTO_DATA;
 652:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             }
 653:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             else
 654:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             {
 655:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                 /* Stretch clock when RX FIFO becomes FULL */
 656:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                 INA226_I2C_ENABLE_SLAVE_AUTO_DATA_ACK;
 657:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                 INA226_I2C_SetRxInterruptMode(INA226_I2C_INTR_RX_FULL);
 658:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             }
 659:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         }
 660:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 661:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     #else
 662:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         #if(INA226_I2C_CHECK_I2C_ACCEPT_ADDRESS)
 663:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         {
 664:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             /* Enable RX.NOT_EMPTY interrupt source to receive byte by byte.
 665:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             * The byte by byte receive is always chosen for the case when an addres
 666:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             * in RX FIFO. Ticket ID#175559.
 667:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             */
 668:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             INA226_I2C_SetRxInterruptMode(INA226_I2C_INTR_RX_NOT_EMPTY);
 669:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         }
 670:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         #else
 671:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         {
 672:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             if(diffCount < INA226_I2C_I2C_FIFO_SIZE)
 673:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             /* Receive data: byte-by-byte */
 674:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             {
 675:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                 INA226_I2C_SetRxInterruptMode(INA226_I2C_INTR_RX_NOT_EMPTY);
 676:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             }
 677:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             else
 678:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             /* Receive data: into RX FIFO */
 679:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             {
 680:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                 if(diffCount == INA226_I2C_I2C_FIFO_SIZE)
 681:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                 {
 682:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                     /* NACK when RX FIFO become FULL */
 683:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                     INA226_I2C_ENABLE_SLAVE_AUTO_DATA;
 684:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                 }
 685:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                 else
 686:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                 {
 687:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                     /* Stretch clock when RX FIFO becomes FULL */
 688:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                     INA226_I2C_ENABLE_SLAVE_AUTO_DATA_ACK;
 689:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                     INA226_I2C_SetRxInterruptMode(INA226_I2C_INTR_RX_FULL);
 690:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                                 }
 691:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             }
 692:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         }
 693:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         #endif
 694:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     #endif /* (INA226_I2C_CY_SCBIP_V0) */
 695:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 696:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         /* Start master reading */
 697:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         INA226_I2C_slStatus |= (uint8) INA226_I2C_I2C_SSTAT_WR_BUSY;
 698:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         INA226_I2C_state     = INA226_I2C_I2C_FSM_SL_WR;
 699:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     }
ARM GAS  C:\Users\tsien\AppData\Local\Temp\ccZSDu5r.s 			page 23


 700:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 701:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     /* Clear address match and stop history */
 702:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     INA226_I2C_ClearSlaveInterruptSource(INA226_I2C_INTR_SLAVE_ALL);
 703:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 704:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 #if (!INA226_I2C_CY_SCBIP_V0)
 705:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     /* Enable write stop interrupt source as it triggers after address was NACKed. 
 706:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     INA226_I2C_ENABLE_INTR_SLAVE(INA226_I2C_INTR_SLAVE_I2C_WRITE_STOP);
 707:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 #endif /* (!INA226_I2C_CY_SCBIP_V0) */
 708:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 709:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     /* ACK the address byte */
 710:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     INA226_I2C_I2C_SLAVE_GENERATE_ACK;
 711:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 }
 712:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             }
 713:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 714:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             /* INA226_I2C_INTR_RX_FULL:
 715:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             * Get data from the RX FIFO and decide whether to ACK or NACK the following bytes
 716:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             */
 717:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             if(INA226_I2C_CHECK_INTR_RX_MASKED(INA226_I2C_INTR_RX_FULL))
 718:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             {
 719:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 /* Calculate available buffer size to take into account that RX FIFO is FULL */
 720:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 diffCount =  INA226_I2C_slWrBufSize -
 721:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             (INA226_I2C_slWrBufIndex + INA226_I2C_I2C_FIFO_SIZE);
 722:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 723:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 if(diffCount > INA226_I2C_I2C_FIFO_SIZE) /* Proceed transaction */
 724:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 {
 725:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     diffCount   = INA226_I2C_I2C_FIFO_SIZE;
 726:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     endTransfer = 0u;  /* Continue active transfer */
 727:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 }
 728:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 else /* End when FIFO becomes FULL again */
 729:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 {
 730:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     endTransfer = INA226_I2C_I2C_CMPLT_ANY_TRANSFER;
 731:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 }
 732:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 733:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 for(; (0u != diffCount); diffCount--)
 734:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 {
 735:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     /* Put data in component buffer */
 736:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     INA226_I2C_slWrBufPtr[INA226_I2C_slWrBufIndex] = (uint8) INA226_I2C_RX_FIFO_RD_
 737:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     INA226_I2C_slWrBufIndex++;
 738:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 }
 739:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 740:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 if(0u != endTransfer) /* End transfer sending NACK */
 741:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 {
 742:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     INA226_I2C_ENABLE_SLAVE_AUTO_DATA_NACK;
 743:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 744:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     /* INTR_RX_FULL triggers earlier than INTR_SLAVE_I2C_STOP:
 745:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     * disable all RX interrupt sources.
 746:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     */
 747:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     INA226_I2C_SetRxInterruptMode(INA226_I2C_NO_INTR_SOURCES);
 748:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 }
 749:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 750:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 INA226_I2C_ClearRxInterruptSource(INA226_I2C_INTR_RX_FULL);
 751:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             }
 752:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             /* INA226_I2C_INTR_RX_NOT_EMPTY:
 753:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             * The buffer size is less than 8: it requires processing in byte-by-byte mode.
 754:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             */
 755:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             else if(INA226_I2C_CHECK_INTR_RX_MASKED(INA226_I2C_INTR_RX_NOT_EMPTY))
 756:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             {
ARM GAS  C:\Users\tsien\AppData\Local\Temp\ccZSDu5r.s 			page 24


 757:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 diffCount = INA226_I2C_RX_FIFO_RD_REG;
 758:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 759:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 if(INA226_I2C_slWrBufIndex < INA226_I2C_slWrBufSize)
 760:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 {
 761:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     INA226_I2C_I2C_SLAVE_GENERATE_ACK;
 762:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 763:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     /* Put data into component buffer */
 764:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     INA226_I2C_slWrBufPtr[INA226_I2C_slWrBufIndex] = (uint8) diffCount;
 765:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     INA226_I2C_slWrBufIndex++;
 766:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 }
 767:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 else /* Overflow: there is no space in write buffer */
 768:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 {
 769:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     INA226_I2C_I2C_SLAVE_GENERATE_NACK;
 770:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 771:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     INA226_I2C_slStatus |= (uint8) INA226_I2C_I2C_SSTAT_WR_OVFL;
 772:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 }
 773:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 774:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 INA226_I2C_ClearRxInterruptSource(INA226_I2C_INTR_RX_NOT_EMPTY);
 775:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             }
 776:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             else
 777:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             {
 778:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 /* Does nothing */
 779:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             }
 780:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 781:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 782:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             /* INA226_I2C_INTR_TX_EMPTY:
 783:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             * The master reads the slave: provide data to read or 0xFF in the case of the end of th
 784:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             * The overflow condition must be captured, but not set until the end of transaction.
 785:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             * There is a possibility of a false overflow due to TX FIFO utilization.
 786:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             */
 787:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             if(INA226_I2C_CHECK_INTR_TX_MASKED(INA226_I2C_INTR_TX_EMPTY))
 788:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             {
 789:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 while(INA226_I2C_I2C_FIFO_SIZE != INA226_I2C_GET_TX_FIFO_ENTRIES)
 790:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 {
 791:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     /* Temporary slRdBufIndexTmp is used because the master can NACK the byte and
 792:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     * index roll-back is required in this case. The slRdBufIndex is updated at the 
 793:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     * of the read transfer.
 794:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     */
 795:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     if(INA226_I2C_slRdBufIndexTmp < INA226_I2C_slRdBufSize)
 796:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     /* Data from buffer */
 797:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     {
 798:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         INA226_I2C_TX_FIFO_WR_REG = (uint32) INA226_I2C_slRdBufPtr[INA226_I2C_slRdB
 799:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         INA226_I2C_slRdBufIndexTmp++;
 800:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     }
 801:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     else
 802:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     /* Probably Overflow */
 803:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     {
 804:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         INA226_I2C_TX_FIFO_WR_REG = INA226_I2C_I2C_SLAVE_OVFL_RETURN;
 805:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 806:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         if(INA226_I2C_slOverFlowCount <= INA226_I2C_I2C_TX_OVERFLOW_COUNT)
 807:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         {
 808:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             /* Get counter in range of overflow. */
 809:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                             INA226_I2C_slOverFlowCount++;
 810:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                         }
 811:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                     }
 812:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 }
 813:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
ARM GAS  C:\Users\tsien\AppData\Local\Temp\ccZSDu5r.s 			page 25


 814:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****                 INA226_I2C_ClearTxInterruptSource(INA226_I2C_INTR_TX_EMPTY);
 815:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             }
 816:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 817:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****         }  /* (INA226_I2C_I2C_SLAVE) */
 818:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****         #endif
 819:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****     }
 820:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 821:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 822:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****     /* FSM EXIT:
 823:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****     * Slave:  INTR_SLAVE_I2C_BUS_ERROR, INTR_SLAVE_I2C_ARB_LOST
 824:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****     * Master: INTR_MASTER_I2C_BUS_ERROR, INTR_MASTER_I2C_ARB_LOST.
 825:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****     */
 826:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****     else
 827:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****     {
 828:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****         INA226_I2C_I2CFwBlockReset();
 543              		.loc 1 828 0
 544 02b2 FFF7FEFF 		bl	INA226_I2C_I2CFwBlockReset
 545              	.LVL34:
 546              	.L1:
 829:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****         
 830:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****     #ifdef INA226_I2C_I2C_SLAVE_CMPLT_CALLBACK
 831:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****         #if(INA226_I2C_I2C_SLAVE)
 832:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****         {
 833:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             /* Error condition: read or write complete is set */
 834:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****             INA226_I2C_I2C_SlaveCompleteCallback();
 835:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****         }
 836:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****         #endif
 837:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****     #endif /* INA226_I2C_I2C_SLAVE_CMPLT_CALLBACK */
 838:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****     }
 839:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 840:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** #ifdef INA226_I2C_I2C_ISR_EXIT_CALLBACK
 841:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c ****     INA226_I2C_I2C_ISR_ExitCallback();
 842:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** #endif /* INA226_I2C_I2C_ISR_EXIT_CALLBACK */
 843:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** 
 844:Generated_Source\PSoC4/INA226_I2C_I2C_INT.c **** }
 547              		.loc 1 844 0
 548              		@ sp needed
 549 02b6 10BD     		pop	{r4, pc}
 550              	.L42:
 551              		.align	2
 552              	.L41:
 553 02b8 00000000 		.word	INA226_I2C_customIntrHandler
 554 02bc 8C0E0740 		.word	1074204300
 555 02c0 880E0740 		.word	1074204296
 556 02c4 00000000 		.word	INA226_I2C_state
 557 02c8 0C0F0740 		.word	1074204428
 558 02cc 00000000 		.word	INA226_I2C_mstrStatus
 559 02d0 000F0740 		.word	1074204416
 560 02d4 00000000 		.word	INA226_I2C_mstrWrBufSize
 561 02d8 880F0740 		.word	1074204552
 562 02dc CC0F0740 		.word	1074204620
 563 02e0 00000000 		.word	INA226_I2C_mstrRdBufSize
 564 02e4 08030740 		.word	1074201352
 565 02e8 00000000 		.word	INA226_I2C_mstrRdBufIndex
 566 02ec 60000740 		.word	1074200672
 567 02f0 FFFEFFFF 		.word	-257
 568 02f4 00000000 		.word	INA226_I2C_mstrRdBufPtr
ARM GAS  C:\Users\tsien\AppData\Local\Temp\ccZSDu5r.s 			page 26


 569 02f8 40030740 		.word	1074201408
 570 02fc 68000740 		.word	1074200680
 571 0300 ED0F0000 		.word	4077
 572 0304 C00F0740 		.word	1074204608
 573 0308 08020740 		.word	1074201096
 574 030c 00000000 		.word	INA226_I2C_mstrWrBufIndexTmp
 575 0310 00000000 		.word	INA226_I2C_mstrWrBufIndex
 576 0314 04020740 		.word	1074201092
 577 0318 FFFFFEFF 		.word	-65537
 578 031c 8C0F0740 		.word	1074204556
 579 0320 00000000 		.word	INA226_I2C_mstrWrBufPtr
 580 0324 40020740 		.word	1074201152
 581 0328 F3070000 		.word	2035
 582 032c 800F0740 		.word	1074204544
 583 0330 C80F0740 		.word	1074204616
 584 0334 00000000 		.word	INA226_I2C_mstrControl
 585 0338 64000740 		.word	1074200676
 586              		.cfi_endproc
 587              	.LFE0:
 588              		.size	INA226_I2C_I2C_ISR, .-INA226_I2C_I2C_ISR
 589              		.text
 590              	.Letext0:
 591              		.file 2 "Generated_Source\\PSoC4/cytypes.h"
 592              		.file 3 "Generated_Source\\PSoC4\\INA226_I2C_PVT.h"
 593              		.file 4 "Generated_Source\\PSoC4\\INA226_I2C_I2C_PVT.h"
 594              		.section	.debug_info,"",%progbits
 595              	.Ldebug_info0:
 596 0000 A4010000 		.4byte	0x1a4
 597 0004 0400     		.2byte	0x4
 598 0006 00000000 		.4byte	.Ldebug_abbrev0
 599 000a 04       		.byte	0x4
 600 000b 01       		.uleb128 0x1
 601 000c 06020000 		.4byte	.LASF32
 602 0010 0C       		.byte	0xc
 603 0011 40010000 		.4byte	.LASF33
 604 0015 96000000 		.4byte	.LASF34
 605 0019 00000000 		.4byte	.Ldebug_ranges0+0
 606 001d 00000000 		.4byte	0
 607 0021 00000000 		.4byte	.Ldebug_line0
 608 0025 02       		.uleb128 0x2
 609 0026 01       		.byte	0x1
 610 0027 06       		.byte	0x6
 611 0028 1F030000 		.4byte	.LASF0
 612 002c 02       		.uleb128 0x2
 613 002d 01       		.byte	0x1
 614 002e 08       		.byte	0x8
 615 002f 32010000 		.4byte	.LASF1
 616 0033 02       		.uleb128 0x2
 617 0034 02       		.byte	0x2
 618 0035 05       		.byte	0x5
 619 0036 E6020000 		.4byte	.LASF2
 620 003a 02       		.uleb128 0x2
 621 003b 02       		.byte	0x2
 622 003c 07       		.byte	0x7
 623 003d 37000000 		.4byte	.LASF3
 624 0041 02       		.uleb128 0x2
 625 0042 04       		.byte	0x4
ARM GAS  C:\Users\tsien\AppData\Local\Temp\ccZSDu5r.s 			page 27


 626 0043 05       		.byte	0x5
 627 0044 0A030000 		.4byte	.LASF4
 628 0048 02       		.uleb128 0x2
 629 0049 04       		.byte	0x4
 630 004a 07       		.byte	0x7
 631 004b 74000000 		.4byte	.LASF5
 632 004f 02       		.uleb128 0x2
 633 0050 08       		.byte	0x8
 634 0051 05       		.byte	0x5
 635 0052 9D020000 		.4byte	.LASF6
 636 0056 02       		.uleb128 0x2
 637 0057 08       		.byte	0x8
 638 0058 07       		.byte	0x7
 639 0059 CF010000 		.4byte	.LASF7
 640 005d 03       		.uleb128 0x3
 641 005e 04       		.byte	0x4
 642 005f 05       		.byte	0x5
 643 0060 696E7400 		.ascii	"int\000"
 644 0064 02       		.uleb128 0x2
 645 0065 04       		.byte	0x4
 646 0066 07       		.byte	0x7
 647 0067 C2010000 		.4byte	.LASF8
 648 006b 04       		.uleb128 0x4
 649 006c 90000000 		.4byte	.LASF9
 650 0070 02       		.byte	0x2
 651 0071 FB01     		.2byte	0x1fb
 652 0073 2C000000 		.4byte	0x2c
 653 0077 04       		.uleb128 0x4
 654 0078 A3010000 		.4byte	.LASF10
 655 007c 02       		.byte	0x2
 656 007d FC01     		.2byte	0x1fc
 657 007f 3A000000 		.4byte	0x3a
 658 0083 04       		.uleb128 0x4
 659 0084 AA010000 		.4byte	.LASF11
 660 0088 02       		.byte	0x2
 661 0089 FD01     		.2byte	0x1fd
 662 008b 48000000 		.4byte	0x48
 663 008f 02       		.uleb128 0x2
 664 0090 04       		.byte	0x4
 665 0091 04       		.byte	0x4
 666 0092 56000000 		.4byte	.LASF12
 667 0096 02       		.uleb128 0x2
 668 0097 08       		.byte	0x8
 669 0098 04       		.byte	0x4
 670 0099 6C010000 		.4byte	.LASF13
 671 009d 02       		.uleb128 0x2
 672 009e 01       		.byte	0x1
 673 009f 08       		.byte	0x8
 674 00a0 AB020000 		.4byte	.LASF14
 675 00a4 05       		.uleb128 0x5
 676 00a5 6B000000 		.4byte	0x6b
 677 00a9 05       		.uleb128 0x5
 678 00aa 77000000 		.4byte	0x77
 679 00ae 04       		.uleb128 0x4
 680 00af 00000000 		.4byte	.LASF15
 681 00b3 02       		.byte	0x2
 682 00b4 A702     		.2byte	0x2a7
ARM GAS  C:\Users\tsien\AppData\Local\Temp\ccZSDu5r.s 			page 28


 683 00b6 BA000000 		.4byte	0xba
 684 00ba 05       		.uleb128 0x5
 685 00bb 83000000 		.4byte	0x83
 686 00bf 04       		.uleb128 0x4
 687 00c0 E6010000 		.4byte	.LASF16
 688 00c4 02       		.byte	0x2
 689 00c5 B702     		.2byte	0x2b7
 690 00c7 CB000000 		.4byte	0xcb
 691 00cb 06       		.uleb128 0x6
 692 00cc 04       		.byte	0x4
 693 00cd D1000000 		.4byte	0xd1
 694 00d1 07       		.uleb128 0x7
 695 00d2 02       		.uleb128 0x2
 696 00d3 08       		.byte	0x8
 697 00d4 04       		.byte	0x4
 698 00d5 13030000 		.4byte	.LASF17
 699 00d9 02       		.uleb128 0x2
 700 00da 04       		.byte	0x4
 701 00db 07       		.byte	0x7
 702 00dc 94020000 		.4byte	.LASF18
 703 00e0 08       		.uleb128 0x8
 704 00e1 F3010000 		.4byte	.LASF35
 705 00e5 01       		.byte	0x1
 706 00e6 1F       		.byte	0x1f
 707 00e7 00000000 		.4byte	.LFB0
 708 00eb 3C030000 		.4byte	.LFE0-.LFB0
 709 00ef 01       		.uleb128 0x1
 710 00f0 9C       		.byte	0x9c
 711 00f1 1D010000 		.4byte	0x11d
 712 00f5 09       		.uleb128 0x9
 713 00f6 86000000 		.4byte	.LASF19
 714 00fa 01       		.byte	0x1
 715 00fb 21       		.byte	0x21
 716 00fc 83000000 		.4byte	0x83
 717 0100 00000000 		.4byte	.LLST0
 718 0104 09       		.uleb128 0x9
 719 0105 4A000000 		.4byte	.LASF20
 720 0109 01       		.byte	0x1
 721 010a 22       		.byte	0x22
 722 010b 83000000 		.4byte	0x83
 723 010f 35000000 		.4byte	.LLST1
 724 0113 0A       		.uleb128 0xa
 725 0114 B6020000 		.4byte	.LVL34
 726 0118 9C010000 		.4byte	0x19c
 727 011c 00       		.byte	0
 728 011d 0B       		.uleb128 0xb
 729 011e 15010000 		.4byte	.LASF21
 730 0122 03       		.byte	0x3
 731 0123 3B       		.byte	0x3b
 732 0124 BF000000 		.4byte	0xbf
 733 0128 0B       		.uleb128 0xb
 734 0129 B1010000 		.4byte	.LASF22
 735 012d 04       		.byte	0x4
 736 012e 1E       		.byte	0x1e
 737 012f A4000000 		.4byte	0xa4
 738 0133 0B       		.uleb128 0xb
 739 0134 73010000 		.4byte	.LASF23
ARM GAS  C:\Users\tsien\AppData\Local\Temp\ccZSDu5r.s 			page 29


 740 0138 04       		.byte	0x4
 741 0139 31       		.byte	0x31
 742 013a A9000000 		.4byte	0xa9
 743 013e 0B       		.uleb128 0xb
 744 013f 2B030000 		.4byte	.LASF24
 745 0143 04       		.byte	0x4
 746 0144 32       		.byte	0x32
 747 0145 A4000000 		.4byte	0xa4
 748 0149 0B       		.uleb128 0xb
 749 014a 06000000 		.4byte	.LASF25
 750 014e 04       		.byte	0x4
 751 014f 35       		.byte	0x35
 752 0150 54010000 		.4byte	0x154
 753 0154 06       		.uleb128 0x6
 754 0155 04       		.byte	0x4
 755 0156 A4000000 		.4byte	0xa4
 756 015a 0B       		.uleb128 0xb
 757 015b B0020000 		.4byte	.LASF26
 758 015f 04       		.byte	0x4
 759 0160 36       		.byte	0x36
 760 0161 BA000000 		.4byte	0xba
 761 0165 0B       		.uleb128 0xb
 762 0166 F0020000 		.4byte	.LASF27
 763 016a 04       		.byte	0x4
 764 016b 37       		.byte	0x37
 765 016c BA000000 		.4byte	0xba
 766 0170 0B       		.uleb128 0xb
 767 0171 5C000000 		.4byte	.LASF28
 768 0175 04       		.byte	0x4
 769 0176 3A       		.byte	0x3a
 770 0177 54010000 		.4byte	0x154
 771 017b 0B       		.uleb128 0xb
 772 017c 1E000000 		.4byte	.LASF29
 773 0180 04       		.byte	0x4
 774 0181 3B       		.byte	0x3b
 775 0182 BA000000 		.4byte	0xba
 776 0186 0B       		.uleb128 0xb
 777 0187 89010000 		.4byte	.LASF30
 778 018b 04       		.byte	0x4
 779 018c 3C       		.byte	0x3c
 780 018d BA000000 		.4byte	0xba
 781 0191 0B       		.uleb128 0xb
 782 0192 C9020000 		.4byte	.LASF31
 783 0196 04       		.byte	0x4
 784 0197 3D       		.byte	0x3d
 785 0198 BA000000 		.4byte	0xba
 786 019c 0C       		.uleb128 0xc
 787 019d FA000000 		.4byte	.LASF36
 788 01a1 FA000000 		.4byte	.LASF36
 789 01a5 04       		.byte	0x4
 790 01a6 4D       		.byte	0x4d
 791 01a7 00       		.byte	0
 792              		.section	.debug_abbrev,"",%progbits
 793              	.Ldebug_abbrev0:
 794 0000 01       		.uleb128 0x1
 795 0001 11       		.uleb128 0x11
 796 0002 01       		.byte	0x1
ARM GAS  C:\Users\tsien\AppData\Local\Temp\ccZSDu5r.s 			page 30


 797 0003 25       		.uleb128 0x25
 798 0004 0E       		.uleb128 0xe
 799 0005 13       		.uleb128 0x13
 800 0006 0B       		.uleb128 0xb
 801 0007 03       		.uleb128 0x3
 802 0008 0E       		.uleb128 0xe
 803 0009 1B       		.uleb128 0x1b
 804 000a 0E       		.uleb128 0xe
 805 000b 55       		.uleb128 0x55
 806 000c 17       		.uleb128 0x17
 807 000d 11       		.uleb128 0x11
 808 000e 01       		.uleb128 0x1
 809 000f 10       		.uleb128 0x10
 810 0010 17       		.uleb128 0x17
 811 0011 00       		.byte	0
 812 0012 00       		.byte	0
 813 0013 02       		.uleb128 0x2
 814 0014 24       		.uleb128 0x24
 815 0015 00       		.byte	0
 816 0016 0B       		.uleb128 0xb
 817 0017 0B       		.uleb128 0xb
 818 0018 3E       		.uleb128 0x3e
 819 0019 0B       		.uleb128 0xb
 820 001a 03       		.uleb128 0x3
 821 001b 0E       		.uleb128 0xe
 822 001c 00       		.byte	0
 823 001d 00       		.byte	0
 824 001e 03       		.uleb128 0x3
 825 001f 24       		.uleb128 0x24
 826 0020 00       		.byte	0
 827 0021 0B       		.uleb128 0xb
 828 0022 0B       		.uleb128 0xb
 829 0023 3E       		.uleb128 0x3e
 830 0024 0B       		.uleb128 0xb
 831 0025 03       		.uleb128 0x3
 832 0026 08       		.uleb128 0x8
 833 0027 00       		.byte	0
 834 0028 00       		.byte	0
 835 0029 04       		.uleb128 0x4
 836 002a 16       		.uleb128 0x16
 837 002b 00       		.byte	0
 838 002c 03       		.uleb128 0x3
 839 002d 0E       		.uleb128 0xe
 840 002e 3A       		.uleb128 0x3a
 841 002f 0B       		.uleb128 0xb
 842 0030 3B       		.uleb128 0x3b
 843 0031 05       		.uleb128 0x5
 844 0032 49       		.uleb128 0x49
 845 0033 13       		.uleb128 0x13
 846 0034 00       		.byte	0
 847 0035 00       		.byte	0
 848 0036 05       		.uleb128 0x5
 849 0037 35       		.uleb128 0x35
 850 0038 00       		.byte	0
 851 0039 49       		.uleb128 0x49
 852 003a 13       		.uleb128 0x13
 853 003b 00       		.byte	0
ARM GAS  C:\Users\tsien\AppData\Local\Temp\ccZSDu5r.s 			page 31


 854 003c 00       		.byte	0
 855 003d 06       		.uleb128 0x6
 856 003e 0F       		.uleb128 0xf
 857 003f 00       		.byte	0
 858 0040 0B       		.uleb128 0xb
 859 0041 0B       		.uleb128 0xb
 860 0042 49       		.uleb128 0x49
 861 0043 13       		.uleb128 0x13
 862 0044 00       		.byte	0
 863 0045 00       		.byte	0
 864 0046 07       		.uleb128 0x7
 865 0047 15       		.uleb128 0x15
 866 0048 00       		.byte	0
 867 0049 27       		.uleb128 0x27
 868 004a 19       		.uleb128 0x19
 869 004b 00       		.byte	0
 870 004c 00       		.byte	0
 871 004d 08       		.uleb128 0x8
 872 004e 2E       		.uleb128 0x2e
 873 004f 01       		.byte	0x1
 874 0050 3F       		.uleb128 0x3f
 875 0051 19       		.uleb128 0x19
 876 0052 03       		.uleb128 0x3
 877 0053 0E       		.uleb128 0xe
 878 0054 3A       		.uleb128 0x3a
 879 0055 0B       		.uleb128 0xb
 880 0056 3B       		.uleb128 0x3b
 881 0057 0B       		.uleb128 0xb
 882 0058 27       		.uleb128 0x27
 883 0059 19       		.uleb128 0x19
 884 005a 11       		.uleb128 0x11
 885 005b 01       		.uleb128 0x1
 886 005c 12       		.uleb128 0x12
 887 005d 06       		.uleb128 0x6
 888 005e 40       		.uleb128 0x40
 889 005f 18       		.uleb128 0x18
 890 0060 9642     		.uleb128 0x2116
 891 0062 19       		.uleb128 0x19
 892 0063 01       		.uleb128 0x1
 893 0064 13       		.uleb128 0x13
 894 0065 00       		.byte	0
 895 0066 00       		.byte	0
 896 0067 09       		.uleb128 0x9
 897 0068 34       		.uleb128 0x34
 898 0069 00       		.byte	0
 899 006a 03       		.uleb128 0x3
 900 006b 0E       		.uleb128 0xe
 901 006c 3A       		.uleb128 0x3a
 902 006d 0B       		.uleb128 0xb
 903 006e 3B       		.uleb128 0x3b
 904 006f 0B       		.uleb128 0xb
 905 0070 49       		.uleb128 0x49
 906 0071 13       		.uleb128 0x13
 907 0072 02       		.uleb128 0x2
 908 0073 17       		.uleb128 0x17
 909 0074 00       		.byte	0
 910 0075 00       		.byte	0
ARM GAS  C:\Users\tsien\AppData\Local\Temp\ccZSDu5r.s 			page 32


 911 0076 0A       		.uleb128 0xa
 912 0077 898201   		.uleb128 0x4109
 913 007a 00       		.byte	0
 914 007b 11       		.uleb128 0x11
 915 007c 01       		.uleb128 0x1
 916 007d 31       		.uleb128 0x31
 917 007e 13       		.uleb128 0x13
 918 007f 00       		.byte	0
 919 0080 00       		.byte	0
 920 0081 0B       		.uleb128 0xb
 921 0082 34       		.uleb128 0x34
 922 0083 00       		.byte	0
 923 0084 03       		.uleb128 0x3
 924 0085 0E       		.uleb128 0xe
 925 0086 3A       		.uleb128 0x3a
 926 0087 0B       		.uleb128 0xb
 927 0088 3B       		.uleb128 0x3b
 928 0089 0B       		.uleb128 0xb
 929 008a 49       		.uleb128 0x49
 930 008b 13       		.uleb128 0x13
 931 008c 3F       		.uleb128 0x3f
 932 008d 19       		.uleb128 0x19
 933 008e 3C       		.uleb128 0x3c
 934 008f 19       		.uleb128 0x19
 935 0090 00       		.byte	0
 936 0091 00       		.byte	0
 937 0092 0C       		.uleb128 0xc
 938 0093 2E       		.uleb128 0x2e
 939 0094 00       		.byte	0
 940 0095 3F       		.uleb128 0x3f
 941 0096 19       		.uleb128 0x19
 942 0097 3C       		.uleb128 0x3c
 943 0098 19       		.uleb128 0x19
 944 0099 6E       		.uleb128 0x6e
 945 009a 0E       		.uleb128 0xe
 946 009b 03       		.uleb128 0x3
 947 009c 0E       		.uleb128 0xe
 948 009d 3A       		.uleb128 0x3a
 949 009e 0B       		.uleb128 0xb
 950 009f 3B       		.uleb128 0x3b
 951 00a0 0B       		.uleb128 0xb
 952 00a1 00       		.byte	0
 953 00a2 00       		.byte	0
 954 00a3 00       		.byte	0
 955              		.section	.debug_loc,"",%progbits
 956              	.Ldebug_loc0:
 957              	.LLST0:
 958 0000 24010000 		.4byte	.LVL16
 959 0004 36010000 		.4byte	.LVL18
 960 0008 0100     		.2byte	0x1
 961 000a 54       		.byte	0x54
 962 000b 36010000 		.4byte	.LVL18
 963 000f 3C010000 		.4byte	.LVL19
 964 0013 0200     		.2byte	0x2
 965 0015 38       		.byte	0x38
 966 0016 9F       		.byte	0x9f
 967 0017 3C010000 		.4byte	.LVL19
ARM GAS  C:\Users\tsien\AppData\Local\Temp\ccZSDu5r.s 			page 33


 968 001b 3E010000 		.4byte	.LVL20
 969 001f 0100     		.2byte	0x1
 970 0021 54       		.byte	0x54
 971 0022 40010000 		.4byte	.LVL21
 972 0026 60010000 		.4byte	.LVL23
 973 002a 0100     		.2byte	0x1
 974 002c 54       		.byte	0x54
 975 002d 00000000 		.4byte	0
 976 0031 00000000 		.4byte	0
 977              	.LLST1:
 978 0035 02000000 		.4byte	.LVL0
 979 0039 36000000 		.4byte	.LVL2
 980 003d 0200     		.2byte	0x2
 981 003f 30       		.byte	0x30
 982 0040 9F       		.byte	0x9f
 983 0041 36000000 		.4byte	.LVL2
 984 0045 3A000000 		.4byte	.LVL3
 985 0049 0200     		.2byte	0x2
 986 004b 31       		.byte	0x31
 987 004c 9F       		.byte	0x9f
 988 004d 3A000000 		.4byte	.LVL3
 989 0051 3C000000 		.4byte	.LVL4
 990 0055 0200     		.2byte	0x2
 991 0057 30       		.byte	0x30
 992 0058 9F       		.byte	0x9f
 993 0059 3C000000 		.4byte	.LVL4
 994 005d 4A000000 		.4byte	.LVL5
 995 0061 0100     		.2byte	0x1
 996 0063 53       		.byte	0x53
 997 0064 50000000 		.4byte	.LVL6
 998 0068 52000000 		.4byte	.LVL7
 999 006c 0200     		.2byte	0x2
 1000 006e 31       		.byte	0x31
 1001 006f 9F       		.byte	0x9f
 1002 0070 52000000 		.4byte	.LVL7
 1003 0074 74000000 		.4byte	.LVL8
 1004 0078 0100     		.2byte	0x1
 1005 007a 53       		.byte	0x53
 1006 007b 74000000 		.4byte	.LVL8
 1007 007f 76000000 		.4byte	.LVL9
 1008 0083 0200     		.2byte	0x2
 1009 0085 30       		.byte	0x30
 1010 0086 9F       		.byte	0x9f
 1011 0087 76000000 		.4byte	.LVL9
 1012 008b 8C000000 		.4byte	.LVL10
 1013 008f 0100     		.2byte	0x1
 1014 0091 53       		.byte	0x53
 1015 0092 AC000000 		.4byte	.LVL11
 1016 0096 C0000000 		.4byte	.LVL12
 1017 009a 0100     		.2byte	0x1
 1018 009c 53       		.byte	0x53
 1019 009d CE000000 		.4byte	.LVL13
 1020 00a1 D2000000 		.4byte	.LVL14
 1021 00a5 0200     		.2byte	0x2
 1022 00a7 31       		.byte	0x31
 1023 00a8 9F       		.byte	0x9f
 1024 00a9 D2000000 		.4byte	.LVL14
ARM GAS  C:\Users\tsien\AppData\Local\Temp\ccZSDu5r.s 			page 34


 1025 00ad 32010000 		.4byte	.LVL17
 1026 00b1 0100     		.2byte	0x1
 1027 00b3 53       		.byte	0x53
 1028 00b4 36010000 		.4byte	.LVL18
 1029 00b8 3C010000 		.4byte	.LVL19
 1030 00bc 0200     		.2byte	0x2
 1031 00be 31       		.byte	0x31
 1032 00bf 9F       		.byte	0x9f
 1033 00c0 3C010000 		.4byte	.LVL19
 1034 00c4 A8010000 		.4byte	.LVL25
 1035 00c8 0100     		.2byte	0x1
 1036 00ca 53       		.byte	0x53
 1037 00cb EE010000 		.4byte	.LVL26
 1038 00cf F2010000 		.4byte	.LVL27
 1039 00d3 0200     		.2byte	0x2
 1040 00d5 31       		.byte	0x31
 1041 00d6 9F       		.byte	0x9f
 1042 00d7 F2010000 		.4byte	.LVL27
 1043 00db 50020000 		.4byte	.LVL28
 1044 00df 0100     		.2byte	0x1
 1045 00e1 53       		.byte	0x53
 1046 00e2 56020000 		.4byte	.LVL29
 1047 00e6 58020000 		.4byte	.LVL30
 1048 00ea 0200     		.2byte	0x2
 1049 00ec 31       		.byte	0x31
 1050 00ed 9F       		.byte	0x9f
 1051 00ee 58020000 		.4byte	.LVL30
 1052 00f2 62020000 		.4byte	.LVL31
 1053 00f6 0100     		.2byte	0x1
 1054 00f8 53       		.byte	0x53
 1055 00f9 AA020000 		.4byte	.LVL32
 1056 00fd AC020000 		.4byte	.LVL33
 1057 0101 0100     		.2byte	0x1
 1058 0103 53       		.byte	0x53
 1059 0104 00000000 		.4byte	0
 1060 0108 00000000 		.4byte	0
 1061              		.section	.debug_aranges,"",%progbits
 1062 0000 1C000000 		.4byte	0x1c
 1063 0004 0200     		.2byte	0x2
 1064 0006 00000000 		.4byte	.Ldebug_info0
 1065 000a 04       		.byte	0x4
 1066 000b 00       		.byte	0
 1067 000c 0000     		.2byte	0
 1068 000e 0000     		.2byte	0
 1069 0010 00000000 		.4byte	.LFB0
 1070 0014 3C030000 		.4byte	.LFE0-.LFB0
 1071 0018 00000000 		.4byte	0
 1072 001c 00000000 		.4byte	0
 1073              		.section	.debug_ranges,"",%progbits
 1074              	.Ldebug_ranges0:
 1075 0000 00000000 		.4byte	.LFB0
 1076 0004 3C030000 		.4byte	.LFE0
 1077 0008 00000000 		.4byte	0
 1078 000c 00000000 		.4byte	0
 1079              		.section	.debug_line,"",%progbits
 1080              	.Ldebug_line0:
 1081 0000 70010000 		.section	.debug_str,"MS",%progbits,1
ARM GAS  C:\Users\tsien\AppData\Local\Temp\ccZSDu5r.s 			page 35


 1081      02007B00 
 1081      00000201 
 1081      FB0E0D00 
 1081      01010101 
 1082              	.LASF15:
 1083 0000 72656733 		.ascii	"reg32\000"
 1083      3200
 1084              	.LASF25:
 1085 0006 494E4132 		.ascii	"INA226_I2C_mstrRdBufPtr\000"
 1085      32365F49 
 1085      32435F6D 
 1085      73747252 
 1085      64427566 
 1086              	.LASF29:
 1087 001e 494E4132 		.ascii	"INA226_I2C_mstrWrBufSize\000"
 1087      32365F49 
 1087      32435F6D 
 1087      73747257 
 1087      72427566 
 1088              	.LASF3:
 1089 0037 73686F72 		.ascii	"short unsigned int\000"
 1089      7420756E 
 1089      7369676E 
 1089      65642069 
 1089      6E7400
 1090              	.LASF20:
 1091 004a 656E6454 		.ascii	"endTransfer\000"
 1091      72616E73 
 1091      66657200 
 1092              	.LASF12:
 1093 0056 666C6F61 		.ascii	"float\000"
 1093      7400
 1094              	.LASF28:
 1095 005c 494E4132 		.ascii	"INA226_I2C_mstrWrBufPtr\000"
 1095      32365F49 
 1095      32435F6D 
 1095      73747257 
 1095      72427566 
 1096              	.LASF5:
 1097 0074 6C6F6E67 		.ascii	"long unsigned int\000"
 1097      20756E73 
 1097      69676E65 
 1097      6420696E 
 1097      7400
 1098              	.LASF19:
 1099 0086 64696666 		.ascii	"diffCount\000"
 1099      436F756E 
 1099      7400
 1100              	.LASF9:
 1101 0090 75696E74 		.ascii	"uint8\000"
 1101      3800
 1102              	.LASF34:
 1103 0096 433A5C55 		.ascii	"C:\\Users\\tsien\\Documents\\GitHub\\Battery_Manage"
 1103      73657273 
 1103      5C747369 
 1103      656E5C44 
 1103      6F63756D 
ARM GAS  C:\Users\tsien\AppData\Local\Temp\ccZSDu5r.s 			page 36


 1104 00c4 6D656E74 		.ascii	"ment_Board_PY2023\\BatteryBalance\\BatteryBalance.c"
 1104      5F426F61 
 1104      72645F50 
 1104      59323032 
 1104      335C4261 
 1105 00f5 7964736E 		.ascii	"ydsn\000"
 1105      00
 1106              	.LASF36:
 1107 00fa 494E4132 		.ascii	"INA226_I2C_I2CFwBlockReset\000"
 1107      32365F49 
 1107      32435F49 
 1107      32434677 
 1107      426C6F63 
 1108              	.LASF21:
 1109 0115 494E4132 		.ascii	"INA226_I2C_customIntrHandler\000"
 1109      32365F49 
 1109      32435F63 
 1109      7573746F 
 1109      6D496E74 
 1110              	.LASF1:
 1111 0132 756E7369 		.ascii	"unsigned char\000"
 1111      676E6564 
 1111      20636861 
 1111      7200
 1112              	.LASF33:
 1113 0140 47656E65 		.ascii	"Generated_Source\\PSoC4\\INA226_I2C_I2C_INT.c\000"
 1113      72617465 
 1113      645F536F 
 1113      75726365 
 1113      5C50536F 
 1114              	.LASF13:
 1115 016c 646F7562 		.ascii	"double\000"
 1115      6C6500
 1116              	.LASF23:
 1117 0173 494E4132 		.ascii	"INA226_I2C_mstrStatus\000"
 1117      32365F49 
 1117      32435F6D 
 1117      73747253 
 1117      74617475 
 1118              	.LASF30:
 1119 0189 494E4132 		.ascii	"INA226_I2C_mstrWrBufIndex\000"
 1119      32365F49 
 1119      32435F6D 
 1119      73747257 
 1119      72427566 
 1120              	.LASF10:
 1121 01a3 75696E74 		.ascii	"uint16\000"
 1121      313600
 1122              	.LASF11:
 1123 01aa 75696E74 		.ascii	"uint32\000"
 1123      333200
 1124              	.LASF22:
 1125 01b1 494E4132 		.ascii	"INA226_I2C_state\000"
 1125      32365F49 
 1125      32435F73 
 1125      74617465 
 1125      00
ARM GAS  C:\Users\tsien\AppData\Local\Temp\ccZSDu5r.s 			page 37


 1126              	.LASF8:
 1127 01c2 756E7369 		.ascii	"unsigned int\000"
 1127      676E6564 
 1127      20696E74 
 1127      00
 1128              	.LASF7:
 1129 01cf 6C6F6E67 		.ascii	"long long unsigned int\000"
 1129      206C6F6E 
 1129      6720756E 
 1129      7369676E 
 1129      65642069 
 1130              	.LASF16:
 1131 01e6 63796973 		.ascii	"cyisraddress\000"
 1131      72616464 
 1131      72657373 
 1131      00
 1132              	.LASF35:
 1133 01f3 494E4132 		.ascii	"INA226_I2C_I2C_ISR\000"
 1133      32365F49 
 1133      32435F49 
 1133      32435F49 
 1133      535200
 1134              	.LASF32:
 1135 0206 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 1135      43313120 
 1135      352E342E 
 1135      31203230 
 1135      31363036 
 1136 0239 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m0 -mthumb -g -O"
 1136      20726576 
 1136      6973696F 
 1136      6E203233 
 1136      37373135 
 1137 026c 67202D66 		.ascii	"g -ffunction-sections -ffat-lto-objects\000"
 1137      66756E63 
 1137      74696F6E 
 1137      2D736563 
 1137      74696F6E 
 1138              	.LASF18:
 1139 0294 73697A65 		.ascii	"sizetype\000"
 1139      74797065 
 1139      00
 1140              	.LASF6:
 1141 029d 6C6F6E67 		.ascii	"long long int\000"
 1141      206C6F6E 
 1141      6720696E 
 1141      7400
 1142              	.LASF14:
 1143 02ab 63686172 		.ascii	"char\000"
 1143      00
 1144              	.LASF26:
 1145 02b0 494E4132 		.ascii	"INA226_I2C_mstrRdBufSize\000"
 1145      32365F49 
 1145      32435F6D 
 1145      73747252 
 1145      64427566 
 1146              	.LASF31:
ARM GAS  C:\Users\tsien\AppData\Local\Temp\ccZSDu5r.s 			page 38


 1147 02c9 494E4132 		.ascii	"INA226_I2C_mstrWrBufIndexTmp\000"
 1147      32365F49 
 1147      32435F6D 
 1147      73747257 
 1147      72427566 
 1148              	.LASF2:
 1149 02e6 73686F72 		.ascii	"short int\000"
 1149      7420696E 
 1149      7400
 1150              	.LASF27:
 1151 02f0 494E4132 		.ascii	"INA226_I2C_mstrRdBufIndex\000"
 1151      32365F49 
 1151      32435F6D 
 1151      73747252 
 1151      64427566 
 1152              	.LASF4:
 1153 030a 6C6F6E67 		.ascii	"long int\000"
 1153      20696E74 
 1153      00
 1154              	.LASF17:
 1155 0313 6C6F6E67 		.ascii	"long double\000"
 1155      20646F75 
 1155      626C6500 
 1156              	.LASF0:
 1157 031f 7369676E 		.ascii	"signed char\000"
 1157      65642063 
 1157      68617200 
 1158              	.LASF24:
 1159 032b 494E4132 		.ascii	"INA226_I2C_mstrControl\000"
 1159      32365F49 
 1159      32435F6D 
 1159      73747243 
 1159      6F6E7472 
 1160              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
