digraph "CFG for 'safe_lshift_func_uint16_t_u_u' function" {
	label="CFG for 'safe_lshift_func_uint16_t_u_u' function";

	Node0xb787c50 [shape=record,label="{entry:\l  %left.addr = alloca i16, align 2\l  %right.addr = alloca i32, align 4\l  store i16 %left, i16* %left.addr, align 2\l  store i32 %right, i32* %right.addr, align 4\l  %0 = load i32* %right.addr, align 4\l  %cmp = icmp uge i32 %0, 32\l  br i1 %cmp, label %cond.true, label %lor.lhs.false\l|{<s0>T|<s1>F}}"];
	Node0xb787c50:s0 -> Node0xb787cb0;
	Node0xb787c50:s1 -> Node0xb787c80;
	Node0xb787c80 [shape=record,label="{lor.lhs.false:                                    \l  %1 = load i16* %left.addr, align 2\l  %conv = zext i16 %1 to i32\l  %2 = load i32* %right.addr, align 4\l  %shr = ashr i32 65535, %2\l  %cmp1 = icmp sgt i32 %conv, %shr\l  br i1 %cmp1, label %cond.true, label %cond.false\l|{<s0>T|<s1>F}}"];
	Node0xb787c80:s0 -> Node0xb787cb0;
	Node0xb787c80:s1 -> Node0xb787ce0;
	Node0xb787cb0 [shape=record,label="{cond.true:                                        \l  %3 = load i16* %left.addr, align 2\l  %conv3 = zext i16 %3 to i32\l  br label %cond.end\l}"];
	Node0xb787cb0 -> Node0xb787d10;
	Node0xb787ce0 [shape=record,label="{cond.false:                                       \l  %4 = load i16* %left.addr, align 2\l  %conv4 = zext i16 %4 to i32\l  %5 = load i32* %right.addr, align 4\l  %shl = shl i32 %conv4, %5\l  br label %cond.end\l}"];
	Node0xb787ce0 -> Node0xb787d10;
	Node0xb787d10 [shape=record,label="{cond.end:                                         \l  %cond = phi i32 [ %conv3, %cond.true ], [ %shl, %cond.false ]\l  %conv5 = trunc i32 %cond to i16\l  ret i16 %conv5\l}"];
}
