{"result": {"query": ":facetid:toc:\"db/conf/iccad/iccad2002.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "179.85"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "118", "@dc": "118", "@oc": "118", "@id": "40552063", "text": ":facetid:toc:db/conf/iccad/iccad2002.bht"}}, "hits": {"@total": "118", "@computed": "118", "@sent": "118", "@first": "0", "hit": [{"@score": "1", "@id": "5898998", "info": {"authors": {"author": [{"@pid": "82/4856", "text": "Cristinel Ababei"}, {"@pid": "54/245", "text": "Navaratnasothie Selvakkumaran"}, {"@pid": "b/KiaBazargan", "text": "Kia Bazargan"}, {"@pid": "k/GeorgeKarypis", "text": "George Karypis"}]}, "title": "Multi-objective circuit partitioning for cutsize and path-based delay minimization.", "venue": "ICCAD", "pages": "181-185", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/AbabeiSBK02", "doi": "10.1145/774572.774599", "ee": "https://doi.org/10.1145/774572.774599", "url": "https://dblp.org/rec/conf/iccad/AbabeiSBK02"}, "url": "URL#5898998"}, {"@score": "1", "@id": "5898999", "info": {"authors": {"author": [{"@pid": "a/FAAloul", "text": "Fadi A. Aloul"}, {"@pid": "43/397", "text": "Arathi Ramani"}, {"@pid": "m/IgorLMarkov", "text": "Igor L. Markov"}, {"@pid": "34/5374", "text": "Karem A. Sakallah"}]}, "title": "Generic ILP versus specialized 0-1 ILP: an update.", "venue": "ICCAD", "pages": "450-457", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/AloulRMS02", "doi": "10.1145/774572.774638", "ee": "https://doi.org/10.1145/774572.774638", "url": "https://dblp.org/rec/conf/iccad/AloulRMS02"}, "url": "URL#5898999"}, {"@score": "1", "@id": "5899000", "info": {"authors": {"author": [{"@pid": "41/4379", "text": "Charles J. Alpert"}, {"@pid": "37/3594", "text": "Gi-Joon Nam"}, {"@pid": "v/PaulGVillarrubia", "text": "Paul Villarrubia"}]}, "title": "Free space management for cut-based placement.", "venue": "ICCAD", "pages": "746-751", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/AlpertNV02", "doi": "10.1145/774572.774682", "ee": "https://doi.org/10.1145/774572.774682", "url": "https://dblp.org/rec/conf/iccad/AlpertNV02"}, "url": "URL#5899000"}, {"@score": "1", "@id": "5899001", "info": {"authors": {"author": [{"@pid": "88/562", "text": "Bikram Baidya"}, {"@pid": "40/6072", "text": "Tamal Mukherjee"}]}, "title": "Extraction and LVS for mixed-domain integrated MEMS layouts.", "venue": "ICCAD", "pages": "361-366", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/BaidyaM02", "doi": "10.1145/774572.774626", "ee": "https://doi.org/10.1145/774572.774626", "url": "https://dblp.org/rec/conf/iccad/BaidyaM02"}, "url": "URL#5899001"}, {"@score": "1", "@id": "5899002", "info": {"authors": {"author": [{"@pid": "61/3390", "text": "Florin Balasa"}, {"@pid": "65/6247", "text": "Sarat C. Maruvada"}, {"@pid": "99/1958", "text": "Karthik Krishnamoorthy"}]}, "title": "Efficient solution space exploration based on segment trees in analog placement with symmetry constraints.", "venue": "ICCAD", "pages": "497-502", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/BalasaMK02", "doi": "10.1145/774572.774645", "ee": "https://doi.org/10.1145/774572.774645", "url": "https://dblp.org/rec/conf/iccad/BalasaMK02"}, "url": "URL#5899002"}, {"@score": "1", "@id": "5899003", "info": {"authors": {"author": [{"@pid": "00/4317", "text": "Shabbir H. Batterywala"}, {"@pid": "13/6915", "text": "Narendra V. Shenoy"}, {"@pid": "37/2428", "text": "William Nicholls"}, {"@pid": "z/HaiZhou", "text": "Hai Zhou"}]}, "title": "Track assignment: a desirable intermediate step between global routing and detailed routing.", "venue": "ICCAD", "pages": "59-66", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/BatterywalaSNZ02", "doi": "10.1145/774572.774581", "ee": "https://doi.org/10.1145/774572.774581", "url": "https://dblp.org/rec/conf/iccad/BatterywalaSNZ02"}, "url": "URL#5899003"}, {"@score": "1", "@id": "5899004", "info": {"authors": {"author": [{"@pid": "43/5904", "text": "Reinaldo A. Bergamaschi"}, {"@pid": "35/637", "text": "John M. Cohn"}]}, "title": "The A to Z of SoCs.", "venue": "ICCAD", "pages": "790-798", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/BergamaschiC02", "doi": "10.1145/774572.774689", "ee": "https://doi.org/10.1145/774572.774689", "url": "https://dblp.org/rec/conf/iccad/BergamaschiC02"}, "url": "URL#5899004"}, {"@score": "1", "@id": "5899005", "info": {"authors": {"author": [{"@pid": "64/3619", "text": "Sarvesh Bhardwaj"}, {"@pid": "60/2447", "text": "Sarma B. K. Vrudhula"}, {"@pid": "b/DBlaauw", "text": "David T. Blaauw"}]}, "title": "Estimation of signal arrival times in the presence of delay noise.", "venue": "ICCAD", "pages": "418-422", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/BhardwajVB02", "doi": "10.1145/774572.774634", "ee": "https://doi.org/10.1145/774572.774634", "url": "https://dblp.org/rec/conf/iccad/BhardwajVB02"}, "url": "URL#5899005"}, {"@score": "1", "@id": "5899006", "info": {"authors": {"author": [{"@pid": "08/3816", "text": "Giorgio Biagetti"}, {"@pid": "65/1724", "text": "Simone Orcioni"}, {"@pid": "01/5224", "text": "L. Signoracci"}, {"@pid": "89/5095", "text": "Claudio Turchetti"}, {"@pid": "61/2038", "text": "Paolo Crippa"}, {"@pid": "29/3577", "text": "Michele Alessandrini"}]}, "title": "SiSMA: a statistical simulator for mismatch analysis of MOS ICs.", "venue": "ICCAD", "pages": "490-496", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/BiagettiOSTCA02", "doi": "10.1145/774572.774644", "ee": "https://doi.org/10.1145/774572.774644", "url": "https://dblp.org/rec/conf/iccad/BiagettiOSTCA02"}, "url": "URL#5899006"}, {"@score": "1", "@id": "5899007", "info": {"authors": {"author": [{"@pid": "b/ArminBiere", "text": "Armin Biere"}, {"@pid": "69/4734", "text": "Wolfgang Kunz"}]}, "title": "SAT and ATPG: Boolean engines for formal hardware verification.", "venue": "ICCAD", "pages": "782-785", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/BiereK02", "doi": "10.1145/774572.774687", "ee": "https://doi.org/10.1145/774572.774687", "url": "https://dblp.org/rec/conf/iccad/BiereK02"}, "url": "URL#5899007"}, {"@score": "1", "@id": "5899008", "info": {"authors": {"author": [{"@pid": "53/3917", "text": "Robert W. Brodersen"}, {"@pid": "h/MarkHorowitz", "text": "Mark Horowitz"}, {"@pid": "17/1368", "text": "Dejan Markovic"}, {"@pid": "40/6998", "text": "Borivoje Nikolic"}, {"@pid": "17/6937", "text": "Vladimir Stojanovic"}]}, "title": "Methods for true power minimization.", "venue": "ICCAD", "pages": "35-42", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/BrodersenHMNS02", "doi": "10.1145/774572.774578", "ee": "https://doi.org/10.1145/774572.774578", "url": "https://dblp.org/rec/conf/iccad/BrodersenHMNS02"}, "url": "URL#5899008"}, {"@score": "1", "@id": "5899009", "info": {"authors": {"author": [{"@pid": "36/6222", "text": "Michael Butts"}, {"@pid": "d/ADeHon", "text": "Andr\u00e9 DeHon"}, {"@pid": "g/SCGoldstein", "text": "Seth Copen Goldstein"}]}, "title": "Molecular electronics: devices, systems and tools for gigagate, gigabit chips.", "venue": "ICCAD", "pages": "433-440", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ButtsDG02", "doi": "10.1145/774572.774636", "ee": "https://doi.org/10.1145/774572.774636", "url": "https://dblp.org/rec/conf/iccad/ButtsDG02"}, "url": "URL#5899009"}, {"@score": "1", "@id": "5899010", "info": {"authors": {"author": {"@pid": "66/6480", "text": "Lipeng Cao"}}, "title": "Circuit power estimation using pattern recognition techniques.", "venue": "ICCAD", "pages": "412-417", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Cao02", "doi": "10.1145/774572.774633", "ee": "https://doi.org/10.1145/774572.774633", "url": "https://dblp.org/rec/conf/iccad/Cao02"}, "url": "URL#5899010"}, {"@score": "1", "@id": "5899011", "info": {"authors": {"author": [{"@pid": "06/3209", "text": "Chih-Wei Jim Chang"}, {"@pid": "05/1100", "text": "Malgorzata Marek-Sadowska"}]}, "title": "ATPG-based logic synthesis: an overview.", "venue": "ICCAD", "pages": "786-789", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChangM02", "doi": "10.1145/774572.774688", "ee": "https://doi.org/10.1145/774572.774688", "url": "https://dblp.org/rec/conf/iccad/ChangM02"}, "url": "URL#5899011"}, {"@score": "1", "@id": "5899012", "info": {"authors": {"author": [{"@pid": "79/2009", "text": "Xiaoding Chen"}, {"@pid": "56/3227", "text": "Michael S. Hsiao"}]}, "title": "Characteristic faults and spectral information for logic BIST.", "venue": "ICCAD", "pages": "294-298", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChenH02", "doi": "10.1145/774572.774616", "ee": "https://doi.org/10.1145/774572.774616", "url": "https://dblp.org/rec/conf/iccad/ChenH02"}, "url": "URL#5899012"}, {"@score": "1", "@id": "5899013", "info": {"authors": {"author": [{"@pid": "25/1148", "text": "Pinhong Chen"}, {"@pid": "17/4193", "text": "Yuji Kukimoto"}, {"@pid": "k/KurtKeutzer", "text": "Kurt Keutzer"}]}, "title": "Refining switching window by time slots for crosstalk noise calculation.", "venue": "ICCAD", "pages": "583-586", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChenKK02", "doi": "10.1145/774572.774658", "ee": "https://doi.org/10.1145/774572.774658", "url": "https://dblp.org/rec/conf/iccad/ChenKK02"}, "url": "URL#5899013"}, {"@score": "1", "@id": "5899014", "info": {"authors": {"author": [{"@pid": "05/888", "text": "Tsung-Hao Chen"}, {"@pid": "89/4339", "text": "Clement Luk"}, {"@pid": "14/6721", "text": "Hyungsuk Kim"}, {"@pid": "c/CharlieChungPingChen", "text": "Charlie Chung-Ping Chen"}]}, "title": "INDUCTWISE: inductance-wise interconnect simulator and extractor.", "venue": "ICCAD", "pages": "215-220", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChenLKC02", "doi": "10.1145/774572.774604", "ee": "https://doi.org/10.1145/774572.774604", "url": "https://dblp.org/rec/conf/iccad/ChenLKC02"}, "url": "URL#5899014"}, {"@score": "1", "@id": "5899015", "info": {"authors": {"author": [{"@pid": "54/2575", "text": "Kihwan Choi"}, {"@pid": "89/1614", "text": "Karthik Dantu"}, {"@pid": "09/876", "text": "Wei-Chung Cheng"}, {"@pid": "p/MassoudPedram", "text": "Massoud Pedram"}]}, "title": "Frame-based dynamic voltage and frequency scaling for a MPEG decoder.", "venue": "ICCAD", "pages": "732-737", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChoiDCP02", "doi": "10.1145/774572.774680", "ee": "https://doi.org/10.1145/774572.774680", "url": "https://dblp.org/rec/conf/iccad/ChoiDCP02"}, "url": "URL#5899015"}, {"@score": "1", "@id": "5899016", "info": {"authors": {"author": {"@pid": "91/3041", "text": "Pasquale Cocchini"}}, "title": "Concurrent flip-flop and repeater insertion for high performance integrated circuits.", "venue": "ICCAD", "pages": "268-273", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Cocchini02", "doi": "10.1145/774572.774612", "ee": "https://doi.org/10.1145/774572.774612", "url": "https://dblp.org/rec/conf/iccad/Cocchini02"}, "url": "URL#5899016"}, {"@score": "1", "@id": "5899017", "info": {"authors": {"author": [{"@pid": "74/4778", "text": "Carlos P. Coelho"}, {"@pid": "82/4361", "text": "Joel R. Phillips"}, {"@pid": "s/LuisMiguelSilveira", "text": "Lu\u00eds Miguel Silveira"}]}, "title": "Optimization based passive constrained fitting.", "venue": "ICCAD", "pages": "775-780", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/CoelhoPS02", "doi": "10.1145/774572.774686", "ee": "https://doi.org/10.1145/774572.774686", "url": "https://dblp.org/rec/conf/iccad/CoelhoPS02"}, "url": "URL#5899017"}, {"@score": "1", "@id": "5899018", "info": {"authors": {"author": [{"@pid": "c/JasonCong", "text": "Jason Cong"}, {"@pid": "04/309", "text": "Joey Y. Lin"}, {"@pid": "24/6651", "text": "Wangning Long"}]}, "title": "A new enhanced SPFD rewiring algorithm.", "venue": "ICCAD", "pages": "672-678", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/CongLL02", "doi": "10.1145/774572.774671", "ee": "https://doi.org/10.1145/774572.774671", "url": "https://dblp.org/rec/conf/iccad/CongLL02"}, "url": "URL#5899018"}, {"@score": "1", "@id": "5899019", "info": {"authors": {"author": [{"@pid": "c/JasonCong", "text": "Jason Cong"}, {"@pid": "36/844-4", "text": "Min Xie 0004"}, {"@pid": "04/3348", "text": "Yan Zhang"}]}, "title": "An enhanced multilevel routing system.", "venue": "ICCAD", "pages": "51-58", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/CongXZ02", "doi": "10.1145/774572.774580", "ee": "https://doi.org/10.1145/774572.774580", "url": "https://dblp.org/rec/conf/iccad/CongXZ02"}, "url": "URL#5899019"}, {"@score": "1", "@id": "5899020", "info": {"authors": {"author": [{"@pid": "64/2007", "text": "Susan Cotterell"}, {"@pid": "v/FrankVahid", "text": "Frank Vahid"}]}, "title": "Synthesis of customized loop caches for core-based embedded systems.", "venue": "ICCAD", "pages": "655-662", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/CotterellV02", "doi": "10.1145/774572.774669", "ee": "https://doi.org/10.1145/774572.774669", "url": "https://dblp.org/rec/conf/iccad/CotterellV02"}, "url": "URL#5899020"}, {"@score": "1", "@id": "5899021", "info": {"authors": {"author": [{"@pid": "35/5202", "text": "Luca Daniel"}, {"@pid": "s/ALSangiovanniV", "text": "Alberto L. Sangiovanni-Vincentelli"}, {"@pid": "w/JacobKWhite", "text": "Jacob K. White 0001"}]}, "title": "Proximity templates for modeling of skin and proximity effects on packages and high frequency interconnect.", "venue": "ICCAD", "pages": "326-333", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/DanielSW02", "doi": "10.1145/774572.774621", "ee": "https://doi.org/10.1145/774572.774621", "url": "https://dblp.org/rec/conf/iccad/DanielSW02"}, "url": "URL#5899021"}, {"@score": "1", "@id": "5899022", "info": {"authors": {"author": [{"@pid": "83/5241", "text": "Li Ding 0002"}, {"@pid": "b/DBlaauw", "text": "David T. Blaauw"}, {"@pid": "m/PinakiMazumder", "text": "Pinaki Mazumder"}]}, "title": "Efficient crosstalk noise modeling using aggressor and tree reductions.", "venue": "ICCAD", "pages": "595-600", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/DingBM02", "doi": "10.1145/774572.774660", "ee": "https://doi.org/10.1145/774572.774660", "url": "https://dblp.org/rec/conf/iccad/DingBM02"}, "url": "URL#5899022"}, {"@score": "1", "@id": "5899023", "info": {"authors": {"author": [{"@pid": "49/574", "text": "Rafael Escovar"}, {"@pid": "15/6711", "text": "Roberto Suaya"}]}, "title": "Transmission line design of clock trees.", "venue": "ICCAD", "pages": "334-340", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/EscovarS02", "doi": "10.1145/774572.774622", "ee": "https://doi.org/10.1145/774572.774622", "url": "https://dblp.org/rec/conf/iccad/EscovarS02"}, "url": "URL#5899023"}, {"@score": "1", "@id": "5899024", "info": {"authors": {"author": {"@pid": "02/1886", "text": "Farzan Fallah"}}, "title": "Binary time-frame expansion.", "venue": "ICCAD", "pages": "458-464", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Fallah02", "doi": "10.1145/774572.774639", "ee": "https://doi.org/10.1145/774572.774639", "url": "https://dblp.org/rec/conf/iccad/Fallah02"}, "url": "URL#5899024"}, {"@score": "1", "@id": "5899025", "info": {"authors": {"author": [{"@pid": "70/415", "text": "Kenneth Francken"}, {"@pid": "30/2921", "text": "Martin Vogels"}, {"@pid": "39/6779", "text": "Ewout Martens"}, {"@pid": "71/3189", "text": "Georges G. E. Gielen"}]}, "title": "A behavioral simulation tool for continuous-time delta sigma modulators.", "venue": "ICCAD", "pages": "234-239", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/FranckenVMG02", "doi": "10.1145/774572.774607", "ee": "https://doi.org/10.1145/774572.774607", "url": "https://dblp.org/rec/conf/iccad/FranckenVMG02"}, "url": "URL#5899025"}, {"@score": "1", "@id": "5899026", "info": {"authors": {"author": [{"@pid": "82/450", "text": "Soha Hassoun"}, {"@pid": "41/4379", "text": "Charles J. Alpert"}, {"@pid": "96/371", "text": "Meera Thiagarajan"}]}, "title": "Optimal buffered routing path constructions for single and multiple clock domain systems.", "venue": "ICCAD", "pages": "247-253", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/HassounAT02", "doi": "10.1145/774572.774609", "ee": "https://doi.org/10.1145/774572.774609", "url": "https://dblp.org/rec/conf/iccad/HassounAT02"}, "url": "URL#5899026"}, {"@score": "1", "@id": "5899027", "info": {"authors": {"author": {"@pid": "93/2578", "text": "Maria del Mar Hershenson"}}, "title": "Design of pipeline analog-to-digital converters via geometric programming.", "venue": "ICCAD", "pages": "317-324", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Hershenson02", "doi": "10.1145/774572.774620", "ee": "https://doi.org/10.1145/774572.774620", "url": "https://dblp.org/rec/conf/iccad/Hershenson02"}, "url": "URL#5899027"}, {"@score": "1", "@id": "5899028", "info": {"authors": {"author": [{"@pid": "59/5507", "text": "Sambuddhi Hettiaratchi"}, {"@pid": "54/1029", "text": "Peter Y. K. Cheung"}, {"@pid": "25/3262", "text": "Thomas J. W. Clarke"}]}, "title": "Energy efficient address assignment through minimized memory row switching.", "venue": "ICCAD", "pages": "577-581", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/HettiaratchiCC02", "doi": "10.1145/774572.774657", "ee": "https://doi.org/10.1145/774572.774657", "url": "https://dblp.org/rec/conf/iccad/HettiaratchiCC02"}, "url": "URL#5899028"}, {"@score": "1", "@id": "5899029", "info": {"authors": {"author": [{"@pid": "46/4338", "text": "Haitian Hu"}, {"@pid": "b/DBlaauw", "text": "David T. Blaauw"}, {"@pid": "25/36", "text": "Vladimir Zolotov"}, {"@pid": "71/778", "text": "Kaushik Gala"}, {"@pid": "67/1336-1", "text": "Min Zhao 0001"}, {"@pid": "49/6971", "text": "Rajendran Panda"}, {"@pid": "s/SachinSSapatnekar", "text": "Sachin S. Sapatnekar"}]}, "title": "A precorrected-FFT method for simulating on-chip inductance.", "venue": "ICCAD", "pages": "221-227", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/HuBZGZPS02", "doi": "10.1145/774572.774605", "ee": "https://doi.org/10.1145/774572.774605", "url": "https://dblp.org/rec/conf/iccad/HuBZGZPS02"}, "url": "URL#5899029"}, {"@score": "1", "@id": "5899030", "info": {"authors": {"author": [{"@pid": "04/2380-6", "text": "Bo Hu 0006"}, {"@pid": "05/1100", "text": "Malgorzata Marek-Sadowska"}]}, "title": "Congestion minimization during placement without estimation.", "venue": "ICCAD", "pages": "739-745", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/HuM02", "doi": "10.1145/774572.774681", "ee": "https://doi.org/10.1145/774572.774681", "url": "https://dblp.org/rec/conf/iccad/HuM02"}, "url": "URL#5899030"}, {"@score": "1", "@id": "5899031", "info": {"authors": {"author": [{"@pid": "18/4087", "text": "Chao Huang"}, {"@pid": "60/5388", "text": "Srivaths Ravi 0001"}, {"@pid": "74/3747", "text": "Anand Raghunathan"}, {"@pid": "j/NirajKJha", "text": "Niraj K. Jha"}]}, "title": "High-level synthesis of distributed logic-memory architectures.", "venue": "ICCAD", "pages": "564-571", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/HuangRRJ02", "doi": "10.1145/774572.774655", "ee": "https://doi.org/10.1145/774572.774655", "url": "https://dblp.org/rec/conf/iccad/HuangRRJ02"}, "url": "URL#5899031"}, {"@score": "1", "@id": "5899032", "info": {"authors": {"author": {"@pid": "i/YeheaIIsmail", "text": "Yehea I. Ismail"}}, "title": "Efficient model order reduction via multi-node moment matching.", "venue": "ICCAD", "pages": "767-774", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Ismail02", "doi": "10.1145/774572.774685", "ee": "https://doi.org/10.1145/774572.774685", "url": "https://dblp.org/rec/conf/iccad/Ismail02"}, "url": "URL#5899032"}, {"@score": "1", "@id": "5899033", "info": {"authors": {"author": [{"@pid": "30/5986", "text": "Anoop Iyer"}, {"@pid": "59/2715", "text": "Diana Marculescu"}]}, "title": "Power efficiency of voltage scaling in multiple clock, multiple voltage cores.", "venue": "ICCAD", "pages": "379-386", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/IyerM02", "doi": "10.1145/774572.774629", "ee": "https://doi.org/10.1145/774572.774629", "url": "https://dblp.org/rec/conf/iccad/IyerM02"}, "url": "URL#5899033"}, {"@score": "1", "@id": "5899034", "info": {"authors": {"author": [{"@pid": "08/5249", "text": "Qi Jing"}, {"@pid": "40/6072", "text": "Tamal Mukherjee"}, {"@pid": "31/5940", "text": "Gary K. Fedder"}]}, "title": "Schematic-based lumped parameterized behavioral modeling for suspended MEMS.", "venue": "ICCAD", "pages": "367-373", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/JingMF02", "doi": "10.1145/774572.774627", "ee": "https://doi.org/10.1145/774572.774627", "url": "https://dblp.org/rec/conf/iccad/JingMF02"}, "url": "URL#5899034"}, {"@score": "1", "@id": "5899035", "info": {"authors": {"author": [{"@pid": "k/AndrewBKahng", "text": "Andrew B. Kahng"}, {"@pid": "79/6542", "text": "Bao Liu"}, {"@pid": "63/2084", "text": "Ion I. Mandoiu"}]}, "title": "Non-tree routing for reliability and yield improvement.", "venue": "ICCAD", "pages": "260-266", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/KahngLM02", "doi": "10.1145/774572.774611", "ee": "https://doi.org/10.1145/774572.774611", "url": "https://dblp.org/rec/conf/iccad/KahngLM02"}, "url": "URL#5899035"}, {"@score": "1", "@id": "5899036", "info": {"authors": {"author": [{"@pid": "135/2049", "text": "James T. Kao"}, {"@pid": "03/5709", "text": "Siva G. Narendra"}, {"@pid": "c/AnanthaChandrakasan", "text": "Anantha P. Chandrakasan"}]}, "title": "Subthreshold leakage modeling and reduction techniques.", "venue": "ICCAD", "pages": "141-148", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/KaoNC02", "doi": "10.1145/774572.774593", "ee": "https://doi.org/10.1145/774572.774593", "url": "https://dblp.org/rec/conf/iccad/KaoNC02"}, "url": "URL#5899036"}, {"@score": "1", "@id": "5899037", "info": {"authors": {"author": [{"@pid": "06/4638", "text": "Tanay Karnik"}, {"@pid": "b/ShekharYBorkar", "text": "Shekhar Borkar"}, {"@pid": "97/3334", "text": "Vivek De"}]}, "title": "Sub-90nm technologies: challenges and opportunities for CAD.", "venue": "ICCAD", "pages": "203-206", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/KarnikBD02", "doi": "10.1145/774572.774602", "ee": "https://doi.org/10.1145/774572.774602", "url": "https://dblp.org/rec/conf/iccad/KarnikBD02"}, "url": "URL#5899037"}, {"@score": "1", "@id": "5899038", "info": {"authors": {"author": [{"@pid": "80/6049", "text": "Mahesh Ketkar"}, {"@pid": "s/SachinSSapatnekar", "text": "Sachin S. Sapatnekar"}]}, "title": "Standby power optimization via transistor sizing and dual threshold voltage assignment.", "venue": "ICCAD", "pages": "375-378", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/KetkarS02", "doi": "10.1145/774572.774628", "ee": "https://doi.org/10.1145/774572.774628", "url": "https://dblp.org/rec/conf/iccad/KetkarS02"}, "url": "URL#5899038"}, {"@score": "1", "@id": "5899039", "info": {"authors": {"author": [{"@pid": "94/2788", "text": "Shinji Kimura"}, {"@pid": "87/5311", "text": "Takashi Horiyama"}, {"@pid": "94/270", "text": "Masaki Nakanishi"}, {"@pid": "48/6106", "text": "Hirotsugu Kajihara"}]}, "title": "Folding of logic functions and its application to look up table compaction.", "venue": "ICCAD", "pages": "694-697", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/KimuraHNK02", "doi": "10.1145/774572.774674", "ee": "https://doi.org/10.1145/774572.774674", "url": "https://dblp.org/rec/conf/iccad/KimuraHNK02"}, "url": "URL#5899039"}, {"@score": "1", "@id": "5899040", "info": {"authors": {"author": {"@pid": "39/6664", "text": "Tim (Tianming) Kong"}}, "title": "A novel net weighting algorithm for timing-driven placement.", "venue": "ICCAD", "pages": "172-176", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Kong02", "doi": "10.1145/774572.774597", "ee": "https://doi.org/10.1145/774572.774597", "url": "https://dblp.org/rec/conf/iccad/Kong02"}, "url": "URL#5899040"}, {"@score": "1", "@id": "5899041", "info": {"authors": {"author": [{"@pid": "90/6786", "text": "Adil Koukab"}, {"@pid": "19/2960", "text": "Kaustav Banerjee"}, {"@pid": "23/6712", "text": "Michel J. Declercq"}]}, "title": "Analysis and optimization of substrate noise coupling in single-chip RF transceiver design.", "venue": "ICCAD", "pages": "309-316", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/KoukabBD02", "doi": "10.1145/774572.774619", "ee": "https://doi.org/10.1145/774572.774619", "url": "https://dblp.org/rec/conf/iccad/KoukabBD02"}, "url": "URL#5899041"}, {"@score": "1", "@id": "5899042", "info": {"authors": {"author": [{"@pid": "55/2821", "text": "Victor N. Kravets"}, {"@pid": "34/5374", "text": "Karem A. Sakallah"}]}, "title": "Resynthesis of multi-level circuits under tight constraints using symbolic optimization.", "venue": "ICCAD", "pages": "687-693", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/KravetsS02", "doi": "10.1145/774572.774673", "ee": "https://doi.org/10.1145/774572.774673", "url": "https://dblp.org/rec/conf/iccad/KravetsS02"}, "url": "URL#5899042"}, {"@score": "1", "@id": "5899043", "info": {"authors": {"author": [{"@pid": "64/571", "text": "Prabhakar Kudva"}, {"@pid": "42/2431", "text": "Andrew Sullivan"}, {"@pid": "17/6447", "text": "William E. Dougherty"}]}, "title": "Metrics for structural logic synthesis.", "venue": "ICCAD", "pages": "551-556", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/KudvaSD02", "doi": "10.1145/774572.774653", "ee": "https://doi.org/10.1145/774572.774653", "url": "https://dblp.org/rec/conf/iccad/KudvaSD02"}, "url": "URL#5899043"}, {"@score": "1", "@id": "5899044", "info": {"authors": {"author": [{"@pid": "48/2640", "text": "Shihhsien S. Kuo"}, {"@pid": "66/373", "text": "Michael D. Altman"}, {"@pid": "88/2777", "text": "Jaydeep P. Bardhan"}, {"@pid": "91/6457", "text": "Bruce Tidor"}, {"@pid": "w/JacobKWhite", "text": "Jacob K. White 0001"}]}, "title": "Fast methods for simulation of biomolecule electrostatics.", "venue": "ICCAD", "pages": "466-473", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/KuoABTW02", "doi": "10.1145/774572.774640", "ee": "https://doi.org/10.1145/774572.774640", "url": "https://dblp.org/rec/conf/iccad/KuoABTW02"}, "url": "URL#5899044"}, {"@score": "1", "@id": "5899045", "info": {"authors": {"author": {"@pid": "97/1102", "text": "Tadahiro Kuroda"}}, "title": "Optimization and control of VDD and VTH for low-power, high-speed CMOS design.", "venue": "ICCAD", "pages": "28-34", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Kuroda02", "doi": "10.1145/774572.774577", "ee": "https://doi.org/10.1145/774572.774577", "url": "https://dblp.org/rec/conf/iccad/Kuroda02"}, "url": "URL#5899045"}, {"@score": "1", "@id": "5899046", "info": {"authors": {"author": [{"@pid": "62/1834", "text": "Hee-Hwan Kwak"}, {"@pid": "71/5235", "text": "In-Ho Moon"}, {"@pid": "82/3557", "text": "James H. Kukula"}, {"@pid": "36/2850", "text": "Thomas R. Shiple"}]}, "title": "Combinational equivalence checking through function transformation.", "venue": "ICCAD", "pages": "526-533", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/KwakMKS02", "doi": "10.1145/774572.774650", "ee": "https://doi.org/10.1145/774572.774650", "url": "https://dblp.org/rec/conf/iccad/KwakMKS02"}, "url": "URL#5899046"}, {"@score": "1", "@id": "5899047", "info": {"authors": {"author": [{"@pid": "68/2304", "text": "David E. Lackey"}, {"@pid": "54/3859", "text": "Paul S. Zuchowski"}, {"@pid": "31/3254", "text": "Thomas R. Bednar"}, {"@pid": "55/5481", "text": "Douglas W. Stout"}, {"@pid": "24/5741", "text": "Scott W. Gould"}, {"@pid": "35/637", "text": "John M. Cohn"}]}, "title": "Managing power and performance for System-on-Chip designs using Voltage Islands.", "venue": "ICCAD", "pages": "195-202", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LackeyZBSGC02", "doi": "10.1145/774572.774601", "ee": "https://doi.org/10.1145/774572.774601", "url": "https://dblp.org/rec/conf/iccad/LackeyZBSGC02"}, "url": "URL#5899047"}, {"@score": "1", "@id": "5899048", "info": {"authors": {"author": [{"@pid": "14/7008", "text": "Mark A. Lavin"}, {"@pid": "99/5701", "text": "Lars Liebmann"}]}, "title": "CAD computation for manufacturability: can we save VLSI technology from itself?", "venue": "ICCAD", "pages": "424-431", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LavinL02", "doi": "10.1145/774572.774635", "ee": "https://doi.org/10.1145/774572.774635", "url": "https://dblp.org/rec/conf/iccad/LavinL02"}, "url": "URL#5899048"}, {"@score": "1", "@id": "5899049", "info": {"authors": {"author": [{"@pid": "64/5375", "text": "Jong-eun Lee"}, {"@pid": "53/2459", "text": "Kiyoung Choi"}, {"@pid": "d/NikilDDutt", "text": "Nikil D. Dutt"}]}, "title": "Efficient instruction encoding for automatic instruction set design of configurable ASIPs.", "venue": "ICCAD", "pages": "649-654", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LeeCD02", "doi": "10.1145/774572.774668", "ee": "https://doi.org/10.1145/774572.774668", "url": "https://dblp.org/rec/conf/iccad/LeeCD02"}, "url": "URL#5899049"}, {"@score": "1", "@id": "5899050", "info": {"authors": {"author": [{"@pid": "23/1392", "text": "Andreas C. Lemke"}, {"@pid": "50/392", "text": "Lars Hedrich"}, {"@pid": "03/4624", "text": "Erich Barke"}]}, "title": "Analog circuit sizing based on formal methods using affine arithmetic.", "venue": "ICCAD", "pages": "486-489", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LemkeHB02", "doi": "10.1145/774572.774643", "ee": "https://doi.org/10.1145/774572.774643", "url": "https://dblp.org/rec/conf/iccad/LemkeHB02"}, "url": "URL#5899050"}, {"@score": "1", "@id": "5899051", "info": {"authors": {"author": [{"@pid": "62/2655", "text": "Gang Li"}, {"@pid": "85/2165", "text": "Narayan R. Aluru"}]}, "title": "Efficient mixed-domain analysis of electrostatic MEMS.", "venue": "ICCAD", "pages": "474-477", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LiA02", "doi": "10.1145/774572.774641", "ee": "https://doi.org/10.1145/774572.774641", "url": "https://dblp.org/rec/conf/iccad/LiA02"}, "url": "URL#5899051"}, {"@score": "1", "@id": "5899052", "info": {"authors": {"author": [{"@pid": "46/3164", "text": "Hongmei Li"}, {"@pid": "44/1946", "text": "Jorge Carballido"}, {"@pid": "41/2115", "text": "Harry H. Yu"}, {"@pid": "09/2370", "text": "Vladimir I. Okhmatovski"}, {"@pid": "78/3589", "text": "Elyse Rosenbaum"}, {"@pid": "28/3226", "text": "Andreas C. Cangellaris"}]}, "title": "Comprehensive frequency-dependent substrate noise analysis using boundary element methods.", "venue": "ICCAD", "pages": "2-9", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LiCYORC02", "doi": "10.1145/774572.774573", "ee": "https://doi.org/10.1145/774572.774573", "url": "https://dblp.org/rec/conf/iccad/LiCYORC02"}, "url": "URL#5899052"}, {"@score": "1", "@id": "5899053", "info": {"authors": {"author": [{"@pid": "78/4778", "text": "Weiping Liao"}, {"@pid": "79/6337", "text": "Joseph M. Basile"}, {"@pid": "75/5673-1", "text": "Lei He 0001"}]}, "title": "Leakage power modeling and reduction with data retention.", "venue": "ICCAD", "pages": "714-719", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LiaoBH02", "doi": "10.1145/774572.774677", "ee": "https://doi.org/10.1145/774572.774677", "url": "https://dblp.org/rec/conf/iccad/LiaoBH02"}, "url": "URL#5899053"}, {"@score": "1", "@id": "5899054", "info": {"authors": {"author": [{"@pid": "69/3163-1", "text": "Shih-Ping Lin 0001"}, {"@pid": "c/YaoWenChang", "text": "Yao-Wen Chang"}]}, "title": "A novel framework for multilevel routing considering routability and performance.", "venue": "ICCAD", "pages": "44-50", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LinC02", "doi": "10.1145/774572.774579", "ee": "https://doi.org/10.1145/774572.774579", "url": "https://dblp.org/rec/conf/iccad/LinC02"}, "url": "URL#5899054"}, {"@score": "1", "@id": "5899055", "info": {"authors": {"author": [{"@pid": "64/4492", "text": "Tao Lin"}, {"@pid": "p/LawrenceTPileggi", "text": "Lawrence T. Pileggi"}]}, "title": "Throughput-driven IC communication fabric synthesis.", "venue": "ICCAD", "pages": "274-279", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LinP02", "doi": "10.1145/774572.774613", "ee": "https://doi.org/10.1145/774572.774613", "url": "https://dblp.org/rec/conf/iccad/LinP02"}, "url": "URL#5899055"}, {"@score": "1", "@id": "5899056", "info": {"authors": {"author": [{"@pid": "18/6918", "text": "Jing-Jia Liou"}, {"@pid": "w/LiCWang", "text": "Li-C. Wang"}, {"@pid": "c/KwangTingCheng", "text": "Kwang-Ting Cheng"}]}, "title": "On theoretical and practical considerations of path selection for delay fault testing.", "venue": "ICCAD", "pages": "94-100", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LiouWC02", "doi": "10.1145/774572.774586", "ee": "https://doi.org/10.1145/774572.774586", "url": "https://dblp.org/rec/conf/iccad/LiouWC02"}, "url": "URL#5899056"}, {"@score": "1", "@id": "5899057", "info": {"authors": {"author": [{"@pid": "18/2008", "text": "Frank Liu 0001"}, {"@pid": "08/4485", "text": "Chandramouli V. Kashyap"}, {"@pid": "41/4379", "text": "Charles J. Alpert"}]}, "title": "A delay metric for RC circuits based on the Weibull distribution.", "venue": "ICCAD", "pages": "620-624", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LiuKA02", "doi": "10.1145/774572.774664", "ee": "https://doi.org/10.1145/774572.774664", "url": "https://dblp.org/rec/conf/iccad/LiuKA02"}, "url": "URL#5899057"}, {"@score": "1", "@id": "5899058", "info": {"authors": {"author": [{"@pid": "94/2460", "text": "Xun Liu"}, {"@pid": "73/197", "text": "Marios C. Papaefthymiou"}]}, "title": "A Markov chain sequence generator for power macromodeling.", "venue": "ICCAD", "pages": "404-411", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LiuP02", "doi": "10.1145/774572.774632", "ee": "https://doi.org/10.1145/774572.774632", "url": "https://dblp.org/rec/conf/iccad/LiuP02"}, "url": "URL#5899058"}, {"@score": "1", "@id": "5899059", "info": {"authors": {"author": [{"@pid": "33/3689", "text": "Chun-Gi Lyuh"}, {"@pid": "50/6842", "text": "Taewhan Kim"}, {"@pid": "98/2787", "text": "Ki-Wook Kim"}]}, "title": "Coupling-aware high-level interconnect synthesis for low power.", "venue": "ICCAD", "pages": "609-613", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LyuhKK02", "doi": "10.1145/774572.774662", "ee": "https://doi.org/10.1145/774572.774662", "url": "https://dblp.org/rec/conf/iccad/LyuhKK02"}, "url": "URL#5899059"}, {"@score": "1", "@id": "5899060", "info": {"authors": {"author": [{"@pid": "62/2735", "text": "Sorin Manolache"}, {"@pid": "e/PetruEles", "text": "Petru Eles"}, {"@pid": "p/ZeboPeng", "text": "Zebo Peng"}]}, "title": "Schedulability analysis of multiprocessor real-time applications with stochastic task execution times.", "venue": "ICCAD", "pages": "699-706", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ManolacheEP02", "doi": "10.1145/774572.774675", "ee": "https://doi.org/10.1145/774572.774675", "url": "https://dblp.org/rec/conf/iccad/ManolacheEP02"}, "url": "URL#5899060"}, {"@score": "1", "@id": "5899061", "info": {"authors": {"author": [{"@pid": "43/3414", "text": "Steven M. Martin"}, {"@pid": "16/1848", "text": "Kriszti\u00e1n Flautner"}, {"@pid": "m/TrevorNMudge", "text": "Trevor N. Mudge"}, {"@pid": "b/DBlaauw", "text": "David T. Blaauw"}]}, "title": "Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads.", "venue": "ICCAD", "pages": "721-725", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/MartinFMB02", "doi": "10.1145/774572.774678", "ee": "https://doi.org/10.1145/774572.774678", "url": "https://dblp.org/rec/conf/iccad/MartinFMB02"}, "url": "URL#5899061"}, {"@score": "1", "@id": "5899062", "info": {"authors": {"author": [{"@pid": "27/4166", "text": "Yehia Massoud"}, {"@pid": "w/JacobKWhite", "text": "Jacob White 0001"}]}, "title": "FastMag: a 3-D magnetostatic inductance extraction program for structures with permeable materials.", "venue": "ICCAD", "pages": "478-484", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/MassoudW02", "doi": "10.1145/774572.774642", "ee": "https://doi.org/10.1145/774572.774642", "url": "https://dblp.org/rec/conf/iccad/MassoudW02"}, "url": "URL#5899062"}, {"@score": "1", "@id": "5899063", "info": {"authors": {"author": [{"@pid": "47/5770", "text": "Larry McMurchie"}, {"@pid": "67/1097", "text": "Carl Sechen"}]}, "title": "WTA: waveform-based timing analysis for deep submicron circuits.", "venue": "ICCAD", "pages": "625-631", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/McMurchieS02", "doi": "10.1145/774572.774665", "ee": "https://doi.org/10.1145/774572.774665", "url": "https://dblp.org/rec/conf/iccad/McMurchieS02"}, "url": "URL#5899063"}, {"@score": "1", "@id": "5899064", "info": {"authors": {"author": [{"@pid": "50/976", "text": "Alan Mishchenko"}, {"@pid": "b/RobertKBrayton", "text": "Robert K. Brayton"}]}, "title": "Simplification of non-deterministic multi-valued networks.", "venue": "ICCAD", "pages": "557-562", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/MishchenkoB02", "doi": "10.1145/774572.774654", "ee": "https://doi.org/10.1145/774572.774654", "url": "https://dblp.org/rec/conf/iccad/MishchenkoB02"}, "url": "URL#5899064"}, {"@score": "1", "@id": "5899065", "info": {"authors": {"author": [{"@pid": "07/4726", "text": "Fan Mo"}, {"@pid": "b/RobertKBrayton", "text": "Robert K. Brayton"}]}, "title": "Whirlpool PLAs: a regular logic structure and their synthesis.", "venue": "ICCAD", "pages": "543-550", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/MoB02", "doi": "10.1145/774572.774652", "ee": "https://doi.org/10.1145/774572.774652", "url": "https://dblp.org/rec/conf/iccad/MoB02"}, "url": "URL#5899065"}, {"@score": "1", "@id": "5899066", "info": {"authors": {"author": [{"@pid": "03/5108", "text": "Bren Mochocki"}, {"@pid": "h/XiaoboSharonHu", "text": "Xiaobo Sharon Hu"}, {"@pid": "53/5678", "text": "Gang Quan"}]}, "title": "A realistic variable voltage scheduling model for real-time applications.", "venue": "ICCAD", "pages": "726-731", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/MochockiHQ02", "doi": "10.1145/774572.774679", "ee": "https://doi.org/10.1145/774572.774679", "url": "https://dblp.org/rec/conf/iccad/MochockiHQ02"}, "url": "URL#5899066"}, {"@score": "1", "@id": "5899067", "info": {"authors": {"author": [{"@pid": "07/4220", "text": "Mar\u00eda C. Molina"}, {"@pid": "m/JoseManuelMendias", "text": "Jos\u00e9 M. Mend\u00edas"}, {"@pid": "17/3310", "text": "Rom\u00e1n Hermida"}]}, "title": "Bit-level scheduling of heterogeneous behavioural specifications.", "venue": "ICCAD", "pages": "602-608", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/MolinaMH02", "doi": "10.1145/774572.774661", "ee": "https://doi.org/10.1145/774572.774661", "url": "https://dblp.org/rec/conf/iccad/MolinaMH02"}, "url": "URL#5899067"}, {"@score": "1", "@id": "5899068", "info": {"authors": {"author": [{"@pid": "28/1458", "text": "Sasha Novakovsky"}, {"@pid": "84/2666", "text": "Shy Shyman"}, {"@pid": "10/5046", "text": "Ziyad Hanna"}]}, "title": "High capacity and automatic functional extraction tool for industrial VLSI circuit designs.", "venue": "ICCAD", "pages": "520-525", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/NovakovskySH02", "doi": "10.1145/774572.774649", "ee": "https://doi.org/10.1145/774572.774649", "url": "https://dblp.org/rec/conf/iccad/NovakovskySH02"}, "url": "URL#5899068"}, {"@score": "1", "@id": "5899069", "info": {"authors": {"author": [{"@pid": "92/4808", "text": "Nahmsuk Oh"}, {"@pid": "96/2404", "text": "Rohit Kapur"}, {"@pid": "11/4264", "text": "Thomas W. Williams"}]}, "title": "Fast seed computation for reseeding shift register in test pattern compression.", "venue": "ICCAD", "pages": "76-81", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/OhKW02", "doi": "10.1145/774572.774583", "ee": "https://doi.org/10.1145/774572.774583", "url": "https://dblp.org/rec/conf/iccad/OhKW02"}, "url": "URL#5899069"}, {"@score": "1", "@id": "5899070", "info": {"authors": {"author": {"@pid": "15/6143", "text": "Andrea Pacelli"}}, "title": "A local circuit topology for inductive parasitics.", "venue": "ICCAD", "pages": "208-214", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Pacelli02", "doi": "10.1145/774572.774603", "ee": "https://doi.org/10.1145/774572.774603", "url": "https://dblp.org/rec/conf/iccad/Pacelli02"}, "url": "URL#5899070"}, {"@score": "1", "@id": "5899071", "info": {"authors": {"author": [{"@pid": "46/1929", "text": "Preeti Ranjan Panda"}, {"@pid": "70/6984", "text": "Lakshmikantam Chitturi"}]}, "title": "An energy-conscious algorithm for memory port allocation.", "venue": "ICCAD", "pages": "572-576", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/PandaC02", "doi": "10.1145/774572.774656", "ee": "https://doi.org/10.1145/774572.774656", "url": "https://dblp.org/rec/conf/iccad/PandaC02"}, "url": "URL#5899071"}, {"@score": "1", "@id": "5899072", "info": {"authors": {"author": [{"@pid": "55/2279", "text": "Roberto Passerone"}, {"@pid": "d/LucadeAlfaro", "text": "Luca de Alfaro"}, {"@pid": "h/ThomasAHenzinger", "text": "Thomas A. Henzinger"}, {"@pid": "s/ALSangiovanniV", "text": "Alberto L. Sangiovanni-Vincentelli"}]}, "title": "Convertibility verification and converter synthesis: two faces of the same coin.", "venue": "ICCAD", "pages": "132-139", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/PasseroneAHS02", "doi": "10.1145/774572.774592", "ee": "https://doi.org/10.1145/774572.774592", "url": "https://dblp.org/rec/conf/iccad/PasseroneAHS02"}, "url": "URL#5899072"}, {"@score": "1", "@id": "5899073", "info": {"authors": {"author": [{"@pid": "p/IrithPomeranz", "text": "Irith Pomeranz"}, {"@pid": "r/SudhakarMReddy", "text": "Sudhakar M. Reddy"}]}, "title": "On undetectable faults in partial scan circuits.", "venue": "ICCAD", "pages": "82-86", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/PomeranzR02", "doi": "10.1145/774572.774584", "ee": "https://doi.org/10.1145/774572.774584", "url": "https://dblp.org/rec/conf/iccad/PomeranzR02"}, "url": "URL#5899073"}, {"@score": "1", "@id": "5899074", "info": {"authors": {"author": [{"@pid": "79/5582", "text": "Katarzyna Radecka"}, {"@pid": "75/1586", "text": "Zeljko Zilic"}]}, "title": "Specifying and verifying imprecise sequential datapaths by Arithmetic Transforms.", "venue": "ICCAD", "pages": "128-131", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/RadeckaZ02", "doi": "10.1145/774572.774591", "ee": "https://doi.org/10.1145/774572.774591", "url": "https://dblp.org/rec/conf/iccad/RadeckaZ02"}, "url": "URL#5899074"}, {"@score": "1", "@id": "5899075", "info": {"authors": {"author": [{"@pid": "19/4840", "text": "Sanjay Ramnath"}, {"@pid": "54/548", "text": "Frederic Neuveux"}, {"@pid": "67/6268", "text": "Mokhtar Hirech"}, {"@pid": "50/5136", "text": "Felix Ng"}]}, "title": "Test-model based hierarchical DFT synthesis.", "venue": "ICCAD", "pages": "286-293", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/RamnathNHN02", "doi": "10.1145/774572.774615", "ee": "https://doi.org/10.1145/774572.774615", "url": "https://dblp.org/rec/conf/iccad/RamnathNHN02"}, "url": "URL#5899075"}, {"@score": "1", "@id": "5899076", "info": {"authors": {"author": [{"@pid": "66/262", "text": "Peng Rong"}, {"@pid": "p/MassoudPedram", "text": "Massoud Pedram"}]}, "title": "Battery-aware power management based on Markovian decision processes.", "venue": "ICCAD", "pages": "707-713", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/RongP02", "doi": "10.1145/774572.774676", "ee": "https://doi.org/10.1145/774572.774676", "url": "https://dblp.org/rec/conf/iccad/RongP02"}, "url": "URL#5899076"}, {"@score": "1", "@id": "5899077", "info": {"authors": {"author": {"@pid": "40/1690", "text": "Jaijeet S. Roychowdhury"}}, "title": "Making Fourier-envelope simulation robust.", "venue": "ICCAD", "pages": "240-245", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Roychowdhury02", "doi": "10.1145/774572.774608", "ee": "https://doi.org/10.1145/774572.774608", "url": "https://dblp.org/rec/conf/iccad/Roychowdhury02"}, "url": "URL#5899077"}, {"@score": "1", "@id": "5899078", "info": {"authors": {"author": {"@pid": "37/6335", "text": "Takayasu Sakurai"}}, "title": "Minimizing power across multiple technology and design levels.", "venue": "ICCAD", "pages": "24-27", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Sakurai02", "doi": "10.1145/774572.774576", "ee": "https://doi.org/10.1145/774572.774576", "url": "https://dblp.org/rec/conf/iccad/Sakurai02"}, "url": "URL#5899078"}, {"@score": "1", "@id": "5899079", "info": {"authors": {"author": [{"@pid": "85/5956", "text": "Eelco Schrik"}, {"@pid": "d/PDewilde", "text": "Patrick M. Dewilde"}, {"@pid": "v/NPvanderMeijs", "text": "N. P. van der Meijs"}]}, "title": "Theoretical and practical validation of combined BEM/FEM substrate resistance modeling.", "venue": "ICCAD", "pages": "10-15", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/SchrikDM02", "doi": "10.1145/774572.774574", "ee": "https://doi.org/10.1145/774572.774574", "url": "https://dblp.org/rec/conf/iccad/SchrikDM02"}, "url": "URL#5899079"}, {"@score": "1", "@id": "5899080", "info": {"authors": {"author": [{"@pid": "20/2850", "text": "Harshit K. Shah"}, {"@pid": "94/3393", "text": "Pun H. Shiu"}, {"@pid": "13/4576", "text": "Brian Bell"}, {"@pid": "33/1244", "text": "Mamie Aldredge"}, {"@pid": "81/1716", "text": "Namarata Sopory"}, {"@pid": "92/5492", "text": "Jeff Davis"}]}, "title": "Repeater insertion and wire sizing optimization for throughput-centric VLSI global interconnects.", "venue": "ICCAD", "pages": "280-284", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ShahSBASD02", "doi": "10.1145/774572.774614", "ee": "https://doi.org/10.1145/774572.774614", "url": "https://dblp.org/rec/conf/iccad/ShahSBASD02"}, "url": "URL#5899080"}, {"@score": "1", "@id": "5899081", "info": {"authors": {"author": [{"@pid": "67/1638", "text": "Muzhou Shao"}, {"@pid": "w/MartinDFWong", "text": "D. F. Wong 0001"}, {"@pid": "52/1597", "text": "Youxin Gao"}, {"@pid": "81/2410", "text": "Li-Pen Yuan"}, {"@pid": "84/3246", "text": "Huijing Cao"}]}, "title": "Shaping interconnect for uniform current density.", "venue": "ICCAD", "pages": "254-259", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ShaoWGYC02", "doi": "10.1145/774572.774610", "ee": "https://doi.org/10.1145/774572.774610", "url": "https://dblp.org/rec/conf/iccad/ShaoWGYC02"}, "url": "URL#5899081"}, {"@score": "1", "@id": "5899082", "info": {"authors": {"author": [{"@pid": "61/1544", "text": "Vivek V. Shende"}, {"@pid": "66/4354", "text": "Aditya K. Prasad"}, {"@pid": "m/IgorLMarkov", "text": "Igor L. Markov"}, {"@pid": "92/2628", "text": "John P. Hayes"}]}, "title": "Reversible logic circuit synthesis.", "venue": "ICCAD", "pages": "353-360", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ShendePMH02", "doi": "10.1145/774572.774625", "ee": "https://doi.org/10.1145/774572.774625", "url": "https://dblp.org/rec/conf/iccad/ShendePMH02"}, "url": "URL#5899082"}, {"@score": "1", "@id": "5899083", "info": {"authors": {"author": [{"@pid": "13/3403", "text": "Ozgur Sinanoglu"}, {"@pid": "o/AlexOrailoglu", "text": "Alex Orailoglu"}]}, "title": "A novel scan architecture for power-efficient, rapid test.", "venue": "ICCAD", "pages": "299-303", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/SinanogluO02", "doi": "10.1145/774572.774617", "ee": "https://doi.org/10.1145/774572.774617", "url": "https://dblp.org/rec/conf/iccad/SinanogluO02"}, "url": "URL#5899083"}, {"@score": "1", "@id": "5899084", "info": {"authors": {"author": {"@pid": "31/353", "text": "Satnam Singh"}}, "title": "Interface specification for reconfigurable components.", "venue": "ICCAD", "pages": "102-109", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Singh02", "doi": "10.1145/774572.774587", "ee": "https://doi.org/10.1145/774572.774587", "url": "https://dblp.org/rec/conf/iccad/Singh02"}, "url": "URL#5899084"}, {"@score": "1", "@id": "5899085", "info": {"authors": {"author": [{"@pid": "74/3215", "text": "Deshanand P. Singh"}, {"@pid": "b/StephenDeanBrown", "text": "Stephen Dean Brown"}]}, "title": "Incremental placement for layout driven optimizations on FPGAs.", "venue": "ICCAD", "pages": "752-759", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/SinghB02", "doi": "10.1145/774572.774683", "ee": "https://doi.org/10.1145/774572.774683", "url": "https://dblp.org/rec/conf/iccad/SinghB02"}, "url": "URL#5899085"}, {"@score": "1", "@id": "5899086", "info": {"authors": {"author": [{"@pid": "65/5686", "text": "Subarnarekha Sinha"}, {"@pid": "50/976", "text": "Alan Mishchenko"}, {"@pid": "b/RobertKBrayton", "text": "Robert K. Brayton"}]}, "title": "Topologically constrained logic synthesis.", "venue": "ICCAD", "pages": "679-686", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/SinhaMB02", "doi": "10.1145/774572.774672", "ee": "https://doi.org/10.1145/774572.774672", "url": "https://dblp.org/rec/conf/iccad/SinhaMB02"}, "url": "URL#5899086"}, {"@score": "1", "@id": "5899087", "info": {"authors": {"author": [{"@pid": "43/2103", "text": "Dipak Sitaram"}, {"@pid": "87/1585", "text": "Yu Zheng"}, {"@pid": "37/907", "text": "Kenneth L. Shepard"}]}, "title": "Implicit treatment of substrate and power-ground losses in return-limited inductance extraction.", "venue": "ICCAD", "pages": "16-22", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/SitaramZS02", "doi": "10.1145/774572.774575", "ee": "https://doi.org/10.1145/774572.774575", "url": "https://dblp.org/rec/conf/iccad/SitaramZS02"}, "url": "URL#5899087"}, {"@score": "1", "@id": "5899088", "info": {"authors": {"author": [{"@pid": "83/1695", "text": "Ankur Srivastava 0001"}, {"@pid": "s/MajidSarrafzadeh", "text": "Majid Sarrafzadeh"}]}, "title": "Predictability: definition, ananlysis and optimization.", "venue": "ICCAD", "pages": "118-121", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/SrivastavaS02", "doi": "10.1145/774572.774589", "ee": "https://doi.org/10.1145/774572.774589", "url": "https://dblp.org/rec/conf/iccad/SrivastavaS02"}, "url": "URL#5899088"}, {"@score": "1", "@id": "5899089", "info": {"authors": {"author": [{"@pid": "15/1667", "text": "Greg Stitt"}, {"@pid": "v/FrankVahid", "text": "Frank Vahid"}]}, "title": "Hardware/software partitioning of software binaries.", "venue": "ICCAD", "pages": "164-170", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/StittV02", "doi": "10.1145/774572.774596", "ee": "https://doi.org/10.1145/774572.774596", "url": "https://dblp.org/rec/conf/iccad/StittV02"}, "url": "URL#5899089"}, {"@score": "1", "@id": "5899090", "info": {"authors": {"author": [{"@pid": "51/394", "text": "Fei Sun"}, {"@pid": "60/5388", "text": "Srivaths Ravi 0001"}, {"@pid": "74/3747", "text": "Anand Raghunathan"}, {"@pid": "j/NirajKJha", "text": "Niraj K. Jha"}]}, "title": "Synthesis of custom processors based on extensible platforms.", "venue": "ICCAD", "pages": "641-648", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/SunRRJ02", "doi": "10.1145/774572.774667", "ee": "https://doi.org/10.1145/774572.774667", "url": "https://dblp.org/rec/conf/iccad/SunRRJ02"}, "url": "URL#5899090"}, {"@score": "1", "@id": "5899091", "info": {"authors": {"author": [{"@pid": "32/2428", "text": "Hiran Tennakoon"}, {"@pid": "67/1097", "text": "Carl Sechen"}]}, "title": "Gate sizing using Lagrangian relaxation combined with a fast gradient-based pre-processing step.", "venue": "ICCAD", "pages": "395-402", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/TennakoonS02", "doi": "10.1145/774572.774631", "ee": "https://doi.org/10.1145/774572.774631", "url": "https://dblp.org/rec/conf/iccad/TennakoonS02"}, "url": "URL#5899091"}, {"@score": "1", "@id": "5899092", "info": {"authors": {"author": [{"@pid": "34/3108", "text": "Ruiqi Tian"}, {"@pid": "67/4426", "text": "Ronggang Yu"}, {"@pid": "72/6284", "text": "Xiaoping Tang"}, {"@pid": "w/MartinDFWong", "text": "D. F. Wong 0001"}]}, "title": "On mask layout partitioning for electron projection lithography.", "venue": "ICCAD", "pages": "514-518", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/TianYTW02", "doi": "10.1145/774572.774648", "ee": "https://doi.org/10.1145/774572.774648", "url": "https://dblp.org/rec/conf/iccad/TianYTW02"}, "url": "URL#5899092"}, {"@score": "1", "@id": "5899093", "info": {"authors": {"author": [{"@pid": "19/6432", "text": "Junhyung Um"}, {"@pid": "k/JaeHoonKim", "text": "Jae-Hoon Kim 0001"}, {"@pid": "50/6842", "text": "Taewhan Kim"}]}, "title": "Layout-driven resource sharing in high-level synthesis.", "venue": "ICCAD", "pages": "614-618", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/UmKK02", "doi": "10.1145/774572.774663", "ee": "https://doi.org/10.1145/774572.774663", "url": "https://dblp.org/rec/conf/iccad/UmKK02"}, "url": "URL#5899093"}, {"@score": "1", "@id": "5899094", "info": {"authors": {"author": [{"@pid": "81/3996", "text": "Priya Unnikrishnan"}, {"@pid": "c/GuangyuChen", "text": "Guangyu Chen"}, {"@pid": "k/MahmutTKandemir", "text": "Mahmut T. Kandemir"}, {"@pid": "31/5775", "text": "D. R. Mudgett"}]}, "title": "Dynamic compilation for energy adaptation.", "venue": "ICCAD", "pages": "158-163", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/UnnikrishnanCKM02", "doi": "10.1145/774572.774595", "ee": "https://doi.org/10.1145/774572.774595", "url": "https://dblp.org/rec/conf/iccad/UnnikrishnanCKM02"}, "url": "URL#5899094"}, {"@score": "1", "@id": "5899095", "info": {"authors": {"author": [{"@pid": "29/4740", "text": "Piet Vanassche"}, {"@pid": "71/3189", "text": "Georges G. E. Gielen"}, {"@pid": "88/1200", "text": "Willy M. C. Sansen"}]}, "title": "On the difference between two widely publicized methods for analyzing oscillator phase behavior.", "venue": "ICCAD", "pages": "229-233", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/VanasscheGS02", "doi": "10.1145/774572.774606", "ee": "https://doi.org/10.1145/774572.774606", "url": "https://dblp.org/rec/conf/iccad/VanasscheGS02"}, "url": "URL#5899095"}, {"@score": "1", "@id": "5899096", "info": {"authors": {"author": [{"@pid": "22/6292", "text": "Peter J. Vancorenland"}, {"@pid": "39/3092", "text": "Philippe Coppejans"}, {"@pid": "83/3531", "text": "Wouter De Cock"}, {"@pid": "45/2991", "text": "Paul Leroux"}, {"@pid": "28/4780", "text": "Michiel Steyaert"}]}, "title": "Optimization of a fully integrated low power CMOS GPS receiver.", "venue": "ICCAD", "pages": "305-308", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/VancorenlandCCLS02", "doi": "10.1145/774572.774618", "ee": "https://doi.org/10.1145/774572.774618", "url": "https://dblp.org/rec/conf/iccad/VancorenlandCCLS02"}, "url": "URL#5899096"}, {"@score": "1", "@id": "5899097", "info": {"authors": {"author": [{"@pid": "36/2262", "text": "Miodrag Vujkovic"}, {"@pid": "67/1097", "text": "Carl Sechen"}]}, "title": "Optimized power-delay curve generation for standard cell ICs.", "venue": "ICCAD", "pages": "387-394", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/VujkovicS02", "doi": "10.1145/774572.774630", "ee": "https://doi.org/10.1145/774572.774630", "url": "https://dblp.org/rec/conf/iccad/VujkovicS02"}, "url": "URL#5899097"}, {"@score": "1", "@id": "5899098", "info": {"authors": {"author": [{"@pid": "82/4206-14", "text": "Chen Wang 0014"}, {"@pid": "r/SudhakarMReddy", "text": "Sudhakar M. Reddy"}, {"@pid": "p/IrithPomeranz", "text": "Irith Pomeranz"}, {"@pid": "77/2945", "text": "Xijiang Lin"}, {"@pid": "53/6555", "text": "Janusz Rajski"}]}, "title": "Conflict driven techniques for improving deterministic test pattern generation.", "venue": "ICCAD", "pages": "87-93", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/WangRPLR02", "doi": "10.1145/774572.774585", "ee": "https://doi.org/10.1145/774572.774585", "url": "https://dblp.org/rec/conf/iccad/WangRPLR02"}, "url": "URL#5899098"}, {"@score": "1", "@id": "5899099", "info": {"authors": {"author": [{"@pid": "90/1977-1", "text": "Hua Xiang 0001"}, {"@pid": "15/4123", "text": "Kai-Yuan Chao"}, {"@pid": "w/MartinDFWong", "text": "D. F. Wong 0001"}]}, "title": "ECO algorithms for removing overlaps between power rails and signal wires.", "venue": "ICCAD", "pages": "67-74", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/XiangCW02", "doi": "10.1145/774572.774582", "ee": "https://doi.org/10.1145/774572.774582", "url": "https://dblp.org/rec/conf/iccad/XiangCW02"}, "url": "URL#5899099"}, {"@score": "1", "@id": "5899100", "info": {"authors": {"author": [{"@pid": "81/1130", "text": "Jinjun Xiong"}, {"@pid": "85/5901-8", "text": "Jun Chen 0008"}, {"@pid": "05/6882", "text": "James D. Z. Ma"}, {"@pid": "75/5673-1", "text": "Lei He 0001"}]}, "title": "Post global routing RLC crosstalk budgeting.", "venue": "ICCAD", "pages": "504-509", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/XiongCMH02", "doi": "10.1145/774572.774646", "ee": "https://doi.org/10.1145/774572.774646", "url": "https://dblp.org/rec/conf/iccad/XiongCMH02"}, "url": "URL#5899100"}, {"@score": "1", "@id": "5899101", "info": {"authors": {"author": [{"@pid": "99/5425", "text": "Xiaojian Yang"}, {"@pid": "52/3127", "text": "Bo-Kyung Choi"}, {"@pid": "s/MajidSarrafzadeh", "text": "Majid Sarrafzadeh"}]}, "title": "Timing-driven placement using design hierarchy guided constraint generation.", "venue": "ICCAD", "pages": "177-180", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/YangCS02", "doi": "10.1145/774572.774598", "ee": "https://doi.org/10.1145/774572.774598", "url": "https://dblp.org/rec/conf/iccad/YangCS02"}, "url": "URL#5899101"}, {"@score": "1", "@id": "5899102", "info": {"authors": {"author": [{"@pid": "51/2890-6", "text": "Jin Yang 0006"}, {"@pid": "68/6702", "text": "Amit Goel"}]}, "title": "GSTE through a case study.", "venue": "ICCAD", "pages": "534-541", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/YangG02", "doi": "10.1145/774572.774651", "ee": "https://doi.org/10.1145/774572.774651", "url": "https://dblp.org/rec/conf/iccad/YangG02"}, "url": "URL#5899102"}, {"@score": "1", "@id": "5899103", "info": {"authors": {"author": [{"@pid": "98/4381-7", "text": "Jun Yuan 0007"}, {"@pid": "79/2613", "text": "Ken Albin"}, {"@pid": "53/5368", "text": "Adnan Aziz"}, {"@pid": "62/3682", "text": "Carl Pixley"}]}, "title": "Simplifying Boolean constraint solving for random simulation-vector generation.", "venue": "ICCAD", "pages": "123-127", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/YuanAAP02", "doi": "10.1145/774572.774590", "ee": "https://doi.org/10.1145/774572.774590", "url": "https://dblp.org/rec/conf/iccad/YuanAAP02"}, "url": "URL#5899103"}, {"@score": "1", "@id": "5899104", "info": {"authors": {"author": [{"@pid": "96/711", "text": "Jindrich Zejda"}, {"@pid": "73/5912", "text": "Paul Frain"}]}, "title": "General framework for removal of clock network pessimism.", "venue": "ICCAD", "pages": "632-639", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ZejdaF02", "doi": "10.1145/774572.774666", "ee": "https://doi.org/10.1145/774572.774666", "url": "https://dblp.org/rec/conf/iccad/ZejdaF02"}, "url": "URL#5899104"}, {"@score": "1", "@id": "5899105", "info": {"authors": {"author": [{"@pid": "57/3108", "text": "Rouying Zhan"}, {"@pid": "86/2775", "text": "Haigang Feng"}, {"@pid": "54/4158-13", "text": "Qiong Wu 0013"}, {"@pid": "09/4891", "text": "Guang Chen"}, {"@pid": "41/2562", "text": "Xiaokang Guan"}, {"@pid": "96/2794", "text": "Albert Z. Wang"}]}, "title": "A technology-independent CAD tool for ESD protection device extraction: ESDExtractor.", "venue": "ICCAD", "pages": "510-513", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ZhanFWCGW02", "doi": "10.1145/774572.774647", "ee": "https://doi.org/10.1145/774572.774647", "url": "https://dblp.org/rec/conf/iccad/ZhanFWCGW02"}, "url": "URL#5899105"}, {"@score": "1", "@id": "5899106", "info": {"authors": {"author": [{"@pid": "94/5689", "text": "Lintao Zhang"}, {"@pid": "79/6934", "text": "Sharad Malik"}]}, "title": "Conflict driven learning in a quantified Boolean Satisfiability solver.", "venue": "ICCAD", "pages": "442-449", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ZhangM02", "doi": "10.1145/774572.774637", "ee": "https://doi.org/10.1145/774572.774637", "url": "https://dblp.org/rec/conf/iccad/ZhangM02"}, "url": "URL#5899106"}, {"@score": "1", "@id": "5899107", "info": {"authors": {"author": [{"@pid": "23/2274", "text": "Hui Zheng"}, {"@pid": "p/LawrenceTPileggi", "text": "Lawrence T. Pileggi"}]}, "title": "Robust and passive model order reduction for circuits containing susceptance elements.", "venue": "ICCAD", "pages": "761-766", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ZhengP02", "doi": "10.1145/774572.774684", "ee": "https://doi.org/10.1145/774572.774684", "url": "https://dblp.org/rec/conf/iccad/ZhengP02"}, "url": "URL#5899107"}, {"@score": "1", "@id": "5899108", "info": {"authors": {"author": [{"@pid": "27/2552-1", "text": "Lin Zhong 0001"}, {"@pid": "j/NirajKJha", "text": "Niraj K. Jha"}]}, "title": "Interconnect-aware high-level synthesis for low power.", "venue": "ICCAD", "pages": "110-117", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ZhongJ02", "doi": "10.1145/774572.774588", "ee": "https://doi.org/10.1145/774572.774588", "url": "https://dblp.org/rec/conf/iccad/ZhongJ02"}, "url": "URL#5899108"}, {"@score": "1", "@id": "5899109", "info": {"authors": {"author": [{"@pid": "45/35", "text": "Guoan Zhong"}, {"@pid": "65/5850", "text": "Cheng-Kok Koh"}, {"@pid": "r/KaushikRoy", "text": "Kaushik Roy 0001"}]}, "title": "On-chip interconnect modeling by wire duplication.", "venue": "ICCAD", "pages": "341-346", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ZhongKR02", "doi": "10.1145/774572.774623", "ee": "https://doi.org/10.1145/774572.774623", "url": "https://dblp.org/rec/conf/iccad/ZhongKR02"}, "url": "URL#5899109"}, {"@score": "1", "@id": "5899110", "info": {"authors": {"author": {"@pid": "z/JianwenZhu", "text": "Jianwen Zhu"}}, "title": "Symbolic pointer analysis.", "venue": "ICCAD", "pages": "150-157", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Zhu02", "doi": "10.1145/774572.774594", "ee": "https://doi.org/10.1145/774572.774594", "url": "https://dblp.org/rec/conf/iccad/Zhu02"}, "url": "URL#5899110"}, {"@score": "1", "@id": "5899111", "info": {"authors": {"author": [{"@pid": "11/1033", "text": "Xinping Zhu"}, {"@pid": "79/6934", "text": "Sharad Malik"}]}, "title": "A hierarchical modeling framework for on-chip communication architectures.", "venue": "ICCAD", "pages": "663-671", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ZhuM02", "doi": "10.1145/774572.774670", "ee": "https://doi.org/10.1145/774572.774670", "url": "https://dblp.org/rec/conf/iccad/ZhuM02"}, "url": "URL#5899111"}, {"@score": "1", "@id": "5899112", "info": {"authors": {"author": [{"@pid": "90/281", "text": "Matthew M. Ziegler"}, {"@pid": "s/MirceaRStan", "text": "Mircea R. Stan"}]}, "title": "A Case for CMOS/nano co-design.", "venue": "ICCAD", "pages": "348-352", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ZieglerS02", "doi": "10.1145/774572.774624", "ee": "https://doi.org/10.1145/774572.774624", "url": "https://dblp.org/rec/conf/iccad/ZieglerS02"}, "url": "URL#5899112"}, {"@score": "1", "@id": "5899113", "info": {"authors": {"author": [{"@pid": "25/36", "text": "Vladimir Zolotov"}, {"@pid": "b/DBlaauw", "text": "David T. Blaauw"}, {"@pid": "04/2006", "text": "Supamas Sirichotiyakul"}, {"@pid": "06/6733", "text": "Murat R. Becer"}, {"@pid": "59/162", "text": "Chanhee Oh"}, {"@pid": "49/6971", "text": "Rajendran Panda"}, {"@pid": "83/2163", "text": "Amir Grinshpon"}, {"@pid": "92/4469", "text": "Rafi Levy"}]}, "title": "Noise propagation and failure criteria for VLSI designs.", "venue": "ICCAD", "pages": "587-594", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ZolotovBSBOPGL02", "doi": "10.1145/774572.774659", "ee": "https://doi.org/10.1145/774572.774659", "url": "https://dblp.org/rec/conf/iccad/ZolotovBSBOPGL02"}, "url": "URL#5899113"}, {"@score": "1", "@id": "5899114", "info": {"authors": {"author": [{"@pid": "54/3859", "text": "Paul S. Zuchowski"}, {"@pid": "86/4041", "text": "Christopher B. Reynolds"}, {"@pid": "48/4124", "text": "Richard J. Grupp"}, {"@pid": "23/5057", "text": "Shelly G. Davis"}, {"@pid": "43/326", "text": "Brendan Cremen"}, {"@pid": "23/2059", "text": "Bill Troxel"}]}, "title": "A hybrid ASIC and FPGA architecture.", "venue": "ICCAD", "pages": "187-194", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ZuchowskiRGDCT02", "doi": "10.1145/774572.774600", "ee": "https://doi.org/10.1145/774572.774600", "url": "https://dblp.org/rec/conf/iccad/ZuchowskiRGDCT02"}, "url": "URL#5899114"}, {"@score": "1", "@id": "5931835", "info": {"authors": {"author": [{"@pid": "p/LawrenceTPileggi", "text": "Lawrence T. Pileggi"}, {"@pid": "k/AndreasKuehlmann", "text": "Andreas Kuehlmann"}]}, "title": "Proceedings of the 2002 IEEE/ACM International Conference on Computer-aided Design, ICCAD 2002, San Jose, California, USA, November 10-14, 2002", "venue": "ICCAD", "publisher": "ACM / IEEE Computer Society", "year": "2002", "type": "Editorship", "key": "conf/iccad/2002", "ee": "http://dl.acm.org/citation.cfm?id=774572", "url": "https://dblp.org/rec/conf/iccad/2002"}, "url": "URL#5931835"}]}}}