{"Source Block": ["miaow/src/verilog/rtl/lsu/lsu.v@328:338@HdlIdDef", "\t\t\t\t    .out_gm_or_lds(mem_gm_or_lds),\n\t\t\t\t    .clk(clk),\n\t\t\t\t    .rst(rst)\n\t\t\t\t    );\n   //flops_mem_wb\n   wire [2047:0] wb_rd_data;\n   wire [6:0] \t wb_wftag_resp;\n   //wire \t wb_ack;\n\n   PS_flops_mem_wb_lsu flops_mem_wb(\n                                    .in_rd_data(mem_rd_data),\n"], "Clone Blocks": [["miaow/src/verilog/rtl/lsu/lsu.v@329:339", "\t\t\t\t    .clk(clk),\n\t\t\t\t    .rst(rst)\n\t\t\t\t    );\n   //flops_mem_wb\n   wire [2047:0] wb_rd_data;\n   wire [6:0] \t wb_wftag_resp;\n   //wire \t wb_ack;\n\n   PS_flops_mem_wb_lsu flops_mem_wb(\n                                    .in_rd_data(mem_rd_data),\n                                    .in_ack(mem_ack),\n"]], "Diff Content": {"Delete": [[333, "   wire [2047:0] wb_rd_data;\n"]], "Add": []}}