$date
	Sat Nov 18 18:54:16 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module dec4to16_tb $end
$var wire 16 ! y [0:15] $end
$var reg 1 " en $end
$var reg 4 # w [3:0] $end
$scope module uut $end
$var wire 1 $ en $end
$var wire 4 % m [0:3] $end
$var wire 4 & w [3:0] $end
$var wire 16 ' y [0:15] $end
$scope module stg0 $end
$var wire 1 $ en $end
$var wire 2 ( w [1:0] $end
$var reg 4 ) y [0:3] $end
$upscope $end
$scope module stg1 $end
$var wire 1 * en $end
$var wire 2 + w [1:0] $end
$var reg 4 , y [0:3] $end
$upscope $end
$scope module stg2 $end
$var wire 1 - en $end
$var wire 2 . w [1:0] $end
$var reg 4 / y [0:3] $end
$upscope $end
$scope module stg3 $end
$var wire 1 0 en $end
$var wire 2 1 w [1:0] $end
$var reg 4 2 y [0:3] $end
$upscope $end
$scope module stg4 $end
$var wire 1 3 en $end
$var wire 2 4 w [1:0] $end
$var reg 4 5 y [0:3] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 5
b10 4
03
b0 2
b10 1
00
b0 /
b10 .
0-
b10 ,
b10 +
1*
b1000 )
b0 (
b10000000000000 '
b10 &
b1000 %
1$
b10 #
1"
b10000000000000 !
$end
#20
b1 /
1-
0*
b100 )
b100 %
b0 ,
b100000000 !
b100000000 '
b1 (
b11 +
b11 .
b11 1
b11 4
b111 #
b111 &
#40
b1000 2
10
0-
b10 )
b10 %
b0 /
b10000000 !
b10000000 '
b10 (
b0 +
b0 .
b0 1
b0 4
b1000 #
b1000 &
#60
b10 5
13
00
b1 )
b1 %
b0 2
b10 !
b10 '
b11 (
b10 +
b10 .
b10 1
b10 4
b1110 #
b1110 &
#80
b0 5
b0 !
b0 '
03
b0 (
b0 )
b0 %
b10 #
b10 &
0"
0$
#100
