
#Circuit Summary:
#---------------
#number of inputs = 50
#number of outputs = 22
#number of gates = 2082
#number of wires = 2132
#atpg: cputime for reading in circuit ./sample_circuits/c3540.ckt: 0.0s 0.0s
#atpg: cputime for levelling circuit ./sample_circuits/c3540.ckt: 0.1s 0.1s
#atpg: cputime for rearranging gate inputs ./sample_circuits/c3540.ckt: 0.0s 0.1s
#atpg: cputime for creating dummy nodes ./sample_circuits/c3540.ckt: 0.0s 0.1s
#atpg: cputime for generating fault list ./sample_circuits/c3540.ckt: 0.0s 0.1s
#atpg: cputime for compute reachability ./sample_circuits/c3540.ckt: 0.0s 0.1s
T'01101001101110101001001111111000010100011100100000 1'
T'11001000000010010110101011011111111101101010101001 1'
T'11111000000011001111101111110111100001110110110101 0'
T'11110000010011100101000001001111101010111000101100 0'
T'11111111111111000110010111100111111001100100001100 1'
T'11011110100010100010010011001111111101011100111000 1'
T'11101101111111111011010100001100000111100011100010 1'
T'11011111011111000001100100100011110100011000101001 1'
T'01110100011010001111000010000101010100101001111001 1'
T'11111101100000011100001001100011100100011011010100 1'
T'11010100000011011001000001001111111111001111001000 1'
T'11100110111111000101011100101101111110100011111101 1'
T'11101101101111010001111010001100010000111000111111 0'
T'11110110010100000001100100101110001011100110011001 1'
T'11101111111011000100000101011000111100010111011001 1'
T'11010000011101000011001110001110111111100011111110 1'
T'00111000000001000101010101001111111111001000011110 1'
T'01100000111001001010110001101001111101110001001100 1'
T'11110000101101110000110111101110011011000100010111 1'
T'10111000000011000111010100100111110001101001001111 1'
T'00100000000001101111101101101111111101111111011100 1'
T'10111000000011110010110100011111111101010011101011 1'
T'11110000101011111010101011101111111110110100101101 1'
T'10111000000010011111110101011111111010110001011110 1'
T'01001100110100011010100110010000100110101011011100 1'
T'11011111111101010110001001011111111111011011011000 1'
T'11110000110011101110010011000011010011100110000111 1'
T'11110001000001000001110100110001101101101111111111 0'
T'11111110111111100101000001100101111000011101010100 1'
T'11101010110100010001000111011100010110011001001001 1'
T'11101111101110001001011011101110000101010101111011 0'
T'11011010000001000001000000101111111110101101010011 1'
T'11010000100011101011110110111111111111010110011010 1'
T'10100001011011000000011101101111101101110011111111 1'
T'00011111111110000111100010000100100011110101101100 0'
T'10100000000011110010100000111110111111001010011100 0'
T'11110000101111010001110101111111111101011110011100 1'
T'11111111111101011101110001100111110001101100111110 1'
T'11011100000011010010110101100111101010101011111010 1'
T'11101010000001011011101010000001011111111111100000 1'
T'11111100000000010011010000000100001011010100101101 0'
T'11110001000101100000100000111000111011101010100111 1'
T'11011001111100000011110111111000001101011101101000 1'
T'10111000010001000011100010010001000001000101001000 1'
T'11111010111010101110011101000011000100011101111011 1'
T'11010000110011001110000100001111111001000101010110 1'
T'10010011111010101111010000011110111110000011001010 1'
T'11110110111111111111111111101111111111111111111101 1'
T'11000000000010001011100101011000100001011111111000 1'
T'11111100011111110001100111100000011010110001111111 1'
T'11010001000111001100011011000111010011011000100011 1'
T'01011000001111110000001001001011111111101010111011 0'
T'11111001111111101011110101111011101101110010111100 1'
T'11111101111111101110100101101111111101111111001100 1'
T'11111110011010100001010111100001110011111000010010 1'
T'11011011100000011001100111110010101000110010001101 1'
T'11110110100011001101000001111111111101110011001100 1'
T'11111101110110110100000111100111111111100011111111 1'
T'11111010000010101110000001111111111111101011011101 0'
T'11100110010001010110010101110111000011010100000111 1'
T'01111000000011011000110101111011111000101010000100 1'
T'01101000000011010101100001000111100010111001101100 0'
T'01110011101110001101000100011111110110000111111101 0'
T'00011000000011010011100010111111011111110011010000 1'
T'00101001101011001111000100001111011111000001110001 1'
T'11110111010010011001010001010101010111010010111010 1'
T'01100111110110100000110101011101001011100010010010 0'
T'11111111000011101000000001101111111100100000001111 1'
T'10000101011001101100001100111110110100000000110010 1'
T'10111000000011111100110100000110110001011101100101 1'
T'11111000001011100000000001111111111111111010001101 0'
T'11110111110101010100110001111111010100011010111100 1'
T'11111011111111000001111111111001100010110001111101 1'
T'11010000000011001111100001111111111111000101110101 0'
T'11010000101111011100001000001110011011000111100010 1'
T'11111111101110001011110111111011011010110001111100 1'
T'11110000001100010000111000101110000010110000111110 1'
T'10100111101111000100110010010001011010100001100110 1'
T'11000000001001010101000100011001011011111010111111 0'
T'11101000111001110101011011001100110010000100011001 1'
T'10101011001011011000000011101110100010110011110111 1'
T'11011111100010010110000001011111111111100000111000 1'
T'11111110011110000101101111010001011100101010000010 0'
T'11111111111111111010110101111011110100110001011110 1'
T'11101011111110000111010111101111111110011111011100 1'
T'11111000000011011111010100101111111110101001001110 0'

#number of aborted faults = 0

#number of redundant faults = 0

#number of calling podem1 = 48

#total number of backtracks = 13564
#atpg: cputime for test pattern generation ./sample_circuits/c3540.ckt: 69.7s 69.8s
