{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1561380009893 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561380009895 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 24 09:40:09 2019 " "Processing started: Mon Jun 24 09:40:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561380009895 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561380009895 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TestProject -c TestProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off TestProject -c TestProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561380009895 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1561380010963 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1561380010964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561380031702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561380031702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUControl.v 1 1 " "Found 1 design units, including 1 entities, in source file ALUControl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALUControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561380031715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561380031715 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1561380031863 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(11) " "Verilog HDL Case Statement warning at ALU.v(11): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1561380031865 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOut ALU.v(11) " "Verilog HDL Always Construct warning at ALU.v(11): inferring latch(es) for variable \"ALUOut\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561380031866 "|ALU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "overflow ALU.v(7) " "Output port \"overflow\" at ALU.v(7) has no driver" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1561380031868 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[0\] ALU.v(11) " "Inferred latch for \"ALUOut\[0\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561380031868 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[1\] ALU.v(11) " "Inferred latch for \"ALUOut\[1\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561380031869 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[2\] ALU.v(11) " "Inferred latch for \"ALUOut\[2\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561380031869 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[3\] ALU.v(11) " "Inferred latch for \"ALUOut\[3\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561380031869 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[4\] ALU.v(11) " "Inferred latch for \"ALUOut\[4\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561380031869 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[5\] ALU.v(11) " "Inferred latch for \"ALUOut\[5\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561380031869 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[6\] ALU.v(11) " "Inferred latch for \"ALUOut\[6\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561380031869 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[7\] ALU.v(11) " "Inferred latch for \"ALUOut\[7\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561380031870 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[8\] ALU.v(11) " "Inferred latch for \"ALUOut\[8\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561380031870 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[9\] ALU.v(11) " "Inferred latch for \"ALUOut\[9\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561380031870 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[10\] ALU.v(11) " "Inferred latch for \"ALUOut\[10\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561380031870 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[11\] ALU.v(11) " "Inferred latch for \"ALUOut\[11\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561380031870 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[12\] ALU.v(11) " "Inferred latch for \"ALUOut\[12\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561380031870 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[13\] ALU.v(11) " "Inferred latch for \"ALUOut\[13\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561380031871 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[14\] ALU.v(11) " "Inferred latch for \"ALUOut\[14\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561380031871 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[15\] ALU.v(11) " "Inferred latch for \"ALUOut\[15\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561380031871 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[16\] ALU.v(11) " "Inferred latch for \"ALUOut\[16\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561380031871 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[17\] ALU.v(11) " "Inferred latch for \"ALUOut\[17\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561380031871 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[18\] ALU.v(11) " "Inferred latch for \"ALUOut\[18\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561380031871 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[19\] ALU.v(11) " "Inferred latch for \"ALUOut\[19\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561380031872 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[20\] ALU.v(11) " "Inferred latch for \"ALUOut\[20\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561380031872 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[21\] ALU.v(11) " "Inferred latch for \"ALUOut\[21\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561380031872 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[22\] ALU.v(11) " "Inferred latch for \"ALUOut\[22\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561380031872 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[23\] ALU.v(11) " "Inferred latch for \"ALUOut\[23\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561380031872 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[24\] ALU.v(11) " "Inferred latch for \"ALUOut\[24\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561380031872 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[25\] ALU.v(11) " "Inferred latch for \"ALUOut\[25\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561380031873 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[26\] ALU.v(11) " "Inferred latch for \"ALUOut\[26\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561380031873 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[27\] ALU.v(11) " "Inferred latch for \"ALUOut\[27\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561380031873 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[28\] ALU.v(11) " "Inferred latch for \"ALUOut\[28\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561380031873 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[29\] ALU.v(11) " "Inferred latch for \"ALUOut\[29\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561380031873 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[30\] ALU.v(11) " "Inferred latch for \"ALUOut\[30\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561380031873 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOut\[31\] ALU.v(11) " "Inferred latch for \"ALUOut\[31\]\" at ALU.v(11)" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561380031874 "|ALU"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[0\]\$latch " "Latch ALUOut\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[0\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[0\]" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561380033667 ""}  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561380033667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[1\]\$latch " "Latch ALUOut\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[2\]" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561380033668 ""}  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561380033668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[2\]\$latch " "Latch ALUOut\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[2\]" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561380033668 ""}  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561380033668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[3\]\$latch " "Latch ALUOut\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[2\]" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561380033668 ""}  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561380033668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[4\]\$latch " "Latch ALUOut\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[2\]" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561380033668 ""}  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561380033668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[5\]\$latch " "Latch ALUOut\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[2\]" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561380033668 ""}  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561380033668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[6\]\$latch " "Latch ALUOut\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[2\]" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561380033668 ""}  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561380033668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[7\]\$latch " "Latch ALUOut\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[2\]" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561380033668 ""}  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561380033668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[8\]\$latch " "Latch ALUOut\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[2\]" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561380033668 ""}  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561380033668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[9\]\$latch " "Latch ALUOut\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[2\]" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561380033668 ""}  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561380033668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[10\]\$latch " "Latch ALUOut\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[2\]" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561380033669 ""}  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561380033669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[11\]\$latch " "Latch ALUOut\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[2\]" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561380033669 ""}  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561380033669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[12\]\$latch " "Latch ALUOut\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[2\]" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561380033669 ""}  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561380033669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[13\]\$latch " "Latch ALUOut\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[2\]" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561380033669 ""}  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561380033669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[14\]\$latch " "Latch ALUOut\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[2\]" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561380033669 ""}  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561380033669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[15\]\$latch " "Latch ALUOut\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[2\]" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561380033669 ""}  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561380033669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[16\]\$latch " "Latch ALUOut\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[2\]" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561380033669 ""}  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561380033669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[17\]\$latch " "Latch ALUOut\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[2\]" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561380033669 ""}  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561380033669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[18\]\$latch " "Latch ALUOut\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[2\]" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561380033669 ""}  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561380033669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[19\]\$latch " "Latch ALUOut\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[2\]" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561380033669 ""}  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561380033669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[20\]\$latch " "Latch ALUOut\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[2\]" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561380033669 ""}  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561380033669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[21\]\$latch " "Latch ALUOut\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[2\]" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561380033670 ""}  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561380033670 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[22\]\$latch " "Latch ALUOut\[22\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[2\]" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561380033670 ""}  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561380033670 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[23\]\$latch " "Latch ALUOut\[23\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[2\]" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561380033670 ""}  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561380033670 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[24\]\$latch " "Latch ALUOut\[24\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[2\]" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561380033670 ""}  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561380033670 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[25\]\$latch " "Latch ALUOut\[25\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[2\]" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561380033670 ""}  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561380033670 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[26\]\$latch " "Latch ALUOut\[26\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[2\]" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561380033670 ""}  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561380033670 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[27\]\$latch " "Latch ALUOut\[27\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[2\]" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561380033670 ""}  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561380033670 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[28\]\$latch " "Latch ALUOut\[28\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[2\]" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561380033670 ""}  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561380033670 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[29\]\$latch " "Latch ALUOut\[29\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[2\]" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561380033670 ""}  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561380033670 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[30\]\$latch " "Latch ALUOut\[30\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[2\]" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561380033670 ""}  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561380033670 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOut\[31\]\$latch " "Latch ALUOut\[31\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUOp\[2\]" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561380033670 ""}  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561380033670 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "overflow GND " "Pin \"overflow\" is stuck at GND" {  } { { "ALU.v" "" { Text "/home/asf/Documents/CESAR/Infraestrutura_de_Hardware/Projeto_3/mips_ALU/ALU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561380033707 "|ALU|overflow"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1561380033707 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1561380033870 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1561380035359 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561380035359 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "253 " "Implemented 253 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1561380035938 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1561380035938 ""} { "Info" "ICUT_CUT_TM_LCELLS" "152 " "Implemented 152 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1561380035938 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1561380035938 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "927 " "Peak virtual memory: 927 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561380035947 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 24 09:40:35 2019 " "Processing ended: Mon Jun 24 09:40:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561380035947 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561380035947 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561380035947 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1561380035947 ""}
