{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710207004612 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710207004612 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 11 22:30:04 2024 " "Processing started: Mon Mar 11 22:30:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710207004612 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710207004612 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simulador -c simulador " "Command: quartus_map --read_settings_files=on --write_settings_files=off simulador -c simulador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710207004612 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710207004831 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710207004831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_controle.v 1 1 " "Found 1 design units, including 1 entities, in source file unidade_controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 unidade_controle " "Found entity 1: unidade_controle" {  } { { "unidade_controle.v" "" { Text "/home/victor/Documentos/USP/LABDIG/Git/Lab-Dig/PROJETO_DRONE/unidade_controle.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710207011614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710207011614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_ram_16x4_file.v 1 1 " "Found 1 design units, including 1 entities, in source file sync_ram_16x4_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_ram_16x4_file " "Found entity 1: sync_ram_16x4_file" {  } { { "sync_ram_16x4_file.v" "" { Text "/home/victor/Documentos/USP/LABDIG/Git/Lab-Dig/PROJETO_DRONE/sync_ram_16x4_file.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710207011615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710207011615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulador_drone.v 1 1 " "Found 1 design units, including 1 entities, in source file simulador_drone.v" { { "Info" "ISGN_ENTITY_NAME" "1 simulador_drone " "Found entity 1: simulador_drone" {  } { { "simulador_drone.v" "" { Text "/home/victor/Documentos/USP/LABDIG/Git/Lab-Dig/PROJETO_DRONE/simulador_drone.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710207011615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710207011615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_4.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador_4 " "Found entity 1: registrador_4" {  } { { "registrador_4.v" "" { Text "/home/victor/Documentos/USP/LABDIG/Git/Lab-Dig/PROJETO_DRONE/registrador_4.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710207011616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710207011616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexa7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hexa7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexa7seg " "Found entity 1: hexa7seg" {  } { { "hexa7seg.v" "" { Text "/home/victor/Documentos/USP/LABDIG/Git/Lab-Dig/PROJETO_DRONE/hexa7seg.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710207011616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710207011616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fluxo_dados.v 1 1 " "Found 1 design units, including 1 entities, in source file fluxo_dados.v" { { "Info" "ISGN_ENTITY_NAME" "1 fluxo_dados " "Found entity 1: fluxo_dados" {  } { { "fluxo_dados.v" "" { Text "/home/victor/Documentos/USP/LABDIG/Git/Lab-Dig/PROJETO_DRONE/fluxo_dados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710207011617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710207011617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "edge_detector.v" "" { Text "/home/victor/Documentos/USP/LABDIG/Git/Lab-Dig/PROJETO_DRONE/edge_detector.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710207011617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710207011617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "converte_2b_4b.v 1 1 " "Found 1 design units, including 1 entities, in source file converte_2b_4b.v" { { "Info" "ISGN_ENTITY_NAME" "1 converte_2b_4b " "Found entity 1: converte_2b_4b" {  } { { "converte_2b_4b.v" "" { Text "/home/victor/Documentos/USP/LABDIG/Git/Lab-Dig/PROJETO_DRONE/converte_2b_4b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710207011617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710207011617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_m_2.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_m_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_m_2 " "Found entity 1: contador_m_2" {  } { { "contador_m_2.v" "" { Text "/home/victor/Documentos/USP/LABDIG/Git/Lab-Dig/PROJETO_DRONE/contador_m_2.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710207011618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710207011618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_m.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_m " "Found entity 1: contador_m" {  } { { "contador_m.v" "" { Text "/home/victor/Documentos/USP/LABDIG/Git/Lab-Dig/PROJETO_DRONE/contador_m.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710207011618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710207011618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_163.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_163.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_163 " "Found entity 1: contador_163" {  } { { "contador_163.v" "" { Text "/home/victor/Documentos/USP/LABDIG/Git/Lab-Dig/PROJETO_DRONE/contador_163.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710207011619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710207011619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_4_mais_menos.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_4_mais_menos.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_4_mais_menos " "Found entity 1: contador_4_mais_menos" {  } { { "contador_4_mais_menos.v" "" { Text "/home/victor/Documentos/USP/LABDIG/Git/Lab-Dig/PROJETO_DRONE/contador_4_mais_menos.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710207011619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710207011619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_85.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador_85.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_85 " "Found entity 1: comparador_85" {  } { { "comparador_85.v" "" { Text "/home/victor/Documentos/USP/LABDIG/Git/Lab-Dig/PROJETO_DRONE/comparador_85.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710207011619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710207011619 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simulador_drone " "Elaborating entity \"simulador_drone\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1710207011665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_controle unidade_controle:uc " "Elaborating entity \"unidade_controle\" for hierarchy \"unidade_controle:uc\"" {  } { { "simulador_drone.v" "uc" { Text "/home/victor/Documentos/USP/LABDIG/Git/Lab-Dig/PROJETO_DRONE/simulador_drone.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710207011666 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 unidade_controle.v(70) " "Verilog HDL assignment warning at unidade_controle.v(70): truncated value with size 32 to match size of target (1)" {  } { { "unidade_controle.v" "" { Text "/home/victor/Documentos/USP/LABDIG/Git/Lab-Dig/PROJETO_DRONE/unidade_controle.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710207011667 "|simulador_drone|unidade_controle:uc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 unidade_controle.v(71) " "Verilog HDL assignment warning at unidade_controle.v(71): truncated value with size 32 to match size of target (1)" {  } { { "unidade_controle.v" "" { Text "/home/victor/Documentos/USP/LABDIG/Git/Lab-Dig/PROJETO_DRONE/unidade_controle.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710207011667 "|simulador_drone|unidade_controle:uc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 unidade_controle.v(72) " "Verilog HDL assignment warning at unidade_controle.v(72): truncated value with size 32 to match size of target (1)" {  } { { "unidade_controle.v" "" { Text "/home/victor/Documentos/USP/LABDIG/Git/Lab-Dig/PROJETO_DRONE/unidade_controle.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710207011667 "|simulador_drone|unidade_controle:uc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 unidade_controle.v(73) " "Verilog HDL assignment warning at unidade_controle.v(73): truncated value with size 32 to match size of target (1)" {  } { { "unidade_controle.v" "" { Text "/home/victor/Documentos/USP/LABDIG/Git/Lab-Dig/PROJETO_DRONE/unidade_controle.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710207011667 "|simulador_drone|unidade_controle:uc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 unidade_controle.v(74) " "Verilog HDL assignment warning at unidade_controle.v(74): truncated value with size 32 to match size of target (1)" {  } { { "unidade_controle.v" "" { Text "/home/victor/Documentos/USP/LABDIG/Git/Lab-Dig/PROJETO_DRONE/unidade_controle.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710207011668 "|simulador_drone|unidade_controle:uc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 unidade_controle.v(75) " "Verilog HDL assignment warning at unidade_controle.v(75): truncated value with size 32 to match size of target (1)" {  } { { "unidade_controle.v" "" { Text "/home/victor/Documentos/USP/LABDIG/Git/Lab-Dig/PROJETO_DRONE/unidade_controle.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710207011668 "|simulador_drone|unidade_controle:uc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fluxo_dados fluxo_dados:fd " "Elaborating entity \"fluxo_dados\" for hierarchy \"fluxo_dados:fd\"" {  } { { "simulador_drone.v" "fd" { Text "/home/victor/Documentos/USP/LABDIG/Git/Lab-Dig/PROJETO_DRONE/simulador_drone.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710207011685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_163 fluxo_dados:fd\|contador_163:contador_posicao_horizontal " "Elaborating entity \"contador_163\" for hierarchy \"fluxo_dados:fd\|contador_163:contador_posicao_horizontal\"" {  } { { "fluxo_dados.v" "contador_posicao_horizontal" { Text "/home/victor/Documentos/USP/LABDIG/Git/Lab-Dig/PROJETO_DRONE/fluxo_dados.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710207011688 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 contador_163.v(25) " "Verilog HDL assignment warning at contador_163.v(25): truncated value with size 32 to match size of target (4)" {  } { { "contador_163.v" "" { Text "/home/victor/Documentos/USP/LABDIG/Git/Lab-Dig/PROJETO_DRONE/contador_163.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710207011689 "|simulador_drone|fluxo_dados:fd|contador_163:contador_posicao_horizontal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m_2 fluxo_dados:fd\|contador_m_2:contador_tempo_jogada " "Elaborating entity \"contador_m_2\" for hierarchy \"fluxo_dados:fd\|contador_m_2:contador_tempo_jogada\"" {  } { { "fluxo_dados.v" "contador_tempo_jogada" { Text "/home/victor/Documentos/USP/LABDIG/Git/Lab-Dig/PROJETO_DRONE/fluxo_dados.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710207011689 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 contador_m_2.v(40) " "Verilog HDL assignment warning at contador_m_2.v(40): truncated value with size 32 to match size of target (13)" {  } { { "contador_m_2.v" "" { Text "/home/victor/Documentos/USP/LABDIG/Git/Lab-Dig/PROJETO_DRONE/contador_m_2.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710207011690 "|simulador_drone|fluxo_dados:fd|contador_m_2:contador_tempo_jogada"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_ram_16x4_file fluxo_dados:fd\|sync_ram_16x4_file:mapa_jogo " "Elaborating entity \"sync_ram_16x4_file\" for hierarchy \"fluxo_dados:fd\|sync_ram_16x4_file:mapa_jogo\"" {  } { { "fluxo_dados.v" "mapa_jogo" { Text "/home/victor/Documentos/USP/LABDIG/Git/Lab-Dig/PROJETO_DRONE/fluxo_dados.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710207011690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_4_mais_menos fluxo_dados:fd\|contador_4_mais_menos:contador_posicao_vertical " "Elaborating entity \"contador_4_mais_menos\" for hierarchy \"fluxo_dados:fd\|contador_4_mais_menos:contador_posicao_vertical\"" {  } { { "fluxo_dados.v" "contador_posicao_vertical" { Text "/home/victor/Documentos/USP/LABDIG/Git/Lab-Dig/PROJETO_DRONE/fluxo_dados.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710207011694 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 contador_4_mais_menos.v(12) " "Verilog HDL assignment warning at contador_4_mais_menos.v(12): truncated value with size 32 to match size of target (2)" {  } { { "contador_4_mais_menos.v" "" { Text "/home/victor/Documentos/USP/LABDIG/Git/Lab-Dig/PROJETO_DRONE/contador_4_mais_menos.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710207011695 "|simulador_drone|fluxo_dados:fd|contador_4_mais_menos:contador_posicao_vertical"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 contador_4_mais_menos.v(13) " "Verilog HDL assignment warning at contador_4_mais_menos.v(13): truncated value with size 32 to match size of target (2)" {  } { { "contador_4_mais_menos.v" "" { Text "/home/victor/Documentos/USP/LABDIG/Git/Lab-Dig/PROJETO_DRONE/contador_4_mais_menos.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710207011695 "|simulador_drone|fluxo_dados:fd|contador_4_mais_menos:contador_posicao_vertical"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "converte_2b_4b fluxo_dados:fd\|converte_2b_4b:conversor_posicao " "Elaborating entity \"converte_2b_4b\" for hierarchy \"fluxo_dados:fd\|converte_2b_4b:conversor_posicao\"" {  } { { "fluxo_dados.v" "conversor_posicao" { Text "/home/victor/Documentos/USP/LABDIG/Git/Lab-Dig/PROJETO_DRONE/fluxo_dados.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710207011695 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fluxo_dados:fd\|sync_ram_16x4_file:mapa_jogo\|ram " "RAM logic \"fluxo_dados:fd\|sync_ram_16x4_file:mapa_jogo\|ram\" is uninferred due to inappropriate RAM size" {  } { { "sync_ram_16x4_file.v" "ram" { Text "/home/victor/Documentos/USP/LABDIG/Git/Lab-Dig/PROJETO_DRONE/sync_ram_16x4_file.v" 31 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1710207011991 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1710207011991 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1710207012169 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1710207012265 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710207012450 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1710207012545 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710207012545 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "74 " "Implemented 74 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1710207012638 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1710207012638 ""} { "Info" "ICUT_CUT_TM_LCELLS" "51 " "Implemented 51 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1710207012638 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1710207012638 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "469 " "Peak virtual memory: 469 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710207012643 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 11 22:30:12 2024 " "Processing ended: Mon Mar 11 22:30:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710207012643 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710207012643 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710207012643 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710207012643 ""}
