# This script segment is generated automatically by AutoPilot

set id 23
set name mlp_mul_18s_18s_3dEe
set corename simcore_mul
set op mul
set stage_num 2
set max_latency -1
set registered_input 1
set clk_width 1
set clk_signed 0
set reset_width 1
set reset_signed 0
set in0_width 18
set in0_signed 1
set in1_width 18
set in1_signed 1
set ce_width 1
set ce_signed 0
set out_width 36
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mul] == "ap_gen_simcore_mul"} {
eval "ap_gen_simcore_mul { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    clk_width ${clk_width} \
    clk_signed ${clk_signed} \
    reset_width ${reset_width} \
    reset_signed ${reset_signed} \
    in0_width ${in0_width} \
    in0_signed ${in0_signed} \
    in1_width ${in1_width} \
    in1_signed ${in1_signed} \
    ce_width ${ce_width} \
    ce_signed ${ce_signed} \
    out_width ${out_width} \
}"
} else {
puts "@W \[IMPL-100\] Cannot find ap_gen_simcore_mul, check your AutoPilot builtin lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ${name}
}


set op mul
set corename MulnS
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_multicycle_mul] == "::AESL_LIB_VIRTEX::xil_gen_multicycle_mul"} {
eval "::AESL_LIB_VIRTEX::xil_gen_multicycle_mul { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    clk_width ${clk_width} \
    clk_signed ${clk_signed} \
    reset_width ${reset_width} \
    reset_signed ${reset_signed} \
    in0_width ${in0_width} \
    in0_signed ${in0_signed} \
    in1_width ${in1_width} \
    in1_signed ${in1_signed} \
    ce_width ${ce_width} \
    ce_signed ${ce_signed} \
    out_width ${out_width} \
}"
} else {
puts "@W \[IMPL-101\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_multicycle_mul, check your platform lib"
}
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 32 \
    name matrix_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename matrix_0_V \
    op interface \
    ports { matrix_0_V_address0 { O 11 vector } matrix_0_V_ce0 { O 1 bit } matrix_0_V_q0 { I 18 vector } matrix_0_V_address1 { O 11 vector } matrix_0_V_ce1 { O 1 bit } matrix_0_V_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matrix_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 33 \
    name matrix_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename matrix_1_V \
    op interface \
    ports { matrix_1_V_address0 { O 11 vector } matrix_1_V_ce0 { O 1 bit } matrix_1_V_q0 { I 18 vector } matrix_1_V_address1 { O 11 vector } matrix_1_V_ce1 { O 1 bit } matrix_1_V_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matrix_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 34 \
    name matrix_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename matrix_2_V \
    op interface \
    ports { matrix_2_V_address0 { O 11 vector } matrix_2_V_ce0 { O 1 bit } matrix_2_V_q0 { I 18 vector } matrix_2_V_address1 { O 11 vector } matrix_2_V_ce1 { O 1 bit } matrix_2_V_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matrix_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 35 \
    name matrix_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename matrix_3_V \
    op interface \
    ports { matrix_3_V_address0 { O 11 vector } matrix_3_V_ce0 { O 1 bit } matrix_3_V_q0 { I 18 vector } matrix_3_V_address1 { O 11 vector } matrix_3_V_ce1 { O 1 bit } matrix_3_V_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matrix_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 36 \
    name matrix_4_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename matrix_4_V \
    op interface \
    ports { matrix_4_V_address0 { O 11 vector } matrix_4_V_ce0 { O 1 bit } matrix_4_V_q0 { I 18 vector } matrix_4_V_address1 { O 11 vector } matrix_4_V_ce1 { O 1 bit } matrix_4_V_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matrix_4_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 37 \
    name matrix_5_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename matrix_5_V \
    op interface \
    ports { matrix_5_V_address0 { O 11 vector } matrix_5_V_ce0 { O 1 bit } matrix_5_V_q0 { I 18 vector } matrix_5_V_address1 { O 11 vector } matrix_5_V_ce1 { O 1 bit } matrix_5_V_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matrix_5_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 38 \
    name matrix_6_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename matrix_6_V \
    op interface \
    ports { matrix_6_V_address0 { O 11 vector } matrix_6_V_ce0 { O 1 bit } matrix_6_V_q0 { I 18 vector } matrix_6_V_address1 { O 11 vector } matrix_6_V_ce1 { O 1 bit } matrix_6_V_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matrix_6_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 39 \
    name matrix_7_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename matrix_7_V \
    op interface \
    ports { matrix_7_V_address0 { O 11 vector } matrix_7_V_ce0 { O 1 bit } matrix_7_V_q0 { I 18 vector } matrix_7_V_address1 { O 11 vector } matrix_7_V_ce1 { O 1 bit } matrix_7_V_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matrix_7_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 40 \
    name input_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_0_V \
    op interface \
    ports { input_0_V_address0 { O 6 vector } input_0_V_ce0 { O 1 bit } input_0_V_q0 { I 18 vector } input_0_V_address1 { O 6 vector } input_0_V_ce1 { O 1 bit } input_0_V_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 41 \
    name input_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_1_V \
    op interface \
    ports { input_1_V_address0 { O 6 vector } input_1_V_ce0 { O 1 bit } input_1_V_q0 { I 18 vector } input_1_V_address1 { O 6 vector } input_1_V_ce1 { O 1 bit } input_1_V_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 42 \
    name input_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_2_V \
    op interface \
    ports { input_2_V_address0 { O 6 vector } input_2_V_ce0 { O 1 bit } input_2_V_q0 { I 18 vector } input_2_V_address1 { O 6 vector } input_2_V_ce1 { O 1 bit } input_2_V_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 43 \
    name input_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_3_V \
    op interface \
    ports { input_3_V_address0 { O 6 vector } input_3_V_ce0 { O 1 bit } input_3_V_q0 { I 18 vector } input_3_V_address1 { O 6 vector } input_3_V_ce1 { O 1 bit } input_3_V_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 44 \
    name input_4_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_4_V \
    op interface \
    ports { input_4_V_address0 { O 6 vector } input_4_V_ce0 { O 1 bit } input_4_V_q0 { I 18 vector } input_4_V_address1 { O 6 vector } input_4_V_ce1 { O 1 bit } input_4_V_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_4_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 45 \
    name input_5_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_5_V \
    op interface \
    ports { input_5_V_address0 { O 6 vector } input_5_V_ce0 { O 1 bit } input_5_V_q0 { I 18 vector } input_5_V_address1 { O 6 vector } input_5_V_ce1 { O 1 bit } input_5_V_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_5_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 46 \
    name input_6_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_6_V \
    op interface \
    ports { input_6_V_address0 { O 6 vector } input_6_V_ce0 { O 1 bit } input_6_V_q0 { I 18 vector } input_6_V_address1 { O 6 vector } input_6_V_ce1 { O 1 bit } input_6_V_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_6_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 47 \
    name input_7_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_7_V \
    op interface \
    ports { input_7_V_address0 { O 6 vector } input_7_V_ce0 { O 1 bit } input_7_V_q0 { I 18 vector } input_7_V_address1 { O 6 vector } input_7_V_ce1 { O 1 bit } input_7_V_q1 { I 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_7_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 48 \
    name result_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename result_V \
    op interface \
    ports { result_V_address0 { O 5 vector } result_V_ce0 { O 1 bit } result_V_we0 { O 1 bit } result_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'result_V'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


