[10/23 17:35:43     0s] 
[10/23 17:35:43     0s] Cadence Innovus(TM) Implementation System.
[10/23 17:35:43     0s] Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
[10/23 17:35:43     0s] 
[10/23 17:35:43     0s] Version:	v15.20-p005_1, built Wed Nov 11 11:16:39 PST 2015
[10/23 17:35:43     0s] Options:	-overwrite -log /home/inf01194/rodrigo.ri/z80/logs/1_physical -common_ui 
[10/23 17:35:43     0s] Date:		Tue Oct 23 17:35:42 2018
[10/23 17:35:43     0s] Host:		ufrgs-server-09 (x86_64 w/Linux 2.6.18-404.el5) (4cores*16cpus*Intel(R) Xeon(R) CPU L5520 @ 2.27GHz 8192KB)
[10/23 17:35:43     0s] OS:		Red Hat Enterprise Linux Server release 5.11 (Tikanga)
[10/23 17:35:43     0s] 
[10/23 17:35:43     0s] License:
[10/23 17:35:43     0s] 		invs	Innovus Implementation System	15.2	checkout succeeded
[10/23 17:35:43     0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[10/23 17:35:55     8s] @(#)CDS: Innovus v15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
[10/23 17:35:55     8s] @(#)CDS: NanoRoute 15.20-p005_1 NR151028-1715/15_20-UB (database version 2.30, 298.6.1) {superthreading v1.26}
[10/23 17:35:55     8s] @(#)CDS: AAE 15.20-p002 (64bit) 11/11/2015 (Linux 2.6.18-194.el5)
[10/23 17:35:55     8s] @(#)CDS: CTE 15.20-p001_1 () Oct 29 2015 01:50:39 ( )
[10/23 17:35:55     8s] @(#)CDS: SYNTECH 15.20-b002_1 () Oct 20 2015 02:35:29 ( )
[10/23 17:35:55     8s] @(#)CDS: CPE v15.20-p002
[10/23 17:35:55     8s] @(#)CDS: IQRC/TQRC 15.1.2-s269 (64bit) Mon Aug 24 18:22:18 PDT 2015 (Linux 2.6.18-194.el5)
[10/23 17:35:55     8s] @(#)CDS: OA 22.50-p028 Thu Jul 23 14:59:57 2015
[10/23 17:35:55     8s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[10/23 17:35:55     8s] @(#)CDS: RCDB 11.6
[10/23 17:35:55     8s] --- Running on ufrgs-server-09 (x86_64 w/Linux 2.6.18-404.el5) (4cores*16cpus*Intel(R) Xeon(R) CPU L5520 @ 2.27GHz 8192KB) ---
[10/23 17:35:55     8s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_17252_ufrgs-server-09_rodrigo.ri_XviqRa.

[10/23 17:35:55     8s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_17252_ufrgs-server-09_rodrigo.ri_XviqRa.
[10/23 17:35:55     8s] 
[10/23 17:35:56     9s] 
[10/23 17:35:56     9s] **INFO:  MMMC transition support version v31-84 
[10/23 17:35:56     9s] 
[10/23 17:35:57     9s] Loading fill procedures ...
[10/23 17:36:00    10s] [DEV]innovus 1> ls
[10/23 17:36:01    10s] [DEV]innovus 2> cd z80
[DEV]innovus 3> source physical/0_setup.tcl

[10/23 17:36:11    10s] 
[10/23 17:36:11    10s] ################################################
[10/23 17:36:11    10s] ## A-Z80
[10/23 17:36:11    10s] ## Francisco Knebel, Luciano Zancan, Rodrigo Dal Ri
[10/23 17:36:11    10s] ##
[10/23 17:36:11    10s] ## SINTESE FISICA - 1_init.tcl
[10/23 17:36:11    10s] ################################################
[10/23 17:36:11    10s] 
[10/23 17:36:11    10s] ### Inicializando VDD e GND.
[10/23 17:36:11    10s] ### Lendo arquivo de setup...
[10/23 17:36:11    10s] Starting library reading in 'Multi-threaded flow' (with '8' threads)
[10/23 17:36:11    11s] 
[10/23 17:36:11    11s] Threads Configured:8
[10/23 17:36:12    15s] Reading default_emulate_libset_max timing library /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib.
[10/23 17:36:12    15s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'SIG' of cell 'SIGNALHOLD' is not defined in the library.
[10/23 17:36:12    15s] Read 811 cells in  D_CELLS_MOSST_typ_1_80V_25C.
[10/23 17:36:12    15s] Reading default_emulate_libset_max timing library /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS3ST/IO_CELLS_3V_MOS3ST_typ_1_80V_3_30V_25C.lib.
[10/23 17:36:12    15s] Read 414 cells in  IO_CELLS_3V_MOS3ST_typ_1_80V_3_30V_25C.
[10/23 17:36:12    15s] Library reading multithread flow ended.
[10/23 17:36:12    15s] 
[10/23 17:36:12    15s] Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_FE.lef ...
[10/23 17:36:12    15s] 
[10/23 17:36:12    15s] Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/D_CELLS.lef ...
[10/23 17:36:12    15s] Set DBUPerIGU to M2 pitch 630.
[10/23 17:36:12    16s] 
[10/23 17:36:12    16s] Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/IO_CELLS_3V.lef ...
[10/23 17:36:13    16s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/23 17:36:13    16s] Type 'man IMPLF-200' for more detail.
[10/23 17:36:13    16s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/23 17:36:13    16s] Type 'man IMPLF-200' for more detail.
[10/23 17:36:13    16s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/23 17:36:13    16s] Type 'man IMPLF-200' for more detail.
[10/23 17:36:13    16s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/23 17:36:13    16s] Type 'man IMPLF-200' for more detail.
[10/23 17:36:13    16s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/23 17:36:13    16s] Type 'man IMPLF-200' for more detail.
[10/23 17:36:13    16s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/23 17:36:13    16s] Type 'man IMPLF-200' for more detail.
[10/23 17:36:13    16s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/23 17:36:13    16s] Type 'man IMPLF-200' for more detail.
[10/23 17:36:13    16s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/23 17:36:13    16s] Type 'man IMPLF-200' for more detail.
[10/23 17:36:13    16s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCAP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/23 17:36:13    16s] Type 'man IMPLF-200' for more detail.
[10/23 17:36:13    16s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/23 17:36:13    16s] Type 'man IMPLF-200' for more detail.
[10/23 17:36:13    16s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/23 17:36:13    16s] Type 'man IMPLF-200' for more detail.
[10/23 17:36:13    16s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/23 17:36:13    16s] Type 'man IMPLF-200' for more detail.
[10/23 17:36:13    16s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/23 17:36:13    16s] Type 'man IMPLF-200' for more detail.
[10/23 17:36:13    16s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/23 17:36:13    16s] Type 'man IMPLF-200' for more detail.
[10/23 17:36:13    16s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/23 17:36:13    16s] Type 'man IMPLF-200' for more detail.
[10/23 17:36:13    16s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/23 17:36:13    16s] Type 'man IMPLF-200' for more detail.
[10/23 17:36:13    16s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/23 17:36:13    16s] Type 'man IMPLF-200' for more detail.
[10/23 17:36:13    16s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/23 17:36:13    16s] Type 'man IMPLF-200' for more detail.
[10/23 17:36:13    16s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/23 17:36:13    16s] Type 'man IMPLF-200' for more detail.
[10/23 17:36:13    16s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/23 17:36:13    16s] Type 'man IMPLF-200' for more detail.
[10/23 17:36:13    16s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[10/23 17:36:13    16s] To increase the message display limit, refer to the product command reference manual.
[10/23 17:36:13    16s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/23 17:36:13    16s] Type 'man IMPLF-201' for more detail.
[10/23 17:36:13    16s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/23 17:36:13    16s] Type 'man IMPLF-201' for more detail.
[10/23 17:36:13    16s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/23 17:36:13    16s] Type 'man IMPLF-201' for more detail.
[10/23 17:36:13    16s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/23 17:36:13    16s] Type 'man IMPLF-201' for more detail.
[10/23 17:36:13    16s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/23 17:36:13    16s] Type 'man IMPLF-201' for more detail.
[10/23 17:36:13    16s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/23 17:36:13    16s] Type 'man IMPLF-201' for more detail.
[10/23 17:36:13    16s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/23 17:36:13    16s] Type 'man IMPLF-201' for more detail.
[10/23 17:36:13    16s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/23 17:36:13    16s] Type 'man IMPLF-201' for more detail.
[10/23 17:36:13    16s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/23 17:36:13    16s] Type 'man IMPLF-201' for more detail.
[10/23 17:36:13    16s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/23 17:36:13    16s] Type 'man IMPLF-201' for more detail.
[10/23 17:36:13    16s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/23 17:36:13    16s] Type 'man IMPLF-201' for more detail.
[10/23 17:36:13    16s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/23 17:36:13    16s] Type 'man IMPLF-201' for more detail.
[10/23 17:36:13    16s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/23 17:36:13    16s] Type 'man IMPLF-201' for more detail.
[10/23 17:36:13    16s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/23 17:36:13    16s] Type 'man IMPLF-201' for more detail.
[10/23 17:36:13    16s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/23 17:36:13    16s] Type 'man IMPLF-201' for more detail.
[10/23 17:36:13    16s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/23 17:36:13    16s] Type 'man IMPLF-201' for more detail.
[10/23 17:36:13    16s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/23 17:36:13    16s] Type 'man IMPLF-201' for more detail.
[10/23 17:36:13    16s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/23 17:36:13    16s] Type 'man IMPLF-201' for more detail.
[10/23 17:36:13    16s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/23 17:36:13    16s] Type 'man IMPLF-201' for more detail.
[10/23 17:36:13    16s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/23 17:36:13    16s] Type 'man IMPLF-201' for more detail.
[10/23 17:36:13    16s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[10/23 17:36:13    16s] To increase the message display limit, refer to the product command reference manual.
[10/23 17:36:13    16s] 
[10/23 17:36:13    16s] viaInitial starts at Tue Oct 23 17:36:13 2018
[10/23 17:36:13    16s] viaInitial ends at Tue Oct 23 17:36:13 2018
[10/23 17:36:13    16s] *** Begin netlist parsing (mem=650.7M) ***
[10/23 17:36:13    16s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
[10/23 17:36:13    16s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
[10/23 17:36:13    16s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
[10/23 17:36:13    16s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
[10/23 17:36:13    16s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
[10/23 17:36:13    16s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
[10/23 17:36:13    16s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
[10/23 17:36:13    16s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
[10/23 17:36:13    16s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
[10/23 17:36:13    16s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
[10/23 17:36:13    16s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
[10/23 17:36:13    16s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
[10/23 17:36:13    16s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
[10/23 17:36:13    16s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
[10/23 17:36:13    16s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
[10/23 17:36:13    16s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
[10/23 17:36:13    16s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
[10/23 17:36:13    16s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
[10/23 17:36:13    16s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
[10/23 17:36:13    16s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
[10/23 17:36:13    16s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[10/23 17:36:13    16s] To increase the message display limit, refer to the product command reference manual.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDOR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDI' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDC' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'POWERCUTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDOR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDI' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'GNDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDD' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Pin 'VDDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[10/23 17:36:13    16s] Created 1225 new cells from 2 timing libraries.
[10/23 17:36:13    16s] Reading netlist ...
[10/23 17:36:13    16s] Backslashed names will retain backslash and a trailing blank character.
[10/23 17:36:13    16s] Reading verilog netlist 'synthesis/a-z80.v'
[10/23 17:36:13    16s] 
[10/23 17:36:13    16s] *** Memory Usage v#1 (Current mem = 650.699M, initial mem = 175.523M) ***
[10/23 17:36:13    16s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=650.7M) ***
[10/23 17:36:13    16s] Top level cell is z80_top_direct_n.
[10/23 17:36:13    17s] ** Removed 1 unused lib cells.
[10/23 17:36:13    17s] **WARN: (IMPTS-282):	Cell 'BT8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[10/23 17:36:13    17s] Type 'man IMPTS-282' for more detail.
[10/23 17:36:13    17s] **WARN: (IMPTS-282):	Cell 'BT8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[10/23 17:36:13    17s] Type 'man IMPTS-282' for more detail.
[10/23 17:36:13    17s] **WARN: (IMPTS-282):	Cell 'BT8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[10/23 17:36:13    17s] Type 'man IMPTS-282' for more detail.
[10/23 17:36:13    17s] **WARN: (IMPTS-282):	Cell 'BT4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[10/23 17:36:13    17s] Type 'man IMPTS-282' for more detail.
[10/23 17:36:13    17s] **WARN: (IMPTS-282):	Cell 'BT4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[10/23 17:36:13    17s] Type 'man IMPTS-282' for more detail.
[10/23 17:36:13    17s] **WARN: (IMPTS-282):	Cell 'BT4P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[10/23 17:36:13    17s] Type 'man IMPTS-282' for more detail.
[10/23 17:36:13    17s] **WARN: (IMPTS-282):	Cell 'BT2SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[10/23 17:36:13    17s] Type 'man IMPTS-282' for more detail.
[10/23 17:36:13    17s] **WARN: (IMPTS-282):	Cell 'BT2P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[10/23 17:36:13    17s] Type 'man IMPTS-282' for more detail.
[10/23 17:36:13    17s] **WARN: (IMPTS-282):	Cell 'BT24SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[10/23 17:36:13    17s] Type 'man IMPTS-282' for more detail.
[10/23 17:36:13    17s] **WARN: (IMPTS-282):	Cell 'BT24SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[10/23 17:36:13    17s] Type 'man IMPTS-282' for more detail.
[10/23 17:36:13    17s] **WARN: (IMPTS-282):	Cell 'BT24P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[10/23 17:36:13    17s] Type 'man IMPTS-282' for more detail.
[10/23 17:36:13    17s] **WARN: (IMPTS-282):	Cell 'BT1P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[10/23 17:36:13    17s] Type 'man IMPTS-282' for more detail.
[10/23 17:36:13    17s] **WARN: (IMPTS-282):	Cell 'BT16SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[10/23 17:36:13    17s] Type 'man IMPTS-282' for more detail.
[10/23 17:36:13    17s] **WARN: (IMPTS-282):	Cell 'BT16SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[10/23 17:36:13    17s] Type 'man IMPTS-282' for more detail.
[10/23 17:36:13    17s] **WARN: (IMPTS-282):	Cell 'BT16P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[10/23 17:36:13    17s] Type 'man IMPTS-282' for more detail.
[10/23 17:36:13    17s] **WARN: (IMPTS-282):	Cell 'BD8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[10/23 17:36:13    17s] Type 'man IMPTS-282' for more detail.
[10/23 17:36:13    17s] **WARN: (IMPTS-282):	Cell 'BD8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[10/23 17:36:13    17s] Type 'man IMPTS-282' for more detail.
[10/23 17:36:13    17s] **WARN: (IMPTS-282):	Cell 'BD8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[10/23 17:36:13    17s] Type 'man IMPTS-282' for more detail.
[10/23 17:36:13    17s] **WARN: (IMPTS-282):	Cell 'BD4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[10/23 17:36:13    17s] Type 'man IMPTS-282' for more detail.
[10/23 17:36:13    17s] **WARN: (IMPTS-282):	Cell 'BD4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[10/23 17:36:13    17s] Type 'man IMPTS-282' for more detail.
[10/23 17:36:13    17s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[10/23 17:36:13    17s] To increase the message display limit, refer to the product command reference manual.
[10/23 17:36:13    17s] Hooked 1224 DB cells to tlib cells.
[10/23 17:36:13    17s] Starting recursive module instantiation check.
[10/23 17:36:13    17s] No recursion found.
[10/23 17:36:13    17s] Building hierarchical netlist for Cell z80_top_direct_n ...
[10/23 17:36:13    17s] *** Netlist is unique.
[10/23 17:36:13    17s] ** info: there are 1241 modules.
[10/23 17:36:13    17s] ** info: there are 2890 stdCell insts.
[10/23 17:36:13    17s] 
[10/23 17:36:13    17s] *** Memory Usage v#1 (Current mem = 668.449M, initial mem = 175.523M) ***
[10/23 17:36:13    17s] Set Default Net Delay as 1000 ps.
[10/23 17:36:13    17s] Set Default Net Load as 0.5 pF. 
[10/23 17:36:13    17s] Set Default Input Pin Transition as 0.1 ps.
[10/23 17:36:13    17s] **WARN: (IMPFP-3961):	The techSite 'io_site_3V' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[10/23 17:36:13    17s] Type 'man IMPFP-3961' for more detail.
[10/23 17:36:14    17s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[10/23 17:36:14    17s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[10/23 17:36:14    17s] Type 'man IMPEXT-2773' for more detail.
[10/23 17:36:14    17s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[10/23 17:36:14    17s] Type 'man IMPEXT-2776' for more detail.
[10/23 17:36:14    17s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[10/23 17:36:14    17s] Type 'man IMPEXT-2776' for more detail.
[10/23 17:36:14    17s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[10/23 17:36:14    17s] Type 'man IMPEXT-2776' for more detail.
[10/23 17:36:14    17s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[10/23 17:36:14    17s] Type 'man IMPEXT-2776' for more detail.
[10/23 17:36:14    17s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 13 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[10/23 17:36:14    17s] Type 'man IMPEXT-2776' for more detail.
[10/23 17:36:14    17s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.112 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/23 17:36:14    17s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.1 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/23 17:36:14    17s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.1 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/23 17:36:14    17s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.1 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/23 17:36:14    17s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.1 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/23 17:36:14    17s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.052 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[10/23 17:36:14    17s] Summary of Active RC-Corners : 
[10/23 17:36:14    17s]  
[10/23 17:36:14    17s]  Analysis View: default_emulate_view
[10/23 17:36:14    17s]     RC-Corner Name        : default_emulate_rc_corner
[10/23 17:36:14    17s]     RC-Corner Index       : 0
[10/23 17:36:14    17s]     RC-Corner Temperature : 25 Celsius
[10/23 17:36:14    17s]     RC-Corner Cap Table   : ''
[10/23 17:36:14    17s]     RC-Corner PreRoute Res Factor         : 1
[10/23 17:36:14    17s]     RC-Corner PreRoute Cap Factor         : 1
[10/23 17:36:14    17s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[10/23 17:36:14    17s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[10/23 17:36:14    17s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[10/23 17:36:14    17s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[10/23 17:36:14    17s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[10/23 17:36:14    17s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[10/23 17:36:14    17s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[10/23 17:36:14    17s] *Info: initialize multi-corner CTS.
[10/23 17:36:14    17s] Reading timing constraints file 'synthesis//a-z80.default_emulate_constraint_mode.sdc' ...
[10/23 17:36:14    17s] Current (total cpu=0:00:17.4, real=0:00:32.0, peak res=319.8M, current mem=770.4M)
[10/23 17:36:14    17s] z80_top_direct_n
[10/23 17:36:14    17s] Number of path exceptions in the constraint file = 1
[10/23 17:36:14    17s] Number of paths exceptions after getting compressed = 1
[10/23 17:36:14    17s] INFO (CTE): Constraints read successfully.
[10/23 17:36:14    17s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=337.6M, current mem=788.6M)
[10/23 17:36:14    17s] Current (total cpu=0:00:17.5, real=0:00:32.0, peak res=337.6M, current mem=788.6M)
[10/23 17:36:14    17s] Summary for sequential cells idenfication: 
[10/23 17:36:14    17s] Identified SBFF number: 128
[10/23 17:36:14    17s] Identified MBFF number: 0
[10/23 17:36:14    17s] Not identified SBFF number: 0
[10/23 17:36:14    17s] Not identified MBFF number: 0
[10/23 17:36:14    17s] Number of sequential cells which are not FFs: 106
[10/23 17:36:14    17s] 
[10/23 17:36:14    17s] Total number of combinational cells: 511
[10/23 17:36:14    17s] Total number of sequential cells: 234
[10/23 17:36:14    17s] Total number of tristate cells: 64
[10/23 17:36:14    17s] Total number of level shifter cells: 0
[10/23 17:36:14    17s] Total number of power gating cells: 0
[10/23 17:36:14    17s] Total number of isolation cells: 0
[10/23 17:36:14    17s] Total number of power switch cells: 0
[10/23 17:36:14    17s] Total number of pulse generator cells: 0
[10/23 17:36:14    17s] Total number of always on buffers: 0
[10/23 17:36:14    17s] Total number of retention cells: 0
[10/23 17:36:14    17s] List of usable buffers: BUX1 BUX0 BUX2 BUX12 BUX16 BUX20 BUX3 BUX4 BUX6 BUX8
[10/23 17:36:14    17s] Total number of usable buffers: 10
[10/23 17:36:14    17s] List of unusable buffers:
[10/23 17:36:14    17s] Total number of unusable buffers: 0
[10/23 17:36:14    17s] List of usable inverters: INCX12 INCX16 INCX20 INX1 INX0 INX2 INX12 INX16 INX20 INX3 INX4 INX6 INX8
[10/23 17:36:14    17s] Total number of usable inverters: 13
[10/23 17:36:14    17s] List of unusable inverters:
[10/23 17:36:14    17s] Total number of unusable inverters: 0
[10/23 17:36:14    17s] List of identified usable delay cells: BUCX12 BUCX16 BUCX20 BUCX4 BUCX6 BUCX8 DLY1X1 DLY1X0 DLY2X0 DLY2X1 DLY4X1 DLY4X0 DLY8X1 DLY8X0
[10/23 17:36:14    17s] Total number of identified usable delay cells: 14
[10/23 17:36:14    17s] List of identified unusable delay cells:
[10/23 17:36:14    17s] Total number of identified unusable delay cells: 0
[10/23 17:36:14    18s] ### Lendo iopads.io...
[10/23 17:36:14    18s] Reading IO assignment file "physical/iopads.io" ...
[10/23 17:36:14    18s] ### iopads xablauzado.
[10/23 17:36:14    18s] ### Criando floorplan...
[10/23 17:36:14    18s] Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :3.15
[10/23 17:36:14    18s] Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :3.05
[10/23 17:36:14    18s] Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :3.15
[10/23 17:36:14    18s] Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :3.05
[10/23 17:36:14    18s] Adjusting core size to PlacementGrid : width :286.02 height : 283.04
[10/23 17:36:14    18s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[10/23 17:36:14    18s] ### floorplan finalizado.
[10/23 17:36:14    18s] 
[10/23 17:36:14    18s] ################################################
[10/23 17:36:14    18s] ## A-Z80
[10/23 17:36:14    18s] ## Francisco Knebel, Luciano Zancan, Rodrigo Dal Ri
[10/23 17:36:14    18s] ##
[10/23 17:36:14    18s] ## SINTESE FISICA - 2_power.tcl
[10/23 17:36:14    18s] ################################################
[10/23 17:36:14    18s] 
[10/23 17:36:14    18s] 
[10/23 17:36:14    18s] #############
[10/23 17:36:14    18s] ### adicionando power rings...
[10/23 17:36:14    18s] #############
[10/23 17:36:14    18s] 
[10/23 17:36:14    18s] 
[10/23 17:36:14    18s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA1 at (0.42, 0.05) (0.65, 0.55)
[10/23 17:36:14    18s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA1 at (0.42, 288.59) (0.65, 289.09)
[10/23 17:36:14    18s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA1 at (291.67, 0.05) (291.90, 0.55)
[10/23 17:36:14    18s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA1 at (291.67, 288.59) (291.90, 289.09)
[10/23 17:36:14    18s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA1 at (0.42, 0.05) (0.65, 0.55)
[10/23 17:36:14    18s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA1 at (291.67, 0.05) (291.90, 0.55)
[10/23 17:36:14    18s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA1 at (0.42, 288.59) (0.65, 289.09)
[10/23 17:36:14    18s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA1 at (291.67, 288.59) (291.90, 289.09)
[10/23 17:36:14    18s] The power planner created 8 wires.
[10/23 17:36:14    18s] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 794.6M) ***
[10/23 17:36:14    18s] 
[10/23 17:36:14    18s] #############
[10/23 17:36:14    18s] ### roteando a alimentacao do circuito...
[10/23 17:36:14    18s] #############
[10/23 17:36:14    18s] 
[10/23 17:36:14    18s] *** Begin SPECIAL ROUTE on Tue Oct 23 17:36:14 2018 ***
[10/23 17:36:14    18s] SPECIAL ROUTE ran on directory: /home/inf01194/rodrigo.ri/z80
[10/23 17:36:14    18s] SPECIAL ROUTE ran on machine: ufrgs-server-09 (Linux 2.6.18-404.el5 Xeon 2.26Ghz)
[10/23 17:36:14    18s] 
[10/23 17:36:14    18s] Begin option processing ...
[10/23 17:36:14    18s] srouteConnectPowerBump set to false
[10/23 17:36:14    18s] routeSelectNet set to "GND VDD"
[10/23 17:36:14    18s] routeSpecial set to true
[10/23 17:36:14    18s] srouteBlockPin set to "useLef"
[10/23 17:36:14    18s] srouteBottomLayerLimit set to 1
[10/23 17:36:14    18s] srouteBottomTargetLayerLimit set to 1
[10/23 17:36:14    18s] srouteConnectConverterPin set to false
[10/23 17:36:14    18s] srouteCrossoverViaBottomLayer set to 1
[10/23 17:36:14    18s] srouteCrossoverViaTopLayer set to 6
[10/23 17:36:14    18s] srouteFollowCorePinEnd set to 3
[10/23 17:36:14    18s] srouteJogControl set to "preferWithChanges differentLayer"
[10/23 17:36:14    18s] sroutePadPinAllPorts set to true
[10/23 17:36:14    18s] sroutePreserveExistingRoutes set to true
[10/23 17:36:14    18s] srouteRoutePowerBarPortOnBothDir set to true
[10/23 17:36:14    18s] srouteStopBlockPin set to "nearestTarget"
[10/23 17:36:14    18s] srouteTopLayerLimit set to 6
[10/23 17:36:14    18s] srouteTopTargetLayerLimit set to 6
[10/23 17:36:14    18s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1362.00 megs.
[10/23 17:36:14    18s] 
[10/23 17:36:14    18s] Reading DB technology information...
[10/23 17:36:14    18s] Finished reading DB technology information.
[10/23 17:36:14    18s] Reading floorplan and netlist information...
[10/23 17:36:14    18s] Finished reading floorplan and netlist information.
[10/23 17:36:14    18s] Read in 12 layers, 6 routing layers, 1 overlap layer
[10/23 17:36:14    18s] Read in 825 macros, 158 used
[10/23 17:36:14    18s] Read in 150 components
[10/23 17:36:14    18s]   150 core components: 150 unplaced, 0 placed, 0 fixed
[10/23 17:36:14    18s] Read in 38 physical pins
[10/23 17:36:14    18s]   38 physical pins: 0 unplaced, 38 placed, 0 fixed
[10/23 17:36:14    18s] Read in 38 nets
[10/23 17:36:14    18s] Read in 2 special nets, 2 routed
[10/23 17:36:14    18s] Read in 38 terminals
[10/23 17:36:14    18s] 2 nets selected.
[10/23 17:36:14    18s] 
[10/23 17:36:14    18s] Begin power routing ...
[10/23 17:36:14    18s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VDD.
[10/23 17:36:14    18s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[10/23 17:36:14    18s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[10/23 17:36:14    18s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[10/23 17:36:14    18s] Type 'man IMPSR-1256' for more detail.
[10/23 17:36:14    18s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[10/23 17:36:14    18s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net GND.
[10/23 17:36:14    18s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[10/23 17:36:14    18s] **WARN: (IMPSR-1254):	Cannot find any block pin of net GND. Check netlist, or change option to include the pin.
[10/23 17:36:14    18s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net GND. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[10/23 17:36:14    18s] Type 'man IMPSR-1256' for more detail.
[10/23 17:36:14    18s] Cannot find any AREAIO class pad pin of net GND. Check net list, or change port class in the technology file, or change option to include pin in given range.
[10/23 17:36:14    18s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[10/23 17:36:14    18s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[10/23 17:36:14    18s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[10/23 17:36:14    18s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[10/23 17:36:14    18s] CPU time for FollowPin 0 seconds
[10/23 17:36:14    18s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net GND.
[10/23 17:36:14    18s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[10/23 17:36:14    18s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net GND.
[10/23 17:36:14    18s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[10/23 17:36:14    18s] CPU time for FollowPin 0 seconds
[10/23 17:36:14    18s]   Number of IO ports routed: 0
[10/23 17:36:14    18s]   Number of Block ports routed: 0
[10/23 17:36:14    18s]   Number of Stripe ports routed: 0
[10/23 17:36:14    18s]   Number of Core ports routed: 118
[10/23 17:36:14    18s]   Number of Pad ports routed: 0
[10/23 17:36:14    18s]   Number of Power Bump ports routed: 0
[10/23 17:36:14    18s]   Number of Followpin connections: 59
[10/23 17:36:14    18s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1374.00 megs.
[10/23 17:36:14    18s] 
[10/23 17:36:14    18s] 
[10/23 17:36:14    18s] 
[10/23 17:36:14    18s]  Begin updating DB with routing results ...
[10/23 17:36:14    18s]  Updating DB with 35 via definition ...
[10/23 17:36:14    18s]  Updating DB with 38 io pins ...Extracting standard cell pins and blockage ...... 
[10/23 17:36:14    18s] Pin and blockage extraction finished
[10/23 17:36:14    18s] 
[10/23 17:36:14    18s] 
[10/23 17:36:14    18s] sroute post-processing starts at Tue Oct 23 17:36:14 2018
[10/23 17:36:14    18s] The viaGen is rebuilding shadow vias for net GND.
[10/23 17:36:14    18s] sroute post-processing ends at Tue Oct 23 17:36:14 2018
[10/23 17:36:14    18s] 
[10/23 17:36:14    18s] sroute post-processing starts at Tue Oct 23 17:36:14 2018
[10/23 17:36:14    18s] The viaGen is rebuilding shadow vias for net VDD.
[10/23 17:36:14    18s] sroute post-processing ends at Tue Oct 23 17:36:14 2018
[10/23 17:36:14    18s] sroute: Total CPU time used = 0:0:0
[10/23 17:36:14    18s] sroute: Total Real time used = 0:0:0
[10/23 17:36:14    18s] sroute: Total Memory used = 13.30 megs
[10/23 17:36:14    18s] sroute: Total Peak Memory used = 803.88 megs
[10/23 17:36:14    18s] 
[10/23 17:36:14    18s] #############
[10/23 17:36:14    18s] ### adicionando stripes de VDD e GND...
[10/23 17:36:14    18s] #############
[10/23 17:36:14    18s] 
[10/23 17:36:14    18s] **WARN: (IMPPP-4063):	Multi-CPU is set to 4 in add_stripes.  When the number of CPU in set_multi_cpu_usage is more than 4, add_stripes gets worse runtime caused by data exchange and other time consuming operations
[10/23 17:36:14    18s] 
[10/23 17:36:14    18s] Starting stripe generation ...
[10/23 17:36:14    18s] Non-Default setAddStripeOption Settings :
[10/23 17:36:14    18s]   NONE
[10/23 17:36:14    18s] **WARN: (IMPPP-4055):	The run time of add_stripes will degrade with multiple cpu setting according to the number of stripe sets, ingore the setting of set_multi_cpu_usage in add_stripes.
[10/23 17:36:14    18s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 3.40 either because the stripe is merged with rings, or because stripe could not be connected to any legal targets, or because stripe is blocked by different net geometry.
[10/23 17:36:14    18s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA1 at (32.90, 0.05) (33.15, 0.55)
[10/23 17:36:14    18s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA1 at (32.90, 288.59) (33.15, 289.09)
[10/23 17:36:14    18s] Stripe generation is complete; vias are now being generated.
[10/23 17:36:14    18s] The power planner created 27 wires.
[10/23 17:36:14    18s] *** Ending Stripe Generation (totcpu: 0:00:00.1,real: 0:00:00.0, mem: 803.9M) ***
[10/23 17:36:14    18s] 
[10/23 17:36:14    18s] ################################################
[10/23 17:36:14    18s] ## A-Z80
[10/23 17:36:14    18s] ## Francisco Knebel, Luciano Zancan, Rodrigo Dal Ri
[10/23 17:36:14    18s] ##
[10/23 17:36:14    18s] ## SINTESE FISICA - 3_place.tcl
[10/23 17:36:14    18s] ################################################
[10/23 17:36:14    18s] 
[10/23 17:36:14    18s] 
[10/23 17:36:14    18s] #############
[10/23 17:36:14    18s] ### Posiciona as celulas...
[10/23 17:36:14    18s] #############
[10/23 17:36:14    18s] 
[10/23 17:36:15    18s] Set Using Default Delay Limit as 101.
[10/23 17:36:15    18s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[10/23 17:36:15    18s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[10/23 17:36:15    18s] Set Default Net Delay as 0 ps.
[10/23 17:36:15    18s] Set Default Net Load as 0 pF. 
[10/23 17:36:15    18s] Multithreaded Timing Analysis is initialized with 8 threads
[10/23 17:36:15    18s] 
[10/23 17:36:15    18s] Effort level <high> specified for reg2reg path_group
[10/23 17:36:15    18s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[10/23 17:36:15    18s] Message <TA-112> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[10/23 17:36:15    18s] Message <TA-114> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[10/23 17:36:15    18s] Message <TA-113> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[10/23 17:36:15    18s] #################################################################################
[10/23 17:36:15    18s] # Design Stage: PreRoute
[10/23 17:36:15    18s] # Design Name: z80_top_direct_n
[10/23 17:36:15    18s] # Design Mode: 90nm
[10/23 17:36:15    18s] # Analysis Mode: MMMC Non-OCV 
[10/23 17:36:15    18s] # Parasitics Mode: No SPEF/RCDB
[10/23 17:36:15    18s] # Signoff Settings: SI Off 
[10/23 17:36:15    18s] #################################################################################
[10/23 17:36:15    18s] Calculate delays in Single mode...
[10/23 17:36:15    18s] Topological Sorting (CPU = 0:00:00.0, MEM = 982.9M, InitMEM = 982.9M)
[10/23 17:36:15    18s] siFlow : Timing analysis mode is single, using late cdB files
[10/23 17:36:16    20s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/23 17:36:16    20s] End delay calculation. (MEM=1552.67 CPU=0:00:00.6 REAL=0:00:00.0)
[10/23 17:36:16    20s] *** CDM Built up (cpu=0:00:01.6  real=0:00:01.0  mem= 1552.7M) ***
[10/23 17:36:16    20s] *** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:01.0 totSessionCpu=0:00:20.2 mem=1552.7M)
[10/23 17:36:17    20s] 
[10/23 17:36:17    20s] ------------------------------------------------------------
[10/23 17:36:17    20s]          time_design Summary                             
[10/23 17:36:17    20s] ------------------------------------------------------------
[10/23 17:36:17    20s] 
[10/23 17:36:17    20s] Setup views included:
[10/23 17:36:17    20s]  default_emulate_view 
[10/23 17:36:17    20s] 
[10/23 17:36:17    20s] +--------------------+---------+---------+---------+
[10/23 17:36:17    20s] |     Setup mode     |   all   | reg2reg | default |
[10/23 17:36:17    20s] +--------------------+---------+---------+---------+
[10/23 17:36:17    20s] |           WNS (ns):|  4.290  |  4.290  |  0.000  |
[10/23 17:36:17    20s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[10/23 17:36:17    20s] |    Violating Paths:|    0    |    0    |    0    |
[10/23 17:36:17    20s] |          All Paths:|  1056   |  1056   |    0    |
[10/23 17:36:17    20s] +--------------------+---------+---------+---------+
[10/23 17:36:17    20s] 
[10/23 17:36:17    20s] Density: 0.000%
[10/23 17:36:17    20s] ------------------------------------------------------------
[10/23 17:36:17    21s] UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/23 17:36:17    21s] UM:          3.03              3             0.000             4.290  time_design
[10/23 17:36:17    21s] Set Using Default Delay Limit as 1000.
[10/23 17:36:17    21s] Resetting back High Fanout Nets as non-ideal
[10/23 17:36:17    21s] Set Default Net Delay as 1000 ps.
[10/23 17:36:17    21s] Set Default Net Load as 0.5 pF. 
[10/23 17:36:17    21s] Reported timing to dir ./timingReports
[10/23 17:36:17    21s] Total CPU time: 2.58 sec
[10/23 17:36:17    21s] Total Real time: 3.0 sec
[10/23 17:36:17    21s] Total Memory Usage: 1091.957031 Mbytes
[10/23 17:36:17    21s] *** Starting GigaPlace ***
[10/23 17:36:17    21s] **INFO: user set placement options
[10/23 17:36:17    21s] setPlaceMode -congEffort high -ignoreScan false -reorderScan false
[10/23 17:36:17    21s] setPlaceMode -congEffort high -ignoreScan false -reorderScan false
[10/23 17:36:17    21s] **INFO: user set opt options
[10/23 17:36:17    21s] 
[10/23 17:36:17    21s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/23 17:36:17    21s] *scInfo: scPctBadScanCell = 10.60%
[10/23 17:36:17    21s] **WARN: (IMPSP-9100):	Scan chains exist in this design but -ignoreScan is set to false. Placement and timing QoR can be severely impacted in this case!
[10/23 17:36:17    21s] It is highly recommend to keep -ignoreScan option as its default value 'true' with scan chains definition.
[10/23 17:36:17    21s] **INFO: Enable pre-place timing setting for timing analysis
[10/23 17:36:17    21s] Set Using Default Delay Limit as 101.
[10/23 17:36:17    21s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[10/23 17:36:17    21s] Set Default Net Delay as 0 ps.
[10/23 17:36:17    21s] Set Default Net Load as 0 pF. 
[10/23 17:36:17    21s] **INFO: Analyzing IO path groups for slack adjustment
[10/23 17:36:17    21s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[10/23 17:36:17    21s] Effort level <high> specified for reg2reg_tmp.17252 path_group
[10/23 17:36:17    21s] #################################################################################
[10/23 17:36:17    21s] # Design Stage: PreRoute
[10/23 17:36:17    21s] # Design Name: z80_top_direct_n
[10/23 17:36:17    21s] # Design Mode: 90nm
[10/23 17:36:17    21s] # Analysis Mode: MMMC Non-OCV 
[10/23 17:36:17    21s] # Parasitics Mode: No SPEF/RCDB
[10/23 17:36:17    21s] # Signoff Settings: SI Off 
[10/23 17:36:17    21s] #################################################################################
[10/23 17:36:18    21s] Calculate delays in Single mode...
[10/23 17:36:18    21s] Topological Sorting (CPU = 0:00:00.0, MEM = 1115.3M, InitMEM = 1115.3M)
[10/23 17:36:18    22s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/23 17:36:18    22s] End delay calculation. (MEM=1503.91 CPU=0:00:00.6 REAL=0:00:00.0)
[10/23 17:36:18    22s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 1503.9M) ***
[10/23 17:36:18    22s] *** Start delete_buffer_trees ***
[10/23 17:36:18    22s] Info: Detect buffers to remove automatically.
[10/23 17:36:18    22s] Analyzing netlist ...
[10/23 17:36:18    22s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[10/23 17:36:18    22s] Updating netlist
[10/23 17:36:18    22s] 
[10/23 17:36:18    22s] *summary: 89 instances (buffers/inverters) removed
[10/23 17:36:18    22s] *** Finish delete_buffer_trees (0:00:00.1) ***
[10/23 17:36:18    22s] **INFO: Disable pre-place timing setting for timing analysis
[10/23 17:36:18    22s] Set Using Default Delay Limit as 1000.
[10/23 17:36:18    22s] Set Default Net Delay as 1000 ps.
[10/23 17:36:18    22s] Set Default Net Load as 0.5 pF. 
[10/23 17:36:18    22s] Deleted 0 physical inst  (cell - / prefix -).
[10/23 17:36:18    22s] Options: timingDriven clkGateAware pinGuide congEffort=high gpeffort=medium 
[10/23 17:36:18    22s] #std cell=2805 (0 fixed + 2805 movable) #block=0 (0 floating + 0 preplaced)
[10/23 17:36:18    22s] #ioInst=0 #net=2459 #term=10459 #term/net=4.25, #fixedIo=38, #floatIo=0, #fixedPin=0, #floatPin=38
[10/23 17:36:18    22s] stdCell: 2805 single + 0 double + 0 multi
[10/23 17:36:18    22s] Total standard cell length = 13.0889 (mm), area = 0.0639 (mm^2)
[10/23 17:36:18    22s] Core basic site is core
[10/23 17:36:18    22s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/23 17:36:18    22s] Apply auto density screen in pre-place stage.
[10/23 17:36:18    22s] Auto density screen increases utilization from 0.789 to 0.791
[10/23 17:36:18    22s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1495.9M
[10/23 17:36:18    22s] Average module density = 0.791.
[10/23 17:36:18    22s] Density for the design = 0.791.
[10/23 17:36:18    22s]        = stdcell_area 20776 sites (63874 um^2) / alloc_area 26274 sites (80777 um^2).
[10/23 17:36:18    22s] Pin Density = 0.3972.
[10/23 17:36:18    22s]             = total # of pins 10459 / total area 26332.
[10/23 17:36:18    22s] Enabling multi-CPU acceleration with 8 CPU(s) for placement
[10/23 17:36:18    22s] === lastAutoLevel = 7 
[10/23 17:36:18    22s] Found multi-fanin net D[7]
[10/23 17:36:18    22s] Found multi-fanin net D[6]
[10/23 17:36:18    22s] Found multi-fanin net D[5]
[10/23 17:36:18    22s] Found multi-fanin net D[4]
[10/23 17:36:18    22s] Found multi-fanin net D[3]
[10/23 17:36:18    22s] Found multi-fanin net D[2]
[10/23 17:36:18    22s] Found multi-fanin net D[1]
[10/23 17:36:18    22s] Found multi-fanin net D[0]
[10/23 17:36:18    22s] Found multi-fanin net db0[7]
[10/23 17:36:18    22s] Found multi-fanin net db0[6]
[10/23 17:36:18    22s] ......
[10/23 17:36:18    22s] Found 72 (out of 2523) multi-fanin nets.
[10/23 17:36:18    23s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/23 17:36:18    23s] End delay calculation. (MEM=1623.38 CPU=0:00:00.6 REAL=0:00:00.0)
[10/23 17:36:18    23s] Clock gating cells determined by native netlist tracing.
[10/23 17:36:20    23s] Iteration  1: Total net bbox = 1.605e+04 (9.37e+03 6.68e+03)
[10/23 17:36:20    23s]               Est.  stn bbox = 1.793e+04 (1.06e+04 7.33e+03)
[10/23 17:36:20    23s]               cpu = 0:00:00.0 real = 0:00:01.0 mem = 1703.4M
[10/23 17:36:20    23s] Iteration  2: Total net bbox = 1.605e+04 (9.37e+03 6.68e+03)
[10/23 17:36:20    23s]               Est.  stn bbox = 1.793e+04 (1.06e+04 7.33e+03)
[10/23 17:36:20    23s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1703.4M
[10/23 17:36:20    24s] Iteration  3: Total net bbox = 1.705e+04 (8.95e+03 8.10e+03)
[10/23 17:36:20    24s]               Est.  stn bbox = 2.040e+04 (1.08e+04 9.58e+03)
[10/23 17:36:20    24s]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 1703.4M
[10/23 17:36:21    26s] Total number of setup views is 1.
[10/23 17:36:21    26s] Total number of active setup views is 1.
[10/23 17:36:22    26s] **WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[10/23 17:36:27    32s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[10/23 17:36:28    33s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/23 17:36:28    33s] End delay calculation. (MEM=1760.9 CPU=0:00:00.6 REAL=0:00:00.0)
[10/23 17:36:41    52s] Iteration  4: Total net bbox = 9.439e+04 (3.78e+04 5.66e+04)
[10/23 17:36:41    52s]               Est.  stn bbox = 1.148e+05 (4.67e+04 6.81e+04)
[10/23 17:36:41    52s]               cpu = 0:00:28.0 real = 0:00:21.0 mem = 1861.1M
[10/23 17:36:41    52s] Iteration  5: Total net bbox = 9.439e+04 (3.78e+04 5.66e+04)
[10/23 17:36:41    52s]               Est.  stn bbox = 1.148e+05 (4.67e+04 6.81e+04)
[10/23 17:36:41    52s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1861.1M
[10/23 17:36:47    62s] Iteration  6: Total net bbox = 9.853e+04 (4.80e+04 5.05e+04)
[10/23 17:36:47    62s]               Est.  stn bbox = 1.193e+05 (5.80e+04 6.13e+04)
[10/23 17:36:47    62s]               cpu = 0:00:09.8 real = 0:00:06.0 mem = 1891.1M
[10/23 17:36:47    62s] 
[10/23 17:36:47    62s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 8.
[10/23 17:36:47    62s] enableMT= 3 (onDemand)
[10/23 17:36:47    62s] useHNameCompare= 3 (lazy mode)
[10/23 17:36:47    62s] doMTMainInit= 1
[10/23 17:36:47    62s] doMTFlushLazyWireDelete= 1
[10/23 17:36:47    62s] useFastLRoute= 0
[10/23 17:36:47    62s] useFastCRoute= 1
[10/23 17:36:47    62s] doMTNetInitAdjWires= 1
[10/23 17:36:47    62s] wireMPoolNoThreadCheck= 1
[10/23 17:36:47    62s] allMPoolNoThreadCheck= 1
[10/23 17:36:47    62s] doNotUseMPoolInCRoute= 1
[10/23 17:36:47    62s] doMTSprFixZeroViaCodes= 1
[10/23 17:36:47    62s] doMTDtrRoute1CleanupA= 1
[10/23 17:36:47    62s] doMTDtrRoute1CleanupB= 1
[10/23 17:36:47    62s] doMTWireLenCalc= 0
[10/23 17:36:47    62s] doSkipQALenRecalc= 1
[10/23 17:36:47    62s] doMTMainCleanup= 1
[10/23 17:36:47    62s] doMTMoveCellTermsToMSLayer= 1
[10/23 17:36:47    62s] doMTConvertWiresToNewViaCode= 1
[10/23 17:36:47    62s] doMTRemoveAntenna= 1
[10/23 17:36:47    62s] doMTCheckConnectivity= 1
[10/23 17:36:47    62s] enableRuntimeLog= 0
[10/23 17:36:47    62s] Congestion driven padding in post-place stage.
[10/23 17:36:48    62s] Congestion driven padding increases utilization from 0.870 to 0.969
[10/23 17:36:48    62s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:01.0 mem = 1897.1M
[10/23 17:36:52    69s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 8.
[10/23 17:36:52    69s] Congestion driven padding in post-place stage.
[10/23 17:36:52    69s] Congestion driven padding increases utilization from 0.969 to 0.995
[10/23 17:36:52    69s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1897.1M
[10/23 17:36:54    72s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 8.
[10/23 17:36:54    72s] Congestion driven padding in post-place stage.
[10/23 17:36:54    72s] Congestion driven padding increases utilization from 0.995 to 1.001
[10/23 17:36:54    72s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1897.1M
[10/23 17:36:56    76s] Iteration  7: Total net bbox = 1.325e+05 (6.91e+04 6.34e+04)
[10/23 17:36:56    76s]               Est.  stn bbox = 1.593e+05 (8.23e+04 7.70e+04)
[10/23 17:36:56    76s]               cpu = 0:00:14.2 real = 0:00:09.0 mem = 1897.1M
[10/23 17:36:56    76s] Iteration  8: Total net bbox = 1.325e+05 (6.91e+04 6.34e+04)
[10/23 17:36:56    76s]               Est.  stn bbox = 1.593e+05 (8.23e+04 7.70e+04)
[10/23 17:36:56    76s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1897.1M
[10/23 17:36:58    82s] Iteration  9: Total net bbox = 1.217e+05 (6.23e+04 5.94e+04)
[10/23 17:36:58    82s]               Est.  stn bbox = 1.467e+05 (7.47e+04 7.20e+04)
[10/23 17:36:58    82s]               cpu = 0:00:03.3 real = 0:00:02.0 mem = 1897.1M
[10/23 17:36:58    83s] Iteration 10: Total net bbox = 1.265e+05 (6.66e+04 5.99e+04)
[10/23 17:36:58    83s]               Est.  stn bbox = 1.522e+05 (7.95e+04 7.27e+04)
[10/23 17:36:58    83s]               cpu = 0:00:06.7 real = 0:00:02.0 mem = 1897.1M
[10/23 17:36:58    83s] Iteration 11: Total net bbox = 1.265e+05 (6.66e+04 5.99e+04)
[10/23 17:36:58    83s]               Est.  stn bbox = 1.522e+05 (7.95e+04 7.27e+04)
[10/23 17:36:58    83s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1897.1M
[10/23 17:36:58    83s] Placement multithread real runtime: 0:00:40.0 with 8 threads.
[10/23 17:36:58    83s] Info: 0 clock gating cells identified, 0 (on average) moved
[10/23 17:36:59    83s] z80_top_direct_n
[10/23 17:36:59    83s] Core Placement runtime cpu: 0:00:59.2 real: 0:00:39.0
[10/23 17:36:59    83s] #spOpts: mergeVia=F 
[10/23 17:36:59    83s] Core basic site is core
[10/23 17:36:59    83s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/23 17:36:59    83s] *** Starting refinePlace (0:01:23 mem=1237.2M) ***
[10/23 17:36:59    83s] Total net length = 1.223e+05 (6.411e+04 5.822e+04) (ext = 1.241e+03)
[10/23 17:36:59    83s] Starting refinePlace ...
[10/23 17:36:59    83s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/23 17:36:59    83s] default core: bins with density >  0.75 = 66.7 % ( 24 / 36 )
[10/23 17:36:59    83s] Density distribution unevenness ratio = 8.581%
[10/23 17:36:59    83s]   Spread Effort: high, pre-route mode, useDDP on.
[10/23 17:36:59    83s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1237.2MB) @(0:01:23 - 0:01:23).
[10/23 17:36:59    83s] Move report: preRPlace moves 2805 insts, mean move: 2.43 um, max move: 12.70 um
[10/23 17:36:59    83s] 	Max move on inst (reg_file__b2v_latch_wz_hi_latch_reg[6]): (71.09, 199.67) --> (77.49, 193.37)
[10/23 17:36:59    83s] 	Length: 23 sites, height: 1 rows, site name: core, cell type: SDFRQX2
[10/23 17:36:59    83s] wireLenOptFixPriorityInst 0 inst fixed
[10/23 17:36:59    83s] tweakage running in 8 threads.
[10/23 17:36:59    83s] Placement tweakage begins.
[10/23 17:36:59    83s] wire length = 1.539e+05
[10/23 17:36:59    84s] wire length = 1.482e+05
[10/23 17:36:59    84s] Placement tweakage ends.
[10/23 17:36:59    84s] Move report: tweak moves 947 insts, mean move: 6.03 um, max move: 41.72 um
[10/23 17:36:59    84s] 	Max move on inst (execute__g143777): (243.81, 164.09) --> (251.37, 129.93)
[10/23 17:36:59    84s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.7, real=0:00:00.0, mem=1237.2MB) @(0:01:23 - 0:01:24).
[10/23 17:36:59    84s] Move report: legalization moves 996 insts, mean move: 5.21 um, max move: 34.49 um
[10/23 17:36:59    84s] 	Max move on inst (g5893): (286.02, 203.13) --> (256.41, 198.25)
[10/23 17:36:59    84s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1237.2MB) @(0:01:24 - 0:01:24).
[10/23 17:36:59    84s] Move report: Detail placement moves 2805 insts, mean move: 5.09 um, max move: 57.32 um
[10/23 17:36:59    84s] 	Max move on inst (reg_file__cdn_loop_breaker201): (142.83, 69.46) --> (102.06, 86.01)
[10/23 17:36:59    84s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 1237.2MB
[10/23 17:36:59    84s] Statistics of distance of Instance movement in refine placement:
[10/23 17:36:59    84s]   maximum (X+Y) =        57.32 um
[10/23 17:36:59    84s]   inst (reg_file__cdn_loop_breaker201) with max move: (142.833, 69.462) -> (102.06, 86.01)
[10/23 17:36:59    84s]   mean    (X+Y) =         5.09 um
[10/23 17:36:59    84s] Total instances flipped for WireLenOpt: 396
[10/23 17:36:59    84s] Total instances moved : 2805
[10/23 17:36:59    84s] Summary Report:
[10/23 17:36:59    84s] Instances move: 2805 (out of 2805 movable)
[10/23 17:36:59    84s] Mean displacement: 5.09 um
[10/23 17:36:59    84s] Max displacement: 57.32 um (Instance: reg_file__cdn_loop_breaker201) (142.833, 69.462) -> (102.06, 86.01)
[10/23 17:36:59    84s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: BUX0
[10/23 17:36:59    84s] Total net length = 1.211e+05 (6.196e+04 5.909e+04) (ext = 1.196e+03)
[10/23 17:36:59    84s] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:00.0, mem=1237.2MB) @(0:01:23 - 0:01:24).
[10/23 17:36:59    84s] Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 1237.2MB
[10/23 17:36:59    84s] *** Finished refinePlace (0:01:24 mem=1237.2M) ***
[10/23 17:36:59    84s] Total net length = 1.256e+05 (6.458e+04 6.106e+04) (ext = 1.300e+03)
[10/23 17:36:59    84s] *** Finished Initial Placement (cpu=0:01:02, real=0:00:41.0, mem=1237.2M) ***
[10/23 17:36:59    84s] #spOpts: mergeVia=F 
[10/23 17:36:59    84s] Core basic site is core
[10/23 17:36:59    84s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/23 17:36:59    84s] default core: bins with density >  0.75 = 66.7 % ( 24 / 36 )
[10/23 17:36:59    84s] Density distribution unevenness ratio = 8.224%
[10/23 17:36:59    84s] Starting IO pin assignment...
[10/23 17:36:59    84s] The design is not routed. Using flight-line based method for pin assignment.
[10/23 17:36:59    84s] Completed IO pin assignment.
[10/23 17:36:59    84s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/23 17:36:59    84s] UM:                                                                   final
[10/23 17:36:59    84s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/23 17:36:59    84s] UM:                                                                   global_place
[10/23 17:36:59    84s] congRepair running 8 threads
[10/23 17:36:59    84s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[10/23 17:36:59    84s] Starting congestion repair ...
[10/23 17:36:59    84s] (I)       Reading DB...
[10/23 17:36:59    84s] (I)       congestionReportName   : 
[10/23 17:36:59    84s] [NR-eagl] buildTerm2TermWires    : 1
[10/23 17:36:59    84s] [NR-eagl] doTrackAssignment      : 1
[10/23 17:36:59    84s] (I)       dumpBookshelfFiles     : 0
[10/23 17:36:59    84s] [NR-eagl] numThreads             : 1
[10/23 17:36:59    84s] [NR-eagl] honorMsvRouteConstraint: false
[10/23 17:36:59    84s] (I)       honorPin               : false
[10/23 17:36:59    84s] (I)       honorPinGuide          : true
[10/23 17:36:59    84s] (I)       honorPartition         : false
[10/23 17:36:59    84s] (I)       allowPartitionCrossover: false
[10/23 17:36:59    84s] (I)       honorSingleEntry       : true
[10/23 17:36:59    84s] (I)       honorSingleEntryStrong : true
[10/23 17:36:59    84s] (I)       handleViaSpacingRule   : false
[10/23 17:36:59    84s] (I)       PDConstraint           : none
[10/23 17:36:59    84s] [NR-eagl] honorClockSpecNDR      : 0
[10/23 17:36:59    84s] (I)       routingEffortLevel     : 3
[10/23 17:36:59    84s] [NR-eagl] minRouteLayer          : 2
[10/23 17:36:59    84s] [NR-eagl] maxRouteLayer          : 2147483647
[10/23 17:36:59    84s] (I)       numRowsPerGCell        : 1
[10/23 17:36:59    84s] (I)       speedUpLargeDesign     : 0
[10/23 17:36:59    84s] (I)       speedUpBlkViolationClean: 0
[10/23 17:36:59    84s] (I)       autoGCellMerging       : 1
[10/23 17:36:59    84s] (I)       multiThreadingTA       : 0
[10/23 17:36:59    84s] (I)       punchThroughDistance   : -1
[10/23 17:36:59    84s] (I)       blockedPinEscape       : 0
[10/23 17:36:59    84s] (I)       blkAwareLayerSwitching : 0
[10/23 17:36:59    84s] (I)       betterClockWireModeling: 0
[10/23 17:36:59    84s] (I)       scenicBound            : 1.15
[10/23 17:36:59    84s] (I)       maxScenicToAvoidBlk    : 100.00
[10/23 17:36:59    84s] (I)       source-to-sink ratio   : 0.00
[10/23 17:36:59    84s] (I)       targetCongestionRatio  : 1.00
[10/23 17:36:59    84s] (I)       layerCongestionRatio   : 0.70
[10/23 17:36:59    84s] (I)       m1CongestionRatio      : 0.10
[10/23 17:36:59    84s] (I)       m2m3CongestionRatio    : 0.70
[10/23 17:36:59    84s] (I)       pinAccessEffort        : 0.10
[10/23 17:36:59    84s] (I)       localRouteEffort       : 1.00
[10/23 17:36:59    84s] (I)       numSitesBlockedByOneVia: 8.00
[10/23 17:36:59    84s] (I)       supplyScaleFactorH     : 1.00
[10/23 17:36:59    84s] (I)       supplyScaleFactorV     : 1.00
[10/23 17:36:59    84s] (I)       highlight3DOverflowFactor: 0.00
[10/23 17:36:59    84s] (I)       skipTrackCommand             : 
[10/23 17:36:59    84s] (I)       readTROption           : true
[10/23 17:36:59    84s] (I)       extraSpacingBothSide   : false
[10/23 17:36:59    84s] [NR-eagl] numTracksPerClockWire  : 0
[10/23 17:36:59    84s] (I)       routeSelectedNetsOnly  : false
[10/23 17:36:59    84s] (I)       before initializing RouteDB syMemory usage = 1238.2 MB
[10/23 17:36:59    84s] (I)       starting read tracks
[10/23 17:36:59    84s] (I)       build grid graph
[10/23 17:36:59    84s] (I)       build grid graph start
[10/23 17:36:59    84s] (I)       build grid graph end
[10/23 17:36:59    84s] [NR-eagl] Layer1 has no routable track
[10/23 17:36:59    84s] [NR-eagl] Layer2 has single uniform track structure
[10/23 17:36:59    84s] [NR-eagl] Layer3 has single uniform track structure
[10/23 17:36:59    84s] [NR-eagl] Layer4 has single uniform track structure
[10/23 17:36:59    84s] [NR-eagl] Layer5 has single uniform track structure
[10/23 17:36:59    84s] [NR-eagl] Layer6 has single uniform track structure
[10/23 17:36:59    84s] (I)       Layer1   numNetMinLayer=2459
[10/23 17:36:59    84s] (I)       Layer2   numNetMinLayer=0
[10/23 17:36:59    84s] (I)       Layer3   numNetMinLayer=0
[10/23 17:36:59    84s] (I)       Layer4   numNetMinLayer=0
[10/23 17:36:59    84s] (I)       Layer5   numNetMinLayer=0
[10/23 17:36:59    84s] (I)       Layer6   numNetMinLayer=0
[10/23 17:36:59    84s] [NR-eagl] numViaLayers=5
[10/23 17:36:59    84s] (I)       end build via table
[10/23 17:36:59    84s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=878 numBumpBlks=0 numBoundaryFakeBlks=0
[10/23 17:36:59    84s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[10/23 17:36:59    84s] (I)       num ignored nets =0
[10/23 17:36:59    84s] (I)       readDataFromPlaceDB
[10/23 17:36:59    84s] (I)       Read net information..
[10/23 17:36:59    84s] [NR-eagl] Read numTotalNets=2459  numIgnoredNets=0
[10/23 17:36:59    84s] (I)       Read testcase time = 0.000 seconds
[10/23 17:36:59    84s] 
[10/23 17:36:59    84s] (I)       totalGlobalPin=10050, totalPins=10459
[10/23 17:36:59    84s] (I)       Model blockage into capacity
[10/23 17:36:59    84s] (I)       Read numBlocks=878  numPreroutedWires=0  numCapScreens=0
[10/23 17:36:59    84s] (I)       blocked area on Layer1 : 0  (0.00%)
[10/23 17:36:59    84s] (I)       blocked area on Layer2 : 11778378400  (13.94%)
[10/23 17:36:59    84s] (I)       blocked area on Layer3 : 0  (0.00%)
[10/23 17:36:59    84s] (I)       blocked area on Layer4 : 0  (0.00%)
[10/23 17:36:59    84s] (I)       blocked area on Layer5 : 0  (0.00%)
[10/23 17:36:59    84s] (I)       blocked area on Layer6 : 0  (0.00%)
[10/23 17:36:59    84s] (I)       Modeling time = 0.010 seconds
[10/23 17:36:59    84s] 
[10/23 17:36:59    84s] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[10/23 17:36:59    84s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1238.2 MB
[10/23 17:36:59    84s] (I)       Layer1  viaCost=200.00
[10/23 17:36:59    84s] (I)       Layer2  viaCost=100.00
[10/23 17:36:59    84s] (I)       Layer3  viaCost=100.00
[10/23 17:36:59    84s] (I)       Layer4  viaCost=100.00
[10/23 17:36:59    84s] (I)       Layer5  viaCost=200.00
[10/23 17:36:59    84s] (I)       ---------------------Grid Graph Info--------------------
[10/23 17:36:59    84s] (I)       routing area        :  (0, 0) - (292320, 289140)
[10/23 17:36:59    84s] (I)       core area           :  (3150, 3050) - (289170, 286090)
[10/23 17:36:59    84s] (I)       Site Width          :   630  (dbu)
[10/23 17:36:59    84s] (I)       Row Height          :  4880  (dbu)
[10/23 17:36:59    84s] (I)       GCell Width         :  4880  (dbu)
[10/23 17:36:59    84s] (I)       GCell Height        :  4880  (dbu)
[10/23 17:36:59    84s] (I)       grid                :    60    59     6
[10/23 17:36:59    84s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[10/23 17:36:59    84s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[10/23 17:36:59    84s] (I)       Default wire width  :   230   280   280   280   280   440
[10/23 17:36:59    84s] (I)       Default wire space  :   230   280   280   280   280   460
[10/23 17:36:59    84s] (I)       Default pitch size  :   460   630   610   630   610  1260
[10/23 17:36:59    84s] (I)       First Track Coord   :     0   315   610   315   610   945
[10/23 17:36:59    84s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[10/23 17:36:59    84s] (I)       Total num of tracks :     0   464   473   464   473   232
[10/23 17:36:59    84s] (I)       Num of masks        :     1     1     1     1     1     1
[10/23 17:36:59    84s] (I)       --------------------------------------------------------
[10/23 17:36:59    84s] 
[10/23 17:36:59    84s] (I)       After initializing earlyGlobalRoute syMemory usage = 1238.2 MB
[10/23 17:36:59    84s] (I)       Loading and dumping file time : 0.03 seconds
[10/23 17:36:59    84s] (I)       ============= Initialization =============
[10/23 17:36:59    84s] [NR-eagl] EstWL : 29960
[10/23 17:36:59    84s] 
[10/23 17:36:59    84s] (I)       total 2D Cap : 121894 = (56760 H, 65134 V)
[10/23 17:36:59    84s] (I)       botLay=Layer1  topLay=Layer6  numSeg=7663
[10/23 17:36:59    84s] (I)       ============  Phase 1a Route ============
[10/23 17:36:59    84s] (I)       Phase 1a runs 0.01 seconds
[10/23 17:36:59    84s] [NR-eagl] Usage: 29960 = (15226 H, 14734 V) = (26.83% H, 25.96% V) = (7.430e+04um H, 7.190e+04um V)
[10/23 17:36:59    84s] [NR-eagl] 
[10/23 17:36:59    84s] (I)       ============  Phase 1b Route ============
[10/23 17:36:59    84s] [NR-eagl] Usage: 29960 = (15226 H, 14734 V) = (26.83% H, 25.96% V) = (7.430e+04um H, 7.190e+04um V)
[10/23 17:36:59    84s] [NR-eagl] 
[10/23 17:36:59    84s] (I)       [10/23 17:36:59    84s] [NR-eagl] earlyGlobalRoute overflow: 0.34% H + 0.48% V
[10/23 17:36:59    84s] 
============  Phase 1c Route ============
[10/23 17:36:59    84s] [NR-eagl] Usage: 29960 = (15226 H, 14734 V) = (26.83% H, 25.96% V) = (7.430e+04um H, 7.190e+04um V)
[10/23 17:36:59    84s] [NR-eagl] 
[10/23 17:36:59    84s] (I)       ============  Phase 1d Route ============
[10/23 17:36:59    84s] [NR-eagl] Usage: 29960 = (15226 H, 14734 V) = (26.83% H, 25.96% V) = (7.430e+04um H, 7.190e+04um V)
[10/23 17:36:59    84s] [NR-eagl] 
[10/23 17:36:59    84s] (I)       ============  Phase 1e Route ============
[10/23 17:36:59    84s] (I)       Phase 1e runs 0.00 seconds
[10/23 17:36:59    84s] [NR-eagl] Usage: 29960 = (15226 H, 14734 V) = (26.83% H, 25.96% V) = (7.430e+04um H, 7.190e+04um V)
[10/23 17:36:59    84s] [NR-eagl] 
[10/23 17:36:59    84s] (I)       [10/23 17:36:59    84s] [NR-eagl] earlyGlobalRoute overflow: 0.34% H + 0.48% V
[10/23 17:36:59    84s] 
============  Phase 1l Route ============
[10/23 17:36:59    84s] (I)       dpBasedLA: time=0.01  totalOF=1026716  totalVia=23770  totalWL=29960  total(Via+WL)=53730 
[10/23 17:36:59    84s] (I)       Total Global Routing Runtime: 0.02 seconds
[10/23 17:36:59    84s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.14% H + 0.20% V
[10/23 17:36:59    84s] [NR-eagl] Overflow after earlyGlobalRoute 0.15% H + 0.22% V
[10/23 17:36:59    84s] 
[10/23 17:36:59    84s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[10/23 17:36:59    84s] 
[10/23 17:36:59    84s] ** np local hotspot detection info verbose **
[10/23 17:36:59    84s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[10/23 17:36:59    84s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/23 17:36:59    84s] 
[10/23 17:36:59    84s] describeCongestion: hCong = 0.00 vCong = 0.[10/23 17:36:59    84s] (I)       00
[10/23 17:36:59    84s] Skipped repairing congestion.
============= track Assignment ============
[10/23 17:36:59    84s] (I)       extract Global 3D Wires
[10/23 17:36:59    84s] (I)       Extract Global WL : time=0.00
[10/23 17:36:59    84s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[10/23 17:36:59    84s] (I)       track assignment initialization runtime=426 millisecond
[10/23 17:36:59    84s] (I)       #threads=1 for track assignment
[10/23 17:37:00    84s] (I)       track assignment kernel runtime=41807 millisecond
[10/23 17:37:00    84s] (I)       End Greedy Track Assignment
[10/23 17:37:00    84s] [NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 10421
[10/23 17:37:00    84s] [NR-eagl] Layer2(MET2)(V) length: 3.662852e+04um, number of vias: 13852
[10/23 17:37:00    84s] [NR-eagl] Layer3(MET3)(H) length: 5.053790e+04um, number of vias: 3249
[10/23 17:37:00    84s] [NR-eagl] Layer4(MET4)(V) length: 3.343226e+04um, number of vias: 1495
[10/23 17:37:00    84s] [NR-eagl] Layer5(MET5)(H) length: 2.590835e+04um, number of vias: 302
[10/23 17:37:00    84s] [NR-eagl] Layer6(METTP)(V) length: 5.952376e+03um, number of vias: 0
[10/23 17:37:00    84s] [NR-eagl] Total length: 1.524594e+05um, number of vias: 29319
[10/23 17:37:00    84s] End of congRepair (cpu=0:00:00.1, real=0:00:01.0)
[10/23 17:37:00    84s] **WARN: (IMPSP-9100):	Scan chains exist in this design but -ignoreScan is set to false. Placement and timing QoR can be severely impacted in this case!
[10/23 17:37:00    84s] It is highly recommend to keep -ignoreScan option as its default value 'true' with scan chains definition.
[10/23 17:37:00    84s] ***** Total cpu  0:1:3
[10/23 17:37:00    84s] ***** Total real time  0:0:43
[10/23 17:37:00    84s] **place_design ... cpu = 0: 1: 4, real = 0: 0:43, mem = 1238.2M **
[10/23 17:37:00    84s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/23 17:37:00    84s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/23 17:37:00    84s] UM:                                                                   final
[10/23 17:37:00    84s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/23 17:37:00    84s] UM:         63.76             43                                      place_design
[10/23 17:37:00    84s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[10/23 17:37:00    84s] Core basic site is core
[10/23 17:37:00    84s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/23 17:37:00    84s] #spOpts: mergeVia=F 
[10/23 17:37:00    85s] Info: 8 threads available for lower-level modules during optimization.
[10/23 17:37:00    85s] GigaOpt running with 8 threads.
[10/23 17:37:00    85s] Summary for sequential cells idenfication: 
[10/23 17:37:00    85s] Identified SBFF number: 128
[10/23 17:37:00    85s] Identified MBFF number: 0
[10/23 17:37:00    85s] Not identified SBFF number: 0
[10/23 17:37:00    85s] Not identified MBFF number: 0
[10/23 17:37:00    85s] Number of sequential cells which are not FFs: 106
[10/23 17:37:00    85s] 
[10/23 17:37:00    85s] Updating RC grid for preRoute extraction ...
[10/23 17:37:00    85s] Initializing multi-corner resistance tables ...
[10/23 17:37:02    87s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1244.2M, totSessionCpu=0:01:27 **
[10/23 17:37:02    87s] Added -handlePreroute to trialRouteMode
[10/23 17:37:02    87s] *** opt_design -pre_cts ***
[10/23 17:37:02    87s] DRC Margin: user margin 0.0; extra margin 0.2
[10/23 17:37:02    87s] Setup Target Slack: user slack 0; extra slack 0.1
[10/23 17:37:02    87s] Hold Target Slack: user slack 0
[10/23 17:37:02    87s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[10/23 17:37:02    87s] 'set_default_switching_activity' finished successfully.
[10/23 17:37:02    87s] INFO****: The delay profiles based on paritioning incorrect, turning off vt filtering
[10/23 17:37:02    87s] Summary for sequential cells idenfication: 
[10/23 17:37:02    87s] Identified SBFF number: 128
[10/23 17:37:02    87s] Identified MBFF number: 0
[10/23 17:37:02    87s] Not identified SBFF number: 0
[10/23 17:37:02    87s] Not identified MBFF number: 0
[10/23 17:37:02    87s] Number of sequential cells which are not FFs: 106
[10/23 17:37:02    87s] 
[10/23 17:37:02    87s] Start to check current routing status for nets...
[10/23 17:37:02    87s] Using hname+ instead name for net compare
[10/23 17:37:02    87s] Activating lazyNetListOrdering
[10/23 17:37:02    87s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[10/23 17:37:02    87s] All nets are already routed correctly.
[10/23 17:37:02    87s] End to check current routing status for nets (mem=1246.2M)
[10/23 17:37:02    87s] Extraction called for design 'z80_top_direct_n' of instances=2805 and nets=2499 using extraction engine 'preRoute' .
[10/23 17:37:02    87s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/23 17:37:02    87s] Type 'man IMPEXT-3530' for more detail.
[10/23 17:37:02    87s] PreRoute RC Extraction called for design z80_top_direct_n.
[10/23 17:37:02    87s] RC Extraction called in multi-corner(1) mode.
[10/23 17:37:02    87s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/23 17:37:02    87s] Type 'man IMPEXT-6197' for more detail.
[10/23 17:37:02    87s] RCMode: PreRoute
[10/23 17:37:02    87s]       RC Corner Indexes            0   
[10/23 17:37:02    87s] Capacitance Scaling Factor   : 1.00000 
[10/23 17:37:02    87s] Resistance Scaling Factor    : 1.00000 
[10/23 17:37:02    87s] Clock Cap. Scaling Factor    : 1.00000 
[10/23 17:37:02    87s] Clock Res. Scaling Factor    : 1.00000 
[10/23 17:37:02    87s] Shrink Factor                : 1.00000
[10/23 17:37:02    87s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/23 17:37:02    87s] Updating RC grid for preRoute extraction ...
[10/23 17:37:02    87s] Initializing multi-corner resistance tables ...
[10/23 17:37:02    87s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1246.219M)
[10/23 17:37:03    87s] #################################################################################
[10/23 17:37:03    87s] # Design Stage: PreRoute
[10/23 17:37:03    87s] # Design Name: z80_top_direct_n
[10/23 17:37:03    87s] # Design Mode: 90nm
[10/23 17:37:03    87s] # Analysis Mode: MMMC Non-OCV 
[10/23 17:37:03    87s] # Parasitics Mode: No SPEF/RCDB
[10/23 17:37:03    87s] # Signoff Settings: SI Off 
[10/23 17:37:03    87s] #################################################################################
[10/23 17:37:03    87s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[10/23 17:37:03    88s] Calculate delays in Single mode...
[10/23 17:37:03    88s] Topological Sorting (CPU = 0:00:00.0, MEM = 1391.3M, InitMEM = 1391.3M)
[10/23 17:37:03    89s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/23 17:37:03    89s] End delay calculation. (MEM=1819.2 CPU=0:00:01.2 REAL=0:00:00.0)
[10/23 17:37:03    89s] *** CDM Built up (cpu=0:00:01.6  real=0:00:00.0  mem= 1819.2M) ***
[10/23 17:37:03    89s] *** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:00.0 totSessionCpu=0:01:29 mem=1819.2M)
[10/23 17:37:03    89s] 
[10/23 17:37:03    89s] ------------------------------------------------------------
[10/23 17:37:03    89s]              Initial Summary                             
[10/23 17:37:03    89s] ------------------------------------------------------------
[10/23 17:37:03    89s] 
[10/23 17:37:03    89s] Setup views included:
[10/23 17:37:03    89s]  default_emulate_view 
[10/23 17:37:03    89s] 
[10/23 17:37:03    89s] +--------------------+---------+
[10/23 17:37:03    89s] |     Setup mode     |   all   |
[10/23 17:37:03    89s] +--------------------+---------+
[10/23 17:37:03    89s] |           WNS (ns):|  1.309  |
[10/23 17:37:03    89s] |           TNS (ns):|  0.000  |
[10/23 17:37:03    89s] |    Violating Paths:|    0    |
[10/23 17:37:03    89s] |          All Paths:|  1056   |
[10/23 17:37:03    89s] +--------------------+---------+
[10/23 17:37:03    89s] 
[10/23 17:37:03    89s] +----------------+-------------------------------+------------------+
[10/23 17:37:03    89s] |                |              Real             |       Total      |
[10/23 17:37:03    89s] |    DRVs        +------------------+------------+------------------|
[10/23 17:37:03    89s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[10/23 17:37:03    89s] +----------------+------------------+------------+------------------+
[10/23 17:37:03    89s] |   max_cap      |      1 (1)       |   -0.466   |      1 (1)       |
[10/23 17:37:03    89s] |   max_tran     |      1 (74)      |   -5.901   |      1 (74)      |
[10/23 17:37:03    89s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[10/23 17:37:03    89s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[10/23 17:37:03    89s] +----------------+------------------+------------+------------------+
[10/23 17:37:03    89s] 
[10/23 17:37:03    89s] Density: 78.900%
[10/23 17:37:03    89s] ------------------------------------------------------------
[10/23 17:37:03    89s] **opt_design ... cpu = 0:00:02, real = 0:00:01, mem = 1392.4M, totSessionCpu=0:01:29 **
[10/23 17:37:03    89s] ** INFO : this run is activating medium effort placeOptDesign flow
[10/23 17:37:03    89s] PhyDesignGrid: maxLocalDensity 0.98
[10/23 17:37:03    89s] #spOpts: mergeVia=F 
[10/23 17:37:03    89s] PhyDesignGrid: maxLocalDensity 0.98
[10/23 17:37:03    89s] #spOpts: mergeVia=F 
[10/23 17:37:03    89s] *** Starting optimizing excluded clock nets MEM= 1412.4M) ***
[10/23 17:37:03    89s] *info: No excluded clock nets to be optimized.
[10/23 17:37:03    89s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1412.4M) ***
[10/23 17:37:03    89s] Summary for sequential cells idenfication: 
[10/23 17:37:03    89s] Identified SBFF number: 128
[10/23 17:37:03    89s] Identified MBFF number: 0
[10/23 17:37:03    89s] Not identified SBFF number: 0
[10/23 17:37:03    89s] Not identified MBFF number: 0
[10/23 17:37:03    89s] Number of sequential cells which are not FFs: 106
[10/23 17:37:03    89s] 
[10/23 17:37:03    89s] The useful skew maximum allowed delay is: 0.3
[10/23 17:37:03    90s] Info: 28 top-level, potential tri-state nets excluded from IPO operation.
[10/23 17:37:03    90s] Info: 1 ideal net excluded from IPO operation.
[10/23 17:37:03    90s] Info: 1 clock net  excluded from IPO operation.
[10/23 17:37:05    92s] PhyDesignGrid: maxLocalDensity 0.98
[10/23 17:37:06    92s] *info: There are 10 candidate Buffer cells
[10/23 17:37:06    92s] *info: There are 10 candidate Inverter cells
[10/23 17:37:08    94s] 
[10/23 17:37:08    94s] Netlist preparation processing... 
[10/23 17:37:08    94s] Removed 0 instance
[10/23 17:37:08    94s] *info: Marking 0 isolation instances dont touch
[10/23 17:37:08    94s] *info: Marking 0 level shifter instances dont touch
[10/23 17:37:08    94s] **opt_design ... cpu = 0:00:07, real = 0:00:06, mem = 1497.8M, totSessionCpu=0:01:34 **
[10/23 17:37:08    94s] Begin: GigaOpt high fanout net optimization
[10/23 17:37:08    94s] Info: 28 top-level, potential tri-state nets excluded from IPO operation.
[10/23 17:37:08    94s] Info: 1 ideal net excluded from IPO operation.
[10/23 17:37:08    94s] Info: 1 clock net  excluded from IPO operation.
[10/23 17:37:08    94s] PhyDesignGrid: maxLocalDensity 0.98
[10/23 17:37:08    94s] #spOpts: mergeVia=F 
[10/23 17:37:11    97s] DEBUG: @coeDRVCandCache::init.
[10/23 17:37:11    97s] +----------+---------+--------+--------+------------+--------+
[10/23 17:37:11    97s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[10/23 17:37:11    97s] +----------+---------+--------+--------+------------+--------+
[10/23 17:37:11    97s] |    78.90%|        -|   0.100|   0.000|   0:00:00.0| 2226.6M|
[10/23 17:37:11    97s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[10/23 17:37:11    97s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/23 17:37:11    97s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/23 17:37:11    97s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[10/23 17:37:11    97s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/23 17:37:11    97s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/23 17:37:11    97s] |    78.90%|        -|   0.100|   0.000|   0:00:00.0| 2239.6M|
[10/23 17:37:11    97s] +----------+---------+--------+--------+------------+--------+
[10/23 17:37:11    97s] 
[10/23 17:37:11    97s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2239.6M) ***
[10/23 17:37:11    97s] DEBUG: @coeDRVCandCache::cleanup.
[10/23 17:37:11    97s] End: GigaOpt high fanout net optimization
[10/23 17:37:11    97s] Begin: GigaOpt DRV Optimization
[10/23 17:37:11    97s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.980000, optModeMaxLocDen=0.98)
[10/23 17:37:11    97s] Begin: Processing multi-driver nets
[10/23 17:37:11    97s] Info: 28 top-level, potential tri-state nets excluded from IPO operation.
[10/23 17:37:11    97s] Info: 1 ideal net excluded from IPO operation.
[10/23 17:37:11    97s] Info: 1 clock net  excluded from IPO operation.
[10/23 17:37:11    97s] PhyDesignGrid: maxLocalDensity 3.00
[10/23 17:37:11    97s] #spOpts: mergeVia=F 
[10/23 17:37:12    98s] *** Starting multi-driver net buffering ***
[10/23 17:37:12    98s] #spOpts: mergeVia=F 
[10/23 17:37:12    98s] *summary: 64 non-ignored multi-driver nets.
[10/23 17:37:12    98s] *       : 64 unbuffered.
[10/23 17:37:12    98s] *       : 64 bufferable.
[10/23 17:37:12    98s] *       : 0 targeted for timing fix; 0 buffered.
[10/23 17:37:12    98s] *       : 0 targeted for DRV fix; 0 buffered.
[10/23 17:37:12    98s] *** Finished buffering multi-driver nets (CPU=0:00:00.1, MEM=2226.8M) ***
[10/23 17:37:12    98s] End: Processing multi-driver nets
[10/23 17:37:12    98s] Info: 28 top-level, potential tri-state nets excluded from IPO operation.
[10/23 17:37:12    98s] Info: 1 ideal net excluded from IPO operation.
[10/23 17:37:12    98s] Info: 1 clock net  excluded from IPO operation.
[10/23 17:37:12    98s] PhyDesignGrid: maxLocalDensity 3.00
[10/23 17:37:12    98s] #spOpts: mergeVia=F 
[10/23 17:37:13    99s] DEBUG: @coeDRVCandCache::init.
[10/23 17:37:13    99s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/23 17:37:13    99s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[10/23 17:37:13    99s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/23 17:37:13    99s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[10/23 17:37:13    99s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/23 17:37:13    99s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[10/23 17:37:13    99s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/23 17:37:13    99s] Info: violation cost 377.080872 (cap = 2.959990, tran = 374.120880, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/23 17:37:13    99s] |     2   |    85   |     2   |      2  |     0   |     0   |     0   |     0   | 1.31 |          0|          0|          0|  78.90  |            |           |
[10/23 17:37:13    99s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[10/23 17:37:13    99s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/23 17:37:13    99s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/23 17:37:13    99s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 1.67 |          0|          0|          2|  78.91  |   0:00:00.0|    2246.8M|
[10/23 17:37:13    99s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/23 17:37:13    99s] 
[10/23 17:37:13    99s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=2246.8M) ***
[10/23 17:37:13    99s] 
[10/23 17:37:13    99s] DEBUG: @coeDRVCandCache::cleanup.
[10/23 17:37:13    99s] End: GigaOpt DRV Optimization
[10/23 17:37:13    99s] GigaOpt DRV: restore maxLocalDensity to 0.98
[10/23 17:37:13    99s] GigaOpt DRV: restore maxLocalDensity to 0.98
[10/23 17:37:13    99s] **opt_design ... cpu = 0:00:13, real = 0:00:11, mem = 1522.0M, totSessionCpu=0:01:39 **
[10/23 17:37:13    99s] Begin: GigaOpt Global Optimization
[10/23 17:37:13    99s] Info: 28 top-level, potential tri-state nets excluded from IPO operation.
[10/23 17:37:13    99s] Info: 1 ideal net excluded from IPO operation.
[10/23 17:37:13    99s] Info: 1 clock net  excluded from IPO operation.
[10/23 17:37:13    99s] PhyDesignGrid: maxLocalDensity 1.20
[10/23 17:37:13    99s] #spOpts: mergeVia=F 
[10/23 17:37:18   104s] Info: 28 top-level, potential tri-state nets excluded from IPO operation.
[10/23 17:37:18   104s] *info: 1 clock net excluded
[10/23 17:37:18   104s] *info: 2 special nets excluded.
[10/23 17:37:18   104s] *info: 1 ideal net excluded from IPO operation.
[10/23 17:37:18   104s] *info: 20 external nets with a tri-state driver excluded.
[10/23 17:37:18   104s] *info: 72 multi-driver nets excluded.
[10/23 17:37:18   104s] *info: 40 no-driver nets excluded.
[10/23 17:37:20   106s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[10/23 17:37:20   106s] +--------+--------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
[10/23 17:37:20   106s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
[10/23 17:37:20   106s] +--------+--------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
[10/23 17:37:20   106s] |   0.000|   0.000|    78.91%|   0:00:00.0| 2300.9M|default_emulate_view|       NA| NA                                                 |
[10/23 17:37:20   106s] +--------+--------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
[10/23 17:37:20   106s] 
[10/23 17:37:20   106s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2300.9M) ***
[10/23 17:37:20   106s] 
[10/23 17:37:20   106s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2300.9M) ***
[10/23 17:37:20   106s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[10/23 17:37:20   106s] End: GigaOpt Global Optimization
[10/23 17:37:20   106s] **opt_design ... cpu = 0:00:19, real = 0:00:18, mem = 1551.3M, totSessionCpu=0:01:46 **
[10/23 17:37:20   106s] 
[10/23 17:37:20   106s] Active setup views:
[10/23 17:37:20   106s]  default_emulate_view
[10/23 17:37:20   106s]   Dominating endpoints: 0
[10/23 17:37:20   106s]   Dominating TNS: -0.000
[10/23 17:37:20   106s] 
[10/23 17:37:20   106s] *** Timing Is met
[10/23 17:37:20   106s] *** Check timing (0:00:00.0)
[10/23 17:37:20   106s] Info: 28 top-level, potential tri-state nets excluded from IPO operation.
[10/23 17:37:20   106s] Info: 1 ideal net excluded from IPO operation.
[10/23 17:37:20   106s] Info: 1 clock net  excluded from IPO operation.
[10/23 17:37:20   106s] **opt_design ... cpu = 0:00:19, real = 0:00:18, mem = 1549.3M, totSessionCpu=0:01:46 **
[10/23 17:37:20   106s] **INFO: Flow update: Design is easy to close.
[10/23 17:37:20   106s] setup target slack: 0.1
[10/23 17:37:20   106s] extra slack: 0.1
[10/23 17:37:20   106s] std delay: 0.0364
[10/23 17:37:20   106s] real setup target slack: 0.0364
[10/23 17:37:20   106s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[10/23 17:37:20   106s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[10/23 17:37:20   106s] [NR-eagl] Started earlyGlobalRoute kernel
[10/23 17:37:20   106s] [NR-eagl] Initial Peak syMemory usage = 1549.3 MB
[10/23 17:37:20   106s] (I)       Reading DB...
[10/23 17:37:20   106s] (I)       congestionReportName   : 
[10/23 17:37:20   106s] [NR-eagl] buildTerm2TermWires    : 0
[10/23 17:37:20   106s] [NR-eagl] doTrackAssignment      : 1
[10/23 17:37:20   106s] (I)       dumpBookshelfFiles     : 0
[10/23 17:37:20   106s] [NR-eagl] numThreads             : 1
[10/23 17:37:20   106s] [NR-eagl] honorMsvRouteConstraint: false
[10/23 17:37:20   106s] (I)       honorPin               : false
[10/23 17:37:20   106s] (I)       honorPinGuide          : true
[10/23 17:37:20   106s] (I)       honorPartition         : false
[10/23 17:37:20   106s] (I)       allowPartitionCrossover: false
[10/23 17:37:20   106s] (I)       honorSingleEntry       : true
[10/23 17:37:20   106s] (I)       honorSingleEntryStrong : true
[10/23 17:37:20   106s] (I)       handleViaSpacingRule   : false
[10/23 17:37:20   106s] (I)       PDConstraint           : none
[10/23 17:37:20   106s] [NR-eagl] honorClockSpecNDR      : 0
[10/23 17:37:20   106s] (I)       routingEffortLevel     : 3
[10/23 17:37:20   106s] [NR-eagl] minRouteLayer          : 2
[10/23 17:37:20   106s] [NR-eagl] maxRouteLayer          : 2147483647
[10/23 17:37:20   106s] (I)       numRowsPerGCell        : 1
[10/23 17:37:20   106s] (I)       speedUpLargeDesign     : 0
[10/23 17:37:20   106s] (I)       speedUpBlkViolationClean: 0
[10/23 17:37:20   106s] (I)       autoGCellMerging       : 1
[10/23 17:37:20   106s] (I)       multiThreadingTA       : 0
[10/23 17:37:20   106s] (I)       punchThroughDistance   : -1
[10/23 17:37:20   106s] (I)       blockedPinEscape       : 0
[10/23 17:37:20   106s] (I)       blkAwareLayerSwitching : 0
[10/23 17:37:20   106s] (I)       betterClockWireModeling: 0
[10/23 17:37:20   106s] (I)       scenicBound            : 1.15
[10/23 17:37:20   106s] (I)       maxScenicToAvoidBlk    : 100.00
[10/23 17:37:20   106s] (I)       source-to-sink ratio   : 0.00
[10/23 17:37:20   106s] (I)       targetCongestionRatio  : 1.00
[10/23 17:37:20   106s] (I)       layerCongestionRatio   : 0.70
[10/23 17:37:20   106s] (I)       m1CongestionRatio      : 0.10
[10/23 17:37:20   106s] (I)       m2m3CongestionRatio    : 0.70
[10/23 17:37:20   106s] (I)       pinAccessEffort        : 0.10
[10/23 17:37:20   106s] (I)       localRouteEffort       : 1.00
[10/23 17:37:20   106s] (I)       numSitesBlockedByOneVia: 8.00
[10/23 17:37:20   106s] (I)       supplyScaleFactorH     : 1.00
[10/23 17:37:20   106s] (I)       supplyScaleFactorV     : 1.00
[10/23 17:37:20   106s] (I)       highlight3DOverflowFactor: 0.00
[10/23 17:37:20   106s] (I)       skipTrackCommand             : 
[10/23 17:37:20   106s] (I)       readTROption           : true
[10/23 17:37:20   106s] (I)       extraSpacingBothSide   : false
[10/23 17:37:20   106s] [NR-eagl] numTracksPerClockWire  : 0
[10/23 17:37:20   106s] (I)       routeSelectedNetsOnly  : false
[10/23 17:37:20   106s] (I)       before initializing RouteDB syMemory usage = 1549.3 MB
[10/23 17:37:20   106s] (I)       starting read tracks
[10/23 17:37:20   106s] (I)       build grid graph
[10/23 17:37:20   106s] (I)       build grid graph start
[10/23 17:37:20   106s] (I)       [10/23 17:37:20   106s] [NR-eagl] Layer1 has no routable track
[10/23 17:37:20   106s] [build grid graph end
NR-eagl] Layer2 has single uniform track structure
[10/23 17:37:20   106s] [NR-eagl] Layer3 has single uniform track structure
[10/23 17:37:20   106s] [NR-eagl] Layer4 has single uniform track structure
[10/23 17:37:20   106s] [NR-eagl] Layer5 has single uniform track structure
[10/23 17:37:20   106s] [NR-eagl] Layer6 has single uniform track structure
[10/23 17:37:20   106s] (I)       Layer1   numNetMinLayer=2459
[10/23 17:37:20   106s] (I)       Layer2   numNetMinLayer=0
[10/23 17:37:20   106s] (I)       Layer3   numNetMinLayer=0
[10/23 17:37:20   106s] (I)       Layer4   numNetMinLayer=0
[10/23 17:37:20   106s] (I)       Layer5   numNetMinLayer=0
[10/23 17:37:20   106s] (I)       Layer6   numNetMinLayer=0
[10/23 17:37:20   106s] [NR-eagl] numViaLayers=5
[10/23 17:37:20   106s] (I)       end build via table
[10/23 17:37:20   106s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=878 numBumpBlks=0 numBoundaryFakeBlks=0
[10/23 17:37:20   106s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[10/23 17:37:20   106s] (I)       num ignored nets =0
[10/23 17:37:20   106s] (I)       readDataFromPlaceDB
[10/23 17:37:20   106s] (I)       Read net information..
[10/23 17:37:20   106s] [NR-eagl] Read numTotalNets=2459  numIgnoredNets=0
[10/23 17:37:20   106s] (I)       Read testcase time = 0.000 seconds
[10/23 17:37:20   106s] 
[10/23 17:37:20   106s] (I)       totalGlobalPin=10050, totalPins=10459
[10/23 17:37:20   106s] (I)       Model blockage into capacity
[10/23 17:37:20   106s] (I)       Read numBlocks=878  numPreroutedWires=0  numCapScreens=0
[10/23 17:37:20   106s] (I)       blocked area on Layer1 : 0  (0.00%)
[10/23 17:37:20   106s] (I)       blocked area on Layer2 : 11778378400  (13.94%)
[10/23 17:37:20   106s] (I)       blocked area on Layer3 : 0  (0.00%)
[10/23 17:37:20   106s] (I)       blocked area on Layer4 : 0  (0.00%)
[10/23 17:37:20   106s] (I)       blocked area on Layer5 : 0  (0.00%)
[10/23 17:37:20   106s] (I)       blocked area on Layer6 : 0  (0.00%)
[10/23 17:37:20   106s] (I)       Modeling time = 0.000 seconds
[10/23 17:37:20   106s] 
[10/23 17:37:20   106s] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[10/23 17:37:20   106s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1549.3 MB
[10/23 17:37:20   106s] (I)       Layer1  viaCost=200.00
[10/23 17:37:20   106s] (I)       Layer2  viaCost=100.00
[10/23 17:37:20   106s] (I)       Layer3  viaCost=100.00
[10/23 17:37:20   106s] (I)       Layer4  viaCost=100.00
[10/23 17:37:20   106s] (I)       Layer5  viaCost=200.00
[10/23 17:37:20   106s] (I)       ---------------------Grid Graph Info--------------------
[10/23 17:37:20   106s] (I)       routing area        :  (0, 0) - (292320, 289140)
[10/23 17:37:20   106s] (I)       core area           :  (3150, 3050) - (289170, 286090)
[10/23 17:37:20   106s] (I)       Site Width          :   630  (dbu)
[10/23 17:37:20   106s] (I)       Row Height          :  4880  (dbu)
[10/23 17:37:20   106s] (I)       GCell Width         :  4880  (dbu)
[10/23 17:37:20   106s] (I)       GCell Height        :  4880  (dbu)
[10/23 17:37:20   106s] (I)       grid                :    60    59     6
[10/23 17:37:20   106s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[10/23 17:37:20   106s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[10/23 17:37:20   106s] (I)       Default wire width  :   230   280   280   280   280   440
[10/23 17:37:20   106s] (I)       Default wire space  :   230   280   280   280   280   460
[10/23 17:37:20   106s] (I)       Default pitch size  :   460   630   610   630   610  1260
[10/23 17:37:20   106s] (I)       First Track Coord   :     0   315   610   315   610   945
[10/23 17:37:20   106s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[10/23 17:37:20   106s] (I)       Total num of tracks :     0   464   473   464   473   232
[10/23 17:37:20   106s] (I)       Num of masks        :     1     1     1     1     1     1
[10/23 17:37:20   106s] (I)       --------------------------------------------------------
[10/23 17:37:20   106s] 
[10/23 17:37:20   106s] (I)       After initializing earlyGlobalRoute syMemory usage = 1549.3 MB
[10/23 17:37:20   106s] (I)       Loading and dumping file time : 0.02 seconds
[10/23 17:37:20   106s] (I)       ============= Initialization =============
[10/23 17:37:20   106s] [NR-eagl] EstWL : 29958
[10/23 17:37:20   106s] 
[10/23 17:37:20   106s] (I)       total 2D Cap : 121894 = (56760 H, 65134 V)
[10/23 17:37:20   106s] (I)       botLay=Layer1  topLay=Layer6  numSeg=7663
[10/23 17:37:20   106s] (I)       ============  Phase 1a Route ============
[10/23 17:37:20   106s] (I)       Phase 1a runs 0.01 seconds
[10/23 17:37:20   106s] [NR-eagl] Usage: 29958 = (15220 H, 14738 V) = (26.81% H, 25.97% V) = (7.427e+04um H, 7.192e+04um V)
[10/23 17:37:20   106s] [NR-eagl] 
[10/23 17:37:20   106s] (I)       ============  Phase 1b Route ============
[10/23 17:37:20   106s] [NR-eagl] Usage: 29958 = (15220 H, 14738 V) = (26.81% H, 25.97% V) = (7.427e+04um H, 7.192e+04um V)
[10/23 17:37:20   106s] [NR-eagl] 
[10/23 17:37:20   106s] (I)       ============  Phase 1c Route ============
[10/23 17:37:20   106s] [NR-eagl] earlyGlobalRoute overflow: 0.31% H + 0.52% V
[10/23 17:37:20   106s] 
[10/23 17:37:20   106s] [NR-eagl] Usage: 29958 = (15220 H, 14738 V) = (26.81% H, 25.97% V) = (7.427e+04um H, 7.192e+04um V)
[10/23 17:37:20   106s] [NR-eagl] 
[10/23 17:37:20   106s] (I)       ============  Phase 1d Route ============
[10/23 17:37:20   106s] [NR-eagl] Usage: 29958 = (15220 H, 14738 V) = (26.81% H, 25.97% V) = (7.427e+04um H, 7.192e+04um V)
[10/23 17:37:20   106s] [NR-eagl] 
[10/23 17:37:20   106s] (I)       ============  Phase 1e Route ============
[10/23 17:37:20   106s] (I)       Phase 1e runs 0.00 seconds
[10/23 17:37:20   106s] [NR-eagl] Usage: 29958 = (15220 H, 14738 V) = (26.81% H, 25.97% V) = (7.427e+04um H, 7.192e+04um V)
[10/23 17:37:20   106s] [NR-eagl] 
[10/23 17:37:20   106s] (I)       ============  Phase 1l Route ============
[10/23 17:37:20   106s] [NR-eagl] earlyGlobalRoute overflow: 0.31% H + 0.52% V
[10/23 17:37:20   106s] 
[10/23 17:37:20   106s] (I)       dpBasedLA: time=0.01  totalOF=1018919  totalVia=23755  totalWL=29958  total(Via+WL)=53713 
[10/23 17:37:20   106s] (I)       Total Global Routing Runtime: 0.02 seconds
[10/23 17:37:20   106s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.14% H + 0.14% V
[10/23 17:37:20   106s] [NR-eagl] Overflow after earlyGlobalRoute 0.15% H + 0.16% V
[10/23 17:37:20   106s] 
[10/23 17:37:20   106s] [NR-eagl] End Peak syMemory usage = 1549.3 MB
[10/23 17:37:20   106s] [NR-eagl] Early Global Router Kernel+IO runtime : 0.06 seconds
[10/23 17:37:20   106s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[10/23 17:37:20   106s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/23 17:37:20   106s] 
[10/23 17:37:20   106s] ** np local hotspot detection info verbose **
[10/23 17:37:20   106s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[10/23 17:37:20   106s] 
[10/23 17:37:20   106s] Apply auto density screen in post-place stage.
[10/23 17:37:20   106s] Auto density screen increases utilization from 0.789 to 0.790
[10/23 17:37:20   106s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1549.3M
[10/23 17:37:20   106s] Total net length = 1.282e+05 (6.550e+04 6.270e+04) (ext = 1.174e+03)
[10/23 17:37:20   106s] *** Starting refinePlace (0:01:46 mem=1549.3M) ***
[10/23 17:37:20   106s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[10/23 17:37:20   106s] Type 'man IMPSP-5140' for more detail.
[10/23 17:37:20   106s] **WARN: (IMPSP-315):	Found 2805 instances insts with no PG Term connections.
[10/23 17:37:20   106s] Type 'man IMPSP-315' for more detail.
[10/23 17:37:20   106s] default core: bins with density >  0.75 = 66.7 % ( 24 / 36 )
[10/23 17:37:20   106s] Density distribution unevenness ratio = 8.227%
[10/23 17:37:20   106s] RPlace IncrNP: Rollback Lev = -5
[10/23 17:37:20   106s] RPlace: Density =0.964935, incremental np is triggered.
[10/23 17:37:20   106s] nrCritNet: 0.00% ( 0 / 2459 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[10/23 17:37:20   106s] incrNP running in 8 threads.
[10/23 17:37:20   106s] Congestion driven padding in post-place stage.
[10/23 17:37:20   106s] Congestion driven padding increases utilization from 1.055 to 1.004
[10/23 17:37:20   106s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1549.3M
[10/23 17:37:22   114s] default core: bins with density >  0.75 = 58.3 % ( 21 / 36 )
[10/23 17:37:22   114s] Density distribution unevenness ratio = 7.368%
[10/23 17:37:22   114s] RPlace postIncrNP: Density = 0.964935 -> 0.976623.
[10/23 17:37:22   114s] RPlace postIncrNP Info: Density distribution changes:
[10/23 17:37:22   114s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[10/23 17:37:22   114s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[10/23 17:37:22   114s] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[10/23 17:37:22   114s] [0.95 - 1.00] :	 3 (8.33%) -> 2 (5.56%)
[10/23 17:37:22   114s] [0.90 - 0.95] :	 7 (19.44%) -> 10 (27.78%)
[10/23 17:37:22   114s] [0.85 - 0.90] :	 7 (19.44%) -> 2 (5.56%)
[10/23 17:37:22   114s] [0.80 - 0.85] :	 6 (16.67%) -> 6 (16.67%)
[10/23 17:37:22   114s] [CPU] RefinePlace/IncrNP (cpu=0:00:07.6, real=0:00:02.0, mem=1549.3MB) @(0:01:46 - 0:01:54).
[10/23 17:37:22   114s] Move report: incrNP moves 2789 insts, mean move: 18.42 um, max move: 126.92 um
[10/23 17:37:22   114s] 	Max move on inst (execute__g143095): (261.45, 208.01) --> (183.33, 159.21)
[10/23 17:37:22   114s] Starting refinePlace ...
[10/23 17:37:22   114s] Move report: Timing Driven Placement moves 2789 insts, mean move: 18.42 um, max move: 126.92 um
[10/23 17:37:22   114s] 	Max move on inst (execute__g143095): (261.45, 208.01) --> (183.33, 159.21)
[10/23 17:37:22   114s] 	Runtime: CPU: 0:00:07.6 REAL: 0:00:02.0 MEM: 1549.3MB
[10/23 17:37:22   114s] default core: bins with density >  0.75 = 58.3 % ( 21 / 36 )
[10/23 17:37:22   114s] Density distribution unevenness ratio = 7.368%
[10/23 17:37:22   114s]   Spread Effort: high, pre-route mode, useDDP on.
[10/23 17:37:22   114s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1549.3MB) @(0:01:54 - 0:01:54).
[10/23 17:37:22   114s] Move report: preRPlace moves 1129 insts, mean move: 2.01 um, max move: 12.44 um
[10/23 17:37:22   114s] 	Max move on inst (reg_file__b2v_latch_de_lo_latch_reg[4]): (35.91, 56.73) --> (28.35, 51.85)
[10/23 17:37:22   114s] 	Length: 23 sites, height: 1 rows, site name: core, cell type: SDFRQX2
[10/23 17:37:22   114s] wireLenOptFixPriorityInst 0 inst fixed
[10/23 17:37:22   114s] tweakage running in 8 threads.
[10/23 17:37:22   114s] Placement tweakage begins.
[10/23 17:37:22   114s] wire length = 1.539e+05
[10/23 17:37:22   114s] wire length = 1.481e+05
[10/23 17:37:22   114s] Placement tweakage ends.
[10/23 17:37:22   114s] Move report: tweak moves 656 insts, mean move: 4.39 um, max move: 28.98 um
[10/23 17:37:22   114s] 	Max move on inst (g4322): (42.84, 193.37) --> (71.82, 193.37)
[10/23 17:37:22   114s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.4, real=0:00:00.0, mem=1549.3MB) @(0:01:54 - 0:01:54).
[10/23 17:37:22   114s] Move report: legalization moves 839 insts, mean move: 3.54 um, max move: 29.28 um
[10/23 17:37:22   114s] 	Max move on inst (address_latch__g571): (93.87, 95.77) --> (93.87, 66.49)
[10/23 17:37:22   114s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1549.3MB) @(0:01:54 - 0:01:54).
[10/23 17:37:22   114s] Move report: Detail placement moves 1782 insts, mean move: 3.87 um, max move: 31.97 um
[10/23 17:37:22   114s] 	Max move on inst (address_latch__g565): (86.31, 100.65) --> (113.40, 105.53)
[10/23 17:37:22   114s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1549.3MB
[10/23 17:37:22   114s] Statistics of distance of Instance movement in refine placement:
[10/23 17:37:22   114s]   maximum (X+Y) =       137.00 um
[10/23 17:37:22   114s]   inst (execute__g143095) with max move: (261.45, 208.01) -> (173.25, 159.21)
[10/23 17:37:22   114s]   mean    (X+Y) =        18.69 um
[10/23 17:37:22   114s] Total instances flipped for WireLenOpt: 300
[10/23 17:37:22   114s] Total instances flipped, including legalization: 2
[10/23 17:37:22   114s] Summary Report:
[10/23 17:37:22   114s] Instances move: 2783 (out of 2805 movable)
[10/23 17:37:22   114s] Total instances moved : 2783
[10/23 17:37:22   114s] Mean displacement: 18.69 um
[10/23 17:37:22   114s] Max displacement: 137.00 um (Instance: execute__g143095) (261.45, 208.01) -> (173.25, 159.21)
[10/23 17:37:22   114s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: NA2I1X0
[10/23 17:37:22   114s] Total net length = 1.203e+05 (5.789e+04 6.242e+04) (ext = 1.796e+03)
[10/23 17:37:22   114s] Runtime: CPU: 0:00:08.2 REAL: 0:00:02.0 MEM: [10/23 17:37:22   114s] [CPU] RefinePlace/total (cpu=0:00:08.2, real=0:00:02.0, mem=1549.3MB) @(0:01:46 - 0:01:54).
1549.3MB
[10/23 17:37:22   114s] *** Finished refinePlace (0:01:54 mem=1549.3M) ***
[10/23 17:37:22   114s] Total net length = 1.231e+05 (5.973e+04 6.335e+04) (ext = 1.906e+03)
[10/23 17:37:22   114s] default core: bins with density >  0.75 = 61.1 % ( 22 / 36 )
[10/23 17:37:22   114s] Density distribution unevenness ratio = 7.125%
[10/23 17:37:22   114s] Trial Route Overflow 0(H) 0(V)
[10/23 17:37:22   114s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[10/23 17:37:22   114s] Starting congestion repair ...
[10/23 17:37:22   114s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[10/23 17:37:22   114s] (I)       Reading DB...
[10/23 17:37:22   115s] (I)       congestionReportName   : 
[10/23 17:37:22   115s] [NR-eagl] buildTerm2TermWires    : 1
[10/23 17:37:22   115s] [NR-eagl] doTrackAssignment      : 1
[10/23 17:37:22   115s] (I)       dumpBookshelfFiles     : 0
[10/23 17:37:22   115s] [NR-eagl] numThreads             : 1
[10/23 17:37:22   115s] [NR-eagl] honorMsvRouteConstraint: false
[10/23 17:37:22   115s] (I)       honorPin               : false
[10/23 17:37:22   115s] (I)       honorPinGuide          : true
[10/23 17:37:22   115s] (I)       honorPartition         : false
[10/23 17:37:22   115s] (I)       allowPartitionCrossover: false
[10/23 17:37:22   115s] (I)       honorSingleEntry       : true
[10/23 17:37:22   115s] (I)       honorSingleEntryStrong : true
[10/23 17:37:22   115s] (I)       handleViaSpacingRule   : false
[10/23 17:37:22   115s] (I)       PDConstraint           : none
[10/23 17:37:22   115s] [NR-eagl] honorClockSpecNDR      : 0
[10/23 17:37:22   115s] (I)       routingEffortLevel     : 3
[10/23 17:37:22   115s] [NR-eagl] minRouteLayer          : 2
[10/23 17:37:22   115s] [NR-eagl] maxRouteLayer          : 2147483647
[10/23 17:37:22   115s] (I)       numRowsPerGCell        : 1
[10/23 17:37:22   115s] (I)       speedUpLargeDesign     : 0
[10/23 17:37:22   115s] (I)       speedUpBlkViolationClean: 0
[10/23 17:37:22   115s] (I)       autoGCellMerging       : 1
[10/23 17:37:22   115s] (I)       multiThreadingTA       : 0
[10/23 17:37:22   115s] (I)       punchThroughDistance   : -1
[10/23 17:37:22   115s] (I)       blockedPinEscape       : 0
[10/23 17:37:22   115s] (I)       blkAwareLayerSwitching : 0
[10/23 17:37:22   115s] (I)       betterClockWireModeling: 0
[10/23 17:37:22   115s] (I)       scenicBound            : 1.15
[10/23 17:37:22   115s] (I)       maxScenicToAvoidBlk    : 100.00
[10/23 17:37:22   115s] (I)       source-to-sink ratio   : 0.00
[10/23 17:37:22   115s] (I)       targetCongestionRatio  : 1.00
[10/23 17:37:22   115s] (I)       layerCongestionRatio   : 0.70
[10/23 17:37:22   115s] (I)       m1CongestionRatio      : 0.10
[10/23 17:37:22   115s] (I)       m2m3CongestionRatio    : 0.70
[10/23 17:37:22   115s] (I)       pinAccessEffort        : 0.10
[10/23 17:37:22   115s] (I)       localRouteEffort       : 1.00
[10/23 17:37:22   115s] (I)       numSitesBlockedByOneVia: 8.00
[10/23 17:37:22   115s] (I)       supplyScaleFactorH     : 1.00
[10/23 17:37:22   115s] (I)       supplyScaleFactorV     : 1.00
[10/23 17:37:22   115s] (I)       highlight3DOverflowFactor: 0.00
[10/23 17:37:22   115s] (I)       skipTrackCommand             : 
[10/23 17:37:22   115s] (I)       readTROption           : true
[10/23 17:37:22   115s] (I)       extraSpacingBothSide   : false
[10/23 17:37:22   115s] [NR-eagl] numTracksPerClockWire  : 0
[10/23 17:37:22   115s] (I)       routeSelectedNetsOnly  : false
[10/23 17:37:22   115s] (I)       before initializing RouteDB syMemory usage = 1549.3 MB
[10/23 17:37:22   115s] (I)       starting read tracks
[10/23 17:37:22   115s] (I)       build grid graph
[10/23 17:37:22   115s] (I)       build grid graph start
[10/23 17:37:22   115s] (I)       build grid graph end
ayer3 has single uniform track structure
[10/23 17:37:22   115s] [NR-eagl] Layer4 has single uniform track structure
[10/23 17:37:22   115s] [NR-eagl] Layer5 has single uniform track structure
[10/23 17:37:22   115s] [NR-eagl] Layer6 has single uniform track structure
[10/23 17:37:22   115s] (I)       Layer1   numNetMinLayer=2459
[10/23 17:37:22   115s] (I)       Layer2   numNetMinLayer=0
[10/23 17:37:22   115s] (I)       Layer3   numNetMinLayer=0
[10/23 17:37:22   115s] (I)       Layer4   numNetMinLayer=0
[10/23 17:37:22   115s] (I)       Layer5   numNetMinLayer=0
[10/23 17:37:22   115s] (I)       Layer6   numNetMinLayer=0
[10/23 17:37:22   115s] [NR-eagl] numViaLayers=5
[10/23 17:37:22   115s] (I)       end build via table
[10/23 17:37:22   115s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=878 numBumpBlks=0 numBoundaryFakeBlks=0
[10/23 17:37:22   115s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[10/23 17:37:22   115s] (I)       num ignored nets =0
[10/23 17:37:22   115s] (I)       readDataFromPlaceDB
[10/23 17:37:22   115s] (I)       Read net information..
[10/23 17:37:22   115s] [NR-eagl] Read numTotalNets=2459  numIgnoredNets=0
[10/23 17:37:22   115s] (I)       Read testcase time = 0.000 seconds
[10/23 17:37:22   115s] 
[10/23 17:37:22   115s] (I)       totalGlobalPin=10137, totalPins=10459
[10/23 17:37:22   115s] (I)       Model blockage into capacity
[10/23 17:37:22   115s] (I)       Read numBlocks=878  numPreroutedWires=0  numCapScreens=0
[10/23 17:37:22   115s] (I)       blocked area on Layer1 : 0  (0.00%)
[10/23 17:37:22   115s] (I)       blocked area on Layer2 : 11778378400  (13.94%)
[10/23 17:37:22   115s] (I)       blocked area on Layer3 : 0  (0.00%)
[10/23 17:37:22   115s] (I)       blocked area on Layer4 : 0  (0.00%)
[10/23 17:37:22   115s] (I)       blocked area on Layer5 : 0  (0.00%)
[10/23 17:37:22   115s] (I)       blocked area on Layer6 : 0  (0.00%)
[10/23 17:37:22   115s] (I)       Modeling time = 0.000 seconds
[10/23 17:37:22   115s] 
[10/23 17:37:22   115s] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[10/23 17:37:22   115s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1549.3 MB
[10/23 17:37:22   115s] (I)       Layer1  viaCost=200.00
[10/23 17:37:22   115s] (I)       Layer2  viaCost=100.00
[10/23 17:37:22   115s] (I)       Layer3  viaCost=100.00
[10/23 17:37:22   115s] (I)       Layer4  viaCost=100.00
[10/23 17:37:22   115s] (I)       Layer5  viaCost=200.00
[10/23 17:37:22   115s] (I)       ---------------------Grid Graph Info--------------------
[10/23 17:37:22   115s] (I)       routing area        :  (0, 0) - (292320, 289140)
[10/23 17:37:22   115s] (I)       core area           :  (3150, 3050) - (289170, 286090)
[10/23 17:37:22   115s] (I)       Site Width          :   630  (dbu)
[10/23 17:37:22   115s] (I)       Row Height          :  4880  (dbu)
[10/23 17:37:22   115s] (I)       GCell Width         :  4880  (dbu)
[10/23 17:37:22   115s] (I)       GCell Height        :  4880  (dbu)
[10/23 17:37:22   115s] (I)       grid                :    60    59     6
[10/23 17:37:22   115s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[10/23 17:37:22   115s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[10/23 17:37:22   115s] (I)       Default wire width  :   230   280   280   280   280   440
[10/23 17:37:22   115s] (I)       Default wire space  :   230   280   280   280   280   460
[10/23 17:37:22   115s] (I)       Default pitch size  :   460   630   610   630   610  1260
[10/23 17:37:22   115s] (I)       First Track Coord   :     0   315   610   315   610   945
[10/23 17:37:22   115s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[10/23 17:37:22   115s] (I)       Total num of tracks :     0   464   473   464   473   232
[10/23 17:37:22   115s] (I)       Num of masks        :     1     1     1     1     1     1
[10/23 17:37:22   115s] (I)       --------------------------------------------------------
[10/23 17:37:22   115s] 
[10/23 17:37:22   115s] (I)       After initializing earlyGlobalRoute syMemory usage = 1549.3 MB
[10/23 17:37:22   115s] (I)       Loading and dumping file time : 0.03 seconds
[10/23 17:37:22   115s] (I)       ============= Initialization =============
[10/23 17:37:22   115s] [NR-eagl] EstWL : 29362
[10/23 17:37:22   115s] 
[10/23 17:37:22   115s] (I)       total 2D Cap : 121894 = (56760 H, 65134 V)
[10/23 17:37:22   115s] (I)       botLay=Layer1  topLay=Layer6  numSeg=7723
[10/23 17:37:22   115s] (I)       ============  Phase 1a Route ============
[10/23 17:37:22   115s] (I)       Phase 1a runs 0.01 seconds
[10/23 17:37:22   115s] [NR-eagl] Usage: 29362 = (14232 H, 15130 V) = (25.07% H, 26.66% V) = (6.945e+04um H, 7.383e+04um V)
[10/23 17:37:22   115s] [NR-eagl] 
[10/23 17:37:22   115s] (I)       ============  Phase 1b Route ============
[10/23 17:37:22   115s] [NR-eagl] Usage: 29362 = (14232 H, 15130 V) = (25.07% H, 26.66% V) = (6.945e+04um H, 7.383e+04um V)
[10/23 17:37:22   115s] [NR-eagl] 
[10/23 17:37:22   115s] [NR-eagl] earlyGlobalRoute overflow: 0.20% H + 0.26% V
[10/23 17:37:22   115s] 
============  Phase 1c Route ============
[10/23 17:37:22   115s] [NR-eagl] Usage: 29362 = (14232 H, 15130 V) = (25.07% H, 26.66% V) = (6.945e+04um H, 7.383e+04um V)
[10/23 17:37:22   115s] [NR-eagl] 
[10/23 17:37:22   115s] (I)       ============  Phase 1d Route ============
[10/23 17:37:22   115s] [NR-eagl] Usage: 29362 = (14232 H, 15130 V) = (25.07% H, 26.66% V) = (6.945e+04um H, 7.383e+04um V)
[10/23 17:37:22   115s] [NR-eagl] 
[10/23 17:37:22   115s] (I)       ============  Phase 1e Route ============
[10/23 17:37:22   115s] (I)       Phase 1e runs 0.00 seconds
[10/23 17:37:22   115s] [NR-eagl] Usage: 29362 = (14232 H, 15130 V) = (25.07% H, 26.66% V) = (6.945e+04um H, 7.383e+04um V)
[10/23 17:37:22   115s] [NR-eagl] 
[10/23 17:37:22   115s] (I)       [10/23 17:37:22   115s] [NR-eagl] earlyGlobalRoute overflow: 0.20% H + 0.26% V
[10/23 17:37:22   115s] 
============  Phase 1l Route ============
[10/23 17:37:22   115s] (I)       dpBasedLA: time=0.01  totalOF=897191  totalVia=23432  totalWL=29362  total(Via+WL)=52794 
[10/23 17:37:22   115s] (I)       Total Global Routing Runtime: 0.03 seconds
[10/23 17:37:22   115s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.06% H + 0.11% V
[10/23 17:37:22   115s] [NR-eagl] Overflow after earlyGlobalRoute 0.06% H + 0.11% V
[10/23 17:37:22   115s] 
[10/23 17:37:22   115s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/23 17:37:22   115s] 
[10/23 17:37:22   115s] ** np local hotspot detection info verbose **
[10/23 17:37:22   115s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[10/23 17:37:22   115s] 
[10/23 17:37:22   115s] describeCongestion: hCong = 0.00 vCong = 0.00
[10/23 17:37:22   115s] Skipped repairing congestion.
[10/23 17:37:22   115s] (I)       ============= track Assignment ============
[10/23 17:37:22   115s] (I)       extract Global 3D Wires
[10/23 17:37:22   115s] (I)       Extract Global WL : time=0.00
[10/23 17:37:22   115s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[10/23 17:37:22   115s] (I)       track assignment initialization runtime=413 millisecond
[10/23 17:37:22   115s] (I)       #threads=1 for track assignment
[10/23 17:37:22   115s] (I)       track assignment kernel runtime=43324 millisecond
[10/23 17:37:22   115s] (I)       End Greedy Track Assignment
[10/23 17:37:22   115s] [NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 10421
[10/23 17:37:22   115s] [NR-eagl] Layer2(MET2)(V) length: 3.804250e+04um, number of vias: 14057
[10/23 17:37:22   115s] [NR-eagl] Layer3(MET3)(H) length: 4.951959e+04um, number of vias: 3002
[10/23 17:37:22   115s] [NR-eagl] Layer4(MET4)(V) length: 3.310774e+04um, number of vias: 1384
[10/23 17:37:22   115s] [NR-eagl] Layer5(MET5)(H) length: 2.209716e+04um, number of vias: 312
[10/23 17:37:22   115s] [NR-eagl] Layer6(METTP)(V) length: 6.571529e+03um, number of vias: 0
[10/23 17:37:22   115s] [NR-eagl] Total length: 1.493385e+05um, number of vias: 29176
[10/23 17:37:22   115s] End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
[10/23 17:37:22   115s] Start to check current routing status for nets...
[10/23 17:37:22   115s] Using hname+ instead name for net compare
[10/23 17:37:22   115s] Activating lazyNetListOrdering
[10/23 17:37:22   115s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[10/23 17:37:22   115s] All nets are already routed correctly.
[10/23 17:37:22   115s] End to check current routing status for nets (mem=1537.0M)
[10/23 17:37:22   115s] Extraction called for design 'z80_top_direct_n' of instances=2805 and nets=2499 using extraction engine 'preRoute' .
[10/23 17:37:22   115s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/23 17:37:22   115s] Type 'man IMPEXT-3530' for more detail.
[10/23 17:37:22   115s] PreRoute RC Extraction called for design z80_top_direct_n.
[10/23 17:37:22   115s] RC Extraction called in multi-corner(1) mode.
[10/23 17:37:22   115s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/23 17:37:22   115s] Type 'man IMPEXT-6197' for more detail.
[10/23 17:37:22   115s] RCMode: PreRoute
[10/23 17:37:22   115s]       RC Corner Indexes            0   
[10/23 17:37:22   115s] Capacitance Scaling Factor   : 1.00000 
[10/23 17:37:22   115s] Resistance Scaling Factor    : 1.00000 
[10/23 17:37:22   115s] Clock Cap. Scaling Factor    : 1.00000 
[10/23 17:37:22   115s] Clock Res. Scaling Factor    : 1.00000 
[10/23 17:37:22   115s] Shrink Factor                : 1.00000
[10/23 17:37:22   115s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/23 17:37:22   115s] Updating RC grid for preRoute extraction ...
[10/23 17:37:22   115s] Initializing multi-corner resistance tables ...
[10/23 17:37:22   115s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1537.023M)
[10/23 17:37:22   115s] Compute RC Scale Done ...
[10/23 17:37:23   115s] #################################################################################
[10/23 17:37:23   115s] # Design Stage: PreRoute
[10/23 17:37:23   115s] # Design Name: z80_top_direct_n
[10/23 17:37:23   115s] # Design Mode: 90nm
[10/23 17:37:23   115s] # Analysis Mode: MMMC Non-OCV 
[10/23 17:37:23   115s] # Parasitics Mode: No SPEF/RCDB
[10/23 17:37:23   115s] # Signoff Settings: SI Off 
[10/23 17:37:23   115s] #################################################################################
[10/23 17:37:23   115s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[10/23 17:37:23   115s] Calculate delays in Single mode...
[10/23 17:37:23   115s] Topological Sorting (CPU = 0:00:00.0, MEM = 1528.7M, InitMEM = 1528.7M)
[10/23 17:37:23   116s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/23 17:37:23   116s] End delay calculation. (MEM=1956.58 CPU=0:00:01.2 REAL=0:00:00.0)
[10/23 17:37:23   116s] *** CDM Built up (cpu=0:00:01.5  real=0:00:00.0  mem= 1956.6M) ***
[10/23 17:37:23   117s] *** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:00.0 totSessionCpu=0:01:57 mem=1956.6M)
[10/23 17:37:23   117s] 
[10/23 17:37:23   117s] ------------------------------------------------------------
[10/23 17:37:23   117s]      Summary (cpu=0.15min real=0.03min mem=1489.0M)                             
[10/23 17:37:23   117s] ------------------------------------------------------------
[10/23 17:37:23   117s] 
[10/23 17:37:23   117s] Setup views included:
[10/23 17:37:23   117s]  default_emulate_view 
[10/23 17:37:23   117s] 
[10/23 17:37:23   117s] +--------------------+---------+
[10/23 17:37:23   117s] |     Setup mode     |   all   |
[10/23 17:37:23   117s] +--------------------+---------+
[10/23 17:37:23   117s] |           WNS (ns):|  1.798  |
[10/23 17:37:23   117s] |           TNS (ns):|  0.000  |
[10/23 17:37:23   117s] |    Violating Paths:|    0    |
[10/23 17:37:23   117s] |          All Paths:|  1056   |
[10/23 17:37:23   117s] +--------------------+---------+
[10/23 17:37:23   117s] 
[10/23 17:37:23   117s] +----------------+-------------------------------+------------------+
[10/23 17:37:23   117s] |                |              Real             |       Total      |
[10/23 17:37:23   117s] |    DRVs        +------------------+------------+------------------|
[10/23 17:37:23   117s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[10/23 17:37:23   117s] +----------------+------------------+------------+------------------+
[10/23 17:37:23   117s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[10/23 17:37:23   117s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[10/23 17:37:23   117s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[10/23 17:37:23   117s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[10/23 17:37:23   117s] +----------------+------------------+------------+------------------+
[10/23 17:37:23   117s] 
[10/23 17:37:23   117s] Density: 78.908%
[10/23 17:37:23   117s] ------------------------------------------------------------
[10/23 17:37:23   117s] **opt_design ... cpu = 0:00:30, real = 0:00:21, mem = 1508.7M, totSessionCpu=0:01:57 **
[10/23 17:37:23   117s] *** Timing Is met
[10/23 17:37:23   117s] *** Check timing (0:00:00.0)
[10/23 17:37:23   117s] *** Timing Is met
[10/23 17:37:23   117s] *** Check timing (0:00:00.0)
[10/23 17:37:23   117s] Info: 28 top-level, potential tri-state nets excluded from IPO operation.
[10/23 17:37:23   117s] Info: 1 ideal net excluded from IPO operation.
[10/23 17:37:23   117s] Info: 1 clock net  excluded from IPO operation.
[10/23 17:37:23   117s] Begin: Area Reclaim Optimization
[10/23 17:37:25   119s] PhyDesignGrid: maxLocalDensity 0.98
[10/23 17:37:25   119s] #spOpts: mergeVia=F 
[10/23 17:37:26   119s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 78.91
[10/23 17:37:26   119s] +----------+---------+--------+--------+------------+--------+
[10/23 17:37:26   119s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[10/23 17:37:26   119s] +----------+---------+--------+--------+------------+--------+
[10/23 17:37:26   119s] |    78.91%|        -|   0.000|   0.000|   0:00:00.0| 2245.6M|
[10/23 17:37:26   119s] |    78.91%|        0|   0.000|   0.000|   0:00:00.0| 2245.6M|
[10/23 17:37:28   128s] |    75.86%|      386|   0.000|   0.000|   0:00:02.0| 2247.6M|
[10/23 17:37:28   128s] |    75.85%|        1|   0.000|   0.000|   0:00:00.0| 2247.6M|
[10/23 17:37:28   128s] |    75.85%|        0|   0.000|   0.000|   0:00:00.0| 2247.6M|
[10/23 17:37:28   128s] +----------+---------+--------+--------+------------+--------+
[10/23 17:37:28   128s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 75.85
[10/23 17:37:28   128s] 
[10/23 17:37:28   128s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 386 **
[10/23 17:37:28   128s] --------------------------------------------------------------
[10/23 17:37:28   128s] |                                   | Total     | Sequential |
[10/23 17:37:28   128s] --------------------------------------------------------------
[10/23 17:37:28   128s] | Num insts resized                 |     386  |     323    |
[10/23 17:37:28   128s] | Num insts undone                  |       1  |       0    |
[10/23 17:37:28   128s] | Num insts Downsized               |     386  |     323    |
[10/23 17:37:28   128s] | Num insts Samesized               |       0  |       0    |
[10/23 17:37:28   128s] | Num insts Upsized                 |       0  |       0    |
[10/23 17:37:28   128s] | Num multiple commits+uncommits    |       0  |       -    |
[10/23 17:37:28   128s] --------------------------------------------------------------
[10/23 17:37:28   128s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:10.8) (real = 0:00:05.0) **
[10/23 17:37:28   128s] *** Starting refinePlace (0:02:08 mem=2283.6M) ***
[10/23 17:37:28   128s] Total net length = 1.261e+05 (6.104e+04 6.508e+04) (ext = 1.934e+03)
[10/23 17:37:28   128s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[10/23 17:37:28   128s] Type 'man IMPSP-5140' for more detail.
[10/23 17:37:28   128s] **WARN: (IMPSP-315):	Found 2805 instances insts with no PG Term connections.
[10/23 17:37:28   128s] Type 'man IMPSP-315' for more detail.
[10/23 17:37:28   128s] Starting refinePlace ...
[10/23 17:37:28   128s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/23 17:37:28   128s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/23 17:37:28   128s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2283.6MB) @(0:02:08 - 0:02:08).
[10/23 17:37:28   128s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/23 17:37:28   128s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2283.6MB
[10/23 17:37:28   128s] Statistics of distance of Instance movement in refine placement:
[10/23 17:37:28   128s]   maximum (X+Y) =         0.00 um
[10/23 17:37:28   128s]   mean    (X+Y) =         0.00 um
[10/23 17:37:28   128s] Summary Report:
[10/23 17:37:28   128s] Instances move: 0 (out of [10/23 17:37:28   128s] Total instances moved : 0
2805 movable)
[10/23 17:37:28   128s] Mean displacement: 0.00 um
[10/23 17:37:28   128s] Max displacement: 0.00 um 
[10/23 17:37:28   128s] Total net length = 1.261e+05 (6.104e+04 6.508e+04) (ext = 1.934e+03)
[10/23 17:37:28   128s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2283.6MB) @(0:02:08 - 0:02:08).
[10/23 17:37:28   128s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2283.6MB
[10/23 17:37:28   128s] *** Finished refinePlace (0:02:08 mem=2283.6M) ***
[10/23 17:37:28   128s] *** maximum move = 0.00 um ***
[10/23 17:37:28   128s] *** Finished re-routing un-routed nets (2283.6M) ***
[10/23 17:37:28   128s] 
[10/23 17:37:28   128s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2283.6M) ***
[10/23 17:37:28   128s] *** Finished Area Reclaim Optimization (cpu=0:00:11, real=0:00:05, mem=1558.31M, totSessionCpu=0:02:08).
[10/23 17:37:28   128s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[10/23 17:37:28   128s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[10/23 17:37:28   128s] [PSP] Started earlyGlobalRoute kernel
[10/23 17:37:28   128s] [PSP] Initial Peak syMemory usage = 1558.3 MB
[10/23 17:37:28   128s] (I)       Reading DB...
[10/23 17:37:28   128s] (I)       congestionReportName   : 
[10/23 17:37:28   128s] [NR-eagl] buildTerm2TermWires    : 1
[10/23 17:37:28   128s] [NR-eagl] doTrackAssignment      : 1
[10/23 17:37:28   128s] (I)       dumpBookshelfFiles     : 0
[10/23 17:37:28   128s] [NR-eagl] numThreads             : 1
[10/23 17:37:28   128s] [NR-eagl] honorMsvRouteConstraint: false
[10/23 17:37:28   128s] (I)       honorPin               : false
[10/23 17:37:28   128s] (I)       honorPinGuide          : true
[10/23 17:37:28   128s] (I)       honorPartition         : false
[10/23 17:37:28   128s] (I)       allowPartitionCrossover: false
[10/23 17:37:28   128s] (I)       honorSingleEntry       : true
[10/23 17:37:28   128s] (I)       honorSingleEntryStrong : true
[10/23 17:37:28   128s] (I)       handleViaSpacingRule   : false
[10/23 17:37:28   128s] (I)       PDConstraint           : none
[10/23 17:37:28   128s] [NR-eagl] honorClockSpecNDR      : 0
[10/23 17:37:28   128s] (I)       routingEffortLevel     : 3
[10/23 17:37:28   128s] [NR-eagl] minRouteLayer          : 2
[10/23 17:37:28   128s] [NR-eagl] maxRouteLayer          : 2147483647
[10/23 17:37:28   128s] (I)       numRowsPerGCell        : 1
[10/23 17:37:28   128s] (I)       speedUpLargeDesign     : 0
[10/23 17:37:28   128s] (I)       speedUpBlkViolationClean: 0
[10/23 17:37:28   128s] (I)       autoGCellMerging       : 1
[10/23 17:37:28   128s] (I)       multiThreadingTA       : 0
[10/23 17:37:28   128s] (I)       punchThroughDistance   : -1
[10/23 17:37:28   128s] (I)       blockedPinEscape       : 0
[10/23 17:37:28   128s] (I)       blkAwareLayerSwitching : 0
[10/23 17:37:28   128s] (I)       betterClockWireModeling: 0
[10/23 17:37:28   128s] (I)       scenicBound            : 1.15
[10/23 17:37:28   128s] (I)       maxScenicToAvoidBlk    : 100.00
[10/23 17:37:28   128s] (I)       source-to-sink ratio   : 0.00
[10/23 17:37:28   128s] (I)       targetCongestionRatio  : 1.00
[10/23 17:37:28   128s] (I)       layerCongestionRatio   : 0.70
[10/23 17:37:28   128s] (I)       m1CongestionRatio      : 0.10
[10/23 17:37:28   128s] (I)       m2m3CongestionRatio    : 0.70
[10/23 17:37:28   128s] (I)       pinAccessEffort        : 0.10
[10/23 17:37:28   128s] (I)       localRouteEffort       : 1.00
[10/23 17:37:28   128s] (I)       numSitesBlockedByOneVia: 8.00
[10/23 17:37:28   128s] (I)       supplyScaleFactorH     : 1.00
[10/23 17:37:28   128s] (I)       supplyScaleFactorV     : 1.00
[10/23 17:37:28   128s] (I)       highlight3DOverflowFactor: 0.00
[10/23 17:37:28   128s] (I)       skipTrackCommand             : 
[10/23 17:37:28   128s] (I)       readTROption           : true
[10/23 17:37:28   128s] (I)       extraSpacingBothSide   : false
[10/23 17:37:28   128s] [NR-eagl] numTracksPerClockWire  : 0
[10/23 17:37:28   128s] (I)       routeSelectedNetsOnly  : false
[10/23 17:37:28   128s] (I)       before initializing RouteDB syMemory usage = 1558.3 MB
[10/23 17:37:28   128s] (I)       starting read tracks
[10/23 17:37:28   128s] (I)       build grid graph
[10/23 17:37:28   128s] (I)       build grid graph start
[10/23 17:37:28   128s] (I)       build grid graph end
[10/23 17:37:28   128s] [NR-eagl] Layer1 has no routable track
[10/23 17:37:28   128s] [NR-eagl] Layer2 has single uniform track structure
[10/23 17:37:28   128s] [NR-eagl] Layer3 has single uniform track structure
[10/23 17:37:28   128s] [NR-eagl] Layer4 has single uniform track structure
[10/23 17:37:28   128s] [NR-eagl] Layer5 has single uniform track structure
[10/23 17:37:28   128s] [NR-eagl] Layer6 has single uniform track structure
[10/23 17:37:28   128s] (I)       Layer1   numNetMinLayer=2459
[10/23 17:37:28   128s] (I)       Layer2   numNetMinLayer=0
[10/23 17:37:28   128s] (I)       Layer3   numNetMinLayer=0
[10/23 17:37:28   128s] (I)       Layer4   numNetMinLayer=0
[10/23 17:37:28   128s] (I)       Layer5   numNetMinLayer=0
[10/23 17:37:28   128s] (I)       Layer6   numNetMinLayer=0
[10/23 17:37:28   128s] [NR-eagl] numViaLayers=5
[10/23 17:37:28   128s] (I)       end build via table
[10/23 17:37:28   128s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=878 numBumpBlks=0 numBoundaryFakeBlks=0
[10/23 17:37:28   128s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[10/23 17:37:28   128s] (I)       num ignored nets =0
[10/23 17:37:28   128s] (I)       readDataFromPlaceDB
[10/23 17:37:28   128s] (I)       Read net information..
[10/23 17:37:28   128s] [NR-eagl] Read numTotalNets=2459  numIgnoredNets=0
[10/23 17:37:28   128s] (I)       Read testcase time = 0.000 seconds
[10/23 17:37:28   128s] 
[10/23 17:37:28   128s] (I)       totalGlobalPin=10139, totalPins=10459
[10/23 17:37:28   128s] (I)       Model blockage into capacity
[10/23 17:37:28   128s] (I)       Read numBlocks=878  numPreroutedWires=0  numCapScreens=0
[10/23 17:37:28   128s] (I)       blocked area on Layer1 : 0  (0.00%)
[10/23 17:37:28   128s] (I)       blocked area on Layer2 : 11778378400  (13.94%)
[10/23 17:37:28   128s] (I)       blocked area on Layer3 : 0  (0.00%)
[10/23 17:37:28   128s] (I)       blocked area on Layer4 : 0  (0.00%)
[10/23 17:37:28   128s] (I)       blocked area on Layer5 : 0  (0.00%)
[10/23 17:37:28   128s] (I)       blocked area on Layer6 : 0  (0.00%)
[10/23 17:37:28   128s] (I)       Modeling time = 0.000 seconds
[10/23 17:37:28   128s] 
[10/23 17:37:28   128s] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[10/23 17:37:28   128s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1558.3 MB
[10/23 17:37:28   128s] (I)       Layer1  viaCost=200.00
[10/23 17:37:28   128s] (I)       Layer2  viaCost=100.00
[10/23 17:37:28   128s] (I)       Layer3  viaCost=100.00
[10/23 17:37:28   128s] (I)       Layer4  viaCost=100.00
[10/23 17:37:28   128s] (I)       Layer5  viaCost=200.00
[10/23 17:37:28   128s] (I)       ---------------------Grid Graph Info--------------------
[10/23 17:37:28   128s] (I)       routing area        :  (0, 0) - (292320, 289140)
[10/23 17:37:28   128s] (I)       core area           :  (3150, 3050) - (289170, 286090)
[10/23 17:37:28   128s] (I)       Site Width          :   630  (dbu)
[10/23 17:37:28   128s] (I)       Row Height          :  4880  (dbu)
[10/23 17:37:28   128s] (I)       GCell Width         :  4880  (dbu)
[10/23 17:37:28   128s] (I)       GCell Height        :  4880  (dbu)
[10/23 17:37:28   128s] (I)       grid                :    60    59     6
[10/23 17:37:28   128s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[10/23 17:37:28   128s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[10/23 17:37:28   128s] (I)       Default wire width  :   230   280   280   280   280   440
[10/23 17:37:28   128s] (I)       Default wire space  :   230   280   280   280   280   460
[10/23 17:37:28   128s] (I)       Default pitch size  :   460   630   610   630   610  1260
[10/23 17:37:28   128s] (I)       First Track Coord   :     0   315   610   315   610   945
[10/23 17:37:28   128s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[10/23 17:37:28   128s] (I)       Total num of tracks :     0   464   473   464   473   232
[10/23 17:37:28   128s] (I)       Num of masks        :     1     1     1     1     1     1
[10/23 17:37:28   128s] (I)       --------------------------------------------------------
[10/23 17:37:28   128s] 
[10/23 17:37:28   128s] (I)       After initializing earlyGlobalRoute syMemory usage = 1558.3 MB
[10/23 17:37:28   128s] (I)       Loading and dumping file time : 0.03 seconds
[10/23 17:37:28   128s] (I)       ============= Initialization =============
[10/23 17:37:28   128s] [NR-eagl] EstWL : 29336
[10/23 17:37:28   128s] 
[10/23 17:37:28   128s] (I)       total 2D Cap : 121894 = (56760 H, 65134 V)
[10/23 17:37:28   128s] (I)       botLay=Layer1  topLay=Layer6  numSeg=7724
[10/23 17:37:28   128s] (I)       ============  Phase 1a Route ============
[10/23 17:37:28   128s] (I)       Phase 1a runs 0.00 seconds
[10/23 17:37:28   128s] [NR-eagl] Usage: 29336 = (14233 H, 15103 V) = (25.08% H, 26.61% V) = (6.946e+04um H, 7.370e+04um V)
[10/23 17:37:28   128s] [NR-eagl] 
[10/23 17:37:28   128s] (I)       ============  Phase 1b Route ============
[10/23 17:37:28   128s] [NR-eagl] Usage: 29336 = (14233 H, 15103 V) = (25.08% H, 26.61% V) = (6.946e+04um H, 7.370e+04um V)
[10/23 17:37:28   128s] [NR-eagl] 
[10/23 17:37:28   128s] (I)       [10/23 17:37:28   128s] [NR-eagl] earlyGlobalRoute overflow: 0.13% H + 0.34% V
[10/23 17:37:28   128s] 
============  Phase 1c Route ============
[10/23 17:37:28   128s] [NR-eagl] Usage: 29336 = (14233 H, 15103 V) = (25.08% H, 26.61% V) = (6.946e+04um H, 7.370e+04um V)
[10/23 17:37:28   128s] [NR-eagl] 
[10/23 17:37:28   128s] (I)       ============  Phase 1d Route ============
[10/23 17:37:28   128s] [NR-eagl] Usage: 29336 = (14233 H, 15103 V) = (25.08% H, 26.61% V) = (6.946e+04um H, 7.370e+04um V)
[10/23 17:37:28   128s] [NR-eagl] 
[10/23 17:37:28   128s] (I)       ============  Phase 1e Route ============
[10/23 17:37:28   128s] (I)       Phase 1e runs 0.00 seconds
[10/23 17:37:28   128s] [NR-eagl] Usage: 29336 = (14233 H, 15103 V) = (25.08% H, 26.61% V) = (6.946e+04um H, 7.370e+04um V)
[10/23 17:37:28   128s] [NR-eagl] 
[10/23 17:37:28   128s] (I)       ============  Phase 1l Route ============
[10/23 17:37:28   128s] [NR-eagl] earlyGlobalRoute overflow: 0.13% H + 0.34% V
[10/23 17:37:28   128s] 
[10/23 17:37:28   128s] (I)       dpBasedLA: time=0.01  totalOF=894881  totalVia=23432  totalWL=29336  total(Via+WL)=52768 
[10/23 17:37:28   128s] (I)       Total Global Routing Runtime: 0.03 seconds
[10/23 17:37:28   128s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.06% H + 0.08% V
[10/23 17:37:28   128s] (I)       [10/23 17:37:28   128s] [NR-eagl] Overflow after earlyGlobalRoute 0.06% H + 0.08% V
[10/23 17:37:28   128s] 
============= track Assignment ============
[10/23 17:37:28   128s] (I)       extract Global 3D Wires
[10/23 17:37:28   128s] (I)       Extract Global WL : time=0.00
[10/23 17:37:28   128s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[10/23 17:37:28   128s] (I)       track assignment initialization runtime=388 millisecond
[10/23 17:37:28   128s] (I)       #threads=1 for track assignment
[10/23 17:37:28   128s] (I)       track assignment kernel runtime=40960 millisecond
[10/23 17:37:28   128s] (I)       End Greedy Track Assignment
[10/23 17:37:29   128s] [NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 10421
[10/23 17:37:29   128s] [NR-eagl] Layer2(MET2)(V) length: 3.781498e+04um, number of vias: 14035
[10/23 17:37:29   128s] [NR-eagl] Layer3(MET3)(H) length: 4.957571e+04um, number of vias: 3004
[10/23 17:37:29   128s] [NR-eagl] Layer4(MET4)(V) length: 3.321754e+04um, number of vias: 1370
[10/23 17:37:29   128s] [NR-eagl] Layer5(MET5)(H) length: 2.191874e+04um, number of vias: 310
[10/23 17:37:29   128s] [NR-eagl] Layer6(METTP)(V) length: 6.681328e+03um, number of vias: 0
[10/23 17:37:29   128s] [NR-eagl] Total length: 1.492083e+05um, number of vias: 29140
[10/23 17:37:29   128s] [NR-eagl] End Peak syMemory usage = 1549.3 MB
[10/23 17:37:29   128s] [NR-eagl] Early Global Router Kernel+IO runtime : 0.15 seconds
[10/23 17:37:29   128s] Extraction called for design 'z80_top_direct_n' of instances=2805 and nets=2499 using extraction engine 'preRoute' .
[10/23 17:37:29   128s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/23 17:37:29   128s] Type 'man IMPEXT-3530' for more detail.
[10/23 17:37:29   128s] PreRoute RC Extraction called for design z80_top_direct_n.
[10/23 17:37:29   128s] RC Extraction called in multi-corner(1) mode.
[10/23 17:37:29   128s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/23 17:37:29   128s] Type 'man IMPEXT-6197' for more detail.
[10/23 17:37:29   128s] RCMode: PreRoute
[10/23 17:37:29   128s]       RC Corner Indexes            0   
[10/23 17:37:29   128s] Capacitance Scaling Factor   : 1.00000 
[10/23 17:37:29   128s] Resistance Scaling Factor    : 1.00000 
[10/23 17:37:29   128s] Clock Cap. Scaling Factor    : 1.00000 
[10/23 17:37:29   128s] Clock Res. Scaling Factor    : 1.00000 
[10/23 17:37:29   128s] Shrink Factor                : 1.00000
[10/23 17:37:29   128s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/23 17:37:29   128s] Updating RC grid for preRoute extraction ...
[10/23 17:37:29   128s] Initializing multi-corner resistance tables ...
[10/23 17:37:29   128s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1549.262M)
[10/23 17:37:29   128s] Compute RC Scale Done ...
[10/23 17:37:29   128s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[10/23 17:37:29   128s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/23 17:37:29   128s] 
[10/23 17:37:29   128s] ** np local hotspot detection info verbose **
[10/23 17:37:29   128s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[10/23 17:37:29   128s] 
[10/23 17:37:29   129s] #################################################################################
[10/23 17:37:29   129s] # Design Stage: PreRoute
[10/23 17:37:29   129s] # Design Name: z80_top_direct_n
[10/23 17:37:29   129s] # Design Mode: 90nm
[10/23 17:37:29   129s] # Analysis Mode: MMMC Non-OCV 
[10/23 17:37:29   129s] # Parasitics Mode: No SPEF/RCDB
[10/23 17:37:29   129s] # Signoff Settings: SI Off 
[10/23 17:37:29   129s] #################################################################################
[10/23 17:37:29   129s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[10/23 17:37:29   129s] Calculate delays in Single mode...
[10/23 17:37:29   129s] Topological Sorting (CPU = 0:00:00.0, MEM = 1615.5M, InitMEM = 1615.5M)
[10/23 17:37:29   130s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/23 17:37:29   130s] End delay calculation. (MEM=1980.91 CPU=0:00:01.3 REAL=0:00:00.0)
[10/23 17:37:29   130s] *** CDM Built up (cpu=0:00:01.6  real=0:00:00.0  mem= 1980.9M) ***
[10/23 17:37:29   130s] Begin: GigaOpt postEco DRV Optimization
[10/23 17:37:29   130s] Info: 28 top-level, potential tri-state nets excluded from IPO operation.
[10/23 17:37:29   130s] Info: 1 ideal net excluded from IPO operation.
[10/23 17:37:29   130s] Info: 1 clock net  excluded from IPO operation.
[10/23 17:37:29   130s] PhyDesignGrid: maxLocalDensity 0.98
[10/23 17:37:29   130s] Core basic site is core
[10/23 17:37:29   130s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/23 17:37:30   131s] DEBUG: @coeDRVCandCache::init.
[10/23 17:37:30   131s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/23 17:37:30   131s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[10/23 17:37:30   131s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/23 17:37:30   131s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[10/23 17:37:30   131s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/23 17:37:30   131s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[10/23 17:37:30   131s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/23 17:37:30   131s] Info: violation cost 0.244875 (cap = 0.000000, tran = 0.244875, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/23 17:37:30   132s] |     3   |    18   |     0   |      0  |     0   |     0   |     0   |     0   | 0.90 |          0|          0|          0|  75.85  |            |           |
[10/23 17:37:30   132s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[10/23 17:37:30   132s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/23 17:37:30   132s] Info: violation cost 0.244875 (cap = 0.000000, tran = 0.244875, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/23 17:37:30   132s] |     3   |    18   |     0   |      0  |     0   |     0   |     0   |     0   | 0.90 |          0|          0|          0|  75.85  |   0:00:00.0|    2281.1M|
[10/23 17:37:30   132s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/23 17:37:30   132s] 
[10/23 17:37:30   132s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=2281.1M) ***
[10/23 17:37:30   132s] 
[10/23 17:37:30   132s] DEBUG: @coeDRVCandCache::cleanup.
[10/23 17:37:30   132s] End: GigaOpt postEco DRV Optimization
[10/23 17:37:30   132s] **INFO: Flow update: Design timing is met.
[10/23 17:37:30   132s] **INFO: Flow update: Design timing is met.
[10/23 17:37:30   132s] **INFO: Flow update: Design timing is met.
[10/23 17:37:30   132s] *** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
[10/23 17:37:30   132s] Start to check current routing status for nets...
[10/23 17:37:30   132s] Using hname+ instead name for net compare
[10/23 17:37:30   132s] Activating lazyNetListOrdering
[10/23 17:37:30   132s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[10/23 17:37:30   132s] All nets are already routed correctly.
[10/23 17:37:30   132s] End to check current routing status for nets (mem=2073.2M)
[10/23 17:37:31   132s] Compute RC Scale Done ...
[10/23 17:37:31   132s] **INFO: Flow update: Design timing is met.
[10/23 17:37:31   132s] Extraction called for design 'z80_top_direct_n' of instances=2805 and nets=2499 using extraction engine 'preRoute' .
[10/23 17:37:31   132s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/23 17:37:31   132s] Type 'man IMPEXT-3530' for more detail.
[10/23 17:37:31   132s] PreRoute RC Extraction called for design z80_top_direct_n.
[10/23 17:37:31   132s] RC Extraction called in multi-corner(1) mode.
[10/23 17:37:31   132s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/23 17:37:31   132s] Type 'man IMPEXT-6197' for more detail.
[10/23 17:37:31   132s] RCMode: PreRoute
[10/23 17:37:31   132s]       RC Corner Indexes            0   
[10/23 17:37:31   132s] Capacitance Scaling Factor   : 1.00000 
[10/23 17:37:31   132s] Resistance Scaling Factor    : 1.00000 
[10/23 17:37:31   132s] Clock Cap. Scaling Factor    : 1.00000 
[10/23 17:37:31   132s] Clock Res. Scaling Factor    : 1.00000 
[10/23 17:37:31   132s] Shrink Factor                : 1.00000
[10/23 17:37:31   132s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/23 17:37:31   132s] Updating RC grid for preRoute extraction ...
[10/23 17:37:31   132s] Initializing multi-corner resistance tables ...
[10/23 17:37:31   132s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2064.109M)
[10/23 17:37:31   132s] doiPBLastSyncSlave
[10/23 17:37:31   132s] #################################################################################
[10/23 17:37:31   132s] # Design Stage: PreRoute
[10/23 17:37:31   132s] # Design Name: z80_top_direct_n
[10/23 17:37:31   132s] # Design Mode: 90nm
[10/23 17:37:31   132s] # Analysis Mode: MMMC Non-OCV 
[10/23 17:37:31   132s] # Parasitics Mode: No SPEF/RCDB
[10/23 17:37:31   132s] # Signoff Settings: SI Off 
[10/23 17:37:31   132s] #################################################################################
[10/23 17:37:31   132s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[10/23 17:37:31   132s] Calculate delays in Single mode...
[10/23 17:37:31   132s] Topological Sorting (CPU = 0:00:00.0, MEM = 2073.2M, InitMEM = 2073.2M)
[10/23 17:37:31   134s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/23 17:37:31   134s] End delay calculation. (MEM=2041.15 CPU=0:00:01.3 REAL=0:00:00.0)
[10/23 17:37:31   134s] *** CDM Built up (cpu=0:00:01.6  real=0:00:00.0  mem= 2041.1M) ***
[10/23 17:37:31   134s] Effort level <high> specified for reg2reg path_group
[10/23 17:37:31   134s] Reported timing to dir ./timingReports
[10/23 17:37:31   134s] **opt_design ... cpu = 0:00:47, real = 0:00:29, mem = 1530.3M, totSessionCpu=0:02:14 **
[10/23 17:37:32   134s] 
[10/23 17:37:32   134s] ------------------------------------------------------------
[10/23 17:37:32   134s]      opt_design Final Summary                             
[10/23 17:37:32   134s] ------------------------------------------------------------
[10/23 17:37:32   134s] 
[10/23 17:37:32   134s] Setup views included:
[10/23 17:37:32   134s]  default_emulate_view 
[10/23 17:37:32   134s] 
[10/23 17:37:32   134s] +--------------------+---------+---------+---------+
[10/23 17:37:32   134s] |     Setup mode     |   all   | reg2reg | default |
[10/23 17:37:32   134s] +--------------------+---------+---------+---------+
[10/23 17:37:32   134s] |           WNS (ns):|  0.896  |  0.896  |  0.000  |
[10/23 17:37:32   134s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[10/23 17:37:32   134s] |    Violating Paths:|    0    |    0    |    0    |
[10/23 17:37:32   134s] |          All Paths:|  1056   |  1056   |    0    |
[10/23 17:37:32   134s] +--------------------+---------+---------+---------+
[10/23 17:37:32   134s] 
[10/23 17:37:32   134s] +----------------+-------------------------------+------------------+
[10/23 17:37:32   134s] |                |              Real             |       Total      |
[10/23 17:37:32   134s] |    DRVs        +------------------+------------+------------------|
[10/23 17:37:32   134s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[10/23 17:37:32   134s] +----------------+------------------+------------+------------------+
[10/23 17:37:32   134s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[10/23 17:37:32   134s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[10/23 17:37:32   134s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[10/23 17:37:32   134s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[10/23 17:37:32   134s] +----------------+------------------+------------+------------------+
[10/23 17:37:32   134s] 
[10/23 17:37:32   134s] Density: 75.854%
[10/23 17:37:32   134s] Routing Overflow: 0.06% H and 0.08% V
[10/23 17:37:32   134s] ------------------------------------------------------------
[10/23 17:37:32   134s] **opt_design ... cpu = 0:00:48, real = 0:00:30, mem = 1538.3M, totSessionCpu=0:02:15 **
[10/23 17:37:32   135s] *** Finished opt_design ***
[10/23 17:37:32   135s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/23 17:37:32   135s] UM:                                          0.000             0.896  final
[10/23 17:37:32   135s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/23 17:37:32   135s] UM:         50.27             32             0.000             0.896  opt_design_prects
[10/23 17:37:32   135s] 
[10/23 17:37:32   135s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:52.9 real=0:00:33.2)
[10/23 17:37:32   135s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:04.7 real=0:00:04.7)
[10/23 17:37:32   135s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:06.3 real=0:00:06.3)
[10/23 17:37:32   135s] 	OPT_RUNTIME:            reclaim (count =  3): (cpu=0:00:22.2 real=0:00:09.9)
[10/23 17:37:32   135s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:10.8 real=0:00:03.3)
[10/23 17:37:32   135s] 	OPT_RUNTIME:          phyUpdate (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[10/23 17:37:32   135s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:03.4 real=0:00:02.0)
[10/23 17:37:32   135s] Info: pop threads available for lower-level modules during optimization.
[10/23 17:37:32   135s] **place_opt_design ... cpu = 0:01:54, real = 0:01:15, mem = 1486.9M **
[10/23 17:37:32   135s] *** Finished GigaPlace ***
[10/23 17:37:32   135s] 
[10/23 17:37:32   135s] *** Summary of all messages that are not suppressed in this session:
[10/23 17:37:32   135s] Severity  ID               Count  Summary                                  
[10/23 17:37:32   135s] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[10/23 17:37:32   135s] WARNING   IMPEXT-6197          4  The Cap table file is not specified. Thi...
[10/23 17:37:32   135s] WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
[10/23 17:37:32   135s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[10/23 17:37:32   135s] WARNING   IMPSP-5140           2  Global net connect rules have not been c...
[10/23 17:37:32   135s] WARNING   IMPSP-315            2  Found %d instances insts with no PG Term...
[10/23 17:37:32   135s] WARNING   IMPSP-9100           2  Scan chains exist in this design but -ig...
[10/23 17:37:32   135s] *** Message Summary: 16 warning(s), 0 error(s)
[10/23 17:37:32   135s] 
[10/23 17:37:32   135s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[10/23 17:37:32   135s] Type 'man IMPEXT-3493' for more detail.
[10/23 17:37:32   135s] Start to check current routing status for nets...
[10/23 17:37:32   135s] Using hname+ instead name for net compare
[10/23 17:37:32   135s] Activating lazyNetListOrdering
[10/23 17:37:32   135s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[10/23 17:37:32   135s] All nets are already routed correctly.
[10/23 17:37:32   135s] End to check current routing status for nets (mem=1508.9M)
[10/23 17:37:32   135s] Extraction called for design 'z80_top_direct_n' of instances=2805 and nets=2499 using extraction engine 'preRoute' .
[10/23 17:37:32   135s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/23 17:37:32   135s] Type 'man IMPEXT-3530' for more detail.
[10/23 17:37:32   135s] PreRoute RC Extraction called for design z80_top_direct_n.
[10/23 17:37:32   135s] RC Extraction called in multi-corner(1) mode.
[10/23 17:37:32   135s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/23 17:37:32   135s] Type 'man IMPEXT-6197' for more detail.
[10/23 17:37:32   135s] RCMode: PreRoute
[10/23 17:37:32   135s]       RC Corner Indexes            0   
[10/23 17:37:32   135s] Capacitance Scaling Factor   : 1.00000 
[10/23 17:37:32   135s] Resistance Scaling Factor    : 1.00000 
[10/23 17:37:32   135s] Clock Cap. Scaling Factor    : 1.00000 
[10/23 17:37:32   135s] Clock Res. Scaling Factor    : 1.00000 
[10/23 17:37:32   135s] Shrink Factor                : 1.00000
[10/23 17:37:32   135s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/23 17:37:32   135s] Updating RC grid for preRoute extraction ...
[10/23 17:37:32   135s] Initializing multi-corner resistance tables ...
[10/23 17:37:32   135s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1508.938M)
[10/23 17:37:32   135s] Effort level <high> specified for reg2reg path_group
[10/23 17:37:32   135s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[10/23 17:37:32   135s] #################################################################################
[10/23 17:37:32   135s] # Design Stage: PreRoute
[10/23 17:37:32   135s] # Design Name: z80_top_direct_n
[10/23 17:37:32   135s] # Design Mode: 90nm
[10/23 17:37:32   135s] # Analysis Mode: MMMC Non-OCV 
[10/23 17:37:32   135s] # Parasitics Mode: No SPEF/RCDB
[10/23 17:37:32   135s] # Signoff Settings: SI Off 
[10/23 17:37:32   135s] #################################################################################
[10/23 17:37:32   135s] Calculate delays in Single mode...
[10/23 17:37:32   135s] Topological Sorting (CPU = 0:00:00.0, MEM = 1472.5M, InitMEM = 1472.5M)
[10/23 17:37:33   136s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/23 17:37:33   136s] End delay calculation. (MEM=1894.38 CPU=0:00:01.2 REAL=0:00:01.0)
[10/23 17:37:33   136s] *** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 1894.4M) ***
[10/23 17:37:33   137s] *** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:01.0 totSessionCpu=0:02:17 mem=1894.4M)
[10/23 17:37:33   137s] 
[10/23 17:37:33   137s] ------------------------------------------------------------
[10/23 17:37:33   137s]          time_design Summary                             
[10/23 17:37:33   137s] ------------------------------------------------------------
[10/23 17:37:33   137s] 
[10/23 17:37:33   137s] Setup views included:
[10/23 17:37:33   137s]  default_emulate_view 
[10/23 17:37:33   137s] 
[10/23 17:37:33   137s] +--------------------+---------+---------+---------+
[10/23 17:37:33   137s] |     Setup mode     |   all   | reg2reg | default |
[10/23 17:37:33   137s] +--------------------+---------+---------+---------+
[10/23 17:37:33   137s] |           WNS (ns):|  0.896  |  0.896  |  0.000  |
[10/23 17:37:33   137s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[10/23 17:37:33   137s] |    Violating Paths:|    0    |    0    |    0    |
[10/23 17:37:33   137s] |          All Paths:|  1056   |  1056   |    0    |
[10/23 17:37:33   137s] +--------------------+---------+---------+---------+
[10/23 17:37:33   137s] 
[10/23 17:37:33   137s] +----------------+-------------------------------+------------------+
[10/23 17:37:33   137s] |                |              Real             |       Total      |
[10/23 17:37:33   137s] |    DRVs        +------------------+------------+------------------|
[10/23 17:37:33   137s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[10/23 17:37:33   137s] +----------------+------------------+------------+------------------+
[10/23 17:37:33   137s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[10/23 17:37:33   137s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[10/23 17:37:33   137s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[10/23 17:37:33   137s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[10/23 17:37:33   137s] +----------------+------------------+------------+------------------+
[10/23 17:37:33   137s] 
[10/23 17:37:33   137s] Density: 75.854%
[10/23 17:37:33   137s] Routing Overflow: 0.06% H and 0.08% V
[10/23 17:37:33   137s] ------------------------------------------------------------
[10/23 17:37:33   137s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/23 17:37:33   137s] UM:          2.43              1             0.000             0.896  time_design
[10/23 17:37:33   137s] Reported timing to dir ./timingReports
[10/23 17:37:33   137s] Total CPU time: 2.36 sec
[10/23 17:37:33   137s] Total Real time: 1.0 sec
[10/23 17:37:33   137s] Total Memory Usage: 1443.515625 Mbytes
[10/23 17:37:33   137s] 
[10/23 17:37:33   137s] #############
[10/23 17:37:33   137s] ### Espalhando pinos do circuito ao longo das bordas
[10/23 17:37:33   137s] #############
[10/23 17:37:33   137s] 
[10/23 17:37:33   137s] To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
[10/23 17:37:33   137s] Successfully spread [9] pins.
[10/23 17:37:33   137s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1443.5M).
[10/23 17:37:33   137s] To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
[10/23 17:37:33   137s] Successfully spread [13] pins.
[10/23 17:37:33   137s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1443.5M).
[10/23 17:37:33   137s] To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
[10/23 17:37:33   137s] Successfully spread [8] pins.
[10/23 17:37:33   137s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1443.5M).
[10/23 17:37:33   137s] To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
[10/23 17:37:33   137s] Successfully spread [8] pins.
[10/23 17:37:33   137s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1443.5M).
[10/23 17:37:33   137s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[10/23 17:37:33   137s] #spOpts: mergeVia=F 
[10/23 17:37:33   137s] Core basic site is core
[10/23 17:37:33   137s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/23 17:37:33   137s] #spOpts: mergeVia=F 
[10/23 17:37:33   137s] Info: 8 threads available for lower-level modules during optimization.
[10/23 17:37:33   137s] GigaOpt running with 8 threads.
[10/23 17:37:33   137s] Summary for sequential cells idenfication: 
[10/23 17:37:33   137s] Identified SBFF number: 128
[10/23 17:37:33   137s] Identified MBFF number: 0
[10/23 17:37:33   137s] Not identified SBFF number: 0
[10/23 17:37:33   137s] Not identified MBFF number: 0
[10/23 17:37:33   137s] Number of sequential cells which are not FFs: 106
[10/23 17:37:33   137s] 
[10/23 17:37:35   139s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1449.5M, totSessionCpu=0:02:20 **
[10/23 17:37:35   139s] *** opt_design -pre_cts ***
[10/23 17:37:35   139s] DRC Margin: user margin 0.0; extra margin 0.2
[10/23 17:37:35   139s] Setup Target Slack: user slack 0; extra slack 0.1
[10/23 17:37:35   139s] Hold Target Slack: user slack 0
[10/23 17:37:35   139s] INFO****: The delay profiles based on paritioning incorrect, turning off vt filtering
[10/23 17:37:36   140s] Summary for sequential cells idenfication: 
[10/23 17:37:36   140s] Identified SBFF number: 128
[10/23 17:37:36   140s] Identified MBFF number: 0
[10/23 17:37:36   140s] Not identified SBFF number: 0
[10/23 17:37:36   140s] Not identified MBFF number: 0
[10/23 17:37:36   140s] Number of sequential cells which are not FFs: 106
[10/23 17:37:36   140s] 
[10/23 17:37:36   140s] Start to check current routing status for nets...
[10/23 17:37:36   140s] Using hname+ instead name for net compare
[10/23 17:37:36   140s] Activating lazyNetListOrdering
[10/23 17:37:36   140s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[10/23 17:37:36   140s] All nets are already routed correctly.
[10/23 17:37:36   140s] End to check current routing status for nets (mem=1471.5M)
[10/23 17:37:36   140s] 
[10/23 17:37:36   140s] ------------------------------------------------------------
[10/23 17:37:36   140s]              Initial Summary                             
[10/23 17:37:36   140s] ------------------------------------------------------------
[10/23 17:37:36   140s] 
[10/23 17:37:36   140s] Setup views included:
[10/23 17:37:36   140s]  default_emulate_view 
[10/23 17:37:36   140s] 
[10/23 17:37:36   140s] +--------------------+---------+
[10/23 17:37:36   140s] |     Setup mode     |   all   |
[10/23 17:37:36   140s] +--------------------+---------+
[10/23 17:37:36   140s] |           WNS (ns):|  0.896  |
[10/23 17:37:36   140s] |           TNS (ns):|  0.000  |
[10/23 17:37:36   140s] |    Violating Paths:|    0    |
[10/23 17:37:36   140s] |          All Paths:|  1056   |
[10/23 17:37:36   140s] +--------------------+---------+
[10/23 17:37:36   140s] 
[10/23 17:37:36   140s] +----------------+-------------------------------+------------------+
[10/23 17:37:36   140s] |                |              Real             |       Total      |
[10/23 17:37:36   140s] |    DRVs        +------------------+------------+------------------|
[10/23 17:37:36   140s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[10/23 17:37:36   140s] +----------------+------------------+------------+------------------+
[10/23 17:37:36   140s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[10/23 17:37:36   140s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[10/23 17:37:36   140s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[10/23 17:37:36   140s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[10/23 17:37:36   140s] +----------------+------------------+------------+------------------+
[10/23 17:37:36   140s] 
[10/23 17:37:36   140s] Density: 75.854%
[10/23 17:37:36   140s] ------------------------------------------------------------
[10/23 17:37:36   140s] **opt_design ... cpu = 0:00:01, real = 0:00:01, mem = 1469.5M, totSessionCpu=0:02:20 **
[10/23 17:37:36   140s] ** INFO : this run is activating medium effort placeOptDesign flow
[10/23 17:37:36   140s] PhyDesignGrid: maxLocalDensity 0.98
[10/23 17:37:36   140s] #spOpts: mergeVia=F 
[10/23 17:37:36   140s] PhyDesignGrid: maxLocalDensity 0.98
[10/23 17:37:36   140s] #spOpts: mergeVia=F 
[10/23 17:37:36   140s] *** Starting optimizing excluded clock nets MEM= 1473.5M) ***
[10/23 17:37:36   140s] *info: No excluded clock nets to be optimized.
[10/23 17:37:36   140s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1473.5M) ***
[10/23 17:37:36   140s] Summary for sequential cells idenfication: 
[10/23 17:37:36   140s] Identified SBFF number: 128
[10/23 17:37:36   140s] Identified MBFF number: 0
[10/23 17:37:36   140s] Not identified SBFF number: 0
[10/23 17:37:36   140s] Not identified MBFF number: 0
[10/23 17:37:36   140s] Number of sequential cells which are not FFs: 106
[10/23 17:37:36   140s] 
[10/23 17:37:36   140s] The useful skew maximum allowed delay is: 0.3
[10/23 17:37:36   141s] Info: 28 top-level, potential tri-state nets excluded from IPO operation.
[10/23 17:37:36   141s] Info: 1 ideal net excluded from IPO operation.
[10/23 17:37:36   141s] Info: 1 clock net  excluded from IPO operation.
[10/23 17:37:38   143s] PhyDesignGrid: maxLocalDensity 0.98
[10/23 17:37:41   145s] 
[10/23 17:37:41   145s] Netlist preparation processing... 
[10/23 17:37:41   145s] Removed 0 instance
[10/23 17:37:41   145s] *info: Marking 0 isolation instances dont touch
[10/23 17:37:41   145s] *info: Marking 0 level shifter instances dont touch
[10/23 17:37:41   145s] **opt_design ... cpu = 0:00:06, real = 0:00:06, mem = 1537.1M, totSessionCpu=0:02:25 **
[10/23 17:37:41   145s] Begin: GigaOpt Global Optimization
[10/23 17:37:41   145s] Info: 28 top-level, potential tri-state nets excluded from IPO operation.
[10/23 17:37:41   145s] Info: 1 ideal net excluded from IPO operation.
[10/23 17:37:41   145s] Info: 1 clock net  excluded from IPO operation.
[10/23 17:37:41   145s] PhyDesignGrid: maxLocalDensity 1.20
[10/23 17:37:41   145s] #spOpts: mergeVia=F 
[10/23 17:37:46   150s] Info: 28 top-level, potential tri-state nets excluded from IPO operation.
[10/23 17:37:46   150s] *info: 1 clock net excluded
[10/23 17:37:46   150s] *info: 2 special nets excluded.
[10/23 17:37:46   150s] *info: 1 ideal net excluded from IPO operation.
[10/23 17:37:46   150s] *info: 20 external nets with a tri-state driver excluded.
[10/23 17:37:46   150s] *info: 72 multi-driver nets excluded.
[10/23 17:37:46   150s] *info: 40 no-driver nets excluded.
[10/23 17:37:48   152s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[10/23 17:37:48   152s] +--------+--------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
[10/23 17:37:48   152s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
[10/23 17:37:48   152s] +--------+--------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
[10/23 17:37:48   152s] |   0.000|   0.000|    75.85%|   0:00:00.0| 2315.9M|default_emulate_view|       NA| NA                                                 |
[10/23 17:37:48   152s] +--------+--------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
[10/23 17:37:48   152s] 
[10/23 17:37:48   152s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2315.9M) ***
[10/23 17:37:48   152s] 
[10/23 17:37:48   152s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2315.9M) ***
[10/23 17:37:48   152s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[10/23 17:37:48   152s] End: GigaOpt Global Optimization
[10/23 17:37:48   152s] **opt_design ... cpu = 0:00:13, real = 0:00:13, mem = 1574.1M, totSessionCpu=0:02:32 **
[10/23 17:37:48   152s] 
[10/23 17:37:48   152s] Active setup views:
[10/23 17:37:48   152s]  default_emulate_view
[10/23 17:37:48   152s]   Dominating endpoints: 0
[10/23 17:37:48   152s]   Dominating TNS: -0.000
[10/23 17:37:48   152s] 
[10/23 17:37:48   152s] *** Timing Is met
[10/23 17:37:48   152s] *** Check timing (0:00:00.0)
[10/23 17:37:48   152s] Info: 28 top-level, potential tri-state nets excluded from IPO operation.
[10/23 17:37:48   152s] Info: 1 ideal net excluded from IPO operation.
[10/23 17:37:48   152s] Info: 1 clock net  excluded from IPO operation.
[10/23 17:37:48   152s] **opt_design ... cpu = 0:00:13, real = 0:00:13, mem = 1572.1M, totSessionCpu=0:02:32 **
[10/23 17:37:48   152s] **INFO: Flow update: Design is easy to close.
[10/23 17:37:48   152s] setup target slack: 0.1
[10/23 17:37:48   152s] extra slack: 0.1
[10/23 17:37:48   152s] std delay: 0.0364
[10/23 17:37:48   152s] real setup target slack: 0.0364
[10/23 17:37:48   152s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[10/23 17:37:48   152s] [NR-eagl] Started earlyGlobalRoute kernel
[10/23 17:37:48   152s] [NR-eagl] Initial Peak syMemory usage = 1572.1 MB
[10/23 17:37:48   152s] (I)       Reading DB...
[10/23 17:37:48   152s] (I)       congestionReportName   : 
[10/23 17:37:48   152s] [NR-eagl] buildTerm2TermWires    : 0
[10/23 17:37:48   152s] [NR-eagl] doTrackAssignment      : 1
[10/23 17:37:48   152s] (I)       dumpBookshelfFiles     : 0
[10/23 17:37:48   152s] [NR-eagl] numThreads             : 1
[10/23 17:37:48   152s] [NR-eagl] honorMsvRouteConstraint: false
[10/23 17:37:48   152s] (I)       honorPin               : false
[10/23 17:37:48   152s] (I)       honorPinGuide          : true
[10/23 17:37:48   152s] (I)       honorPartition         : false
[10/23 17:37:48   152s] (I)       allowPartitionCrossover: false
[10/23 17:37:48   152s] (I)       honorSingleEntry       : true
[10/23 17:37:48   152s] (I)       honorSingleEntryStrong : true
[10/23 17:37:48   152s] (I)       handleViaSpacingRule   : false
[10/23 17:37:48   152s] (I)       PDConstraint           : none
[10/23 17:37:48   152s] [NR-eagl] honorClockSpecNDR      : 0
[10/23 17:37:48   152s] (I)       routingEffortLevel     : 3
[10/23 17:37:48   152s] [NR-eagl] minRouteLayer          : 2
[10/23 17:37:48   152s] [NR-eagl] maxRouteLayer          : 2147483647
[10/23 17:37:48   152s] (I)       numRowsPerGCell        : 1
[10/23 17:37:48   152s] (I)       speedUpLargeDesign     : 0
[10/23 17:37:48   152s] (I)       speedUpBlkViolationClean: 0
[10/23 17:37:48   152s] (I)       autoGCellMerging       : 1
[10/23 17:37:48   152s] (I)       multiThreadingTA       : 0
[10/23 17:37:48   152s] (I)       punchThroughDistance   : -1
[10/23 17:37:48   152s] (I)       blockedPinEscape       : 0
[10/23 17:37:48   152s] (I)       blkAwareLayerSwitching : 0
[10/23 17:37:48   152s] (I)       betterClockWireModeling: 0
[10/23 17:37:48   152s] (I)       scenicBound            : 1.15
[10/23 17:37:48   152s] (I)       maxScenicToAvoidBlk    : 100.00
[10/23 17:37:48   152s] (I)       source-to-sink ratio   : 0.00
[10/23 17:37:48   152s] (I)       targetCongestionRatio  : 1.00
[10/23 17:37:48   152s] (I)       layerCongestionRatio   : 0.70
[10/23 17:37:48   152s] (I)       m1CongestionRatio      : 0.10
[10/23 17:37:48   152s] (I)       m2m3CongestionRatio    : 0.70
[10/23 17:37:48   152s] (I)       pinAccessEffort        : 0.10
[10/23 17:37:48   152s] (I)       localRouteEffort       : 1.00
[10/23 17:37:48   152s] (I)       numSitesBlockedByOneVia: 8.00
[10/23 17:37:48   152s] (I)       supplyScaleFactorH     : 1.00
[10/23 17:37:48   152s] (I)       supplyScaleFactorV     : 1.00
[10/23 17:37:48   152s] (I)       highlight3DOverflowFactor: 0.00
[10/23 17:37:48   152s] (I)       skipTrackCommand             : 
[10/23 17:37:48   152s] (I)       readTROption           : true
[10/23 17:37:48   152s] (I)       extraSpacingBothSide   : false
[10/23 17:37:48   152s] [NR-eagl] numTracksPerClockWire  : 0
[10/23 17:37:48   152s] (I)       routeSelectedNetsOnly  : false
[10/23 17:37:48   152s] (I)       before initializing RouteDB syMemory usage = 1572.1 MB
[10/23 17:37:48   152s] (I)       starting read tracks
[10/23 17:37:48   152s] (I)       build grid graph
[10/23 17:37:48   152s] (I)       build grid graph start
[10/23 17:37:48   152s] (I)       build grid graph end
[10/23 17:37:48   152s] [NR-eagl] Layer1 has no routable track
[10/23 17:37:48   152s] [NR-eagl] Layer2 has single uniform track structure
[10/23 17:37:48   152s] [NR-eagl] Layer3 has single uniform track structure
[10/23 17:37:48   152s] [NR-eagl] Layer4 has single uniform track structure
[10/23 17:37:48   152s] [NR-eagl] Layer5 has single uniform track structure
[10/23 17:37:48   152s] [NR-eagl] Layer6 has single uniform track structure
[10/23 17:37:48   152s] (I)       Layer1   numNetMinLayer=2459
[10/23 17:37:48   152s] (I)       Layer2   numNetMinLayer=0
[10/23 17:37:48   152s] (I)       Layer3   numNetMinLayer=0
[10/23 17:37:48   152s] (I)       Layer4   numNetMinLayer=0
[10/23 17:37:48   152s] (I)       Layer5   numNetMinLayer=0
[10/23 17:37:48   152s] (I)       Layer6   numNetMinLayer=0
[10/23 17:37:48   152s] [NR-eagl] numViaLayers=5
[10/23 17:37:48   152s] (I)       end build via table
[10/23 17:37:48   152s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=878 numBumpBlks=0 numBoundaryFakeBlks=0
[10/23 17:37:48   152s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[10/23 17:37:48   152s] (I)       num ignored nets =0
[10/23 17:37:48   152s] (I)       readDataFromPlaceDB
[10/23 17:37:48   152s] (I)       Read net information..
[10/23 17:37:48   152s] [NR-eagl] Read numTotalNets=2459  numIgnoredNets=0
[10/23 17:37:48   152s] (I)       Read testcase time = 0.000 seconds
[10/23 17:37:48   152s] 
[10/23 17:37:48   152s] (I)       totalGlobalPin=10141, totalPins=10459
[10/23 17:37:48   152s] (I)       Model blockage into capacity
[10/23 17:37:48   152s] (I)       Read numBlocks=878  numPreroutedWires=0  numCapScreens=0
[10/23 17:37:48   152s] (I)       blocked area on Layer1 : 0  (0.00%)
[10/23 17:37:48   152s] (I)       blocked area on Layer2 : 11778378400  (13.94%)
[10/23 17:37:48   152s] (I)       blocked area on Layer3 : 0  (0.00%)
[10/23 17:37:48   152s] (I)       blocked area on Layer4 : 0  (0.00%)
[10/23 17:37:48   152s] (I)       blocked area on Layer5 : 0  (0.00%)
[10/23 17:37:48   152s] (I)       blocked area on Layer6 : 0  (0.00%)
[10/23 17:37:48   152s] (I)       Modeling time = 0.000 seconds
[10/23 17:37:48   152s] 
[10/23 17:37:48   152s] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[10/23 17:37:48   152s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1572.1 MB
[10/23 17:37:48   152s] (I)       Layer1  viaCost=200.00
[10/23 17:37:48   152s] (I)       Layer2  viaCost=100.00
[10/23 17:37:48   152s] (I)       Layer3  viaCost=100.00
[10/23 17:37:48   152s] (I)       Layer4  viaCost=100.00
[10/23 17:37:48   152s] (I)       Layer5  viaCost=200.00
[10/23 17:37:48   152s] (I)       ---------------------Grid Graph Info--------------------
[10/23 17:37:48   152s] (I)       routing area        :  (0, 0) - (292320, 289140)
[10/23 17:37:48   152s] (I)       core area           :  (3150, 3050) - (289170, 286090)
[10/23 17:37:48   152s] (I)       Site Width          :   630  (dbu)
[10/23 17:37:48   152s] (I)       Row Height          :  4880  (dbu)
[10/23 17:37:48   152s] (I)       GCell Width         :  4880  (dbu)
[10/23 17:37:48   152s] (I)       GCell Height        :  4880  (dbu)
[10/23 17:37:48   152s] (I)       grid                :    60    59     6
[10/23 17:37:48   152s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[10/23 17:37:48   152s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[10/23 17:37:48   152s] (I)       Default wire width  :   230   280   280   280   280   440
[10/23 17:37:48   152s] (I)       Default wire space  :   230   280   280   280   280   460
[10/23 17:37:48   152s] (I)       Default pitch size  :   460   630   610   630   610  1260
[10/23 17:37:48   152s] (I)       First Track Coord   :     0   315   610   315   610   945
[10/23 17:37:48   152s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[10/23 17:37:48   152s] (I)       Total num of tracks :     0   464   473   464   473   232
[10/23 17:37:48   152s] (I)       Num of masks        :     1     1     1     1     1     1
[10/23 17:37:48   152s] (I)       --------------------------------------------------------
[10/23 17:37:48   152s] 
[10/23 17:37:48   152s] (I)       After initializing earlyGlobalRoute syMemory usage = 1572.1 MB
[10/23 17:37:48   152s] (I)       Loading and dumping file time : 0.03 seconds
[10/23 17:37:48   152s] (I)       ============= Initialization =============
[10/23 17:37:48   152s] [NR-eagl] EstWL : 30613
[10/23 17:37:48   152s] 
[10/23 17:37:48   152s] (I)       total 2D Cap : 121894 = (56760 H, 65134 V)
[10/23 17:37:48   152s] (I)       botLay=Layer1  topLay=Layer6  numSeg=7725
[10/23 17:37:48   152s] (I)       ============  Phase 1a Route ============
[10/23 17:37:48   152s] (I)       Phase 1a runs 0.01 seconds
[10/23 17:37:48   152s] [NR-eagl] Usage: 30613 = (14974 H, 15639 V) = (26.38% H, 27.55% V) = (7.307e+04um H, 7.632e+04um V)
[10/23 17:37:48   152s] [NR-eagl] 
[10/23 17:37:48   152s] (I)       ============  Phase 1b Route ============
[10/23 17:37:48   152s] [NR-eagl] Usage: 30613 = (14974 H, 15639 V) = (26.38% H, 27.55% V) = (7.307e+04um H, 7.632e+04um V)
[10/23 17:37:48   152s] [NR-eagl] 
[10/23 17:37:48   152s] (I)       [10/23 17:37:48   152s] [NR-eagl] earlyGlobalRoute overflow: 0.13% H + 0.28% V
[10/23 17:37:48   152s] 
============  Phase 1c Route ============
[10/23 17:37:48   152s] [NR-eagl] Usage: 30613 = (14974 H, 15639 V) = (26.38% H, 27.55% V) = (7.307e+04um H, 7.632e+04um V)
[10/23 17:37:48   152s] [NR-eagl] 
[10/23 17:37:48   152s] (I)       ============  Phase 1d Route ============
[10/23 17:37:48   152s] [NR-eagl] Usage: 30613 = (14974 H, 15639 V) = (26.38% H, 27.55% V) = (7.307e+04um H, 7.632e+04um V)
[10/23 17:37:48   152s] [NR-eagl] 
[10/23 17:37:48   152s] (I)       ============  Phase 1e Route ============
[10/23 17:37:48   152s] (I)       Phase 1e runs 0.00 seconds
[10/23 17:37:48   152s] [NR-eagl] Usage: 30613 = (14974 H, 15639 V) = (26.38% H, 27.55% V) = (7.307e+04um H, 7.632e+04um V)
[10/23 17:37:48   152s] [NR-eagl] 
[10/23 17:37:48   152s] [NR-eagl] earlyGlobalRoute overflow: 0.13% H + 0.28% V
[10/23 17:37:48   152s] 
============  Phase 1l Route ============
[10/23 17:37:48   153s] (I)       dpBasedLA: time=0.01  totalOF=946011  totalVia=23505  totalWL=30613  total(Via+WL)=54118 
[10/23 17:37:48   153s] (I)       Total Global Routing Runtime: 0.03 seconds
[10/23 17:37:48   153s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.08% H + 0.17% V
[10/23 17:37:48   153s] [NR-eagl] Overflow after earlyGlobalRoute 0.08% H + 0.18% V
[10/23 17:37:48   153s] 
[10/23 17:37:48   153s] [NR-eagl] End Peak syMemory usage = 1572.1 MB
[10/23 17:37:48   153s] [NR-eagl] Early Global Router Kernel+IO runtime : 0.06 seconds
[10/23 17:37:48   153s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[10/23 17:37:48   153s] 
[10/23 17:37:48   153s] ** np local hotspot detection info verbose **
[10/23 17:37:48   153s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/23 17:37:48   153s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[10/23 17:37:48   153s] 
[10/23 17:37:48   153s] Apply auto density screen in post-place stage.
[10/23 17:37:48   153s] Auto density screen increases utilization from 0.759 to 0.760
[10/23 17:37:48   153s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1572.1M
[10/23 17:37:48   153s] Total net length = 1.324e+05 (6.441e+04 6.799e+04) (ext = 8.758e+03)
[10/23 17:37:48   153s] *** Starting refinePlace (0:02:33 mem=1572.1M) ***
[10/23 17:37:48   153s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[10/23 17:37:48   153s] Type 'man IMPSP-5140' for more detail.
[10/23 17:37:48   153s] **WARN: (IMPSP-315):	Found 2805 instances insts with no PG Term connections.
[10/23 17:37:48   153s] Type 'man IMPSP-315' for more detail.
[10/23 17:37:48   153s] default core: bins with density >  0.75 = 58.3 % ( 21 / 36 )
[10/23 17:37:48   153s] Density distribution unevenness ratio = 6.622%
[10/23 17:37:48   153s] RPlace IncrNP: Rollback Lev = -5
[10/23 17:37:48   153s] RPlace: Density =0.915584, incremental np is triggered.
[10/23 17:37:48   153s] nrCritNet: 0.00% ( 0 / 2459 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[10/23 17:37:48   153s] incrNP running in 8 threads.
[10/23 17:37:48   153s] Congestion driven padding in post-place stage.
[10/23 17:37:48   153s] Congestion driven padding increases utilization from 1.008 to 1.003
[10/23 17:37:48   153s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1572.1M
[10/23 17:37:50   160s] default core: bins with density >  0.75 = 69.4 % ( 25 / 36 )
[10/23 17:37:50   160s] RPlace postIncrNP: Density = 0.915584 -> 0.942857.
[10/23 17:37:50   160s] Density distribution unevenness ratio = 6.537%
[10/23 17:37:50   160s] RPlace postIncrNP Info: Density distribution changes:
[10/23 17:37:50   160s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[10/23 17:37:50   160s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[10/23 17:37:50   160s] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[10/23 17:37:50   160s] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[10/23 17:37:50   160s] [0.90 - 0.95] :	 3 (8.33%) -> 1 (2.78%)
[10/23 17:37:50   160s] [0.85 - 0.90] :	 8 (22.22%) -> 5 (13.89%)
[10/23 17:37:50   160s] [0.80 - 0.85] :	 5 (13.89%) -> 13 (36.11%)
[10/23 17:37:50   160s] [CPU] RefinePlace/IncrNP (cpu=0:00:07.3, real=0:00:02.0, mem=1572.1MB) @(0:02:33 - 0:02:40).
[10/23 17:37:50   160s] Move report: incrNP moves 2797 insts, mean move: 21.97 um, max move: 240.92 um
[10/23 17:37:50   160s] 	Max move on inst (g4321): (3.15, 110.41) --> (136.71, 3.05)
[10/23 17:37:50   160s] Move report: Timing Driven Placement moves 2797 insts, mean move: 21.97 um, max move: 240.92 um
[10/23 17:37:50   160s] 	Max move on inst (g4321): (3.15, 110.41) --> (136.71, 3.05)
[10/23 17:37:50   160s] 	Runtime: CPU: 0:00:07.3 REAL: 0:00:02.0 MEM: 1572.1MB
[10/23 17:37:50   160s] default core: bins with density >  0.75 = 69.4 % ( 25 / 36 )
[10/23 17:37:50   160s] Density distribution unevenness ratio = 6.537%
[10/23 17:37:50   160s]   Spread Effort: high, pre-route mode, useDDP on.
[10/23 17:37:50   160s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1572.1MB) @(0:02:40 - 0:02:40).
[10/23 17:37:50   160s] Move report: preRPlace moves 1043 insts, mean move: 1.71 um, max move: 11.18 um
[10/23 17:37:50   160s] 	Max move on inst (reg_file__b2v_latch_hl_hi_g8): (20.16, 178.73) --> (26.46, 173.85)
[10/23 17:37:50   160s] 	Length: 8 sites, height: 1 rows, site name: core, cell type: BTLX1
[10/23 17:37:50   160s] wireLenOptFixPriorityInst 0 inst fixed
[10/23 17:37:50   160s] tweakage running in 8 threads.
[10/23 17:37:50   160s] Placement tweakage begins.
[10/23 17:37:50   160s] wire length = 1.487e+05
[10/23 17:37:50   160s] wire length = 1.432e+05
[10/23 17:37:50   160s] Placement tweakage ends.
[10/23 17:37:50   160s] Move report: tweak moves 629 insts, mean move: 3.98 um, max move: 16.38 um
[10/23 17:37:50   160s] 	Max move on inst (execute__g142995): (166.95, 120.17) --> (183.33, 120.17)
[10/23 17:37:50   160s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.5, real=0:00:00.0, mem=1572.1MB) @(0:02:40 - 0:02:40).
[10/23 17:37:50   161s] Move report: legalization moves 792 insts, mean move: 2.98 um, max move: 22.36 um
[10/23 17:37:50   161s] 	Max move on inst (address_latch__g574): (70.56, 164.09) --> (83.16, 154.33)
[10/23 17:37:50   161s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1572.1MB) @(0:02:40 - 0:02:41).
[10/23 17:37:50   161s] Move report: Detail placement moves 1643 insts, mean move: 3.37 um, max move: 27.40 um
[10/23 17:37:50   161s] 	Max move on inst (reg_file__b2v_latch_ix_lo_g4): (65.52, 22.57) --> (83.16, 12.81)
[10/23 17:37:50   161s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1572.1MB
[10/23 17:37:50   161s] Statistics of distance of Instance movement in refine placement:
[10/23 17:37:50   161s]   maximum (X+Y) =       240.92 um
[10/23 17:37:50   161s]   inst (g4321) with max move: (3.15, 110.41) -> (136.71, 3.05)
[10/23 17:37:50   161s]   mean    (X+Y) =        22.15 um
[10/23 17:37:50   161s] Total instances flipped for WireLenOpt: 320
[10/23 17:37:50   161s] Total instances flipped, including legalization: 3
[10/23 17:37:50   161s] Summary Report:
[10/23 17:37:50   161s] Instances move: 2790 (out of 2805 movable)
[10/23 17:37:50   161s] Mean displacement: 22.15 um
[10/23 17:37:50   161s] Max displacement: 240.92 um (Instance: g4321) (3.15, 110.41) -> (136.71, 3.05)
[10/23 17:37:50   161s] 	Length: 2 sites, height: 1 rows, site name: core, cell type: INX0
[10/23 17:37:50   161s] Total net length = 1.160e+05 (5.613e+04 5.985e+04) (ext = 5.905e+03)
[10/23 17:37:50   161s] Runtime: CPU: 0:00:07.9 REAL: 0:00:02.0 MEM: 1572.1MB
[10/23 17:37:50   161s] [CPU] RefinePlace/total (cpu=0:00:07.9, real=0:00:02.0, mem=1572.1MB) @(0:02:33 - 0:02:41).
[10/23 17:37:50   161s] *** Finished refinePlace (0:02:41 mem=1572.1M) ***
[10/23 17:37:50   161s] Total net length = 1.184e+05 (5.776e+04 6.063e+04) (ext = 5.889e+03)
[10/23 17:37:50   161s] default core: bins with density >  0.75 = 69.4 % ( 25 / 36 )
[10/23 17:37:50   161s] Density distribution unevenness ratio = 6.416%
[10/23 17:37:50   161s] Trial Route Overflow 0(H) 0(V)
[10/23 17:37:50   161s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[10/23 17:37:50   161s] Starting congestion repair ...
[10/23 17:37:50   161s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[10/23 17:37:50   161s] (I)       Reading DB...
[10/23 17:37:50   161s] (I)       congestionReportName   : 
[10/23 17:37:50   161s] [NR-eagl] buildTerm2TermWires    : 1
[10/23 17:37:50   161s] [NR-eagl] doTrackAssignment      : 1
[10/23 17:37:50   161s] (I)       dumpBookshelfFiles     : 0
[10/23 17:37:50   161s] [NR-eagl] numThreads             : 1
[10/23 17:37:50   161s] [NR-eagl] honorMsvRouteConstraint: false
[10/23 17:37:50   161s] (I)       honorPin               : false
[10/23 17:37:50   161s] (I)       honorPinGuide          : true
[10/23 17:37:50   161s] (I)       honorPartition         : false
[10/23 17:37:50   161s] (I)       allowPartitionCrossover: false
[10/23 17:37:50   161s] (I)       honorSingleEntry       : true
[10/23 17:37:50   161s] (I)       honorSingleEntryStrong : true
[10/23 17:37:50   161s] (I)       handleViaSpacingRule   : false
[10/23 17:37:50   161s] (I)       PDConstraint           : none
[10/23 17:37:50   161s] [NR-eagl] honorClockSpecNDR      : 0
[10/23 17:37:50   161s] (I)       routingEffortLevel     : 3
[10/23 17:37:50   161s] [NR-eagl] minRouteLayer          : 2
[10/23 17:37:50   161s] [NR-eagl] maxRouteLayer          : 2147483647
[10/23 17:37:50   161s] (I)       numRowsPerGCell        : 1
[10/23 17:37:50   161s] (I)       speedUpLargeDesign     : 0
[10/23 17:37:50   161s] (I)       speedUpBlkViolationClean: 0
[10/23 17:37:50   161s] (I)       autoGCellMerging       : 1
[10/23 17:37:50   161s] (I)       multiThreadingTA       : 0
[10/23 17:37:50   161s] (I)       punchThroughDistance   : -1
[10/23 17:37:50   161s] (I)       blockedPinEscape       : 0
[10/23 17:37:50   161s] (I)       blkAwareLayerSwitching : 0
[10/23 17:37:50   161s] (I)       betterClockWireModeling: 0
[10/23 17:37:50   161s] (I)       scenicBound            : 1.15
[10/23 17:37:50   161s] (I)       maxScenicToAvoidBlk    : 100.00
[10/23 17:37:50   161s] (I)       source-to-sink ratio   : 0.00
[10/23 17:37:50   161s] (I)       targetCongestionRatio  : 1.00
[10/23 17:37:50   161s] (I)       layerCongestionRatio   : 0.70
[10/23 17:37:50   161s] (I)       m1CongestionRatio      : 0.10
[10/23 17:37:50   161s] (I)       m2m3CongestionRatio    : 0.70
[10/23 17:37:50   161s] (I)       pinAccessEffort        : 0.10
[10/23 17:37:50   161s] (I)       localRouteEffort       : 1.00
[10/23 17:37:50   161s] (I)       numSitesBlockedByOneVia: 8.00
[10/23 17:37:50   161s] (I)       supplyScaleFactorH     : 1.00
[10/23 17:37:50   161s] (I)       supplyScaleFactorV     : 1.00
[10/23 17:37:50   161s] (I)       highlight3DOverflowFactor: 0.00
[10/23 17:37:50   161s] (I)       skipTrackCommand             : 
[10/23 17:37:50   161s] (I)       readTROption           : true
[10/23 17:37:50   161s] (I)       extraSpacingBothSide   : false
[10/23 17:37:50   161s] [NR-eagl] numTracksPerClockWire  : 0
[10/23 17:37:50   161s] (I)       routeSelectedNetsOnly  : false
[10/23 17:37:50   161s] (I)       before initializing RouteDB syMemory usage = 1572.1 MB
[10/23 17:37:50   161s] (I)       starting read tracks
[10/23 17:37:50   161s] (I)       build grid graph
[10/23 17:37:50   161s] (I)       build grid graph start
[10/23 17:37:50   161s] (I)       build grid graph end
[10/23 17:37:50   161s] [NR-eagl] Layer1 has no routable track
[10/23 17:37:50   161s] [NR-eagl] Layer2 has single uniform track structure
[10/23 17:37:50   161s] [NR-eagl] Layer3 has single uniform track structure
[10/23 17:37:50   161s] [NR-eagl] Layer4 has single uniform track structure
[10/23 17:37:50   161s] [NR-eagl] Layer5 has single uniform track structure
[10/23 17:37:50   161s] [NR-eagl] Layer6 has single uniform track structure
[10/23 17:37:50   161s] (I)       Layer1   numNetMinLayer=2459
[10/23 17:37:50   161s] (I)       Layer2   numNetMinLayer=0
[10/23 17:37:50   161s] (I)       Layer3   numNetMinLayer=0
[10/23 17:37:50   161s] (I)       Layer4   numNetMinLayer=0
[10/23 17:37:50   161s] (I)       Layer5   numNetMinLayer=0
[10/23 17:37:50   161s] (I)       Layer6   numNetMinLayer=0
[10/23 17:37:50   161s] [NR-eagl] numViaLayers=5
[10/23 17:37:50   161s] (I)       end build via table
[10/23 17:37:50   161s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=878 numBumpBlks=0 numBoundaryFakeBlks=0
[10/23 17:37:50   161s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[10/23 17:37:50   161s] (I)       num ignored nets =0
[10/23 17:37:50   161s] (I)       readDataFromPlaceDB
[10/23 17:37:50   161s] (I)       Read net information..
[10/23 17:37:50   161s] [NR-eagl] Read numTotalNets=2459  numIgnoredNets=0
[10/23 17:37:50   161s] (I)       Read testcase time = 0.000 seconds
[10/23 17:37:50   161s] 
[10/23 17:37:50   161s] (I)       totalGlobalPin=10057, totalPins=10459
[10/23 17:37:50   161s] (I)       Model blockage into capacity
[10/23 17:37:50   161s] (I)       Read numBlocks=878  numPreroutedWires=0  numCapScreens=0
[10/23 17:37:50   161s] (I)       blocked area on Layer1 : 0  (0.00%)
[10/23 17:37:50   161s] (I)       blocked area on Layer2 : 11778378400  (13.94%)
[10/23 17:37:50   161s] (I)       blocked area on Layer3 : 0  (0.00%)
[10/23 17:37:50   161s] (I)       blocked area on Layer4 : 0  (0.00%)
[10/23 17:37:50   161s] (I)       blocked area on Layer5 : 0  (0.00%)
[10/23 17:37:50   161s] (I)       blocked area on Layer6 : 0  (0.00%)
[10/23 17:37:50   161s] (I)       Modeling time = 0.010 seconds
[10/23 17:37:50   161s] 
[10/23 17:37:50   161s] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[10/23 17:37:50   161s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1572.1 MB
[10/23 17:37:50   161s] (I)       Layer1  viaCost=200.00
[10/23 17:37:50   161s] (I)       Layer2  viaCost=100.00
[10/23 17:37:50   161s] (I)       Layer3  viaCost=100.00
[10/23 17:37:50   161s] (I)       Layer4  viaCost=100.00
[10/23 17:37:50   161s] (I)       Layer5  viaCost=200.00
[10/23 17:37:50   161s] (I)       ---------------------Grid Graph Info--------------------
[10/23 17:37:50   161s] (I)       routing area        :  (0, 0) - (292320, 289140)
[10/23 17:37:50   161s] (I)       core area           :  (3150, 3050) - (289170, 286090)
[10/23 17:37:50   161s] (I)       Site Width          :   630  (dbu)
[10/23 17:37:50   161s] (I)       Row Height          :  4880  (dbu)
[10/23 17:37:50   161s] (I)       GCell Width         :  4880  (dbu)
[10/23 17:37:50   161s] (I)       GCell Height        :  4880  (dbu)
[10/23 17:37:50   161s] (I)       grid                :    60    59     6
[10/23 17:37:50   161s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[10/23 17:37:50   161s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[10/23 17:37:50   161s] (I)       Default wire width  :   230   280   280   280   280   440
[10/23 17:37:50   161s] (I)       Default wire space  :   230   280   280   280   280   460
[10/23 17:37:50   161s] (I)       Default pitch size  :   460   630   610   630   610  1260
[10/23 17:37:50   161s] (I)       First Track Coord   :     0   315   610   315   610   945
[10/23 17:37:50   161s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[10/23 17:37:50   161s] (I)       Total num of tracks :     0   464   473   464   473   232
[10/23 17:37:50   161s] (I)       Num of masks        :     1     1     1     1     1     1
[10/23 17:37:50   161s] (I)       --------------------------------------------------------
[10/23 17:37:50   161s] 
[10/23 17:37:50   161s] (I)       After initializing earlyGlobalRoute syMemory usage = 1572.1 MB
[10/23 17:37:50   161s] (I)       Loading and dumping file time : 0.03 seconds
[10/23 17:37:50   161s] (I)       ============= Initialization =============
[10/23 17:37:50   161s] [NR-eagl] EstWL : 28286
[10/23 17:37:50   161s] 
[10/23 17:37:50   161s] (I)       total 2D Cap : 121894 = (56760 H, 65134 V)
[10/23 17:37:50   161s] (I)       botLay=Layer1  topLay=Layer6  numSeg=7671
[10/23 17:37:50   161s] (I)       ============  Phase 1a Route ============
[10/23 17:37:50   161s] (I)       Phase 1a runs 0.00 seconds
[10/23 17:37:50   161s] [NR-eagl] Usage: 28286 = (13913 H, 14373 V) = (24.51% H, 25.32% V) = (6.790e+04um H, 7.014e+04um V)
[10/23 17:37:50   161s] [NR-eagl] 
[10/23 17:37:50   161s] (I)       ============  Phase 1b Route ============
[10/23 17:37:50   161s] [NR-eagl] Usage: 28286 = (13913 H, 14373 V) = (24.51% H, 25.32% V) = (6.790e+04um H, 7.014e+04um V)
[10/23 17:37:50   161s] [NR-eagl] 
[10/23 17:37:50   161s] (I)       [10/23 17:37:50   161s] [NR-eagl] earlyGlobalRoute overflow: 0.73% H + 0.67% V
[10/23 17:37:50   161s] 
============  Phase 1c Route ============
[10/23 17:37:50   161s] [NR-eagl] Usage: 28286 = (13913 H, 14373 V) = (24.51% H, 25.32% V) = (6.790e+04um H, 7.014e+04um V)
[10/23 17:37:50   161s] [NR-eagl] 
[10/23 17:37:50   161s] (I)       ============  Phase 1d Route ============
[10/23 17:37:50   161s] [NR-eagl] Usage: 28286 = (13913 H, 14373 V) = (24.51% H, 25.32% V) = (6.790e+04um H, 7.014e+04um V)
[10/23 17:37:50   161s] [NR-eagl] 
[10/23 17:37:50   161s] (I)       ============  Phase 1e Route ============
[10/23 17:37:50   161s] (I)       Phase 1e runs 0.00 seconds
[10/23 17:37:50   161s] [NR-eagl] Usage: 28286 = (13913 H, 14373 V) = (24.51% H, 25.32% V) = (6.790e+04um H, 7.014e+04um V)
[10/23 17:37:50   161s] [NR-eagl] 
[10/23 17:37:50   161s] (I)       [10/23 17:37:50   161s] [NR-eagl] earlyGlobalRoute overflow: 0.73% H + 0.67% V
[10/23 17:37:50   161s] 
============  Phase 1l Route ============
[10/23 17:37:50   161s] (I)       dpBasedLA: time=0.01  totalOF=1004914  totalVia=23336  totalWL=28286  total(Via+WL)=51622 
[10/23 17:37:50   161s] (I)       Total Global Routing Runtime: 0.03 seconds
[10/23 17:37:50   161s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.37% H + 0.23% V
[10/23 17:37:50   161s] [NR-eagl] Overflow after earlyGlobalRoute 0.47% H + 0.27% V
[10/23 17:37:50   161s] 
[10/23 17:37:50   161s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00[10/23 17:37:50   161s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/23 17:37:50   161s] 
[10/23 17:37:50   161s] ** np local hotspot detection info verbose **
[10/23 17:37:50   161s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[10/23 17:37:50   161s] 
[10/23 17:37:50   161s] describeCongestion: hCong = 0.00 vCong = 0.00
[10/23 17:37:50   161s] Skipped repairing congestion.
[10/23 17:37:50   161s] (I)       ============= track Assignment ============
[10/23 17:37:50   161s] (I)       extract Global 3D Wires
[10/23 17:37:50   161s] (I)       Extract Global WL : time=0.00
[10/23 17:37:50   161s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[10/23 17:37:50   161s] (I)       track assignment initialization runtime=408 millisecond
[10/23 17:37:50   161s] (I)       #threads=1 for track assignment
[10/23 17:37:50   161s] (I)       track assignment kernel runtime=41721 millisecond
[10/23 17:37:50   161s] (I)       End Greedy Track Assignment
[10/23 17:37:50   161s] [NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 10421
[10/23 17:37:50   161s] [NR-eagl] Layer2(MET2)(V) length: 3.668830e+04um, number of vias: 13847
[10/23 17:37:50   161s] [NR-eagl] Layer3(MET3)(H) length: 4.771009e+04um, number of vias: 3017
[10/23 17:37:50   161s] [NR-eagl] Layer4(MET4)(V) length: 3.027247e+04um, number of vias: 1415
[10/23 17:37:50   161s] [NR-eagl] Layer5(MET5)(H) length: 2.238161e+04um, number of vias: 361
[10/23 17:37:50   161s] [NR-eagl] Layer6(METTP)(V) length: 7.412105e+03um, number of vias: 0
[10/23 17:37:50   161s] [NR-eagl] Total length: 1.444646e+05um, number of vias: 29061
[10/23 17:37:50   161s] End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
[10/23 17:37:50   161s] Start to check current routing status for nets...
[10/23 17:37:50   161s] Using hname+ instead name for net compare
[10/23 17:37:50   161s] Activating lazyNetListOrdering
[10/23 17:37:50   161s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[10/23 17:37:50   161s] All nets are already routed correctly.
[10/23 17:37:50   161s] End to check current routing status for nets (mem=1559.8M)
[10/23 17:37:50   161s] Extraction called for design 'z80_top_direct_n' of instances=2805 and nets=2499 using extraction engine 'preRoute' .
[10/23 17:37:50   161s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/23 17:37:50   161s] Type 'man IMPEXT-3530' for more detail.
[10/23 17:37:50   161s] PreRoute RC Extraction called for design z80_top_direct_n.
[10/23 17:37:50   161s] RC Extraction called in multi-corner(1) mode.
[10/23 17:37:50   161s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/23 17:37:50   161s] Type 'man IMPEXT-6197' for more detail.
[10/23 17:37:50   161s] RCMode: PreRoute
[10/23 17:37:50   161s]       RC Corner Indexes            0   
[10/23 17:37:50   161s] Capacitance Scaling Factor   : 1.00000 
[10/23 17:37:50   161s] Resistance Scaling Factor    : 1.00000 
[10/23 17:37:50   161s] Clock Cap. Scaling Factor    : 1.00000 
[10/23 17:37:50   161s] Clock Res. Scaling Factor    : 1.00000 
[10/23 17:37:50   161s] Shrink Factor                : 1.00000
[10/23 17:37:50   161s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/23 17:37:50   161s] Updating RC grid for preRoute extraction ...
[10/23 17:37:50   161s] Initializing multi-corner resistance tables ...
[10/23 17:37:50   161s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1559.797M)
[10/23 17:37:51   161s] Compute RC Scale Done ...
[10/23 17:37:51   161s] #################################################################################
[10/23 17:37:51   161s] # Design Stage: PreRoute
[10/23 17:37:51   161s] # Design Name: z80_top_direct_n
[10/23 17:37:51   161s] # Design Mode: 90nm
[10/23 17:37:51   161s] # Analysis Mode: MMMC Non-OCV 
[10/23 17:37:51   161s] # Parasitics Mode: No SPEF/RCDB
[10/23 17:37:51   161s] # Signoff Settings: SI Off 
[10/23 17:37:51   161s] #################################################################################
[10/23 17:37:51   161s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[10/23 17:37:51   161s] Calculate delays in Single mode...
[10/23 17:37:51   161s] Topological Sorting (CPU = 0:00:00.0, MEM = 1608.2M, InitMEM = 1608.2M)
[10/23 17:37:51   163s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/23 17:37:51   163s] End delay calculation. (MEM=2036.1 CPU=0:00:01.3 REAL=0:00:00.0)
[10/23 17:37:51   163s] *** CDM Built up (cpu=0:00:01.6  real=0:00:00.0  mem= 2036.1M) ***
[10/23 17:37:51   163s] *** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:00.0 totSessionCpu=0:02:43 mem=2036.1M)
[10/23 17:37:51   163s] 
[10/23 17:37:51   163s] ------------------------------------------------------------
[10/23 17:37:51   163s]      Summary (cpu=0.14min real=0.05min mem=1557.8M)                             
[10/23 17:37:51   163s] ------------------------------------------------------------
[10/23 17:37:51   163s] 
[10/23 17:37:51   163s] Setup views included:
[10/23 17:37:51   163s]  default_emulate_view 
[10/23 17:37:51   163s] 
[10/23 17:37:51   163s] +--------------------+---------+
[10/23 17:37:51   163s] |     Setup mode     |   all   |
[10/23 17:37:51   163s] +--------------------+---------+
[10/23 17:37:51   163s] |           WNS (ns):|  1.064  |
[10/23 17:37:51   163s] |           TNS (ns):|  0.000  |
[10/23 17:37:51   163s] |    Violating Paths:|    0    |
[10/23 17:37:51   163s] |          All Paths:|  1056   |
[10/23 17:37:51   163s] +--------------------+---------+
[10/23 17:37:51   163s] 
[10/23 17:37:51   163s] +----------------+-------------------------------+------------------+
[10/23 17:37:51   163s] |                |              Real             |       Total      |
[10/23 17:37:51   163s] |    DRVs        +------------------+------------+------------------|
[10/23 17:37:51   163s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[10/23 17:37:51   163s] +----------------+------------------+------------+------------------+
[10/23 17:37:51   163s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[10/23 17:37:51   163s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[10/23 17:37:51   163s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[10/23 17:37:51   163s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[10/23 17:37:51   163s] +----------------+------------------+------------+------------------+
[10/23 17:37:51   163s] 
[10/23 17:37:51   163s] Density: 75.854%
[10/23 17:37:51   163s] ------------------------------------------------------------
[10/23 17:37:51   163s] **opt_design ... cpu = 0:00:24, real = 0:00:16, mem = 1588.2M, totSessionCpu=0:02:43 **
[10/23 17:37:51   163s] *** Timing Is met
[10/23 17:37:51   163s] *** Check timing (0:00:00.0)
[10/23 17:37:51   163s] *** Timing Is met
[10/23 17:37:51   163s] *** Check timing (0:00:00.1)
[10/23 17:37:51   163s] Info: 28 top-level, potential tri-state nets excluded from IPO operation.
[10/23 17:37:51   163s] Info: 1 ideal net excluded from IPO operation.
[10/23 17:37:51   163s] Info: 1 clock net  excluded from IPO operation.
[10/23 17:37:52   163s] Begin: Area Reclaim Optimization
[10/23 17:37:54   165s] PhyDesignGrid: maxLocalDensity 0.98
[10/23 17:37:54   165s] #spOpts: mergeVia=F 
[10/23 17:37:54   166s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 75.85
[10/23 17:37:54   166s] +----------+---------+--------+--------+------------+--------+
[10/23 17:37:54   166s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[10/23 17:37:54   166s] +----------+---------+--------+--------+------------+--------+
[10/23 17:37:54   166s] |    75.85%|        -|   0.000|   0.000|   0:00:00.0| 2325.1M|
[10/23 17:37:54   166s] |    75.85%|        0|   0.000|   0.000|   0:00:00.0| 2325.1M|
[10/23 17:37:54   167s] |    75.84%|        4|   0.000|   0.000|   0:00:00.0| 2325.1M|
[10/23 17:37:54   167s] |    75.84%|        0|   0.000|   0.000|   0:00:00.0| 2325.1M|
[10/23 17:37:54   167s] +----------+---------+--------+--------+------------+--------+
[10/23 17:37:54   167s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 75.84
[10/23 17:37:54   167s] 
[10/23 17:37:54   167s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 4 **
[10/23 17:37:54   167s] --------------------------------------------------------------
[10/23 17:37:54   167s] |                                   | Total     | Sequential |
[10/23 17:37:54   167s] --------------------------------------------------------------
[10/23 17:37:54   167s] | Num insts resized                 |       4  |       1    |
[10/23 17:37:54   167s] | Num insts undone                  |       0  |       0    |
[10/23 17:37:54   167s] | Num insts Downsized               |       4  |       1    |
[10/23 17:37:54   167s] | Num insts Samesized               |       0  |       0    |
[10/23 17:37:54   167s] | Num insts Upsized                 |       0  |       0    |
[10/23 17:37:54   167s] | Num multiple commits+uncommits    |       0  |       -    |
[10/23 17:37:54   167s] --------------------------------------------------------------
[10/23 17:37:54   167s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:03.7) (real = 0:00:02.0) **
[10/23 17:37:54   167s] *** Starting refinePlace (0:02:47 mem=2361.1M) ***
[10/23 17:37:54   167s] Total net length = 1.211e+05 (5.876e+04 6.229e+04) (ext = 5.923e+03)
[10/23 17:37:54   167s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[10/23 17:37:54   167s] Type 'man IMPSP-5140' for more detail.
[10/23 17:37:54   167s] **WARN: (IMPSP-315):	Found 2805 instances insts with no PG Term connections.
[10/23 17:37:54   167s] Type 'man IMPSP-315' for more detail.
[10/23 17:37:54   167s] Starting refinePlace ...
[10/23 17:37:54   167s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/23 17:37:54   167s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/23 17:37:54   167s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2361.1MB) @(0:02:47 - 0:02:47).
[10/23 17:37:54   167s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/23 17:37:54   167s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2361.1MB
[10/23 17:37:54   167s] Statistics of distance of Instance movement in refine placement:
[10/23 17:37:54   167s]   maximum (X+Y) =         0.00 um
[10/23 17:37:54   167s]   mean    (X+Y) =         0.00 um
[10/23 17:37:54   167s] Total instances moved : 0
[10/23 17:37:54   167s] Summary Report:
[10/23 17:37:54   167s] Instances move: 0 (out of 2805 movable)
[10/23 17:37:54   167s] Mean displacement: 0.00 um
[10/23 17:37:54   167s] Max displacement: 0.00 um 
[10/23 17:37:54   167s] Total net length = 1.211e+05 (5.876e+04 6.229e+04) (ext = 5.923e+03)
[10/23 17:37:54   167s] Runtime: CPU: 0:00:00.0 [10/23 17:37:54   167s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2361.1MB) @(0:02:47 - 0:02:47).
REAL: 0:00:00.0 MEM: 2361.1MB
[10/23 17:37:54   167s] *** Finished refinePlace (0:02:47 mem=2361.1M) ***
[10/23 17:37:54   167s] *** maximum move = 0.00 um ***
[10/23 17:37:54   167s] *** Finished re-routing un-routed nets (2361.1M) ***
[10/23 17:37:55   167s] 
[10/23 17:37:55   167s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=2361.1M) ***
[10/23 17:37:55   167s] *** Finished Area Reclaim Optimization (cpu=0:00:04, real=0:00:03, mem=1635.82M, totSessionCpu=0:02:47).
[10/23 17:37:55   167s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[10/23 17:37:55   167s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[10/23 17:37:55   167s] [PSP] Started earlyGlobalRoute kernel
[10/23 17:37:55   167s] [PSP] Initial Peak syMemory usage = 1635.8 MB
[10/23 17:37:55   167s] (I)       Reading DB...
[10/23 17:37:55   167s] (I)       congestionReportName   : 
[10/23 17:37:55   167s] [NR-eagl] buildTerm2TermWires    : 1
[10/23 17:37:55   167s] [NR-eagl] doTrackAssignment      : 1
[10/23 17:37:55   167s] (I)       dumpBookshelfFiles     : 0
[10/23 17:37:55   167s] [NR-eagl] numThreads             : 1
[10/23 17:37:55   167s] [NR-eagl] honorMsvRouteConstraint: false
[10/23 17:37:55   167s] (I)       honorPin               : false
[10/23 17:37:55   167s] (I)       honorPinGuide          : true
[10/23 17:37:55   167s] (I)       honorPartition         : false
[10/23 17:37:55   167s] (I)       allowPartitionCrossover: false
[10/23 17:37:55   167s] (I)       honorSingleEntry       : true
[10/23 17:37:55   167s] (I)       honorSingleEntryStrong : true
[10/23 17:37:55   167s] (I)       handleViaSpacingRule   : false
[10/23 17:37:55   167s] (I)       PDConstraint           : none
[10/23 17:37:55   167s] [NR-eagl] honorClockSpecNDR      : 0
[10/23 17:37:55   167s] (I)       routingEffortLevel     : 3
[10/23 17:37:55   167s] [NR-eagl] minRouteLayer          : 2
[10/23 17:37:55   167s] [NR-eagl] maxRouteLayer          : 2147483647
[10/23 17:37:55   167s] (I)       numRowsPerGCell        : 1
[10/23 17:37:55   167s] (I)       speedUpLargeDesign     : 0
[10/23 17:37:55   167s] (I)       speedUpBlkViolationClean: 0
[10/23 17:37:55   167s] (I)       autoGCellMerging       : 1
[10/23 17:37:55   167s] (I)       multiThreadingTA       : 0
[10/23 17:37:55   167s] (I)       punchThroughDistance   : -1
[10/23 17:37:55   167s] (I)       blockedPinEscape       : 0
[10/23 17:37:55   167s] (I)       blkAwareLayerSwitching : 0
[10/23 17:37:55   167s] (I)       betterClockWireModeling: 0
[10/23 17:37:55   167s] (I)       scenicBound            : 1.15
[10/23 17:37:55   167s] (I)       maxScenicToAvoidBlk    : 100.00
[10/23 17:37:55   167s] (I)       source-to-sink ratio   : 0.00
[10/23 17:37:55   167s] (I)       targetCongestionRatio  : 1.00
[10/23 17:37:55   167s] (I)       layerCongestionRatio   : 0.70
[10/23 17:37:55   167s] (I)       m1CongestionRatio      : 0.10
[10/23 17:37:55   167s] (I)       m2m3CongestionRatio    : 0.70
[10/23 17:37:55   167s] (I)       pinAccessEffort        : 0.10
[10/23 17:37:55   167s] (I)       localRouteEffort       : 1.00
[10/23 17:37:55   167s] (I)       numSitesBlockedByOneVia: 8.00
[10/23 17:37:55   167s] (I)       supplyScaleFactorH     : 1.00
[10/23 17:37:55   167s] (I)       supplyScaleFactorV     : 1.00
[10/23 17:37:55   167s] (I)       highlight3DOverflowFactor: 0.00
[10/23 17:37:55   167s] (I)       skipTrackCommand             : 
[10/23 17:37:55   167s] (I)       readTROption           : true
[10/23 17:37:55   167s] (I)       extraSpacingBothSide   : false
[10/23 17:37:55   167s] [NR-eagl] numTracksPerClockWire  : 0
[10/23 17:37:55   167s] (I)       routeSelectedNetsOnly  : false
[10/23 17:37:55   167s] (I)       before initializing RouteDB syMemory usage = 1635.8 MB
[10/23 17:37:55   167s] (I)       starting read tracks
[10/23 17:37:55   167s] (I)       build grid graph
[10/23 17:37:55   167s] (I)       build grid graph start
[10/23 17:37:55   167s] (I)       build grid graph end
NR-eagl] Layer3 has single uniform track structure
[10/23 17:37:55   167s] [NR-eagl] Layer4 has single uniform track structure
[10/23 17:37:55   167s] [NR-eagl] Layer5 has single uniform track structure
[10/23 17:37:55   167s] [NR-eagl] Layer6 has single uniform track structure
[10/23 17:37:55   167s] (I)       Layer1   numNetMinLayer=2459
[10/23 17:37:55   167s] (I)       Layer2   numNetMinLayer=0
[10/23 17:37:55   167s] (I)       Layer3   numNetMinLayer=0
[10/23 17:37:55   167s] (I)       Layer4   numNetMinLayer=0
[10/23 17:37:55   167s] (I)       Layer5   numNetMinLayer=0
[10/23 17:37:55   167s] (I)       Layer6   numNetMinLayer=0
[10/23 17:37:55   167s] [NR-eagl] numViaLayers=5
[10/23 17:37:55   167s] (I)       end build via table
[10/23 17:37:55   167s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=878 numBumpBlks=0 numBoundaryFakeBlks=0
[10/23 17:37:55   167s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[10/23 17:37:55   167s] (I)       num ignored nets =0
[10/23 17:37:55   167s] (I)       readDataFromPlaceDB
[10/23 17:37:55   167s] (I)       Read net information..
[10/23 17:37:55   167s] [NR-eagl] Read numTotalNets=2459  numIgnoredNets=0
[10/23 17:37:55   167s] (I)       Read testcase time = 0.000 seconds
[10/23 17:37:55   167s] 
[10/23 17:37:55   167s] (I)       totalGlobalPin=10058, totalPins=10459
[10/23 17:37:55   167s] (I)       Model blockage into capacity
[10/23 17:37:55   167s] (I)       Read numBlocks=878  numPreroutedWires=0  numCapScreens=0
[10/23 17:37:55   167s] (I)       blocked area on Layer1 : 0  (0.00%)
[10/23 17:37:55   167s] (I)       blocked area on Layer2 : 11778378400  (13.94%)
[10/23 17:37:55   167s] (I)       blocked area on Layer3 : 0  (0.00%)
[10/23 17:37:55   167s] (I)       blocked area on Layer4 : 0  (0.00%)
[10/23 17:37:55   167s] (I)       blocked area on Layer5 : 0  (0.00%)
[10/23 17:37:55   167s] (I)       blocked area on Layer6 : 0  (0.00%)
[10/23 17:37:55   167s] (I)       Modeling time = 0.000 seconds
[10/23 17:37:55   167s] 
[10/23 17:37:55   167s] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[10/23 17:37:55   167s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1635.8 MB
[10/23 17:37:55   167s] (I)       Layer1  viaCost=200.00
[10/23 17:37:55   167s] (I)       Layer2  viaCost=100.00
[10/23 17:37:55   167s] (I)       Layer3  viaCost=100.00
[10/23 17:37:55   167s] (I)       Layer4  viaCost=100.00
[10/23 17:37:55   167s] (I)       Layer5  viaCost=200.00
[10/23 17:37:55   167s] (I)       ---------------------Grid Graph Info--------------------
[10/23 17:37:55   167s] (I)       routing area        :  (0, 0) - (292320, 289140)
[10/23 17:37:55   167s] (I)       core area           :  (3150, 3050) - (289170, 286090)
[10/23 17:37:55   167s] (I)       Site Width          :   630  (dbu)
[10/23 17:37:55   167s] (I)       Row Height          :  4880  (dbu)
[10/23 17:37:55   167s] (I)       GCell Width         :  4880  (dbu)
[10/23 17:37:55   167s] (I)       GCell Height        :  4880  (dbu)
[10/23 17:37:55   167s] (I)       grid                :    60    59     6
[10/23 17:37:55   167s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[10/23 17:37:55   167s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[10/23 17:37:55   167s] (I)       Default wire width  :   230   280   280   280   280   440
[10/23 17:37:55   167s] (I)       Default wire space  :   230   280   280   280   280   460
[10/23 17:37:55   167s] (I)       Default pitch size  :   460   630   610   630   610  1260
[10/23 17:37:55   167s] (I)       First Track Coord   :     0   315   610   315   610   945
[10/23 17:37:55   167s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[10/23 17:37:55   167s] (I)       Total num of tracks :     0   464   473   464   473   232
[10/23 17:37:55   167s] (I)       Num of masks        :     1     1     1     1     1     1
[10/23 17:37:55   167s] (I)       --------------------------------------------------------
[10/23 17:37:55   167s] 
[10/23 17:37:55   167s] (I)       After initializing earlyGlobalRoute syMemory usage = 1635.8 MB
[10/23 17:37:55   167s] (I)       Loading and dumping file time : 0.03 seconds
[10/23 17:37:55   167s] (I)       ============= Initialization =============
[10/23 17:37:55   167s] [NR-eagl] EstWL : 28287
[10/23 17:37:55   167s] 
[10/23 17:37:55   167s] (I)       total 2D Cap : 121894 = (56760 H, 65134 V)
[10/23 17:37:55   167s] (I)       botLay=Layer1  topLay=Layer6  numSeg=7672
[10/23 17:37:55   167s] (I)       ============  Phase 1a Route ============
[10/23 17:37:55   167s] (I)       Phase 1a runs 0.00 seconds
[10/23 17:37:55   167s] [NR-eagl] Usage: 28287 = (13914 H, 14373 V) = (24.51% H, 25.32% V) = (6.790e+04um H, 7.014e+04um V)
[10/23 17:37:55   167s] [NR-eagl] 
[10/23 17:37:55   167s] (I)       ============  Phase 1b Route ============
[10/23 17:37:55   167s] [NR-eagl] Usage: 28287 = (13914 H, 14373 V) = (24.51% H, 25.32% V) = (6.790e+04um H, 7.014e+04um V)
[10/23 17:37:55   167s] [NR-eagl] 
[10/23 17:37:55   167s] (I)       ============  Phase 1c Route ============
[10/23 17:37:55   167s] [NR-eagl] earlyGlobalRoute overflow: 0.73% H + 0.67% V
[10/23 17:37:55   167s] 
[10/23 17:37:55   167s] [NR-eagl] Usage: 28287 = (13914 H, 14373 V) = (24.51% H, 25.32% V) = (6.790e+04um H, 7.014e+04um V)
[10/23 17:37:55   167s] [NR-eagl] 
[10/23 17:37:55   167s] (I)       ============  Phase 1d Route ============
[10/23 17:37:55   167s] [NR-eagl] Usage: 28287 = (13914 H, 14373 V) = (24.51% H, 25.32% V) = (6.790e+04um H, 7.014e+04um V)
[10/23 17:37:55   167s] [NR-eagl] 
[10/23 17:37:55   167s] (I)       ============  Phase 1e Route ============
[10/23 17:37:55   167s] (I)       Phase 1e runs 0.00 seconds
[10/23 17:37:55   167s] [NR-eagl] Usage: 28287 = (13914 H, 14373 V) = (24.51% H, 25.32% V) = (6.790e+04um H, 7.014e+04um V)
[10/23 17:37:55   167s] [NR-eagl] 
[10/23 17:37:55   167s] (I)       ============  Phase 1l Route ============
[10/23 17:37:55   167s] [NR-eagl] earlyGlobalRoute overflow: 0.73% H + 0.67% V
[10/23 17:37:55   167s] 
[10/23 17:37:55   167s] (I)       dpBasedLA: time=0.00  totalOF=1008190  totalVia=23321  totalWL=28287  total(Via+WL)=51608 
[10/23 17:37:55   167s] (I)       Total Global Routing Runtime: 0.03 seconds
[10/23 17:37:55   167s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.40% H + 0.23% V
[10/23 17:37:55   167s] [NR-eagl] [10/23 17:37:55   167s] (I)       Overflow after earlyGlobalRoute 0.51% H + 0.25% V
[10/23 17:37:55   167s] 
============= track Assignment ============
[10/23 17:37:55   167s] (I)       extract Global 3D Wires
[10/23 17:37:55   167s] (I)       Extract Global WL : time=0.01
[10/23 17:37:55   167s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[10/23 17:37:55   167s] (I)       track assignment initialization runtime=337 millisecond
[10/23 17:37:55   167s] (I)       #threads=1 for track assignment
[10/23 17:37:55   167s] (I)       track assignment kernel runtime=40700 millisecond
[10/23 17:37:55   167s] (I)       End Greedy Track Assignment
[10/23 17:37:55   167s] [NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 10421
[10/23 17:37:55   167s] [NR-eagl] Layer2(MET2)(V) length: 3.665597e+04um, number of vias: 13838
[10/23 17:37:55   167s] [NR-eagl] Layer3(MET3)(H) length: 4.779869e+04um, number of vias: 3023
[10/23 17:37:55   167s] [NR-eagl] Layer4(MET4)(V) length: 3.034872e+04um, number of vias: 1408
[10/23 17:37:55   167s] [NR-eagl] Layer5(MET5)(H) length: 2.231572e+04um, number of vias: 359
[10/23 17:37:55   167s] [NR-eagl] Layer6(METTP)(V) length: 7.329755e+03um, number of vias: 0
[10/23 17:37:55   167s] [NR-eagl] Total length: 1.444489e+05um, number of vias: 29049
[10/23 17:37:55   168s] [NR-eagl] End Peak syMemory usage = 1626.8 MB
[10/23 17:37:55   168s] [NR-eagl] Early Global Router Kernel+IO runtime : 0.15 seconds
[10/23 17:37:55   168s] Extraction called for design 'z80_top_direct_n' of instances=2805 and nets=2499 using extraction engine 'preRoute' .
[10/23 17:37:55   168s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/23 17:37:55   168s] Type 'man IMPEXT-3530' for more detail.
[10/23 17:37:55   168s] PreRoute RC Extraction called for design z80_top_direct_n.
[10/23 17:37:55   168s] RC Extraction called in multi-corner(1) mode.
[10/23 17:37:55   168s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/23 17:37:55   168s] Type 'man IMPEXT-6197' for more detail.
[10/23 17:37:55   168s] RCMode: PreRoute
[10/23 17:37:55   168s]       RC Corner Indexes            0   
[10/23 17:37:55   168s] Capacitance Scaling Factor   : 1.00000 
[10/23 17:37:55   168s] Resistance Scaling Factor    : 1.00000 
[10/23 17:37:55   168s] Clock Cap. Scaling Factor    : 1.00000 
[10/23 17:37:55   168s] Clock Res. Scaling Factor    : 1.00000 
[10/23 17:37:55   168s] Shrink Factor                : 1.00000
[10/23 17:37:55   168s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/23 17:37:55   168s] Updating RC grid for preRoute extraction ...
[10/23 17:37:55   168s] Initializing multi-corner resistance tables ...
[10/23 17:37:55   168s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1626.777M)
[10/23 17:37:55   168s] Compute RC Scale Done ...
[10/23 17:37:55   168s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[10/23 17:37:55   168s] 
[10/23 17:37:55   168s] ** np local hotspot detection info verbose **
[10/23 17:37:55   168s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/23 17:37:55   168s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[10/23 17:37:55   168s] 
[10/23 17:37:55   168s] #################################################################################
[10/23 17:37:55   168s] # Design Stage: PreRoute
[10/23 17:37:55   168s] # Design Name: z80_top_direct_n
[10/23 17:37:55   168s] # Design Mode: 90nm
[10/23 17:37:55   168s] # Analysis Mode: MMMC Non-OCV 
[10/23 17:37:55   168s] # Parasitics Mode: No SPEF/RCDB
[10/23 17:37:55   168s] # Signoff Settings: SI Off 
[10/23 17:37:55   168s] #################################################################################
[10/23 17:37:55   168s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[10/23 17:37:55   168s] Calculate delays in Single mode...
[10/23 17:37:55   168s] Topological Sorting (CPU = 0:00:00.0, MEM = 1693.1M, InitMEM = 1693.1M)
[10/23 17:37:55   169s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/23 17:37:55   169s] End delay calculation. (MEM=2077.51 CPU=0:00:01.2 REAL=0:00:00.0)
[10/23 17:37:55   169s] *** CDM Built up (cpu=0:00:01.4  real=0:00:00.0  mem= 2077.5M) ***
[10/23 17:37:55   169s] Begin: GigaOpt postEco DRV Optimization
[10/23 17:37:55   169s] Info: 28 top-level, potential tri-state nets excluded from IPO operation.
[10/23 17:37:56   169s] Info: 1 ideal net excluded from IPO operation.
[10/23 17:37:56   169s] Info: 1 clock net  excluded from IPO operation.
[10/23 17:37:56   169s] PhyDesignGrid: maxLocalDensity 0.98
[10/23 17:37:56   169s] Core basic site is core
[10/23 17:37:56   169s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/23 17:37:57   170s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/23 17:37:57   170s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[10/23 17:37:57   170s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/23 17:37:57   170s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[10/23 17:37:57   170s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/23 17:37:57   170s] DEBUG: @coeDRVCandCache::init.
[10/23 17:37:57   170s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[10/23 17:37:57   171s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/23 17:37:57   171s] Info: violation cost 0.638375 (cap = 0.000000, tran = 0.638375, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/23 17:37:57   171s] |     4   |    27   |     0   |      0  |     0   |     0   |     0   |     0   | 1.06 |          0|          0|          0|  75.84  |            |           |
[10/23 17:37:57   171s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[10/23 17:37:57   171s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/23 17:37:57   171s] Info: violation cost 0.638375 (cap = 0.000000, tran = 0.638375, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/23 17:37:57   171s] |     4   |    27   |     0   |      0  |     0   |     0   |     0   |     0   | 1.06 |          0|          0|          0|  75.84  |   0:00:00.0|    2374.7M|
[10/23 17:37:57   171s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/23 17:37:57   171s] 
[10/23 17:37:57   171s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=2374.7M) ***
[10/23 17:37:57   171s] 
[10/23 17:37:57   171s] DEBUG: @coeDRVCandCache::cleanup.
[10/23 17:37:57   171s] End: GigaOpt postEco DRV Optimization
[10/23 17:37:57   171s] **INFO: Flow update: Design timing is met.
[10/23 17:37:57   171s] **INFO: Flow update: Design timing is met.
[10/23 17:37:57   171s] **INFO: Flow update: Design timing is met.
[10/23 17:37:57   171s] *** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
[10/23 17:37:57   171s] Start to check current routing status for nets...
[10/23 17:37:57   171s] Using hname+ instead name for net compare
[10/23 17:37:57   171s] Activating lazyNetListOrdering
[10/23 17:37:57   171s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[10/23 17:37:57   171s] All nets are already routed correctly.
[10/23 17:37:57   171s] End to check current routing status for nets (mem=2149.7M)
[10/23 17:37:57   171s] Compute RC Scale Done ...
[10/23 17:37:57   171s] **INFO: Flow update: Design timing is met.
[10/23 17:37:57   171s] Extraction called for design 'z80_top_direct_n' of instances=2805 and nets=2499 using extraction engine 'preRoute' .
[10/23 17:37:57   171s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/23 17:37:57   171s] Type 'man IMPEXT-3530' for more detail.
[10/23 17:37:57   171s] PreRoute RC Extraction called for design z80_top_direct_n.
[10/23 17:37:57   171s] RC Extraction called in multi-corner(1) mode.
[10/23 17:37:57   171s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/23 17:37:57   171s] Type 'man IMPEXT-6197' for more detail.
[10/23 17:37:57   171s] RCMode: PreRoute
[10/23 17:37:57   171s]       RC Corner Indexes            0   
[10/23 17:37:57   171s] Capacitance Scaling Factor   : 1.00000 
[10/23 17:37:57   171s] Resistance Scaling Factor    : 1.00000 
[10/23 17:37:57   171s] Clock Cap. Scaling Factor    : 1.00000 
[10/23 17:37:57   171s] Clock Res. Scaling Factor    : 1.00000 
[10/23 17:37:57   171s] Shrink Factor                : 1.00000
[10/23 17:37:57   171s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/23 17:37:57   171s] Updating RC grid for preRoute extraction ...
[10/23 17:37:57   171s] Initializing multi-corner resistance tables ...
[10/23 17:37:57   171s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2140.625M)
[10/23 17:37:57   171s] doiPBLastSyncSlave
[10/23 17:37:57   171s] #################################################################################
[10/23 17:37:57   171s] # Design Stage: PreRoute
[10/23 17:37:57   171s] # Design Name: z80_top_direct_n
[10/23 17:37:57   171s] # Design Mode: 90nm
[10/23 17:37:57   171s] # Analysis Mode: MMMC Non-OCV 
[10/23 17:37:57   171s] # Parasitics Mode: No SPEF/RCDB
[10/23 17:37:57   171s] # Signoff Settings: SI Off 
[10/23 17:37:57   171s] #################################################################################
[10/23 17:37:57   171s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[10/23 17:37:57   171s] Calculate delays in Single mode...
[10/23 17:37:57   171s] Topological Sorting (CPU = 0:00:00.0, MEM = 2149.7M, InitMEM = 2149.7M)
[10/23 17:37:57   173s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/23 17:37:57   173s] End delay calculation. (MEM=2117.66 CPU=0:00:01.3 REAL=0:00:00.0)
[10/23 17:37:57   173s] *** CDM Built up (cpu=0:00:01.6  real=0:00:00.0  mem= 2117.7M) ***
[10/23 17:37:57   173s] Effort level <high> specified for reg2reg path_group
[10/23 17:37:57   173s] Reported timing to dir ./timingReports
[10/23 17:37:57   173s] **opt_design ... cpu = 0:00:34, real = 0:00:22, mem = 1606.6M, totSessionCpu=0:02:53 **
[10/23 17:37:58   174s] 
[10/23 17:37:58   174s] ------------------------------------------------------------
[10/23 17:37:58   174s]      opt_design Final Summary                             
[10/23 17:37:58   174s] ------------------------------------------------------------
[10/23 17:37:58   174s] 
[10/23 17:37:58   174s] Setup views included:
[10/23 17:37:58   174s]  default_emulate_view 
[10/23 17:37:58   174s] 
[10/23 17:37:58   174s] +--------------------+---------+---------+---------+
[10/23 17:37:58   174s] |     Setup mode     |   all   | reg2reg | default |
[10/23 17:37:58   174s] +--------------------+---------+---------+---------+
[10/23 17:37:58   174s] |           WNS (ns):|  1.064  |  1.064  |  0.000  |
[10/23 17:37:58   174s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[10/23 17:37:58   174s] |    Violating Paths:|    0    |    0    |    0    |
[10/23 17:37:58   174s] |          All Paths:|  1056   |  1056   |    0    |
[10/23 17:37:58   174s] +--------------------+---------+---------+---------+
[10/23 17:37:58   174s] 
[10/23 17:37:58   174s] +----------------+-------------------------------+------------------+
[10/23 17:37:58   174s] |                |              Real             |       Total      |
[10/23 17:37:58   174s] |    DRVs        +------------------+------------+------------------|
[10/23 17:37:58   174s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[10/23 17:37:58   174s] +----------------+------------------+------------+------------------+
[10/23 17:37:58   174s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[10/23 17:37:58   174s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[10/23 17:37:58   174s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[10/23 17:37:58   174s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[10/23 17:37:58   174s] +----------------+------------------+------------+------------------+
[10/23 17:37:58   174s] 
[10/23 17:37:58   174s] Density: 75.839%
[10/23 17:37:58   174s] Routing Overflow: 0.51% H and 0.25% V
[10/23 17:37:58   174s] ------------------------------------------------------------
[10/23 17:37:58   174s] **opt_design ... cpu = 0:00:34, real = 0:00:23, mem = 1614.6M, totSessionCpu=0:02:54 **
[10/23 17:37:58   174s] *** Finished opt_design ***
[10/23 17:37:58   174s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/23 17:37:58   174s] UM:                                          0.000             1.064  final
[10/23 17:37:58   174s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/23 17:37:58   174s] UM:         36.55             25             0.000             1.064  opt_design_prects
[10/23 17:37:58   174s] 
[10/23 17:37:58   174s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:37.3 real=0:00:25.3)
[10/23 17:37:58   174s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:04.8 real=0:00:04.8)
[10/23 17:37:58   174s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:06.7 real=0:00:06.7)
[10/23 17:37:58   174s] 	OPT_RUNTIME:            reclaim (count =  3): (cpu=0:00:07.9 real=0:00:06.2)
[10/23 17:37:58   174s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:10.7 real=0:00:03.3)
[10/23 17:37:58   174s] 	OPT_RUNTIME:          phyUpdate (count =  1): (cpu=0:00:00.3 real=0:00:00.3)
[10/23 17:37:58   174s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:03.2 real=0:00:01.8)
[10/23 17:37:58   174s] Info: pop threads available for lower-level modules during optimization.
[10/23 17:37:58   174s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[10/23 17:37:58   174s] Type 'man IMPEXT-3493' for more detail.
[10/23 17:37:58   174s] Start to check current routing status for nets...
[10/23 17:37:58   174s] Using hname+ instead name for net compare
[10/23 17:37:58   174s] Activating lazyNetListOrdering
[10/23 17:37:58   174s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[10/23 17:37:58   174s] All nets are already routed correctly.
[10/23 17:37:58   174s] End to check current routing status for nets (mem=1593.0M)
[10/23 17:37:58   174s] Extraction called for design 'z80_top_direct_n' of instances=2805 and nets=2499 using extraction engine 'preRoute' .
[10/23 17:37:58   174s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/23 17:37:58   174s] Type 'man IMPEXT-3530' for more detail.
[10/23 17:37:58   174s] PreRoute RC Extraction called for design z80_top_direct_n.
[10/23 17:37:58   174s] RC Extraction called in multi-corner(1) mode.
[10/23 17:37:58   174s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/23 17:37:58   174s] Type 'man IMPEXT-6197' for more detail.
[10/23 17:37:58   174s] RCMode: PreRoute
[10/23 17:37:58   174s]       RC Corner Indexes            0   
[10/23 17:37:58   174s] Capacitance Scaling Factor   : 1.00000 
[10/23 17:37:58   174s] Resistance Scaling Factor    : 1.00000 
[10/23 17:37:58   174s] Clock Cap. Scaling Factor    : 1.00000 
[10/23 17:37:58   174s] Clock Res. Scaling Factor    : 1.00000 
[10/23 17:37:58   174s] Shrink Factor                : 1.00000
[10/23 17:37:58   174s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/23 17:37:58   174s] Updating RC grid for preRoute extraction ...
[10/23 17:37:58   174s] Initializing multi-corner resistance tables ...
[10/23 17:37:58   174s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1593.047M)
[10/23 17:37:58   174s] Effort level <high> specified for reg2reg path_group
[10/23 17:37:58   174s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[10/23 17:37:58   174s] #################################################################################
[10/23 17:37:58   174s] # Design Stage: PreRoute
[10/23 17:37:58   174s] # Design Name: z80_top_direct_n
[10/23 17:37:58   174s] # Design Mode: 90nm
[10/23 17:37:58   174s] # Analysis Mode: MMMC Non-OCV 
[10/23 17:37:58   174s] # Parasitics Mode: No SPEF/RCDB
[10/23 17:37:58   174s] # Signoff Settings: SI Off 
[10/23 17:37:58   174s] #################################################################################
[10/23 17:37:58   174s] Calculate delays in Single mode...
[10/23 17:37:58   174s] Topological Sorting (CPU = 0:00:00.0, MEM = 1554.1M, InitMEM = 1554.1M)
[10/23 17:37:59   176s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/23 17:37:59   176s] End delay calculation. (MEM=1979.98 CPU=0:00:01.3 REAL=0:00:01.0)
[10/23 17:37:59   176s] *** CDM Built up (cpu=0:00:01.4  real=0:00:01.0  mem= 1980.0M) ***
[10/23 17:37:59   176s] *** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:01.0 totSessionCpu=0:02:56 mem=1980.0M)
[10/23 17:37:59   176s] 
[10/23 17:37:59   176s] ------------------------------------------------------------
[10/23 17:37:59   176s]          time_design Summary                             
[10/23 17:37:59   176s] ------------------------------------------------------------
[10/23 17:37:59   176s] 
[10/23 17:37:59   176s] Setup views included:
[10/23 17:37:59   176s]  default_emulate_view 
[10/23 17:37:59   176s] 
[10/23 17:37:59   176s] +--------------------+---------+---------+---------+
[10/23 17:37:59   176s] |     Setup mode     |   all   | reg2reg | default |
[10/23 17:37:59   176s] +--------------------+---------+---------+---------+
[10/23 17:37:59   176s] |           WNS (ns):|  1.064  |  1.064  |  0.000  |
[10/23 17:37:59   176s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[10/23 17:37:59   176s] |    Violating Paths:|    0    |    0    |    0    |
[10/23 17:37:59   176s] |          All Paths:|  1056   |  1056   |    0    |
[10/23 17:37:59   176s] +--------------------+---------+---------+---------+
[10/23 17:37:59   176s] |default_emulate_view|  1.064  |  1.064  |  0.000  |
[10/23 17:37:59   176s] |                    |  0.000  |  0.000  |  0.000  |
[10/23 17:37:59   176s] |                    |    0    |    0    |    0    |
[10/23 17:37:59   176s] |                    |  1056   |  1056   |    0    |
[10/23 17:37:59   176s] +--------------------+---------+---------+---------+
[10/23 17:37:59   176s] 
[10/23 17:37:59   176s] +----------------+-------------------------------+------------------+
[10/23 17:37:59   176s] |                |              Real             |       Total      |
[10/23 17:37:59   176s] |    DRVs        +------------------+------------+------------------|
[10/23 17:37:59   176s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[10/23 17:37:59   176s] +----------------+------------------+------------+------------------+
[10/23 17:37:59   176s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[10/23 17:37:59   176s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[10/23 17:37:59   176s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[10/23 17:37:59   176s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[10/23 17:37:59   176s] +----------------+------------------+------------+------------------+
[10/23 17:37:59   176s] 
[10/23 17:37:59   176s] Density: 75.839%
[10/23 17:37:59   176s] Routing Overflow: 0.51% H and 0.25% V
[10/23 17:37:59   176s] ------------------------------------------------------------
[10/23 17:37:59   176s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/23 17:37:59   176s] UM:          2.69              1             0.000             1.064  time_design
[10/23 17:37:59   176s] Reported timing to dir ./timingReports
[10/23 17:37:59   176s] Total CPU time: 2.63 sec
[10/23 17:37:59   176s] Total Real time: 1.0 sec
[10/23 17:37:59   176s] Total Memory Usage: 1527.113281 Mbytes
[10/23 17:37:59   176s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[10/23 17:37:59   176s] (ccopt_design): create_ccopt_clock_tree_spec
[10/23 17:37:59   176s] Creating clock tree spec for modes (timing configs): default_emulate_constraint_mode
[10/23 17:37:59   176s] cts_extract_clock_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[10/23 17:37:59   177s] Summary for sequential cells idenfication: 
[10/23 17:37:59   177s] Identified SBFF number: 128
[10/23 17:37:59   177s] Identified MBFF number: 0
[10/23 17:37:59   177s] Not identified SBFF number: 0
[10/23 17:37:59   177s] Not identified MBFF number: 0
[10/23 17:37:59   177s] Number of sequential cells which are not FFs: 106
[10/23 17:37:59   177s] 
[10/23 17:38:00   177s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[10/23 17:38:00   177s] Analyzing clock structure... 
[10/23 17:38:00   177s] Analyzing clock structure done.
[10/23 17:38:00   177s] Extracting original clock gating for clock... 
[10/23 17:38:00   177s]   clock_tree clock contains 361 sinks and 0 clock gates.
[10/23 17:38:00   177s]   Extraction for clock complete.
[10/23 17:38:00   177s] Extracting original clock gating for clock done.
[10/23 17:38:00   177s] Checking clock tree convergence... 
[10/23 17:38:00   177s] Checking clock tree convergence done.
[10/23 17:38:00   177s] Preferred extra space for top nets is 0
[10/23 17:38:00   177s] Preferred extra space for trunk nets is 1
[10/23 17:38:00   177s] Preferred extra space for leaf nets is 1
[10/23 17:38:00   177s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property cts_change_fences_to_guides has been set to false.
[10/23 17:38:00   177s] Set place::cacheFPlanSiteMark to 1
[10/23 17:38:00   177s] #spOpts: no_cmu 
[10/23 17:38:00   177s] Core basic site is core
[10/23 17:38:00   177s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/23 17:38:00   177s] Begin checking placement ... (start mem=1520.1M, init mem=1520.1M)
[10/23 17:38:00   177s] *info: Placed = 2805          
[10/23 17:38:00   177s] *info: Unplaced = 0           
[10/23 17:38:00   177s] Placement Density:75.84%(61396/80955)
[10/23 17:38:00   177s] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1520.1M)
[10/23 17:38:00   177s] Validating CTS configuration... 
[10/23 17:38:00   177s]   Non-default CCOpt properties:
[10/23 17:38:00   177s]   preferred_extra_space is set for at least one key
[10/23 17:38:00   177s]   route_type is set for at least one key
[10/23 17:38:00   177s]   source_output_max_trans is set for at least one key
[10/23 17:38:00   177s]   target_max_trans_sdc is set for at least one key
[10/23 17:38:00   177s] setPlaceMode -congEffort high -ignoreScan false -reorderScan false
[10/23 17:38:00   177s] Core basic site is core
[10/23 17:38:00   177s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/23 17:38:00   177s]   Route type trimming info:
[10/23 17:38:00   177s]     No route type modifications were made.
[10/23 17:38:00   177s]   Clock tree balancer configuration for clock_tree clock:
[10/23 17:38:00   177s]   Non-default CCOpt properties for clock tree clock:
[10/23 17:38:00   177s]     route_type (leaf): default_route_type_leaf (default: default)
[10/23 17:38:00   177s]     route_type (trunk): default_route_type_nonleaf (default: default)
[10/23 17:38:00   177s]     route_type (top): default_route_type_nonleaf (default: default)
[10/23 17:38:00   177s] **WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells property has no usable full-cycle clock gates for power context:power_domain auto-default and effective power_domain auto-default. Gating limited for clock tree clock. You may be able to solve this problem by specifying a list of lib_cells to use with the cts_clock_gating_cells property.
[10/23 17:38:00   177s]   For power_domain auto-default and effective power_domain auto-default:
[10/23 17:38:00   177s]     Buffers:     BUX20 BUX16 BUX12 BUX8 BUX6 BUX4 BUX3 BUX2 BUX1 BUX0 
[10/23 17:38:00   177s]     Inverters:   INX20 INX16 INX12 INCX20 INX8 INCX16 INCX12 INX6 INX4 INX3 INX2 INX1 INX0 
[10/23 17:38:00   177s]     Clock gates: 
[10/23 17:38:00   177s]     Unblocked area available for placement of any clock cells in power_domain auto-default: 84521.405um^2
[10/23 17:38:00   177s]   Top Routing info:
[10/23 17:38:00   177s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[10/23 17:38:00   177s]     Unshielded; Mask Constraint: 0.
[10/23 17:38:00   177s]   Trunk Routing info:
[10/23 17:38:00   177s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[10/23 17:38:00   177s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[10/23 17:38:00   177s]   Leaf Routing info:
[10/23 17:38:00   177s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[10/23 17:38:00   177s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[10/23 17:38:00   177s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[10/23 17:38:01   178s]   For timing_corner default_emulate_delay_corner:setup, late:
[10/23 17:38:01   178s]     Slew time target (leaf):    0.500ns
[10/23 17:38:01   178s]     Slew time target (trunk):   0.500ns
[10/23 17:38:01   178s]     Slew time target (top):     0.500ns
[10/23 17:38:01   178s]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.112ns
[10/23 17:38:01   178s]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 2558.730um
[10/23 17:38:01   178s]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[10/23 17:38:01   178s]     Buffer    : {lib_cell:BUX20, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, maxDistance=2094.587um, maxSlew=0.325ns, speed=7293.130um per ns, cellArea=46.969um^2 per 1000um}
[10/23 17:38:02   180s]     Inverter  : {lib_cell:INX8, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, maxDistance=1364.112um, maxSlew=0.244ns, speed=7480.735um per ns, cellArea=22.538um^2 per 1000um}
[10/23 17:38:02   180s] **WARN: (IMPCCOPT-1041):	The cts_source_output_max_transition_time is set for clock_tree clock, but cts_source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.495.
[10/23 17:38:02   180s] Type 'man IMPCCOPT-1041' for more detail.
[10/23 17:38:02   180s]   Clock tree balancer configuration for skew_group clock/default_emulate_constraint_mode:
[10/23 17:38:02   180s]     Sources:                     pin CLK
[10/23 17:38:02   180s]     Total number of sinks:       361
[10/23 17:38:02   180s]     Delay constrained sinks:     361
[10/23 17:38:02   180s]     Non-leaf sinks:              0
[10/23 17:38:02   180s]     Ignore pins:                 0
[10/23 17:38:02   180s]    Timing corner default_emulate_delay_corner:setup.late:
[10/23 17:38:02   180s]     Skew target:                 0.112ns
[10/23 17:38:02   180s]   
[10/23 17:38:02   180s]   Via Selection for Estimated Routes (rule default):
[10/23 17:38:02   180s]   
[10/23 17:38:02   180s]   ---------------------------------------------------------------
[10/23 17:38:02   180s]   Layer    Via Cell      Res.      Cap.     RC       Top of Stack
[10/23 17:38:02   180s]   Range                  (Ohm)     (fF)     (fs)     Only
[10/23 17:38:02   180s]   ---------------------------------------------------------------
[10/23 17:38:02   180s]   M1-M2    VIA1_Y        20.000    0.000    0.000    false
[10/23 17:38:02   180s]   M2-M3    VIA2_small    20.000    0.000    0.000    false
[10/23 17:38:02   180s]   M2-M3    VIA2_south    20.000    0.000    0.000    true
[10/23 17:38:02   180s]   M3-M4    VIA3_small    20.000    0.000    0.000    false
[10/23 17:38:02   180s]   M3-M4    VIA3_west     20.000    0.000    0.000    true
[10/23 17:38:02   180s]   M4-M5    VIA4_small    20.000    0.000    0.000    false
[10/23 17:38:02   180s]   M4-M5    VIA4_south    20.000    0.000    0.000    true
[10/23 17:38:02   180s]   M5-M6    VIATP_X       13.000    0.000    0.000    false
[10/23 17:38:02   180s]   ---------------------------------------------------------------
[10/23 17:38:02   180s]   
[10/23 17:38:02   180s] Validating CTS configuration done.
[10/23 17:38:02   180s] Innovus will update I/O latencies
[10/23 17:38:02   180s] All good
[10/23 17:38:03   180s] Executing ccopt post-processing.
[10/23 17:38:03   180s] Synthesizing clock trees with CCOpt...
[10/23 17:38:03   180s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/23 17:38:03   180s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[10/23 17:38:03   180s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[10/23 17:38:03   180s] [NR-eagl] Started earlyGlobalRoute kernel
[10/23 17:38:03   180s] [NR-eagl] Initial Peak syMemory usage = 1612.4 MB
[10/23 17:38:03   180s] (I)       Reading DB...
[10/23 17:38:03   180s] (I)       congestionReportName   : 
[10/23 17:38:03   180s] [NR-eagl] buildTerm2TermWires    : 1
[10/23 17:38:03   180s] [NR-eagl] doTrackAssignment      : 1
[10/23 17:38:03   180s] (I)       dumpBookshelfFiles     : 0
[10/23 17:38:03   180s] [NR-eagl] numThreads             : 1
[10/23 17:38:03   180s] [NR-eagl] honorMsvRouteConstraint: false
[10/23 17:38:03   180s] (I)       honorPin               : false
[10/23 17:38:03   180s] (I)       honorPinGuide          : true
[10/23 17:38:03   180s] (I)       honorPartition         : false
[10/23 17:38:03   180s] (I)       allowPartitionCrossover: false
[10/23 17:38:03   180s] (I)       honorSingleEntry       : true
[10/23 17:38:03   180s] (I)       honorSingleEntryStrong : true
[10/23 17:38:03   180s] (I)       handleViaSpacingRule   : false
[10/23 17:38:03   180s] (I)       PDConstraint           : none
[10/23 17:38:03   180s] [NR-eagl] honorClockSpecNDR      : 0
[10/23 17:38:03   180s] (I)       routingEffortLevel     : 3
[10/23 17:38:03   180s] [NR-eagl] minRouteLayer          : 2
[10/23 17:38:03   180s] [NR-eagl] maxRouteLayer          : 2147483647
[10/23 17:38:03   180s] (I)       numRowsPerGCell        : 1
[10/23 17:38:03   180s] (I)       speedUpLargeDesign     : 0
[10/23 17:38:03   180s] (I)       speedUpBlkViolationClean: 0
[10/23 17:38:03   180s] (I)       autoGCellMerging       : 1
[10/23 17:38:03   180s] (I)       multiThreadingTA       : 0
[10/23 17:38:03   180s] (I)       punchThroughDistance   : -1
[10/23 17:38:03   180s] (I)       blockedPinEscape       : 0
[10/23 17:38:03   180s] (I)       blkAwareLayerSwitching : 0
[10/23 17:38:03   180s] (I)       betterClockWireModeling: 0
[10/23 17:38:03   180s] (I)       scenicBound            : 1.15
[10/23 17:38:03   180s] (I)       maxScenicToAvoidBlk    : 100.00
[10/23 17:38:03   180s] (I)       source-to-sink ratio   : 0.00
[10/23 17:38:03   180s] (I)       targetCongestionRatio  : 1.00
[10/23 17:38:03   180s] (I)       layerCongestionRatio   : 0.70
[10/23 17:38:03   180s] (I)       m1CongestionRatio      : 0.10
[10/23 17:38:03   180s] (I)       m2m3CongestionRatio    : 0.70
[10/23 17:38:03   180s] (I)       pinAccessEffort        : 0.10
[10/23 17:38:03   180s] (I)       localRouteEffort       : 1.00
[10/23 17:38:03   180s] (I)       numSitesBlockedByOneVia: 8.00
[10/23 17:38:03   180s] (I)       supplyScaleFactorH     : 1.00
[10/23 17:38:03   180s] (I)       supplyScaleFactorV     : 1.00
[10/23 17:38:03   180s] (I)       highlight3DOverflowFactor: 0.00
[10/23 17:38:03   180s] (I)       skipTrackCommand             : 
[10/23 17:38:03   180s] (I)       readTROption           : true
[10/23 17:38:03   180s] (I)       extraSpacingBothSide   : false
[10/23 17:38:03   180s] [NR-eagl] numTracksPerClockWire  : 0
[10/23 17:38:03   180s] (I)       routeSelectedNetsOnly  : false
[10/23 17:38:03   180s] (I)       before initializing RouteDB syMemory usage = 1612.4 MB
[10/23 17:38:03   180s] (I)       starting read tracks
[10/23 17:38:03   180s] (I)       build grid graph
[10/23 17:38:03   180s] (I)       build grid graph start
[10/23 17:38:03   180s] (I)       [10/23 17:38:03   180s] [NR-eagl] Layer1 has no routable track
[10/23 17:38:03   180s] [NR-eagl] Layer2 has single uniform track structure
[10/23 17:38:03   180s] [NR-eagl] Layer3 has single uniform track structure
[10/23 17:38:03   180s] [build grid graph end
NR-eagl] Layer4 has single uniform track structure
[10/23 17:38:03   180s] [NR-eagl] Layer5 has single uniform track structure
[10/23 17:38:03   180s] [NR-eagl] Layer6 has single uniform track structure
[10/23 17:38:03   180s] (I)       Layer1   numNetMinLayer=2459
[10/23 17:38:03   180s] (I)       Layer2   numNetMinLayer=0
[10/23 17:38:03   180s] (I)       Layer3   numNetMinLayer=0
[10/23 17:38:03   180s] (I)       Layer4   numNetMinLayer=0
[10/23 17:38:03   180s] (I)       Layer5   numNetMinLayer=0
[10/23 17:38:03   180s] (I)       Layer6   numNetMinLayer=0
[10/23 17:38:03   180s] [NR-eagl] numViaLayers=5
[10/23 17:38:03   180s] (I)       end build via table
[10/23 17:38:03   180s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=878 numBumpBlks=0 numBoundaryFakeBlks=0
[10/23 17:38:03   180s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[10/23 17:38:03   180s] (I)       num ignored nets =0
[10/23 17:38:03   180s] (I)       readDataFromPlaceDB
[10/23 17:38:03   180s] (I)       Read net information..
[10/23 17:38:03   180s] [NR-eagl] Read numTotalNets=2459  numIgnoredNets=0
[10/23 17:38:03   180s] (I)       Read testcase time = 0.000 seconds
[10/23 17:38:03   180s] 
[10/23 17:38:03   180s] (I)       totalGlobalPin=10058, totalPins=10459
[10/23 17:38:03   180s] (I)       Model blockage into capacity
[10/23 17:38:03   180s] (I)       Read numBlocks=878  numPreroutedWires=0  numCapScreens=0
[10/23 17:38:03   180s] (I)       blocked area on Layer1 : 0  (0.00%)
[10/23 17:38:03   180s] (I)       blocked area on Layer2 : 11778378400  (13.94%)
[10/23 17:38:03   180s] (I)       blocked area on Layer3 : 0  (0.00%)
[10/23 17:38:03   180s] (I)       blocked area on Layer4 : 0  (0.00%)
[10/23 17:38:03   180s] (I)       blocked area on Layer5 : 0  (0.00%)
[10/23 17:38:03   180s] (I)       blocked area on Layer6 : 0  (0.00%)
[10/23 17:38:03   180s] (I)       Modeling time = 0.000 seconds
[10/23 17:38:03   180s] 
[10/23 17:38:03   180s] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[10/23 17:38:03   180s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1612.4 MB
[10/23 17:38:03   180s] (I)       Layer1  viaCost=200.00
[10/23 17:38:03   180s] (I)       Layer2  viaCost=100.00
[10/23 17:38:03   180s] (I)       Layer3  viaCost=100.00
[10/23 17:38:03   180s] (I)       Layer4  viaCost=100.00
[10/23 17:38:03   180s] (I)       Layer5  viaCost=200.00
[10/23 17:38:03   180s] (I)       ---------------------Grid Graph Info--------------------
[10/23 17:38:03   180s] (I)       routing area        :  (0, 0) - (292320, 289140)
[10/23 17:38:03   180s] (I)       core area           :  (3150, 3050) - (289170, 286090)
[10/23 17:38:03   180s] (I)       Site Width          :   630  (dbu)
[10/23 17:38:03   180s] (I)       Row Height          :  4880  (dbu)
[10/23 17:38:03   180s] (I)       GCell Width         :  4880  (dbu)
[10/23 17:38:03   180s] (I)       GCell Height        :  4880  (dbu)
[10/23 17:38:03   180s] (I)       grid                :    60    59     6
[10/23 17:38:03   180s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[10/23 17:38:03   180s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[10/23 17:38:03   180s] (I)       Default wire width  :   230   280   280   280   280   440
[10/23 17:38:03   180s] (I)       Default wire space  :   230   280   280   280   280   460
[10/23 17:38:03   180s] (I)       Default pitch size  :   460   630   610   630   610  1260
[10/23 17:38:03   180s] (I)       First Track Coord   :     0   315   610   315   610   945
[10/23 17:38:03   180s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[10/23 17:38:03   180s] (I)       Total num of tracks :     0   464   473   464   473   232
[10/23 17:38:03   180s] (I)       Num of masks        :     1     1     1     1     1     1
[10/23 17:38:03   180s] (I)       --------------------------------------------------------
[10/23 17:38:03   180s] 
[10/23 17:38:03   180s] (I)       After initializing earlyGlobalRoute syMemory usage = 1612.4 MB
[10/23 17:38:03   180s] (I)       Loading and dumping file time : 0.03 seconds
[10/23 17:38:03   180s] (I)       ============= Initialization =============
[10/23 17:38:03   180s] [NR-eagl] EstWL : 28287
[10/23 17:38:03   180s] 
[10/23 17:38:03   180s] (I)       total 2D Cap : 121894 = (56760 H, 65134 V)
[10/23 17:38:03   180s] (I)       botLay=Layer1  topLay=Layer6  numSeg=7672
[10/23 17:38:03   180s] (I)       ============  Phase 1a Route ============
[10/23 17:38:03   180s] (I)       Phase 1a runs 0.00 seconds
[10/23 17:38:03   180s] [NR-eagl] Usage: 28287 = (13914 H, 14373 V) = (24.51% H, 25.32% V) = (6.790e+04um H, 7.014e+04um V)
[10/23 17:38:03   180s] [NR-eagl] 
[10/23 17:38:03   180s] (I)       ============  Phase 1b Route ============
[10/23 17:38:03   180s] [NR-eagl] Usage: 28287 = (13914 H, 14373 V) = (24.51% H, 25.32% V) = (6.790e+04um H, 7.014e+04um V)
[10/23 17:38:03   180s] [NR-eagl] 
[10/23 17:38:03   180s] (I)       [10/23 17:38:03   180s] [NR-eagl] earlyGlobalRoute overflow: 0.73% H + 0.67% V
[10/23 17:38:03   180s] 
============  Phase 1c Route ============
[10/23 17:38:03   180s] [NR-eagl] Usage: 28287 = (13914 H, 14373 V) = (24.51% H, 25.32% V) = (6.790e+04um H, 7.014e+04um V)
[10/23 17:38:03   180s] [NR-eagl] 
[10/23 17:38:03   180s] (I)       ============  Phase 1d Route ============
[10/23 17:38:03   180s] [NR-eagl] Usage: 28287 = (13914 H, 14373 V) = (24.51% H, 25.32% V) = (6.790e+04um H, 7.014e+04um V)
[10/23 17:38:03   180s] [NR-eagl] 
[10/23 17:38:03   180s] (I)       ============  Phase 1e Route ============
[10/23 17:38:03   180s] (I)       Phase 1e runs 0.00 seconds
[10/23 17:38:03   180s] [NR-eagl] Usage: 28287 = (13914 H, 14373 V) = (24.51% H, 25.32% V) = (6.790e+04um H, 7.014e+04um V)
[10/23 17:38:03   180s] [NR-eagl] 
[10/23 17:38:03   180s] (I)       [10/23 17:38:03   180s] [NR-eagl] earlyGlobalRoute overflow: 0.73% H + 0.67% V
[10/23 17:38:03   180s] 
============  Phase 1l Route ============
[10/23 17:38:03   180s] (I)       dpBasedLA: time=0.01  totalOF=1008190  totalVia=23321  totalWL=28287  total(Via+WL)=51608 
[10/23 17:38:03   180s] (I)       Total Global Routing Runtime: 0.03 seconds
[10/23 17:38:03   180s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.40% H + 0.23% V
[10/23 17:38:03   180s] [NR-eagl] Overflow after earlyGlobalRoute 0.51% H + 0.25% V
[10/23 17:38:03   180s] 
[10/23 17:38:03   180s] (I)       ============= track Assignment ============
[10/23 17:38:03   180s] (I)       extract Global 3D Wires
[10/23 17:38:03   180s] (I)       Extract Global WL : time=0.00
[10/23 17:38:03   180s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[10/23 17:38:03   180s] (I)       track assignment initialization runtime=417 millisecond
[10/23 17:38:03   180s] (I)       #threads=1 for track assignment
[10/23 17:38:03   180s] (I)       track assignment kernel runtime=44422 millisecond
[10/23 17:38:03   180s] (I)       End Greedy Track Assignment
[10/23 17:38:03   180s] [NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 10421
[10/23 17:38:03   180s] [NR-eagl] Layer2(MET2)(V) length: 3.665597e+04um, number of vias: 13838
[10/23 17:38:03   180s] [NR-eagl] Layer3(MET3)(H) length: 4.779869e+04um, number of vias: 3023
[10/23 17:38:03   180s] [NR-eagl] Layer4(MET4)(V) length: 3.034872e+04um, number of vias: 1408
[10/23 17:38:03   180s] [NR-eagl] Layer5(MET5)(H) length: 2.231572e+04um, number of vias: 359
[10/23 17:38:03   180s] [NR-eagl] Layer6(METTP)(V) length: 7.329755e+03um, number of vias: 0
[10/23 17:38:03   180s] [NR-eagl] Total length: 1.444489e+05um, number of vias: 29049
[10/23 17:38:03   180s] [NR-eagl] End Peak syMemory usage = 1612.4 MB
[10/23 17:38:03   180s] [NR-eagl] Early Global Router Kernel+IO runtime : 0.13 seconds
[10/23 17:38:03   180s] setPlaceMode -congEffort high -ignoreScan false -reorderScan false
[10/23 17:38:03   180s] Core basic site is core
[10/23 17:38:03   180s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/23 17:38:03   180s] Validating CTS configuration... 
[10/23 17:38:03   180s]   Non-default CCOpt properties:
[10/23 17:38:03   180s]   cts_merge_clock_gates is set for at least one key
[10/23 17:38:03   180s]   cts_merge_clock_logic is set for at least one key
[10/23 17:38:03   180s]   preferred_extra_space is set for at least one key
[10/23 17:38:03   180s]   route_type is set for at least one key
[10/23 17:38:03   180s]   source_output_max_trans is set for at least one key
[10/23 17:38:03   180s]   target_max_trans_sdc is set for at least one key
[10/23 17:38:03   180s]   Route type trimming info:
[10/23 17:38:03   180s]     No route type modifications were made.
[10/23 17:38:03   180s]   Clock tree balancer configuration for clock_tree clock:
[10/23 17:38:03   180s]   Non-default CCOpt properties for clock tree clock:
[10/23 17:38:03   180s]     cts_merge_clock_gates: true (default: false)
[10/23 17:38:03   180s]     cts_merge_clock_logic: true (default: false)
[10/23 17:38:03   180s]     route_type (leaf): default_route_type_leaf (default: default)
[10/23 17:38:03   180s]     route_type (trunk): default_route_type_nonleaf (default: default)
[10/23 17:38:03   180s]     route_type (top): default_route_type_nonleaf (default: default)
[10/23 17:38:03   180s] **WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells property has no usable full-cycle clock gates for power context:power_domain auto-default and effective power_domain auto-default. Gating limited for clock tree clock. You may be able to solve this problem by specifying a list of lib_cells to use with the cts_clock_gating_cells property.
[10/23 17:38:03   180s]   For power_domain auto-default and effective power_domain auto-default:
[10/23 17:38:03   180s]     Buffers:     BUX20 BUX16 BUX12 BUX8 BUX6 BUX4 BUX3 BUX2 BUX1 BUX0 
[10/23 17:38:03   180s]     Inverters:   INX20 INX16 INX12 INCX20 INX8 INCX16 INCX12 INX6 INX4 INX3 INX2 INX1 INX0 
[10/23 17:38:03   180s]     Clock gates: 
[10/23 17:38:03   180s]     Unblocked area available for placement of any clock cells in power_domain auto-default: 84521.405um^2
[10/23 17:38:03   180s]   Top Routing info:
[10/23 17:38:03   180s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[10/23 17:38:03   180s]     Unshielded; Mask Constraint: 0.
[10/23 17:38:03   180s]   Trunk Routing info:
[10/23 17:38:03   180s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[10/23 17:38:03   180s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[10/23 17:38:03   180s]   Leaf Routing info:
[10/23 17:38:03   180s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[10/23 17:38:03   180s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[10/23 17:38:03   180s] Updating RC grid for preRoute extraction ...
[10/23 17:38:03   180s] Initializing multi-corner resistance tables ...
[10/23 17:38:03   180s]   For timing_corner default_emulate_delay_corner:setup, late:
[10/23 17:38:03   180s]     Slew time target (leaf):    0.500ns
[10/23 17:38:03   180s]     Slew time target (trunk):   0.500ns
[10/23 17:38:03   180s]     Slew time target (top):     0.500ns
[10/23 17:38:03   180s]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.112ns
[10/23 17:38:03   180s]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 2558.730um
[10/23 17:38:03   180s]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[10/23 17:38:04   181s]     Buffer    : {lib_cell:BUX20, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, maxDistance=2094.587um, maxSlew=0.325ns, speed=7293.130um per ns, cellArea=46.969um^2 per 1000um}
[10/23 17:38:05   182s]     Inverter  : {lib_cell:INX8, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, maxDistance=1364.112um, maxSlew=0.244ns, speed=7480.735um per ns, cellArea=22.538um^2 per 1000um}
[10/23 17:38:05   182s] **WARN: (IMPCCOPT-1041):	The cts_source_output_max_transition_time is set for clock_tree clock, but cts_source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.495.
[10/23 17:38:05   182s] Type 'man IMPCCOPT-1041' for more detail.
[10/23 17:38:05   182s]   Clock tree balancer configuration for skew_group clock/default_emulate_constraint_mode:
[10/23 17:38:05   182s]     Sources:                     pin CLK
[10/23 17:38:05   182s]     Total number of sinks:       361
[10/23 17:38:05   182s]     Delay constrained sinks:     361
[10/23 17:38:05   182s]     Non-leaf sinks:              0
[10/23 17:38:05   182s]     Ignore pins:                 0
[10/23 17:38:05   182s]    Timing corner default_emulate_delay_corner:setup.late:
[10/23 17:38:05   182s]     Skew target:                 0.112ns
[10/23 17:38:05   182s]   
[10/23 17:38:05   182s]   Via Selection for Estimated Routes (rule default):
[10/23 17:38:05   182s]   
[10/23 17:38:05   182s]   ---------------------------------------------------------------
[10/23 17:38:05   182s]   Layer    Via Cell      Res.      Cap.     RC       Top of Stack
[10/23 17:38:05   182s]   Range                  (Ohm)     (fF)     (fs)     Only
[10/23 17:38:05   182s]   ---------------------------------------------------------------
[10/23 17:38:05   182s]   M1-M2    VIA1_Y        20.000    0.000    0.000    false
[10/23 17:38:05   182s]   M2-M3    VIA2_small    20.000    0.000    0.000    false
[10/23 17:38:05   182s]   M2-M3    VIA2_south    20.000    0.000    0.000    true
[10/23 17:38:05   182s]   M3-M4    VIA3_small    20.000    0.000    0.000    false
[10/23 17:38:05   182s]   M3-M4    VIA3_west     20.000    0.000    0.000    true
[10/23 17:38:05   182s]   M4-M5    VIA4_small    20.000    0.000    0.000    false
[10/23 17:38:05   182s]   M4-M5    VIA4_south    20.000    0.000    0.000    true
[10/23 17:38:05   182s]   M5-M6    VIATP_X       13.000    0.000    0.000    false
[10/23 17:38:05   182s]   ---------------------------------------------------------------
[10/23 17:38:05   182s]   
[10/23 17:38:05   182s] Validating CTS configuration done.
[10/23 17:38:05   182s] Adding driver cell for primary IO roots...
[10/23 17:38:05   182s] Maximizing clock DAG abstraction... 
[10/23 17:38:05   182s] Maximizing clock DAG abstraction done.
[10/23 17:38:05   182s] Synthesizing clock trees... 
[10/23 17:38:05   182s]   Merging duplicate siblings in DAG... 
[10/23 17:38:05   182s]     Resynthesising clock tree into netlist... 
[10/23 17:38:05   182s]     Resynthesising clock tree into netlist done.
[10/23 17:38:05   182s]     Summary of the merge of duplicate siblings
[10/23 17:38:05   182s]     
[10/23 17:38:05   182s]     ----------------------------------------------------------
[10/23 17:38:05   182s]     Description                          Number of occurrences
[10/23 17:38:05   182s]     ----------------------------------------------------------
[10/23 17:38:05   182s]     Total clock gates                              0
[10/23 17:38:05   182s]     Globally unique enables                        0
[10/23 17:38:05   182s]     Potentially mergeable clock gates              0
[10/23 17:38:05   182s]     Actually merged                                0
[10/23 17:38:05   182s]     ----------------------------------------------------------
[10/23 17:38:05   182s]     
[10/23 17:38:05   182s]     
[10/23 17:38:05   182s]     Disconnecting clock tree from netlist... 
[10/23 17:38:05   182s]     Disconnecting clock tree from netlist done.
[10/23 17:38:05   182s]   Merging duplicate siblings in DAG done.
[10/23 17:38:05   182s]   Clustering... 
[10/23 17:38:05   182s]     Clock DAG stats before clustering:
[10/23 17:38:05   182s]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[10/23 17:38:05   182s]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/23 17:38:05   182s]     Clustering clock_tree clock... 
[10/23 17:38:05   182s]     Clustering clock_tree clock done.
[10/23 17:38:05   182s]     Clock DAG stats after bottom-up phase:
[10/23 17:38:05   182s]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[10/23 17:38:05   182s]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/23 17:38:05   182s]     Legalizing clock trees... 
[10/23 17:38:05   182s]       Resynthesising clock tree into netlist... 
[10/23 17:38:05   182s]       Resynthesising clock tree into netlist done.
[10/23 17:38:05   182s] *** Starting refinePlace (0:03:02 mem=1612.4M) ***
[10/23 17:38:05   182s] Total net length = 1.210e+05 (5.877e+04 6.228e+04) (ext = 5.922e+03)
[10/23 17:38:05   182s] Starting refinePlace ...
[10/23 17:38:05   182s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/23 17:38:05   182s] default core: bins with density >  0.75 = 69.4 % ( 25 / 36 )
[10/23 17:38:05   182s] Density distribution unevenness ratio = 6.421%
[10/23 17:38:05   182s]   Spread Effort: high, pre-route mode, useDDP on.
[10/23 17:38:05   182s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1612.4MB) @(0:03:02 - 0:03:02).
[10/23 17:38:05   182s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/23 17:38:05   182s] wireLenOptFixPriorityInst 361 inst fixed
[10/23 17:38:05   182s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/23 17:38:05   182s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1612.4MB) @(0:03:02 - 0:03:02).
[10/23 17:38:05   182s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/23 17:38:05   182s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1612.4MB
[10/23 17:38:05   182s] Statistics of distance of Instance movement in refine placement:
[10/23 17:38:05   182s]   maximum (X+Y) =         0.00 um
[10/23 17:38:05   182s]   mean    (X+Y) =         0.00 um
[10/23 17:38:05   182s] Total instances moved : 0
0.00 um
[10/23 17:38:05   182s] Max displacement: 0.00 um 
[10/23 17:38:05   182s] Total net length = 1.210e+05 (5.877e+04 6.228e+04) (ext = 5.922e+03)
[10/23 17:38:05   182s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1612.4MB
[10/23 17:38:05   182s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1612.4MB) @(0:03:02 - 0:03:02).
[10/23 17:38:05   182s] *** Finished refinePlace (0:03:02 mem=1612.4M) ***
[10/23 17:38:05   183s]       Disconnecting clock tree from netlist... 
[10/23 17:38:05   183s]       Disconnecting clock tree from netlist done.
[10/23 17:38:06   183s]       
[10/23 17:38:06   183s]       Clock tree legalization - Histogram:
[10/23 17:38:06   183s]       ====================================
[10/23 17:38:06   183s]       
[10/23 17:38:06   183s]       --------------------------------
[10/23 17:38:06   183s]       Movement (um)    Number of cells
[10/23 17:38:06   183s]       --------------------------------
[10/23 17:38:06   183s]         (empty table)
[10/23 17:38:06   183s]       --------------------------------
[10/23 17:38:06   183s]       
[10/23 17:38:06   183s]       
[10/23 17:38:06   183s]       Clock tree legalization - There are no Movements:
[10/23 17:38:06   183s]       =================================================
[10/23 17:38:06   183s]       
[10/23 17:38:06   183s]       ---------------------------------------------
[10/23 17:38:06   183s]       Movement (um)    Desired     Achieved    Node
[10/23 17:38:06   183s]                        location    location    
[10/23 17:38:06   183s]       ---------------------------------------------
[10/23 17:38:06   183s]         (empty table)
[10/23 17:38:06   183s]       ---------------------------------------------
[10/23 17:38:06   183s]       
[10/23 17:38:06   183s]     Legalizing clock trees done.
[10/23 17:38:06   183s]     Clock DAG stats after 'Clustering':
[10/23 17:38:06   183s]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[10/23 17:38:06   183s]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/23 17:38:06   183s]       wire lengths   : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[10/23 17:38:06   183s]       capacitance    : wire=0.000pF, gate=0.000pF, total=0.000pF
[10/23 17:38:06   183s]       net violations : none
[10/23 17:38:06   183s]     Clock tree state after 'Clustering':
[10/23 17:38:06   183s]       clock_tree clock: worst slew is leaf(0.500),trunk(nil),top(nil), margined worst slew is leaf(0.500),trunk(nil),top(nil)
[10/23 17:38:06   183s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.112, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/23 17:38:06   183s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/23 17:38:06   183s]   Clustering done.
[10/23 17:38:06   183s]   Resynthesising clock tree into netlist... 
[10/23 17:38:06   183s]   Resynthesising clock tree into netlist done.
[10/23 17:38:06   183s]   Updating congestion map to accurately time the clock tree... 
[10/23 17:38:06   183s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"... Extraction called for design 'z80_top_direct_n' of instances=2805 and nets=2499 using extraction engine 'preRoute' .
[10/23 17:38:06   183s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/23 17:38:06   183s] Type 'man IMPEXT-3530' for more detail.
[10/23 17:38:06   183s] PreRoute RC Extraction called for design z80_top_direct_n.
[10/23 17:38:06   183s] RC Extraction called in multi-corner(1) mode.
[10/23 17:38:06   183s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/23 17:38:06   183s] Type 'man IMPEXT-6197' for more detail.
[10/23 17:38:06   183s] RCMode: PreRoute
[10/23 17:38:06   183s]       RC Corner Indexes            0   
[10/23 17:38:06   183s] Capacitance Scaling Factor   : 1.00000 
[10/23 17:38:06   183s] Resistance Scaling Factor    : 1.00000 
[10/23 17:38:06   183s] Clock Cap. Scaling Factor    : 1.00000 
[10/23 17:38:06   183s] Clock Res. Scaling Factor    : 1.00000 
[10/23 17:38:06   183s] Shrink Factor                : 1.00000
[10/23 17:38:06   183s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/23 17:38:06   183s] Updating RC grid for preRoute extraction ...
[10/23 17:38:06   183s] Initializing multi-corner resistance tables ...
[10/23 17:38:06   183s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1612.355M)
[10/23 17:38:06   183s] 
[10/23 17:38:06   183s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[10/23 17:38:06   183s]   Updating congestion map to accurately time the clock tree done.
[10/23 17:38:06   183s]   Disconnecting clock tree from netlist... 
[10/23 17:38:06   183s]   Disconnecting clock tree from netlist done.
[10/23 17:38:06   183s]   Clock DAG stats After congestion update:
[10/23 17:38:06   183s]     cell counts    : b=0, i=0, cg=0, l=0, total=0
[10/23 17:38:06   183s]     cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/23 17:38:06   183s]     wire lengths   : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[10/23 17:38:06   183s]     capacitance    : wire=0.000pF, gate=0.000pF, total=0.000pF
[10/23 17:38:06   183s]     net violations : none
[10/23 17:38:06   183s]   Clock tree state After congestion update:
[10/23 17:38:06   183s]     clock_tree clock: worst slew is leaf(0.500),trunk(nil),top(nil), margined worst slew is leaf(0.500),trunk(nil),top(nil)
[10/23 17:38:06   183s]     skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.112, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/23 17:38:06   183s]   Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/23 17:38:06   183s]   Fixing clock tree slew time and max cap violations... 
[10/23 17:38:06   183s]     Fixing clock tree overload: 
[10/23 17:38:06   183s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[10/23 17:38:06   183s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[10/23 17:38:06   183s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[10/23 17:38:06   183s]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[10/23 17:38:06   183s]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/23 17:38:06   183s]       wire lengths   : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[10/23 17:38:06   183s]       capacitance    : wire=0.000pF, gate=0.000pF, total=0.000pF
[10/23 17:38:06   183s]       net violations : none
[10/23 17:38:06   183s]     Clock tree state after 'Fixing clock tree slew time and max cap violations':
[10/23 17:38:06   183s]       clock_tree clock: worst slew is leaf(0.500),trunk(nil),top(nil), margined worst slew is leaf(0.500),trunk(nil),top(nil)
[10/23 17:38:06   183s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.112, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/23 17:38:06   183s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/23 17:38:06   183s]   Fixing clock tree slew time and max cap violations done.
[10/23 17:38:06   183s]   Fixing clock tree slew time and max cap violations - detailed pass... 
[10/23 17:38:06   183s]     Fixing clock tree overload: 
[10/23 17:38:06   183s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[10/23 17:38:06   183s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[10/23 17:38:06   183s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[10/23 17:38:06   183s]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[10/23 17:38:06   183s]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/23 17:38:06   183s]       wire lengths   : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[10/23 17:38:06   183s]       capacitance    : wire=0.000pF, gate=0.000pF, total=0.000pF
[10/23 17:38:06   183s]       net violations : none
[10/23 17:38:06   183s]     Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
[10/23 17:38:06   183s]       clock_tree clock: worst slew is leaf(0.500),trunk(nil),top(nil), margined worst slew is leaf(0.500),trunk(nil),top(nil)
[10/23 17:38:06   183s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.112, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/23 17:38:06   183s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/23 17:38:06   183s]   Fixing clock tree slew time and max cap violations - detailed pass done.
[10/23 17:38:06   183s]   Removing unnecessary root buffering... 
[10/23 17:38:06   183s]     Clock DAG stats after 'Removing unnecessary root buffering':
[10/23 17:38:06   183s]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[10/23 17:38:06   183s]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/23 17:38:06   183s]       wire lengths   : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[10/23 17:38:06   183s]       capacitance    : wire=0.000pF, gate=0.000pF, total=0.000pF
[10/23 17:38:06   183s]       net violations : none
[10/23 17:38:06   183s]     Clock tree state after 'Removing unnecessary root buffering':
[10/23 17:38:06   183s]       clock_tree clock: worst slew is leaf(0.500),trunk(nil),top(nil), margined worst slew is leaf(0.500),trunk(nil),top(nil)
[10/23 17:38:06   183s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.112, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/23 17:38:06   183s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/23 17:38:06   183s]   Removing unnecessary root buffering done.
[10/23 17:38:06   183s]   Equalizing net lengths... 
[10/23 17:38:06   183s]     Clock DAG stats after 'Equalizing net lengths':
[10/23 17:38:06   183s]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[10/23 17:38:06   183s]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/23 17:38:06   183s]       wire lengths   : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[10/23 17:38:06   183s]       capacitance    : wire=0.000pF, gate=0.000pF, total=0.000pF
[10/23 17:38:06   183s]       net violations : none
[10/23 17:38:06   183s]     Clock tree state after 'Equalizing net lengths':
[10/23 17:38:06   183s]       clock_tree clock: worst slew is leaf(0.500),trunk(nil),top(nil), margined worst slew is leaf(0.500),trunk(nil),top(nil)
[10/23 17:38:06   183s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.112, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/23 17:38:06   183s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/23 17:38:06   183s]   Equalizing net lengths done.
[10/23 17:38:06   183s]   Reducing insertion delay 1... 
[10/23 17:38:06   183s]     Clock DAG stats after 'Reducing insertion delay 1':
[10/23 17:38:06   183s]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[10/23 17:38:06   183s]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/23 17:38:06   183s]       wire lengths   : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[10/23 17:38:06   183s]       capacitance    : wire=0.000pF, gate=0.000pF, total=0.000pF
[10/23 17:38:06   183s]       net violations : none
[10/23 17:38:06   183s]     Clock tree state after 'Reducing insertion delay 1':
[10/23 17:38:06   183s]       clock_tree clock: worst slew is leaf(0.500),trunk(nil),top(nil), margined worst slew is leaf(0.500),trunk(nil),top(nil)
[10/23 17:38:06   183s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.112, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/23 17:38:06   183s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/23 17:38:06   183s]   Reducing insertion delay 1 done.
[10/23 17:38:06   183s]   Removing longest path buffering... 
[10/23 17:38:06   183s]     Clock DAG stats after removing longest path buffering:
[10/23 17:38:06   183s]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[10/23 17:38:06   183s]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/23 17:38:06   183s]       wire lengths   : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[10/23 17:38:06   183s]       capacitance    : wire=0.000pF, gate=0.000pF, total=0.000pF
[10/23 17:38:06   183s]       net violations : none
[10/23 17:38:06   183s]     Clock tree state after removing longest path buffering:
[10/23 17:38:06   183s]       clock_tree clock: worst slew is leaf(0.500),trunk(nil),top(nil), margined worst slew is leaf(0.500),trunk(nil),top(nil)
[10/23 17:38:06   183s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.112, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/23 17:38:06   183s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/23 17:38:06   183s]     Clock DAG stats after 'Removing longest path buffering':
[10/23 17:38:06   183s]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[10/23 17:38:06   183s]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/23 17:38:06   183s]       wire lengths   : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[10/23 17:38:06   183s]       capacitance    : wire=0.000pF, gate=0.000pF, total=0.000pF
[10/23 17:38:06   183s]       net violations : none
[10/23 17:38:06   183s]     Clock tree state after 'Removing longest path buffering':
[10/23 17:38:06   183s]       clock_tree clock: worst slew is leaf(0.500),trunk(nil),top(nil), margined worst slew is leaf(0.500),trunk(nil),top(nil)
[10/23 17:38:06   183s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.112, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/23 17:38:06   183s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/23 17:38:06   183s]   Removing longest path buffering done.
[10/23 17:38:06   183s]   Reducing insertion delay 2... 
[10/23 17:38:06   183s]     Path optimization required 0 stage delay updates 
[10/23 17:38:06   183s]     Clock DAG stats after 'Reducing insertion delay 2':
[10/23 17:38:06   183s]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[10/23 17:38:06   183s]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/23 17:38:06   183s]       wire lengths   : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[10/23 17:38:06   183s]       capacitance    : wire=0.000pF, gate=0.000pF, total=0.000pF
[10/23 17:38:06   183s]       net violations : none
[10/23 17:38:06   183s]     Clock tree state after 'Reducing insertion delay 2':
[10/23 17:38:06   183s]       clock_tree clock: worst slew is leaf(0.500),trunk(nil),top(nil), margined worst slew is leaf(0.500),trunk(nil),top(nil)
[10/23 17:38:06   183s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.112, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/23 17:38:06   183s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/23 17:38:06   183s]   Reducing insertion delay 2 done.
[10/23 17:38:06   183s]   Reducing clock tree power 1... 
[10/23 17:38:06   183s]     Resizing gates: 
[10/23 17:38:06   183s]     Resizing gates: ... 20% ... 40% ..
[10/23 17:38:06   183s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[10/23 17:38:06   183s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[10/23 17:38:06   183s]     Clock DAG stats after 'Reducing clock tree power 1':
[10/23 17:38:06   183s]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[10/23 17:38:06   183s]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/23 17:38:06   183s]       wire lengths   : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[10/23 17:38:06   183s]       capacitance    : wire=0.000pF, gate=0.000pF, total=0.000pF
[10/23 17:38:06   183s]       net violations : none
[10/23 17:38:06   183s]     Clock tree state after 'Reducing clock tree power 1':
[10/23 17:38:06   183s]       clock_tree clock: worst slew is leaf(0.500),trunk(nil),top(nil), margined worst slew is leaf(0.500),trunk(nil),top(nil)
[10/23 17:38:06   183s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.112, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/23 17:38:06   183s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/23 17:38:06   183s]   Reducing clock tree power 1 done.
[10/23 17:38:06   183s]   Reducing clock tree power 2... 
[10/23 17:38:06   183s]     Path optimization required 0 stage delay updates 
[10/23 17:38:06   183s]     Clock DAG stats after 'Reducing clock tree power 2':
[10/23 17:38:06   183s]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[10/23 17:38:06   183s]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/23 17:38:06   183s]       wire lengths   : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[10/23 17:38:06   183s]       capacitance    : wire=0.000pF, gate=0.000pF, total=0.000pF
[10/23 17:38:06   183s]       net violations : none
[10/23 17:38:06   183s]     Clock tree state after 'Reducing clock tree power 2':
[10/23 17:38:06   183s]       clock_tree clock: worst slew is leaf(0.500),trunk(nil),top(nil), margined worst slew is leaf(0.500),trunk(nil),top(nil)
[10/23 17:38:06   183s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.112, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/23 17:38:06   183s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/23 17:38:06   183s]   Reducing clock tree power 2 done.
[10/23 17:38:06   183s]   Approximately balancing fragments step... 
[10/23 17:38:06   183s]     Resolving skew group constraints... 
[10/23 17:38:06   183s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 23 variables and 49 constraints; tolerance 1
[10/23 17:38:06   183s]     Resolving skew group constraints done.
[10/23 17:38:06   183s]     Approximately balancing fragments... 
[10/23 17:38:06   183s]       Approximately balancing fragments, wire and cell delays, iteration 1... 
[10/23 17:38:06   183s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[10/23 17:38:06   183s]           cell counts    : b=0, i=0, cg=0, l=0, total=0
[10/23 17:38:06   183s]           cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/23 17:38:06   183s]           wire lengths   : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[10/23 17:38:06   183s]           capacitance    : wire=0.000pF, gate=0.000pF, total=0.000pF
[10/23 17:38:06   183s]           net violations : none
[10/23 17:38:06   183s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[10/23 17:38:06   183s]     Approximately balancing fragments done.
[10/23 17:38:06   183s]     Clock DAG stats after 'Approximately balancing fragments step':
[10/23 17:38:06   183s]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[10/23 17:38:06   183s]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/23 17:38:06   183s]       wire lengths   : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[10/23 17:38:06   183s]       capacitance    : wire=0.000pF, gate=0.000pF, total=0.000pF
[10/23 17:38:06   183s]       net violations : none
[10/23 17:38:06   183s]     Clock tree state after 'Approximately balancing fragments step':
[10/23 17:38:06   183s]       clock_tree clock: worst slew is leaf(0.500),trunk(nil),top(nil), margined worst slew is leaf(0.500),trunk(nil),top(nil)
[10/23 17:38:06   183s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/23 17:38:06   183s]   Approximately balancing fragments step done.
[10/23 17:38:06   183s]   Clock DAG stats after Approximately balancing fragments:
[10/23 17:38:06   183s]     cell counts    : b=0, i=0, cg=0, l=0, total=0
[10/23 17:38:06   183s]     cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/23 17:38:06   183s]     wire lengths   : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[10/23 17:38:06   183s]     capacitance    : wire=0.000pF, gate=0.000pF, total=0.000pF
[10/23 17:38:06   183s]     net violations : none
[10/23 17:38:06   183s]   Clock tree state after Approximately balancing fragments:
[10/23 17:38:06   183s]     clock_tree clock: worst slew is leaf(0.500),trunk(nil),top(nil), margined worst slew is leaf(0.500),trunk(nil),top(nil)
[10/23 17:38:06   183s]     skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.112, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/23 17:38:06   183s]   Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/23 17:38:06   183s]   Improving fragments clock skew... 
[10/23 17:38:06   183s]     Clock DAG stats after 'Improving fragments clock skew':
[10/23 17:38:06   183s]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[10/23 17:38:06   183s]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/23 17:38:06   183s]       wire lengths   : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[10/23 17:38:06   183s]       capacitance    : wire=0.000pF, gate=0.000pF, total=0.000pF
[10/23 17:38:06   183s]       net violations : none
[10/23 17:38:06   183s]     Clock tree state after 'Improving fragments clock skew':
[10/23 17:38:06   183s]       clock_tree clock: worst slew is leaf(0.500),trunk(nil),top(nil), margined worst slew is leaf(0.500),trunk(nil),top(nil)
[10/23 17:38:06   183s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.112, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/23 17:38:06   183s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/23 17:38:06   183s]   Improving fragments clock skew done.
[10/23 17:38:06   183s]   Approximately balancing step... 
[10/23 17:38:06   183s]     Resolving skew group constraints... 
[10/23 17:38:06   183s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 23 variables and 49 constraints; tolerance 1
[10/23 17:38:06   183s]     Resolving skew group constraints done.
[10/23 17:38:06   183s]     Approximately balancing... 
[10/23 17:38:06   183s]       Approximately balancing, wire and cell delays, iteration 1... 
[10/23 17:38:06   183s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[10/23 17:38:06   183s]           cell counts    : b=0, i=0, cg=0, l=0, total=0
[10/23 17:38:06   183s]           cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/23 17:38:06   183s]           wire lengths   : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[10/23 17:38:06   183s]           capacitance    : wire=0.000pF, gate=0.000pF, total=0.000pF
[10/23 17:38:06   183s]           net violations : none
[10/23 17:38:06   183s]       Approximately balancing, wire and cell delays, iteration 1 done.
[10/23 17:38:06   183s]     Approximately balancing done.
[10/23 17:38:06   183s]     Clock DAG stats after 'Approximately balancing step':
[10/23 17:38:06   183s]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[10/23 17:38:06   183s]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/23 17:38:06   183s]       wire lengths   : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[10/23 17:38:06   183s]       capacitance    : wire=0.000pF, gate=0.000pF, total=0.000pF
[10/23 17:38:06   183s]       net violations : none
[10/23 17:38:06   183s]     Clock tree state after 'Approximately balancing step':
[10/23 17:38:06   183s]       clock_tree clock: worst slew is leaf(0.500),trunk(nil),top(nil), margined worst slew is leaf(0.500),trunk(nil),top(nil)
[10/23 17:38:06   183s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.112, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/23 17:38:06   183s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/23 17:38:06   183s]   Approximately balancing step done.
[10/23 17:38:06   183s]   Fixing clock tree overload... 
[10/23 17:38:06   183s]     Fixing clock tree overload: 
[10/23 17:38:06   183s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[10/23 17:38:06   183s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[10/23 17:38:06   183s]     Clock DAG stats after 'Fixing clock tree overload':
[10/23 17:38:06   183s]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[10/23 17:38:06   183s]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/23 17:38:06   183s]       wire lengths   : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[10/23 17:38:06   183s]       capacitance    : wire=0.000pF, gate=0.000pF, total=0.000pF
[10/23 17:38:06   183s]       net violations : none
[10/23 17:38:06   183s]     Clock tree state after 'Fixing clock tree overload':
[10/23 17:38:06   183s]       clock_tree clock: worst slew is leaf(0.500),trunk(nil),top(nil), margined worst slew is leaf(0.500),trunk(nil),top(nil)
[10/23 17:38:06   183s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.112, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/23 17:38:06   183s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/23 17:38:06   183s]   Fixing clock tree overload done.
[10/23 17:38:06   183s]   Approximately balancing paths... 
[10/23 17:38:06   183s]     Added 0 buffers.
[10/23 17:38:06   183s]     Clock DAG stats after 'Approximately balancing paths':
[10/23 17:38:06   183s]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[10/23 17:38:06   183s]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/23 17:38:06   183s]       wire lengths   : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[10/23 17:38:06   183s]       capacitance    : wire=0.000pF, gate=0.000pF, total=0.000pF
[10/23 17:38:06   183s]       net violations : none
[10/23 17:38:06   183s]     Clock tree state after 'Approximately balancing paths':
[10/23 17:38:06   183s]       clock_tree clock: worst slew is leaf(0.500),trunk(nil),top(nil), margined worst slew is leaf(0.500),trunk(nil),top(nil)
[10/23 17:38:06   183s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.112, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/23 17:38:06   183s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/23 17:38:06   183s]   Approximately balancing paths done.
[10/23 17:38:06   183s]   Resynthesising clock tree into netlist... 
[10/23 17:38:06   183s]   Resynthesising clock tree into netlist done.
[10/23 17:38:06   183s]   Updating congestion map to accurately time the clock tree... 
[10/23 17:38:06   183s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"... Extraction called for design 'z80_top_direct_n' of instances=2805 and nets=2499 using extraction engine 'preRoute' .
[10/23 17:38:06   183s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/23 17:38:06   183s] Type 'man IMPEXT-3530' for more detail.
[10/23 17:38:06   183s] PreRoute RC Extraction called for design z80_top_direct_n.
[10/23 17:38:06   183s] RC Extraction called in multi-corner(1) mode.
[10/23 17:38:06   183s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/23 17:38:06   183s] Type 'man IMPEXT-6197' for more detail.
[10/23 17:38:06   183s] RCMode: PreRoute
[10/23 17:38:06   183s]       RC Corner Indexes            0   
[10/23 17:38:06   183s] Capacitance Scaling Factor   : 1.00000 
[10/23 17:38:06   183s] Resistance Scaling Factor    : 1.00000 
[10/23 17:38:06   183s] Clock Cap. Scaling Factor    : 1.00000 
[10/23 17:38:06   183s] Clock Res. Scaling Factor    : 1.00000 
[10/23 17:38:06   183s] Shrink Factor                : 1.00000
[10/23 17:38:06   183s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/23 17:38:06   183s] Updating RC grid for preRoute extraction ...
[10/23 17:38:06   183s] Initializing multi-corner resistance tables ...
[10/23 17:38:06   183s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1612.359M)
[10/23 17:38:06   183s] 
[10/23 17:38:06   183s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[10/23 17:38:06   183s]   Updating congestion map to accurately time the clock tree done.
[10/23 17:38:06   183s]   Disconnecting clock tree from netlist... 
[10/23 17:38:06   183s]   Disconnecting clock tree from netlist done.
[10/23 17:38:06   183s]   Clock DAG stats After congestion update:
[10/23 17:38:06   183s]     cell counts    : b=0, i=0, cg=0, l=0, total=0
[10/23 17:38:06   183s]     cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/23 17:38:06   183s]     wire lengths   : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[10/23 17:38:06   183s]     capacitance    : wire=0.000pF, gate=0.000pF, total=0.000pF
[10/23 17:38:06   183s]     net violations : none
[10/23 17:38:06   183s]   Clock tree state After congestion update:
[10/23 17:38:06   183s]     clock_tree clock: worst slew is leaf(0.500),trunk(nil),top(nil), margined worst slew is leaf(0.500),trunk(nil),top(nil)
[10/23 17:38:06   183s]     skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.112, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/23 17:38:06   183s]   Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/23 17:38:06   183s]   Improving clock skew... 
[10/23 17:38:06   183s]     Clock DAG stats after 'Improving clock skew':
[10/23 17:38:06   183s]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[10/23 17:38:06   183s]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/23 17:38:06   183s]       wire lengths   : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[10/23 17:38:06   183s]       capacitance    : wire=0.000pF, gate=0.000pF, total=0.000pF
[10/23 17:38:06   183s]       net violations : none
[10/23 17:38:06   183s]     Clock tree state after 'Improving clock skew':
[10/23 17:38:06   183s]       clock_tree clock: worst slew is leaf(0.500),trunk(nil),top(nil), margined worst slew is leaf(0.500),trunk(nil),top(nil)
[10/23 17:38:06   183s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.112, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/23 17:38:06   183s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/23 17:38:06   183s]   Improving clock skew done.
[10/23 17:38:06   183s]   Reducing clock tree power 3... 
[10/23 17:38:06   183s]     Initial gate capacitance is (rise=0.000pF fall=0.000pF).
[10/23 17:38:06   183s]     Resizing gates: 
[10/23 17:38:06   183s]     Resizing gates: ... 20% ... 40% ..
[10/23 17:38:06   183s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[10/23 17:38:06   183s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[10/23 17:38:06   183s]     Clock DAG stats after 'Reducing clock tree power 3':
[10/23 17:38:06   183s]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[10/23 17:38:06   183s]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/23 17:38:06   183s]       wire lengths   : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[10/23 17:38:06   183s]       capacitance    : wire=0.000pF, gate=0.000pF, total=0.000pF
[10/23 17:38:06   183s]       net violations : none
[10/23 17:38:06   183s]     Clock tree state after 'Reducing clock tree power 3':
[10/23 17:38:06   183s]       clock_tree clock: worst slew is leaf(0.500),trunk(nil),top(nil), margined worst slew is leaf(0.500),trunk(nil),top(nil)
[10/23 17:38:06   183s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.112, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/23 17:38:06   183s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/23 17:38:06   183s]   Reducing clock tree power 3 done.
[10/23 17:38:06   183s]   Improving insertion delay... 
[10/23 17:38:06   183s]     Clock DAG stats after improving insertion delay:
[10/23 17:38:06   183s]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[10/23 17:38:06   183s]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/23 17:38:06   183s]       wire lengths   : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[10/23 17:38:06   183s]       capacitance    : wire=0.000pF, gate=0.000pF, total=0.000pF
[10/23 17:38:06   183s]       net violations : none
[10/23 17:38:06   183s]     Clock tree state after improving insertion delay:
[10/23 17:38:06   183s]       clock_tree clock: worst slew is leaf(0.500),trunk(nil),top(nil), margined worst slew is leaf(0.500),trunk(nil),top(nil)
[10/23 17:38:06   183s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.112, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/23 17:38:06   183s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/23 17:38:06   183s]     Clock DAG stats after 'Improving insertion delay':
[10/23 17:38:06   183s]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[10/23 17:38:06   183s]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/23 17:38:06   183s]       wire lengths   : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[10/23 17:38:06   183s]       capacitance    : wire=0.000pF, gate=0.000pF, total=0.000pF
[10/23 17:38:06   183s]       net violations : none
[10/23 17:38:06   183s]     Clock tree state after 'Improving insertion delay':
[10/23 17:38:06   183s]       clock_tree clock: worst slew is leaf(0.500),trunk(nil),top(nil), margined worst slew is leaf(0.500),trunk(nil),top(nil)
[10/23 17:38:06   183s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.112, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/23 17:38:06   183s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/23 17:38:06   183s]   Improving insertion delay done.
[10/23 17:38:06   183s]   Total capacitance is (rise=0.000pF fall=0.000pF), of which (rise=0.000pF fall=0.000pF) is wire, and (rise=0.000pF fall=0.000pF) is gate.
[10/23 17:38:06   183s]   Legalizer releasing space for clock trees... 
[10/23 17:38:06   183s]   Legalizer releasing space for clock trees done.
[10/23 17:38:06   183s]   Updating netlist... 
[10/23 17:38:06   183s] *
[10/23 17:38:06   183s] * Starting clock placement refinement...
[10/23 17:38:06   183s] *
[10/23 17:38:06   183s] * First pass: Refine non-clock instances...
[10/23 17:38:06   183s] *
[10/23 17:38:06   183s] *** Starting refinePlace (0:03:03 mem=1612.4M) ***
[10/23 17:38:06   183s] Total net length = 1.210e+05 (5.877e+04 6.228e+04) (ext = 5.922e+03)
[10/23 17:38:06   183s] Starting refinePlace ...
[10/23 17:38:06   183s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/23 17:38:06   183s] default core: bins with density >  0.75 = 30.6 % ( 11 / 36 )
[10/23 17:38:06   183s] Density distribution unevenness ratio = 9.281%
[10/23 17:38:06   183s]   Spread Effort: high, pre-route mode, useDDP on.
[10/23 17:38:06   183s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1612.4MB) @(0:03:03 - 0:03:03).
[10/23 17:38:06   183s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/23 17:38:06   183s] wireLenOptFixPriorityInst 0 inst fixed
[10/23 17:38:06   183s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/23 17:38:06   183s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1612.4MB) @(0:03:03 - 0:03:03).
[10/23 17:38:06   183s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/23 17:38:06   183s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1612.4MB
[10/23 17:38:06   183s] Statistics of distance of Instance movement in refine placement:
[10/23 17:38:06   183s]   maximum (X+Y) =         0.00 um
[10/23 17:38:06   183s]   mean    (X+Y) =         0.00 um
[10/23 17:38:06   183s] Total instances moved : 0
[10/23 17:38:06   183s] Summary Report:
[10/23 17:38:06   183s] Instances move: 0 (out of 2444 movable)
[10/23 17:38:06   183s] Mean displacement: 0.00 um
[10/23 17:38:06   183s] Max displacement: 0.00 um 
[10/23 17:38:06   183s] Total net length = 1.210e+05 (5.877e+04 6.228e+04) (ext = 5.922e+03)
[10/23 17:38:06   183s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1612.4MB
[10/23 17:38:06   183s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1612.4MB) @(0:03:03 - 0:03:03).
[10/23 17:38:06   183s] *** Finished refinePlace (0:03:03 mem=1612.4M) ***
[10/23 17:38:06   183s] *
[10/23 17:38:06   183s] * Second pass: Refine clock instances...
[10/23 17:38:06   183s] *
[10/23 17:38:06   183s] #spOpts: mergeVia=F 
[10/23 17:38:06   183s] *** Starting refinePlace (0:03:03 mem=1612.4M) ***
[10/23 17:38:06   183s] Total net length = 1.210e+05 (5.877e+04 6.228e+04) (ext = 5.922e+03)
[10/23 17:38:06   183s] Starting refinePlace ...
[10/23 17:38:06   183s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/23 17:38:06   183s] default core: bins with density >  0.75 = 69.4 % ( 25 / 36 )
[10/23 17:38:06   183s] Density distribution unevenness ratio = 6.421%
[10/23 17:38:06   183s]   Spread Effort: high, pre-route mode, useDDP on.
[10/23 17:38:06   183s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1612.4MB) @(0:03:03 - 0:03:03).
[10/23 17:38:06   183s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/23 17:38:06   183s] wireLenOptFixPriorityInst 361 inst fixed
[10/23 17:38:06   183s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/23 17:38:06   183s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1612.4MB) @(0:03:03 - 0:03:03).
[10/23 17:38:06   183s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/23 17:38:06   183s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1612.4MB
[10/23 17:38:06   183s] Statistics of distance of Instance movement in refine placement:
[10/23 17:38:06   183s]   maximum (X+Y) =         0.00 um
[10/23 17:38:06   183s]   mean    (X+Y) =         0.00 um
[10/23 17:38:06   183s] Total instances moved : 0
[10/23 17:38:06   183s] Summary Report:
[10/23 17:38:06   183s] Instances move: 0 (out of 2805 movable)
[10/23 17:38:06   183s] Mean displacement: 0.00 um
[10/23 17:38:06   183s] Max displacement: 0.00 um 
[10/23 17:38:06   183s] Total net length = 1.210e+05 (5.877e+04 6.228e+04) (ext = 5.922e+03)
[10/23 17:38:06   183s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1612.4MB
[10/23 17:38:06   183s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1612.4MB) @(0:03:03 - 0:03:03).
[10/23 17:38:06   183s] *** Finished refinePlace (0:03:03 mem=1612.4M) ***
[10/23 17:38:06   183s] *
[10/23 17:38:06   183s] * No clock instances moved during refinement.
[10/23 17:38:06   183s] *
[10/23 17:38:06   183s] * Finished with clock placement refinement.
[10/23 17:38:06   183s] *
[10/23 17:38:06   184s] 
[10/23 17:38:06   184s] CCOPT: Starting clock implementation routing.
[10/23 17:38:06   184s] Net route status summary:
[10/23 17:38:06   184s]   Clock:         1 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=0)
[10/23 17:38:06   184s]   Non-clock:  2458 (unrouted=0, trialRouted=2458, noStatus=0, routed=0, fixed=0)
[10/23 17:38:06   184s] (Not counting 40 nets with <2 term connections)
[10/23 17:38:06   184s] 
[10/23 17:38:06   184s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"... Extraction called for design 'z80_top_direct_n' of instances=2805 and nets=2499 using extraction engine 'preRoute' .
[10/23 17:38:06   184s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/23 17:38:06   184s] Type 'man IMPEXT-3530' for more detail.
[10/23 17:38:06   184s] PreRoute RC Extraction called for design z80_top_direct_n.
[10/23 17:38:06   184s] RC Extraction called in multi-corner(1) mode.
[10/23 17:38:06   184s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/23 17:38:06   184s] Type 'man IMPEXT-6197' for more detail.
[10/23 17:38:06   184s] RCMode: PreRoute
[10/23 17:38:06   184s]       RC Corner Indexes            0   
[10/23 17:38:06   184s] Capacitance Scaling Factor   : 1.00000 
[10/23 17:38:06   184s] Resistance Scaling Factor    : 1.00000 
[10/23 17:38:06   184s] Clock Cap. Scaling Factor    : 1.00000 
[10/23 17:38:06   184s] Clock Res. Scaling Factor    : 1.00000 
[10/23 17:38:06   184s] Shrink Factor                : 1.00000
[10/23 17:38:06   184s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/23 17:38:06   184s] Updating RC grid for preRoute extraction ...
[10/23 17:38:06   184s] Initializing multi-corner resistance tables ...
[10/23 17:38:06   184s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1621.898M)
[10/23 17:38:06   184s] 
[10/23 17:38:06   184s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[10/23 17:38:06   184s] 
[10/23 17:38:06   184s] CCOPT: Preparing to route 1 clock nets with NanoRoute.
[10/23 17:38:06   184s]   All net are default rule.
[10/23 17:38:06   184s]   Preferred NanoRoute mode settings: Current
[10/23 17:38:06   184s] 
[10/23 17:38:06   184s]   drouteAutoStop = "false"
[10/23 17:38:06   184s]   drouteEndIteration = "20"
[10/23 17:38:06   184s]   drouteExpDeterministicMultiThread = "true"
[10/23 17:38:06   184s]   envHonorGlobalRoute = "false"
[10/23 17:38:06   184s]   grouteExpUseNanoRoute2 = "false"
[10/23 17:38:06   184s]   routeAllowPinAsFeedthrough = "false"
[10/23 17:38:06   184s]   routeExpDeterministicMultiThread = "true"
[10/23 17:38:06   184s]   routeSelectedNetOnly = "true"
[10/23 17:38:06   184s]   routeWithEco = "true"
[10/23 17:38:06   184s]   routeWithSiDriven = "false"
[10/23 17:38:06   184s]   routeWithTimingDriven = "false"
[10/23 17:38:06   184s] 
[10/23 17:38:06   184s]   set_multi_cpu_usage -localCpu 8; # current non-default setting
[10/23 17:38:06   184s] 
[10/23 17:38:06   184s] globalDetailRoute
[10/23 17:38:06   184s] 
[10/23 17:38:06   184s] #setNanoRouteMode -drouteAutoStop false
[10/23 17:38:06   184s] #setNanoRouteMode -drouteEndIteration 20
[10/23 17:38:06   184s] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[10/23 17:38:06   184s] #setNanoRouteMode -routeSelectedNetOnly true
[10/23 17:38:06   184s] #setNanoRouteMode -routeWithEco true
[10/23 17:38:06   184s] #setNanoRouteMode -routeWithSiDriven false
[10/23 17:38:06   184s] #setNanoRouteMode -routeWithTimingDriven false
[10/23 17:38:06   184s] #Start globalDetailRoute on Tue Oct 23 17:38:06 2018
[10/23 17:38:06   184s] #
[10/23 17:38:07   184s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8SP does not have antenna diff area.
[10/23 17:38:07   184s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8SMP does not have antenna diff area.
[10/23 17:38:07   184s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8P does not have antenna diff area.
[10/23 17:38:07   184s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4SP does not have antenna diff area.
[10/23 17:38:07   184s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4SMP does not have antenna diff area.
[10/23 17:38:07   184s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4P does not have antenna diff area.
[10/23 17:38:07   184s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT2SP does not have antenna diff area.
[10/23 17:38:07   184s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT2P does not have antenna diff area.
[10/23 17:38:07   184s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24SP does not have antenna diff area.
[10/23 17:38:07   184s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24SMP does not have antenna diff area.
[10/23 17:38:07   184s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24P does not have antenna diff area.
[10/23 17:38:07   184s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT1P does not have antenna diff area.
[10/23 17:38:07   184s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16SP does not have antenna diff area.
[10/23 17:38:07   184s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16SMP does not have antenna diff area.
[10/23 17:38:07   184s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16P does not have antenna diff area.
[10/23 17:38:07   184s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8SP does not have antenna diff area.
[10/23 17:38:07   184s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8SMP does not have antenna diff area.
[10/23 17:38:07   184s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8P does not have antenna diff area.
[10/23 17:38:07   184s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD4SP does not have antenna diff area.
[10/23 17:38:07   184s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD4SMP does not have antenna diff area.
[10/23 17:38:07   184s] #WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
[10/23 17:38:07   184s] #To increase the message display limit, refer to the product command reference manual.
[10/23 17:38:08   185s] #WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[10/23 17:38:08   185s] #WARNING (NRDB-2005) SPECIAL_NET GND has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[10/23 17:38:08   185s] #NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
[10/23 17:38:08   185s] #Using multithreading with 8 threads.
[10/23 17:38:08   185s] #Start routing data preparation.
[10/23 17:38:08   185s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.230.
[10/23 17:38:08   185s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.280.
[10/23 17:38:08   185s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.230.
[10/23 17:38:08   185s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.280.
[10/23 17:38:08   185s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.280.
[10/23 17:38:08   185s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.280.
[10/23 17:38:08   185s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.280.
[10/23 17:38:08   185s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.280.
[10/23 17:38:08   185s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.280.
[10/23 17:38:08   185s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.280.
[10/23 17:38:08   185s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.280.
[10/23 17:38:08   185s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.280.
[10/23 17:38:08   185s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET4 is not specified for width 0.280.
[10/23 17:38:08   185s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET5 is not specified for width 0.280.
[10/23 17:38:08   185s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET4 is not specified for width 0.280.
[10/23 17:38:08   185s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET5 is not specified for width 0.280.
[10/23 17:38:08   185s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET5 is not specified for width 0.280.
[10/23 17:38:08   185s] #WARNING (NRDB-2078) The above via enclosure for LAYER METTP is not specified for width 0.440.
[10/23 17:38:08   185s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET5 is not specified for width 0.280.
[10/23 17:38:08   185s] #WARNING (NRDB-2078) The above via enclosure for LAYER METTP is not specified for width 0.440.
[10/23 17:38:08   185s] #Minimum voltage of a net in the design = 0.000.
[10/23 17:38:08   185s] #Maximum voltage of a net in the design = 1.800.
[10/23 17:38:08   185s] #Voltage range [0.000 - 0.000] has 9 nets.
[10/23 17:38:08   185s] #Voltage range [1.799 - 1.800] has 1 net.
[10/23 17:38:08   185s] #Voltage range [0.000 - 1.800] has 2489 nets.
[10/23 17:38:08   187s] # MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
[10/23 17:38:08   187s] # MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[10/23 17:38:08   187s] # MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[10/23 17:38:08   187s] # MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[10/23 17:38:08   187s] # MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[10/23 17:38:08   187s] # METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
[10/23 17:38:08   187s] #Regenerating Ggrids automatically.
[10/23 17:38:08   187s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
[10/23 17:38:08   187s] #Using automatically generated G-grids.
[10/23 17:38:08   187s] #Done routing data preparation.
[10/23 17:38:08   187s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1163.10 (MB), peak = 1429.00 (MB)
[10/23 17:38:08   187s] #Merging special wires using 8 threads...
[10/23 17:38:08   187s] #reading routing guides ......
[10/23 17:38:08   187s] #WARNING (NRGR-8) Clock net CLK bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net CLK bottom preferred routing layer as 1.
[10/23 17:38:08   187s] #Number of eco nets is 0
[10/23 17:38:08   187s] #
[10/23 17:38:08   187s] #Start data preparation...
[10/23 17:38:08   187s] #
[10/23 17:38:08   187s] #Data preparation is done on Tue Oct 23 17:38:08 2018
[10/23 17:38:08   187s] #
[10/23 17:38:08   187s] #Analyzing routing resource...
[10/23 17:38:08   188s] #Routing resource analysis is done on Tue Oct 23 17:38:08 2018
[10/23 17:38:08   188s] #
[10/23 17:38:08   188s] #  Resource Analysis:
[10/23 17:38:08   188s] #
[10/23 17:38:08   188s] #               Routing  #Avail      #Track     #Total     %Gcell
[10/23 17:38:08   188s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[10/23 17:38:08   188s] #  --------------------------------------------------------------
[10/23 17:38:08   188s] #  Metal 1        H         473           0         961    93.24%
[10/23 17:38:08   188s] #  Metal 2        V         464           0         961     0.00%
[10/23 17:38:08   188s] #  Metal 3        H         473           0         961     0.00%
[10/23 17:38:08   188s] #  Metal 4        V         464           0         961     0.00%
[10/23 17:38:08   188s] #  Metal 5        H         473           0         961     0.00%
[10/23 17:38:08   188s] #  Metal 6        V         232           0         961     0.00%
[10/23 17:38:08   188s] #  --------------------------------------------------------------
[10/23 17:38:08   188s] #  Total                   2579       0.00%  5766    15.54%
[10/23 17:38:08   188s] #
[10/23 17:38:08   188s] #
[10/23 17:38:08   188s] #
[10/23 17:38:08   188s] #Routing guide is on.
[10/23 17:38:08   188s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1163.41 (MB), peak = 1429.00 (MB)
[10/23 17:38:08   188s] #
[10/23 17:38:08   188s] #start global routing iteration 1...
[10/23 17:38:08   188s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1164.89 (MB), peak = 1429.00 (MB)
[10/23 17:38:08   188s] #
[10/23 17:38:08   188s] #start global routing iteration 2...
[10/23 17:38:08   188s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1165.00 (MB), peak = 1429.00 (MB)
[10/23 17:38:08   188s] #
[10/23 17:38:08   188s] #start global routing iteration 3...
[10/23 17:38:08   188s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1165.00 (MB), peak = 1429.00 (MB)
[10/23 17:38:08   188s] #
[10/23 17:38:08   188s] #
[10/23 17:38:08   188s] #Total number of trivial nets (e.g. < 2 pins) = 40 (skipped).
[10/23 17:38:08   188s] #Total number of selected nets for routing = 1.
[10/23 17:38:08   188s] #Total number of unselected nets (but routable) for routing = 2458 (skipped).
[10/23 17:38:08   188s] #Total number of nets in the design = 2499.
[10/23 17:38:08   188s] #
[10/23 17:38:08   188s] #2458 skipped nets do not have any wires.
[10/23 17:38:08   188s] #1 routable net has only global wires.
[10/23 17:38:08   188s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[10/23 17:38:08   188s] #
[10/23 17:38:08   188s] #Routed net constraints summary:
[10/23 17:38:08   188s] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[10/23 17:38:08   188s] #------------------------------------------------
[10/23 17:38:08   188s] #        Rules   Misc Constraints   Unconstrained  
[10/23 17:38:08   188s] #------------------------------------------------
[10/23 17:38:08   188s] #      Default                  1               0  
[10/23 17:38:08   188s] #------------------------------------------------
[10/23 17:38:08   188s] #        Total                  1               0  
[10/23 17:38:08   188s] #------------------------------------------------
[10/23 17:38:08   188s] #
[10/23 17:38:08   188s] #Routing constraints summary of the whole design:
[10/23 17:38:08   188s] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[10/23 17:38:08   188s] #------------------------------------------------
[10/23 17:38:08   188s] #        Rules   Misc Constraints   Unconstrained  
[10/23 17:38:08   188s] #------------------------------------------------
[10/23 17:38:08   188s] #      Default                  1            2458  
[10/23 17:38:08   188s] #------------------------------------------------
[10/23 17:38:08   188s] #        Total                  1            2458  
[10/23 17:38:08   188s] #------------------------------------------------
[10/23 17:38:08   188s] #
[10/23 17:38:08   188s] #
[10/23 17:38:08   188s] #  Congestion Analysis: (blocked Gcells are excluded)
[10/23 17:38:08   188s] #
[10/23 17:38:08   188s] #                 OverCon          
[10/23 17:38:08   188s] #                  #Gcell    %Gcell
[10/23 17:38:08   188s] #     Layer           (1)   OverCon
[10/23 17:38:08   188s] #  --------------------------------
[10/23 17:38:08   188s] #   Metal 1      0(0.00%)   (0.00%)
[10/23 17:38:08   188s] #   Metal 2      0(0.00%)   (0.00%)
[10/23 17:38:08   188s] #   Metal 3      0(0.00%)   (0.00%)
[10/23 17:38:08   188s] #   Metal 4      0(0.00%)   (0.00%)
[10/23 17:38:08   188s] #   Metal 5      0(0.00%)   (0.00%)
[10/23 17:38:08   188s] #   Metal 6      0(0.00%)   (0.00%)
[10/23 17:38:08   188s] #  --------------------------------
[10/23 17:38:08   188s] #     Total      0(0.00%)   (0.00%)
[10/23 17:38:08   188s] #
[10/23 17:38:08   188s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[10/23 17:38:08   188s] #  Overflow after GR: 0.00% H + 0.00% V
[10/23 17:38:08   188s] #
[10/23 17:38:08   188s] #Complete Global Routing.
[10/23 17:38:08   188s] #Total wire length = 4298 um.
[10/23 17:38:08   188s] #Total half perimeter of net bounding box = 558 um.
[10/23 17:38:08   188s] #Total wire length on LAYER MET1 = 0 um.
[10/23 17:38:08   188s] #Total wire length on LAYER MET2 = 0 um.
[10/23 17:38:08   188s] #Total wire length on LAYER MET3 = 3383 um.
[10/23 17:38:08   188s] #Total wire length on LAYER MET4 = 915 um.
[10/23 17:38:08   188s] #Total wire length on LAYER MET5 = 0 um.
[10/23 17:38:08   188s] #Total wire length on LAYER METTP = 0 um.
[10/23 17:38:08   188s] #Total number of vias = 785
[10/23 17:38:08   188s] #Up-Via Summary (total 785):
[10/23 17:38:08   188s] #           
[10/23 17:38:08   188s] #-----------------------
[10/23 17:38:08   188s] #  Metal 1          361
[10/23 17:38:08   188s] #  Metal 2          319
[10/23 17:38:08   188s] #  Metal 3          105
[10/23 17:38:08   188s] #-----------------------
[10/23 17:38:08   188s] #                   785 
[10/23 17:38:08   188s] #
[10/23 17:38:08   188s] #Max overcon = 0 track.
[10/23 17:38:08   188s] #Total overcon = 0.00%.
[10/23 17:38:08   188s] #Worst layer Gcell overcon rate = 0.00%.
[10/23 17:38:08   188s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1165.05 (MB), peak = 1429.00 (MB)
[10/23 17:38:08   188s] #
[10/23 17:38:08   188s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1164.50 (MB), peak = 1429.00 (MB)
[10/23 17:38:08   188s] #Start Track Assignment.
[10/23 17:38:08   188s] #Done with 297 horizontal wires in 1 hboxes and 89 vertical wires in 1 hboxes.
[10/23 17:38:08   188s] #Done with 0 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[10/23 17:38:08   188s] #Complete Track Assignment.
[10/23 17:38:08   188s] #Total wire length = 4914 um.
[10/23 17:38:08   188s] #Total half perimeter of net bounding box = 558 um.
[10/23 17:38:08   188s] #Total wire length on LAYER MET1 = 652 um.
[10/23 17:38:08   188s] #Total wire length on LAYER MET2 = 0 um.
[10/23 17:38:08   188s] #Total wire length on LAYER MET3 = 3311 um.
[10/23 17:38:08   188s] #Total wire length on LAYER MET4 = 950 um.
[10/23 17:38:08   188s] #Total wire length on LAYER MET5 = 0 um.
[10/23 17:38:08   188s] #Total wire length on LAYER METTP = 0 um.
[10/23 17:38:08   188s] #Total number of vias = 785
[10/23 17:38:08   188s] #Up-Via Summary (total 785):
[10/23 17:38:08   188s] #           
[10/23 17:38:08   188s] #-----------------------
[10/23 17:38:08   188s] #  Metal 1          361
[10/23 17:38:08   188s] #  Metal 2          319
[10/23 17:38:08   188s] #  Metal 3          105
[10/23 17:38:08   188s] #-----------------------
[10/23 17:38:08   188s] #                   785 
[10/23 17:38:08   188s] #
[10/23 17:38:08   188s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1166.66 (MB), peak = 1429.00 (MB)
[10/23 17:38:08   188s] #
[10/23 17:38:08   188s] #Cpu time = 00:00:02
[10/23 17:38:08   188s] #Elapsed time = 00:00:01
[10/23 17:38:08   188s] #Increased memory = 9.59 (MB)
[10/23 17:38:08   188s] #Total memory = 1166.66 (MB)
[10/23 17:38:08   188s] #Peak memory = 1429.00 (MB)
[10/23 17:38:08   188s] #Using multithreading with 8 threads.
[10/23 17:38:09   188s] #
[10/23 17:38:09   188s] #Start Detail Routing..
[10/23 17:38:09   188s] #start initial detail routing ...
[10/23 17:38:10   191s] # ECO: 8.0% of the total area was rechecked for DRC, and 84.0% required routing.
[10/23 17:38:10   191s] #    number of violations = 23
[10/23 17:38:10   191s] #
[10/23 17:38:10   191s] #    By Layer and Type :
[10/23 17:38:10   191s] #	         MetSpc   WreExt   Totals
[10/23 17:38:10   191s] #	MET1          0        0        0
[10/23 17:38:10   191s] #	MET2         13       10       23
[10/23 17:38:10   191s] #	Totals       13       10       23
[10/23 17:38:10   191s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1224.04 (MB), peak = 1429.00 (MB)
[10/23 17:38:10   191s] #start 1st optimization iteration ...
[10/23 17:38:10   191s] #    number of violations = 17
[10/23 17:38:10   191s] #
[10/23 17:38:10   191s] #    By Layer and Type :
[10/23 17:38:10   191s] #	         MetSpc   WreExt   Totals
[10/23 17:38:10   191s] #	MET1          0        0        0
[10/23 17:38:10   191s] #	MET2         12        5       17
[10/23 17:38:10   191s] #	Totals       12        5       17
[10/23 17:38:10   191s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1229.27 (MB), peak = 1429.00 (MB)
[10/23 17:38:10   191s] #start 2nd optimization iteration ...
[10/23 17:38:11   192s] #    number of violations = 6
[10/23 17:38:11   192s] #
[10/23 17:38:11   192s] #    By Layer and Type :
[10/23 17:38:11   192s] #	         MetSpc   WreExt   Totals
[10/23 17:38:11   192s] #	MET1          0        0        0
[10/23 17:38:11   192s] #	MET2          5        1        6
[10/23 17:38:11   192s] #	Totals        5        1        6
[10/23 17:38:11   192s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1232.11 (MB), peak = 1429.00 (MB)
[10/23 17:38:11   192s] #start 3rd optimization iteration ...
[10/23 17:38:11   192s] #    number of violations = 0
[10/23 17:38:11   192s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1232.24 (MB), peak = 1429.00 (MB)
[10/23 17:38:11   192s] #Complete Detail Routing.
[10/23 17:38:11   192s] #Total wire length = 4418 um.
[10/23 17:38:11   192s] #Total half perimeter of net bounding box = 558 um.
[10/23 17:38:11   192s] #Total wire length on LAYER MET1 = 0 um.
[10/23 17:38:11   192s] #Total wire length on LAYER MET2 = 565 um.
[10/23 17:38:11   192s] #Total wire length on LAYER MET3 = 2570 um.
[10/23 17:38:11   192s] #Total wire length on LAYER MET4 = 1284 um.
[10/23 17:38:11   192s] #Total wire length on LAYER MET5 = 0 um.
[10/23 17:38:11   192s] #Total wire length on LAYER METTP = 0 um.
[10/23 17:38:11   192s] #Total number of vias = 976
[10/23 17:38:11   192s] #Up-Via Summary (total 976):
[10/23 17:38:11   192s] #           
[10/23 17:38:11   192s] #-----------------------
[10/23 17:38:11   192s] #  Metal 1          361
[10/23 17:38:11   192s] #  Metal 2          348
[10/23 17:38:11   192s] #  Metal 3          267
[10/23 17:38:11   192s] #-----------------------
[10/23 17:38:11   192s] #                   976 
[10/23 17:38:11   192s] #
[10/23 17:38:11   192s] #Total number of DRC violations = 0
[10/23 17:38:11   192s] #Cpu time = 00:00:04
[10/23 17:38:11   192s] #Elapsed time = 00:00:02
[10/23 17:38:11   192s] #Increased memory = 6.54 (MB)
[10/23 17:38:11   192s] #Total memory = 1173.21 (MB)
[10/23 17:38:11   192s] #Peak memory = 1429.00 (MB)
[10/23 17:38:11   192s] #detailRoute Statistics:
[10/23 17:38:11   192s] #Cpu time = 00:00:04
[10/23 17:38:11   192s] #Elapsed time = 00:00:02
[10/23 17:38:11   192s] #Increased memory = 6.55 (MB)
[10/23 17:38:11   192s] #Total memory = 1173.21 (MB)
[10/23 17:38:11   192s] #Peak memory = 1429.00 (MB)
[10/23 17:38:11   192s] #
[10/23 17:38:11   192s] #globalDetailRoute statistics:
[10/23 17:38:11   192s] #Cpu time = 00:00:09
[10/23 17:38:11   192s] #Elapsed time = 00:00:04
[10/23 17:38:11   192s] #Increased memory = 76.73 (MB)
[10/23 17:38:11   192s] #Total memory = 1169.34 (MB)
[10/23 17:38:11   192s] #Peak memory = 1429.00 (MB)
[10/23 17:38:11   192s] #Number of warnings = 44
[10/23 17:38:11   192s] #Total number of warnings = 44
[10/23 17:38:11   192s] #Number of fails = 0
[10/23 17:38:11   192s] #Total number of fails = 0
[10/23 17:38:11   192s] #Complete globalDetailRoute on Tue Oct 23 17:38:11 2018
[10/23 17:38:11   192s] #
[10/23 17:38:11   192s] Skipping check of guided vs. routed net lengths.
[10/23 17:38:11   192s] Set FIXED routing status on 1 net(s)
[10/23 17:38:11   192s] Net route status summary:
[10/23 17:38:11   192s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1)
[10/23 17:38:11   192s]   Non-clock:  2458 (unrouted=2458, trialRouted=0, noStatus=0, routed=0, fixed=0)
[10/23 17:38:11   192s] (Not counting 40 nets with <2 term connections)
[10/23 17:38:11   192s] 
[10/23 17:38:11   192s] CCOPT: Done with clock implementation routing.
[10/23 17:38:11   192s] 
[10/23 17:38:11   192s] 
[10/23 17:38:11   192s] CCOPT: Starting congestion repair using flow wrapper.
[10/23 17:38:11   192s] Trial Route Overflow 0(H) 0(V)
[10/23 17:38:11   192s] congRepair running 8 threads
[10/23 17:38:11   192s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 2.
[10/23 17:38:11   192s] Starting congestion repair ...
[10/23 17:38:11   192s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[10/23 17:38:11   192s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[10/23 17:38:11   192s] (I)       Reading DB...
[10/23 17:38:11   192s] (I)       congestionReportName   : 
[10/23 17:38:11   192s] [NR-eagl] buildTerm2TermWires    : 1
[10/23 17:38:11   192s] [NR-eagl] doTrackAssignment      : 1
[10/23 17:38:11   192s] (I)       dumpBookshelfFiles     : 0
[10/23 17:38:11   192s] [NR-eagl] numThreads             : 1
[10/23 17:38:11   192s] [NR-eagl] honorMsvRouteConstraint: false
[10/23 17:38:11   192s] (I)       honorPin               : false
[10/23 17:38:11   192s] (I)       honorPinGuide          : true
[10/23 17:38:11   192s] (I)       honorPartition         : false
[10/23 17:38:11   192s] (I)       allowPartitionCrossover: false
[10/23 17:38:11   192s] (I)       honorSingleEntry       : true
[10/23 17:38:11   192s] (I)       honorSingleEntryStrong : true
[10/23 17:38:11   192s] (I)       handleViaSpacingRule   : false
[10/23 17:38:11   192s] (I)       PDConstraint           : none
[10/23 17:38:11   192s] [NR-eagl] honorClockSpecNDR      : 0
[10/23 17:38:11   192s] (I)       routingEffortLevel     : 3
[10/23 17:38:11   192s] [NR-eagl] minRouteLayer          : 2
[10/23 17:38:11   192s] [NR-eagl] maxRouteLayer          : 2147483647
[10/23 17:38:11   192s] (I)       numRowsPerGCell        : 1
[10/23 17:38:11   192s] (I)       speedUpLargeDesign     : 0
[10/23 17:38:11   192s] (I)       speedUpBlkViolationClean: 0
[10/23 17:38:11   192s] (I)       autoGCellMerging       : 1
[10/23 17:38:11   192s] (I)       multiThreadingTA       : 0
[10/23 17:38:11   192s] (I)       punchThroughDistance   : -1
[10/23 17:38:11   192s] (I)       blockedPinEscape       : 0
[10/23 17:38:11   192s] (I)       blkAwareLayerSwitching : 0
[10/23 17:38:11   192s] (I)       betterClockWireModeling: 0
[10/23 17:38:11   192s] (I)       scenicBound            : 1.15
[10/23 17:38:11   192s] (I)       maxScenicToAvoidBlk    : 100.00
[10/23 17:38:11   192s] (I)       source-to-sink ratio   : 0.00
[10/23 17:38:11   192s] (I)       targetCongestionRatio  : 1.00
[10/23 17:38:11   192s] (I)       layerCongestionRatio   : 0.70
[10/23 17:38:11   192s] (I)       m1CongestionRatio      : 0.10
[10/23 17:38:11   192s] (I)       m2m3CongestionRatio    : 0.70
[10/23 17:38:11   192s] (I)       pinAccessEffort        : 0.10
[10/23 17:38:11   192s] (I)       localRouteEffort       : 1.00
[10/23 17:38:11   192s] (I)       numSitesBlockedByOneVia: 8.00
[10/23 17:38:11   192s] (I)       supplyScaleFactorH     : 1.00
[10/23 17:38:11   192s] (I)       supplyScaleFactorV     : 1.00
[10/23 17:38:11   192s] (I)       highlight3DOverflowFactor: 0.00
[10/23 17:38:11   192s] (I)       skipTrackCommand             : 
[10/23 17:38:11   192s] (I)       readTROption           : true
[10/23 17:38:11   192s] (I)       extraSpacingBothSide   : false
[10/23 17:38:11   192s] [NR-eagl] numTracksPerClockWire  : 0
[10/23 17:38:11   192s] (I)       routeSelectedNetsOnly  : false
[10/23 17:38:11   192s] (I)       before initializing RouteDB syMemory usage = 1685.2 MB
[10/23 17:38:11   192s] (I)       starting read tracks
[10/23 17:38:11   192s] (I)       build grid graph
[10/23 17:38:11   192s] (I)       build grid graph start
[10/23 17:38:11   192s] (I)       build grid graph end
[10/23 17:38:11   192s] [NR-eagl] Layer1 has no routable track
[10/23 17:38:11   192s] [NR-eagl] Layer2 has single uniform track structure
[10/23 17:38:11   192s] [NR-eagl] Layer3 has single uniform track structure
[10/23 17:38:11   192s] [NR-eagl] Layer4 has single uniform track structure
[10/23 17:38:11   192s] [NR-eagl] Layer5 has single uniform track structure
[10/23 17:38:11   192s] [NR-eagl] Layer6 has single uniform track structure
[10/23 17:38:11   192s] (I)       Layer1   numNetMinLayer=2459
[10/23 17:38:11   192s] (I)       Layer2   numNetMinLayer=0
[10/23 17:38:11   192s] (I)       Layer3   numNetMinLayer=0
[10/23 17:38:11   192s] (I)       Layer4   numNetMinLayer=0
[10/23 17:38:11   192s] (I)       Layer5   numNetMinLayer=0
[10/23 17:38:11   192s] (I)       Layer6   numNetMinLayer=0
[10/23 17:38:11   192s] [NR-eagl] numViaLayers=5
[10/23 17:38:11   192s] (I)       end build via table
[10/23 17:38:11   192s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=878 numBumpBlks=0 numBoundaryFakeBlks=0
[10/23 17:38:11   192s] [NR-eagl] numPreroutedNet = 1  numPreroutedWires = 519
[10/23 17:38:11   192s] (I)       num ignored nets =0
[10/23 17:38:11   192s] (I)       readDataFromPlaceDB
[10/23 17:38:11   192s] (I)       Read net information..
[10/23 17:38:11   192s] [NR-eagl] Read numTotalNets=2459  numIgnoredNets=1
[10/23 17:38:11   192s] (I)       Read testcase time = 0.000 seconds
[10/23 17:38:11   192s] 
[10/23 17:38:11   192s] (I)       totalGlobalPin=9696, totalPins=10097
[10/23 17:38:11   192s] (I)       Model blockage into capacity
[10/23 17:38:11   192s] (I)       Read numBlocks=878  numPreroutedWires=519  numCapScreens=0
[10/23 17:38:11   192s] (I)       blocked area on Layer1 : 0  (0.00%)
[10/23 17:38:11   192s] (I)       blocked area on Layer2 : 11778378400  (13.94%)
[10/23 17:38:11   192s] (I)       blocked area on Layer3 : 0  (0.00%)
[10/23 17:38:11   192s] (I)       blocked area on Layer4 : 0  (0.00%)
[10/23 17:38:11   192s] (I)       blocked area on Layer5 : 0  (0.00%)
[10/23 17:38:11   192s] (I)       blocked area on Layer6 : 0  (0.00%)
[10/23 17:38:11   192s] (I)       Modeling time = 0.000 seconds
[10/23 17:38:11   192s] 
[10/23 17:38:11   192s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1685.2 MB
[10/23 17:38:11   192s] (I)       Layer1  viaCost=200.00
[10/23 17:38:11   192s] (I)       Layer2  viaCost=100.00
[10/23 17:38:11   192s] (I)       Layer3  viaCost=100.00
[10/23 17:38:11   192s] (I)       Layer4  viaCost=100.00
[10/23 17:38:11   192s] (I)       Layer5  viaCost=200.00
[10/23 17:38:11   192s] (I)       ---------------------Grid Graph Info--------------------
[10/23 17:38:11   192s] (I)       routing area        :  (0, 0) - (292320, 289140)
[10/23 17:38:11   192s] (I)       core area           :  (3150, 3050) - (289170, 286090)
[10/23 17:38:11   192s] (I)       Site Width          :   630  (dbu)
[10/23 17:38:11   192s] (I)       Row Height          :  4880  (dbu)
[10/23 17:38:11   192s] (I)       GCell Width         :  4880  (dbu)
[10/23 17:38:11   192s] (I)       GCell Height        :  4880  (dbu)
[10/23 17:38:11   192s] (I)       grid                :    60    59     6
[10/23 17:38:11   192s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[10/23 17:38:11   192s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[10/23 17:38:11   192s] (I)       Default wire width  :   230   280   280   280   280   440
[10/23 17:38:11   192s] (I)       Default wire space  :   230   280   280   280   280   460
[10/23 17:38:11   192s] (I)       Default pitch size  :   460   630   610   630   610  1260
[10/23 17:38:11   192s] (I)       First Track Coord   :     0   315   610   315   610   945
[10/23 17:38:11   192s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[10/23 17:38:11   192s] (I)       Total num of tracks :     0   464   473   464   473   232
[10/23 17:38:11   192s] (I)       Num of masks        :     1     1     1     1     1     1
[10/23 17:38:11   192s] (I)       --------------------------------------------------------
[10/23 17:38:11   192s] 
[10/23 17:38:11   192s] (I)       After initializing earlyGlobalRoute syMemory usage = 1685.2 MB
[10/23 17:38:11   192s] (I)       Loading and dumping file time : 0.03 seconds
[10/23 17:38:11   192s] (I)       ============= Initialization =============
[10/23 17:38:11   192s] [NR-eagl] EstWL : 27531
[10/23 17:38:11   192s] 
[10/23 17:38:11   192s] (I)       total 2D Cap : 121894 = (56760 H, 65134 V)
[10/23 17:38:11   192s] (I)       botLay=Layer1  topLay=Layer6  numSeg=7311
[10/23 17:38:11   192s] (I)       ============  Phase 1a Route ============
[10/23 17:38:11   192s] (I)       Phase 1a runs 0.00 seconds
[10/23 17:38:11   192s] [NR-eagl] Usage: 27531 = (13559 H, 13972 V) = (23.89% H, 24.62% V) = (6.617e+04um H, 6.818e+04um V)
[10/23 17:38:11   192s] [NR-eagl] 
[10/23 17:38:11   192s] (I)       ============  Phase 1b Route ============
[10/23 17:38:11   192s] [NR-eagl] Usage: 27531 = (13559 H, 13972 V) = (23.89% H, 24.62% V) = (6.617e+04um H, 6.818e+04um V)
[10/23 17:38:11   192s] [NR-eagl] 
[10/23 17:38:11   192s] (I)       ============  Phase 1c Route ============
[10/23 17:38:11   192s] [NR-eagl] earlyGlobalRoute overflow: 0.78% H + 0.78% V
[10/23 17:38:11   192s] 
[10/23 17:38:11   192s] [NR-eagl] Usage: 27531 = (13559 H, 13972 V) = (23.89% H, 24.62% V) = (6.617e+04um H, 6.818e+04um V)
[10/23 17:38:11   192s] [NR-eagl] 
[10/23 17:38:11   192s] (I)       ============  Phase 1d Route ============
[10/23 17:38:11   192s] [NR-eagl] Usage: 27531 = (13559 H, 13972 V) = (23.89% H, 24.62% V) = (6.617e+04um H, 6.818e+04um V)
[10/23 17:38:11   192s] [NR-eagl] 
[10/23 17:38:11   192s] (I)       ============  Phase 1e Route ============
[10/23 17:38:11   192s] (I)       Phase 1e runs 0.00 seconds
[10/23 17:38:11   192s] [NR-eagl] Usage: 27531 = (13559 H, 13972 V) = (23.89% H, 24.62% V) = (6.617e+04um H, 6.818e+04um V)
[10/23 17:38:11   192s] [NR-eagl] 
[10/23 17:38:11   192s] (I)       ============  Phase 1l Route ============
[10/23 17:38:11   192s] [NR-eagl] earlyGlobalRoute overflow: 0.78% H + 0.78% V
[10/23 17:38:11   192s] 
[10/23 17:38:11   192s] (I)       dpBasedLA: time=0.00  totalOF=975755  totalVia=22607  totalWL=27531  total(Via+WL)=50138 
[10/23 17:38:11   192s] (I)       Total Global Routing Runtime: 0.03 seconds
[10/23 17:38:11   192s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.42% H + 0.17% V
[10/23 17:38:11   192s] [NR-eagl] Overflow after earlyGlobalRoute 0.55% H + 0.19% V
[10/23 17:38:11   192s] 
[10/23 17:38:11   192s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[10/23 17:38:11   192s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = [10/23 17:38:11   192s] 
[10/23 17:38:11   192s] ** np local hotspot detection info verbose **
0.00 (area is in unit of 4 std-cell row bins)
[10/23 17:38:11   192s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[10/23 17:38:11   192s] 
[10/23 17:38:11   192s] describeCongestion: hCong = 0.00 vCong = 0.00
[10/23 17:38:11   192s] Skipped repairing congestion.
[10/23 17:38:11   192s] (I)       ============= track Assignment ============
[10/23 17:38:11   192s] (I)       extract Global 3D Wires
[10/23 17:38:11   192s] (I)       Extract Global WL : time=0.00
[10/23 17:38:11   192s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[10/23 17:38:11   192s] (I)       track assignment initialization runtime=375 millisecond
[10/23 17:38:11   192s] (I)       #threads=1 for track assignment
[10/23 17:38:11   192s] (I)       track assignment kernel runtime=38677 millisecond
[10/23 17:38:11   192s] (I)       End Greedy Track Assignment
[10/23 17:38:11   192s] [NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 10421
[10/23 17:38:11   192s] [NR-eagl] Layer2(MET2)(V) length: 3.555106e+04um, number of vias: 13605
[10/23 17:38:11   192s] [NR-eagl] Layer3(MET3)(H) length: 4.843114e+04um, number of vias: 3253
[10/23 17:38:11   192s] [NR-eagl] Layer4(MET4)(V) length: 3.127898e+04um, number of vias: 1418
[10/23 17:38:11   192s] [NR-eagl] Layer5(MET5)(H) length: 2.232708e+04um, number of vias: 357
[10/23 17:38:11   192s] [NR-eagl] Layer6(METTP)(V) length: 7.344396e+03um, number of vias: 0
[10/23 17:38:11   192s] [NR-eagl] Total length: 1.449327e+05um, number of vias: 29054
[10/23 17:38:11   192s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[10/23 17:38:11   192s] 
[10/23 17:38:11   192s] CCOPT: Done with congestion repair using flow wrapper.
[10/23 17:38:11   192s] 
[10/23 17:38:11   192s] Core basic site is core
[10/23 17:38:11   192s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/23 17:38:11   193s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"... Extraction called for design 'z80_top_direct_n' of instances=2805 and nets=2499 using extraction engine 'preRoute' .
[10/23 17:38:11   193s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/23 17:38:11   193s] Type 'man IMPEXT-3530' for more detail.
[10/23 17:38:11   193s] PreRoute RC Extraction called for design z80_top_direct_n.
[10/23 17:38:11   193s] RC Extraction called in multi-corner(1) mode.
[10/23 17:38:11   193s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/23 17:38:11   193s] Type 'man IMPEXT-6197' for more detail.
[10/23 17:38:11   193s] RCMode: PreRoute
[10/23 17:38:11   193s]       RC Corner Indexes            0   
[10/23 17:38:11   193s] Capacitance Scaling Factor   : 1.00000 
[10/23 17:38:11   193s] Resistance Scaling Factor    : 1.00000 
[10/23 17:38:11   193s] Clock Cap. Scaling Factor    : 1.00000 
[10/23 17:38:11   193s] Clock Res. Scaling Factor    : 1.00000 
[10/23 17:38:11   193s] Shrink Factor                : 1.00000
[10/23 17:38:11   193s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/23 17:38:11   193s] Updating RC grid for preRoute extraction ...
[10/23 17:38:11   193s] Initializing multi-corner resistance tables ...
[10/23 17:38:11   193s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1685.223M)
[10/23 17:38:11   193s] 
[10/23 17:38:11   193s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[10/23 17:38:11   193s] There was no routing performed, so no routing correlation information will be displayed.
[10/23 17:38:11   193s]     
[10/23 17:38:11   193s]     Routing Correlation Report
[10/23 17:38:11   193s]     ==========================
[10/23 17:38:11   193s]     
[10/23 17:38:11   193s]     No data available
[10/23 17:38:11   193s]     
[10/23 17:38:11   193s]     
[10/23 17:38:11   193s]     Clock DAG stats after routing clock trees:
[10/23 17:38:11   193s]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[10/23 17:38:11   193s]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/23 17:38:11   193s]       wire lengths   : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[10/23 17:38:11   193s]       capacitance    : wire=0.000pF, gate=0.000pF, total=0.000pF
[10/23 17:38:11   193s]       net violations : none
[10/23 17:38:11   193s]     Clock tree state after routing clock trees:
[10/23 17:38:11   193s]       clock_tree clock: worst slew is leaf(0.500),trunk(nil),top(nil), margined worst slew is leaf(0.500),trunk(nil),top(nil)
[10/23 17:38:11   193s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.112, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/23 17:38:11   193s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/23 17:38:11   193s]     Legalizer reserving space for clock trees... 
[10/23 17:38:11   193s]     Legalizer reserving space for clock trees done.
[10/23 17:38:11   193s]     PostConditioning... 
[10/23 17:38:11   193s]       Update timing... 
[10/23 17:38:11   193s]         Updating timing graph... 
[10/23 17:38:11   193s]           
[10/23 17:38:11   193s] #################################################################################
[10/23 17:38:11   193s] # Design Stage: PreRoute
[10/23 17:38:11   193s] # Design Name: z80_top_direct_n
[10/23 17:38:11   193s] # Design Mode: 90nm
[10/23 17:38:11   193s] # Analysis Mode: MMMC Non-OCV 
[10/23 17:38:11   193s] # Parasitics Mode: No SPEF/RCDB
[10/23 17:38:11   193s] # Signoff Settings: SI Off 
[10/23 17:38:11   193s] #################################################################################
[10/23 17:38:11   193s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[10/23 17:38:11   193s] Calculate delays in Single mode...
[10/23 17:38:11   193s] Topological Sorting (CPU = 0:00:00.0, MEM = 1752.0M, InitMEM = 1752.0M)
[10/23 17:38:12   194s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/23 17:38:12   194s] End delay calculation. (MEM=2179.86 CPU=0:00:01.1 REAL=0:00:01.0)
[10/23 17:38:12   194s] *** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 2179.9M) ***
[10/23 17:38:12   194s]         Updating timing graph done.
[10/23 17:38:12   194s]         Updating latch analysis... 
[10/23 17:38:12   194s]         Updating latch analysis done.
[10/23 17:38:12   194s]       Update timing done.
[10/23 17:38:12   194s]       Invalidating timing
[10/23 17:38:12   194s]       PostConditioning active optimizations:
[10/23 17:38:12   194s]        - DRV fixing with cell sizing
[10/23 17:38:12   194s]       
[10/23 17:38:12   194s]       Currently running CTS, using active skew data
[10/23 17:38:12   194s]       Resetting previous bufferability status so that PostConditioning will attempt to fix all clock tree violations
[10/23 17:38:12   194s]       Clock DAG stats PostConditioning initial state:
[10/23 17:38:12   194s]         cell counts    : b=0, i=0, cg=0, l=0, total=0
[10/23 17:38:12   194s]         cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/23 17:38:12   194s]         wire lengths   : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[10/23 17:38:12   194s]         capacitance    : wire=0.000pF, gate=0.000pF, total=0.000pF
[10/23 17:38:12   194s]         net violations : none
[10/23 17:38:12   194s]       Recomputing CTS skew targets... 
[10/23 17:38:12   194s]         Resolving skew group constraints... 
[10/23 17:38:12   194s]           Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 23 variables and 49 constraints; tolerance 1
[10/23 17:38:12   194s]         Resolving skew group constraints done.
[10/23 17:38:12   194s]       Recomputing CTS skew targets done.
[10/23 17:38:12   194s]       Fixing DRVs... 
[10/23 17:38:12   194s]         Fixing clock tree DRVs: 
[10/23 17:38:12   194s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
[10/23 17:38:12   194s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
[10/23 17:38:12   194s]         CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, cannot run: 0, attempted: 0, failed: 0, sized: 0
[10/23 17:38:12   194s]         
[10/23 17:38:12   194s]         PRO Statistics: Fix DRVs (cell sizing):
[10/23 17:38:12   194s]         =======================================
[10/23 17:38:12   194s]         
[10/23 17:38:12   194s]         Cell changes by Net Type:
[10/23 17:38:12   194s]         
[10/23 17:38:12   194s]         ------------------------------
[10/23 17:38:12   194s]         Net Type    Attempted    Sized
[10/23 17:38:12   194s]         ------------------------------
[10/23 17:38:12   194s]         top             0          0
[10/23 17:38:12   194s]         trunk           0          0
[10/23 17:38:12   194s]         leaf            0          0
[10/23 17:38:12   194s]         ------------------------------
[10/23 17:38:12   194s]         Total       -              0
[10/23 17:38:12   194s]         ------------------------------
[10/23 17:38:12   194s]         
[10/23 17:38:12   194s]         Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[10/23 17:38:12   194s]         Max. move: 0.000um, Min. move: 2147483.647um, Avg. move: N/A
[10/23 17:38:12   194s]         
[10/23 17:38:12   194s]         Clock DAG stats PostConditioning after DRV fixing:
[10/23 17:38:12   194s]           cell counts    : b=0, i=0, cg=0, l=0, total=0
[10/23 17:38:12   194s]           cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/23 17:38:12   194s]           wire lengths   : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[10/23 17:38:12   194s]           capacitance    : wire=0.000pF, gate=0.000pF, total=0.000pF
[10/23 17:38:12   194s]           net violations : none
[10/23 17:38:12   194s]         Clock tree state PostConditioning after DRV fixing:
[10/23 17:38:12   194s]           clock_tree clock: worst slew is leaf(0.500),trunk(nil),top(nil), margined worst slew is leaf(0.500),trunk(nil),top(nil)
[10/23 17:38:12   194s]           skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.112, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/23 17:38:12   194s]         Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/23 17:38:12   194s]       Fixing DRVs done.
[10/23 17:38:12   194s]       
[10/23 17:38:12   194s]       Slew Diagnostics: After DRV fixing
[10/23 17:38:12   194s]       ==================================
[10/23 17:38:12   194s]       
[10/23 17:38:12   194s]       Global causes: DRV fixing with buffering is disabled
[10/23 17:38:12   194s]       
[10/23 17:38:12   194s]       Top 5 overslews:
[10/23 17:38:12   194s]       
[10/23 17:38:12   194s]       ---------------------------------
[10/23 17:38:12   194s]       Node    Net    Overslew    Causes
[10/23 17:38:12   194s]       ---------------------------------
[10/23 17:38:12   194s]         (empty table)
[10/23 17:38:12   194s]       ---------------------------------
[10/23 17:38:12   194s]       
[10/23 17:38:12   194s]       Reconnecting optimized routes... 
[10/23 17:38:12   194s]       Reconnecting optimized routes done.
[10/23 17:38:12   194s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
[10/23 17:38:12   194s]       Set dirty flag on 0 insts, 0 nets
[10/23 17:38:12   194s]       Updating RC parasitics by calling: "extract_rc -noRouteCheck"... Extraction called for design 'z80_top_direct_n' of instances=2805 and nets=2499 using extraction engine 'preRoute' .
[10/23 17:38:12   194s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/23 17:38:12   194s] Type 'man IMPEXT-3530' for more detail.
[10/23 17:38:12   194s] PreRoute RC Extraction called for design z80_top_direct_n.
[10/23 17:38:12   194s] RC Extraction called in multi-corner(1) mode.
[10/23 17:38:12   194s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/23 17:38:12   194s] Type 'man IMPEXT-6197' for more detail.
[10/23 17:38:12   194s] RCMode: PreRoute
[10/23 17:38:12   194s]       RC Corner Indexes            0   
[10/23 17:38:12   194s] Capacitance Scaling Factor   : 1.00000 
[10/23 17:38:12   194s] Resistance Scaling Factor    : 1.00000 
[10/23 17:38:12   194s] Clock Cap. Scaling Factor    : 1.00000 
[10/23 17:38:12   194s] Clock Res. Scaling Factor    : 1.00000 
[10/23 17:38:12   194s] Shrink Factor                : 1.00000
[10/23 17:38:12   194s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/23 17:38:12   194s] Updating RC grid for preRoute extraction ...
[10/23 17:38:12   194s] Initializing multi-corner resistance tables ...
[10/23 17:38:12   194s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2170.320M)
[10/23 17:38:12   194s] 
[10/23 17:38:12   194s]       Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[10/23 17:38:12   194s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[10/23 17:38:12   194s]       Clock DAG stats PostConditioning final:
[10/23 17:38:12   194s]         cell counts    : b=0, i=0, cg=0, l=0, total=0
[10/23 17:38:12   194s]         cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/23 17:38:12   194s]         wire lengths   : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[10/23 17:38:12   194s]         capacitance    : wire=0.000pF, gate=0.000pF, total=0.000pF
[10/23 17:38:12   194s]         net violations : none
[10/23 17:38:12   194s]     PostConditioning done.
[10/23 17:38:12   194s] Net route status summary:
[10/23 17:38:12   194s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1)
[10/23 17:38:12   194s]   Non-clock:  2458 (unrouted=0, trialRouted=2458, noStatus=0, routed=0, fixed=0)
[10/23 17:38:12   194s] (Not counting 40 nets with <2 term connections)
[10/23 17:38:12   194s]     Clock DAG stats after post-conditioning:
[10/23 17:38:12   194s]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[10/23 17:38:12   194s]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/23 17:38:12   194s]       wire lengths   : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[10/23 17:38:12   194s]       capacitance    : wire=0.000pF, gate=0.000pF, total=0.000pF
[10/23 17:38:12   194s]       net violations : none
[10/23 17:38:12   194s]     Clock tree state after post-conditioning:
[10/23 17:38:12   194s]       clock_tree clock: worst slew is leaf(0.500),trunk(nil),top(nil), margined worst slew is leaf(0.500),trunk(nil),top(nil)
[10/23 17:38:12   194s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.112, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/23 17:38:12   194s]     Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/23 17:38:12   194s]   Updating netlist done.
[10/23 17:38:12   194s]   
[10/23 17:38:12   194s]   Clock DAG stats at end of CTS:
[10/23 17:38:12   194s]   ==============================
[10/23 17:38:12   194s]   
[10/23 17:38:12   194s]   -----------------------------
[10/23 17:38:12   194s]   Cell type      Count    Area
[10/23 17:38:12   194s]   -----------------------------
[10/23 17:38:12   194s]   Buffers          0      0.000
[10/23 17:38:12   194s]   Inverters        0      0.000
[10/23 17:38:12   194s]   Clock Gates      0      0.000
[10/23 17:38:12   194s]   Clock Logic      0      0.000
[10/23 17:38:12   194s]   All              0      0.000
[10/23 17:38:12   194s]   -----------------------------
[10/23 17:38:12   194s]   
[10/23 17:38:12   194s]   
[10/23 17:38:12   194s]   Clock DAG wire lengths at end of CTS:
[10/23 17:38:12   194s]   =====================================
[10/23 17:38:12   194s]   
[10/23 17:38:12   194s]   --------------------
[10/23 17:38:12   194s]   Type     Wire Length
[10/23 17:38:12   194s]   --------------------
[10/23 17:38:12   194s]   Top         0.000
[10/23 17:38:12   194s]   Trunk       0.000
[10/23 17:38:12   194s]   Leaf        0.000
[10/23 17:38:12   194s]   Total       0.000
[10/23 17:38:12   194s]   --------------------
[10/23 17:38:12   194s]   
[10/23 17:38:12   194s]   
[10/23 17:38:12   194s]   Clock DAG capacitances at end of CTS:
[10/23 17:38:12   194s]   =====================================
[10/23 17:38:12   194s]   
[10/23 17:38:12   194s]   --------------------
[10/23 17:38:12   194s]   Type     Capacitance
[10/23 17:38:12   194s]   --------------------
[10/23 17:38:12   194s]   Wire        0.000
[10/23 17:38:12   194s]   Gate        0.000
[10/23 17:38:12   194s]   Total       0.000
[10/23 17:38:12   194s]   --------------------
[10/23 17:38:12   194s]   
[10/23 17:38:12   194s]   
[10/23 17:38:12   194s]   Clock DAG net violations at end of CTS:
[10/23 17:38:12   194s]   =======================================
[10/23 17:38:12   194s]   
[10/23 17:38:12   194s]   None
[10/23 17:38:12   194s]   
[10/23 17:38:12   194s]   
[10/23 17:38:12   194s]   Clock tree summary at end of CTS:
[10/23 17:38:12   194s]   =================================
[10/23 17:38:12   194s]   
[10/23 17:38:12   194s]   -------------------------------------------------------
[10/23 17:38:12   194s]   Clock Tree          Worst Trunk Slew    Worst Leaf Slew
[10/23 17:38:12   194s]   -------------------------------------------------------
[10/23 17:38:12   194s]   clock_tree clock    (none)                   0.500
[10/23 17:38:12   194s]   -------------------------------------------------------
[10/23 17:38:12   194s]   
[10/23 17:38:12   194s]   
[10/23 17:38:12   194s]   Skew group summary at end of CTS:
[10/23 17:38:12   194s]   =================================
[10/23 17:38:12   194s]   
[10/23 17:38:12   194s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/23 17:38:12   194s]   Half-corner                                Skew Group                               Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[10/23 17:38:12   194s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/23 17:38:12   194s]   default_emulate_delay_corner:setup.late    clock/default_emulate_constraint_mode    0.000     0.000     0.000       0.112         0.000           0.000           0.000        0.000     100% {0.000, 0.000, 0.000}
[10/23 17:38:12   194s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/23 17:38:12   194s]   
[10/23 17:38:12   194s]   Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/23 17:38:12   194s]   
[10/23 17:38:12   194s]   Found a total of 0 clock tree pins with a slew violation.
[10/23 17:38:12   194s]   
[10/23 17:38:12   194s] Synthesizing clock trees done.
[10/23 17:38:12   194s] Connecting clock gate test enables... 
[10/23 17:38:12   194s] Connecting clock gate test enables done.
[10/23 17:38:12   194s] Innovus updating I/O latencies
[10/23 17:38:12   194s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[10/23 17:38:12   195s] #################################################################################
[10/23 17:38:12   195s] # Design Stage: PreRoute
[10/23 17:38:12   195s] # Design Name: z80_top_direct_n
[10/23 17:38:12   195s] # Design Mode: 90nm
[10/23 17:38:12   195s] # Analysis Mode: MMMC Non-OCV 
[10/23 17:38:12   195s] # Parasitics Mode: No SPEF/RCDB
[10/23 17:38:12   195s] # Signoff Settings: SI Off 
[10/23 17:38:12   195s] #################################################################################
[10/23 17:38:12   195s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[10/23 17:38:12   195s] Calculate delays in Single mode...
[10/23 17:38:12   195s] Topological Sorting (CPU = 0:00:00.0, MEM = 2179.9M, InitMEM = 2179.9M)
[10/23 17:38:13   195s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:01.0)
[10/23 17:38:13   195s] End delay calculation. (MEM=2179.86 CPU=0:00:00.1 REAL=0:00:01.0)
[10/23 17:38:13   195s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 2179.9M) ***
[10/23 17:38:13   195s] Setting all clocks to propagated mode.
[10/23 17:38:13   195s] Resetting all latency settings from fanout cone of clock 'clock'
[10/23 17:38:13   195s] Clock DAG stats after update timingGraph:
[10/23 17:38:13   195s]   cell counts    : b=0, i=0, cg=0, l=0, total=0
[10/23 17:38:13   195s]   cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[10/23 17:38:13   195s]   wire lengths   : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[10/23 17:38:13   195s]   capacitance    : wire=0.000pF, gate=0.000pF, total=0.000pF
[10/23 17:38:13   195s]   net violations : none
[10/23 17:38:13   195s] Clock tree state after update timingGraph:
[10/23 17:38:13   195s]   clock_tree clock: worst slew is leaf(0.500),trunk(nil),top(nil), margined worst slew is leaf(0.500),trunk(nil),top(nil)
[10/23 17:38:13   195s]   skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.112, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[10/23 17:38:13   195s] Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[10/23 17:38:13   195s] Logging CTS constraint violations... 
[10/23 17:38:13   195s]   Clock tree clock has 1 cts_max_fanout violation.
[10/23 17:38:13   195s] **WARN: (IMPCCOPT-1157):	Did not meet the cts_max_fanout constraint. Node the root driver for clock_tree clock at (246.645,289.140), in power domain auto-default, has 361 fanout.
[10/23 17:38:13   195s] 
[10/23 17:38:13   195s] Type 'man IMPCCOPT-1157' for more detail.
[10/23 17:38:13   195s] Logging CTS constraint violations done.
[10/23 17:38:13   195s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/23 17:38:13   195s] Synthesizing clock trees with CCOpt done.
[10/23 17:38:13   195s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/23 17:38:13   195s] UM:                                                                   cts
[10/23 17:38:13   195s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[10/23 17:38:13   195s] #spOpts: mergeVia=F 
[10/23 17:38:13   195s] Info: 8 threads available for lower-level modules during optimization.
[10/23 17:38:13   195s] GigaOpt running with 8 threads.
[10/23 17:38:15   197s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1683.2M, totSessionCpu=0:03:17 **
[10/23 17:38:15   197s] *** opt_design -post_cts ***
[10/23 17:38:15   197s] DRC Margin: user margin 0.0; extra margin 0.2
[10/23 17:38:15   197s] Hold Target Slack: user slack 0
[10/23 17:38:15   197s] Setup Target Slack: user slack 0; extra slack 0.1
[10/23 17:38:15   197s] setUsefulSkewMode -noEcoRoute
[10/23 17:38:15   197s] INFO****: The delay profiles based on paritioning incorrect, turning off vt filtering
[10/23 17:38:15   197s] Summary for sequential cells idenfication: 
[10/23 17:38:15   197s] Identified SBFF number: 128
[10/23 17:38:15   197s] Identified MBFF number: 0
[10/23 17:38:15   197s] Not identified SBFF number: 0
[10/23 17:38:15   197s] Not identified MBFF number: 0
[10/23 17:38:15   197s] Number of sequential cells which are not FFs: 106
[10/23 17:38:15   197s] 
[10/23 17:38:15   197s] Start to check current routing status for nets...
[10/23 17:38:15   197s] Using hname+ instead name for net compare
[10/23 17:38:15   197s] Activating lazyNetListOrdering
[10/23 17:38:15   197s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[10/23 17:38:15   197s] All nets are already routed correctly.
[10/23 17:38:15   197s] End to check current routing status for nets (mem=1685.2M)
[10/23 17:38:19   200s] Compute RC Scale Done ...
[10/23 17:38:19   200s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[10/23 17:38:19   200s] #################################################################################
[10/23 17:38:19   200s] # Design Stage: PreRoute
[10/23 17:38:19   200s] # Design Name: z80_top_direct_n
[10/23 17:38:19   200s] # Design Mode: 90nm
[10/23 17:38:19   200s] # Analysis Mode: MMMC Non-OCV 
[10/23 17:38:19   200s] # Parasitics Mode: No SPEF/RCDB
[10/23 17:38:19   200s] # Signoff Settings: SI Off 
[10/23 17:38:19   200s] #################################################################################
[10/23 17:38:19   200s] Calculate delays in Single mode...
[10/23 17:38:19   200s] Topological Sorting (CPU = 0:00:00.0, MEM = 1848.9M, InitMEM = 1848.9M)
[10/23 17:38:20   201s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/23 17:38:20   201s] End delay calculation. (MEM=2220.09 CPU=0:00:01.3 REAL=0:00:01.0)
[10/23 17:38:20   201s] *** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 2220.1M) ***
[10/23 17:38:20   202s] *** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:01.0 totSessionCpu=0:03:21 mem=2220.1M)
[10/23 17:38:20   202s] 
[10/23 17:38:20   202s] ------------------------------------------------------------
[10/23 17:38:20   202s]              Initial Summary                             
[10/23 17:38:20   202s] ------------------------------------------------------------
[10/23 17:38:20   202s] 
[10/23 17:38:20   202s] Setup views included:
[10/23 17:38:20   202s]  default_emulate_view 
[10/23 17:38:20   202s] 
[10/23 17:38:20   202s] +--------------------+---------+
[10/23 17:38:20   202s] |     Setup mode     |   all   |
[10/23 17:38:20   202s] +--------------------+---------+
[10/23 17:38:20   202s] |           WNS (ns):|  1.009  |
[10/23 17:38:20   202s] |           TNS (ns):|  0.000  |
[10/23 17:38:20   202s] |    Violating Paths:|    0    |
[10/23 17:38:20   202s] |          All Paths:|  1056   |
[10/23 17:38:20   202s] +--------------------+---------+
[10/23 17:38:20   202s] 
[10/23 17:38:20   202s] +----------------+-------------------------------+------------------+
[10/23 17:38:20   202s] |                |              Real             |       Total      |
[10/23 17:38:20   202s] |    DRVs        +------------------+------------+------------------|
[10/23 17:38:20   202s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[10/23 17:38:20   202s] +----------------+------------------+------------+------------------+
[10/23 17:38:20   202s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[10/23 17:38:20   202s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[10/23 17:38:20   202s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[10/23 17:38:20   202s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[10/23 17:38:20   202s] +----------------+------------------+------------+------------------+
[10/23 17:38:20   202s] 
[10/23 17:38:20   202s] Density: 75.839%
[10/23 17:38:20   202s] ------------------------------------------------------------
[10/23 17:38:20   202s] **opt_design ... cpu = 0:00:04, real = 0:00:05, mem = 1778.2M, totSessionCpu=0:03:22 **
[10/23 17:38:20   202s] ** INFO : this run is activating low effort ccoptDesign flow
[10/23 17:38:20   202s] PhyDesignGrid: maxLocalDensity 0.98
[10/23 17:38:20   202s] #spOpts: mergeVia=F 
[10/23 17:38:20   202s] *** Starting optimizing excluded clock nets MEM= 1798.2M) ***
[10/23 17:38:20   202s] *info: No excluded clock nets to be optimized.
[10/23 17:38:20   202s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1798.2M) ***
[10/23 17:38:20   202s] *** Starting optimizing excluded clock nets MEM= 1798.2M) ***
[10/23 17:38:20   202s] *info: No excluded clock nets to be optimized.
[10/23 17:38:20   202s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1798.2M) ***
[10/23 17:38:20   202s] *** Timing Is met
[10/23 17:38:20   202s] *** Check timing (0:00:00.0)
[10/23 17:38:20   202s] **INFO: Flow update: Design timing is met.
[10/23 17:38:20   202s] 
[10/23 17:38:20   202s] ------------------------------------------------------------
[10/23 17:38:20   202s]      Summary (cpu=0.00min real=0.00min mem=1798.2M)                             
[10/23 17:38:20   202s] ------------------------------------------------------------
[10/23 17:38:20   202s] 
[10/23 17:38:20   202s] Setup views included:
[10/23 17:38:20   202s]  default_emulate_view 
[10/23 17:38:20   202s] 
[10/23 17:38:20   202s] +--------------------+---------+
[10/23 17:38:20   202s] |     Setup mode     |   all   |
[10/23 17:38:20   202s] +--------------------+---------+
[10/23 17:38:20   202s] |           WNS (ns):|  1.009  |
[10/23 17:38:20   202s] |           TNS (ns):|  0.000  |
[10/23 17:38:20   202s] |    Violating Paths:|    0    |
[10/23 17:38:20   202s] |          All Paths:|  1056   |
[10/23 17:38:20   202s] +--------------------+---------+
[10/23 17:38:20   202s] 
[10/23 17:38:20   202s] +----------------+-------------------------------+------------------+
[10/23 17:38:20   202s] |                |              Real             |       Total      |
[10/23 17:38:20   202s] |    DRVs        +------------------+------------+------------------|
[10/23 17:38:20   202s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[10/23 17:38:20   202s] +----------------+------------------+------------+------------------+
[10/23 17:38:20   202s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[10/23 17:38:20   202s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[10/23 17:38:20   202s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[10/23 17:38:20   202s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[10/23 17:38:20   202s] +----------------+------------------+------------+------------------+
[10/23 17:38:20   202s] 
[10/23 17:38:20   202s] Density: 75.839%
[10/23 17:38:20   202s] Routing Overflow: 0.55% H and 0.19% V
[10/23 17:38:20   202s] ------------------------------------------------------------
[10/23 17:38:20   202s] **opt_design ... cpu = 0:00:05, real = 0:00:05, mem = 1798.2M, totSessionCpu=0:03:22 **
[10/23 17:38:20   202s] **INFO: Flow update: Design timing is met.
[10/23 17:38:20   202s] 
[10/23 17:38:20   202s] ------------------------------------------------------------
[10/23 17:38:20   202s]      Summary (cpu=0.00min real=0.00min mem=1798.2M)                             
[10/23 17:38:20   202s] ------------------------------------------------------------
[10/23 17:38:20   202s] 
[10/23 17:38:20   202s] Setup views included:
[10/23 17:38:20   202s]  default_emulate_view 
[10/23 17:38:20   202s] 
[10/23 17:38:20   202s] +--------------------+---------+
[10/23 17:38:20   202s] |     Setup mode     |   all   |
[10/23 17:38:20   202s] +--------------------+---------+
[10/23 17:38:20   202s] |           WNS (ns):|  1.009  |
[10/23 17:38:20   202s] |           TNS (ns):|  0.000  |
[10/23 17:38:20   202s] |    Violating Paths:|    0    |
[10/23 17:38:20   202s] |          All Paths:|  1056   |
[10/23 17:38:20   202s] +--------------------+---------+
[10/23 17:38:20   202s] 
[10/23 17:38:20   202s] +----------------+-------------------------------+------------------+
[10/23 17:38:20   202s] |                |              Real             |       Total      |
[10/23 17:38:20   202s] |    DRVs        +------------------+------------+------------------|
[10/23 17:38:20   202s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[10/23 17:38:20   202s] +----------------+------------------+------------+------------------+
[10/23 17:38:20   202s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[10/23 17:38:20   202s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[10/23 17:38:20   202s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[10/23 17:38:20   202s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[10/23 17:38:20   202s] +----------------+------------------+------------+------------------+
[10/23 17:38:20   202s] 
[10/23 17:38:20   202s] Density: 75.839%
[10/23 17:38:20   202s] Routing Overflow: 0.55% H and 0.19% V
[10/23 17:38:20   202s] ------------------------------------------------------------
[10/23 17:38:20   202s] **opt_design ... cpu = 0:00:05, real = 0:00:05, mem = 1798.2M, totSessionCpu=0:03:22 **
[10/23 17:38:20   202s] Info: 28 top-level, potential tri-state nets excluded from IPO operation.
[10/23 17:38:20   202s] Info: 1 net with fixed/cover wires excluded.
[10/23 17:38:20   202s] Info: 1 ideal net excluded from IPO operation.
[10/23 17:38:20   202s] Info: 1 clock net  excluded from IPO operation.
[10/23 17:38:21   203s] doiPBLastSyncSlave
[10/23 17:38:21   203s] Effort level <high> specified for reg2reg path_group
[10/23 17:38:21   203s] Reported timing to dir ./timingReports
[10/23 17:38:21   203s] **opt_design ... cpu = 0:00:06, real = 0:00:06, mem = 1800.2M, totSessionCpu=0:03:23 **
[10/23 17:38:21   203s] 
[10/23 17:38:21   203s] ------------------------------------------------------------
[10/23 17:38:21   203s]      opt_design Final Summary                             
[10/23 17:38:21   203s] ------------------------------------------------------------
[10/23 17:38:21   203s] 
[10/23 17:38:21   203s] Setup views included:
[10/23 17:38:21   203s]  default_emulate_view 
[10/23 17:38:21   203s] 
[10/23 17:38:21   203s] +--------------------+---------+---------+---------+
[10/23 17:38:21   203s] |     Setup mode     |   all   | reg2reg | default |
[10/23 17:38:21   203s] +--------------------+---------+---------+---------+
[10/23 17:38:21   203s] |           WNS (ns):|  1.009  |  1.009  |  0.000  |
[10/23 17:38:21   203s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[10/23 17:38:21   203s] |    Violating Paths:|    0    |    0    |    0    |
[10/23 17:38:21   203s] |          All Paths:|  1056   |  1056   |    0    |
[10/23 17:38:21   203s] +--------------------+---------+---------+---------+
[10/23 17:38:21   203s] 
[10/23 17:38:21   203s] +----------------+-------------------------------+------------------+
[10/23 17:38:21   203s] |                |              Real             |       Total      |
[10/23 17:38:21   203s] |    DRVs        +------------------+------------+------------------|
[10/23 17:38:21   203s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[10/23 17:38:21   203s] +----------------+------------------+------------+------------------+
[10/23 17:38:21   203s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[10/23 17:38:21   203s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[10/23 17:38:21   203s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[10/23 17:38:21   203s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[10/23 17:38:21   203s] +----------------+------------------+------------+------------------+
[10/23 17:38:21   203s] 
[10/23 17:38:21   203s] Density: 75.839%
[10/23 17:38:21   203s] Routing Overflow: 0.55% H and 0.19% V
[10/23 17:38:21   203s] ------------------------------------------------------------
[10/23 17:38:21   203s] **opt_design ... cpu = 0:00:06, real = 0:00:06, mem = 1798.2M, totSessionCpu=0:03:23 **
[10/23 17:38:21   203s] *** Finished opt_design ***
[10/23 17:38:21   203s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/23 17:38:21   203s] UM:                                          0.000             1.009  final
[10/23 17:38:21   203s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/23 17:38:21   203s] UM:                                                                   opt_design_postcts
[10/23 17:38:21   203s] 
[10/23 17:38:21   203s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:13.5 real=0:00:13.8)
[10/23 17:38:21   203s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[10/23 17:38:21   203s] Info: pop threads available for lower-level modules during optimization.
[10/23 17:38:21   204s] Set place::cacheFPlanSiteMark to 0
[10/23 17:38:21   204s] (ccopt_design): dumping clock statistics to metric
[10/23 17:38:21   204s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/23 17:38:21   204s] UM:                                                                   report_ccopt_clock_trees
[10/23 17:38:21   204s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/23 17:38:21   204s] UM:                                                                   report_ccopt_skew_groups
[10/23 17:38:22   204s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/23 17:38:22   204s] UM:         12.05             23             0.000             1.009  ccopt_design
[10/23 17:38:22   204s] 
[10/23 17:38:22   204s] *** Summary of all messages that are not suppressed in this session:
[10/23 17:38:22   204s] Severity  ID               Count  Summary                                  
[10/23 17:38:22   204s] WARNING   IMPEXT-6197          5  The Cap table file is not specified. Thi...
[10/23 17:38:22   204s] WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
[10/23 17:38:22   204s] WARNING   IMPCCOPT-1041        2  The cts_source_output_max_transition_tim...
[10/23 17:38:22   204s] WARNING   IMPCCOPT-1157        1  Did not meet the cts_max_fanout constrai...
[10/23 17:38:22   204s] WARNING   IMPCCOPT-1182        2  The cts_clock_gating_cells property has ...
[10/23 17:38:22   204s] *** Message Summary: 15 warning(s), 0 error(s)
[10/23 17:38:22   204s] 
[10/23 17:38:22   204s] **ccopt_design ... cpu = 0:00:27, real = 0:00:23, mem = 1750.9M, totSessionCpu=0:03:24 **
[10/23 17:38:22   204s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[10/23 17:38:22   204s] Core basic site is core
[10/23 17:38:22   204s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/23 17:38:22   204s] Summary for sequential cells idenfication: 
[10/23 17:38:22   204s] Identified SBFF number: 128
[10/23 17:38:22   204s] Identified MBFF number: 0
[10/23 17:38:22   204s] Not identified SBFF number: 0
[10/23 17:38:22   204s] Not identified MBFF number: 0
[10/23 17:38:22   204s] Number of sequential cells which are not FFs: 106
[10/23 17:38:22   204s] 
[10/23 17:38:22   204s] #spOpts: mergeVia=F 
[10/23 17:38:22   204s] Info: 8 threads available for lower-level modules during optimization.
[10/23 17:38:22   204s] GigaOpt running with 8 threads.
[10/23 17:38:24   206s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1754.9M, totSessionCpu=0:03:26 **
[10/23 17:38:24   206s] *** opt_design -post_cts ***
[10/23 17:38:24   206s] DRC Margin: user margin 0.0; extra margin 0.2
[10/23 17:38:24   206s] Hold Target Slack: user slack 0
[10/23 17:38:24   206s] Setup Target Slack: user slack 0; extra slack 0.1
[10/23 17:38:24   206s] setUsefulSkewMode -noEcoRoute
[10/23 17:38:24   206s] INFO****: The delay profiles based on paritioning incorrect, turning off vt filtering
[10/23 17:38:24   206s] Summary for sequential cells idenfication: 
[10/23 17:38:24   206s] Identified SBFF number: 128
[10/23 17:38:24   206s] Identified MBFF number: 0
[10/23 17:38:24   206s] Not identified SBFF number: 0
[10/23 17:38:24   206s] Not identified MBFF number: 0
[10/23 17:38:24   206s] Number of sequential cells which are not FFs: 106
[10/23 17:38:24   206s] 
[10/23 17:38:24   206s] Start to check current routing status for nets...
[10/23 17:38:24   206s] Using hname+ instead name for net compare
[10/23 17:38:24   206s] Activating lazyNetListOrdering
[10/23 17:38:24   206s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[10/23 17:38:24   206s] All nets are already routed correctly.
[10/23 17:38:24   206s] End to check current routing status for nets (mem=1756.9M)
[10/23 17:38:26   209s] Compute RC Scale Done ...
[10/23 17:38:27   209s] 
[10/23 17:38:27   209s] ------------------------------------------------------------
[10/23 17:38:27   209s]              Initial Summary                             
[10/23 17:38:27   209s] ------------------------------------------------------------
[10/23 17:38:27   209s] 
[10/23 17:38:27   209s] Setup views included:
[10/23 17:38:27   209s]  default_emulate_view 
[10/23 17:38:27   209s] 
[10/23 17:38:27   209s] +--------------------+---------+
[10/23 17:38:27   209s] |     Setup mode     |   all   |
[10/23 17:38:27   209s] +--------------------+---------+
[10/23 17:38:27   209s] |           WNS (ns):|  1.009  |
[10/23 17:38:27   209s] |           TNS (ns):|  0.000  |
[10/23 17:38:27   209s] |    Violating Paths:|    0    |
[10/23 17:38:27   209s] |          All Paths:|  1056   |
[10/23 17:38:27   209s] +--------------------+---------+
[10/23 17:38:27   209s] 
[10/23 17:38:27   209s] +----------------+-------------------------------+------------------+
[10/23 17:38:27   209s] |                |              Real             |       Total      |
[10/23 17:38:27   209s] |    DRVs        +------------------+------------+------------------|
[10/23 17:38:27   209s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[10/23 17:38:27   209s] +----------------+------------------+------------+------------------+
[10/23 17:38:27   209s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[10/23 17:38:27   209s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[10/23 17:38:27   209s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[10/23 17:38:27   209s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[10/23 17:38:27   209s] +----------------+------------------+------------+------------------+
[10/23 17:38:27   209s] 
[10/23 17:38:27   209s] Density: 75.839%
[10/23 17:38:27   209s] ------------------------------------------------------------
[10/23 17:38:27   209s] **opt_design ... cpu = 0:00:03, real = 0:00:03, mem = 1800.7M, totSessionCpu=0:03:29 **
[10/23 17:38:27   209s] ** INFO : this run is activating low effort ccoptDesign flow
[10/23 17:38:27   209s] PhyDesignGrid: maxLocalDensity 0.98
[10/23 17:38:27   209s] #spOpts: mergeVia=F 
[10/23 17:38:27   209s] *** Starting optimizing excluded clock nets MEM= 1804.7M) ***
[10/23 17:38:27   209s] *info: No excluded clock nets to be optimized.
[10/23 17:38:27   209s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1804.7M) ***
[10/23 17:38:27   209s] *** Starting optimizing excluded clock nets MEM= 1804.7M) ***
[10/23 17:38:27   209s] *info: No excluded clock nets to be optimized.
[10/23 17:38:27   209s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1804.7M) ***
[10/23 17:38:27   209s] *** Timing Is met
[10/23 17:38:27   209s] *** Check timing (0:00:00.0)
[10/23 17:38:27   209s] **INFO: Flow update: Design timing is met.
[10/23 17:38:27   209s] 
[10/23 17:38:27   209s] ------------------------------------------------------------
[10/23 17:38:27   209s]      Summary (cpu=0.00min real=0.00min mem=1804.7M)                             
[10/23 17:38:27   209s] ------------------------------------------------------------
[10/23 17:38:27   209s] 
[10/23 17:38:27   209s] Setup views included:
[10/23 17:38:27   209s]  default_emulate_view 
[10/23 17:38:27   209s] 
[10/23 17:38:27   209s] +--------------------+---------+
[10/23 17:38:27   209s] |     Setup mode     |   all   |
[10/23 17:38:27   209s] +--------------------+---------+
[10/23 17:38:27   209s] |           WNS (ns):|  1.009  |
[10/23 17:38:27   209s] |           TNS (ns):|  0.000  |
[10/23 17:38:27   209s] |    Violating Paths:|    0    |
[10/23 17:38:27   209s] |          All Paths:|  1056   |
[10/23 17:38:27   209s] +--------------------+---------+
[10/23 17:38:27   209s] 
[10/23 17:38:27   209s] +----------------+-------------------------------+------------------+
[10/23 17:38:27   209s] |                |              Real             |       Total      |
[10/23 17:38:27   209s] |    DRVs        +------------------+------------+------------------|
[10/23 17:38:27   209s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[10/23 17:38:27   209s] +----------------+------------------+------------+------------------+
[10/23 17:38:27   209s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[10/23 17:38:27   209s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[10/23 17:38:27   209s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[10/23 17:38:27   209s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[10/23 17:38:27   209s] +----------------+------------------+------------+------------------+
[10/23 17:38:27   209s] 
[10/23 17:38:27   209s] Density: 75.839%
[10/23 17:38:27   209s] Routing Overflow: 0.55% H and 0.19% V
[10/23 17:38:27   209s] ------------------------------------------------------------
[10/23 17:38:27   209s] **opt_design ... cpu = 0:00:03, real = 0:00:03, mem = 1804.7M, totSessionCpu=0:03:29 **
[10/23 17:38:27   210s] **INFO: Flow update: Design timing is met.
[10/23 17:38:27   210s] 
[10/23 17:38:27   210s] ------------------------------------------------------------
[10/23 17:38:27   210s]      Summary (cpu=0.00min real=0.00min mem=1804.7M)                             
[10/23 17:38:27   210s] ------------------------------------------------------------
[10/23 17:38:27   210s] 
[10/23 17:38:27   210s] Setup views included:
[10/23 17:38:27   210s]  default_emulate_view 
[10/23 17:38:27   210s] 
[10/23 17:38:27   210s] +--------------------+---------+
[10/23 17:38:27   210s] |     Setup mode     |   all   |
[10/23 17:38:27   210s] +--------------------+---------+
[10/23 17:38:27   210s] |           WNS (ns):|  1.009  |
[10/23 17:38:27   210s] |           TNS (ns):|  0.000  |
[10/23 17:38:27   210s] |    Violating Paths:|    0    |
[10/23 17:38:27   210s] |          All Paths:|  1056   |
[10/23 17:38:27   210s] +--------------------+---------+
[10/23 17:38:27   210s] 
[10/23 17:38:27   210s] +----------------+-------------------------------+------------------+
[10/23 17:38:27   210s] |                |              Real             |       Total      |
[10/23 17:38:27   210s] |    DRVs        +------------------+------------+------------------|
[10/23 17:38:27   210s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[10/23 17:38:27   210s] +----------------+------------------+------------+------------------+
[10/23 17:38:27   210s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[10/23 17:38:27   210s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[10/23 17:38:27   210s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[10/23 17:38:27   210s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[10/23 17:38:27   210s] +----------------+------------------+------------+------------------+
[10/23 17:38:27   210s] 
[10/23 17:38:27   210s] Density: 75.839%
[10/23 17:38:27   210s] Routing Overflow: 0.55% H and 0.19% V
[10/23 17:38:27   210s] ------------------------------------------------------------
[10/23 17:38:27   210s] **opt_design ... cpu = 0:00:03, real = 0:00:03, mem = 1804.7M, totSessionCpu=0:03:30 **
[10/23 17:38:27   210s] Info: 28 top-level, potential tri-state nets excluded from IPO operation.
[10/23 17:38:27   210s] Info: 1 net with fixed/cover wires excluded.
[10/23 17:38:27   210s] Info: 1 ideal net excluded from IPO operation.
[10/23 17:38:27   210s] Info: 1 clock net  excluded from IPO operation.
[10/23 17:38:27   210s] doiPBLastSyncSlave
[10/23 17:38:27   210s] Effort level <high> specified for reg2reg path_group
[10/23 17:38:27   210s] Reported timing to dir ./timingReports
[10/23 17:38:27   210s] **opt_design ... cpu = 0:00:04, real = 0:00:03, mem = 1806.7M, totSessionCpu=0:03:30 **
[10/23 17:38:28   211s] 
[10/23 17:38:28   211s] ------------------------------------------------------------
[10/23 17:38:28   211s]      opt_design Final Summary                             
[10/23 17:38:28   211s] ------------------------------------------------------------
[10/23 17:38:28   211s] 
[10/23 17:38:28   211s] Setup views included:
[10/23 17:38:28   211s]  default_emulate_view 
[10/23 17:38:28   211s] 
[10/23 17:38:28   211s] +--------------------+---------+---------+---------+
[10/23 17:38:28   211s] |     Setup mode     |   all   | reg2reg | default |
[10/23 17:38:28   211s] +--------------------+---------+---------+---------+
[10/23 17:38:28   211s] |           WNS (ns):|  1.009  |  1.009  |  0.000  |
[10/23 17:38:28   211s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[10/23 17:38:28   211s] |    Violating Paths:|    0    |    0    |    0    |
[10/23 17:38:28   211s] |          All Paths:|  1056   |  1056   |    0    |
[10/23 17:38:28   211s] +--------------------+---------+---------+---------+
[10/23 17:38:28   211s] 
[10/23 17:38:28   211s] +----------------+-------------------------------+------------------+
[10/23 17:38:28   211s] |                |              Real             |       Total      |
[10/23 17:38:28   211s] |    DRVs        +------------------+------------+------------------|
[10/23 17:38:28   211s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[10/23 17:38:28   211s] +----------------+------------------+------------+------------------+
[10/23 17:38:28   211s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[10/23 17:38:28   211s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[10/23 17:38:28   211s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[10/23 17:38:28   211s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[10/23 17:38:28   211s] +----------------+------------------+------------+------------------+
[10/23 17:38:28   211s] 
[10/23 17:38:28   211s] Density: 75.839%
[10/23 17:38:28   211s] Routing Overflow: 0.55% H and 0.19% V
[10/23 17:38:28   211s] ------------------------------------------------------------
[10/23 17:38:28   211s] **opt_design ... cpu = 0:00:04, real = 0:00:04, mem = 1804.7M, totSessionCpu=0:03:30 **
[10/23 17:38:28   211s] *** Finished opt_design ***
[10/23 17:38:28   211s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/23 17:38:28   211s] UM:                                          0.000             1.009  final
[10/23 17:38:28   211s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/23 17:38:28   211s] UM:          6.89              6             0.000             1.009  opt_design_postcts
[10/23 17:38:28   211s] 
[10/23 17:38:28   211s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:10.1 real=0:00:09.2)
[10/23 17:38:28   211s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[10/23 17:38:28   211s] Info: pop threads available for lower-level modules during optimization.
[10/23 17:38:28   211s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[10/23 17:38:28   211s] Type 'man IMPEXT-3493' for more detail.
[10/23 17:38:28   211s] Start to check current routing status for nets...
[10/23 17:38:28   211s] Using hname+ instead name for net compare
[10/23 17:38:28   211s] Activating lazyNetListOrdering
[10/23 17:38:28   211s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[10/23 17:38:28   211s] All nets are already routed correctly.
[10/23 17:38:28   211s] End to check current routing status for nets (mem=1751.0M)
[10/23 17:38:28   211s] Extraction called for design 'z80_top_direct_n' of instances=2805 and nets=2499 using extraction engine 'preRoute' .
[10/23 17:38:28   211s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/23 17:38:28   211s] Type 'man IMPEXT-3530' for more detail.
[10/23 17:38:28   211s] PreRoute RC Extraction called for design z80_top_direct_n.
[10/23 17:38:28   211s] RC Extraction called in multi-corner(1) mode.
[10/23 17:38:28   211s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/23 17:38:28   211s] Type 'man IMPEXT-6197' for more detail.
[10/23 17:38:28   211s] RCMode: PreRoute
[10/23 17:38:28   211s]       RC Corner Indexes            0   
[10/23 17:38:28   211s] Capacitance Scaling Factor   : 1.00000 
[10/23 17:38:28   211s] Resistance Scaling Factor    : 1.00000 
[10/23 17:38:28   211s] Clock Cap. Scaling Factor    : 1.00000 
[10/23 17:38:28   211s] Clock Res. Scaling Factor    : 1.00000 
[10/23 17:38:28   211s] Shrink Factor                : 1.00000
[10/23 17:38:28   211s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/23 17:38:28   211s] Updating RC grid for preRoute extraction ...
[10/23 17:38:28   211s] Initializing multi-corner resistance tables ...
[10/23 17:38:28   211s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1751.031M)
[10/23 17:38:28   211s] Effort level <high> specified for reg2reg path_group
[10/23 17:38:28   211s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[10/23 17:38:28   211s] #################################################################################
[10/23 17:38:28   211s] # Design Stage: PreRoute
[10/23 17:38:28   211s] # Design Name: z80_top_direct_n
[10/23 17:38:28   211s] # Design Mode: 90nm
[10/23 17:38:28   211s] # Analysis Mode: MMMC Non-OCV 
[10/23 17:38:28   211s] # Parasitics Mode: No SPEF/RCDB
[10/23 17:38:28   211s] # Signoff Settings: SI Off 
[10/23 17:38:28   211s] #################################################################################
[10/23 17:38:28   211s] Calculate delays in Single mode...
[10/23 17:38:28   211s] Topological Sorting (CPU = 0:00:00.0, MEM = 1702.8M, InitMEM = 1702.8M)
[10/23 17:38:29   213s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/23 17:38:29   213s] End delay calculation. (MEM=2128.62 CPU=0:00:01.3 REAL=0:00:01.0)
[10/23 17:38:29   213s] *** CDM Built up (cpu=0:00:01.4  real=0:00:01.0  mem= 2128.6M) ***
[10/23 17:38:29   213s] *** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:01.0 totSessionCpu=0:03:33 mem=2128.6M)
[10/23 17:38:29   213s] 
[10/23 17:38:29   213s] ------------------------------------------------------------
[10/23 17:38:29   213s]          time_design Summary                             
[10/23 17:38:29   213s] ------------------------------------------------------------
[10/23 17:38:29   213s] 
[10/23 17:38:29   213s] Setup views included:
[10/23 17:38:29   213s]  default_emulate_view 
[10/23 17:38:29   213s] 
[10/23 17:38:29   213s] +--------------------+---------+---------+---------+
[10/23 17:38:29   213s] |     Setup mode     |   all   | reg2reg | default |
[10/23 17:38:29   213s] +--------------------+---------+---------+---------+
[10/23 17:38:29   213s] |           WNS (ns):|  1.009  |  1.009  |  0.000  |
[10/23 17:38:29   213s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[10/23 17:38:29   213s] |    Violating Paths:|    0    |    0    |    0    |
[10/23 17:38:29   213s] |          All Paths:|  1056   |  1056   |    0    |
[10/23 17:38:29   213s] +--------------------+---------+---------+---------+
[10/23 17:38:29   213s] |default_emulate_view|  1.009  |  1.009  |  0.000  |
[10/23 17:38:29   213s] |                    |  0.000  |  0.000  |  0.000  |
[10/23 17:38:29   213s] |                    |    0    |    0    |    0    |
[10/23 17:38:29   213s] |                    |  1056   |  1056   |    0    |
[10/23 17:38:29   213s] +--------------------+---------+---------+---------+
[10/23 17:38:29   213s] 
[10/23 17:38:29   213s] +----------------+-------------------------------+------------------+
[10/23 17:38:29   213s] |                |              Real             |       Total      |
[10/23 17:38:29   213s] |    DRVs        +------------------+------------+------------------|
[10/23 17:38:29   213s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[10/23 17:38:29   213s] +----------------+------------------+------------+------------------+
[10/23 17:38:29   213s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[10/23 17:38:29   213s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[10/23 17:38:29   213s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[10/23 17:38:29   213s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[10/23 17:38:29   213s] +----------------+------------------+------------+------------------+
[10/23 17:38:29   213s] 
[10/23 17:38:29   213s] Density: 75.839%
[10/23 17:38:29   213s] Routing Overflow: 0.55% H and 0.19% V
[10/23 17:38:29   213s] ------------------------------------------------------------
[10/23 17:38:29   213s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/23 17:38:29   213s] UM:           2.7              1             0.000             1.009  time_design
[10/23 17:38:29   213s] Reported timing to dir ./timingReports
[10/23 17:38:29   213s] Total CPU time: 2.64 sec
[10/23 17:38:29   213s] Total Real time: 1.0 sec
[10/23 17:38:29   213s] Total Memory Usage: 1669.757812 Mbytes
[10/23 17:38:29   214s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1176.41 (MB), peak = 1429.00 (MB)
[10/23 17:38:29   214s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[10/23 17:38:29   214s] #**INFO: setDesignMode -flowEffort standard
[10/23 17:38:29   214s] #**INFO: mulit-cut via swapping is disabled by user.
[10/23 17:38:29   214s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[10/23 17:38:29   214s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[10/23 17:38:29   214s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[10/23 17:38:29   214s] #spOpts: no_cmu 
[10/23 17:38:29   214s] Core basic site is core
[10/23 17:38:29   214s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/23 17:38:29   214s] Begin checking placement ... (start mem=1669.8M, init mem=1669.8M)
[10/23 17:38:29   214s] *info: Placed = 2805          
[10/23 17:38:29   214s] *info: Unplaced = 0           
[10/23 17:38:29   214s] Placement Density:75.84%(61396/80955)
[10/23 17:38:29   214s] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1669.8M)
[10/23 17:38:29   214s] #**INFO: auto set of routeWithTimingDriven to true
[10/23 17:38:29   214s] #**INFO: auto set of routeWithSiDriven to true
[10/23 17:38:30   214s] 
[10/23 17:38:30   214s] changeUseClockNetStatus Option :  -noFixedNetWires 
[10/23 17:38:30   214s] *** Changed status on (1) nets in Clock.
[10/23 17:38:30   214s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1669.8M) ***
[10/23 17:38:30   214s] 
[10/23 17:38:30   214s] globalDetailRoute
[10/23 17:38:30   214s] 
[10/23 17:38:30   214s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[10/23 17:38:30   214s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[10/23 17:38:30   214s] #setNanoRouteMode -routeWithSiDriven true
[10/23 17:38:30   214s] #setNanoRouteMode -routeWithTimingDriven true
[10/23 17:38:30   214s] #Start globalDetailRoute on Tue Oct 23 17:38:30 2018
[10/23 17:38:30   214s] #
[10/23 17:38:30   214s] #Generating timing data, please wait...
[10/23 17:38:30   214s] #2459 total nets, 1 already routed, 1 will ignore in trialRoute
[10/23 17:38:30   214s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[10/23 17:38:30   214s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[10/23 17:38:30   214s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/23 17:38:30   214s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/23 17:38:30   214s] #Dump tif for version 2.1
[10/23 17:38:31   216s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[10/23 17:38:31   216s] End delay calculation. (MEM=2140.19 CPU=0:00:01.4 REAL=0:00:01.0)
[10/23 17:38:31   216s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[10/23 17:38:32   216s] #Generating timing data took: cpu time = 00:00:03, elapsed time = 00:00:02, memory = 1201.67 (MB), peak = 1429.00 (MB)
[10/23 17:38:32   216s] #Done generating timing data.
[10/23 17:38:32   217s] #WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[10/23 17:38:32   217s] #WARNING (NRDB-2005) SPECIAL_NET GND has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[10/23 17:38:32   217s] #Start reading timing information from file .timing_file_17252.tif.gz ...
[10/23 17:38:32   217s] #Read in timing information for 38 ports, 2805 instances from timing file .timing_file_17252.tif.gz.
[10/23 17:38:32   217s] #NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
[10/23 17:38:32   217s] #Using multithreading with 8 threads.
[10/23 17:38:32   217s] #Start routing data preparation.
[10/23 17:38:32   217s] #Minimum voltage of a net in the design = 0.000.
[10/23 17:38:32   217s] #Maximum voltage of a net in the design = 1.800.
[10/23 17:38:32   217s] #Voltage range [0.000 - 0.000] has 9 nets.
[10/23 17:38:32   217s] #Voltage range [1.799 - 1.800] has 1 net.
[10/23 17:38:32   217s] #Voltage range [0.000 - 1.800] has 2489 nets.
[10/23 17:38:32   217s] # MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
[10/23 17:38:32   217s] # MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[10/23 17:38:32   217s] # MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[10/23 17:38:32   217s] # MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[10/23 17:38:32   217s] # MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[10/23 17:38:32   217s] # METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
[10/23 17:38:32   217s] #Regenerating Ggrids automatically.
[10/23 17:38:32   217s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
[10/23 17:38:32   217s] #Using automatically generated G-grids.
[10/23 17:38:32   217s] #Done routing data preparation.
[10/23 17:38:32   217s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1148.23 (MB), peak = 1429.00 (MB)
[10/23 17:38:32   217s] #Merging special wires using 8 threads...
[10/23 17:38:32   217s] #Number of eco nets is 0
[10/23 17:38:32   217s] #
[10/23 17:38:32   217s] #Start data preparation...
[10/23 17:38:32   217s] #
[10/23 17:38:32   217s] #Data preparation is done on Tue Oct 23 17:38:32 2018
[10/23 17:38:32   217s] #
[10/23 17:38:32   217s] #Analyzing routing resource...
[10/23 17:38:32   217s] #Routing resource analysis is done on Tue Oct 23 17:38:32 2018
[10/23 17:38:32   217s] #
[10/23 17:38:32   217s] #  Resource Analysis:
[10/23 17:38:32   217s] #
[10/23 17:38:32   217s] #               Routing  #Avail      #Track     #Total     %Gcell
[10/23 17:38:32   217s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[10/23 17:38:32   217s] #  --------------------------------------------------------------
[10/23 17:38:32   217s] #  Metal 1        H         473           0         961    93.24%
[10/23 17:38:32   217s] #  Metal 2        V         464           0         961     0.00%
[10/23 17:38:32   217s] #  Metal 3        H         473           0         961     0.00%
[10/23 17:38:32   217s] #  Metal 4        V         464           0         961     0.00%
[10/23 17:38:32   217s] #  Metal 5        H         473           0         961     0.00%
[10/23 17:38:32   217s] #  Metal 6        V         232           0         961     0.00%
[10/23 17:38:32   217s] #  --------------------------------------------------------------
[10/23 17:38:32   217s] #  Total                   2579       0.00%  5766    15.54%
[10/23 17:38:32   217s] #
[10/23 17:38:32   217s] #
[10/23 17:38:32   217s] #
[10/23 17:38:32   217s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1148.23 (MB), peak = 1429.00 (MB)
[10/23 17:38:32   217s] #
[10/23 17:38:32   217s] #start global routing iteration 1...
[10/23 17:38:33   218s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1150.84 (MB), peak = 1429.00 (MB)
[10/23 17:38:33   218s] #
[10/23 17:38:33   218s] #start global routing iteration 2...
[10/23 17:38:34   219s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1151.23 (MB), peak = 1429.00 (MB)
[10/23 17:38:34   219s] #
[10/23 17:38:34   219s] #
[10/23 17:38:34   219s] #Total number of trivial nets (e.g. < 2 pins) = 40 (skipped).
[10/23 17:38:34   219s] #Total number of routable nets = 2459.
[10/23 17:38:34   219s] #Total number of nets in the design = 2499.
[10/23 17:38:34   219s] #
[10/23 17:38:34   219s] #2458 routable nets have only global wires.
[10/23 17:38:34   219s] #1 routable net has only detail routed wires.
[10/23 17:38:34   219s] #
[10/23 17:38:34   219s] #Routed nets constraints summary:
[10/23 17:38:34   219s] #-----------------------------
[10/23 17:38:34   219s] #        Rules   Unconstrained  
[10/23 17:38:34   219s] #-----------------------------
[10/23 17:38:34   219s] #      Default            2458  
[10/23 17:38:34   219s] #-----------------------------
[10/23 17:38:34   219s] #        Total            2458  
[10/23 17:38:34   219s] #-----------------------------
[10/23 17:38:34   219s] #
[10/23 17:38:34   219s] #Routing constraints summary of the whole design:
[10/23 17:38:34   219s] #-----------------------------
[10/23 17:38:34   219s] #        Rules   Unconstrained  
[10/23 17:38:34   219s] #-----------------------------
[10/23 17:38:34   219s] #      Default            2459  
[10/23 17:38:34   219s] #-----------------------------
[10/23 17:38:34   219s] #        Total            2459  
[10/23 17:38:34   219s] #-----------------------------
[10/23 17:38:34   219s] #
[10/23 17:38:34   219s] #
[10/23 17:38:34   219s] #  Congestion Analysis: (blocked Gcells are excluded)
[10/23 17:38:34   219s] #
[10/23 17:38:34   219s] #                 OverCon       OverCon       OverCon          
[10/23 17:38:34   219s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[10/23 17:38:34   219s] #     Layer         (1-2)         (3-4)         (5-6)   OverCon
[10/23 17:38:34   219s] #  ------------------------------------------------------------
[10/23 17:38:34   219s] #   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[10/23 17:38:34   219s] #   Metal 2      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[10/23 17:38:34   219s] #   Metal 3    123(12.8%)     78(8.12%)      9(0.94%)   (21.9%)
[10/23 17:38:34   219s] #   Metal 4    123(12.8%)      5(0.52%)      0(0.00%)   (13.3%)
[10/23 17:38:34   219s] #   Metal 5     60(6.24%)      0(0.00%)      0(0.00%)   (6.24%)
[10/23 17:38:34   219s] #   Metal 6     45(4.68%)      0(0.00%)      0(0.00%)   (4.68%)
[10/23 17:38:34   219s] #  ------------------------------------------------------------
[10/23 17:38:34   219s] #     Total    351(7.16%)     83(1.69%)      9(0.18%)   (9.03%)
[10/23 17:38:34   219s] #
[10/23 17:38:34   219s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
[10/23 17:38:34   219s] #  Overflow after GR: 13.16% H + 6.07% V
[10/23 17:38:34   219s] #
[10/23 17:38:34   219s] #Complete Global Routing.
[10/23 17:38:34   219s] #Total wire length = 180675 um.
[10/23 17:38:34   219s] #Total half perimeter of net bounding box = 123350 um.
[10/23 17:38:34   219s] #Total wire length on LAYER MET1 = 85 um.
[10/23 17:38:34   219s] #Total wire length on LAYER MET2 = 24151 um.
[10/23 17:38:34   219s] #Total wire length on LAYER MET3 = 41296 um.
[10/23 17:38:34   219s] #Total wire length on LAYER MET4 = 44716 um.
[10/23 17:38:34   219s] #Total wire length on LAYER MET5 = 45364 um.
[10/23 17:38:34   219s] #Total wire length on LAYER METTP = 25062 um.
[10/23 17:38:34   219s] #Total number of vias = 23412
[10/23 17:38:34   219s] #Up-Via Summary (total 23412):
[10/23 17:38:34   219s] #           
[10/23 17:38:34   219s] #-----------------------
[10/23 17:38:34   219s] #  Metal 1        10112
[10/23 17:38:34   219s] #  Metal 2         6876
[10/23 17:38:34   219s] #  Metal 3         3533
[10/23 17:38:34   219s] #  Metal 4         2001
[10/23 17:38:34   219s] #  Metal 5          890
[10/23 17:38:34   219s] #-----------------------
[10/23 17:38:34   219s] #                 23412 
[10/23 17:38:34   219s] #
[10/23 17:38:34   219s] #Max overcon = 6 tracks.
[10/23 17:38:34   219s] #Total overcon = 9.03%.
[10/23 17:38:34   219s] #Worst layer Gcell overcon rate = 21.85%.
[10/23 17:38:34   219s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1151.23 (MB), peak = 1429.00 (MB)
[10/23 17:38:34   219s] #
[10/23 17:38:34   219s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1149.99 (MB), peak = 1429.00 (MB)
[10/23 17:38:34   219s] #Start Track Assignment.
[10/23 17:38:34   219s] #Done with 5057 horizontal wires in 1 hboxes and 4993 vertical wires in 1 hboxes.
[10/23 17:38:35   220s] #Done with 1501 horizontal wires in 1 hboxes and 1045 vertical wires in 1 hboxes.
[10/23 17:38:35   220s] #Complete Track Assignment.
[10/23 17:38:35   220s] #Total wire length = 191116 um.
[10/23 17:38:35   220s] #Total half perimeter of net bounding box = 123350 um.
[10/23 17:38:35   220s] #Total wire length on LAYER MET1 = 8276 um.
[10/23 17:38:35   220s] #Total wire length on LAYER MET2 = 23199 um.
[10/23 17:38:35   220s] #Total wire length on LAYER MET3 = 43312 um.
[10/23 17:38:35   220s] #Total wire length on LAYER MET4 = 44688 um.
[10/23 17:38:35   220s] #Total wire length on LAYER MET5 = 46309 um.
[10/23 17:38:35   220s] #Total wire length on LAYER METTP = 25332 um.
[10/23 17:38:35   220s] #Total number of vias = 23412
[10/23 17:38:35   220s] #Up-Via Summary (total 23412):
[10/23 17:38:35   220s] #           
[10/23 17:38:35   220s] #-----------------------
[10/23 17:38:35   220s] #  Metal 1        10112
[10/23 17:38:35   220s] #  Metal 2         6876
[10/23 17:38:35   220s] #  Metal 3         3533
[10/23 17:38:35   220s] #  Metal 4         2001
[10/23 17:38:35   220s] #  Metal 5          890
[10/23 17:38:35   220s] #-----------------------
[10/23 17:38:35   220s] #                 23412 
[10/23 17:38:35   220s] #
[10/23 17:38:35   220s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1153.80 (MB), peak = 1429.00 (MB)
[10/23 17:38:35   220s] #
[10/23 17:38:35   220s] #Cpu time = 00:00:03
[10/23 17:38:35   220s] #Elapsed time = 00:00:03
[10/23 17:38:35   220s] #Increased memory = 6.25 (MB)
[10/23 17:38:35   220s] #Total memory = 1153.80 (MB)
[10/23 17:38:35   220s] #Peak memory = 1429.00 (MB)
[10/23 17:38:35   220s] #Using multithreading with 8 threads.
[10/23 17:38:35   220s] #routeSiEffort set to high
[10/23 17:38:35   220s] #
[10/23 17:38:35   220s] #Start Detail Routing..
[10/23 17:38:35   220s] #start initial detail routing ...
[10/23 17:39:02   256s] #    number of violations = 313
[10/23 17:39:02   256s] #
[10/23 17:39:02   256s] #    By Layer and Type :
[10/23 17:39:02   256s] #	         MetSpc    Short     Loop      Mar   WreExt   Totals
[10/23 17:39:02   256s] #	MET1         70       50        1        0        0      121
[10/23 17:39:02   256s] #	MET2        102       15        0        3       72      192
[10/23 17:39:02   256s] #	Totals      172       65        1        3       72      313
[10/23 17:39:02   256s] #cpu time = 00:00:36, elapsed time = 00:00:27, memory = 1404.38 (MB), peak = 1429.00 (MB)
[10/23 17:39:02   256s] #start 1st optimization iteration ...
[10/23 17:39:03   264s] #    number of violations = 100
[10/23 17:39:03   264s] #
[10/23 17:39:03   264s] #    By Layer and Type :
[10/23 17:39:03   264s] #	         MetSpc    Short     Loop   WreExt   Totals
[10/23 17:39:03   264s] #	MET1         13       13        1        0       27
[10/23 17:39:03   264s] #	MET2         40        9        0       23       72
[10/23 17:39:03   264s] #	MET3          0        1        0        0        1
[10/23 17:39:03   264s] #	Totals       53       23        1       23      100
[10/23 17:39:03   264s] #    number of process antenna violations = 111
[10/23 17:39:03   264s] #cpu time = 00:00:08, elapsed time = 00:00:01, memory = 1263.81 (MB), peak = 1429.00 (MB)
[10/23 17:39:03   264s] #start 2nd optimization iteration ...
[10/23 17:39:04   268s] #    number of violations = 57
[10/23 17:39:04   268s] #
[10/23 17:39:04   268s] #    By Layer and Type :
[10/23 17:39:04   268s] #	         MetSpc    Short     Loop      Mar   WreExt   Totals
[10/23 17:39:04   268s] #	MET1         12        6        1        0        0       19
[10/23 17:39:04   268s] #	MET2         23        8        0        1        6       38
[10/23 17:39:04   268s] #	Totals       35       14        1        1        6       57
[10/23 17:39:04   268s] #    number of process antenna violations = 111
[10/23 17:39:04   268s] #cpu time = 00:00:04, elapsed time = 00:00:01, memory = 1247.79 (MB), peak = 1429.00 (MB)
[10/23 17:39:04   268s] #start 3rd optimization iteration ...
[10/23 17:39:05   270s] #    number of violations = 33
[10/23 17:39:05   270s] #
[10/23 17:39:05   270s] #    By Layer and Type :
[10/23 17:39:05   270s] #	         MetSpc    Short     Loop      Mar   WreExt   Totals
[10/23 17:39:05   270s] #	MET1          7        3        1        0        0       11
[10/23 17:39:05   270s] #	MET2         10        5        0        1        6       22
[10/23 17:39:05   270s] #	Totals       17        8        1        1        6       33
[10/23 17:39:05   270s] #    number of process antenna violations = 111
[10/23 17:39:05   270s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1238.65 (MB), peak = 1429.00 (MB)
[10/23 17:39:05   270s] #start 4th optimization iteration ...
[10/23 17:39:05   272s] #    number of violations = 36
[10/23 17:39:05   272s] #
[10/23 17:39:05   272s] #    By Layer and Type :
[10/23 17:39:05   272s] #	         MetSpc    Short     Loop      Mar   WreExt   Totals
[10/23 17:39:05   272s] #	MET1          9        3        1        0        0       13
[10/23 17:39:05   272s] #	MET2         10        3        0        1        9       23
[10/23 17:39:05   272s] #	Totals       19        6        1        1        9       36
[10/23 17:39:05   272s] #    number of process antenna violations = 111
[10/23 17:39:05   272s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1232.31 (MB), peak = 1429.00 (MB)
[10/23 17:39:05   272s] #start 5th optimization iteration ...
[10/23 17:39:05   273s] #    number of violations = 28
[10/23 17:39:05   273s] #
[10/23 17:39:05   273s] #    By Layer and Type :
[10/23 17:39:05   273s] #	         MetSpc    Short     Loop      Mar   WreExt   Totals
[10/23 17:39:05   273s] #	MET1          7        4        1        0        0       12
[10/23 17:39:05   273s] #	MET2         10        2        0        1        3       16
[10/23 17:39:05   273s] #	Totals       17        6        1        1        3       28
[10/23 17:39:05   273s] #    number of process antenna violations = 111
[10/23 17:39:05   273s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1226.95 (MB), peak = 1429.00 (MB)
[10/23 17:39:05   273s] #start 6th optimization iteration ...
[10/23 17:39:06   276s] #    number of violations = 34
[10/23 17:39:06   276s] #
[10/23 17:39:06   276s] #    By Layer and Type :
[10/23 17:39:06   276s] #	         MetSpc    Short     Loop   WreExt   Totals
[10/23 17:39:06   276s] #	MET1          9        4        1        0       14
[10/23 17:39:06   276s] #	MET2         10        2        0        8       20
[10/23 17:39:06   276s] #	Totals       19        6        1        8       34
[10/23 17:39:06   276s] #    number of process antenna violations = 111
[10/23 17:39:06   276s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1330.19 (MB), peak = 1429.00 (MB)
[10/23 17:39:06   276s] #start 7th optimization iteration ...
[10/23 17:39:07   280s] #    number of violations = 32
[10/23 17:39:07   280s] #
[10/23 17:39:07   280s] #    By Layer and Type :
[10/23 17:39:07   280s] #	         MetSpc    Short     Loop      Mar   WreExt   Totals
[10/23 17:39:07   280s] #	MET1          6        3        1        0        0       10
[10/23 17:39:07   280s] #	MET2         12        2        0        1        7       22
[10/23 17:39:07   280s] #	Totals       18        5        1        1        7       32
[10/23 17:39:07   280s] #    number of process antenna violations = 111
[10/23 17:39:07   280s] #cpu time = 00:00:04, elapsed time = 00:00:01, memory = 1328.31 (MB), peak = 1429.00 (MB)
[10/23 17:39:07   280s] #start 8th optimization iteration ...
[10/23 17:39:07   283s] #    number of violations = 36
[10/23 17:39:07   283s] #
[10/23 17:39:07   283s] #    By Layer and Type :
[10/23 17:39:07   283s] #	         MetSpc    Short     Loop      Mar   WreExt   Totals
[10/23 17:39:07   283s] #	MET1         10        3        1        0        0       14
[10/23 17:39:07   283s] #	MET2          8        4        0        1        9       22
[10/23 17:39:07   283s] #	Totals       18        7        1        1        9       36
[10/23 17:39:07   283s] #    number of process antenna violations = 111
[10/23 17:39:07   283s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1325.36 (MB), peak = 1429.00 (MB)
[10/23 17:39:07   283s] #start 9th optimization iteration ...
[10/23 17:39:08   286s] #    number of violations = 31
[10/23 17:39:08   286s] #
[10/23 17:39:08   286s] #    By Layer and Type :
[10/23 17:39:08   286s] #	         MetSpc    Short     Loop   WreExt   Totals
[10/23 17:39:08   286s] #	MET1          6        4        1        0       11
[10/23 17:39:08   286s] #	MET2         12        1        0        7       20
[10/23 17:39:08   286s] #	Totals       18        5        1        7       31
[10/23 17:39:08   286s] #    number of process antenna violations = 111
[10/23 17:39:08   286s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1326.46 (MB), peak = 1429.00 (MB)
[10/23 17:39:08   286s] #start 10th optimization iteration ...
[10/23 17:39:09   288s] #    number of violations = 33
[10/23 17:39:09   288s] #
[10/23 17:39:09   288s] #    By Layer and Type :
[10/23 17:39:09   288s] #	         MetSpc    Short     Loop      Mar   WreExt   Totals
[10/23 17:39:09   288s] #	MET1         10        3        1        0        0       14
[10/23 17:39:09   288s] #	MET2          9        3        0        1        6       19
[10/23 17:39:09   288s] #	Totals       19        6        1        1        6       33
[10/23 17:39:09   288s] #    number of process antenna violations = 111
[10/23 17:39:09   288s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1324.09 (MB), peak = 1429.00 (MB)
[10/23 17:39:09   288s] #start 11th optimization iteration ...
[10/23 17:39:10   295s] #    number of violations = 26
[10/23 17:39:10   295s] #
[10/23 17:39:10   295s] #    By Layer and Type :
[10/23 17:39:10   295s] #	         MetSpc    Short     Loop      Mar   WreExt   Totals
[10/23 17:39:10   295s] #	MET1          6        2        1        0        0        9
[10/23 17:39:10   295s] #	MET2         10        3        0        2        2       17
[10/23 17:39:10   295s] #	Totals       16        5        1        2        2       26
[10/23 17:39:10   295s] #    number of process antenna violations = 111
[10/23 17:39:10   295s] #cpu time = 00:00:06, elapsed time = 00:00:02, memory = 1427.88 (MB), peak = 1431.00 (MB)
[10/23 17:39:10   295s] #start 12th optimization iteration ...
[10/23 17:39:12   300s] #    number of violations = 28
[10/23 17:39:12   300s] #
[10/23 17:39:12   300s] #    By Layer and Type :
[10/23 17:39:12   300s] #	         MetSpc    Short     Loop   WreExt   Totals
[10/23 17:39:12   300s] #	MET1          6        2        1        0        9
[10/23 17:39:12   300s] #	MET2          9        2        0        8       19
[10/23 17:39:12   300s] #	Totals       15        4        1        8       28
[10/23 17:39:12   300s] #    number of process antenna violations = 111
[10/23 17:39:12   300s] #cpu time = 00:00:05, elapsed time = 00:00:01, memory = 1388.63 (MB), peak = 1431.00 (MB)
[10/23 17:39:12   300s] #start 13th optimization iteration ...
[10/23 17:39:13   304s] #    number of violations = 24
[10/23 17:39:13   304s] #
[10/23 17:39:13   304s] #    By Layer and Type :
[10/23 17:39:13   304s] #	         MetSpc    Short     Loop   WreExt   Totals
[10/23 17:39:13   304s] #	MET1          5        3        1        0        9
[10/23 17:39:13   304s] #	MET2         10        1        0        4       15
[10/23 17:39:13   304s] #	Totals       15        4        1        4       24
[10/23 17:39:13   304s] #    number of process antenna violations = 111
[10/23 17:39:13   304s] #cpu time = 00:00:04, elapsed time = 00:00:01, memory = 1383.64 (MB), peak = 1431.00 (MB)
[10/23 17:39:13   304s] #start 14th optimization iteration ...
[10/23 17:39:14   308s] #    number of violations = 29
[10/23 17:39:14   308s] #
[10/23 17:39:14   308s] #    By Layer and Type :
[10/23 17:39:14   308s] #	         MetSpc    Short     Loop      Mar   WreExt   Totals
[10/23 17:39:14   308s] #	MET1          5        2        1        0        0        8
[10/23 17:39:14   308s] #	MET2          9        3        0        1        8       21
[10/23 17:39:14   308s] #	Totals       14        5        1        1        8       29
[10/23 17:39:14   308s] #    number of process antenna violations = 111
[10/23 17:39:14   308s] #cpu time = 00:00:04, elapsed time = 00:00:01, memory = 1385.61 (MB), peak = 1431.00 (MB)
[10/23 17:39:14   308s] #start 15th optimization iteration ...
[10/23 17:39:16   313s] #    number of violations = 13
[10/23 17:39:16   313s] #
[10/23 17:39:16   313s] #    By Layer and Type :
[10/23 17:39:16   313s] #	         MetSpc    Short      Mar   WreExt   Totals
[10/23 17:39:16   313s] #	MET1          1        0        0        0        1
[10/23 17:39:16   313s] #	MET2          4        3        1        3       11
[10/23 17:39:16   313s] #	MET3          0        1        0        0        1
[10/23 17:39:16   313s] #	Totals        5        4        1        3       13
[10/23 17:39:16   313s] #    number of process antenna violations = 111
[10/23 17:39:16   313s] #cpu time = 00:00:05, elapsed time = 00:00:02, memory = 1407.04 (MB), peak = 1431.00 (MB)
[10/23 17:39:16   313s] #start 16th optimization iteration ...
[10/23 17:39:17   316s] #    number of violations = 10
[10/23 17:39:17   316s] #
[10/23 17:39:17   316s] #    By Layer and Type :
[10/23 17:39:17   316s] #	         MetSpc    Short      Mar   WreExt   Totals
[10/23 17:39:17   316s] #	MET1          2        0        0        0        2
[10/23 17:39:17   316s] #	MET2          2        2        1        2        7
[10/23 17:39:17   316s] #	MET3          0        1        0        0        1
[10/23 17:39:17   316s] #	Totals        4        3        1        2       10
[10/23 17:39:17   316s] #    number of process antenna violations = 111
[10/23 17:39:17   316s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1350.03 (MB), peak = 1431.00 (MB)
[10/23 17:39:17   316s] #start 17th optimization iteration ...
[10/23 17:39:18   318s] #    number of violations = 7
[10/23 17:39:18   318s] #
[10/23 17:39:18   318s] #    By Layer and Type :
[10/23 17:39:18   318s] #	         MetSpc    Short   WreExt   Totals
[10/23 17:39:18   318s] #	MET1          1        1        0        2
[10/23 17:39:18   318s] #	MET2          2        1        2        5
[10/23 17:39:18   318s] #	Totals        3        2        2        7
[10/23 17:39:18   318s] #    number of process antenna violations = 111
[10/23 17:39:18   318s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1284.39 (MB), peak = 1431.00 (MB)
[10/23 17:39:18   318s] #start 18th optimization iteration ...
[10/23 17:39:19   319s] #    number of violations = 9
[10/23 17:39:19   319s] #
[10/23 17:39:19   319s] #    By Layer and Type :
[10/23 17:39:19   319s] #	         MetSpc    Short      Mar   WreExt   Totals
[10/23 17:39:19   319s] #	MET1          2        0        0        0        2
[10/23 17:39:19   319s] #	MET2          2        2        1        2        7
[10/23 17:39:19   319s] #	Totals        4        2        1        2        9
[10/23 17:39:19   319s] #    number of process antenna violations = 111
[10/23 17:39:19   319s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1287.93 (MB), peak = 1431.00 (MB)
[10/23 17:39:19   319s] #start 19th optimization iteration ...
[10/23 17:39:20   321s] #    number of violations = 8
[10/23 17:39:20   321s] #
[10/23 17:39:20   321s] #    By Layer and Type :
[10/23 17:39:20   321s] #	         MetSpc    Short      Mar   WreExt   Totals
[10/23 17:39:20   321s] #	MET1          2        0        0        0        2
[10/23 17:39:20   321s] #	MET2          2        2        1        1        6
[10/23 17:39:20   321s] #	Totals        4        2        1        1        8
[10/23 17:39:20   321s] #    number of process antenna violations = 111
[10/23 17:39:20   321s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1286.65 (MB), peak = 1431.00 (MB)
[10/23 17:39:20   321s] #start 20th optimization iteration ...
[10/23 17:39:21   323s] #    number of violations = 8
[10/23 17:39:21   323s] #
[10/23 17:39:21   323s] #    By Layer and Type :
[10/23 17:39:21   323s] #	         MetSpc    Short      Mar   WreExt   Totals
[10/23 17:39:21   323s] #	MET1          1        0        0        0        1
[10/23 17:39:21   323s] #	MET2          1        3        1        2        7
[10/23 17:39:21   323s] #	Totals        2        3        1        2        8
[10/23 17:39:21   323s] #    number of process antenna violations = 111
[10/23 17:39:21   323s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1287.64 (MB), peak = 1431.00 (MB)
[10/23 17:39:21   323s] #Complete Detail Routing.
[10/23 17:39:21   323s] #Total wire length = 174671 um.
[10/23 17:39:21   323s] #Total half perimeter of net bounding box = 123350 um.
[10/23 17:39:21   323s] #Total wire length on LAYER MET1 = 2978 um.
[10/23 17:39:21   323s] #Total wire length on LAYER MET2 = 33246 um.
[10/23 17:39:21   323s] #Total wire length on LAYER MET3 = 45931 um.
[10/23 17:39:21   323s] #Total wire length on LAYER MET4 = 42117 um.
[10/23 17:39:21   323s] #Total wire length on LAYER MET5 = 33068 um.
[10/23 17:39:21   323s] #Total wire length on LAYER METTP = 17332 um.
[10/23 17:39:21   323s] #Total number of vias = 24285
[10/23 17:39:21   323s] #Up-Via Summary (total 24285):
[10/23 17:39:21   323s] #           
[10/23 17:39:21   323s] #-----------------------
[10/23 17:39:21   323s] #  Metal 1        10399
[10/23 17:39:21   323s] #  Metal 2         8409
[10/23 17:39:21   323s] #  Metal 3         3384
[10/23 17:39:21   323s] #  Metal 4         1506
[10/23 17:39:21   323s] #  Metal 5          587
[10/23 17:39:21   323s] #-----------------------
[10/23 17:39:21   323s] #                 24285 
[10/23 17:39:21   323s] #
[10/23 17:39:21   323s] #Total number of DRC violations = 8
[10/23 17:39:21   323s] #Total number of violations on LAYER MET1 = 1
[10/23 17:39:21   323s] #Total number of violations on LAYER MET2 = 7
[10/23 17:39:21   323s] #Total number of violations on LAYER MET3 = 0
[10/23 17:39:21   323s] #Total number of violations on LAYER MET4 = 0
[10/23 17:39:21   323s] #Total number of violations on LAYER MET5 = 0
[10/23 17:39:21   323s] #Total number of violations on LAYER METTP = 0
[10/23 17:39:21   323s] #Cpu time = 00:01:43
[10/23 17:39:21   323s] #Elapsed time = 00:00:46
[10/23 17:39:21   323s] #Increased memory = -0.02 (MB)
[10/23 17:39:21   323s] #Total memory = 1153.78 (MB)
[10/23 17:39:21   323s] #Peak memory = 1431.00 (MB)
[10/23 17:39:21   323s] #
[10/23 17:39:21   323s] #Start Post Routing Optimization.
[10/23 17:39:21   323s] #start 1st post routing optimization iteration ...
[10/23 17:39:28   335s] #    number of DRC violations = 8
[10/23 17:39:28   335s] #
[10/23 17:39:28   335s] #    By Layer and Type :
[10/23 17:39:28   335s] #	         MetSpc    Short      Mar   WreExt   Totals
[10/23 17:39:28   335s] #	MET1          1        0        0        0        1
[10/23 17:39:28   335s] #	MET2          1        3        1        2        7
[10/23 17:39:28   335s] #	Totals        2        3        1        2        8
[10/23 17:39:28   335s] #cpu time = 00:00:13, elapsed time = 00:00:06, memory = 1151.23 (MB), peak = 1431.00 (MB)
[10/23 17:39:28   335s] #start 2nd post routing optimization iteration ...
[10/23 17:39:35   349s] #    number of DRC violations = 7
[10/23 17:39:35   349s] #
[10/23 17:39:35   349s] #    By Layer and Type :
[10/23 17:39:35   349s] #	         MetSpc    Short   WreExt   Totals
[10/23 17:39:35   349s] #	MET1          1        2        0        3
[10/23 17:39:35   349s] #	MET2          3        0        1        4
[10/23 17:39:35   349s] #	Totals        4        2        1        7
[10/23 17:39:35   349s] #cpu time = 00:00:14, elapsed time = 00:00:08, memory = 1149.56 (MB), peak = 1431.00 (MB)
[10/23 17:39:35   349s] #start 3rd post routing optimization iteration ...
[10/23 17:39:43   363s] #    number of DRC violations = 7
[10/23 17:39:43   363s] #
[10/23 17:39:43   363s] #    By Layer and Type :
[10/23 17:39:43   363s] #	         MetSpc    Short   WreExt   Totals
[10/23 17:39:43   363s] #	MET1          1        2        0        3
[10/23 17:39:43   363s] #	MET2          3        0        1        4
[10/23 17:39:43   363s] #	Totals        4        2        1        7
[10/23 17:39:43   363s] #cpu time = 00:00:14, elapsed time = 00:00:08, memory = 1149.71 (MB), peak = 1431.00 (MB)
[10/23 17:39:43   363s] #start 4th post routing optimization iteration ...
[10/23 17:39:50   377s] #    number of DRC violations = 7
[10/23 17:39:50   377s] #
[10/23 17:39:50   377s] #    By Layer and Type :
[10/23 17:39:50   377s] #	         MetSpc    Short   WreExt   Totals
[10/23 17:39:50   377s] #	MET1          1        2        0        3
[10/23 17:39:50   377s] #	MET2          3        0        1        4
[10/23 17:39:50   377s] #	Totals        4        2        1        7
[10/23 17:39:50   377s] #cpu time = 00:00:13, elapsed time = 00:00:07, memory = 1150.34 (MB), peak = 1431.00 (MB)
[10/23 17:39:50   377s] #Complete Post Routing Optimization.
[10/23 17:39:50   377s] #Cpu time = 00:00:54
[10/23 17:39:50   377s] #Elapsed time = 00:00:29
[10/23 17:39:50   377s] #Increased memory = -3.44 (MB)
[10/23 17:39:50   377s] #Total memory = 1150.34 (MB)
[10/23 17:39:50   377s] #Peak memory = 1431.00 (MB)
[10/23 17:39:50   377s] #Total wire length = 174676 um.
[10/23 17:39:50   377s] #Total half perimeter of net bounding box = 123350 um.
[10/23 17:39:50   377s] #Total wire length on LAYER MET1 = 2979 um.
[10/23 17:39:50   377s] #Total wire length on LAYER MET2 = 33261 um.
[10/23 17:39:50   377s] #Total wire length on LAYER MET3 = 45938 um.
[10/23 17:39:50   377s] #Total wire length on LAYER MET4 = 42117 um.
[10/23 17:39:50   377s] #Total wire length on LAYER MET5 = 33056 um.
[10/23 17:39:50   377s] #Total wire length on LAYER METTP = 17324 um.
[10/23 17:39:50   377s] #Total number of vias = 24285
[10/23 17:39:50   377s] #Up-Via Summary (total 24285):
[10/23 17:39:50   377s] #           
[10/23 17:39:50   377s] #-----------------------
[10/23 17:39:50   377s] #  Metal 1        10399
[10/23 17:39:50   377s] #  Metal 2         8409
[10/23 17:39:50   377s] #  Metal 3         3384
[10/23 17:39:50   377s] #  Metal 4         1506
[10/23 17:39:50   377s] #  Metal 5          587
[10/23 17:39:50   377s] #-----------------------
[10/23 17:39:50   377s] #                 24285 
[10/23 17:39:50   377s] #
[10/23 17:39:50   377s] #Total number of DRC violations = 7
[10/23 17:39:50   377s] #Total number of violations on LAYER MET1 = 3
[10/23 17:39:50   377s] #Total number of violations on LAYER MET2 = 4
[10/23 17:39:50   377s] #Total number of violations on LAYER MET3 = 0
[10/23 17:39:50   377s] #Total number of violations on LAYER MET4 = 0
[10/23 17:39:50   377s] #Total number of violations on LAYER MET5 = 0
[10/23 17:39:50   377s] #Total number of violations on LAYER METTP = 0
[10/23 17:39:50   377s] #
[10/23 17:39:50   377s] #start routing for process antenna violation fix ...
[10/23 17:39:50   377s] #
[10/23 17:39:50   377s] #    By Layer and Type :
[10/23 17:39:50   377s] #	         MetSpc    Short   WreExt   Totals
[10/23 17:39:50   377s] #	MET1          1        2        0        3
[10/23 17:39:50   377s] #	MET2          3        0        1        4
[10/23 17:39:50   377s] #	Totals        4        2        1        7
[10/23 17:39:50   377s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1153.07 (MB), peak = 1431.00 (MB)
[10/23 17:39:50   377s] #
[10/23 17:39:50   377s] #Total wire length = 174779 um.
[10/23 17:39:50   377s] #Total half perimeter of net bounding box = 123350 um.
[10/23 17:39:50   377s] #Total wire length on LAYER MET1 = 2979 um.
[10/23 17:39:50   377s] #Total wire length on LAYER MET2 = 33261 um.
[10/23 17:39:50   377s] #Total wire length on LAYER MET3 = 45901 um.
[10/23 17:39:50   377s] #Total wire length on LAYER MET4 = 41950 um.
[10/23 17:39:50   377s] #Total wire length on LAYER MET5 = 33116 um.
[10/23 17:39:50   377s] #Total wire length on LAYER METTP = 17572 um.
[10/23 17:39:50   377s] #Total number of vias = 24453
[10/23 17:39:50   377s] #Up-Via Summary (total 24453):
[10/23 17:39:50   377s] #           
[10/23 17:39:50   377s] #-----------------------
[10/23 17:39:50   377s] #  Metal 1        10399
[10/23 17:39:50   377s] #  Metal 2         8409
[10/23 17:39:50   377s] #  Metal 3         3388
[10/23 17:39:50   377s] #  Metal 4         1558
[10/23 17:39:50   377s] #  Metal 5          699
[10/23 17:39:50   377s] #-----------------------
[10/23 17:39:50   377s] #                 24453 
[10/23 17:39:50   377s] #
[10/23 17:39:50   377s] #Total number of DRC violations = 7
[10/23 17:39:50   377s] #Total number of net violated process antenna rule = 2
[10/23 17:39:50   377s] #Total number of violations on LAYER MET1 = 3
[10/23 17:39:50   377s] #Total number of violations on LAYER MET2 = 4
[10/23 17:39:50   377s] #Total number of violations on LAYER MET3 = 0
[10/23 17:39:50   377s] #Total number of violations on LAYER MET4 = 0
[10/23 17:39:50   377s] #Total number of violations on LAYER MET5 = 0
[10/23 17:39:50   377s] #Total number of violations on LAYER METTP = 0
[10/23 17:39:50   377s] #
[10/23 17:39:50   377s] #
[10/23 17:39:50   377s] #start delete and reroute for process antenna violation fix ...
[10/23 17:40:08   409s] #cpu time = 00:00:32, elapsed time = 00:00:18, memory = 1153.40 (MB), peak = 1431.00 (MB)
[10/23 17:40:08   409s] #Total wire length = 174779 um.
[10/23 17:40:08   409s] #Total half perimeter of net bounding box = 123350 um.
[10/23 17:40:08   409s] #Total wire length on LAYER MET1 = 2979 um.
[10/23 17:40:08   409s] #Total wire length on LAYER MET2 = 33261 um.
[10/23 17:40:08   409s] #Total wire length on LAYER MET3 = 45901 um.
[10/23 17:40:08   409s] #Total wire length on LAYER MET4 = 41950 um.
[10/23 17:40:08   409s] #Total wire length on LAYER MET5 = 33116 um.
[10/23 17:40:08   409s] #Total wire length on LAYER METTP = 17572 um.
[10/23 17:40:08   409s] #Total number of vias = 24453
[10/23 17:40:08   409s] #Up-Via Summary (total 24453):
[10/23 17:40:08   409s] #           
[10/23 17:40:08   409s] #-----------------------
[10/23 17:40:08   409s] #  Metal 1        10399
[10/23 17:40:08   409s] #  Metal 2         8409
[10/23 17:40:08   409s] #  Metal 3         3388
[10/23 17:40:08   409s] #  Metal 4         1558
[10/23 17:40:08   409s] #  Metal 5          699
[10/23 17:40:08   409s] #-----------------------
[10/23 17:40:08   409s] #                 24453 
[10/23 17:40:08   409s] #
[10/23 17:40:08   409s] #Total number of DRC violations = 7
[10/23 17:40:08   409s] #Total number of net violated process antenna rule = 2
[10/23 17:40:08   409s] #Total number of violations on LAYER MET1 = 3
[10/23 17:40:08   409s] #Total number of violations on LAYER MET2 = 4
[10/23 17:40:08   409s] #Total number of violations on LAYER MET3 = 0
[10/23 17:40:08   409s] #Total number of violations on LAYER MET4 = 0
[10/23 17:40:08   409s] #Total number of violations on LAYER MET5 = 0
[10/23 17:40:08   409s] #Total number of violations on LAYER METTP = 0
[10/23 17:40:08   409s] #
[10/23 17:40:08   409s] #WARNING (NRDB-2005) SPECIAL_NET GND has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[10/23 17:40:08   409s] #WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[10/23 17:40:08   410s] #
[10/23 17:40:08   410s] #Start Post Route wire spreading..
[10/23 17:40:08   410s] #
[10/23 17:40:08   410s] #Start data preparation for wire spreading...
[10/23 17:40:08   410s] #
[10/23 17:40:08   410s] #Data preparation is done on Tue Oct 23 17:40:08 2018
[10/23 17:40:08   410s] #
[10/23 17:40:08   410s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1153.09 (MB), peak = 1431.00 (MB)
[10/23 17:40:08   410s] #
[10/23 17:40:08   410s] #Start Post Route Wire Spread.
[10/23 17:40:09   410s] #Done with 1239 horizontal wires in 1 hboxes and 1114 vertical wires in 1 hboxes.
[10/23 17:40:09   410s] #Complete Post Route Wire Spread.
[10/23 17:40:09   410s] #
[10/23 17:40:09   410s] #Total wire length = 176927 um.
[10/23 17:40:09   410s] #Total half perimeter of net bounding box = 123350 um.
[10/23 17:40:09   410s] #Total wire length on LAYER MET1 = 2988 um.
[10/23 17:40:09   410s] #Total wire length on LAYER MET2 = 33354 um.
[10/23 17:40:09   410s] #Total wire length on LAYER MET3 = 46405 um.
[10/23 17:40:09   410s] #Total wire length on LAYER MET4 = 42553 um.
[10/23 17:40:09   410s] #Total wire length on LAYER MET5 = 33647 um.
[10/23 17:40:09   410s] #Total wire length on LAYER METTP = 17980 um.
[10/23 17:40:09   410s] #Total number of vias = 24453
[10/23 17:40:09   410s] #Up-Via Summary (total 24453):
[10/23 17:40:09   410s] #           
[10/23 17:40:09   410s] #-----------------------
[10/23 17:40:09   410s] #  Metal 1        10399
[10/23 17:40:09   410s] #  Metal 2         8409
[10/23 17:40:09   410s] #  Metal 3         3388
[10/23 17:40:09   410s] #  Metal 4         1558
[10/23 17:40:09   410s] #  Metal 5          699
[10/23 17:40:09   410s] #-----------------------
[10/23 17:40:09   410s] #                 24453 
[10/23 17:40:09   410s] #
[10/23 17:40:09   410s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1163.59 (MB), peak = 1431.00 (MB)
[10/23 17:40:09   410s] #
[10/23 17:40:09   410s] #Post Route wire spread is done.
[10/23 17:40:09   410s] #Total wire length = 176927 um.
[10/23 17:40:09   410s] #Total half perimeter of net bounding box = 123350 um.
[10/23 17:40:09   410s] #Total wire length on LAYER MET1 = 2988 um.
[10/23 17:40:09   410s] #Total wire length on LAYER MET2 = 33354 um.
[10/23 17:40:09   410s] #Total wire length on LAYER MET3 = 46405 um.
[10/23 17:40:09   410s] #Total wire length on LAYER MET4 = 42553 um.
[10/23 17:40:09   410s] #Total wire length on LAYER MET5 = 33647 um.
[10/23 17:40:09   410s] #Total wire length on LAYER METTP = 17980 um.
[10/23 17:40:09   410s] #Total number of vias = 24453
[10/23 17:40:09   410s] #Up-Via Summary (total 24453):
[10/23 17:40:09   410s] #           
[10/23 17:40:09   410s] #-----------------------
[10/23 17:40:09   410s] #  Metal 1        10399
[10/23 17:40:09   410s] #  Metal 2         8409
[10/23 17:40:09   410s] #  Metal 3         3388
[10/23 17:40:09   410s] #  Metal 4         1558
[10/23 17:40:09   410s] #  Metal 5          699
[10/23 17:40:09   410s] #-----------------------
[10/23 17:40:09   410s] #                 24453 
[10/23 17:40:09   410s] #
[10/23 17:40:09   410s] #WARNING (NRDB-2005) SPECIAL_NET GND has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[10/23 17:40:09   410s] #WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[10/23 17:40:09   410s] #
[10/23 17:40:09   410s] #Start DRC checking..
[10/23 17:40:09   413s] #    number of violations = 7
[10/23 17:40:09   413s] #
[10/23 17:40:09   413s] #    By Layer and Type :
[10/23 17:40:09   413s] #	         MetSpc    Short   WreExt   Totals
[10/23 17:40:09   413s] #	MET1          1        2        0        3
[10/23 17:40:09   413s] #	MET2          3        0        1        4
[10/23 17:40:09   413s] #	Totals        4        2        1        7
[10/23 17:40:09   413s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1407.80 (MB), peak = 1431.00 (MB)
[10/23 17:40:09   413s] #CELL_VIEW z80_top_direct_n,init has 7 DRC violations
[10/23 17:40:09   413s] #Total number of DRC violations = 7
[10/23 17:40:09   413s] #Total number of process antenna violations = 2
[10/23 17:40:09   413s] #Total number of violations on LAYER MET1 = 3
[10/23 17:40:09   413s] #Total number of violations on LAYER MET2 = 4
[10/23 17:40:09   413s] #Total number of violations on LAYER MET3 = 0
[10/23 17:40:09   413s] #Total number of violations on LAYER MET4 = 0
[10/23 17:40:09   413s] #Total number of violations on LAYER MET5 = 0
[10/23 17:40:09   413s] #Total number of violations on LAYER METTP = 0
[10/23 17:40:09   413s] #WARNING (NRDB-2005) SPECIAL_NET GND has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[10/23 17:40:09   413s] #WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[10/23 17:40:10   413s] #
[10/23 17:40:10   413s] #Start Post Route via swapping..
[10/23 17:40:11   418s] #    number of violations = 7
[10/23 17:40:11   418s] #
[10/23 17:40:11   418s] #    By Layer and Type :
[10/23 17:40:11   418s] #	         MetSpc    Short   WreExt   Totals
[10/23 17:40:11   418s] #	MET1          1        2        0        3
[10/23 17:40:11   418s] #	MET2          3        0        1        4
[10/23 17:40:11   418s] #	Totals        4        2        1        7
[10/23 17:40:11   418s] #cpu time = 00:00:06, elapsed time = 00:00:02, memory = 1233.79 (MB), peak = 1431.00 (MB)
[10/23 17:40:11   419s] #    number of violations = 7
[10/23 17:40:11   419s] #
[10/23 17:40:11   419s] #    By Layer and Type :
[10/23 17:40:11   419s] #	         MetSpc    Short   WreExt   Totals
[10/23 17:40:11   419s] #	MET1          1        2        0        3
[10/23 17:40:11   419s] #	MET2          3        0        1        4
[10/23 17:40:11   419s] #	Totals        4        2        1        7
[10/23 17:40:11   419s] #cpu time = 00:00:06, elapsed time = 00:00:02, memory = 1157.01 (MB), peak = 1431.00 (MB)
[10/23 17:40:11   419s] #CELL_VIEW z80_top_direct_n,init has 7 DRC violations
[10/23 17:40:11   419s] #Total number of DRC violations = 7
[10/23 17:40:11   419s] #Total number of process antenna violations = 2
[10/23 17:40:11   419s] #Total number of violations on LAYER MET1 = 3
[10/23 17:40:11   419s] #Total number of violations on LAYER MET2 = 4
[10/23 17:40:11   419s] #Total number of violations on LAYER MET3 = 0
[10/23 17:40:11   419s] #Total number of violations on LAYER MET4 = 0
[10/23 17:40:11   419s] #Total number of violations on LAYER MET5 = 0
[10/23 17:40:11   419s] #Total number of violations on LAYER METTP = 0
[10/23 17:40:11   419s] #Post Route via swapping is done.
[10/23 17:40:11   419s] #Total wire length = 176927 um.
[10/23 17:40:11   419s] #Total half perimeter of net bounding box = 123350 um.
[10/23 17:40:11   419s] #Total wire length on LAYER MET1 = 2988 um.
[10/23 17:40:11   419s] #Total wire length on LAYER MET2 = 33354 um.
[10/23 17:40:11   419s] #Total wire length on LAYER MET3 = 46405 um.
[10/23 17:40:11   419s] #Total wire length on LAYER MET4 = 42553 um.
[10/23 17:40:11   419s] #Total wire length on LAYER MET5 = 33647 um.
[10/23 17:40:11   419s] #Total wire length on LAYER METTP = 17980 um.
[10/23 17:40:11   419s] #Total number of vias = 24453
[10/23 17:40:11   419s] #Total number of multi-cut vias = 19019 ( 77.8%)
[10/23 17:40:11   419s] #Total number of single cut vias = 5434 ( 22.2%)
[10/23 17:40:11   419s] #Up-Via Summary (total 24453):
[10/23 17:40:11   419s] #                   single-cut          multi-cut      Total
[10/23 17:40:11   419s] #-----------------------------------------------------------
[10/23 17:40:11   419s] #  Metal 1        3973 ( 38.2%)      6426 ( 61.8%)      10399
[10/23 17:40:11   419s] #  Metal 2         826 (  9.8%)      7583 ( 90.2%)       8409
[10/23 17:40:11   419s] #  Metal 3         374 ( 11.0%)      3014 ( 89.0%)       3388
[10/23 17:40:11   419s] #  Metal 4         175 ( 11.2%)      1383 ( 88.8%)       1558
[10/23 17:40:11   419s] #  Metal 5          86 ( 12.3%)       613 ( 87.7%)        699
[10/23 17:40:11   419s] #-----------------------------------------------------------
[10/23 17:40:11   419s] #                 5434 ( 22.2%)     19019 ( 77.8%)      24453 
[10/23 17:40:11   419s] #
[10/23 17:40:11   419s] #detailRoute Statistics:
[10/23 17:40:11   419s] #Cpu time = 00:03:19
[10/23 17:40:11   419s] #Elapsed time = 00:01:37
[10/23 17:40:11   419s] #Increased memory = 1.86 (MB)
[10/23 17:40:11   419s] #Total memory = 1155.66 (MB)
[10/23 17:40:11   419s] #Peak memory = 1431.00 (MB)
[10/23 17:40:11   419s] #
[10/23 17:40:11   419s] #globalDetailRoute statistics:
[10/23 17:40:11   419s] #Cpu time = 00:03:25
[10/23 17:40:11   419s] #Elapsed time = 00:01:42
[10/23 17:40:11   419s] #Increased memory = -26.84 (MB)
[10/23 17:40:11   419s] #Total memory = 1149.63 (MB)
[10/23 17:40:11   419s] #Peak memory = 1431.00 (MB)
[10/23 17:40:11   419s] #Number of warnings = 8
[10/23 17:40:11   419s] #Total number of warnings = 53
[10/23 17:40:11   419s] #Number of fails = 0
[10/23 17:40:11   419s] #Total number of fails = 0
[10/23 17:40:11   419s] #Complete globalDetailRoute on Tue Oct 23 17:40:11 2018
[10/23 17:40:11   419s] #
[10/23 17:40:11   419s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/23 17:40:11   419s] UM:                                                                   final
[10/23 17:40:12   419s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/23 17:40:12   419s] UM:        205.43            103                                      route_design
[10/23 17:40:12   419s] #routeDesign: cpu time = 00:03:25, elapsed time = 00:01:42, memory = 1149.65 (MB), peak = 1431.00 (MB)
[10/23 17:40:12   419s] 
[10/23 17:40:12   419s] *** Summary of all messages that are not suppressed in this session:
[10/23 17:40:12   419s] Severity  ID               Count  Summary                                  
[10/23 17:40:12   419s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[10/23 17:40:12   419s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[10/23 17:40:12   419s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[10/23 17:40:12   419s] *** Message Summary: 3 warning(s), 0 error(s)
[10/23 17:40:12   419s] 
[10/23 17:40:12   419s] Switching SI Aware to true by default in postroute mode   
[10/23 17:40:12   419s]  Reset EOS DB
[10/23 17:40:12   419s] Ignoring AAE DB Resetting ...
[10/23 17:40:12   419s] Extraction called for design 'z80_top_direct_n' of instances=2805 and nets=2499 using extraction engine 'postRoute' at effort level 'low' .
[10/23 17:40:12   419s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/23 17:40:12   419s] Type 'man IMPEXT-3530' for more detail.
[10/23 17:40:12   419s] PostRoute (effortLevel low) RC Extraction called for design z80_top_direct_n.
[10/23 17:40:12   419s] RC Extraction called in multi-corner(1) mode.
[10/23 17:40:12   419s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/23 17:40:12   419s] Type 'man IMPEXT-6197' for more detail.
[10/23 17:40:12   419s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[10/23 17:40:12   419s] * Layer Id             : 1 - M1
[10/23 17:40:12   419s]       Thickness        : 0.62
[10/23 17:40:12   419s]       Min Width        : 0.23
[10/23 17:40:12   419s]       Layer Dielectric : 4.1
[10/23 17:40:12   419s] * Layer Id             : 2 - M2
[10/23 17:40:12   419s]       Thickness        : 0.62
[10/23 17:40:12   419s]       Min Width        : 0.28
[10/23 17:40:12   419s]       Layer Dielectric : 4.1
[10/23 17:40:12   419s] * Layer Id             : 3 - M3
[10/23 17:40:12   419s]       Thickness        : 0.62
[10/23 17:40:12   419s]       Min Width        : 0.28
[10/23 17:40:12   419s]       Layer Dielectric : 4.1
[10/23 17:40:12   419s] * Layer Id             : 4 - M4
[10/23 17:40:12   419s]       Thickness        : 0.62
[10/23 17:40:12   419s]       Min Width        : 0.28
[10/23 17:40:12   419s]       Layer Dielectric : 4.1
[10/23 17:40:12   419s] * Layer Id             : 5 - M5
[10/23 17:40:12   419s]       Thickness        : 0.62
[10/23 17:40:12   419s]       Min Width        : 0.28
[10/23 17:40:12   419s]       Layer Dielectric : 4.1
[10/23 17:40:12   419s] * Layer Id             : 6 - M6
[10/23 17:40:12   419s]       Thickness        : 1.09
[10/23 17:40:12   419s]       Min Width        : 0.44
[10/23 17:40:12   419s]       Layer Dielectric : 4.1
[10/23 17:40:12   419s] extractDetailRC Option : -outfile /tmp/innovus_temp_17252_ufrgs-server-09_rodrigo.ri_XviqRa/z80_top_direct_n_17252_xfwONM.rcdb.d  -basic
[10/23 17:40:12   419s] RC Mode: PostRoute effortLevel low [Basic CapTable, LEF Resistances]
[10/23 17:40:12   419s]       RC Corner Indexes            0   
[10/23 17:40:12   419s] Capacitance Scaling Factor   : 1.00000 
[10/23 17:40:12   419s] Coupling Cap. Scaling Factor : 1.00000 
[10/23 17:40:12   419s] Resistance Scaling Factor    : 1.00000 
[10/23 17:40:12   419s] Clock Cap. Scaling Factor    : 1.00000 
[10/23 17:40:12   419s] Clock Res. Scaling Factor    : 1.00000 
[10/23 17:40:12   419s] Shrink Factor                : 1.00000
[10/23 17:40:12   419s] Initializing multi-corner resistance tables ...
[10/23 17:40:12   419s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1663.5M)
[10/23 17:40:12   419s] Creating parasitic data file '/tmp/innovus_temp_17252_ufrgs-server-09_rodrigo.ri_XviqRa/z80_top_direct_n_17252_xfwONM.rcdb.d' for storing RC.
[10/23 17:40:12   419s] Extracted 10.0054% (CPU Time= 0:00:00.1  MEM= 1705.5M)
[10/23 17:40:12   419s] Extracted 20.0054% (CPU Time= 0:00:00.1  MEM= 1705.5M)
[10/23 17:40:12   419s] Extracted 30.0054% (CPU Time= 0:00:00.1  MEM= 1705.5M)
[10/23 17:40:12   419s] Extracted 40.0054% (CPU Time= 0:00:00.1  MEM= 1705.5M)
[10/23 17:40:12   419s] Extracted 50.0054% (CPU Time= 0:00:00.2  MEM= 1705.5M)
[10/23 17:40:12   419s] Extracted 60.0054% (CPU Time= 0:00:00.2  MEM= 1705.5M)
[10/23 17:40:12   419s] Extracted 70.0054% (CPU Time= 0:00:00.2  MEM= 1705.5M)
[10/23 17:40:12   419s] Extracted 80.0054% (CPU Time= 0:00:00.3  MEM= 1705.5M)
[10/23 17:40:12   419s] Extracted 90.0054% (CPU Time= 0:00:00.3  MEM= 1705.5M)
[10/23 17:40:12   419s] Extracted 100% (CPU Time= 0:00:00.4  MEM= 1705.5M)
[10/23 17:40:12   419s] Number of Extracted Resistors     : 64070
[10/23 17:40:12   419s] Number of Extracted Ground Cap.   : 64205
[10/23 17:40:12   419s] Number of Extracted Coupling Cap. : 153652
[10/23 17:40:12   419s] Opening parasitic data file '/tmp/innovus_temp_17252_ufrgs-server-09_rodrigo.ri_XviqRa/z80_top_direct_n_17252_xfwONM.rcdb.d' for reading.
[10/23 17:40:12   419s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[10/23 17:40:12   420s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1679.5M)
[10/23 17:40:12   420s] Creating parasitic data file '/tmp/innovus_temp_17252_ufrgs-server-09_rodrigo.ri_XviqRa/z80_top_direct_n_17252_xfwONM.rcdb_Filter.rcdb.d' for storing RC.
[10/23 17:40:12   420s] Closing parasitic data file '/tmp/innovus_temp_17252_ufrgs-server-09_rodrigo.ri_XviqRa/z80_top_direct_n_17252_xfwONM.rcdb.d'. 2459 times net's RC data read were performed.
[10/23 17:40:13   420s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1687.527M)
[10/23 17:40:13   420s] Opening parasitic data file '/tmp/innovus_temp_17252_ufrgs-server-09_rodrigo.ri_XviqRa/z80_top_direct_n_17252_xfwONM.rcdb.d' for reading.
[10/23 17:40:13   420s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1687.527M)
[10/23 17:40:13   420s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1687.527M)
[10/23 17:40:13   420s] Starting SI iteration 1 using Infinite Timing Windows
[10/23 17:40:13   420s] #################################################################################
[10/23 17:40:13   420s] # Design Stage: PostRoute
[10/23 17:40:13   420s] # Design Name: z80_top_direct_n
[10/23 17:40:13   420s] # Design Mode: 90nm
[10/23 17:40:13   420s] # Analysis Mode: MMMC OCV 
[10/23 17:40:13   420s] # Parasitics Mode: SPEF/RCDB
[10/23 17:40:13   420s] # Signoff Settings: SI On 
[10/23 17:40:13   420s] #################################################################################
[10/23 17:40:13   420s] Setting infinite Tws ...
[10/23 17:40:13   420s] First Iteration Infinite Tw... 
[10/23 17:40:13   420s] Calculate early delays in OCV mode...
[10/23 17:40:13   420s] Calculate late delays in OCV mode...
[10/23 17:40:13   420s] Topological Sorting (CPU = 0:00:00.0, MEM = 1806.0M, InitMEM = 1806.0M)
[10/23 17:40:13   420s] Initializing multi-corner resistance tables ...
[10/23 17:40:14   421s] Cannot find current Dcalc in active list!
[10/23 17:40:14   421s] Opening parasitic data file '/tmp/innovus_temp_17252_ufrgs-server-09_rodrigo.ri_XviqRa/z80_top_direct_n_17252_xfwONM.rcdb.d' for reading.
[10/23 17:40:14   421s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1806.0M)
[10/23 17:40:14   421s] AAE_INFO: 8 threads acquired from CTE.
[10/23 17:40:14   424s] AAE_INFO-618: Total number of nets in the design is 2499,  100.0 percent of the nets selected for SI analysis
[10/23 17:40:14   424s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[10/23 17:40:14   424s] End delay calculation. (MEM=2252.91 CPU=0:00:02.7 REAL=0:00:00.0)
[10/23 17:40:14   424s] *** CDM Built up (cpu=0:00:03.9  real=0:00:01.0  mem= 2252.9M) ***
[10/23 17:40:15   424s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2252.9M)
[10/23 17:40:15   424s] Add other clocks and setupCteToAAEClockMapping during iter 1
[10/23 17:40:15   424s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2252.9M)
[10/23 17:40:15   424s] Starting SI iteration 2
[10/23 17:40:15   424s] Calculate early delays in OCV mode...
[10/23 17:40:15   424s] Calculate late delays in OCV mode...
[10/23 17:40:15   425s] AAE_INFO-618: Total number of nets in the design is 2499,  10.0 percent of the nets selected for SI analysis
[10/23 17:40:15   425s] End delay calculation. (MEM=2251.42 CPU=0:00:00.9 REAL=0:00:00.0)
[10/23 17:40:15   425s] *** CDM Built up (cpu=0:00:01.0  real=0:00:00.0  mem= 2251.4M) ***
[10/23 17:40:15   426s] Effort level <high> specified for reg2reg path_group
[10/23 17:40:15   426s] Begin: glitch net info
[10/23 17:40:15   426s] glitch slack range: number of glitch nets
[10/23 17:40:15   426s] glitch slack < -0.32 : 0
[10/23 17:40:15   426s] -0.32 < glitch slack < -0.28 : 0
[10/23 17:40:15   426s] -0.28 < glitch slack < -0.24 : 0
[10/23 17:40:15   426s] -0.24 < glitch slack < -0.2 : 0
[10/23 17:40:15   426s] -0.2 < glitch slack < -0.16 : 0
[10/23 17:40:15   426s] -0.16 < glitch slack < -0.12 : 0
[10/23 17:40:15   426s] -0.12 < glitch slack < -0.08 : 0
[10/23 17:40:15   426s] -0.08 < glitch slack < -0.04 : 0
[10/23 17:40:15   426s] -0.04 < glitch slack : 0
[10/23 17:40:15   426s] End: glitch net info
[10/23 17:40:16   427s] 
[10/23 17:40:16   427s] ------------------------------------------------------------
[10/23 17:40:16   427s]          time_design Summary                             
[10/23 17:40:16   427s] ------------------------------------------------------------
[10/23 17:40:16   427s] 
[10/23 17:40:16   427s] Setup views included:
[10/23 17:40:16   427s]  default_emulate_view 
[10/23 17:40:16   427s] 
[10/23 17:40:16   427s] +--------------------+---------+---------+---------+
[10/23 17:40:16   427s] |     Setup mode     |   all   | reg2reg | default |
[10/23 17:40:16   427s] +--------------------+---------+---------+---------+
[10/23 17:40:16   427s] |           WNS (ns):| -1.670  | -1.670  |  0.000  |
[10/23 17:40:16   427s] |           TNS (ns):| -29.848 | -29.848 |  0.000  |
[10/23 17:40:16   427s] |    Violating Paths:|   26    |   26    |    0    |
[10/23 17:40:16   427s] |          All Paths:|  1056   |  1056   |    0    |
[10/23 17:40:16   427s] +--------------------+---------+---------+---------+
[10/23 17:40:16   427s] 
[10/23 17:40:16   427s] +----------------+-------------------------------+------------------+
[10/23 17:40:16   427s] |                |              Real             |       Total      |
[10/23 17:40:16   427s] |    DRVs        +------------------+------------+------------------|
[10/23 17:40:16   427s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[10/23 17:40:16   427s] +----------------+------------------+------------+------------------+
[10/23 17:40:16   427s] |   max_cap      |      6 (6)       |   -0.050   |      6 (6)       |
[10/23 17:40:16   427s] |   max_tran     |      6 (26)      |   -2.048   |      6 (26)      |
[10/23 17:40:16   427s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[10/23 17:40:16   427s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[10/23 17:40:16   427s] +----------------+------------------+------------+------------------+
[10/23 17:40:16   427s] 
[10/23 17:40:16   427s] Density: 75.839%
[10/23 17:40:16   427s] Total number of glitch violations: 0
[10/23 17:40:16   427s] ------------------------------------------------------------
[10/23 17:40:16   427s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/23 17:40:16   427s] UM:          7.73              4           -29.848            -1.670  time_design
[10/23 17:40:16   427s] Reported timing to dir ./timingReports
[10/23 17:40:16   427s] Total CPU time: 7.79 sec
[10/23 17:40:16   427s] Total Real time: 4.0 sec
[10/23 17:40:16   427s] Total Memory Usage: 1796.011719 Mbytes
[10/23 17:40:16   427s] Reset AAE Options
[10/23 17:40:16   427s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[10/23 17:40:16   427s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[10/23 17:40:16   427s] #spOpts: mergeVia=F 
[10/23 17:40:16   427s] Core basic site is core
[10/23 17:40:16   427s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/23 17:40:16   427s] Summary for sequential cells idenfication: 
[10/23 17:40:16   427s] Identified SBFF number: 128
[10/23 17:40:16   427s] Identified MBFF number: 0
[10/23 17:40:16   427s] Not identified SBFF number: 0
[10/23 17:40:16   427s] Not identified MBFF number: 0
[10/23 17:40:16   427s] Number of sequential cells which are not FFs: 106
[10/23 17:40:16   427s] 
[10/23 17:40:16   427s] #spOpts: mergeVia=F 
[10/23 17:40:16   427s] Info: 8 threads available for lower-level modules during optimization.
[10/23 17:40:16   427s] GigaOpt running with 8 threads.
[10/23 17:40:19   430s] Effort level <high> specified for reg2reg path_group
[10/23 17:40:19   430s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1804.0M, totSessionCpu=0:07:10 **
[10/23 17:40:19   430s] #Created 1240 library cell signatures
[10/23 17:40:19   430s] #Created 2499 NETS and 0 SPECIALNETS signatures
[10/23 17:40:19   430s] #Created 2806 instance signatures
[10/23 17:40:19   430s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1317.41 (MB), peak = 1470.69 (MB)
[10/23 17:40:19   430s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1317.43 (MB), peak = 1470.69 (MB)
[10/23 17:40:19   430s] #spOpts: no_cmu 
[10/23 17:40:19   430s] Begin checking placement ... (start mem=1804.0M, init mem=1804.0M)
[10/23 17:40:19   430s] *info: Placed = 2805          
[10/23 17:40:19   430s] *info: Unplaced = 0           
[10/23 17:40:19   430s] Placement Density:75.84%(61396/80955)
[10/23 17:40:19   430s] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1804.0M)
[10/23 17:40:19   430s]  Initial DC engine is -> aae
[10/23 17:40:19   430s]  
[10/23 17:40:19   430s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[10/23 17:40:19   430s]  
[10/23 17:40:19   430s]  
[10/23 17:40:19   430s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[10/23 17:40:19   430s]  
[10/23 17:40:19   430s] Reset EOS DB
[10/23 17:40:19   430s] Ignoring AAE DB Resetting ...
[10/23 17:40:19   430s]  Set Options for AAE Based Opt flow 
[10/23 17:40:19   430s] *** opt_design -post_route ***
[10/23 17:40:19   430s] DRC Margin: user margin 0.0; extra margin 0
[10/23 17:40:19   430s] Setup Target Slack: user slack 0
[10/23 17:40:19   430s] Hold Target Slack: user slack 0
[10/23 17:40:19   430s] INFO****: The delay profiles based on paritioning incorrect, turning off vt filtering
[10/23 17:40:19   430s] Summary for sequential cells idenfication: 
[10/23 17:40:19   430s] Identified SBFF number: 128
[10/23 17:40:19   430s] Identified MBFF number: 0
[10/23 17:40:19   430s] Not identified SBFF number: 0
[10/23 17:40:19   430s] Not identified MBFF number: 0
[10/23 17:40:19   430s] Number of sequential cells which are not FFs: 106
[10/23 17:40:19   430s] 
[10/23 17:40:20   431s] ** INFO : this run is activating 'postRoute' automaton
[10/23 17:40:20   431s] Closing parasitic data file '/tmp/innovus_temp_17252_ufrgs-server-09_rodrigo.ri_XviqRa/z80_top_direct_n_17252_xfwONM.rcdb.d'. 2459 times net's RC data read were performed.
[10/23 17:40:20   431s] Extraction called for design 'z80_top_direct_n' of instances=2805 and nets=2499 using extraction engine 'postRoute' at effort level 'low' .
[10/23 17:40:20   431s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/23 17:40:20   431s] Type 'man IMPEXT-3530' for more detail.
[10/23 17:40:20   431s] PostRoute (effortLevel low) RC Extraction called for design z80_top_direct_n.
[10/23 17:40:20   431s] RC Extraction called in multi-corner(1) mode.
[10/23 17:40:20   431s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[10/23 17:40:20   431s] Type 'man IMPEXT-6197' for more detail.
[10/23 17:40:20   431s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[10/23 17:40:20   431s] * Layer Id             : 1 - M1
[10/23 17:40:20   431s]       Thickness        : 0.62
[10/23 17:40:20   431s]       Min Width        : 0.23
[10/23 17:40:20   431s]       Layer Dielectric : 4.1
[10/23 17:40:20   431s] * Layer Id             : 2 - M2
[10/23 17:40:20   431s]       Thickness        : 0.62
[10/23 17:40:20   431s]       Min Width        : 0.28
[10/23 17:40:20   431s]       Layer Dielectric : 4.1
[10/23 17:40:20   431s] * Layer Id             : 3 - M3
[10/23 17:40:20   431s]       Thickness        : 0.62
[10/23 17:40:20   431s]       Min Width        : 0.28
[10/23 17:40:20   431s]       Layer Dielectric : 4.1
[10/23 17:40:20   431s] * Layer Id             : 4 - M4
[10/23 17:40:20   431s]       Thickness        : 0.62
[10/23 17:40:20   431s]       Min Width        : 0.28
[10/23 17:40:20   431s]       Layer Dielectric : 4.1
[10/23 17:40:20   431s] * Layer Id             : 5 - M5
[10/23 17:40:20   431s]       Thickness        : 0.62
[10/23 17:40:20   431s]       Min Width        : 0.28
[10/23 17:40:20   431s]       Layer Dielectric : 4.1
[10/23 17:40:20   431s] * Layer Id             : 6 - M6
[10/23 17:40:20   431s]       Thickness        : 1.09
[10/23 17:40:20   431s]       Min Width        : 0.44
[10/23 17:40:20   431s]       Layer Dielectric : 4.1
[10/23 17:40:20   431s] extractDetailRC Option : -outfile /tmp/innovus_temp_17252_ufrgs-server-09_rodrigo.ri_XviqRa/z80_top_direct_n_17252_xfwONM.rcdb.d -maxResLength 200  -basic
[10/23 17:40:20   431s] RC Mode: PostRoute effortLevel low [Basic CapTable, LEF Resistances]
[10/23 17:40:20   431s]       RC Corner Indexes            0   
[10/23 17:40:20   431s] Capacitance Scaling Factor   : 1.00000 
[10/23 17:40:20   431s] Coupling Cap. Scaling Factor : 1.00000 
[10/23 17:40:20   431s] Resistance Scaling Factor    : 1.00000 
[10/23 17:40:20   431s] Clock Cap. Scaling Factor    : 1.00000 
[10/23 17:40:20   431s] Clock Res. Scaling Factor    : 1.00000 
[10/23 17:40:20   431s] Shrink Factor                : 1.00000
[10/23 17:40:20   431s] Initializing multi-corner resistance tables ...
[10/23 17:40:20   431s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1804.0M)
[10/23 17:40:20   431s] Creating parasitic data file '/tmp/innovus_temp_17252_ufrgs-server-09_rodrigo.ri_XviqRa/z80_top_direct_n_17252_xfwONM.rcdb.d' for storing RC.
[10/23 17:40:20   431s] Extracted 10.0054% (CPU Time= 0:00:00.1  MEM= 1862.1M)
[10/23 17:40:20   431s] Extracted 20.0054% (CPU Time= 0:00:00.2  MEM= 1862.1M)
[10/23 17:40:22   439s] Extracted 30.0054% (CPU Time= 0:00:00.2  MEM= 1862.1M)
[10/23 17:40:22   439s] Extracted 40.0054% (CPU Time= 0:00:00.2  MEM= 1862.1M)
[10/23 17:40:22   439s] Extracted 50.0054% (CPU Time= 0:00:00.2  MEM= 1862.1M)
[10/23 17:40:22   439s] Extracted 60.0054% (CPU Time= 0:00:00.3  MEM= 1862.1M)
[10/23 17:40:22   439s] Extracted 70.0054% (CPU Time= 0:00:00.3  MEM= 1862.1M)
[10/23 17:40:22   439s] Extracted 80.0054% (CPU Time= 0:00:00.4  MEM= 1862.1M)
[10/23 17:40:22   439s] Extracted 90.0054% (CPU Time= 0:00:00.4  MEM= 1862.1M)
[10/23 17:40:22   439s] Extracted 100% (CPU Time= 0:00:00.5  MEM= 1862.1M)
[10/23 17:40:22   439s] Opening parasitic data file '/tmp/innovus_temp_17252_ufrgs-server-09_rodrigo.ri_XviqRa/z80_top_direct_n_17252_xfwONM.rcdb.d' for reading.
[10/23 17:40:22   439s] Number of Extracted Resistors     : 64070
[10/23 17:40:22   439s] Number of Extracted Ground Cap.   : 64205
[10/23 17:40:22   439s] Number of Extracted Coupling Cap. : 153652
[10/23 17:40:22   439s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[10/23 17:40:22   440s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1836.0M)
[10/23 17:40:22   440s] Creating parasitic data file '/tmp/innovus_temp_17252_ufrgs-server-09_rodrigo.ri_XviqRa/z80_top_direct_n_17252_xfwONM.rcdb_Filter.rcdb.d' for storing RC.
[10/23 17:40:22   440s] Closing parasitic data file '/tmp/innovus_temp_17252_ufrgs-server-09_rodrigo.ri_XviqRa/z80_top_direct_n_17252_xfwONM.rcdb.d'. 2459 times net's RC data read were performed.
[10/23 17:40:23   440s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1840.035M)
[10/23 17:40:23   440s] Opening parasitic data file '/tmp/innovus_temp_17252_ufrgs-server-09_rodrigo.ri_XviqRa/z80_top_direct_n_17252_xfwONM.rcdb.d' for reading.
[10/23 17:40:23   440s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1840.035M)
[10/23 17:40:23   440s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.2  Real Time: 0:00:03.0  MEM: 1840.035M)
[10/23 17:40:23   440s] Opening parasitic data file '/tmp/innovus_temp_17252_ufrgs-server-09_rodrigo.ri_XviqRa/z80_top_direct_n_17252_xfwONM.rcdb.d' for reading.
[10/23 17:40:23   440s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1814.9M)
[10/23 17:40:23   440s] Initializing multi-corner resistance tables ...
[10/23 17:40:23   441s]  
[10/23 17:40:23   441s] **INFO: Starting Blocking QThread with 8 CPU
[10/23 17:40:23   441s]    ____________________________________________________________________
[10/23 17:40:23   441s] __/ message from Blocking QThread
[10/23 17:40:23   441s] Multi-CPU acceleration using 8 CPU(s).
