{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649185607617 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649185607621 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 05 14:06:47 2022 " "Processing started: Tue Apr 05 14:06:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649185607621 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185607621 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MegaM4 -c MegaM4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MegaM4 -c MegaM4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185607621 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649185608109 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649185608109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/tristateout.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/tristateout.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TristateOut-TristateOutArch " "Found design unit 1: TristateOut-TristateOutArch" {  } { { "VHDL/TristateOut.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/TristateOut.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614031 ""} { "Info" "ISGN_ENTITY_NAME" "1 TristateOut " "Found entity 1: TristateOut" {  } { { "VHDL/TristateOut.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/TristateOut.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185614031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/tristatein.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/tristatein.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TristateIn-TristateInArch " "Found design unit 1: TristateIn-TristateInArch" {  } { { "VHDL/TristateIn.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/TristateIn.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614035 ""} { "Info" "ISGN_ENTITY_NAME" "1 TristateIn " "Found entity 1: TristateIn" {  } { { "VHDL/TristateIn.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/TristateIn.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185614035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/statetransform.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/statetransform.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 StateTransform-StateTransformArch " "Found design unit 1: StateTransform-StateTransformArch" {  } { { "VHDL/StateTransform.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/StateTransform.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614038 ""} { "Info" "ISGN_ENTITY_NAME" "1 StateTransform " "Found entity 1: StateTransform" {  } { { "VHDL/StateTransform.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/StateTransform.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185614038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/statemachine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/statemachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 StateMachine-StateMachineArch " "Found design unit 1: StateMachine-StateMachineArch" {  } { { "VHDL/StateMachine.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/StateMachine.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614042 ""} { "Info" "ISGN_ENTITY_NAME" "1 StateMachine " "Found entity 1: StateMachine" {  } { { "VHDL/StateMachine.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/StateMachine.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185614042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/sr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/sr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sr-SrArch " "Found design unit 1: Sr-SrArch" {  } { { "VHDL/Sr.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Sr.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614046 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sr " "Found entity 1: Sr" {  } { { "VHDL/Sr.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Sr.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185614046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/sp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/sp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sp-SpArch " "Found design unit 1: Sp-SpArch" {  } { { "VHDL/Sp.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Sp.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614049 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sp " "Found entity 1: Sp" {  } { { "VHDL/Sp.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Sp.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185614049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/signalselectors.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/signalselectors.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignalSelectors-SignalSelectorsArch " "Found design unit 1: SignalSelectors-SignalSelectorsArch" {  } { { "VHDL/SignalSelectors.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/SignalSelectors.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614053 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignalSelectors " "Found entity 1: SignalSelectors" {  } { { "VHDL/SignalSelectors.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/SignalSelectors.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185614053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/shiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/shiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRegister-ShiftRegisterArch " "Found design unit 1: ShiftRegister-ShiftRegisterArch" {  } { { "VHDL/ShiftRegister.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/ShiftRegister.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614056 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister " "Found entity 1: ShiftRegister" {  } { { "VHDL/ShiftRegister.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/ShiftRegister.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185614056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registers-RegistersArch " "Found design unit 1: Registers-RegistersArch" {  } { { "VHDL/Registers.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Registers.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614060 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "VHDL/Registers.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Registers.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185614060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-PcArch " "Found design unit 1: PC-PcArch" {  } { { "VHDL/PC.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/PC.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614063 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "VHDL/PC.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/PC.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185614063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/outputselect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/outputselect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OutputSelect-OutputSelectArch " "Found design unit 1: OutputSelect-OutputSelectArch" {  } { { "VHDL/OutputSelect.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/OutputSelect.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614067 ""} { "Info" "ISGN_ENTITY_NAME" "1 OutputSelect " "Found entity 1: OutputSelect" {  } { { "VHDL/OutputSelect.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/OutputSelect.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185614067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/opcodeslut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/opcodeslut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OpCodesLuT-OpCodesLuTArch " "Found design unit 1: OpCodesLuT-OpCodesLuTArch" {  } { { "VHDL/OpCodesLuT.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/OpCodesLuT.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614070 ""} { "Info" "ISGN_ENTITY_NAME" "1 OpCodesLuT " "Found entity 1: OpCodesLuT" {  } { { "VHDL/OpCodesLuT.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/OpCodesLuT.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185614070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/mypackage.vhd 2 0 " "Found 2 design units, including 0 entities, in source file vhdl/mypackage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MyPackage " "Found design unit 1: MyPackage" {  } { { "VHDL/MyPackage.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/MyPackage.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614074 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MyPackage-body " "Found design unit 2: MyPackage-body" {  } { { "VHDL/MyPackage.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/MyPackage.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185614074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/multiply.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/multiply.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiply-MultiplyArch " "Found design unit 1: Multiply-MultiplyArch" {  } { { "VHDL/Multiply.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Multiply.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614077 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiply " "Found entity 1: Multiply" {  } { { "VHDL/Multiply.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Multiply.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185614077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/megam4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/megam4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MegaM4-MegaM4Arch " "Found design unit 1: MegaM4-MegaM4Arch" {  } { { "VHDL/MegaM4.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/MegaM4.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614083 ""} { "Info" "ISGN_ENTITY_NAME" "1 MegaM4 " "Found entity 1: MegaM4" {  } { { "VHDL/MegaM4.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/MegaM4.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185614083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/mdr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/mdr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mdr-MdrArch " "Found design unit 1: Mdr-MdrArch" {  } { { "VHDL/Mdr.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Mdr.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614086 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mdr " "Found entity 1: Mdr" {  } { { "VHDL/Mdr.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Mdr.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185614086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/mar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/mar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mar-MarArch " "Found design unit 1: Mar-MarArch" {  } { { "VHDL/Mar.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Mar.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614090 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mar " "Found entity 1: Mar" {  } { { "VHDL/Mar.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Mar.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185614090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/logicfunctions.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/logicfunctions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicFunctions-LogicFunctionsArch " "Found design unit 1: LogicFunctions-LogicFunctionsArch" {  } { { "VHDL/LogicFunctions.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/LogicFunctions.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614093 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicFunctions " "Found entity 1: LogicFunctions" {  } { { "VHDL/LogicFunctions.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/LogicFunctions.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185614093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/irlogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/irlogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IrLogic-IrLogicArch " "Found design unit 1: IrLogic-IrLogicArch" {  } { { "VHDL/IrLogic.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/IrLogic.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614097 ""} { "Info" "ISGN_ENTITY_NAME" "1 IrLogic " "Found entity 1: IrLogic" {  } { { "VHDL/IrLogic.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/IrLogic.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185614097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/irl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/irl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Irl-IrlArch " "Found design unit 1: Irl-IrlArch" {  } { { "VHDL/Irl.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Irl.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614100 ""} { "Info" "ISGN_ENTITY_NAME" "1 Irl " "Found entity 1: Irl" {  } { { "VHDL/Irl.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Irl.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185614100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ir-IrArch " "Found design unit 1: Ir-IrArch" {  } { { "VHDL/Ir.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Ir.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614104 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ir " "Found entity 1: Ir" {  } { { "VHDL/Ir.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Ir.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185614104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/gralregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/gralregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GralRegister-GralRegisterArch " "Found design unit 1: GralRegister-GralRegisterArch" {  } { { "VHDL/GralRegister.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/GralRegister.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614107 ""} { "Info" "ISGN_ENTITY_NAME" "1 GralRegister " "Found entity 1: GralRegister" {  } { { "VHDL/GralRegister.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/GralRegister.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185614107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/gralmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/gralmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GralMux-GralMuxArch " "Found design unit 1: GralMux-GralMuxArch" {  } { { "VHDL/GralMux.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/GralMux.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614111 ""} { "Info" "ISGN_ENTITY_NAME" "1 GralMux " "Found entity 1: GralMux" {  } { { "VHDL/GralMux.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/GralMux.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185614111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-FullAdderArch " "Found design unit 1: FullAdder-FullAdderArch" {  } { { "VHDL/FullAdder.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/FullAdder.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614114 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "VHDL/FullAdder.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/FullAdder.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185614114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/flipflopre.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/flipflopre.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlopRe-FlipFlopReArch " "Found design unit 1: FlipFlopRe-FlipFlopReArch" {  } { { "VHDL/FlipFlopRe.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/FlipFlopRe.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614118 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlopRe " "Found entity 1: FlipFlopRe" {  } { { "VHDL/FlipFlopRe.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/FlipFlopRe.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185614118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlop-FlipFlopArch " "Found design unit 1: FlipFlop-FlipFlopArch" {  } { { "VHDL/FlipFlop.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/FlipFlop.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614121 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlop " "Found entity 1: FlipFlop" {  } { { "VHDL/FlipFlop.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/FlipFlop.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185614121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/downcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/downcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DownCounter-DownCounterArch " "Found design unit 1: DownCounter-DownCounterArch" {  } { { "VHDL/DownCounter.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/DownCounter.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614125 ""} { "Info" "ISGN_ENTITY_NAME" "1 DownCounter " "Found entity 1: DownCounter" {  } { { "VHDL/DownCounter.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/DownCounter.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185614125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/cr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cr-CrArch " "Found design unit 1: Cr-CrArch" {  } { { "VHDL/Cr.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Cr.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614129 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cr " "Found entity 1: Cr" {  } { { "VHDL/Cr.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Cr.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185614129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control-ControlArch " "Found design unit 1: Control-ControlArch" {  } { { "VHDL/Control.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Control.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614133 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "VHDL/Control.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Control.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185614133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/bitslicealu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/bitslicealu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BitSliceAlu-BitSliceAluArch " "Found design unit 1: BitSliceAlu-BitSliceAluArch" {  } { { "VHDL/BitSliceAlu.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/BitSliceAlu.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614137 ""} { "Info" "ISGN_ENTITY_NAME" "1 BitSliceAlu " "Found entity 1: BitSliceAlu" {  } { { "VHDL/BitSliceAlu.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/BitSliceAlu.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185614137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/bitslice.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/bitslice.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BitSlice-BitSliceArch " "Found design unit 1: BitSlice-BitSliceArch" {  } { { "VHDL/BitSlice.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/BitSlice.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614141 ""} { "Info" "ISGN_ENTITY_NAME" "1 BitSlice " "Found entity 1: BitSlice" {  } { { "VHDL/BitSlice.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/BitSlice.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185614141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/bidir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/bidir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bidir-BidirArch " "Found design unit 1: Bidir-BidirArch" {  } { { "VHDL/Bidir.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Bidir.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614144 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bidir " "Found entity 1: Bidir" {  } { { "VHDL/Bidir.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Bidir.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185614144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/arithmeticshiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/arithmeticshiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ArithmeticShiftRegister-ArithmeticShiftRegisterArch " "Found design unit 1: ArithmeticShiftRegister-ArithmeticShiftRegisterArch" {  } { { "VHDL/ArithmeticShiftRegister.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/ArithmeticShiftRegister.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614148 ""} { "Info" "ISGN_ENTITY_NAME" "1 ArithmeticShiftRegister " "Found entity 1: ArithmeticShiftRegister" {  } { { "VHDL/ArithmeticShiftRegister.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/ArithmeticShiftRegister.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185614148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/arithmeticlogicunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/arithmeticlogicunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ArithmeticLogicUnit-ArithmeticLogicUnitArch " "Found design unit 1: ArithmeticLogicUnit-ArithmeticLogicUnitArch" {  } { { "VHDL/ArithmeticLogicUnit.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/ArithmeticLogicUnit.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614151 ""} { "Info" "ISGN_ENTITY_NAME" "1 ArithmeticLogicUnit " "Found entity 1: ArithmeticLogicUnit" {  } { { "VHDL/ArithmeticLogicUnit.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/ArithmeticLogicUnit.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185614151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/andsblock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/andsblock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AndsBlock-AndsBlockArch " "Found design unit 1: AndsBlock-AndsBlockArch" {  } { { "VHDL/AndsBlock.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/AndsBlock.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614155 ""} { "Info" "ISGN_ENTITY_NAME" "1 AndsBlock " "Found entity 1: AndsBlock" {  } { { "VHDL/AndsBlock.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/AndsBlock.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185614155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/accumulator2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/accumulator2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Accumulator2-Accumulator2Arch " "Found design unit 1: Accumulator2-Accumulator2Arch" {  } { { "VHDL/Accumulator2.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Accumulator2.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614158 ""} { "Info" "ISGN_ENTITY_NAME" "1 Accumulator2 " "Found entity 1: Accumulator2" {  } { { "VHDL/Accumulator2.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Accumulator2.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185614158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/accumulator1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/accumulator1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Accumulator1-Accumulator1Arch " "Found design unit 1: Accumulator1-Accumulator1Arch" {  } { { "VHDL/Accumulator1.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Accumulator1.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614162 ""} { "Info" "ISGN_ENTITY_NAME" "1 Accumulator1 " "Found entity 1: Accumulator1" {  } { { "VHDL/Accumulator1.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Accumulator1.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649185614162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185614162 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MegaM4 " "Elaborating entity \"MegaM4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649185614310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateTransform StateTransform:ST " "Elaborating entity \"StateTransform\" for hierarchy \"StateTransform:ST\"" {  } { { "VHDL/MegaM4.vhd" "ST" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/MegaM4.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649185614350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:ControlUnit " "Elaborating entity \"Control\" for hierarchy \"Control:ControlUnit\"" {  } { { "VHDL/MegaM4.vhd" "ControlUnit" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/MegaM4.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649185614373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlopRe Control:ControlUnit\|FlipFlopRe:FF0 " "Elaborating entity \"FlipFlopRe\" for hierarchy \"Control:ControlUnit\|FlipFlopRe:FF0\"" {  } { { "VHDL/Control.vhd" "FF0" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Control.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649185614396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sr Sr:StatusRegister " "Elaborating entity \"Sr\" for hierarchy \"Sr:StatusRegister\"" {  } { { "VHDL/MegaM4.vhd" "StatusRegister" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/MegaM4.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649185614524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sp Sp:StackPointer " "Elaborating entity \"Sp\" for hierarchy \"Sp:StackPointer\"" {  } { { "VHDL/MegaM4.vhd" "StackPointer" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/MegaM4.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649185614529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers Registers:Reg " "Elaborating entity \"Registers\" for hierarchy \"Registers:Reg\"" {  } { { "VHDL/MegaM4.vhd" "Reg" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/MegaM4.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649185614551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutputSelect OutputSelect:Os " "Elaborating entity \"OutputSelect\" for hierarchy \"OutputSelect:Os\"" {  } { { "VHDL/MegaM4.vhd" "Os" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/MegaM4.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649185614583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mdr Mdr:MemoryDataRegister " "Elaborating entity \"Mdr\" for hierarchy \"Mdr:MemoryDataRegister\"" {  } { { "VHDL/MegaM4.vhd" "MemoryDataRegister" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/MegaM4.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649185614589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mar Mar:MemoryAddressRegister " "Elaborating entity \"Mar\" for hierarchy \"Mar:MemoryAddressRegister\"" {  } { { "VHDL/MegaM4.vhd" "MemoryAddressRegister" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/MegaM4.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649185614598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IrLogic IrLogic:LogicIr " "Elaborating entity \"IrLogic\" for hierarchy \"IrLogic:LogicIr\"" {  } { { "VHDL/MegaM4.vhd" "LogicIr" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/MegaM4.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649185614604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Irl Irl:InstructionLogicL " "Elaborating entity \"Irl\" for hierarchy \"Irl:InstructionLogicL\"" {  } { { "VHDL/MegaM4.vhd" "InstructionLogicL" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/MegaM4.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649185614611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ir Ir:InstructionRegister " "Elaborating entity \"Ir\" for hierarchy \"Ir:InstructionRegister\"" {  } { { "VHDL/MegaM4.vhd" "InstructionRegister" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/MegaM4.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649185614617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cr Cr:CounterRegister " "Elaborating entity \"Cr\" for hierarchy \"Cr:CounterRegister\"" {  } { { "VHDL/MegaM4.vhd" "CounterRegister" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/MegaM4.vhd" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649185614623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bidir Bidir:Bidirectional " "Elaborating entity \"Bidir\" for hierarchy \"Bidir:Bidirectional\"" {  } { { "VHDL/MegaM4.vhd" "Bidirectional" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/MegaM4.vhd" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649185614649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TristateIn Bidir:Bidirectional\|TristateIn:T1 " "Elaborating entity \"TristateIn\" for hierarchy \"Bidir:Bidirectional\|TristateIn:T1\"" {  } { { "VHDL/Bidir.vhd" "T1" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Bidir.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649185614654 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "HighZ TristateIn.vhd(37) " "VHDL Signal Declaration warning at TristateIn.vhd(37): used explicit default value for signal \"HighZ\" because signal was never assigned a value" {  } { { "VHDL/TristateIn.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/TristateIn.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1649185614655 "|MegaM4|Bidir:Bidirectional|TristateIn:T1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TristateOut Bidir:Bidirectional\|TristateOut:T2 " "Elaborating entity \"TristateOut\" for hierarchy \"Bidir:Bidirectional\|TristateOut:T2\"" {  } { { "VHDL/Bidir.vhd" "T2" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Bidir.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649185614659 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "HighZ TristateOut.vhd(37) " "VHDL Signal Declaration warning at TristateOut.vhd(37): used explicit default value for signal \"HighZ\" because signal was never assigned a value" {  } { { "VHDL/TristateOut.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/TristateOut.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1649185614659 "|MegaM4|Bidir:Bidirectional|TristateOut:T2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Accumulator1 Accumulator1:Acc1 " "Elaborating entity \"Accumulator1\" for hierarchy \"Accumulator1:Acc1\"" {  } { { "VHDL/MegaM4.vhd" "Acc1" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/MegaM4.vhd" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649185614665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Accumulator2 Accumulator2:Acc2 " "Elaborating entity \"Accumulator2\" for hierarchy \"Accumulator2:Acc2\"" {  } { { "VHDL/MegaM4.vhd" "Acc2" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/MegaM4.vhd" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649185614700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:ProgramCounter " "Elaborating entity \"PC\" for hierarchy \"PC:ProgramCounter\"" {  } { { "VHDL/MegaM4.vhd" "ProgramCounter" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/MegaM4.vhd" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649185614734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ArithmeticLogicUnit ArithmeticLogicUnit:ALU " "Elaborating entity \"ArithmeticLogicUnit\" for hierarchy \"ArithmeticLogicUnit:ALU\"" {  } { { "VHDL/MegaM4.vhd" "ALU" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/MegaM4.vhd" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649185614759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OpCodesLuT ArithmeticLogicUnit:ALU\|OpCodesLuT:OpCodes " "Elaborating entity \"OpCodesLuT\" for hierarchy \"ArithmeticLogicUnit:ALU\|OpCodesLuT:OpCodes\"" {  } { { "VHDL/ArithmeticLogicUnit.vhd" "OpCodes" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/ArithmeticLogicUnit.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649185614775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignalSelectors ArithmeticLogicUnit:ALU\|SignalSelectors:WIXOSS " "Elaborating entity \"SignalSelectors\" for hierarchy \"ArithmeticLogicUnit:ALU\|SignalSelectors:WIXOSS\"" {  } { { "VHDL/ArithmeticLogicUnit.vhd" "WIXOSS" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/ArithmeticLogicUnit.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649185614781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiply ArithmeticLogicUnit:ALU\|Multiply:MultiplicationModule " "Elaborating entity \"Multiply\" for hierarchy \"ArithmeticLogicUnit:ALU\|Multiply:MultiplicationModule\"" {  } { { "VHDL/ArithmeticLogicUnit.vhd" "MultiplicationModule" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/ArithmeticLogicUnit.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649185614789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateMachine ArithmeticLogicUnit:ALU\|Multiply:MultiplicationModule\|StateMachine:Control " "Elaborating entity \"StateMachine\" for hierarchy \"ArithmeticLogicUnit:ALU\|Multiply:MultiplicationModule\|StateMachine:Control\"" {  } { { "VHDL/Multiply.vhd" "Control" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Multiply.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649185614799 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CountZero StateMachine.vhd(290) " "VHDL Process Statement warning at StateMachine.vhd(290): signal \"CountZero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/StateMachine.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/StateMachine.vhd" 290 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649185614800 "|MegaM4|ArithmeticLogicUnit:ALU|Multiply:MultiplicationModule|StateMachine:Control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DownCounter ArithmeticLogicUnit:ALU\|Multiply:MultiplicationModule\|StateMachine:Control\|DownCounter:Counter " "Elaborating entity \"DownCounter\" for hierarchy \"ArithmeticLogicUnit:ALU\|Multiply:MultiplicationModule\|StateMachine:Control\|DownCounter:Counter\"" {  } { { "VHDL/StateMachine.vhd" "Counter" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/StateMachine.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649185614808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlop ArithmeticLogicUnit:ALU\|Multiply:MultiplicationModule\|StateMachine:Control\|DownCounter:Counter\|FlipFlop:FF0 " "Elaborating entity \"FlipFlop\" for hierarchy \"ArithmeticLogicUnit:ALU\|Multiply:MultiplicationModule\|StateMachine:Control\|DownCounter:Counter\|FlipFlop:FF0\"" {  } { { "VHDL/DownCounter.vhd" "FF0" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/DownCounter.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649185614814 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Set FlipFlop.vhd(51) " "VHDL Process Statement warning at FlipFlop.vhd(51): signal \"Set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/FlipFlop.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/FlipFlop.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649185614814 "|MegaM4|ArithmeticLogicUnit:ALU|Multiply:MultiplicationModule|StateMachine:Control|DownCounter:Counter|FlipFlop:FF0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Set FlipFlop.vhd(55) " "VHDL Process Statement warning at FlipFlop.vhd(55): signal \"Set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/FlipFlop.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/FlipFlop.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649185614814 "|MegaM4|ArithmeticLogicUnit:ALU|Multiply:MultiplicationModule|StateMachine:Control|DownCounter:Counter|FlipFlop:FF0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AndsBlock ArithmeticLogicUnit:ALU\|Multiply:MultiplicationModule\|AndsBlock:AndS " "Elaborating entity \"AndsBlock\" for hierarchy \"ArithmeticLogicUnit:ALU\|Multiply:MultiplicationModule\|AndsBlock:AndS\"" {  } { { "VHDL/Multiply.vhd" "AndS" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Multiply.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649185614826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GralRegister ArithmeticLogicUnit:ALU\|Multiply:MultiplicationModule\|GralRegister:M " "Elaborating entity \"GralRegister\" for hierarchy \"ArithmeticLogicUnit:ALU\|Multiply:MultiplicationModule\|GralRegister:M\"" {  } { { "VHDL/Multiply.vhd" "M" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Multiply.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649185614834 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rst GralRegister.vhd(101) " "VHDL Process Statement warning at GralRegister.vhd(101): signal \"Rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/GralRegister.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/GralRegister.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649185614835 "|MegaM4|ArithmeticLogicUnit:ALU|Multiply:MultiplicationModule|GralRegister:M"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRegister ArithmeticLogicUnit:ALU\|Multiply:MultiplicationModule\|ShiftRegister:Q " "Elaborating entity \"ShiftRegister\" for hierarchy \"ArithmeticLogicUnit:ALU\|Multiply:MultiplicationModule\|ShiftRegister:Q\"" {  } { { "VHDL/Multiply.vhd" "Q" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Multiply.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649185614841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ArithmeticShiftRegister ArithmeticLogicUnit:ALU\|Multiply:MultiplicationModule\|ArithmeticShiftRegister:A " "Elaborating entity \"ArithmeticShiftRegister\" for hierarchy \"ArithmeticLogicUnit:ALU\|Multiply:MultiplicationModule\|ArithmeticShiftRegister:A\"" {  } { { "VHDL/Multiply.vhd" "A" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/Multiply.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649185614849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BitSliceAlu ArithmeticLogicUnit:ALU\|BitSliceAlu:LogicAndSumModule " "Elaborating entity \"BitSliceAlu\" for hierarchy \"ArithmeticLogicUnit:ALU\|BitSliceAlu:LogicAndSumModule\"" {  } { { "VHDL/ArithmeticLogicUnit.vhd" "LogicAndSumModule" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/ArithmeticLogicUnit.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649185614863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BitSlice ArithmeticLogicUnit:ALU\|BitSliceAlu:LogicAndSumModule\|BitSlice:BS0 " "Elaborating entity \"BitSlice\" for hierarchy \"ArithmeticLogicUnit:ALU\|BitSliceAlu:LogicAndSumModule\|BitSlice:BS0\"" {  } { { "VHDL/BitSliceAlu.vhd" "BS0" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/BitSliceAlu.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649185614873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicFunctions ArithmeticLogicUnit:ALU\|BitSliceAlu:LogicAndSumModule\|BitSlice:BS0\|LogicFunctions:Logic " "Elaborating entity \"LogicFunctions\" for hierarchy \"ArithmeticLogicUnit:ALU\|BitSliceAlu:LogicAndSumModule\|BitSlice:BS0\|LogicFunctions:Logic\"" {  } { { "VHDL/BitSlice.vhd" "Logic" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/BitSlice.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649185614880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder ArithmeticLogicUnit:ALU\|BitSliceAlu:LogicAndSumModule\|BitSlice:BS0\|FullAdder:FA " "Elaborating entity \"FullAdder\" for hierarchy \"ArithmeticLogicUnit:ALU\|BitSliceAlu:LogicAndSumModule\|BitSlice:BS0\|FullAdder:FA\"" {  } { { "VHDL/BitSlice.vhd" "FA" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/BitSlice.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649185614885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GralMux ArithmeticLogicUnit:ALU\|BitSliceAlu:LogicAndSumModule\|BitSlice:BS0\|GralMux:Mux " "Elaborating entity \"GralMux\" for hierarchy \"ArithmeticLogicUnit:ALU\|BitSliceAlu:LogicAndSumModule\|BitSlice:BS0\|GralMux:Mux\"" {  } { { "VHDL/BitSlice.vhd" "Mux" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/BitSlice.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649185614890 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bidir:Bidirectional\|TristateOut:T2\|MyOut\[0\] Mdr:MemoryDataRegister\|Mux15 " "Converted the fan-out from the tri-state buffer \"Bidir:Bidirectional\|TristateOut:T2\|MyOut\[0\]\" to the node \"Mdr:MemoryDataRegister\|Mux15\" into an OR gate" {  } { { "VHDL/TristateOut.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/TristateOut.vhd" 30 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1649185615971 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bidir:Bidirectional\|TristateOut:T2\|MyOut\[1\] Mdr:MemoryDataRegister\|Mux14 " "Converted the fan-out from the tri-state buffer \"Bidir:Bidirectional\|TristateOut:T2\|MyOut\[1\]\" to the node \"Mdr:MemoryDataRegister\|Mux14\" into an OR gate" {  } { { "VHDL/TristateOut.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/TristateOut.vhd" 30 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1649185615971 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bidir:Bidirectional\|TristateOut:T2\|MyOut\[2\] Mdr:MemoryDataRegister\|Mux13 " "Converted the fan-out from the tri-state buffer \"Bidir:Bidirectional\|TristateOut:T2\|MyOut\[2\]\" to the node \"Mdr:MemoryDataRegister\|Mux13\" into an OR gate" {  } { { "VHDL/TristateOut.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/TristateOut.vhd" 30 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1649185615971 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bidir:Bidirectional\|TristateOut:T2\|MyOut\[3\] Mdr:MemoryDataRegister\|Mux12 " "Converted the fan-out from the tri-state buffer \"Bidir:Bidirectional\|TristateOut:T2\|MyOut\[3\]\" to the node \"Mdr:MemoryDataRegister\|Mux12\" into an OR gate" {  } { { "VHDL/TristateOut.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/TristateOut.vhd" 30 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1649185615971 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bidir:Bidirectional\|TristateOut:T2\|MyOut\[4\] Mdr:MemoryDataRegister\|Mux11 " "Converted the fan-out from the tri-state buffer \"Bidir:Bidirectional\|TristateOut:T2\|MyOut\[4\]\" to the node \"Mdr:MemoryDataRegister\|Mux11\" into an OR gate" {  } { { "VHDL/TristateOut.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/TristateOut.vhd" 30 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1649185615971 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bidir:Bidirectional\|TristateOut:T2\|MyOut\[5\] Mdr:MemoryDataRegister\|Mux10 " "Converted the fan-out from the tri-state buffer \"Bidir:Bidirectional\|TristateOut:T2\|MyOut\[5\]\" to the node \"Mdr:MemoryDataRegister\|Mux10\" into an OR gate" {  } { { "VHDL/TristateOut.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/TristateOut.vhd" 30 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1649185615971 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bidir:Bidirectional\|TristateOut:T2\|MyOut\[6\] Mdr:MemoryDataRegister\|Mux9 " "Converted the fan-out from the tri-state buffer \"Bidir:Bidirectional\|TristateOut:T2\|MyOut\[6\]\" to the node \"Mdr:MemoryDataRegister\|Mux9\" into an OR gate" {  } { { "VHDL/TristateOut.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/TristateOut.vhd" 30 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1649185615971 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bidir:Bidirectional\|TristateOut:T2\|MyOut\[7\] Mdr:MemoryDataRegister\|Mux8 " "Converted the fan-out from the tri-state buffer \"Bidir:Bidirectional\|TristateOut:T2\|MyOut\[7\]\" to the node \"Mdr:MemoryDataRegister\|Mux8\" into an OR gate" {  } { { "VHDL/TristateOut.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/TristateOut.vhd" 30 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1649185615971 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bidir:Bidirectional\|TristateOut:T2\|MyOut\[8\] Mdr:MemoryDataRegister\|Mux7 " "Converted the fan-out from the tri-state buffer \"Bidir:Bidirectional\|TristateOut:T2\|MyOut\[8\]\" to the node \"Mdr:MemoryDataRegister\|Mux7\" into an OR gate" {  } { { "VHDL/TristateOut.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/TristateOut.vhd" 30 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1649185615971 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bidir:Bidirectional\|TristateOut:T2\|MyOut\[9\] Mdr:MemoryDataRegister\|Mux6 " "Converted the fan-out from the tri-state buffer \"Bidir:Bidirectional\|TristateOut:T2\|MyOut\[9\]\" to the node \"Mdr:MemoryDataRegister\|Mux6\" into an OR gate" {  } { { "VHDL/TristateOut.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/TristateOut.vhd" 30 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1649185615971 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bidir:Bidirectional\|TristateOut:T2\|MyOut\[10\] Mdr:MemoryDataRegister\|Mux5 " "Converted the fan-out from the tri-state buffer \"Bidir:Bidirectional\|TristateOut:T2\|MyOut\[10\]\" to the node \"Mdr:MemoryDataRegister\|Mux5\" into an OR gate" {  } { { "VHDL/TristateOut.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/TristateOut.vhd" 30 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1649185615971 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bidir:Bidirectional\|TristateOut:T2\|MyOut\[11\] Mdr:MemoryDataRegister\|Mux4 " "Converted the fan-out from the tri-state buffer \"Bidir:Bidirectional\|TristateOut:T2\|MyOut\[11\]\" to the node \"Mdr:MemoryDataRegister\|Mux4\" into an OR gate" {  } { { "VHDL/TristateOut.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/TristateOut.vhd" 30 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1649185615971 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bidir:Bidirectional\|TristateOut:T2\|MyOut\[12\] Mdr:MemoryDataRegister\|Mux3 " "Converted the fan-out from the tri-state buffer \"Bidir:Bidirectional\|TristateOut:T2\|MyOut\[12\]\" to the node \"Mdr:MemoryDataRegister\|Mux3\" into an OR gate" {  } { { "VHDL/TristateOut.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/TristateOut.vhd" 30 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1649185615971 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bidir:Bidirectional\|TristateOut:T2\|MyOut\[13\] Mdr:MemoryDataRegister\|Mux2 " "Converted the fan-out from the tri-state buffer \"Bidir:Bidirectional\|TristateOut:T2\|MyOut\[13\]\" to the node \"Mdr:MemoryDataRegister\|Mux2\" into an OR gate" {  } { { "VHDL/TristateOut.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/TristateOut.vhd" 30 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1649185615971 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bidir:Bidirectional\|TristateOut:T2\|MyOut\[14\] Mdr:MemoryDataRegister\|Mux1 " "Converted the fan-out from the tri-state buffer \"Bidir:Bidirectional\|TristateOut:T2\|MyOut\[14\]\" to the node \"Mdr:MemoryDataRegister\|Mux1\" into an OR gate" {  } { { "VHDL/TristateOut.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/TristateOut.vhd" 30 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1649185615971 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Bidir:Bidirectional\|TristateOut:T2\|MyOut\[15\] Mdr:MemoryDataRegister\|Mux0 " "Converted the fan-out from the tri-state buffer \"Bidir:Bidirectional\|TristateOut:T2\|MyOut\[15\]\" to the node \"Mdr:MemoryDataRegister\|Mux0\" into an OR gate" {  } { { "VHDL/TristateOut.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/TristateOut.vhd" 30 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1649185615971 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1649185615971 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "VHDL/FlipFlopRe.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/FlipFlopRe.vhd" 26 -1 0 } } { "VHDL/FlipFlop.vhd" "" { Text "C:/Users/etria/OneDrive/DOCUMENTOS/Academic/Master/FHR/Otros/MegaM4/MegaM4/VHDL/FlipFlop.vhd" 26 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1649185615977 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1649185615977 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1649185617955 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1649185619110 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649185619352 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649185619352 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1655 " "Implemented 1655 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649185619700 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649185619700 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1649185619700 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1594 " "Implemented 1594 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649185619700 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649185619700 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4959 " "Peak virtual memory: 4959 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649185619717 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 05 14:06:59 2022 " "Processing ended: Tue Apr 05 14:06:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649185619717 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649185619717 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649185619717 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649185619717 ""}
