{
  "name": "util::id_set::AtomicIdSet::<I>::remove",
  "safe": true,
  "callees": {
    "util::id_set::part_idx": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    },
    "util::id_set::bit_idx": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    },
    "smallvec::SmallVec::<A>::len": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " The number of elements stored in the vector\n",
      "adt": {}
    },
    "core::ops::Index::index": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Performs the indexing (`container[index]`) operation.\n\n # Panics\n\n May panic if the index is out of bounds.\n",
      "adt": {}
    },
    "core::sync::atomic::AtomicU64::fetch_and": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Bitwise \"and\" with the current value.\n\n Performs a bitwise \"and\" operation on the current value and the argument `val`, and\n sets the new value to the result.\n\n Returns the previous value.\n\n `fetch_and` takes an [`Ordering`] argument which describes the memory ordering\n of this operation. All ordering modes are possible. Note that using\n [`Acquire`] makes the store part of this operation [`Relaxed`], and\n using [`Release`] makes the load part [`Relaxed`].\n\n **Note**: This method is only available on platforms that support atomic operations on\n\n # Examples\n\n ```\n\n assert_eq!(foo.fetch_and(0b110011, Ordering::SeqCst), 0b101101);\n assert_eq!(foo.load(Ordering::SeqCst), 0b100001);\n ```\n",
      "adt": {}
    }
  },
  "adts": {
    "smallvec::SmallVec": [
      "Ref"
    ],
    "util::id_set::AtomicIdSet": [
      "DerefVariantField(VariantIdx(None)-FieldIdx(Some(0)))",
      "Ref"
    ],
    "core::sync::atomic::AtomicU64": [
      "Ref"
    ],
    "core::sync::atomic::Ordering": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "ostd::util::id_set::AtomicIdSet::<I>::remove"
  },
  "span": "ostd/src/util/id_set.rs:417:5: 423:6",
  "src": "pub fn remove(&self, id: I, ordering: Ordering) {\n        let part_idx = part_idx(id);\n        let bit_idx = bit_idx(id);\n        if part_idx < self.bits.len() {\n            self.bits[part_idx].fetch_and(!(1 << bit_idx), ordering);\n        }\n    }",
  "mir": "fn util::id_set::AtomicIdSet::<I>::remove(_1: &util::id_set::AtomicIdSet<I>, _2: I, _3: core::sync::atomic::Ordering) -> () {\n    let mut _0: ();\n    let  _4: usize;\n    let  _5: usize;\n    let mut _6: bool;\n    let mut _7: usize;\n    let mut _8: &smallvec::SmallVec<[core::sync::atomic::AtomicU64; 2]>;\n    let  _9: u64;\n    let  _10: &core::sync::atomic::AtomicU64;\n    let mut _11: &smallvec::SmallVec<[core::sync::atomic::AtomicU64; 2]>;\n    let mut _12: u64;\n    let mut _13: u64;\n    let mut _14: bool;\n    debug self => _1;\n    debug id => _2;\n    debug ordering => _3;\n    debug part_idx => _4;\n    debug bit_idx => _5;\n    bb0: {\n        _4 = util::id_set::part_idx::<I>(_2) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _5 = util::id_set::bit_idx::<I>(_2) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageLive(_6);\n        StorageLive(_7);\n        StorageLive(_8);\n        _8 = &((*_1).0: smallvec::SmallVec<[core::sync::atomic::AtomicU64; 2]>);\n        _7 = smallvec::SmallVec::<[core::sync::atomic::AtomicU64; 2]>::len(move _8) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_8);\n        _6 = Lt(_4, move _7);\n        switchInt(move _6) -> [0: bb8, otherwise: bb4];\n    }\n    bb4: {\n        StorageDead(_7);\n        StorageLive(_9);\n        StorageLive(_11);\n        _11 = &((*_1).0: smallvec::SmallVec<[core::sync::atomic::AtomicU64; 2]>);\n        _10 = <smallvec::SmallVec<[core::sync::atomic::AtomicU64; 2]> as core::ops::Index<usize>>::index(move _11, _4) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        StorageDead(_11);\n        StorageLive(_12);\n        StorageLive(_13);\n        _14 = Lt(_5, 64_usize);\n        assert(move _14, \"attempt to shift left by `{}`, which would overflow\", _5) -> [success: bb6, unwind unreachable];\n    }\n    bb6: {\n        _13 = Shl(1_u64, _5);\n        _12 = Not(move _13);\n        StorageDead(_13);\n        _9 = core::sync::atomic::AtomicU64::fetch_and(_10, move _12, _3) -> [return: bb7, unwind unreachable];\n    }\n    bb7: {\n        StorageDead(_12);\n        StorageDead(_9);\n        goto -> bb9;\n    }\n    bb8: {\n        StorageDead(_7);\n        goto -> bb9;\n    }\n    bb9: {\n        StorageDead(_6);\n        return;\n    }\n}\n",
  "doc": " Atomically removes an ID with the given ordering.\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}