<module name="MCU_FSS0_HYPERBUS1P0_0_HPB_CTRL" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="HB__HPB_CFG__WRAP__CORE_CFG__CORE_CFG_REG_CSR" acronym="HB__HPB_CFG__WRAP__CORE_CFG__CORE_CFG_REG_CSR" offset="0x0" width="32" description="">
		<bitfield id="RFU3" width="5" begin="31" end="27" resetval="0x0" description="This field is reserved for future use" range="31 - 27" rwaccess="R"/> 
		<bitfield id="WRSTOERR" width="1" begin="26" end="26" resetval="0x0" description="Write RSTO error. This bit indicates whether HyperBus memory is under reset state in the latest write operation.When this bit is set, HyperBus Memory Controller IP responds by AXI SLVERR.0-Normal operation,1- HyperBus memory is under reset" range="26" rwaccess="R"/> 
		<bitfield id="WTRSERR" width="1" begin="25" end="25" resetval="0x0" description="Write Transaction Error. This bit indicates whether AXI protocol is acceptable by HyperBus Memory Controller IP in the latest write transaction.When this bit is set, HyperBus Memory Controller IP responds by AXI SLVERR.0-Normal operation,1- This protocol is not supported" range="25" rwaccess="R"/> 
		<bitfield id="WDECERR" width="1" begin="24" end="24" resetval="0x0" description="Write Decode Error. This bit indicates whether access address is acceptable in the latest write transaction.When this bit is set, HyperBus Memory Controller IP responds by AXI DECERR.0-Normal operation. 1- Access address is not reachable" range="24" rwaccess="R"/> 
		<bitfield id="RFU2" width="7" begin="23" end="17" resetval="0x0" description="This field is reserved for future use" range="23 - 17" rwaccess="R"/> 
		<bitfield id="WACT" width="1" begin="16" end="16" resetval="0x0" description="Write is Active. This bit indicates whether write transaction is in progress or not.0- Write is idle,1 - Write is active.When receiving write request on write address channel, this bit becomes 1. When retrieving response signaling on write response channel, this bit becomes 0." range="16" rwaccess="R"/> 
		<bitfield id="RFU1" width="4" begin="15" end="12" resetval="0x0" description="This field is reserved for future use" range="15 - 12" rwaccess="R"/> 
		<bitfield id="RDSSTALL" width="1" begin="11" end="11" resetval="0x0" description="RDS Stall. This bit indicates whether read data transfer from HyperBus memory is stalled [RDS remains LOW] in the latest read transaction.When this bit is set, HyperBus Memory Controller IP responds by AXI SLVERR." range="11" rwaccess="R"/> 
		<bitfield id="RRSTOERR" width="1" begin="10" end="10" resetval="0x0" description="Read RSTO error. This bit indicates whether HyperBus memory is under reset state in the latest read operation.When this bit is set, HyperBus Memory Controller IP responds by AXI SLVERR.0 -Normal operation, 1 -HyperBus memory is under reset" range="10" rwaccess="R"/> 
		<bitfield id="RTRSERR" width="1" begin="9" end="9" resetval="0x0" description="Read Transaction Error. This bit indicates whether AXI protocol is acceptable by HyperBus Memory Controller IP in the latest read transaction.When this bit is set, HyperBus Memory Controller IP responds by AXI SLVERR.0- Normal operation,1- This protocol is not supported" range="9" rwaccess="R"/> 
		<bitfield id="RDECERR" width="1" begin="8" end="8" resetval="0x0" description="Read Decode Error. This bit indicates whether access address is acceptable in the latest read transaction.When this bit is set, HyperBus Memory Controller IP responds by AXI DECERR.0 -Normal operation,1- Access address is not reachable" range="8" rwaccess="R"/> 
		<bitfield id="RFU0" width="7" begin="7" end="1" resetval="0x0" description="This field is reserved for future use" range="7 - 1" rwaccess="R"/> 
		<bitfield id="RACT" width="1" begin="0" end="0" resetval="0x0" description="Read is Active. This bit indicates whether read transaction is in progress or not. 0 - Read is idle, 1-Read is active. When receiving read request on read address channel, this bit becomes 1. When retrieving all requested data on read data channel, this bit becomes 0" range="0" rwaccess="R"/>
	</register>
	<register id="HB__HPB_CFG__WRAP__CORE_CFG__CORE_CFG_REG_IER" acronym="HB__HPB_CFG__WRAP__CORE_CFG__CORE_CFG_REG_IER" offset="0x4" width="32" description="">
		<bitfield id="INTP" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Polarity Control. This bit is used to choose the polarity of optional interrupt signal [IENOn].0 -IENOn signal is active low.1 -IENOn signal is active high. [Reversed mode.]" range="31" rwaccess="R/W"/> 
		<bitfield id="RFU4" width="30" begin="30" end="1" resetval="0x0" description="This field is reserved for future use" range="30 - 1" rwaccess="R"/> 
		<bitfield id="RPCINTE" width="1" begin="0" end="0" resetval="0x0" description="HyperBus Memory Interrupt Enable.0 - Disable interrupt.1 - Enable interrupt by INT# signal of HyperBus memory." range="0" rwaccess="R/W"/>
	</register>
	<register id="HB__HPB_CFG__WRAP__CORE_CFG__CORE_CFG_REG_ISR" acronym="HB__HPB_CFG__WRAP__CORE_CFG__CORE_CFG_REG_ISR" offset="0x8" width="32" description="">
		<bitfield id="RFU5" width="31" begin="31" end="1" resetval="0x0" description="This field is reserved for future use" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RPCINTS" width="1" begin="0" end="0" resetval="0x0" description="HyperBus Memory Interrupt.0 -No interrupt.1 - This bit displays interrupt from INT# signal of HyperBus memory." range="0" rwaccess="R"/>
	</register>
	<register id="HB__HPB_CFG__WRAP__CORE_CFG__CORE_CFG_REG_MBAR" acronym="HB__HPB_CFG__WRAP__CORE_CFG__CORE_CFG_REG_MBAR" offset="0x10" width="32" description="">
		<bitfield id="A_MSB" width="8" begin="31" end="24" resetval="0x0" description="MSB 8 bit of the  base address of addressable region to HyperBus memory" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="A_LSB" width="24" begin="23" end="0" resetval="0x0" description="Since register can be set in 16M bytes boundary, lower 24 bit is fixed to 0, if read, this field will always return 0" range="23 - 0" rwaccess="R"/>
	</register>
	<register id="HB__HPB_CFG__WRAP__CORE_CFG__CORE_CFG_REG_MCR" acronym="HB__HPB_CFG__WRAP__CORE_CFG__CORE_CFG_REG_MCR" offset="0x20" width="32" description="">
		<bitfield id="MAXEN" width="1" begin="31" end="31" resetval="0x0" description="Maximum length Enable 0: No configurable CS# low time 1: Configurable CS# low time When this bit 1, CS# low time can be configurable by MAXLEN bit." range="31" rwaccess="R/W"/> 
		<bitfield id="RFU8" width="4" begin="30" end="27" resetval="0x0" description="This field is reserved for future use" range="30 - 27" rwaccess="R"/> 
		<bitfield id="MAXLEN" width="9" begin="26" end="18" resetval="0x0" description="Maximum Length,This bit indicates maximum read/write transaction length to memory. This bit is ignored when MAXEN bit is 0. 000000000: 2 Byte [1 HyperBus CK] 000000001: 4 Byte [2 HyperBus CK] 000000010: 6 Byte [3 HyperBus CK] 111111111: 1024 Byte [512 HyperBus CK]" range="26 - 18" rwaccess="R/W"/> 
		<bitfield id="TCMO" width="1" begin="17" end="17" resetval="0x0" description="True Continuous Merge Option. 0 : No merging WRAP and INCR. 1 : Merging WRAP and INCR. Note that this function can be used with the HyperFlash with specific function. Please confirm whether it is corresponding HyperFlash before enabling this function. When HyperBus memory doesnt accept the 8-bit boundary address, and a wrapping burst access with ARSIZE=0 and ARADDR0=1 is used, this bit must not be set to 1." range="17" rwaccess="R/W"/> 
		<bitfield id="ACS" width="1" begin="16" end="16" resetval="0x0" description="Asymmetry Cache Support. 0 : No asymmetry cache system support. 1 : Asymmetry cache system support. This function should be disabled if the HyperBus memory itself supports the asymmetry cache system." range="16" rwaccess="R/W"/> 
		<bitfield id="RFU7" width="10" begin="15" end="6" resetval="0x0" description="This field is reserved for future use" range="15 - 6" rwaccess="R"/> 
		<bitfield id="CRT" width="1" begin="5" end="5" resetval="0x0" description="Configuration Register Target. 0: Memory space 1: CR space . This bit indicates whether the read or write operation accesses the memory or CR space.  This bit is mapped to CA-46 bit in HyperRAM. When using HyperFlash," range="5" rwaccess="R/W"/> 
		<bitfield id="DEVTYPE" width="1" begin="4" end="4" resetval="0x0" description="Device Type. 0: HyperFlash,1: HyperRAM. Device type for control target" range="4" rwaccess="R/W"/> 
		<bitfield id="RFU6" width="2" begin="3" end="2" resetval="0x0" description="This field is reserved for future use" range="3 - 2" rwaccess="R"/> 
		<bitfield id="WRAPSIZE" width="2" begin="1" end="0" resetval="0x3" description="Wrap Size.The wrap burst length of HyperBus memory. This bit is ignored when the asymmetry cache support bit is 0. When the asymmetry cache support is 1, this bit should be set the same as wrap size of configuration register in HyperBus memory. 00 :Reserved. 01 :64 Bytes. 10 :16 Bytes. 11 :32 Bytes." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="HB__HPB_CFG__WRAP__CORE_CFG__CORE_CFG_REG_MTR" acronym="HB__HPB_CFG__WRAP__CORE_CFG__CORE_CFG_REG_MTR" offset="0x30" width="32" description="">
		<bitfield id="RCSHI" width="4" begin="31" end="28" resetval="0x0" description="Read Chip Select High Between Operations. This bit indicates CS# high time for read between operations. 0x0 corresponds to 1.5 clock cycle, 0xF corresponds to 16.5 clock cycle." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="WCSHI" width="4" begin="27" end="24" resetval="0x0" description="Write Chip Select High Between Operations. This bit indicates CS# high time for write between operations. 0x0 corresponds to 1.5 clock cycle, 0xF corresponds to 16.5 clock cycle." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="RCSS" width="4" begin="23" end="20" resetval="0x0" description="Read Chip Select Setup to next CK rising edge. This bit indicates CS# setup time for read from CS# assertion. 0x0 corresponds to 1 clock cycle, 0xF corresponds to 16 clock cycle." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="WCSS" width="4" begin="19" end="16" resetval="0x0" description="Write Chip Select Setup to next CK rising edge. This bit indicates CS# setup time for write from CS# assertion. 0x0 corresponds to 1 clock cycle, 0xF corresponds to 16 clock cycle" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="RCSH" width="4" begin="15" end="12" resetval="0x0" description="Read Chip Select Hold after CK falling edge. This bit indicates CS# hold time for read to CS# de-assertion. 0x0 corresponds to 1 clock cycle, 0xF corresponds to 16 clock cycle." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="WCSH" width="4" begin="11" end="8" resetval="0x0" description="Write Chip Select Hold after CK falling edge. This bit indicates CS# hold time for write to CS# de-assertion. 0x0 corresponds to 1 clock cycle, 0xF corresponding to 16 clock cycle" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="RFU12" width="4" begin="7" end="4" resetval="0x0" description="This field is reserved for future use" range="7 - 4" rwaccess="R"/> 
		<bitfield id="LTCY" width="4" begin="3" end="0" resetval="0x1" description="Latency Cycle. Only uses in HyperRAM. This bit indicates initial latency code for read/write access. This bit is ignored when MCRX.DEVTYPE is 0 [HyperFlash]. 0000 - 5 clock latency 0001 - 6 clock latency 0010 - Reserved 1101 - Reserved 1110 - 3 clock latency 1111 - 4 clock latency" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="HB__HPB_CFG__WRAP__CORE_CFG__CORE_CFG_REG_GPOR" acronym="HB__HPB_CFG__WRAP__CORE_CFG__CORE_CFG_REG_GPOR" offset="0x40" width="32" description="">
		<bitfield id="RFU14" width="30" begin="31" end="2" resetval="0x0" description="This field is reserved for future use" range="31 - 2" rwaccess="R"/> 
		<bitfield id="GPO" width="2" begin="1" end="0" resetval="0x0" description="General Purpose Output interface. 0: Output signal polarity is LOW. 1: Output signal polarity is HIGH." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="HB__HPB_CFG__WRAP__CORE_CFG__CORE_CFG_REG_WPR" acronym="HB__HPB_CFG__WRAP__CORE_CFG__CORE_CFG_REG_WPR" offset="0x44" width="32" description="">
		<bitfield id="RFU15" width="31" begin="31" end="1" resetval="0x0" description="This field is reserved for future use" range="31 - 1" rwaccess="R"/> 
		<bitfield id="WP" width="1" begin="0" end="0" resetval="0x0" description="Write Protection Control.  0 : Not Protected. WP# signal is HIGH.  1 : Protected. WP# signal is LOW." range="0" rwaccess="R/W"/>
	</register>
	<register id="HB__HPB_CFG__WRAP__CORE_CFG__CORE_CFG_REG_LBR" acronym="HB__HPB_CFG__WRAP__CORE_CFG__CORE_CFG_REG_LBR" offset="0x48" width="32" description="">
		<bitfield id="RFU16" width="31" begin="31" end="1" resetval="0x0" description="This field is reserved for future use" range="31 - 1" rwaccess="R"/> 
		<bitfield id="LOOPBACK" width="1" begin="0" end="0" resetval="0x0" description="The write transaction data written on AXI bus is looped back as the read data from RPC bus. The loop-back is performed between W DAT FIFO and R DAT FIFO in AXI interface controller.  0 :Disable loopback.  1 :Enable loopback." range="0" rwaccess="R/W"/>
	</register>
</module>