
DAC_Pot_Challenge.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bb70  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000200  0800bcf8  0800bcf8  0000ccf8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bef8  0800bef8  0000d07c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800bef8  0800bef8  0000cef8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bf00  0800bf00  0000d07c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bf00  0800bf00  0000cf00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bf04  0800bf04  0000cf04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  0800bf08  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000d07c  2**0
                  CONTENTS
 10 .bss          00000cb8  2000007c  2000007c  0000d07c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000d34  20000d34  0000d07c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000d07c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001b74e  00000000  00000000  0000d0ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004355  00000000  00000000  000287fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001860  00000000  00000000  0002cb50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000012d6  00000000  00000000  0002e3b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026609  00000000  00000000  0002f686  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001f967  00000000  00000000  00055c8f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e1333  00000000  00000000  000755f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00156929  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006efc  00000000  00000000  0015696c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000008b  00000000  00000000  0015d868  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000007c 	.word	0x2000007c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800bce0 	.word	0x0800bce0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000080 	.word	0x20000080
 80001c4:	0800bce0 	.word	0x0800bce0

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_d2iz>:
 8000a74:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a78:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a7c:	d215      	bcs.n	8000aaa <__aeabi_d2iz+0x36>
 8000a7e:	d511      	bpl.n	8000aa4 <__aeabi_d2iz+0x30>
 8000a80:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a84:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a88:	d912      	bls.n	8000ab0 <__aeabi_d2iz+0x3c>
 8000a8a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a8e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a92:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a96:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a9a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a9e:	bf18      	it	ne
 8000aa0:	4240      	negne	r0, r0
 8000aa2:	4770      	bx	lr
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aae:	d105      	bne.n	8000abc <__aeabi_d2iz+0x48>
 8000ab0:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ab4:	bf08      	it	eq
 8000ab6:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000aba:	4770      	bx	lr
 8000abc:	f04f 0000 	mov.w	r0, #0
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_d2uiz>:
 8000ac4:	004a      	lsls	r2, r1, #1
 8000ac6:	d211      	bcs.n	8000aec <__aeabi_d2uiz+0x28>
 8000ac8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000acc:	d211      	bcs.n	8000af2 <__aeabi_d2uiz+0x2e>
 8000ace:	d50d      	bpl.n	8000aec <__aeabi_d2uiz+0x28>
 8000ad0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ad4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad8:	d40e      	bmi.n	8000af8 <__aeabi_d2uiz+0x34>
 8000ada:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ade:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ae2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ae6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aea:	4770      	bx	lr
 8000aec:	f04f 0000 	mov.w	r0, #0
 8000af0:	4770      	bx	lr
 8000af2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000af6:	d102      	bne.n	8000afe <__aeabi_d2uiz+0x3a>
 8000af8:	f04f 30ff 	mov.w	r0, #4294967295
 8000afc:	4770      	bx	lr
 8000afe:	f04f 0000 	mov.w	r0, #0
 8000b02:	4770      	bx	lr

08000b04 <__aeabi_uldivmod>:
 8000b04:	b953      	cbnz	r3, 8000b1c <__aeabi_uldivmod+0x18>
 8000b06:	b94a      	cbnz	r2, 8000b1c <__aeabi_uldivmod+0x18>
 8000b08:	2900      	cmp	r1, #0
 8000b0a:	bf08      	it	eq
 8000b0c:	2800      	cmpeq	r0, #0
 8000b0e:	bf1c      	itt	ne
 8000b10:	f04f 31ff 	movne.w	r1, #4294967295
 8000b14:	f04f 30ff 	movne.w	r0, #4294967295
 8000b18:	f000 b988 	b.w	8000e2c <__aeabi_idiv0>
 8000b1c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b20:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b24:	f000 f806 	bl	8000b34 <__udivmoddi4>
 8000b28:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b2c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b30:	b004      	add	sp, #16
 8000b32:	4770      	bx	lr

08000b34 <__udivmoddi4>:
 8000b34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b38:	9d08      	ldr	r5, [sp, #32]
 8000b3a:	468e      	mov	lr, r1
 8000b3c:	4604      	mov	r4, r0
 8000b3e:	4688      	mov	r8, r1
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d14a      	bne.n	8000bda <__udivmoddi4+0xa6>
 8000b44:	428a      	cmp	r2, r1
 8000b46:	4617      	mov	r7, r2
 8000b48:	d962      	bls.n	8000c10 <__udivmoddi4+0xdc>
 8000b4a:	fab2 f682 	clz	r6, r2
 8000b4e:	b14e      	cbz	r6, 8000b64 <__udivmoddi4+0x30>
 8000b50:	f1c6 0320 	rsb	r3, r6, #32
 8000b54:	fa01 f806 	lsl.w	r8, r1, r6
 8000b58:	fa20 f303 	lsr.w	r3, r0, r3
 8000b5c:	40b7      	lsls	r7, r6
 8000b5e:	ea43 0808 	orr.w	r8, r3, r8
 8000b62:	40b4      	lsls	r4, r6
 8000b64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b68:	fa1f fc87 	uxth.w	ip, r7
 8000b6c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000b70:	0c23      	lsrs	r3, r4, #16
 8000b72:	fb0e 8811 	mls	r8, lr, r1, r8
 8000b76:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b7a:	fb01 f20c 	mul.w	r2, r1, ip
 8000b7e:	429a      	cmp	r2, r3
 8000b80:	d909      	bls.n	8000b96 <__udivmoddi4+0x62>
 8000b82:	18fb      	adds	r3, r7, r3
 8000b84:	f101 30ff 	add.w	r0, r1, #4294967295
 8000b88:	f080 80ea 	bcs.w	8000d60 <__udivmoddi4+0x22c>
 8000b8c:	429a      	cmp	r2, r3
 8000b8e:	f240 80e7 	bls.w	8000d60 <__udivmoddi4+0x22c>
 8000b92:	3902      	subs	r1, #2
 8000b94:	443b      	add	r3, r7
 8000b96:	1a9a      	subs	r2, r3, r2
 8000b98:	b2a3      	uxth	r3, r4
 8000b9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ba2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000ba6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000baa:	459c      	cmp	ip, r3
 8000bac:	d909      	bls.n	8000bc2 <__udivmoddi4+0x8e>
 8000bae:	18fb      	adds	r3, r7, r3
 8000bb0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bb4:	f080 80d6 	bcs.w	8000d64 <__udivmoddi4+0x230>
 8000bb8:	459c      	cmp	ip, r3
 8000bba:	f240 80d3 	bls.w	8000d64 <__udivmoddi4+0x230>
 8000bbe:	443b      	add	r3, r7
 8000bc0:	3802      	subs	r0, #2
 8000bc2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000bc6:	eba3 030c 	sub.w	r3, r3, ip
 8000bca:	2100      	movs	r1, #0
 8000bcc:	b11d      	cbz	r5, 8000bd6 <__udivmoddi4+0xa2>
 8000bce:	40f3      	lsrs	r3, r6
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	e9c5 3200 	strd	r3, r2, [r5]
 8000bd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bda:	428b      	cmp	r3, r1
 8000bdc:	d905      	bls.n	8000bea <__udivmoddi4+0xb6>
 8000bde:	b10d      	cbz	r5, 8000be4 <__udivmoddi4+0xb0>
 8000be0:	e9c5 0100 	strd	r0, r1, [r5]
 8000be4:	2100      	movs	r1, #0
 8000be6:	4608      	mov	r0, r1
 8000be8:	e7f5      	b.n	8000bd6 <__udivmoddi4+0xa2>
 8000bea:	fab3 f183 	clz	r1, r3
 8000bee:	2900      	cmp	r1, #0
 8000bf0:	d146      	bne.n	8000c80 <__udivmoddi4+0x14c>
 8000bf2:	4573      	cmp	r3, lr
 8000bf4:	d302      	bcc.n	8000bfc <__udivmoddi4+0xc8>
 8000bf6:	4282      	cmp	r2, r0
 8000bf8:	f200 8105 	bhi.w	8000e06 <__udivmoddi4+0x2d2>
 8000bfc:	1a84      	subs	r4, r0, r2
 8000bfe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000c02:	2001      	movs	r0, #1
 8000c04:	4690      	mov	r8, r2
 8000c06:	2d00      	cmp	r5, #0
 8000c08:	d0e5      	beq.n	8000bd6 <__udivmoddi4+0xa2>
 8000c0a:	e9c5 4800 	strd	r4, r8, [r5]
 8000c0e:	e7e2      	b.n	8000bd6 <__udivmoddi4+0xa2>
 8000c10:	2a00      	cmp	r2, #0
 8000c12:	f000 8090 	beq.w	8000d36 <__udivmoddi4+0x202>
 8000c16:	fab2 f682 	clz	r6, r2
 8000c1a:	2e00      	cmp	r6, #0
 8000c1c:	f040 80a4 	bne.w	8000d68 <__udivmoddi4+0x234>
 8000c20:	1a8a      	subs	r2, r1, r2
 8000c22:	0c03      	lsrs	r3, r0, #16
 8000c24:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c28:	b280      	uxth	r0, r0
 8000c2a:	b2bc      	uxth	r4, r7
 8000c2c:	2101      	movs	r1, #1
 8000c2e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000c32:	fb0e 221c 	mls	r2, lr, ip, r2
 8000c36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c3a:	fb04 f20c 	mul.w	r2, r4, ip
 8000c3e:	429a      	cmp	r2, r3
 8000c40:	d907      	bls.n	8000c52 <__udivmoddi4+0x11e>
 8000c42:	18fb      	adds	r3, r7, r3
 8000c44:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000c48:	d202      	bcs.n	8000c50 <__udivmoddi4+0x11c>
 8000c4a:	429a      	cmp	r2, r3
 8000c4c:	f200 80e0 	bhi.w	8000e10 <__udivmoddi4+0x2dc>
 8000c50:	46c4      	mov	ip, r8
 8000c52:	1a9b      	subs	r3, r3, r2
 8000c54:	fbb3 f2fe 	udiv	r2, r3, lr
 8000c58:	fb0e 3312 	mls	r3, lr, r2, r3
 8000c5c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000c60:	fb02 f404 	mul.w	r4, r2, r4
 8000c64:	429c      	cmp	r4, r3
 8000c66:	d907      	bls.n	8000c78 <__udivmoddi4+0x144>
 8000c68:	18fb      	adds	r3, r7, r3
 8000c6a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000c6e:	d202      	bcs.n	8000c76 <__udivmoddi4+0x142>
 8000c70:	429c      	cmp	r4, r3
 8000c72:	f200 80ca 	bhi.w	8000e0a <__udivmoddi4+0x2d6>
 8000c76:	4602      	mov	r2, r0
 8000c78:	1b1b      	subs	r3, r3, r4
 8000c7a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000c7e:	e7a5      	b.n	8000bcc <__udivmoddi4+0x98>
 8000c80:	f1c1 0620 	rsb	r6, r1, #32
 8000c84:	408b      	lsls	r3, r1
 8000c86:	fa22 f706 	lsr.w	r7, r2, r6
 8000c8a:	431f      	orrs	r7, r3
 8000c8c:	fa0e f401 	lsl.w	r4, lr, r1
 8000c90:	fa20 f306 	lsr.w	r3, r0, r6
 8000c94:	fa2e fe06 	lsr.w	lr, lr, r6
 8000c98:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000c9c:	4323      	orrs	r3, r4
 8000c9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ca2:	fa1f fc87 	uxth.w	ip, r7
 8000ca6:	fbbe f0f9 	udiv	r0, lr, r9
 8000caa:	0c1c      	lsrs	r4, r3, #16
 8000cac:	fb09 ee10 	mls	lr, r9, r0, lr
 8000cb0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000cb4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000cb8:	45a6      	cmp	lr, r4
 8000cba:	fa02 f201 	lsl.w	r2, r2, r1
 8000cbe:	d909      	bls.n	8000cd4 <__udivmoddi4+0x1a0>
 8000cc0:	193c      	adds	r4, r7, r4
 8000cc2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000cc6:	f080 809c 	bcs.w	8000e02 <__udivmoddi4+0x2ce>
 8000cca:	45a6      	cmp	lr, r4
 8000ccc:	f240 8099 	bls.w	8000e02 <__udivmoddi4+0x2ce>
 8000cd0:	3802      	subs	r0, #2
 8000cd2:	443c      	add	r4, r7
 8000cd4:	eba4 040e 	sub.w	r4, r4, lr
 8000cd8:	fa1f fe83 	uxth.w	lr, r3
 8000cdc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ce0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ce4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ce8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000cec:	45a4      	cmp	ip, r4
 8000cee:	d908      	bls.n	8000d02 <__udivmoddi4+0x1ce>
 8000cf0:	193c      	adds	r4, r7, r4
 8000cf2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000cf6:	f080 8082 	bcs.w	8000dfe <__udivmoddi4+0x2ca>
 8000cfa:	45a4      	cmp	ip, r4
 8000cfc:	d97f      	bls.n	8000dfe <__udivmoddi4+0x2ca>
 8000cfe:	3b02      	subs	r3, #2
 8000d00:	443c      	add	r4, r7
 8000d02:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d06:	eba4 040c 	sub.w	r4, r4, ip
 8000d0a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000d0e:	4564      	cmp	r4, ip
 8000d10:	4673      	mov	r3, lr
 8000d12:	46e1      	mov	r9, ip
 8000d14:	d362      	bcc.n	8000ddc <__udivmoddi4+0x2a8>
 8000d16:	d05f      	beq.n	8000dd8 <__udivmoddi4+0x2a4>
 8000d18:	b15d      	cbz	r5, 8000d32 <__udivmoddi4+0x1fe>
 8000d1a:	ebb8 0203 	subs.w	r2, r8, r3
 8000d1e:	eb64 0409 	sbc.w	r4, r4, r9
 8000d22:	fa04 f606 	lsl.w	r6, r4, r6
 8000d26:	fa22 f301 	lsr.w	r3, r2, r1
 8000d2a:	431e      	orrs	r6, r3
 8000d2c:	40cc      	lsrs	r4, r1
 8000d2e:	e9c5 6400 	strd	r6, r4, [r5]
 8000d32:	2100      	movs	r1, #0
 8000d34:	e74f      	b.n	8000bd6 <__udivmoddi4+0xa2>
 8000d36:	fbb1 fcf2 	udiv	ip, r1, r2
 8000d3a:	0c01      	lsrs	r1, r0, #16
 8000d3c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000d40:	b280      	uxth	r0, r0
 8000d42:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000d46:	463b      	mov	r3, r7
 8000d48:	4638      	mov	r0, r7
 8000d4a:	463c      	mov	r4, r7
 8000d4c:	46b8      	mov	r8, r7
 8000d4e:	46be      	mov	lr, r7
 8000d50:	2620      	movs	r6, #32
 8000d52:	fbb1 f1f7 	udiv	r1, r1, r7
 8000d56:	eba2 0208 	sub.w	r2, r2, r8
 8000d5a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000d5e:	e766      	b.n	8000c2e <__udivmoddi4+0xfa>
 8000d60:	4601      	mov	r1, r0
 8000d62:	e718      	b.n	8000b96 <__udivmoddi4+0x62>
 8000d64:	4610      	mov	r0, r2
 8000d66:	e72c      	b.n	8000bc2 <__udivmoddi4+0x8e>
 8000d68:	f1c6 0220 	rsb	r2, r6, #32
 8000d6c:	fa2e f302 	lsr.w	r3, lr, r2
 8000d70:	40b7      	lsls	r7, r6
 8000d72:	40b1      	lsls	r1, r6
 8000d74:	fa20 f202 	lsr.w	r2, r0, r2
 8000d78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d7c:	430a      	orrs	r2, r1
 8000d7e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000d82:	b2bc      	uxth	r4, r7
 8000d84:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d88:	0c11      	lsrs	r1, r2, #16
 8000d8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d8e:	fb08 f904 	mul.w	r9, r8, r4
 8000d92:	40b0      	lsls	r0, r6
 8000d94:	4589      	cmp	r9, r1
 8000d96:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000d9a:	b280      	uxth	r0, r0
 8000d9c:	d93e      	bls.n	8000e1c <__udivmoddi4+0x2e8>
 8000d9e:	1879      	adds	r1, r7, r1
 8000da0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000da4:	d201      	bcs.n	8000daa <__udivmoddi4+0x276>
 8000da6:	4589      	cmp	r9, r1
 8000da8:	d81f      	bhi.n	8000dea <__udivmoddi4+0x2b6>
 8000daa:	eba1 0109 	sub.w	r1, r1, r9
 8000dae:	fbb1 f9fe 	udiv	r9, r1, lr
 8000db2:	fb09 f804 	mul.w	r8, r9, r4
 8000db6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000dba:	b292      	uxth	r2, r2
 8000dbc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000dc0:	4542      	cmp	r2, r8
 8000dc2:	d229      	bcs.n	8000e18 <__udivmoddi4+0x2e4>
 8000dc4:	18ba      	adds	r2, r7, r2
 8000dc6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000dca:	d2c4      	bcs.n	8000d56 <__udivmoddi4+0x222>
 8000dcc:	4542      	cmp	r2, r8
 8000dce:	d2c2      	bcs.n	8000d56 <__udivmoddi4+0x222>
 8000dd0:	f1a9 0102 	sub.w	r1, r9, #2
 8000dd4:	443a      	add	r2, r7
 8000dd6:	e7be      	b.n	8000d56 <__udivmoddi4+0x222>
 8000dd8:	45f0      	cmp	r8, lr
 8000dda:	d29d      	bcs.n	8000d18 <__udivmoddi4+0x1e4>
 8000ddc:	ebbe 0302 	subs.w	r3, lr, r2
 8000de0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000de4:	3801      	subs	r0, #1
 8000de6:	46e1      	mov	r9, ip
 8000de8:	e796      	b.n	8000d18 <__udivmoddi4+0x1e4>
 8000dea:	eba7 0909 	sub.w	r9, r7, r9
 8000dee:	4449      	add	r1, r9
 8000df0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000df4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000df8:	fb09 f804 	mul.w	r8, r9, r4
 8000dfc:	e7db      	b.n	8000db6 <__udivmoddi4+0x282>
 8000dfe:	4673      	mov	r3, lr
 8000e00:	e77f      	b.n	8000d02 <__udivmoddi4+0x1ce>
 8000e02:	4650      	mov	r0, sl
 8000e04:	e766      	b.n	8000cd4 <__udivmoddi4+0x1a0>
 8000e06:	4608      	mov	r0, r1
 8000e08:	e6fd      	b.n	8000c06 <__udivmoddi4+0xd2>
 8000e0a:	443b      	add	r3, r7
 8000e0c:	3a02      	subs	r2, #2
 8000e0e:	e733      	b.n	8000c78 <__udivmoddi4+0x144>
 8000e10:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e14:	443b      	add	r3, r7
 8000e16:	e71c      	b.n	8000c52 <__udivmoddi4+0x11e>
 8000e18:	4649      	mov	r1, r9
 8000e1a:	e79c      	b.n	8000d56 <__udivmoddi4+0x222>
 8000e1c:	eba1 0109 	sub.w	r1, r1, r9
 8000e20:	46c4      	mov	ip, r8
 8000e22:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e26:	fb09 f804 	mul.w	r8, r9, r4
 8000e2a:	e7c4      	b.n	8000db6 <__udivmoddi4+0x282>

08000e2c <__aeabi_idiv0>:
 8000e2c:	4770      	bx	lr
 8000e2e:	bf00      	nop

08000e30 <get_SineVal>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void get_SineVal() {
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b082      	sub	sp, #8
 8000e34:	af00      	add	r7, sp, #0
	for(int i = 0; i < NUM_POINTS; i++) {
 8000e36:	2300      	movs	r3, #0
 8000e38:	607b      	str	r3, [r7, #4]
 8000e3a:	e03a      	b.n	8000eb2 <get_SineVal+0x82>
		gSine_Values[i] = ((sin(i*2*PI/NUM_POINTS) + 1) *(4096/3.3));
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	005b      	lsls	r3, r3, #1
 8000e40:	4618      	mov	r0, r3
 8000e42:	f7ff fb13 	bl	800046c <__aeabi_i2d>
 8000e46:	a325      	add	r3, pc, #148	@ (adr r3, 8000edc <get_SineVal+0xac>)
 8000e48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e4c:	f7ff fb78 	bl	8000540 <__aeabi_dmul>
 8000e50:	4602      	mov	r2, r0
 8000e52:	460b      	mov	r3, r1
 8000e54:	4610      	mov	r0, r2
 8000e56:	4619      	mov	r1, r3
 8000e58:	f04f 0200 	mov.w	r2, #0
 8000e5c:	4b1c      	ldr	r3, [pc, #112]	@ (8000ed0 <get_SineVal+0xa0>)
 8000e5e:	f7ff fc99 	bl	8000794 <__aeabi_ddiv>
 8000e62:	4602      	mov	r2, r0
 8000e64:	460b      	mov	r3, r1
 8000e66:	ec43 2b17 	vmov	d7, r2, r3
 8000e6a:	eeb0 0a47 	vmov.f32	s0, s14
 8000e6e:	eef0 0a67 	vmov.f32	s1, s15
 8000e72:	f009 ff11 	bl	800ac98 <sin>
 8000e76:	ec51 0b10 	vmov	r0, r1, d0
 8000e7a:	f04f 0200 	mov.w	r2, #0
 8000e7e:	4b15      	ldr	r3, [pc, #84]	@ (8000ed4 <get_SineVal+0xa4>)
 8000e80:	f7ff f9a8 	bl	80001d4 <__adddf3>
 8000e84:	4602      	mov	r2, r0
 8000e86:	460b      	mov	r3, r1
 8000e88:	4610      	mov	r0, r2
 8000e8a:	4619      	mov	r1, r3
 8000e8c:	a30e      	add	r3, pc, #56	@ (adr r3, 8000ec8 <get_SineVal+0x98>)
 8000e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e92:	f7ff fb55 	bl	8000540 <__aeabi_dmul>
 8000e96:	4602      	mov	r2, r0
 8000e98:	460b      	mov	r3, r1
 8000e9a:	4610      	mov	r0, r2
 8000e9c:	4619      	mov	r1, r3
 8000e9e:	f7ff fe11 	bl	8000ac4 <__aeabi_d2uiz>
 8000ea2:	4602      	mov	r2, r0
 8000ea4:	490c      	ldr	r1, [pc, #48]	@ (8000ed8 <get_SineVal+0xa8>)
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < NUM_POINTS; i++) {
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	3301      	adds	r3, #1
 8000eb0:	607b      	str	r3, [r7, #4]
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	2b63      	cmp	r3, #99	@ 0x63
 8000eb6:	ddc1      	ble.n	8000e3c <get_SineVal+0xc>
	}
}
 8000eb8:	bf00      	nop
 8000eba:	bf00      	nop
 8000ebc:	3708      	adds	r7, #8
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}
 8000ec2:	bf00      	nop
 8000ec4:	f3af 8000 	nop.w
 8000ec8:	364d9365 	.word	0x364d9365
 8000ecc:	409364d9 	.word	0x409364d9
 8000ed0:	40590000 	.word	0x40590000
 8000ed4:	3ff00000 	.word	0x3ff00000
 8000ed8:	20000290 	.word	0x20000290
 8000edc:	54411744 	.word	0x54411744
 8000ee0:	400921fb 	.word	0x400921fb

08000ee4 <map>:
long map(long x, long in_min, long in_max, long out_min, long out_max) {
 8000ee4:	b480      	push	{r7}
 8000ee6:	b085      	sub	sp, #20
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	60f8      	str	r0, [r7, #12]
 8000eec:	60b9      	str	r1, [r7, #8]
 8000eee:	607a      	str	r2, [r7, #4]
 8000ef0:	603b      	str	r3, [r7, #0]
	return (x - in_min) * (out_max - out_min + 1) / (in_max - in_min + 1) + out_min;
 8000ef2:	68fa      	ldr	r2, [r7, #12]
 8000ef4:	68bb      	ldr	r3, [r7, #8]
 8000ef6:	1ad3      	subs	r3, r2, r3
 8000ef8:	69b9      	ldr	r1, [r7, #24]
 8000efa:	683a      	ldr	r2, [r7, #0]
 8000efc:	1a8a      	subs	r2, r1, r2
 8000efe:	3201      	adds	r2, #1
 8000f00:	fb03 f202 	mul.w	r2, r3, r2
 8000f04:	6879      	ldr	r1, [r7, #4]
 8000f06:	68bb      	ldr	r3, [r7, #8]
 8000f08:	1acb      	subs	r3, r1, r3
 8000f0a:	3301      	adds	r3, #1
 8000f0c:	fb92 f2f3 	sdiv	r2, r2, r3
 8000f10:	683b      	ldr	r3, [r7, #0]
 8000f12:	4413      	add	r3, r2
}
 8000f14:	4618      	mov	r0, r3
 8000f16:	3714      	adds	r7, #20
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1e:	4770      	bx	lr

08000f20 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b082      	sub	sp, #8
 8000f24:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f26:	f000 fe41 	bl	8001bac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f2a:	f000 f84b 	bl	8000fc4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f2e:	f000 fa55 	bl	80013dc <MX_GPIO_Init>
  MX_DMA_Init();
 8000f32:	f000 fa33 	bl	800139c <MX_DMA_Init>
  MX_I2C1_Init();
 8000f36:	f000 f92b 	bl	8001190 <MX_I2C1_Init>
  MX_SPI1_Init();
 8000f3a:	f000 f957 	bl	80011ec <MX_SPI1_Init>
  MX_USB_HOST_Init();
 8000f3e:	f009 fa55 	bl	800a3ec <MX_USB_HOST_Init>
  MX_TIM1_Init();
 8000f42:	f000 f989 	bl	8001258 <MX_TIM1_Init>
  MX_DAC_Init();
 8000f46:	f000 f8f9 	bl	800113c <MX_DAC_Init>
  MX_TIM2_Init();
 8000f4a:	f000 f9db 	bl	8001304 <MX_TIM2_Init>
  MX_ADC1_Init();
 8000f4e:	f000 f8a3 	bl	8001098 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);
 8000f52:	4817      	ldr	r0, [pc, #92]	@ (8000fb0 <main+0x90>)
 8000f54:	f005 fb2e 	bl	80065b4 <HAL_TIM_Base_Start>

  HAL_ADC_Start_IT(&hadc1);
 8000f58:	4816      	ldr	r0, [pc, #88]	@ (8000fb4 <main+0x94>)
 8000f5a:	f000 ff01 	bl	8001d60 <HAL_ADC_Start_IT>

  get_SineVal();
 8000f5e:	f7ff ff67 	bl	8000e30 <get_SineVal>

  HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, gSine_Values, NUM_POINTS, DAC_ALIGN_12B_R);
 8000f62:	2300      	movs	r3, #0
 8000f64:	9300      	str	r3, [sp, #0]
 8000f66:	2364      	movs	r3, #100	@ 0x64
 8000f68:	4a13      	ldr	r2, [pc, #76]	@ (8000fb8 <main+0x98>)
 8000f6a:	2100      	movs	r1, #0
 8000f6c:	4813      	ldr	r0, [pc, #76]	@ (8000fbc <main+0x9c>)
 8000f6e:	f001 fc63 	bl	8002838 <HAL_DAC_Start_DMA>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	HAL_TIM_Base_Stop(&htim2);
 8000f72:	480f      	ldr	r0, [pc, #60]	@ (8000fb0 <main+0x90>)
 8000f74:	f005 fb86 	bl	8006684 <HAL_TIM_Base_Stop>
	__HAL_TIM_SET_AUTORELOAD(&htim2, gARR_Value);
 8000f78:	4b0d      	ldr	r3, [pc, #52]	@ (8000fb0 <main+0x90>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	4a10      	ldr	r2, [pc, #64]	@ (8000fc0 <main+0xa0>)
 8000f7e:	6812      	ldr	r2, [r2, #0]
 8000f80:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000f82:	4b0f      	ldr	r3, [pc, #60]	@ (8000fc0 <main+0xa0>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	4a0a      	ldr	r2, [pc, #40]	@ (8000fb0 <main+0x90>)
 8000f88:	60d3      	str	r3, [r2, #12]
	__HAL_TIM_SET_COUNTER(&htim2, 0);
 8000f8a:	4b09      	ldr	r3, [pc, #36]	@ (8000fb0 <main+0x90>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	2200      	movs	r2, #0
 8000f90:	625a      	str	r2, [r3, #36]	@ 0x24
	TIM2->EGR = TIM_EGR_UG;
 8000f92:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000f96:	2201      	movs	r2, #1
 8000f98:	615a      	str	r2, [r3, #20]
	HAL_TIM_Base_Start(&htim2);
 8000f9a:	4805      	ldr	r0, [pc, #20]	@ (8000fb0 <main+0x90>)
 8000f9c:	f005 fb0a 	bl	80065b4 <HAL_TIM_Base_Start>

	HAL_Delay(100);
 8000fa0:	2064      	movs	r0, #100	@ 0x64
 8000fa2:	f000 fe75 	bl	8001c90 <HAL_Delay>
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000fa6:	f009 fa47 	bl	800a438 <MX_USB_HOST_Process>
	HAL_TIM_Base_Stop(&htim2);
 8000faa:	bf00      	nop
 8000fac:	e7e1      	b.n	8000f72 <main+0x52>
 8000fae:	bf00      	nop
 8000fb0:	20000248 	.word	0x20000248
 8000fb4:	20000098 	.word	0x20000098
 8000fb8:	20000290 	.word	0x20000290
 8000fbc:	200000e0 	.word	0x200000e0
 8000fc0:	20000424 	.word	0x20000424

08000fc4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b094      	sub	sp, #80	@ 0x50
 8000fc8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fca:	f107 0320 	add.w	r3, r7, #32
 8000fce:	2230      	movs	r2, #48	@ 0x30
 8000fd0:	2100      	movs	r1, #0
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	f009 fdd2 	bl	800ab7c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fd8:	f107 030c 	add.w	r3, r7, #12
 8000fdc:	2200      	movs	r2, #0
 8000fde:	601a      	str	r2, [r3, #0]
 8000fe0:	605a      	str	r2, [r3, #4]
 8000fe2:	609a      	str	r2, [r3, #8]
 8000fe4:	60da      	str	r2, [r3, #12]
 8000fe6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fe8:	2300      	movs	r3, #0
 8000fea:	60bb      	str	r3, [r7, #8]
 8000fec:	4b28      	ldr	r3, [pc, #160]	@ (8001090 <SystemClock_Config+0xcc>)
 8000fee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ff0:	4a27      	ldr	r2, [pc, #156]	@ (8001090 <SystemClock_Config+0xcc>)
 8000ff2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ff6:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ff8:	4b25      	ldr	r3, [pc, #148]	@ (8001090 <SystemClock_Config+0xcc>)
 8000ffa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ffc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001000:	60bb      	str	r3, [r7, #8]
 8001002:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001004:	2300      	movs	r3, #0
 8001006:	607b      	str	r3, [r7, #4]
 8001008:	4b22      	ldr	r3, [pc, #136]	@ (8001094 <SystemClock_Config+0xd0>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	4a21      	ldr	r2, [pc, #132]	@ (8001094 <SystemClock_Config+0xd0>)
 800100e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001012:	6013      	str	r3, [r2, #0]
 8001014:	4b1f      	ldr	r3, [pc, #124]	@ (8001094 <SystemClock_Config+0xd0>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800101c:	607b      	str	r3, [r7, #4]
 800101e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001020:	2301      	movs	r3, #1
 8001022:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001024:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001028:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800102a:	2302      	movs	r3, #2
 800102c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800102e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001032:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001034:	2308      	movs	r3, #8
 8001036:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001038:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800103c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800103e:	2302      	movs	r3, #2
 8001040:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001042:	2307      	movs	r3, #7
 8001044:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001046:	f107 0320 	add.w	r3, r7, #32
 800104a:	4618      	mov	r0, r3
 800104c:	f004 fd56 	bl	8005afc <HAL_RCC_OscConfig>
 8001050:	4603      	mov	r3, r0
 8001052:	2b00      	cmp	r3, #0
 8001054:	d001      	beq.n	800105a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001056:	f000 faff 	bl	8001658 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800105a:	230f      	movs	r3, #15
 800105c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800105e:	2302      	movs	r3, #2
 8001060:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001062:	2300      	movs	r3, #0
 8001064:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001066:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800106a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800106c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001070:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001072:	f107 030c 	add.w	r3, r7, #12
 8001076:	2105      	movs	r1, #5
 8001078:	4618      	mov	r0, r3
 800107a:	f004 ffb7 	bl	8005fec <HAL_RCC_ClockConfig>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	d001      	beq.n	8001088 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001084:	f000 fae8 	bl	8001658 <Error_Handler>
  }
}
 8001088:	bf00      	nop
 800108a:	3750      	adds	r7, #80	@ 0x50
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	40023800 	.word	0x40023800
 8001094:	40007000 	.word	0x40007000

08001098 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b084      	sub	sp, #16
 800109c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800109e:	463b      	mov	r3, r7
 80010a0:	2200      	movs	r2, #0
 80010a2:	601a      	str	r2, [r3, #0]
 80010a4:	605a      	str	r2, [r3, #4]
 80010a6:	609a      	str	r2, [r3, #8]
 80010a8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80010aa:	4b21      	ldr	r3, [pc, #132]	@ (8001130 <MX_ADC1_Init+0x98>)
 80010ac:	4a21      	ldr	r2, [pc, #132]	@ (8001134 <MX_ADC1_Init+0x9c>)
 80010ae:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80010b0:	4b1f      	ldr	r3, [pc, #124]	@ (8001130 <MX_ADC1_Init+0x98>)
 80010b2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80010b6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80010b8:	4b1d      	ldr	r3, [pc, #116]	@ (8001130 <MX_ADC1_Init+0x98>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80010be:	4b1c      	ldr	r3, [pc, #112]	@ (8001130 <MX_ADC1_Init+0x98>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80010c4:	4b1a      	ldr	r3, [pc, #104]	@ (8001130 <MX_ADC1_Init+0x98>)
 80010c6:	2201      	movs	r2, #1
 80010c8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010ca:	4b19      	ldr	r3, [pc, #100]	@ (8001130 <MX_ADC1_Init+0x98>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010d2:	4b17      	ldr	r3, [pc, #92]	@ (8001130 <MX_ADC1_Init+0x98>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010d8:	4b15      	ldr	r3, [pc, #84]	@ (8001130 <MX_ADC1_Init+0x98>)
 80010da:	4a17      	ldr	r2, [pc, #92]	@ (8001138 <MX_ADC1_Init+0xa0>)
 80010dc:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010de:	4b14      	ldr	r3, [pc, #80]	@ (8001130 <MX_ADC1_Init+0x98>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80010e4:	4b12      	ldr	r3, [pc, #72]	@ (8001130 <MX_ADC1_Init+0x98>)
 80010e6:	2201      	movs	r2, #1
 80010e8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010ea:	4b11      	ldr	r3, [pc, #68]	@ (8001130 <MX_ADC1_Init+0x98>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80010f2:	4b0f      	ldr	r3, [pc, #60]	@ (8001130 <MX_ADC1_Init+0x98>)
 80010f4:	2201      	movs	r2, #1
 80010f6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010f8:	480d      	ldr	r0, [pc, #52]	@ (8001130 <MX_ADC1_Init+0x98>)
 80010fa:	f000 fded 	bl	8001cd8 <HAL_ADC_Init>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	d001      	beq.n	8001108 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001104:	f000 faa8 	bl	8001658 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001108:	2301      	movs	r3, #1
 800110a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800110c:	2301      	movs	r3, #1
 800110e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001110:	2307      	movs	r3, #7
 8001112:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001114:	463b      	mov	r3, r7
 8001116:	4619      	mov	r1, r3
 8001118:	4805      	ldr	r0, [pc, #20]	@ (8001130 <MX_ADC1_Init+0x98>)
 800111a:	f001 f831 	bl	8002180 <HAL_ADC_ConfigChannel>
 800111e:	4603      	mov	r3, r0
 8001120:	2b00      	cmp	r3, #0
 8001122:	d001      	beq.n	8001128 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001124:	f000 fa98 	bl	8001658 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001128:	bf00      	nop
 800112a:	3710      	adds	r7, #16
 800112c:	46bd      	mov	sp, r7
 800112e:	bd80      	pop	{r7, pc}
 8001130:	20000098 	.word	0x20000098
 8001134:	40012000 	.word	0x40012000
 8001138:	0f000001 	.word	0x0f000001

0800113c <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b082      	sub	sp, #8
 8001140:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001142:	463b      	mov	r3, r7
 8001144:	2200      	movs	r2, #0
 8001146:	601a      	str	r2, [r3, #0]
 8001148:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 800114a:	4b0f      	ldr	r3, [pc, #60]	@ (8001188 <MX_DAC_Init+0x4c>)
 800114c:	4a0f      	ldr	r2, [pc, #60]	@ (800118c <MX_DAC_Init+0x50>)
 800114e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8001150:	480d      	ldr	r0, [pc, #52]	@ (8001188 <MX_DAC_Init+0x4c>)
 8001152:	f001 fb4e 	bl	80027f2 <HAL_DAC_Init>
 8001156:	4603      	mov	r3, r0
 8001158:	2b00      	cmp	r3, #0
 800115a:	d001      	beq.n	8001160 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 800115c:	f000 fa7c 	bl	8001658 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8001160:	2324      	movs	r3, #36	@ 0x24
 8001162:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001164:	2300      	movs	r3, #0
 8001166:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001168:	463b      	mov	r3, r7
 800116a:	2200      	movs	r2, #0
 800116c:	4619      	mov	r1, r3
 800116e:	4806      	ldr	r0, [pc, #24]	@ (8001188 <MX_DAC_Init+0x4c>)
 8001170:	f001 fc42 	bl	80029f8 <HAL_DAC_ConfigChannel>
 8001174:	4603      	mov	r3, r0
 8001176:	2b00      	cmp	r3, #0
 8001178:	d001      	beq.n	800117e <MX_DAC_Init+0x42>
  {
    Error_Handler();
 800117a:	f000 fa6d 	bl	8001658 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 800117e:	bf00      	nop
 8001180:	3708      	adds	r7, #8
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	200000e0 	.word	0x200000e0
 800118c:	40007400 	.word	0x40007400

08001190 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001194:	4b12      	ldr	r3, [pc, #72]	@ (80011e0 <MX_I2C1_Init+0x50>)
 8001196:	4a13      	ldr	r2, [pc, #76]	@ (80011e4 <MX_I2C1_Init+0x54>)
 8001198:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800119a:	4b11      	ldr	r3, [pc, #68]	@ (80011e0 <MX_I2C1_Init+0x50>)
 800119c:	4a12      	ldr	r2, [pc, #72]	@ (80011e8 <MX_I2C1_Init+0x58>)
 800119e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80011a0:	4b0f      	ldr	r3, [pc, #60]	@ (80011e0 <MX_I2C1_Init+0x50>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80011a6:	4b0e      	ldr	r3, [pc, #56]	@ (80011e0 <MX_I2C1_Init+0x50>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011ac:	4b0c      	ldr	r3, [pc, #48]	@ (80011e0 <MX_I2C1_Init+0x50>)
 80011ae:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80011b2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011b4:	4b0a      	ldr	r3, [pc, #40]	@ (80011e0 <MX_I2C1_Init+0x50>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80011ba:	4b09      	ldr	r3, [pc, #36]	@ (80011e0 <MX_I2C1_Init+0x50>)
 80011bc:	2200      	movs	r2, #0
 80011be:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011c0:	4b07      	ldr	r3, [pc, #28]	@ (80011e0 <MX_I2C1_Init+0x50>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011c6:	4b06      	ldr	r3, [pc, #24]	@ (80011e0 <MX_I2C1_Init+0x50>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80011cc:	4804      	ldr	r0, [pc, #16]	@ (80011e0 <MX_I2C1_Init+0x50>)
 80011ce:	f004 fb51 	bl	8005874 <HAL_I2C_Init>
 80011d2:	4603      	mov	r3, r0
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d001      	beq.n	80011dc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80011d8:	f000 fa3e 	bl	8001658 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80011dc:	bf00      	nop
 80011de:	bd80      	pop	{r7, pc}
 80011e0:	20000154 	.word	0x20000154
 80011e4:	40005400 	.word	0x40005400
 80011e8:	000186a0 	.word	0x000186a0

080011ec <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80011f0:	4b17      	ldr	r3, [pc, #92]	@ (8001250 <MX_SPI1_Init+0x64>)
 80011f2:	4a18      	ldr	r2, [pc, #96]	@ (8001254 <MX_SPI1_Init+0x68>)
 80011f4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80011f6:	4b16      	ldr	r3, [pc, #88]	@ (8001250 <MX_SPI1_Init+0x64>)
 80011f8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80011fc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80011fe:	4b14      	ldr	r3, [pc, #80]	@ (8001250 <MX_SPI1_Init+0x64>)
 8001200:	2200      	movs	r2, #0
 8001202:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001204:	4b12      	ldr	r3, [pc, #72]	@ (8001250 <MX_SPI1_Init+0x64>)
 8001206:	2200      	movs	r2, #0
 8001208:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800120a:	4b11      	ldr	r3, [pc, #68]	@ (8001250 <MX_SPI1_Init+0x64>)
 800120c:	2200      	movs	r2, #0
 800120e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001210:	4b0f      	ldr	r3, [pc, #60]	@ (8001250 <MX_SPI1_Init+0x64>)
 8001212:	2200      	movs	r2, #0
 8001214:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001216:	4b0e      	ldr	r3, [pc, #56]	@ (8001250 <MX_SPI1_Init+0x64>)
 8001218:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800121c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800121e:	4b0c      	ldr	r3, [pc, #48]	@ (8001250 <MX_SPI1_Init+0x64>)
 8001220:	2200      	movs	r2, #0
 8001222:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001224:	4b0a      	ldr	r3, [pc, #40]	@ (8001250 <MX_SPI1_Init+0x64>)
 8001226:	2200      	movs	r2, #0
 8001228:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800122a:	4b09      	ldr	r3, [pc, #36]	@ (8001250 <MX_SPI1_Init+0x64>)
 800122c:	2200      	movs	r2, #0
 800122e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001230:	4b07      	ldr	r3, [pc, #28]	@ (8001250 <MX_SPI1_Init+0x64>)
 8001232:	2200      	movs	r2, #0
 8001234:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001236:	4b06      	ldr	r3, [pc, #24]	@ (8001250 <MX_SPI1_Init+0x64>)
 8001238:	220a      	movs	r2, #10
 800123a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800123c:	4804      	ldr	r0, [pc, #16]	@ (8001250 <MX_SPI1_Init+0x64>)
 800123e:	f005 f8e1 	bl	8006404 <HAL_SPI_Init>
 8001242:	4603      	mov	r3, r0
 8001244:	2b00      	cmp	r3, #0
 8001246:	d001      	beq.n	800124c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001248:	f000 fa06 	bl	8001658 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800124c:	bf00      	nop
 800124e:	bd80      	pop	{r7, pc}
 8001250:	200001a8 	.word	0x200001a8
 8001254:	40013000 	.word	0x40013000

08001258 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b086      	sub	sp, #24
 800125c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800125e:	f107 0310 	add.w	r3, r7, #16
 8001262:	2200      	movs	r2, #0
 8001264:	601a      	str	r2, [r3, #0]
 8001266:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001268:	463b      	mov	r3, r7
 800126a:	2200      	movs	r2, #0
 800126c:	601a      	str	r2, [r3, #0]
 800126e:	605a      	str	r2, [r3, #4]
 8001270:	609a      	str	r2, [r3, #8]
 8001272:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001274:	4b21      	ldr	r3, [pc, #132]	@ (80012fc <MX_TIM1_Init+0xa4>)
 8001276:	4a22      	ldr	r2, [pc, #136]	@ (8001300 <MX_TIM1_Init+0xa8>)
 8001278:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800127a:	4b20      	ldr	r3, [pc, #128]	@ (80012fc <MX_TIM1_Init+0xa4>)
 800127c:	2200      	movs	r2, #0
 800127e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001280:	4b1e      	ldr	r3, [pc, #120]	@ (80012fc <MX_TIM1_Init+0xa4>)
 8001282:	2200      	movs	r2, #0
 8001284:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001286:	4b1d      	ldr	r3, [pc, #116]	@ (80012fc <MX_TIM1_Init+0xa4>)
 8001288:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800128c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800128e:	4b1b      	ldr	r3, [pc, #108]	@ (80012fc <MX_TIM1_Init+0xa4>)
 8001290:	2200      	movs	r2, #0
 8001292:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001294:	4b19      	ldr	r3, [pc, #100]	@ (80012fc <MX_TIM1_Init+0xa4>)
 8001296:	2200      	movs	r2, #0
 8001298:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800129a:	4b18      	ldr	r3, [pc, #96]	@ (80012fc <MX_TIM1_Init+0xa4>)
 800129c:	2200      	movs	r2, #0
 800129e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 80012a0:	4816      	ldr	r0, [pc, #88]	@ (80012fc <MX_TIM1_Init+0xa4>)
 80012a2:	f005 fa16 	bl	80066d2 <HAL_TIM_IC_Init>
 80012a6:	4603      	mov	r3, r0
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d001      	beq.n	80012b0 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80012ac:	f000 f9d4 	bl	8001658 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012b0:	2300      	movs	r3, #0
 80012b2:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012b4:	2300      	movs	r3, #0
 80012b6:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80012b8:	f107 0310 	add.w	r3, r7, #16
 80012bc:	4619      	mov	r1, r3
 80012be:	480f      	ldr	r0, [pc, #60]	@ (80012fc <MX_TIM1_Init+0xa4>)
 80012c0:	f005 fe2a 	bl	8006f18 <HAL_TIMEx_MasterConfigSynchronization>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d001      	beq.n	80012ce <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 80012ca:	f000 f9c5 	bl	8001658 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80012ce:	2300      	movs	r3, #0
 80012d0:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80012d2:	2301      	movs	r3, #1
 80012d4:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80012d6:	2300      	movs	r3, #0
 80012d8:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80012da:	2300      	movs	r3, #0
 80012dc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80012de:	463b      	mov	r3, r7
 80012e0:	2200      	movs	r2, #0
 80012e2:	4619      	mov	r1, r3
 80012e4:	4805      	ldr	r0, [pc, #20]	@ (80012fc <MX_TIM1_Init+0xa4>)
 80012e6:	f005 fa43 	bl	8006770 <HAL_TIM_IC_ConfigChannel>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d001      	beq.n	80012f4 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 80012f0:	f000 f9b2 	bl	8001658 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80012f4:	bf00      	nop
 80012f6:	3718      	adds	r7, #24
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	20000200 	.word	0x20000200
 8001300:	40010000 	.word	0x40010000

08001304 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b086      	sub	sp, #24
 8001308:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800130a:	f107 0308 	add.w	r3, r7, #8
 800130e:	2200      	movs	r2, #0
 8001310:	601a      	str	r2, [r3, #0]
 8001312:	605a      	str	r2, [r3, #4]
 8001314:	609a      	str	r2, [r3, #8]
 8001316:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001318:	463b      	mov	r3, r7
 800131a:	2200      	movs	r2, #0
 800131c:	601a      	str	r2, [r3, #0]
 800131e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001320:	4b1d      	ldr	r3, [pc, #116]	@ (8001398 <MX_TIM2_Init+0x94>)
 8001322:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001326:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84-1;
 8001328:	4b1b      	ldr	r3, [pc, #108]	@ (8001398 <MX_TIM2_Init+0x94>)
 800132a:	2253      	movs	r2, #83	@ 0x53
 800132c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800132e:	4b1a      	ldr	r3, [pc, #104]	@ (8001398 <MX_TIM2_Init+0x94>)
 8001330:	2200      	movs	r2, #0
 8001332:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8001334:	4b18      	ldr	r3, [pc, #96]	@ (8001398 <MX_TIM2_Init+0x94>)
 8001336:	2263      	movs	r2, #99	@ 0x63
 8001338:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800133a:	4b17      	ldr	r3, [pc, #92]	@ (8001398 <MX_TIM2_Init+0x94>)
 800133c:	2200      	movs	r2, #0
 800133e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001340:	4b15      	ldr	r3, [pc, #84]	@ (8001398 <MX_TIM2_Init+0x94>)
 8001342:	2200      	movs	r2, #0
 8001344:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001346:	4814      	ldr	r0, [pc, #80]	@ (8001398 <MX_TIM2_Init+0x94>)
 8001348:	f005 f8e5 	bl	8006516 <HAL_TIM_Base_Init>
 800134c:	4603      	mov	r3, r0
 800134e:	2b00      	cmp	r3, #0
 8001350:	d001      	beq.n	8001356 <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 8001352:	f000 f981 	bl	8001658 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001356:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800135a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800135c:	f107 0308 	add.w	r3, r7, #8
 8001360:	4619      	mov	r1, r3
 8001362:	480d      	ldr	r0, [pc, #52]	@ (8001398 <MX_TIM2_Init+0x94>)
 8001364:	f005 faa0 	bl	80068a8 <HAL_TIM_ConfigClockSource>
 8001368:	4603      	mov	r3, r0
 800136a:	2b00      	cmp	r3, #0
 800136c:	d001      	beq.n	8001372 <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 800136e:	f000 f973 	bl	8001658 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001372:	2320      	movs	r3, #32
 8001374:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001376:	2300      	movs	r3, #0
 8001378:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800137a:	463b      	mov	r3, r7
 800137c:	4619      	mov	r1, r3
 800137e:	4806      	ldr	r0, [pc, #24]	@ (8001398 <MX_TIM2_Init+0x94>)
 8001380:	f005 fdca 	bl	8006f18 <HAL_TIMEx_MasterConfigSynchronization>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	d001      	beq.n	800138e <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 800138a:	f000 f965 	bl	8001658 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800138e:	bf00      	nop
 8001390:	3718      	adds	r7, #24
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	20000248 	.word	0x20000248

0800139c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b082      	sub	sp, #8
 80013a0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80013a2:	2300      	movs	r3, #0
 80013a4:	607b      	str	r3, [r7, #4]
 80013a6:	4b0c      	ldr	r3, [pc, #48]	@ (80013d8 <MX_DMA_Init+0x3c>)
 80013a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013aa:	4a0b      	ldr	r2, [pc, #44]	@ (80013d8 <MX_DMA_Init+0x3c>)
 80013ac:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80013b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80013b2:	4b09      	ldr	r3, [pc, #36]	@ (80013d8 <MX_DMA_Init+0x3c>)
 80013b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013b6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013ba:	607b      	str	r3, [r7, #4]
 80013bc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80013be:	2200      	movs	r2, #0
 80013c0:	2100      	movs	r1, #0
 80013c2:	2010      	movs	r0, #16
 80013c4:	f001 f9df 	bl	8002786 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80013c8:	2010      	movs	r0, #16
 80013ca:	f001 f9f8 	bl	80027be <HAL_NVIC_EnableIRQ>

}
 80013ce:	bf00      	nop
 80013d0:	3708      	adds	r7, #8
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	40023800 	.word	0x40023800

080013dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b08c      	sub	sp, #48	@ 0x30
 80013e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013e2:	f107 031c 	add.w	r3, r7, #28
 80013e6:	2200      	movs	r2, #0
 80013e8:	601a      	str	r2, [r3, #0]
 80013ea:	605a      	str	r2, [r3, #4]
 80013ec:	609a      	str	r2, [r3, #8]
 80013ee:	60da      	str	r2, [r3, #12]
 80013f0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80013f2:	2300      	movs	r3, #0
 80013f4:	61bb      	str	r3, [r7, #24]
 80013f6:	4b81      	ldr	r3, [pc, #516]	@ (80015fc <MX_GPIO_Init+0x220>)
 80013f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013fa:	4a80      	ldr	r2, [pc, #512]	@ (80015fc <MX_GPIO_Init+0x220>)
 80013fc:	f043 0310 	orr.w	r3, r3, #16
 8001400:	6313      	str	r3, [r2, #48]	@ 0x30
 8001402:	4b7e      	ldr	r3, [pc, #504]	@ (80015fc <MX_GPIO_Init+0x220>)
 8001404:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001406:	f003 0310 	and.w	r3, r3, #16
 800140a:	61bb      	str	r3, [r7, #24]
 800140c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800140e:	2300      	movs	r3, #0
 8001410:	617b      	str	r3, [r7, #20]
 8001412:	4b7a      	ldr	r3, [pc, #488]	@ (80015fc <MX_GPIO_Init+0x220>)
 8001414:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001416:	4a79      	ldr	r2, [pc, #484]	@ (80015fc <MX_GPIO_Init+0x220>)
 8001418:	f043 0304 	orr.w	r3, r3, #4
 800141c:	6313      	str	r3, [r2, #48]	@ 0x30
 800141e:	4b77      	ldr	r3, [pc, #476]	@ (80015fc <MX_GPIO_Init+0x220>)
 8001420:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001422:	f003 0304 	and.w	r3, r3, #4
 8001426:	617b      	str	r3, [r7, #20]
 8001428:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800142a:	2300      	movs	r3, #0
 800142c:	613b      	str	r3, [r7, #16]
 800142e:	4b73      	ldr	r3, [pc, #460]	@ (80015fc <MX_GPIO_Init+0x220>)
 8001430:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001432:	4a72      	ldr	r2, [pc, #456]	@ (80015fc <MX_GPIO_Init+0x220>)
 8001434:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001438:	6313      	str	r3, [r2, #48]	@ 0x30
 800143a:	4b70      	ldr	r3, [pc, #448]	@ (80015fc <MX_GPIO_Init+0x220>)
 800143c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800143e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001442:	613b      	str	r3, [r7, #16]
 8001444:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001446:	2300      	movs	r3, #0
 8001448:	60fb      	str	r3, [r7, #12]
 800144a:	4b6c      	ldr	r3, [pc, #432]	@ (80015fc <MX_GPIO_Init+0x220>)
 800144c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800144e:	4a6b      	ldr	r2, [pc, #428]	@ (80015fc <MX_GPIO_Init+0x220>)
 8001450:	f043 0301 	orr.w	r3, r3, #1
 8001454:	6313      	str	r3, [r2, #48]	@ 0x30
 8001456:	4b69      	ldr	r3, [pc, #420]	@ (80015fc <MX_GPIO_Init+0x220>)
 8001458:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800145a:	f003 0301 	and.w	r3, r3, #1
 800145e:	60fb      	str	r3, [r7, #12]
 8001460:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001462:	2300      	movs	r3, #0
 8001464:	60bb      	str	r3, [r7, #8]
 8001466:	4b65      	ldr	r3, [pc, #404]	@ (80015fc <MX_GPIO_Init+0x220>)
 8001468:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800146a:	4a64      	ldr	r2, [pc, #400]	@ (80015fc <MX_GPIO_Init+0x220>)
 800146c:	f043 0302 	orr.w	r3, r3, #2
 8001470:	6313      	str	r3, [r2, #48]	@ 0x30
 8001472:	4b62      	ldr	r3, [pc, #392]	@ (80015fc <MX_GPIO_Init+0x220>)
 8001474:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001476:	f003 0302 	and.w	r3, r3, #2
 800147a:	60bb      	str	r3, [r7, #8]
 800147c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800147e:	2300      	movs	r3, #0
 8001480:	607b      	str	r3, [r7, #4]
 8001482:	4b5e      	ldr	r3, [pc, #376]	@ (80015fc <MX_GPIO_Init+0x220>)
 8001484:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001486:	4a5d      	ldr	r2, [pc, #372]	@ (80015fc <MX_GPIO_Init+0x220>)
 8001488:	f043 0308 	orr.w	r3, r3, #8
 800148c:	6313      	str	r3, [r2, #48]	@ 0x30
 800148e:	4b5b      	ldr	r3, [pc, #364]	@ (80015fc <MX_GPIO_Init+0x220>)
 8001490:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001492:	f003 0308 	and.w	r3, r3, #8
 8001496:	607b      	str	r3, [r7, #4]
 8001498:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800149a:	2200      	movs	r2, #0
 800149c:	2108      	movs	r1, #8
 800149e:	4858      	ldr	r0, [pc, #352]	@ (8001600 <MX_GPIO_Init+0x224>)
 80014a0:	f002 f89a 	bl	80035d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80014a4:	2201      	movs	r2, #1
 80014a6:	2101      	movs	r1, #1
 80014a8:	4856      	ldr	r0, [pc, #344]	@ (8001604 <MX_GPIO_Init+0x228>)
 80014aa:	f002 f895 	bl	80035d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80014ae:	2200      	movs	r2, #0
 80014b0:	f24f 0110 	movw	r1, #61456	@ 0xf010
 80014b4:	4854      	ldr	r0, [pc, #336]	@ (8001608 <MX_GPIO_Init+0x22c>)
 80014b6:	f002 f88f 	bl	80035d8 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80014ba:	2308      	movs	r3, #8
 80014bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014be:	2301      	movs	r3, #1
 80014c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c2:	2300      	movs	r3, #0
 80014c4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014c6:	2300      	movs	r3, #0
 80014c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80014ca:	f107 031c 	add.w	r3, r7, #28
 80014ce:	4619      	mov	r1, r3
 80014d0:	484b      	ldr	r0, [pc, #300]	@ (8001600 <MX_GPIO_Init+0x224>)
 80014d2:	f001 fee5 	bl	80032a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80014d6:	2301      	movs	r3, #1
 80014d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014da:	2301      	movs	r3, #1
 80014dc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014de:	2300      	movs	r3, #0
 80014e0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014e2:	2300      	movs	r3, #0
 80014e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80014e6:	f107 031c 	add.w	r3, r7, #28
 80014ea:	4619      	mov	r1, r3
 80014ec:	4845      	ldr	r0, [pc, #276]	@ (8001604 <MX_GPIO_Init+0x228>)
 80014ee:	f001 fed7 	bl	80032a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80014f2:	2308      	movs	r3, #8
 80014f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014f6:	2302      	movs	r3, #2
 80014f8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014fa:	2300      	movs	r3, #0
 80014fc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014fe:	2300      	movs	r3, #0
 8001500:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001502:	2305      	movs	r3, #5
 8001504:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001506:	f107 031c 	add.w	r3, r7, #28
 800150a:	4619      	mov	r1, r3
 800150c:	483d      	ldr	r0, [pc, #244]	@ (8001604 <MX_GPIO_Init+0x228>)
 800150e:	f001 fec7 	bl	80032a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001512:	2301      	movs	r3, #1
 8001514:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001516:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 800151a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800151c:	2300      	movs	r3, #0
 800151e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001520:	f107 031c 	add.w	r3, r7, #28
 8001524:	4619      	mov	r1, r3
 8001526:	4839      	ldr	r0, [pc, #228]	@ (800160c <MX_GPIO_Init+0x230>)
 8001528:	f001 feba 	bl	80032a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 800152c:	2304      	movs	r3, #4
 800152e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001530:	2300      	movs	r3, #0
 8001532:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001534:	2300      	movs	r3, #0
 8001536:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001538:	f107 031c 	add.w	r3, r7, #28
 800153c:	4619      	mov	r1, r3
 800153e:	4834      	ldr	r0, [pc, #208]	@ (8001610 <MX_GPIO_Init+0x234>)
 8001540:	f001 feae 	bl	80032a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8001544:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001548:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800154a:	2302      	movs	r3, #2
 800154c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800154e:	2300      	movs	r3, #0
 8001550:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001552:	2300      	movs	r3, #0
 8001554:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001556:	2305      	movs	r3, #5
 8001558:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 800155a:	f107 031c 	add.w	r3, r7, #28
 800155e:	4619      	mov	r1, r3
 8001560:	482b      	ldr	r0, [pc, #172]	@ (8001610 <MX_GPIO_Init+0x234>)
 8001562:	f001 fe9d 	bl	80032a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 8001566:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800156a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800156c:	2300      	movs	r3, #0
 800156e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001570:	2302      	movs	r3, #2
 8001572:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 8001574:	f107 031c 	add.w	r3, r7, #28
 8001578:	4619      	mov	r1, r3
 800157a:	4823      	ldr	r0, [pc, #140]	@ (8001608 <MX_GPIO_Init+0x22c>)
 800157c:	f001 fe90 	bl	80032a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001580:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8001584:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001586:	2301      	movs	r3, #1
 8001588:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800158a:	2300      	movs	r3, #0
 800158c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800158e:	2300      	movs	r3, #0
 8001590:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001592:	f107 031c 	add.w	r3, r7, #28
 8001596:	4619      	mov	r1, r3
 8001598:	481b      	ldr	r0, [pc, #108]	@ (8001608 <MX_GPIO_Init+0x22c>)
 800159a:	f001 fe81 	bl	80032a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 800159e:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 80015a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015a4:	2302      	movs	r3, #2
 80015a6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a8:	2300      	movs	r3, #0
 80015aa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ac:	2300      	movs	r3, #0
 80015ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80015b0:	2306      	movs	r3, #6
 80015b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015b4:	f107 031c 	add.w	r3, r7, #28
 80015b8:	4619      	mov	r1, r3
 80015ba:	4812      	ldr	r0, [pc, #72]	@ (8001604 <MX_GPIO_Init+0x228>)
 80015bc:	f001 fe70 	bl	80032a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80015c0:	2320      	movs	r3, #32
 80015c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015c4:	2300      	movs	r3, #0
 80015c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c8:	2300      	movs	r3, #0
 80015ca:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80015cc:	f107 031c 	add.w	r3, r7, #28
 80015d0:	4619      	mov	r1, r3
 80015d2:	480d      	ldr	r0, [pc, #52]	@ (8001608 <MX_GPIO_Init+0x22c>)
 80015d4:	f001 fe64 	bl	80032a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80015d8:	2302      	movs	r3, #2
 80015da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80015dc:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80015e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e2:	2300      	movs	r3, #0
 80015e4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80015e6:	f107 031c 	add.w	r3, r7, #28
 80015ea:	4619      	mov	r1, r3
 80015ec:	4804      	ldr	r0, [pc, #16]	@ (8001600 <MX_GPIO_Init+0x224>)
 80015ee:	f001 fe57 	bl	80032a0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80015f2:	bf00      	nop
 80015f4:	3730      	adds	r7, #48	@ 0x30
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	40023800 	.word	0x40023800
 8001600:	40021000 	.word	0x40021000
 8001604:	40020800 	.word	0x40020800
 8001608:	40020c00 	.word	0x40020c00
 800160c:	40020000 	.word	0x40020000
 8001610:	40020400 	.word	0x40020400

08001614 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8001614:	b580      	push	{r7, lr}
 8001616:	b084      	sub	sp, #16
 8001618:	af02      	add	r7, sp, #8
 800161a:	6078      	str	r0, [r7, #4]
	gADC_Value = HAL_ADC_GetValue(hadc);
 800161c:	6878      	ldr	r0, [r7, #4]
 800161e:	f000 fd8d 	bl	800213c <HAL_ADC_GetValue>
 8001622:	4603      	mov	r3, r0
 8001624:	4a0a      	ldr	r2, [pc, #40]	@ (8001650 <HAL_ADC_ConvCpltCallback+0x3c>)
 8001626:	6013      	str	r3, [r2, #0]
	gARR_Value = map(gADC_Value, 0, 4096, 50, 600);
 8001628:	4b09      	ldr	r3, [pc, #36]	@ (8001650 <HAL_ADC_ConvCpltCallback+0x3c>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	4618      	mov	r0, r3
 800162e:	f44f 7316 	mov.w	r3, #600	@ 0x258
 8001632:	9300      	str	r3, [sp, #0]
 8001634:	2332      	movs	r3, #50	@ 0x32
 8001636:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800163a:	2100      	movs	r1, #0
 800163c:	f7ff fc52 	bl	8000ee4 <map>
 8001640:	4603      	mov	r3, r0
 8001642:	461a      	mov	r2, r3
 8001644:	4b03      	ldr	r3, [pc, #12]	@ (8001654 <HAL_ADC_ConvCpltCallback+0x40>)
 8001646:	601a      	str	r2, [r3, #0]


}
 8001648:	bf00      	nop
 800164a:	3708      	adds	r7, #8
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}
 8001650:	20000420 	.word	0x20000420
 8001654:	20000424 	.word	0x20000424

08001658 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001658:	b480      	push	{r7}
 800165a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800165c:	b672      	cpsid	i
}
 800165e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001660:	bf00      	nop
 8001662:	e7fd      	b.n	8001660 <Error_Handler+0x8>

08001664 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b082      	sub	sp, #8
 8001668:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800166a:	2300      	movs	r3, #0
 800166c:	607b      	str	r3, [r7, #4]
 800166e:	4b10      	ldr	r3, [pc, #64]	@ (80016b0 <HAL_MspInit+0x4c>)
 8001670:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001672:	4a0f      	ldr	r2, [pc, #60]	@ (80016b0 <HAL_MspInit+0x4c>)
 8001674:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001678:	6453      	str	r3, [r2, #68]	@ 0x44
 800167a:	4b0d      	ldr	r3, [pc, #52]	@ (80016b0 <HAL_MspInit+0x4c>)
 800167c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800167e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001682:	607b      	str	r3, [r7, #4]
 8001684:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001686:	2300      	movs	r3, #0
 8001688:	603b      	str	r3, [r7, #0]
 800168a:	4b09      	ldr	r3, [pc, #36]	@ (80016b0 <HAL_MspInit+0x4c>)
 800168c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800168e:	4a08      	ldr	r2, [pc, #32]	@ (80016b0 <HAL_MspInit+0x4c>)
 8001690:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001694:	6413      	str	r3, [r2, #64]	@ 0x40
 8001696:	4b06      	ldr	r3, [pc, #24]	@ (80016b0 <HAL_MspInit+0x4c>)
 8001698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800169a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800169e:	603b      	str	r3, [r7, #0]
 80016a0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80016a2:	2007      	movs	r0, #7
 80016a4:	f001 f864 	bl	8002770 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016a8:	bf00      	nop
 80016aa:	3708      	adds	r7, #8
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}
 80016b0:	40023800 	.word	0x40023800

080016b4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b08a      	sub	sp, #40	@ 0x28
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016bc:	f107 0314 	add.w	r3, r7, #20
 80016c0:	2200      	movs	r2, #0
 80016c2:	601a      	str	r2, [r3, #0]
 80016c4:	605a      	str	r2, [r3, #4]
 80016c6:	609a      	str	r2, [r3, #8]
 80016c8:	60da      	str	r2, [r3, #12]
 80016ca:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4a1b      	ldr	r2, [pc, #108]	@ (8001740 <HAL_ADC_MspInit+0x8c>)
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d12f      	bne.n	8001736 <HAL_ADC_MspInit+0x82>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80016d6:	2300      	movs	r3, #0
 80016d8:	613b      	str	r3, [r7, #16]
 80016da:	4b1a      	ldr	r3, [pc, #104]	@ (8001744 <HAL_ADC_MspInit+0x90>)
 80016dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016de:	4a19      	ldr	r2, [pc, #100]	@ (8001744 <HAL_ADC_MspInit+0x90>)
 80016e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80016e6:	4b17      	ldr	r3, [pc, #92]	@ (8001744 <HAL_ADC_MspInit+0x90>)
 80016e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80016ee:	613b      	str	r3, [r7, #16]
 80016f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016f2:	2300      	movs	r3, #0
 80016f4:	60fb      	str	r3, [r7, #12]
 80016f6:	4b13      	ldr	r3, [pc, #76]	@ (8001744 <HAL_ADC_MspInit+0x90>)
 80016f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016fa:	4a12      	ldr	r2, [pc, #72]	@ (8001744 <HAL_ADC_MspInit+0x90>)
 80016fc:	f043 0301 	orr.w	r3, r3, #1
 8001700:	6313      	str	r3, [r2, #48]	@ 0x30
 8001702:	4b10      	ldr	r3, [pc, #64]	@ (8001744 <HAL_ADC_MspInit+0x90>)
 8001704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001706:	f003 0301 	and.w	r3, r3, #1
 800170a:	60fb      	str	r3, [r7, #12]
 800170c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800170e:	2302      	movs	r3, #2
 8001710:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001712:	2303      	movs	r3, #3
 8001714:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001716:	2300      	movs	r3, #0
 8001718:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800171a:	f107 0314 	add.w	r3, r7, #20
 800171e:	4619      	mov	r1, r3
 8001720:	4809      	ldr	r0, [pc, #36]	@ (8001748 <HAL_ADC_MspInit+0x94>)
 8001722:	f001 fdbd 	bl	80032a0 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001726:	2200      	movs	r2, #0
 8001728:	2100      	movs	r1, #0
 800172a:	2012      	movs	r0, #18
 800172c:	f001 f82b 	bl	8002786 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001730:	2012      	movs	r0, #18
 8001732:	f001 f844 	bl	80027be <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001736:	bf00      	nop
 8001738:	3728      	adds	r7, #40	@ 0x28
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	40012000 	.word	0x40012000
 8001744:	40023800 	.word	0x40023800
 8001748:	40020000 	.word	0x40020000

0800174c <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b08a      	sub	sp, #40	@ 0x28
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001754:	f107 0314 	add.w	r3, r7, #20
 8001758:	2200      	movs	r2, #0
 800175a:	601a      	str	r2, [r3, #0]
 800175c:	605a      	str	r2, [r3, #4]
 800175e:	609a      	str	r2, [r3, #8]
 8001760:	60da      	str	r2, [r3, #12]
 8001762:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	4a2f      	ldr	r2, [pc, #188]	@ (8001828 <HAL_DAC_MspInit+0xdc>)
 800176a:	4293      	cmp	r3, r2
 800176c:	d158      	bne.n	8001820 <HAL_DAC_MspInit+0xd4>
  {
    /* USER CODE BEGIN DAC_MspInit 0 */

    /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800176e:	2300      	movs	r3, #0
 8001770:	613b      	str	r3, [r7, #16]
 8001772:	4b2e      	ldr	r3, [pc, #184]	@ (800182c <HAL_DAC_MspInit+0xe0>)
 8001774:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001776:	4a2d      	ldr	r2, [pc, #180]	@ (800182c <HAL_DAC_MspInit+0xe0>)
 8001778:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800177c:	6413      	str	r3, [r2, #64]	@ 0x40
 800177e:	4b2b      	ldr	r3, [pc, #172]	@ (800182c <HAL_DAC_MspInit+0xe0>)
 8001780:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001782:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001786:	613b      	str	r3, [r7, #16]
 8001788:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800178a:	2300      	movs	r3, #0
 800178c:	60fb      	str	r3, [r7, #12]
 800178e:	4b27      	ldr	r3, [pc, #156]	@ (800182c <HAL_DAC_MspInit+0xe0>)
 8001790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001792:	4a26      	ldr	r2, [pc, #152]	@ (800182c <HAL_DAC_MspInit+0xe0>)
 8001794:	f043 0301 	orr.w	r3, r3, #1
 8001798:	6313      	str	r3, [r2, #48]	@ 0x30
 800179a:	4b24      	ldr	r3, [pc, #144]	@ (800182c <HAL_DAC_MspInit+0xe0>)
 800179c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800179e:	f003 0301 	and.w	r3, r3, #1
 80017a2:	60fb      	str	r3, [r7, #12]
 80017a4:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80017a6:	2310      	movs	r3, #16
 80017a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017aa:	2303      	movs	r3, #3
 80017ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ae:	2300      	movs	r3, #0
 80017b0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017b2:	f107 0314 	add.w	r3, r7, #20
 80017b6:	4619      	mov	r1, r3
 80017b8:	481d      	ldr	r0, [pc, #116]	@ (8001830 <HAL_DAC_MspInit+0xe4>)
 80017ba:	f001 fd71 	bl	80032a0 <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC1 Init */
    hdma_dac1.Instance = DMA1_Stream5;
 80017be:	4b1d      	ldr	r3, [pc, #116]	@ (8001834 <HAL_DAC_MspInit+0xe8>)
 80017c0:	4a1d      	ldr	r2, [pc, #116]	@ (8001838 <HAL_DAC_MspInit+0xec>)
 80017c2:	601a      	str	r2, [r3, #0]
    hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 80017c4:	4b1b      	ldr	r3, [pc, #108]	@ (8001834 <HAL_DAC_MspInit+0xe8>)
 80017c6:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 80017ca:	605a      	str	r2, [r3, #4]
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80017cc:	4b19      	ldr	r3, [pc, #100]	@ (8001834 <HAL_DAC_MspInit+0xe8>)
 80017ce:	2240      	movs	r2, #64	@ 0x40
 80017d0:	609a      	str	r2, [r3, #8]
    hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 80017d2:	4b18      	ldr	r3, [pc, #96]	@ (8001834 <HAL_DAC_MspInit+0xe8>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	60da      	str	r2, [r3, #12]
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 80017d8:	4b16      	ldr	r3, [pc, #88]	@ (8001834 <HAL_DAC_MspInit+0xe8>)
 80017da:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80017de:	611a      	str	r2, [r3, #16]
    hdma_dac1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80017e0:	4b14      	ldr	r3, [pc, #80]	@ (8001834 <HAL_DAC_MspInit+0xe8>)
 80017e2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80017e6:	615a      	str	r2, [r3, #20]
    hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80017e8:	4b12      	ldr	r3, [pc, #72]	@ (8001834 <HAL_DAC_MspInit+0xe8>)
 80017ea:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80017ee:	619a      	str	r2, [r3, #24]
    hdma_dac1.Init.Mode = DMA_CIRCULAR;
 80017f0:	4b10      	ldr	r3, [pc, #64]	@ (8001834 <HAL_DAC_MspInit+0xe8>)
 80017f2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80017f6:	61da      	str	r2, [r3, #28]
    hdma_dac1.Init.Priority = DMA_PRIORITY_LOW;
 80017f8:	4b0e      	ldr	r3, [pc, #56]	@ (8001834 <HAL_DAC_MspInit+0xe8>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	621a      	str	r2, [r3, #32]
    hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80017fe:	4b0d      	ldr	r3, [pc, #52]	@ (8001834 <HAL_DAC_MspInit+0xe8>)
 8001800:	2200      	movs	r2, #0
 8001802:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 8001804:	480b      	ldr	r0, [pc, #44]	@ (8001834 <HAL_DAC_MspInit+0xe8>)
 8001806:	f001 f9db 	bl	8002bc0 <HAL_DMA_Init>
 800180a:	4603      	mov	r3, r0
 800180c:	2b00      	cmp	r3, #0
 800180e:	d001      	beq.n	8001814 <HAL_DAC_MspInit+0xc8>
    {
      Error_Handler();
 8001810:	f7ff ff22 	bl	8001658 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1);
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	4a07      	ldr	r2, [pc, #28]	@ (8001834 <HAL_DAC_MspInit+0xe8>)
 8001818:	609a      	str	r2, [r3, #8]
 800181a:	4a06      	ldr	r2, [pc, #24]	@ (8001834 <HAL_DAC_MspInit+0xe8>)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END DAC_MspInit 1 */

  }

}
 8001820:	bf00      	nop
 8001822:	3728      	adds	r7, #40	@ 0x28
 8001824:	46bd      	mov	sp, r7
 8001826:	bd80      	pop	{r7, pc}
 8001828:	40007400 	.word	0x40007400
 800182c:	40023800 	.word	0x40023800
 8001830:	40020000 	.word	0x40020000
 8001834:	200000f4 	.word	0x200000f4
 8001838:	40026088 	.word	0x40026088

0800183c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b08a      	sub	sp, #40	@ 0x28
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001844:	f107 0314 	add.w	r3, r7, #20
 8001848:	2200      	movs	r2, #0
 800184a:	601a      	str	r2, [r3, #0]
 800184c:	605a      	str	r2, [r3, #4]
 800184e:	609a      	str	r2, [r3, #8]
 8001850:	60da      	str	r2, [r3, #12]
 8001852:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4a19      	ldr	r2, [pc, #100]	@ (80018c0 <HAL_I2C_MspInit+0x84>)
 800185a:	4293      	cmp	r3, r2
 800185c:	d12c      	bne.n	80018b8 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800185e:	2300      	movs	r3, #0
 8001860:	613b      	str	r3, [r7, #16]
 8001862:	4b18      	ldr	r3, [pc, #96]	@ (80018c4 <HAL_I2C_MspInit+0x88>)
 8001864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001866:	4a17      	ldr	r2, [pc, #92]	@ (80018c4 <HAL_I2C_MspInit+0x88>)
 8001868:	f043 0302 	orr.w	r3, r3, #2
 800186c:	6313      	str	r3, [r2, #48]	@ 0x30
 800186e:	4b15      	ldr	r3, [pc, #84]	@ (80018c4 <HAL_I2C_MspInit+0x88>)
 8001870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001872:	f003 0302 	and.w	r3, r3, #2
 8001876:	613b      	str	r3, [r7, #16]
 8001878:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 800187a:	f44f 7310 	mov.w	r3, #576	@ 0x240
 800187e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001880:	2312      	movs	r3, #18
 8001882:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001884:	2301      	movs	r3, #1
 8001886:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001888:	2300      	movs	r3, #0
 800188a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800188c:	2304      	movs	r3, #4
 800188e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001890:	f107 0314 	add.w	r3, r7, #20
 8001894:	4619      	mov	r1, r3
 8001896:	480c      	ldr	r0, [pc, #48]	@ (80018c8 <HAL_I2C_MspInit+0x8c>)
 8001898:	f001 fd02 	bl	80032a0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800189c:	2300      	movs	r3, #0
 800189e:	60fb      	str	r3, [r7, #12]
 80018a0:	4b08      	ldr	r3, [pc, #32]	@ (80018c4 <HAL_I2C_MspInit+0x88>)
 80018a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018a4:	4a07      	ldr	r2, [pc, #28]	@ (80018c4 <HAL_I2C_MspInit+0x88>)
 80018a6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80018aa:	6413      	str	r3, [r2, #64]	@ 0x40
 80018ac:	4b05      	ldr	r3, [pc, #20]	@ (80018c4 <HAL_I2C_MspInit+0x88>)
 80018ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018b0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018b4:	60fb      	str	r3, [r7, #12]
 80018b6:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80018b8:	bf00      	nop
 80018ba:	3728      	adds	r7, #40	@ 0x28
 80018bc:	46bd      	mov	sp, r7
 80018be:	bd80      	pop	{r7, pc}
 80018c0:	40005400 	.word	0x40005400
 80018c4:	40023800 	.word	0x40023800
 80018c8:	40020400 	.word	0x40020400

080018cc <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b08a      	sub	sp, #40	@ 0x28
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018d4:	f107 0314 	add.w	r3, r7, #20
 80018d8:	2200      	movs	r2, #0
 80018da:	601a      	str	r2, [r3, #0]
 80018dc:	605a      	str	r2, [r3, #4]
 80018de:	609a      	str	r2, [r3, #8]
 80018e0:	60da      	str	r2, [r3, #12]
 80018e2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	4a19      	ldr	r2, [pc, #100]	@ (8001950 <HAL_SPI_MspInit+0x84>)
 80018ea:	4293      	cmp	r3, r2
 80018ec:	d12b      	bne.n	8001946 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80018ee:	2300      	movs	r3, #0
 80018f0:	613b      	str	r3, [r7, #16]
 80018f2:	4b18      	ldr	r3, [pc, #96]	@ (8001954 <HAL_SPI_MspInit+0x88>)
 80018f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018f6:	4a17      	ldr	r2, [pc, #92]	@ (8001954 <HAL_SPI_MspInit+0x88>)
 80018f8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80018fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80018fe:	4b15      	ldr	r3, [pc, #84]	@ (8001954 <HAL_SPI_MspInit+0x88>)
 8001900:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001902:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001906:	613b      	str	r3, [r7, #16]
 8001908:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800190a:	2300      	movs	r3, #0
 800190c:	60fb      	str	r3, [r7, #12]
 800190e:	4b11      	ldr	r3, [pc, #68]	@ (8001954 <HAL_SPI_MspInit+0x88>)
 8001910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001912:	4a10      	ldr	r2, [pc, #64]	@ (8001954 <HAL_SPI_MspInit+0x88>)
 8001914:	f043 0301 	orr.w	r3, r3, #1
 8001918:	6313      	str	r3, [r2, #48]	@ 0x30
 800191a:	4b0e      	ldr	r3, [pc, #56]	@ (8001954 <HAL_SPI_MspInit+0x88>)
 800191c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800191e:	f003 0301 	and.w	r3, r3, #1
 8001922:	60fb      	str	r3, [r7, #12]
 8001924:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001926:	23e0      	movs	r3, #224	@ 0xe0
 8001928:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800192a:	2302      	movs	r3, #2
 800192c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800192e:	2300      	movs	r3, #0
 8001930:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001932:	2300      	movs	r3, #0
 8001934:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001936:	2305      	movs	r3, #5
 8001938:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800193a:	f107 0314 	add.w	r3, r7, #20
 800193e:	4619      	mov	r1, r3
 8001940:	4805      	ldr	r0, [pc, #20]	@ (8001958 <HAL_SPI_MspInit+0x8c>)
 8001942:	f001 fcad 	bl	80032a0 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001946:	bf00      	nop
 8001948:	3728      	adds	r7, #40	@ 0x28
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	40013000 	.word	0x40013000
 8001954:	40023800 	.word	0x40023800
 8001958:	40020000 	.word	0x40020000

0800195c <HAL_TIM_IC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_ic: TIM_IC handle pointer
  * @retval None
  */
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b08a      	sub	sp, #40	@ 0x28
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001964:	f107 0314 	add.w	r3, r7, #20
 8001968:	2200      	movs	r2, #0
 800196a:	601a      	str	r2, [r3, #0]
 800196c:	605a      	str	r2, [r3, #4]
 800196e:	609a      	str	r2, [r3, #8]
 8001970:	60da      	str	r2, [r3, #12]
 8001972:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM1)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	4a19      	ldr	r2, [pc, #100]	@ (80019e0 <HAL_TIM_IC_MspInit+0x84>)
 800197a:	4293      	cmp	r3, r2
 800197c:	d12c      	bne.n	80019d8 <HAL_TIM_IC_MspInit+0x7c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800197e:	2300      	movs	r3, #0
 8001980:	613b      	str	r3, [r7, #16]
 8001982:	4b18      	ldr	r3, [pc, #96]	@ (80019e4 <HAL_TIM_IC_MspInit+0x88>)
 8001984:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001986:	4a17      	ldr	r2, [pc, #92]	@ (80019e4 <HAL_TIM_IC_MspInit+0x88>)
 8001988:	f043 0301 	orr.w	r3, r3, #1
 800198c:	6453      	str	r3, [r2, #68]	@ 0x44
 800198e:	4b15      	ldr	r3, [pc, #84]	@ (80019e4 <HAL_TIM_IC_MspInit+0x88>)
 8001990:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001992:	f003 0301 	and.w	r3, r3, #1
 8001996:	613b      	str	r3, [r7, #16]
 8001998:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800199a:	2300      	movs	r3, #0
 800199c:	60fb      	str	r3, [r7, #12]
 800199e:	4b11      	ldr	r3, [pc, #68]	@ (80019e4 <HAL_TIM_IC_MspInit+0x88>)
 80019a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019a2:	4a10      	ldr	r2, [pc, #64]	@ (80019e4 <HAL_TIM_IC_MspInit+0x88>)
 80019a4:	f043 0310 	orr.w	r3, r3, #16
 80019a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80019aa:	4b0e      	ldr	r3, [pc, #56]	@ (80019e4 <HAL_TIM_IC_MspInit+0x88>)
 80019ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ae:	f003 0310 	and.w	r3, r3, #16
 80019b2:	60fb      	str	r3, [r7, #12]
 80019b4:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80019b6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80019ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019bc:	2302      	movs	r3, #2
 80019be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c0:	2300      	movs	r3, #0
 80019c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019c4:	2300      	movs	r3, #0
 80019c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80019c8:	2301      	movs	r3, #1
 80019ca:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80019cc:	f107 0314 	add.w	r3, r7, #20
 80019d0:	4619      	mov	r1, r3
 80019d2:	4805      	ldr	r0, [pc, #20]	@ (80019e8 <HAL_TIM_IC_MspInit+0x8c>)
 80019d4:	f001 fc64 	bl	80032a0 <HAL_GPIO_Init>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 80019d8:	bf00      	nop
 80019da:	3728      	adds	r7, #40	@ 0x28
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}
 80019e0:	40010000 	.word	0x40010000
 80019e4:	40023800 	.word	0x40023800
 80019e8:	40021000 	.word	0x40021000

080019ec <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80019ec:	b480      	push	{r7}
 80019ee:	b085      	sub	sp, #20
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80019fc:	d10d      	bne.n	8001a1a <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80019fe:	2300      	movs	r3, #0
 8001a00:	60fb      	str	r3, [r7, #12]
 8001a02:	4b09      	ldr	r3, [pc, #36]	@ (8001a28 <HAL_TIM_Base_MspInit+0x3c>)
 8001a04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a06:	4a08      	ldr	r2, [pc, #32]	@ (8001a28 <HAL_TIM_Base_MspInit+0x3c>)
 8001a08:	f043 0301 	orr.w	r3, r3, #1
 8001a0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a0e:	4b06      	ldr	r3, [pc, #24]	@ (8001a28 <HAL_TIM_Base_MspInit+0x3c>)
 8001a10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a12:	f003 0301 	and.w	r3, r3, #1
 8001a16:	60fb      	str	r3, [r7, #12]
 8001a18:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001a1a:	bf00      	nop
 8001a1c:	3714      	adds	r7, #20
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a24:	4770      	bx	lr
 8001a26:	bf00      	nop
 8001a28:	40023800 	.word	0x40023800

08001a2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a30:	bf00      	nop
 8001a32:	e7fd      	b.n	8001a30 <NMI_Handler+0x4>

08001a34 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a34:	b480      	push	{r7}
 8001a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a38:	bf00      	nop
 8001a3a:	e7fd      	b.n	8001a38 <HardFault_Handler+0x4>

08001a3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a40:	bf00      	nop
 8001a42:	e7fd      	b.n	8001a40 <MemManage_Handler+0x4>

08001a44 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a44:	b480      	push	{r7}
 8001a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a48:	bf00      	nop
 8001a4a:	e7fd      	b.n	8001a48 <BusFault_Handler+0x4>

08001a4c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a50:	bf00      	nop
 8001a52:	e7fd      	b.n	8001a50 <UsageFault_Handler+0x4>

08001a54 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a54:	b480      	push	{r7}
 8001a56:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a58:	bf00      	nop
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a60:	4770      	bx	lr

08001a62 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a62:	b480      	push	{r7}
 8001a64:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a66:	bf00      	nop
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6e:	4770      	bx	lr

08001a70 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a70:	b480      	push	{r7}
 8001a72:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a74:	bf00      	nop
 8001a76:	46bd      	mov	sp, r7
 8001a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7c:	4770      	bx	lr

08001a7e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a7e:	b580      	push	{r7, lr}
 8001a80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a82:	f000 f8e5 	bl	8001c50 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a86:	bf00      	nop
 8001a88:	bd80      	pop	{r7, pc}
	...

08001a8c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1);
 8001a90:	4802      	ldr	r0, [pc, #8]	@ (8001a9c <DMA1_Stream5_IRQHandler+0x10>)
 8001a92:	f001 f99b 	bl	8002dcc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001a96:	bf00      	nop
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	200000f4 	.word	0x200000f4

08001aa0 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001aa4:	4802      	ldr	r0, [pc, #8]	@ (8001ab0 <ADC_IRQHandler+0x10>)
 8001aa6:	f000 fa39 	bl	8001f1c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001aaa:	bf00      	nop
 8001aac:	bd80      	pop	{r7, pc}
 8001aae:	bf00      	nop
 8001ab0:	20000098 	.word	0x20000098

08001ab4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8001ab8:	4802      	ldr	r0, [pc, #8]	@ (8001ac4 <OTG_FS_IRQHandler+0x10>)
 8001aba:	f002 f887 	bl	8003bcc <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001abe:	bf00      	nop
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	2000080c 	.word	0x2000080c

08001ac8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b086      	sub	sp, #24
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ad0:	4a14      	ldr	r2, [pc, #80]	@ (8001b24 <_sbrk+0x5c>)
 8001ad2:	4b15      	ldr	r3, [pc, #84]	@ (8001b28 <_sbrk+0x60>)
 8001ad4:	1ad3      	subs	r3, r2, r3
 8001ad6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ad8:	697b      	ldr	r3, [r7, #20]
 8001ada:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001adc:	4b13      	ldr	r3, [pc, #76]	@ (8001b2c <_sbrk+0x64>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d102      	bne.n	8001aea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ae4:	4b11      	ldr	r3, [pc, #68]	@ (8001b2c <_sbrk+0x64>)
 8001ae6:	4a12      	ldr	r2, [pc, #72]	@ (8001b30 <_sbrk+0x68>)
 8001ae8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001aea:	4b10      	ldr	r3, [pc, #64]	@ (8001b2c <_sbrk+0x64>)
 8001aec:	681a      	ldr	r2, [r3, #0]
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	4413      	add	r3, r2
 8001af2:	693a      	ldr	r2, [r7, #16]
 8001af4:	429a      	cmp	r2, r3
 8001af6:	d207      	bcs.n	8001b08 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001af8:	f009 f858 	bl	800abac <__errno>
 8001afc:	4603      	mov	r3, r0
 8001afe:	220c      	movs	r2, #12
 8001b00:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b02:	f04f 33ff 	mov.w	r3, #4294967295
 8001b06:	e009      	b.n	8001b1c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b08:	4b08      	ldr	r3, [pc, #32]	@ (8001b2c <_sbrk+0x64>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b0e:	4b07      	ldr	r3, [pc, #28]	@ (8001b2c <_sbrk+0x64>)
 8001b10:	681a      	ldr	r2, [r3, #0]
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	4413      	add	r3, r2
 8001b16:	4a05      	ldr	r2, [pc, #20]	@ (8001b2c <_sbrk+0x64>)
 8001b18:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b1a:	68fb      	ldr	r3, [r7, #12]
}
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	3718      	adds	r7, #24
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bd80      	pop	{r7, pc}
 8001b24:	20020000 	.word	0x20020000
 8001b28:	00000400 	.word	0x00000400
 8001b2c:	20000428 	.word	0x20000428
 8001b30:	20000d38 	.word	0x20000d38

08001b34 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b34:	b480      	push	{r7}
 8001b36:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b38:	4b06      	ldr	r3, [pc, #24]	@ (8001b54 <SystemInit+0x20>)
 8001b3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b3e:	4a05      	ldr	r2, [pc, #20]	@ (8001b54 <SystemInit+0x20>)
 8001b40:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001b44:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b48:	bf00      	nop
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b50:	4770      	bx	lr
 8001b52:	bf00      	nop
 8001b54:	e000ed00 	.word	0xe000ed00

08001b58 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001b58:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001b90 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001b5c:	f7ff ffea 	bl	8001b34 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001b60:	480c      	ldr	r0, [pc, #48]	@ (8001b94 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001b62:	490d      	ldr	r1, [pc, #52]	@ (8001b98 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b64:	4a0d      	ldr	r2, [pc, #52]	@ (8001b9c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b68:	e002      	b.n	8001b70 <LoopCopyDataInit>

08001b6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b6e:	3304      	adds	r3, #4

08001b70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b74:	d3f9      	bcc.n	8001b6a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b76:	4a0a      	ldr	r2, [pc, #40]	@ (8001ba0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001b78:	4c0a      	ldr	r4, [pc, #40]	@ (8001ba4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001b7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b7c:	e001      	b.n	8001b82 <LoopFillZerobss>

08001b7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b80:	3204      	adds	r2, #4

08001b82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b84:	d3fb      	bcc.n	8001b7e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b86:	f009 f817 	bl	800abb8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b8a:	f7ff f9c9 	bl	8000f20 <main>
  bx  lr    
 8001b8e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001b90:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001b94:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b98:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8001b9c:	0800bf08 	.word	0x0800bf08
  ldr r2, =_sbss
 8001ba0:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8001ba4:	20000d34 	.word	0x20000d34

08001ba8 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ba8:	e7fe      	b.n	8001ba8 <CAN1_RX0_IRQHandler>
	...

08001bac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001bb0:	4b0e      	ldr	r3, [pc, #56]	@ (8001bec <HAL_Init+0x40>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4a0d      	ldr	r2, [pc, #52]	@ (8001bec <HAL_Init+0x40>)
 8001bb6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001bba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001bbc:	4b0b      	ldr	r3, [pc, #44]	@ (8001bec <HAL_Init+0x40>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4a0a      	ldr	r2, [pc, #40]	@ (8001bec <HAL_Init+0x40>)
 8001bc2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001bc6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bc8:	4b08      	ldr	r3, [pc, #32]	@ (8001bec <HAL_Init+0x40>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	4a07      	ldr	r2, [pc, #28]	@ (8001bec <HAL_Init+0x40>)
 8001bce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001bd2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bd4:	2003      	movs	r0, #3
 8001bd6:	f000 fdcb 	bl	8002770 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001bda:	2000      	movs	r0, #0
 8001bdc:	f000 f808 	bl	8001bf0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001be0:	f7ff fd40 	bl	8001664 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001be4:	2300      	movs	r3, #0
}
 8001be6:	4618      	mov	r0, r3
 8001be8:	bd80      	pop	{r7, pc}
 8001bea:	bf00      	nop
 8001bec:	40023c00 	.word	0x40023c00

08001bf0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b082      	sub	sp, #8
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001bf8:	4b12      	ldr	r3, [pc, #72]	@ (8001c44 <HAL_InitTick+0x54>)
 8001bfa:	681a      	ldr	r2, [r3, #0]
 8001bfc:	4b12      	ldr	r3, [pc, #72]	@ (8001c48 <HAL_InitTick+0x58>)
 8001bfe:	781b      	ldrb	r3, [r3, #0]
 8001c00:	4619      	mov	r1, r3
 8001c02:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c06:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f000 fde3 	bl	80027da <HAL_SYSTICK_Config>
 8001c14:	4603      	mov	r3, r0
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d001      	beq.n	8001c1e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	e00e      	b.n	8001c3c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	2b0f      	cmp	r3, #15
 8001c22:	d80a      	bhi.n	8001c3a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c24:	2200      	movs	r2, #0
 8001c26:	6879      	ldr	r1, [r7, #4]
 8001c28:	f04f 30ff 	mov.w	r0, #4294967295
 8001c2c:	f000 fdab 	bl	8002786 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c30:	4a06      	ldr	r2, [pc, #24]	@ (8001c4c <HAL_InitTick+0x5c>)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c36:	2300      	movs	r3, #0
 8001c38:	e000      	b.n	8001c3c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c3a:	2301      	movs	r3, #1
}
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	3708      	adds	r7, #8
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bd80      	pop	{r7, pc}
 8001c44:	20000000 	.word	0x20000000
 8001c48:	20000008 	.word	0x20000008
 8001c4c:	20000004 	.word	0x20000004

08001c50 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c50:	b480      	push	{r7}
 8001c52:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c54:	4b06      	ldr	r3, [pc, #24]	@ (8001c70 <HAL_IncTick+0x20>)
 8001c56:	781b      	ldrb	r3, [r3, #0]
 8001c58:	461a      	mov	r2, r3
 8001c5a:	4b06      	ldr	r3, [pc, #24]	@ (8001c74 <HAL_IncTick+0x24>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4413      	add	r3, r2
 8001c60:	4a04      	ldr	r2, [pc, #16]	@ (8001c74 <HAL_IncTick+0x24>)
 8001c62:	6013      	str	r3, [r2, #0]
}
 8001c64:	bf00      	nop
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr
 8001c6e:	bf00      	nop
 8001c70:	20000008 	.word	0x20000008
 8001c74:	2000042c 	.word	0x2000042c

08001c78 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	af00      	add	r7, sp, #0
  return uwTick;
 8001c7c:	4b03      	ldr	r3, [pc, #12]	@ (8001c8c <HAL_GetTick+0x14>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
}
 8001c80:	4618      	mov	r0, r3
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr
 8001c8a:	bf00      	nop
 8001c8c:	2000042c 	.word	0x2000042c

08001c90 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b084      	sub	sp, #16
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c98:	f7ff ffee 	bl	8001c78 <HAL_GetTick>
 8001c9c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ca8:	d005      	beq.n	8001cb6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001caa:	4b0a      	ldr	r3, [pc, #40]	@ (8001cd4 <HAL_Delay+0x44>)
 8001cac:	781b      	ldrb	r3, [r3, #0]
 8001cae:	461a      	mov	r2, r3
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	4413      	add	r3, r2
 8001cb4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001cb6:	bf00      	nop
 8001cb8:	f7ff ffde 	bl	8001c78 <HAL_GetTick>
 8001cbc:	4602      	mov	r2, r0
 8001cbe:	68bb      	ldr	r3, [r7, #8]
 8001cc0:	1ad3      	subs	r3, r2, r3
 8001cc2:	68fa      	ldr	r2, [r7, #12]
 8001cc4:	429a      	cmp	r2, r3
 8001cc6:	d8f7      	bhi.n	8001cb8 <HAL_Delay+0x28>
  {
  }
}
 8001cc8:	bf00      	nop
 8001cca:	bf00      	nop
 8001ccc:	3710      	adds	r7, #16
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	20000008 	.word	0x20000008

08001cd8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b084      	sub	sp, #16
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d101      	bne.n	8001cee <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001cea:	2301      	movs	r3, #1
 8001cec:	e033      	b.n	8001d56 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d109      	bne.n	8001d0a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001cf6:	6878      	ldr	r0, [r7, #4]
 8001cf8:	f7ff fcdc 	bl	80016b4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	2200      	movs	r2, #0
 8001d00:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	2200      	movs	r2, #0
 8001d06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d0e:	f003 0310 	and.w	r3, r3, #16
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d118      	bne.n	8001d48 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d1a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001d1e:	f023 0302 	bic.w	r3, r3, #2
 8001d22:	f043 0202 	orr.w	r2, r3, #2
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001d2a:	6878      	ldr	r0, [r7, #4]
 8001d2c:	f000 fb4a 	bl	80023c4 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2200      	movs	r2, #0
 8001d34:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d3a:	f023 0303 	bic.w	r3, r3, #3
 8001d3e:	f043 0201 	orr.w	r2, r3, #1
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	641a      	str	r2, [r3, #64]	@ 0x40
 8001d46:	e001      	b.n	8001d4c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001d48:	2301      	movs	r3, #1
 8001d4a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	2200      	movs	r2, #0
 8001d50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001d54:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d56:	4618      	mov	r0, r3
 8001d58:	3710      	adds	r7, #16
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}
	...

08001d60 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 8001d60:	b480      	push	{r7}
 8001d62:	b085      	sub	sp, #20
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001d72:	2b01      	cmp	r3, #1
 8001d74:	d101      	bne.n	8001d7a <HAL_ADC_Start_IT+0x1a>
 8001d76:	2302      	movs	r3, #2
 8001d78:	e0bd      	b.n	8001ef6 <HAL_ADC_Start_IT+0x196>
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	2201      	movs	r2, #1
 8001d7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	689b      	ldr	r3, [r3, #8]
 8001d88:	f003 0301 	and.w	r3, r3, #1
 8001d8c:	2b01      	cmp	r3, #1
 8001d8e:	d018      	beq.n	8001dc2 <HAL_ADC_Start_IT+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	689a      	ldr	r2, [r3, #8]
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f042 0201 	orr.w	r2, r2, #1
 8001d9e:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001da0:	4b58      	ldr	r3, [pc, #352]	@ (8001f04 <HAL_ADC_Start_IT+0x1a4>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4a58      	ldr	r2, [pc, #352]	@ (8001f08 <HAL_ADC_Start_IT+0x1a8>)
 8001da6:	fba2 2303 	umull	r2, r3, r2, r3
 8001daa:	0c9a      	lsrs	r2, r3, #18
 8001dac:	4613      	mov	r3, r2
 8001dae:	005b      	lsls	r3, r3, #1
 8001db0:	4413      	add	r3, r2
 8001db2:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001db4:	e002      	b.n	8001dbc <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8001db6:	68bb      	ldr	r3, [r7, #8]
 8001db8:	3b01      	subs	r3, #1
 8001dba:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001dbc:	68bb      	ldr	r3, [r7, #8]
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d1f9      	bne.n	8001db6 <HAL_ADC_Start_IT+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	689b      	ldr	r3, [r3, #8]
 8001dc8:	f003 0301 	and.w	r3, r3, #1
 8001dcc:	2b01      	cmp	r3, #1
 8001dce:	f040 8085 	bne.w	8001edc <HAL_ADC_Start_IT+0x17c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dd6:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001dda:	f023 0301 	bic.w	r3, r3, #1
 8001dde:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d007      	beq.n	8001e04 <HAL_ADC_Start_IT+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001df8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001dfc:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e08:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001e0c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001e10:	d106      	bne.n	8001e20 <HAL_ADC_Start_IT+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e16:	f023 0206 	bic.w	r2, r3, #6
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	645a      	str	r2, [r3, #68]	@ 0x44
 8001e1e:	e002      	b.n	8001e26 <HAL_ADC_Start_IT+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2200      	movs	r2, #0
 8001e24:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	2200      	movs	r2, #0
 8001e2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001e2e:	4b37      	ldr	r3, [pc, #220]	@ (8001f0c <HAL_ADC_Start_IT+0x1ac>)
 8001e30:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001e3a:	601a      	str	r2, [r3, #0]

    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	685b      	ldr	r3, [r3, #4]
 8001e42:	687a      	ldr	r2, [r7, #4]
 8001e44:	6812      	ldr	r2, [r2, #0]
 8001e46:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001e4a:	f043 0320 	orr.w	r3, r3, #32
 8001e4e:	6053      	str	r3, [r2, #4]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	f003 031f 	and.w	r3, r3, #31
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d12a      	bne.n	8001eb2 <HAL_ADC_Start_IT+0x152>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	4a2b      	ldr	r2, [pc, #172]	@ (8001f10 <HAL_ADC_Start_IT+0x1b0>)
 8001e62:	4293      	cmp	r3, r2
 8001e64:	d015      	beq.n	8001e92 <HAL_ADC_Start_IT+0x132>
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	4a2a      	ldr	r2, [pc, #168]	@ (8001f14 <HAL_ADC_Start_IT+0x1b4>)
 8001e6c:	4293      	cmp	r3, r2
 8001e6e:	d105      	bne.n	8001e7c <HAL_ADC_Start_IT+0x11c>
 8001e70:	4b26      	ldr	r3, [pc, #152]	@ (8001f0c <HAL_ADC_Start_IT+0x1ac>)
 8001e72:	685b      	ldr	r3, [r3, #4]
 8001e74:	f003 031f 	and.w	r3, r3, #31
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d00a      	beq.n	8001e92 <HAL_ADC_Start_IT+0x132>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4a25      	ldr	r2, [pc, #148]	@ (8001f18 <HAL_ADC_Start_IT+0x1b8>)
 8001e82:	4293      	cmp	r3, r2
 8001e84:	d136      	bne.n	8001ef4 <HAL_ADC_Start_IT+0x194>
 8001e86:	4b21      	ldr	r3, [pc, #132]	@ (8001f0c <HAL_ADC_Start_IT+0x1ac>)
 8001e88:	685b      	ldr	r3, [r3, #4]
 8001e8a:	f003 0310 	and.w	r3, r3, #16
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d130      	bne.n	8001ef4 <HAL_ADC_Start_IT+0x194>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	689b      	ldr	r3, [r3, #8]
 8001e98:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d129      	bne.n	8001ef4 <HAL_ADC_Start_IT+0x194>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	689a      	ldr	r2, [r3, #8]
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001eae:	609a      	str	r2, [r3, #8]
 8001eb0:	e020      	b.n	8001ef4 <HAL_ADC_Start_IT+0x194>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	4a16      	ldr	r2, [pc, #88]	@ (8001f10 <HAL_ADC_Start_IT+0x1b0>)
 8001eb8:	4293      	cmp	r3, r2
 8001eba:	d11b      	bne.n	8001ef4 <HAL_ADC_Start_IT+0x194>
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	689b      	ldr	r3, [r3, #8]
 8001ec2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d114      	bne.n	8001ef4 <HAL_ADC_Start_IT+0x194>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	689a      	ldr	r2, [r3, #8]
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001ed8:	609a      	str	r2, [r3, #8]
 8001eda:	e00b      	b.n	8001ef4 <HAL_ADC_Start_IT+0x194>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ee0:	f043 0210 	orr.w	r2, r3, #16
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eec:	f043 0201 	orr.w	r2, r3, #1
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001ef4:	2300      	movs	r3, #0
}
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	3714      	adds	r7, #20
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr
 8001f02:	bf00      	nop
 8001f04:	20000000 	.word	0x20000000
 8001f08:	431bde83 	.word	0x431bde83
 8001f0c:	40012300 	.word	0x40012300
 8001f10:	40012000 	.word	0x40012000
 8001f14:	40012100 	.word	0x40012100
 8001f18:	40012200 	.word	0x40012200

08001f1c <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b086      	sub	sp, #24
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8001f24:	2300      	movs	r3, #0
 8001f26:	617b      	str	r3, [r7, #20]
 8001f28:	2300      	movs	r3, #0
 8001f2a:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	f003 0302 	and.w	r3, r3, #2
 8001f42:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8001f44:	68bb      	ldr	r3, [r7, #8]
 8001f46:	f003 0320 	and.w	r3, r3, #32
 8001f4a:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8001f4c:	697b      	ldr	r3, [r7, #20]
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d049      	beq.n	8001fe6 <HAL_ADC_IRQHandler+0xca>
 8001f52:	693b      	ldr	r3, [r7, #16]
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d046      	beq.n	8001fe6 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f5c:	f003 0310 	and.w	r3, r3, #16
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d105      	bne.n	8001f70 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f68:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	689b      	ldr	r3, [r3, #8]
 8001f76:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d12b      	bne.n	8001fd6 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d127      	bne.n	8001fd6 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f8c:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d006      	beq.n	8001fa2 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	689b      	ldr	r3, [r3, #8]
 8001f9a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d119      	bne.n	8001fd6 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	685a      	ldr	r2, [r3, #4]
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f022 0220 	bic.w	r2, r2, #32
 8001fb0:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fb6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fc2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d105      	bne.n	8001fd6 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fce:	f043 0201 	orr.w	r2, r3, #1
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001fd6:	6878      	ldr	r0, [r7, #4]
 8001fd8:	f7ff fb1c 	bl	8001614 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f06f 0212 	mvn.w	r2, #18
 8001fe4:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	f003 0304 	and.w	r3, r3, #4
 8001fec:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8001fee:	68bb      	ldr	r3, [r7, #8]
 8001ff0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ff4:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8001ff6:	697b      	ldr	r3, [r7, #20]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d057      	beq.n	80020ac <HAL_ADC_IRQHandler+0x190>
 8001ffc:	693b      	ldr	r3, [r7, #16]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d054      	beq.n	80020ac <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002006:	f003 0310 	and.w	r3, r3, #16
 800200a:	2b00      	cmp	r3, #0
 800200c:	d105      	bne.n	800201a <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002012:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	689b      	ldr	r3, [r3, #8]
 8002020:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8002024:	2b00      	cmp	r3, #0
 8002026:	d139      	bne.n	800209c <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800202e:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002032:	2b00      	cmp	r3, #0
 8002034:	d006      	beq.n	8002044 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	689b      	ldr	r3, [r3, #8]
 800203c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002040:	2b00      	cmp	r3, #0
 8002042:	d12b      	bne.n	800209c <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	685b      	ldr	r3, [r3, #4]
 800204a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800204e:	2b00      	cmp	r3, #0
 8002050:	d124      	bne.n	800209c <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	689b      	ldr	r3, [r3, #8]
 8002058:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800205c:	2b00      	cmp	r3, #0
 800205e:	d11d      	bne.n	800209c <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002064:	2b00      	cmp	r3, #0
 8002066:	d119      	bne.n	800209c <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	685a      	ldr	r2, [r3, #4]
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002076:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800207c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002088:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800208c:	2b00      	cmp	r3, #0
 800208e:	d105      	bne.n	800209c <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002094:	f043 0201 	orr.w	r2, r3, #1
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800209c:	6878      	ldr	r0, [r7, #4]
 800209e:	f000 fa8d 	bl	80025bc <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f06f 020c 	mvn.w	r2, #12
 80020aa:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	f003 0301 	and.w	r3, r3, #1
 80020b2:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 80020b4:	68bb      	ldr	r3, [r7, #8]
 80020b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80020ba:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 80020bc:	697b      	ldr	r3, [r7, #20]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d017      	beq.n	80020f2 <HAL_ADC_IRQHandler+0x1d6>
 80020c2:	693b      	ldr	r3, [r7, #16]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d014      	beq.n	80020f2 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f003 0301 	and.w	r3, r3, #1
 80020d2:	2b01      	cmp	r3, #1
 80020d4:	d10d      	bne.n	80020f2 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020da:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80020e2:	6878      	ldr	r0, [r7, #4]
 80020e4:	f000 f837 	bl	8002156 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f06f 0201 	mvn.w	r2, #1
 80020f0:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	f003 0320 	and.w	r3, r3, #32
 80020f8:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 80020fa:	68bb      	ldr	r3, [r7, #8]
 80020fc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002100:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8002102:	697b      	ldr	r3, [r7, #20]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d015      	beq.n	8002134 <HAL_ADC_IRQHandler+0x218>
 8002108:	693b      	ldr	r3, [r7, #16]
 800210a:	2b00      	cmp	r3, #0
 800210c:	d012      	beq.n	8002134 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002112:	f043 0202 	orr.w	r2, r3, #2
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f06f 0220 	mvn.w	r2, #32
 8002122:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8002124:	6878      	ldr	r0, [r7, #4]
 8002126:	f000 f820 	bl	800216a <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f06f 0220 	mvn.w	r2, #32
 8002132:	601a      	str	r2, [r3, #0]
  }
}
 8002134:	bf00      	nop
 8002136:	3718      	adds	r7, #24
 8002138:	46bd      	mov	sp, r7
 800213a:	bd80      	pop	{r7, pc}

0800213c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800213c:	b480      	push	{r7}
 800213e:	b083      	sub	sp, #12
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800214a:	4618      	mov	r0, r3
 800214c:	370c      	adds	r7, #12
 800214e:	46bd      	mov	sp, r7
 8002150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002154:	4770      	bx	lr

08002156 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002156:	b480      	push	{r7}
 8002158:	b083      	sub	sp, #12
 800215a:	af00      	add	r7, sp, #0
 800215c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 800215e:	bf00      	nop
 8002160:	370c      	adds	r7, #12
 8002162:	46bd      	mov	sp, r7
 8002164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002168:	4770      	bx	lr

0800216a <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800216a:	b480      	push	{r7}
 800216c:	b083      	sub	sp, #12
 800216e:	af00      	add	r7, sp, #0
 8002170:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002172:	bf00      	nop
 8002174:	370c      	adds	r7, #12
 8002176:	46bd      	mov	sp, r7
 8002178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217c:	4770      	bx	lr
	...

08002180 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002180:	b480      	push	{r7}
 8002182:	b085      	sub	sp, #20
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
 8002188:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800218a:	2300      	movs	r3, #0
 800218c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002194:	2b01      	cmp	r3, #1
 8002196:	d101      	bne.n	800219c <HAL_ADC_ConfigChannel+0x1c>
 8002198:	2302      	movs	r3, #2
 800219a:	e105      	b.n	80023a8 <HAL_ADC_ConfigChannel+0x228>
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2201      	movs	r2, #1
 80021a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	2b09      	cmp	r3, #9
 80021aa:	d925      	bls.n	80021f8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	68d9      	ldr	r1, [r3, #12]
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	b29b      	uxth	r3, r3
 80021b8:	461a      	mov	r2, r3
 80021ba:	4613      	mov	r3, r2
 80021bc:	005b      	lsls	r3, r3, #1
 80021be:	4413      	add	r3, r2
 80021c0:	3b1e      	subs	r3, #30
 80021c2:	2207      	movs	r2, #7
 80021c4:	fa02 f303 	lsl.w	r3, r2, r3
 80021c8:	43da      	mvns	r2, r3
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	400a      	ands	r2, r1
 80021d0:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	68d9      	ldr	r1, [r3, #12]
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	689a      	ldr	r2, [r3, #8]
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	b29b      	uxth	r3, r3
 80021e2:	4618      	mov	r0, r3
 80021e4:	4603      	mov	r3, r0
 80021e6:	005b      	lsls	r3, r3, #1
 80021e8:	4403      	add	r3, r0
 80021ea:	3b1e      	subs	r3, #30
 80021ec:	409a      	lsls	r2, r3
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	430a      	orrs	r2, r1
 80021f4:	60da      	str	r2, [r3, #12]
 80021f6:	e022      	b.n	800223e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	6919      	ldr	r1, [r3, #16]
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	b29b      	uxth	r3, r3
 8002204:	461a      	mov	r2, r3
 8002206:	4613      	mov	r3, r2
 8002208:	005b      	lsls	r3, r3, #1
 800220a:	4413      	add	r3, r2
 800220c:	2207      	movs	r2, #7
 800220e:	fa02 f303 	lsl.w	r3, r2, r3
 8002212:	43da      	mvns	r2, r3
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	400a      	ands	r2, r1
 800221a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	6919      	ldr	r1, [r3, #16]
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	689a      	ldr	r2, [r3, #8]
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	b29b      	uxth	r3, r3
 800222c:	4618      	mov	r0, r3
 800222e:	4603      	mov	r3, r0
 8002230:	005b      	lsls	r3, r3, #1
 8002232:	4403      	add	r3, r0
 8002234:	409a      	lsls	r2, r3
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	430a      	orrs	r2, r1
 800223c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	685b      	ldr	r3, [r3, #4]
 8002242:	2b06      	cmp	r3, #6
 8002244:	d824      	bhi.n	8002290 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	685a      	ldr	r2, [r3, #4]
 8002250:	4613      	mov	r3, r2
 8002252:	009b      	lsls	r3, r3, #2
 8002254:	4413      	add	r3, r2
 8002256:	3b05      	subs	r3, #5
 8002258:	221f      	movs	r2, #31
 800225a:	fa02 f303 	lsl.w	r3, r2, r3
 800225e:	43da      	mvns	r2, r3
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	400a      	ands	r2, r1
 8002266:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	b29b      	uxth	r3, r3
 8002274:	4618      	mov	r0, r3
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	685a      	ldr	r2, [r3, #4]
 800227a:	4613      	mov	r3, r2
 800227c:	009b      	lsls	r3, r3, #2
 800227e:	4413      	add	r3, r2
 8002280:	3b05      	subs	r3, #5
 8002282:	fa00 f203 	lsl.w	r2, r0, r3
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	430a      	orrs	r2, r1
 800228c:	635a      	str	r2, [r3, #52]	@ 0x34
 800228e:	e04c      	b.n	800232a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	2b0c      	cmp	r3, #12
 8002296:	d824      	bhi.n	80022e2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	685a      	ldr	r2, [r3, #4]
 80022a2:	4613      	mov	r3, r2
 80022a4:	009b      	lsls	r3, r3, #2
 80022a6:	4413      	add	r3, r2
 80022a8:	3b23      	subs	r3, #35	@ 0x23
 80022aa:	221f      	movs	r2, #31
 80022ac:	fa02 f303 	lsl.w	r3, r2, r3
 80022b0:	43da      	mvns	r2, r3
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	400a      	ands	r2, r1
 80022b8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	b29b      	uxth	r3, r3
 80022c6:	4618      	mov	r0, r3
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	685a      	ldr	r2, [r3, #4]
 80022cc:	4613      	mov	r3, r2
 80022ce:	009b      	lsls	r3, r3, #2
 80022d0:	4413      	add	r3, r2
 80022d2:	3b23      	subs	r3, #35	@ 0x23
 80022d4:	fa00 f203 	lsl.w	r2, r0, r3
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	430a      	orrs	r2, r1
 80022de:	631a      	str	r2, [r3, #48]	@ 0x30
 80022e0:	e023      	b.n	800232a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	685a      	ldr	r2, [r3, #4]
 80022ec:	4613      	mov	r3, r2
 80022ee:	009b      	lsls	r3, r3, #2
 80022f0:	4413      	add	r3, r2
 80022f2:	3b41      	subs	r3, #65	@ 0x41
 80022f4:	221f      	movs	r2, #31
 80022f6:	fa02 f303 	lsl.w	r3, r2, r3
 80022fa:	43da      	mvns	r2, r3
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	400a      	ands	r2, r1
 8002302:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	b29b      	uxth	r3, r3
 8002310:	4618      	mov	r0, r3
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	685a      	ldr	r2, [r3, #4]
 8002316:	4613      	mov	r3, r2
 8002318:	009b      	lsls	r3, r3, #2
 800231a:	4413      	add	r3, r2
 800231c:	3b41      	subs	r3, #65	@ 0x41
 800231e:	fa00 f203 	lsl.w	r2, r0, r3
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	430a      	orrs	r2, r1
 8002328:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800232a:	4b22      	ldr	r3, [pc, #136]	@ (80023b4 <HAL_ADC_ConfigChannel+0x234>)
 800232c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	4a21      	ldr	r2, [pc, #132]	@ (80023b8 <HAL_ADC_ConfigChannel+0x238>)
 8002334:	4293      	cmp	r3, r2
 8002336:	d109      	bne.n	800234c <HAL_ADC_ConfigChannel+0x1cc>
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	2b12      	cmp	r3, #18
 800233e:	d105      	bne.n	800234c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4a19      	ldr	r2, [pc, #100]	@ (80023b8 <HAL_ADC_ConfigChannel+0x238>)
 8002352:	4293      	cmp	r3, r2
 8002354:	d123      	bne.n	800239e <HAL_ADC_ConfigChannel+0x21e>
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	2b10      	cmp	r3, #16
 800235c:	d003      	beq.n	8002366 <HAL_ADC_ConfigChannel+0x1e6>
 800235e:	683b      	ldr	r3, [r7, #0]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	2b11      	cmp	r3, #17
 8002364:	d11b      	bne.n	800239e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	685b      	ldr	r3, [r3, #4]
 800236a:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	2b10      	cmp	r3, #16
 8002378:	d111      	bne.n	800239e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800237a:	4b10      	ldr	r3, [pc, #64]	@ (80023bc <HAL_ADC_ConfigChannel+0x23c>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	4a10      	ldr	r2, [pc, #64]	@ (80023c0 <HAL_ADC_ConfigChannel+0x240>)
 8002380:	fba2 2303 	umull	r2, r3, r2, r3
 8002384:	0c9a      	lsrs	r2, r3, #18
 8002386:	4613      	mov	r3, r2
 8002388:	009b      	lsls	r3, r3, #2
 800238a:	4413      	add	r3, r2
 800238c:	005b      	lsls	r3, r3, #1
 800238e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002390:	e002      	b.n	8002398 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002392:	68bb      	ldr	r3, [r7, #8]
 8002394:	3b01      	subs	r3, #1
 8002396:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002398:	68bb      	ldr	r3, [r7, #8]
 800239a:	2b00      	cmp	r3, #0
 800239c:	d1f9      	bne.n	8002392 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	2200      	movs	r2, #0
 80023a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80023a6:	2300      	movs	r3, #0
}
 80023a8:	4618      	mov	r0, r3
 80023aa:	3714      	adds	r7, #20
 80023ac:	46bd      	mov	sp, r7
 80023ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b2:	4770      	bx	lr
 80023b4:	40012300 	.word	0x40012300
 80023b8:	40012000 	.word	0x40012000
 80023bc:	20000000 	.word	0x20000000
 80023c0:	431bde83 	.word	0x431bde83

080023c4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80023c4:	b480      	push	{r7}
 80023c6:	b085      	sub	sp, #20
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80023cc:	4b79      	ldr	r3, [pc, #484]	@ (80025b4 <ADC_Init+0x1f0>)
 80023ce:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	685b      	ldr	r3, [r3, #4]
 80023d4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	685a      	ldr	r2, [r3, #4]
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	685b      	ldr	r3, [r3, #4]
 80023e4:	431a      	orrs	r2, r3
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	685a      	ldr	r2, [r3, #4]
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80023f8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	6859      	ldr	r1, [r3, #4]
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	691b      	ldr	r3, [r3, #16]
 8002404:	021a      	lsls	r2, r3, #8
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	430a      	orrs	r2, r1
 800240c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	685a      	ldr	r2, [r3, #4]
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800241c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	6859      	ldr	r1, [r3, #4]
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	689a      	ldr	r2, [r3, #8]
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	430a      	orrs	r2, r1
 800242e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	689a      	ldr	r2, [r3, #8]
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800243e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	6899      	ldr	r1, [r3, #8]
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	68da      	ldr	r2, [r3, #12]
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	430a      	orrs	r2, r1
 8002450:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002456:	4a58      	ldr	r2, [pc, #352]	@ (80025b8 <ADC_Init+0x1f4>)
 8002458:	4293      	cmp	r3, r2
 800245a:	d022      	beq.n	80024a2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	689a      	ldr	r2, [r3, #8]
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800246a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	6899      	ldr	r1, [r3, #8]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	430a      	orrs	r2, r1
 800247c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	689a      	ldr	r2, [r3, #8]
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800248c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	6899      	ldr	r1, [r3, #8]
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	430a      	orrs	r2, r1
 800249e:	609a      	str	r2, [r3, #8]
 80024a0:	e00f      	b.n	80024c2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	689a      	ldr	r2, [r3, #8]
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80024b0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	689a      	ldr	r2, [r3, #8]
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80024c0:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	689a      	ldr	r2, [r3, #8]
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f022 0202 	bic.w	r2, r2, #2
 80024d0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	6899      	ldr	r1, [r3, #8]
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	7e1b      	ldrb	r3, [r3, #24]
 80024dc:	005a      	lsls	r2, r3, #1
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	430a      	orrs	r2, r1
 80024e4:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d01b      	beq.n	8002528 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	685a      	ldr	r2, [r3, #4]
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80024fe:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	685a      	ldr	r2, [r3, #4]
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800250e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	6859      	ldr	r1, [r3, #4]
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800251a:	3b01      	subs	r3, #1
 800251c:	035a      	lsls	r2, r3, #13
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	430a      	orrs	r2, r1
 8002524:	605a      	str	r2, [r3, #4]
 8002526:	e007      	b.n	8002538 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	685a      	ldr	r2, [r3, #4]
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002536:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002546:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	69db      	ldr	r3, [r3, #28]
 8002552:	3b01      	subs	r3, #1
 8002554:	051a      	lsls	r2, r3, #20
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	430a      	orrs	r2, r1
 800255c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	689a      	ldr	r2, [r3, #8]
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800256c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	6899      	ldr	r1, [r3, #8]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800257a:	025a      	lsls	r2, r3, #9
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	430a      	orrs	r2, r1
 8002582:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	689a      	ldr	r2, [r3, #8]
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002592:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	6899      	ldr	r1, [r3, #8]
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	695b      	ldr	r3, [r3, #20]
 800259e:	029a      	lsls	r2, r3, #10
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	430a      	orrs	r2, r1
 80025a6:	609a      	str	r2, [r3, #8]
}
 80025a8:	bf00      	nop
 80025aa:	3714      	adds	r7, #20
 80025ac:	46bd      	mov	sp, r7
 80025ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b2:	4770      	bx	lr
 80025b4:	40012300 	.word	0x40012300
 80025b8:	0f000001 	.word	0x0f000001

080025bc <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80025bc:	b480      	push	{r7}
 80025be:	b083      	sub	sp, #12
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80025c4:	bf00      	nop
 80025c6:	370c      	adds	r7, #12
 80025c8:	46bd      	mov	sp, r7
 80025ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ce:	4770      	bx	lr

080025d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025d0:	b480      	push	{r7}
 80025d2:	b085      	sub	sp, #20
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	f003 0307 	and.w	r3, r3, #7
 80025de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025e0:	4b0c      	ldr	r3, [pc, #48]	@ (8002614 <__NVIC_SetPriorityGrouping+0x44>)
 80025e2:	68db      	ldr	r3, [r3, #12]
 80025e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025e6:	68ba      	ldr	r2, [r7, #8]
 80025e8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80025ec:	4013      	ands	r3, r2
 80025ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025f4:	68bb      	ldr	r3, [r7, #8]
 80025f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025f8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80025fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002600:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002602:	4a04      	ldr	r2, [pc, #16]	@ (8002614 <__NVIC_SetPriorityGrouping+0x44>)
 8002604:	68bb      	ldr	r3, [r7, #8]
 8002606:	60d3      	str	r3, [r2, #12]
}
 8002608:	bf00      	nop
 800260a:	3714      	adds	r7, #20
 800260c:	46bd      	mov	sp, r7
 800260e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002612:	4770      	bx	lr
 8002614:	e000ed00 	.word	0xe000ed00

08002618 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002618:	b480      	push	{r7}
 800261a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800261c:	4b04      	ldr	r3, [pc, #16]	@ (8002630 <__NVIC_GetPriorityGrouping+0x18>)
 800261e:	68db      	ldr	r3, [r3, #12]
 8002620:	0a1b      	lsrs	r3, r3, #8
 8002622:	f003 0307 	and.w	r3, r3, #7
}
 8002626:	4618      	mov	r0, r3
 8002628:	46bd      	mov	sp, r7
 800262a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262e:	4770      	bx	lr
 8002630:	e000ed00 	.word	0xe000ed00

08002634 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002634:	b480      	push	{r7}
 8002636:	b083      	sub	sp, #12
 8002638:	af00      	add	r7, sp, #0
 800263a:	4603      	mov	r3, r0
 800263c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800263e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002642:	2b00      	cmp	r3, #0
 8002644:	db0b      	blt.n	800265e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002646:	79fb      	ldrb	r3, [r7, #7]
 8002648:	f003 021f 	and.w	r2, r3, #31
 800264c:	4907      	ldr	r1, [pc, #28]	@ (800266c <__NVIC_EnableIRQ+0x38>)
 800264e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002652:	095b      	lsrs	r3, r3, #5
 8002654:	2001      	movs	r0, #1
 8002656:	fa00 f202 	lsl.w	r2, r0, r2
 800265a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800265e:	bf00      	nop
 8002660:	370c      	adds	r7, #12
 8002662:	46bd      	mov	sp, r7
 8002664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002668:	4770      	bx	lr
 800266a:	bf00      	nop
 800266c:	e000e100 	.word	0xe000e100

08002670 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002670:	b480      	push	{r7}
 8002672:	b083      	sub	sp, #12
 8002674:	af00      	add	r7, sp, #0
 8002676:	4603      	mov	r3, r0
 8002678:	6039      	str	r1, [r7, #0]
 800267a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800267c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002680:	2b00      	cmp	r3, #0
 8002682:	db0a      	blt.n	800269a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	b2da      	uxtb	r2, r3
 8002688:	490c      	ldr	r1, [pc, #48]	@ (80026bc <__NVIC_SetPriority+0x4c>)
 800268a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800268e:	0112      	lsls	r2, r2, #4
 8002690:	b2d2      	uxtb	r2, r2
 8002692:	440b      	add	r3, r1
 8002694:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002698:	e00a      	b.n	80026b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	b2da      	uxtb	r2, r3
 800269e:	4908      	ldr	r1, [pc, #32]	@ (80026c0 <__NVIC_SetPriority+0x50>)
 80026a0:	79fb      	ldrb	r3, [r7, #7]
 80026a2:	f003 030f 	and.w	r3, r3, #15
 80026a6:	3b04      	subs	r3, #4
 80026a8:	0112      	lsls	r2, r2, #4
 80026aa:	b2d2      	uxtb	r2, r2
 80026ac:	440b      	add	r3, r1
 80026ae:	761a      	strb	r2, [r3, #24]
}
 80026b0:	bf00      	nop
 80026b2:	370c      	adds	r7, #12
 80026b4:	46bd      	mov	sp, r7
 80026b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ba:	4770      	bx	lr
 80026bc:	e000e100 	.word	0xe000e100
 80026c0:	e000ed00 	.word	0xe000ed00

080026c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026c4:	b480      	push	{r7}
 80026c6:	b089      	sub	sp, #36	@ 0x24
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	60f8      	str	r0, [r7, #12]
 80026cc:	60b9      	str	r1, [r7, #8]
 80026ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	f003 0307 	and.w	r3, r3, #7
 80026d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026d8:	69fb      	ldr	r3, [r7, #28]
 80026da:	f1c3 0307 	rsb	r3, r3, #7
 80026de:	2b04      	cmp	r3, #4
 80026e0:	bf28      	it	cs
 80026e2:	2304      	movcs	r3, #4
 80026e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026e6:	69fb      	ldr	r3, [r7, #28]
 80026e8:	3304      	adds	r3, #4
 80026ea:	2b06      	cmp	r3, #6
 80026ec:	d902      	bls.n	80026f4 <NVIC_EncodePriority+0x30>
 80026ee:	69fb      	ldr	r3, [r7, #28]
 80026f0:	3b03      	subs	r3, #3
 80026f2:	e000      	b.n	80026f6 <NVIC_EncodePriority+0x32>
 80026f4:	2300      	movs	r3, #0
 80026f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026f8:	f04f 32ff 	mov.w	r2, #4294967295
 80026fc:	69bb      	ldr	r3, [r7, #24]
 80026fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002702:	43da      	mvns	r2, r3
 8002704:	68bb      	ldr	r3, [r7, #8]
 8002706:	401a      	ands	r2, r3
 8002708:	697b      	ldr	r3, [r7, #20]
 800270a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800270c:	f04f 31ff 	mov.w	r1, #4294967295
 8002710:	697b      	ldr	r3, [r7, #20]
 8002712:	fa01 f303 	lsl.w	r3, r1, r3
 8002716:	43d9      	mvns	r1, r3
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800271c:	4313      	orrs	r3, r2
         );
}
 800271e:	4618      	mov	r0, r3
 8002720:	3724      	adds	r7, #36	@ 0x24
 8002722:	46bd      	mov	sp, r7
 8002724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002728:	4770      	bx	lr
	...

0800272c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b082      	sub	sp, #8
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	3b01      	subs	r3, #1
 8002738:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800273c:	d301      	bcc.n	8002742 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800273e:	2301      	movs	r3, #1
 8002740:	e00f      	b.n	8002762 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002742:	4a0a      	ldr	r2, [pc, #40]	@ (800276c <SysTick_Config+0x40>)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	3b01      	subs	r3, #1
 8002748:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800274a:	210f      	movs	r1, #15
 800274c:	f04f 30ff 	mov.w	r0, #4294967295
 8002750:	f7ff ff8e 	bl	8002670 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002754:	4b05      	ldr	r3, [pc, #20]	@ (800276c <SysTick_Config+0x40>)
 8002756:	2200      	movs	r2, #0
 8002758:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800275a:	4b04      	ldr	r3, [pc, #16]	@ (800276c <SysTick_Config+0x40>)
 800275c:	2207      	movs	r2, #7
 800275e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002760:	2300      	movs	r3, #0
}
 8002762:	4618      	mov	r0, r3
 8002764:	3708      	adds	r7, #8
 8002766:	46bd      	mov	sp, r7
 8002768:	bd80      	pop	{r7, pc}
 800276a:	bf00      	nop
 800276c:	e000e010 	.word	0xe000e010

08002770 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b082      	sub	sp, #8
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002778:	6878      	ldr	r0, [r7, #4]
 800277a:	f7ff ff29 	bl	80025d0 <__NVIC_SetPriorityGrouping>
}
 800277e:	bf00      	nop
 8002780:	3708      	adds	r7, #8
 8002782:	46bd      	mov	sp, r7
 8002784:	bd80      	pop	{r7, pc}

08002786 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002786:	b580      	push	{r7, lr}
 8002788:	b086      	sub	sp, #24
 800278a:	af00      	add	r7, sp, #0
 800278c:	4603      	mov	r3, r0
 800278e:	60b9      	str	r1, [r7, #8]
 8002790:	607a      	str	r2, [r7, #4]
 8002792:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002794:	2300      	movs	r3, #0
 8002796:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002798:	f7ff ff3e 	bl	8002618 <__NVIC_GetPriorityGrouping>
 800279c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800279e:	687a      	ldr	r2, [r7, #4]
 80027a0:	68b9      	ldr	r1, [r7, #8]
 80027a2:	6978      	ldr	r0, [r7, #20]
 80027a4:	f7ff ff8e 	bl	80026c4 <NVIC_EncodePriority>
 80027a8:	4602      	mov	r2, r0
 80027aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027ae:	4611      	mov	r1, r2
 80027b0:	4618      	mov	r0, r3
 80027b2:	f7ff ff5d 	bl	8002670 <__NVIC_SetPriority>
}
 80027b6:	bf00      	nop
 80027b8:	3718      	adds	r7, #24
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd80      	pop	{r7, pc}

080027be <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027be:	b580      	push	{r7, lr}
 80027c0:	b082      	sub	sp, #8
 80027c2:	af00      	add	r7, sp, #0
 80027c4:	4603      	mov	r3, r0
 80027c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027cc:	4618      	mov	r0, r3
 80027ce:	f7ff ff31 	bl	8002634 <__NVIC_EnableIRQ>
}
 80027d2:	bf00      	nop
 80027d4:	3708      	adds	r7, #8
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd80      	pop	{r7, pc}

080027da <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027da:	b580      	push	{r7, lr}
 80027dc:	b082      	sub	sp, #8
 80027de:	af00      	add	r7, sp, #0
 80027e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027e2:	6878      	ldr	r0, [r7, #4]
 80027e4:	f7ff ffa2 	bl	800272c <SysTick_Config>
 80027e8:	4603      	mov	r3, r0
}
 80027ea:	4618      	mov	r0, r3
 80027ec:	3708      	adds	r7, #8
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}

080027f2 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80027f2:	b580      	push	{r7, lr}
 80027f4:	b082      	sub	sp, #8
 80027f6:	af00      	add	r7, sp, #0
 80027f8:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d101      	bne.n	8002804 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8002800:	2301      	movs	r3, #1
 8002802:	e014      	b.n	800282e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	791b      	ldrb	r3, [r3, #4]
 8002808:	b2db      	uxtb	r3, r3
 800280a:	2b00      	cmp	r3, #0
 800280c:	d105      	bne.n	800281a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	2200      	movs	r2, #0
 8002812:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002814:	6878      	ldr	r0, [r7, #4]
 8002816:	f7fe ff99 	bl	800174c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2202      	movs	r2, #2
 800281e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2200      	movs	r2, #0
 8002824:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	2201      	movs	r2, #1
 800282a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800282c:	2300      	movs	r3, #0
}
 800282e:	4618      	mov	r0, r3
 8002830:	3708      	adds	r7, #8
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}
	...

08002838 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b086      	sub	sp, #24
 800283c:	af00      	add	r7, sp, #0
 800283e:	60f8      	str	r0, [r7, #12]
 8002840:	60b9      	str	r1, [r7, #8]
 8002842:	607a      	str	r2, [r7, #4]
 8002844:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002846:	2301      	movs	r3, #1
 8002848:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpreg;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	2b00      	cmp	r3, #0
 800284e:	d101      	bne.n	8002854 <HAL_DAC_Start_DMA+0x1c>
  {
    return HAL_ERROR;
 8002850:	2301      	movs	r3, #1
 8002852:	e0a2      	b.n	800299a <HAL_DAC_Start_DMA+0x162>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	795b      	ldrb	r3, [r3, #5]
 8002858:	2b01      	cmp	r3, #1
 800285a:	d101      	bne.n	8002860 <HAL_DAC_Start_DMA+0x28>
 800285c:	2302      	movs	r3, #2
 800285e:	e09c      	b.n	800299a <HAL_DAC_Start_DMA+0x162>
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	2201      	movs	r2, #1
 8002864:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	2202      	movs	r2, #2
 800286a:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 800286c:	68bb      	ldr	r3, [r7, #8]
 800286e:	2b00      	cmp	r3, #0
 8002870:	d129      	bne.n	80028c6 <HAL_DAC_Start_DMA+0x8e>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	689b      	ldr	r3, [r3, #8]
 8002876:	4a4b      	ldr	r2, [pc, #300]	@ (80029a4 <HAL_DAC_Start_DMA+0x16c>)
 8002878:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	689b      	ldr	r3, [r3, #8]
 800287e:	4a4a      	ldr	r2, [pc, #296]	@ (80029a8 <HAL_DAC_Start_DMA+0x170>)
 8002880:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	689b      	ldr	r3, [r3, #8]
 8002886:	4a49      	ldr	r2, [pc, #292]	@ (80029ac <HAL_DAC_Start_DMA+0x174>)
 8002888:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	681a      	ldr	r2, [r3, #0]
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002898:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 800289a:	6a3b      	ldr	r3, [r7, #32]
 800289c:	2b00      	cmp	r3, #0
 800289e:	d003      	beq.n	80028a8 <HAL_DAC_Start_DMA+0x70>
 80028a0:	6a3b      	ldr	r3, [r7, #32]
 80028a2:	2b04      	cmp	r3, #4
 80028a4:	d005      	beq.n	80028b2 <HAL_DAC_Start_DMA+0x7a>
 80028a6:	e009      	b.n	80028bc <HAL_DAC_Start_DMA+0x84>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	3308      	adds	r3, #8
 80028ae:	613b      	str	r3, [r7, #16]
        break;
 80028b0:	e033      	b.n	800291a <HAL_DAC_Start_DMA+0xe2>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	330c      	adds	r3, #12
 80028b8:	613b      	str	r3, [r7, #16]
        break;
 80028ba:	e02e      	b.n	800291a <HAL_DAC_Start_DMA+0xe2>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	3310      	adds	r3, #16
 80028c2:	613b      	str	r3, [r7, #16]
        break;
 80028c4:	e029      	b.n	800291a <HAL_DAC_Start_DMA+0xe2>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	68db      	ldr	r3, [r3, #12]
 80028ca:	4a39      	ldr	r2, [pc, #228]	@ (80029b0 <HAL_DAC_Start_DMA+0x178>)
 80028cc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	68db      	ldr	r3, [r3, #12]
 80028d2:	4a38      	ldr	r2, [pc, #224]	@ (80029b4 <HAL_DAC_Start_DMA+0x17c>)
 80028d4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	68db      	ldr	r3, [r3, #12]
 80028da:	4a37      	ldr	r2, [pc, #220]	@ (80029b8 <HAL_DAC_Start_DMA+0x180>)
 80028dc:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	681a      	ldr	r2, [r3, #0]
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80028ec:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 80028ee:	6a3b      	ldr	r3, [r7, #32]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d003      	beq.n	80028fc <HAL_DAC_Start_DMA+0xc4>
 80028f4:	6a3b      	ldr	r3, [r7, #32]
 80028f6:	2b04      	cmp	r3, #4
 80028f8:	d005      	beq.n	8002906 <HAL_DAC_Start_DMA+0xce>
 80028fa:	e009      	b.n	8002910 <HAL_DAC_Start_DMA+0xd8>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	3314      	adds	r3, #20
 8002902:	613b      	str	r3, [r7, #16]
        break;
 8002904:	e009      	b.n	800291a <HAL_DAC_Start_DMA+0xe2>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	3318      	adds	r3, #24
 800290c:	613b      	str	r3, [r7, #16]
        break;
 800290e:	e004      	b.n	800291a <HAL_DAC_Start_DMA+0xe2>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	331c      	adds	r3, #28
 8002916:	613b      	str	r3, [r7, #16]
        break;
 8002918:	bf00      	nop
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */
  if (Channel == DAC_CHANNEL_1)
 800291a:	68bb      	ldr	r3, [r7, #8]
 800291c:	2b00      	cmp	r3, #0
 800291e:	d111      	bne.n	8002944 <HAL_DAC_Start_DMA+0x10c>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	681a      	ldr	r2, [r3, #0]
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800292e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	6898      	ldr	r0, [r3, #8]
 8002934:	6879      	ldr	r1, [r7, #4]
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	693a      	ldr	r2, [r7, #16]
 800293a:	f000 f9ef 	bl	8002d1c <HAL_DMA_Start_IT>
 800293e:	4603      	mov	r3, r0
 8002940:	75fb      	strb	r3, [r7, #23]
 8002942:	e010      	b.n	8002966 <HAL_DAC_Start_DMA+0x12e>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	681a      	ldr	r2, [r3, #0]
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8002952:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	68d8      	ldr	r0, [r3, #12]
 8002958:	6879      	ldr	r1, [r7, #4]
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	693a      	ldr	r2, [r7, #16]
 800295e:	f000 f9dd 	bl	8002d1c <HAL_DMA_Start_IT>
 8002962:	4603      	mov	r3, r0
 8002964:	75fb      	strb	r3, [r7, #23]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	2200      	movs	r2, #0
 800296a:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 800296c:	7dfb      	ldrb	r3, [r7, #23]
 800296e:	2b00      	cmp	r3, #0
 8002970:	d10c      	bne.n	800298c <HAL_DAC_Start_DMA+0x154>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	6819      	ldr	r1, [r3, #0]
 8002978:	68bb      	ldr	r3, [r7, #8]
 800297a:	f003 0310 	and.w	r3, r3, #16
 800297e:	2201      	movs	r2, #1
 8002980:	409a      	lsls	r2, r3
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	430a      	orrs	r2, r1
 8002988:	601a      	str	r2, [r3, #0]
 800298a:	e005      	b.n	8002998 <HAL_DAC_Start_DMA+0x160>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	691b      	ldr	r3, [r3, #16]
 8002990:	f043 0204 	orr.w	r2, r3, #4
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8002998:	7dfb      	ldrb	r3, [r7, #23]
}
 800299a:	4618      	mov	r0, r3
 800299c:	3718      	adds	r7, #24
 800299e:	46bd      	mov	sp, r7
 80029a0:	bd80      	pop	{r7, pc}
 80029a2:	bf00      	nop
 80029a4:	08002aab 	.word	0x08002aab
 80029a8:	08002acd 	.word	0x08002acd
 80029ac:	08002ae9 	.word	0x08002ae9
 80029b0:	08002b53 	.word	0x08002b53
 80029b4:	08002b75 	.word	0x08002b75
 80029b8:	08002b91 	.word	0x08002b91

080029bc <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80029bc:	b480      	push	{r7}
 80029be:	b083      	sub	sp, #12
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 80029c4:	bf00      	nop
 80029c6:	370c      	adds	r7, #12
 80029c8:	46bd      	mov	sp, r7
 80029ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ce:	4770      	bx	lr

080029d0 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b083      	sub	sp, #12
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 80029d8:	bf00      	nop
 80029da:	370c      	adds	r7, #12
 80029dc:	46bd      	mov	sp, r7
 80029de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e2:	4770      	bx	lr

080029e4 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80029e4:	b480      	push	{r7}
 80029e6:	b083      	sub	sp, #12
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 80029ec:	bf00      	nop
 80029ee:	370c      	adds	r7, #12
 80029f0:	46bd      	mov	sp, r7
 80029f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f6:	4770      	bx	lr

080029f8 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80029f8:	b480      	push	{r7}
 80029fa:	b089      	sub	sp, #36	@ 0x24
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	60f8      	str	r0, [r7, #12]
 8002a00:	60b9      	str	r1, [r7, #8]
 8002a02:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a04:	2300      	movs	r3, #0
 8002a06:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d002      	beq.n	8002a14 <HAL_DAC_ConfigChannel+0x1c>
 8002a0e:	68bb      	ldr	r3, [r7, #8]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d101      	bne.n	8002a18 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8002a14:	2301      	movs	r3, #1
 8002a16:	e042      	b.n	8002a9e <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	795b      	ldrb	r3, [r3, #5]
 8002a1c:	2b01      	cmp	r3, #1
 8002a1e:	d101      	bne.n	8002a24 <HAL_DAC_ConfigChannel+0x2c>
 8002a20:	2302      	movs	r3, #2
 8002a22:	e03c      	b.n	8002a9e <HAL_DAC_ConfigChannel+0xa6>
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	2201      	movs	r2, #1
 8002a28:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	2202      	movs	r2, #2
 8002a2e:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	f003 0310 	and.w	r3, r3, #16
 8002a3e:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8002a42:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 8002a46:	43db      	mvns	r3, r3
 8002a48:	69ba      	ldr	r2, [r7, #24]
 8002a4a:	4013      	ands	r3, r2
 8002a4c:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8002a4e:	68bb      	ldr	r3, [r7, #8]
 8002a50:	681a      	ldr	r2, [r3, #0]
 8002a52:	68bb      	ldr	r3, [r7, #8]
 8002a54:	685b      	ldr	r3, [r3, #4]
 8002a56:	4313      	orrs	r3, r2
 8002a58:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	f003 0310 	and.w	r3, r3, #16
 8002a60:	697a      	ldr	r2, [r7, #20]
 8002a62:	fa02 f303 	lsl.w	r3, r2, r3
 8002a66:	69ba      	ldr	r2, [r7, #24]
 8002a68:	4313      	orrs	r3, r2
 8002a6a:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	69ba      	ldr	r2, [r7, #24]
 8002a72:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	6819      	ldr	r1, [r3, #0]
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	f003 0310 	and.w	r3, r3, #16
 8002a80:	22c0      	movs	r2, #192	@ 0xc0
 8002a82:	fa02 f303 	lsl.w	r3, r2, r3
 8002a86:	43da      	mvns	r2, r3
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	400a      	ands	r2, r1
 8002a8e:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	2201      	movs	r2, #1
 8002a94:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	2200      	movs	r2, #0
 8002a9a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8002a9c:	7ffb      	ldrb	r3, [r7, #31]
}
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	3724      	adds	r7, #36	@ 0x24
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa8:	4770      	bx	lr

08002aaa <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8002aaa:	b580      	push	{r7, lr}
 8002aac:	b084      	sub	sp, #16
 8002aae:	af00      	add	r7, sp, #0
 8002ab0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ab6:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8002ab8:	68f8      	ldr	r0, [r7, #12]
 8002aba:	f7ff ff7f 	bl	80029bc <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	2201      	movs	r2, #1
 8002ac2:	711a      	strb	r2, [r3, #4]
}
 8002ac4:	bf00      	nop
 8002ac6:	3710      	adds	r7, #16
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	bd80      	pop	{r7, pc}

08002acc <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b084      	sub	sp, #16
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ad8:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8002ada:	68f8      	ldr	r0, [r7, #12]
 8002adc:	f7ff ff78 	bl	80029d0 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002ae0:	bf00      	nop
 8002ae2:	3710      	adds	r7, #16
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	bd80      	pop	{r7, pc}

08002ae8 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b084      	sub	sp, #16
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002af4:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	691b      	ldr	r3, [r3, #16]
 8002afa:	f043 0204 	orr.w	r2, r3, #4
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8002b02:	68f8      	ldr	r0, [r7, #12]
 8002b04:	f7ff ff6e 	bl	80029e4 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	2201      	movs	r2, #1
 8002b0c:	711a      	strb	r2, [r3, #4]
}
 8002b0e:	bf00      	nop
 8002b10:	3710      	adds	r7, #16
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}

08002b16 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002b16:	b480      	push	{r7}
 8002b18:	b083      	sub	sp, #12
 8002b1a:	af00      	add	r7, sp, #0
 8002b1c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8002b1e:	bf00      	nop
 8002b20:	370c      	adds	r7, #12
 8002b22:	46bd      	mov	sp, r7
 8002b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b28:	4770      	bx	lr

08002b2a <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002b2a:	b480      	push	{r7}
 8002b2c:	b083      	sub	sp, #12
 8002b2e:	af00      	add	r7, sp, #0
 8002b30:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8002b32:	bf00      	nop
 8002b34:	370c      	adds	r7, #12
 8002b36:	46bd      	mov	sp, r7
 8002b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3c:	4770      	bx	lr

08002b3e <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002b3e:	b480      	push	{r7}
 8002b40:	b083      	sub	sp, #12
 8002b42:	af00      	add	r7, sp, #0
 8002b44:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8002b46:	bf00      	nop
 8002b48:	370c      	adds	r7, #12
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b50:	4770      	bx	lr

08002b52 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8002b52:	b580      	push	{r7, lr}
 8002b54:	b084      	sub	sp, #16
 8002b56:	af00      	add	r7, sp, #0
 8002b58:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b5e:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8002b60:	68f8      	ldr	r0, [r7, #12]
 8002b62:	f7ff ffd8 	bl	8002b16 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	2201      	movs	r2, #1
 8002b6a:	711a      	strb	r2, [r3, #4]
}
 8002b6c:	bf00      	nop
 8002b6e:	3710      	adds	r7, #16
 8002b70:	46bd      	mov	sp, r7
 8002b72:	bd80      	pop	{r7, pc}

08002b74 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b084      	sub	sp, #16
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b80:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8002b82:	68f8      	ldr	r0, [r7, #12]
 8002b84:	f7ff ffd1 	bl	8002b2a <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002b88:	bf00      	nop
 8002b8a:	3710      	adds	r7, #16
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	bd80      	pop	{r7, pc}

08002b90 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b084      	sub	sp, #16
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b9c:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	691b      	ldr	r3, [r3, #16]
 8002ba2:	f043 0204 	orr.w	r2, r3, #4
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8002baa:	68f8      	ldr	r0, [r7, #12]
 8002bac:	f7ff ffc7 	bl	8002b3e <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	2201      	movs	r2, #1
 8002bb4:	711a      	strb	r2, [r3, #4]
}
 8002bb6:	bf00      	nop
 8002bb8:	3710      	adds	r7, #16
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bd80      	pop	{r7, pc}
	...

08002bc0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b086      	sub	sp, #24
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002bc8:	2300      	movs	r3, #0
 8002bca:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002bcc:	f7ff f854 	bl	8001c78 <HAL_GetTick>
 8002bd0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d101      	bne.n	8002bdc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002bd8:	2301      	movs	r3, #1
 8002bda:	e099      	b.n	8002d10 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2202      	movs	r2, #2
 8002be0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2200      	movs	r2, #0
 8002be8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	681a      	ldr	r2, [r3, #0]
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f022 0201 	bic.w	r2, r2, #1
 8002bfa:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002bfc:	e00f      	b.n	8002c1e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002bfe:	f7ff f83b 	bl	8001c78 <HAL_GetTick>
 8002c02:	4602      	mov	r2, r0
 8002c04:	693b      	ldr	r3, [r7, #16]
 8002c06:	1ad3      	subs	r3, r2, r3
 8002c08:	2b05      	cmp	r3, #5
 8002c0a:	d908      	bls.n	8002c1e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2220      	movs	r2, #32
 8002c10:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	2203      	movs	r2, #3
 8002c16:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002c1a:	2303      	movs	r3, #3
 8002c1c:	e078      	b.n	8002d10 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f003 0301 	and.w	r3, r3, #1
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d1e8      	bne.n	8002bfe <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002c34:	697a      	ldr	r2, [r7, #20]
 8002c36:	4b38      	ldr	r3, [pc, #224]	@ (8002d18 <HAL_DMA_Init+0x158>)
 8002c38:	4013      	ands	r3, r2
 8002c3a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	685a      	ldr	r2, [r3, #4]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	689b      	ldr	r3, [r3, #8]
 8002c44:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002c4a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	691b      	ldr	r3, [r3, #16]
 8002c50:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c56:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	699b      	ldr	r3, [r3, #24]
 8002c5c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c62:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6a1b      	ldr	r3, [r3, #32]
 8002c68:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002c6a:	697a      	ldr	r2, [r7, #20]
 8002c6c:	4313      	orrs	r3, r2
 8002c6e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c74:	2b04      	cmp	r3, #4
 8002c76:	d107      	bne.n	8002c88 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c80:	4313      	orrs	r3, r2
 8002c82:	697a      	ldr	r2, [r7, #20]
 8002c84:	4313      	orrs	r3, r2
 8002c86:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	697a      	ldr	r2, [r7, #20]
 8002c8e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	695b      	ldr	r3, [r3, #20]
 8002c96:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002c98:	697b      	ldr	r3, [r7, #20]
 8002c9a:	f023 0307 	bic.w	r3, r3, #7
 8002c9e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ca4:	697a      	ldr	r2, [r7, #20]
 8002ca6:	4313      	orrs	r3, r2
 8002ca8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cae:	2b04      	cmp	r3, #4
 8002cb0:	d117      	bne.n	8002ce2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cb6:	697a      	ldr	r2, [r7, #20]
 8002cb8:	4313      	orrs	r3, r2
 8002cba:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d00e      	beq.n	8002ce2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002cc4:	6878      	ldr	r0, [r7, #4]
 8002cc6:	f000 fa6f 	bl	80031a8 <DMA_CheckFifoParam>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d008      	beq.n	8002ce2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2240      	movs	r2, #64	@ 0x40
 8002cd4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2201      	movs	r2, #1
 8002cda:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002cde:	2301      	movs	r3, #1
 8002ce0:	e016      	b.n	8002d10 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	697a      	ldr	r2, [r7, #20]
 8002ce8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002cea:	6878      	ldr	r0, [r7, #4]
 8002cec:	f000 fa26 	bl	800313c <DMA_CalcBaseAndBitshift>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cf8:	223f      	movs	r2, #63	@ 0x3f
 8002cfa:	409a      	lsls	r2, r3
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2200      	movs	r2, #0
 8002d04:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	2201      	movs	r2, #1
 8002d0a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002d0e:	2300      	movs	r3, #0
}
 8002d10:	4618      	mov	r0, r3
 8002d12:	3718      	adds	r7, #24
 8002d14:	46bd      	mov	sp, r7
 8002d16:	bd80      	pop	{r7, pc}
 8002d18:	f010803f 	.word	0xf010803f

08002d1c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b086      	sub	sp, #24
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	60f8      	str	r0, [r7, #12]
 8002d24:	60b9      	str	r1, [r7, #8]
 8002d26:	607a      	str	r2, [r7, #4]
 8002d28:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d32:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002d3a:	2b01      	cmp	r3, #1
 8002d3c:	d101      	bne.n	8002d42 <HAL_DMA_Start_IT+0x26>
 8002d3e:	2302      	movs	r3, #2
 8002d40:	e040      	b.n	8002dc4 <HAL_DMA_Start_IT+0xa8>
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	2201      	movs	r2, #1
 8002d46:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002d50:	b2db      	uxtb	r3, r3
 8002d52:	2b01      	cmp	r3, #1
 8002d54:	d12f      	bne.n	8002db6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	2202      	movs	r2, #2
 8002d5a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	2200      	movs	r2, #0
 8002d62:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	687a      	ldr	r2, [r7, #4]
 8002d68:	68b9      	ldr	r1, [r7, #8]
 8002d6a:	68f8      	ldr	r0, [r7, #12]
 8002d6c:	f000 f9b8 	bl	80030e0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d74:	223f      	movs	r2, #63	@ 0x3f
 8002d76:	409a      	lsls	r2, r3
 8002d78:	693b      	ldr	r3, [r7, #16]
 8002d7a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	681a      	ldr	r2, [r3, #0]
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f042 0216 	orr.w	r2, r2, #22
 8002d8a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d007      	beq.n	8002da4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	681a      	ldr	r2, [r3, #0]
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f042 0208 	orr.w	r2, r2, #8
 8002da2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	681a      	ldr	r2, [r3, #0]
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f042 0201 	orr.w	r2, r2, #1
 8002db2:	601a      	str	r2, [r3, #0]
 8002db4:	e005      	b.n	8002dc2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	2200      	movs	r2, #0
 8002dba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002dbe:	2302      	movs	r3, #2
 8002dc0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002dc2:	7dfb      	ldrb	r3, [r7, #23]
}
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	3718      	adds	r7, #24
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	bd80      	pop	{r7, pc}

08002dcc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b086      	sub	sp, #24
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002dd8:	4b8e      	ldr	r3, [pc, #568]	@ (8003014 <HAL_DMA_IRQHandler+0x248>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4a8e      	ldr	r2, [pc, #568]	@ (8003018 <HAL_DMA_IRQHandler+0x24c>)
 8002dde:	fba2 2303 	umull	r2, r3, r2, r3
 8002de2:	0a9b      	lsrs	r3, r3, #10
 8002de4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dea:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002dec:	693b      	ldr	r3, [r7, #16]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002df6:	2208      	movs	r2, #8
 8002df8:	409a      	lsls	r2, r3
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	4013      	ands	r3, r2
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d01a      	beq.n	8002e38 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f003 0304 	and.w	r3, r3, #4
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d013      	beq.n	8002e38 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	681a      	ldr	r2, [r3, #0]
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f022 0204 	bic.w	r2, r2, #4
 8002e1e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e24:	2208      	movs	r2, #8
 8002e26:	409a      	lsls	r2, r3
 8002e28:	693b      	ldr	r3, [r7, #16]
 8002e2a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e30:	f043 0201 	orr.w	r2, r3, #1
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e3c:	2201      	movs	r2, #1
 8002e3e:	409a      	lsls	r2, r3
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	4013      	ands	r3, r2
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d012      	beq.n	8002e6e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	695b      	ldr	r3, [r3, #20]
 8002e4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d00b      	beq.n	8002e6e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e5a:	2201      	movs	r2, #1
 8002e5c:	409a      	lsls	r2, r3
 8002e5e:	693b      	ldr	r3, [r7, #16]
 8002e60:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e66:	f043 0202 	orr.w	r2, r3, #2
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e72:	2204      	movs	r2, #4
 8002e74:	409a      	lsls	r2, r3
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	4013      	ands	r3, r2
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d012      	beq.n	8002ea4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f003 0302 	and.w	r3, r3, #2
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d00b      	beq.n	8002ea4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e90:	2204      	movs	r2, #4
 8002e92:	409a      	lsls	r2, r3
 8002e94:	693b      	ldr	r3, [r7, #16]
 8002e96:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e9c:	f043 0204 	orr.w	r2, r3, #4
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ea8:	2210      	movs	r2, #16
 8002eaa:	409a      	lsls	r2, r3
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	4013      	ands	r3, r2
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d043      	beq.n	8002f3c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f003 0308 	and.w	r3, r3, #8
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d03c      	beq.n	8002f3c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ec6:	2210      	movs	r2, #16
 8002ec8:	409a      	lsls	r2, r3
 8002eca:	693b      	ldr	r3, [r7, #16]
 8002ecc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d018      	beq.n	8002f0e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d108      	bne.n	8002efc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d024      	beq.n	8002f3c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ef6:	6878      	ldr	r0, [r7, #4]
 8002ef8:	4798      	blx	r3
 8002efa:	e01f      	b.n	8002f3c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d01b      	beq.n	8002f3c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f08:	6878      	ldr	r0, [r7, #4]
 8002f0a:	4798      	blx	r3
 8002f0c:	e016      	b.n	8002f3c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d107      	bne.n	8002f2c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	681a      	ldr	r2, [r3, #0]
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f022 0208 	bic.w	r2, r2, #8
 8002f2a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d003      	beq.n	8002f3c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f38:	6878      	ldr	r0, [r7, #4]
 8002f3a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f40:	2220      	movs	r2, #32
 8002f42:	409a      	lsls	r2, r3
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	4013      	ands	r3, r2
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	f000 808f 	beq.w	800306c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f003 0310 	and.w	r3, r3, #16
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	f000 8087 	beq.w	800306c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f62:	2220      	movs	r2, #32
 8002f64:	409a      	lsls	r2, r3
 8002f66:	693b      	ldr	r3, [r7, #16]
 8002f68:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002f70:	b2db      	uxtb	r3, r3
 8002f72:	2b05      	cmp	r3, #5
 8002f74:	d136      	bne.n	8002fe4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	681a      	ldr	r2, [r3, #0]
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f022 0216 	bic.w	r2, r2, #22
 8002f84:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	695a      	ldr	r2, [r3, #20]
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002f94:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d103      	bne.n	8002fa6 <HAL_DMA_IRQHandler+0x1da>
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d007      	beq.n	8002fb6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	681a      	ldr	r2, [r3, #0]
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f022 0208 	bic.w	r2, r2, #8
 8002fb4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fba:	223f      	movs	r2, #63	@ 0x3f
 8002fbc:	409a      	lsls	r2, r3
 8002fbe:	693b      	ldr	r3, [r7, #16]
 8002fc0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2201      	movs	r2, #1
 8002fc6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2200      	movs	r2, #0
 8002fce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d07e      	beq.n	80030d8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002fde:	6878      	ldr	r0, [r7, #4]
 8002fe0:	4798      	blx	r3
        }
        return;
 8002fe2:	e079      	b.n	80030d8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d01d      	beq.n	800302e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d10d      	bne.n	800301c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003004:	2b00      	cmp	r3, #0
 8003006:	d031      	beq.n	800306c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800300c:	6878      	ldr	r0, [r7, #4]
 800300e:	4798      	blx	r3
 8003010:	e02c      	b.n	800306c <HAL_DMA_IRQHandler+0x2a0>
 8003012:	bf00      	nop
 8003014:	20000000 	.word	0x20000000
 8003018:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003020:	2b00      	cmp	r3, #0
 8003022:	d023      	beq.n	800306c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003028:	6878      	ldr	r0, [r7, #4]
 800302a:	4798      	blx	r3
 800302c:	e01e      	b.n	800306c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003038:	2b00      	cmp	r3, #0
 800303a:	d10f      	bne.n	800305c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	681a      	ldr	r2, [r3, #0]
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f022 0210 	bic.w	r2, r2, #16
 800304a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2201      	movs	r2, #1
 8003050:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2200      	movs	r2, #0
 8003058:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003060:	2b00      	cmp	r3, #0
 8003062:	d003      	beq.n	800306c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003068:	6878      	ldr	r0, [r7, #4]
 800306a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003070:	2b00      	cmp	r3, #0
 8003072:	d032      	beq.n	80030da <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003078:	f003 0301 	and.w	r3, r3, #1
 800307c:	2b00      	cmp	r3, #0
 800307e:	d022      	beq.n	80030c6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2205      	movs	r2, #5
 8003084:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	681a      	ldr	r2, [r3, #0]
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f022 0201 	bic.w	r2, r2, #1
 8003096:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003098:	68bb      	ldr	r3, [r7, #8]
 800309a:	3301      	adds	r3, #1
 800309c:	60bb      	str	r3, [r7, #8]
 800309e:	697a      	ldr	r2, [r7, #20]
 80030a0:	429a      	cmp	r2, r3
 80030a2:	d307      	bcc.n	80030b4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f003 0301 	and.w	r3, r3, #1
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d1f2      	bne.n	8003098 <HAL_DMA_IRQHandler+0x2cc>
 80030b2:	e000      	b.n	80030b6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80030b4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2201      	movs	r2, #1
 80030ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2200      	movs	r2, #0
 80030c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d005      	beq.n	80030da <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030d2:	6878      	ldr	r0, [r7, #4]
 80030d4:	4798      	blx	r3
 80030d6:	e000      	b.n	80030da <HAL_DMA_IRQHandler+0x30e>
        return;
 80030d8:	bf00      	nop
    }
  }
}
 80030da:	3718      	adds	r7, #24
 80030dc:	46bd      	mov	sp, r7
 80030de:	bd80      	pop	{r7, pc}

080030e0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80030e0:	b480      	push	{r7}
 80030e2:	b085      	sub	sp, #20
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	60f8      	str	r0, [r7, #12]
 80030e8:	60b9      	str	r1, [r7, #8]
 80030ea:	607a      	str	r2, [r7, #4]
 80030ec:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	681a      	ldr	r2, [r3, #0]
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80030fc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	683a      	ldr	r2, [r7, #0]
 8003104:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	689b      	ldr	r3, [r3, #8]
 800310a:	2b40      	cmp	r3, #64	@ 0x40
 800310c:	d108      	bne.n	8003120 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	687a      	ldr	r2, [r7, #4]
 8003114:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	68ba      	ldr	r2, [r7, #8]
 800311c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800311e:	e007      	b.n	8003130 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	68ba      	ldr	r2, [r7, #8]
 8003126:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	687a      	ldr	r2, [r7, #4]
 800312e:	60da      	str	r2, [r3, #12]
}
 8003130:	bf00      	nop
 8003132:	3714      	adds	r7, #20
 8003134:	46bd      	mov	sp, r7
 8003136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313a:	4770      	bx	lr

0800313c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800313c:	b480      	push	{r7}
 800313e:	b085      	sub	sp, #20
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	b2db      	uxtb	r3, r3
 800314a:	3b10      	subs	r3, #16
 800314c:	4a14      	ldr	r2, [pc, #80]	@ (80031a0 <DMA_CalcBaseAndBitshift+0x64>)
 800314e:	fba2 2303 	umull	r2, r3, r2, r3
 8003152:	091b      	lsrs	r3, r3, #4
 8003154:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003156:	4a13      	ldr	r2, [pc, #76]	@ (80031a4 <DMA_CalcBaseAndBitshift+0x68>)
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	4413      	add	r3, r2
 800315c:	781b      	ldrb	r3, [r3, #0]
 800315e:	461a      	mov	r2, r3
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	2b03      	cmp	r3, #3
 8003168:	d909      	bls.n	800317e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003172:	f023 0303 	bic.w	r3, r3, #3
 8003176:	1d1a      	adds	r2, r3, #4
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	659a      	str	r2, [r3, #88]	@ 0x58
 800317c:	e007      	b.n	800318e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003186:	f023 0303 	bic.w	r3, r3, #3
 800318a:	687a      	ldr	r2, [r7, #4]
 800318c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003192:	4618      	mov	r0, r3
 8003194:	3714      	adds	r7, #20
 8003196:	46bd      	mov	sp, r7
 8003198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319c:	4770      	bx	lr
 800319e:	bf00      	nop
 80031a0:	aaaaaaab 	.word	0xaaaaaaab
 80031a4:	0800bd14 	.word	0x0800bd14

080031a8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80031a8:	b480      	push	{r7}
 80031aa:	b085      	sub	sp, #20
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80031b0:	2300      	movs	r3, #0
 80031b2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031b8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	699b      	ldr	r3, [r3, #24]
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d11f      	bne.n	8003202 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80031c2:	68bb      	ldr	r3, [r7, #8]
 80031c4:	2b03      	cmp	r3, #3
 80031c6:	d856      	bhi.n	8003276 <DMA_CheckFifoParam+0xce>
 80031c8:	a201      	add	r2, pc, #4	@ (adr r2, 80031d0 <DMA_CheckFifoParam+0x28>)
 80031ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031ce:	bf00      	nop
 80031d0:	080031e1 	.word	0x080031e1
 80031d4:	080031f3 	.word	0x080031f3
 80031d8:	080031e1 	.word	0x080031e1
 80031dc:	08003277 	.word	0x08003277
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031e4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d046      	beq.n	800327a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80031ec:	2301      	movs	r3, #1
 80031ee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031f0:	e043      	b.n	800327a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031f6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80031fa:	d140      	bne.n	800327e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80031fc:	2301      	movs	r3, #1
 80031fe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003200:	e03d      	b.n	800327e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	699b      	ldr	r3, [r3, #24]
 8003206:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800320a:	d121      	bne.n	8003250 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800320c:	68bb      	ldr	r3, [r7, #8]
 800320e:	2b03      	cmp	r3, #3
 8003210:	d837      	bhi.n	8003282 <DMA_CheckFifoParam+0xda>
 8003212:	a201      	add	r2, pc, #4	@ (adr r2, 8003218 <DMA_CheckFifoParam+0x70>)
 8003214:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003218:	08003229 	.word	0x08003229
 800321c:	0800322f 	.word	0x0800322f
 8003220:	08003229 	.word	0x08003229
 8003224:	08003241 	.word	0x08003241
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003228:	2301      	movs	r3, #1
 800322a:	73fb      	strb	r3, [r7, #15]
      break;
 800322c:	e030      	b.n	8003290 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003232:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003236:	2b00      	cmp	r3, #0
 8003238:	d025      	beq.n	8003286 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800323a:	2301      	movs	r3, #1
 800323c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800323e:	e022      	b.n	8003286 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003244:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003248:	d11f      	bne.n	800328a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800324a:	2301      	movs	r3, #1
 800324c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800324e:	e01c      	b.n	800328a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003250:	68bb      	ldr	r3, [r7, #8]
 8003252:	2b02      	cmp	r3, #2
 8003254:	d903      	bls.n	800325e <DMA_CheckFifoParam+0xb6>
 8003256:	68bb      	ldr	r3, [r7, #8]
 8003258:	2b03      	cmp	r3, #3
 800325a:	d003      	beq.n	8003264 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800325c:	e018      	b.n	8003290 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800325e:	2301      	movs	r3, #1
 8003260:	73fb      	strb	r3, [r7, #15]
      break;
 8003262:	e015      	b.n	8003290 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003268:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800326c:	2b00      	cmp	r3, #0
 800326e:	d00e      	beq.n	800328e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003270:	2301      	movs	r3, #1
 8003272:	73fb      	strb	r3, [r7, #15]
      break;
 8003274:	e00b      	b.n	800328e <DMA_CheckFifoParam+0xe6>
      break;
 8003276:	bf00      	nop
 8003278:	e00a      	b.n	8003290 <DMA_CheckFifoParam+0xe8>
      break;
 800327a:	bf00      	nop
 800327c:	e008      	b.n	8003290 <DMA_CheckFifoParam+0xe8>
      break;
 800327e:	bf00      	nop
 8003280:	e006      	b.n	8003290 <DMA_CheckFifoParam+0xe8>
      break;
 8003282:	bf00      	nop
 8003284:	e004      	b.n	8003290 <DMA_CheckFifoParam+0xe8>
      break;
 8003286:	bf00      	nop
 8003288:	e002      	b.n	8003290 <DMA_CheckFifoParam+0xe8>
      break;   
 800328a:	bf00      	nop
 800328c:	e000      	b.n	8003290 <DMA_CheckFifoParam+0xe8>
      break;
 800328e:	bf00      	nop
    }
  } 
  
  return status; 
 8003290:	7bfb      	ldrb	r3, [r7, #15]
}
 8003292:	4618      	mov	r0, r3
 8003294:	3714      	adds	r7, #20
 8003296:	46bd      	mov	sp, r7
 8003298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329c:	4770      	bx	lr
 800329e:	bf00      	nop

080032a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80032a0:	b480      	push	{r7}
 80032a2:	b089      	sub	sp, #36	@ 0x24
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
 80032a8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80032aa:	2300      	movs	r3, #0
 80032ac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80032ae:	2300      	movs	r3, #0
 80032b0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80032b2:	2300      	movs	r3, #0
 80032b4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80032b6:	2300      	movs	r3, #0
 80032b8:	61fb      	str	r3, [r7, #28]
 80032ba:	e16b      	b.n	8003594 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80032bc:	2201      	movs	r2, #1
 80032be:	69fb      	ldr	r3, [r7, #28]
 80032c0:	fa02 f303 	lsl.w	r3, r2, r3
 80032c4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	697a      	ldr	r2, [r7, #20]
 80032cc:	4013      	ands	r3, r2
 80032ce:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80032d0:	693a      	ldr	r2, [r7, #16]
 80032d2:	697b      	ldr	r3, [r7, #20]
 80032d4:	429a      	cmp	r2, r3
 80032d6:	f040 815a 	bne.w	800358e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	685b      	ldr	r3, [r3, #4]
 80032de:	f003 0303 	and.w	r3, r3, #3
 80032e2:	2b01      	cmp	r3, #1
 80032e4:	d005      	beq.n	80032f2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80032ee:	2b02      	cmp	r3, #2
 80032f0:	d130      	bne.n	8003354 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	689b      	ldr	r3, [r3, #8]
 80032f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80032f8:	69fb      	ldr	r3, [r7, #28]
 80032fa:	005b      	lsls	r3, r3, #1
 80032fc:	2203      	movs	r2, #3
 80032fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003302:	43db      	mvns	r3, r3
 8003304:	69ba      	ldr	r2, [r7, #24]
 8003306:	4013      	ands	r3, r2
 8003308:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	68da      	ldr	r2, [r3, #12]
 800330e:	69fb      	ldr	r3, [r7, #28]
 8003310:	005b      	lsls	r3, r3, #1
 8003312:	fa02 f303 	lsl.w	r3, r2, r3
 8003316:	69ba      	ldr	r2, [r7, #24]
 8003318:	4313      	orrs	r3, r2
 800331a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	69ba      	ldr	r2, [r7, #24]
 8003320:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003328:	2201      	movs	r2, #1
 800332a:	69fb      	ldr	r3, [r7, #28]
 800332c:	fa02 f303 	lsl.w	r3, r2, r3
 8003330:	43db      	mvns	r3, r3
 8003332:	69ba      	ldr	r2, [r7, #24]
 8003334:	4013      	ands	r3, r2
 8003336:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	685b      	ldr	r3, [r3, #4]
 800333c:	091b      	lsrs	r3, r3, #4
 800333e:	f003 0201 	and.w	r2, r3, #1
 8003342:	69fb      	ldr	r3, [r7, #28]
 8003344:	fa02 f303 	lsl.w	r3, r2, r3
 8003348:	69ba      	ldr	r2, [r7, #24]
 800334a:	4313      	orrs	r3, r2
 800334c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	69ba      	ldr	r2, [r7, #24]
 8003352:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	685b      	ldr	r3, [r3, #4]
 8003358:	f003 0303 	and.w	r3, r3, #3
 800335c:	2b03      	cmp	r3, #3
 800335e:	d017      	beq.n	8003390 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	68db      	ldr	r3, [r3, #12]
 8003364:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003366:	69fb      	ldr	r3, [r7, #28]
 8003368:	005b      	lsls	r3, r3, #1
 800336a:	2203      	movs	r2, #3
 800336c:	fa02 f303 	lsl.w	r3, r2, r3
 8003370:	43db      	mvns	r3, r3
 8003372:	69ba      	ldr	r2, [r7, #24]
 8003374:	4013      	ands	r3, r2
 8003376:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	689a      	ldr	r2, [r3, #8]
 800337c:	69fb      	ldr	r3, [r7, #28]
 800337e:	005b      	lsls	r3, r3, #1
 8003380:	fa02 f303 	lsl.w	r3, r2, r3
 8003384:	69ba      	ldr	r2, [r7, #24]
 8003386:	4313      	orrs	r3, r2
 8003388:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	69ba      	ldr	r2, [r7, #24]
 800338e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	f003 0303 	and.w	r3, r3, #3
 8003398:	2b02      	cmp	r3, #2
 800339a:	d123      	bne.n	80033e4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800339c:	69fb      	ldr	r3, [r7, #28]
 800339e:	08da      	lsrs	r2, r3, #3
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	3208      	adds	r2, #8
 80033a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80033a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80033aa:	69fb      	ldr	r3, [r7, #28]
 80033ac:	f003 0307 	and.w	r3, r3, #7
 80033b0:	009b      	lsls	r3, r3, #2
 80033b2:	220f      	movs	r2, #15
 80033b4:	fa02 f303 	lsl.w	r3, r2, r3
 80033b8:	43db      	mvns	r3, r3
 80033ba:	69ba      	ldr	r2, [r7, #24]
 80033bc:	4013      	ands	r3, r2
 80033be:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	691a      	ldr	r2, [r3, #16]
 80033c4:	69fb      	ldr	r3, [r7, #28]
 80033c6:	f003 0307 	and.w	r3, r3, #7
 80033ca:	009b      	lsls	r3, r3, #2
 80033cc:	fa02 f303 	lsl.w	r3, r2, r3
 80033d0:	69ba      	ldr	r2, [r7, #24]
 80033d2:	4313      	orrs	r3, r2
 80033d4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80033d6:	69fb      	ldr	r3, [r7, #28]
 80033d8:	08da      	lsrs	r2, r3, #3
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	3208      	adds	r2, #8
 80033de:	69b9      	ldr	r1, [r7, #24]
 80033e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80033ea:	69fb      	ldr	r3, [r7, #28]
 80033ec:	005b      	lsls	r3, r3, #1
 80033ee:	2203      	movs	r2, #3
 80033f0:	fa02 f303 	lsl.w	r3, r2, r3
 80033f4:	43db      	mvns	r3, r3
 80033f6:	69ba      	ldr	r2, [r7, #24]
 80033f8:	4013      	ands	r3, r2
 80033fa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	f003 0203 	and.w	r2, r3, #3
 8003404:	69fb      	ldr	r3, [r7, #28]
 8003406:	005b      	lsls	r3, r3, #1
 8003408:	fa02 f303 	lsl.w	r3, r2, r3
 800340c:	69ba      	ldr	r2, [r7, #24]
 800340e:	4313      	orrs	r3, r2
 8003410:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	69ba      	ldr	r2, [r7, #24]
 8003416:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003420:	2b00      	cmp	r3, #0
 8003422:	f000 80b4 	beq.w	800358e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003426:	2300      	movs	r3, #0
 8003428:	60fb      	str	r3, [r7, #12]
 800342a:	4b60      	ldr	r3, [pc, #384]	@ (80035ac <HAL_GPIO_Init+0x30c>)
 800342c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800342e:	4a5f      	ldr	r2, [pc, #380]	@ (80035ac <HAL_GPIO_Init+0x30c>)
 8003430:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003434:	6453      	str	r3, [r2, #68]	@ 0x44
 8003436:	4b5d      	ldr	r3, [pc, #372]	@ (80035ac <HAL_GPIO_Init+0x30c>)
 8003438:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800343a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800343e:	60fb      	str	r3, [r7, #12]
 8003440:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003442:	4a5b      	ldr	r2, [pc, #364]	@ (80035b0 <HAL_GPIO_Init+0x310>)
 8003444:	69fb      	ldr	r3, [r7, #28]
 8003446:	089b      	lsrs	r3, r3, #2
 8003448:	3302      	adds	r3, #2
 800344a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800344e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003450:	69fb      	ldr	r3, [r7, #28]
 8003452:	f003 0303 	and.w	r3, r3, #3
 8003456:	009b      	lsls	r3, r3, #2
 8003458:	220f      	movs	r2, #15
 800345a:	fa02 f303 	lsl.w	r3, r2, r3
 800345e:	43db      	mvns	r3, r3
 8003460:	69ba      	ldr	r2, [r7, #24]
 8003462:	4013      	ands	r3, r2
 8003464:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	4a52      	ldr	r2, [pc, #328]	@ (80035b4 <HAL_GPIO_Init+0x314>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d02b      	beq.n	80034c6 <HAL_GPIO_Init+0x226>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	4a51      	ldr	r2, [pc, #324]	@ (80035b8 <HAL_GPIO_Init+0x318>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d025      	beq.n	80034c2 <HAL_GPIO_Init+0x222>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	4a50      	ldr	r2, [pc, #320]	@ (80035bc <HAL_GPIO_Init+0x31c>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d01f      	beq.n	80034be <HAL_GPIO_Init+0x21e>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	4a4f      	ldr	r2, [pc, #316]	@ (80035c0 <HAL_GPIO_Init+0x320>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d019      	beq.n	80034ba <HAL_GPIO_Init+0x21a>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	4a4e      	ldr	r2, [pc, #312]	@ (80035c4 <HAL_GPIO_Init+0x324>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d013      	beq.n	80034b6 <HAL_GPIO_Init+0x216>
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	4a4d      	ldr	r2, [pc, #308]	@ (80035c8 <HAL_GPIO_Init+0x328>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d00d      	beq.n	80034b2 <HAL_GPIO_Init+0x212>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	4a4c      	ldr	r2, [pc, #304]	@ (80035cc <HAL_GPIO_Init+0x32c>)
 800349a:	4293      	cmp	r3, r2
 800349c:	d007      	beq.n	80034ae <HAL_GPIO_Init+0x20e>
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	4a4b      	ldr	r2, [pc, #300]	@ (80035d0 <HAL_GPIO_Init+0x330>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d101      	bne.n	80034aa <HAL_GPIO_Init+0x20a>
 80034a6:	2307      	movs	r3, #7
 80034a8:	e00e      	b.n	80034c8 <HAL_GPIO_Init+0x228>
 80034aa:	2308      	movs	r3, #8
 80034ac:	e00c      	b.n	80034c8 <HAL_GPIO_Init+0x228>
 80034ae:	2306      	movs	r3, #6
 80034b0:	e00a      	b.n	80034c8 <HAL_GPIO_Init+0x228>
 80034b2:	2305      	movs	r3, #5
 80034b4:	e008      	b.n	80034c8 <HAL_GPIO_Init+0x228>
 80034b6:	2304      	movs	r3, #4
 80034b8:	e006      	b.n	80034c8 <HAL_GPIO_Init+0x228>
 80034ba:	2303      	movs	r3, #3
 80034bc:	e004      	b.n	80034c8 <HAL_GPIO_Init+0x228>
 80034be:	2302      	movs	r3, #2
 80034c0:	e002      	b.n	80034c8 <HAL_GPIO_Init+0x228>
 80034c2:	2301      	movs	r3, #1
 80034c4:	e000      	b.n	80034c8 <HAL_GPIO_Init+0x228>
 80034c6:	2300      	movs	r3, #0
 80034c8:	69fa      	ldr	r2, [r7, #28]
 80034ca:	f002 0203 	and.w	r2, r2, #3
 80034ce:	0092      	lsls	r2, r2, #2
 80034d0:	4093      	lsls	r3, r2
 80034d2:	69ba      	ldr	r2, [r7, #24]
 80034d4:	4313      	orrs	r3, r2
 80034d6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80034d8:	4935      	ldr	r1, [pc, #212]	@ (80035b0 <HAL_GPIO_Init+0x310>)
 80034da:	69fb      	ldr	r3, [r7, #28]
 80034dc:	089b      	lsrs	r3, r3, #2
 80034de:	3302      	adds	r3, #2
 80034e0:	69ba      	ldr	r2, [r7, #24]
 80034e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80034e6:	4b3b      	ldr	r3, [pc, #236]	@ (80035d4 <HAL_GPIO_Init+0x334>)
 80034e8:	689b      	ldr	r3, [r3, #8]
 80034ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034ec:	693b      	ldr	r3, [r7, #16]
 80034ee:	43db      	mvns	r3, r3
 80034f0:	69ba      	ldr	r2, [r7, #24]
 80034f2:	4013      	ands	r3, r2
 80034f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d003      	beq.n	800350a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003502:	69ba      	ldr	r2, [r7, #24]
 8003504:	693b      	ldr	r3, [r7, #16]
 8003506:	4313      	orrs	r3, r2
 8003508:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800350a:	4a32      	ldr	r2, [pc, #200]	@ (80035d4 <HAL_GPIO_Init+0x334>)
 800350c:	69bb      	ldr	r3, [r7, #24]
 800350e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003510:	4b30      	ldr	r3, [pc, #192]	@ (80035d4 <HAL_GPIO_Init+0x334>)
 8003512:	68db      	ldr	r3, [r3, #12]
 8003514:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003516:	693b      	ldr	r3, [r7, #16]
 8003518:	43db      	mvns	r3, r3
 800351a:	69ba      	ldr	r2, [r7, #24]
 800351c:	4013      	ands	r3, r2
 800351e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003528:	2b00      	cmp	r3, #0
 800352a:	d003      	beq.n	8003534 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800352c:	69ba      	ldr	r2, [r7, #24]
 800352e:	693b      	ldr	r3, [r7, #16]
 8003530:	4313      	orrs	r3, r2
 8003532:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003534:	4a27      	ldr	r2, [pc, #156]	@ (80035d4 <HAL_GPIO_Init+0x334>)
 8003536:	69bb      	ldr	r3, [r7, #24]
 8003538:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800353a:	4b26      	ldr	r3, [pc, #152]	@ (80035d4 <HAL_GPIO_Init+0x334>)
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003540:	693b      	ldr	r3, [r7, #16]
 8003542:	43db      	mvns	r3, r3
 8003544:	69ba      	ldr	r2, [r7, #24]
 8003546:	4013      	ands	r3, r2
 8003548:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	685b      	ldr	r3, [r3, #4]
 800354e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003552:	2b00      	cmp	r3, #0
 8003554:	d003      	beq.n	800355e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003556:	69ba      	ldr	r2, [r7, #24]
 8003558:	693b      	ldr	r3, [r7, #16]
 800355a:	4313      	orrs	r3, r2
 800355c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800355e:	4a1d      	ldr	r2, [pc, #116]	@ (80035d4 <HAL_GPIO_Init+0x334>)
 8003560:	69bb      	ldr	r3, [r7, #24]
 8003562:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003564:	4b1b      	ldr	r3, [pc, #108]	@ (80035d4 <HAL_GPIO_Init+0x334>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800356a:	693b      	ldr	r3, [r7, #16]
 800356c:	43db      	mvns	r3, r3
 800356e:	69ba      	ldr	r2, [r7, #24]
 8003570:	4013      	ands	r3, r2
 8003572:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800357c:	2b00      	cmp	r3, #0
 800357e:	d003      	beq.n	8003588 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003580:	69ba      	ldr	r2, [r7, #24]
 8003582:	693b      	ldr	r3, [r7, #16]
 8003584:	4313      	orrs	r3, r2
 8003586:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003588:	4a12      	ldr	r2, [pc, #72]	@ (80035d4 <HAL_GPIO_Init+0x334>)
 800358a:	69bb      	ldr	r3, [r7, #24]
 800358c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800358e:	69fb      	ldr	r3, [r7, #28]
 8003590:	3301      	adds	r3, #1
 8003592:	61fb      	str	r3, [r7, #28]
 8003594:	69fb      	ldr	r3, [r7, #28]
 8003596:	2b0f      	cmp	r3, #15
 8003598:	f67f ae90 	bls.w	80032bc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800359c:	bf00      	nop
 800359e:	bf00      	nop
 80035a0:	3724      	adds	r7, #36	@ 0x24
 80035a2:	46bd      	mov	sp, r7
 80035a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a8:	4770      	bx	lr
 80035aa:	bf00      	nop
 80035ac:	40023800 	.word	0x40023800
 80035b0:	40013800 	.word	0x40013800
 80035b4:	40020000 	.word	0x40020000
 80035b8:	40020400 	.word	0x40020400
 80035bc:	40020800 	.word	0x40020800
 80035c0:	40020c00 	.word	0x40020c00
 80035c4:	40021000 	.word	0x40021000
 80035c8:	40021400 	.word	0x40021400
 80035cc:	40021800 	.word	0x40021800
 80035d0:	40021c00 	.word	0x40021c00
 80035d4:	40013c00 	.word	0x40013c00

080035d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80035d8:	b480      	push	{r7}
 80035da:	b083      	sub	sp, #12
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
 80035e0:	460b      	mov	r3, r1
 80035e2:	807b      	strh	r3, [r7, #2]
 80035e4:	4613      	mov	r3, r2
 80035e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80035e8:	787b      	ldrb	r3, [r7, #1]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d003      	beq.n	80035f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80035ee:	887a      	ldrh	r2, [r7, #2]
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80035f4:	e003      	b.n	80035fe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80035f6:	887b      	ldrh	r3, [r7, #2]
 80035f8:	041a      	lsls	r2, r3, #16
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	619a      	str	r2, [r3, #24]
}
 80035fe:	bf00      	nop
 8003600:	370c      	adds	r7, #12
 8003602:	46bd      	mov	sp, r7
 8003604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003608:	4770      	bx	lr

0800360a <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 800360a:	b580      	push	{r7, lr}
 800360c:	b086      	sub	sp, #24
 800360e:	af02      	add	r7, sp, #8
 8003610:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2b00      	cmp	r3, #0
 8003616:	d101      	bne.n	800361c <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8003618:	2301      	movs	r3, #1
 800361a:	e059      	b.n	80036d0 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8003628:	b2db      	uxtb	r3, r3
 800362a:	2b00      	cmp	r3, #0
 800362c:	d106      	bne.n	800363c <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	2200      	movs	r2, #0
 8003632:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8003636:	6878      	ldr	r0, [r7, #4]
 8003638:	f006 ff36 	bl	800a4a8 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2203      	movs	r2, #3
 8003640:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800364a:	d102      	bne.n	8003652 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2200      	movs	r2, #0
 8003650:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	4618      	mov	r0, r3
 8003658:	f003 fd4f 	bl	80070fa <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6818      	ldr	r0, [r3, #0]
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	7c1a      	ldrb	r2, [r3, #16]
 8003664:	f88d 2000 	strb.w	r2, [sp]
 8003668:	3304      	adds	r3, #4
 800366a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800366c:	f003 fcd0 	bl	8007010 <USB_CoreInit>
 8003670:	4603      	mov	r3, r0
 8003672:	2b00      	cmp	r3, #0
 8003674:	d005      	beq.n	8003682 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	2202      	movs	r2, #2
 800367a:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800367e:	2301      	movs	r3, #1
 8003680:	e026      	b.n	80036d0 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	2101      	movs	r1, #1
 8003688:	4618      	mov	r0, r3
 800368a:	f003 fd47 	bl	800711c <USB_SetCurrentMode>
 800368e:	4603      	mov	r3, r0
 8003690:	2b00      	cmp	r3, #0
 8003692:	d005      	beq.n	80036a0 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2202      	movs	r2, #2
 8003698:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800369c:	2301      	movs	r3, #1
 800369e:	e017      	b.n	80036d0 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6818      	ldr	r0, [r3, #0]
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	7c1a      	ldrb	r2, [r3, #16]
 80036a8:	f88d 2000 	strb.w	r2, [sp]
 80036ac:	3304      	adds	r3, #4
 80036ae:	cb0e      	ldmia	r3, {r1, r2, r3}
 80036b0:	f003 feea 	bl	8007488 <USB_HostInit>
 80036b4:	4603      	mov	r3, r0
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d005      	beq.n	80036c6 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2202      	movs	r2, #2
 80036be:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80036c2:	2301      	movs	r3, #1
 80036c4:	e004      	b.n	80036d0 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2201      	movs	r2, #1
 80036ca:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 80036ce:	2300      	movs	r3, #0
}
 80036d0:	4618      	mov	r0, r3
 80036d2:	3710      	adds	r7, #16
 80036d4:	46bd      	mov	sp, r7
 80036d6:	bd80      	pop	{r7, pc}

080036d8 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80036d8:	b590      	push	{r4, r7, lr}
 80036da:	b08b      	sub	sp, #44	@ 0x2c
 80036dc:	af04      	add	r7, sp, #16
 80036de:	6078      	str	r0, [r7, #4]
 80036e0:	4608      	mov	r0, r1
 80036e2:	4611      	mov	r1, r2
 80036e4:	461a      	mov	r2, r3
 80036e6:	4603      	mov	r3, r0
 80036e8:	70fb      	strb	r3, [r7, #3]
 80036ea:	460b      	mov	r3, r1
 80036ec:	70bb      	strb	r3, [r7, #2]
 80036ee:	4613      	mov	r3, r2
 80036f0:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 80036f2:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80036f4:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80036fc:	2b01      	cmp	r3, #1
 80036fe:	d101      	bne.n	8003704 <HAL_HCD_HC_Init+0x2c>
 8003700:	2302      	movs	r3, #2
 8003702:	e09d      	b.n	8003840 <HAL_HCD_HC_Init+0x168>
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2201      	movs	r2, #1
 8003708:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 800370c:	78fa      	ldrb	r2, [r7, #3]
 800370e:	6879      	ldr	r1, [r7, #4]
 8003710:	4613      	mov	r3, r2
 8003712:	011b      	lsls	r3, r3, #4
 8003714:	1a9b      	subs	r3, r3, r2
 8003716:	009b      	lsls	r3, r3, #2
 8003718:	440b      	add	r3, r1
 800371a:	3319      	adds	r3, #25
 800371c:	2200      	movs	r2, #0
 800371e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8003720:	78fa      	ldrb	r2, [r7, #3]
 8003722:	6879      	ldr	r1, [r7, #4]
 8003724:	4613      	mov	r3, r2
 8003726:	011b      	lsls	r3, r3, #4
 8003728:	1a9b      	subs	r3, r3, r2
 800372a:	009b      	lsls	r3, r3, #2
 800372c:	440b      	add	r3, r1
 800372e:	3314      	adds	r3, #20
 8003730:	787a      	ldrb	r2, [r7, #1]
 8003732:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003734:	78fa      	ldrb	r2, [r7, #3]
 8003736:	6879      	ldr	r1, [r7, #4]
 8003738:	4613      	mov	r3, r2
 800373a:	011b      	lsls	r3, r3, #4
 800373c:	1a9b      	subs	r3, r3, r2
 800373e:	009b      	lsls	r3, r3, #2
 8003740:	440b      	add	r3, r1
 8003742:	3315      	adds	r3, #21
 8003744:	78fa      	ldrb	r2, [r7, #3]
 8003746:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8003748:	78fa      	ldrb	r2, [r7, #3]
 800374a:	6879      	ldr	r1, [r7, #4]
 800374c:	4613      	mov	r3, r2
 800374e:	011b      	lsls	r3, r3, #4
 8003750:	1a9b      	subs	r3, r3, r2
 8003752:	009b      	lsls	r3, r3, #2
 8003754:	440b      	add	r3, r1
 8003756:	3326      	adds	r3, #38	@ 0x26
 8003758:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800375c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 800375e:	78fa      	ldrb	r2, [r7, #3]
 8003760:	78bb      	ldrb	r3, [r7, #2]
 8003762:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003766:	b2d8      	uxtb	r0, r3
 8003768:	6879      	ldr	r1, [r7, #4]
 800376a:	4613      	mov	r3, r2
 800376c:	011b      	lsls	r3, r3, #4
 800376e:	1a9b      	subs	r3, r3, r2
 8003770:	009b      	lsls	r3, r3, #2
 8003772:	440b      	add	r3, r1
 8003774:	3316      	adds	r3, #22
 8003776:	4602      	mov	r2, r0
 8003778:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 800377a:	78fb      	ldrb	r3, [r7, #3]
 800377c:	4619      	mov	r1, r3
 800377e:	6878      	ldr	r0, [r7, #4]
 8003780:	f000 fbc8 	bl	8003f14 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8003784:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8003788:	2b00      	cmp	r3, #0
 800378a:	da0a      	bge.n	80037a2 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 800378c:	78fa      	ldrb	r2, [r7, #3]
 800378e:	6879      	ldr	r1, [r7, #4]
 8003790:	4613      	mov	r3, r2
 8003792:	011b      	lsls	r3, r3, #4
 8003794:	1a9b      	subs	r3, r3, r2
 8003796:	009b      	lsls	r3, r3, #2
 8003798:	440b      	add	r3, r1
 800379a:	3317      	adds	r3, #23
 800379c:	2201      	movs	r2, #1
 800379e:	701a      	strb	r2, [r3, #0]
 80037a0:	e009      	b.n	80037b6 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80037a2:	78fa      	ldrb	r2, [r7, #3]
 80037a4:	6879      	ldr	r1, [r7, #4]
 80037a6:	4613      	mov	r3, r2
 80037a8:	011b      	lsls	r3, r3, #4
 80037aa:	1a9b      	subs	r3, r3, r2
 80037ac:	009b      	lsls	r3, r3, #2
 80037ae:	440b      	add	r3, r1
 80037b0:	3317      	adds	r3, #23
 80037b2:	2200      	movs	r2, #0
 80037b4:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	4618      	mov	r0, r3
 80037bc:	f003 ffc8 	bl	8007750 <USB_GetHostSpeed>
 80037c0:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 80037c2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80037c6:	2b01      	cmp	r3, #1
 80037c8:	d10b      	bne.n	80037e2 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 80037ca:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80037ce:	2b01      	cmp	r3, #1
 80037d0:	d107      	bne.n	80037e2 <HAL_HCD_HC_Init+0x10a>
 80037d2:	693b      	ldr	r3, [r7, #16]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d104      	bne.n	80037e2 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 80037d8:	697b      	ldr	r3, [r7, #20]
 80037da:	2bbc      	cmp	r3, #188	@ 0xbc
 80037dc:	d901      	bls.n	80037e2 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 80037de:	23bc      	movs	r3, #188	@ 0xbc
 80037e0:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 80037e2:	78fa      	ldrb	r2, [r7, #3]
 80037e4:	6879      	ldr	r1, [r7, #4]
 80037e6:	4613      	mov	r3, r2
 80037e8:	011b      	lsls	r3, r3, #4
 80037ea:	1a9b      	subs	r3, r3, r2
 80037ec:	009b      	lsls	r3, r3, #2
 80037ee:	440b      	add	r3, r1
 80037f0:	3318      	adds	r3, #24
 80037f2:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80037f6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 80037f8:	78fa      	ldrb	r2, [r7, #3]
 80037fa:	697b      	ldr	r3, [r7, #20]
 80037fc:	b298      	uxth	r0, r3
 80037fe:	6879      	ldr	r1, [r7, #4]
 8003800:	4613      	mov	r3, r2
 8003802:	011b      	lsls	r3, r3, #4
 8003804:	1a9b      	subs	r3, r3, r2
 8003806:	009b      	lsls	r3, r3, #2
 8003808:	440b      	add	r3, r1
 800380a:	3328      	adds	r3, #40	@ 0x28
 800380c:	4602      	mov	r2, r0
 800380e:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6818      	ldr	r0, [r3, #0]
 8003814:	697b      	ldr	r3, [r7, #20]
 8003816:	b29b      	uxth	r3, r3
 8003818:	787c      	ldrb	r4, [r7, #1]
 800381a:	78ba      	ldrb	r2, [r7, #2]
 800381c:	78f9      	ldrb	r1, [r7, #3]
 800381e:	9302      	str	r3, [sp, #8]
 8003820:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003824:	9301      	str	r3, [sp, #4]
 8003826:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800382a:	9300      	str	r3, [sp, #0]
 800382c:	4623      	mov	r3, r4
 800382e:	f003 ffb7 	bl	80077a0 <USB_HC_Init>
 8003832:	4603      	mov	r3, r0
 8003834:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2200      	movs	r2, #0
 800383a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 800383e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003840:	4618      	mov	r0, r3
 8003842:	371c      	adds	r7, #28
 8003844:	46bd      	mov	sp, r7
 8003846:	bd90      	pop	{r4, r7, pc}

08003848 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	b084      	sub	sp, #16
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
 8003850:	460b      	mov	r3, r1
 8003852:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8003854:	2300      	movs	r3, #0
 8003856:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800385e:	2b01      	cmp	r3, #1
 8003860:	d101      	bne.n	8003866 <HAL_HCD_HC_Halt+0x1e>
 8003862:	2302      	movs	r3, #2
 8003864:	e00f      	b.n	8003886 <HAL_HCD_HC_Halt+0x3e>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	2201      	movs	r2, #1
 800386a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	78fa      	ldrb	r2, [r7, #3]
 8003874:	4611      	mov	r1, r2
 8003876:	4618      	mov	r0, r3
 8003878:	f004 fb49 	bl	8007f0e <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2200      	movs	r2, #0
 8003880:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8003884:	7bfb      	ldrb	r3, [r7, #15]
}
 8003886:	4618      	mov	r0, r3
 8003888:	3710      	adds	r7, #16
 800388a:	46bd      	mov	sp, r7
 800388c:	bd80      	pop	{r7, pc}
	...

08003890 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b082      	sub	sp, #8
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
 8003898:	4608      	mov	r0, r1
 800389a:	4611      	mov	r1, r2
 800389c:	461a      	mov	r2, r3
 800389e:	4603      	mov	r3, r0
 80038a0:	70fb      	strb	r3, [r7, #3]
 80038a2:	460b      	mov	r3, r1
 80038a4:	70bb      	strb	r3, [r7, #2]
 80038a6:	4613      	mov	r3, r2
 80038a8:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80038aa:	78fa      	ldrb	r2, [r7, #3]
 80038ac:	6879      	ldr	r1, [r7, #4]
 80038ae:	4613      	mov	r3, r2
 80038b0:	011b      	lsls	r3, r3, #4
 80038b2:	1a9b      	subs	r3, r3, r2
 80038b4:	009b      	lsls	r3, r3, #2
 80038b6:	440b      	add	r3, r1
 80038b8:	3317      	adds	r3, #23
 80038ba:	78ba      	ldrb	r2, [r7, #2]
 80038bc:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80038be:	78fa      	ldrb	r2, [r7, #3]
 80038c0:	6879      	ldr	r1, [r7, #4]
 80038c2:	4613      	mov	r3, r2
 80038c4:	011b      	lsls	r3, r3, #4
 80038c6:	1a9b      	subs	r3, r3, r2
 80038c8:	009b      	lsls	r3, r3, #2
 80038ca:	440b      	add	r3, r1
 80038cc:	3326      	adds	r3, #38	@ 0x26
 80038ce:	787a      	ldrb	r2, [r7, #1]
 80038d0:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80038d2:	7c3b      	ldrb	r3, [r7, #16]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d114      	bne.n	8003902 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80038d8:	78fa      	ldrb	r2, [r7, #3]
 80038da:	6879      	ldr	r1, [r7, #4]
 80038dc:	4613      	mov	r3, r2
 80038de:	011b      	lsls	r3, r3, #4
 80038e0:	1a9b      	subs	r3, r3, r2
 80038e2:	009b      	lsls	r3, r3, #2
 80038e4:	440b      	add	r3, r1
 80038e6:	332a      	adds	r3, #42	@ 0x2a
 80038e8:	2203      	movs	r2, #3
 80038ea:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 80038ec:	78fa      	ldrb	r2, [r7, #3]
 80038ee:	6879      	ldr	r1, [r7, #4]
 80038f0:	4613      	mov	r3, r2
 80038f2:	011b      	lsls	r3, r3, #4
 80038f4:	1a9b      	subs	r3, r3, r2
 80038f6:	009b      	lsls	r3, r3, #2
 80038f8:	440b      	add	r3, r1
 80038fa:	3319      	adds	r3, #25
 80038fc:	7f3a      	ldrb	r2, [r7, #28]
 80038fe:	701a      	strb	r2, [r3, #0]
 8003900:	e009      	b.n	8003916 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003902:	78fa      	ldrb	r2, [r7, #3]
 8003904:	6879      	ldr	r1, [r7, #4]
 8003906:	4613      	mov	r3, r2
 8003908:	011b      	lsls	r3, r3, #4
 800390a:	1a9b      	subs	r3, r3, r2
 800390c:	009b      	lsls	r3, r3, #2
 800390e:	440b      	add	r3, r1
 8003910:	332a      	adds	r3, #42	@ 0x2a
 8003912:	2202      	movs	r2, #2
 8003914:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8003916:	787b      	ldrb	r3, [r7, #1]
 8003918:	2b03      	cmp	r3, #3
 800391a:	f200 8102 	bhi.w	8003b22 <HAL_HCD_HC_SubmitRequest+0x292>
 800391e:	a201      	add	r2, pc, #4	@ (adr r2, 8003924 <HAL_HCD_HC_SubmitRequest+0x94>)
 8003920:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003924:	08003935 	.word	0x08003935
 8003928:	08003b0d 	.word	0x08003b0d
 800392c:	080039f9 	.word	0x080039f9
 8003930:	08003a83 	.word	0x08003a83
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8003934:	7c3b      	ldrb	r3, [r7, #16]
 8003936:	2b01      	cmp	r3, #1
 8003938:	f040 80f5 	bne.w	8003b26 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 800393c:	78bb      	ldrb	r3, [r7, #2]
 800393e:	2b00      	cmp	r3, #0
 8003940:	d12d      	bne.n	800399e <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8003942:	8b3b      	ldrh	r3, [r7, #24]
 8003944:	2b00      	cmp	r3, #0
 8003946:	d109      	bne.n	800395c <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8003948:	78fa      	ldrb	r2, [r7, #3]
 800394a:	6879      	ldr	r1, [r7, #4]
 800394c:	4613      	mov	r3, r2
 800394e:	011b      	lsls	r3, r3, #4
 8003950:	1a9b      	subs	r3, r3, r2
 8003952:	009b      	lsls	r3, r3, #2
 8003954:	440b      	add	r3, r1
 8003956:	333d      	adds	r3, #61	@ 0x3d
 8003958:	2201      	movs	r2, #1
 800395a:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 800395c:	78fa      	ldrb	r2, [r7, #3]
 800395e:	6879      	ldr	r1, [r7, #4]
 8003960:	4613      	mov	r3, r2
 8003962:	011b      	lsls	r3, r3, #4
 8003964:	1a9b      	subs	r3, r3, r2
 8003966:	009b      	lsls	r3, r3, #2
 8003968:	440b      	add	r3, r1
 800396a:	333d      	adds	r3, #61	@ 0x3d
 800396c:	781b      	ldrb	r3, [r3, #0]
 800396e:	2b00      	cmp	r3, #0
 8003970:	d10a      	bne.n	8003988 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003972:	78fa      	ldrb	r2, [r7, #3]
 8003974:	6879      	ldr	r1, [r7, #4]
 8003976:	4613      	mov	r3, r2
 8003978:	011b      	lsls	r3, r3, #4
 800397a:	1a9b      	subs	r3, r3, r2
 800397c:	009b      	lsls	r3, r3, #2
 800397e:	440b      	add	r3, r1
 8003980:	332a      	adds	r3, #42	@ 0x2a
 8003982:	2200      	movs	r2, #0
 8003984:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8003986:	e0ce      	b.n	8003b26 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003988:	78fa      	ldrb	r2, [r7, #3]
 800398a:	6879      	ldr	r1, [r7, #4]
 800398c:	4613      	mov	r3, r2
 800398e:	011b      	lsls	r3, r3, #4
 8003990:	1a9b      	subs	r3, r3, r2
 8003992:	009b      	lsls	r3, r3, #2
 8003994:	440b      	add	r3, r1
 8003996:	332a      	adds	r3, #42	@ 0x2a
 8003998:	2202      	movs	r2, #2
 800399a:	701a      	strb	r2, [r3, #0]
      break;
 800399c:	e0c3      	b.n	8003b26 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 800399e:	78fa      	ldrb	r2, [r7, #3]
 80039a0:	6879      	ldr	r1, [r7, #4]
 80039a2:	4613      	mov	r3, r2
 80039a4:	011b      	lsls	r3, r3, #4
 80039a6:	1a9b      	subs	r3, r3, r2
 80039a8:	009b      	lsls	r3, r3, #2
 80039aa:	440b      	add	r3, r1
 80039ac:	331a      	adds	r3, #26
 80039ae:	781b      	ldrb	r3, [r3, #0]
 80039b0:	2b01      	cmp	r3, #1
 80039b2:	f040 80b8 	bne.w	8003b26 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 80039b6:	78fa      	ldrb	r2, [r7, #3]
 80039b8:	6879      	ldr	r1, [r7, #4]
 80039ba:	4613      	mov	r3, r2
 80039bc:	011b      	lsls	r3, r3, #4
 80039be:	1a9b      	subs	r3, r3, r2
 80039c0:	009b      	lsls	r3, r3, #2
 80039c2:	440b      	add	r3, r1
 80039c4:	333c      	adds	r3, #60	@ 0x3c
 80039c6:	781b      	ldrb	r3, [r3, #0]
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d10a      	bne.n	80039e2 <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80039cc:	78fa      	ldrb	r2, [r7, #3]
 80039ce:	6879      	ldr	r1, [r7, #4]
 80039d0:	4613      	mov	r3, r2
 80039d2:	011b      	lsls	r3, r3, #4
 80039d4:	1a9b      	subs	r3, r3, r2
 80039d6:	009b      	lsls	r3, r3, #2
 80039d8:	440b      	add	r3, r1
 80039da:	332a      	adds	r3, #42	@ 0x2a
 80039dc:	2200      	movs	r2, #0
 80039de:	701a      	strb	r2, [r3, #0]
      break;
 80039e0:	e0a1      	b.n	8003b26 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80039e2:	78fa      	ldrb	r2, [r7, #3]
 80039e4:	6879      	ldr	r1, [r7, #4]
 80039e6:	4613      	mov	r3, r2
 80039e8:	011b      	lsls	r3, r3, #4
 80039ea:	1a9b      	subs	r3, r3, r2
 80039ec:	009b      	lsls	r3, r3, #2
 80039ee:	440b      	add	r3, r1
 80039f0:	332a      	adds	r3, #42	@ 0x2a
 80039f2:	2202      	movs	r2, #2
 80039f4:	701a      	strb	r2, [r3, #0]
      break;
 80039f6:	e096      	b.n	8003b26 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 80039f8:	78bb      	ldrb	r3, [r7, #2]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d120      	bne.n	8003a40 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80039fe:	78fa      	ldrb	r2, [r7, #3]
 8003a00:	6879      	ldr	r1, [r7, #4]
 8003a02:	4613      	mov	r3, r2
 8003a04:	011b      	lsls	r3, r3, #4
 8003a06:	1a9b      	subs	r3, r3, r2
 8003a08:	009b      	lsls	r3, r3, #2
 8003a0a:	440b      	add	r3, r1
 8003a0c:	333d      	adds	r3, #61	@ 0x3d
 8003a0e:	781b      	ldrb	r3, [r3, #0]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d10a      	bne.n	8003a2a <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003a14:	78fa      	ldrb	r2, [r7, #3]
 8003a16:	6879      	ldr	r1, [r7, #4]
 8003a18:	4613      	mov	r3, r2
 8003a1a:	011b      	lsls	r3, r3, #4
 8003a1c:	1a9b      	subs	r3, r3, r2
 8003a1e:	009b      	lsls	r3, r3, #2
 8003a20:	440b      	add	r3, r1
 8003a22:	332a      	adds	r3, #42	@ 0x2a
 8003a24:	2200      	movs	r2, #0
 8003a26:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8003a28:	e07e      	b.n	8003b28 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003a2a:	78fa      	ldrb	r2, [r7, #3]
 8003a2c:	6879      	ldr	r1, [r7, #4]
 8003a2e:	4613      	mov	r3, r2
 8003a30:	011b      	lsls	r3, r3, #4
 8003a32:	1a9b      	subs	r3, r3, r2
 8003a34:	009b      	lsls	r3, r3, #2
 8003a36:	440b      	add	r3, r1
 8003a38:	332a      	adds	r3, #42	@ 0x2a
 8003a3a:	2202      	movs	r2, #2
 8003a3c:	701a      	strb	r2, [r3, #0]
      break;
 8003a3e:	e073      	b.n	8003b28 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8003a40:	78fa      	ldrb	r2, [r7, #3]
 8003a42:	6879      	ldr	r1, [r7, #4]
 8003a44:	4613      	mov	r3, r2
 8003a46:	011b      	lsls	r3, r3, #4
 8003a48:	1a9b      	subs	r3, r3, r2
 8003a4a:	009b      	lsls	r3, r3, #2
 8003a4c:	440b      	add	r3, r1
 8003a4e:	333c      	adds	r3, #60	@ 0x3c
 8003a50:	781b      	ldrb	r3, [r3, #0]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d10a      	bne.n	8003a6c <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003a56:	78fa      	ldrb	r2, [r7, #3]
 8003a58:	6879      	ldr	r1, [r7, #4]
 8003a5a:	4613      	mov	r3, r2
 8003a5c:	011b      	lsls	r3, r3, #4
 8003a5e:	1a9b      	subs	r3, r3, r2
 8003a60:	009b      	lsls	r3, r3, #2
 8003a62:	440b      	add	r3, r1
 8003a64:	332a      	adds	r3, #42	@ 0x2a
 8003a66:	2200      	movs	r2, #0
 8003a68:	701a      	strb	r2, [r3, #0]
      break;
 8003a6a:	e05d      	b.n	8003b28 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003a6c:	78fa      	ldrb	r2, [r7, #3]
 8003a6e:	6879      	ldr	r1, [r7, #4]
 8003a70:	4613      	mov	r3, r2
 8003a72:	011b      	lsls	r3, r3, #4
 8003a74:	1a9b      	subs	r3, r3, r2
 8003a76:	009b      	lsls	r3, r3, #2
 8003a78:	440b      	add	r3, r1
 8003a7a:	332a      	adds	r3, #42	@ 0x2a
 8003a7c:	2202      	movs	r2, #2
 8003a7e:	701a      	strb	r2, [r3, #0]
      break;
 8003a80:	e052      	b.n	8003b28 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8003a82:	78bb      	ldrb	r3, [r7, #2]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d120      	bne.n	8003aca <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003a88:	78fa      	ldrb	r2, [r7, #3]
 8003a8a:	6879      	ldr	r1, [r7, #4]
 8003a8c:	4613      	mov	r3, r2
 8003a8e:	011b      	lsls	r3, r3, #4
 8003a90:	1a9b      	subs	r3, r3, r2
 8003a92:	009b      	lsls	r3, r3, #2
 8003a94:	440b      	add	r3, r1
 8003a96:	333d      	adds	r3, #61	@ 0x3d
 8003a98:	781b      	ldrb	r3, [r3, #0]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d10a      	bne.n	8003ab4 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003a9e:	78fa      	ldrb	r2, [r7, #3]
 8003aa0:	6879      	ldr	r1, [r7, #4]
 8003aa2:	4613      	mov	r3, r2
 8003aa4:	011b      	lsls	r3, r3, #4
 8003aa6:	1a9b      	subs	r3, r3, r2
 8003aa8:	009b      	lsls	r3, r3, #2
 8003aaa:	440b      	add	r3, r1
 8003aac:	332a      	adds	r3, #42	@ 0x2a
 8003aae:	2200      	movs	r2, #0
 8003ab0:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8003ab2:	e039      	b.n	8003b28 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003ab4:	78fa      	ldrb	r2, [r7, #3]
 8003ab6:	6879      	ldr	r1, [r7, #4]
 8003ab8:	4613      	mov	r3, r2
 8003aba:	011b      	lsls	r3, r3, #4
 8003abc:	1a9b      	subs	r3, r3, r2
 8003abe:	009b      	lsls	r3, r3, #2
 8003ac0:	440b      	add	r3, r1
 8003ac2:	332a      	adds	r3, #42	@ 0x2a
 8003ac4:	2202      	movs	r2, #2
 8003ac6:	701a      	strb	r2, [r3, #0]
      break;
 8003ac8:	e02e      	b.n	8003b28 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8003aca:	78fa      	ldrb	r2, [r7, #3]
 8003acc:	6879      	ldr	r1, [r7, #4]
 8003ace:	4613      	mov	r3, r2
 8003ad0:	011b      	lsls	r3, r3, #4
 8003ad2:	1a9b      	subs	r3, r3, r2
 8003ad4:	009b      	lsls	r3, r3, #2
 8003ad6:	440b      	add	r3, r1
 8003ad8:	333c      	adds	r3, #60	@ 0x3c
 8003ada:	781b      	ldrb	r3, [r3, #0]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d10a      	bne.n	8003af6 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003ae0:	78fa      	ldrb	r2, [r7, #3]
 8003ae2:	6879      	ldr	r1, [r7, #4]
 8003ae4:	4613      	mov	r3, r2
 8003ae6:	011b      	lsls	r3, r3, #4
 8003ae8:	1a9b      	subs	r3, r3, r2
 8003aea:	009b      	lsls	r3, r3, #2
 8003aec:	440b      	add	r3, r1
 8003aee:	332a      	adds	r3, #42	@ 0x2a
 8003af0:	2200      	movs	r2, #0
 8003af2:	701a      	strb	r2, [r3, #0]
      break;
 8003af4:	e018      	b.n	8003b28 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003af6:	78fa      	ldrb	r2, [r7, #3]
 8003af8:	6879      	ldr	r1, [r7, #4]
 8003afa:	4613      	mov	r3, r2
 8003afc:	011b      	lsls	r3, r3, #4
 8003afe:	1a9b      	subs	r3, r3, r2
 8003b00:	009b      	lsls	r3, r3, #2
 8003b02:	440b      	add	r3, r1
 8003b04:	332a      	adds	r3, #42	@ 0x2a
 8003b06:	2202      	movs	r2, #2
 8003b08:	701a      	strb	r2, [r3, #0]
      break;
 8003b0a:	e00d      	b.n	8003b28 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003b0c:	78fa      	ldrb	r2, [r7, #3]
 8003b0e:	6879      	ldr	r1, [r7, #4]
 8003b10:	4613      	mov	r3, r2
 8003b12:	011b      	lsls	r3, r3, #4
 8003b14:	1a9b      	subs	r3, r3, r2
 8003b16:	009b      	lsls	r3, r3, #2
 8003b18:	440b      	add	r3, r1
 8003b1a:	332a      	adds	r3, #42	@ 0x2a
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	701a      	strb	r2, [r3, #0]
      break;
 8003b20:	e002      	b.n	8003b28 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8003b22:	bf00      	nop
 8003b24:	e000      	b.n	8003b28 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8003b26:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8003b28:	78fa      	ldrb	r2, [r7, #3]
 8003b2a:	6879      	ldr	r1, [r7, #4]
 8003b2c:	4613      	mov	r3, r2
 8003b2e:	011b      	lsls	r3, r3, #4
 8003b30:	1a9b      	subs	r3, r3, r2
 8003b32:	009b      	lsls	r3, r3, #2
 8003b34:	440b      	add	r3, r1
 8003b36:	332c      	adds	r3, #44	@ 0x2c
 8003b38:	697a      	ldr	r2, [r7, #20]
 8003b3a:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8003b3c:	78fa      	ldrb	r2, [r7, #3]
 8003b3e:	8b39      	ldrh	r1, [r7, #24]
 8003b40:	6878      	ldr	r0, [r7, #4]
 8003b42:	4613      	mov	r3, r2
 8003b44:	011b      	lsls	r3, r3, #4
 8003b46:	1a9b      	subs	r3, r3, r2
 8003b48:	009b      	lsls	r3, r3, #2
 8003b4a:	4403      	add	r3, r0
 8003b4c:	3334      	adds	r3, #52	@ 0x34
 8003b4e:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8003b50:	78fa      	ldrb	r2, [r7, #3]
 8003b52:	6879      	ldr	r1, [r7, #4]
 8003b54:	4613      	mov	r3, r2
 8003b56:	011b      	lsls	r3, r3, #4
 8003b58:	1a9b      	subs	r3, r3, r2
 8003b5a:	009b      	lsls	r3, r3, #2
 8003b5c:	440b      	add	r3, r1
 8003b5e:	334c      	adds	r3, #76	@ 0x4c
 8003b60:	2200      	movs	r2, #0
 8003b62:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8003b64:	78fa      	ldrb	r2, [r7, #3]
 8003b66:	6879      	ldr	r1, [r7, #4]
 8003b68:	4613      	mov	r3, r2
 8003b6a:	011b      	lsls	r3, r3, #4
 8003b6c:	1a9b      	subs	r3, r3, r2
 8003b6e:	009b      	lsls	r3, r3, #2
 8003b70:	440b      	add	r3, r1
 8003b72:	3338      	adds	r3, #56	@ 0x38
 8003b74:	2200      	movs	r2, #0
 8003b76:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003b78:	78fa      	ldrb	r2, [r7, #3]
 8003b7a:	6879      	ldr	r1, [r7, #4]
 8003b7c:	4613      	mov	r3, r2
 8003b7e:	011b      	lsls	r3, r3, #4
 8003b80:	1a9b      	subs	r3, r3, r2
 8003b82:	009b      	lsls	r3, r3, #2
 8003b84:	440b      	add	r3, r1
 8003b86:	3315      	adds	r3, #21
 8003b88:	78fa      	ldrb	r2, [r7, #3]
 8003b8a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8003b8c:	78fa      	ldrb	r2, [r7, #3]
 8003b8e:	6879      	ldr	r1, [r7, #4]
 8003b90:	4613      	mov	r3, r2
 8003b92:	011b      	lsls	r3, r3, #4
 8003b94:	1a9b      	subs	r3, r3, r2
 8003b96:	009b      	lsls	r3, r3, #2
 8003b98:	440b      	add	r3, r1
 8003b9a:	334d      	adds	r3, #77	@ 0x4d
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6818      	ldr	r0, [r3, #0]
 8003ba4:	78fa      	ldrb	r2, [r7, #3]
 8003ba6:	4613      	mov	r3, r2
 8003ba8:	011b      	lsls	r3, r3, #4
 8003baa:	1a9b      	subs	r3, r3, r2
 8003bac:	009b      	lsls	r3, r3, #2
 8003bae:	3310      	adds	r3, #16
 8003bb0:	687a      	ldr	r2, [r7, #4]
 8003bb2:	4413      	add	r3, r2
 8003bb4:	1d19      	adds	r1, r3, #4
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	799b      	ldrb	r3, [r3, #6]
 8003bba:	461a      	mov	r2, r3
 8003bbc:	f003 ff1c 	bl	80079f8 <USB_HC_StartXfer>
 8003bc0:	4603      	mov	r3, r0
}
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	3708      	adds	r7, #8
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	bd80      	pop	{r7, pc}
 8003bca:	bf00      	nop

08003bcc <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b086      	sub	sp, #24
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003bda:	693b      	ldr	r3, [r7, #16]
 8003bdc:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4618      	mov	r0, r3
 8003be4:	f003 fc10 	bl	8007408 <USB_GetMode>
 8003be8:	4603      	mov	r3, r0
 8003bea:	2b01      	cmp	r3, #1
 8003bec:	f040 80fb 	bne.w	8003de6 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	f003 fbd3 	bl	80073a0 <USB_ReadInterrupts>
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	f000 80f1 	beq.w	8003de4 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4618      	mov	r0, r3
 8003c08:	f003 fbca 	bl	80073a0 <USB_ReadInterrupts>
 8003c0c:	4603      	mov	r3, r0
 8003c0e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003c12:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003c16:	d104      	bne.n	8003c22 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8003c20:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	4618      	mov	r0, r3
 8003c28:	f003 fbba 	bl	80073a0 <USB_ReadInterrupts>
 8003c2c:	4603      	mov	r3, r0
 8003c2e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003c32:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003c36:	d104      	bne.n	8003c42 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003c40:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	4618      	mov	r0, r3
 8003c48:	f003 fbaa 	bl	80073a0 <USB_ReadInterrupts>
 8003c4c:	4603      	mov	r3, r0
 8003c4e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003c52:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003c56:	d104      	bne.n	8003c62 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8003c60:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	4618      	mov	r0, r3
 8003c68:	f003 fb9a 	bl	80073a0 <USB_ReadInterrupts>
 8003c6c:	4603      	mov	r3, r0
 8003c6e:	f003 0302 	and.w	r3, r3, #2
 8003c72:	2b02      	cmp	r3, #2
 8003c74:	d103      	bne.n	8003c7e <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	2202      	movs	r2, #2
 8003c7c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	4618      	mov	r0, r3
 8003c84:	f003 fb8c 	bl	80073a0 <USB_ReadInterrupts>
 8003c88:	4603      	mov	r3, r0
 8003c8a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003c8e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003c92:	d120      	bne.n	8003cd6 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8003c9c:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f003 0301 	and.w	r3, r3, #1
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d113      	bne.n	8003cd6 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8003cae:	2110      	movs	r1, #16
 8003cb0:	6938      	ldr	r0, [r7, #16]
 8003cb2:	f003 fa7f 	bl	80071b4 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8003cb6:	6938      	ldr	r0, [r7, #16]
 8003cb8:	f003 faae 	bl	8007218 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	7a5b      	ldrb	r3, [r3, #9]
 8003cc0:	2b02      	cmp	r3, #2
 8003cc2:	d105      	bne.n	8003cd0 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	2101      	movs	r1, #1
 8003cca:	4618      	mov	r0, r3
 8003ccc:	f003 fca0 	bl	8007610 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8003cd0:	6878      	ldr	r0, [r7, #4]
 8003cd2:	f006 fc67 	bl	800a5a4 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	4618      	mov	r0, r3
 8003cdc:	f003 fb60 	bl	80073a0 <USB_ReadInterrupts>
 8003ce0:	4603      	mov	r3, r0
 8003ce2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003ce6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003cea:	d102      	bne.n	8003cf2 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8003cec:	6878      	ldr	r0, [r7, #4]
 8003cee:	f001 fd4d 	bl	800578c <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	f003 fb52 	bl	80073a0 <USB_ReadInterrupts>
 8003cfc:	4603      	mov	r3, r0
 8003cfe:	f003 0308 	and.w	r3, r3, #8
 8003d02:	2b08      	cmp	r3, #8
 8003d04:	d106      	bne.n	8003d14 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8003d06:	6878      	ldr	r0, [r7, #4]
 8003d08:	f006 fc30 	bl	800a56c <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	2208      	movs	r2, #8
 8003d12:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	4618      	mov	r0, r3
 8003d1a:	f003 fb41 	bl	80073a0 <USB_ReadInterrupts>
 8003d1e:	4603      	mov	r3, r0
 8003d20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d24:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003d28:	d139      	bne.n	8003d9e <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	4618      	mov	r0, r3
 8003d30:	f004 f8dc 	bl	8007eec <USB_HC_ReadInterrupt>
 8003d34:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003d36:	2300      	movs	r3, #0
 8003d38:	617b      	str	r3, [r7, #20]
 8003d3a:	e025      	b.n	8003d88 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8003d3c:	697b      	ldr	r3, [r7, #20]
 8003d3e:	f003 030f 	and.w	r3, r3, #15
 8003d42:	68ba      	ldr	r2, [r7, #8]
 8003d44:	fa22 f303 	lsr.w	r3, r2, r3
 8003d48:	f003 0301 	and.w	r3, r3, #1
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d018      	beq.n	8003d82 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8003d50:	697b      	ldr	r3, [r7, #20]
 8003d52:	015a      	lsls	r2, r3, #5
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	4413      	add	r3, r2
 8003d58:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003d62:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003d66:	d106      	bne.n	8003d76 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8003d68:	697b      	ldr	r3, [r7, #20]
 8003d6a:	b2db      	uxtb	r3, r3
 8003d6c:	4619      	mov	r1, r3
 8003d6e:	6878      	ldr	r0, [r7, #4]
 8003d70:	f000 f905 	bl	8003f7e <HCD_HC_IN_IRQHandler>
 8003d74:	e005      	b.n	8003d82 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8003d76:	697b      	ldr	r3, [r7, #20]
 8003d78:	b2db      	uxtb	r3, r3
 8003d7a:	4619      	mov	r1, r3
 8003d7c:	6878      	ldr	r0, [r7, #4]
 8003d7e:	f000 ff67 	bl	8004c50 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003d82:	697b      	ldr	r3, [r7, #20]
 8003d84:	3301      	adds	r3, #1
 8003d86:	617b      	str	r3, [r7, #20]
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	795b      	ldrb	r3, [r3, #5]
 8003d8c:	461a      	mov	r2, r3
 8003d8e:	697b      	ldr	r3, [r7, #20]
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d3d3      	bcc.n	8003d3c <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003d9c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4618      	mov	r0, r3
 8003da4:	f003 fafc 	bl	80073a0 <USB_ReadInterrupts>
 8003da8:	4603      	mov	r3, r0
 8003daa:	f003 0310 	and.w	r3, r3, #16
 8003dae:	2b10      	cmp	r3, #16
 8003db0:	d101      	bne.n	8003db6 <HAL_HCD_IRQHandler+0x1ea>
 8003db2:	2301      	movs	r3, #1
 8003db4:	e000      	b.n	8003db8 <HAL_HCD_IRQHandler+0x1ec>
 8003db6:	2300      	movs	r3, #0
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d014      	beq.n	8003de6 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	699a      	ldr	r2, [r3, #24]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f022 0210 	bic.w	r2, r2, #16
 8003dca:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8003dcc:	6878      	ldr	r0, [r7, #4]
 8003dce:	f001 fbfe 	bl	80055ce <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	699a      	ldr	r2, [r3, #24]
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f042 0210 	orr.w	r2, r2, #16
 8003de0:	619a      	str	r2, [r3, #24]
 8003de2:	e000      	b.n	8003de6 <HAL_HCD_IRQHandler+0x21a>
      return;
 8003de4:	bf00      	nop
    }
  }
}
 8003de6:	3718      	adds	r7, #24
 8003de8:	46bd      	mov	sp, r7
 8003dea:	bd80      	pop	{r7, pc}

08003dec <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b082      	sub	sp, #8
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8003dfa:	2b01      	cmp	r3, #1
 8003dfc:	d101      	bne.n	8003e02 <HAL_HCD_Start+0x16>
 8003dfe:	2302      	movs	r3, #2
 8003e00:	e013      	b.n	8003e2a <HAL_HCD_Start+0x3e>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2201      	movs	r2, #1
 8003e06:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	2101      	movs	r1, #1
 8003e10:	4618      	mov	r0, r3
 8003e12:	f003 fc64 	bl	80076de <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	f003 f95c 	bl	80070d8 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2200      	movs	r2, #0
 8003e24:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8003e28:	2300      	movs	r3, #0
}
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	3708      	adds	r7, #8
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	bd80      	pop	{r7, pc}

08003e32 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8003e32:	b580      	push	{r7, lr}
 8003e34:	b082      	sub	sp, #8
 8003e36:	af00      	add	r7, sp, #0
 8003e38:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8003e40:	2b01      	cmp	r3, #1
 8003e42:	d101      	bne.n	8003e48 <HAL_HCD_Stop+0x16>
 8003e44:	2302      	movs	r3, #2
 8003e46:	e00d      	b.n	8003e64 <HAL_HCD_Stop+0x32>
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2201      	movs	r2, #1
 8003e4c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	4618      	mov	r0, r3
 8003e56:	f004 f9b7 	bl	80081c8 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8003e62:	2300      	movs	r3, #0
}
 8003e64:	4618      	mov	r0, r3
 8003e66:	3708      	adds	r7, #8
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	bd80      	pop	{r7, pc}

08003e6c <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b082      	sub	sp, #8
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	4618      	mov	r0, r3
 8003e7a:	f003 fc06 	bl	800768a <USB_ResetPort>
 8003e7e:	4603      	mov	r3, r0
}
 8003e80:	4618      	mov	r0, r3
 8003e82:	3708      	adds	r7, #8
 8003e84:	46bd      	mov	sp, r7
 8003e86:	bd80      	pop	{r7, pc}

08003e88 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	b083      	sub	sp, #12
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
 8003e90:	460b      	mov	r3, r1
 8003e92:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8003e94:	78fa      	ldrb	r2, [r7, #3]
 8003e96:	6879      	ldr	r1, [r7, #4]
 8003e98:	4613      	mov	r3, r2
 8003e9a:	011b      	lsls	r3, r3, #4
 8003e9c:	1a9b      	subs	r3, r3, r2
 8003e9e:	009b      	lsls	r3, r3, #2
 8003ea0:	440b      	add	r3, r1
 8003ea2:	334c      	adds	r3, #76	@ 0x4c
 8003ea4:	781b      	ldrb	r3, [r3, #0]
}
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	370c      	adds	r7, #12
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb0:	4770      	bx	lr

08003eb2 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8003eb2:	b480      	push	{r7}
 8003eb4:	b083      	sub	sp, #12
 8003eb6:	af00      	add	r7, sp, #0
 8003eb8:	6078      	str	r0, [r7, #4]
 8003eba:	460b      	mov	r3, r1
 8003ebc:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8003ebe:	78fa      	ldrb	r2, [r7, #3]
 8003ec0:	6879      	ldr	r1, [r7, #4]
 8003ec2:	4613      	mov	r3, r2
 8003ec4:	011b      	lsls	r3, r3, #4
 8003ec6:	1a9b      	subs	r3, r3, r2
 8003ec8:	009b      	lsls	r3, r3, #2
 8003eca:	440b      	add	r3, r1
 8003ecc:	3338      	adds	r3, #56	@ 0x38
 8003ece:	681b      	ldr	r3, [r3, #0]
}
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	370c      	adds	r7, #12
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eda:	4770      	bx	lr

08003edc <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b082      	sub	sp, #8
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	4618      	mov	r0, r3
 8003eea:	f003 fc48 	bl	800777e <USB_GetCurrentFrame>
 8003eee:	4603      	mov	r3, r0
}
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	3708      	adds	r7, #8
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	bd80      	pop	{r7, pc}

08003ef8 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b082      	sub	sp, #8
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	4618      	mov	r0, r3
 8003f06:	f003 fc23 	bl	8007750 <USB_GetHostSpeed>
 8003f0a:	4603      	mov	r3, r0
}
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	3708      	adds	r7, #8
 8003f10:	46bd      	mov	sp, r7
 8003f12:	bd80      	pop	{r7, pc}

08003f14 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8003f14:	b480      	push	{r7}
 8003f16:	b083      	sub	sp, #12
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
 8003f1c:	460b      	mov	r3, r1
 8003f1e:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8003f20:	78fa      	ldrb	r2, [r7, #3]
 8003f22:	6879      	ldr	r1, [r7, #4]
 8003f24:	4613      	mov	r3, r2
 8003f26:	011b      	lsls	r3, r3, #4
 8003f28:	1a9b      	subs	r3, r3, r2
 8003f2a:	009b      	lsls	r3, r3, #2
 8003f2c:	440b      	add	r3, r1
 8003f2e:	331a      	adds	r3, #26
 8003f30:	2200      	movs	r2, #0
 8003f32:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8003f34:	78fa      	ldrb	r2, [r7, #3]
 8003f36:	6879      	ldr	r1, [r7, #4]
 8003f38:	4613      	mov	r3, r2
 8003f3a:	011b      	lsls	r3, r3, #4
 8003f3c:	1a9b      	subs	r3, r3, r2
 8003f3e:	009b      	lsls	r3, r3, #2
 8003f40:	440b      	add	r3, r1
 8003f42:	331b      	adds	r3, #27
 8003f44:	2200      	movs	r2, #0
 8003f46:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8003f48:	78fa      	ldrb	r2, [r7, #3]
 8003f4a:	6879      	ldr	r1, [r7, #4]
 8003f4c:	4613      	mov	r3, r2
 8003f4e:	011b      	lsls	r3, r3, #4
 8003f50:	1a9b      	subs	r3, r3, r2
 8003f52:	009b      	lsls	r3, r3, #2
 8003f54:	440b      	add	r3, r1
 8003f56:	3325      	adds	r3, #37	@ 0x25
 8003f58:	2200      	movs	r2, #0
 8003f5a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8003f5c:	78fa      	ldrb	r2, [r7, #3]
 8003f5e:	6879      	ldr	r1, [r7, #4]
 8003f60:	4613      	mov	r3, r2
 8003f62:	011b      	lsls	r3, r3, #4
 8003f64:	1a9b      	subs	r3, r3, r2
 8003f66:	009b      	lsls	r3, r3, #2
 8003f68:	440b      	add	r3, r1
 8003f6a:	3324      	adds	r3, #36	@ 0x24
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8003f70:	2300      	movs	r3, #0
}
 8003f72:	4618      	mov	r0, r3
 8003f74:	370c      	adds	r7, #12
 8003f76:	46bd      	mov	sp, r7
 8003f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7c:	4770      	bx	lr

08003f7e <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003f7e:	b580      	push	{r7, lr}
 8003f80:	b086      	sub	sp, #24
 8003f82:	af00      	add	r7, sp, #0
 8003f84:	6078      	str	r0, [r7, #4]
 8003f86:	460b      	mov	r3, r1
 8003f88:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003f90:	697b      	ldr	r3, [r7, #20]
 8003f92:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	78fa      	ldrb	r2, [r7, #3]
 8003f9a:	4611      	mov	r1, r2
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	f003 fa12 	bl	80073c6 <USB_ReadChInterrupts>
 8003fa2:	4603      	mov	r3, r0
 8003fa4:	f003 0304 	and.w	r3, r3, #4
 8003fa8:	2b04      	cmp	r3, #4
 8003faa:	d11a      	bne.n	8003fe2 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8003fac:	78fb      	ldrb	r3, [r7, #3]
 8003fae:	015a      	lsls	r2, r3, #5
 8003fb0:	693b      	ldr	r3, [r7, #16]
 8003fb2:	4413      	add	r3, r2
 8003fb4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003fb8:	461a      	mov	r2, r3
 8003fba:	2304      	movs	r3, #4
 8003fbc:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8003fbe:	78fa      	ldrb	r2, [r7, #3]
 8003fc0:	6879      	ldr	r1, [r7, #4]
 8003fc2:	4613      	mov	r3, r2
 8003fc4:	011b      	lsls	r3, r3, #4
 8003fc6:	1a9b      	subs	r3, r3, r2
 8003fc8:	009b      	lsls	r3, r3, #2
 8003fca:	440b      	add	r3, r1
 8003fcc:	334d      	adds	r3, #77	@ 0x4d
 8003fce:	2207      	movs	r2, #7
 8003fd0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	78fa      	ldrb	r2, [r7, #3]
 8003fd8:	4611      	mov	r1, r2
 8003fda:	4618      	mov	r0, r3
 8003fdc:	f003 ff97 	bl	8007f0e <USB_HC_Halt>
 8003fe0:	e09e      	b.n	8004120 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	78fa      	ldrb	r2, [r7, #3]
 8003fe8:	4611      	mov	r1, r2
 8003fea:	4618      	mov	r0, r3
 8003fec:	f003 f9eb 	bl	80073c6 <USB_ReadChInterrupts>
 8003ff0:	4603      	mov	r3, r0
 8003ff2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ff6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ffa:	d11b      	bne.n	8004034 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8003ffc:	78fb      	ldrb	r3, [r7, #3]
 8003ffe:	015a      	lsls	r2, r3, #5
 8004000:	693b      	ldr	r3, [r7, #16]
 8004002:	4413      	add	r3, r2
 8004004:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004008:	461a      	mov	r2, r3
 800400a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800400e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8004010:	78fa      	ldrb	r2, [r7, #3]
 8004012:	6879      	ldr	r1, [r7, #4]
 8004014:	4613      	mov	r3, r2
 8004016:	011b      	lsls	r3, r3, #4
 8004018:	1a9b      	subs	r3, r3, r2
 800401a:	009b      	lsls	r3, r3, #2
 800401c:	440b      	add	r3, r1
 800401e:	334d      	adds	r3, #77	@ 0x4d
 8004020:	2208      	movs	r2, #8
 8004022:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	78fa      	ldrb	r2, [r7, #3]
 800402a:	4611      	mov	r1, r2
 800402c:	4618      	mov	r0, r3
 800402e:	f003 ff6e 	bl	8007f0e <USB_HC_Halt>
 8004032:	e075      	b.n	8004120 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	78fa      	ldrb	r2, [r7, #3]
 800403a:	4611      	mov	r1, r2
 800403c:	4618      	mov	r0, r3
 800403e:	f003 f9c2 	bl	80073c6 <USB_ReadChInterrupts>
 8004042:	4603      	mov	r3, r0
 8004044:	f003 0308 	and.w	r3, r3, #8
 8004048:	2b08      	cmp	r3, #8
 800404a:	d11a      	bne.n	8004082 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 800404c:	78fb      	ldrb	r3, [r7, #3]
 800404e:	015a      	lsls	r2, r3, #5
 8004050:	693b      	ldr	r3, [r7, #16]
 8004052:	4413      	add	r3, r2
 8004054:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004058:	461a      	mov	r2, r3
 800405a:	2308      	movs	r3, #8
 800405c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800405e:	78fa      	ldrb	r2, [r7, #3]
 8004060:	6879      	ldr	r1, [r7, #4]
 8004062:	4613      	mov	r3, r2
 8004064:	011b      	lsls	r3, r3, #4
 8004066:	1a9b      	subs	r3, r3, r2
 8004068:	009b      	lsls	r3, r3, #2
 800406a:	440b      	add	r3, r1
 800406c:	334d      	adds	r3, #77	@ 0x4d
 800406e:	2206      	movs	r2, #6
 8004070:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	78fa      	ldrb	r2, [r7, #3]
 8004078:	4611      	mov	r1, r2
 800407a:	4618      	mov	r0, r3
 800407c:	f003 ff47 	bl	8007f0e <USB_HC_Halt>
 8004080:	e04e      	b.n	8004120 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	78fa      	ldrb	r2, [r7, #3]
 8004088:	4611      	mov	r1, r2
 800408a:	4618      	mov	r0, r3
 800408c:	f003 f99b 	bl	80073c6 <USB_ReadChInterrupts>
 8004090:	4603      	mov	r3, r0
 8004092:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004096:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800409a:	d11b      	bne.n	80040d4 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 800409c:	78fb      	ldrb	r3, [r7, #3]
 800409e:	015a      	lsls	r2, r3, #5
 80040a0:	693b      	ldr	r3, [r7, #16]
 80040a2:	4413      	add	r3, r2
 80040a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80040a8:	461a      	mov	r2, r3
 80040aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80040ae:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80040b0:	78fa      	ldrb	r2, [r7, #3]
 80040b2:	6879      	ldr	r1, [r7, #4]
 80040b4:	4613      	mov	r3, r2
 80040b6:	011b      	lsls	r3, r3, #4
 80040b8:	1a9b      	subs	r3, r3, r2
 80040ba:	009b      	lsls	r3, r3, #2
 80040bc:	440b      	add	r3, r1
 80040be:	334d      	adds	r3, #77	@ 0x4d
 80040c0:	2209      	movs	r2, #9
 80040c2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	78fa      	ldrb	r2, [r7, #3]
 80040ca:	4611      	mov	r1, r2
 80040cc:	4618      	mov	r0, r3
 80040ce:	f003 ff1e 	bl	8007f0e <USB_HC_Halt>
 80040d2:	e025      	b.n	8004120 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	78fa      	ldrb	r2, [r7, #3]
 80040da:	4611      	mov	r1, r2
 80040dc:	4618      	mov	r0, r3
 80040de:	f003 f972 	bl	80073c6 <USB_ReadChInterrupts>
 80040e2:	4603      	mov	r3, r0
 80040e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040e8:	2b80      	cmp	r3, #128	@ 0x80
 80040ea:	d119      	bne.n	8004120 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80040ec:	78fb      	ldrb	r3, [r7, #3]
 80040ee:	015a      	lsls	r2, r3, #5
 80040f0:	693b      	ldr	r3, [r7, #16]
 80040f2:	4413      	add	r3, r2
 80040f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80040f8:	461a      	mov	r2, r3
 80040fa:	2380      	movs	r3, #128	@ 0x80
 80040fc:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80040fe:	78fa      	ldrb	r2, [r7, #3]
 8004100:	6879      	ldr	r1, [r7, #4]
 8004102:	4613      	mov	r3, r2
 8004104:	011b      	lsls	r3, r3, #4
 8004106:	1a9b      	subs	r3, r3, r2
 8004108:	009b      	lsls	r3, r3, #2
 800410a:	440b      	add	r3, r1
 800410c:	334d      	adds	r3, #77	@ 0x4d
 800410e:	2207      	movs	r2, #7
 8004110:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	78fa      	ldrb	r2, [r7, #3]
 8004118:	4611      	mov	r1, r2
 800411a:	4618      	mov	r0, r3
 800411c:	f003 fef7 	bl	8007f0e <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	78fa      	ldrb	r2, [r7, #3]
 8004126:	4611      	mov	r1, r2
 8004128:	4618      	mov	r0, r3
 800412a:	f003 f94c 	bl	80073c6 <USB_ReadChInterrupts>
 800412e:	4603      	mov	r3, r0
 8004130:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004134:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004138:	d112      	bne.n	8004160 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	78fa      	ldrb	r2, [r7, #3]
 8004140:	4611      	mov	r1, r2
 8004142:	4618      	mov	r0, r3
 8004144:	f003 fee3 	bl	8007f0e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8004148:	78fb      	ldrb	r3, [r7, #3]
 800414a:	015a      	lsls	r2, r3, #5
 800414c:	693b      	ldr	r3, [r7, #16]
 800414e:	4413      	add	r3, r2
 8004150:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004154:	461a      	mov	r2, r3
 8004156:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800415a:	6093      	str	r3, [r2, #8]
 800415c:	f000 bd75 	b.w	8004c4a <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	78fa      	ldrb	r2, [r7, #3]
 8004166:	4611      	mov	r1, r2
 8004168:	4618      	mov	r0, r3
 800416a:	f003 f92c 	bl	80073c6 <USB_ReadChInterrupts>
 800416e:	4603      	mov	r3, r0
 8004170:	f003 0301 	and.w	r3, r3, #1
 8004174:	2b01      	cmp	r3, #1
 8004176:	f040 8128 	bne.w	80043ca <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800417a:	78fb      	ldrb	r3, [r7, #3]
 800417c:	015a      	lsls	r2, r3, #5
 800417e:	693b      	ldr	r3, [r7, #16]
 8004180:	4413      	add	r3, r2
 8004182:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004186:	461a      	mov	r2, r3
 8004188:	2320      	movs	r3, #32
 800418a:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 800418c:	78fa      	ldrb	r2, [r7, #3]
 800418e:	6879      	ldr	r1, [r7, #4]
 8004190:	4613      	mov	r3, r2
 8004192:	011b      	lsls	r3, r3, #4
 8004194:	1a9b      	subs	r3, r3, r2
 8004196:	009b      	lsls	r3, r3, #2
 8004198:	440b      	add	r3, r1
 800419a:	331b      	adds	r3, #27
 800419c:	781b      	ldrb	r3, [r3, #0]
 800419e:	2b01      	cmp	r3, #1
 80041a0:	d119      	bne.n	80041d6 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80041a2:	78fa      	ldrb	r2, [r7, #3]
 80041a4:	6879      	ldr	r1, [r7, #4]
 80041a6:	4613      	mov	r3, r2
 80041a8:	011b      	lsls	r3, r3, #4
 80041aa:	1a9b      	subs	r3, r3, r2
 80041ac:	009b      	lsls	r3, r3, #2
 80041ae:	440b      	add	r3, r1
 80041b0:	331b      	adds	r3, #27
 80041b2:	2200      	movs	r2, #0
 80041b4:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80041b6:	78fb      	ldrb	r3, [r7, #3]
 80041b8:	015a      	lsls	r2, r3, #5
 80041ba:	693b      	ldr	r3, [r7, #16]
 80041bc:	4413      	add	r3, r2
 80041be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80041c2:	685b      	ldr	r3, [r3, #4]
 80041c4:	78fa      	ldrb	r2, [r7, #3]
 80041c6:	0151      	lsls	r1, r2, #5
 80041c8:	693a      	ldr	r2, [r7, #16]
 80041ca:	440a      	add	r2, r1
 80041cc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80041d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80041d4:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	799b      	ldrb	r3, [r3, #6]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d01b      	beq.n	8004216 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80041de:	78fa      	ldrb	r2, [r7, #3]
 80041e0:	6879      	ldr	r1, [r7, #4]
 80041e2:	4613      	mov	r3, r2
 80041e4:	011b      	lsls	r3, r3, #4
 80041e6:	1a9b      	subs	r3, r3, r2
 80041e8:	009b      	lsls	r3, r3, #2
 80041ea:	440b      	add	r3, r1
 80041ec:	3330      	adds	r3, #48	@ 0x30
 80041ee:	6819      	ldr	r1, [r3, #0]
 80041f0:	78fb      	ldrb	r3, [r7, #3]
 80041f2:	015a      	lsls	r2, r3, #5
 80041f4:	693b      	ldr	r3, [r7, #16]
 80041f6:	4413      	add	r3, r2
 80041f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80041fc:	691b      	ldr	r3, [r3, #16]
 80041fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004202:	78fa      	ldrb	r2, [r7, #3]
 8004204:	1ac9      	subs	r1, r1, r3
 8004206:	6878      	ldr	r0, [r7, #4]
 8004208:	4613      	mov	r3, r2
 800420a:	011b      	lsls	r3, r3, #4
 800420c:	1a9b      	subs	r3, r3, r2
 800420e:	009b      	lsls	r3, r3, #2
 8004210:	4403      	add	r3, r0
 8004212:	3338      	adds	r3, #56	@ 0x38
 8004214:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8004216:	78fa      	ldrb	r2, [r7, #3]
 8004218:	6879      	ldr	r1, [r7, #4]
 800421a:	4613      	mov	r3, r2
 800421c:	011b      	lsls	r3, r3, #4
 800421e:	1a9b      	subs	r3, r3, r2
 8004220:	009b      	lsls	r3, r3, #2
 8004222:	440b      	add	r3, r1
 8004224:	334d      	adds	r3, #77	@ 0x4d
 8004226:	2201      	movs	r2, #1
 8004228:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 800422a:	78fa      	ldrb	r2, [r7, #3]
 800422c:	6879      	ldr	r1, [r7, #4]
 800422e:	4613      	mov	r3, r2
 8004230:	011b      	lsls	r3, r3, #4
 8004232:	1a9b      	subs	r3, r3, r2
 8004234:	009b      	lsls	r3, r3, #2
 8004236:	440b      	add	r3, r1
 8004238:	3344      	adds	r3, #68	@ 0x44
 800423a:	2200      	movs	r2, #0
 800423c:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 800423e:	78fb      	ldrb	r3, [r7, #3]
 8004240:	015a      	lsls	r2, r3, #5
 8004242:	693b      	ldr	r3, [r7, #16]
 8004244:	4413      	add	r3, r2
 8004246:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800424a:	461a      	mov	r2, r3
 800424c:	2301      	movs	r3, #1
 800424e:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004250:	78fa      	ldrb	r2, [r7, #3]
 8004252:	6879      	ldr	r1, [r7, #4]
 8004254:	4613      	mov	r3, r2
 8004256:	011b      	lsls	r3, r3, #4
 8004258:	1a9b      	subs	r3, r3, r2
 800425a:	009b      	lsls	r3, r3, #2
 800425c:	440b      	add	r3, r1
 800425e:	3326      	adds	r3, #38	@ 0x26
 8004260:	781b      	ldrb	r3, [r3, #0]
 8004262:	2b00      	cmp	r3, #0
 8004264:	d00a      	beq.n	800427c <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004266:	78fa      	ldrb	r2, [r7, #3]
 8004268:	6879      	ldr	r1, [r7, #4]
 800426a:	4613      	mov	r3, r2
 800426c:	011b      	lsls	r3, r3, #4
 800426e:	1a9b      	subs	r3, r3, r2
 8004270:	009b      	lsls	r3, r3, #2
 8004272:	440b      	add	r3, r1
 8004274:	3326      	adds	r3, #38	@ 0x26
 8004276:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004278:	2b02      	cmp	r3, #2
 800427a:	d110      	bne.n	800429e <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	78fa      	ldrb	r2, [r7, #3]
 8004282:	4611      	mov	r1, r2
 8004284:	4618      	mov	r0, r3
 8004286:	f003 fe42 	bl	8007f0e <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800428a:	78fb      	ldrb	r3, [r7, #3]
 800428c:	015a      	lsls	r2, r3, #5
 800428e:	693b      	ldr	r3, [r7, #16]
 8004290:	4413      	add	r3, r2
 8004292:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004296:	461a      	mov	r2, r3
 8004298:	2310      	movs	r3, #16
 800429a:	6093      	str	r3, [r2, #8]
 800429c:	e03d      	b.n	800431a <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800429e:	78fa      	ldrb	r2, [r7, #3]
 80042a0:	6879      	ldr	r1, [r7, #4]
 80042a2:	4613      	mov	r3, r2
 80042a4:	011b      	lsls	r3, r3, #4
 80042a6:	1a9b      	subs	r3, r3, r2
 80042a8:	009b      	lsls	r3, r3, #2
 80042aa:	440b      	add	r3, r1
 80042ac:	3326      	adds	r3, #38	@ 0x26
 80042ae:	781b      	ldrb	r3, [r3, #0]
 80042b0:	2b03      	cmp	r3, #3
 80042b2:	d00a      	beq.n	80042ca <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 80042b4:	78fa      	ldrb	r2, [r7, #3]
 80042b6:	6879      	ldr	r1, [r7, #4]
 80042b8:	4613      	mov	r3, r2
 80042ba:	011b      	lsls	r3, r3, #4
 80042bc:	1a9b      	subs	r3, r3, r2
 80042be:	009b      	lsls	r3, r3, #2
 80042c0:	440b      	add	r3, r1
 80042c2:	3326      	adds	r3, #38	@ 0x26
 80042c4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80042c6:	2b01      	cmp	r3, #1
 80042c8:	d127      	bne.n	800431a <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80042ca:	78fb      	ldrb	r3, [r7, #3]
 80042cc:	015a      	lsls	r2, r3, #5
 80042ce:	693b      	ldr	r3, [r7, #16]
 80042d0:	4413      	add	r3, r2
 80042d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	78fa      	ldrb	r2, [r7, #3]
 80042da:	0151      	lsls	r1, r2, #5
 80042dc:	693a      	ldr	r2, [r7, #16]
 80042de:	440a      	add	r2, r1
 80042e0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80042e4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80042e8:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80042ea:	78fa      	ldrb	r2, [r7, #3]
 80042ec:	6879      	ldr	r1, [r7, #4]
 80042ee:	4613      	mov	r3, r2
 80042f0:	011b      	lsls	r3, r3, #4
 80042f2:	1a9b      	subs	r3, r3, r2
 80042f4:	009b      	lsls	r3, r3, #2
 80042f6:	440b      	add	r3, r1
 80042f8:	334c      	adds	r3, #76	@ 0x4c
 80042fa:	2201      	movs	r2, #1
 80042fc:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80042fe:	78fa      	ldrb	r2, [r7, #3]
 8004300:	6879      	ldr	r1, [r7, #4]
 8004302:	4613      	mov	r3, r2
 8004304:	011b      	lsls	r3, r3, #4
 8004306:	1a9b      	subs	r3, r3, r2
 8004308:	009b      	lsls	r3, r3, #2
 800430a:	440b      	add	r3, r1
 800430c:	334c      	adds	r3, #76	@ 0x4c
 800430e:	781a      	ldrb	r2, [r3, #0]
 8004310:	78fb      	ldrb	r3, [r7, #3]
 8004312:	4619      	mov	r1, r3
 8004314:	6878      	ldr	r0, [r7, #4]
 8004316:	f006 f953 	bl	800a5c0 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	799b      	ldrb	r3, [r3, #6]
 800431e:	2b01      	cmp	r3, #1
 8004320:	d13b      	bne.n	800439a <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8004322:	78fa      	ldrb	r2, [r7, #3]
 8004324:	6879      	ldr	r1, [r7, #4]
 8004326:	4613      	mov	r3, r2
 8004328:	011b      	lsls	r3, r3, #4
 800432a:	1a9b      	subs	r3, r3, r2
 800432c:	009b      	lsls	r3, r3, #2
 800432e:	440b      	add	r3, r1
 8004330:	3338      	adds	r3, #56	@ 0x38
 8004332:	6819      	ldr	r1, [r3, #0]
 8004334:	78fa      	ldrb	r2, [r7, #3]
 8004336:	6878      	ldr	r0, [r7, #4]
 8004338:	4613      	mov	r3, r2
 800433a:	011b      	lsls	r3, r3, #4
 800433c:	1a9b      	subs	r3, r3, r2
 800433e:	009b      	lsls	r3, r3, #2
 8004340:	4403      	add	r3, r0
 8004342:	3328      	adds	r3, #40	@ 0x28
 8004344:	881b      	ldrh	r3, [r3, #0]
 8004346:	440b      	add	r3, r1
 8004348:	1e59      	subs	r1, r3, #1
 800434a:	78fa      	ldrb	r2, [r7, #3]
 800434c:	6878      	ldr	r0, [r7, #4]
 800434e:	4613      	mov	r3, r2
 8004350:	011b      	lsls	r3, r3, #4
 8004352:	1a9b      	subs	r3, r3, r2
 8004354:	009b      	lsls	r3, r3, #2
 8004356:	4403      	add	r3, r0
 8004358:	3328      	adds	r3, #40	@ 0x28
 800435a:	881b      	ldrh	r3, [r3, #0]
 800435c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004360:	f003 0301 	and.w	r3, r3, #1
 8004364:	2b00      	cmp	r3, #0
 8004366:	f000 8470 	beq.w	8004c4a <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 800436a:	78fa      	ldrb	r2, [r7, #3]
 800436c:	6879      	ldr	r1, [r7, #4]
 800436e:	4613      	mov	r3, r2
 8004370:	011b      	lsls	r3, r3, #4
 8004372:	1a9b      	subs	r3, r3, r2
 8004374:	009b      	lsls	r3, r3, #2
 8004376:	440b      	add	r3, r1
 8004378:	333c      	adds	r3, #60	@ 0x3c
 800437a:	781b      	ldrb	r3, [r3, #0]
 800437c:	78fa      	ldrb	r2, [r7, #3]
 800437e:	f083 0301 	eor.w	r3, r3, #1
 8004382:	b2d8      	uxtb	r0, r3
 8004384:	6879      	ldr	r1, [r7, #4]
 8004386:	4613      	mov	r3, r2
 8004388:	011b      	lsls	r3, r3, #4
 800438a:	1a9b      	subs	r3, r3, r2
 800438c:	009b      	lsls	r3, r3, #2
 800438e:	440b      	add	r3, r1
 8004390:	333c      	adds	r3, #60	@ 0x3c
 8004392:	4602      	mov	r2, r0
 8004394:	701a      	strb	r2, [r3, #0]
 8004396:	f000 bc58 	b.w	8004c4a <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 800439a:	78fa      	ldrb	r2, [r7, #3]
 800439c:	6879      	ldr	r1, [r7, #4]
 800439e:	4613      	mov	r3, r2
 80043a0:	011b      	lsls	r3, r3, #4
 80043a2:	1a9b      	subs	r3, r3, r2
 80043a4:	009b      	lsls	r3, r3, #2
 80043a6:	440b      	add	r3, r1
 80043a8:	333c      	adds	r3, #60	@ 0x3c
 80043aa:	781b      	ldrb	r3, [r3, #0]
 80043ac:	78fa      	ldrb	r2, [r7, #3]
 80043ae:	f083 0301 	eor.w	r3, r3, #1
 80043b2:	b2d8      	uxtb	r0, r3
 80043b4:	6879      	ldr	r1, [r7, #4]
 80043b6:	4613      	mov	r3, r2
 80043b8:	011b      	lsls	r3, r3, #4
 80043ba:	1a9b      	subs	r3, r3, r2
 80043bc:	009b      	lsls	r3, r3, #2
 80043be:	440b      	add	r3, r1
 80043c0:	333c      	adds	r3, #60	@ 0x3c
 80043c2:	4602      	mov	r2, r0
 80043c4:	701a      	strb	r2, [r3, #0]
 80043c6:	f000 bc40 	b.w	8004c4a <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	78fa      	ldrb	r2, [r7, #3]
 80043d0:	4611      	mov	r1, r2
 80043d2:	4618      	mov	r0, r3
 80043d4:	f002 fff7 	bl	80073c6 <USB_ReadChInterrupts>
 80043d8:	4603      	mov	r3, r0
 80043da:	f003 0320 	and.w	r3, r3, #32
 80043de:	2b20      	cmp	r3, #32
 80043e0:	d131      	bne.n	8004446 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80043e2:	78fb      	ldrb	r3, [r7, #3]
 80043e4:	015a      	lsls	r2, r3, #5
 80043e6:	693b      	ldr	r3, [r7, #16]
 80043e8:	4413      	add	r3, r2
 80043ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80043ee:	461a      	mov	r2, r3
 80043f0:	2320      	movs	r3, #32
 80043f2:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 80043f4:	78fa      	ldrb	r2, [r7, #3]
 80043f6:	6879      	ldr	r1, [r7, #4]
 80043f8:	4613      	mov	r3, r2
 80043fa:	011b      	lsls	r3, r3, #4
 80043fc:	1a9b      	subs	r3, r3, r2
 80043fe:	009b      	lsls	r3, r3, #2
 8004400:	440b      	add	r3, r1
 8004402:	331a      	adds	r3, #26
 8004404:	781b      	ldrb	r3, [r3, #0]
 8004406:	2b01      	cmp	r3, #1
 8004408:	f040 841f 	bne.w	8004c4a <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 800440c:	78fa      	ldrb	r2, [r7, #3]
 800440e:	6879      	ldr	r1, [r7, #4]
 8004410:	4613      	mov	r3, r2
 8004412:	011b      	lsls	r3, r3, #4
 8004414:	1a9b      	subs	r3, r3, r2
 8004416:	009b      	lsls	r3, r3, #2
 8004418:	440b      	add	r3, r1
 800441a:	331b      	adds	r3, #27
 800441c:	2201      	movs	r2, #1
 800441e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8004420:	78fa      	ldrb	r2, [r7, #3]
 8004422:	6879      	ldr	r1, [r7, #4]
 8004424:	4613      	mov	r3, r2
 8004426:	011b      	lsls	r3, r3, #4
 8004428:	1a9b      	subs	r3, r3, r2
 800442a:	009b      	lsls	r3, r3, #2
 800442c:	440b      	add	r3, r1
 800442e:	334d      	adds	r3, #77	@ 0x4d
 8004430:	2203      	movs	r2, #3
 8004432:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	78fa      	ldrb	r2, [r7, #3]
 800443a:	4611      	mov	r1, r2
 800443c:	4618      	mov	r0, r3
 800443e:	f003 fd66 	bl	8007f0e <USB_HC_Halt>
 8004442:	f000 bc02 	b.w	8004c4a <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	78fa      	ldrb	r2, [r7, #3]
 800444c:	4611      	mov	r1, r2
 800444e:	4618      	mov	r0, r3
 8004450:	f002 ffb9 	bl	80073c6 <USB_ReadChInterrupts>
 8004454:	4603      	mov	r3, r0
 8004456:	f003 0302 	and.w	r3, r3, #2
 800445a:	2b02      	cmp	r3, #2
 800445c:	f040 8305 	bne.w	8004a6a <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8004460:	78fb      	ldrb	r3, [r7, #3]
 8004462:	015a      	lsls	r2, r3, #5
 8004464:	693b      	ldr	r3, [r7, #16]
 8004466:	4413      	add	r3, r2
 8004468:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800446c:	461a      	mov	r2, r3
 800446e:	2302      	movs	r3, #2
 8004470:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8004472:	78fa      	ldrb	r2, [r7, #3]
 8004474:	6879      	ldr	r1, [r7, #4]
 8004476:	4613      	mov	r3, r2
 8004478:	011b      	lsls	r3, r3, #4
 800447a:	1a9b      	subs	r3, r3, r2
 800447c:	009b      	lsls	r3, r3, #2
 800447e:	440b      	add	r3, r1
 8004480:	334d      	adds	r3, #77	@ 0x4d
 8004482:	781b      	ldrb	r3, [r3, #0]
 8004484:	2b01      	cmp	r3, #1
 8004486:	d114      	bne.n	80044b2 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004488:	78fa      	ldrb	r2, [r7, #3]
 800448a:	6879      	ldr	r1, [r7, #4]
 800448c:	4613      	mov	r3, r2
 800448e:	011b      	lsls	r3, r3, #4
 8004490:	1a9b      	subs	r3, r3, r2
 8004492:	009b      	lsls	r3, r3, #2
 8004494:	440b      	add	r3, r1
 8004496:	334d      	adds	r3, #77	@ 0x4d
 8004498:	2202      	movs	r2, #2
 800449a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800449c:	78fa      	ldrb	r2, [r7, #3]
 800449e:	6879      	ldr	r1, [r7, #4]
 80044a0:	4613      	mov	r3, r2
 80044a2:	011b      	lsls	r3, r3, #4
 80044a4:	1a9b      	subs	r3, r3, r2
 80044a6:	009b      	lsls	r3, r3, #2
 80044a8:	440b      	add	r3, r1
 80044aa:	334c      	adds	r3, #76	@ 0x4c
 80044ac:	2201      	movs	r2, #1
 80044ae:	701a      	strb	r2, [r3, #0]
 80044b0:	e2cc      	b.n	8004a4c <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80044b2:	78fa      	ldrb	r2, [r7, #3]
 80044b4:	6879      	ldr	r1, [r7, #4]
 80044b6:	4613      	mov	r3, r2
 80044b8:	011b      	lsls	r3, r3, #4
 80044ba:	1a9b      	subs	r3, r3, r2
 80044bc:	009b      	lsls	r3, r3, #2
 80044be:	440b      	add	r3, r1
 80044c0:	334d      	adds	r3, #77	@ 0x4d
 80044c2:	781b      	ldrb	r3, [r3, #0]
 80044c4:	2b06      	cmp	r3, #6
 80044c6:	d114      	bne.n	80044f2 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80044c8:	78fa      	ldrb	r2, [r7, #3]
 80044ca:	6879      	ldr	r1, [r7, #4]
 80044cc:	4613      	mov	r3, r2
 80044ce:	011b      	lsls	r3, r3, #4
 80044d0:	1a9b      	subs	r3, r3, r2
 80044d2:	009b      	lsls	r3, r3, #2
 80044d4:	440b      	add	r3, r1
 80044d6:	334d      	adds	r3, #77	@ 0x4d
 80044d8:	2202      	movs	r2, #2
 80044da:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 80044dc:	78fa      	ldrb	r2, [r7, #3]
 80044de:	6879      	ldr	r1, [r7, #4]
 80044e0:	4613      	mov	r3, r2
 80044e2:	011b      	lsls	r3, r3, #4
 80044e4:	1a9b      	subs	r3, r3, r2
 80044e6:	009b      	lsls	r3, r3, #2
 80044e8:	440b      	add	r3, r1
 80044ea:	334c      	adds	r3, #76	@ 0x4c
 80044ec:	2205      	movs	r2, #5
 80044ee:	701a      	strb	r2, [r3, #0]
 80044f0:	e2ac      	b.n	8004a4c <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80044f2:	78fa      	ldrb	r2, [r7, #3]
 80044f4:	6879      	ldr	r1, [r7, #4]
 80044f6:	4613      	mov	r3, r2
 80044f8:	011b      	lsls	r3, r3, #4
 80044fa:	1a9b      	subs	r3, r3, r2
 80044fc:	009b      	lsls	r3, r3, #2
 80044fe:	440b      	add	r3, r1
 8004500:	334d      	adds	r3, #77	@ 0x4d
 8004502:	781b      	ldrb	r3, [r3, #0]
 8004504:	2b07      	cmp	r3, #7
 8004506:	d00b      	beq.n	8004520 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8004508:	78fa      	ldrb	r2, [r7, #3]
 800450a:	6879      	ldr	r1, [r7, #4]
 800450c:	4613      	mov	r3, r2
 800450e:	011b      	lsls	r3, r3, #4
 8004510:	1a9b      	subs	r3, r3, r2
 8004512:	009b      	lsls	r3, r3, #2
 8004514:	440b      	add	r3, r1
 8004516:	334d      	adds	r3, #77	@ 0x4d
 8004518:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800451a:	2b09      	cmp	r3, #9
 800451c:	f040 80a6 	bne.w	800466c <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004520:	78fa      	ldrb	r2, [r7, #3]
 8004522:	6879      	ldr	r1, [r7, #4]
 8004524:	4613      	mov	r3, r2
 8004526:	011b      	lsls	r3, r3, #4
 8004528:	1a9b      	subs	r3, r3, r2
 800452a:	009b      	lsls	r3, r3, #2
 800452c:	440b      	add	r3, r1
 800452e:	334d      	adds	r3, #77	@ 0x4d
 8004530:	2202      	movs	r2, #2
 8004532:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8004534:	78fa      	ldrb	r2, [r7, #3]
 8004536:	6879      	ldr	r1, [r7, #4]
 8004538:	4613      	mov	r3, r2
 800453a:	011b      	lsls	r3, r3, #4
 800453c:	1a9b      	subs	r3, r3, r2
 800453e:	009b      	lsls	r3, r3, #2
 8004540:	440b      	add	r3, r1
 8004542:	3344      	adds	r3, #68	@ 0x44
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	1c59      	adds	r1, r3, #1
 8004548:	6878      	ldr	r0, [r7, #4]
 800454a:	4613      	mov	r3, r2
 800454c:	011b      	lsls	r3, r3, #4
 800454e:	1a9b      	subs	r3, r3, r2
 8004550:	009b      	lsls	r3, r3, #2
 8004552:	4403      	add	r3, r0
 8004554:	3344      	adds	r3, #68	@ 0x44
 8004556:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004558:	78fa      	ldrb	r2, [r7, #3]
 800455a:	6879      	ldr	r1, [r7, #4]
 800455c:	4613      	mov	r3, r2
 800455e:	011b      	lsls	r3, r3, #4
 8004560:	1a9b      	subs	r3, r3, r2
 8004562:	009b      	lsls	r3, r3, #2
 8004564:	440b      	add	r3, r1
 8004566:	3344      	adds	r3, #68	@ 0x44
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	2b02      	cmp	r3, #2
 800456c:	d943      	bls.n	80045f6 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800456e:	78fa      	ldrb	r2, [r7, #3]
 8004570:	6879      	ldr	r1, [r7, #4]
 8004572:	4613      	mov	r3, r2
 8004574:	011b      	lsls	r3, r3, #4
 8004576:	1a9b      	subs	r3, r3, r2
 8004578:	009b      	lsls	r3, r3, #2
 800457a:	440b      	add	r3, r1
 800457c:	3344      	adds	r3, #68	@ 0x44
 800457e:	2200      	movs	r2, #0
 8004580:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8004582:	78fa      	ldrb	r2, [r7, #3]
 8004584:	6879      	ldr	r1, [r7, #4]
 8004586:	4613      	mov	r3, r2
 8004588:	011b      	lsls	r3, r3, #4
 800458a:	1a9b      	subs	r3, r3, r2
 800458c:	009b      	lsls	r3, r3, #2
 800458e:	440b      	add	r3, r1
 8004590:	331a      	adds	r3, #26
 8004592:	781b      	ldrb	r3, [r3, #0]
 8004594:	2b01      	cmp	r3, #1
 8004596:	d123      	bne.n	80045e0 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8004598:	78fa      	ldrb	r2, [r7, #3]
 800459a:	6879      	ldr	r1, [r7, #4]
 800459c:	4613      	mov	r3, r2
 800459e:	011b      	lsls	r3, r3, #4
 80045a0:	1a9b      	subs	r3, r3, r2
 80045a2:	009b      	lsls	r3, r3, #2
 80045a4:	440b      	add	r3, r1
 80045a6:	331b      	adds	r3, #27
 80045a8:	2200      	movs	r2, #0
 80045aa:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 80045ac:	78fa      	ldrb	r2, [r7, #3]
 80045ae:	6879      	ldr	r1, [r7, #4]
 80045b0:	4613      	mov	r3, r2
 80045b2:	011b      	lsls	r3, r3, #4
 80045b4:	1a9b      	subs	r3, r3, r2
 80045b6:	009b      	lsls	r3, r3, #2
 80045b8:	440b      	add	r3, r1
 80045ba:	331c      	adds	r3, #28
 80045bc:	2200      	movs	r2, #0
 80045be:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80045c0:	78fb      	ldrb	r3, [r7, #3]
 80045c2:	015a      	lsls	r2, r3, #5
 80045c4:	693b      	ldr	r3, [r7, #16]
 80045c6:	4413      	add	r3, r2
 80045c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80045cc:	685b      	ldr	r3, [r3, #4]
 80045ce:	78fa      	ldrb	r2, [r7, #3]
 80045d0:	0151      	lsls	r1, r2, #5
 80045d2:	693a      	ldr	r2, [r7, #16]
 80045d4:	440a      	add	r2, r1
 80045d6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80045da:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80045de:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 80045e0:	78fa      	ldrb	r2, [r7, #3]
 80045e2:	6879      	ldr	r1, [r7, #4]
 80045e4:	4613      	mov	r3, r2
 80045e6:	011b      	lsls	r3, r3, #4
 80045e8:	1a9b      	subs	r3, r3, r2
 80045ea:	009b      	lsls	r3, r3, #2
 80045ec:	440b      	add	r3, r1
 80045ee:	334c      	adds	r3, #76	@ 0x4c
 80045f0:	2204      	movs	r2, #4
 80045f2:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80045f4:	e229      	b.n	8004a4a <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80045f6:	78fa      	ldrb	r2, [r7, #3]
 80045f8:	6879      	ldr	r1, [r7, #4]
 80045fa:	4613      	mov	r3, r2
 80045fc:	011b      	lsls	r3, r3, #4
 80045fe:	1a9b      	subs	r3, r3, r2
 8004600:	009b      	lsls	r3, r3, #2
 8004602:	440b      	add	r3, r1
 8004604:	334c      	adds	r3, #76	@ 0x4c
 8004606:	2202      	movs	r2, #2
 8004608:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800460a:	78fa      	ldrb	r2, [r7, #3]
 800460c:	6879      	ldr	r1, [r7, #4]
 800460e:	4613      	mov	r3, r2
 8004610:	011b      	lsls	r3, r3, #4
 8004612:	1a9b      	subs	r3, r3, r2
 8004614:	009b      	lsls	r3, r3, #2
 8004616:	440b      	add	r3, r1
 8004618:	3326      	adds	r3, #38	@ 0x26
 800461a:	781b      	ldrb	r3, [r3, #0]
 800461c:	2b00      	cmp	r3, #0
 800461e:	d00b      	beq.n	8004638 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004620:	78fa      	ldrb	r2, [r7, #3]
 8004622:	6879      	ldr	r1, [r7, #4]
 8004624:	4613      	mov	r3, r2
 8004626:	011b      	lsls	r3, r3, #4
 8004628:	1a9b      	subs	r3, r3, r2
 800462a:	009b      	lsls	r3, r3, #2
 800462c:	440b      	add	r3, r1
 800462e:	3326      	adds	r3, #38	@ 0x26
 8004630:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004632:	2b02      	cmp	r3, #2
 8004634:	f040 8209 	bne.w	8004a4a <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8004638:	78fb      	ldrb	r3, [r7, #3]
 800463a:	015a      	lsls	r2, r3, #5
 800463c:	693b      	ldr	r3, [r7, #16]
 800463e:	4413      	add	r3, r2
 8004640:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800464e:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004656:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8004658:	78fb      	ldrb	r3, [r7, #3]
 800465a:	015a      	lsls	r2, r3, #5
 800465c:	693b      	ldr	r3, [r7, #16]
 800465e:	4413      	add	r3, r2
 8004660:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004664:	461a      	mov	r2, r3
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800466a:	e1ee      	b.n	8004a4a <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 800466c:	78fa      	ldrb	r2, [r7, #3]
 800466e:	6879      	ldr	r1, [r7, #4]
 8004670:	4613      	mov	r3, r2
 8004672:	011b      	lsls	r3, r3, #4
 8004674:	1a9b      	subs	r3, r3, r2
 8004676:	009b      	lsls	r3, r3, #2
 8004678:	440b      	add	r3, r1
 800467a:	334d      	adds	r3, #77	@ 0x4d
 800467c:	781b      	ldrb	r3, [r3, #0]
 800467e:	2b05      	cmp	r3, #5
 8004680:	f040 80c8 	bne.w	8004814 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004684:	78fa      	ldrb	r2, [r7, #3]
 8004686:	6879      	ldr	r1, [r7, #4]
 8004688:	4613      	mov	r3, r2
 800468a:	011b      	lsls	r3, r3, #4
 800468c:	1a9b      	subs	r3, r3, r2
 800468e:	009b      	lsls	r3, r3, #2
 8004690:	440b      	add	r3, r1
 8004692:	334d      	adds	r3, #77	@ 0x4d
 8004694:	2202      	movs	r2, #2
 8004696:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004698:	78fa      	ldrb	r2, [r7, #3]
 800469a:	6879      	ldr	r1, [r7, #4]
 800469c:	4613      	mov	r3, r2
 800469e:	011b      	lsls	r3, r3, #4
 80046a0:	1a9b      	subs	r3, r3, r2
 80046a2:	009b      	lsls	r3, r3, #2
 80046a4:	440b      	add	r3, r1
 80046a6:	331b      	adds	r3, #27
 80046a8:	781b      	ldrb	r3, [r3, #0]
 80046aa:	2b01      	cmp	r3, #1
 80046ac:	f040 81ce 	bne.w	8004a4c <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80046b0:	78fa      	ldrb	r2, [r7, #3]
 80046b2:	6879      	ldr	r1, [r7, #4]
 80046b4:	4613      	mov	r3, r2
 80046b6:	011b      	lsls	r3, r3, #4
 80046b8:	1a9b      	subs	r3, r3, r2
 80046ba:	009b      	lsls	r3, r3, #2
 80046bc:	440b      	add	r3, r1
 80046be:	3326      	adds	r3, #38	@ 0x26
 80046c0:	781b      	ldrb	r3, [r3, #0]
 80046c2:	2b03      	cmp	r3, #3
 80046c4:	d16b      	bne.n	800479e <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 80046c6:	78fa      	ldrb	r2, [r7, #3]
 80046c8:	6879      	ldr	r1, [r7, #4]
 80046ca:	4613      	mov	r3, r2
 80046cc:	011b      	lsls	r3, r3, #4
 80046ce:	1a9b      	subs	r3, r3, r2
 80046d0:	009b      	lsls	r3, r3, #2
 80046d2:	440b      	add	r3, r1
 80046d4:	3348      	adds	r3, #72	@ 0x48
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	1c59      	adds	r1, r3, #1
 80046da:	6878      	ldr	r0, [r7, #4]
 80046dc:	4613      	mov	r3, r2
 80046de:	011b      	lsls	r3, r3, #4
 80046e0:	1a9b      	subs	r3, r3, r2
 80046e2:	009b      	lsls	r3, r3, #2
 80046e4:	4403      	add	r3, r0
 80046e6:	3348      	adds	r3, #72	@ 0x48
 80046e8:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 80046ea:	78fa      	ldrb	r2, [r7, #3]
 80046ec:	6879      	ldr	r1, [r7, #4]
 80046ee:	4613      	mov	r3, r2
 80046f0:	011b      	lsls	r3, r3, #4
 80046f2:	1a9b      	subs	r3, r3, r2
 80046f4:	009b      	lsls	r3, r3, #2
 80046f6:	440b      	add	r3, r1
 80046f8:	3348      	adds	r3, #72	@ 0x48
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	2b02      	cmp	r3, #2
 80046fe:	d943      	bls.n	8004788 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8004700:	78fa      	ldrb	r2, [r7, #3]
 8004702:	6879      	ldr	r1, [r7, #4]
 8004704:	4613      	mov	r3, r2
 8004706:	011b      	lsls	r3, r3, #4
 8004708:	1a9b      	subs	r3, r3, r2
 800470a:	009b      	lsls	r3, r3, #2
 800470c:	440b      	add	r3, r1
 800470e:	3348      	adds	r3, #72	@ 0x48
 8004710:	2200      	movs	r2, #0
 8004712:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8004714:	78fa      	ldrb	r2, [r7, #3]
 8004716:	6879      	ldr	r1, [r7, #4]
 8004718:	4613      	mov	r3, r2
 800471a:	011b      	lsls	r3, r3, #4
 800471c:	1a9b      	subs	r3, r3, r2
 800471e:	009b      	lsls	r3, r3, #2
 8004720:	440b      	add	r3, r1
 8004722:	331b      	adds	r3, #27
 8004724:	2200      	movs	r2, #0
 8004726:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8004728:	78fa      	ldrb	r2, [r7, #3]
 800472a:	6879      	ldr	r1, [r7, #4]
 800472c:	4613      	mov	r3, r2
 800472e:	011b      	lsls	r3, r3, #4
 8004730:	1a9b      	subs	r3, r3, r2
 8004732:	009b      	lsls	r3, r3, #2
 8004734:	440b      	add	r3, r1
 8004736:	3344      	adds	r3, #68	@ 0x44
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	2b02      	cmp	r3, #2
 800473c:	d809      	bhi.n	8004752 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 800473e:	78fa      	ldrb	r2, [r7, #3]
 8004740:	6879      	ldr	r1, [r7, #4]
 8004742:	4613      	mov	r3, r2
 8004744:	011b      	lsls	r3, r3, #4
 8004746:	1a9b      	subs	r3, r3, r2
 8004748:	009b      	lsls	r3, r3, #2
 800474a:	440b      	add	r3, r1
 800474c:	331c      	adds	r3, #28
 800474e:	2201      	movs	r2, #1
 8004750:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004752:	78fb      	ldrb	r3, [r7, #3]
 8004754:	015a      	lsls	r2, r3, #5
 8004756:	693b      	ldr	r3, [r7, #16]
 8004758:	4413      	add	r3, r2
 800475a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800475e:	685b      	ldr	r3, [r3, #4]
 8004760:	78fa      	ldrb	r2, [r7, #3]
 8004762:	0151      	lsls	r1, r2, #5
 8004764:	693a      	ldr	r2, [r7, #16]
 8004766:	440a      	add	r2, r1
 8004768:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800476c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004770:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8004772:	78fa      	ldrb	r2, [r7, #3]
 8004774:	6879      	ldr	r1, [r7, #4]
 8004776:	4613      	mov	r3, r2
 8004778:	011b      	lsls	r3, r3, #4
 800477a:	1a9b      	subs	r3, r3, r2
 800477c:	009b      	lsls	r3, r3, #2
 800477e:	440b      	add	r3, r1
 8004780:	334c      	adds	r3, #76	@ 0x4c
 8004782:	2204      	movs	r2, #4
 8004784:	701a      	strb	r2, [r3, #0]
 8004786:	e014      	b.n	80047b2 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004788:	78fa      	ldrb	r2, [r7, #3]
 800478a:	6879      	ldr	r1, [r7, #4]
 800478c:	4613      	mov	r3, r2
 800478e:	011b      	lsls	r3, r3, #4
 8004790:	1a9b      	subs	r3, r3, r2
 8004792:	009b      	lsls	r3, r3, #2
 8004794:	440b      	add	r3, r1
 8004796:	334c      	adds	r3, #76	@ 0x4c
 8004798:	2202      	movs	r2, #2
 800479a:	701a      	strb	r2, [r3, #0]
 800479c:	e009      	b.n	80047b2 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800479e:	78fa      	ldrb	r2, [r7, #3]
 80047a0:	6879      	ldr	r1, [r7, #4]
 80047a2:	4613      	mov	r3, r2
 80047a4:	011b      	lsls	r3, r3, #4
 80047a6:	1a9b      	subs	r3, r3, r2
 80047a8:	009b      	lsls	r3, r3, #2
 80047aa:	440b      	add	r3, r1
 80047ac:	334c      	adds	r3, #76	@ 0x4c
 80047ae:	2202      	movs	r2, #2
 80047b0:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80047b2:	78fa      	ldrb	r2, [r7, #3]
 80047b4:	6879      	ldr	r1, [r7, #4]
 80047b6:	4613      	mov	r3, r2
 80047b8:	011b      	lsls	r3, r3, #4
 80047ba:	1a9b      	subs	r3, r3, r2
 80047bc:	009b      	lsls	r3, r3, #2
 80047be:	440b      	add	r3, r1
 80047c0:	3326      	adds	r3, #38	@ 0x26
 80047c2:	781b      	ldrb	r3, [r3, #0]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d00b      	beq.n	80047e0 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80047c8:	78fa      	ldrb	r2, [r7, #3]
 80047ca:	6879      	ldr	r1, [r7, #4]
 80047cc:	4613      	mov	r3, r2
 80047ce:	011b      	lsls	r3, r3, #4
 80047d0:	1a9b      	subs	r3, r3, r2
 80047d2:	009b      	lsls	r3, r3, #2
 80047d4:	440b      	add	r3, r1
 80047d6:	3326      	adds	r3, #38	@ 0x26
 80047d8:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80047da:	2b02      	cmp	r3, #2
 80047dc:	f040 8136 	bne.w	8004a4c <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80047e0:	78fb      	ldrb	r3, [r7, #3]
 80047e2:	015a      	lsls	r2, r3, #5
 80047e4:	693b      	ldr	r3, [r7, #16]
 80047e6:	4413      	add	r3, r2
 80047e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80047f6:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80047fe:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8004800:	78fb      	ldrb	r3, [r7, #3]
 8004802:	015a      	lsls	r2, r3, #5
 8004804:	693b      	ldr	r3, [r7, #16]
 8004806:	4413      	add	r3, r2
 8004808:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800480c:	461a      	mov	r2, r3
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	6013      	str	r3, [r2, #0]
 8004812:	e11b      	b.n	8004a4c <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8004814:	78fa      	ldrb	r2, [r7, #3]
 8004816:	6879      	ldr	r1, [r7, #4]
 8004818:	4613      	mov	r3, r2
 800481a:	011b      	lsls	r3, r3, #4
 800481c:	1a9b      	subs	r3, r3, r2
 800481e:	009b      	lsls	r3, r3, #2
 8004820:	440b      	add	r3, r1
 8004822:	334d      	adds	r3, #77	@ 0x4d
 8004824:	781b      	ldrb	r3, [r3, #0]
 8004826:	2b03      	cmp	r3, #3
 8004828:	f040 8081 	bne.w	800492e <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800482c:	78fa      	ldrb	r2, [r7, #3]
 800482e:	6879      	ldr	r1, [r7, #4]
 8004830:	4613      	mov	r3, r2
 8004832:	011b      	lsls	r3, r3, #4
 8004834:	1a9b      	subs	r3, r3, r2
 8004836:	009b      	lsls	r3, r3, #2
 8004838:	440b      	add	r3, r1
 800483a:	334d      	adds	r3, #77	@ 0x4d
 800483c:	2202      	movs	r2, #2
 800483e:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004840:	78fa      	ldrb	r2, [r7, #3]
 8004842:	6879      	ldr	r1, [r7, #4]
 8004844:	4613      	mov	r3, r2
 8004846:	011b      	lsls	r3, r3, #4
 8004848:	1a9b      	subs	r3, r3, r2
 800484a:	009b      	lsls	r3, r3, #2
 800484c:	440b      	add	r3, r1
 800484e:	331b      	adds	r3, #27
 8004850:	781b      	ldrb	r3, [r3, #0]
 8004852:	2b01      	cmp	r3, #1
 8004854:	f040 80fa 	bne.w	8004a4c <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004858:	78fa      	ldrb	r2, [r7, #3]
 800485a:	6879      	ldr	r1, [r7, #4]
 800485c:	4613      	mov	r3, r2
 800485e:	011b      	lsls	r3, r3, #4
 8004860:	1a9b      	subs	r3, r3, r2
 8004862:	009b      	lsls	r3, r3, #2
 8004864:	440b      	add	r3, r1
 8004866:	334c      	adds	r3, #76	@ 0x4c
 8004868:	2202      	movs	r2, #2
 800486a:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800486c:	78fb      	ldrb	r3, [r7, #3]
 800486e:	015a      	lsls	r2, r3, #5
 8004870:	693b      	ldr	r3, [r7, #16]
 8004872:	4413      	add	r3, r2
 8004874:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004878:	685b      	ldr	r3, [r3, #4]
 800487a:	78fa      	ldrb	r2, [r7, #3]
 800487c:	0151      	lsls	r1, r2, #5
 800487e:	693a      	ldr	r2, [r7, #16]
 8004880:	440a      	add	r2, r1
 8004882:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004886:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800488a:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 800488c:	78fb      	ldrb	r3, [r7, #3]
 800488e:	015a      	lsls	r2, r3, #5
 8004890:	693b      	ldr	r3, [r7, #16]
 8004892:	4413      	add	r3, r2
 8004894:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004898:	68db      	ldr	r3, [r3, #12]
 800489a:	78fa      	ldrb	r2, [r7, #3]
 800489c:	0151      	lsls	r1, r2, #5
 800489e:	693a      	ldr	r2, [r7, #16]
 80048a0:	440a      	add	r2, r1
 80048a2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80048a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80048aa:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 80048ac:	78fb      	ldrb	r3, [r7, #3]
 80048ae:	015a      	lsls	r2, r3, #5
 80048b0:	693b      	ldr	r3, [r7, #16]
 80048b2:	4413      	add	r3, r2
 80048b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80048b8:	68db      	ldr	r3, [r3, #12]
 80048ba:	78fa      	ldrb	r2, [r7, #3]
 80048bc:	0151      	lsls	r1, r2, #5
 80048be:	693a      	ldr	r2, [r7, #16]
 80048c0:	440a      	add	r2, r1
 80048c2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80048c6:	f023 0320 	bic.w	r3, r3, #32
 80048ca:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80048cc:	78fa      	ldrb	r2, [r7, #3]
 80048ce:	6879      	ldr	r1, [r7, #4]
 80048d0:	4613      	mov	r3, r2
 80048d2:	011b      	lsls	r3, r3, #4
 80048d4:	1a9b      	subs	r3, r3, r2
 80048d6:	009b      	lsls	r3, r3, #2
 80048d8:	440b      	add	r3, r1
 80048da:	3326      	adds	r3, #38	@ 0x26
 80048dc:	781b      	ldrb	r3, [r3, #0]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d00b      	beq.n	80048fa <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80048e2:	78fa      	ldrb	r2, [r7, #3]
 80048e4:	6879      	ldr	r1, [r7, #4]
 80048e6:	4613      	mov	r3, r2
 80048e8:	011b      	lsls	r3, r3, #4
 80048ea:	1a9b      	subs	r3, r3, r2
 80048ec:	009b      	lsls	r3, r3, #2
 80048ee:	440b      	add	r3, r1
 80048f0:	3326      	adds	r3, #38	@ 0x26
 80048f2:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80048f4:	2b02      	cmp	r3, #2
 80048f6:	f040 80a9 	bne.w	8004a4c <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80048fa:	78fb      	ldrb	r3, [r7, #3]
 80048fc:	015a      	lsls	r2, r3, #5
 80048fe:	693b      	ldr	r3, [r7, #16]
 8004900:	4413      	add	r3, r2
 8004902:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004910:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004918:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800491a:	78fb      	ldrb	r3, [r7, #3]
 800491c:	015a      	lsls	r2, r3, #5
 800491e:	693b      	ldr	r3, [r7, #16]
 8004920:	4413      	add	r3, r2
 8004922:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004926:	461a      	mov	r2, r3
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	6013      	str	r3, [r2, #0]
 800492c:	e08e      	b.n	8004a4c <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 800492e:	78fa      	ldrb	r2, [r7, #3]
 8004930:	6879      	ldr	r1, [r7, #4]
 8004932:	4613      	mov	r3, r2
 8004934:	011b      	lsls	r3, r3, #4
 8004936:	1a9b      	subs	r3, r3, r2
 8004938:	009b      	lsls	r3, r3, #2
 800493a:	440b      	add	r3, r1
 800493c:	334d      	adds	r3, #77	@ 0x4d
 800493e:	781b      	ldrb	r3, [r3, #0]
 8004940:	2b04      	cmp	r3, #4
 8004942:	d143      	bne.n	80049cc <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004944:	78fa      	ldrb	r2, [r7, #3]
 8004946:	6879      	ldr	r1, [r7, #4]
 8004948:	4613      	mov	r3, r2
 800494a:	011b      	lsls	r3, r3, #4
 800494c:	1a9b      	subs	r3, r3, r2
 800494e:	009b      	lsls	r3, r3, #2
 8004950:	440b      	add	r3, r1
 8004952:	334d      	adds	r3, #77	@ 0x4d
 8004954:	2202      	movs	r2, #2
 8004956:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004958:	78fa      	ldrb	r2, [r7, #3]
 800495a:	6879      	ldr	r1, [r7, #4]
 800495c:	4613      	mov	r3, r2
 800495e:	011b      	lsls	r3, r3, #4
 8004960:	1a9b      	subs	r3, r3, r2
 8004962:	009b      	lsls	r3, r3, #2
 8004964:	440b      	add	r3, r1
 8004966:	334c      	adds	r3, #76	@ 0x4c
 8004968:	2202      	movs	r2, #2
 800496a:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800496c:	78fa      	ldrb	r2, [r7, #3]
 800496e:	6879      	ldr	r1, [r7, #4]
 8004970:	4613      	mov	r3, r2
 8004972:	011b      	lsls	r3, r3, #4
 8004974:	1a9b      	subs	r3, r3, r2
 8004976:	009b      	lsls	r3, r3, #2
 8004978:	440b      	add	r3, r1
 800497a:	3326      	adds	r3, #38	@ 0x26
 800497c:	781b      	ldrb	r3, [r3, #0]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d00a      	beq.n	8004998 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004982:	78fa      	ldrb	r2, [r7, #3]
 8004984:	6879      	ldr	r1, [r7, #4]
 8004986:	4613      	mov	r3, r2
 8004988:	011b      	lsls	r3, r3, #4
 800498a:	1a9b      	subs	r3, r3, r2
 800498c:	009b      	lsls	r3, r3, #2
 800498e:	440b      	add	r3, r1
 8004990:	3326      	adds	r3, #38	@ 0x26
 8004992:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004994:	2b02      	cmp	r3, #2
 8004996:	d159      	bne.n	8004a4c <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8004998:	78fb      	ldrb	r3, [r7, #3]
 800499a:	015a      	lsls	r2, r3, #5
 800499c:	693b      	ldr	r3, [r7, #16]
 800499e:	4413      	add	r3, r2
 80049a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80049ae:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80049b6:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80049b8:	78fb      	ldrb	r3, [r7, #3]
 80049ba:	015a      	lsls	r2, r3, #5
 80049bc:	693b      	ldr	r3, [r7, #16]
 80049be:	4413      	add	r3, r2
 80049c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80049c4:	461a      	mov	r2, r3
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	6013      	str	r3, [r2, #0]
 80049ca:	e03f      	b.n	8004a4c <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 80049cc:	78fa      	ldrb	r2, [r7, #3]
 80049ce:	6879      	ldr	r1, [r7, #4]
 80049d0:	4613      	mov	r3, r2
 80049d2:	011b      	lsls	r3, r3, #4
 80049d4:	1a9b      	subs	r3, r3, r2
 80049d6:	009b      	lsls	r3, r3, #2
 80049d8:	440b      	add	r3, r1
 80049da:	334d      	adds	r3, #77	@ 0x4d
 80049dc:	781b      	ldrb	r3, [r3, #0]
 80049de:	2b08      	cmp	r3, #8
 80049e0:	d126      	bne.n	8004a30 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80049e2:	78fa      	ldrb	r2, [r7, #3]
 80049e4:	6879      	ldr	r1, [r7, #4]
 80049e6:	4613      	mov	r3, r2
 80049e8:	011b      	lsls	r3, r3, #4
 80049ea:	1a9b      	subs	r3, r3, r2
 80049ec:	009b      	lsls	r3, r3, #2
 80049ee:	440b      	add	r3, r1
 80049f0:	334d      	adds	r3, #77	@ 0x4d
 80049f2:	2202      	movs	r2, #2
 80049f4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80049f6:	78fa      	ldrb	r2, [r7, #3]
 80049f8:	6879      	ldr	r1, [r7, #4]
 80049fa:	4613      	mov	r3, r2
 80049fc:	011b      	lsls	r3, r3, #4
 80049fe:	1a9b      	subs	r3, r3, r2
 8004a00:	009b      	lsls	r3, r3, #2
 8004a02:	440b      	add	r3, r1
 8004a04:	3344      	adds	r3, #68	@ 0x44
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	1c59      	adds	r1, r3, #1
 8004a0a:	6878      	ldr	r0, [r7, #4]
 8004a0c:	4613      	mov	r3, r2
 8004a0e:	011b      	lsls	r3, r3, #4
 8004a10:	1a9b      	subs	r3, r3, r2
 8004a12:	009b      	lsls	r3, r3, #2
 8004a14:	4403      	add	r3, r0
 8004a16:	3344      	adds	r3, #68	@ 0x44
 8004a18:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8004a1a:	78fa      	ldrb	r2, [r7, #3]
 8004a1c:	6879      	ldr	r1, [r7, #4]
 8004a1e:	4613      	mov	r3, r2
 8004a20:	011b      	lsls	r3, r3, #4
 8004a22:	1a9b      	subs	r3, r3, r2
 8004a24:	009b      	lsls	r3, r3, #2
 8004a26:	440b      	add	r3, r1
 8004a28:	334c      	adds	r3, #76	@ 0x4c
 8004a2a:	2204      	movs	r2, #4
 8004a2c:	701a      	strb	r2, [r3, #0]
 8004a2e:	e00d      	b.n	8004a4c <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8004a30:	78fa      	ldrb	r2, [r7, #3]
 8004a32:	6879      	ldr	r1, [r7, #4]
 8004a34:	4613      	mov	r3, r2
 8004a36:	011b      	lsls	r3, r3, #4
 8004a38:	1a9b      	subs	r3, r3, r2
 8004a3a:	009b      	lsls	r3, r3, #2
 8004a3c:	440b      	add	r3, r1
 8004a3e:	334d      	adds	r3, #77	@ 0x4d
 8004a40:	781b      	ldrb	r3, [r3, #0]
 8004a42:	2b02      	cmp	r3, #2
 8004a44:	f000 8100 	beq.w	8004c48 <HCD_HC_IN_IRQHandler+0xcca>
 8004a48:	e000      	b.n	8004a4c <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004a4a:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004a4c:	78fa      	ldrb	r2, [r7, #3]
 8004a4e:	6879      	ldr	r1, [r7, #4]
 8004a50:	4613      	mov	r3, r2
 8004a52:	011b      	lsls	r3, r3, #4
 8004a54:	1a9b      	subs	r3, r3, r2
 8004a56:	009b      	lsls	r3, r3, #2
 8004a58:	440b      	add	r3, r1
 8004a5a:	334c      	adds	r3, #76	@ 0x4c
 8004a5c:	781a      	ldrb	r2, [r3, #0]
 8004a5e:	78fb      	ldrb	r3, [r7, #3]
 8004a60:	4619      	mov	r1, r3
 8004a62:	6878      	ldr	r0, [r7, #4]
 8004a64:	f005 fdac 	bl	800a5c0 <HAL_HCD_HC_NotifyURBChange_Callback>
 8004a68:	e0ef      	b.n	8004c4a <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	78fa      	ldrb	r2, [r7, #3]
 8004a70:	4611      	mov	r1, r2
 8004a72:	4618      	mov	r0, r3
 8004a74:	f002 fca7 	bl	80073c6 <USB_ReadChInterrupts>
 8004a78:	4603      	mov	r3, r0
 8004a7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a7e:	2b40      	cmp	r3, #64	@ 0x40
 8004a80:	d12f      	bne.n	8004ae2 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004a82:	78fb      	ldrb	r3, [r7, #3]
 8004a84:	015a      	lsls	r2, r3, #5
 8004a86:	693b      	ldr	r3, [r7, #16]
 8004a88:	4413      	add	r3, r2
 8004a8a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a8e:	461a      	mov	r2, r3
 8004a90:	2340      	movs	r3, #64	@ 0x40
 8004a92:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8004a94:	78fa      	ldrb	r2, [r7, #3]
 8004a96:	6879      	ldr	r1, [r7, #4]
 8004a98:	4613      	mov	r3, r2
 8004a9a:	011b      	lsls	r3, r3, #4
 8004a9c:	1a9b      	subs	r3, r3, r2
 8004a9e:	009b      	lsls	r3, r3, #2
 8004aa0:	440b      	add	r3, r1
 8004aa2:	334d      	adds	r3, #77	@ 0x4d
 8004aa4:	2205      	movs	r2, #5
 8004aa6:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8004aa8:	78fa      	ldrb	r2, [r7, #3]
 8004aaa:	6879      	ldr	r1, [r7, #4]
 8004aac:	4613      	mov	r3, r2
 8004aae:	011b      	lsls	r3, r3, #4
 8004ab0:	1a9b      	subs	r3, r3, r2
 8004ab2:	009b      	lsls	r3, r3, #2
 8004ab4:	440b      	add	r3, r1
 8004ab6:	331a      	adds	r3, #26
 8004ab8:	781b      	ldrb	r3, [r3, #0]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d109      	bne.n	8004ad2 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004abe:	78fa      	ldrb	r2, [r7, #3]
 8004ac0:	6879      	ldr	r1, [r7, #4]
 8004ac2:	4613      	mov	r3, r2
 8004ac4:	011b      	lsls	r3, r3, #4
 8004ac6:	1a9b      	subs	r3, r3, r2
 8004ac8:	009b      	lsls	r3, r3, #2
 8004aca:	440b      	add	r3, r1
 8004acc:	3344      	adds	r3, #68	@ 0x44
 8004ace:	2200      	movs	r2, #0
 8004ad0:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	78fa      	ldrb	r2, [r7, #3]
 8004ad8:	4611      	mov	r1, r2
 8004ada:	4618      	mov	r0, r3
 8004adc:	f003 fa17 	bl	8007f0e <USB_HC_Halt>
 8004ae0:	e0b3      	b.n	8004c4a <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	78fa      	ldrb	r2, [r7, #3]
 8004ae8:	4611      	mov	r1, r2
 8004aea:	4618      	mov	r0, r3
 8004aec:	f002 fc6b 	bl	80073c6 <USB_ReadChInterrupts>
 8004af0:	4603      	mov	r3, r0
 8004af2:	f003 0310 	and.w	r3, r3, #16
 8004af6:	2b10      	cmp	r3, #16
 8004af8:	f040 80a7 	bne.w	8004c4a <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8004afc:	78fa      	ldrb	r2, [r7, #3]
 8004afe:	6879      	ldr	r1, [r7, #4]
 8004b00:	4613      	mov	r3, r2
 8004b02:	011b      	lsls	r3, r3, #4
 8004b04:	1a9b      	subs	r3, r3, r2
 8004b06:	009b      	lsls	r3, r3, #2
 8004b08:	440b      	add	r3, r1
 8004b0a:	3326      	adds	r3, #38	@ 0x26
 8004b0c:	781b      	ldrb	r3, [r3, #0]
 8004b0e:	2b03      	cmp	r3, #3
 8004b10:	d11b      	bne.n	8004b4a <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004b12:	78fa      	ldrb	r2, [r7, #3]
 8004b14:	6879      	ldr	r1, [r7, #4]
 8004b16:	4613      	mov	r3, r2
 8004b18:	011b      	lsls	r3, r3, #4
 8004b1a:	1a9b      	subs	r3, r3, r2
 8004b1c:	009b      	lsls	r3, r3, #2
 8004b1e:	440b      	add	r3, r1
 8004b20:	3344      	adds	r3, #68	@ 0x44
 8004b22:	2200      	movs	r2, #0
 8004b24:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8004b26:	78fa      	ldrb	r2, [r7, #3]
 8004b28:	6879      	ldr	r1, [r7, #4]
 8004b2a:	4613      	mov	r3, r2
 8004b2c:	011b      	lsls	r3, r3, #4
 8004b2e:	1a9b      	subs	r3, r3, r2
 8004b30:	009b      	lsls	r3, r3, #2
 8004b32:	440b      	add	r3, r1
 8004b34:	334d      	adds	r3, #77	@ 0x4d
 8004b36:	2204      	movs	r2, #4
 8004b38:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	78fa      	ldrb	r2, [r7, #3]
 8004b40:	4611      	mov	r1, r2
 8004b42:	4618      	mov	r0, r3
 8004b44:	f003 f9e3 	bl	8007f0e <USB_HC_Halt>
 8004b48:	e03f      	b.n	8004bca <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004b4a:	78fa      	ldrb	r2, [r7, #3]
 8004b4c:	6879      	ldr	r1, [r7, #4]
 8004b4e:	4613      	mov	r3, r2
 8004b50:	011b      	lsls	r3, r3, #4
 8004b52:	1a9b      	subs	r3, r3, r2
 8004b54:	009b      	lsls	r3, r3, #2
 8004b56:	440b      	add	r3, r1
 8004b58:	3326      	adds	r3, #38	@ 0x26
 8004b5a:	781b      	ldrb	r3, [r3, #0]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d00a      	beq.n	8004b76 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004b60:	78fa      	ldrb	r2, [r7, #3]
 8004b62:	6879      	ldr	r1, [r7, #4]
 8004b64:	4613      	mov	r3, r2
 8004b66:	011b      	lsls	r3, r3, #4
 8004b68:	1a9b      	subs	r3, r3, r2
 8004b6a:	009b      	lsls	r3, r3, #2
 8004b6c:	440b      	add	r3, r1
 8004b6e:	3326      	adds	r3, #38	@ 0x26
 8004b70:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004b72:	2b02      	cmp	r3, #2
 8004b74:	d129      	bne.n	8004bca <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004b76:	78fa      	ldrb	r2, [r7, #3]
 8004b78:	6879      	ldr	r1, [r7, #4]
 8004b7a:	4613      	mov	r3, r2
 8004b7c:	011b      	lsls	r3, r3, #4
 8004b7e:	1a9b      	subs	r3, r3, r2
 8004b80:	009b      	lsls	r3, r3, #2
 8004b82:	440b      	add	r3, r1
 8004b84:	3344      	adds	r3, #68	@ 0x44
 8004b86:	2200      	movs	r2, #0
 8004b88:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	799b      	ldrb	r3, [r3, #6]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d00a      	beq.n	8004ba8 <HCD_HC_IN_IRQHandler+0xc2a>
 8004b92:	78fa      	ldrb	r2, [r7, #3]
 8004b94:	6879      	ldr	r1, [r7, #4]
 8004b96:	4613      	mov	r3, r2
 8004b98:	011b      	lsls	r3, r3, #4
 8004b9a:	1a9b      	subs	r3, r3, r2
 8004b9c:	009b      	lsls	r3, r3, #2
 8004b9e:	440b      	add	r3, r1
 8004ba0:	331b      	adds	r3, #27
 8004ba2:	781b      	ldrb	r3, [r3, #0]
 8004ba4:	2b01      	cmp	r3, #1
 8004ba6:	d110      	bne.n	8004bca <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8004ba8:	78fa      	ldrb	r2, [r7, #3]
 8004baa:	6879      	ldr	r1, [r7, #4]
 8004bac:	4613      	mov	r3, r2
 8004bae:	011b      	lsls	r3, r3, #4
 8004bb0:	1a9b      	subs	r3, r3, r2
 8004bb2:	009b      	lsls	r3, r3, #2
 8004bb4:	440b      	add	r3, r1
 8004bb6:	334d      	adds	r3, #77	@ 0x4d
 8004bb8:	2204      	movs	r2, #4
 8004bba:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	78fa      	ldrb	r2, [r7, #3]
 8004bc2:	4611      	mov	r1, r2
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	f003 f9a2 	bl	8007f0e <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8004bca:	78fa      	ldrb	r2, [r7, #3]
 8004bcc:	6879      	ldr	r1, [r7, #4]
 8004bce:	4613      	mov	r3, r2
 8004bd0:	011b      	lsls	r3, r3, #4
 8004bd2:	1a9b      	subs	r3, r3, r2
 8004bd4:	009b      	lsls	r3, r3, #2
 8004bd6:	440b      	add	r3, r1
 8004bd8:	331b      	adds	r3, #27
 8004bda:	781b      	ldrb	r3, [r3, #0]
 8004bdc:	2b01      	cmp	r3, #1
 8004bde:	d129      	bne.n	8004c34 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8004be0:	78fa      	ldrb	r2, [r7, #3]
 8004be2:	6879      	ldr	r1, [r7, #4]
 8004be4:	4613      	mov	r3, r2
 8004be6:	011b      	lsls	r3, r3, #4
 8004be8:	1a9b      	subs	r3, r3, r2
 8004bea:	009b      	lsls	r3, r3, #2
 8004bec:	440b      	add	r3, r1
 8004bee:	331b      	adds	r3, #27
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004bf4:	78fb      	ldrb	r3, [r7, #3]
 8004bf6:	015a      	lsls	r2, r3, #5
 8004bf8:	693b      	ldr	r3, [r7, #16]
 8004bfa:	4413      	add	r3, r2
 8004bfc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c00:	685b      	ldr	r3, [r3, #4]
 8004c02:	78fa      	ldrb	r2, [r7, #3]
 8004c04:	0151      	lsls	r1, r2, #5
 8004c06:	693a      	ldr	r2, [r7, #16]
 8004c08:	440a      	add	r2, r1
 8004c0a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004c0e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c12:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8004c14:	78fb      	ldrb	r3, [r7, #3]
 8004c16:	015a      	lsls	r2, r3, #5
 8004c18:	693b      	ldr	r3, [r7, #16]
 8004c1a:	4413      	add	r3, r2
 8004c1c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c20:	68db      	ldr	r3, [r3, #12]
 8004c22:	78fa      	ldrb	r2, [r7, #3]
 8004c24:	0151      	lsls	r1, r2, #5
 8004c26:	693a      	ldr	r2, [r7, #16]
 8004c28:	440a      	add	r2, r1
 8004c2a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004c2e:	f043 0320 	orr.w	r3, r3, #32
 8004c32:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8004c34:	78fb      	ldrb	r3, [r7, #3]
 8004c36:	015a      	lsls	r2, r3, #5
 8004c38:	693b      	ldr	r3, [r7, #16]
 8004c3a:	4413      	add	r3, r2
 8004c3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c40:	461a      	mov	r2, r3
 8004c42:	2310      	movs	r3, #16
 8004c44:	6093      	str	r3, [r2, #8]
 8004c46:	e000      	b.n	8004c4a <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8004c48:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8004c4a:	3718      	adds	r7, #24
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	bd80      	pop	{r7, pc}

08004c50 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	b086      	sub	sp, #24
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
 8004c58:	460b      	mov	r3, r1
 8004c5a:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c62:	697b      	ldr	r3, [r7, #20]
 8004c64:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	78fa      	ldrb	r2, [r7, #3]
 8004c6c:	4611      	mov	r1, r2
 8004c6e:	4618      	mov	r0, r3
 8004c70:	f002 fba9 	bl	80073c6 <USB_ReadChInterrupts>
 8004c74:	4603      	mov	r3, r0
 8004c76:	f003 0304 	and.w	r3, r3, #4
 8004c7a:	2b04      	cmp	r3, #4
 8004c7c:	d11b      	bne.n	8004cb6 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8004c7e:	78fb      	ldrb	r3, [r7, #3]
 8004c80:	015a      	lsls	r2, r3, #5
 8004c82:	693b      	ldr	r3, [r7, #16]
 8004c84:	4413      	add	r3, r2
 8004c86:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c8a:	461a      	mov	r2, r3
 8004c8c:	2304      	movs	r3, #4
 8004c8e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8004c90:	78fa      	ldrb	r2, [r7, #3]
 8004c92:	6879      	ldr	r1, [r7, #4]
 8004c94:	4613      	mov	r3, r2
 8004c96:	011b      	lsls	r3, r3, #4
 8004c98:	1a9b      	subs	r3, r3, r2
 8004c9a:	009b      	lsls	r3, r3, #2
 8004c9c:	440b      	add	r3, r1
 8004c9e:	334d      	adds	r3, #77	@ 0x4d
 8004ca0:	2207      	movs	r2, #7
 8004ca2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	78fa      	ldrb	r2, [r7, #3]
 8004caa:	4611      	mov	r1, r2
 8004cac:	4618      	mov	r0, r3
 8004cae:	f003 f92e 	bl	8007f0e <USB_HC_Halt>
 8004cb2:	f000 bc89 	b.w	80055c8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	78fa      	ldrb	r2, [r7, #3]
 8004cbc:	4611      	mov	r1, r2
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	f002 fb81 	bl	80073c6 <USB_ReadChInterrupts>
 8004cc4:	4603      	mov	r3, r0
 8004cc6:	f003 0320 	and.w	r3, r3, #32
 8004cca:	2b20      	cmp	r3, #32
 8004ccc:	f040 8082 	bne.w	8004dd4 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8004cd0:	78fb      	ldrb	r3, [r7, #3]
 8004cd2:	015a      	lsls	r2, r3, #5
 8004cd4:	693b      	ldr	r3, [r7, #16]
 8004cd6:	4413      	add	r3, r2
 8004cd8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004cdc:	461a      	mov	r2, r3
 8004cde:	2320      	movs	r3, #32
 8004ce0:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8004ce2:	78fa      	ldrb	r2, [r7, #3]
 8004ce4:	6879      	ldr	r1, [r7, #4]
 8004ce6:	4613      	mov	r3, r2
 8004ce8:	011b      	lsls	r3, r3, #4
 8004cea:	1a9b      	subs	r3, r3, r2
 8004cec:	009b      	lsls	r3, r3, #2
 8004cee:	440b      	add	r3, r1
 8004cf0:	3319      	adds	r3, #25
 8004cf2:	781b      	ldrb	r3, [r3, #0]
 8004cf4:	2b01      	cmp	r3, #1
 8004cf6:	d124      	bne.n	8004d42 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8004cf8:	78fa      	ldrb	r2, [r7, #3]
 8004cfa:	6879      	ldr	r1, [r7, #4]
 8004cfc:	4613      	mov	r3, r2
 8004cfe:	011b      	lsls	r3, r3, #4
 8004d00:	1a9b      	subs	r3, r3, r2
 8004d02:	009b      	lsls	r3, r3, #2
 8004d04:	440b      	add	r3, r1
 8004d06:	3319      	adds	r3, #25
 8004d08:	2200      	movs	r2, #0
 8004d0a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004d0c:	78fa      	ldrb	r2, [r7, #3]
 8004d0e:	6879      	ldr	r1, [r7, #4]
 8004d10:	4613      	mov	r3, r2
 8004d12:	011b      	lsls	r3, r3, #4
 8004d14:	1a9b      	subs	r3, r3, r2
 8004d16:	009b      	lsls	r3, r3, #2
 8004d18:	440b      	add	r3, r1
 8004d1a:	334c      	adds	r3, #76	@ 0x4c
 8004d1c:	2202      	movs	r2, #2
 8004d1e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8004d20:	78fa      	ldrb	r2, [r7, #3]
 8004d22:	6879      	ldr	r1, [r7, #4]
 8004d24:	4613      	mov	r3, r2
 8004d26:	011b      	lsls	r3, r3, #4
 8004d28:	1a9b      	subs	r3, r3, r2
 8004d2a:	009b      	lsls	r3, r3, #2
 8004d2c:	440b      	add	r3, r1
 8004d2e:	334d      	adds	r3, #77	@ 0x4d
 8004d30:	2203      	movs	r2, #3
 8004d32:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	78fa      	ldrb	r2, [r7, #3]
 8004d3a:	4611      	mov	r1, r2
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	f003 f8e6 	bl	8007f0e <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8004d42:	78fa      	ldrb	r2, [r7, #3]
 8004d44:	6879      	ldr	r1, [r7, #4]
 8004d46:	4613      	mov	r3, r2
 8004d48:	011b      	lsls	r3, r3, #4
 8004d4a:	1a9b      	subs	r3, r3, r2
 8004d4c:	009b      	lsls	r3, r3, #2
 8004d4e:	440b      	add	r3, r1
 8004d50:	331a      	adds	r3, #26
 8004d52:	781b      	ldrb	r3, [r3, #0]
 8004d54:	2b01      	cmp	r3, #1
 8004d56:	f040 8437 	bne.w	80055c8 <HCD_HC_OUT_IRQHandler+0x978>
 8004d5a:	78fa      	ldrb	r2, [r7, #3]
 8004d5c:	6879      	ldr	r1, [r7, #4]
 8004d5e:	4613      	mov	r3, r2
 8004d60:	011b      	lsls	r3, r3, #4
 8004d62:	1a9b      	subs	r3, r3, r2
 8004d64:	009b      	lsls	r3, r3, #2
 8004d66:	440b      	add	r3, r1
 8004d68:	331b      	adds	r3, #27
 8004d6a:	781b      	ldrb	r3, [r3, #0]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	f040 842b 	bne.w	80055c8 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8004d72:	78fa      	ldrb	r2, [r7, #3]
 8004d74:	6879      	ldr	r1, [r7, #4]
 8004d76:	4613      	mov	r3, r2
 8004d78:	011b      	lsls	r3, r3, #4
 8004d7a:	1a9b      	subs	r3, r3, r2
 8004d7c:	009b      	lsls	r3, r3, #2
 8004d7e:	440b      	add	r3, r1
 8004d80:	3326      	adds	r3, #38	@ 0x26
 8004d82:	781b      	ldrb	r3, [r3, #0]
 8004d84:	2b01      	cmp	r3, #1
 8004d86:	d009      	beq.n	8004d9c <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8004d88:	78fa      	ldrb	r2, [r7, #3]
 8004d8a:	6879      	ldr	r1, [r7, #4]
 8004d8c:	4613      	mov	r3, r2
 8004d8e:	011b      	lsls	r3, r3, #4
 8004d90:	1a9b      	subs	r3, r3, r2
 8004d92:	009b      	lsls	r3, r3, #2
 8004d94:	440b      	add	r3, r1
 8004d96:	331b      	adds	r3, #27
 8004d98:	2201      	movs	r2, #1
 8004d9a:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8004d9c:	78fa      	ldrb	r2, [r7, #3]
 8004d9e:	6879      	ldr	r1, [r7, #4]
 8004da0:	4613      	mov	r3, r2
 8004da2:	011b      	lsls	r3, r3, #4
 8004da4:	1a9b      	subs	r3, r3, r2
 8004da6:	009b      	lsls	r3, r3, #2
 8004da8:	440b      	add	r3, r1
 8004daa:	334d      	adds	r3, #77	@ 0x4d
 8004dac:	2203      	movs	r2, #3
 8004dae:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	78fa      	ldrb	r2, [r7, #3]
 8004db6:	4611      	mov	r1, r2
 8004db8:	4618      	mov	r0, r3
 8004dba:	f003 f8a8 	bl	8007f0e <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8004dbe:	78fa      	ldrb	r2, [r7, #3]
 8004dc0:	6879      	ldr	r1, [r7, #4]
 8004dc2:	4613      	mov	r3, r2
 8004dc4:	011b      	lsls	r3, r3, #4
 8004dc6:	1a9b      	subs	r3, r3, r2
 8004dc8:	009b      	lsls	r3, r3, #2
 8004dca:	440b      	add	r3, r1
 8004dcc:	3344      	adds	r3, #68	@ 0x44
 8004dce:	2200      	movs	r2, #0
 8004dd0:	601a      	str	r2, [r3, #0]
 8004dd2:	e3f9      	b.n	80055c8 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	78fa      	ldrb	r2, [r7, #3]
 8004dda:	4611      	mov	r1, r2
 8004ddc:	4618      	mov	r0, r3
 8004dde:	f002 faf2 	bl	80073c6 <USB_ReadChInterrupts>
 8004de2:	4603      	mov	r3, r0
 8004de4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004de8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004dec:	d111      	bne.n	8004e12 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8004dee:	78fb      	ldrb	r3, [r7, #3]
 8004df0:	015a      	lsls	r2, r3, #5
 8004df2:	693b      	ldr	r3, [r7, #16]
 8004df4:	4413      	add	r3, r2
 8004df6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004dfa:	461a      	mov	r2, r3
 8004dfc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004e00:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	78fa      	ldrb	r2, [r7, #3]
 8004e08:	4611      	mov	r1, r2
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	f003 f87f 	bl	8007f0e <USB_HC_Halt>
 8004e10:	e3da      	b.n	80055c8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	78fa      	ldrb	r2, [r7, #3]
 8004e18:	4611      	mov	r1, r2
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	f002 fad3 	bl	80073c6 <USB_ReadChInterrupts>
 8004e20:	4603      	mov	r3, r0
 8004e22:	f003 0301 	and.w	r3, r3, #1
 8004e26:	2b01      	cmp	r3, #1
 8004e28:	d168      	bne.n	8004efc <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8004e2a:	78fa      	ldrb	r2, [r7, #3]
 8004e2c:	6879      	ldr	r1, [r7, #4]
 8004e2e:	4613      	mov	r3, r2
 8004e30:	011b      	lsls	r3, r3, #4
 8004e32:	1a9b      	subs	r3, r3, r2
 8004e34:	009b      	lsls	r3, r3, #2
 8004e36:	440b      	add	r3, r1
 8004e38:	3344      	adds	r3, #68	@ 0x44
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	78fa      	ldrb	r2, [r7, #3]
 8004e44:	4611      	mov	r1, r2
 8004e46:	4618      	mov	r0, r3
 8004e48:	f002 fabd 	bl	80073c6 <USB_ReadChInterrupts>
 8004e4c:	4603      	mov	r3, r0
 8004e4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e52:	2b40      	cmp	r3, #64	@ 0x40
 8004e54:	d112      	bne.n	8004e7c <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8004e56:	78fa      	ldrb	r2, [r7, #3]
 8004e58:	6879      	ldr	r1, [r7, #4]
 8004e5a:	4613      	mov	r3, r2
 8004e5c:	011b      	lsls	r3, r3, #4
 8004e5e:	1a9b      	subs	r3, r3, r2
 8004e60:	009b      	lsls	r3, r3, #2
 8004e62:	440b      	add	r3, r1
 8004e64:	3319      	adds	r3, #25
 8004e66:	2201      	movs	r2, #1
 8004e68:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004e6a:	78fb      	ldrb	r3, [r7, #3]
 8004e6c:	015a      	lsls	r2, r3, #5
 8004e6e:	693b      	ldr	r3, [r7, #16]
 8004e70:	4413      	add	r3, r2
 8004e72:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004e76:	461a      	mov	r2, r3
 8004e78:	2340      	movs	r3, #64	@ 0x40
 8004e7a:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8004e7c:	78fa      	ldrb	r2, [r7, #3]
 8004e7e:	6879      	ldr	r1, [r7, #4]
 8004e80:	4613      	mov	r3, r2
 8004e82:	011b      	lsls	r3, r3, #4
 8004e84:	1a9b      	subs	r3, r3, r2
 8004e86:	009b      	lsls	r3, r3, #2
 8004e88:	440b      	add	r3, r1
 8004e8a:	331b      	adds	r3, #27
 8004e8c:	781b      	ldrb	r3, [r3, #0]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d019      	beq.n	8004ec6 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8004e92:	78fa      	ldrb	r2, [r7, #3]
 8004e94:	6879      	ldr	r1, [r7, #4]
 8004e96:	4613      	mov	r3, r2
 8004e98:	011b      	lsls	r3, r3, #4
 8004e9a:	1a9b      	subs	r3, r3, r2
 8004e9c:	009b      	lsls	r3, r3, #2
 8004e9e:	440b      	add	r3, r1
 8004ea0:	331b      	adds	r3, #27
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004ea6:	78fb      	ldrb	r3, [r7, #3]
 8004ea8:	015a      	lsls	r2, r3, #5
 8004eaa:	693b      	ldr	r3, [r7, #16]
 8004eac:	4413      	add	r3, r2
 8004eae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004eb2:	685b      	ldr	r3, [r3, #4]
 8004eb4:	78fa      	ldrb	r2, [r7, #3]
 8004eb6:	0151      	lsls	r1, r2, #5
 8004eb8:	693a      	ldr	r2, [r7, #16]
 8004eba:	440a      	add	r2, r1
 8004ebc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004ec0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004ec4:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8004ec6:	78fb      	ldrb	r3, [r7, #3]
 8004ec8:	015a      	lsls	r2, r3, #5
 8004eca:	693b      	ldr	r3, [r7, #16]
 8004ecc:	4413      	add	r3, r2
 8004ece:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004ed2:	461a      	mov	r2, r3
 8004ed4:	2301      	movs	r3, #1
 8004ed6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8004ed8:	78fa      	ldrb	r2, [r7, #3]
 8004eda:	6879      	ldr	r1, [r7, #4]
 8004edc:	4613      	mov	r3, r2
 8004ede:	011b      	lsls	r3, r3, #4
 8004ee0:	1a9b      	subs	r3, r3, r2
 8004ee2:	009b      	lsls	r3, r3, #2
 8004ee4:	440b      	add	r3, r1
 8004ee6:	334d      	adds	r3, #77	@ 0x4d
 8004ee8:	2201      	movs	r2, #1
 8004eea:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	78fa      	ldrb	r2, [r7, #3]
 8004ef2:	4611      	mov	r1, r2
 8004ef4:	4618      	mov	r0, r3
 8004ef6:	f003 f80a 	bl	8007f0e <USB_HC_Halt>
 8004efa:	e365      	b.n	80055c8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	78fa      	ldrb	r2, [r7, #3]
 8004f02:	4611      	mov	r1, r2
 8004f04:	4618      	mov	r0, r3
 8004f06:	f002 fa5e 	bl	80073c6 <USB_ReadChInterrupts>
 8004f0a:	4603      	mov	r3, r0
 8004f0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f10:	2b40      	cmp	r3, #64	@ 0x40
 8004f12:	d139      	bne.n	8004f88 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8004f14:	78fa      	ldrb	r2, [r7, #3]
 8004f16:	6879      	ldr	r1, [r7, #4]
 8004f18:	4613      	mov	r3, r2
 8004f1a:	011b      	lsls	r3, r3, #4
 8004f1c:	1a9b      	subs	r3, r3, r2
 8004f1e:	009b      	lsls	r3, r3, #2
 8004f20:	440b      	add	r3, r1
 8004f22:	334d      	adds	r3, #77	@ 0x4d
 8004f24:	2205      	movs	r2, #5
 8004f26:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8004f28:	78fa      	ldrb	r2, [r7, #3]
 8004f2a:	6879      	ldr	r1, [r7, #4]
 8004f2c:	4613      	mov	r3, r2
 8004f2e:	011b      	lsls	r3, r3, #4
 8004f30:	1a9b      	subs	r3, r3, r2
 8004f32:	009b      	lsls	r3, r3, #2
 8004f34:	440b      	add	r3, r1
 8004f36:	331a      	adds	r3, #26
 8004f38:	781b      	ldrb	r3, [r3, #0]
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d109      	bne.n	8004f52 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8004f3e:	78fa      	ldrb	r2, [r7, #3]
 8004f40:	6879      	ldr	r1, [r7, #4]
 8004f42:	4613      	mov	r3, r2
 8004f44:	011b      	lsls	r3, r3, #4
 8004f46:	1a9b      	subs	r3, r3, r2
 8004f48:	009b      	lsls	r3, r3, #2
 8004f4a:	440b      	add	r3, r1
 8004f4c:	3319      	adds	r3, #25
 8004f4e:	2201      	movs	r2, #1
 8004f50:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8004f52:	78fa      	ldrb	r2, [r7, #3]
 8004f54:	6879      	ldr	r1, [r7, #4]
 8004f56:	4613      	mov	r3, r2
 8004f58:	011b      	lsls	r3, r3, #4
 8004f5a:	1a9b      	subs	r3, r3, r2
 8004f5c:	009b      	lsls	r3, r3, #2
 8004f5e:	440b      	add	r3, r1
 8004f60:	3344      	adds	r3, #68	@ 0x44
 8004f62:	2200      	movs	r2, #0
 8004f64:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	78fa      	ldrb	r2, [r7, #3]
 8004f6c:	4611      	mov	r1, r2
 8004f6e:	4618      	mov	r0, r3
 8004f70:	f002 ffcd 	bl	8007f0e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004f74:	78fb      	ldrb	r3, [r7, #3]
 8004f76:	015a      	lsls	r2, r3, #5
 8004f78:	693b      	ldr	r3, [r7, #16]
 8004f7a:	4413      	add	r3, r2
 8004f7c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004f80:	461a      	mov	r2, r3
 8004f82:	2340      	movs	r3, #64	@ 0x40
 8004f84:	6093      	str	r3, [r2, #8]
 8004f86:	e31f      	b.n	80055c8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	78fa      	ldrb	r2, [r7, #3]
 8004f8e:	4611      	mov	r1, r2
 8004f90:	4618      	mov	r0, r3
 8004f92:	f002 fa18 	bl	80073c6 <USB_ReadChInterrupts>
 8004f96:	4603      	mov	r3, r0
 8004f98:	f003 0308 	and.w	r3, r3, #8
 8004f9c:	2b08      	cmp	r3, #8
 8004f9e:	d11a      	bne.n	8004fd6 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8004fa0:	78fb      	ldrb	r3, [r7, #3]
 8004fa2:	015a      	lsls	r2, r3, #5
 8004fa4:	693b      	ldr	r3, [r7, #16]
 8004fa6:	4413      	add	r3, r2
 8004fa8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004fac:	461a      	mov	r2, r3
 8004fae:	2308      	movs	r3, #8
 8004fb0:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8004fb2:	78fa      	ldrb	r2, [r7, #3]
 8004fb4:	6879      	ldr	r1, [r7, #4]
 8004fb6:	4613      	mov	r3, r2
 8004fb8:	011b      	lsls	r3, r3, #4
 8004fba:	1a9b      	subs	r3, r3, r2
 8004fbc:	009b      	lsls	r3, r3, #2
 8004fbe:	440b      	add	r3, r1
 8004fc0:	334d      	adds	r3, #77	@ 0x4d
 8004fc2:	2206      	movs	r2, #6
 8004fc4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	78fa      	ldrb	r2, [r7, #3]
 8004fcc:	4611      	mov	r1, r2
 8004fce:	4618      	mov	r0, r3
 8004fd0:	f002 ff9d 	bl	8007f0e <USB_HC_Halt>
 8004fd4:	e2f8      	b.n	80055c8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	78fa      	ldrb	r2, [r7, #3]
 8004fdc:	4611      	mov	r1, r2
 8004fde:	4618      	mov	r0, r3
 8004fe0:	f002 f9f1 	bl	80073c6 <USB_ReadChInterrupts>
 8004fe4:	4603      	mov	r3, r0
 8004fe6:	f003 0310 	and.w	r3, r3, #16
 8004fea:	2b10      	cmp	r3, #16
 8004fec:	d144      	bne.n	8005078 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8004fee:	78fa      	ldrb	r2, [r7, #3]
 8004ff0:	6879      	ldr	r1, [r7, #4]
 8004ff2:	4613      	mov	r3, r2
 8004ff4:	011b      	lsls	r3, r3, #4
 8004ff6:	1a9b      	subs	r3, r3, r2
 8004ff8:	009b      	lsls	r3, r3, #2
 8004ffa:	440b      	add	r3, r1
 8004ffc:	3344      	adds	r3, #68	@ 0x44
 8004ffe:	2200      	movs	r2, #0
 8005000:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8005002:	78fa      	ldrb	r2, [r7, #3]
 8005004:	6879      	ldr	r1, [r7, #4]
 8005006:	4613      	mov	r3, r2
 8005008:	011b      	lsls	r3, r3, #4
 800500a:	1a9b      	subs	r3, r3, r2
 800500c:	009b      	lsls	r3, r3, #2
 800500e:	440b      	add	r3, r1
 8005010:	334d      	adds	r3, #77	@ 0x4d
 8005012:	2204      	movs	r2, #4
 8005014:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8005016:	78fa      	ldrb	r2, [r7, #3]
 8005018:	6879      	ldr	r1, [r7, #4]
 800501a:	4613      	mov	r3, r2
 800501c:	011b      	lsls	r3, r3, #4
 800501e:	1a9b      	subs	r3, r3, r2
 8005020:	009b      	lsls	r3, r3, #2
 8005022:	440b      	add	r3, r1
 8005024:	3319      	adds	r3, #25
 8005026:	781b      	ldrb	r3, [r3, #0]
 8005028:	2b00      	cmp	r3, #0
 800502a:	d114      	bne.n	8005056 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 800502c:	78fa      	ldrb	r2, [r7, #3]
 800502e:	6879      	ldr	r1, [r7, #4]
 8005030:	4613      	mov	r3, r2
 8005032:	011b      	lsls	r3, r3, #4
 8005034:	1a9b      	subs	r3, r3, r2
 8005036:	009b      	lsls	r3, r3, #2
 8005038:	440b      	add	r3, r1
 800503a:	3318      	adds	r3, #24
 800503c:	781b      	ldrb	r3, [r3, #0]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d109      	bne.n	8005056 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8005042:	78fa      	ldrb	r2, [r7, #3]
 8005044:	6879      	ldr	r1, [r7, #4]
 8005046:	4613      	mov	r3, r2
 8005048:	011b      	lsls	r3, r3, #4
 800504a:	1a9b      	subs	r3, r3, r2
 800504c:	009b      	lsls	r3, r3, #2
 800504e:	440b      	add	r3, r1
 8005050:	3319      	adds	r3, #25
 8005052:	2201      	movs	r2, #1
 8005054:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	78fa      	ldrb	r2, [r7, #3]
 800505c:	4611      	mov	r1, r2
 800505e:	4618      	mov	r0, r3
 8005060:	f002 ff55 	bl	8007f0e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8005064:	78fb      	ldrb	r3, [r7, #3]
 8005066:	015a      	lsls	r2, r3, #5
 8005068:	693b      	ldr	r3, [r7, #16]
 800506a:	4413      	add	r3, r2
 800506c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005070:	461a      	mov	r2, r3
 8005072:	2310      	movs	r3, #16
 8005074:	6093      	str	r3, [r2, #8]
 8005076:	e2a7      	b.n	80055c8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	78fa      	ldrb	r2, [r7, #3]
 800507e:	4611      	mov	r1, r2
 8005080:	4618      	mov	r0, r3
 8005082:	f002 f9a0 	bl	80073c6 <USB_ReadChInterrupts>
 8005086:	4603      	mov	r3, r0
 8005088:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800508c:	2b80      	cmp	r3, #128	@ 0x80
 800508e:	f040 8083 	bne.w	8005198 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	799b      	ldrb	r3, [r3, #6]
 8005096:	2b00      	cmp	r3, #0
 8005098:	d111      	bne.n	80050be <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 800509a:	78fa      	ldrb	r2, [r7, #3]
 800509c:	6879      	ldr	r1, [r7, #4]
 800509e:	4613      	mov	r3, r2
 80050a0:	011b      	lsls	r3, r3, #4
 80050a2:	1a9b      	subs	r3, r3, r2
 80050a4:	009b      	lsls	r3, r3, #2
 80050a6:	440b      	add	r3, r1
 80050a8:	334d      	adds	r3, #77	@ 0x4d
 80050aa:	2207      	movs	r2, #7
 80050ac:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	78fa      	ldrb	r2, [r7, #3]
 80050b4:	4611      	mov	r1, r2
 80050b6:	4618      	mov	r0, r3
 80050b8:	f002 ff29 	bl	8007f0e <USB_HC_Halt>
 80050bc:	e062      	b.n	8005184 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 80050be:	78fa      	ldrb	r2, [r7, #3]
 80050c0:	6879      	ldr	r1, [r7, #4]
 80050c2:	4613      	mov	r3, r2
 80050c4:	011b      	lsls	r3, r3, #4
 80050c6:	1a9b      	subs	r3, r3, r2
 80050c8:	009b      	lsls	r3, r3, #2
 80050ca:	440b      	add	r3, r1
 80050cc:	3344      	adds	r3, #68	@ 0x44
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	1c59      	adds	r1, r3, #1
 80050d2:	6878      	ldr	r0, [r7, #4]
 80050d4:	4613      	mov	r3, r2
 80050d6:	011b      	lsls	r3, r3, #4
 80050d8:	1a9b      	subs	r3, r3, r2
 80050da:	009b      	lsls	r3, r3, #2
 80050dc:	4403      	add	r3, r0
 80050de:	3344      	adds	r3, #68	@ 0x44
 80050e0:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80050e2:	78fa      	ldrb	r2, [r7, #3]
 80050e4:	6879      	ldr	r1, [r7, #4]
 80050e6:	4613      	mov	r3, r2
 80050e8:	011b      	lsls	r3, r3, #4
 80050ea:	1a9b      	subs	r3, r3, r2
 80050ec:	009b      	lsls	r3, r3, #2
 80050ee:	440b      	add	r3, r1
 80050f0:	3344      	adds	r3, #68	@ 0x44
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	2b02      	cmp	r3, #2
 80050f6:	d922      	bls.n	800513e <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80050f8:	78fa      	ldrb	r2, [r7, #3]
 80050fa:	6879      	ldr	r1, [r7, #4]
 80050fc:	4613      	mov	r3, r2
 80050fe:	011b      	lsls	r3, r3, #4
 8005100:	1a9b      	subs	r3, r3, r2
 8005102:	009b      	lsls	r3, r3, #2
 8005104:	440b      	add	r3, r1
 8005106:	3344      	adds	r3, #68	@ 0x44
 8005108:	2200      	movs	r2, #0
 800510a:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 800510c:	78fa      	ldrb	r2, [r7, #3]
 800510e:	6879      	ldr	r1, [r7, #4]
 8005110:	4613      	mov	r3, r2
 8005112:	011b      	lsls	r3, r3, #4
 8005114:	1a9b      	subs	r3, r3, r2
 8005116:	009b      	lsls	r3, r3, #2
 8005118:	440b      	add	r3, r1
 800511a:	334c      	adds	r3, #76	@ 0x4c
 800511c:	2204      	movs	r2, #4
 800511e:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8005120:	78fa      	ldrb	r2, [r7, #3]
 8005122:	6879      	ldr	r1, [r7, #4]
 8005124:	4613      	mov	r3, r2
 8005126:	011b      	lsls	r3, r3, #4
 8005128:	1a9b      	subs	r3, r3, r2
 800512a:	009b      	lsls	r3, r3, #2
 800512c:	440b      	add	r3, r1
 800512e:	334c      	adds	r3, #76	@ 0x4c
 8005130:	781a      	ldrb	r2, [r3, #0]
 8005132:	78fb      	ldrb	r3, [r7, #3]
 8005134:	4619      	mov	r1, r3
 8005136:	6878      	ldr	r0, [r7, #4]
 8005138:	f005 fa42 	bl	800a5c0 <HAL_HCD_HC_NotifyURBChange_Callback>
 800513c:	e022      	b.n	8005184 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800513e:	78fa      	ldrb	r2, [r7, #3]
 8005140:	6879      	ldr	r1, [r7, #4]
 8005142:	4613      	mov	r3, r2
 8005144:	011b      	lsls	r3, r3, #4
 8005146:	1a9b      	subs	r3, r3, r2
 8005148:	009b      	lsls	r3, r3, #2
 800514a:	440b      	add	r3, r1
 800514c:	334c      	adds	r3, #76	@ 0x4c
 800514e:	2202      	movs	r2, #2
 8005150:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8005152:	78fb      	ldrb	r3, [r7, #3]
 8005154:	015a      	lsls	r2, r3, #5
 8005156:	693b      	ldr	r3, [r7, #16]
 8005158:	4413      	add	r3, r2
 800515a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005168:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005170:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8005172:	78fb      	ldrb	r3, [r7, #3]
 8005174:	015a      	lsls	r2, r3, #5
 8005176:	693b      	ldr	r3, [r7, #16]
 8005178:	4413      	add	r3, r2
 800517a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800517e:	461a      	mov	r2, r3
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8005184:	78fb      	ldrb	r3, [r7, #3]
 8005186:	015a      	lsls	r2, r3, #5
 8005188:	693b      	ldr	r3, [r7, #16]
 800518a:	4413      	add	r3, r2
 800518c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005190:	461a      	mov	r2, r3
 8005192:	2380      	movs	r3, #128	@ 0x80
 8005194:	6093      	str	r3, [r2, #8]
 8005196:	e217      	b.n	80055c8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	78fa      	ldrb	r2, [r7, #3]
 800519e:	4611      	mov	r1, r2
 80051a0:	4618      	mov	r0, r3
 80051a2:	f002 f910 	bl	80073c6 <USB_ReadChInterrupts>
 80051a6:	4603      	mov	r3, r0
 80051a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80051ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80051b0:	d11b      	bne.n	80051ea <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80051b2:	78fa      	ldrb	r2, [r7, #3]
 80051b4:	6879      	ldr	r1, [r7, #4]
 80051b6:	4613      	mov	r3, r2
 80051b8:	011b      	lsls	r3, r3, #4
 80051ba:	1a9b      	subs	r3, r3, r2
 80051bc:	009b      	lsls	r3, r3, #2
 80051be:	440b      	add	r3, r1
 80051c0:	334d      	adds	r3, #77	@ 0x4d
 80051c2:	2209      	movs	r2, #9
 80051c4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	78fa      	ldrb	r2, [r7, #3]
 80051cc:	4611      	mov	r1, r2
 80051ce:	4618      	mov	r0, r3
 80051d0:	f002 fe9d 	bl	8007f0e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80051d4:	78fb      	ldrb	r3, [r7, #3]
 80051d6:	015a      	lsls	r2, r3, #5
 80051d8:	693b      	ldr	r3, [r7, #16]
 80051da:	4413      	add	r3, r2
 80051dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80051e0:	461a      	mov	r2, r3
 80051e2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80051e6:	6093      	str	r3, [r2, #8]
 80051e8:	e1ee      	b.n	80055c8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	78fa      	ldrb	r2, [r7, #3]
 80051f0:	4611      	mov	r1, r2
 80051f2:	4618      	mov	r0, r3
 80051f4:	f002 f8e7 	bl	80073c6 <USB_ReadChInterrupts>
 80051f8:	4603      	mov	r3, r0
 80051fa:	f003 0302 	and.w	r3, r3, #2
 80051fe:	2b02      	cmp	r3, #2
 8005200:	f040 81df 	bne.w	80055c2 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8005204:	78fb      	ldrb	r3, [r7, #3]
 8005206:	015a      	lsls	r2, r3, #5
 8005208:	693b      	ldr	r3, [r7, #16]
 800520a:	4413      	add	r3, r2
 800520c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005210:	461a      	mov	r2, r3
 8005212:	2302      	movs	r3, #2
 8005214:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8005216:	78fa      	ldrb	r2, [r7, #3]
 8005218:	6879      	ldr	r1, [r7, #4]
 800521a:	4613      	mov	r3, r2
 800521c:	011b      	lsls	r3, r3, #4
 800521e:	1a9b      	subs	r3, r3, r2
 8005220:	009b      	lsls	r3, r3, #2
 8005222:	440b      	add	r3, r1
 8005224:	334d      	adds	r3, #77	@ 0x4d
 8005226:	781b      	ldrb	r3, [r3, #0]
 8005228:	2b01      	cmp	r3, #1
 800522a:	f040 8093 	bne.w	8005354 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800522e:	78fa      	ldrb	r2, [r7, #3]
 8005230:	6879      	ldr	r1, [r7, #4]
 8005232:	4613      	mov	r3, r2
 8005234:	011b      	lsls	r3, r3, #4
 8005236:	1a9b      	subs	r3, r3, r2
 8005238:	009b      	lsls	r3, r3, #2
 800523a:	440b      	add	r3, r1
 800523c:	334d      	adds	r3, #77	@ 0x4d
 800523e:	2202      	movs	r2, #2
 8005240:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8005242:	78fa      	ldrb	r2, [r7, #3]
 8005244:	6879      	ldr	r1, [r7, #4]
 8005246:	4613      	mov	r3, r2
 8005248:	011b      	lsls	r3, r3, #4
 800524a:	1a9b      	subs	r3, r3, r2
 800524c:	009b      	lsls	r3, r3, #2
 800524e:	440b      	add	r3, r1
 8005250:	334c      	adds	r3, #76	@ 0x4c
 8005252:	2201      	movs	r2, #1
 8005254:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8005256:	78fa      	ldrb	r2, [r7, #3]
 8005258:	6879      	ldr	r1, [r7, #4]
 800525a:	4613      	mov	r3, r2
 800525c:	011b      	lsls	r3, r3, #4
 800525e:	1a9b      	subs	r3, r3, r2
 8005260:	009b      	lsls	r3, r3, #2
 8005262:	440b      	add	r3, r1
 8005264:	3326      	adds	r3, #38	@ 0x26
 8005266:	781b      	ldrb	r3, [r3, #0]
 8005268:	2b02      	cmp	r3, #2
 800526a:	d00b      	beq.n	8005284 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 800526c:	78fa      	ldrb	r2, [r7, #3]
 800526e:	6879      	ldr	r1, [r7, #4]
 8005270:	4613      	mov	r3, r2
 8005272:	011b      	lsls	r3, r3, #4
 8005274:	1a9b      	subs	r3, r3, r2
 8005276:	009b      	lsls	r3, r3, #2
 8005278:	440b      	add	r3, r1
 800527a:	3326      	adds	r3, #38	@ 0x26
 800527c:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 800527e:	2b03      	cmp	r3, #3
 8005280:	f040 8190 	bne.w	80055a4 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	799b      	ldrb	r3, [r3, #6]
 8005288:	2b00      	cmp	r3, #0
 800528a:	d115      	bne.n	80052b8 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 800528c:	78fa      	ldrb	r2, [r7, #3]
 800528e:	6879      	ldr	r1, [r7, #4]
 8005290:	4613      	mov	r3, r2
 8005292:	011b      	lsls	r3, r3, #4
 8005294:	1a9b      	subs	r3, r3, r2
 8005296:	009b      	lsls	r3, r3, #2
 8005298:	440b      	add	r3, r1
 800529a:	333d      	adds	r3, #61	@ 0x3d
 800529c:	781b      	ldrb	r3, [r3, #0]
 800529e:	78fa      	ldrb	r2, [r7, #3]
 80052a0:	f083 0301 	eor.w	r3, r3, #1
 80052a4:	b2d8      	uxtb	r0, r3
 80052a6:	6879      	ldr	r1, [r7, #4]
 80052a8:	4613      	mov	r3, r2
 80052aa:	011b      	lsls	r3, r3, #4
 80052ac:	1a9b      	subs	r3, r3, r2
 80052ae:	009b      	lsls	r3, r3, #2
 80052b0:	440b      	add	r3, r1
 80052b2:	333d      	adds	r3, #61	@ 0x3d
 80052b4:	4602      	mov	r2, r0
 80052b6:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	799b      	ldrb	r3, [r3, #6]
 80052bc:	2b01      	cmp	r3, #1
 80052be:	f040 8171 	bne.w	80055a4 <HCD_HC_OUT_IRQHandler+0x954>
 80052c2:	78fa      	ldrb	r2, [r7, #3]
 80052c4:	6879      	ldr	r1, [r7, #4]
 80052c6:	4613      	mov	r3, r2
 80052c8:	011b      	lsls	r3, r3, #4
 80052ca:	1a9b      	subs	r3, r3, r2
 80052cc:	009b      	lsls	r3, r3, #2
 80052ce:	440b      	add	r3, r1
 80052d0:	3334      	adds	r3, #52	@ 0x34
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	f000 8165 	beq.w	80055a4 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 80052da:	78fa      	ldrb	r2, [r7, #3]
 80052dc:	6879      	ldr	r1, [r7, #4]
 80052de:	4613      	mov	r3, r2
 80052e0:	011b      	lsls	r3, r3, #4
 80052e2:	1a9b      	subs	r3, r3, r2
 80052e4:	009b      	lsls	r3, r3, #2
 80052e6:	440b      	add	r3, r1
 80052e8:	3334      	adds	r3, #52	@ 0x34
 80052ea:	6819      	ldr	r1, [r3, #0]
 80052ec:	78fa      	ldrb	r2, [r7, #3]
 80052ee:	6878      	ldr	r0, [r7, #4]
 80052f0:	4613      	mov	r3, r2
 80052f2:	011b      	lsls	r3, r3, #4
 80052f4:	1a9b      	subs	r3, r3, r2
 80052f6:	009b      	lsls	r3, r3, #2
 80052f8:	4403      	add	r3, r0
 80052fa:	3328      	adds	r3, #40	@ 0x28
 80052fc:	881b      	ldrh	r3, [r3, #0]
 80052fe:	440b      	add	r3, r1
 8005300:	1e59      	subs	r1, r3, #1
 8005302:	78fa      	ldrb	r2, [r7, #3]
 8005304:	6878      	ldr	r0, [r7, #4]
 8005306:	4613      	mov	r3, r2
 8005308:	011b      	lsls	r3, r3, #4
 800530a:	1a9b      	subs	r3, r3, r2
 800530c:	009b      	lsls	r3, r3, #2
 800530e:	4403      	add	r3, r0
 8005310:	3328      	adds	r3, #40	@ 0x28
 8005312:	881b      	ldrh	r3, [r3, #0]
 8005314:	fbb1 f3f3 	udiv	r3, r1, r3
 8005318:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 800531a:	68bb      	ldr	r3, [r7, #8]
 800531c:	f003 0301 	and.w	r3, r3, #1
 8005320:	2b00      	cmp	r3, #0
 8005322:	f000 813f 	beq.w	80055a4 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8005326:	78fa      	ldrb	r2, [r7, #3]
 8005328:	6879      	ldr	r1, [r7, #4]
 800532a:	4613      	mov	r3, r2
 800532c:	011b      	lsls	r3, r3, #4
 800532e:	1a9b      	subs	r3, r3, r2
 8005330:	009b      	lsls	r3, r3, #2
 8005332:	440b      	add	r3, r1
 8005334:	333d      	adds	r3, #61	@ 0x3d
 8005336:	781b      	ldrb	r3, [r3, #0]
 8005338:	78fa      	ldrb	r2, [r7, #3]
 800533a:	f083 0301 	eor.w	r3, r3, #1
 800533e:	b2d8      	uxtb	r0, r3
 8005340:	6879      	ldr	r1, [r7, #4]
 8005342:	4613      	mov	r3, r2
 8005344:	011b      	lsls	r3, r3, #4
 8005346:	1a9b      	subs	r3, r3, r2
 8005348:	009b      	lsls	r3, r3, #2
 800534a:	440b      	add	r3, r1
 800534c:	333d      	adds	r3, #61	@ 0x3d
 800534e:	4602      	mov	r2, r0
 8005350:	701a      	strb	r2, [r3, #0]
 8005352:	e127      	b.n	80055a4 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8005354:	78fa      	ldrb	r2, [r7, #3]
 8005356:	6879      	ldr	r1, [r7, #4]
 8005358:	4613      	mov	r3, r2
 800535a:	011b      	lsls	r3, r3, #4
 800535c:	1a9b      	subs	r3, r3, r2
 800535e:	009b      	lsls	r3, r3, #2
 8005360:	440b      	add	r3, r1
 8005362:	334d      	adds	r3, #77	@ 0x4d
 8005364:	781b      	ldrb	r3, [r3, #0]
 8005366:	2b03      	cmp	r3, #3
 8005368:	d120      	bne.n	80053ac <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800536a:	78fa      	ldrb	r2, [r7, #3]
 800536c:	6879      	ldr	r1, [r7, #4]
 800536e:	4613      	mov	r3, r2
 8005370:	011b      	lsls	r3, r3, #4
 8005372:	1a9b      	subs	r3, r3, r2
 8005374:	009b      	lsls	r3, r3, #2
 8005376:	440b      	add	r3, r1
 8005378:	334d      	adds	r3, #77	@ 0x4d
 800537a:	2202      	movs	r2, #2
 800537c:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800537e:	78fa      	ldrb	r2, [r7, #3]
 8005380:	6879      	ldr	r1, [r7, #4]
 8005382:	4613      	mov	r3, r2
 8005384:	011b      	lsls	r3, r3, #4
 8005386:	1a9b      	subs	r3, r3, r2
 8005388:	009b      	lsls	r3, r3, #2
 800538a:	440b      	add	r3, r1
 800538c:	331b      	adds	r3, #27
 800538e:	781b      	ldrb	r3, [r3, #0]
 8005390:	2b01      	cmp	r3, #1
 8005392:	f040 8107 	bne.w	80055a4 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005396:	78fa      	ldrb	r2, [r7, #3]
 8005398:	6879      	ldr	r1, [r7, #4]
 800539a:	4613      	mov	r3, r2
 800539c:	011b      	lsls	r3, r3, #4
 800539e:	1a9b      	subs	r3, r3, r2
 80053a0:	009b      	lsls	r3, r3, #2
 80053a2:	440b      	add	r3, r1
 80053a4:	334c      	adds	r3, #76	@ 0x4c
 80053a6:	2202      	movs	r2, #2
 80053a8:	701a      	strb	r2, [r3, #0]
 80053aa:	e0fb      	b.n	80055a4 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80053ac:	78fa      	ldrb	r2, [r7, #3]
 80053ae:	6879      	ldr	r1, [r7, #4]
 80053b0:	4613      	mov	r3, r2
 80053b2:	011b      	lsls	r3, r3, #4
 80053b4:	1a9b      	subs	r3, r3, r2
 80053b6:	009b      	lsls	r3, r3, #2
 80053b8:	440b      	add	r3, r1
 80053ba:	334d      	adds	r3, #77	@ 0x4d
 80053bc:	781b      	ldrb	r3, [r3, #0]
 80053be:	2b04      	cmp	r3, #4
 80053c0:	d13a      	bne.n	8005438 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80053c2:	78fa      	ldrb	r2, [r7, #3]
 80053c4:	6879      	ldr	r1, [r7, #4]
 80053c6:	4613      	mov	r3, r2
 80053c8:	011b      	lsls	r3, r3, #4
 80053ca:	1a9b      	subs	r3, r3, r2
 80053cc:	009b      	lsls	r3, r3, #2
 80053ce:	440b      	add	r3, r1
 80053d0:	334d      	adds	r3, #77	@ 0x4d
 80053d2:	2202      	movs	r2, #2
 80053d4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80053d6:	78fa      	ldrb	r2, [r7, #3]
 80053d8:	6879      	ldr	r1, [r7, #4]
 80053da:	4613      	mov	r3, r2
 80053dc:	011b      	lsls	r3, r3, #4
 80053de:	1a9b      	subs	r3, r3, r2
 80053e0:	009b      	lsls	r3, r3, #2
 80053e2:	440b      	add	r3, r1
 80053e4:	334c      	adds	r3, #76	@ 0x4c
 80053e6:	2202      	movs	r2, #2
 80053e8:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80053ea:	78fa      	ldrb	r2, [r7, #3]
 80053ec:	6879      	ldr	r1, [r7, #4]
 80053ee:	4613      	mov	r3, r2
 80053f0:	011b      	lsls	r3, r3, #4
 80053f2:	1a9b      	subs	r3, r3, r2
 80053f4:	009b      	lsls	r3, r3, #2
 80053f6:	440b      	add	r3, r1
 80053f8:	331b      	adds	r3, #27
 80053fa:	781b      	ldrb	r3, [r3, #0]
 80053fc:	2b01      	cmp	r3, #1
 80053fe:	f040 80d1 	bne.w	80055a4 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8005402:	78fa      	ldrb	r2, [r7, #3]
 8005404:	6879      	ldr	r1, [r7, #4]
 8005406:	4613      	mov	r3, r2
 8005408:	011b      	lsls	r3, r3, #4
 800540a:	1a9b      	subs	r3, r3, r2
 800540c:	009b      	lsls	r3, r3, #2
 800540e:	440b      	add	r3, r1
 8005410:	331b      	adds	r3, #27
 8005412:	2200      	movs	r2, #0
 8005414:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8005416:	78fb      	ldrb	r3, [r7, #3]
 8005418:	015a      	lsls	r2, r3, #5
 800541a:	693b      	ldr	r3, [r7, #16]
 800541c:	4413      	add	r3, r2
 800541e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005422:	685b      	ldr	r3, [r3, #4]
 8005424:	78fa      	ldrb	r2, [r7, #3]
 8005426:	0151      	lsls	r1, r2, #5
 8005428:	693a      	ldr	r2, [r7, #16]
 800542a:	440a      	add	r2, r1
 800542c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005430:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005434:	6053      	str	r3, [r2, #4]
 8005436:	e0b5      	b.n	80055a4 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8005438:	78fa      	ldrb	r2, [r7, #3]
 800543a:	6879      	ldr	r1, [r7, #4]
 800543c:	4613      	mov	r3, r2
 800543e:	011b      	lsls	r3, r3, #4
 8005440:	1a9b      	subs	r3, r3, r2
 8005442:	009b      	lsls	r3, r3, #2
 8005444:	440b      	add	r3, r1
 8005446:	334d      	adds	r3, #77	@ 0x4d
 8005448:	781b      	ldrb	r3, [r3, #0]
 800544a:	2b05      	cmp	r3, #5
 800544c:	d114      	bne.n	8005478 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800544e:	78fa      	ldrb	r2, [r7, #3]
 8005450:	6879      	ldr	r1, [r7, #4]
 8005452:	4613      	mov	r3, r2
 8005454:	011b      	lsls	r3, r3, #4
 8005456:	1a9b      	subs	r3, r3, r2
 8005458:	009b      	lsls	r3, r3, #2
 800545a:	440b      	add	r3, r1
 800545c:	334d      	adds	r3, #77	@ 0x4d
 800545e:	2202      	movs	r2, #2
 8005460:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8005462:	78fa      	ldrb	r2, [r7, #3]
 8005464:	6879      	ldr	r1, [r7, #4]
 8005466:	4613      	mov	r3, r2
 8005468:	011b      	lsls	r3, r3, #4
 800546a:	1a9b      	subs	r3, r3, r2
 800546c:	009b      	lsls	r3, r3, #2
 800546e:	440b      	add	r3, r1
 8005470:	334c      	adds	r3, #76	@ 0x4c
 8005472:	2202      	movs	r2, #2
 8005474:	701a      	strb	r2, [r3, #0]
 8005476:	e095      	b.n	80055a4 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8005478:	78fa      	ldrb	r2, [r7, #3]
 800547a:	6879      	ldr	r1, [r7, #4]
 800547c:	4613      	mov	r3, r2
 800547e:	011b      	lsls	r3, r3, #4
 8005480:	1a9b      	subs	r3, r3, r2
 8005482:	009b      	lsls	r3, r3, #2
 8005484:	440b      	add	r3, r1
 8005486:	334d      	adds	r3, #77	@ 0x4d
 8005488:	781b      	ldrb	r3, [r3, #0]
 800548a:	2b06      	cmp	r3, #6
 800548c:	d114      	bne.n	80054b8 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800548e:	78fa      	ldrb	r2, [r7, #3]
 8005490:	6879      	ldr	r1, [r7, #4]
 8005492:	4613      	mov	r3, r2
 8005494:	011b      	lsls	r3, r3, #4
 8005496:	1a9b      	subs	r3, r3, r2
 8005498:	009b      	lsls	r3, r3, #2
 800549a:	440b      	add	r3, r1
 800549c:	334d      	adds	r3, #77	@ 0x4d
 800549e:	2202      	movs	r2, #2
 80054a0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 80054a2:	78fa      	ldrb	r2, [r7, #3]
 80054a4:	6879      	ldr	r1, [r7, #4]
 80054a6:	4613      	mov	r3, r2
 80054a8:	011b      	lsls	r3, r3, #4
 80054aa:	1a9b      	subs	r3, r3, r2
 80054ac:	009b      	lsls	r3, r3, #2
 80054ae:	440b      	add	r3, r1
 80054b0:	334c      	adds	r3, #76	@ 0x4c
 80054b2:	2205      	movs	r2, #5
 80054b4:	701a      	strb	r2, [r3, #0]
 80054b6:	e075      	b.n	80055a4 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80054b8:	78fa      	ldrb	r2, [r7, #3]
 80054ba:	6879      	ldr	r1, [r7, #4]
 80054bc:	4613      	mov	r3, r2
 80054be:	011b      	lsls	r3, r3, #4
 80054c0:	1a9b      	subs	r3, r3, r2
 80054c2:	009b      	lsls	r3, r3, #2
 80054c4:	440b      	add	r3, r1
 80054c6:	334d      	adds	r3, #77	@ 0x4d
 80054c8:	781b      	ldrb	r3, [r3, #0]
 80054ca:	2b07      	cmp	r3, #7
 80054cc:	d00a      	beq.n	80054e4 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80054ce:	78fa      	ldrb	r2, [r7, #3]
 80054d0:	6879      	ldr	r1, [r7, #4]
 80054d2:	4613      	mov	r3, r2
 80054d4:	011b      	lsls	r3, r3, #4
 80054d6:	1a9b      	subs	r3, r3, r2
 80054d8:	009b      	lsls	r3, r3, #2
 80054da:	440b      	add	r3, r1
 80054dc:	334d      	adds	r3, #77	@ 0x4d
 80054de:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80054e0:	2b09      	cmp	r3, #9
 80054e2:	d170      	bne.n	80055c6 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80054e4:	78fa      	ldrb	r2, [r7, #3]
 80054e6:	6879      	ldr	r1, [r7, #4]
 80054e8:	4613      	mov	r3, r2
 80054ea:	011b      	lsls	r3, r3, #4
 80054ec:	1a9b      	subs	r3, r3, r2
 80054ee:	009b      	lsls	r3, r3, #2
 80054f0:	440b      	add	r3, r1
 80054f2:	334d      	adds	r3, #77	@ 0x4d
 80054f4:	2202      	movs	r2, #2
 80054f6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80054f8:	78fa      	ldrb	r2, [r7, #3]
 80054fa:	6879      	ldr	r1, [r7, #4]
 80054fc:	4613      	mov	r3, r2
 80054fe:	011b      	lsls	r3, r3, #4
 8005500:	1a9b      	subs	r3, r3, r2
 8005502:	009b      	lsls	r3, r3, #2
 8005504:	440b      	add	r3, r1
 8005506:	3344      	adds	r3, #68	@ 0x44
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	1c59      	adds	r1, r3, #1
 800550c:	6878      	ldr	r0, [r7, #4]
 800550e:	4613      	mov	r3, r2
 8005510:	011b      	lsls	r3, r3, #4
 8005512:	1a9b      	subs	r3, r3, r2
 8005514:	009b      	lsls	r3, r3, #2
 8005516:	4403      	add	r3, r0
 8005518:	3344      	adds	r3, #68	@ 0x44
 800551a:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800551c:	78fa      	ldrb	r2, [r7, #3]
 800551e:	6879      	ldr	r1, [r7, #4]
 8005520:	4613      	mov	r3, r2
 8005522:	011b      	lsls	r3, r3, #4
 8005524:	1a9b      	subs	r3, r3, r2
 8005526:	009b      	lsls	r3, r3, #2
 8005528:	440b      	add	r3, r1
 800552a:	3344      	adds	r3, #68	@ 0x44
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	2b02      	cmp	r3, #2
 8005530:	d914      	bls.n	800555c <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8005532:	78fa      	ldrb	r2, [r7, #3]
 8005534:	6879      	ldr	r1, [r7, #4]
 8005536:	4613      	mov	r3, r2
 8005538:	011b      	lsls	r3, r3, #4
 800553a:	1a9b      	subs	r3, r3, r2
 800553c:	009b      	lsls	r3, r3, #2
 800553e:	440b      	add	r3, r1
 8005540:	3344      	adds	r3, #68	@ 0x44
 8005542:	2200      	movs	r2, #0
 8005544:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8005546:	78fa      	ldrb	r2, [r7, #3]
 8005548:	6879      	ldr	r1, [r7, #4]
 800554a:	4613      	mov	r3, r2
 800554c:	011b      	lsls	r3, r3, #4
 800554e:	1a9b      	subs	r3, r3, r2
 8005550:	009b      	lsls	r3, r3, #2
 8005552:	440b      	add	r3, r1
 8005554:	334c      	adds	r3, #76	@ 0x4c
 8005556:	2204      	movs	r2, #4
 8005558:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800555a:	e022      	b.n	80055a2 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800555c:	78fa      	ldrb	r2, [r7, #3]
 800555e:	6879      	ldr	r1, [r7, #4]
 8005560:	4613      	mov	r3, r2
 8005562:	011b      	lsls	r3, r3, #4
 8005564:	1a9b      	subs	r3, r3, r2
 8005566:	009b      	lsls	r3, r3, #2
 8005568:	440b      	add	r3, r1
 800556a:	334c      	adds	r3, #76	@ 0x4c
 800556c:	2202      	movs	r2, #2
 800556e:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8005570:	78fb      	ldrb	r3, [r7, #3]
 8005572:	015a      	lsls	r2, r3, #5
 8005574:	693b      	ldr	r3, [r7, #16]
 8005576:	4413      	add	r3, r2
 8005578:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005586:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800558e:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8005590:	78fb      	ldrb	r3, [r7, #3]
 8005592:	015a      	lsls	r2, r3, #5
 8005594:	693b      	ldr	r3, [r7, #16]
 8005596:	4413      	add	r3, r2
 8005598:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800559c:	461a      	mov	r2, r3
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80055a2:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80055a4:	78fa      	ldrb	r2, [r7, #3]
 80055a6:	6879      	ldr	r1, [r7, #4]
 80055a8:	4613      	mov	r3, r2
 80055aa:	011b      	lsls	r3, r3, #4
 80055ac:	1a9b      	subs	r3, r3, r2
 80055ae:	009b      	lsls	r3, r3, #2
 80055b0:	440b      	add	r3, r1
 80055b2:	334c      	adds	r3, #76	@ 0x4c
 80055b4:	781a      	ldrb	r2, [r3, #0]
 80055b6:	78fb      	ldrb	r3, [r7, #3]
 80055b8:	4619      	mov	r1, r3
 80055ba:	6878      	ldr	r0, [r7, #4]
 80055bc:	f005 f800 	bl	800a5c0 <HAL_HCD_HC_NotifyURBChange_Callback>
 80055c0:	e002      	b.n	80055c8 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 80055c2:	bf00      	nop
 80055c4:	e000      	b.n	80055c8 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 80055c6:	bf00      	nop
  }
}
 80055c8:	3718      	adds	r7, #24
 80055ca:	46bd      	mov	sp, r7
 80055cc:	bd80      	pop	{r7, pc}

080055ce <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80055ce:	b580      	push	{r7, lr}
 80055d0:	b08a      	sub	sp, #40	@ 0x28
 80055d2:	af00      	add	r7, sp, #0
 80055d4:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055de:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	6a1b      	ldr	r3, [r3, #32]
 80055e6:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80055e8:	69fb      	ldr	r3, [r7, #28]
 80055ea:	f003 030f 	and.w	r3, r3, #15
 80055ee:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80055f0:	69fb      	ldr	r3, [r7, #28]
 80055f2:	0c5b      	lsrs	r3, r3, #17
 80055f4:	f003 030f 	and.w	r3, r3, #15
 80055f8:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 80055fa:	69fb      	ldr	r3, [r7, #28]
 80055fc:	091b      	lsrs	r3, r3, #4
 80055fe:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005602:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8005604:	697b      	ldr	r3, [r7, #20]
 8005606:	2b02      	cmp	r3, #2
 8005608:	d004      	beq.n	8005614 <HCD_RXQLVL_IRQHandler+0x46>
 800560a:	697b      	ldr	r3, [r7, #20]
 800560c:	2b05      	cmp	r3, #5
 800560e:	f000 80b6 	beq.w	800577e <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8005612:	e0b7      	b.n	8005784 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8005614:	693b      	ldr	r3, [r7, #16]
 8005616:	2b00      	cmp	r3, #0
 8005618:	f000 80b3 	beq.w	8005782 <HCD_RXQLVL_IRQHandler+0x1b4>
 800561c:	6879      	ldr	r1, [r7, #4]
 800561e:	69ba      	ldr	r2, [r7, #24]
 8005620:	4613      	mov	r3, r2
 8005622:	011b      	lsls	r3, r3, #4
 8005624:	1a9b      	subs	r3, r3, r2
 8005626:	009b      	lsls	r3, r3, #2
 8005628:	440b      	add	r3, r1
 800562a:	332c      	adds	r3, #44	@ 0x2c
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	2b00      	cmp	r3, #0
 8005630:	f000 80a7 	beq.w	8005782 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8005634:	6879      	ldr	r1, [r7, #4]
 8005636:	69ba      	ldr	r2, [r7, #24]
 8005638:	4613      	mov	r3, r2
 800563a:	011b      	lsls	r3, r3, #4
 800563c:	1a9b      	subs	r3, r3, r2
 800563e:	009b      	lsls	r3, r3, #2
 8005640:	440b      	add	r3, r1
 8005642:	3338      	adds	r3, #56	@ 0x38
 8005644:	681a      	ldr	r2, [r3, #0]
 8005646:	693b      	ldr	r3, [r7, #16]
 8005648:	18d1      	adds	r1, r2, r3
 800564a:	6878      	ldr	r0, [r7, #4]
 800564c:	69ba      	ldr	r2, [r7, #24]
 800564e:	4613      	mov	r3, r2
 8005650:	011b      	lsls	r3, r3, #4
 8005652:	1a9b      	subs	r3, r3, r2
 8005654:	009b      	lsls	r3, r3, #2
 8005656:	4403      	add	r3, r0
 8005658:	3334      	adds	r3, #52	@ 0x34
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	4299      	cmp	r1, r3
 800565e:	f200 8083 	bhi.w	8005768 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	6818      	ldr	r0, [r3, #0]
 8005666:	6879      	ldr	r1, [r7, #4]
 8005668:	69ba      	ldr	r2, [r7, #24]
 800566a:	4613      	mov	r3, r2
 800566c:	011b      	lsls	r3, r3, #4
 800566e:	1a9b      	subs	r3, r3, r2
 8005670:	009b      	lsls	r3, r3, #2
 8005672:	440b      	add	r3, r1
 8005674:	332c      	adds	r3, #44	@ 0x2c
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	693a      	ldr	r2, [r7, #16]
 800567a:	b292      	uxth	r2, r2
 800567c:	4619      	mov	r1, r3
 800567e:	f001 fe37 	bl	80072f0 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8005682:	6879      	ldr	r1, [r7, #4]
 8005684:	69ba      	ldr	r2, [r7, #24]
 8005686:	4613      	mov	r3, r2
 8005688:	011b      	lsls	r3, r3, #4
 800568a:	1a9b      	subs	r3, r3, r2
 800568c:	009b      	lsls	r3, r3, #2
 800568e:	440b      	add	r3, r1
 8005690:	332c      	adds	r3, #44	@ 0x2c
 8005692:	681a      	ldr	r2, [r3, #0]
 8005694:	693b      	ldr	r3, [r7, #16]
 8005696:	18d1      	adds	r1, r2, r3
 8005698:	6878      	ldr	r0, [r7, #4]
 800569a:	69ba      	ldr	r2, [r7, #24]
 800569c:	4613      	mov	r3, r2
 800569e:	011b      	lsls	r3, r3, #4
 80056a0:	1a9b      	subs	r3, r3, r2
 80056a2:	009b      	lsls	r3, r3, #2
 80056a4:	4403      	add	r3, r0
 80056a6:	332c      	adds	r3, #44	@ 0x2c
 80056a8:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 80056aa:	6879      	ldr	r1, [r7, #4]
 80056ac:	69ba      	ldr	r2, [r7, #24]
 80056ae:	4613      	mov	r3, r2
 80056b0:	011b      	lsls	r3, r3, #4
 80056b2:	1a9b      	subs	r3, r3, r2
 80056b4:	009b      	lsls	r3, r3, #2
 80056b6:	440b      	add	r3, r1
 80056b8:	3338      	adds	r3, #56	@ 0x38
 80056ba:	681a      	ldr	r2, [r3, #0]
 80056bc:	693b      	ldr	r3, [r7, #16]
 80056be:	18d1      	adds	r1, r2, r3
 80056c0:	6878      	ldr	r0, [r7, #4]
 80056c2:	69ba      	ldr	r2, [r7, #24]
 80056c4:	4613      	mov	r3, r2
 80056c6:	011b      	lsls	r3, r3, #4
 80056c8:	1a9b      	subs	r3, r3, r2
 80056ca:	009b      	lsls	r3, r3, #2
 80056cc:	4403      	add	r3, r0
 80056ce:	3338      	adds	r3, #56	@ 0x38
 80056d0:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 80056d2:	69bb      	ldr	r3, [r7, #24]
 80056d4:	015a      	lsls	r2, r3, #5
 80056d6:	6a3b      	ldr	r3, [r7, #32]
 80056d8:	4413      	add	r3, r2
 80056da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80056de:	691b      	ldr	r3, [r3, #16]
 80056e0:	0cdb      	lsrs	r3, r3, #19
 80056e2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80056e6:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 80056e8:	6879      	ldr	r1, [r7, #4]
 80056ea:	69ba      	ldr	r2, [r7, #24]
 80056ec:	4613      	mov	r3, r2
 80056ee:	011b      	lsls	r3, r3, #4
 80056f0:	1a9b      	subs	r3, r3, r2
 80056f2:	009b      	lsls	r3, r3, #2
 80056f4:	440b      	add	r3, r1
 80056f6:	3328      	adds	r3, #40	@ 0x28
 80056f8:	881b      	ldrh	r3, [r3, #0]
 80056fa:	461a      	mov	r2, r3
 80056fc:	693b      	ldr	r3, [r7, #16]
 80056fe:	4293      	cmp	r3, r2
 8005700:	d13f      	bne.n	8005782 <HCD_RXQLVL_IRQHandler+0x1b4>
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d03c      	beq.n	8005782 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8005708:	69bb      	ldr	r3, [r7, #24]
 800570a:	015a      	lsls	r2, r3, #5
 800570c:	6a3b      	ldr	r3, [r7, #32]
 800570e:	4413      	add	r3, r2
 8005710:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005718:	68bb      	ldr	r3, [r7, #8]
 800571a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800571e:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005720:	68bb      	ldr	r3, [r7, #8]
 8005722:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005726:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8005728:	69bb      	ldr	r3, [r7, #24]
 800572a:	015a      	lsls	r2, r3, #5
 800572c:	6a3b      	ldr	r3, [r7, #32]
 800572e:	4413      	add	r3, r2
 8005730:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005734:	461a      	mov	r2, r3
 8005736:	68bb      	ldr	r3, [r7, #8]
 8005738:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 800573a:	6879      	ldr	r1, [r7, #4]
 800573c:	69ba      	ldr	r2, [r7, #24]
 800573e:	4613      	mov	r3, r2
 8005740:	011b      	lsls	r3, r3, #4
 8005742:	1a9b      	subs	r3, r3, r2
 8005744:	009b      	lsls	r3, r3, #2
 8005746:	440b      	add	r3, r1
 8005748:	333c      	adds	r3, #60	@ 0x3c
 800574a:	781b      	ldrb	r3, [r3, #0]
 800574c:	f083 0301 	eor.w	r3, r3, #1
 8005750:	b2d8      	uxtb	r0, r3
 8005752:	6879      	ldr	r1, [r7, #4]
 8005754:	69ba      	ldr	r2, [r7, #24]
 8005756:	4613      	mov	r3, r2
 8005758:	011b      	lsls	r3, r3, #4
 800575a:	1a9b      	subs	r3, r3, r2
 800575c:	009b      	lsls	r3, r3, #2
 800575e:	440b      	add	r3, r1
 8005760:	333c      	adds	r3, #60	@ 0x3c
 8005762:	4602      	mov	r2, r0
 8005764:	701a      	strb	r2, [r3, #0]
      break;
 8005766:	e00c      	b.n	8005782 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8005768:	6879      	ldr	r1, [r7, #4]
 800576a:	69ba      	ldr	r2, [r7, #24]
 800576c:	4613      	mov	r3, r2
 800576e:	011b      	lsls	r3, r3, #4
 8005770:	1a9b      	subs	r3, r3, r2
 8005772:	009b      	lsls	r3, r3, #2
 8005774:	440b      	add	r3, r1
 8005776:	334c      	adds	r3, #76	@ 0x4c
 8005778:	2204      	movs	r2, #4
 800577a:	701a      	strb	r2, [r3, #0]
      break;
 800577c:	e001      	b.n	8005782 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 800577e:	bf00      	nop
 8005780:	e000      	b.n	8005784 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8005782:	bf00      	nop
  }
}
 8005784:	bf00      	nop
 8005786:	3728      	adds	r7, #40	@ 0x28
 8005788:	46bd      	mov	sp, r7
 800578a:	bd80      	pop	{r7, pc}

0800578c <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800578c:	b580      	push	{r7, lr}
 800578e:	b086      	sub	sp, #24
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800579a:	697b      	ldr	r3, [r7, #20]
 800579c:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 800579e:	693b      	ldr	r3, [r7, #16]
 80057a0:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 80057a8:	693b      	ldr	r3, [r7, #16]
 80057aa:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80057b2:	68bb      	ldr	r3, [r7, #8]
 80057b4:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80057b8:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	f003 0302 	and.w	r3, r3, #2
 80057c0:	2b02      	cmp	r3, #2
 80057c2:	d10b      	bne.n	80057dc <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	f003 0301 	and.w	r3, r3, #1
 80057ca:	2b01      	cmp	r3, #1
 80057cc:	d102      	bne.n	80057d4 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 80057ce:	6878      	ldr	r0, [r7, #4]
 80057d0:	f004 feda 	bl	800a588 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 80057d4:	68bb      	ldr	r3, [r7, #8]
 80057d6:	f043 0302 	orr.w	r3, r3, #2
 80057da:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	f003 0308 	and.w	r3, r3, #8
 80057e2:	2b08      	cmp	r3, #8
 80057e4:	d132      	bne.n	800584c <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80057e6:	68bb      	ldr	r3, [r7, #8]
 80057e8:	f043 0308 	orr.w	r3, r3, #8
 80057ec:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	f003 0304 	and.w	r3, r3, #4
 80057f4:	2b04      	cmp	r3, #4
 80057f6:	d126      	bne.n	8005846 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	7a5b      	ldrb	r3, [r3, #9]
 80057fc:	2b02      	cmp	r3, #2
 80057fe:	d113      	bne.n	8005828 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8005806:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800580a:	d106      	bne.n	800581a <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	2102      	movs	r1, #2
 8005812:	4618      	mov	r0, r3
 8005814:	f001 fefc 	bl	8007610 <USB_InitFSLSPClkSel>
 8005818:	e011      	b.n	800583e <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	2101      	movs	r1, #1
 8005820:	4618      	mov	r0, r3
 8005822:	f001 fef5 	bl	8007610 <USB_InitFSLSPClkSel>
 8005826:	e00a      	b.n	800583e <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	79db      	ldrb	r3, [r3, #7]
 800582c:	2b01      	cmp	r3, #1
 800582e:	d106      	bne.n	800583e <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8005830:	693b      	ldr	r3, [r7, #16]
 8005832:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005836:	461a      	mov	r2, r3
 8005838:	f64e 2360 	movw	r3, #60000	@ 0xea60
 800583c:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 800583e:	6878      	ldr	r0, [r7, #4]
 8005840:	f004 fecc 	bl	800a5dc <HAL_HCD_PortEnabled_Callback>
 8005844:	e002      	b.n	800584c <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8005846:	6878      	ldr	r0, [r7, #4]
 8005848:	f004 fed6 	bl	800a5f8 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	f003 0320 	and.w	r3, r3, #32
 8005852:	2b20      	cmp	r3, #32
 8005854:	d103      	bne.n	800585e <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8005856:	68bb      	ldr	r3, [r7, #8]
 8005858:	f043 0320 	orr.w	r3, r3, #32
 800585c:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 800585e:	693b      	ldr	r3, [r7, #16]
 8005860:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005864:	461a      	mov	r2, r3
 8005866:	68bb      	ldr	r3, [r7, #8]
 8005868:	6013      	str	r3, [r2, #0]
}
 800586a:	bf00      	nop
 800586c:	3718      	adds	r7, #24
 800586e:	46bd      	mov	sp, r7
 8005870:	bd80      	pop	{r7, pc}
	...

08005874 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005874:	b580      	push	{r7, lr}
 8005876:	b084      	sub	sp, #16
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2b00      	cmp	r3, #0
 8005880:	d101      	bne.n	8005886 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005882:	2301      	movs	r3, #1
 8005884:	e12b      	b.n	8005ade <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800588c:	b2db      	uxtb	r3, r3
 800588e:	2b00      	cmp	r3, #0
 8005890:	d106      	bne.n	80058a0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	2200      	movs	r2, #0
 8005896:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800589a:	6878      	ldr	r0, [r7, #4]
 800589c:	f7fb ffce 	bl	800183c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2224      	movs	r2, #36	@ 0x24
 80058a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	681a      	ldr	r2, [r3, #0]
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f022 0201 	bic.w	r2, r2, #1
 80058b6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	681a      	ldr	r2, [r3, #0]
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80058c6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	681a      	ldr	r2, [r3, #0]
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80058d6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80058d8:	f000 fd80 	bl	80063dc <HAL_RCC_GetPCLK1Freq>
 80058dc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	685b      	ldr	r3, [r3, #4]
 80058e2:	4a81      	ldr	r2, [pc, #516]	@ (8005ae8 <HAL_I2C_Init+0x274>)
 80058e4:	4293      	cmp	r3, r2
 80058e6:	d807      	bhi.n	80058f8 <HAL_I2C_Init+0x84>
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	4a80      	ldr	r2, [pc, #512]	@ (8005aec <HAL_I2C_Init+0x278>)
 80058ec:	4293      	cmp	r3, r2
 80058ee:	bf94      	ite	ls
 80058f0:	2301      	movls	r3, #1
 80058f2:	2300      	movhi	r3, #0
 80058f4:	b2db      	uxtb	r3, r3
 80058f6:	e006      	b.n	8005906 <HAL_I2C_Init+0x92>
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	4a7d      	ldr	r2, [pc, #500]	@ (8005af0 <HAL_I2C_Init+0x27c>)
 80058fc:	4293      	cmp	r3, r2
 80058fe:	bf94      	ite	ls
 8005900:	2301      	movls	r3, #1
 8005902:	2300      	movhi	r3, #0
 8005904:	b2db      	uxtb	r3, r3
 8005906:	2b00      	cmp	r3, #0
 8005908:	d001      	beq.n	800590e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800590a:	2301      	movs	r3, #1
 800590c:	e0e7      	b.n	8005ade <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	4a78      	ldr	r2, [pc, #480]	@ (8005af4 <HAL_I2C_Init+0x280>)
 8005912:	fba2 2303 	umull	r2, r3, r2, r3
 8005916:	0c9b      	lsrs	r3, r3, #18
 8005918:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	685b      	ldr	r3, [r3, #4]
 8005920:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	68ba      	ldr	r2, [r7, #8]
 800592a:	430a      	orrs	r2, r1
 800592c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	6a1b      	ldr	r3, [r3, #32]
 8005934:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	685b      	ldr	r3, [r3, #4]
 800593c:	4a6a      	ldr	r2, [pc, #424]	@ (8005ae8 <HAL_I2C_Init+0x274>)
 800593e:	4293      	cmp	r3, r2
 8005940:	d802      	bhi.n	8005948 <HAL_I2C_Init+0xd4>
 8005942:	68bb      	ldr	r3, [r7, #8]
 8005944:	3301      	adds	r3, #1
 8005946:	e009      	b.n	800595c <HAL_I2C_Init+0xe8>
 8005948:	68bb      	ldr	r3, [r7, #8]
 800594a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800594e:	fb02 f303 	mul.w	r3, r2, r3
 8005952:	4a69      	ldr	r2, [pc, #420]	@ (8005af8 <HAL_I2C_Init+0x284>)
 8005954:	fba2 2303 	umull	r2, r3, r2, r3
 8005958:	099b      	lsrs	r3, r3, #6
 800595a:	3301      	adds	r3, #1
 800595c:	687a      	ldr	r2, [r7, #4]
 800595e:	6812      	ldr	r2, [r2, #0]
 8005960:	430b      	orrs	r3, r1
 8005962:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	69db      	ldr	r3, [r3, #28]
 800596a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800596e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	685b      	ldr	r3, [r3, #4]
 8005976:	495c      	ldr	r1, [pc, #368]	@ (8005ae8 <HAL_I2C_Init+0x274>)
 8005978:	428b      	cmp	r3, r1
 800597a:	d819      	bhi.n	80059b0 <HAL_I2C_Init+0x13c>
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	1e59      	subs	r1, r3, #1
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	685b      	ldr	r3, [r3, #4]
 8005984:	005b      	lsls	r3, r3, #1
 8005986:	fbb1 f3f3 	udiv	r3, r1, r3
 800598a:	1c59      	adds	r1, r3, #1
 800598c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8005990:	400b      	ands	r3, r1
 8005992:	2b00      	cmp	r3, #0
 8005994:	d00a      	beq.n	80059ac <HAL_I2C_Init+0x138>
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	1e59      	subs	r1, r3, #1
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	685b      	ldr	r3, [r3, #4]
 800599e:	005b      	lsls	r3, r3, #1
 80059a0:	fbb1 f3f3 	udiv	r3, r1, r3
 80059a4:	3301      	adds	r3, #1
 80059a6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80059aa:	e051      	b.n	8005a50 <HAL_I2C_Init+0x1dc>
 80059ac:	2304      	movs	r3, #4
 80059ae:	e04f      	b.n	8005a50 <HAL_I2C_Init+0x1dc>
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	689b      	ldr	r3, [r3, #8]
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d111      	bne.n	80059dc <HAL_I2C_Init+0x168>
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	1e58      	subs	r0, r3, #1
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	6859      	ldr	r1, [r3, #4]
 80059c0:	460b      	mov	r3, r1
 80059c2:	005b      	lsls	r3, r3, #1
 80059c4:	440b      	add	r3, r1
 80059c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80059ca:	3301      	adds	r3, #1
 80059cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	bf0c      	ite	eq
 80059d4:	2301      	moveq	r3, #1
 80059d6:	2300      	movne	r3, #0
 80059d8:	b2db      	uxtb	r3, r3
 80059da:	e012      	b.n	8005a02 <HAL_I2C_Init+0x18e>
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	1e58      	subs	r0, r3, #1
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	6859      	ldr	r1, [r3, #4]
 80059e4:	460b      	mov	r3, r1
 80059e6:	009b      	lsls	r3, r3, #2
 80059e8:	440b      	add	r3, r1
 80059ea:	0099      	lsls	r1, r3, #2
 80059ec:	440b      	add	r3, r1
 80059ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80059f2:	3301      	adds	r3, #1
 80059f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	bf0c      	ite	eq
 80059fc:	2301      	moveq	r3, #1
 80059fe:	2300      	movne	r3, #0
 8005a00:	b2db      	uxtb	r3, r3
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d001      	beq.n	8005a0a <HAL_I2C_Init+0x196>
 8005a06:	2301      	movs	r3, #1
 8005a08:	e022      	b.n	8005a50 <HAL_I2C_Init+0x1dc>
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	689b      	ldr	r3, [r3, #8]
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d10e      	bne.n	8005a30 <HAL_I2C_Init+0x1bc>
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	1e58      	subs	r0, r3, #1
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6859      	ldr	r1, [r3, #4]
 8005a1a:	460b      	mov	r3, r1
 8005a1c:	005b      	lsls	r3, r3, #1
 8005a1e:	440b      	add	r3, r1
 8005a20:	fbb0 f3f3 	udiv	r3, r0, r3
 8005a24:	3301      	adds	r3, #1
 8005a26:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a2a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005a2e:	e00f      	b.n	8005a50 <HAL_I2C_Init+0x1dc>
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	1e58      	subs	r0, r3, #1
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	6859      	ldr	r1, [r3, #4]
 8005a38:	460b      	mov	r3, r1
 8005a3a:	009b      	lsls	r3, r3, #2
 8005a3c:	440b      	add	r3, r1
 8005a3e:	0099      	lsls	r1, r3, #2
 8005a40:	440b      	add	r3, r1
 8005a42:	fbb0 f3f3 	udiv	r3, r0, r3
 8005a46:	3301      	adds	r3, #1
 8005a48:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a4c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005a50:	6879      	ldr	r1, [r7, #4]
 8005a52:	6809      	ldr	r1, [r1, #0]
 8005a54:	4313      	orrs	r3, r2
 8005a56:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	69da      	ldr	r2, [r3, #28]
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6a1b      	ldr	r3, [r3, #32]
 8005a6a:	431a      	orrs	r2, r3
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	430a      	orrs	r2, r1
 8005a72:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	689b      	ldr	r3, [r3, #8]
 8005a7a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8005a7e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005a82:	687a      	ldr	r2, [r7, #4]
 8005a84:	6911      	ldr	r1, [r2, #16]
 8005a86:	687a      	ldr	r2, [r7, #4]
 8005a88:	68d2      	ldr	r2, [r2, #12]
 8005a8a:	4311      	orrs	r1, r2
 8005a8c:	687a      	ldr	r2, [r7, #4]
 8005a8e:	6812      	ldr	r2, [r2, #0]
 8005a90:	430b      	orrs	r3, r1
 8005a92:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	68db      	ldr	r3, [r3, #12]
 8005a9a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	695a      	ldr	r2, [r3, #20]
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	699b      	ldr	r3, [r3, #24]
 8005aa6:	431a      	orrs	r2, r3
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	430a      	orrs	r2, r1
 8005aae:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	681a      	ldr	r2, [r3, #0]
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f042 0201 	orr.w	r2, r2, #1
 8005abe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	2220      	movs	r2, #32
 8005aca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005adc:	2300      	movs	r3, #0
}
 8005ade:	4618      	mov	r0, r3
 8005ae0:	3710      	adds	r7, #16
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	bd80      	pop	{r7, pc}
 8005ae6:	bf00      	nop
 8005ae8:	000186a0 	.word	0x000186a0
 8005aec:	001e847f 	.word	0x001e847f
 8005af0:	003d08ff 	.word	0x003d08ff
 8005af4:	431bde83 	.word	0x431bde83
 8005af8:	10624dd3 	.word	0x10624dd3

08005afc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b086      	sub	sp, #24
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d101      	bne.n	8005b0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005b0a:	2301      	movs	r3, #1
 8005b0c:	e267      	b.n	8005fde <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f003 0301 	and.w	r3, r3, #1
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d075      	beq.n	8005c06 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005b1a:	4b88      	ldr	r3, [pc, #544]	@ (8005d3c <HAL_RCC_OscConfig+0x240>)
 8005b1c:	689b      	ldr	r3, [r3, #8]
 8005b1e:	f003 030c 	and.w	r3, r3, #12
 8005b22:	2b04      	cmp	r3, #4
 8005b24:	d00c      	beq.n	8005b40 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005b26:	4b85      	ldr	r3, [pc, #532]	@ (8005d3c <HAL_RCC_OscConfig+0x240>)
 8005b28:	689b      	ldr	r3, [r3, #8]
 8005b2a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005b2e:	2b08      	cmp	r3, #8
 8005b30:	d112      	bne.n	8005b58 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005b32:	4b82      	ldr	r3, [pc, #520]	@ (8005d3c <HAL_RCC_OscConfig+0x240>)
 8005b34:	685b      	ldr	r3, [r3, #4]
 8005b36:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005b3a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005b3e:	d10b      	bne.n	8005b58 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b40:	4b7e      	ldr	r3, [pc, #504]	@ (8005d3c <HAL_RCC_OscConfig+0x240>)
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d05b      	beq.n	8005c04 <HAL_RCC_OscConfig+0x108>
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	685b      	ldr	r3, [r3, #4]
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d157      	bne.n	8005c04 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005b54:	2301      	movs	r3, #1
 8005b56:	e242      	b.n	8005fde <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	685b      	ldr	r3, [r3, #4]
 8005b5c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b60:	d106      	bne.n	8005b70 <HAL_RCC_OscConfig+0x74>
 8005b62:	4b76      	ldr	r3, [pc, #472]	@ (8005d3c <HAL_RCC_OscConfig+0x240>)
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	4a75      	ldr	r2, [pc, #468]	@ (8005d3c <HAL_RCC_OscConfig+0x240>)
 8005b68:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b6c:	6013      	str	r3, [r2, #0]
 8005b6e:	e01d      	b.n	8005bac <HAL_RCC_OscConfig+0xb0>
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	685b      	ldr	r3, [r3, #4]
 8005b74:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005b78:	d10c      	bne.n	8005b94 <HAL_RCC_OscConfig+0x98>
 8005b7a:	4b70      	ldr	r3, [pc, #448]	@ (8005d3c <HAL_RCC_OscConfig+0x240>)
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	4a6f      	ldr	r2, [pc, #444]	@ (8005d3c <HAL_RCC_OscConfig+0x240>)
 8005b80:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005b84:	6013      	str	r3, [r2, #0]
 8005b86:	4b6d      	ldr	r3, [pc, #436]	@ (8005d3c <HAL_RCC_OscConfig+0x240>)
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	4a6c      	ldr	r2, [pc, #432]	@ (8005d3c <HAL_RCC_OscConfig+0x240>)
 8005b8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b90:	6013      	str	r3, [r2, #0]
 8005b92:	e00b      	b.n	8005bac <HAL_RCC_OscConfig+0xb0>
 8005b94:	4b69      	ldr	r3, [pc, #420]	@ (8005d3c <HAL_RCC_OscConfig+0x240>)
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	4a68      	ldr	r2, [pc, #416]	@ (8005d3c <HAL_RCC_OscConfig+0x240>)
 8005b9a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b9e:	6013      	str	r3, [r2, #0]
 8005ba0:	4b66      	ldr	r3, [pc, #408]	@ (8005d3c <HAL_RCC_OscConfig+0x240>)
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	4a65      	ldr	r2, [pc, #404]	@ (8005d3c <HAL_RCC_OscConfig+0x240>)
 8005ba6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005baa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	685b      	ldr	r3, [r3, #4]
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d013      	beq.n	8005bdc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bb4:	f7fc f860 	bl	8001c78 <HAL_GetTick>
 8005bb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005bba:	e008      	b.n	8005bce <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005bbc:	f7fc f85c 	bl	8001c78 <HAL_GetTick>
 8005bc0:	4602      	mov	r2, r0
 8005bc2:	693b      	ldr	r3, [r7, #16]
 8005bc4:	1ad3      	subs	r3, r2, r3
 8005bc6:	2b64      	cmp	r3, #100	@ 0x64
 8005bc8:	d901      	bls.n	8005bce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005bca:	2303      	movs	r3, #3
 8005bcc:	e207      	b.n	8005fde <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005bce:	4b5b      	ldr	r3, [pc, #364]	@ (8005d3c <HAL_RCC_OscConfig+0x240>)
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d0f0      	beq.n	8005bbc <HAL_RCC_OscConfig+0xc0>
 8005bda:	e014      	b.n	8005c06 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bdc:	f7fc f84c 	bl	8001c78 <HAL_GetTick>
 8005be0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005be2:	e008      	b.n	8005bf6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005be4:	f7fc f848 	bl	8001c78 <HAL_GetTick>
 8005be8:	4602      	mov	r2, r0
 8005bea:	693b      	ldr	r3, [r7, #16]
 8005bec:	1ad3      	subs	r3, r2, r3
 8005bee:	2b64      	cmp	r3, #100	@ 0x64
 8005bf0:	d901      	bls.n	8005bf6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005bf2:	2303      	movs	r3, #3
 8005bf4:	e1f3      	b.n	8005fde <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005bf6:	4b51      	ldr	r3, [pc, #324]	@ (8005d3c <HAL_RCC_OscConfig+0x240>)
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d1f0      	bne.n	8005be4 <HAL_RCC_OscConfig+0xe8>
 8005c02:	e000      	b.n	8005c06 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c04:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f003 0302 	and.w	r3, r3, #2
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d063      	beq.n	8005cda <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005c12:	4b4a      	ldr	r3, [pc, #296]	@ (8005d3c <HAL_RCC_OscConfig+0x240>)
 8005c14:	689b      	ldr	r3, [r3, #8]
 8005c16:	f003 030c 	and.w	r3, r3, #12
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d00b      	beq.n	8005c36 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005c1e:	4b47      	ldr	r3, [pc, #284]	@ (8005d3c <HAL_RCC_OscConfig+0x240>)
 8005c20:	689b      	ldr	r3, [r3, #8]
 8005c22:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005c26:	2b08      	cmp	r3, #8
 8005c28:	d11c      	bne.n	8005c64 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005c2a:	4b44      	ldr	r3, [pc, #272]	@ (8005d3c <HAL_RCC_OscConfig+0x240>)
 8005c2c:	685b      	ldr	r3, [r3, #4]
 8005c2e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d116      	bne.n	8005c64 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005c36:	4b41      	ldr	r3, [pc, #260]	@ (8005d3c <HAL_RCC_OscConfig+0x240>)
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f003 0302 	and.w	r3, r3, #2
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d005      	beq.n	8005c4e <HAL_RCC_OscConfig+0x152>
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	68db      	ldr	r3, [r3, #12]
 8005c46:	2b01      	cmp	r3, #1
 8005c48:	d001      	beq.n	8005c4e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005c4a:	2301      	movs	r3, #1
 8005c4c:	e1c7      	b.n	8005fde <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c4e:	4b3b      	ldr	r3, [pc, #236]	@ (8005d3c <HAL_RCC_OscConfig+0x240>)
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	691b      	ldr	r3, [r3, #16]
 8005c5a:	00db      	lsls	r3, r3, #3
 8005c5c:	4937      	ldr	r1, [pc, #220]	@ (8005d3c <HAL_RCC_OscConfig+0x240>)
 8005c5e:	4313      	orrs	r3, r2
 8005c60:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005c62:	e03a      	b.n	8005cda <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	68db      	ldr	r3, [r3, #12]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d020      	beq.n	8005cae <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005c6c:	4b34      	ldr	r3, [pc, #208]	@ (8005d40 <HAL_RCC_OscConfig+0x244>)
 8005c6e:	2201      	movs	r2, #1
 8005c70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c72:	f7fc f801 	bl	8001c78 <HAL_GetTick>
 8005c76:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c78:	e008      	b.n	8005c8c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005c7a:	f7fb fffd 	bl	8001c78 <HAL_GetTick>
 8005c7e:	4602      	mov	r2, r0
 8005c80:	693b      	ldr	r3, [r7, #16]
 8005c82:	1ad3      	subs	r3, r2, r3
 8005c84:	2b02      	cmp	r3, #2
 8005c86:	d901      	bls.n	8005c8c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005c88:	2303      	movs	r3, #3
 8005c8a:	e1a8      	b.n	8005fde <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c8c:	4b2b      	ldr	r3, [pc, #172]	@ (8005d3c <HAL_RCC_OscConfig+0x240>)
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	f003 0302 	and.w	r3, r3, #2
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d0f0      	beq.n	8005c7a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c98:	4b28      	ldr	r3, [pc, #160]	@ (8005d3c <HAL_RCC_OscConfig+0x240>)
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	691b      	ldr	r3, [r3, #16]
 8005ca4:	00db      	lsls	r3, r3, #3
 8005ca6:	4925      	ldr	r1, [pc, #148]	@ (8005d3c <HAL_RCC_OscConfig+0x240>)
 8005ca8:	4313      	orrs	r3, r2
 8005caa:	600b      	str	r3, [r1, #0]
 8005cac:	e015      	b.n	8005cda <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005cae:	4b24      	ldr	r3, [pc, #144]	@ (8005d40 <HAL_RCC_OscConfig+0x244>)
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cb4:	f7fb ffe0 	bl	8001c78 <HAL_GetTick>
 8005cb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005cba:	e008      	b.n	8005cce <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005cbc:	f7fb ffdc 	bl	8001c78 <HAL_GetTick>
 8005cc0:	4602      	mov	r2, r0
 8005cc2:	693b      	ldr	r3, [r7, #16]
 8005cc4:	1ad3      	subs	r3, r2, r3
 8005cc6:	2b02      	cmp	r3, #2
 8005cc8:	d901      	bls.n	8005cce <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005cca:	2303      	movs	r3, #3
 8005ccc:	e187      	b.n	8005fde <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005cce:	4b1b      	ldr	r3, [pc, #108]	@ (8005d3c <HAL_RCC_OscConfig+0x240>)
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f003 0302 	and.w	r3, r3, #2
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d1f0      	bne.n	8005cbc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f003 0308 	and.w	r3, r3, #8
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d036      	beq.n	8005d54 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	695b      	ldr	r3, [r3, #20]
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d016      	beq.n	8005d1c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005cee:	4b15      	ldr	r3, [pc, #84]	@ (8005d44 <HAL_RCC_OscConfig+0x248>)
 8005cf0:	2201      	movs	r2, #1
 8005cf2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cf4:	f7fb ffc0 	bl	8001c78 <HAL_GetTick>
 8005cf8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005cfa:	e008      	b.n	8005d0e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005cfc:	f7fb ffbc 	bl	8001c78 <HAL_GetTick>
 8005d00:	4602      	mov	r2, r0
 8005d02:	693b      	ldr	r3, [r7, #16]
 8005d04:	1ad3      	subs	r3, r2, r3
 8005d06:	2b02      	cmp	r3, #2
 8005d08:	d901      	bls.n	8005d0e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005d0a:	2303      	movs	r3, #3
 8005d0c:	e167      	b.n	8005fde <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005d0e:	4b0b      	ldr	r3, [pc, #44]	@ (8005d3c <HAL_RCC_OscConfig+0x240>)
 8005d10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005d12:	f003 0302 	and.w	r3, r3, #2
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d0f0      	beq.n	8005cfc <HAL_RCC_OscConfig+0x200>
 8005d1a:	e01b      	b.n	8005d54 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005d1c:	4b09      	ldr	r3, [pc, #36]	@ (8005d44 <HAL_RCC_OscConfig+0x248>)
 8005d1e:	2200      	movs	r2, #0
 8005d20:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d22:	f7fb ffa9 	bl	8001c78 <HAL_GetTick>
 8005d26:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005d28:	e00e      	b.n	8005d48 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005d2a:	f7fb ffa5 	bl	8001c78 <HAL_GetTick>
 8005d2e:	4602      	mov	r2, r0
 8005d30:	693b      	ldr	r3, [r7, #16]
 8005d32:	1ad3      	subs	r3, r2, r3
 8005d34:	2b02      	cmp	r3, #2
 8005d36:	d907      	bls.n	8005d48 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005d38:	2303      	movs	r3, #3
 8005d3a:	e150      	b.n	8005fde <HAL_RCC_OscConfig+0x4e2>
 8005d3c:	40023800 	.word	0x40023800
 8005d40:	42470000 	.word	0x42470000
 8005d44:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005d48:	4b88      	ldr	r3, [pc, #544]	@ (8005f6c <HAL_RCC_OscConfig+0x470>)
 8005d4a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005d4c:	f003 0302 	and.w	r3, r3, #2
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d1ea      	bne.n	8005d2a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f003 0304 	and.w	r3, r3, #4
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	f000 8097 	beq.w	8005e90 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005d62:	2300      	movs	r3, #0
 8005d64:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005d66:	4b81      	ldr	r3, [pc, #516]	@ (8005f6c <HAL_RCC_OscConfig+0x470>)
 8005d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d10f      	bne.n	8005d92 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005d72:	2300      	movs	r3, #0
 8005d74:	60bb      	str	r3, [r7, #8]
 8005d76:	4b7d      	ldr	r3, [pc, #500]	@ (8005f6c <HAL_RCC_OscConfig+0x470>)
 8005d78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d7a:	4a7c      	ldr	r2, [pc, #496]	@ (8005f6c <HAL_RCC_OscConfig+0x470>)
 8005d7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005d80:	6413      	str	r3, [r2, #64]	@ 0x40
 8005d82:	4b7a      	ldr	r3, [pc, #488]	@ (8005f6c <HAL_RCC_OscConfig+0x470>)
 8005d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005d8a:	60bb      	str	r3, [r7, #8]
 8005d8c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005d8e:	2301      	movs	r3, #1
 8005d90:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d92:	4b77      	ldr	r3, [pc, #476]	@ (8005f70 <HAL_RCC_OscConfig+0x474>)
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d118      	bne.n	8005dd0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005d9e:	4b74      	ldr	r3, [pc, #464]	@ (8005f70 <HAL_RCC_OscConfig+0x474>)
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	4a73      	ldr	r2, [pc, #460]	@ (8005f70 <HAL_RCC_OscConfig+0x474>)
 8005da4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005da8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005daa:	f7fb ff65 	bl	8001c78 <HAL_GetTick>
 8005dae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005db0:	e008      	b.n	8005dc4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005db2:	f7fb ff61 	bl	8001c78 <HAL_GetTick>
 8005db6:	4602      	mov	r2, r0
 8005db8:	693b      	ldr	r3, [r7, #16]
 8005dba:	1ad3      	subs	r3, r2, r3
 8005dbc:	2b02      	cmp	r3, #2
 8005dbe:	d901      	bls.n	8005dc4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005dc0:	2303      	movs	r3, #3
 8005dc2:	e10c      	b.n	8005fde <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005dc4:	4b6a      	ldr	r3, [pc, #424]	@ (8005f70 <HAL_RCC_OscConfig+0x474>)
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d0f0      	beq.n	8005db2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	689b      	ldr	r3, [r3, #8]
 8005dd4:	2b01      	cmp	r3, #1
 8005dd6:	d106      	bne.n	8005de6 <HAL_RCC_OscConfig+0x2ea>
 8005dd8:	4b64      	ldr	r3, [pc, #400]	@ (8005f6c <HAL_RCC_OscConfig+0x470>)
 8005dda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ddc:	4a63      	ldr	r2, [pc, #396]	@ (8005f6c <HAL_RCC_OscConfig+0x470>)
 8005dde:	f043 0301 	orr.w	r3, r3, #1
 8005de2:	6713      	str	r3, [r2, #112]	@ 0x70
 8005de4:	e01c      	b.n	8005e20 <HAL_RCC_OscConfig+0x324>
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	689b      	ldr	r3, [r3, #8]
 8005dea:	2b05      	cmp	r3, #5
 8005dec:	d10c      	bne.n	8005e08 <HAL_RCC_OscConfig+0x30c>
 8005dee:	4b5f      	ldr	r3, [pc, #380]	@ (8005f6c <HAL_RCC_OscConfig+0x470>)
 8005df0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005df2:	4a5e      	ldr	r2, [pc, #376]	@ (8005f6c <HAL_RCC_OscConfig+0x470>)
 8005df4:	f043 0304 	orr.w	r3, r3, #4
 8005df8:	6713      	str	r3, [r2, #112]	@ 0x70
 8005dfa:	4b5c      	ldr	r3, [pc, #368]	@ (8005f6c <HAL_RCC_OscConfig+0x470>)
 8005dfc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005dfe:	4a5b      	ldr	r2, [pc, #364]	@ (8005f6c <HAL_RCC_OscConfig+0x470>)
 8005e00:	f043 0301 	orr.w	r3, r3, #1
 8005e04:	6713      	str	r3, [r2, #112]	@ 0x70
 8005e06:	e00b      	b.n	8005e20 <HAL_RCC_OscConfig+0x324>
 8005e08:	4b58      	ldr	r3, [pc, #352]	@ (8005f6c <HAL_RCC_OscConfig+0x470>)
 8005e0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e0c:	4a57      	ldr	r2, [pc, #348]	@ (8005f6c <HAL_RCC_OscConfig+0x470>)
 8005e0e:	f023 0301 	bic.w	r3, r3, #1
 8005e12:	6713      	str	r3, [r2, #112]	@ 0x70
 8005e14:	4b55      	ldr	r3, [pc, #340]	@ (8005f6c <HAL_RCC_OscConfig+0x470>)
 8005e16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e18:	4a54      	ldr	r2, [pc, #336]	@ (8005f6c <HAL_RCC_OscConfig+0x470>)
 8005e1a:	f023 0304 	bic.w	r3, r3, #4
 8005e1e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	689b      	ldr	r3, [r3, #8]
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d015      	beq.n	8005e54 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e28:	f7fb ff26 	bl	8001c78 <HAL_GetTick>
 8005e2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e2e:	e00a      	b.n	8005e46 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e30:	f7fb ff22 	bl	8001c78 <HAL_GetTick>
 8005e34:	4602      	mov	r2, r0
 8005e36:	693b      	ldr	r3, [r7, #16]
 8005e38:	1ad3      	subs	r3, r2, r3
 8005e3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005e3e:	4293      	cmp	r3, r2
 8005e40:	d901      	bls.n	8005e46 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005e42:	2303      	movs	r3, #3
 8005e44:	e0cb      	b.n	8005fde <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e46:	4b49      	ldr	r3, [pc, #292]	@ (8005f6c <HAL_RCC_OscConfig+0x470>)
 8005e48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e4a:	f003 0302 	and.w	r3, r3, #2
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d0ee      	beq.n	8005e30 <HAL_RCC_OscConfig+0x334>
 8005e52:	e014      	b.n	8005e7e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005e54:	f7fb ff10 	bl	8001c78 <HAL_GetTick>
 8005e58:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005e5a:	e00a      	b.n	8005e72 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e5c:	f7fb ff0c 	bl	8001c78 <HAL_GetTick>
 8005e60:	4602      	mov	r2, r0
 8005e62:	693b      	ldr	r3, [r7, #16]
 8005e64:	1ad3      	subs	r3, r2, r3
 8005e66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005e6a:	4293      	cmp	r3, r2
 8005e6c:	d901      	bls.n	8005e72 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005e6e:	2303      	movs	r3, #3
 8005e70:	e0b5      	b.n	8005fde <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005e72:	4b3e      	ldr	r3, [pc, #248]	@ (8005f6c <HAL_RCC_OscConfig+0x470>)
 8005e74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e76:	f003 0302 	and.w	r3, r3, #2
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d1ee      	bne.n	8005e5c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005e7e:	7dfb      	ldrb	r3, [r7, #23]
 8005e80:	2b01      	cmp	r3, #1
 8005e82:	d105      	bne.n	8005e90 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005e84:	4b39      	ldr	r3, [pc, #228]	@ (8005f6c <HAL_RCC_OscConfig+0x470>)
 8005e86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e88:	4a38      	ldr	r2, [pc, #224]	@ (8005f6c <HAL_RCC_OscConfig+0x470>)
 8005e8a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005e8e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	699b      	ldr	r3, [r3, #24]
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	f000 80a1 	beq.w	8005fdc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005e9a:	4b34      	ldr	r3, [pc, #208]	@ (8005f6c <HAL_RCC_OscConfig+0x470>)
 8005e9c:	689b      	ldr	r3, [r3, #8]
 8005e9e:	f003 030c 	and.w	r3, r3, #12
 8005ea2:	2b08      	cmp	r3, #8
 8005ea4:	d05c      	beq.n	8005f60 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	699b      	ldr	r3, [r3, #24]
 8005eaa:	2b02      	cmp	r3, #2
 8005eac:	d141      	bne.n	8005f32 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005eae:	4b31      	ldr	r3, [pc, #196]	@ (8005f74 <HAL_RCC_OscConfig+0x478>)
 8005eb0:	2200      	movs	r2, #0
 8005eb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005eb4:	f7fb fee0 	bl	8001c78 <HAL_GetTick>
 8005eb8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005eba:	e008      	b.n	8005ece <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ebc:	f7fb fedc 	bl	8001c78 <HAL_GetTick>
 8005ec0:	4602      	mov	r2, r0
 8005ec2:	693b      	ldr	r3, [r7, #16]
 8005ec4:	1ad3      	subs	r3, r2, r3
 8005ec6:	2b02      	cmp	r3, #2
 8005ec8:	d901      	bls.n	8005ece <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005eca:	2303      	movs	r3, #3
 8005ecc:	e087      	b.n	8005fde <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ece:	4b27      	ldr	r3, [pc, #156]	@ (8005f6c <HAL_RCC_OscConfig+0x470>)
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d1f0      	bne.n	8005ebc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	69da      	ldr	r2, [r3, #28]
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	6a1b      	ldr	r3, [r3, #32]
 8005ee2:	431a      	orrs	r2, r3
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ee8:	019b      	lsls	r3, r3, #6
 8005eea:	431a      	orrs	r2, r3
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ef0:	085b      	lsrs	r3, r3, #1
 8005ef2:	3b01      	subs	r3, #1
 8005ef4:	041b      	lsls	r3, r3, #16
 8005ef6:	431a      	orrs	r2, r3
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005efc:	061b      	lsls	r3, r3, #24
 8005efe:	491b      	ldr	r1, [pc, #108]	@ (8005f6c <HAL_RCC_OscConfig+0x470>)
 8005f00:	4313      	orrs	r3, r2
 8005f02:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005f04:	4b1b      	ldr	r3, [pc, #108]	@ (8005f74 <HAL_RCC_OscConfig+0x478>)
 8005f06:	2201      	movs	r2, #1
 8005f08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f0a:	f7fb feb5 	bl	8001c78 <HAL_GetTick>
 8005f0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005f10:	e008      	b.n	8005f24 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f12:	f7fb feb1 	bl	8001c78 <HAL_GetTick>
 8005f16:	4602      	mov	r2, r0
 8005f18:	693b      	ldr	r3, [r7, #16]
 8005f1a:	1ad3      	subs	r3, r2, r3
 8005f1c:	2b02      	cmp	r3, #2
 8005f1e:	d901      	bls.n	8005f24 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005f20:	2303      	movs	r3, #3
 8005f22:	e05c      	b.n	8005fde <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005f24:	4b11      	ldr	r3, [pc, #68]	@ (8005f6c <HAL_RCC_OscConfig+0x470>)
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d0f0      	beq.n	8005f12 <HAL_RCC_OscConfig+0x416>
 8005f30:	e054      	b.n	8005fdc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005f32:	4b10      	ldr	r3, [pc, #64]	@ (8005f74 <HAL_RCC_OscConfig+0x478>)
 8005f34:	2200      	movs	r2, #0
 8005f36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f38:	f7fb fe9e 	bl	8001c78 <HAL_GetTick>
 8005f3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005f3e:	e008      	b.n	8005f52 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f40:	f7fb fe9a 	bl	8001c78 <HAL_GetTick>
 8005f44:	4602      	mov	r2, r0
 8005f46:	693b      	ldr	r3, [r7, #16]
 8005f48:	1ad3      	subs	r3, r2, r3
 8005f4a:	2b02      	cmp	r3, #2
 8005f4c:	d901      	bls.n	8005f52 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005f4e:	2303      	movs	r3, #3
 8005f50:	e045      	b.n	8005fde <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005f52:	4b06      	ldr	r3, [pc, #24]	@ (8005f6c <HAL_RCC_OscConfig+0x470>)
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d1f0      	bne.n	8005f40 <HAL_RCC_OscConfig+0x444>
 8005f5e:	e03d      	b.n	8005fdc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	699b      	ldr	r3, [r3, #24]
 8005f64:	2b01      	cmp	r3, #1
 8005f66:	d107      	bne.n	8005f78 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005f68:	2301      	movs	r3, #1
 8005f6a:	e038      	b.n	8005fde <HAL_RCC_OscConfig+0x4e2>
 8005f6c:	40023800 	.word	0x40023800
 8005f70:	40007000 	.word	0x40007000
 8005f74:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005f78:	4b1b      	ldr	r3, [pc, #108]	@ (8005fe8 <HAL_RCC_OscConfig+0x4ec>)
 8005f7a:	685b      	ldr	r3, [r3, #4]
 8005f7c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	699b      	ldr	r3, [r3, #24]
 8005f82:	2b01      	cmp	r3, #1
 8005f84:	d028      	beq.n	8005fd8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005f90:	429a      	cmp	r2, r3
 8005f92:	d121      	bne.n	8005fd8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f9e:	429a      	cmp	r2, r3
 8005fa0:	d11a      	bne.n	8005fd8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005fa2:	68fa      	ldr	r2, [r7, #12]
 8005fa4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005fa8:	4013      	ands	r3, r2
 8005faa:	687a      	ldr	r2, [r7, #4]
 8005fac:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005fae:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005fb0:	4293      	cmp	r3, r2
 8005fb2:	d111      	bne.n	8005fd8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fbe:	085b      	lsrs	r3, r3, #1
 8005fc0:	3b01      	subs	r3, #1
 8005fc2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005fc4:	429a      	cmp	r2, r3
 8005fc6:	d107      	bne.n	8005fd8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fd2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005fd4:	429a      	cmp	r2, r3
 8005fd6:	d001      	beq.n	8005fdc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005fd8:	2301      	movs	r3, #1
 8005fda:	e000      	b.n	8005fde <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005fdc:	2300      	movs	r3, #0
}
 8005fde:	4618      	mov	r0, r3
 8005fe0:	3718      	adds	r7, #24
 8005fe2:	46bd      	mov	sp, r7
 8005fe4:	bd80      	pop	{r7, pc}
 8005fe6:	bf00      	nop
 8005fe8:	40023800 	.word	0x40023800

08005fec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005fec:	b580      	push	{r7, lr}
 8005fee:	b084      	sub	sp, #16
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
 8005ff4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d101      	bne.n	8006000 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005ffc:	2301      	movs	r3, #1
 8005ffe:	e0cc      	b.n	800619a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006000:	4b68      	ldr	r3, [pc, #416]	@ (80061a4 <HAL_RCC_ClockConfig+0x1b8>)
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f003 0307 	and.w	r3, r3, #7
 8006008:	683a      	ldr	r2, [r7, #0]
 800600a:	429a      	cmp	r2, r3
 800600c:	d90c      	bls.n	8006028 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800600e:	4b65      	ldr	r3, [pc, #404]	@ (80061a4 <HAL_RCC_ClockConfig+0x1b8>)
 8006010:	683a      	ldr	r2, [r7, #0]
 8006012:	b2d2      	uxtb	r2, r2
 8006014:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006016:	4b63      	ldr	r3, [pc, #396]	@ (80061a4 <HAL_RCC_ClockConfig+0x1b8>)
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f003 0307 	and.w	r3, r3, #7
 800601e:	683a      	ldr	r2, [r7, #0]
 8006020:	429a      	cmp	r2, r3
 8006022:	d001      	beq.n	8006028 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006024:	2301      	movs	r3, #1
 8006026:	e0b8      	b.n	800619a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	f003 0302 	and.w	r3, r3, #2
 8006030:	2b00      	cmp	r3, #0
 8006032:	d020      	beq.n	8006076 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	f003 0304 	and.w	r3, r3, #4
 800603c:	2b00      	cmp	r3, #0
 800603e:	d005      	beq.n	800604c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006040:	4b59      	ldr	r3, [pc, #356]	@ (80061a8 <HAL_RCC_ClockConfig+0x1bc>)
 8006042:	689b      	ldr	r3, [r3, #8]
 8006044:	4a58      	ldr	r2, [pc, #352]	@ (80061a8 <HAL_RCC_ClockConfig+0x1bc>)
 8006046:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800604a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f003 0308 	and.w	r3, r3, #8
 8006054:	2b00      	cmp	r3, #0
 8006056:	d005      	beq.n	8006064 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006058:	4b53      	ldr	r3, [pc, #332]	@ (80061a8 <HAL_RCC_ClockConfig+0x1bc>)
 800605a:	689b      	ldr	r3, [r3, #8]
 800605c:	4a52      	ldr	r2, [pc, #328]	@ (80061a8 <HAL_RCC_ClockConfig+0x1bc>)
 800605e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006062:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006064:	4b50      	ldr	r3, [pc, #320]	@ (80061a8 <HAL_RCC_ClockConfig+0x1bc>)
 8006066:	689b      	ldr	r3, [r3, #8]
 8006068:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	689b      	ldr	r3, [r3, #8]
 8006070:	494d      	ldr	r1, [pc, #308]	@ (80061a8 <HAL_RCC_ClockConfig+0x1bc>)
 8006072:	4313      	orrs	r3, r2
 8006074:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	f003 0301 	and.w	r3, r3, #1
 800607e:	2b00      	cmp	r3, #0
 8006080:	d044      	beq.n	800610c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	685b      	ldr	r3, [r3, #4]
 8006086:	2b01      	cmp	r3, #1
 8006088:	d107      	bne.n	800609a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800608a:	4b47      	ldr	r3, [pc, #284]	@ (80061a8 <HAL_RCC_ClockConfig+0x1bc>)
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006092:	2b00      	cmp	r3, #0
 8006094:	d119      	bne.n	80060ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006096:	2301      	movs	r3, #1
 8006098:	e07f      	b.n	800619a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	685b      	ldr	r3, [r3, #4]
 800609e:	2b02      	cmp	r3, #2
 80060a0:	d003      	beq.n	80060aa <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80060a6:	2b03      	cmp	r3, #3
 80060a8:	d107      	bne.n	80060ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80060aa:	4b3f      	ldr	r3, [pc, #252]	@ (80061a8 <HAL_RCC_ClockConfig+0x1bc>)
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d109      	bne.n	80060ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80060b6:	2301      	movs	r3, #1
 80060b8:	e06f      	b.n	800619a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80060ba:	4b3b      	ldr	r3, [pc, #236]	@ (80061a8 <HAL_RCC_ClockConfig+0x1bc>)
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f003 0302 	and.w	r3, r3, #2
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d101      	bne.n	80060ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80060c6:	2301      	movs	r3, #1
 80060c8:	e067      	b.n	800619a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80060ca:	4b37      	ldr	r3, [pc, #220]	@ (80061a8 <HAL_RCC_ClockConfig+0x1bc>)
 80060cc:	689b      	ldr	r3, [r3, #8]
 80060ce:	f023 0203 	bic.w	r2, r3, #3
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	685b      	ldr	r3, [r3, #4]
 80060d6:	4934      	ldr	r1, [pc, #208]	@ (80061a8 <HAL_RCC_ClockConfig+0x1bc>)
 80060d8:	4313      	orrs	r3, r2
 80060da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80060dc:	f7fb fdcc 	bl	8001c78 <HAL_GetTick>
 80060e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80060e2:	e00a      	b.n	80060fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80060e4:	f7fb fdc8 	bl	8001c78 <HAL_GetTick>
 80060e8:	4602      	mov	r2, r0
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	1ad3      	subs	r3, r2, r3
 80060ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80060f2:	4293      	cmp	r3, r2
 80060f4:	d901      	bls.n	80060fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80060f6:	2303      	movs	r3, #3
 80060f8:	e04f      	b.n	800619a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80060fa:	4b2b      	ldr	r3, [pc, #172]	@ (80061a8 <HAL_RCC_ClockConfig+0x1bc>)
 80060fc:	689b      	ldr	r3, [r3, #8]
 80060fe:	f003 020c 	and.w	r2, r3, #12
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	685b      	ldr	r3, [r3, #4]
 8006106:	009b      	lsls	r3, r3, #2
 8006108:	429a      	cmp	r2, r3
 800610a:	d1eb      	bne.n	80060e4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800610c:	4b25      	ldr	r3, [pc, #148]	@ (80061a4 <HAL_RCC_ClockConfig+0x1b8>)
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	f003 0307 	and.w	r3, r3, #7
 8006114:	683a      	ldr	r2, [r7, #0]
 8006116:	429a      	cmp	r2, r3
 8006118:	d20c      	bcs.n	8006134 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800611a:	4b22      	ldr	r3, [pc, #136]	@ (80061a4 <HAL_RCC_ClockConfig+0x1b8>)
 800611c:	683a      	ldr	r2, [r7, #0]
 800611e:	b2d2      	uxtb	r2, r2
 8006120:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006122:	4b20      	ldr	r3, [pc, #128]	@ (80061a4 <HAL_RCC_ClockConfig+0x1b8>)
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f003 0307 	and.w	r3, r3, #7
 800612a:	683a      	ldr	r2, [r7, #0]
 800612c:	429a      	cmp	r2, r3
 800612e:	d001      	beq.n	8006134 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006130:	2301      	movs	r3, #1
 8006132:	e032      	b.n	800619a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	f003 0304 	and.w	r3, r3, #4
 800613c:	2b00      	cmp	r3, #0
 800613e:	d008      	beq.n	8006152 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006140:	4b19      	ldr	r3, [pc, #100]	@ (80061a8 <HAL_RCC_ClockConfig+0x1bc>)
 8006142:	689b      	ldr	r3, [r3, #8]
 8006144:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	68db      	ldr	r3, [r3, #12]
 800614c:	4916      	ldr	r1, [pc, #88]	@ (80061a8 <HAL_RCC_ClockConfig+0x1bc>)
 800614e:	4313      	orrs	r3, r2
 8006150:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	f003 0308 	and.w	r3, r3, #8
 800615a:	2b00      	cmp	r3, #0
 800615c:	d009      	beq.n	8006172 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800615e:	4b12      	ldr	r3, [pc, #72]	@ (80061a8 <HAL_RCC_ClockConfig+0x1bc>)
 8006160:	689b      	ldr	r3, [r3, #8]
 8006162:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	691b      	ldr	r3, [r3, #16]
 800616a:	00db      	lsls	r3, r3, #3
 800616c:	490e      	ldr	r1, [pc, #56]	@ (80061a8 <HAL_RCC_ClockConfig+0x1bc>)
 800616e:	4313      	orrs	r3, r2
 8006170:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006172:	f000 f821 	bl	80061b8 <HAL_RCC_GetSysClockFreq>
 8006176:	4602      	mov	r2, r0
 8006178:	4b0b      	ldr	r3, [pc, #44]	@ (80061a8 <HAL_RCC_ClockConfig+0x1bc>)
 800617a:	689b      	ldr	r3, [r3, #8]
 800617c:	091b      	lsrs	r3, r3, #4
 800617e:	f003 030f 	and.w	r3, r3, #15
 8006182:	490a      	ldr	r1, [pc, #40]	@ (80061ac <HAL_RCC_ClockConfig+0x1c0>)
 8006184:	5ccb      	ldrb	r3, [r1, r3]
 8006186:	fa22 f303 	lsr.w	r3, r2, r3
 800618a:	4a09      	ldr	r2, [pc, #36]	@ (80061b0 <HAL_RCC_ClockConfig+0x1c4>)
 800618c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800618e:	4b09      	ldr	r3, [pc, #36]	@ (80061b4 <HAL_RCC_ClockConfig+0x1c8>)
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	4618      	mov	r0, r3
 8006194:	f7fb fd2c 	bl	8001bf0 <HAL_InitTick>

  return HAL_OK;
 8006198:	2300      	movs	r3, #0
}
 800619a:	4618      	mov	r0, r3
 800619c:	3710      	adds	r7, #16
 800619e:	46bd      	mov	sp, r7
 80061a0:	bd80      	pop	{r7, pc}
 80061a2:	bf00      	nop
 80061a4:	40023c00 	.word	0x40023c00
 80061a8:	40023800 	.word	0x40023800
 80061ac:	0800bcfc 	.word	0x0800bcfc
 80061b0:	20000000 	.word	0x20000000
 80061b4:	20000004 	.word	0x20000004

080061b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80061b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80061bc:	b094      	sub	sp, #80	@ 0x50
 80061be:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80061c0:	2300      	movs	r3, #0
 80061c2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80061c4:	2300      	movs	r3, #0
 80061c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80061c8:	2300      	movs	r3, #0
 80061ca:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80061cc:	2300      	movs	r3, #0
 80061ce:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80061d0:	4b79      	ldr	r3, [pc, #484]	@ (80063b8 <HAL_RCC_GetSysClockFreq+0x200>)
 80061d2:	689b      	ldr	r3, [r3, #8]
 80061d4:	f003 030c 	and.w	r3, r3, #12
 80061d8:	2b08      	cmp	r3, #8
 80061da:	d00d      	beq.n	80061f8 <HAL_RCC_GetSysClockFreq+0x40>
 80061dc:	2b08      	cmp	r3, #8
 80061de:	f200 80e1 	bhi.w	80063a4 <HAL_RCC_GetSysClockFreq+0x1ec>
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d002      	beq.n	80061ec <HAL_RCC_GetSysClockFreq+0x34>
 80061e6:	2b04      	cmp	r3, #4
 80061e8:	d003      	beq.n	80061f2 <HAL_RCC_GetSysClockFreq+0x3a>
 80061ea:	e0db      	b.n	80063a4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80061ec:	4b73      	ldr	r3, [pc, #460]	@ (80063bc <HAL_RCC_GetSysClockFreq+0x204>)
 80061ee:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80061f0:	e0db      	b.n	80063aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80061f2:	4b73      	ldr	r3, [pc, #460]	@ (80063c0 <HAL_RCC_GetSysClockFreq+0x208>)
 80061f4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80061f6:	e0d8      	b.n	80063aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80061f8:	4b6f      	ldr	r3, [pc, #444]	@ (80063b8 <HAL_RCC_GetSysClockFreq+0x200>)
 80061fa:	685b      	ldr	r3, [r3, #4]
 80061fc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006200:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006202:	4b6d      	ldr	r3, [pc, #436]	@ (80063b8 <HAL_RCC_GetSysClockFreq+0x200>)
 8006204:	685b      	ldr	r3, [r3, #4]
 8006206:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800620a:	2b00      	cmp	r3, #0
 800620c:	d063      	beq.n	80062d6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800620e:	4b6a      	ldr	r3, [pc, #424]	@ (80063b8 <HAL_RCC_GetSysClockFreq+0x200>)
 8006210:	685b      	ldr	r3, [r3, #4]
 8006212:	099b      	lsrs	r3, r3, #6
 8006214:	2200      	movs	r2, #0
 8006216:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006218:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800621a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800621c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006220:	633b      	str	r3, [r7, #48]	@ 0x30
 8006222:	2300      	movs	r3, #0
 8006224:	637b      	str	r3, [r7, #52]	@ 0x34
 8006226:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800622a:	4622      	mov	r2, r4
 800622c:	462b      	mov	r3, r5
 800622e:	f04f 0000 	mov.w	r0, #0
 8006232:	f04f 0100 	mov.w	r1, #0
 8006236:	0159      	lsls	r1, r3, #5
 8006238:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800623c:	0150      	lsls	r0, r2, #5
 800623e:	4602      	mov	r2, r0
 8006240:	460b      	mov	r3, r1
 8006242:	4621      	mov	r1, r4
 8006244:	1a51      	subs	r1, r2, r1
 8006246:	6139      	str	r1, [r7, #16]
 8006248:	4629      	mov	r1, r5
 800624a:	eb63 0301 	sbc.w	r3, r3, r1
 800624e:	617b      	str	r3, [r7, #20]
 8006250:	f04f 0200 	mov.w	r2, #0
 8006254:	f04f 0300 	mov.w	r3, #0
 8006258:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800625c:	4659      	mov	r1, fp
 800625e:	018b      	lsls	r3, r1, #6
 8006260:	4651      	mov	r1, sl
 8006262:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006266:	4651      	mov	r1, sl
 8006268:	018a      	lsls	r2, r1, #6
 800626a:	4651      	mov	r1, sl
 800626c:	ebb2 0801 	subs.w	r8, r2, r1
 8006270:	4659      	mov	r1, fp
 8006272:	eb63 0901 	sbc.w	r9, r3, r1
 8006276:	f04f 0200 	mov.w	r2, #0
 800627a:	f04f 0300 	mov.w	r3, #0
 800627e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006282:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006286:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800628a:	4690      	mov	r8, r2
 800628c:	4699      	mov	r9, r3
 800628e:	4623      	mov	r3, r4
 8006290:	eb18 0303 	adds.w	r3, r8, r3
 8006294:	60bb      	str	r3, [r7, #8]
 8006296:	462b      	mov	r3, r5
 8006298:	eb49 0303 	adc.w	r3, r9, r3
 800629c:	60fb      	str	r3, [r7, #12]
 800629e:	f04f 0200 	mov.w	r2, #0
 80062a2:	f04f 0300 	mov.w	r3, #0
 80062a6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80062aa:	4629      	mov	r1, r5
 80062ac:	024b      	lsls	r3, r1, #9
 80062ae:	4621      	mov	r1, r4
 80062b0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80062b4:	4621      	mov	r1, r4
 80062b6:	024a      	lsls	r2, r1, #9
 80062b8:	4610      	mov	r0, r2
 80062ba:	4619      	mov	r1, r3
 80062bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80062be:	2200      	movs	r2, #0
 80062c0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80062c2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80062c4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80062c8:	f7fa fc1c 	bl	8000b04 <__aeabi_uldivmod>
 80062cc:	4602      	mov	r2, r0
 80062ce:	460b      	mov	r3, r1
 80062d0:	4613      	mov	r3, r2
 80062d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80062d4:	e058      	b.n	8006388 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80062d6:	4b38      	ldr	r3, [pc, #224]	@ (80063b8 <HAL_RCC_GetSysClockFreq+0x200>)
 80062d8:	685b      	ldr	r3, [r3, #4]
 80062da:	099b      	lsrs	r3, r3, #6
 80062dc:	2200      	movs	r2, #0
 80062de:	4618      	mov	r0, r3
 80062e0:	4611      	mov	r1, r2
 80062e2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80062e6:	623b      	str	r3, [r7, #32]
 80062e8:	2300      	movs	r3, #0
 80062ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80062ec:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80062f0:	4642      	mov	r2, r8
 80062f2:	464b      	mov	r3, r9
 80062f4:	f04f 0000 	mov.w	r0, #0
 80062f8:	f04f 0100 	mov.w	r1, #0
 80062fc:	0159      	lsls	r1, r3, #5
 80062fe:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006302:	0150      	lsls	r0, r2, #5
 8006304:	4602      	mov	r2, r0
 8006306:	460b      	mov	r3, r1
 8006308:	4641      	mov	r1, r8
 800630a:	ebb2 0a01 	subs.w	sl, r2, r1
 800630e:	4649      	mov	r1, r9
 8006310:	eb63 0b01 	sbc.w	fp, r3, r1
 8006314:	f04f 0200 	mov.w	r2, #0
 8006318:	f04f 0300 	mov.w	r3, #0
 800631c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006320:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006324:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006328:	ebb2 040a 	subs.w	r4, r2, sl
 800632c:	eb63 050b 	sbc.w	r5, r3, fp
 8006330:	f04f 0200 	mov.w	r2, #0
 8006334:	f04f 0300 	mov.w	r3, #0
 8006338:	00eb      	lsls	r3, r5, #3
 800633a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800633e:	00e2      	lsls	r2, r4, #3
 8006340:	4614      	mov	r4, r2
 8006342:	461d      	mov	r5, r3
 8006344:	4643      	mov	r3, r8
 8006346:	18e3      	adds	r3, r4, r3
 8006348:	603b      	str	r3, [r7, #0]
 800634a:	464b      	mov	r3, r9
 800634c:	eb45 0303 	adc.w	r3, r5, r3
 8006350:	607b      	str	r3, [r7, #4]
 8006352:	f04f 0200 	mov.w	r2, #0
 8006356:	f04f 0300 	mov.w	r3, #0
 800635a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800635e:	4629      	mov	r1, r5
 8006360:	028b      	lsls	r3, r1, #10
 8006362:	4621      	mov	r1, r4
 8006364:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006368:	4621      	mov	r1, r4
 800636a:	028a      	lsls	r2, r1, #10
 800636c:	4610      	mov	r0, r2
 800636e:	4619      	mov	r1, r3
 8006370:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006372:	2200      	movs	r2, #0
 8006374:	61bb      	str	r3, [r7, #24]
 8006376:	61fa      	str	r2, [r7, #28]
 8006378:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800637c:	f7fa fbc2 	bl	8000b04 <__aeabi_uldivmod>
 8006380:	4602      	mov	r2, r0
 8006382:	460b      	mov	r3, r1
 8006384:	4613      	mov	r3, r2
 8006386:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006388:	4b0b      	ldr	r3, [pc, #44]	@ (80063b8 <HAL_RCC_GetSysClockFreq+0x200>)
 800638a:	685b      	ldr	r3, [r3, #4]
 800638c:	0c1b      	lsrs	r3, r3, #16
 800638e:	f003 0303 	and.w	r3, r3, #3
 8006392:	3301      	adds	r3, #1
 8006394:	005b      	lsls	r3, r3, #1
 8006396:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006398:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800639a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800639c:	fbb2 f3f3 	udiv	r3, r2, r3
 80063a0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80063a2:	e002      	b.n	80063aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80063a4:	4b05      	ldr	r3, [pc, #20]	@ (80063bc <HAL_RCC_GetSysClockFreq+0x204>)
 80063a6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80063a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80063aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80063ac:	4618      	mov	r0, r3
 80063ae:	3750      	adds	r7, #80	@ 0x50
 80063b0:	46bd      	mov	sp, r7
 80063b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80063b6:	bf00      	nop
 80063b8:	40023800 	.word	0x40023800
 80063bc:	00f42400 	.word	0x00f42400
 80063c0:	007a1200 	.word	0x007a1200

080063c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80063c4:	b480      	push	{r7}
 80063c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80063c8:	4b03      	ldr	r3, [pc, #12]	@ (80063d8 <HAL_RCC_GetHCLKFreq+0x14>)
 80063ca:	681b      	ldr	r3, [r3, #0]
}
 80063cc:	4618      	mov	r0, r3
 80063ce:	46bd      	mov	sp, r7
 80063d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d4:	4770      	bx	lr
 80063d6:	bf00      	nop
 80063d8:	20000000 	.word	0x20000000

080063dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80063dc:	b580      	push	{r7, lr}
 80063de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80063e0:	f7ff fff0 	bl	80063c4 <HAL_RCC_GetHCLKFreq>
 80063e4:	4602      	mov	r2, r0
 80063e6:	4b05      	ldr	r3, [pc, #20]	@ (80063fc <HAL_RCC_GetPCLK1Freq+0x20>)
 80063e8:	689b      	ldr	r3, [r3, #8]
 80063ea:	0a9b      	lsrs	r3, r3, #10
 80063ec:	f003 0307 	and.w	r3, r3, #7
 80063f0:	4903      	ldr	r1, [pc, #12]	@ (8006400 <HAL_RCC_GetPCLK1Freq+0x24>)
 80063f2:	5ccb      	ldrb	r3, [r1, r3]
 80063f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80063f8:	4618      	mov	r0, r3
 80063fa:	bd80      	pop	{r7, pc}
 80063fc:	40023800 	.word	0x40023800
 8006400:	0800bd0c 	.word	0x0800bd0c

08006404 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006404:	b580      	push	{r7, lr}
 8006406:	b082      	sub	sp, #8
 8006408:	af00      	add	r7, sp, #0
 800640a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	2b00      	cmp	r3, #0
 8006410:	d101      	bne.n	8006416 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006412:	2301      	movs	r3, #1
 8006414:	e07b      	b.n	800650e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800641a:	2b00      	cmp	r3, #0
 800641c:	d108      	bne.n	8006430 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	685b      	ldr	r3, [r3, #4]
 8006422:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006426:	d009      	beq.n	800643c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2200      	movs	r2, #0
 800642c:	61da      	str	r2, [r3, #28]
 800642e:	e005      	b.n	800643c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2200      	movs	r2, #0
 8006434:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	2200      	movs	r2, #0
 800643a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	2200      	movs	r2, #0
 8006440:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006448:	b2db      	uxtb	r3, r3
 800644a:	2b00      	cmp	r3, #0
 800644c:	d106      	bne.n	800645c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	2200      	movs	r2, #0
 8006452:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006456:	6878      	ldr	r0, [r7, #4]
 8006458:	f7fb fa38 	bl	80018cc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2202      	movs	r2, #2
 8006460:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	681a      	ldr	r2, [r3, #0]
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006472:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	685b      	ldr	r3, [r3, #4]
 8006478:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	689b      	ldr	r3, [r3, #8]
 8006480:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006484:	431a      	orrs	r2, r3
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	68db      	ldr	r3, [r3, #12]
 800648a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800648e:	431a      	orrs	r2, r3
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	691b      	ldr	r3, [r3, #16]
 8006494:	f003 0302 	and.w	r3, r3, #2
 8006498:	431a      	orrs	r2, r3
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	695b      	ldr	r3, [r3, #20]
 800649e:	f003 0301 	and.w	r3, r3, #1
 80064a2:	431a      	orrs	r2, r3
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	699b      	ldr	r3, [r3, #24]
 80064a8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80064ac:	431a      	orrs	r2, r3
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	69db      	ldr	r3, [r3, #28]
 80064b2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80064b6:	431a      	orrs	r2, r3
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	6a1b      	ldr	r3, [r3, #32]
 80064bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80064c0:	ea42 0103 	orr.w	r1, r2, r3
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064c8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	430a      	orrs	r2, r1
 80064d2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	699b      	ldr	r3, [r3, #24]
 80064d8:	0c1b      	lsrs	r3, r3, #16
 80064da:	f003 0104 	and.w	r1, r3, #4
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064e2:	f003 0210 	and.w	r2, r3, #16
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	430a      	orrs	r2, r1
 80064ec:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	69da      	ldr	r2, [r3, #28]
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80064fc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	2200      	movs	r2, #0
 8006502:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2201      	movs	r2, #1
 8006508:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800650c:	2300      	movs	r3, #0
}
 800650e:	4618      	mov	r0, r3
 8006510:	3708      	adds	r7, #8
 8006512:	46bd      	mov	sp, r7
 8006514:	bd80      	pop	{r7, pc}

08006516 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006516:	b580      	push	{r7, lr}
 8006518:	b082      	sub	sp, #8
 800651a:	af00      	add	r7, sp, #0
 800651c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	2b00      	cmp	r3, #0
 8006522:	d101      	bne.n	8006528 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006524:	2301      	movs	r3, #1
 8006526:	e041      	b.n	80065ac <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800652e:	b2db      	uxtb	r3, r3
 8006530:	2b00      	cmp	r3, #0
 8006532:	d106      	bne.n	8006542 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2200      	movs	r2, #0
 8006538:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800653c:	6878      	ldr	r0, [r7, #4]
 800653e:	f7fb fa55 	bl	80019ec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	2202      	movs	r2, #2
 8006546:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681a      	ldr	r2, [r3, #0]
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	3304      	adds	r3, #4
 8006552:	4619      	mov	r1, r3
 8006554:	4610      	mov	r0, r2
 8006556:	f000 fa6f 	bl	8006a38 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	2201      	movs	r2, #1
 800655e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	2201      	movs	r2, #1
 8006566:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	2201      	movs	r2, #1
 800656e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	2201      	movs	r2, #1
 8006576:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	2201      	movs	r2, #1
 800657e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	2201      	movs	r2, #1
 8006586:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	2201      	movs	r2, #1
 800658e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	2201      	movs	r2, #1
 8006596:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	2201      	movs	r2, #1
 800659e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	2201      	movs	r2, #1
 80065a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80065aa:	2300      	movs	r3, #0
}
 80065ac:	4618      	mov	r0, r3
 80065ae:	3708      	adds	r7, #8
 80065b0:	46bd      	mov	sp, r7
 80065b2:	bd80      	pop	{r7, pc}

080065b4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80065b4:	b480      	push	{r7}
 80065b6:	b085      	sub	sp, #20
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80065c2:	b2db      	uxtb	r3, r3
 80065c4:	2b01      	cmp	r3, #1
 80065c6:	d001      	beq.n	80065cc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80065c8:	2301      	movs	r3, #1
 80065ca:	e046      	b.n	800665a <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	2202      	movs	r2, #2
 80065d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	4a23      	ldr	r2, [pc, #140]	@ (8006668 <HAL_TIM_Base_Start+0xb4>)
 80065da:	4293      	cmp	r3, r2
 80065dc:	d022      	beq.n	8006624 <HAL_TIM_Base_Start+0x70>
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065e6:	d01d      	beq.n	8006624 <HAL_TIM_Base_Start+0x70>
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	4a1f      	ldr	r2, [pc, #124]	@ (800666c <HAL_TIM_Base_Start+0xb8>)
 80065ee:	4293      	cmp	r3, r2
 80065f0:	d018      	beq.n	8006624 <HAL_TIM_Base_Start+0x70>
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	4a1e      	ldr	r2, [pc, #120]	@ (8006670 <HAL_TIM_Base_Start+0xbc>)
 80065f8:	4293      	cmp	r3, r2
 80065fa:	d013      	beq.n	8006624 <HAL_TIM_Base_Start+0x70>
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	4a1c      	ldr	r2, [pc, #112]	@ (8006674 <HAL_TIM_Base_Start+0xc0>)
 8006602:	4293      	cmp	r3, r2
 8006604:	d00e      	beq.n	8006624 <HAL_TIM_Base_Start+0x70>
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	4a1b      	ldr	r2, [pc, #108]	@ (8006678 <HAL_TIM_Base_Start+0xc4>)
 800660c:	4293      	cmp	r3, r2
 800660e:	d009      	beq.n	8006624 <HAL_TIM_Base_Start+0x70>
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	4a19      	ldr	r2, [pc, #100]	@ (800667c <HAL_TIM_Base_Start+0xc8>)
 8006616:	4293      	cmp	r3, r2
 8006618:	d004      	beq.n	8006624 <HAL_TIM_Base_Start+0x70>
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	4a18      	ldr	r2, [pc, #96]	@ (8006680 <HAL_TIM_Base_Start+0xcc>)
 8006620:	4293      	cmp	r3, r2
 8006622:	d111      	bne.n	8006648 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	689b      	ldr	r3, [r3, #8]
 800662a:	f003 0307 	and.w	r3, r3, #7
 800662e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	2b06      	cmp	r3, #6
 8006634:	d010      	beq.n	8006658 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	681a      	ldr	r2, [r3, #0]
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	f042 0201 	orr.w	r2, r2, #1
 8006644:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006646:	e007      	b.n	8006658 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	681a      	ldr	r2, [r3, #0]
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	f042 0201 	orr.w	r2, r2, #1
 8006656:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006658:	2300      	movs	r3, #0
}
 800665a:	4618      	mov	r0, r3
 800665c:	3714      	adds	r7, #20
 800665e:	46bd      	mov	sp, r7
 8006660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006664:	4770      	bx	lr
 8006666:	bf00      	nop
 8006668:	40010000 	.word	0x40010000
 800666c:	40000400 	.word	0x40000400
 8006670:	40000800 	.word	0x40000800
 8006674:	40000c00 	.word	0x40000c00
 8006678:	40010400 	.word	0x40010400
 800667c:	40014000 	.word	0x40014000
 8006680:	40001800 	.word	0x40001800

08006684 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8006684:	b480      	push	{r7}
 8006686:	b083      	sub	sp, #12
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	6a1a      	ldr	r2, [r3, #32]
 8006692:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006696:	4013      	ands	r3, r2
 8006698:	2b00      	cmp	r3, #0
 800669a:	d10f      	bne.n	80066bc <HAL_TIM_Base_Stop+0x38>
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	6a1a      	ldr	r2, [r3, #32]
 80066a2:	f240 4344 	movw	r3, #1092	@ 0x444
 80066a6:	4013      	ands	r3, r2
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d107      	bne.n	80066bc <HAL_TIM_Base_Stop+0x38>
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	681a      	ldr	r2, [r3, #0]
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f022 0201 	bic.w	r2, r2, #1
 80066ba:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2201      	movs	r2, #1
 80066c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80066c4:	2300      	movs	r3, #0
}
 80066c6:	4618      	mov	r0, r3
 80066c8:	370c      	adds	r7, #12
 80066ca:	46bd      	mov	sp, r7
 80066cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d0:	4770      	bx	lr

080066d2 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80066d2:	b580      	push	{r7, lr}
 80066d4:	b082      	sub	sp, #8
 80066d6:	af00      	add	r7, sp, #0
 80066d8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d101      	bne.n	80066e4 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80066e0:	2301      	movs	r3, #1
 80066e2:	e041      	b.n	8006768 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80066ea:	b2db      	uxtb	r3, r3
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d106      	bne.n	80066fe <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2200      	movs	r2, #0
 80066f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80066f8:	6878      	ldr	r0, [r7, #4]
 80066fa:	f7fb f92f 	bl	800195c <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	2202      	movs	r2, #2
 8006702:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681a      	ldr	r2, [r3, #0]
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	3304      	adds	r3, #4
 800670e:	4619      	mov	r1, r3
 8006710:	4610      	mov	r0, r2
 8006712:	f000 f991 	bl	8006a38 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	2201      	movs	r2, #1
 800671a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	2201      	movs	r2, #1
 8006722:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	2201      	movs	r2, #1
 800672a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	2201      	movs	r2, #1
 8006732:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	2201      	movs	r2, #1
 800673a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	2201      	movs	r2, #1
 8006742:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	2201      	movs	r2, #1
 800674a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	2201      	movs	r2, #1
 8006752:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	2201      	movs	r2, #1
 800675a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	2201      	movs	r2, #1
 8006762:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006766:	2300      	movs	r3, #0
}
 8006768:	4618      	mov	r0, r3
 800676a:	3708      	adds	r7, #8
 800676c:	46bd      	mov	sp, r7
 800676e:	bd80      	pop	{r7, pc}

08006770 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006770:	b580      	push	{r7, lr}
 8006772:	b086      	sub	sp, #24
 8006774:	af00      	add	r7, sp, #0
 8006776:	60f8      	str	r0, [r7, #12]
 8006778:	60b9      	str	r1, [r7, #8]
 800677a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800677c:	2300      	movs	r3, #0
 800677e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006786:	2b01      	cmp	r3, #1
 8006788:	d101      	bne.n	800678e <HAL_TIM_IC_ConfigChannel+0x1e>
 800678a:	2302      	movs	r3, #2
 800678c:	e088      	b.n	80068a0 <HAL_TIM_IC_ConfigChannel+0x130>
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	2201      	movs	r2, #1
 8006792:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	2b00      	cmp	r3, #0
 800679a:	d11b      	bne.n	80067d4 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80067a0:	68bb      	ldr	r3, [r7, #8]
 80067a2:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80067a4:	68bb      	ldr	r3, [r7, #8]
 80067a6:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80067a8:	68bb      	ldr	r3, [r7, #8]
 80067aa:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80067ac:	f000 f9f0 	bl	8006b90 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	699a      	ldr	r2, [r3, #24]
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	f022 020c 	bic.w	r2, r2, #12
 80067be:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	6999      	ldr	r1, [r3, #24]
 80067c6:	68bb      	ldr	r3, [r7, #8]
 80067c8:	689a      	ldr	r2, [r3, #8]
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	430a      	orrs	r2, r1
 80067d0:	619a      	str	r2, [r3, #24]
 80067d2:	e060      	b.n	8006896 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2b04      	cmp	r3, #4
 80067d8:	d11c      	bne.n	8006814 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80067de:	68bb      	ldr	r3, [r7, #8]
 80067e0:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80067e2:	68bb      	ldr	r3, [r7, #8]
 80067e4:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80067e6:	68bb      	ldr	r3, [r7, #8]
 80067e8:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80067ea:	f000 fa74 	bl	8006cd6 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	699a      	ldr	r2, [r3, #24]
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80067fc:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	6999      	ldr	r1, [r3, #24]
 8006804:	68bb      	ldr	r3, [r7, #8]
 8006806:	689b      	ldr	r3, [r3, #8]
 8006808:	021a      	lsls	r2, r3, #8
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	430a      	orrs	r2, r1
 8006810:	619a      	str	r2, [r3, #24]
 8006812:	e040      	b.n	8006896 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	2b08      	cmp	r3, #8
 8006818:	d11b      	bne.n	8006852 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800681e:	68bb      	ldr	r3, [r7, #8]
 8006820:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006822:	68bb      	ldr	r3, [r7, #8]
 8006824:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006826:	68bb      	ldr	r3, [r7, #8]
 8006828:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800682a:	f000 fac1 	bl	8006db0 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	69da      	ldr	r2, [r3, #28]
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	f022 020c 	bic.w	r2, r2, #12
 800683c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	69d9      	ldr	r1, [r3, #28]
 8006844:	68bb      	ldr	r3, [r7, #8]
 8006846:	689a      	ldr	r2, [r3, #8]
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	430a      	orrs	r2, r1
 800684e:	61da      	str	r2, [r3, #28]
 8006850:	e021      	b.n	8006896 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	2b0c      	cmp	r3, #12
 8006856:	d11c      	bne.n	8006892 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800685c:	68bb      	ldr	r3, [r7, #8]
 800685e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006860:	68bb      	ldr	r3, [r7, #8]
 8006862:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006864:	68bb      	ldr	r3, [r7, #8]
 8006866:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8006868:	f000 fade 	bl	8006e28 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	69da      	ldr	r2, [r3, #28]
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800687a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	69d9      	ldr	r1, [r3, #28]
 8006882:	68bb      	ldr	r3, [r7, #8]
 8006884:	689b      	ldr	r3, [r3, #8]
 8006886:	021a      	lsls	r2, r3, #8
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	430a      	orrs	r2, r1
 800688e:	61da      	str	r2, [r3, #28]
 8006890:	e001      	b.n	8006896 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8006892:	2301      	movs	r3, #1
 8006894:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	2200      	movs	r2, #0
 800689a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800689e:	7dfb      	ldrb	r3, [r7, #23]
}
 80068a0:	4618      	mov	r0, r3
 80068a2:	3718      	adds	r7, #24
 80068a4:	46bd      	mov	sp, r7
 80068a6:	bd80      	pop	{r7, pc}

080068a8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80068a8:	b580      	push	{r7, lr}
 80068aa:	b084      	sub	sp, #16
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	6078      	str	r0, [r7, #4]
 80068b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80068b2:	2300      	movs	r3, #0
 80068b4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80068bc:	2b01      	cmp	r3, #1
 80068be:	d101      	bne.n	80068c4 <HAL_TIM_ConfigClockSource+0x1c>
 80068c0:	2302      	movs	r3, #2
 80068c2:	e0b4      	b.n	8006a2e <HAL_TIM_ConfigClockSource+0x186>
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	2201      	movs	r2, #1
 80068c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	2202      	movs	r2, #2
 80068d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	689b      	ldr	r3, [r3, #8]
 80068da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80068dc:	68bb      	ldr	r3, [r7, #8]
 80068de:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80068e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80068e4:	68bb      	ldr	r3, [r7, #8]
 80068e6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80068ea:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	68ba      	ldr	r2, [r7, #8]
 80068f2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80068f4:	683b      	ldr	r3, [r7, #0]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80068fc:	d03e      	beq.n	800697c <HAL_TIM_ConfigClockSource+0xd4>
 80068fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006902:	f200 8087 	bhi.w	8006a14 <HAL_TIM_ConfigClockSource+0x16c>
 8006906:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800690a:	f000 8086 	beq.w	8006a1a <HAL_TIM_ConfigClockSource+0x172>
 800690e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006912:	d87f      	bhi.n	8006a14 <HAL_TIM_ConfigClockSource+0x16c>
 8006914:	2b70      	cmp	r3, #112	@ 0x70
 8006916:	d01a      	beq.n	800694e <HAL_TIM_ConfigClockSource+0xa6>
 8006918:	2b70      	cmp	r3, #112	@ 0x70
 800691a:	d87b      	bhi.n	8006a14 <HAL_TIM_ConfigClockSource+0x16c>
 800691c:	2b60      	cmp	r3, #96	@ 0x60
 800691e:	d050      	beq.n	80069c2 <HAL_TIM_ConfigClockSource+0x11a>
 8006920:	2b60      	cmp	r3, #96	@ 0x60
 8006922:	d877      	bhi.n	8006a14 <HAL_TIM_ConfigClockSource+0x16c>
 8006924:	2b50      	cmp	r3, #80	@ 0x50
 8006926:	d03c      	beq.n	80069a2 <HAL_TIM_ConfigClockSource+0xfa>
 8006928:	2b50      	cmp	r3, #80	@ 0x50
 800692a:	d873      	bhi.n	8006a14 <HAL_TIM_ConfigClockSource+0x16c>
 800692c:	2b40      	cmp	r3, #64	@ 0x40
 800692e:	d058      	beq.n	80069e2 <HAL_TIM_ConfigClockSource+0x13a>
 8006930:	2b40      	cmp	r3, #64	@ 0x40
 8006932:	d86f      	bhi.n	8006a14 <HAL_TIM_ConfigClockSource+0x16c>
 8006934:	2b30      	cmp	r3, #48	@ 0x30
 8006936:	d064      	beq.n	8006a02 <HAL_TIM_ConfigClockSource+0x15a>
 8006938:	2b30      	cmp	r3, #48	@ 0x30
 800693a:	d86b      	bhi.n	8006a14 <HAL_TIM_ConfigClockSource+0x16c>
 800693c:	2b20      	cmp	r3, #32
 800693e:	d060      	beq.n	8006a02 <HAL_TIM_ConfigClockSource+0x15a>
 8006940:	2b20      	cmp	r3, #32
 8006942:	d867      	bhi.n	8006a14 <HAL_TIM_ConfigClockSource+0x16c>
 8006944:	2b00      	cmp	r3, #0
 8006946:	d05c      	beq.n	8006a02 <HAL_TIM_ConfigClockSource+0x15a>
 8006948:	2b10      	cmp	r3, #16
 800694a:	d05a      	beq.n	8006a02 <HAL_TIM_ConfigClockSource+0x15a>
 800694c:	e062      	b.n	8006a14 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006956:	683b      	ldr	r3, [r7, #0]
 8006958:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800695a:	683b      	ldr	r3, [r7, #0]
 800695c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800695e:	f000 fabb 	bl	8006ed8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	689b      	ldr	r3, [r3, #8]
 8006968:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800696a:	68bb      	ldr	r3, [r7, #8]
 800696c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006970:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	68ba      	ldr	r2, [r7, #8]
 8006978:	609a      	str	r2, [r3, #8]
      break;
 800697a:	e04f      	b.n	8006a1c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006980:	683b      	ldr	r3, [r7, #0]
 8006982:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006984:	683b      	ldr	r3, [r7, #0]
 8006986:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006988:	683b      	ldr	r3, [r7, #0]
 800698a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800698c:	f000 faa4 	bl	8006ed8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	689a      	ldr	r2, [r3, #8]
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800699e:	609a      	str	r2, [r3, #8]
      break;
 80069a0:	e03c      	b.n	8006a1c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80069a6:	683b      	ldr	r3, [r7, #0]
 80069a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80069aa:	683b      	ldr	r3, [r7, #0]
 80069ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80069ae:	461a      	mov	r2, r3
 80069b0:	f000 f962 	bl	8006c78 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	2150      	movs	r1, #80	@ 0x50
 80069ba:	4618      	mov	r0, r3
 80069bc:	f000 fa71 	bl	8006ea2 <TIM_ITRx_SetConfig>
      break;
 80069c0:	e02c      	b.n	8006a1c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80069c6:	683b      	ldr	r3, [r7, #0]
 80069c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80069ca:	683b      	ldr	r3, [r7, #0]
 80069cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80069ce:	461a      	mov	r2, r3
 80069d0:	f000 f9be 	bl	8006d50 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	2160      	movs	r1, #96	@ 0x60
 80069da:	4618      	mov	r0, r3
 80069dc:	f000 fa61 	bl	8006ea2 <TIM_ITRx_SetConfig>
      break;
 80069e0:	e01c      	b.n	8006a1c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80069e6:	683b      	ldr	r3, [r7, #0]
 80069e8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80069ea:	683b      	ldr	r3, [r7, #0]
 80069ec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80069ee:	461a      	mov	r2, r3
 80069f0:	f000 f942 	bl	8006c78 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	2140      	movs	r1, #64	@ 0x40
 80069fa:	4618      	mov	r0, r3
 80069fc:	f000 fa51 	bl	8006ea2 <TIM_ITRx_SetConfig>
      break;
 8006a00:	e00c      	b.n	8006a1c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681a      	ldr	r2, [r3, #0]
 8006a06:	683b      	ldr	r3, [r7, #0]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	4619      	mov	r1, r3
 8006a0c:	4610      	mov	r0, r2
 8006a0e:	f000 fa48 	bl	8006ea2 <TIM_ITRx_SetConfig>
      break;
 8006a12:	e003      	b.n	8006a1c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006a14:	2301      	movs	r3, #1
 8006a16:	73fb      	strb	r3, [r7, #15]
      break;
 8006a18:	e000      	b.n	8006a1c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006a1a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	2201      	movs	r2, #1
 8006a20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2200      	movs	r2, #0
 8006a28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006a2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a2e:	4618      	mov	r0, r3
 8006a30:	3710      	adds	r7, #16
 8006a32:	46bd      	mov	sp, r7
 8006a34:	bd80      	pop	{r7, pc}
	...

08006a38 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006a38:	b480      	push	{r7}
 8006a3a:	b085      	sub	sp, #20
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
 8006a40:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	4a46      	ldr	r2, [pc, #280]	@ (8006b64 <TIM_Base_SetConfig+0x12c>)
 8006a4c:	4293      	cmp	r3, r2
 8006a4e:	d013      	beq.n	8006a78 <TIM_Base_SetConfig+0x40>
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a56:	d00f      	beq.n	8006a78 <TIM_Base_SetConfig+0x40>
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	4a43      	ldr	r2, [pc, #268]	@ (8006b68 <TIM_Base_SetConfig+0x130>)
 8006a5c:	4293      	cmp	r3, r2
 8006a5e:	d00b      	beq.n	8006a78 <TIM_Base_SetConfig+0x40>
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	4a42      	ldr	r2, [pc, #264]	@ (8006b6c <TIM_Base_SetConfig+0x134>)
 8006a64:	4293      	cmp	r3, r2
 8006a66:	d007      	beq.n	8006a78 <TIM_Base_SetConfig+0x40>
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	4a41      	ldr	r2, [pc, #260]	@ (8006b70 <TIM_Base_SetConfig+0x138>)
 8006a6c:	4293      	cmp	r3, r2
 8006a6e:	d003      	beq.n	8006a78 <TIM_Base_SetConfig+0x40>
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	4a40      	ldr	r2, [pc, #256]	@ (8006b74 <TIM_Base_SetConfig+0x13c>)
 8006a74:	4293      	cmp	r3, r2
 8006a76:	d108      	bne.n	8006a8a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a7e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	685b      	ldr	r3, [r3, #4]
 8006a84:	68fa      	ldr	r2, [r7, #12]
 8006a86:	4313      	orrs	r3, r2
 8006a88:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	4a35      	ldr	r2, [pc, #212]	@ (8006b64 <TIM_Base_SetConfig+0x12c>)
 8006a8e:	4293      	cmp	r3, r2
 8006a90:	d02b      	beq.n	8006aea <TIM_Base_SetConfig+0xb2>
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a98:	d027      	beq.n	8006aea <TIM_Base_SetConfig+0xb2>
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	4a32      	ldr	r2, [pc, #200]	@ (8006b68 <TIM_Base_SetConfig+0x130>)
 8006a9e:	4293      	cmp	r3, r2
 8006aa0:	d023      	beq.n	8006aea <TIM_Base_SetConfig+0xb2>
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	4a31      	ldr	r2, [pc, #196]	@ (8006b6c <TIM_Base_SetConfig+0x134>)
 8006aa6:	4293      	cmp	r3, r2
 8006aa8:	d01f      	beq.n	8006aea <TIM_Base_SetConfig+0xb2>
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	4a30      	ldr	r2, [pc, #192]	@ (8006b70 <TIM_Base_SetConfig+0x138>)
 8006aae:	4293      	cmp	r3, r2
 8006ab0:	d01b      	beq.n	8006aea <TIM_Base_SetConfig+0xb2>
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	4a2f      	ldr	r2, [pc, #188]	@ (8006b74 <TIM_Base_SetConfig+0x13c>)
 8006ab6:	4293      	cmp	r3, r2
 8006ab8:	d017      	beq.n	8006aea <TIM_Base_SetConfig+0xb2>
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	4a2e      	ldr	r2, [pc, #184]	@ (8006b78 <TIM_Base_SetConfig+0x140>)
 8006abe:	4293      	cmp	r3, r2
 8006ac0:	d013      	beq.n	8006aea <TIM_Base_SetConfig+0xb2>
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	4a2d      	ldr	r2, [pc, #180]	@ (8006b7c <TIM_Base_SetConfig+0x144>)
 8006ac6:	4293      	cmp	r3, r2
 8006ac8:	d00f      	beq.n	8006aea <TIM_Base_SetConfig+0xb2>
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	4a2c      	ldr	r2, [pc, #176]	@ (8006b80 <TIM_Base_SetConfig+0x148>)
 8006ace:	4293      	cmp	r3, r2
 8006ad0:	d00b      	beq.n	8006aea <TIM_Base_SetConfig+0xb2>
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	4a2b      	ldr	r2, [pc, #172]	@ (8006b84 <TIM_Base_SetConfig+0x14c>)
 8006ad6:	4293      	cmp	r3, r2
 8006ad8:	d007      	beq.n	8006aea <TIM_Base_SetConfig+0xb2>
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	4a2a      	ldr	r2, [pc, #168]	@ (8006b88 <TIM_Base_SetConfig+0x150>)
 8006ade:	4293      	cmp	r3, r2
 8006ae0:	d003      	beq.n	8006aea <TIM_Base_SetConfig+0xb2>
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	4a29      	ldr	r2, [pc, #164]	@ (8006b8c <TIM_Base_SetConfig+0x154>)
 8006ae6:	4293      	cmp	r3, r2
 8006ae8:	d108      	bne.n	8006afc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006af0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006af2:	683b      	ldr	r3, [r7, #0]
 8006af4:	68db      	ldr	r3, [r3, #12]
 8006af6:	68fa      	ldr	r2, [r7, #12]
 8006af8:	4313      	orrs	r3, r2
 8006afa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006b02:	683b      	ldr	r3, [r7, #0]
 8006b04:	695b      	ldr	r3, [r3, #20]
 8006b06:	4313      	orrs	r3, r2
 8006b08:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	68fa      	ldr	r2, [r7, #12]
 8006b0e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006b10:	683b      	ldr	r3, [r7, #0]
 8006b12:	689a      	ldr	r2, [r3, #8]
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006b18:	683b      	ldr	r3, [r7, #0]
 8006b1a:	681a      	ldr	r2, [r3, #0]
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	4a10      	ldr	r2, [pc, #64]	@ (8006b64 <TIM_Base_SetConfig+0x12c>)
 8006b24:	4293      	cmp	r3, r2
 8006b26:	d003      	beq.n	8006b30 <TIM_Base_SetConfig+0xf8>
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	4a12      	ldr	r2, [pc, #72]	@ (8006b74 <TIM_Base_SetConfig+0x13c>)
 8006b2c:	4293      	cmp	r3, r2
 8006b2e:	d103      	bne.n	8006b38 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006b30:	683b      	ldr	r3, [r7, #0]
 8006b32:	691a      	ldr	r2, [r3, #16]
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	2201      	movs	r2, #1
 8006b3c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	691b      	ldr	r3, [r3, #16]
 8006b42:	f003 0301 	and.w	r3, r3, #1
 8006b46:	2b01      	cmp	r3, #1
 8006b48:	d105      	bne.n	8006b56 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	691b      	ldr	r3, [r3, #16]
 8006b4e:	f023 0201 	bic.w	r2, r3, #1
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	611a      	str	r2, [r3, #16]
  }
}
 8006b56:	bf00      	nop
 8006b58:	3714      	adds	r7, #20
 8006b5a:	46bd      	mov	sp, r7
 8006b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b60:	4770      	bx	lr
 8006b62:	bf00      	nop
 8006b64:	40010000 	.word	0x40010000
 8006b68:	40000400 	.word	0x40000400
 8006b6c:	40000800 	.word	0x40000800
 8006b70:	40000c00 	.word	0x40000c00
 8006b74:	40010400 	.word	0x40010400
 8006b78:	40014000 	.word	0x40014000
 8006b7c:	40014400 	.word	0x40014400
 8006b80:	40014800 	.word	0x40014800
 8006b84:	40001800 	.word	0x40001800
 8006b88:	40001c00 	.word	0x40001c00
 8006b8c:	40002000 	.word	0x40002000

08006b90 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006b90:	b480      	push	{r7}
 8006b92:	b087      	sub	sp, #28
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	60f8      	str	r0, [r7, #12]
 8006b98:	60b9      	str	r1, [r7, #8]
 8006b9a:	607a      	str	r2, [r7, #4]
 8006b9c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	6a1b      	ldr	r3, [r3, #32]
 8006ba2:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	6a1b      	ldr	r3, [r3, #32]
 8006ba8:	f023 0201 	bic.w	r2, r3, #1
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	699b      	ldr	r3, [r3, #24]
 8006bb4:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	4a28      	ldr	r2, [pc, #160]	@ (8006c5c <TIM_TI1_SetConfig+0xcc>)
 8006bba:	4293      	cmp	r3, r2
 8006bbc:	d01b      	beq.n	8006bf6 <TIM_TI1_SetConfig+0x66>
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006bc4:	d017      	beq.n	8006bf6 <TIM_TI1_SetConfig+0x66>
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	4a25      	ldr	r2, [pc, #148]	@ (8006c60 <TIM_TI1_SetConfig+0xd0>)
 8006bca:	4293      	cmp	r3, r2
 8006bcc:	d013      	beq.n	8006bf6 <TIM_TI1_SetConfig+0x66>
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	4a24      	ldr	r2, [pc, #144]	@ (8006c64 <TIM_TI1_SetConfig+0xd4>)
 8006bd2:	4293      	cmp	r3, r2
 8006bd4:	d00f      	beq.n	8006bf6 <TIM_TI1_SetConfig+0x66>
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	4a23      	ldr	r2, [pc, #140]	@ (8006c68 <TIM_TI1_SetConfig+0xd8>)
 8006bda:	4293      	cmp	r3, r2
 8006bdc:	d00b      	beq.n	8006bf6 <TIM_TI1_SetConfig+0x66>
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	4a22      	ldr	r2, [pc, #136]	@ (8006c6c <TIM_TI1_SetConfig+0xdc>)
 8006be2:	4293      	cmp	r3, r2
 8006be4:	d007      	beq.n	8006bf6 <TIM_TI1_SetConfig+0x66>
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	4a21      	ldr	r2, [pc, #132]	@ (8006c70 <TIM_TI1_SetConfig+0xe0>)
 8006bea:	4293      	cmp	r3, r2
 8006bec:	d003      	beq.n	8006bf6 <TIM_TI1_SetConfig+0x66>
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	4a20      	ldr	r2, [pc, #128]	@ (8006c74 <TIM_TI1_SetConfig+0xe4>)
 8006bf2:	4293      	cmp	r3, r2
 8006bf4:	d101      	bne.n	8006bfa <TIM_TI1_SetConfig+0x6a>
 8006bf6:	2301      	movs	r3, #1
 8006bf8:	e000      	b.n	8006bfc <TIM_TI1_SetConfig+0x6c>
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d008      	beq.n	8006c12 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006c00:	697b      	ldr	r3, [r7, #20]
 8006c02:	f023 0303 	bic.w	r3, r3, #3
 8006c06:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006c08:	697a      	ldr	r2, [r7, #20]
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	4313      	orrs	r3, r2
 8006c0e:	617b      	str	r3, [r7, #20]
 8006c10:	e003      	b.n	8006c1a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8006c12:	697b      	ldr	r3, [r7, #20]
 8006c14:	f043 0301 	orr.w	r3, r3, #1
 8006c18:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006c1a:	697b      	ldr	r3, [r7, #20]
 8006c1c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006c20:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006c22:	683b      	ldr	r3, [r7, #0]
 8006c24:	011b      	lsls	r3, r3, #4
 8006c26:	b2db      	uxtb	r3, r3
 8006c28:	697a      	ldr	r2, [r7, #20]
 8006c2a:	4313      	orrs	r3, r2
 8006c2c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006c2e:	693b      	ldr	r3, [r7, #16]
 8006c30:	f023 030a 	bic.w	r3, r3, #10
 8006c34:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006c36:	68bb      	ldr	r3, [r7, #8]
 8006c38:	f003 030a 	and.w	r3, r3, #10
 8006c3c:	693a      	ldr	r2, [r7, #16]
 8006c3e:	4313      	orrs	r3, r2
 8006c40:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	697a      	ldr	r2, [r7, #20]
 8006c46:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	693a      	ldr	r2, [r7, #16]
 8006c4c:	621a      	str	r2, [r3, #32]
}
 8006c4e:	bf00      	nop
 8006c50:	371c      	adds	r7, #28
 8006c52:	46bd      	mov	sp, r7
 8006c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c58:	4770      	bx	lr
 8006c5a:	bf00      	nop
 8006c5c:	40010000 	.word	0x40010000
 8006c60:	40000400 	.word	0x40000400
 8006c64:	40000800 	.word	0x40000800
 8006c68:	40000c00 	.word	0x40000c00
 8006c6c:	40010400 	.word	0x40010400
 8006c70:	40014000 	.word	0x40014000
 8006c74:	40001800 	.word	0x40001800

08006c78 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006c78:	b480      	push	{r7}
 8006c7a:	b087      	sub	sp, #28
 8006c7c:	af00      	add	r7, sp, #0
 8006c7e:	60f8      	str	r0, [r7, #12]
 8006c80:	60b9      	str	r1, [r7, #8]
 8006c82:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	6a1b      	ldr	r3, [r3, #32]
 8006c88:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	6a1b      	ldr	r3, [r3, #32]
 8006c8e:	f023 0201 	bic.w	r2, r3, #1
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	699b      	ldr	r3, [r3, #24]
 8006c9a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006c9c:	693b      	ldr	r3, [r7, #16]
 8006c9e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006ca2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	011b      	lsls	r3, r3, #4
 8006ca8:	693a      	ldr	r2, [r7, #16]
 8006caa:	4313      	orrs	r3, r2
 8006cac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006cae:	697b      	ldr	r3, [r7, #20]
 8006cb0:	f023 030a 	bic.w	r3, r3, #10
 8006cb4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006cb6:	697a      	ldr	r2, [r7, #20]
 8006cb8:	68bb      	ldr	r3, [r7, #8]
 8006cba:	4313      	orrs	r3, r2
 8006cbc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	693a      	ldr	r2, [r7, #16]
 8006cc2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	697a      	ldr	r2, [r7, #20]
 8006cc8:	621a      	str	r2, [r3, #32]
}
 8006cca:	bf00      	nop
 8006ccc:	371c      	adds	r7, #28
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd4:	4770      	bx	lr

08006cd6 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006cd6:	b480      	push	{r7}
 8006cd8:	b087      	sub	sp, #28
 8006cda:	af00      	add	r7, sp, #0
 8006cdc:	60f8      	str	r0, [r7, #12]
 8006cde:	60b9      	str	r1, [r7, #8]
 8006ce0:	607a      	str	r2, [r7, #4]
 8006ce2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	6a1b      	ldr	r3, [r3, #32]
 8006ce8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	6a1b      	ldr	r3, [r3, #32]
 8006cee:	f023 0210 	bic.w	r2, r3, #16
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	699b      	ldr	r3, [r3, #24]
 8006cfa:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006cfc:	693b      	ldr	r3, [r7, #16]
 8006cfe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006d02:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	021b      	lsls	r3, r3, #8
 8006d08:	693a      	ldr	r2, [r7, #16]
 8006d0a:	4313      	orrs	r3, r2
 8006d0c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006d0e:	693b      	ldr	r3, [r7, #16]
 8006d10:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006d14:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006d16:	683b      	ldr	r3, [r7, #0]
 8006d18:	031b      	lsls	r3, r3, #12
 8006d1a:	b29b      	uxth	r3, r3
 8006d1c:	693a      	ldr	r2, [r7, #16]
 8006d1e:	4313      	orrs	r3, r2
 8006d20:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006d22:	697b      	ldr	r3, [r7, #20]
 8006d24:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006d28:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006d2a:	68bb      	ldr	r3, [r7, #8]
 8006d2c:	011b      	lsls	r3, r3, #4
 8006d2e:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8006d32:	697a      	ldr	r2, [r7, #20]
 8006d34:	4313      	orrs	r3, r2
 8006d36:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	693a      	ldr	r2, [r7, #16]
 8006d3c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	697a      	ldr	r2, [r7, #20]
 8006d42:	621a      	str	r2, [r3, #32]
}
 8006d44:	bf00      	nop
 8006d46:	371c      	adds	r7, #28
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d4e:	4770      	bx	lr

08006d50 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d50:	b480      	push	{r7}
 8006d52:	b087      	sub	sp, #28
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	60f8      	str	r0, [r7, #12]
 8006d58:	60b9      	str	r1, [r7, #8]
 8006d5a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	6a1b      	ldr	r3, [r3, #32]
 8006d60:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	6a1b      	ldr	r3, [r3, #32]
 8006d66:	f023 0210 	bic.w	r2, r3, #16
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	699b      	ldr	r3, [r3, #24]
 8006d72:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006d74:	693b      	ldr	r3, [r7, #16]
 8006d76:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006d7a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	031b      	lsls	r3, r3, #12
 8006d80:	693a      	ldr	r2, [r7, #16]
 8006d82:	4313      	orrs	r3, r2
 8006d84:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006d86:	697b      	ldr	r3, [r7, #20]
 8006d88:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006d8c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006d8e:	68bb      	ldr	r3, [r7, #8]
 8006d90:	011b      	lsls	r3, r3, #4
 8006d92:	697a      	ldr	r2, [r7, #20]
 8006d94:	4313      	orrs	r3, r2
 8006d96:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	693a      	ldr	r2, [r7, #16]
 8006d9c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	697a      	ldr	r2, [r7, #20]
 8006da2:	621a      	str	r2, [r3, #32]
}
 8006da4:	bf00      	nop
 8006da6:	371c      	adds	r7, #28
 8006da8:	46bd      	mov	sp, r7
 8006daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dae:	4770      	bx	lr

08006db0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006db0:	b480      	push	{r7}
 8006db2:	b087      	sub	sp, #28
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	60f8      	str	r0, [r7, #12]
 8006db8:	60b9      	str	r1, [r7, #8]
 8006dba:	607a      	str	r2, [r7, #4]
 8006dbc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	6a1b      	ldr	r3, [r3, #32]
 8006dc2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	6a1b      	ldr	r3, [r3, #32]
 8006dc8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	69db      	ldr	r3, [r3, #28]
 8006dd4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006dd6:	693b      	ldr	r3, [r7, #16]
 8006dd8:	f023 0303 	bic.w	r3, r3, #3
 8006ddc:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8006dde:	693a      	ldr	r2, [r7, #16]
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	4313      	orrs	r3, r2
 8006de4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006de6:	693b      	ldr	r3, [r7, #16]
 8006de8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006dec:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006dee:	683b      	ldr	r3, [r7, #0]
 8006df0:	011b      	lsls	r3, r3, #4
 8006df2:	b2db      	uxtb	r3, r3
 8006df4:	693a      	ldr	r2, [r7, #16]
 8006df6:	4313      	orrs	r3, r2
 8006df8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8006dfa:	697b      	ldr	r3, [r7, #20]
 8006dfc:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8006e00:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8006e02:	68bb      	ldr	r3, [r7, #8]
 8006e04:	021b      	lsls	r3, r3, #8
 8006e06:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8006e0a:	697a      	ldr	r2, [r7, #20]
 8006e0c:	4313      	orrs	r3, r2
 8006e0e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	693a      	ldr	r2, [r7, #16]
 8006e14:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	697a      	ldr	r2, [r7, #20]
 8006e1a:	621a      	str	r2, [r3, #32]
}
 8006e1c:	bf00      	nop
 8006e1e:	371c      	adds	r7, #28
 8006e20:	46bd      	mov	sp, r7
 8006e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e26:	4770      	bx	lr

08006e28 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006e28:	b480      	push	{r7}
 8006e2a:	b087      	sub	sp, #28
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	60f8      	str	r0, [r7, #12]
 8006e30:	60b9      	str	r1, [r7, #8]
 8006e32:	607a      	str	r2, [r7, #4]
 8006e34:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	6a1b      	ldr	r3, [r3, #32]
 8006e3a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	6a1b      	ldr	r3, [r3, #32]
 8006e40:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	69db      	ldr	r3, [r3, #28]
 8006e4c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006e4e:	693b      	ldr	r3, [r7, #16]
 8006e50:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006e54:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	021b      	lsls	r3, r3, #8
 8006e5a:	693a      	ldr	r2, [r7, #16]
 8006e5c:	4313      	orrs	r3, r2
 8006e5e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006e60:	693b      	ldr	r3, [r7, #16]
 8006e62:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006e66:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006e68:	683b      	ldr	r3, [r7, #0]
 8006e6a:	031b      	lsls	r3, r3, #12
 8006e6c:	b29b      	uxth	r3, r3
 8006e6e:	693a      	ldr	r2, [r7, #16]
 8006e70:	4313      	orrs	r3, r2
 8006e72:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8006e74:	697b      	ldr	r3, [r7, #20]
 8006e76:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8006e7a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8006e7c:	68bb      	ldr	r3, [r7, #8]
 8006e7e:	031b      	lsls	r3, r3, #12
 8006e80:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8006e84:	697a      	ldr	r2, [r7, #20]
 8006e86:	4313      	orrs	r3, r2
 8006e88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	693a      	ldr	r2, [r7, #16]
 8006e8e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	697a      	ldr	r2, [r7, #20]
 8006e94:	621a      	str	r2, [r3, #32]
}
 8006e96:	bf00      	nop
 8006e98:	371c      	adds	r7, #28
 8006e9a:	46bd      	mov	sp, r7
 8006e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea0:	4770      	bx	lr

08006ea2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006ea2:	b480      	push	{r7}
 8006ea4:	b085      	sub	sp, #20
 8006ea6:	af00      	add	r7, sp, #0
 8006ea8:	6078      	str	r0, [r7, #4]
 8006eaa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	689b      	ldr	r3, [r3, #8]
 8006eb0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006eb8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006eba:	683a      	ldr	r2, [r7, #0]
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	4313      	orrs	r3, r2
 8006ec0:	f043 0307 	orr.w	r3, r3, #7
 8006ec4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	68fa      	ldr	r2, [r7, #12]
 8006eca:	609a      	str	r2, [r3, #8]
}
 8006ecc:	bf00      	nop
 8006ece:	3714      	adds	r7, #20
 8006ed0:	46bd      	mov	sp, r7
 8006ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed6:	4770      	bx	lr

08006ed8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006ed8:	b480      	push	{r7}
 8006eda:	b087      	sub	sp, #28
 8006edc:	af00      	add	r7, sp, #0
 8006ede:	60f8      	str	r0, [r7, #12]
 8006ee0:	60b9      	str	r1, [r7, #8]
 8006ee2:	607a      	str	r2, [r7, #4]
 8006ee4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	689b      	ldr	r3, [r3, #8]
 8006eea:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006eec:	697b      	ldr	r3, [r7, #20]
 8006eee:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006ef2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006ef4:	683b      	ldr	r3, [r7, #0]
 8006ef6:	021a      	lsls	r2, r3, #8
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	431a      	orrs	r2, r3
 8006efc:	68bb      	ldr	r3, [r7, #8]
 8006efe:	4313      	orrs	r3, r2
 8006f00:	697a      	ldr	r2, [r7, #20]
 8006f02:	4313      	orrs	r3, r2
 8006f04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	697a      	ldr	r2, [r7, #20]
 8006f0a:	609a      	str	r2, [r3, #8]
}
 8006f0c:	bf00      	nop
 8006f0e:	371c      	adds	r7, #28
 8006f10:	46bd      	mov	sp, r7
 8006f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f16:	4770      	bx	lr

08006f18 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006f18:	b480      	push	{r7}
 8006f1a:	b085      	sub	sp, #20
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	6078      	str	r0, [r7, #4]
 8006f20:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006f28:	2b01      	cmp	r3, #1
 8006f2a:	d101      	bne.n	8006f30 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006f2c:	2302      	movs	r3, #2
 8006f2e:	e05a      	b.n	8006fe6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2201      	movs	r2, #1
 8006f34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	2202      	movs	r2, #2
 8006f3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	685b      	ldr	r3, [r3, #4]
 8006f46:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	689b      	ldr	r3, [r3, #8]
 8006f4e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f56:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006f58:	683b      	ldr	r3, [r7, #0]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	68fa      	ldr	r2, [r7, #12]
 8006f5e:	4313      	orrs	r3, r2
 8006f60:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	68fa      	ldr	r2, [r7, #12]
 8006f68:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	4a21      	ldr	r2, [pc, #132]	@ (8006ff4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006f70:	4293      	cmp	r3, r2
 8006f72:	d022      	beq.n	8006fba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f7c:	d01d      	beq.n	8006fba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	4a1d      	ldr	r2, [pc, #116]	@ (8006ff8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006f84:	4293      	cmp	r3, r2
 8006f86:	d018      	beq.n	8006fba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	4a1b      	ldr	r2, [pc, #108]	@ (8006ffc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006f8e:	4293      	cmp	r3, r2
 8006f90:	d013      	beq.n	8006fba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	4a1a      	ldr	r2, [pc, #104]	@ (8007000 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006f98:	4293      	cmp	r3, r2
 8006f9a:	d00e      	beq.n	8006fba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	4a18      	ldr	r2, [pc, #96]	@ (8007004 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006fa2:	4293      	cmp	r3, r2
 8006fa4:	d009      	beq.n	8006fba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	4a17      	ldr	r2, [pc, #92]	@ (8007008 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006fac:	4293      	cmp	r3, r2
 8006fae:	d004      	beq.n	8006fba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	4a15      	ldr	r2, [pc, #84]	@ (800700c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006fb6:	4293      	cmp	r3, r2
 8006fb8:	d10c      	bne.n	8006fd4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006fba:	68bb      	ldr	r3, [r7, #8]
 8006fbc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006fc0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006fc2:	683b      	ldr	r3, [r7, #0]
 8006fc4:	685b      	ldr	r3, [r3, #4]
 8006fc6:	68ba      	ldr	r2, [r7, #8]
 8006fc8:	4313      	orrs	r3, r2
 8006fca:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	68ba      	ldr	r2, [r7, #8]
 8006fd2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	2201      	movs	r2, #1
 8006fd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	2200      	movs	r2, #0
 8006fe0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006fe4:	2300      	movs	r3, #0
}
 8006fe6:	4618      	mov	r0, r3
 8006fe8:	3714      	adds	r7, #20
 8006fea:	46bd      	mov	sp, r7
 8006fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff0:	4770      	bx	lr
 8006ff2:	bf00      	nop
 8006ff4:	40010000 	.word	0x40010000
 8006ff8:	40000400 	.word	0x40000400
 8006ffc:	40000800 	.word	0x40000800
 8007000:	40000c00 	.word	0x40000c00
 8007004:	40010400 	.word	0x40010400
 8007008:	40014000 	.word	0x40014000
 800700c:	40001800 	.word	0x40001800

08007010 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007010:	b084      	sub	sp, #16
 8007012:	b580      	push	{r7, lr}
 8007014:	b084      	sub	sp, #16
 8007016:	af00      	add	r7, sp, #0
 8007018:	6078      	str	r0, [r7, #4]
 800701a:	f107 001c 	add.w	r0, r7, #28
 800701e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007022:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8007026:	2b01      	cmp	r3, #1
 8007028:	d123      	bne.n	8007072 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800702e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	68db      	ldr	r3, [r3, #12]
 800703a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800703e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007042:	687a      	ldr	r2, [r7, #4]
 8007044:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	68db      	ldr	r3, [r3, #12]
 800704a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007052:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007056:	2b01      	cmp	r3, #1
 8007058:	d105      	bne.n	8007066 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	68db      	ldr	r3, [r3, #12]
 800705e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007066:	6878      	ldr	r0, [r7, #4]
 8007068:	f000 f9dc 	bl	8007424 <USB_CoreReset>
 800706c:	4603      	mov	r3, r0
 800706e:	73fb      	strb	r3, [r7, #15]
 8007070:	e01b      	b.n	80070aa <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	68db      	ldr	r3, [r3, #12]
 8007076:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800707e:	6878      	ldr	r0, [r7, #4]
 8007080:	f000 f9d0 	bl	8007424 <USB_CoreReset>
 8007084:	4603      	mov	r3, r0
 8007086:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007088:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800708c:	2b00      	cmp	r3, #0
 800708e:	d106      	bne.n	800709e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007094:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	639a      	str	r2, [r3, #56]	@ 0x38
 800709c:	e005      	b.n	80070aa <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070a2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80070aa:	7fbb      	ldrb	r3, [r7, #30]
 80070ac:	2b01      	cmp	r3, #1
 80070ae:	d10b      	bne.n	80070c8 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	689b      	ldr	r3, [r3, #8]
 80070b4:	f043 0206 	orr.w	r2, r3, #6
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	689b      	ldr	r3, [r3, #8]
 80070c0:	f043 0220 	orr.w	r2, r3, #32
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80070c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80070ca:	4618      	mov	r0, r3
 80070cc:	3710      	adds	r7, #16
 80070ce:	46bd      	mov	sp, r7
 80070d0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80070d4:	b004      	add	sp, #16
 80070d6:	4770      	bx	lr

080070d8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80070d8:	b480      	push	{r7}
 80070da:	b083      	sub	sp, #12
 80070dc:	af00      	add	r7, sp, #0
 80070de:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	689b      	ldr	r3, [r3, #8]
 80070e4:	f043 0201 	orr.w	r2, r3, #1
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80070ec:	2300      	movs	r3, #0
}
 80070ee:	4618      	mov	r0, r3
 80070f0:	370c      	adds	r7, #12
 80070f2:	46bd      	mov	sp, r7
 80070f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f8:	4770      	bx	lr

080070fa <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80070fa:	b480      	push	{r7}
 80070fc:	b083      	sub	sp, #12
 80070fe:	af00      	add	r7, sp, #0
 8007100:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	689b      	ldr	r3, [r3, #8]
 8007106:	f023 0201 	bic.w	r2, r3, #1
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800710e:	2300      	movs	r3, #0
}
 8007110:	4618      	mov	r0, r3
 8007112:	370c      	adds	r7, #12
 8007114:	46bd      	mov	sp, r7
 8007116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800711a:	4770      	bx	lr

0800711c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800711c:	b580      	push	{r7, lr}
 800711e:	b084      	sub	sp, #16
 8007120:	af00      	add	r7, sp, #0
 8007122:	6078      	str	r0, [r7, #4]
 8007124:	460b      	mov	r3, r1
 8007126:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007128:	2300      	movs	r3, #0
 800712a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	68db      	ldr	r3, [r3, #12]
 8007130:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007138:	78fb      	ldrb	r3, [r7, #3]
 800713a:	2b01      	cmp	r3, #1
 800713c:	d115      	bne.n	800716a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	68db      	ldr	r3, [r3, #12]
 8007142:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800714a:	200a      	movs	r0, #10
 800714c:	f7fa fda0 	bl	8001c90 <HAL_Delay>
      ms += 10U;
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	330a      	adds	r3, #10
 8007154:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007156:	6878      	ldr	r0, [r7, #4]
 8007158:	f000 f956 	bl	8007408 <USB_GetMode>
 800715c:	4603      	mov	r3, r0
 800715e:	2b01      	cmp	r3, #1
 8007160:	d01e      	beq.n	80071a0 <USB_SetCurrentMode+0x84>
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	2bc7      	cmp	r3, #199	@ 0xc7
 8007166:	d9f0      	bls.n	800714a <USB_SetCurrentMode+0x2e>
 8007168:	e01a      	b.n	80071a0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800716a:	78fb      	ldrb	r3, [r7, #3]
 800716c:	2b00      	cmp	r3, #0
 800716e:	d115      	bne.n	800719c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	68db      	ldr	r3, [r3, #12]
 8007174:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800717c:	200a      	movs	r0, #10
 800717e:	f7fa fd87 	bl	8001c90 <HAL_Delay>
      ms += 10U;
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	330a      	adds	r3, #10
 8007186:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007188:	6878      	ldr	r0, [r7, #4]
 800718a:	f000 f93d 	bl	8007408 <USB_GetMode>
 800718e:	4603      	mov	r3, r0
 8007190:	2b00      	cmp	r3, #0
 8007192:	d005      	beq.n	80071a0 <USB_SetCurrentMode+0x84>
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	2bc7      	cmp	r3, #199	@ 0xc7
 8007198:	d9f0      	bls.n	800717c <USB_SetCurrentMode+0x60>
 800719a:	e001      	b.n	80071a0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800719c:	2301      	movs	r3, #1
 800719e:	e005      	b.n	80071ac <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	2bc8      	cmp	r3, #200	@ 0xc8
 80071a4:	d101      	bne.n	80071aa <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80071a6:	2301      	movs	r3, #1
 80071a8:	e000      	b.n	80071ac <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80071aa:	2300      	movs	r3, #0
}
 80071ac:	4618      	mov	r0, r3
 80071ae:	3710      	adds	r7, #16
 80071b0:	46bd      	mov	sp, r7
 80071b2:	bd80      	pop	{r7, pc}

080071b4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80071b4:	b480      	push	{r7}
 80071b6:	b085      	sub	sp, #20
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	6078      	str	r0, [r7, #4]
 80071bc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80071be:	2300      	movs	r3, #0
 80071c0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	3301      	adds	r3, #1
 80071c6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80071ce:	d901      	bls.n	80071d4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80071d0:	2303      	movs	r3, #3
 80071d2:	e01b      	b.n	800720c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	691b      	ldr	r3, [r3, #16]
 80071d8:	2b00      	cmp	r3, #0
 80071da:	daf2      	bge.n	80071c2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80071dc:	2300      	movs	r3, #0
 80071de:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80071e0:	683b      	ldr	r3, [r7, #0]
 80071e2:	019b      	lsls	r3, r3, #6
 80071e4:	f043 0220 	orr.w	r2, r3, #32
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	3301      	adds	r3, #1
 80071f0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80071f8:	d901      	bls.n	80071fe <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80071fa:	2303      	movs	r3, #3
 80071fc:	e006      	b.n	800720c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	691b      	ldr	r3, [r3, #16]
 8007202:	f003 0320 	and.w	r3, r3, #32
 8007206:	2b20      	cmp	r3, #32
 8007208:	d0f0      	beq.n	80071ec <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800720a:	2300      	movs	r3, #0
}
 800720c:	4618      	mov	r0, r3
 800720e:	3714      	adds	r7, #20
 8007210:	46bd      	mov	sp, r7
 8007212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007216:	4770      	bx	lr

08007218 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007218:	b480      	push	{r7}
 800721a:	b085      	sub	sp, #20
 800721c:	af00      	add	r7, sp, #0
 800721e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007220:	2300      	movs	r3, #0
 8007222:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	3301      	adds	r3, #1
 8007228:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007230:	d901      	bls.n	8007236 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007232:	2303      	movs	r3, #3
 8007234:	e018      	b.n	8007268 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	691b      	ldr	r3, [r3, #16]
 800723a:	2b00      	cmp	r3, #0
 800723c:	daf2      	bge.n	8007224 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800723e:	2300      	movs	r3, #0
 8007240:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	2210      	movs	r2, #16
 8007246:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	3301      	adds	r3, #1
 800724c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007254:	d901      	bls.n	800725a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007256:	2303      	movs	r3, #3
 8007258:	e006      	b.n	8007268 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	691b      	ldr	r3, [r3, #16]
 800725e:	f003 0310 	and.w	r3, r3, #16
 8007262:	2b10      	cmp	r3, #16
 8007264:	d0f0      	beq.n	8007248 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007266:	2300      	movs	r3, #0
}
 8007268:	4618      	mov	r0, r3
 800726a:	3714      	adds	r7, #20
 800726c:	46bd      	mov	sp, r7
 800726e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007272:	4770      	bx	lr

08007274 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007274:	b480      	push	{r7}
 8007276:	b089      	sub	sp, #36	@ 0x24
 8007278:	af00      	add	r7, sp, #0
 800727a:	60f8      	str	r0, [r7, #12]
 800727c:	60b9      	str	r1, [r7, #8]
 800727e:	4611      	mov	r1, r2
 8007280:	461a      	mov	r2, r3
 8007282:	460b      	mov	r3, r1
 8007284:	71fb      	strb	r3, [r7, #7]
 8007286:	4613      	mov	r3, r2
 8007288:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800728e:	68bb      	ldr	r3, [r7, #8]
 8007290:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007292:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007296:	2b00      	cmp	r3, #0
 8007298:	d123      	bne.n	80072e2 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800729a:	88bb      	ldrh	r3, [r7, #4]
 800729c:	3303      	adds	r3, #3
 800729e:	089b      	lsrs	r3, r3, #2
 80072a0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80072a2:	2300      	movs	r3, #0
 80072a4:	61bb      	str	r3, [r7, #24]
 80072a6:	e018      	b.n	80072da <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80072a8:	79fb      	ldrb	r3, [r7, #7]
 80072aa:	031a      	lsls	r2, r3, #12
 80072ac:	697b      	ldr	r3, [r7, #20]
 80072ae:	4413      	add	r3, r2
 80072b0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80072b4:	461a      	mov	r2, r3
 80072b6:	69fb      	ldr	r3, [r7, #28]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	6013      	str	r3, [r2, #0]
      pSrc++;
 80072bc:	69fb      	ldr	r3, [r7, #28]
 80072be:	3301      	adds	r3, #1
 80072c0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80072c2:	69fb      	ldr	r3, [r7, #28]
 80072c4:	3301      	adds	r3, #1
 80072c6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80072c8:	69fb      	ldr	r3, [r7, #28]
 80072ca:	3301      	adds	r3, #1
 80072cc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80072ce:	69fb      	ldr	r3, [r7, #28]
 80072d0:	3301      	adds	r3, #1
 80072d2:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80072d4:	69bb      	ldr	r3, [r7, #24]
 80072d6:	3301      	adds	r3, #1
 80072d8:	61bb      	str	r3, [r7, #24]
 80072da:	69ba      	ldr	r2, [r7, #24]
 80072dc:	693b      	ldr	r3, [r7, #16]
 80072de:	429a      	cmp	r2, r3
 80072e0:	d3e2      	bcc.n	80072a8 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80072e2:	2300      	movs	r3, #0
}
 80072e4:	4618      	mov	r0, r3
 80072e6:	3724      	adds	r7, #36	@ 0x24
 80072e8:	46bd      	mov	sp, r7
 80072ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ee:	4770      	bx	lr

080072f0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80072f0:	b480      	push	{r7}
 80072f2:	b08b      	sub	sp, #44	@ 0x2c
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	60f8      	str	r0, [r7, #12]
 80072f8:	60b9      	str	r1, [r7, #8]
 80072fa:	4613      	mov	r3, r2
 80072fc:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007302:	68bb      	ldr	r3, [r7, #8]
 8007304:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007306:	88fb      	ldrh	r3, [r7, #6]
 8007308:	089b      	lsrs	r3, r3, #2
 800730a:	b29b      	uxth	r3, r3
 800730c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800730e:	88fb      	ldrh	r3, [r7, #6]
 8007310:	f003 0303 	and.w	r3, r3, #3
 8007314:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007316:	2300      	movs	r3, #0
 8007318:	623b      	str	r3, [r7, #32]
 800731a:	e014      	b.n	8007346 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800731c:	69bb      	ldr	r3, [r7, #24]
 800731e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007322:	681a      	ldr	r2, [r3, #0]
 8007324:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007326:	601a      	str	r2, [r3, #0]
    pDest++;
 8007328:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800732a:	3301      	adds	r3, #1
 800732c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800732e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007330:	3301      	adds	r3, #1
 8007332:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007334:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007336:	3301      	adds	r3, #1
 8007338:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800733a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800733c:	3301      	adds	r3, #1
 800733e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007340:	6a3b      	ldr	r3, [r7, #32]
 8007342:	3301      	adds	r3, #1
 8007344:	623b      	str	r3, [r7, #32]
 8007346:	6a3a      	ldr	r2, [r7, #32]
 8007348:	697b      	ldr	r3, [r7, #20]
 800734a:	429a      	cmp	r2, r3
 800734c:	d3e6      	bcc.n	800731c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800734e:	8bfb      	ldrh	r3, [r7, #30]
 8007350:	2b00      	cmp	r3, #0
 8007352:	d01e      	beq.n	8007392 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007354:	2300      	movs	r3, #0
 8007356:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007358:	69bb      	ldr	r3, [r7, #24]
 800735a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800735e:	461a      	mov	r2, r3
 8007360:	f107 0310 	add.w	r3, r7, #16
 8007364:	6812      	ldr	r2, [r2, #0]
 8007366:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007368:	693a      	ldr	r2, [r7, #16]
 800736a:	6a3b      	ldr	r3, [r7, #32]
 800736c:	b2db      	uxtb	r3, r3
 800736e:	00db      	lsls	r3, r3, #3
 8007370:	fa22 f303 	lsr.w	r3, r2, r3
 8007374:	b2da      	uxtb	r2, r3
 8007376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007378:	701a      	strb	r2, [r3, #0]
      i++;
 800737a:	6a3b      	ldr	r3, [r7, #32]
 800737c:	3301      	adds	r3, #1
 800737e:	623b      	str	r3, [r7, #32]
      pDest++;
 8007380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007382:	3301      	adds	r3, #1
 8007384:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8007386:	8bfb      	ldrh	r3, [r7, #30]
 8007388:	3b01      	subs	r3, #1
 800738a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800738c:	8bfb      	ldrh	r3, [r7, #30]
 800738e:	2b00      	cmp	r3, #0
 8007390:	d1ea      	bne.n	8007368 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007394:	4618      	mov	r0, r3
 8007396:	372c      	adds	r7, #44	@ 0x2c
 8007398:	46bd      	mov	sp, r7
 800739a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800739e:	4770      	bx	lr

080073a0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80073a0:	b480      	push	{r7}
 80073a2:	b085      	sub	sp, #20
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	695b      	ldr	r3, [r3, #20]
 80073ac:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	699b      	ldr	r3, [r3, #24]
 80073b2:	68fa      	ldr	r2, [r7, #12]
 80073b4:	4013      	ands	r3, r2
 80073b6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80073b8:	68fb      	ldr	r3, [r7, #12]
}
 80073ba:	4618      	mov	r0, r3
 80073bc:	3714      	adds	r7, #20
 80073be:	46bd      	mov	sp, r7
 80073c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c4:	4770      	bx	lr

080073c6 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 80073c6:	b480      	push	{r7}
 80073c8:	b085      	sub	sp, #20
 80073ca:	af00      	add	r7, sp, #0
 80073cc:	6078      	str	r0, [r7, #4]
 80073ce:	460b      	mov	r3, r1
 80073d0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 80073d6:	78fb      	ldrb	r3, [r7, #3]
 80073d8:	015a      	lsls	r2, r3, #5
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	4413      	add	r3, r2
 80073de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80073e2:	689b      	ldr	r3, [r3, #8]
 80073e4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 80073e6:	78fb      	ldrb	r3, [r7, #3]
 80073e8:	015a      	lsls	r2, r3, #5
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	4413      	add	r3, r2
 80073ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80073f2:	68db      	ldr	r3, [r3, #12]
 80073f4:	68ba      	ldr	r2, [r7, #8]
 80073f6:	4013      	ands	r3, r2
 80073f8:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80073fa:	68bb      	ldr	r3, [r7, #8]
}
 80073fc:	4618      	mov	r0, r3
 80073fe:	3714      	adds	r7, #20
 8007400:	46bd      	mov	sp, r7
 8007402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007406:	4770      	bx	lr

08007408 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8007408:	b480      	push	{r7}
 800740a:	b083      	sub	sp, #12
 800740c:	af00      	add	r7, sp, #0
 800740e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	695b      	ldr	r3, [r3, #20]
 8007414:	f003 0301 	and.w	r3, r3, #1
}
 8007418:	4618      	mov	r0, r3
 800741a:	370c      	adds	r7, #12
 800741c:	46bd      	mov	sp, r7
 800741e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007422:	4770      	bx	lr

08007424 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007424:	b480      	push	{r7}
 8007426:	b085      	sub	sp, #20
 8007428:	af00      	add	r7, sp, #0
 800742a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800742c:	2300      	movs	r3, #0
 800742e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	3301      	adds	r3, #1
 8007434:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800743c:	d901      	bls.n	8007442 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800743e:	2303      	movs	r3, #3
 8007440:	e01b      	b.n	800747a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	691b      	ldr	r3, [r3, #16]
 8007446:	2b00      	cmp	r3, #0
 8007448:	daf2      	bge.n	8007430 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800744a:	2300      	movs	r3, #0
 800744c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	691b      	ldr	r3, [r3, #16]
 8007452:	f043 0201 	orr.w	r2, r3, #1
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	3301      	adds	r3, #1
 800745e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007466:	d901      	bls.n	800746c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007468:	2303      	movs	r3, #3
 800746a:	e006      	b.n	800747a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	691b      	ldr	r3, [r3, #16]
 8007470:	f003 0301 	and.w	r3, r3, #1
 8007474:	2b01      	cmp	r3, #1
 8007476:	d0f0      	beq.n	800745a <USB_CoreReset+0x36>

  return HAL_OK;
 8007478:	2300      	movs	r3, #0
}
 800747a:	4618      	mov	r0, r3
 800747c:	3714      	adds	r7, #20
 800747e:	46bd      	mov	sp, r7
 8007480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007484:	4770      	bx	lr
	...

08007488 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007488:	b084      	sub	sp, #16
 800748a:	b580      	push	{r7, lr}
 800748c:	b086      	sub	sp, #24
 800748e:	af00      	add	r7, sp, #0
 8007490:	6078      	str	r0, [r7, #4]
 8007492:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8007496:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800749a:	2300      	movs	r3, #0
 800749c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80074a8:	461a      	mov	r2, r3
 80074aa:	2300      	movs	r3, #0
 80074ac:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074b2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074be:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074ca:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	68db      	ldr	r3, [r3, #12]
 80074d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d119      	bne.n	8007512 <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 80074de:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80074e2:	2b01      	cmp	r3, #1
 80074e4:	d10a      	bne.n	80074fc <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	68fa      	ldr	r2, [r7, #12]
 80074f0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80074f4:	f043 0304 	orr.w	r3, r3, #4
 80074f8:	6013      	str	r3, [r2, #0]
 80074fa:	e014      	b.n	8007526 <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	68fa      	ldr	r2, [r7, #12]
 8007506:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800750a:	f023 0304 	bic.w	r3, r3, #4
 800750e:	6013      	str	r3, [r2, #0]
 8007510:	e009      	b.n	8007526 <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	68fa      	ldr	r2, [r7, #12]
 800751c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007520:	f023 0304 	bic.w	r3, r3, #4
 8007524:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007526:	2110      	movs	r1, #16
 8007528:	6878      	ldr	r0, [r7, #4]
 800752a:	f7ff fe43 	bl	80071b4 <USB_FlushTxFifo>
 800752e:	4603      	mov	r3, r0
 8007530:	2b00      	cmp	r3, #0
 8007532:	d001      	beq.n	8007538 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 8007534:	2301      	movs	r3, #1
 8007536:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007538:	6878      	ldr	r0, [r7, #4]
 800753a:	f7ff fe6d 	bl	8007218 <USB_FlushRxFifo>
 800753e:	4603      	mov	r3, r0
 8007540:	2b00      	cmp	r3, #0
 8007542:	d001      	beq.n	8007548 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 8007544:	2301      	movs	r3, #1
 8007546:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8007548:	2300      	movs	r3, #0
 800754a:	613b      	str	r3, [r7, #16]
 800754c:	e015      	b.n	800757a <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 800754e:	693b      	ldr	r3, [r7, #16]
 8007550:	015a      	lsls	r2, r3, #5
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	4413      	add	r3, r2
 8007556:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800755a:	461a      	mov	r2, r3
 800755c:	f04f 33ff 	mov.w	r3, #4294967295
 8007560:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8007562:	693b      	ldr	r3, [r7, #16]
 8007564:	015a      	lsls	r2, r3, #5
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	4413      	add	r3, r2
 800756a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800756e:	461a      	mov	r2, r3
 8007570:	2300      	movs	r3, #0
 8007572:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8007574:	693b      	ldr	r3, [r7, #16]
 8007576:	3301      	adds	r3, #1
 8007578:	613b      	str	r3, [r7, #16]
 800757a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800757e:	461a      	mov	r2, r3
 8007580:	693b      	ldr	r3, [r7, #16]
 8007582:	4293      	cmp	r3, r2
 8007584:	d3e3      	bcc.n	800754e <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	2200      	movs	r2, #0
 800758a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	f04f 32ff 	mov.w	r2, #4294967295
 8007592:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	4a18      	ldr	r2, [pc, #96]	@ (80075f8 <USB_HostInit+0x170>)
 8007598:	4293      	cmp	r3, r2
 800759a:	d10b      	bne.n	80075b4 <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80075a2:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	4a15      	ldr	r2, [pc, #84]	@ (80075fc <USB_HostInit+0x174>)
 80075a8:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	4a14      	ldr	r2, [pc, #80]	@ (8007600 <USB_HostInit+0x178>)
 80075ae:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 80075b2:	e009      	b.n	80075c8 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	2280      	movs	r2, #128	@ 0x80
 80075b8:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	4a11      	ldr	r2, [pc, #68]	@ (8007604 <USB_HostInit+0x17c>)
 80075be:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	4a11      	ldr	r2, [pc, #68]	@ (8007608 <USB_HostInit+0x180>)
 80075c4:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80075c8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d105      	bne.n	80075dc <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	699b      	ldr	r3, [r3, #24]
 80075d4:	f043 0210 	orr.w	r2, r3, #16
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	699a      	ldr	r2, [r3, #24]
 80075e0:	4b0a      	ldr	r3, [pc, #40]	@ (800760c <USB_HostInit+0x184>)
 80075e2:	4313      	orrs	r3, r2
 80075e4:	687a      	ldr	r2, [r7, #4]
 80075e6:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 80075e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80075ea:	4618      	mov	r0, r3
 80075ec:	3718      	adds	r7, #24
 80075ee:	46bd      	mov	sp, r7
 80075f0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80075f4:	b004      	add	sp, #16
 80075f6:	4770      	bx	lr
 80075f8:	40040000 	.word	0x40040000
 80075fc:	01000200 	.word	0x01000200
 8007600:	00e00300 	.word	0x00e00300
 8007604:	00600080 	.word	0x00600080
 8007608:	004000e0 	.word	0x004000e0
 800760c:	a3200008 	.word	0xa3200008

08007610 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8007610:	b480      	push	{r7}
 8007612:	b085      	sub	sp, #20
 8007614:	af00      	add	r7, sp, #0
 8007616:	6078      	str	r0, [r7, #4]
 8007618:	460b      	mov	r3, r1
 800761a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	68fa      	ldr	r2, [r7, #12]
 800762a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800762e:	f023 0303 	bic.w	r3, r3, #3
 8007632:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800763a:	681a      	ldr	r2, [r3, #0]
 800763c:	78fb      	ldrb	r3, [r7, #3]
 800763e:	f003 0303 	and.w	r3, r3, #3
 8007642:	68f9      	ldr	r1, [r7, #12]
 8007644:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8007648:	4313      	orrs	r3, r2
 800764a:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800764c:	78fb      	ldrb	r3, [r7, #3]
 800764e:	2b01      	cmp	r3, #1
 8007650:	d107      	bne.n	8007662 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007658:	461a      	mov	r2, r3
 800765a:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800765e:	6053      	str	r3, [r2, #4]
 8007660:	e00c      	b.n	800767c <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8007662:	78fb      	ldrb	r3, [r7, #3]
 8007664:	2b02      	cmp	r3, #2
 8007666:	d107      	bne.n	8007678 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800766e:	461a      	mov	r2, r3
 8007670:	f241 7370 	movw	r3, #6000	@ 0x1770
 8007674:	6053      	str	r3, [r2, #4]
 8007676:	e001      	b.n	800767c <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8007678:	2301      	movs	r3, #1
 800767a:	e000      	b.n	800767e <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 800767c:	2300      	movs	r3, #0
}
 800767e:	4618      	mov	r0, r3
 8007680:	3714      	adds	r7, #20
 8007682:	46bd      	mov	sp, r7
 8007684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007688:	4770      	bx	lr

0800768a <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 800768a:	b580      	push	{r7, lr}
 800768c:	b084      	sub	sp, #16
 800768e:	af00      	add	r7, sp, #0
 8007690:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8007696:	2300      	movs	r3, #0
 8007698:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80076a4:	68bb      	ldr	r3, [r7, #8]
 80076a6:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80076aa:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 80076ac:	68bb      	ldr	r3, [r7, #8]
 80076ae:	68fa      	ldr	r2, [r7, #12]
 80076b0:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80076b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80076b8:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 80076ba:	2064      	movs	r0, #100	@ 0x64
 80076bc:	f7fa fae8 	bl	8001c90 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 80076c0:	68bb      	ldr	r3, [r7, #8]
 80076c2:	68fa      	ldr	r2, [r7, #12]
 80076c4:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80076c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80076cc:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 80076ce:	200a      	movs	r0, #10
 80076d0:	f7fa fade 	bl	8001c90 <HAL_Delay>

  return HAL_OK;
 80076d4:	2300      	movs	r3, #0
}
 80076d6:	4618      	mov	r0, r3
 80076d8:	3710      	adds	r7, #16
 80076da:	46bd      	mov	sp, r7
 80076dc:	bd80      	pop	{r7, pc}

080076de <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 80076de:	b480      	push	{r7}
 80076e0:	b085      	sub	sp, #20
 80076e2:	af00      	add	r7, sp, #0
 80076e4:	6078      	str	r0, [r7, #4]
 80076e6:	460b      	mov	r3, r1
 80076e8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80076ee:	2300      	movs	r3, #0
 80076f0:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80076fc:	68bb      	ldr	r3, [r7, #8]
 80076fe:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8007702:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8007704:	68bb      	ldr	r3, [r7, #8]
 8007706:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800770a:	2b00      	cmp	r3, #0
 800770c:	d109      	bne.n	8007722 <USB_DriveVbus+0x44>
 800770e:	78fb      	ldrb	r3, [r7, #3]
 8007710:	2b01      	cmp	r3, #1
 8007712:	d106      	bne.n	8007722 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8007714:	68bb      	ldr	r3, [r7, #8]
 8007716:	68fa      	ldr	r2, [r7, #12]
 8007718:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800771c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8007720:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8007722:	68bb      	ldr	r3, [r7, #8]
 8007724:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007728:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800772c:	d109      	bne.n	8007742 <USB_DriveVbus+0x64>
 800772e:	78fb      	ldrb	r3, [r7, #3]
 8007730:	2b00      	cmp	r3, #0
 8007732:	d106      	bne.n	8007742 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8007734:	68bb      	ldr	r3, [r7, #8]
 8007736:	68fa      	ldr	r2, [r7, #12]
 8007738:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800773c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007740:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8007742:	2300      	movs	r3, #0
}
 8007744:	4618      	mov	r0, r3
 8007746:	3714      	adds	r7, #20
 8007748:	46bd      	mov	sp, r7
 800774a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800774e:	4770      	bx	lr

08007750 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8007750:	b480      	push	{r7}
 8007752:	b085      	sub	sp, #20
 8007754:	af00      	add	r7, sp, #0
 8007756:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800775c:	2300      	movs	r3, #0
 800775e:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800776a:	68bb      	ldr	r3, [r7, #8]
 800776c:	0c5b      	lsrs	r3, r3, #17
 800776e:	f003 0303 	and.w	r3, r3, #3
}
 8007772:	4618      	mov	r0, r3
 8007774:	3714      	adds	r7, #20
 8007776:	46bd      	mov	sp, r7
 8007778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777c:	4770      	bx	lr

0800777e <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 800777e:	b480      	push	{r7}
 8007780:	b085      	sub	sp, #20
 8007782:	af00      	add	r7, sp, #0
 8007784:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007790:	689b      	ldr	r3, [r3, #8]
 8007792:	b29b      	uxth	r3, r3
}
 8007794:	4618      	mov	r0, r3
 8007796:	3714      	adds	r7, #20
 8007798:	46bd      	mov	sp, r7
 800779a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800779e:	4770      	bx	lr

080077a0 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 80077a0:	b580      	push	{r7, lr}
 80077a2:	b088      	sub	sp, #32
 80077a4:	af00      	add	r7, sp, #0
 80077a6:	6078      	str	r0, [r7, #4]
 80077a8:	4608      	mov	r0, r1
 80077aa:	4611      	mov	r1, r2
 80077ac:	461a      	mov	r2, r3
 80077ae:	4603      	mov	r3, r0
 80077b0:	70fb      	strb	r3, [r7, #3]
 80077b2:	460b      	mov	r3, r1
 80077b4:	70bb      	strb	r3, [r7, #2]
 80077b6:	4613      	mov	r3, r2
 80077b8:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 80077ba:	2300      	movs	r3, #0
 80077bc:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 80077c2:	78fb      	ldrb	r3, [r7, #3]
 80077c4:	015a      	lsls	r2, r3, #5
 80077c6:	693b      	ldr	r3, [r7, #16]
 80077c8:	4413      	add	r3, r2
 80077ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80077ce:	461a      	mov	r2, r3
 80077d0:	f04f 33ff 	mov.w	r3, #4294967295
 80077d4:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 80077d6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80077da:	2b03      	cmp	r3, #3
 80077dc:	d87c      	bhi.n	80078d8 <USB_HC_Init+0x138>
 80077de:	a201      	add	r2, pc, #4	@ (adr r2, 80077e4 <USB_HC_Init+0x44>)
 80077e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077e4:	080077f5 	.word	0x080077f5
 80077e8:	0800789b 	.word	0x0800789b
 80077ec:	080077f5 	.word	0x080077f5
 80077f0:	0800785d 	.word	0x0800785d
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80077f4:	78fb      	ldrb	r3, [r7, #3]
 80077f6:	015a      	lsls	r2, r3, #5
 80077f8:	693b      	ldr	r3, [r7, #16]
 80077fa:	4413      	add	r3, r2
 80077fc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007800:	461a      	mov	r2, r3
 8007802:	f240 439d 	movw	r3, #1181	@ 0x49d
 8007806:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8007808:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800780c:	2b00      	cmp	r3, #0
 800780e:	da10      	bge.n	8007832 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8007810:	78fb      	ldrb	r3, [r7, #3]
 8007812:	015a      	lsls	r2, r3, #5
 8007814:	693b      	ldr	r3, [r7, #16]
 8007816:	4413      	add	r3, r2
 8007818:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800781c:	68db      	ldr	r3, [r3, #12]
 800781e:	78fa      	ldrb	r2, [r7, #3]
 8007820:	0151      	lsls	r1, r2, #5
 8007822:	693a      	ldr	r2, [r7, #16]
 8007824:	440a      	add	r2, r1
 8007826:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800782a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800782e:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8007830:	e055      	b.n	80078de <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	4a6f      	ldr	r2, [pc, #444]	@ (80079f4 <USB_HC_Init+0x254>)
 8007836:	4293      	cmp	r3, r2
 8007838:	d151      	bne.n	80078de <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800783a:	78fb      	ldrb	r3, [r7, #3]
 800783c:	015a      	lsls	r2, r3, #5
 800783e:	693b      	ldr	r3, [r7, #16]
 8007840:	4413      	add	r3, r2
 8007842:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007846:	68db      	ldr	r3, [r3, #12]
 8007848:	78fa      	ldrb	r2, [r7, #3]
 800784a:	0151      	lsls	r1, r2, #5
 800784c:	693a      	ldr	r2, [r7, #16]
 800784e:	440a      	add	r2, r1
 8007850:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007854:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8007858:	60d3      	str	r3, [r2, #12]
      break;
 800785a:	e040      	b.n	80078de <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800785c:	78fb      	ldrb	r3, [r7, #3]
 800785e:	015a      	lsls	r2, r3, #5
 8007860:	693b      	ldr	r3, [r7, #16]
 8007862:	4413      	add	r3, r2
 8007864:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007868:	461a      	mov	r2, r3
 800786a:	f240 639d 	movw	r3, #1693	@ 0x69d
 800786e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8007870:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007874:	2b00      	cmp	r3, #0
 8007876:	da34      	bge.n	80078e2 <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8007878:	78fb      	ldrb	r3, [r7, #3]
 800787a:	015a      	lsls	r2, r3, #5
 800787c:	693b      	ldr	r3, [r7, #16]
 800787e:	4413      	add	r3, r2
 8007880:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007884:	68db      	ldr	r3, [r3, #12]
 8007886:	78fa      	ldrb	r2, [r7, #3]
 8007888:	0151      	lsls	r1, r2, #5
 800788a:	693a      	ldr	r2, [r7, #16]
 800788c:	440a      	add	r2, r1
 800788e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007892:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007896:	60d3      	str	r3, [r2, #12]
      }

      break;
 8007898:	e023      	b.n	80078e2 <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800789a:	78fb      	ldrb	r3, [r7, #3]
 800789c:	015a      	lsls	r2, r3, #5
 800789e:	693b      	ldr	r3, [r7, #16]
 80078a0:	4413      	add	r3, r2
 80078a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80078a6:	461a      	mov	r2, r3
 80078a8:	f240 2325 	movw	r3, #549	@ 0x225
 80078ac:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80078ae:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	da17      	bge.n	80078e6 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 80078b6:	78fb      	ldrb	r3, [r7, #3]
 80078b8:	015a      	lsls	r2, r3, #5
 80078ba:	693b      	ldr	r3, [r7, #16]
 80078bc:	4413      	add	r3, r2
 80078be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80078c2:	68db      	ldr	r3, [r3, #12]
 80078c4:	78fa      	ldrb	r2, [r7, #3]
 80078c6:	0151      	lsls	r1, r2, #5
 80078c8:	693a      	ldr	r2, [r7, #16]
 80078ca:	440a      	add	r2, r1
 80078cc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80078d0:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 80078d4:	60d3      	str	r3, [r2, #12]
      }
      break;
 80078d6:	e006      	b.n	80078e6 <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 80078d8:	2301      	movs	r3, #1
 80078da:	77fb      	strb	r3, [r7, #31]
      break;
 80078dc:	e004      	b.n	80078e8 <USB_HC_Init+0x148>
      break;
 80078de:	bf00      	nop
 80078e0:	e002      	b.n	80078e8 <USB_HC_Init+0x148>
      break;
 80078e2:	bf00      	nop
 80078e4:	e000      	b.n	80078e8 <USB_HC_Init+0x148>
      break;
 80078e6:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 80078e8:	78fb      	ldrb	r3, [r7, #3]
 80078ea:	015a      	lsls	r2, r3, #5
 80078ec:	693b      	ldr	r3, [r7, #16]
 80078ee:	4413      	add	r3, r2
 80078f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80078f4:	461a      	mov	r2, r3
 80078f6:	2300      	movs	r3, #0
 80078f8:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 80078fa:	78fb      	ldrb	r3, [r7, #3]
 80078fc:	015a      	lsls	r2, r3, #5
 80078fe:	693b      	ldr	r3, [r7, #16]
 8007900:	4413      	add	r3, r2
 8007902:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007906:	68db      	ldr	r3, [r3, #12]
 8007908:	78fa      	ldrb	r2, [r7, #3]
 800790a:	0151      	lsls	r1, r2, #5
 800790c:	693a      	ldr	r2, [r7, #16]
 800790e:	440a      	add	r2, r1
 8007910:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007914:	f043 0302 	orr.w	r3, r3, #2
 8007918:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800791a:	693b      	ldr	r3, [r7, #16]
 800791c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007920:	699a      	ldr	r2, [r3, #24]
 8007922:	78fb      	ldrb	r3, [r7, #3]
 8007924:	f003 030f 	and.w	r3, r3, #15
 8007928:	2101      	movs	r1, #1
 800792a:	fa01 f303 	lsl.w	r3, r1, r3
 800792e:	6939      	ldr	r1, [r7, #16]
 8007930:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8007934:	4313      	orrs	r3, r2
 8007936:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	699b      	ldr	r3, [r3, #24]
 800793c:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8007944:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007948:	2b00      	cmp	r3, #0
 800794a:	da03      	bge.n	8007954 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800794c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007950:	61bb      	str	r3, [r7, #24]
 8007952:	e001      	b.n	8007958 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 8007954:	2300      	movs	r3, #0
 8007956:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8007958:	6878      	ldr	r0, [r7, #4]
 800795a:	f7ff fef9 	bl	8007750 <USB_GetHostSpeed>
 800795e:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8007960:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007964:	2b02      	cmp	r3, #2
 8007966:	d106      	bne.n	8007976 <USB_HC_Init+0x1d6>
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	2b02      	cmp	r3, #2
 800796c:	d003      	beq.n	8007976 <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800796e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8007972:	617b      	str	r3, [r7, #20]
 8007974:	e001      	b.n	800797a <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8007976:	2300      	movs	r3, #0
 8007978:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800797a:	787b      	ldrb	r3, [r7, #1]
 800797c:	059b      	lsls	r3, r3, #22
 800797e:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8007982:	78bb      	ldrb	r3, [r7, #2]
 8007984:	02db      	lsls	r3, r3, #11
 8007986:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800798a:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800798c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007990:	049b      	lsls	r3, r3, #18
 8007992:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8007996:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8007998:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800799a:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800799e:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80079a0:	69bb      	ldr	r3, [r7, #24]
 80079a2:	431a      	orrs	r2, r3
 80079a4:	697b      	ldr	r3, [r7, #20]
 80079a6:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80079a8:	78fa      	ldrb	r2, [r7, #3]
 80079aa:	0151      	lsls	r1, r2, #5
 80079ac:	693a      	ldr	r2, [r7, #16]
 80079ae:	440a      	add	r2, r1
 80079b0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80079b4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80079b8:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 80079ba:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80079be:	2b03      	cmp	r3, #3
 80079c0:	d003      	beq.n	80079ca <USB_HC_Init+0x22a>
 80079c2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80079c6:	2b01      	cmp	r3, #1
 80079c8:	d10f      	bne.n	80079ea <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80079ca:	78fb      	ldrb	r3, [r7, #3]
 80079cc:	015a      	lsls	r2, r3, #5
 80079ce:	693b      	ldr	r3, [r7, #16]
 80079d0:	4413      	add	r3, r2
 80079d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	78fa      	ldrb	r2, [r7, #3]
 80079da:	0151      	lsls	r1, r2, #5
 80079dc:	693a      	ldr	r2, [r7, #16]
 80079de:	440a      	add	r2, r1
 80079e0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80079e4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80079e8:	6013      	str	r3, [r2, #0]
  }

  return ret;
 80079ea:	7ffb      	ldrb	r3, [r7, #31]
}
 80079ec:	4618      	mov	r0, r3
 80079ee:	3720      	adds	r7, #32
 80079f0:	46bd      	mov	sp, r7
 80079f2:	bd80      	pop	{r7, pc}
 80079f4:	40040000 	.word	0x40040000

080079f8 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 80079f8:	b580      	push	{r7, lr}
 80079fa:	b08c      	sub	sp, #48	@ 0x30
 80079fc:	af02      	add	r7, sp, #8
 80079fe:	60f8      	str	r0, [r7, #12]
 8007a00:	60b9      	str	r1, [r7, #8]
 8007a02:	4613      	mov	r3, r2
 8007a04:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8007a0a:	68bb      	ldr	r3, [r7, #8]
 8007a0c:	785b      	ldrb	r3, [r3, #1]
 8007a0e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8007a10:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007a14:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	4a5d      	ldr	r2, [pc, #372]	@ (8007b90 <USB_HC_StartXfer+0x198>)
 8007a1a:	4293      	cmp	r3, r2
 8007a1c:	d12f      	bne.n	8007a7e <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 8007a1e:	79fb      	ldrb	r3, [r7, #7]
 8007a20:	2b01      	cmp	r3, #1
 8007a22:	d11c      	bne.n	8007a5e <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 8007a24:	68bb      	ldr	r3, [r7, #8]
 8007a26:	7c9b      	ldrb	r3, [r3, #18]
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d003      	beq.n	8007a34 <USB_HC_StartXfer+0x3c>
 8007a2c:	68bb      	ldr	r3, [r7, #8]
 8007a2e:	7c9b      	ldrb	r3, [r3, #18]
 8007a30:	2b02      	cmp	r3, #2
 8007a32:	d124      	bne.n	8007a7e <USB_HC_StartXfer+0x86>
 8007a34:	68bb      	ldr	r3, [r7, #8]
 8007a36:	799b      	ldrb	r3, [r3, #6]
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d120      	bne.n	8007a7e <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8007a3c:	69fb      	ldr	r3, [r7, #28]
 8007a3e:	015a      	lsls	r2, r3, #5
 8007a40:	6a3b      	ldr	r3, [r7, #32]
 8007a42:	4413      	add	r3, r2
 8007a44:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007a48:	68db      	ldr	r3, [r3, #12]
 8007a4a:	69fa      	ldr	r2, [r7, #28]
 8007a4c:	0151      	lsls	r1, r2, #5
 8007a4e:	6a3a      	ldr	r2, [r7, #32]
 8007a50:	440a      	add	r2, r1
 8007a52:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007a56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007a5a:	60d3      	str	r3, [r2, #12]
 8007a5c:	e00f      	b.n	8007a7e <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 8007a5e:	68bb      	ldr	r3, [r7, #8]
 8007a60:	791b      	ldrb	r3, [r3, #4]
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d10b      	bne.n	8007a7e <USB_HC_StartXfer+0x86>
 8007a66:	68bb      	ldr	r3, [r7, #8]
 8007a68:	795b      	ldrb	r3, [r3, #5]
 8007a6a:	2b01      	cmp	r3, #1
 8007a6c:	d107      	bne.n	8007a7e <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 8007a6e:	68bb      	ldr	r3, [r7, #8]
 8007a70:	785b      	ldrb	r3, [r3, #1]
 8007a72:	4619      	mov	r1, r3
 8007a74:	68f8      	ldr	r0, [r7, #12]
 8007a76:	f000 fb6b 	bl	8008150 <USB_DoPing>
        return HAL_OK;
 8007a7a:	2300      	movs	r3, #0
 8007a7c:	e232      	b.n	8007ee4 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8007a7e:	68bb      	ldr	r3, [r7, #8]
 8007a80:	799b      	ldrb	r3, [r3, #6]
 8007a82:	2b01      	cmp	r3, #1
 8007a84:	d158      	bne.n	8007b38 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 8007a86:	2301      	movs	r3, #1
 8007a88:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8007a8a:	68bb      	ldr	r3, [r7, #8]
 8007a8c:	78db      	ldrb	r3, [r3, #3]
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d007      	beq.n	8007aa2 <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007a92:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007a94:	68ba      	ldr	r2, [r7, #8]
 8007a96:	8a92      	ldrh	r2, [r2, #20]
 8007a98:	fb03 f202 	mul.w	r2, r3, r2
 8007a9c:	68bb      	ldr	r3, [r7, #8]
 8007a9e:	61da      	str	r2, [r3, #28]
 8007aa0:	e07c      	b.n	8007b9c <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8007aa2:	68bb      	ldr	r3, [r7, #8]
 8007aa4:	7c9b      	ldrb	r3, [r3, #18]
 8007aa6:	2b01      	cmp	r3, #1
 8007aa8:	d130      	bne.n	8007b0c <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 8007aaa:	68bb      	ldr	r3, [r7, #8]
 8007aac:	6a1b      	ldr	r3, [r3, #32]
 8007aae:	2bbc      	cmp	r3, #188	@ 0xbc
 8007ab0:	d918      	bls.n	8007ae4 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8007ab2:	68bb      	ldr	r3, [r7, #8]
 8007ab4:	8a9b      	ldrh	r3, [r3, #20]
 8007ab6:	461a      	mov	r2, r3
 8007ab8:	68bb      	ldr	r3, [r7, #8]
 8007aba:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8007abc:	68bb      	ldr	r3, [r7, #8]
 8007abe:	69da      	ldr	r2, [r3, #28]
 8007ac0:	68bb      	ldr	r3, [r7, #8]
 8007ac2:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8007ac4:	68bb      	ldr	r3, [r7, #8]
 8007ac6:	68db      	ldr	r3, [r3, #12]
 8007ac8:	2b01      	cmp	r3, #1
 8007aca:	d003      	beq.n	8007ad4 <USB_HC_StartXfer+0xdc>
 8007acc:	68bb      	ldr	r3, [r7, #8]
 8007ace:	68db      	ldr	r3, [r3, #12]
 8007ad0:	2b02      	cmp	r3, #2
 8007ad2:	d103      	bne.n	8007adc <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8007ad4:	68bb      	ldr	r3, [r7, #8]
 8007ad6:	2202      	movs	r2, #2
 8007ad8:	60da      	str	r2, [r3, #12]
 8007ada:	e05f      	b.n	8007b9c <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8007adc:	68bb      	ldr	r3, [r7, #8]
 8007ade:	2201      	movs	r2, #1
 8007ae0:	60da      	str	r2, [r3, #12]
 8007ae2:	e05b      	b.n	8007b9c <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8007ae4:	68bb      	ldr	r3, [r7, #8]
 8007ae6:	6a1a      	ldr	r2, [r3, #32]
 8007ae8:	68bb      	ldr	r3, [r7, #8]
 8007aea:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8007aec:	68bb      	ldr	r3, [r7, #8]
 8007aee:	68db      	ldr	r3, [r3, #12]
 8007af0:	2b01      	cmp	r3, #1
 8007af2:	d007      	beq.n	8007b04 <USB_HC_StartXfer+0x10c>
 8007af4:	68bb      	ldr	r3, [r7, #8]
 8007af6:	68db      	ldr	r3, [r3, #12]
 8007af8:	2b02      	cmp	r3, #2
 8007afa:	d003      	beq.n	8007b04 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8007afc:	68bb      	ldr	r3, [r7, #8]
 8007afe:	2204      	movs	r2, #4
 8007b00:	60da      	str	r2, [r3, #12]
 8007b02:	e04b      	b.n	8007b9c <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8007b04:	68bb      	ldr	r3, [r7, #8]
 8007b06:	2203      	movs	r2, #3
 8007b08:	60da      	str	r2, [r3, #12]
 8007b0a:	e047      	b.n	8007b9c <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8007b0c:	79fb      	ldrb	r3, [r7, #7]
 8007b0e:	2b01      	cmp	r3, #1
 8007b10:	d10d      	bne.n	8007b2e <USB_HC_StartXfer+0x136>
 8007b12:	68bb      	ldr	r3, [r7, #8]
 8007b14:	6a1b      	ldr	r3, [r3, #32]
 8007b16:	68ba      	ldr	r2, [r7, #8]
 8007b18:	8a92      	ldrh	r2, [r2, #20]
 8007b1a:	4293      	cmp	r3, r2
 8007b1c:	d907      	bls.n	8007b2e <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007b1e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007b20:	68ba      	ldr	r2, [r7, #8]
 8007b22:	8a92      	ldrh	r2, [r2, #20]
 8007b24:	fb03 f202 	mul.w	r2, r3, r2
 8007b28:	68bb      	ldr	r3, [r7, #8]
 8007b2a:	61da      	str	r2, [r3, #28]
 8007b2c:	e036      	b.n	8007b9c <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8007b2e:	68bb      	ldr	r3, [r7, #8]
 8007b30:	6a1a      	ldr	r2, [r3, #32]
 8007b32:	68bb      	ldr	r3, [r7, #8]
 8007b34:	61da      	str	r2, [r3, #28]
 8007b36:	e031      	b.n	8007b9c <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8007b38:	68bb      	ldr	r3, [r7, #8]
 8007b3a:	6a1b      	ldr	r3, [r3, #32]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d018      	beq.n	8007b72 <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8007b40:	68bb      	ldr	r3, [r7, #8]
 8007b42:	6a1b      	ldr	r3, [r3, #32]
 8007b44:	68ba      	ldr	r2, [r7, #8]
 8007b46:	8a92      	ldrh	r2, [r2, #20]
 8007b48:	4413      	add	r3, r2
 8007b4a:	3b01      	subs	r3, #1
 8007b4c:	68ba      	ldr	r2, [r7, #8]
 8007b4e:	8a92      	ldrh	r2, [r2, #20]
 8007b50:	fbb3 f3f2 	udiv	r3, r3, r2
 8007b54:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 8007b56:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8007b58:	8b7b      	ldrh	r3, [r7, #26]
 8007b5a:	429a      	cmp	r2, r3
 8007b5c:	d90b      	bls.n	8007b76 <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 8007b5e:	8b7b      	ldrh	r3, [r7, #26]
 8007b60:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007b62:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007b64:	68ba      	ldr	r2, [r7, #8]
 8007b66:	8a92      	ldrh	r2, [r2, #20]
 8007b68:	fb03 f202 	mul.w	r2, r3, r2
 8007b6c:	68bb      	ldr	r3, [r7, #8]
 8007b6e:	61da      	str	r2, [r3, #28]
 8007b70:	e001      	b.n	8007b76 <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 8007b72:	2301      	movs	r3, #1
 8007b74:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8007b76:	68bb      	ldr	r3, [r7, #8]
 8007b78:	78db      	ldrb	r3, [r3, #3]
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d00a      	beq.n	8007b94 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007b7e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007b80:	68ba      	ldr	r2, [r7, #8]
 8007b82:	8a92      	ldrh	r2, [r2, #20]
 8007b84:	fb03 f202 	mul.w	r2, r3, r2
 8007b88:	68bb      	ldr	r3, [r7, #8]
 8007b8a:	61da      	str	r2, [r3, #28]
 8007b8c:	e006      	b.n	8007b9c <USB_HC_StartXfer+0x1a4>
 8007b8e:	bf00      	nop
 8007b90:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8007b94:	68bb      	ldr	r3, [r7, #8]
 8007b96:	6a1a      	ldr	r2, [r3, #32]
 8007b98:	68bb      	ldr	r3, [r7, #8]
 8007b9a:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007b9c:	68bb      	ldr	r3, [r7, #8]
 8007b9e:	69db      	ldr	r3, [r3, #28]
 8007ba0:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007ba4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007ba6:	04d9      	lsls	r1, r3, #19
 8007ba8:	4ba3      	ldr	r3, [pc, #652]	@ (8007e38 <USB_HC_StartXfer+0x440>)
 8007baa:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007bac:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8007bae:	68bb      	ldr	r3, [r7, #8]
 8007bb0:	7d9b      	ldrb	r3, [r3, #22]
 8007bb2:	075b      	lsls	r3, r3, #29
 8007bb4:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007bb8:	69f9      	ldr	r1, [r7, #28]
 8007bba:	0148      	lsls	r0, r1, #5
 8007bbc:	6a39      	ldr	r1, [r7, #32]
 8007bbe:	4401      	add	r1, r0
 8007bc0:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007bc4:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007bc6:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8007bc8:	79fb      	ldrb	r3, [r7, #7]
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d009      	beq.n	8007be2 <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8007bce:	68bb      	ldr	r3, [r7, #8]
 8007bd0:	6999      	ldr	r1, [r3, #24]
 8007bd2:	69fb      	ldr	r3, [r7, #28]
 8007bd4:	015a      	lsls	r2, r3, #5
 8007bd6:	6a3b      	ldr	r3, [r7, #32]
 8007bd8:	4413      	add	r3, r2
 8007bda:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007bde:	460a      	mov	r2, r1
 8007be0:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8007be2:	6a3b      	ldr	r3, [r7, #32]
 8007be4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007be8:	689b      	ldr	r3, [r3, #8]
 8007bea:	f003 0301 	and.w	r3, r3, #1
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	bf0c      	ite	eq
 8007bf2:	2301      	moveq	r3, #1
 8007bf4:	2300      	movne	r3, #0
 8007bf6:	b2db      	uxtb	r3, r3
 8007bf8:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8007bfa:	69fb      	ldr	r3, [r7, #28]
 8007bfc:	015a      	lsls	r2, r3, #5
 8007bfe:	6a3b      	ldr	r3, [r7, #32]
 8007c00:	4413      	add	r3, r2
 8007c02:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	69fa      	ldr	r2, [r7, #28]
 8007c0a:	0151      	lsls	r1, r2, #5
 8007c0c:	6a3a      	ldr	r2, [r7, #32]
 8007c0e:	440a      	add	r2, r1
 8007c10:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007c14:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007c18:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8007c1a:	69fb      	ldr	r3, [r7, #28]
 8007c1c:	015a      	lsls	r2, r3, #5
 8007c1e:	6a3b      	ldr	r3, [r7, #32]
 8007c20:	4413      	add	r3, r2
 8007c22:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c26:	681a      	ldr	r2, [r3, #0]
 8007c28:	7e7b      	ldrb	r3, [r7, #25]
 8007c2a:	075b      	lsls	r3, r3, #29
 8007c2c:	69f9      	ldr	r1, [r7, #28]
 8007c2e:	0148      	lsls	r0, r1, #5
 8007c30:	6a39      	ldr	r1, [r7, #32]
 8007c32:	4401      	add	r1, r0
 8007c34:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8007c38:	4313      	orrs	r3, r2
 8007c3a:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8007c3c:	68bb      	ldr	r3, [r7, #8]
 8007c3e:	799b      	ldrb	r3, [r3, #6]
 8007c40:	2b01      	cmp	r3, #1
 8007c42:	f040 80c3 	bne.w	8007dcc <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007c46:	68bb      	ldr	r3, [r7, #8]
 8007c48:	7c5b      	ldrb	r3, [r3, #17]
 8007c4a:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8007c4c:	68ba      	ldr	r2, [r7, #8]
 8007c4e:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007c50:	4313      	orrs	r3, r2
 8007c52:	69fa      	ldr	r2, [r7, #28]
 8007c54:	0151      	lsls	r1, r2, #5
 8007c56:	6a3a      	ldr	r2, [r7, #32]
 8007c58:	440a      	add	r2, r1
 8007c5a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8007c5e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007c62:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8007c64:	69fb      	ldr	r3, [r7, #28]
 8007c66:	015a      	lsls	r2, r3, #5
 8007c68:	6a3b      	ldr	r3, [r7, #32]
 8007c6a:	4413      	add	r3, r2
 8007c6c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c70:	68db      	ldr	r3, [r3, #12]
 8007c72:	69fa      	ldr	r2, [r7, #28]
 8007c74:	0151      	lsls	r1, r2, #5
 8007c76:	6a3a      	ldr	r2, [r7, #32]
 8007c78:	440a      	add	r2, r1
 8007c7a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007c7e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8007c82:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8007c84:	68bb      	ldr	r3, [r7, #8]
 8007c86:	79db      	ldrb	r3, [r3, #7]
 8007c88:	2b01      	cmp	r3, #1
 8007c8a:	d123      	bne.n	8007cd4 <USB_HC_StartXfer+0x2dc>
 8007c8c:	68bb      	ldr	r3, [r7, #8]
 8007c8e:	78db      	ldrb	r3, [r3, #3]
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d11f      	bne.n	8007cd4 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8007c94:	69fb      	ldr	r3, [r7, #28]
 8007c96:	015a      	lsls	r2, r3, #5
 8007c98:	6a3b      	ldr	r3, [r7, #32]
 8007c9a:	4413      	add	r3, r2
 8007c9c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ca0:	685b      	ldr	r3, [r3, #4]
 8007ca2:	69fa      	ldr	r2, [r7, #28]
 8007ca4:	0151      	lsls	r1, r2, #5
 8007ca6:	6a3a      	ldr	r2, [r7, #32]
 8007ca8:	440a      	add	r2, r1
 8007caa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007cae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007cb2:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8007cb4:	69fb      	ldr	r3, [r7, #28]
 8007cb6:	015a      	lsls	r2, r3, #5
 8007cb8:	6a3b      	ldr	r3, [r7, #32]
 8007cba:	4413      	add	r3, r2
 8007cbc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007cc0:	68db      	ldr	r3, [r3, #12]
 8007cc2:	69fa      	ldr	r2, [r7, #28]
 8007cc4:	0151      	lsls	r1, r2, #5
 8007cc6:	6a3a      	ldr	r2, [r7, #32]
 8007cc8:	440a      	add	r2, r1
 8007cca:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007cce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007cd2:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8007cd4:	68bb      	ldr	r3, [r7, #8]
 8007cd6:	7c9b      	ldrb	r3, [r3, #18]
 8007cd8:	2b01      	cmp	r3, #1
 8007cda:	d003      	beq.n	8007ce4 <USB_HC_StartXfer+0x2ec>
 8007cdc:	68bb      	ldr	r3, [r7, #8]
 8007cde:	7c9b      	ldrb	r3, [r3, #18]
 8007ce0:	2b03      	cmp	r3, #3
 8007ce2:	d117      	bne.n	8007d14 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8007ce4:	68bb      	ldr	r3, [r7, #8]
 8007ce6:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8007ce8:	2b01      	cmp	r3, #1
 8007cea:	d113      	bne.n	8007d14 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8007cec:	68bb      	ldr	r3, [r7, #8]
 8007cee:	78db      	ldrb	r3, [r3, #3]
 8007cf0:	2b01      	cmp	r3, #1
 8007cf2:	d10f      	bne.n	8007d14 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8007cf4:	69fb      	ldr	r3, [r7, #28]
 8007cf6:	015a      	lsls	r2, r3, #5
 8007cf8:	6a3b      	ldr	r3, [r7, #32]
 8007cfa:	4413      	add	r3, r2
 8007cfc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d00:	685b      	ldr	r3, [r3, #4]
 8007d02:	69fa      	ldr	r2, [r7, #28]
 8007d04:	0151      	lsls	r1, r2, #5
 8007d06:	6a3a      	ldr	r2, [r7, #32]
 8007d08:	440a      	add	r2, r1
 8007d0a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007d0e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007d12:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8007d14:	68bb      	ldr	r3, [r7, #8]
 8007d16:	7c9b      	ldrb	r3, [r3, #18]
 8007d18:	2b01      	cmp	r3, #1
 8007d1a:	d162      	bne.n	8007de2 <USB_HC_StartXfer+0x3ea>
 8007d1c:	68bb      	ldr	r3, [r7, #8]
 8007d1e:	78db      	ldrb	r3, [r3, #3]
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d15e      	bne.n	8007de2 <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8007d24:	68bb      	ldr	r3, [r7, #8]
 8007d26:	68db      	ldr	r3, [r3, #12]
 8007d28:	3b01      	subs	r3, #1
 8007d2a:	2b03      	cmp	r3, #3
 8007d2c:	d858      	bhi.n	8007de0 <USB_HC_StartXfer+0x3e8>
 8007d2e:	a201      	add	r2, pc, #4	@ (adr r2, 8007d34 <USB_HC_StartXfer+0x33c>)
 8007d30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d34:	08007d45 	.word	0x08007d45
 8007d38:	08007d67 	.word	0x08007d67
 8007d3c:	08007d89 	.word	0x08007d89
 8007d40:	08007dab 	.word	0x08007dab
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8007d44:	69fb      	ldr	r3, [r7, #28]
 8007d46:	015a      	lsls	r2, r3, #5
 8007d48:	6a3b      	ldr	r3, [r7, #32]
 8007d4a:	4413      	add	r3, r2
 8007d4c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d50:	685b      	ldr	r3, [r3, #4]
 8007d52:	69fa      	ldr	r2, [r7, #28]
 8007d54:	0151      	lsls	r1, r2, #5
 8007d56:	6a3a      	ldr	r2, [r7, #32]
 8007d58:	440a      	add	r2, r1
 8007d5a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007d5e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007d62:	6053      	str	r3, [r2, #4]
          break;
 8007d64:	e03d      	b.n	8007de2 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 8007d66:	69fb      	ldr	r3, [r7, #28]
 8007d68:	015a      	lsls	r2, r3, #5
 8007d6a:	6a3b      	ldr	r3, [r7, #32]
 8007d6c:	4413      	add	r3, r2
 8007d6e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d72:	685b      	ldr	r3, [r3, #4]
 8007d74:	69fa      	ldr	r2, [r7, #28]
 8007d76:	0151      	lsls	r1, r2, #5
 8007d78:	6a3a      	ldr	r2, [r7, #32]
 8007d7a:	440a      	add	r2, r1
 8007d7c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007d80:	f043 030e 	orr.w	r3, r3, #14
 8007d84:	6053      	str	r3, [r2, #4]
          break;
 8007d86:	e02c      	b.n	8007de2 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8007d88:	69fb      	ldr	r3, [r7, #28]
 8007d8a:	015a      	lsls	r2, r3, #5
 8007d8c:	6a3b      	ldr	r3, [r7, #32]
 8007d8e:	4413      	add	r3, r2
 8007d90:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d94:	685b      	ldr	r3, [r3, #4]
 8007d96:	69fa      	ldr	r2, [r7, #28]
 8007d98:	0151      	lsls	r1, r2, #5
 8007d9a:	6a3a      	ldr	r2, [r7, #32]
 8007d9c:	440a      	add	r2, r1
 8007d9e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007da2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007da6:	6053      	str	r3, [r2, #4]
          break;
 8007da8:	e01b      	b.n	8007de2 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 8007daa:	69fb      	ldr	r3, [r7, #28]
 8007dac:	015a      	lsls	r2, r3, #5
 8007dae:	6a3b      	ldr	r3, [r7, #32]
 8007db0:	4413      	add	r3, r2
 8007db2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007db6:	685b      	ldr	r3, [r3, #4]
 8007db8:	69fa      	ldr	r2, [r7, #28]
 8007dba:	0151      	lsls	r1, r2, #5
 8007dbc:	6a3a      	ldr	r2, [r7, #32]
 8007dbe:	440a      	add	r2, r1
 8007dc0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007dc4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007dc8:	6053      	str	r3, [r2, #4]
          break;
 8007dca:	e00a      	b.n	8007de2 <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8007dcc:	69fb      	ldr	r3, [r7, #28]
 8007dce:	015a      	lsls	r2, r3, #5
 8007dd0:	6a3b      	ldr	r3, [r7, #32]
 8007dd2:	4413      	add	r3, r2
 8007dd4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007dd8:	461a      	mov	r2, r3
 8007dda:	2300      	movs	r3, #0
 8007ddc:	6053      	str	r3, [r2, #4]
 8007dde:	e000      	b.n	8007de2 <USB_HC_StartXfer+0x3ea>
          break;
 8007de0:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8007de2:	69fb      	ldr	r3, [r7, #28]
 8007de4:	015a      	lsls	r2, r3, #5
 8007de6:	6a3b      	ldr	r3, [r7, #32]
 8007de8:	4413      	add	r3, r2
 8007dea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007df2:	693b      	ldr	r3, [r7, #16]
 8007df4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007df8:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8007dfa:	68bb      	ldr	r3, [r7, #8]
 8007dfc:	78db      	ldrb	r3, [r3, #3]
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d004      	beq.n	8007e0c <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8007e02:	693b      	ldr	r3, [r7, #16]
 8007e04:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007e08:	613b      	str	r3, [r7, #16]
 8007e0a:	e003      	b.n	8007e14 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8007e0c:	693b      	ldr	r3, [r7, #16]
 8007e0e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007e12:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007e14:	693b      	ldr	r3, [r7, #16]
 8007e16:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007e1a:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8007e1c:	69fb      	ldr	r3, [r7, #28]
 8007e1e:	015a      	lsls	r2, r3, #5
 8007e20:	6a3b      	ldr	r3, [r7, #32]
 8007e22:	4413      	add	r3, r2
 8007e24:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007e28:	461a      	mov	r2, r3
 8007e2a:	693b      	ldr	r3, [r7, #16]
 8007e2c:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8007e2e:	79fb      	ldrb	r3, [r7, #7]
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d003      	beq.n	8007e3c <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 8007e34:	2300      	movs	r3, #0
 8007e36:	e055      	b.n	8007ee4 <USB_HC_StartXfer+0x4ec>
 8007e38:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8007e3c:	68bb      	ldr	r3, [r7, #8]
 8007e3e:	78db      	ldrb	r3, [r3, #3]
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d14e      	bne.n	8007ee2 <USB_HC_StartXfer+0x4ea>
 8007e44:	68bb      	ldr	r3, [r7, #8]
 8007e46:	6a1b      	ldr	r3, [r3, #32]
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d04a      	beq.n	8007ee2 <USB_HC_StartXfer+0x4ea>
 8007e4c:	68bb      	ldr	r3, [r7, #8]
 8007e4e:	79db      	ldrb	r3, [r3, #7]
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d146      	bne.n	8007ee2 <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 8007e54:	68bb      	ldr	r3, [r7, #8]
 8007e56:	7c9b      	ldrb	r3, [r3, #18]
 8007e58:	2b03      	cmp	r3, #3
 8007e5a:	d831      	bhi.n	8007ec0 <USB_HC_StartXfer+0x4c8>
 8007e5c:	a201      	add	r2, pc, #4	@ (adr r2, 8007e64 <USB_HC_StartXfer+0x46c>)
 8007e5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e62:	bf00      	nop
 8007e64:	08007e75 	.word	0x08007e75
 8007e68:	08007e99 	.word	0x08007e99
 8007e6c:	08007e75 	.word	0x08007e75
 8007e70:	08007e99 	.word	0x08007e99
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8007e74:	68bb      	ldr	r3, [r7, #8]
 8007e76:	6a1b      	ldr	r3, [r3, #32]
 8007e78:	3303      	adds	r3, #3
 8007e7a:	089b      	lsrs	r3, r3, #2
 8007e7c:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8007e7e:	8afa      	ldrh	r2, [r7, #22]
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e84:	b29b      	uxth	r3, r3
 8007e86:	429a      	cmp	r2, r3
 8007e88:	d91c      	bls.n	8007ec4 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	699b      	ldr	r3, [r3, #24]
 8007e8e:	f043 0220 	orr.w	r2, r3, #32
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	619a      	str	r2, [r3, #24]
        }
        break;
 8007e96:	e015      	b.n	8007ec4 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8007e98:	68bb      	ldr	r3, [r7, #8]
 8007e9a:	6a1b      	ldr	r3, [r3, #32]
 8007e9c:	3303      	adds	r3, #3
 8007e9e:	089b      	lsrs	r3, r3, #2
 8007ea0:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8007ea2:	8afa      	ldrh	r2, [r7, #22]
 8007ea4:	6a3b      	ldr	r3, [r7, #32]
 8007ea6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007eaa:	691b      	ldr	r3, [r3, #16]
 8007eac:	b29b      	uxth	r3, r3
 8007eae:	429a      	cmp	r2, r3
 8007eb0:	d90a      	bls.n	8007ec8 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	699b      	ldr	r3, [r3, #24]
 8007eb6:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	619a      	str	r2, [r3, #24]
        }
        break;
 8007ebe:	e003      	b.n	8007ec8 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 8007ec0:	bf00      	nop
 8007ec2:	e002      	b.n	8007eca <USB_HC_StartXfer+0x4d2>
        break;
 8007ec4:	bf00      	nop
 8007ec6:	e000      	b.n	8007eca <USB_HC_StartXfer+0x4d2>
        break;
 8007ec8:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8007eca:	68bb      	ldr	r3, [r7, #8]
 8007ecc:	6999      	ldr	r1, [r3, #24]
 8007ece:	68bb      	ldr	r3, [r7, #8]
 8007ed0:	785a      	ldrb	r2, [r3, #1]
 8007ed2:	68bb      	ldr	r3, [r7, #8]
 8007ed4:	6a1b      	ldr	r3, [r3, #32]
 8007ed6:	b29b      	uxth	r3, r3
 8007ed8:	2000      	movs	r0, #0
 8007eda:	9000      	str	r0, [sp, #0]
 8007edc:	68f8      	ldr	r0, [r7, #12]
 8007ede:	f7ff f9c9 	bl	8007274 <USB_WritePacket>
  }

  return HAL_OK;
 8007ee2:	2300      	movs	r3, #0
}
 8007ee4:	4618      	mov	r0, r3
 8007ee6:	3728      	adds	r7, #40	@ 0x28
 8007ee8:	46bd      	mov	sp, r7
 8007eea:	bd80      	pop	{r7, pc}

08007eec <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007eec:	b480      	push	{r7}
 8007eee:	b085      	sub	sp, #20
 8007ef0:	af00      	add	r7, sp, #0
 8007ef2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007efe:	695b      	ldr	r3, [r3, #20]
 8007f00:	b29b      	uxth	r3, r3
}
 8007f02:	4618      	mov	r0, r3
 8007f04:	3714      	adds	r7, #20
 8007f06:	46bd      	mov	sp, r7
 8007f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f0c:	4770      	bx	lr

08007f0e <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8007f0e:	b480      	push	{r7}
 8007f10:	b089      	sub	sp, #36	@ 0x24
 8007f12:	af00      	add	r7, sp, #0
 8007f14:	6078      	str	r0, [r7, #4]
 8007f16:	460b      	mov	r3, r1
 8007f18:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8007f1e:	78fb      	ldrb	r3, [r7, #3]
 8007f20:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8007f22:	2300      	movs	r3, #0
 8007f24:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8007f26:	69bb      	ldr	r3, [r7, #24]
 8007f28:	015a      	lsls	r2, r3, #5
 8007f2a:	69fb      	ldr	r3, [r7, #28]
 8007f2c:	4413      	add	r3, r2
 8007f2e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	0c9b      	lsrs	r3, r3, #18
 8007f36:	f003 0303 	and.w	r3, r3, #3
 8007f3a:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8007f3c:	69bb      	ldr	r3, [r7, #24]
 8007f3e:	015a      	lsls	r2, r3, #5
 8007f40:	69fb      	ldr	r3, [r7, #28]
 8007f42:	4413      	add	r3, r2
 8007f44:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	0fdb      	lsrs	r3, r3, #31
 8007f4c:	f003 0301 	and.w	r3, r3, #1
 8007f50:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8007f52:	69bb      	ldr	r3, [r7, #24]
 8007f54:	015a      	lsls	r2, r3, #5
 8007f56:	69fb      	ldr	r3, [r7, #28]
 8007f58:	4413      	add	r3, r2
 8007f5a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007f5e:	685b      	ldr	r3, [r3, #4]
 8007f60:	0fdb      	lsrs	r3, r3, #31
 8007f62:	f003 0301 	and.w	r3, r3, #1
 8007f66:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	689b      	ldr	r3, [r3, #8]
 8007f6c:	f003 0320 	and.w	r3, r3, #32
 8007f70:	2b20      	cmp	r3, #32
 8007f72:	d10d      	bne.n	8007f90 <USB_HC_Halt+0x82>
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d10a      	bne.n	8007f90 <USB_HC_Halt+0x82>
 8007f7a:	693b      	ldr	r3, [r7, #16]
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d005      	beq.n	8007f8c <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8007f80:	697b      	ldr	r3, [r7, #20]
 8007f82:	2b01      	cmp	r3, #1
 8007f84:	d002      	beq.n	8007f8c <USB_HC_Halt+0x7e>
 8007f86:	697b      	ldr	r3, [r7, #20]
 8007f88:	2b03      	cmp	r3, #3
 8007f8a:	d101      	bne.n	8007f90 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8007f8c:	2300      	movs	r3, #0
 8007f8e:	e0d8      	b.n	8008142 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8007f90:	697b      	ldr	r3, [r7, #20]
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d002      	beq.n	8007f9c <USB_HC_Halt+0x8e>
 8007f96:	697b      	ldr	r3, [r7, #20]
 8007f98:	2b02      	cmp	r3, #2
 8007f9a:	d173      	bne.n	8008084 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8007f9c:	69bb      	ldr	r3, [r7, #24]
 8007f9e:	015a      	lsls	r2, r3, #5
 8007fa0:	69fb      	ldr	r3, [r7, #28]
 8007fa2:	4413      	add	r3, r2
 8007fa4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	69ba      	ldr	r2, [r7, #24]
 8007fac:	0151      	lsls	r1, r2, #5
 8007fae:	69fa      	ldr	r2, [r7, #28]
 8007fb0:	440a      	add	r2, r1
 8007fb2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007fb6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007fba:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	689b      	ldr	r3, [r3, #8]
 8007fc0:	f003 0320 	and.w	r3, r3, #32
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d14a      	bne.n	800805e <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fcc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d133      	bne.n	800803c <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8007fd4:	69bb      	ldr	r3, [r7, #24]
 8007fd6:	015a      	lsls	r2, r3, #5
 8007fd8:	69fb      	ldr	r3, [r7, #28]
 8007fda:	4413      	add	r3, r2
 8007fdc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	69ba      	ldr	r2, [r7, #24]
 8007fe4:	0151      	lsls	r1, r2, #5
 8007fe6:	69fa      	ldr	r2, [r7, #28]
 8007fe8:	440a      	add	r2, r1
 8007fea:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007fee:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007ff2:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007ff4:	69bb      	ldr	r3, [r7, #24]
 8007ff6:	015a      	lsls	r2, r3, #5
 8007ff8:	69fb      	ldr	r3, [r7, #28]
 8007ffa:	4413      	add	r3, r2
 8007ffc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	69ba      	ldr	r2, [r7, #24]
 8008004:	0151      	lsls	r1, r2, #5
 8008006:	69fa      	ldr	r2, [r7, #28]
 8008008:	440a      	add	r2, r1
 800800a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800800e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008012:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8008014:	68bb      	ldr	r3, [r7, #8]
 8008016:	3301      	adds	r3, #1
 8008018:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 800801a:	68bb      	ldr	r3, [r7, #8]
 800801c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008020:	d82e      	bhi.n	8008080 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008022:	69bb      	ldr	r3, [r7, #24]
 8008024:	015a      	lsls	r2, r3, #5
 8008026:	69fb      	ldr	r3, [r7, #28]
 8008028:	4413      	add	r3, r2
 800802a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008034:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008038:	d0ec      	beq.n	8008014 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800803a:	e081      	b.n	8008140 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800803c:	69bb      	ldr	r3, [r7, #24]
 800803e:	015a      	lsls	r2, r3, #5
 8008040:	69fb      	ldr	r3, [r7, #28]
 8008042:	4413      	add	r3, r2
 8008044:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	69ba      	ldr	r2, [r7, #24]
 800804c:	0151      	lsls	r1, r2, #5
 800804e:	69fa      	ldr	r2, [r7, #28]
 8008050:	440a      	add	r2, r1
 8008052:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008056:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800805a:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800805c:	e070      	b.n	8008140 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800805e:	69bb      	ldr	r3, [r7, #24]
 8008060:	015a      	lsls	r2, r3, #5
 8008062:	69fb      	ldr	r3, [r7, #28]
 8008064:	4413      	add	r3, r2
 8008066:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	69ba      	ldr	r2, [r7, #24]
 800806e:	0151      	lsls	r1, r2, #5
 8008070:	69fa      	ldr	r2, [r7, #28]
 8008072:	440a      	add	r2, r1
 8008074:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008078:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800807c:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800807e:	e05f      	b.n	8008140 <USB_HC_Halt+0x232>
            break;
 8008080:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008082:	e05d      	b.n	8008140 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008084:	69bb      	ldr	r3, [r7, #24]
 8008086:	015a      	lsls	r2, r3, #5
 8008088:	69fb      	ldr	r3, [r7, #28]
 800808a:	4413      	add	r3, r2
 800808c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	69ba      	ldr	r2, [r7, #24]
 8008094:	0151      	lsls	r1, r2, #5
 8008096:	69fa      	ldr	r2, [r7, #28]
 8008098:	440a      	add	r2, r1
 800809a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800809e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80080a2:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 80080a4:	69fb      	ldr	r3, [r7, #28]
 80080a6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80080aa:	691b      	ldr	r3, [r3, #16]
 80080ac:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d133      	bne.n	800811c <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80080b4:	69bb      	ldr	r3, [r7, #24]
 80080b6:	015a      	lsls	r2, r3, #5
 80080b8:	69fb      	ldr	r3, [r7, #28]
 80080ba:	4413      	add	r3, r2
 80080bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	69ba      	ldr	r2, [r7, #24]
 80080c4:	0151      	lsls	r1, r2, #5
 80080c6:	69fa      	ldr	r2, [r7, #28]
 80080c8:	440a      	add	r2, r1
 80080ca:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80080ce:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80080d2:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80080d4:	69bb      	ldr	r3, [r7, #24]
 80080d6:	015a      	lsls	r2, r3, #5
 80080d8:	69fb      	ldr	r3, [r7, #28]
 80080da:	4413      	add	r3, r2
 80080dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	69ba      	ldr	r2, [r7, #24]
 80080e4:	0151      	lsls	r1, r2, #5
 80080e6:	69fa      	ldr	r2, [r7, #28]
 80080e8:	440a      	add	r2, r1
 80080ea:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80080ee:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80080f2:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 80080f4:	68bb      	ldr	r3, [r7, #8]
 80080f6:	3301      	adds	r3, #1
 80080f8:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 80080fa:	68bb      	ldr	r3, [r7, #8]
 80080fc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008100:	d81d      	bhi.n	800813e <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008102:	69bb      	ldr	r3, [r7, #24]
 8008104:	015a      	lsls	r2, r3, #5
 8008106:	69fb      	ldr	r3, [r7, #28]
 8008108:	4413      	add	r3, r2
 800810a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008114:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008118:	d0ec      	beq.n	80080f4 <USB_HC_Halt+0x1e6>
 800811a:	e011      	b.n	8008140 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800811c:	69bb      	ldr	r3, [r7, #24]
 800811e:	015a      	lsls	r2, r3, #5
 8008120:	69fb      	ldr	r3, [r7, #28]
 8008122:	4413      	add	r3, r2
 8008124:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	69ba      	ldr	r2, [r7, #24]
 800812c:	0151      	lsls	r1, r2, #5
 800812e:	69fa      	ldr	r2, [r7, #28]
 8008130:	440a      	add	r2, r1
 8008132:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008136:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800813a:	6013      	str	r3, [r2, #0]
 800813c:	e000      	b.n	8008140 <USB_HC_Halt+0x232>
          break;
 800813e:	bf00      	nop
    }
  }

  return HAL_OK;
 8008140:	2300      	movs	r3, #0
}
 8008142:	4618      	mov	r0, r3
 8008144:	3724      	adds	r7, #36	@ 0x24
 8008146:	46bd      	mov	sp, r7
 8008148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800814c:	4770      	bx	lr
	...

08008150 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8008150:	b480      	push	{r7}
 8008152:	b087      	sub	sp, #28
 8008154:	af00      	add	r7, sp, #0
 8008156:	6078      	str	r0, [r7, #4]
 8008158:	460b      	mov	r3, r1
 800815a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8008160:	78fb      	ldrb	r3, [r7, #3]
 8008162:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8008164:	2301      	movs	r3, #1
 8008166:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	04da      	lsls	r2, r3, #19
 800816c:	4b15      	ldr	r3, [pc, #84]	@ (80081c4 <USB_DoPing+0x74>)
 800816e:	4013      	ands	r3, r2
 8008170:	693a      	ldr	r2, [r7, #16]
 8008172:	0151      	lsls	r1, r2, #5
 8008174:	697a      	ldr	r2, [r7, #20]
 8008176:	440a      	add	r2, r1
 8008178:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800817c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008180:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8008182:	693b      	ldr	r3, [r7, #16]
 8008184:	015a      	lsls	r2, r3, #5
 8008186:	697b      	ldr	r3, [r7, #20]
 8008188:	4413      	add	r3, r2
 800818a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008192:	68bb      	ldr	r3, [r7, #8]
 8008194:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008198:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800819a:	68bb      	ldr	r3, [r7, #8]
 800819c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80081a0:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 80081a2:	693b      	ldr	r3, [r7, #16]
 80081a4:	015a      	lsls	r2, r3, #5
 80081a6:	697b      	ldr	r3, [r7, #20]
 80081a8:	4413      	add	r3, r2
 80081aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80081ae:	461a      	mov	r2, r3
 80081b0:	68bb      	ldr	r3, [r7, #8]
 80081b2:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80081b4:	2300      	movs	r3, #0
}
 80081b6:	4618      	mov	r0, r3
 80081b8:	371c      	adds	r7, #28
 80081ba:	46bd      	mov	sp, r7
 80081bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c0:	4770      	bx	lr
 80081c2:	bf00      	nop
 80081c4:	1ff80000 	.word	0x1ff80000

080081c8 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 80081c8:	b580      	push	{r7, lr}
 80081ca:	b088      	sub	sp, #32
 80081cc:	af00      	add	r7, sp, #0
 80081ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 80081d0:	2300      	movs	r3, #0
 80081d2:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 80081d8:	2300      	movs	r3, #0
 80081da:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 80081dc:	6878      	ldr	r0, [r7, #4]
 80081de:	f7fe ff8c 	bl	80070fa <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80081e2:	2110      	movs	r1, #16
 80081e4:	6878      	ldr	r0, [r7, #4]
 80081e6:	f7fe ffe5 	bl	80071b4 <USB_FlushTxFifo>
 80081ea:	4603      	mov	r3, r0
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d001      	beq.n	80081f4 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 80081f0:	2301      	movs	r3, #1
 80081f2:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80081f4:	6878      	ldr	r0, [r7, #4]
 80081f6:	f7ff f80f 	bl	8007218 <USB_FlushRxFifo>
 80081fa:	4603      	mov	r3, r0
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d001      	beq.n	8008204 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8008200:	2301      	movs	r3, #1
 8008202:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8008204:	2300      	movs	r3, #0
 8008206:	61bb      	str	r3, [r7, #24]
 8008208:	e01f      	b.n	800824a <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 800820a:	69bb      	ldr	r3, [r7, #24]
 800820c:	015a      	lsls	r2, r3, #5
 800820e:	697b      	ldr	r3, [r7, #20]
 8008210:	4413      	add	r3, r2
 8008212:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800821a:	693b      	ldr	r3, [r7, #16]
 800821c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008220:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8008222:	693b      	ldr	r3, [r7, #16]
 8008224:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008228:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800822a:	693b      	ldr	r3, [r7, #16]
 800822c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008230:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8008232:	69bb      	ldr	r3, [r7, #24]
 8008234:	015a      	lsls	r2, r3, #5
 8008236:	697b      	ldr	r3, [r7, #20]
 8008238:	4413      	add	r3, r2
 800823a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800823e:	461a      	mov	r2, r3
 8008240:	693b      	ldr	r3, [r7, #16]
 8008242:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8008244:	69bb      	ldr	r3, [r7, #24]
 8008246:	3301      	adds	r3, #1
 8008248:	61bb      	str	r3, [r7, #24]
 800824a:	69bb      	ldr	r3, [r7, #24]
 800824c:	2b0f      	cmp	r3, #15
 800824e:	d9dc      	bls.n	800820a <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8008250:	2300      	movs	r3, #0
 8008252:	61bb      	str	r3, [r7, #24]
 8008254:	e034      	b.n	80082c0 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8008256:	69bb      	ldr	r3, [r7, #24]
 8008258:	015a      	lsls	r2, r3, #5
 800825a:	697b      	ldr	r3, [r7, #20]
 800825c:	4413      	add	r3, r2
 800825e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8008266:	693b      	ldr	r3, [r7, #16]
 8008268:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800826c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800826e:	693b      	ldr	r3, [r7, #16]
 8008270:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008274:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8008276:	693b      	ldr	r3, [r7, #16]
 8008278:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800827c:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800827e:	69bb      	ldr	r3, [r7, #24]
 8008280:	015a      	lsls	r2, r3, #5
 8008282:	697b      	ldr	r3, [r7, #20]
 8008284:	4413      	add	r3, r2
 8008286:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800828a:	461a      	mov	r2, r3
 800828c:	693b      	ldr	r3, [r7, #16]
 800828e:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	3301      	adds	r3, #1
 8008294:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800829c:	d80c      	bhi.n	80082b8 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800829e:	69bb      	ldr	r3, [r7, #24]
 80082a0:	015a      	lsls	r2, r3, #5
 80082a2:	697b      	ldr	r3, [r7, #20]
 80082a4:	4413      	add	r3, r2
 80082a6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80082b0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80082b4:	d0ec      	beq.n	8008290 <USB_StopHost+0xc8>
 80082b6:	e000      	b.n	80082ba <USB_StopHost+0xf2>
        break;
 80082b8:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 80082ba:	69bb      	ldr	r3, [r7, #24]
 80082bc:	3301      	adds	r3, #1
 80082be:	61bb      	str	r3, [r7, #24]
 80082c0:	69bb      	ldr	r3, [r7, #24]
 80082c2:	2b0f      	cmp	r3, #15
 80082c4:	d9c7      	bls.n	8008256 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 80082c6:	697b      	ldr	r3, [r7, #20]
 80082c8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80082cc:	461a      	mov	r2, r3
 80082ce:	f04f 33ff 	mov.w	r3, #4294967295
 80082d2:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	f04f 32ff 	mov.w	r2, #4294967295
 80082da:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 80082dc:	6878      	ldr	r0, [r7, #4]
 80082de:	f7fe fefb 	bl	80070d8 <USB_EnableGlobalInt>

  return ret;
 80082e2:	7ffb      	ldrb	r3, [r7, #31]
}
 80082e4:	4618      	mov	r0, r3
 80082e6:	3720      	adds	r7, #32
 80082e8:	46bd      	mov	sp, r7
 80082ea:	bd80      	pop	{r7, pc}

080082ec <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 80082ec:	b590      	push	{r4, r7, lr}
 80082ee:	b089      	sub	sp, #36	@ 0x24
 80082f0:	af04      	add	r7, sp, #16
 80082f2:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 80082f4:	2301      	movs	r3, #1
 80082f6:	2202      	movs	r2, #2
 80082f8:	2102      	movs	r1, #2
 80082fa:	6878      	ldr	r0, [r7, #4]
 80082fc:	f000 fc85 	bl	8008c0a <USBH_FindInterface>
 8008300:	4603      	mov	r3, r0
 8008302:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8008304:	7bfb      	ldrb	r3, [r7, #15]
 8008306:	2bff      	cmp	r3, #255	@ 0xff
 8008308:	d002      	beq.n	8008310 <USBH_CDC_InterfaceInit+0x24>
 800830a:	7bfb      	ldrb	r3, [r7, #15]
 800830c:	2b01      	cmp	r3, #1
 800830e:	d901      	bls.n	8008314 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8008310:	2302      	movs	r3, #2
 8008312:	e13d      	b.n	8008590 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8008314:	7bfb      	ldrb	r3, [r7, #15]
 8008316:	4619      	mov	r1, r3
 8008318:	6878      	ldr	r0, [r7, #4]
 800831a:	f000 fc5a 	bl	8008bd2 <USBH_SelectInterface>
 800831e:	4603      	mov	r3, r0
 8008320:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8008322:	7bbb      	ldrb	r3, [r7, #14]
 8008324:	2b00      	cmp	r3, #0
 8008326:	d001      	beq.n	800832c <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8008328:	2302      	movs	r3, #2
 800832a:	e131      	b.n	8008590 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 8008332:	2050      	movs	r0, #80	@ 0x50
 8008334:	f002 fb64 	bl	800aa00 <malloc>
 8008338:	4603      	mov	r3, r0
 800833a:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008342:	69db      	ldr	r3, [r3, #28]
 8008344:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8008346:	68bb      	ldr	r3, [r7, #8]
 8008348:	2b00      	cmp	r3, #0
 800834a:	d101      	bne.n	8008350 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 800834c:	2302      	movs	r3, #2
 800834e:	e11f      	b.n	8008590 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8008350:	2250      	movs	r2, #80	@ 0x50
 8008352:	2100      	movs	r1, #0
 8008354:	68b8      	ldr	r0, [r7, #8]
 8008356:	f002 fc11 	bl	800ab7c <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800835a:	7bfb      	ldrb	r3, [r7, #15]
 800835c:	687a      	ldr	r2, [r7, #4]
 800835e:	211a      	movs	r1, #26
 8008360:	fb01 f303 	mul.w	r3, r1, r3
 8008364:	4413      	add	r3, r2
 8008366:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800836a:	781b      	ldrb	r3, [r3, #0]
 800836c:	b25b      	sxtb	r3, r3
 800836e:	2b00      	cmp	r3, #0
 8008370:	da15      	bge.n	800839e <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008372:	7bfb      	ldrb	r3, [r7, #15]
 8008374:	687a      	ldr	r2, [r7, #4]
 8008376:	211a      	movs	r1, #26
 8008378:	fb01 f303 	mul.w	r3, r1, r3
 800837c:	4413      	add	r3, r2
 800837e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008382:	781a      	ldrb	r2, [r3, #0]
 8008384:	68bb      	ldr	r3, [r7, #8]
 8008386:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008388:	7bfb      	ldrb	r3, [r7, #15]
 800838a:	687a      	ldr	r2, [r7, #4]
 800838c:	211a      	movs	r1, #26
 800838e:	fb01 f303 	mul.w	r3, r1, r3
 8008392:	4413      	add	r3, r2
 8008394:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8008398:	881a      	ldrh	r2, [r3, #0]
 800839a:	68bb      	ldr	r3, [r7, #8]
 800839c:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800839e:	68bb      	ldr	r3, [r7, #8]
 80083a0:	785b      	ldrb	r3, [r3, #1]
 80083a2:	4619      	mov	r1, r3
 80083a4:	6878      	ldr	r0, [r7, #4]
 80083a6:	f001 ffbe 	bl	800a326 <USBH_AllocPipe>
 80083aa:	4603      	mov	r3, r0
 80083ac:	461a      	mov	r2, r3
 80083ae:	68bb      	ldr	r3, [r7, #8]
 80083b0:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 80083b2:	68bb      	ldr	r3, [r7, #8]
 80083b4:	7819      	ldrb	r1, [r3, #0]
 80083b6:	68bb      	ldr	r3, [r7, #8]
 80083b8:	7858      	ldrb	r0, [r3, #1]
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80083c6:	68ba      	ldr	r2, [r7, #8]
 80083c8:	8952      	ldrh	r2, [r2, #10]
 80083ca:	9202      	str	r2, [sp, #8]
 80083cc:	2203      	movs	r2, #3
 80083ce:	9201      	str	r2, [sp, #4]
 80083d0:	9300      	str	r3, [sp, #0]
 80083d2:	4623      	mov	r3, r4
 80083d4:	4602      	mov	r2, r0
 80083d6:	6878      	ldr	r0, [r7, #4]
 80083d8:	f001 ff76 	bl	800a2c8 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 80083dc:	68bb      	ldr	r3, [r7, #8]
 80083de:	781b      	ldrb	r3, [r3, #0]
 80083e0:	2200      	movs	r2, #0
 80083e2:	4619      	mov	r1, r3
 80083e4:	6878      	ldr	r0, [r7, #4]
 80083e6:	f002 fa85 	bl	800a8f4 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 80083ea:	2300      	movs	r3, #0
 80083ec:	2200      	movs	r2, #0
 80083ee:	210a      	movs	r1, #10
 80083f0:	6878      	ldr	r0, [r7, #4]
 80083f2:	f000 fc0a 	bl	8008c0a <USBH_FindInterface>
 80083f6:	4603      	mov	r3, r0
 80083f8:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80083fa:	7bfb      	ldrb	r3, [r7, #15]
 80083fc:	2bff      	cmp	r3, #255	@ 0xff
 80083fe:	d002      	beq.n	8008406 <USBH_CDC_InterfaceInit+0x11a>
 8008400:	7bfb      	ldrb	r3, [r7, #15]
 8008402:	2b01      	cmp	r3, #1
 8008404:	d901      	bls.n	800840a <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8008406:	2302      	movs	r3, #2
 8008408:	e0c2      	b.n	8008590 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800840a:	7bfb      	ldrb	r3, [r7, #15]
 800840c:	687a      	ldr	r2, [r7, #4]
 800840e:	211a      	movs	r1, #26
 8008410:	fb01 f303 	mul.w	r3, r1, r3
 8008414:	4413      	add	r3, r2
 8008416:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800841a:	781b      	ldrb	r3, [r3, #0]
 800841c:	b25b      	sxtb	r3, r3
 800841e:	2b00      	cmp	r3, #0
 8008420:	da16      	bge.n	8008450 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008422:	7bfb      	ldrb	r3, [r7, #15]
 8008424:	687a      	ldr	r2, [r7, #4]
 8008426:	211a      	movs	r1, #26
 8008428:	fb01 f303 	mul.w	r3, r1, r3
 800842c:	4413      	add	r3, r2
 800842e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008432:	781a      	ldrb	r2, [r3, #0]
 8008434:	68bb      	ldr	r3, [r7, #8]
 8008436:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008438:	7bfb      	ldrb	r3, [r7, #15]
 800843a:	687a      	ldr	r2, [r7, #4]
 800843c:	211a      	movs	r1, #26
 800843e:	fb01 f303 	mul.w	r3, r1, r3
 8008442:	4413      	add	r3, r2
 8008444:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8008448:	881a      	ldrh	r2, [r3, #0]
 800844a:	68bb      	ldr	r3, [r7, #8]
 800844c:	835a      	strh	r2, [r3, #26]
 800844e:	e015      	b.n	800847c <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008450:	7bfb      	ldrb	r3, [r7, #15]
 8008452:	687a      	ldr	r2, [r7, #4]
 8008454:	211a      	movs	r1, #26
 8008456:	fb01 f303 	mul.w	r3, r1, r3
 800845a:	4413      	add	r3, r2
 800845c:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008460:	781a      	ldrb	r2, [r3, #0]
 8008462:	68bb      	ldr	r3, [r7, #8]
 8008464:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008466:	7bfb      	ldrb	r3, [r7, #15]
 8008468:	687a      	ldr	r2, [r7, #4]
 800846a:	211a      	movs	r1, #26
 800846c:	fb01 f303 	mul.w	r3, r1, r3
 8008470:	4413      	add	r3, r2
 8008472:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8008476:	881a      	ldrh	r2, [r3, #0]
 8008478:	68bb      	ldr	r3, [r7, #8]
 800847a:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 800847c:	7bfb      	ldrb	r3, [r7, #15]
 800847e:	687a      	ldr	r2, [r7, #4]
 8008480:	211a      	movs	r1, #26
 8008482:	fb01 f303 	mul.w	r3, r1, r3
 8008486:	4413      	add	r3, r2
 8008488:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800848c:	781b      	ldrb	r3, [r3, #0]
 800848e:	b25b      	sxtb	r3, r3
 8008490:	2b00      	cmp	r3, #0
 8008492:	da16      	bge.n	80084c2 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8008494:	7bfb      	ldrb	r3, [r7, #15]
 8008496:	687a      	ldr	r2, [r7, #4]
 8008498:	211a      	movs	r1, #26
 800849a:	fb01 f303 	mul.w	r3, r1, r3
 800849e:	4413      	add	r3, r2
 80084a0:	f203 3356 	addw	r3, r3, #854	@ 0x356
 80084a4:	781a      	ldrb	r2, [r3, #0]
 80084a6:	68bb      	ldr	r3, [r7, #8]
 80084a8:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80084aa:	7bfb      	ldrb	r3, [r7, #15]
 80084ac:	687a      	ldr	r2, [r7, #4]
 80084ae:	211a      	movs	r1, #26
 80084b0:	fb01 f303 	mul.w	r3, r1, r3
 80084b4:	4413      	add	r3, r2
 80084b6:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 80084ba:	881a      	ldrh	r2, [r3, #0]
 80084bc:	68bb      	ldr	r3, [r7, #8]
 80084be:	835a      	strh	r2, [r3, #26]
 80084c0:	e015      	b.n	80084ee <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80084c2:	7bfb      	ldrb	r3, [r7, #15]
 80084c4:	687a      	ldr	r2, [r7, #4]
 80084c6:	211a      	movs	r1, #26
 80084c8:	fb01 f303 	mul.w	r3, r1, r3
 80084cc:	4413      	add	r3, r2
 80084ce:	f203 3356 	addw	r3, r3, #854	@ 0x356
 80084d2:	781a      	ldrb	r2, [r3, #0]
 80084d4:	68bb      	ldr	r3, [r7, #8]
 80084d6:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80084d8:	7bfb      	ldrb	r3, [r7, #15]
 80084da:	687a      	ldr	r2, [r7, #4]
 80084dc:	211a      	movs	r1, #26
 80084de:	fb01 f303 	mul.w	r3, r1, r3
 80084e2:	4413      	add	r3, r2
 80084e4:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 80084e8:	881a      	ldrh	r2, [r3, #0]
 80084ea:	68bb      	ldr	r3, [r7, #8]
 80084ec:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 80084ee:	68bb      	ldr	r3, [r7, #8]
 80084f0:	7b9b      	ldrb	r3, [r3, #14]
 80084f2:	4619      	mov	r1, r3
 80084f4:	6878      	ldr	r0, [r7, #4]
 80084f6:	f001 ff16 	bl	800a326 <USBH_AllocPipe>
 80084fa:	4603      	mov	r3, r0
 80084fc:	461a      	mov	r2, r3
 80084fe:	68bb      	ldr	r3, [r7, #8]
 8008500:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8008502:	68bb      	ldr	r3, [r7, #8]
 8008504:	7bdb      	ldrb	r3, [r3, #15]
 8008506:	4619      	mov	r1, r3
 8008508:	6878      	ldr	r0, [r7, #4]
 800850a:	f001 ff0c 	bl	800a326 <USBH_AllocPipe>
 800850e:	4603      	mov	r3, r0
 8008510:	461a      	mov	r2, r3
 8008512:	68bb      	ldr	r3, [r7, #8]
 8008514:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8008516:	68bb      	ldr	r3, [r7, #8]
 8008518:	7b59      	ldrb	r1, [r3, #13]
 800851a:	68bb      	ldr	r3, [r7, #8]
 800851c:	7b98      	ldrb	r0, [r3, #14]
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800852a:	68ba      	ldr	r2, [r7, #8]
 800852c:	8b12      	ldrh	r2, [r2, #24]
 800852e:	9202      	str	r2, [sp, #8]
 8008530:	2202      	movs	r2, #2
 8008532:	9201      	str	r2, [sp, #4]
 8008534:	9300      	str	r3, [sp, #0]
 8008536:	4623      	mov	r3, r4
 8008538:	4602      	mov	r2, r0
 800853a:	6878      	ldr	r0, [r7, #4]
 800853c:	f001 fec4 	bl	800a2c8 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8008540:	68bb      	ldr	r3, [r7, #8]
 8008542:	7b19      	ldrb	r1, [r3, #12]
 8008544:	68bb      	ldr	r3, [r7, #8]
 8008546:	7bd8      	ldrb	r0, [r3, #15]
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008554:	68ba      	ldr	r2, [r7, #8]
 8008556:	8b52      	ldrh	r2, [r2, #26]
 8008558:	9202      	str	r2, [sp, #8]
 800855a:	2202      	movs	r2, #2
 800855c:	9201      	str	r2, [sp, #4]
 800855e:	9300      	str	r3, [sp, #0]
 8008560:	4623      	mov	r3, r4
 8008562:	4602      	mov	r2, r0
 8008564:	6878      	ldr	r0, [r7, #4]
 8008566:	f001 feaf 	bl	800a2c8 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 800856a:	68bb      	ldr	r3, [r7, #8]
 800856c:	2200      	movs	r2, #0
 800856e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8008572:	68bb      	ldr	r3, [r7, #8]
 8008574:	7b5b      	ldrb	r3, [r3, #13]
 8008576:	2200      	movs	r2, #0
 8008578:	4619      	mov	r1, r3
 800857a:	6878      	ldr	r0, [r7, #4]
 800857c:	f002 f9ba 	bl	800a8f4 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8008580:	68bb      	ldr	r3, [r7, #8]
 8008582:	7b1b      	ldrb	r3, [r3, #12]
 8008584:	2200      	movs	r2, #0
 8008586:	4619      	mov	r1, r3
 8008588:	6878      	ldr	r0, [r7, #4]
 800858a:	f002 f9b3 	bl	800a8f4 <USBH_LL_SetToggle>

  return USBH_OK;
 800858e:	2300      	movs	r3, #0
}
 8008590:	4618      	mov	r0, r3
 8008592:	3714      	adds	r7, #20
 8008594:	46bd      	mov	sp, r7
 8008596:	bd90      	pop	{r4, r7, pc}

08008598 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8008598:	b580      	push	{r7, lr}
 800859a:	b084      	sub	sp, #16
 800859c:	af00      	add	r7, sp, #0
 800859e:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80085a6:	69db      	ldr	r3, [r3, #28]
 80085a8:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	781b      	ldrb	r3, [r3, #0]
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d00e      	beq.n	80085d0 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	781b      	ldrb	r3, [r3, #0]
 80085b6:	4619      	mov	r1, r3
 80085b8:	6878      	ldr	r0, [r7, #4]
 80085ba:	f001 fea4 	bl	800a306 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	781b      	ldrb	r3, [r3, #0]
 80085c2:	4619      	mov	r1, r3
 80085c4:	6878      	ldr	r0, [r7, #4]
 80085c6:	f001 fecf 	bl	800a368 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	2200      	movs	r2, #0
 80085ce:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	7b1b      	ldrb	r3, [r3, #12]
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d00e      	beq.n	80085f6 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	7b1b      	ldrb	r3, [r3, #12]
 80085dc:	4619      	mov	r1, r3
 80085de:	6878      	ldr	r0, [r7, #4]
 80085e0:	f001 fe91 	bl	800a306 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	7b1b      	ldrb	r3, [r3, #12]
 80085e8:	4619      	mov	r1, r3
 80085ea:	6878      	ldr	r0, [r7, #4]
 80085ec:	f001 febc 	bl	800a368 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	2200      	movs	r2, #0
 80085f4:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	7b5b      	ldrb	r3, [r3, #13]
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d00e      	beq.n	800861c <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	7b5b      	ldrb	r3, [r3, #13]
 8008602:	4619      	mov	r1, r3
 8008604:	6878      	ldr	r0, [r7, #4]
 8008606:	f001 fe7e 	bl	800a306 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	7b5b      	ldrb	r3, [r3, #13]
 800860e:	4619      	mov	r1, r3
 8008610:	6878      	ldr	r0, [r7, #4]
 8008612:	f001 fea9 	bl	800a368 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	2200      	movs	r2, #0
 800861a:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008622:	69db      	ldr	r3, [r3, #28]
 8008624:	2b00      	cmp	r3, #0
 8008626:	d00b      	beq.n	8008640 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800862e:	69db      	ldr	r3, [r3, #28]
 8008630:	4618      	mov	r0, r3
 8008632:	f002 f9ed 	bl	800aa10 <free>
    phost->pActiveClass->pData = 0U;
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800863c:	2200      	movs	r2, #0
 800863e:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8008640:	2300      	movs	r3, #0
}
 8008642:	4618      	mov	r0, r3
 8008644:	3710      	adds	r7, #16
 8008646:	46bd      	mov	sp, r7
 8008648:	bd80      	pop	{r7, pc}

0800864a <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800864a:	b580      	push	{r7, lr}
 800864c:	b084      	sub	sp, #16
 800864e:	af00      	add	r7, sp, #0
 8008650:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008658:	69db      	ldr	r3, [r3, #28]
 800865a:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	3340      	adds	r3, #64	@ 0x40
 8008660:	4619      	mov	r1, r3
 8008662:	6878      	ldr	r0, [r7, #4]
 8008664:	f000 f8b1 	bl	80087ca <GetLineCoding>
 8008668:	4603      	mov	r3, r0
 800866a:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 800866c:	7afb      	ldrb	r3, [r7, #11]
 800866e:	2b00      	cmp	r3, #0
 8008670:	d105      	bne.n	800867e <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008678:	2102      	movs	r1, #2
 800867a:	6878      	ldr	r0, [r7, #4]
 800867c:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 800867e:	7afb      	ldrb	r3, [r7, #11]
}
 8008680:	4618      	mov	r0, r3
 8008682:	3710      	adds	r7, #16
 8008684:	46bd      	mov	sp, r7
 8008686:	bd80      	pop	{r7, pc}

08008688 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8008688:	b580      	push	{r7, lr}
 800868a:	b084      	sub	sp, #16
 800868c:	af00      	add	r7, sp, #0
 800868e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8008690:	2301      	movs	r3, #1
 8008692:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8008694:	2300      	movs	r3, #0
 8008696:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800869e:	69db      	ldr	r3, [r3, #28]
 80086a0:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 80086a2:	68bb      	ldr	r3, [r7, #8]
 80086a4:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80086a8:	2b04      	cmp	r3, #4
 80086aa:	d877      	bhi.n	800879c <USBH_CDC_Process+0x114>
 80086ac:	a201      	add	r2, pc, #4	@ (adr r2, 80086b4 <USBH_CDC_Process+0x2c>)
 80086ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086b2:	bf00      	nop
 80086b4:	080086c9 	.word	0x080086c9
 80086b8:	080086cf 	.word	0x080086cf
 80086bc:	080086ff 	.word	0x080086ff
 80086c0:	08008773 	.word	0x08008773
 80086c4:	08008781 	.word	0x08008781
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 80086c8:	2300      	movs	r3, #0
 80086ca:	73fb      	strb	r3, [r7, #15]
      break;
 80086cc:	e06d      	b.n	80087aa <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 80086ce:	68bb      	ldr	r3, [r7, #8]
 80086d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80086d2:	4619      	mov	r1, r3
 80086d4:	6878      	ldr	r0, [r7, #4]
 80086d6:	f000 f897 	bl	8008808 <SetLineCoding>
 80086da:	4603      	mov	r3, r0
 80086dc:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80086de:	7bbb      	ldrb	r3, [r7, #14]
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d104      	bne.n	80086ee <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 80086e4:	68bb      	ldr	r3, [r7, #8]
 80086e6:	2202      	movs	r2, #2
 80086e8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80086ec:	e058      	b.n	80087a0 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 80086ee:	7bbb      	ldrb	r3, [r7, #14]
 80086f0:	2b01      	cmp	r3, #1
 80086f2:	d055      	beq.n	80087a0 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 80086f4:	68bb      	ldr	r3, [r7, #8]
 80086f6:	2204      	movs	r2, #4
 80086f8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 80086fc:	e050      	b.n	80087a0 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 80086fe:	68bb      	ldr	r3, [r7, #8]
 8008700:	3340      	adds	r3, #64	@ 0x40
 8008702:	4619      	mov	r1, r3
 8008704:	6878      	ldr	r0, [r7, #4]
 8008706:	f000 f860 	bl	80087ca <GetLineCoding>
 800870a:	4603      	mov	r3, r0
 800870c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800870e:	7bbb      	ldrb	r3, [r7, #14]
 8008710:	2b00      	cmp	r3, #0
 8008712:	d126      	bne.n	8008762 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8008714:	68bb      	ldr	r3, [r7, #8]
 8008716:	2200      	movs	r2, #0
 8008718:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800871c:	68bb      	ldr	r3, [r7, #8]
 800871e:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8008722:	68bb      	ldr	r3, [r7, #8]
 8008724:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008726:	791b      	ldrb	r3, [r3, #4]
 8008728:	429a      	cmp	r2, r3
 800872a:	d13b      	bne.n	80087a4 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800872c:	68bb      	ldr	r3, [r7, #8]
 800872e:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 8008732:	68bb      	ldr	r3, [r7, #8]
 8008734:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008736:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8008738:	429a      	cmp	r2, r3
 800873a:	d133      	bne.n	80087a4 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800873c:	68bb      	ldr	r3, [r7, #8]
 800873e:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 8008742:	68bb      	ldr	r3, [r7, #8]
 8008744:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008746:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8008748:	429a      	cmp	r2, r3
 800874a:	d12b      	bne.n	80087a4 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800874c:	68bb      	ldr	r3, [r7, #8]
 800874e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008750:	68bb      	ldr	r3, [r7, #8]
 8008752:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008754:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8008756:	429a      	cmp	r2, r3
 8008758:	d124      	bne.n	80087a4 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800875a:	6878      	ldr	r0, [r7, #4]
 800875c:	f000 f958 	bl	8008a10 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8008760:	e020      	b.n	80087a4 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8008762:	7bbb      	ldrb	r3, [r7, #14]
 8008764:	2b01      	cmp	r3, #1
 8008766:	d01d      	beq.n	80087a4 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8008768:	68bb      	ldr	r3, [r7, #8]
 800876a:	2204      	movs	r2, #4
 800876c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8008770:	e018      	b.n	80087a4 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8008772:	6878      	ldr	r0, [r7, #4]
 8008774:	f000 f867 	bl	8008846 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8008778:	6878      	ldr	r0, [r7, #4]
 800877a:	f000 f8da 	bl	8008932 <CDC_ProcessReception>
      break;
 800877e:	e014      	b.n	80087aa <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8008780:	2100      	movs	r1, #0
 8008782:	6878      	ldr	r0, [r7, #4]
 8008784:	f001 f81a 	bl	80097bc <USBH_ClrFeature>
 8008788:	4603      	mov	r3, r0
 800878a:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800878c:	7bbb      	ldrb	r3, [r7, #14]
 800878e:	2b00      	cmp	r3, #0
 8008790:	d10a      	bne.n	80087a8 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8008792:	68bb      	ldr	r3, [r7, #8]
 8008794:	2200      	movs	r2, #0
 8008796:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 800879a:	e005      	b.n	80087a8 <USBH_CDC_Process+0x120>

    default:
      break;
 800879c:	bf00      	nop
 800879e:	e004      	b.n	80087aa <USBH_CDC_Process+0x122>
      break;
 80087a0:	bf00      	nop
 80087a2:	e002      	b.n	80087aa <USBH_CDC_Process+0x122>
      break;
 80087a4:	bf00      	nop
 80087a6:	e000      	b.n	80087aa <USBH_CDC_Process+0x122>
      break;
 80087a8:	bf00      	nop

  }

  return status;
 80087aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80087ac:	4618      	mov	r0, r3
 80087ae:	3710      	adds	r7, #16
 80087b0:	46bd      	mov	sp, r7
 80087b2:	bd80      	pop	{r7, pc}

080087b4 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 80087b4:	b480      	push	{r7}
 80087b6:	b083      	sub	sp, #12
 80087b8:	af00      	add	r7, sp, #0
 80087ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 80087bc:	2300      	movs	r3, #0
}
 80087be:	4618      	mov	r0, r3
 80087c0:	370c      	adds	r7, #12
 80087c2:	46bd      	mov	sp, r7
 80087c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c8:	4770      	bx	lr

080087ca <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 80087ca:	b580      	push	{r7, lr}
 80087cc:	b082      	sub	sp, #8
 80087ce:	af00      	add	r7, sp, #0
 80087d0:	6078      	str	r0, [r7, #4]
 80087d2:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	22a1      	movs	r2, #161	@ 0xa1
 80087d8:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	2221      	movs	r2, #33	@ 0x21
 80087de:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	2200      	movs	r2, #0
 80087e4:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	2200      	movs	r2, #0
 80087ea:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	2207      	movs	r2, #7
 80087f0:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80087f2:	683b      	ldr	r3, [r7, #0]
 80087f4:	2207      	movs	r2, #7
 80087f6:	4619      	mov	r1, r3
 80087f8:	6878      	ldr	r0, [r7, #4]
 80087fa:	f001 fb14 	bl	8009e26 <USBH_CtlReq>
 80087fe:	4603      	mov	r3, r0
}
 8008800:	4618      	mov	r0, r3
 8008802:	3708      	adds	r7, #8
 8008804:	46bd      	mov	sp, r7
 8008806:	bd80      	pop	{r7, pc}

08008808 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8008808:	b580      	push	{r7, lr}
 800880a:	b082      	sub	sp, #8
 800880c:	af00      	add	r7, sp, #0
 800880e:	6078      	str	r0, [r7, #4]
 8008810:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	2221      	movs	r2, #33	@ 0x21
 8008816:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	2220      	movs	r2, #32
 800881c:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	2200      	movs	r2, #0
 8008822:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	2200      	movs	r2, #0
 8008828:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	2207      	movs	r2, #7
 800882e:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8008830:	683b      	ldr	r3, [r7, #0]
 8008832:	2207      	movs	r2, #7
 8008834:	4619      	mov	r1, r3
 8008836:	6878      	ldr	r0, [r7, #4]
 8008838:	f001 faf5 	bl	8009e26 <USBH_CtlReq>
 800883c:	4603      	mov	r3, r0
}
 800883e:	4618      	mov	r0, r3
 8008840:	3708      	adds	r7, #8
 8008842:	46bd      	mov	sp, r7
 8008844:	bd80      	pop	{r7, pc}

08008846 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8008846:	b580      	push	{r7, lr}
 8008848:	b086      	sub	sp, #24
 800884a:	af02      	add	r7, sp, #8
 800884c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008854:	69db      	ldr	r3, [r3, #28]
 8008856:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008858:	2300      	movs	r3, #0
 800885a:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8008862:	2b01      	cmp	r3, #1
 8008864:	d002      	beq.n	800886c <CDC_ProcessTransmission+0x26>
 8008866:	2b02      	cmp	r3, #2
 8008868:	d023      	beq.n	80088b2 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 800886a:	e05e      	b.n	800892a <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008870:	68fa      	ldr	r2, [r7, #12]
 8008872:	8b12      	ldrh	r2, [r2, #24]
 8008874:	4293      	cmp	r3, r2
 8008876:	d90b      	bls.n	8008890 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	69d9      	ldr	r1, [r3, #28]
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	8b1a      	ldrh	r2, [r3, #24]
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	7b5b      	ldrb	r3, [r3, #13]
 8008884:	2001      	movs	r0, #1
 8008886:	9000      	str	r0, [sp, #0]
 8008888:	6878      	ldr	r0, [r7, #4]
 800888a:	f001 fcda 	bl	800a242 <USBH_BulkSendData>
 800888e:	e00b      	b.n	80088a8 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 8008898:	b29a      	uxth	r2, r3
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	7b5b      	ldrb	r3, [r3, #13]
 800889e:	2001      	movs	r0, #1
 80088a0:	9000      	str	r0, [sp, #0]
 80088a2:	6878      	ldr	r0, [r7, #4]
 80088a4:	f001 fccd 	bl	800a242 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	2202      	movs	r2, #2
 80088ac:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 80088b0:	e03b      	b.n	800892a <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	7b5b      	ldrb	r3, [r3, #13]
 80088b6:	4619      	mov	r1, r3
 80088b8:	6878      	ldr	r0, [r7, #4]
 80088ba:	f001 fff1 	bl	800a8a0 <USBH_LL_GetURBState>
 80088be:	4603      	mov	r3, r0
 80088c0:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 80088c2:	7afb      	ldrb	r3, [r7, #11]
 80088c4:	2b01      	cmp	r3, #1
 80088c6:	d128      	bne.n	800891a <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088cc:	68fa      	ldr	r2, [r7, #12]
 80088ce:	8b12      	ldrh	r2, [r2, #24]
 80088d0:	4293      	cmp	r3, r2
 80088d2:	d90e      	bls.n	80088f2 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088d8:	68fa      	ldr	r2, [r7, #12]
 80088da:	8b12      	ldrh	r2, [r2, #24]
 80088dc:	1a9a      	subs	r2, r3, r2
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	69db      	ldr	r3, [r3, #28]
 80088e6:	68fa      	ldr	r2, [r7, #12]
 80088e8:	8b12      	ldrh	r2, [r2, #24]
 80088ea:	441a      	add	r2, r3
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	61da      	str	r2, [r3, #28]
 80088f0:	e002      	b.n	80088f8 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	2200      	movs	r2, #0
 80088f6:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d004      	beq.n	800890a <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	2201      	movs	r2, #1
 8008904:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8008908:	e00e      	b.n	8008928 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	2200      	movs	r2, #0
 800890e:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 8008912:	6878      	ldr	r0, [r7, #4]
 8008914:	f000 f868 	bl	80089e8 <USBH_CDC_TransmitCallback>
      break;
 8008918:	e006      	b.n	8008928 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 800891a:	7afb      	ldrb	r3, [r7, #11]
 800891c:	2b02      	cmp	r3, #2
 800891e:	d103      	bne.n	8008928 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	2201      	movs	r2, #1
 8008924:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8008928:	bf00      	nop
  }
}
 800892a:	bf00      	nop
 800892c:	3710      	adds	r7, #16
 800892e:	46bd      	mov	sp, r7
 8008930:	bd80      	pop	{r7, pc}

08008932 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8008932:	b580      	push	{r7, lr}
 8008934:	b086      	sub	sp, #24
 8008936:	af00      	add	r7, sp, #0
 8008938:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008940:	69db      	ldr	r3, [r3, #28]
 8008942:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008944:	2300      	movs	r3, #0
 8008946:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8008948:	697b      	ldr	r3, [r7, #20]
 800894a:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 800894e:	2b03      	cmp	r3, #3
 8008950:	d002      	beq.n	8008958 <CDC_ProcessReception+0x26>
 8008952:	2b04      	cmp	r3, #4
 8008954:	d00e      	beq.n	8008974 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 8008956:	e043      	b.n	80089e0 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 8008958:	697b      	ldr	r3, [r7, #20]
 800895a:	6a19      	ldr	r1, [r3, #32]
 800895c:	697b      	ldr	r3, [r7, #20]
 800895e:	8b5a      	ldrh	r2, [r3, #26]
 8008960:	697b      	ldr	r3, [r7, #20]
 8008962:	7b1b      	ldrb	r3, [r3, #12]
 8008964:	6878      	ldr	r0, [r7, #4]
 8008966:	f001 fc91 	bl	800a28c <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800896a:	697b      	ldr	r3, [r7, #20]
 800896c:	2204      	movs	r2, #4
 800896e:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8008972:	e035      	b.n	80089e0 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8008974:	697b      	ldr	r3, [r7, #20]
 8008976:	7b1b      	ldrb	r3, [r3, #12]
 8008978:	4619      	mov	r1, r3
 800897a:	6878      	ldr	r0, [r7, #4]
 800897c:	f001 ff90 	bl	800a8a0 <USBH_LL_GetURBState>
 8008980:	4603      	mov	r3, r0
 8008982:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8008984:	7cfb      	ldrb	r3, [r7, #19]
 8008986:	2b01      	cmp	r3, #1
 8008988:	d129      	bne.n	80089de <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800898a:	697b      	ldr	r3, [r7, #20]
 800898c:	7b1b      	ldrb	r3, [r3, #12]
 800898e:	4619      	mov	r1, r3
 8008990:	6878      	ldr	r0, [r7, #4]
 8008992:	f001 fef3 	bl	800a77c <USBH_LL_GetLastXferSize>
 8008996:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 8008998:	697b      	ldr	r3, [r7, #20]
 800899a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800899c:	68fa      	ldr	r2, [r7, #12]
 800899e:	429a      	cmp	r2, r3
 80089a0:	d016      	beq.n	80089d0 <CDC_ProcessReception+0x9e>
 80089a2:	697b      	ldr	r3, [r7, #20]
 80089a4:	8b5b      	ldrh	r3, [r3, #26]
 80089a6:	461a      	mov	r2, r3
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	4293      	cmp	r3, r2
 80089ac:	d110      	bne.n	80089d0 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 80089ae:	697b      	ldr	r3, [r7, #20]
 80089b0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	1ad2      	subs	r2, r2, r3
 80089b6:	697b      	ldr	r3, [r7, #20]
 80089b8:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 80089ba:	697b      	ldr	r3, [r7, #20]
 80089bc:	6a1a      	ldr	r2, [r3, #32]
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	441a      	add	r2, r3
 80089c2:	697b      	ldr	r3, [r7, #20]
 80089c4:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 80089c6:	697b      	ldr	r3, [r7, #20]
 80089c8:	2203      	movs	r2, #3
 80089ca:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 80089ce:	e006      	b.n	80089de <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 80089d0:	697b      	ldr	r3, [r7, #20]
 80089d2:	2200      	movs	r2, #0
 80089d4:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 80089d8:	6878      	ldr	r0, [r7, #4]
 80089da:	f000 f80f 	bl	80089fc <USBH_CDC_ReceiveCallback>
      break;
 80089de:	bf00      	nop
  }
}
 80089e0:	bf00      	nop
 80089e2:	3718      	adds	r7, #24
 80089e4:	46bd      	mov	sp, r7
 80089e6:	bd80      	pop	{r7, pc}

080089e8 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 80089e8:	b480      	push	{r7}
 80089ea:	b083      	sub	sp, #12
 80089ec:	af00      	add	r7, sp, #0
 80089ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80089f0:	bf00      	nop
 80089f2:	370c      	adds	r7, #12
 80089f4:	46bd      	mov	sp, r7
 80089f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089fa:	4770      	bx	lr

080089fc <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 80089fc:	b480      	push	{r7}
 80089fe:	b083      	sub	sp, #12
 8008a00:	af00      	add	r7, sp, #0
 8008a02:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008a04:	bf00      	nop
 8008a06:	370c      	adds	r7, #12
 8008a08:	46bd      	mov	sp, r7
 8008a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a0e:	4770      	bx	lr

08008a10 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8008a10:	b480      	push	{r7}
 8008a12:	b083      	sub	sp, #12
 8008a14:	af00      	add	r7, sp, #0
 8008a16:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008a18:	bf00      	nop
 8008a1a:	370c      	adds	r7, #12
 8008a1c:	46bd      	mov	sp, r7
 8008a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a22:	4770      	bx	lr

08008a24 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8008a24:	b580      	push	{r7, lr}
 8008a26:	b084      	sub	sp, #16
 8008a28:	af00      	add	r7, sp, #0
 8008a2a:	60f8      	str	r0, [r7, #12]
 8008a2c:	60b9      	str	r1, [r7, #8]
 8008a2e:	4613      	mov	r3, r2
 8008a30:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d101      	bne.n	8008a3c <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8008a38:	2302      	movs	r3, #2
 8008a3a:	e029      	b.n	8008a90 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	79fa      	ldrb	r2, [r7, #7]
 8008a40:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	2200      	movs	r2, #0
 8008a48:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	2200      	movs	r2, #0
 8008a50:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8008a54:	68f8      	ldr	r0, [r7, #12]
 8008a56:	f000 f81f 	bl	8008a98 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	2200      	movs	r2, #0
 8008a5e:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	2200      	movs	r2, #0
 8008a66:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	2200      	movs	r2, #0
 8008a6e:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	2200      	movs	r2, #0
 8008a76:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8008a7a:	68bb      	ldr	r3, [r7, #8]
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d003      	beq.n	8008a88 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	68ba      	ldr	r2, [r7, #8]
 8008a84:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8008a88:	68f8      	ldr	r0, [r7, #12]
 8008a8a:	f001 fdc3 	bl	800a614 <USBH_LL_Init>

  return USBH_OK;
 8008a8e:	2300      	movs	r3, #0
}
 8008a90:	4618      	mov	r0, r3
 8008a92:	3710      	adds	r7, #16
 8008a94:	46bd      	mov	sp, r7
 8008a96:	bd80      	pop	{r7, pc}

08008a98 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8008a98:	b580      	push	{r7, lr}
 8008a9a:	b084      	sub	sp, #16
 8008a9c:	af00      	add	r7, sp, #0
 8008a9e:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8008aa0:	2300      	movs	r3, #0
 8008aa2:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8008aa4:	2300      	movs	r3, #0
 8008aa6:	60fb      	str	r3, [r7, #12]
 8008aa8:	e009      	b.n	8008abe <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 8008aaa:	687a      	ldr	r2, [r7, #4]
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	33e0      	adds	r3, #224	@ 0xe0
 8008ab0:	009b      	lsls	r3, r3, #2
 8008ab2:	4413      	add	r3, r2
 8008ab4:	2200      	movs	r2, #0
 8008ab6:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	3301      	adds	r3, #1
 8008abc:	60fb      	str	r3, [r7, #12]
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	2b0f      	cmp	r3, #15
 8008ac2:	d9f2      	bls.n	8008aaa <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8008ac4:	2300      	movs	r3, #0
 8008ac6:	60fb      	str	r3, [r7, #12]
 8008ac8:	e009      	b.n	8008ade <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 8008aca:	687a      	ldr	r2, [r7, #4]
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	4413      	add	r3, r2
 8008ad0:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008ad4:	2200      	movs	r2, #0
 8008ad6:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	3301      	adds	r3, #1
 8008adc:	60fb      	str	r3, [r7, #12]
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008ae4:	d3f1      	bcc.n	8008aca <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	2200      	movs	r2, #0
 8008aea:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	2200      	movs	r2, #0
 8008af0:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	2201      	movs	r2, #1
 8008af6:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	2200      	movs	r2, #0
 8008afc:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	2201      	movs	r2, #1
 8008b04:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	2240      	movs	r2, #64	@ 0x40
 8008b0a:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	2200      	movs	r2, #0
 8008b10:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	2200      	movs	r2, #0
 8008b16:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	2201      	movs	r2, #1
 8008b1e:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	2200      	movs	r2, #0
 8008b26:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	2200      	movs	r2, #0
 8008b2e:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	331c      	adds	r3, #28
 8008b36:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008b3a:	2100      	movs	r1, #0
 8008b3c:	4618      	mov	r0, r3
 8008b3e:	f002 f81d 	bl	800ab7c <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008b48:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008b4c:	2100      	movs	r1, #0
 8008b4e:	4618      	mov	r0, r3
 8008b50:	f002 f814 	bl	800ab7c <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8008b5a:	2212      	movs	r2, #18
 8008b5c:	2100      	movs	r1, #0
 8008b5e:	4618      	mov	r0, r3
 8008b60:	f002 f80c 	bl	800ab7c <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8008b6a:	223e      	movs	r2, #62	@ 0x3e
 8008b6c:	2100      	movs	r1, #0
 8008b6e:	4618      	mov	r0, r3
 8008b70:	f002 f804 	bl	800ab7c <memset>

  return USBH_OK;
 8008b74:	2300      	movs	r3, #0
}
 8008b76:	4618      	mov	r0, r3
 8008b78:	3710      	adds	r7, #16
 8008b7a:	46bd      	mov	sp, r7
 8008b7c:	bd80      	pop	{r7, pc}

08008b7e <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8008b7e:	b480      	push	{r7}
 8008b80:	b085      	sub	sp, #20
 8008b82:	af00      	add	r7, sp, #0
 8008b84:	6078      	str	r0, [r7, #4]
 8008b86:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8008b88:	2300      	movs	r3, #0
 8008b8a:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8008b8c:	683b      	ldr	r3, [r7, #0]
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d016      	beq.n	8008bc0 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d10e      	bne.n	8008bba <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8008ba2:	1c59      	adds	r1, r3, #1
 8008ba4:	687a      	ldr	r2, [r7, #4]
 8008ba6:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 8008baa:	687a      	ldr	r2, [r7, #4]
 8008bac:	33de      	adds	r3, #222	@ 0xde
 8008bae:	6839      	ldr	r1, [r7, #0]
 8008bb0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8008bb4:	2300      	movs	r3, #0
 8008bb6:	73fb      	strb	r3, [r7, #15]
 8008bb8:	e004      	b.n	8008bc4 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8008bba:	2302      	movs	r3, #2
 8008bbc:	73fb      	strb	r3, [r7, #15]
 8008bbe:	e001      	b.n	8008bc4 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8008bc0:	2302      	movs	r3, #2
 8008bc2:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008bc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8008bc6:	4618      	mov	r0, r3
 8008bc8:	3714      	adds	r7, #20
 8008bca:	46bd      	mov	sp, r7
 8008bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bd0:	4770      	bx	lr

08008bd2 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8008bd2:	b480      	push	{r7}
 8008bd4:	b085      	sub	sp, #20
 8008bd6:	af00      	add	r7, sp, #0
 8008bd8:	6078      	str	r0, [r7, #4]
 8008bda:	460b      	mov	r3, r1
 8008bdc:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8008bde:	2300      	movs	r3, #0
 8008be0:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8008be8:	78fa      	ldrb	r2, [r7, #3]
 8008bea:	429a      	cmp	r2, r3
 8008bec:	d204      	bcs.n	8008bf8 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	78fa      	ldrb	r2, [r7, #3]
 8008bf2:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 8008bf6:	e001      	b.n	8008bfc <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8008bf8:	2302      	movs	r3, #2
 8008bfa:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008bfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8008bfe:	4618      	mov	r0, r3
 8008c00:	3714      	adds	r7, #20
 8008c02:	46bd      	mov	sp, r7
 8008c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c08:	4770      	bx	lr

08008c0a <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8008c0a:	b480      	push	{r7}
 8008c0c:	b087      	sub	sp, #28
 8008c0e:	af00      	add	r7, sp, #0
 8008c10:	6078      	str	r0, [r7, #4]
 8008c12:	4608      	mov	r0, r1
 8008c14:	4611      	mov	r1, r2
 8008c16:	461a      	mov	r2, r3
 8008c18:	4603      	mov	r3, r0
 8008c1a:	70fb      	strb	r3, [r7, #3]
 8008c1c:	460b      	mov	r3, r1
 8008c1e:	70bb      	strb	r3, [r7, #2]
 8008c20:	4613      	mov	r3, r2
 8008c22:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8008c24:	2300      	movs	r3, #0
 8008c26:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8008c28:	2300      	movs	r3, #0
 8008c2a:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8008c32:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008c34:	e025      	b.n	8008c82 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8008c36:	7dfb      	ldrb	r3, [r7, #23]
 8008c38:	221a      	movs	r2, #26
 8008c3a:	fb02 f303 	mul.w	r3, r2, r3
 8008c3e:	3308      	adds	r3, #8
 8008c40:	68fa      	ldr	r2, [r7, #12]
 8008c42:	4413      	add	r3, r2
 8008c44:	3302      	adds	r3, #2
 8008c46:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8008c48:	693b      	ldr	r3, [r7, #16]
 8008c4a:	795b      	ldrb	r3, [r3, #5]
 8008c4c:	78fa      	ldrb	r2, [r7, #3]
 8008c4e:	429a      	cmp	r2, r3
 8008c50:	d002      	beq.n	8008c58 <USBH_FindInterface+0x4e>
 8008c52:	78fb      	ldrb	r3, [r7, #3]
 8008c54:	2bff      	cmp	r3, #255	@ 0xff
 8008c56:	d111      	bne.n	8008c7c <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008c58:	693b      	ldr	r3, [r7, #16]
 8008c5a:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8008c5c:	78ba      	ldrb	r2, [r7, #2]
 8008c5e:	429a      	cmp	r2, r3
 8008c60:	d002      	beq.n	8008c68 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008c62:	78bb      	ldrb	r3, [r7, #2]
 8008c64:	2bff      	cmp	r3, #255	@ 0xff
 8008c66:	d109      	bne.n	8008c7c <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8008c68:	693b      	ldr	r3, [r7, #16]
 8008c6a:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008c6c:	787a      	ldrb	r2, [r7, #1]
 8008c6e:	429a      	cmp	r2, r3
 8008c70:	d002      	beq.n	8008c78 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8008c72:	787b      	ldrb	r3, [r7, #1]
 8008c74:	2bff      	cmp	r3, #255	@ 0xff
 8008c76:	d101      	bne.n	8008c7c <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8008c78:	7dfb      	ldrb	r3, [r7, #23]
 8008c7a:	e006      	b.n	8008c8a <USBH_FindInterface+0x80>
    }
    if_ix++;
 8008c7c:	7dfb      	ldrb	r3, [r7, #23]
 8008c7e:	3301      	adds	r3, #1
 8008c80:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008c82:	7dfb      	ldrb	r3, [r7, #23]
 8008c84:	2b01      	cmp	r3, #1
 8008c86:	d9d6      	bls.n	8008c36 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8008c88:	23ff      	movs	r3, #255	@ 0xff
}
 8008c8a:	4618      	mov	r0, r3
 8008c8c:	371c      	adds	r7, #28
 8008c8e:	46bd      	mov	sp, r7
 8008c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c94:	4770      	bx	lr

08008c96 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8008c96:	b580      	push	{r7, lr}
 8008c98:	b082      	sub	sp, #8
 8008c9a:	af00      	add	r7, sp, #0
 8008c9c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8008c9e:	6878      	ldr	r0, [r7, #4]
 8008ca0:	f001 fcf4 	bl	800a68c <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8008ca4:	2101      	movs	r1, #1
 8008ca6:	6878      	ldr	r0, [r7, #4]
 8008ca8:	f001 fe0d 	bl	800a8c6 <USBH_LL_DriverVBUS>

  return USBH_OK;
 8008cac:	2300      	movs	r3, #0
}
 8008cae:	4618      	mov	r0, r3
 8008cb0:	3708      	adds	r7, #8
 8008cb2:	46bd      	mov	sp, r7
 8008cb4:	bd80      	pop	{r7, pc}
	...

08008cb8 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8008cb8:	b580      	push	{r7, lr}
 8008cba:	b088      	sub	sp, #32
 8008cbc:	af04      	add	r7, sp, #16
 8008cbe:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8008cc0:	2302      	movs	r3, #2
 8008cc2:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8008cc4:	2300      	movs	r3, #0
 8008cc6:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 8008cce:	b2db      	uxtb	r3, r3
 8008cd0:	2b01      	cmp	r3, #1
 8008cd2:	d102      	bne.n	8008cda <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	2203      	movs	r2, #3
 8008cd8:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	781b      	ldrb	r3, [r3, #0]
 8008cde:	b2db      	uxtb	r3, r3
 8008ce0:	2b0b      	cmp	r3, #11
 8008ce2:	f200 81bb 	bhi.w	800905c <USBH_Process+0x3a4>
 8008ce6:	a201      	add	r2, pc, #4	@ (adr r2, 8008cec <USBH_Process+0x34>)
 8008ce8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008cec:	08008d1d 	.word	0x08008d1d
 8008cf0:	08008d4f 	.word	0x08008d4f
 8008cf4:	08008db7 	.word	0x08008db7
 8008cf8:	08008ff7 	.word	0x08008ff7
 8008cfc:	0800905d 	.word	0x0800905d
 8008d00:	08008e57 	.word	0x08008e57
 8008d04:	08008f9d 	.word	0x08008f9d
 8008d08:	08008e8d 	.word	0x08008e8d
 8008d0c:	08008ead 	.word	0x08008ead
 8008d10:	08008ecb 	.word	0x08008ecb
 8008d14:	08008f0f 	.word	0x08008f0f
 8008d18:	08008fdf 	.word	0x08008fdf
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8008d22:	b2db      	uxtb	r3, r3
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	f000 819b 	beq.w	8009060 <USBH_Process+0x3a8>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	2201      	movs	r2, #1
 8008d2e:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8008d30:	20c8      	movs	r0, #200	@ 0xc8
 8008d32:	f001 fe12 	bl	800a95a <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8008d36:	6878      	ldr	r0, [r7, #4]
 8008d38:	f001 fd05 	bl	800a746 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	2200      	movs	r2, #0
 8008d40:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	2200      	movs	r2, #0
 8008d48:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8008d4c:	e188      	b.n	8009060 <USBH_Process+0x3a8>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8008d54:	2b01      	cmp	r3, #1
 8008d56:	d107      	bne.n	8008d68 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	2200      	movs	r2, #0
 8008d5c:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	2202      	movs	r2, #2
 8008d64:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008d66:	e18a      	b.n	800907e <USBH_Process+0x3c6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8008d6e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008d72:	d914      	bls.n	8008d9e <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8008d7a:	3301      	adds	r3, #1
 8008d7c:	b2da      	uxtb	r2, r3
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8008d8a:	2b03      	cmp	r3, #3
 8008d8c:	d903      	bls.n	8008d96 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	220d      	movs	r2, #13
 8008d92:	701a      	strb	r2, [r3, #0]
      break;
 8008d94:	e173      	b.n	800907e <USBH_Process+0x3c6>
            phost->gState = HOST_IDLE;
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	2200      	movs	r2, #0
 8008d9a:	701a      	strb	r2, [r3, #0]
      break;
 8008d9c:	e16f      	b.n	800907e <USBH_Process+0x3c6>
          phost->Timeout += 10U;
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8008da4:	f103 020a 	add.w	r2, r3, #10
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 8008dae:	200a      	movs	r0, #10
 8008db0:	f001 fdd3 	bl	800a95a <USBH_Delay>
      break;
 8008db4:	e163      	b.n	800907e <USBH_Process+0x3c6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d005      	beq.n	8008dcc <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008dc6:	2104      	movs	r1, #4
 8008dc8:	6878      	ldr	r0, [r7, #4]
 8008dca:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8008dcc:	2064      	movs	r0, #100	@ 0x64
 8008dce:	f001 fdc4 	bl	800a95a <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8008dd2:	6878      	ldr	r0, [r7, #4]
 8008dd4:	f001 fc90 	bl	800a6f8 <USBH_LL_GetSpeed>
 8008dd8:	4603      	mov	r3, r0
 8008dda:	461a      	mov	r2, r3
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

      phost->gState = HOST_ENUMERATION;
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	2205      	movs	r2, #5
 8008de6:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8008de8:	2100      	movs	r1, #0
 8008dea:	6878      	ldr	r0, [r7, #4]
 8008dec:	f001 fa9b 	bl	800a326 <USBH_AllocPipe>
 8008df0:	4603      	mov	r3, r0
 8008df2:	461a      	mov	r2, r3
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8008df8:	2180      	movs	r1, #128	@ 0x80
 8008dfa:	6878      	ldr	r0, [r7, #4]
 8008dfc:	f001 fa93 	bl	800a326 <USBH_AllocPipe>
 8008e00:	4603      	mov	r3, r0
 8008e02:	461a      	mov	r2, r3
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	7919      	ldrb	r1, [r3, #4]
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8008e18:	687a      	ldr	r2, [r7, #4]
 8008e1a:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8008e1c:	9202      	str	r2, [sp, #8]
 8008e1e:	2200      	movs	r2, #0
 8008e20:	9201      	str	r2, [sp, #4]
 8008e22:	9300      	str	r3, [sp, #0]
 8008e24:	4603      	mov	r3, r0
 8008e26:	2280      	movs	r2, #128	@ 0x80
 8008e28:	6878      	ldr	r0, [r7, #4]
 8008e2a:	f001 fa4d 	bl	800a2c8 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	7959      	ldrb	r1, [r3, #5]
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8008e3e:	687a      	ldr	r2, [r7, #4]
 8008e40:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8008e42:	9202      	str	r2, [sp, #8]
 8008e44:	2200      	movs	r2, #0
 8008e46:	9201      	str	r2, [sp, #4]
 8008e48:	9300      	str	r3, [sp, #0]
 8008e4a:	4603      	mov	r3, r0
 8008e4c:	2200      	movs	r2, #0
 8008e4e:	6878      	ldr	r0, [r7, #4]
 8008e50:	f001 fa3a 	bl	800a2c8 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008e54:	e113      	b.n	800907e <USBH_Process+0x3c6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8008e56:	6878      	ldr	r0, [r7, #4]
 8008e58:	f000 f916 	bl	8009088 <USBH_HandleEnum>
 8008e5c:	4603      	mov	r3, r0
 8008e5e:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8008e60:	7bbb      	ldrb	r3, [r7, #14]
 8008e62:	b2db      	uxtb	r3, r3
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	f040 80fd 	bne.w	8009064 <USBH_Process+0x3ac>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	2200      	movs	r2, #0
 8008e6e:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 8008e78:	2b01      	cmp	r3, #1
 8008e7a:	d103      	bne.n	8008e84 <USBH_Process+0x1cc>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	2208      	movs	r2, #8
 8008e80:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8008e82:	e0ef      	b.n	8009064 <USBH_Process+0x3ac>
          phost->gState = HOST_INPUT;
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	2207      	movs	r2, #7
 8008e88:	701a      	strb	r2, [r3, #0]
      break;
 8008e8a:	e0eb      	b.n	8009064 <USBH_Process+0x3ac>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	f000 80e8 	beq.w	8009068 <USBH_Process+0x3b0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008e9e:	2101      	movs	r1, #1
 8008ea0:	6878      	ldr	r0, [r7, #4]
 8008ea2:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	2208      	movs	r2, #8
 8008ea8:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 8008eaa:	e0dd      	b.n	8009068 <USBH_Process+0x3b0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 8008eb2:	4619      	mov	r1, r3
 8008eb4:	6878      	ldr	r0, [r7, #4]
 8008eb6:	f000 fc3a 	bl	800972e <USBH_SetCfg>
 8008eba:	4603      	mov	r3, r0
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	f040 80d5 	bne.w	800906c <USBH_Process+0x3b4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	2209      	movs	r2, #9
 8008ec6:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008ec8:	e0d0      	b.n	800906c <USBH_Process+0x3b4>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8008ed0:	f003 0320 	and.w	r3, r3, #32
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d016      	beq.n	8008f06 <USBH_Process+0x24e>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8008ed8:	2101      	movs	r1, #1
 8008eda:	6878      	ldr	r0, [r7, #4]
 8008edc:	f000 fc4a 	bl	8009774 <USBH_SetFeature>
 8008ee0:	4603      	mov	r3, r0
 8008ee2:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8008ee4:	7bbb      	ldrb	r3, [r7, #14]
 8008ee6:	b2db      	uxtb	r3, r3
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d103      	bne.n	8008ef4 <USBH_Process+0x23c>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	220a      	movs	r2, #10
 8008ef0:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008ef2:	e0bd      	b.n	8009070 <USBH_Process+0x3b8>
        else if (status == USBH_NOT_SUPPORTED)
 8008ef4:	7bbb      	ldrb	r3, [r7, #14]
 8008ef6:	b2db      	uxtb	r3, r3
 8008ef8:	2b03      	cmp	r3, #3
 8008efa:	f040 80b9 	bne.w	8009070 <USBH_Process+0x3b8>
          phost->gState = HOST_CHECK_CLASS;
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	220a      	movs	r2, #10
 8008f02:	701a      	strb	r2, [r3, #0]
      break;
 8008f04:	e0b4      	b.n	8009070 <USBH_Process+0x3b8>
        phost->gState = HOST_CHECK_CLASS;
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	220a      	movs	r2, #10
 8008f0a:	701a      	strb	r2, [r3, #0]
      break;
 8008f0c:	e0b0      	b.n	8009070 <USBH_Process+0x3b8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	f000 80ad 	beq.w	8009074 <USBH_Process+0x3bc>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	2200      	movs	r2, #0
 8008f1e:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8008f22:	2300      	movs	r3, #0
 8008f24:	73fb      	strb	r3, [r7, #15]
 8008f26:	e016      	b.n	8008f56 <USBH_Process+0x29e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8008f28:	7bfa      	ldrb	r2, [r7, #15]
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	32de      	adds	r2, #222	@ 0xde
 8008f2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f32:	791a      	ldrb	r2, [r3, #4]
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 8008f3a:	429a      	cmp	r2, r3
 8008f3c:	d108      	bne.n	8008f50 <USBH_Process+0x298>
          {
            phost->pActiveClass = phost->pClass[idx];
 8008f3e:	7bfa      	ldrb	r2, [r7, #15]
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	32de      	adds	r2, #222	@ 0xde
 8008f44:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 8008f4e:	e005      	b.n	8008f5c <USBH_Process+0x2a4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8008f50:	7bfb      	ldrb	r3, [r7, #15]
 8008f52:	3301      	adds	r3, #1
 8008f54:	73fb      	strb	r3, [r7, #15]
 8008f56:	7bfb      	ldrb	r3, [r7, #15]
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d0e5      	beq.n	8008f28 <USBH_Process+0x270>
          }
        }

        if (phost->pActiveClass != NULL)
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d016      	beq.n	8008f94 <USBH_Process+0x2dc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008f6c:	689b      	ldr	r3, [r3, #8]
 8008f6e:	6878      	ldr	r0, [r7, #4]
 8008f70:	4798      	blx	r3
 8008f72:	4603      	mov	r3, r0
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d109      	bne.n	8008f8c <USBH_Process+0x2d4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	2206      	movs	r2, #6
 8008f7c:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008f84:	2103      	movs	r1, #3
 8008f86:	6878      	ldr	r0, [r7, #4]
 8008f88:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008f8a:	e073      	b.n	8009074 <USBH_Process+0x3bc>
            phost->gState = HOST_ABORT_STATE;
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	220d      	movs	r2, #13
 8008f90:	701a      	strb	r2, [r3, #0]
      break;
 8008f92:	e06f      	b.n	8009074 <USBH_Process+0x3bc>
          phost->gState = HOST_ABORT_STATE;
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	220d      	movs	r2, #13
 8008f98:	701a      	strb	r2, [r3, #0]
      break;
 8008f9a:	e06b      	b.n	8009074 <USBH_Process+0x3bc>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d017      	beq.n	8008fd6 <USBH_Process+0x31e>
      {
        status = phost->pActiveClass->Requests(phost);
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008fac:	691b      	ldr	r3, [r3, #16]
 8008fae:	6878      	ldr	r0, [r7, #4]
 8008fb0:	4798      	blx	r3
 8008fb2:	4603      	mov	r3, r0
 8008fb4:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8008fb6:	7bbb      	ldrb	r3, [r7, #14]
 8008fb8:	b2db      	uxtb	r3, r3
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d103      	bne.n	8008fc6 <USBH_Process+0x30e>
        {
          phost->gState = HOST_CLASS;
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	220b      	movs	r2, #11
 8008fc2:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008fc4:	e058      	b.n	8009078 <USBH_Process+0x3c0>
        else if (status == USBH_FAIL)
 8008fc6:	7bbb      	ldrb	r3, [r7, #14]
 8008fc8:	b2db      	uxtb	r3, r3
 8008fca:	2b02      	cmp	r3, #2
 8008fcc:	d154      	bne.n	8009078 <USBH_Process+0x3c0>
          phost->gState = HOST_ABORT_STATE;
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	220d      	movs	r2, #13
 8008fd2:	701a      	strb	r2, [r3, #0]
      break;
 8008fd4:	e050      	b.n	8009078 <USBH_Process+0x3c0>
        phost->gState = HOST_ABORT_STATE;
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	220d      	movs	r2, #13
 8008fda:	701a      	strb	r2, [r3, #0]
      break;
 8008fdc:	e04c      	b.n	8009078 <USBH_Process+0x3c0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d049      	beq.n	800907c <USBH_Process+0x3c4>
      {
        phost->pActiveClass->BgndProcess(phost);
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008fee:	695b      	ldr	r3, [r3, #20]
 8008ff0:	6878      	ldr	r0, [r7, #4]
 8008ff2:	4798      	blx	r3
      }
      break;
 8008ff4:	e042      	b.n	800907c <USBH_Process+0x3c4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	2200      	movs	r2, #0
 8008ffa:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 8008ffe:	6878      	ldr	r0, [r7, #4]
 8009000:	f7ff fd4a 	bl	8008a98 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800900a:	2b00      	cmp	r3, #0
 800900c:	d009      	beq.n	8009022 <USBH_Process+0x36a>
      {
        phost->pActiveClass->DeInit(phost);
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009014:	68db      	ldr	r3, [r3, #12]
 8009016:	6878      	ldr	r0, [r7, #4]
 8009018:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	2200      	movs	r2, #0
 800901e:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009028:	2b00      	cmp	r3, #0
 800902a:	d005      	beq.n	8009038 <USBH_Process+0x380>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009032:	2105      	movs	r1, #5
 8009034:	6878      	ldr	r0, [r7, #4]
 8009036:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 800903e:	b2db      	uxtb	r3, r3
 8009040:	2b01      	cmp	r3, #1
 8009042:	d107      	bne.n	8009054 <USBH_Process+0x39c>
      {
        phost->device.is_ReEnumerated = 0U;
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	2200      	movs	r2, #0
 8009048:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800904c:	6878      	ldr	r0, [r7, #4]
 800904e:	f7ff fe22 	bl	8008c96 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8009052:	e014      	b.n	800907e <USBH_Process+0x3c6>
        (void)USBH_LL_Start(phost);
 8009054:	6878      	ldr	r0, [r7, #4]
 8009056:	f001 fb19 	bl	800a68c <USBH_LL_Start>
      break;
 800905a:	e010      	b.n	800907e <USBH_Process+0x3c6>

    case HOST_ABORT_STATE:
    default :
      break;
 800905c:	bf00      	nop
 800905e:	e00e      	b.n	800907e <USBH_Process+0x3c6>
      break;
 8009060:	bf00      	nop
 8009062:	e00c      	b.n	800907e <USBH_Process+0x3c6>
      break;
 8009064:	bf00      	nop
 8009066:	e00a      	b.n	800907e <USBH_Process+0x3c6>
    break;
 8009068:	bf00      	nop
 800906a:	e008      	b.n	800907e <USBH_Process+0x3c6>
      break;
 800906c:	bf00      	nop
 800906e:	e006      	b.n	800907e <USBH_Process+0x3c6>
      break;
 8009070:	bf00      	nop
 8009072:	e004      	b.n	800907e <USBH_Process+0x3c6>
      break;
 8009074:	bf00      	nop
 8009076:	e002      	b.n	800907e <USBH_Process+0x3c6>
      break;
 8009078:	bf00      	nop
 800907a:	e000      	b.n	800907e <USBH_Process+0x3c6>
      break;
 800907c:	bf00      	nop
  }
  return USBH_OK;
 800907e:	2300      	movs	r3, #0
}
 8009080:	4618      	mov	r0, r3
 8009082:	3710      	adds	r7, #16
 8009084:	46bd      	mov	sp, r7
 8009086:	bd80      	pop	{r7, pc}

08009088 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8009088:	b580      	push	{r7, lr}
 800908a:	b088      	sub	sp, #32
 800908c:	af04      	add	r7, sp, #16
 800908e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8009090:	2301      	movs	r3, #1
 8009092:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8009094:	2301      	movs	r3, #1
 8009096:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	785b      	ldrb	r3, [r3, #1]
 800909c:	2b07      	cmp	r3, #7
 800909e:	f200 81bd 	bhi.w	800941c <USBH_HandleEnum+0x394>
 80090a2:	a201      	add	r2, pc, #4	@ (adr r2, 80090a8 <USBH_HandleEnum+0x20>)
 80090a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090a8:	080090c9 	.word	0x080090c9
 80090ac:	08009183 	.word	0x08009183
 80090b0:	080091ed 	.word	0x080091ed
 80090b4:	08009277 	.word	0x08009277
 80090b8:	080092e1 	.word	0x080092e1
 80090bc:	08009351 	.word	0x08009351
 80090c0:	08009397 	.word	0x08009397
 80090c4:	080093dd 	.word	0x080093dd
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 80090c8:	2108      	movs	r1, #8
 80090ca:	6878      	ldr	r0, [r7, #4]
 80090cc:	f000 fa4c 	bl	8009568 <USBH_Get_DevDesc>
 80090d0:	4603      	mov	r3, r0
 80090d2:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80090d4:	7bbb      	ldrb	r3, [r7, #14]
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d12e      	bne.n	8009138 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	2201      	movs	r2, #1
 80090e8:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	7919      	ldrb	r1, [r3, #4]
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80090fa:	687a      	ldr	r2, [r7, #4]
 80090fc:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80090fe:	9202      	str	r2, [sp, #8]
 8009100:	2200      	movs	r2, #0
 8009102:	9201      	str	r2, [sp, #4]
 8009104:	9300      	str	r3, [sp, #0]
 8009106:	4603      	mov	r3, r0
 8009108:	2280      	movs	r2, #128	@ 0x80
 800910a:	6878      	ldr	r0, [r7, #4]
 800910c:	f001 f8dc 	bl	800a2c8 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	7959      	ldrb	r1, [r3, #5]
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009120:	687a      	ldr	r2, [r7, #4]
 8009122:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009124:	9202      	str	r2, [sp, #8]
 8009126:	2200      	movs	r2, #0
 8009128:	9201      	str	r2, [sp, #4]
 800912a:	9300      	str	r3, [sp, #0]
 800912c:	4603      	mov	r3, r0
 800912e:	2200      	movs	r2, #0
 8009130:	6878      	ldr	r0, [r7, #4]
 8009132:	f001 f8c9 	bl	800a2c8 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8009136:	e173      	b.n	8009420 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009138:	7bbb      	ldrb	r3, [r7, #14]
 800913a:	2b03      	cmp	r3, #3
 800913c:	f040 8170 	bne.w	8009420 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009146:	3301      	adds	r3, #1
 8009148:	b2da      	uxtb	r2, r3
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009156:	2b03      	cmp	r3, #3
 8009158:	d903      	bls.n	8009162 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	220d      	movs	r2, #13
 800915e:	701a      	strb	r2, [r3, #0]
      break;
 8009160:	e15e      	b.n	8009420 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	795b      	ldrb	r3, [r3, #5]
 8009166:	4619      	mov	r1, r3
 8009168:	6878      	ldr	r0, [r7, #4]
 800916a:	f001 f8fd 	bl	800a368 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	791b      	ldrb	r3, [r3, #4]
 8009172:	4619      	mov	r1, r3
 8009174:	6878      	ldr	r0, [r7, #4]
 8009176:	f001 f8f7 	bl	800a368 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	2200      	movs	r2, #0
 800917e:	701a      	strb	r2, [r3, #0]
      break;
 8009180:	e14e      	b.n	8009420 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8009182:	2112      	movs	r1, #18
 8009184:	6878      	ldr	r0, [r7, #4]
 8009186:	f000 f9ef 	bl	8009568 <USBH_Get_DevDesc>
 800918a:	4603      	mov	r3, r0
 800918c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800918e:	7bbb      	ldrb	r3, [r7, #14]
 8009190:	2b00      	cmp	r3, #0
 8009192:	d103      	bne.n	800919c <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	2202      	movs	r2, #2
 8009198:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800919a:	e143      	b.n	8009424 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800919c:	7bbb      	ldrb	r3, [r7, #14]
 800919e:	2b03      	cmp	r3, #3
 80091a0:	f040 8140 	bne.w	8009424 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80091aa:	3301      	adds	r3, #1
 80091ac:	b2da      	uxtb	r2, r3
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80091ba:	2b03      	cmp	r3, #3
 80091bc:	d903      	bls.n	80091c6 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	220d      	movs	r2, #13
 80091c2:	701a      	strb	r2, [r3, #0]
      break;
 80091c4:	e12e      	b.n	8009424 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	795b      	ldrb	r3, [r3, #5]
 80091ca:	4619      	mov	r1, r3
 80091cc:	6878      	ldr	r0, [r7, #4]
 80091ce:	f001 f8cb 	bl	800a368 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	791b      	ldrb	r3, [r3, #4]
 80091d6:	4619      	mov	r1, r3
 80091d8:	6878      	ldr	r0, [r7, #4]
 80091da:	f001 f8c5 	bl	800a368 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	2200      	movs	r2, #0
 80091e2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	2200      	movs	r2, #0
 80091e8:	701a      	strb	r2, [r3, #0]
      break;
 80091ea:	e11b      	b.n	8009424 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 80091ec:	2101      	movs	r1, #1
 80091ee:	6878      	ldr	r0, [r7, #4]
 80091f0:	f000 fa79 	bl	80096e6 <USBH_SetAddress>
 80091f4:	4603      	mov	r3, r0
 80091f6:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80091f8:	7bbb      	ldrb	r3, [r7, #14]
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d130      	bne.n	8009260 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 80091fe:	2002      	movs	r0, #2
 8009200:	f001 fbab 	bl	800a95a <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	2201      	movs	r2, #1
 8009208:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	2203      	movs	r2, #3
 8009210:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	7919      	ldrb	r1, [r3, #4]
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009222:	687a      	ldr	r2, [r7, #4]
 8009224:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8009226:	9202      	str	r2, [sp, #8]
 8009228:	2200      	movs	r2, #0
 800922a:	9201      	str	r2, [sp, #4]
 800922c:	9300      	str	r3, [sp, #0]
 800922e:	4603      	mov	r3, r0
 8009230:	2280      	movs	r2, #128	@ 0x80
 8009232:	6878      	ldr	r0, [r7, #4]
 8009234:	f001 f848 	bl	800a2c8 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	7959      	ldrb	r1, [r3, #5]
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009248:	687a      	ldr	r2, [r7, #4]
 800924a:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800924c:	9202      	str	r2, [sp, #8]
 800924e:	2200      	movs	r2, #0
 8009250:	9201      	str	r2, [sp, #4]
 8009252:	9300      	str	r3, [sp, #0]
 8009254:	4603      	mov	r3, r0
 8009256:	2200      	movs	r2, #0
 8009258:	6878      	ldr	r0, [r7, #4]
 800925a:	f001 f835 	bl	800a2c8 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800925e:	e0e3      	b.n	8009428 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009260:	7bbb      	ldrb	r3, [r7, #14]
 8009262:	2b03      	cmp	r3, #3
 8009264:	f040 80e0 	bne.w	8009428 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	220d      	movs	r2, #13
 800926c:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	2200      	movs	r2, #0
 8009272:	705a      	strb	r2, [r3, #1]
      break;
 8009274:	e0d8      	b.n	8009428 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8009276:	2109      	movs	r1, #9
 8009278:	6878      	ldr	r0, [r7, #4]
 800927a:	f000 f9a1 	bl	80095c0 <USBH_Get_CfgDesc>
 800927e:	4603      	mov	r3, r0
 8009280:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009282:	7bbb      	ldrb	r3, [r7, #14]
 8009284:	2b00      	cmp	r3, #0
 8009286:	d103      	bne.n	8009290 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	2204      	movs	r2, #4
 800928c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800928e:	e0cd      	b.n	800942c <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009290:	7bbb      	ldrb	r3, [r7, #14]
 8009292:	2b03      	cmp	r3, #3
 8009294:	f040 80ca 	bne.w	800942c <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800929e:	3301      	adds	r3, #1
 80092a0:	b2da      	uxtb	r2, r3
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80092ae:	2b03      	cmp	r3, #3
 80092b0:	d903      	bls.n	80092ba <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	220d      	movs	r2, #13
 80092b6:	701a      	strb	r2, [r3, #0]
      break;
 80092b8:	e0b8      	b.n	800942c <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	795b      	ldrb	r3, [r3, #5]
 80092be:	4619      	mov	r1, r3
 80092c0:	6878      	ldr	r0, [r7, #4]
 80092c2:	f001 f851 	bl	800a368 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	791b      	ldrb	r3, [r3, #4]
 80092ca:	4619      	mov	r1, r3
 80092cc:	6878      	ldr	r0, [r7, #4]
 80092ce:	f001 f84b 	bl	800a368 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	2200      	movs	r2, #0
 80092d6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	2200      	movs	r2, #0
 80092dc:	701a      	strb	r2, [r3, #0]
      break;
 80092de:	e0a5      	b.n	800942c <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 80092e6:	4619      	mov	r1, r3
 80092e8:	6878      	ldr	r0, [r7, #4]
 80092ea:	f000 f969 	bl	80095c0 <USBH_Get_CfgDesc>
 80092ee:	4603      	mov	r3, r0
 80092f0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80092f2:	7bbb      	ldrb	r3, [r7, #14]
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d103      	bne.n	8009300 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	2205      	movs	r2, #5
 80092fc:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80092fe:	e097      	b.n	8009430 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009300:	7bbb      	ldrb	r3, [r7, #14]
 8009302:	2b03      	cmp	r3, #3
 8009304:	f040 8094 	bne.w	8009430 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800930e:	3301      	adds	r3, #1
 8009310:	b2da      	uxtb	r2, r3
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800931e:	2b03      	cmp	r3, #3
 8009320:	d903      	bls.n	800932a <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	220d      	movs	r2, #13
 8009326:	701a      	strb	r2, [r3, #0]
      break;
 8009328:	e082      	b.n	8009430 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	795b      	ldrb	r3, [r3, #5]
 800932e:	4619      	mov	r1, r3
 8009330:	6878      	ldr	r0, [r7, #4]
 8009332:	f001 f819 	bl	800a368 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	791b      	ldrb	r3, [r3, #4]
 800933a:	4619      	mov	r1, r3
 800933c:	6878      	ldr	r0, [r7, #4]
 800933e:	f001 f813 	bl	800a368 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	2200      	movs	r2, #0
 8009346:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	2200      	movs	r2, #0
 800934c:	701a      	strb	r2, [r3, #0]
      break;
 800934e:	e06f      	b.n	8009430 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8009356:	2b00      	cmp	r3, #0
 8009358:	d019      	beq.n	800938e <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8009366:	23ff      	movs	r3, #255	@ 0xff
 8009368:	6878      	ldr	r0, [r7, #4]
 800936a:	f000 f953 	bl	8009614 <USBH_Get_StringDesc>
 800936e:	4603      	mov	r3, r0
 8009370:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8009372:	7bbb      	ldrb	r3, [r7, #14]
 8009374:	2b00      	cmp	r3, #0
 8009376:	d103      	bne.n	8009380 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	2206      	movs	r2, #6
 800937c:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800937e:	e059      	b.n	8009434 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009380:	7bbb      	ldrb	r3, [r7, #14]
 8009382:	2b03      	cmp	r3, #3
 8009384:	d156      	bne.n	8009434 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	2206      	movs	r2, #6
 800938a:	705a      	strb	r2, [r3, #1]
      break;
 800938c:	e052      	b.n	8009434 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	2206      	movs	r2, #6
 8009392:	705a      	strb	r2, [r3, #1]
      break;
 8009394:	e04e      	b.n	8009434 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 800939c:	2b00      	cmp	r3, #0
 800939e:	d019      	beq.n	80093d4 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80093ac:	23ff      	movs	r3, #255	@ 0xff
 80093ae:	6878      	ldr	r0, [r7, #4]
 80093b0:	f000 f930 	bl	8009614 <USBH_Get_StringDesc>
 80093b4:	4603      	mov	r3, r0
 80093b6:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80093b8:	7bbb      	ldrb	r3, [r7, #14]
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d103      	bne.n	80093c6 <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	2207      	movs	r2, #7
 80093c2:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 80093c4:	e038      	b.n	8009438 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80093c6:	7bbb      	ldrb	r3, [r7, #14]
 80093c8:	2b03      	cmp	r3, #3
 80093ca:	d135      	bne.n	8009438 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	2207      	movs	r2, #7
 80093d0:	705a      	strb	r2, [r3, #1]
      break;
 80093d2:	e031      	b.n	8009438 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	2207      	movs	r2, #7
 80093d8:	705a      	strb	r2, [r3, #1]
      break;
 80093da:	e02d      	b.n	8009438 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d017      	beq.n	8009416 <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80093f2:	23ff      	movs	r3, #255	@ 0xff
 80093f4:	6878      	ldr	r0, [r7, #4]
 80093f6:	f000 f90d 	bl	8009614 <USBH_Get_StringDesc>
 80093fa:	4603      	mov	r3, r0
 80093fc:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80093fe:	7bbb      	ldrb	r3, [r7, #14]
 8009400:	2b00      	cmp	r3, #0
 8009402:	d102      	bne.n	800940a <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8009404:	2300      	movs	r3, #0
 8009406:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8009408:	e018      	b.n	800943c <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800940a:	7bbb      	ldrb	r3, [r7, #14]
 800940c:	2b03      	cmp	r3, #3
 800940e:	d115      	bne.n	800943c <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 8009410:	2300      	movs	r3, #0
 8009412:	73fb      	strb	r3, [r7, #15]
      break;
 8009414:	e012      	b.n	800943c <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 8009416:	2300      	movs	r3, #0
 8009418:	73fb      	strb	r3, [r7, #15]
      break;
 800941a:	e00f      	b.n	800943c <USBH_HandleEnum+0x3b4>

    default:
      break;
 800941c:	bf00      	nop
 800941e:	e00e      	b.n	800943e <USBH_HandleEnum+0x3b6>
      break;
 8009420:	bf00      	nop
 8009422:	e00c      	b.n	800943e <USBH_HandleEnum+0x3b6>
      break;
 8009424:	bf00      	nop
 8009426:	e00a      	b.n	800943e <USBH_HandleEnum+0x3b6>
      break;
 8009428:	bf00      	nop
 800942a:	e008      	b.n	800943e <USBH_HandleEnum+0x3b6>
      break;
 800942c:	bf00      	nop
 800942e:	e006      	b.n	800943e <USBH_HandleEnum+0x3b6>
      break;
 8009430:	bf00      	nop
 8009432:	e004      	b.n	800943e <USBH_HandleEnum+0x3b6>
      break;
 8009434:	bf00      	nop
 8009436:	e002      	b.n	800943e <USBH_HandleEnum+0x3b6>
      break;
 8009438:	bf00      	nop
 800943a:	e000      	b.n	800943e <USBH_HandleEnum+0x3b6>
      break;
 800943c:	bf00      	nop
  }
  return Status;
 800943e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009440:	4618      	mov	r0, r3
 8009442:	3710      	adds	r7, #16
 8009444:	46bd      	mov	sp, r7
 8009446:	bd80      	pop	{r7, pc}

08009448 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8009448:	b480      	push	{r7}
 800944a:	b083      	sub	sp, #12
 800944c:	af00      	add	r7, sp, #0
 800944e:	6078      	str	r0, [r7, #4]
 8009450:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	683a      	ldr	r2, [r7, #0]
 8009456:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 800945a:	bf00      	nop
 800945c:	370c      	adds	r7, #12
 800945e:	46bd      	mov	sp, r7
 8009460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009464:	4770      	bx	lr

08009466 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8009466:	b580      	push	{r7, lr}
 8009468:	b082      	sub	sp, #8
 800946a:	af00      	add	r7, sp, #0
 800946c:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009474:	1c5a      	adds	r2, r3, #1
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 800947c:	6878      	ldr	r0, [r7, #4]
 800947e:	f000 f804 	bl	800948a <USBH_HandleSof>
}
 8009482:	bf00      	nop
 8009484:	3708      	adds	r7, #8
 8009486:	46bd      	mov	sp, r7
 8009488:	bd80      	pop	{r7, pc}

0800948a <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800948a:	b580      	push	{r7, lr}
 800948c:	b082      	sub	sp, #8
 800948e:	af00      	add	r7, sp, #0
 8009490:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	781b      	ldrb	r3, [r3, #0]
 8009496:	b2db      	uxtb	r3, r3
 8009498:	2b0b      	cmp	r3, #11
 800949a:	d10a      	bne.n	80094b2 <USBH_HandleSof+0x28>
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	d005      	beq.n	80094b2 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80094ac:	699b      	ldr	r3, [r3, #24]
 80094ae:	6878      	ldr	r0, [r7, #4]
 80094b0:	4798      	blx	r3
  }
}
 80094b2:	bf00      	nop
 80094b4:	3708      	adds	r7, #8
 80094b6:	46bd      	mov	sp, r7
 80094b8:	bd80      	pop	{r7, pc}

080094ba <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 80094ba:	b480      	push	{r7}
 80094bc:	b083      	sub	sp, #12
 80094be:	af00      	add	r7, sp, #0
 80094c0:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	2201      	movs	r2, #1
 80094c6:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 80094ca:	bf00      	nop
}
 80094cc:	370c      	adds	r7, #12
 80094ce:	46bd      	mov	sp, r7
 80094d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094d4:	4770      	bx	lr

080094d6 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 80094d6:	b480      	push	{r7}
 80094d8:	b083      	sub	sp, #12
 80094da:	af00      	add	r7, sp, #0
 80094dc:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	2200      	movs	r2, #0
 80094e2:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  return;
 80094e6:	bf00      	nop
}
 80094e8:	370c      	adds	r7, #12
 80094ea:	46bd      	mov	sp, r7
 80094ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094f0:	4770      	bx	lr

080094f2 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 80094f2:	b480      	push	{r7}
 80094f4:	b083      	sub	sp, #12
 80094f6:	af00      	add	r7, sp, #0
 80094f8:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	2201      	movs	r2, #1
 80094fe:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	2200      	movs	r2, #0
 8009506:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	2200      	movs	r2, #0
 800950e:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8009512:	2300      	movs	r3, #0
}
 8009514:	4618      	mov	r0, r3
 8009516:	370c      	adds	r7, #12
 8009518:	46bd      	mov	sp, r7
 800951a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800951e:	4770      	bx	lr

08009520 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8009520:	b580      	push	{r7, lr}
 8009522:	b082      	sub	sp, #8
 8009524:	af00      	add	r7, sp, #0
 8009526:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	2201      	movs	r2, #1
 800952c:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	2200      	movs	r2, #0
 8009534:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	2200      	movs	r2, #0
 800953c:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8009540:	6878      	ldr	r0, [r7, #4]
 8009542:	f001 f8be 	bl	800a6c2 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	791b      	ldrb	r3, [r3, #4]
 800954a:	4619      	mov	r1, r3
 800954c:	6878      	ldr	r0, [r7, #4]
 800954e:	f000 ff0b 	bl	800a368 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	795b      	ldrb	r3, [r3, #5]
 8009556:	4619      	mov	r1, r3
 8009558:	6878      	ldr	r0, [r7, #4]
 800955a:	f000 ff05 	bl	800a368 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800955e:	2300      	movs	r3, #0
}
 8009560:	4618      	mov	r0, r3
 8009562:	3708      	adds	r7, #8
 8009564:	46bd      	mov	sp, r7
 8009566:	bd80      	pop	{r7, pc}

08009568 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8009568:	b580      	push	{r7, lr}
 800956a:	b086      	sub	sp, #24
 800956c:	af02      	add	r7, sp, #8
 800956e:	6078      	str	r0, [r7, #4]
 8009570:	460b      	mov	r3, r1
 8009572:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8009574:	887b      	ldrh	r3, [r7, #2]
 8009576:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800957a:	d901      	bls.n	8009580 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800957c:	2303      	movs	r3, #3
 800957e:	e01b      	b.n	80095b8 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8009586:	887b      	ldrh	r3, [r7, #2]
 8009588:	9300      	str	r3, [sp, #0]
 800958a:	4613      	mov	r3, r2
 800958c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009590:	2100      	movs	r1, #0
 8009592:	6878      	ldr	r0, [r7, #4]
 8009594:	f000 f872 	bl	800967c <USBH_GetDescriptor>
 8009598:	4603      	mov	r3, r0
 800959a:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 800959c:	7bfb      	ldrb	r3, [r7, #15]
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d109      	bne.n	80095b6 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80095a8:	887a      	ldrh	r2, [r7, #2]
 80095aa:	4619      	mov	r1, r3
 80095ac:	6878      	ldr	r0, [r7, #4]
 80095ae:	f000 f929 	bl	8009804 <USBH_ParseDevDesc>
 80095b2:	4603      	mov	r3, r0
 80095b4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80095b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80095b8:	4618      	mov	r0, r3
 80095ba:	3710      	adds	r7, #16
 80095bc:	46bd      	mov	sp, r7
 80095be:	bd80      	pop	{r7, pc}

080095c0 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 80095c0:	b580      	push	{r7, lr}
 80095c2:	b086      	sub	sp, #24
 80095c4:	af02      	add	r7, sp, #8
 80095c6:	6078      	str	r0, [r7, #4]
 80095c8:	460b      	mov	r3, r1
 80095ca:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	331c      	adds	r3, #28
 80095d0:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 80095d2:	887b      	ldrh	r3, [r7, #2]
 80095d4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80095d8:	d901      	bls.n	80095de <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80095da:	2303      	movs	r3, #3
 80095dc:	e016      	b.n	800960c <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 80095de:	887b      	ldrh	r3, [r7, #2]
 80095e0:	9300      	str	r3, [sp, #0]
 80095e2:	68bb      	ldr	r3, [r7, #8]
 80095e4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80095e8:	2100      	movs	r1, #0
 80095ea:	6878      	ldr	r0, [r7, #4]
 80095ec:	f000 f846 	bl	800967c <USBH_GetDescriptor>
 80095f0:	4603      	mov	r3, r0
 80095f2:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 80095f4:	7bfb      	ldrb	r3, [r7, #15]
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d107      	bne.n	800960a <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 80095fa:	887b      	ldrh	r3, [r7, #2]
 80095fc:	461a      	mov	r2, r3
 80095fe:	68b9      	ldr	r1, [r7, #8]
 8009600:	6878      	ldr	r0, [r7, #4]
 8009602:	f000 f9af 	bl	8009964 <USBH_ParseCfgDesc>
 8009606:	4603      	mov	r3, r0
 8009608:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800960a:	7bfb      	ldrb	r3, [r7, #15]
}
 800960c:	4618      	mov	r0, r3
 800960e:	3710      	adds	r7, #16
 8009610:	46bd      	mov	sp, r7
 8009612:	bd80      	pop	{r7, pc}

08009614 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 8009614:	b580      	push	{r7, lr}
 8009616:	b088      	sub	sp, #32
 8009618:	af02      	add	r7, sp, #8
 800961a:	60f8      	str	r0, [r7, #12]
 800961c:	607a      	str	r2, [r7, #4]
 800961e:	461a      	mov	r2, r3
 8009620:	460b      	mov	r3, r1
 8009622:	72fb      	strb	r3, [r7, #11]
 8009624:	4613      	mov	r3, r2
 8009626:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 8009628:	893b      	ldrh	r3, [r7, #8]
 800962a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800962e:	d802      	bhi.n	8009636 <USBH_Get_StringDesc+0x22>
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	2b00      	cmp	r3, #0
 8009634:	d101      	bne.n	800963a <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8009636:	2303      	movs	r3, #3
 8009638:	e01c      	b.n	8009674 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 800963a:	7afb      	ldrb	r3, [r7, #11]
 800963c:	b29b      	uxth	r3, r3
 800963e:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8009642:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800964a:	893b      	ldrh	r3, [r7, #8]
 800964c:	9300      	str	r3, [sp, #0]
 800964e:	460b      	mov	r3, r1
 8009650:	2100      	movs	r1, #0
 8009652:	68f8      	ldr	r0, [r7, #12]
 8009654:	f000 f812 	bl	800967c <USBH_GetDescriptor>
 8009658:	4603      	mov	r3, r0
 800965a:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 800965c:	7dfb      	ldrb	r3, [r7, #23]
 800965e:	2b00      	cmp	r3, #0
 8009660:	d107      	bne.n	8009672 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8009668:	893a      	ldrh	r2, [r7, #8]
 800966a:	6879      	ldr	r1, [r7, #4]
 800966c:	4618      	mov	r0, r3
 800966e:	f000 fb8d 	bl	8009d8c <USBH_ParseStringDesc>
  }

  return status;
 8009672:	7dfb      	ldrb	r3, [r7, #23]
}
 8009674:	4618      	mov	r0, r3
 8009676:	3718      	adds	r7, #24
 8009678:	46bd      	mov	sp, r7
 800967a:	bd80      	pop	{r7, pc}

0800967c <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 800967c:	b580      	push	{r7, lr}
 800967e:	b084      	sub	sp, #16
 8009680:	af00      	add	r7, sp, #0
 8009682:	60f8      	str	r0, [r7, #12]
 8009684:	607b      	str	r3, [r7, #4]
 8009686:	460b      	mov	r3, r1
 8009688:	72fb      	strb	r3, [r7, #11]
 800968a:	4613      	mov	r3, r2
 800968c:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	789b      	ldrb	r3, [r3, #2]
 8009692:	2b01      	cmp	r3, #1
 8009694:	d11c      	bne.n	80096d0 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8009696:	7afb      	ldrb	r3, [r7, #11]
 8009698:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800969c:	b2da      	uxtb	r2, r3
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	2206      	movs	r2, #6
 80096a6:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	893a      	ldrh	r2, [r7, #8]
 80096ac:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 80096ae:	893b      	ldrh	r3, [r7, #8]
 80096b0:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80096b4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80096b8:	d104      	bne.n	80096c4 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 80096ba:	68fb      	ldr	r3, [r7, #12]
 80096bc:	f240 4209 	movw	r2, #1033	@ 0x409
 80096c0:	829a      	strh	r2, [r3, #20]
 80096c2:	e002      	b.n	80096ca <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	2200      	movs	r2, #0
 80096c8:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	8b3a      	ldrh	r2, [r7, #24]
 80096ce:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 80096d0:	8b3b      	ldrh	r3, [r7, #24]
 80096d2:	461a      	mov	r2, r3
 80096d4:	6879      	ldr	r1, [r7, #4]
 80096d6:	68f8      	ldr	r0, [r7, #12]
 80096d8:	f000 fba5 	bl	8009e26 <USBH_CtlReq>
 80096dc:	4603      	mov	r3, r0
}
 80096de:	4618      	mov	r0, r3
 80096e0:	3710      	adds	r7, #16
 80096e2:	46bd      	mov	sp, r7
 80096e4:	bd80      	pop	{r7, pc}

080096e6 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 80096e6:	b580      	push	{r7, lr}
 80096e8:	b082      	sub	sp, #8
 80096ea:	af00      	add	r7, sp, #0
 80096ec:	6078      	str	r0, [r7, #4]
 80096ee:	460b      	mov	r3, r1
 80096f0:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	789b      	ldrb	r3, [r3, #2]
 80096f6:	2b01      	cmp	r3, #1
 80096f8:	d10f      	bne.n	800971a <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	2200      	movs	r2, #0
 80096fe:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	2205      	movs	r2, #5
 8009704:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8009706:	78fb      	ldrb	r3, [r7, #3]
 8009708:	b29a      	uxth	r2, r3
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	2200      	movs	r2, #0
 8009712:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	2200      	movs	r2, #0
 8009718:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800971a:	2200      	movs	r2, #0
 800971c:	2100      	movs	r1, #0
 800971e:	6878      	ldr	r0, [r7, #4]
 8009720:	f000 fb81 	bl	8009e26 <USBH_CtlReq>
 8009724:	4603      	mov	r3, r0
}
 8009726:	4618      	mov	r0, r3
 8009728:	3708      	adds	r7, #8
 800972a:	46bd      	mov	sp, r7
 800972c:	bd80      	pop	{r7, pc}

0800972e <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800972e:	b580      	push	{r7, lr}
 8009730:	b082      	sub	sp, #8
 8009732:	af00      	add	r7, sp, #0
 8009734:	6078      	str	r0, [r7, #4]
 8009736:	460b      	mov	r3, r1
 8009738:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	789b      	ldrb	r3, [r3, #2]
 800973e:	2b01      	cmp	r3, #1
 8009740:	d10e      	bne.n	8009760 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	2200      	movs	r2, #0
 8009746:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	2209      	movs	r2, #9
 800974c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	887a      	ldrh	r2, [r7, #2]
 8009752:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	2200      	movs	r2, #0
 8009758:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	2200      	movs	r2, #0
 800975e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009760:	2200      	movs	r2, #0
 8009762:	2100      	movs	r1, #0
 8009764:	6878      	ldr	r0, [r7, #4]
 8009766:	f000 fb5e 	bl	8009e26 <USBH_CtlReq>
 800976a:	4603      	mov	r3, r0
}
 800976c:	4618      	mov	r0, r3
 800976e:	3708      	adds	r7, #8
 8009770:	46bd      	mov	sp, r7
 8009772:	bd80      	pop	{r7, pc}

08009774 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8009774:	b580      	push	{r7, lr}
 8009776:	b082      	sub	sp, #8
 8009778:	af00      	add	r7, sp, #0
 800977a:	6078      	str	r0, [r7, #4]
 800977c:	460b      	mov	r3, r1
 800977e:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	789b      	ldrb	r3, [r3, #2]
 8009784:	2b01      	cmp	r3, #1
 8009786:	d10f      	bne.n	80097a8 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	2200      	movs	r2, #0
 800978c:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	2203      	movs	r2, #3
 8009792:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8009794:	78fb      	ldrb	r3, [r7, #3]
 8009796:	b29a      	uxth	r2, r3
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	2200      	movs	r2, #0
 80097a0:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	2200      	movs	r2, #0
 80097a6:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80097a8:	2200      	movs	r2, #0
 80097aa:	2100      	movs	r1, #0
 80097ac:	6878      	ldr	r0, [r7, #4]
 80097ae:	f000 fb3a 	bl	8009e26 <USBH_CtlReq>
 80097b2:	4603      	mov	r3, r0
}
 80097b4:	4618      	mov	r0, r3
 80097b6:	3708      	adds	r7, #8
 80097b8:	46bd      	mov	sp, r7
 80097ba:	bd80      	pop	{r7, pc}

080097bc <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 80097bc:	b580      	push	{r7, lr}
 80097be:	b082      	sub	sp, #8
 80097c0:	af00      	add	r7, sp, #0
 80097c2:	6078      	str	r0, [r7, #4]
 80097c4:	460b      	mov	r3, r1
 80097c6:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	789b      	ldrb	r3, [r3, #2]
 80097cc:	2b01      	cmp	r3, #1
 80097ce:	d10f      	bne.n	80097f0 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	2202      	movs	r2, #2
 80097d4:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	2201      	movs	r2, #1
 80097da:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	2200      	movs	r2, #0
 80097e0:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 80097e2:	78fb      	ldrb	r3, [r7, #3]
 80097e4:	b29a      	uxth	r2, r3
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	2200      	movs	r2, #0
 80097ee:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80097f0:	2200      	movs	r2, #0
 80097f2:	2100      	movs	r1, #0
 80097f4:	6878      	ldr	r0, [r7, #4]
 80097f6:	f000 fb16 	bl	8009e26 <USBH_CtlReq>
 80097fa:	4603      	mov	r3, r0
}
 80097fc:	4618      	mov	r0, r3
 80097fe:	3708      	adds	r7, #8
 8009800:	46bd      	mov	sp, r7
 8009802:	bd80      	pop	{r7, pc}

08009804 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8009804:	b480      	push	{r7}
 8009806:	b087      	sub	sp, #28
 8009808:	af00      	add	r7, sp, #0
 800980a:	60f8      	str	r0, [r7, #12]
 800980c:	60b9      	str	r1, [r7, #8]
 800980e:	4613      	mov	r3, r2
 8009810:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8009818:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 800981a:	2300      	movs	r3, #0
 800981c:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 800981e:	68bb      	ldr	r3, [r7, #8]
 8009820:	2b00      	cmp	r3, #0
 8009822:	d101      	bne.n	8009828 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8009824:	2302      	movs	r3, #2
 8009826:	e094      	b.n	8009952 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 8009828:	68bb      	ldr	r3, [r7, #8]
 800982a:	781a      	ldrb	r2, [r3, #0]
 800982c:	693b      	ldr	r3, [r7, #16]
 800982e:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8009830:	68bb      	ldr	r3, [r7, #8]
 8009832:	785a      	ldrb	r2, [r3, #1]
 8009834:	693b      	ldr	r3, [r7, #16]
 8009836:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8009838:	68bb      	ldr	r3, [r7, #8]
 800983a:	3302      	adds	r3, #2
 800983c:	781b      	ldrb	r3, [r3, #0]
 800983e:	461a      	mov	r2, r3
 8009840:	68bb      	ldr	r3, [r7, #8]
 8009842:	3303      	adds	r3, #3
 8009844:	781b      	ldrb	r3, [r3, #0]
 8009846:	021b      	lsls	r3, r3, #8
 8009848:	b29b      	uxth	r3, r3
 800984a:	4313      	orrs	r3, r2
 800984c:	b29a      	uxth	r2, r3
 800984e:	693b      	ldr	r3, [r7, #16]
 8009850:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 8009852:	68bb      	ldr	r3, [r7, #8]
 8009854:	791a      	ldrb	r2, [r3, #4]
 8009856:	693b      	ldr	r3, [r7, #16]
 8009858:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 800985a:	68bb      	ldr	r3, [r7, #8]
 800985c:	795a      	ldrb	r2, [r3, #5]
 800985e:	693b      	ldr	r3, [r7, #16]
 8009860:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 8009862:	68bb      	ldr	r3, [r7, #8]
 8009864:	799a      	ldrb	r2, [r3, #6]
 8009866:	693b      	ldr	r3, [r7, #16]
 8009868:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 800986a:	68bb      	ldr	r3, [r7, #8]
 800986c:	79da      	ldrb	r2, [r3, #7]
 800986e:	693b      	ldr	r3, [r7, #16]
 8009870:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009878:	2b00      	cmp	r3, #0
 800987a:	d004      	beq.n	8009886 <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8009882:	2b01      	cmp	r3, #1
 8009884:	d11b      	bne.n	80098be <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 8009886:	693b      	ldr	r3, [r7, #16]
 8009888:	79db      	ldrb	r3, [r3, #7]
 800988a:	2b20      	cmp	r3, #32
 800988c:	dc0f      	bgt.n	80098ae <USBH_ParseDevDesc+0xaa>
 800988e:	2b08      	cmp	r3, #8
 8009890:	db0f      	blt.n	80098b2 <USBH_ParseDevDesc+0xae>
 8009892:	3b08      	subs	r3, #8
 8009894:	4a32      	ldr	r2, [pc, #200]	@ (8009960 <USBH_ParseDevDesc+0x15c>)
 8009896:	fa22 f303 	lsr.w	r3, r2, r3
 800989a:	f003 0301 	and.w	r3, r3, #1
 800989e:	2b00      	cmp	r3, #0
 80098a0:	bf14      	ite	ne
 80098a2:	2301      	movne	r3, #1
 80098a4:	2300      	moveq	r3, #0
 80098a6:	b2db      	uxtb	r3, r3
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d106      	bne.n	80098ba <USBH_ParseDevDesc+0xb6>
 80098ac:	e001      	b.n	80098b2 <USBH_ParseDevDesc+0xae>
 80098ae:	2b40      	cmp	r3, #64	@ 0x40
 80098b0:	d003      	beq.n	80098ba <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 80098b2:	693b      	ldr	r3, [r7, #16]
 80098b4:	2208      	movs	r2, #8
 80098b6:	71da      	strb	r2, [r3, #7]
        break;
 80098b8:	e000      	b.n	80098bc <USBH_ParseDevDesc+0xb8>
        break;
 80098ba:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 80098bc:	e00e      	b.n	80098dc <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80098c4:	2b02      	cmp	r3, #2
 80098c6:	d107      	bne.n	80098d8 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 80098c8:	693b      	ldr	r3, [r7, #16]
 80098ca:	79db      	ldrb	r3, [r3, #7]
 80098cc:	2b08      	cmp	r3, #8
 80098ce:	d005      	beq.n	80098dc <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 80098d0:	693b      	ldr	r3, [r7, #16]
 80098d2:	2208      	movs	r2, #8
 80098d4:	71da      	strb	r2, [r3, #7]
 80098d6:	e001      	b.n	80098dc <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 80098d8:	2303      	movs	r3, #3
 80098da:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 80098dc:	88fb      	ldrh	r3, [r7, #6]
 80098de:	2b08      	cmp	r3, #8
 80098e0:	d936      	bls.n	8009950 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 80098e2:	68bb      	ldr	r3, [r7, #8]
 80098e4:	3308      	adds	r3, #8
 80098e6:	781b      	ldrb	r3, [r3, #0]
 80098e8:	461a      	mov	r2, r3
 80098ea:	68bb      	ldr	r3, [r7, #8]
 80098ec:	3309      	adds	r3, #9
 80098ee:	781b      	ldrb	r3, [r3, #0]
 80098f0:	021b      	lsls	r3, r3, #8
 80098f2:	b29b      	uxth	r3, r3
 80098f4:	4313      	orrs	r3, r2
 80098f6:	b29a      	uxth	r2, r3
 80098f8:	693b      	ldr	r3, [r7, #16]
 80098fa:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 80098fc:	68bb      	ldr	r3, [r7, #8]
 80098fe:	330a      	adds	r3, #10
 8009900:	781b      	ldrb	r3, [r3, #0]
 8009902:	461a      	mov	r2, r3
 8009904:	68bb      	ldr	r3, [r7, #8]
 8009906:	330b      	adds	r3, #11
 8009908:	781b      	ldrb	r3, [r3, #0]
 800990a:	021b      	lsls	r3, r3, #8
 800990c:	b29b      	uxth	r3, r3
 800990e:	4313      	orrs	r3, r2
 8009910:	b29a      	uxth	r2, r3
 8009912:	693b      	ldr	r3, [r7, #16]
 8009914:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 8009916:	68bb      	ldr	r3, [r7, #8]
 8009918:	330c      	adds	r3, #12
 800991a:	781b      	ldrb	r3, [r3, #0]
 800991c:	461a      	mov	r2, r3
 800991e:	68bb      	ldr	r3, [r7, #8]
 8009920:	330d      	adds	r3, #13
 8009922:	781b      	ldrb	r3, [r3, #0]
 8009924:	021b      	lsls	r3, r3, #8
 8009926:	b29b      	uxth	r3, r3
 8009928:	4313      	orrs	r3, r2
 800992a:	b29a      	uxth	r2, r3
 800992c:	693b      	ldr	r3, [r7, #16]
 800992e:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8009930:	68bb      	ldr	r3, [r7, #8]
 8009932:	7b9a      	ldrb	r2, [r3, #14]
 8009934:	693b      	ldr	r3, [r7, #16]
 8009936:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8009938:	68bb      	ldr	r3, [r7, #8]
 800993a:	7bda      	ldrb	r2, [r3, #15]
 800993c:	693b      	ldr	r3, [r7, #16]
 800993e:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8009940:	68bb      	ldr	r3, [r7, #8]
 8009942:	7c1a      	ldrb	r2, [r3, #16]
 8009944:	693b      	ldr	r3, [r7, #16]
 8009946:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8009948:	68bb      	ldr	r3, [r7, #8]
 800994a:	7c5a      	ldrb	r2, [r3, #17]
 800994c:	693b      	ldr	r3, [r7, #16]
 800994e:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8009950:	7dfb      	ldrb	r3, [r7, #23]
}
 8009952:	4618      	mov	r0, r3
 8009954:	371c      	adds	r7, #28
 8009956:	46bd      	mov	sp, r7
 8009958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800995c:	4770      	bx	lr
 800995e:	bf00      	nop
 8009960:	01000101 	.word	0x01000101

08009964 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8009964:	b580      	push	{r7, lr}
 8009966:	b08c      	sub	sp, #48	@ 0x30
 8009968:	af00      	add	r7, sp, #0
 800996a:	60f8      	str	r0, [r7, #12]
 800996c:	60b9      	str	r1, [r7, #8]
 800996e:	4613      	mov	r3, r2
 8009970:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8009978:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800997a:	2300      	movs	r3, #0
 800997c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8009980:	2300      	movs	r3, #0
 8009982:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 8009986:	2300      	movs	r3, #0
 8009988:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 800998c:	68bb      	ldr	r3, [r7, #8]
 800998e:	2b00      	cmp	r3, #0
 8009990:	d101      	bne.n	8009996 <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 8009992:	2302      	movs	r3, #2
 8009994:	e0da      	b.n	8009b4c <USBH_ParseCfgDesc+0x1e8>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 8009996:	68bb      	ldr	r3, [r7, #8]
 8009998:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 800999a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800999c:	781b      	ldrb	r3, [r3, #0]
 800999e:	2b09      	cmp	r3, #9
 80099a0:	d002      	beq.n	80099a8 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 80099a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099a4:	2209      	movs	r2, #9
 80099a6:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 80099a8:	68bb      	ldr	r3, [r7, #8]
 80099aa:	781a      	ldrb	r2, [r3, #0]
 80099ac:	6a3b      	ldr	r3, [r7, #32]
 80099ae:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 80099b0:	68bb      	ldr	r3, [r7, #8]
 80099b2:	785a      	ldrb	r2, [r3, #1]
 80099b4:	6a3b      	ldr	r3, [r7, #32]
 80099b6:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 80099b8:	68bb      	ldr	r3, [r7, #8]
 80099ba:	3302      	adds	r3, #2
 80099bc:	781b      	ldrb	r3, [r3, #0]
 80099be:	461a      	mov	r2, r3
 80099c0:	68bb      	ldr	r3, [r7, #8]
 80099c2:	3303      	adds	r3, #3
 80099c4:	781b      	ldrb	r3, [r3, #0]
 80099c6:	021b      	lsls	r3, r3, #8
 80099c8:	b29b      	uxth	r3, r3
 80099ca:	4313      	orrs	r3, r2
 80099cc:	b29b      	uxth	r3, r3
 80099ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80099d2:	bf28      	it	cs
 80099d4:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 80099d8:	b29a      	uxth	r2, r3
 80099da:	6a3b      	ldr	r3, [r7, #32]
 80099dc:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 80099de:	68bb      	ldr	r3, [r7, #8]
 80099e0:	791a      	ldrb	r2, [r3, #4]
 80099e2:	6a3b      	ldr	r3, [r7, #32]
 80099e4:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 80099e6:	68bb      	ldr	r3, [r7, #8]
 80099e8:	795a      	ldrb	r2, [r3, #5]
 80099ea:	6a3b      	ldr	r3, [r7, #32]
 80099ec:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 80099ee:	68bb      	ldr	r3, [r7, #8]
 80099f0:	799a      	ldrb	r2, [r3, #6]
 80099f2:	6a3b      	ldr	r3, [r7, #32]
 80099f4:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 80099f6:	68bb      	ldr	r3, [r7, #8]
 80099f8:	79da      	ldrb	r2, [r3, #7]
 80099fa:	6a3b      	ldr	r3, [r7, #32]
 80099fc:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 80099fe:	68bb      	ldr	r3, [r7, #8]
 8009a00:	7a1a      	ldrb	r2, [r3, #8]
 8009a02:	6a3b      	ldr	r3, [r7, #32]
 8009a04:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8009a06:	88fb      	ldrh	r3, [r7, #6]
 8009a08:	2b09      	cmp	r3, #9
 8009a0a:	f240 809d 	bls.w	8009b48 <USBH_ParseCfgDesc+0x1e4>
  {
    ptr = USB_LEN_CFG_DESC;
 8009a0e:	2309      	movs	r3, #9
 8009a10:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8009a12:	2300      	movs	r3, #0
 8009a14:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8009a16:	e081      	b.n	8009b1c <USBH_ParseCfgDesc+0x1b8>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8009a18:	f107 0316 	add.w	r3, r7, #22
 8009a1c:	4619      	mov	r1, r3
 8009a1e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009a20:	f000 f9e7 	bl	8009df2 <USBH_GetNextDesc>
 8009a24:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 8009a26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a28:	785b      	ldrb	r3, [r3, #1]
 8009a2a:	2b04      	cmp	r3, #4
 8009a2c:	d176      	bne.n	8009b1c <USBH_ParseCfgDesc+0x1b8>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8009a2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a30:	781b      	ldrb	r3, [r3, #0]
 8009a32:	2b09      	cmp	r3, #9
 8009a34:	d002      	beq.n	8009a3c <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8009a36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a38:	2209      	movs	r2, #9
 8009a3a:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8009a3c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009a40:	221a      	movs	r2, #26
 8009a42:	fb02 f303 	mul.w	r3, r2, r3
 8009a46:	3308      	adds	r3, #8
 8009a48:	6a3a      	ldr	r2, [r7, #32]
 8009a4a:	4413      	add	r3, r2
 8009a4c:	3302      	adds	r3, #2
 8009a4e:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8009a50:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009a52:	69f8      	ldr	r0, [r7, #28]
 8009a54:	f000 f87e 	bl	8009b54 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8009a58:	2300      	movs	r3, #0
 8009a5a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8009a5e:	2300      	movs	r3, #0
 8009a60:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8009a62:	e043      	b.n	8009aec <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8009a64:	f107 0316 	add.w	r3, r7, #22
 8009a68:	4619      	mov	r1, r3
 8009a6a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009a6c:	f000 f9c1 	bl	8009df2 <USBH_GetNextDesc>
 8009a70:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009a72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a74:	785b      	ldrb	r3, [r3, #1]
 8009a76:	2b05      	cmp	r3, #5
 8009a78:	d138      	bne.n	8009aec <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 8009a7a:	69fb      	ldr	r3, [r7, #28]
 8009a7c:	795b      	ldrb	r3, [r3, #5]
 8009a7e:	2b01      	cmp	r3, #1
 8009a80:	d113      	bne.n	8009aaa <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8009a82:	69fb      	ldr	r3, [r7, #28]
 8009a84:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 8009a86:	2b02      	cmp	r3, #2
 8009a88:	d003      	beq.n	8009a92 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8009a8a:	69fb      	ldr	r3, [r7, #28]
 8009a8c:	799b      	ldrb	r3, [r3, #6]
 8009a8e:	2b03      	cmp	r3, #3
 8009a90:	d10b      	bne.n	8009aaa <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009a92:	69fb      	ldr	r3, [r7, #28]
 8009a94:	79db      	ldrb	r3, [r3, #7]
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d10b      	bne.n	8009ab2 <USBH_ParseCfgDesc+0x14e>
 8009a9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a9c:	781b      	ldrb	r3, [r3, #0]
 8009a9e:	2b09      	cmp	r3, #9
 8009aa0:	d007      	beq.n	8009ab2 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 8009aa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009aa4:	2209      	movs	r2, #9
 8009aa6:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009aa8:	e003      	b.n	8009ab2 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8009aaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009aac:	2207      	movs	r2, #7
 8009aae:	701a      	strb	r2, [r3, #0]
 8009ab0:	e000      	b.n	8009ab4 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009ab2:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8009ab4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009ab8:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009abc:	3201      	adds	r2, #1
 8009abe:	00d2      	lsls	r2, r2, #3
 8009ac0:	211a      	movs	r1, #26
 8009ac2:	fb01 f303 	mul.w	r3, r1, r3
 8009ac6:	4413      	add	r3, r2
 8009ac8:	3308      	adds	r3, #8
 8009aca:	6a3a      	ldr	r2, [r7, #32]
 8009acc:	4413      	add	r3, r2
 8009ace:	3304      	adds	r3, #4
 8009ad0:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8009ad2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009ad4:	69b9      	ldr	r1, [r7, #24]
 8009ad6:	68f8      	ldr	r0, [r7, #12]
 8009ad8:	f000 f870 	bl	8009bbc <USBH_ParseEPDesc>
 8009adc:	4603      	mov	r3, r0
 8009ade:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 8009ae2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009ae6:	3301      	adds	r3, #1
 8009ae8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8009aec:	69fb      	ldr	r3, [r7, #28]
 8009aee:	791b      	ldrb	r3, [r3, #4]
 8009af0:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009af4:	429a      	cmp	r2, r3
 8009af6:	d204      	bcs.n	8009b02 <USBH_ParseCfgDesc+0x19e>
 8009af8:	6a3b      	ldr	r3, [r7, #32]
 8009afa:	885a      	ldrh	r2, [r3, #2]
 8009afc:	8afb      	ldrh	r3, [r7, #22]
 8009afe:	429a      	cmp	r2, r3
 8009b00:	d8b0      	bhi.n	8009a64 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8009b02:	69fb      	ldr	r3, [r7, #28]
 8009b04:	791b      	ldrb	r3, [r3, #4]
 8009b06:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009b0a:	429a      	cmp	r2, r3
 8009b0c:	d201      	bcs.n	8009b12 <USBH_ParseCfgDesc+0x1ae>
        {
          return USBH_NOT_SUPPORTED;
 8009b0e:	2303      	movs	r3, #3
 8009b10:	e01c      	b.n	8009b4c <USBH_ParseCfgDesc+0x1e8>
        }

        if_ix++;
 8009b12:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009b16:	3301      	adds	r3, #1
 8009b18:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8009b1c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009b20:	2b01      	cmp	r3, #1
 8009b22:	d805      	bhi.n	8009b30 <USBH_ParseCfgDesc+0x1cc>
 8009b24:	6a3b      	ldr	r3, [r7, #32]
 8009b26:	885a      	ldrh	r2, [r3, #2]
 8009b28:	8afb      	ldrh	r3, [r7, #22]
 8009b2a:	429a      	cmp	r2, r3
 8009b2c:	f63f af74 	bhi.w	8009a18 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8009b30:	6a3b      	ldr	r3, [r7, #32]
 8009b32:	791b      	ldrb	r3, [r3, #4]
 8009b34:	2b02      	cmp	r3, #2
 8009b36:	bf28      	it	cs
 8009b38:	2302      	movcs	r3, #2
 8009b3a:	b2db      	uxtb	r3, r3
 8009b3c:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8009b40:	429a      	cmp	r2, r3
 8009b42:	d201      	bcs.n	8009b48 <USBH_ParseCfgDesc+0x1e4>
    {
      return USBH_NOT_SUPPORTED;
 8009b44:	2303      	movs	r3, #3
 8009b46:	e001      	b.n	8009b4c <USBH_ParseCfgDesc+0x1e8>
    }
  }

  return status;
 8009b48:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8009b4c:	4618      	mov	r0, r3
 8009b4e:	3730      	adds	r7, #48	@ 0x30
 8009b50:	46bd      	mov	sp, r7
 8009b52:	bd80      	pop	{r7, pc}

08009b54 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8009b54:	b480      	push	{r7}
 8009b56:	b083      	sub	sp, #12
 8009b58:	af00      	add	r7, sp, #0
 8009b5a:	6078      	str	r0, [r7, #4]
 8009b5c:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8009b5e:	683b      	ldr	r3, [r7, #0]
 8009b60:	781a      	ldrb	r2, [r3, #0]
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 8009b66:	683b      	ldr	r3, [r7, #0]
 8009b68:	785a      	ldrb	r2, [r3, #1]
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 8009b6e:	683b      	ldr	r3, [r7, #0]
 8009b70:	789a      	ldrb	r2, [r3, #2]
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 8009b76:	683b      	ldr	r3, [r7, #0]
 8009b78:	78da      	ldrb	r2, [r3, #3]
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = MIN(*(uint8_t *)(buf + 4U), USBH_MAX_NUM_ENDPOINTS);
 8009b7e:	683b      	ldr	r3, [r7, #0]
 8009b80:	3304      	adds	r3, #4
 8009b82:	781b      	ldrb	r3, [r3, #0]
 8009b84:	2b02      	cmp	r3, #2
 8009b86:	bf28      	it	cs
 8009b88:	2302      	movcs	r3, #2
 8009b8a:	b2da      	uxtb	r2, r3
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 8009b90:	683b      	ldr	r3, [r7, #0]
 8009b92:	795a      	ldrb	r2, [r3, #5]
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 8009b98:	683b      	ldr	r3, [r7, #0]
 8009b9a:	799a      	ldrb	r2, [r3, #6]
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 8009ba0:	683b      	ldr	r3, [r7, #0]
 8009ba2:	79da      	ldrb	r2, [r3, #7]
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 8009ba8:	683b      	ldr	r3, [r7, #0]
 8009baa:	7a1a      	ldrb	r2, [r3, #8]
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	721a      	strb	r2, [r3, #8]
}
 8009bb0:	bf00      	nop
 8009bb2:	370c      	adds	r7, #12
 8009bb4:	46bd      	mov	sp, r7
 8009bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bba:	4770      	bx	lr

08009bbc <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 8009bbc:	b480      	push	{r7}
 8009bbe:	b087      	sub	sp, #28
 8009bc0:	af00      	add	r7, sp, #0
 8009bc2:	60f8      	str	r0, [r7, #12]
 8009bc4:	60b9      	str	r1, [r7, #8]
 8009bc6:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8009bc8:	2300      	movs	r3, #0
 8009bca:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	781a      	ldrb	r2, [r3, #0]
 8009bd0:	68bb      	ldr	r3, [r7, #8]
 8009bd2:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	785a      	ldrb	r2, [r3, #1]
 8009bd8:	68bb      	ldr	r3, [r7, #8]
 8009bda:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	789a      	ldrb	r2, [r3, #2]
 8009be0:	68bb      	ldr	r3, [r7, #8]
 8009be2:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	78da      	ldrb	r2, [r3, #3]
 8009be8:	68bb      	ldr	r3, [r7, #8]
 8009bea:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	3304      	adds	r3, #4
 8009bf0:	781b      	ldrb	r3, [r3, #0]
 8009bf2:	461a      	mov	r2, r3
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	3305      	adds	r3, #5
 8009bf8:	781b      	ldrb	r3, [r3, #0]
 8009bfa:	021b      	lsls	r3, r3, #8
 8009bfc:	b29b      	uxth	r3, r3
 8009bfe:	4313      	orrs	r3, r2
 8009c00:	b29a      	uxth	r2, r3
 8009c02:	68bb      	ldr	r3, [r7, #8]
 8009c04:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	799a      	ldrb	r2, [r3, #6]
 8009c0a:	68bb      	ldr	r3, [r7, #8]
 8009c0c:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8009c0e:	68bb      	ldr	r3, [r7, #8]
 8009c10:	889b      	ldrh	r3, [r3, #4]
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d009      	beq.n	8009c2a <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8009c16:	68bb      	ldr	r3, [r7, #8]
 8009c18:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8009c1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009c1e:	d804      	bhi.n	8009c2a <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8009c20:	68bb      	ldr	r3, [r7, #8]
 8009c22:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8009c24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009c28:	d901      	bls.n	8009c2e <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 8009c2a:	2303      	movs	r3, #3
 8009c2c:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d136      	bne.n	8009ca6 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8009c38:	68bb      	ldr	r3, [r7, #8]
 8009c3a:	78db      	ldrb	r3, [r3, #3]
 8009c3c:	f003 0303 	and.w	r3, r3, #3
 8009c40:	2b02      	cmp	r3, #2
 8009c42:	d108      	bne.n	8009c56 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 8009c44:	68bb      	ldr	r3, [r7, #8]
 8009c46:	889b      	ldrh	r3, [r3, #4]
 8009c48:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009c4c:	f240 8097 	bls.w	8009d7e <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009c50:	2303      	movs	r3, #3
 8009c52:	75fb      	strb	r3, [r7, #23]
 8009c54:	e093      	b.n	8009d7e <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8009c56:	68bb      	ldr	r3, [r7, #8]
 8009c58:	78db      	ldrb	r3, [r3, #3]
 8009c5a:	f003 0303 	and.w	r3, r3, #3
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d107      	bne.n	8009c72 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8009c62:	68bb      	ldr	r3, [r7, #8]
 8009c64:	889b      	ldrh	r3, [r3, #4]
 8009c66:	2b40      	cmp	r3, #64	@ 0x40
 8009c68:	f240 8089 	bls.w	8009d7e <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009c6c:	2303      	movs	r3, #3
 8009c6e:	75fb      	strb	r3, [r7, #23]
 8009c70:	e085      	b.n	8009d7e <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8009c72:	68bb      	ldr	r3, [r7, #8]
 8009c74:	78db      	ldrb	r3, [r3, #3]
 8009c76:	f003 0303 	and.w	r3, r3, #3
 8009c7a:	2b01      	cmp	r3, #1
 8009c7c:	d005      	beq.n	8009c8a <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8009c7e:	68bb      	ldr	r3, [r7, #8]
 8009c80:	78db      	ldrb	r3, [r3, #3]
 8009c82:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8009c86:	2b03      	cmp	r3, #3
 8009c88:	d10a      	bne.n	8009ca0 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009c8a:	68bb      	ldr	r3, [r7, #8]
 8009c8c:	799b      	ldrb	r3, [r3, #6]
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d003      	beq.n	8009c9a <USBH_ParseEPDesc+0xde>
 8009c92:	68bb      	ldr	r3, [r7, #8]
 8009c94:	799b      	ldrb	r3, [r3, #6]
 8009c96:	2b10      	cmp	r3, #16
 8009c98:	d970      	bls.n	8009d7c <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 8009c9a:	2303      	movs	r3, #3
 8009c9c:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009c9e:	e06d      	b.n	8009d7c <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8009ca0:	2303      	movs	r3, #3
 8009ca2:	75fb      	strb	r3, [r7, #23]
 8009ca4:	e06b      	b.n	8009d7e <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009cac:	2b01      	cmp	r3, #1
 8009cae:	d13c      	bne.n	8009d2a <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8009cb0:	68bb      	ldr	r3, [r7, #8]
 8009cb2:	78db      	ldrb	r3, [r3, #3]
 8009cb4:	f003 0303 	and.w	r3, r3, #3
 8009cb8:	2b02      	cmp	r3, #2
 8009cba:	d005      	beq.n	8009cc8 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 8009cbc:	68bb      	ldr	r3, [r7, #8]
 8009cbe:	78db      	ldrb	r3, [r3, #3]
 8009cc0:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	d106      	bne.n	8009cd6 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8009cc8:	68bb      	ldr	r3, [r7, #8]
 8009cca:	889b      	ldrh	r3, [r3, #4]
 8009ccc:	2b40      	cmp	r3, #64	@ 0x40
 8009cce:	d956      	bls.n	8009d7e <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009cd0:	2303      	movs	r3, #3
 8009cd2:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8009cd4:	e053      	b.n	8009d7e <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8009cd6:	68bb      	ldr	r3, [r7, #8]
 8009cd8:	78db      	ldrb	r3, [r3, #3]
 8009cda:	f003 0303 	and.w	r3, r3, #3
 8009cde:	2b01      	cmp	r3, #1
 8009ce0:	d10e      	bne.n	8009d00 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8009ce2:	68bb      	ldr	r3, [r7, #8]
 8009ce4:	799b      	ldrb	r3, [r3, #6]
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d007      	beq.n	8009cfa <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 8009cea:	68bb      	ldr	r3, [r7, #8]
 8009cec:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 8009cee:	2b10      	cmp	r3, #16
 8009cf0:	d803      	bhi.n	8009cfa <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8009cf2:	68bb      	ldr	r3, [r7, #8]
 8009cf4:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8009cf6:	2b40      	cmp	r3, #64	@ 0x40
 8009cf8:	d941      	bls.n	8009d7e <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009cfa:	2303      	movs	r3, #3
 8009cfc:	75fb      	strb	r3, [r7, #23]
 8009cfe:	e03e      	b.n	8009d7e <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8009d00:	68bb      	ldr	r3, [r7, #8]
 8009d02:	78db      	ldrb	r3, [r3, #3]
 8009d04:	f003 0303 	and.w	r3, r3, #3
 8009d08:	2b03      	cmp	r3, #3
 8009d0a:	d10b      	bne.n	8009d24 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 8009d0c:	68bb      	ldr	r3, [r7, #8]
 8009d0e:	799b      	ldrb	r3, [r3, #6]
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d004      	beq.n	8009d1e <USBH_ParseEPDesc+0x162>
 8009d14:	68bb      	ldr	r3, [r7, #8]
 8009d16:	889b      	ldrh	r3, [r3, #4]
 8009d18:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009d1c:	d32f      	bcc.n	8009d7e <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009d1e:	2303      	movs	r3, #3
 8009d20:	75fb      	strb	r3, [r7, #23]
 8009d22:	e02c      	b.n	8009d7e <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8009d24:	2303      	movs	r3, #3
 8009d26:	75fb      	strb	r3, [r7, #23]
 8009d28:	e029      	b.n	8009d7e <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009d30:	2b02      	cmp	r3, #2
 8009d32:	d120      	bne.n	8009d76 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8009d34:	68bb      	ldr	r3, [r7, #8]
 8009d36:	78db      	ldrb	r3, [r3, #3]
 8009d38:	f003 0303 	and.w	r3, r3, #3
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d106      	bne.n	8009d4e <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 8009d40:	68bb      	ldr	r3, [r7, #8]
 8009d42:	889b      	ldrh	r3, [r3, #4]
 8009d44:	2b08      	cmp	r3, #8
 8009d46:	d01a      	beq.n	8009d7e <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009d48:	2303      	movs	r3, #3
 8009d4a:	75fb      	strb	r3, [r7, #23]
 8009d4c:	e017      	b.n	8009d7e <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8009d4e:	68bb      	ldr	r3, [r7, #8]
 8009d50:	78db      	ldrb	r3, [r3, #3]
 8009d52:	f003 0303 	and.w	r3, r3, #3
 8009d56:	2b03      	cmp	r3, #3
 8009d58:	d10a      	bne.n	8009d70 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8009d5a:	68bb      	ldr	r3, [r7, #8]
 8009d5c:	799b      	ldrb	r3, [r3, #6]
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d003      	beq.n	8009d6a <USBH_ParseEPDesc+0x1ae>
 8009d62:	68bb      	ldr	r3, [r7, #8]
 8009d64:	889b      	ldrh	r3, [r3, #4]
 8009d66:	2b08      	cmp	r3, #8
 8009d68:	d909      	bls.n	8009d7e <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009d6a:	2303      	movs	r3, #3
 8009d6c:	75fb      	strb	r3, [r7, #23]
 8009d6e:	e006      	b.n	8009d7e <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8009d70:	2303      	movs	r3, #3
 8009d72:	75fb      	strb	r3, [r7, #23]
 8009d74:	e003      	b.n	8009d7e <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8009d76:	2303      	movs	r3, #3
 8009d78:	75fb      	strb	r3, [r7, #23]
 8009d7a:	e000      	b.n	8009d7e <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009d7c:	bf00      	nop
  }

  return status;
 8009d7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009d80:	4618      	mov	r0, r3
 8009d82:	371c      	adds	r7, #28
 8009d84:	46bd      	mov	sp, r7
 8009d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d8a:	4770      	bx	lr

08009d8c <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8009d8c:	b480      	push	{r7}
 8009d8e:	b087      	sub	sp, #28
 8009d90:	af00      	add	r7, sp, #0
 8009d92:	60f8      	str	r0, [r7, #12]
 8009d94:	60b9      	str	r1, [r7, #8]
 8009d96:	4613      	mov	r3, r2
 8009d98:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	3301      	adds	r3, #1
 8009d9e:	781b      	ldrb	r3, [r3, #0]
 8009da0:	2b03      	cmp	r3, #3
 8009da2:	d120      	bne.n	8009de6 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8009da4:	68fb      	ldr	r3, [r7, #12]
 8009da6:	781b      	ldrb	r3, [r3, #0]
 8009da8:	1e9a      	subs	r2, r3, #2
 8009daa:	88fb      	ldrh	r3, [r7, #6]
 8009dac:	4293      	cmp	r3, r2
 8009dae:	bf28      	it	cs
 8009db0:	4613      	movcs	r3, r2
 8009db2:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8009db4:	68fb      	ldr	r3, [r7, #12]
 8009db6:	3302      	adds	r3, #2
 8009db8:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8009dba:	2300      	movs	r3, #0
 8009dbc:	82fb      	strh	r3, [r7, #22]
 8009dbe:	e00b      	b.n	8009dd8 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8009dc0:	8afb      	ldrh	r3, [r7, #22]
 8009dc2:	68fa      	ldr	r2, [r7, #12]
 8009dc4:	4413      	add	r3, r2
 8009dc6:	781a      	ldrb	r2, [r3, #0]
 8009dc8:	68bb      	ldr	r3, [r7, #8]
 8009dca:	701a      	strb	r2, [r3, #0]
      pdest++;
 8009dcc:	68bb      	ldr	r3, [r7, #8]
 8009dce:	3301      	adds	r3, #1
 8009dd0:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8009dd2:	8afb      	ldrh	r3, [r7, #22]
 8009dd4:	3302      	adds	r3, #2
 8009dd6:	82fb      	strh	r3, [r7, #22]
 8009dd8:	8afa      	ldrh	r2, [r7, #22]
 8009dda:	8abb      	ldrh	r3, [r7, #20]
 8009ddc:	429a      	cmp	r2, r3
 8009dde:	d3ef      	bcc.n	8009dc0 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8009de0:	68bb      	ldr	r3, [r7, #8]
 8009de2:	2200      	movs	r2, #0
 8009de4:	701a      	strb	r2, [r3, #0]
  }
}
 8009de6:	bf00      	nop
 8009de8:	371c      	adds	r7, #28
 8009dea:	46bd      	mov	sp, r7
 8009dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009df0:	4770      	bx	lr

08009df2 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8009df2:	b480      	push	{r7}
 8009df4:	b085      	sub	sp, #20
 8009df6:	af00      	add	r7, sp, #0
 8009df8:	6078      	str	r0, [r7, #4]
 8009dfa:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8009dfc:	683b      	ldr	r3, [r7, #0]
 8009dfe:	881b      	ldrh	r3, [r3, #0]
 8009e00:	687a      	ldr	r2, [r7, #4]
 8009e02:	7812      	ldrb	r2, [r2, #0]
 8009e04:	4413      	add	r3, r2
 8009e06:	b29a      	uxth	r2, r3
 8009e08:	683b      	ldr	r3, [r7, #0]
 8009e0a:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	781b      	ldrb	r3, [r3, #0]
 8009e10:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	4413      	add	r3, r2
 8009e16:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8009e18:	68fb      	ldr	r3, [r7, #12]
}
 8009e1a:	4618      	mov	r0, r3
 8009e1c:	3714      	adds	r7, #20
 8009e1e:	46bd      	mov	sp, r7
 8009e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e24:	4770      	bx	lr

08009e26 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8009e26:	b580      	push	{r7, lr}
 8009e28:	b086      	sub	sp, #24
 8009e2a:	af00      	add	r7, sp, #0
 8009e2c:	60f8      	str	r0, [r7, #12]
 8009e2e:	60b9      	str	r1, [r7, #8]
 8009e30:	4613      	mov	r3, r2
 8009e32:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8009e34:	2301      	movs	r3, #1
 8009e36:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	789b      	ldrb	r3, [r3, #2]
 8009e3c:	2b01      	cmp	r3, #1
 8009e3e:	d002      	beq.n	8009e46 <USBH_CtlReq+0x20>
 8009e40:	2b02      	cmp	r3, #2
 8009e42:	d00f      	beq.n	8009e64 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 8009e44:	e027      	b.n	8009e96 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	68ba      	ldr	r2, [r7, #8]
 8009e4a:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	88fa      	ldrh	r2, [r7, #6]
 8009e50:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	2201      	movs	r2, #1
 8009e56:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	2202      	movs	r2, #2
 8009e5c:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8009e5e:	2301      	movs	r3, #1
 8009e60:	75fb      	strb	r3, [r7, #23]
      break;
 8009e62:	e018      	b.n	8009e96 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8009e64:	68f8      	ldr	r0, [r7, #12]
 8009e66:	f000 f81b 	bl	8009ea0 <USBH_HandleControl>
 8009e6a:	4603      	mov	r3, r0
 8009e6c:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8009e6e:	7dfb      	ldrb	r3, [r7, #23]
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d002      	beq.n	8009e7a <USBH_CtlReq+0x54>
 8009e74:	7dfb      	ldrb	r3, [r7, #23]
 8009e76:	2b03      	cmp	r3, #3
 8009e78:	d106      	bne.n	8009e88 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	2201      	movs	r2, #1
 8009e7e:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	2200      	movs	r2, #0
 8009e84:	761a      	strb	r2, [r3, #24]
      break;
 8009e86:	e005      	b.n	8009e94 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8009e88:	7dfb      	ldrb	r3, [r7, #23]
 8009e8a:	2b02      	cmp	r3, #2
 8009e8c:	d102      	bne.n	8009e94 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	2201      	movs	r2, #1
 8009e92:	709a      	strb	r2, [r3, #2]
      break;
 8009e94:	bf00      	nop
  }
  return status;
 8009e96:	7dfb      	ldrb	r3, [r7, #23]
}
 8009e98:	4618      	mov	r0, r3
 8009e9a:	3718      	adds	r7, #24
 8009e9c:	46bd      	mov	sp, r7
 8009e9e:	bd80      	pop	{r7, pc}

08009ea0 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8009ea0:	b580      	push	{r7, lr}
 8009ea2:	b086      	sub	sp, #24
 8009ea4:	af02      	add	r7, sp, #8
 8009ea6:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8009ea8:	2301      	movs	r3, #1
 8009eaa:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009eac:	2300      	movs	r3, #0
 8009eae:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	7e1b      	ldrb	r3, [r3, #24]
 8009eb4:	3b01      	subs	r3, #1
 8009eb6:	2b0a      	cmp	r3, #10
 8009eb8:	f200 8156 	bhi.w	800a168 <USBH_HandleControl+0x2c8>
 8009ebc:	a201      	add	r2, pc, #4	@ (adr r2, 8009ec4 <USBH_HandleControl+0x24>)
 8009ebe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ec2:	bf00      	nop
 8009ec4:	08009ef1 	.word	0x08009ef1
 8009ec8:	08009f0b 	.word	0x08009f0b
 8009ecc:	08009f75 	.word	0x08009f75
 8009ed0:	08009f9b 	.word	0x08009f9b
 8009ed4:	08009fd3 	.word	0x08009fd3
 8009ed8:	08009ffd 	.word	0x08009ffd
 8009edc:	0800a04f 	.word	0x0800a04f
 8009ee0:	0800a071 	.word	0x0800a071
 8009ee4:	0800a0ad 	.word	0x0800a0ad
 8009ee8:	0800a0d3 	.word	0x0800a0d3
 8009eec:	0800a111 	.word	0x0800a111
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	f103 0110 	add.w	r1, r3, #16
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	795b      	ldrb	r3, [r3, #5]
 8009efa:	461a      	mov	r2, r3
 8009efc:	6878      	ldr	r0, [r7, #4]
 8009efe:	f000 f943 	bl	800a188 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	2202      	movs	r2, #2
 8009f06:	761a      	strb	r2, [r3, #24]
      break;
 8009f08:	e139      	b.n	800a17e <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	795b      	ldrb	r3, [r3, #5]
 8009f0e:	4619      	mov	r1, r3
 8009f10:	6878      	ldr	r0, [r7, #4]
 8009f12:	f000 fcc5 	bl	800a8a0 <USBH_LL_GetURBState>
 8009f16:	4603      	mov	r3, r0
 8009f18:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8009f1a:	7bbb      	ldrb	r3, [r7, #14]
 8009f1c:	2b01      	cmp	r3, #1
 8009f1e:	d11e      	bne.n	8009f5e <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	7c1b      	ldrb	r3, [r3, #16]
 8009f24:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009f28:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	8adb      	ldrh	r3, [r3, #22]
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d00a      	beq.n	8009f48 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8009f32:	7b7b      	ldrb	r3, [r7, #13]
 8009f34:	2b80      	cmp	r3, #128	@ 0x80
 8009f36:	d103      	bne.n	8009f40 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	2203      	movs	r2, #3
 8009f3c:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8009f3e:	e115      	b.n	800a16c <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	2205      	movs	r2, #5
 8009f44:	761a      	strb	r2, [r3, #24]
      break;
 8009f46:	e111      	b.n	800a16c <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 8009f48:	7b7b      	ldrb	r3, [r7, #13]
 8009f4a:	2b80      	cmp	r3, #128	@ 0x80
 8009f4c:	d103      	bne.n	8009f56 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	2209      	movs	r2, #9
 8009f52:	761a      	strb	r2, [r3, #24]
      break;
 8009f54:	e10a      	b.n	800a16c <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	2207      	movs	r2, #7
 8009f5a:	761a      	strb	r2, [r3, #24]
      break;
 8009f5c:	e106      	b.n	800a16c <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8009f5e:	7bbb      	ldrb	r3, [r7, #14]
 8009f60:	2b04      	cmp	r3, #4
 8009f62:	d003      	beq.n	8009f6c <USBH_HandleControl+0xcc>
 8009f64:	7bbb      	ldrb	r3, [r7, #14]
 8009f66:	2b02      	cmp	r3, #2
 8009f68:	f040 8100 	bne.w	800a16c <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	220b      	movs	r2, #11
 8009f70:	761a      	strb	r2, [r3, #24]
      break;
 8009f72:	e0fb      	b.n	800a16c <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009f7a:	b29a      	uxth	r2, r3
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	6899      	ldr	r1, [r3, #8]
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	899a      	ldrh	r2, [r3, #12]
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	791b      	ldrb	r3, [r3, #4]
 8009f8c:	6878      	ldr	r0, [r7, #4]
 8009f8e:	f000 f93a 	bl	800a206 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	2204      	movs	r2, #4
 8009f96:	761a      	strb	r2, [r3, #24]
      break;
 8009f98:	e0f1      	b.n	800a17e <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	791b      	ldrb	r3, [r3, #4]
 8009f9e:	4619      	mov	r1, r3
 8009fa0:	6878      	ldr	r0, [r7, #4]
 8009fa2:	f000 fc7d 	bl	800a8a0 <USBH_LL_GetURBState>
 8009fa6:	4603      	mov	r3, r0
 8009fa8:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8009faa:	7bbb      	ldrb	r3, [r7, #14]
 8009fac:	2b01      	cmp	r3, #1
 8009fae:	d102      	bne.n	8009fb6 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	2209      	movs	r2, #9
 8009fb4:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 8009fb6:	7bbb      	ldrb	r3, [r7, #14]
 8009fb8:	2b05      	cmp	r3, #5
 8009fba:	d102      	bne.n	8009fc2 <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 8009fbc:	2303      	movs	r3, #3
 8009fbe:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8009fc0:	e0d6      	b.n	800a170 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 8009fc2:	7bbb      	ldrb	r3, [r7, #14]
 8009fc4:	2b04      	cmp	r3, #4
 8009fc6:	f040 80d3 	bne.w	800a170 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	220b      	movs	r2, #11
 8009fce:	761a      	strb	r2, [r3, #24]
      break;
 8009fd0:	e0ce      	b.n	800a170 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	6899      	ldr	r1, [r3, #8]
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	899a      	ldrh	r2, [r3, #12]
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	795b      	ldrb	r3, [r3, #5]
 8009fde:	2001      	movs	r0, #1
 8009fe0:	9000      	str	r0, [sp, #0]
 8009fe2:	6878      	ldr	r0, [r7, #4]
 8009fe4:	f000 f8ea 	bl	800a1bc <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009fee:	b29a      	uxth	r2, r3
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	2206      	movs	r2, #6
 8009ff8:	761a      	strb	r2, [r3, #24]
      break;
 8009ffa:	e0c0      	b.n	800a17e <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	795b      	ldrb	r3, [r3, #5]
 800a000:	4619      	mov	r1, r3
 800a002:	6878      	ldr	r0, [r7, #4]
 800a004:	f000 fc4c 	bl	800a8a0 <USBH_LL_GetURBState>
 800a008:	4603      	mov	r3, r0
 800a00a:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800a00c:	7bbb      	ldrb	r3, [r7, #14]
 800a00e:	2b01      	cmp	r3, #1
 800a010:	d103      	bne.n	800a01a <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	2207      	movs	r2, #7
 800a016:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800a018:	e0ac      	b.n	800a174 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 800a01a:	7bbb      	ldrb	r3, [r7, #14]
 800a01c:	2b05      	cmp	r3, #5
 800a01e:	d105      	bne.n	800a02c <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	220c      	movs	r2, #12
 800a024:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800a026:	2303      	movs	r3, #3
 800a028:	73fb      	strb	r3, [r7, #15]
      break;
 800a02a:	e0a3      	b.n	800a174 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 800a02c:	7bbb      	ldrb	r3, [r7, #14]
 800a02e:	2b02      	cmp	r3, #2
 800a030:	d103      	bne.n	800a03a <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	2205      	movs	r2, #5
 800a036:	761a      	strb	r2, [r3, #24]
      break;
 800a038:	e09c      	b.n	800a174 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 800a03a:	7bbb      	ldrb	r3, [r7, #14]
 800a03c:	2b04      	cmp	r3, #4
 800a03e:	f040 8099 	bne.w	800a174 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	220b      	movs	r2, #11
 800a046:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800a048:	2302      	movs	r3, #2
 800a04a:	73fb      	strb	r3, [r7, #15]
      break;
 800a04c:	e092      	b.n	800a174 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	791b      	ldrb	r3, [r3, #4]
 800a052:	2200      	movs	r2, #0
 800a054:	2100      	movs	r1, #0
 800a056:	6878      	ldr	r0, [r7, #4]
 800a058:	f000 f8d5 	bl	800a206 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a062:	b29a      	uxth	r2, r3
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	2208      	movs	r2, #8
 800a06c:	761a      	strb	r2, [r3, #24]

      break;
 800a06e:	e086      	b.n	800a17e <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	791b      	ldrb	r3, [r3, #4]
 800a074:	4619      	mov	r1, r3
 800a076:	6878      	ldr	r0, [r7, #4]
 800a078:	f000 fc12 	bl	800a8a0 <USBH_LL_GetURBState>
 800a07c:	4603      	mov	r3, r0
 800a07e:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800a080:	7bbb      	ldrb	r3, [r7, #14]
 800a082:	2b01      	cmp	r3, #1
 800a084:	d105      	bne.n	800a092 <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	220d      	movs	r2, #13
 800a08a:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800a08c:	2300      	movs	r3, #0
 800a08e:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800a090:	e072      	b.n	800a178 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 800a092:	7bbb      	ldrb	r3, [r7, #14]
 800a094:	2b04      	cmp	r3, #4
 800a096:	d103      	bne.n	800a0a0 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	220b      	movs	r2, #11
 800a09c:	761a      	strb	r2, [r3, #24]
      break;
 800a09e:	e06b      	b.n	800a178 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 800a0a0:	7bbb      	ldrb	r3, [r7, #14]
 800a0a2:	2b05      	cmp	r3, #5
 800a0a4:	d168      	bne.n	800a178 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 800a0a6:	2303      	movs	r3, #3
 800a0a8:	73fb      	strb	r3, [r7, #15]
      break;
 800a0aa:	e065      	b.n	800a178 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	795b      	ldrb	r3, [r3, #5]
 800a0b0:	2201      	movs	r2, #1
 800a0b2:	9200      	str	r2, [sp, #0]
 800a0b4:	2200      	movs	r2, #0
 800a0b6:	2100      	movs	r1, #0
 800a0b8:	6878      	ldr	r0, [r7, #4]
 800a0ba:	f000 f87f 	bl	800a1bc <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a0c4:	b29a      	uxth	r2, r3
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	220a      	movs	r2, #10
 800a0ce:	761a      	strb	r2, [r3, #24]
      break;
 800a0d0:	e055      	b.n	800a17e <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	795b      	ldrb	r3, [r3, #5]
 800a0d6:	4619      	mov	r1, r3
 800a0d8:	6878      	ldr	r0, [r7, #4]
 800a0da:	f000 fbe1 	bl	800a8a0 <USBH_LL_GetURBState>
 800a0de:	4603      	mov	r3, r0
 800a0e0:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800a0e2:	7bbb      	ldrb	r3, [r7, #14]
 800a0e4:	2b01      	cmp	r3, #1
 800a0e6:	d105      	bne.n	800a0f4 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 800a0e8:	2300      	movs	r3, #0
 800a0ea:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	220d      	movs	r2, #13
 800a0f0:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800a0f2:	e043      	b.n	800a17c <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 800a0f4:	7bbb      	ldrb	r3, [r7, #14]
 800a0f6:	2b02      	cmp	r3, #2
 800a0f8:	d103      	bne.n	800a102 <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	2209      	movs	r2, #9
 800a0fe:	761a      	strb	r2, [r3, #24]
      break;
 800a100:	e03c      	b.n	800a17c <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 800a102:	7bbb      	ldrb	r3, [r7, #14]
 800a104:	2b04      	cmp	r3, #4
 800a106:	d139      	bne.n	800a17c <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	220b      	movs	r2, #11
 800a10c:	761a      	strb	r2, [r3, #24]
      break;
 800a10e:	e035      	b.n	800a17c <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	7e5b      	ldrb	r3, [r3, #25]
 800a114:	3301      	adds	r3, #1
 800a116:	b2da      	uxtb	r2, r3
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	765a      	strb	r2, [r3, #25]
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	7e5b      	ldrb	r3, [r3, #25]
 800a120:	2b02      	cmp	r3, #2
 800a122:	d806      	bhi.n	800a132 <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	2201      	movs	r2, #1
 800a128:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	2201      	movs	r2, #1
 800a12e:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800a130:	e025      	b.n	800a17e <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a138:	2106      	movs	r1, #6
 800a13a:	6878      	ldr	r0, [r7, #4]
 800a13c:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	2200      	movs	r2, #0
 800a142:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	795b      	ldrb	r3, [r3, #5]
 800a148:	4619      	mov	r1, r3
 800a14a:	6878      	ldr	r0, [r7, #4]
 800a14c:	f000 f90c 	bl	800a368 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	791b      	ldrb	r3, [r3, #4]
 800a154:	4619      	mov	r1, r3
 800a156:	6878      	ldr	r0, [r7, #4]
 800a158:	f000 f906 	bl	800a368 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	2200      	movs	r2, #0
 800a160:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800a162:	2302      	movs	r3, #2
 800a164:	73fb      	strb	r3, [r7, #15]
      break;
 800a166:	e00a      	b.n	800a17e <USBH_HandleControl+0x2de>

    default:
      break;
 800a168:	bf00      	nop
 800a16a:	e008      	b.n	800a17e <USBH_HandleControl+0x2de>
      break;
 800a16c:	bf00      	nop
 800a16e:	e006      	b.n	800a17e <USBH_HandleControl+0x2de>
      break;
 800a170:	bf00      	nop
 800a172:	e004      	b.n	800a17e <USBH_HandleControl+0x2de>
      break;
 800a174:	bf00      	nop
 800a176:	e002      	b.n	800a17e <USBH_HandleControl+0x2de>
      break;
 800a178:	bf00      	nop
 800a17a:	e000      	b.n	800a17e <USBH_HandleControl+0x2de>
      break;
 800a17c:	bf00      	nop
  }

  return status;
 800a17e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a180:	4618      	mov	r0, r3
 800a182:	3710      	adds	r7, #16
 800a184:	46bd      	mov	sp, r7
 800a186:	bd80      	pop	{r7, pc}

0800a188 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800a188:	b580      	push	{r7, lr}
 800a18a:	b088      	sub	sp, #32
 800a18c:	af04      	add	r7, sp, #16
 800a18e:	60f8      	str	r0, [r7, #12]
 800a190:	60b9      	str	r1, [r7, #8]
 800a192:	4613      	mov	r3, r2
 800a194:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a196:	79f9      	ldrb	r1, [r7, #7]
 800a198:	2300      	movs	r3, #0
 800a19a:	9303      	str	r3, [sp, #12]
 800a19c:	2308      	movs	r3, #8
 800a19e:	9302      	str	r3, [sp, #8]
 800a1a0:	68bb      	ldr	r3, [r7, #8]
 800a1a2:	9301      	str	r3, [sp, #4]
 800a1a4:	2300      	movs	r3, #0
 800a1a6:	9300      	str	r3, [sp, #0]
 800a1a8:	2300      	movs	r3, #0
 800a1aa:	2200      	movs	r2, #0
 800a1ac:	68f8      	ldr	r0, [r7, #12]
 800a1ae:	f000 fb46 	bl	800a83e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800a1b2:	2300      	movs	r3, #0
}
 800a1b4:	4618      	mov	r0, r3
 800a1b6:	3710      	adds	r7, #16
 800a1b8:	46bd      	mov	sp, r7
 800a1ba:	bd80      	pop	{r7, pc}

0800a1bc <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800a1bc:	b580      	push	{r7, lr}
 800a1be:	b088      	sub	sp, #32
 800a1c0:	af04      	add	r7, sp, #16
 800a1c2:	60f8      	str	r0, [r7, #12]
 800a1c4:	60b9      	str	r1, [r7, #8]
 800a1c6:	4611      	mov	r1, r2
 800a1c8:	461a      	mov	r2, r3
 800a1ca:	460b      	mov	r3, r1
 800a1cc:	80fb      	strh	r3, [r7, #6]
 800a1ce:	4613      	mov	r3, r2
 800a1d0:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d001      	beq.n	800a1e0 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800a1dc:	2300      	movs	r3, #0
 800a1de:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a1e0:	7979      	ldrb	r1, [r7, #5]
 800a1e2:	7e3b      	ldrb	r3, [r7, #24]
 800a1e4:	9303      	str	r3, [sp, #12]
 800a1e6:	88fb      	ldrh	r3, [r7, #6]
 800a1e8:	9302      	str	r3, [sp, #8]
 800a1ea:	68bb      	ldr	r3, [r7, #8]
 800a1ec:	9301      	str	r3, [sp, #4]
 800a1ee:	2301      	movs	r3, #1
 800a1f0:	9300      	str	r3, [sp, #0]
 800a1f2:	2300      	movs	r3, #0
 800a1f4:	2200      	movs	r2, #0
 800a1f6:	68f8      	ldr	r0, [r7, #12]
 800a1f8:	f000 fb21 	bl	800a83e <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800a1fc:	2300      	movs	r3, #0
}
 800a1fe:	4618      	mov	r0, r3
 800a200:	3710      	adds	r7, #16
 800a202:	46bd      	mov	sp, r7
 800a204:	bd80      	pop	{r7, pc}

0800a206 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800a206:	b580      	push	{r7, lr}
 800a208:	b088      	sub	sp, #32
 800a20a:	af04      	add	r7, sp, #16
 800a20c:	60f8      	str	r0, [r7, #12]
 800a20e:	60b9      	str	r1, [r7, #8]
 800a210:	4611      	mov	r1, r2
 800a212:	461a      	mov	r2, r3
 800a214:	460b      	mov	r3, r1
 800a216:	80fb      	strh	r3, [r7, #6]
 800a218:	4613      	mov	r3, r2
 800a21a:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a21c:	7979      	ldrb	r1, [r7, #5]
 800a21e:	2300      	movs	r3, #0
 800a220:	9303      	str	r3, [sp, #12]
 800a222:	88fb      	ldrh	r3, [r7, #6]
 800a224:	9302      	str	r3, [sp, #8]
 800a226:	68bb      	ldr	r3, [r7, #8]
 800a228:	9301      	str	r3, [sp, #4]
 800a22a:	2301      	movs	r3, #1
 800a22c:	9300      	str	r3, [sp, #0]
 800a22e:	2300      	movs	r3, #0
 800a230:	2201      	movs	r2, #1
 800a232:	68f8      	ldr	r0, [r7, #12]
 800a234:	f000 fb03 	bl	800a83e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800a238:	2300      	movs	r3, #0

}
 800a23a:	4618      	mov	r0, r3
 800a23c:	3710      	adds	r7, #16
 800a23e:	46bd      	mov	sp, r7
 800a240:	bd80      	pop	{r7, pc}

0800a242 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800a242:	b580      	push	{r7, lr}
 800a244:	b088      	sub	sp, #32
 800a246:	af04      	add	r7, sp, #16
 800a248:	60f8      	str	r0, [r7, #12]
 800a24a:	60b9      	str	r1, [r7, #8]
 800a24c:	4611      	mov	r1, r2
 800a24e:	461a      	mov	r2, r3
 800a250:	460b      	mov	r3, r1
 800a252:	80fb      	strh	r3, [r7, #6]
 800a254:	4613      	mov	r3, r2
 800a256:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d001      	beq.n	800a266 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800a262:	2300      	movs	r3, #0
 800a264:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a266:	7979      	ldrb	r1, [r7, #5]
 800a268:	7e3b      	ldrb	r3, [r7, #24]
 800a26a:	9303      	str	r3, [sp, #12]
 800a26c:	88fb      	ldrh	r3, [r7, #6]
 800a26e:	9302      	str	r3, [sp, #8]
 800a270:	68bb      	ldr	r3, [r7, #8]
 800a272:	9301      	str	r3, [sp, #4]
 800a274:	2301      	movs	r3, #1
 800a276:	9300      	str	r3, [sp, #0]
 800a278:	2302      	movs	r3, #2
 800a27a:	2200      	movs	r2, #0
 800a27c:	68f8      	ldr	r0, [r7, #12]
 800a27e:	f000 fade 	bl	800a83e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800a282:	2300      	movs	r3, #0
}
 800a284:	4618      	mov	r0, r3
 800a286:	3710      	adds	r7, #16
 800a288:	46bd      	mov	sp, r7
 800a28a:	bd80      	pop	{r7, pc}

0800a28c <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800a28c:	b580      	push	{r7, lr}
 800a28e:	b088      	sub	sp, #32
 800a290:	af04      	add	r7, sp, #16
 800a292:	60f8      	str	r0, [r7, #12]
 800a294:	60b9      	str	r1, [r7, #8]
 800a296:	4611      	mov	r1, r2
 800a298:	461a      	mov	r2, r3
 800a29a:	460b      	mov	r3, r1
 800a29c:	80fb      	strh	r3, [r7, #6]
 800a29e:	4613      	mov	r3, r2
 800a2a0:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a2a2:	7979      	ldrb	r1, [r7, #5]
 800a2a4:	2300      	movs	r3, #0
 800a2a6:	9303      	str	r3, [sp, #12]
 800a2a8:	88fb      	ldrh	r3, [r7, #6]
 800a2aa:	9302      	str	r3, [sp, #8]
 800a2ac:	68bb      	ldr	r3, [r7, #8]
 800a2ae:	9301      	str	r3, [sp, #4]
 800a2b0:	2301      	movs	r3, #1
 800a2b2:	9300      	str	r3, [sp, #0]
 800a2b4:	2302      	movs	r3, #2
 800a2b6:	2201      	movs	r2, #1
 800a2b8:	68f8      	ldr	r0, [r7, #12]
 800a2ba:	f000 fac0 	bl	800a83e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800a2be:	2300      	movs	r3, #0
}
 800a2c0:	4618      	mov	r0, r3
 800a2c2:	3710      	adds	r7, #16
 800a2c4:	46bd      	mov	sp, r7
 800a2c6:	bd80      	pop	{r7, pc}

0800a2c8 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800a2c8:	b580      	push	{r7, lr}
 800a2ca:	b086      	sub	sp, #24
 800a2cc:	af04      	add	r7, sp, #16
 800a2ce:	6078      	str	r0, [r7, #4]
 800a2d0:	4608      	mov	r0, r1
 800a2d2:	4611      	mov	r1, r2
 800a2d4:	461a      	mov	r2, r3
 800a2d6:	4603      	mov	r3, r0
 800a2d8:	70fb      	strb	r3, [r7, #3]
 800a2da:	460b      	mov	r3, r1
 800a2dc:	70bb      	strb	r3, [r7, #2]
 800a2de:	4613      	mov	r3, r2
 800a2e0:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800a2e2:	7878      	ldrb	r0, [r7, #1]
 800a2e4:	78ba      	ldrb	r2, [r7, #2]
 800a2e6:	78f9      	ldrb	r1, [r7, #3]
 800a2e8:	8b3b      	ldrh	r3, [r7, #24]
 800a2ea:	9302      	str	r3, [sp, #8]
 800a2ec:	7d3b      	ldrb	r3, [r7, #20]
 800a2ee:	9301      	str	r3, [sp, #4]
 800a2f0:	7c3b      	ldrb	r3, [r7, #16]
 800a2f2:	9300      	str	r3, [sp, #0]
 800a2f4:	4603      	mov	r3, r0
 800a2f6:	6878      	ldr	r0, [r7, #4]
 800a2f8:	f000 fa53 	bl	800a7a2 <USBH_LL_OpenPipe>

  return USBH_OK;
 800a2fc:	2300      	movs	r3, #0
}
 800a2fe:	4618      	mov	r0, r3
 800a300:	3708      	adds	r7, #8
 800a302:	46bd      	mov	sp, r7
 800a304:	bd80      	pop	{r7, pc}

0800a306 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800a306:	b580      	push	{r7, lr}
 800a308:	b082      	sub	sp, #8
 800a30a:	af00      	add	r7, sp, #0
 800a30c:	6078      	str	r0, [r7, #4]
 800a30e:	460b      	mov	r3, r1
 800a310:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800a312:	78fb      	ldrb	r3, [r7, #3]
 800a314:	4619      	mov	r1, r3
 800a316:	6878      	ldr	r0, [r7, #4]
 800a318:	f000 fa72 	bl	800a800 <USBH_LL_ClosePipe>

  return USBH_OK;
 800a31c:	2300      	movs	r3, #0
}
 800a31e:	4618      	mov	r0, r3
 800a320:	3708      	adds	r7, #8
 800a322:	46bd      	mov	sp, r7
 800a324:	bd80      	pop	{r7, pc}

0800a326 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800a326:	b580      	push	{r7, lr}
 800a328:	b084      	sub	sp, #16
 800a32a:	af00      	add	r7, sp, #0
 800a32c:	6078      	str	r0, [r7, #4]
 800a32e:	460b      	mov	r3, r1
 800a330:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800a332:	6878      	ldr	r0, [r7, #4]
 800a334:	f000 f836 	bl	800a3a4 <USBH_GetFreePipe>
 800a338:	4603      	mov	r3, r0
 800a33a:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800a33c:	89fb      	ldrh	r3, [r7, #14]
 800a33e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a342:	4293      	cmp	r3, r2
 800a344:	d00a      	beq.n	800a35c <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800a346:	78fa      	ldrb	r2, [r7, #3]
 800a348:	89fb      	ldrh	r3, [r7, #14]
 800a34a:	f003 030f 	and.w	r3, r3, #15
 800a34e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a352:	6879      	ldr	r1, [r7, #4]
 800a354:	33e0      	adds	r3, #224	@ 0xe0
 800a356:	009b      	lsls	r3, r3, #2
 800a358:	440b      	add	r3, r1
 800a35a:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800a35c:	89fb      	ldrh	r3, [r7, #14]
 800a35e:	b2db      	uxtb	r3, r3
}
 800a360:	4618      	mov	r0, r3
 800a362:	3710      	adds	r7, #16
 800a364:	46bd      	mov	sp, r7
 800a366:	bd80      	pop	{r7, pc}

0800a368 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800a368:	b480      	push	{r7}
 800a36a:	b083      	sub	sp, #12
 800a36c:	af00      	add	r7, sp, #0
 800a36e:	6078      	str	r0, [r7, #4]
 800a370:	460b      	mov	r3, r1
 800a372:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800a374:	78fb      	ldrb	r3, [r7, #3]
 800a376:	2b0f      	cmp	r3, #15
 800a378:	d80d      	bhi.n	800a396 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800a37a:	78fb      	ldrb	r3, [r7, #3]
 800a37c:	687a      	ldr	r2, [r7, #4]
 800a37e:	33e0      	adds	r3, #224	@ 0xe0
 800a380:	009b      	lsls	r3, r3, #2
 800a382:	4413      	add	r3, r2
 800a384:	685a      	ldr	r2, [r3, #4]
 800a386:	78fb      	ldrb	r3, [r7, #3]
 800a388:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800a38c:	6879      	ldr	r1, [r7, #4]
 800a38e:	33e0      	adds	r3, #224	@ 0xe0
 800a390:	009b      	lsls	r3, r3, #2
 800a392:	440b      	add	r3, r1
 800a394:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800a396:	2300      	movs	r3, #0
}
 800a398:	4618      	mov	r0, r3
 800a39a:	370c      	adds	r7, #12
 800a39c:	46bd      	mov	sp, r7
 800a39e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3a2:	4770      	bx	lr

0800a3a4 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800a3a4:	b480      	push	{r7}
 800a3a6:	b085      	sub	sp, #20
 800a3a8:	af00      	add	r7, sp, #0
 800a3aa:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800a3ac:	2300      	movs	r3, #0
 800a3ae:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800a3b0:	2300      	movs	r3, #0
 800a3b2:	73fb      	strb	r3, [r7, #15]
 800a3b4:	e00f      	b.n	800a3d6 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800a3b6:	7bfb      	ldrb	r3, [r7, #15]
 800a3b8:	687a      	ldr	r2, [r7, #4]
 800a3ba:	33e0      	adds	r3, #224	@ 0xe0
 800a3bc:	009b      	lsls	r3, r3, #2
 800a3be:	4413      	add	r3, r2
 800a3c0:	685b      	ldr	r3, [r3, #4]
 800a3c2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d102      	bne.n	800a3d0 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800a3ca:	7bfb      	ldrb	r3, [r7, #15]
 800a3cc:	b29b      	uxth	r3, r3
 800a3ce:	e007      	b.n	800a3e0 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800a3d0:	7bfb      	ldrb	r3, [r7, #15]
 800a3d2:	3301      	adds	r3, #1
 800a3d4:	73fb      	strb	r3, [r7, #15]
 800a3d6:	7bfb      	ldrb	r3, [r7, #15]
 800a3d8:	2b0f      	cmp	r3, #15
 800a3da:	d9ec      	bls.n	800a3b6 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800a3dc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 800a3e0:	4618      	mov	r0, r3
 800a3e2:	3714      	adds	r7, #20
 800a3e4:	46bd      	mov	sp, r7
 800a3e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ea:	4770      	bx	lr

0800a3ec <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800a3ec:	b580      	push	{r7, lr}
 800a3ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800a3f0:	2201      	movs	r2, #1
 800a3f2:	490e      	ldr	r1, [pc, #56]	@ (800a42c <MX_USB_HOST_Init+0x40>)
 800a3f4:	480e      	ldr	r0, [pc, #56]	@ (800a430 <MX_USB_HOST_Init+0x44>)
 800a3f6:	f7fe fb15 	bl	8008a24 <USBH_Init>
 800a3fa:	4603      	mov	r3, r0
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d001      	beq.n	800a404 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800a400:	f7f7 f92a 	bl	8001658 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800a404:	490b      	ldr	r1, [pc, #44]	@ (800a434 <MX_USB_HOST_Init+0x48>)
 800a406:	480a      	ldr	r0, [pc, #40]	@ (800a430 <MX_USB_HOST_Init+0x44>)
 800a408:	f7fe fbb9 	bl	8008b7e <USBH_RegisterClass>
 800a40c:	4603      	mov	r3, r0
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d001      	beq.n	800a416 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800a412:	f7f7 f921 	bl	8001658 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800a416:	4806      	ldr	r0, [pc, #24]	@ (800a430 <MX_USB_HOST_Init+0x44>)
 800a418:	f7fe fc3d 	bl	8008c96 <USBH_Start>
 800a41c:	4603      	mov	r3, r0
 800a41e:	2b00      	cmp	r3, #0
 800a420:	d001      	beq.n	800a426 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800a422:	f7f7 f919 	bl	8001658 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800a426:	bf00      	nop
 800a428:	bd80      	pop	{r7, pc}
 800a42a:	bf00      	nop
 800a42c:	0800a44d 	.word	0x0800a44d
 800a430:	20000430 	.word	0x20000430
 800a434:	2000000c 	.word	0x2000000c

0800a438 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800a438:	b580      	push	{r7, lr}
 800a43a:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800a43c:	4802      	ldr	r0, [pc, #8]	@ (800a448 <MX_USB_HOST_Process+0x10>)
 800a43e:	f7fe fc3b 	bl	8008cb8 <USBH_Process>
}
 800a442:	bf00      	nop
 800a444:	bd80      	pop	{r7, pc}
 800a446:	bf00      	nop
 800a448:	20000430 	.word	0x20000430

0800a44c <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800a44c:	b480      	push	{r7}
 800a44e:	b083      	sub	sp, #12
 800a450:	af00      	add	r7, sp, #0
 800a452:	6078      	str	r0, [r7, #4]
 800a454:	460b      	mov	r3, r1
 800a456:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800a458:	78fb      	ldrb	r3, [r7, #3]
 800a45a:	3b01      	subs	r3, #1
 800a45c:	2b04      	cmp	r3, #4
 800a45e:	d819      	bhi.n	800a494 <USBH_UserProcess+0x48>
 800a460:	a201      	add	r2, pc, #4	@ (adr r2, 800a468 <USBH_UserProcess+0x1c>)
 800a462:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a466:	bf00      	nop
 800a468:	0800a495 	.word	0x0800a495
 800a46c:	0800a485 	.word	0x0800a485
 800a470:	0800a495 	.word	0x0800a495
 800a474:	0800a48d 	.word	0x0800a48d
 800a478:	0800a47d 	.word	0x0800a47d
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800a47c:	4b09      	ldr	r3, [pc, #36]	@ (800a4a4 <USBH_UserProcess+0x58>)
 800a47e:	2203      	movs	r2, #3
 800a480:	701a      	strb	r2, [r3, #0]
  break;
 800a482:	e008      	b.n	800a496 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800a484:	4b07      	ldr	r3, [pc, #28]	@ (800a4a4 <USBH_UserProcess+0x58>)
 800a486:	2202      	movs	r2, #2
 800a488:	701a      	strb	r2, [r3, #0]
  break;
 800a48a:	e004      	b.n	800a496 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800a48c:	4b05      	ldr	r3, [pc, #20]	@ (800a4a4 <USBH_UserProcess+0x58>)
 800a48e:	2201      	movs	r2, #1
 800a490:	701a      	strb	r2, [r3, #0]
  break;
 800a492:	e000      	b.n	800a496 <USBH_UserProcess+0x4a>

  default:
  break;
 800a494:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800a496:	bf00      	nop
 800a498:	370c      	adds	r7, #12
 800a49a:	46bd      	mov	sp, r7
 800a49c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4a0:	4770      	bx	lr
 800a4a2:	bf00      	nop
 800a4a4:	20000808 	.word	0x20000808

0800a4a8 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800a4a8:	b580      	push	{r7, lr}
 800a4aa:	b08a      	sub	sp, #40	@ 0x28
 800a4ac:	af00      	add	r7, sp, #0
 800a4ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a4b0:	f107 0314 	add.w	r3, r7, #20
 800a4b4:	2200      	movs	r2, #0
 800a4b6:	601a      	str	r2, [r3, #0]
 800a4b8:	605a      	str	r2, [r3, #4]
 800a4ba:	609a      	str	r2, [r3, #8]
 800a4bc:	60da      	str	r2, [r3, #12]
 800a4be:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a4c8:	d147      	bne.n	800a55a <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a4ca:	2300      	movs	r3, #0
 800a4cc:	613b      	str	r3, [r7, #16]
 800a4ce:	4b25      	ldr	r3, [pc, #148]	@ (800a564 <HAL_HCD_MspInit+0xbc>)
 800a4d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a4d2:	4a24      	ldr	r2, [pc, #144]	@ (800a564 <HAL_HCD_MspInit+0xbc>)
 800a4d4:	f043 0301 	orr.w	r3, r3, #1
 800a4d8:	6313      	str	r3, [r2, #48]	@ 0x30
 800a4da:	4b22      	ldr	r3, [pc, #136]	@ (800a564 <HAL_HCD_MspInit+0xbc>)
 800a4dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a4de:	f003 0301 	and.w	r3, r3, #1
 800a4e2:	613b      	str	r3, [r7, #16]
 800a4e4:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800a4e6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a4ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a4ec:	2300      	movs	r3, #0
 800a4ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a4f0:	2300      	movs	r3, #0
 800a4f2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800a4f4:	f107 0314 	add.w	r3, r7, #20
 800a4f8:	4619      	mov	r1, r3
 800a4fa:	481b      	ldr	r0, [pc, #108]	@ (800a568 <HAL_HCD_MspInit+0xc0>)
 800a4fc:	f7f8 fed0 	bl	80032a0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800a500:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800a504:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a506:	2302      	movs	r3, #2
 800a508:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a50a:	2300      	movs	r3, #0
 800a50c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a50e:	2300      	movs	r3, #0
 800a510:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a512:	230a      	movs	r3, #10
 800a514:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a516:	f107 0314 	add.w	r3, r7, #20
 800a51a:	4619      	mov	r1, r3
 800a51c:	4812      	ldr	r0, [pc, #72]	@ (800a568 <HAL_HCD_MspInit+0xc0>)
 800a51e:	f7f8 febf 	bl	80032a0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a522:	4b10      	ldr	r3, [pc, #64]	@ (800a564 <HAL_HCD_MspInit+0xbc>)
 800a524:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a526:	4a0f      	ldr	r2, [pc, #60]	@ (800a564 <HAL_HCD_MspInit+0xbc>)
 800a528:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a52c:	6353      	str	r3, [r2, #52]	@ 0x34
 800a52e:	2300      	movs	r3, #0
 800a530:	60fb      	str	r3, [r7, #12]
 800a532:	4b0c      	ldr	r3, [pc, #48]	@ (800a564 <HAL_HCD_MspInit+0xbc>)
 800a534:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a536:	4a0b      	ldr	r2, [pc, #44]	@ (800a564 <HAL_HCD_MspInit+0xbc>)
 800a538:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a53c:	6453      	str	r3, [r2, #68]	@ 0x44
 800a53e:	4b09      	ldr	r3, [pc, #36]	@ (800a564 <HAL_HCD_MspInit+0xbc>)
 800a540:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a542:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a546:	60fb      	str	r3, [r7, #12]
 800a548:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800a54a:	2200      	movs	r2, #0
 800a54c:	2100      	movs	r1, #0
 800a54e:	2043      	movs	r0, #67	@ 0x43
 800a550:	f7f8 f919 	bl	8002786 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800a554:	2043      	movs	r0, #67	@ 0x43
 800a556:	f7f8 f932 	bl	80027be <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800a55a:	bf00      	nop
 800a55c:	3728      	adds	r7, #40	@ 0x28
 800a55e:	46bd      	mov	sp, r7
 800a560:	bd80      	pop	{r7, pc}
 800a562:	bf00      	nop
 800a564:	40023800 	.word	0x40023800
 800a568:	40020000 	.word	0x40020000

0800a56c <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800a56c:	b580      	push	{r7, lr}
 800a56e:	b082      	sub	sp, #8
 800a570:	af00      	add	r7, sp, #0
 800a572:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a57a:	4618      	mov	r0, r3
 800a57c:	f7fe ff73 	bl	8009466 <USBH_LL_IncTimer>
}
 800a580:	bf00      	nop
 800a582:	3708      	adds	r7, #8
 800a584:	46bd      	mov	sp, r7
 800a586:	bd80      	pop	{r7, pc}

0800a588 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800a588:	b580      	push	{r7, lr}
 800a58a:	b082      	sub	sp, #8
 800a58c:	af00      	add	r7, sp, #0
 800a58e:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a596:	4618      	mov	r0, r3
 800a598:	f7fe ffab 	bl	80094f2 <USBH_LL_Connect>
}
 800a59c:	bf00      	nop
 800a59e:	3708      	adds	r7, #8
 800a5a0:	46bd      	mov	sp, r7
 800a5a2:	bd80      	pop	{r7, pc}

0800a5a4 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800a5a4:	b580      	push	{r7, lr}
 800a5a6:	b082      	sub	sp, #8
 800a5a8:	af00      	add	r7, sp, #0
 800a5aa:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a5b2:	4618      	mov	r0, r3
 800a5b4:	f7fe ffb4 	bl	8009520 <USBH_LL_Disconnect>
}
 800a5b8:	bf00      	nop
 800a5ba:	3708      	adds	r7, #8
 800a5bc:	46bd      	mov	sp, r7
 800a5be:	bd80      	pop	{r7, pc}

0800a5c0 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800a5c0:	b480      	push	{r7}
 800a5c2:	b083      	sub	sp, #12
 800a5c4:	af00      	add	r7, sp, #0
 800a5c6:	6078      	str	r0, [r7, #4]
 800a5c8:	460b      	mov	r3, r1
 800a5ca:	70fb      	strb	r3, [r7, #3]
 800a5cc:	4613      	mov	r3, r2
 800a5ce:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800a5d0:	bf00      	nop
 800a5d2:	370c      	adds	r7, #12
 800a5d4:	46bd      	mov	sp, r7
 800a5d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5da:	4770      	bx	lr

0800a5dc <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800a5dc:	b580      	push	{r7, lr}
 800a5de:	b082      	sub	sp, #8
 800a5e0:	af00      	add	r7, sp, #0
 800a5e2:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a5ea:	4618      	mov	r0, r3
 800a5ec:	f7fe ff65 	bl	80094ba <USBH_LL_PortEnabled>
}
 800a5f0:	bf00      	nop
 800a5f2:	3708      	adds	r7, #8
 800a5f4:	46bd      	mov	sp, r7
 800a5f6:	bd80      	pop	{r7, pc}

0800a5f8 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800a5f8:	b580      	push	{r7, lr}
 800a5fa:	b082      	sub	sp, #8
 800a5fc:	af00      	add	r7, sp, #0
 800a5fe:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a606:	4618      	mov	r0, r3
 800a608:	f7fe ff65 	bl	80094d6 <USBH_LL_PortDisabled>
}
 800a60c:	bf00      	nop
 800a60e:	3708      	adds	r7, #8
 800a610:	46bd      	mov	sp, r7
 800a612:	bd80      	pop	{r7, pc}

0800a614 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800a614:	b580      	push	{r7, lr}
 800a616:	b082      	sub	sp, #8
 800a618:	af00      	add	r7, sp, #0
 800a61a:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800a622:	2b01      	cmp	r3, #1
 800a624:	d12a      	bne.n	800a67c <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800a626:	4a18      	ldr	r2, [pc, #96]	@ (800a688 <USBH_LL_Init+0x74>)
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	4a15      	ldr	r2, [pc, #84]	@ (800a688 <USBH_LL_Init+0x74>)
 800a632:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a636:	4b14      	ldr	r3, [pc, #80]	@ (800a688 <USBH_LL_Init+0x74>)
 800a638:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800a63c:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800a63e:	4b12      	ldr	r3, [pc, #72]	@ (800a688 <USBH_LL_Init+0x74>)
 800a640:	2208      	movs	r2, #8
 800a642:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800a644:	4b10      	ldr	r3, [pc, #64]	@ (800a688 <USBH_LL_Init+0x74>)
 800a646:	2201      	movs	r2, #1
 800a648:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a64a:	4b0f      	ldr	r3, [pc, #60]	@ (800a688 <USBH_LL_Init+0x74>)
 800a64c:	2200      	movs	r2, #0
 800a64e:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800a650:	4b0d      	ldr	r3, [pc, #52]	@ (800a688 <USBH_LL_Init+0x74>)
 800a652:	2202      	movs	r2, #2
 800a654:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800a656:	4b0c      	ldr	r3, [pc, #48]	@ (800a688 <USBH_LL_Init+0x74>)
 800a658:	2200      	movs	r2, #0
 800a65a:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800a65c:	480a      	ldr	r0, [pc, #40]	@ (800a688 <USBH_LL_Init+0x74>)
 800a65e:	f7f8 ffd4 	bl	800360a <HAL_HCD_Init>
 800a662:	4603      	mov	r3, r0
 800a664:	2b00      	cmp	r3, #0
 800a666:	d001      	beq.n	800a66c <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800a668:	f7f6 fff6 	bl	8001658 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800a66c:	4806      	ldr	r0, [pc, #24]	@ (800a688 <USBH_LL_Init+0x74>)
 800a66e:	f7f9 fc35 	bl	8003edc <HAL_HCD_GetCurrentFrame>
 800a672:	4603      	mov	r3, r0
 800a674:	4619      	mov	r1, r3
 800a676:	6878      	ldr	r0, [r7, #4]
 800a678:	f7fe fee6 	bl	8009448 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800a67c:	2300      	movs	r3, #0
}
 800a67e:	4618      	mov	r0, r3
 800a680:	3708      	adds	r7, #8
 800a682:	46bd      	mov	sp, r7
 800a684:	bd80      	pop	{r7, pc}
 800a686:	bf00      	nop
 800a688:	2000080c 	.word	0x2000080c

0800a68c <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800a68c:	b580      	push	{r7, lr}
 800a68e:	b084      	sub	sp, #16
 800a690:	af00      	add	r7, sp, #0
 800a692:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a694:	2300      	movs	r3, #0
 800a696:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a698:	2300      	movs	r3, #0
 800a69a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a6a2:	4618      	mov	r0, r3
 800a6a4:	f7f9 fba2 	bl	8003dec <HAL_HCD_Start>
 800a6a8:	4603      	mov	r3, r0
 800a6aa:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a6ac:	7bfb      	ldrb	r3, [r7, #15]
 800a6ae:	4618      	mov	r0, r3
 800a6b0:	f000 f95e 	bl	800a970 <USBH_Get_USB_Status>
 800a6b4:	4603      	mov	r3, r0
 800a6b6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a6b8:	7bbb      	ldrb	r3, [r7, #14]
}
 800a6ba:	4618      	mov	r0, r3
 800a6bc:	3710      	adds	r7, #16
 800a6be:	46bd      	mov	sp, r7
 800a6c0:	bd80      	pop	{r7, pc}

0800a6c2 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800a6c2:	b580      	push	{r7, lr}
 800a6c4:	b084      	sub	sp, #16
 800a6c6:	af00      	add	r7, sp, #0
 800a6c8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a6ca:	2300      	movs	r3, #0
 800a6cc:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a6ce:	2300      	movs	r3, #0
 800a6d0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a6d8:	4618      	mov	r0, r3
 800a6da:	f7f9 fbaa 	bl	8003e32 <HAL_HCD_Stop>
 800a6de:	4603      	mov	r3, r0
 800a6e0:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a6e2:	7bfb      	ldrb	r3, [r7, #15]
 800a6e4:	4618      	mov	r0, r3
 800a6e6:	f000 f943 	bl	800a970 <USBH_Get_USB_Status>
 800a6ea:	4603      	mov	r3, r0
 800a6ec:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a6ee:	7bbb      	ldrb	r3, [r7, #14]
}
 800a6f0:	4618      	mov	r0, r3
 800a6f2:	3710      	adds	r7, #16
 800a6f4:	46bd      	mov	sp, r7
 800a6f6:	bd80      	pop	{r7, pc}

0800a6f8 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800a6f8:	b580      	push	{r7, lr}
 800a6fa:	b084      	sub	sp, #16
 800a6fc:	af00      	add	r7, sp, #0
 800a6fe:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800a700:	2301      	movs	r3, #1
 800a702:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a70a:	4618      	mov	r0, r3
 800a70c:	f7f9 fbf4 	bl	8003ef8 <HAL_HCD_GetCurrentSpeed>
 800a710:	4603      	mov	r3, r0
 800a712:	2b02      	cmp	r3, #2
 800a714:	d00c      	beq.n	800a730 <USBH_LL_GetSpeed+0x38>
 800a716:	2b02      	cmp	r3, #2
 800a718:	d80d      	bhi.n	800a736 <USBH_LL_GetSpeed+0x3e>
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	d002      	beq.n	800a724 <USBH_LL_GetSpeed+0x2c>
 800a71e:	2b01      	cmp	r3, #1
 800a720:	d003      	beq.n	800a72a <USBH_LL_GetSpeed+0x32>
 800a722:	e008      	b.n	800a736 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800a724:	2300      	movs	r3, #0
 800a726:	73fb      	strb	r3, [r7, #15]
    break;
 800a728:	e008      	b.n	800a73c <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800a72a:	2301      	movs	r3, #1
 800a72c:	73fb      	strb	r3, [r7, #15]
    break;
 800a72e:	e005      	b.n	800a73c <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800a730:	2302      	movs	r3, #2
 800a732:	73fb      	strb	r3, [r7, #15]
    break;
 800a734:	e002      	b.n	800a73c <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800a736:	2301      	movs	r3, #1
 800a738:	73fb      	strb	r3, [r7, #15]
    break;
 800a73a:	bf00      	nop
  }
  return  speed;
 800a73c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a73e:	4618      	mov	r0, r3
 800a740:	3710      	adds	r7, #16
 800a742:	46bd      	mov	sp, r7
 800a744:	bd80      	pop	{r7, pc}

0800a746 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800a746:	b580      	push	{r7, lr}
 800a748:	b084      	sub	sp, #16
 800a74a:	af00      	add	r7, sp, #0
 800a74c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a74e:	2300      	movs	r3, #0
 800a750:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a752:	2300      	movs	r3, #0
 800a754:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a75c:	4618      	mov	r0, r3
 800a75e:	f7f9 fb85 	bl	8003e6c <HAL_HCD_ResetPort>
 800a762:	4603      	mov	r3, r0
 800a764:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a766:	7bfb      	ldrb	r3, [r7, #15]
 800a768:	4618      	mov	r0, r3
 800a76a:	f000 f901 	bl	800a970 <USBH_Get_USB_Status>
 800a76e:	4603      	mov	r3, r0
 800a770:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a772:	7bbb      	ldrb	r3, [r7, #14]
}
 800a774:	4618      	mov	r0, r3
 800a776:	3710      	adds	r7, #16
 800a778:	46bd      	mov	sp, r7
 800a77a:	bd80      	pop	{r7, pc}

0800a77c <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a77c:	b580      	push	{r7, lr}
 800a77e:	b082      	sub	sp, #8
 800a780:	af00      	add	r7, sp, #0
 800a782:	6078      	str	r0, [r7, #4]
 800a784:	460b      	mov	r3, r1
 800a786:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a78e:	78fa      	ldrb	r2, [r7, #3]
 800a790:	4611      	mov	r1, r2
 800a792:	4618      	mov	r0, r3
 800a794:	f7f9 fb8d 	bl	8003eb2 <HAL_HCD_HC_GetXferCount>
 800a798:	4603      	mov	r3, r0
}
 800a79a:	4618      	mov	r0, r3
 800a79c:	3708      	adds	r7, #8
 800a79e:	46bd      	mov	sp, r7
 800a7a0:	bd80      	pop	{r7, pc}

0800a7a2 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800a7a2:	b590      	push	{r4, r7, lr}
 800a7a4:	b089      	sub	sp, #36	@ 0x24
 800a7a6:	af04      	add	r7, sp, #16
 800a7a8:	6078      	str	r0, [r7, #4]
 800a7aa:	4608      	mov	r0, r1
 800a7ac:	4611      	mov	r1, r2
 800a7ae:	461a      	mov	r2, r3
 800a7b0:	4603      	mov	r3, r0
 800a7b2:	70fb      	strb	r3, [r7, #3]
 800a7b4:	460b      	mov	r3, r1
 800a7b6:	70bb      	strb	r3, [r7, #2]
 800a7b8:	4613      	mov	r3, r2
 800a7ba:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a7bc:	2300      	movs	r3, #0
 800a7be:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a7c0:	2300      	movs	r3, #0
 800a7c2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800a7ca:	787c      	ldrb	r4, [r7, #1]
 800a7cc:	78ba      	ldrb	r2, [r7, #2]
 800a7ce:	78f9      	ldrb	r1, [r7, #3]
 800a7d0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a7d2:	9302      	str	r3, [sp, #8]
 800a7d4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a7d8:	9301      	str	r3, [sp, #4]
 800a7da:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a7de:	9300      	str	r3, [sp, #0]
 800a7e0:	4623      	mov	r3, r4
 800a7e2:	f7f8 ff79 	bl	80036d8 <HAL_HCD_HC_Init>
 800a7e6:	4603      	mov	r3, r0
 800a7e8:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800a7ea:	7bfb      	ldrb	r3, [r7, #15]
 800a7ec:	4618      	mov	r0, r3
 800a7ee:	f000 f8bf 	bl	800a970 <USBH_Get_USB_Status>
 800a7f2:	4603      	mov	r3, r0
 800a7f4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a7f6:	7bbb      	ldrb	r3, [r7, #14]
}
 800a7f8:	4618      	mov	r0, r3
 800a7fa:	3714      	adds	r7, #20
 800a7fc:	46bd      	mov	sp, r7
 800a7fe:	bd90      	pop	{r4, r7, pc}

0800a800 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a800:	b580      	push	{r7, lr}
 800a802:	b084      	sub	sp, #16
 800a804:	af00      	add	r7, sp, #0
 800a806:	6078      	str	r0, [r7, #4]
 800a808:	460b      	mov	r3, r1
 800a80a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a80c:	2300      	movs	r3, #0
 800a80e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a810:	2300      	movs	r3, #0
 800a812:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a81a:	78fa      	ldrb	r2, [r7, #3]
 800a81c:	4611      	mov	r1, r2
 800a81e:	4618      	mov	r0, r3
 800a820:	f7f9 f812 	bl	8003848 <HAL_HCD_HC_Halt>
 800a824:	4603      	mov	r3, r0
 800a826:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a828:	7bfb      	ldrb	r3, [r7, #15]
 800a82a:	4618      	mov	r0, r3
 800a82c:	f000 f8a0 	bl	800a970 <USBH_Get_USB_Status>
 800a830:	4603      	mov	r3, r0
 800a832:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a834:	7bbb      	ldrb	r3, [r7, #14]
}
 800a836:	4618      	mov	r0, r3
 800a838:	3710      	adds	r7, #16
 800a83a:	46bd      	mov	sp, r7
 800a83c:	bd80      	pop	{r7, pc}

0800a83e <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800a83e:	b590      	push	{r4, r7, lr}
 800a840:	b089      	sub	sp, #36	@ 0x24
 800a842:	af04      	add	r7, sp, #16
 800a844:	6078      	str	r0, [r7, #4]
 800a846:	4608      	mov	r0, r1
 800a848:	4611      	mov	r1, r2
 800a84a:	461a      	mov	r2, r3
 800a84c:	4603      	mov	r3, r0
 800a84e:	70fb      	strb	r3, [r7, #3]
 800a850:	460b      	mov	r3, r1
 800a852:	70bb      	strb	r3, [r7, #2]
 800a854:	4613      	mov	r3, r2
 800a856:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a858:	2300      	movs	r3, #0
 800a85a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a85c:	2300      	movs	r3, #0
 800a85e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800a866:	787c      	ldrb	r4, [r7, #1]
 800a868:	78ba      	ldrb	r2, [r7, #2]
 800a86a:	78f9      	ldrb	r1, [r7, #3]
 800a86c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800a870:	9303      	str	r3, [sp, #12]
 800a872:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a874:	9302      	str	r3, [sp, #8]
 800a876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a878:	9301      	str	r3, [sp, #4]
 800a87a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a87e:	9300      	str	r3, [sp, #0]
 800a880:	4623      	mov	r3, r4
 800a882:	f7f9 f805 	bl	8003890 <HAL_HCD_HC_SubmitRequest>
 800a886:	4603      	mov	r3, r0
 800a888:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800a88a:	7bfb      	ldrb	r3, [r7, #15]
 800a88c:	4618      	mov	r0, r3
 800a88e:	f000 f86f 	bl	800a970 <USBH_Get_USB_Status>
 800a892:	4603      	mov	r3, r0
 800a894:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a896:	7bbb      	ldrb	r3, [r7, #14]
}
 800a898:	4618      	mov	r0, r3
 800a89a:	3714      	adds	r7, #20
 800a89c:	46bd      	mov	sp, r7
 800a89e:	bd90      	pop	{r4, r7, pc}

0800a8a0 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a8a0:	b580      	push	{r7, lr}
 800a8a2:	b082      	sub	sp, #8
 800a8a4:	af00      	add	r7, sp, #0
 800a8a6:	6078      	str	r0, [r7, #4]
 800a8a8:	460b      	mov	r3, r1
 800a8aa:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a8b2:	78fa      	ldrb	r2, [r7, #3]
 800a8b4:	4611      	mov	r1, r2
 800a8b6:	4618      	mov	r0, r3
 800a8b8:	f7f9 fae6 	bl	8003e88 <HAL_HCD_HC_GetURBState>
 800a8bc:	4603      	mov	r3, r0
}
 800a8be:	4618      	mov	r0, r3
 800a8c0:	3708      	adds	r7, #8
 800a8c2:	46bd      	mov	sp, r7
 800a8c4:	bd80      	pop	{r7, pc}

0800a8c6 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800a8c6:	b580      	push	{r7, lr}
 800a8c8:	b082      	sub	sp, #8
 800a8ca:	af00      	add	r7, sp, #0
 800a8cc:	6078      	str	r0, [r7, #4]
 800a8ce:	460b      	mov	r3, r1
 800a8d0:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800a8d8:	2b01      	cmp	r3, #1
 800a8da:	d103      	bne.n	800a8e4 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800a8dc:	78fb      	ldrb	r3, [r7, #3]
 800a8de:	4618      	mov	r0, r3
 800a8e0:	f000 f872 	bl	800a9c8 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800a8e4:	20c8      	movs	r0, #200	@ 0xc8
 800a8e6:	f7f7 f9d3 	bl	8001c90 <HAL_Delay>
  return USBH_OK;
 800a8ea:	2300      	movs	r3, #0
}
 800a8ec:	4618      	mov	r0, r3
 800a8ee:	3708      	adds	r7, #8
 800a8f0:	46bd      	mov	sp, r7
 800a8f2:	bd80      	pop	{r7, pc}

0800a8f4 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800a8f4:	b480      	push	{r7}
 800a8f6:	b085      	sub	sp, #20
 800a8f8:	af00      	add	r7, sp, #0
 800a8fa:	6078      	str	r0, [r7, #4]
 800a8fc:	460b      	mov	r3, r1
 800a8fe:	70fb      	strb	r3, [r7, #3]
 800a900:	4613      	mov	r3, r2
 800a902:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a90a:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800a90c:	78fa      	ldrb	r2, [r7, #3]
 800a90e:	68f9      	ldr	r1, [r7, #12]
 800a910:	4613      	mov	r3, r2
 800a912:	011b      	lsls	r3, r3, #4
 800a914:	1a9b      	subs	r3, r3, r2
 800a916:	009b      	lsls	r3, r3, #2
 800a918:	440b      	add	r3, r1
 800a91a:	3317      	adds	r3, #23
 800a91c:	781b      	ldrb	r3, [r3, #0]
 800a91e:	2b00      	cmp	r3, #0
 800a920:	d00a      	beq.n	800a938 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800a922:	78fa      	ldrb	r2, [r7, #3]
 800a924:	68f9      	ldr	r1, [r7, #12]
 800a926:	4613      	mov	r3, r2
 800a928:	011b      	lsls	r3, r3, #4
 800a92a:	1a9b      	subs	r3, r3, r2
 800a92c:	009b      	lsls	r3, r3, #2
 800a92e:	440b      	add	r3, r1
 800a930:	333c      	adds	r3, #60	@ 0x3c
 800a932:	78ba      	ldrb	r2, [r7, #2]
 800a934:	701a      	strb	r2, [r3, #0]
 800a936:	e009      	b.n	800a94c <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800a938:	78fa      	ldrb	r2, [r7, #3]
 800a93a:	68f9      	ldr	r1, [r7, #12]
 800a93c:	4613      	mov	r3, r2
 800a93e:	011b      	lsls	r3, r3, #4
 800a940:	1a9b      	subs	r3, r3, r2
 800a942:	009b      	lsls	r3, r3, #2
 800a944:	440b      	add	r3, r1
 800a946:	333d      	adds	r3, #61	@ 0x3d
 800a948:	78ba      	ldrb	r2, [r7, #2]
 800a94a:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800a94c:	2300      	movs	r3, #0
}
 800a94e:	4618      	mov	r0, r3
 800a950:	3714      	adds	r7, #20
 800a952:	46bd      	mov	sp, r7
 800a954:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a958:	4770      	bx	lr

0800a95a <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800a95a:	b580      	push	{r7, lr}
 800a95c:	b082      	sub	sp, #8
 800a95e:	af00      	add	r7, sp, #0
 800a960:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800a962:	6878      	ldr	r0, [r7, #4]
 800a964:	f7f7 f994 	bl	8001c90 <HAL_Delay>
}
 800a968:	bf00      	nop
 800a96a:	3708      	adds	r7, #8
 800a96c:	46bd      	mov	sp, r7
 800a96e:	bd80      	pop	{r7, pc}

0800a970 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a970:	b480      	push	{r7}
 800a972:	b085      	sub	sp, #20
 800a974:	af00      	add	r7, sp, #0
 800a976:	4603      	mov	r3, r0
 800a978:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a97a:	2300      	movs	r3, #0
 800a97c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a97e:	79fb      	ldrb	r3, [r7, #7]
 800a980:	2b03      	cmp	r3, #3
 800a982:	d817      	bhi.n	800a9b4 <USBH_Get_USB_Status+0x44>
 800a984:	a201      	add	r2, pc, #4	@ (adr r2, 800a98c <USBH_Get_USB_Status+0x1c>)
 800a986:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a98a:	bf00      	nop
 800a98c:	0800a99d 	.word	0x0800a99d
 800a990:	0800a9a3 	.word	0x0800a9a3
 800a994:	0800a9a9 	.word	0x0800a9a9
 800a998:	0800a9af 	.word	0x0800a9af
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800a99c:	2300      	movs	r3, #0
 800a99e:	73fb      	strb	r3, [r7, #15]
    break;
 800a9a0:	e00b      	b.n	800a9ba <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800a9a2:	2302      	movs	r3, #2
 800a9a4:	73fb      	strb	r3, [r7, #15]
    break;
 800a9a6:	e008      	b.n	800a9ba <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800a9a8:	2301      	movs	r3, #1
 800a9aa:	73fb      	strb	r3, [r7, #15]
    break;
 800a9ac:	e005      	b.n	800a9ba <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800a9ae:	2302      	movs	r3, #2
 800a9b0:	73fb      	strb	r3, [r7, #15]
    break;
 800a9b2:	e002      	b.n	800a9ba <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800a9b4:	2302      	movs	r3, #2
 800a9b6:	73fb      	strb	r3, [r7, #15]
    break;
 800a9b8:	bf00      	nop
  }
  return usb_status;
 800a9ba:	7bfb      	ldrb	r3, [r7, #15]
}
 800a9bc:	4618      	mov	r0, r3
 800a9be:	3714      	adds	r7, #20
 800a9c0:	46bd      	mov	sp, r7
 800a9c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9c6:	4770      	bx	lr

0800a9c8 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800a9c8:	b580      	push	{r7, lr}
 800a9ca:	b084      	sub	sp, #16
 800a9cc:	af00      	add	r7, sp, #0
 800a9ce:	4603      	mov	r3, r0
 800a9d0:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800a9d2:	79fb      	ldrb	r3, [r7, #7]
 800a9d4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800a9d6:	79fb      	ldrb	r3, [r7, #7]
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d102      	bne.n	800a9e2 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800a9dc:	2300      	movs	r3, #0
 800a9de:	73fb      	strb	r3, [r7, #15]
 800a9e0:	e001      	b.n	800a9e6 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800a9e2:	2301      	movs	r3, #1
 800a9e4:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800a9e6:	7bfb      	ldrb	r3, [r7, #15]
 800a9e8:	461a      	mov	r2, r3
 800a9ea:	2101      	movs	r1, #1
 800a9ec:	4803      	ldr	r0, [pc, #12]	@ (800a9fc <MX_DriverVbusFS+0x34>)
 800a9ee:	f7f8 fdf3 	bl	80035d8 <HAL_GPIO_WritePin>
}
 800a9f2:	bf00      	nop
 800a9f4:	3710      	adds	r7, #16
 800a9f6:	46bd      	mov	sp, r7
 800a9f8:	bd80      	pop	{r7, pc}
 800a9fa:	bf00      	nop
 800a9fc:	40020800 	.word	0x40020800

0800aa00 <malloc>:
 800aa00:	4b02      	ldr	r3, [pc, #8]	@ (800aa0c <malloc+0xc>)
 800aa02:	4601      	mov	r1, r0
 800aa04:	6818      	ldr	r0, [r3, #0]
 800aa06:	f000 b82d 	b.w	800aa64 <_malloc_r>
 800aa0a:	bf00      	nop
 800aa0c:	2000002c 	.word	0x2000002c

0800aa10 <free>:
 800aa10:	4b02      	ldr	r3, [pc, #8]	@ (800aa1c <free+0xc>)
 800aa12:	4601      	mov	r1, r0
 800aa14:	6818      	ldr	r0, [r3, #0]
 800aa16:	f000 b8f5 	b.w	800ac04 <_free_r>
 800aa1a:	bf00      	nop
 800aa1c:	2000002c 	.word	0x2000002c

0800aa20 <sbrk_aligned>:
 800aa20:	b570      	push	{r4, r5, r6, lr}
 800aa22:	4e0f      	ldr	r6, [pc, #60]	@ (800aa60 <sbrk_aligned+0x40>)
 800aa24:	460c      	mov	r4, r1
 800aa26:	6831      	ldr	r1, [r6, #0]
 800aa28:	4605      	mov	r5, r0
 800aa2a:	b911      	cbnz	r1, 800aa32 <sbrk_aligned+0x12>
 800aa2c:	f000 f8ae 	bl	800ab8c <_sbrk_r>
 800aa30:	6030      	str	r0, [r6, #0]
 800aa32:	4621      	mov	r1, r4
 800aa34:	4628      	mov	r0, r5
 800aa36:	f000 f8a9 	bl	800ab8c <_sbrk_r>
 800aa3a:	1c43      	adds	r3, r0, #1
 800aa3c:	d103      	bne.n	800aa46 <sbrk_aligned+0x26>
 800aa3e:	f04f 34ff 	mov.w	r4, #4294967295
 800aa42:	4620      	mov	r0, r4
 800aa44:	bd70      	pop	{r4, r5, r6, pc}
 800aa46:	1cc4      	adds	r4, r0, #3
 800aa48:	f024 0403 	bic.w	r4, r4, #3
 800aa4c:	42a0      	cmp	r0, r4
 800aa4e:	d0f8      	beq.n	800aa42 <sbrk_aligned+0x22>
 800aa50:	1a21      	subs	r1, r4, r0
 800aa52:	4628      	mov	r0, r5
 800aa54:	f000 f89a 	bl	800ab8c <_sbrk_r>
 800aa58:	3001      	adds	r0, #1
 800aa5a:	d1f2      	bne.n	800aa42 <sbrk_aligned+0x22>
 800aa5c:	e7ef      	b.n	800aa3e <sbrk_aligned+0x1e>
 800aa5e:	bf00      	nop
 800aa60:	20000bec 	.word	0x20000bec

0800aa64 <_malloc_r>:
 800aa64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aa68:	1ccd      	adds	r5, r1, #3
 800aa6a:	f025 0503 	bic.w	r5, r5, #3
 800aa6e:	3508      	adds	r5, #8
 800aa70:	2d0c      	cmp	r5, #12
 800aa72:	bf38      	it	cc
 800aa74:	250c      	movcc	r5, #12
 800aa76:	2d00      	cmp	r5, #0
 800aa78:	4606      	mov	r6, r0
 800aa7a:	db01      	blt.n	800aa80 <_malloc_r+0x1c>
 800aa7c:	42a9      	cmp	r1, r5
 800aa7e:	d904      	bls.n	800aa8a <_malloc_r+0x26>
 800aa80:	230c      	movs	r3, #12
 800aa82:	6033      	str	r3, [r6, #0]
 800aa84:	2000      	movs	r0, #0
 800aa86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aa8a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ab60 <_malloc_r+0xfc>
 800aa8e:	f000 f869 	bl	800ab64 <__malloc_lock>
 800aa92:	f8d8 3000 	ldr.w	r3, [r8]
 800aa96:	461c      	mov	r4, r3
 800aa98:	bb44      	cbnz	r4, 800aaec <_malloc_r+0x88>
 800aa9a:	4629      	mov	r1, r5
 800aa9c:	4630      	mov	r0, r6
 800aa9e:	f7ff ffbf 	bl	800aa20 <sbrk_aligned>
 800aaa2:	1c43      	adds	r3, r0, #1
 800aaa4:	4604      	mov	r4, r0
 800aaa6:	d158      	bne.n	800ab5a <_malloc_r+0xf6>
 800aaa8:	f8d8 4000 	ldr.w	r4, [r8]
 800aaac:	4627      	mov	r7, r4
 800aaae:	2f00      	cmp	r7, #0
 800aab0:	d143      	bne.n	800ab3a <_malloc_r+0xd6>
 800aab2:	2c00      	cmp	r4, #0
 800aab4:	d04b      	beq.n	800ab4e <_malloc_r+0xea>
 800aab6:	6823      	ldr	r3, [r4, #0]
 800aab8:	4639      	mov	r1, r7
 800aaba:	4630      	mov	r0, r6
 800aabc:	eb04 0903 	add.w	r9, r4, r3
 800aac0:	f000 f864 	bl	800ab8c <_sbrk_r>
 800aac4:	4581      	cmp	r9, r0
 800aac6:	d142      	bne.n	800ab4e <_malloc_r+0xea>
 800aac8:	6821      	ldr	r1, [r4, #0]
 800aaca:	1a6d      	subs	r5, r5, r1
 800aacc:	4629      	mov	r1, r5
 800aace:	4630      	mov	r0, r6
 800aad0:	f7ff ffa6 	bl	800aa20 <sbrk_aligned>
 800aad4:	3001      	adds	r0, #1
 800aad6:	d03a      	beq.n	800ab4e <_malloc_r+0xea>
 800aad8:	6823      	ldr	r3, [r4, #0]
 800aada:	442b      	add	r3, r5
 800aadc:	6023      	str	r3, [r4, #0]
 800aade:	f8d8 3000 	ldr.w	r3, [r8]
 800aae2:	685a      	ldr	r2, [r3, #4]
 800aae4:	bb62      	cbnz	r2, 800ab40 <_malloc_r+0xdc>
 800aae6:	f8c8 7000 	str.w	r7, [r8]
 800aaea:	e00f      	b.n	800ab0c <_malloc_r+0xa8>
 800aaec:	6822      	ldr	r2, [r4, #0]
 800aaee:	1b52      	subs	r2, r2, r5
 800aaf0:	d420      	bmi.n	800ab34 <_malloc_r+0xd0>
 800aaf2:	2a0b      	cmp	r2, #11
 800aaf4:	d917      	bls.n	800ab26 <_malloc_r+0xc2>
 800aaf6:	1961      	adds	r1, r4, r5
 800aaf8:	42a3      	cmp	r3, r4
 800aafa:	6025      	str	r5, [r4, #0]
 800aafc:	bf18      	it	ne
 800aafe:	6059      	strne	r1, [r3, #4]
 800ab00:	6863      	ldr	r3, [r4, #4]
 800ab02:	bf08      	it	eq
 800ab04:	f8c8 1000 	streq.w	r1, [r8]
 800ab08:	5162      	str	r2, [r4, r5]
 800ab0a:	604b      	str	r3, [r1, #4]
 800ab0c:	4630      	mov	r0, r6
 800ab0e:	f000 f82f 	bl	800ab70 <__malloc_unlock>
 800ab12:	f104 000b 	add.w	r0, r4, #11
 800ab16:	1d23      	adds	r3, r4, #4
 800ab18:	f020 0007 	bic.w	r0, r0, #7
 800ab1c:	1ac2      	subs	r2, r0, r3
 800ab1e:	bf1c      	itt	ne
 800ab20:	1a1b      	subne	r3, r3, r0
 800ab22:	50a3      	strne	r3, [r4, r2]
 800ab24:	e7af      	b.n	800aa86 <_malloc_r+0x22>
 800ab26:	6862      	ldr	r2, [r4, #4]
 800ab28:	42a3      	cmp	r3, r4
 800ab2a:	bf0c      	ite	eq
 800ab2c:	f8c8 2000 	streq.w	r2, [r8]
 800ab30:	605a      	strne	r2, [r3, #4]
 800ab32:	e7eb      	b.n	800ab0c <_malloc_r+0xa8>
 800ab34:	4623      	mov	r3, r4
 800ab36:	6864      	ldr	r4, [r4, #4]
 800ab38:	e7ae      	b.n	800aa98 <_malloc_r+0x34>
 800ab3a:	463c      	mov	r4, r7
 800ab3c:	687f      	ldr	r7, [r7, #4]
 800ab3e:	e7b6      	b.n	800aaae <_malloc_r+0x4a>
 800ab40:	461a      	mov	r2, r3
 800ab42:	685b      	ldr	r3, [r3, #4]
 800ab44:	42a3      	cmp	r3, r4
 800ab46:	d1fb      	bne.n	800ab40 <_malloc_r+0xdc>
 800ab48:	2300      	movs	r3, #0
 800ab4a:	6053      	str	r3, [r2, #4]
 800ab4c:	e7de      	b.n	800ab0c <_malloc_r+0xa8>
 800ab4e:	230c      	movs	r3, #12
 800ab50:	6033      	str	r3, [r6, #0]
 800ab52:	4630      	mov	r0, r6
 800ab54:	f000 f80c 	bl	800ab70 <__malloc_unlock>
 800ab58:	e794      	b.n	800aa84 <_malloc_r+0x20>
 800ab5a:	6005      	str	r5, [r0, #0]
 800ab5c:	e7d6      	b.n	800ab0c <_malloc_r+0xa8>
 800ab5e:	bf00      	nop
 800ab60:	20000bf0 	.word	0x20000bf0

0800ab64 <__malloc_lock>:
 800ab64:	4801      	ldr	r0, [pc, #4]	@ (800ab6c <__malloc_lock+0x8>)
 800ab66:	f000 b84b 	b.w	800ac00 <__retarget_lock_acquire_recursive>
 800ab6a:	bf00      	nop
 800ab6c:	20000d30 	.word	0x20000d30

0800ab70 <__malloc_unlock>:
 800ab70:	4801      	ldr	r0, [pc, #4]	@ (800ab78 <__malloc_unlock+0x8>)
 800ab72:	f000 b846 	b.w	800ac02 <__retarget_lock_release_recursive>
 800ab76:	bf00      	nop
 800ab78:	20000d30 	.word	0x20000d30

0800ab7c <memset>:
 800ab7c:	4402      	add	r2, r0
 800ab7e:	4603      	mov	r3, r0
 800ab80:	4293      	cmp	r3, r2
 800ab82:	d100      	bne.n	800ab86 <memset+0xa>
 800ab84:	4770      	bx	lr
 800ab86:	f803 1b01 	strb.w	r1, [r3], #1
 800ab8a:	e7f9      	b.n	800ab80 <memset+0x4>

0800ab8c <_sbrk_r>:
 800ab8c:	b538      	push	{r3, r4, r5, lr}
 800ab8e:	4d06      	ldr	r5, [pc, #24]	@ (800aba8 <_sbrk_r+0x1c>)
 800ab90:	2300      	movs	r3, #0
 800ab92:	4604      	mov	r4, r0
 800ab94:	4608      	mov	r0, r1
 800ab96:	602b      	str	r3, [r5, #0]
 800ab98:	f7f6 ff96 	bl	8001ac8 <_sbrk>
 800ab9c:	1c43      	adds	r3, r0, #1
 800ab9e:	d102      	bne.n	800aba6 <_sbrk_r+0x1a>
 800aba0:	682b      	ldr	r3, [r5, #0]
 800aba2:	b103      	cbz	r3, 800aba6 <_sbrk_r+0x1a>
 800aba4:	6023      	str	r3, [r4, #0]
 800aba6:	bd38      	pop	{r3, r4, r5, pc}
 800aba8:	20000d2c 	.word	0x20000d2c

0800abac <__errno>:
 800abac:	4b01      	ldr	r3, [pc, #4]	@ (800abb4 <__errno+0x8>)
 800abae:	6818      	ldr	r0, [r3, #0]
 800abb0:	4770      	bx	lr
 800abb2:	bf00      	nop
 800abb4:	2000002c 	.word	0x2000002c

0800abb8 <__libc_init_array>:
 800abb8:	b570      	push	{r4, r5, r6, lr}
 800abba:	4d0d      	ldr	r5, [pc, #52]	@ (800abf0 <__libc_init_array+0x38>)
 800abbc:	4c0d      	ldr	r4, [pc, #52]	@ (800abf4 <__libc_init_array+0x3c>)
 800abbe:	1b64      	subs	r4, r4, r5
 800abc0:	10a4      	asrs	r4, r4, #2
 800abc2:	2600      	movs	r6, #0
 800abc4:	42a6      	cmp	r6, r4
 800abc6:	d109      	bne.n	800abdc <__libc_init_array+0x24>
 800abc8:	4d0b      	ldr	r5, [pc, #44]	@ (800abf8 <__libc_init_array+0x40>)
 800abca:	4c0c      	ldr	r4, [pc, #48]	@ (800abfc <__libc_init_array+0x44>)
 800abcc:	f001 f888 	bl	800bce0 <_init>
 800abd0:	1b64      	subs	r4, r4, r5
 800abd2:	10a4      	asrs	r4, r4, #2
 800abd4:	2600      	movs	r6, #0
 800abd6:	42a6      	cmp	r6, r4
 800abd8:	d105      	bne.n	800abe6 <__libc_init_array+0x2e>
 800abda:	bd70      	pop	{r4, r5, r6, pc}
 800abdc:	f855 3b04 	ldr.w	r3, [r5], #4
 800abe0:	4798      	blx	r3
 800abe2:	3601      	adds	r6, #1
 800abe4:	e7ee      	b.n	800abc4 <__libc_init_array+0xc>
 800abe6:	f855 3b04 	ldr.w	r3, [r5], #4
 800abea:	4798      	blx	r3
 800abec:	3601      	adds	r6, #1
 800abee:	e7f2      	b.n	800abd6 <__libc_init_array+0x1e>
 800abf0:	0800bf00 	.word	0x0800bf00
 800abf4:	0800bf00 	.word	0x0800bf00
 800abf8:	0800bf00 	.word	0x0800bf00
 800abfc:	0800bf04 	.word	0x0800bf04

0800ac00 <__retarget_lock_acquire_recursive>:
 800ac00:	4770      	bx	lr

0800ac02 <__retarget_lock_release_recursive>:
 800ac02:	4770      	bx	lr

0800ac04 <_free_r>:
 800ac04:	b538      	push	{r3, r4, r5, lr}
 800ac06:	4605      	mov	r5, r0
 800ac08:	2900      	cmp	r1, #0
 800ac0a:	d041      	beq.n	800ac90 <_free_r+0x8c>
 800ac0c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ac10:	1f0c      	subs	r4, r1, #4
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	bfb8      	it	lt
 800ac16:	18e4      	addlt	r4, r4, r3
 800ac18:	f7ff ffa4 	bl	800ab64 <__malloc_lock>
 800ac1c:	4a1d      	ldr	r2, [pc, #116]	@ (800ac94 <_free_r+0x90>)
 800ac1e:	6813      	ldr	r3, [r2, #0]
 800ac20:	b933      	cbnz	r3, 800ac30 <_free_r+0x2c>
 800ac22:	6063      	str	r3, [r4, #4]
 800ac24:	6014      	str	r4, [r2, #0]
 800ac26:	4628      	mov	r0, r5
 800ac28:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ac2c:	f7ff bfa0 	b.w	800ab70 <__malloc_unlock>
 800ac30:	42a3      	cmp	r3, r4
 800ac32:	d908      	bls.n	800ac46 <_free_r+0x42>
 800ac34:	6820      	ldr	r0, [r4, #0]
 800ac36:	1821      	adds	r1, r4, r0
 800ac38:	428b      	cmp	r3, r1
 800ac3a:	bf01      	itttt	eq
 800ac3c:	6819      	ldreq	r1, [r3, #0]
 800ac3e:	685b      	ldreq	r3, [r3, #4]
 800ac40:	1809      	addeq	r1, r1, r0
 800ac42:	6021      	streq	r1, [r4, #0]
 800ac44:	e7ed      	b.n	800ac22 <_free_r+0x1e>
 800ac46:	461a      	mov	r2, r3
 800ac48:	685b      	ldr	r3, [r3, #4]
 800ac4a:	b10b      	cbz	r3, 800ac50 <_free_r+0x4c>
 800ac4c:	42a3      	cmp	r3, r4
 800ac4e:	d9fa      	bls.n	800ac46 <_free_r+0x42>
 800ac50:	6811      	ldr	r1, [r2, #0]
 800ac52:	1850      	adds	r0, r2, r1
 800ac54:	42a0      	cmp	r0, r4
 800ac56:	d10b      	bne.n	800ac70 <_free_r+0x6c>
 800ac58:	6820      	ldr	r0, [r4, #0]
 800ac5a:	4401      	add	r1, r0
 800ac5c:	1850      	adds	r0, r2, r1
 800ac5e:	4283      	cmp	r3, r0
 800ac60:	6011      	str	r1, [r2, #0]
 800ac62:	d1e0      	bne.n	800ac26 <_free_r+0x22>
 800ac64:	6818      	ldr	r0, [r3, #0]
 800ac66:	685b      	ldr	r3, [r3, #4]
 800ac68:	6053      	str	r3, [r2, #4]
 800ac6a:	4408      	add	r0, r1
 800ac6c:	6010      	str	r0, [r2, #0]
 800ac6e:	e7da      	b.n	800ac26 <_free_r+0x22>
 800ac70:	d902      	bls.n	800ac78 <_free_r+0x74>
 800ac72:	230c      	movs	r3, #12
 800ac74:	602b      	str	r3, [r5, #0]
 800ac76:	e7d6      	b.n	800ac26 <_free_r+0x22>
 800ac78:	6820      	ldr	r0, [r4, #0]
 800ac7a:	1821      	adds	r1, r4, r0
 800ac7c:	428b      	cmp	r3, r1
 800ac7e:	bf04      	itt	eq
 800ac80:	6819      	ldreq	r1, [r3, #0]
 800ac82:	685b      	ldreq	r3, [r3, #4]
 800ac84:	6063      	str	r3, [r4, #4]
 800ac86:	bf04      	itt	eq
 800ac88:	1809      	addeq	r1, r1, r0
 800ac8a:	6021      	streq	r1, [r4, #0]
 800ac8c:	6054      	str	r4, [r2, #4]
 800ac8e:	e7ca      	b.n	800ac26 <_free_r+0x22>
 800ac90:	bd38      	pop	{r3, r4, r5, pc}
 800ac92:	bf00      	nop
 800ac94:	20000bf0 	.word	0x20000bf0

0800ac98 <sin>:
 800ac98:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ac9a:	ec53 2b10 	vmov	r2, r3, d0
 800ac9e:	4826      	ldr	r0, [pc, #152]	@ (800ad38 <sin+0xa0>)
 800aca0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800aca4:	4281      	cmp	r1, r0
 800aca6:	d807      	bhi.n	800acb8 <sin+0x20>
 800aca8:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800ad30 <sin+0x98>
 800acac:	2000      	movs	r0, #0
 800acae:	b005      	add	sp, #20
 800acb0:	f85d eb04 	ldr.w	lr, [sp], #4
 800acb4:	f000 b90c 	b.w	800aed0 <__kernel_sin>
 800acb8:	4820      	ldr	r0, [pc, #128]	@ (800ad3c <sin+0xa4>)
 800acba:	4281      	cmp	r1, r0
 800acbc:	d908      	bls.n	800acd0 <sin+0x38>
 800acbe:	4610      	mov	r0, r2
 800acc0:	4619      	mov	r1, r3
 800acc2:	f7f5 fa85 	bl	80001d0 <__aeabi_dsub>
 800acc6:	ec41 0b10 	vmov	d0, r0, r1
 800acca:	b005      	add	sp, #20
 800accc:	f85d fb04 	ldr.w	pc, [sp], #4
 800acd0:	4668      	mov	r0, sp
 800acd2:	f000 f9b9 	bl	800b048 <__ieee754_rem_pio2>
 800acd6:	f000 0003 	and.w	r0, r0, #3
 800acda:	2801      	cmp	r0, #1
 800acdc:	d00c      	beq.n	800acf8 <sin+0x60>
 800acde:	2802      	cmp	r0, #2
 800ace0:	d011      	beq.n	800ad06 <sin+0x6e>
 800ace2:	b9e8      	cbnz	r0, 800ad20 <sin+0x88>
 800ace4:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ace8:	ed9d 0b00 	vldr	d0, [sp]
 800acec:	2001      	movs	r0, #1
 800acee:	f000 f8ef 	bl	800aed0 <__kernel_sin>
 800acf2:	ec51 0b10 	vmov	r0, r1, d0
 800acf6:	e7e6      	b.n	800acc6 <sin+0x2e>
 800acf8:	ed9d 1b02 	vldr	d1, [sp, #8]
 800acfc:	ed9d 0b00 	vldr	d0, [sp]
 800ad00:	f000 f81e 	bl	800ad40 <__kernel_cos>
 800ad04:	e7f5      	b.n	800acf2 <sin+0x5a>
 800ad06:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ad0a:	ed9d 0b00 	vldr	d0, [sp]
 800ad0e:	2001      	movs	r0, #1
 800ad10:	f000 f8de 	bl	800aed0 <__kernel_sin>
 800ad14:	ec53 2b10 	vmov	r2, r3, d0
 800ad18:	4610      	mov	r0, r2
 800ad1a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800ad1e:	e7d2      	b.n	800acc6 <sin+0x2e>
 800ad20:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ad24:	ed9d 0b00 	vldr	d0, [sp]
 800ad28:	f000 f80a 	bl	800ad40 <__kernel_cos>
 800ad2c:	e7f2      	b.n	800ad14 <sin+0x7c>
 800ad2e:	bf00      	nop
	...
 800ad38:	3fe921fb 	.word	0x3fe921fb
 800ad3c:	7fefffff 	.word	0x7fefffff

0800ad40 <__kernel_cos>:
 800ad40:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad44:	ec57 6b10 	vmov	r6, r7, d0
 800ad48:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800ad4c:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 800ad50:	ed8d 1b00 	vstr	d1, [sp]
 800ad54:	d206      	bcs.n	800ad64 <__kernel_cos+0x24>
 800ad56:	4630      	mov	r0, r6
 800ad58:	4639      	mov	r1, r7
 800ad5a:	f7f5 fe8b 	bl	8000a74 <__aeabi_d2iz>
 800ad5e:	2800      	cmp	r0, #0
 800ad60:	f000 8088 	beq.w	800ae74 <__kernel_cos+0x134>
 800ad64:	4632      	mov	r2, r6
 800ad66:	463b      	mov	r3, r7
 800ad68:	4630      	mov	r0, r6
 800ad6a:	4639      	mov	r1, r7
 800ad6c:	f7f5 fbe8 	bl	8000540 <__aeabi_dmul>
 800ad70:	4b51      	ldr	r3, [pc, #324]	@ (800aeb8 <__kernel_cos+0x178>)
 800ad72:	2200      	movs	r2, #0
 800ad74:	4604      	mov	r4, r0
 800ad76:	460d      	mov	r5, r1
 800ad78:	f7f5 fbe2 	bl	8000540 <__aeabi_dmul>
 800ad7c:	a340      	add	r3, pc, #256	@ (adr r3, 800ae80 <__kernel_cos+0x140>)
 800ad7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad82:	4682      	mov	sl, r0
 800ad84:	468b      	mov	fp, r1
 800ad86:	4620      	mov	r0, r4
 800ad88:	4629      	mov	r1, r5
 800ad8a:	f7f5 fbd9 	bl	8000540 <__aeabi_dmul>
 800ad8e:	a33e      	add	r3, pc, #248	@ (adr r3, 800ae88 <__kernel_cos+0x148>)
 800ad90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad94:	f7f5 fa1e 	bl	80001d4 <__adddf3>
 800ad98:	4622      	mov	r2, r4
 800ad9a:	462b      	mov	r3, r5
 800ad9c:	f7f5 fbd0 	bl	8000540 <__aeabi_dmul>
 800ada0:	a33b      	add	r3, pc, #236	@ (adr r3, 800ae90 <__kernel_cos+0x150>)
 800ada2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ada6:	f7f5 fa13 	bl	80001d0 <__aeabi_dsub>
 800adaa:	4622      	mov	r2, r4
 800adac:	462b      	mov	r3, r5
 800adae:	f7f5 fbc7 	bl	8000540 <__aeabi_dmul>
 800adb2:	a339      	add	r3, pc, #228	@ (adr r3, 800ae98 <__kernel_cos+0x158>)
 800adb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adb8:	f7f5 fa0c 	bl	80001d4 <__adddf3>
 800adbc:	4622      	mov	r2, r4
 800adbe:	462b      	mov	r3, r5
 800adc0:	f7f5 fbbe 	bl	8000540 <__aeabi_dmul>
 800adc4:	a336      	add	r3, pc, #216	@ (adr r3, 800aea0 <__kernel_cos+0x160>)
 800adc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adca:	f7f5 fa01 	bl	80001d0 <__aeabi_dsub>
 800adce:	4622      	mov	r2, r4
 800add0:	462b      	mov	r3, r5
 800add2:	f7f5 fbb5 	bl	8000540 <__aeabi_dmul>
 800add6:	a334      	add	r3, pc, #208	@ (adr r3, 800aea8 <__kernel_cos+0x168>)
 800add8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800addc:	f7f5 f9fa 	bl	80001d4 <__adddf3>
 800ade0:	4622      	mov	r2, r4
 800ade2:	462b      	mov	r3, r5
 800ade4:	f7f5 fbac 	bl	8000540 <__aeabi_dmul>
 800ade8:	4622      	mov	r2, r4
 800adea:	462b      	mov	r3, r5
 800adec:	f7f5 fba8 	bl	8000540 <__aeabi_dmul>
 800adf0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800adf4:	4604      	mov	r4, r0
 800adf6:	460d      	mov	r5, r1
 800adf8:	4630      	mov	r0, r6
 800adfa:	4639      	mov	r1, r7
 800adfc:	f7f5 fba0 	bl	8000540 <__aeabi_dmul>
 800ae00:	460b      	mov	r3, r1
 800ae02:	4602      	mov	r2, r0
 800ae04:	4629      	mov	r1, r5
 800ae06:	4620      	mov	r0, r4
 800ae08:	f7f5 f9e2 	bl	80001d0 <__aeabi_dsub>
 800ae0c:	4b2b      	ldr	r3, [pc, #172]	@ (800aebc <__kernel_cos+0x17c>)
 800ae0e:	4598      	cmp	r8, r3
 800ae10:	4606      	mov	r6, r0
 800ae12:	460f      	mov	r7, r1
 800ae14:	d810      	bhi.n	800ae38 <__kernel_cos+0xf8>
 800ae16:	4602      	mov	r2, r0
 800ae18:	460b      	mov	r3, r1
 800ae1a:	4650      	mov	r0, sl
 800ae1c:	4659      	mov	r1, fp
 800ae1e:	f7f5 f9d7 	bl	80001d0 <__aeabi_dsub>
 800ae22:	460b      	mov	r3, r1
 800ae24:	4926      	ldr	r1, [pc, #152]	@ (800aec0 <__kernel_cos+0x180>)
 800ae26:	4602      	mov	r2, r0
 800ae28:	2000      	movs	r0, #0
 800ae2a:	f7f5 f9d1 	bl	80001d0 <__aeabi_dsub>
 800ae2e:	ec41 0b10 	vmov	d0, r0, r1
 800ae32:	b003      	add	sp, #12
 800ae34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae38:	4b22      	ldr	r3, [pc, #136]	@ (800aec4 <__kernel_cos+0x184>)
 800ae3a:	4921      	ldr	r1, [pc, #132]	@ (800aec0 <__kernel_cos+0x180>)
 800ae3c:	4598      	cmp	r8, r3
 800ae3e:	bf8c      	ite	hi
 800ae40:	4d21      	ldrhi	r5, [pc, #132]	@ (800aec8 <__kernel_cos+0x188>)
 800ae42:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800ae46:	2400      	movs	r4, #0
 800ae48:	4622      	mov	r2, r4
 800ae4a:	462b      	mov	r3, r5
 800ae4c:	2000      	movs	r0, #0
 800ae4e:	f7f5 f9bf 	bl	80001d0 <__aeabi_dsub>
 800ae52:	4622      	mov	r2, r4
 800ae54:	4680      	mov	r8, r0
 800ae56:	4689      	mov	r9, r1
 800ae58:	462b      	mov	r3, r5
 800ae5a:	4650      	mov	r0, sl
 800ae5c:	4659      	mov	r1, fp
 800ae5e:	f7f5 f9b7 	bl	80001d0 <__aeabi_dsub>
 800ae62:	4632      	mov	r2, r6
 800ae64:	463b      	mov	r3, r7
 800ae66:	f7f5 f9b3 	bl	80001d0 <__aeabi_dsub>
 800ae6a:	4602      	mov	r2, r0
 800ae6c:	460b      	mov	r3, r1
 800ae6e:	4640      	mov	r0, r8
 800ae70:	4649      	mov	r1, r9
 800ae72:	e7da      	b.n	800ae2a <__kernel_cos+0xea>
 800ae74:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 800aeb0 <__kernel_cos+0x170>
 800ae78:	e7db      	b.n	800ae32 <__kernel_cos+0xf2>
 800ae7a:	bf00      	nop
 800ae7c:	f3af 8000 	nop.w
 800ae80:	be8838d4 	.word	0xbe8838d4
 800ae84:	bda8fae9 	.word	0xbda8fae9
 800ae88:	bdb4b1c4 	.word	0xbdb4b1c4
 800ae8c:	3e21ee9e 	.word	0x3e21ee9e
 800ae90:	809c52ad 	.word	0x809c52ad
 800ae94:	3e927e4f 	.word	0x3e927e4f
 800ae98:	19cb1590 	.word	0x19cb1590
 800ae9c:	3efa01a0 	.word	0x3efa01a0
 800aea0:	16c15177 	.word	0x16c15177
 800aea4:	3f56c16c 	.word	0x3f56c16c
 800aea8:	5555554c 	.word	0x5555554c
 800aeac:	3fa55555 	.word	0x3fa55555
 800aeb0:	00000000 	.word	0x00000000
 800aeb4:	3ff00000 	.word	0x3ff00000
 800aeb8:	3fe00000 	.word	0x3fe00000
 800aebc:	3fd33332 	.word	0x3fd33332
 800aec0:	3ff00000 	.word	0x3ff00000
 800aec4:	3fe90000 	.word	0x3fe90000
 800aec8:	3fd20000 	.word	0x3fd20000
 800aecc:	00000000 	.word	0x00000000

0800aed0 <__kernel_sin>:
 800aed0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aed4:	ec55 4b10 	vmov	r4, r5, d0
 800aed8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800aedc:	b085      	sub	sp, #20
 800aede:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800aee2:	ed8d 1b02 	vstr	d1, [sp, #8]
 800aee6:	4680      	mov	r8, r0
 800aee8:	d205      	bcs.n	800aef6 <__kernel_sin+0x26>
 800aeea:	4620      	mov	r0, r4
 800aeec:	4629      	mov	r1, r5
 800aeee:	f7f5 fdc1 	bl	8000a74 <__aeabi_d2iz>
 800aef2:	2800      	cmp	r0, #0
 800aef4:	d052      	beq.n	800af9c <__kernel_sin+0xcc>
 800aef6:	4622      	mov	r2, r4
 800aef8:	462b      	mov	r3, r5
 800aefa:	4620      	mov	r0, r4
 800aefc:	4629      	mov	r1, r5
 800aefe:	f7f5 fb1f 	bl	8000540 <__aeabi_dmul>
 800af02:	4682      	mov	sl, r0
 800af04:	468b      	mov	fp, r1
 800af06:	4602      	mov	r2, r0
 800af08:	460b      	mov	r3, r1
 800af0a:	4620      	mov	r0, r4
 800af0c:	4629      	mov	r1, r5
 800af0e:	f7f5 fb17 	bl	8000540 <__aeabi_dmul>
 800af12:	a342      	add	r3, pc, #264	@ (adr r3, 800b01c <__kernel_sin+0x14c>)
 800af14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af18:	e9cd 0100 	strd	r0, r1, [sp]
 800af1c:	4650      	mov	r0, sl
 800af1e:	4659      	mov	r1, fp
 800af20:	f7f5 fb0e 	bl	8000540 <__aeabi_dmul>
 800af24:	a33f      	add	r3, pc, #252	@ (adr r3, 800b024 <__kernel_sin+0x154>)
 800af26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af2a:	f7f5 f951 	bl	80001d0 <__aeabi_dsub>
 800af2e:	4652      	mov	r2, sl
 800af30:	465b      	mov	r3, fp
 800af32:	f7f5 fb05 	bl	8000540 <__aeabi_dmul>
 800af36:	a33d      	add	r3, pc, #244	@ (adr r3, 800b02c <__kernel_sin+0x15c>)
 800af38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af3c:	f7f5 f94a 	bl	80001d4 <__adddf3>
 800af40:	4652      	mov	r2, sl
 800af42:	465b      	mov	r3, fp
 800af44:	f7f5 fafc 	bl	8000540 <__aeabi_dmul>
 800af48:	a33a      	add	r3, pc, #232	@ (adr r3, 800b034 <__kernel_sin+0x164>)
 800af4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af4e:	f7f5 f93f 	bl	80001d0 <__aeabi_dsub>
 800af52:	4652      	mov	r2, sl
 800af54:	465b      	mov	r3, fp
 800af56:	f7f5 faf3 	bl	8000540 <__aeabi_dmul>
 800af5a:	a338      	add	r3, pc, #224	@ (adr r3, 800b03c <__kernel_sin+0x16c>)
 800af5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af60:	f7f5 f938 	bl	80001d4 <__adddf3>
 800af64:	4606      	mov	r6, r0
 800af66:	460f      	mov	r7, r1
 800af68:	f1b8 0f00 	cmp.w	r8, #0
 800af6c:	d11b      	bne.n	800afa6 <__kernel_sin+0xd6>
 800af6e:	4602      	mov	r2, r0
 800af70:	460b      	mov	r3, r1
 800af72:	4650      	mov	r0, sl
 800af74:	4659      	mov	r1, fp
 800af76:	f7f5 fae3 	bl	8000540 <__aeabi_dmul>
 800af7a:	a325      	add	r3, pc, #148	@ (adr r3, 800b010 <__kernel_sin+0x140>)
 800af7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af80:	f7f5 f926 	bl	80001d0 <__aeabi_dsub>
 800af84:	e9dd 2300 	ldrd	r2, r3, [sp]
 800af88:	f7f5 fada 	bl	8000540 <__aeabi_dmul>
 800af8c:	4602      	mov	r2, r0
 800af8e:	460b      	mov	r3, r1
 800af90:	4620      	mov	r0, r4
 800af92:	4629      	mov	r1, r5
 800af94:	f7f5 f91e 	bl	80001d4 <__adddf3>
 800af98:	4604      	mov	r4, r0
 800af9a:	460d      	mov	r5, r1
 800af9c:	ec45 4b10 	vmov	d0, r4, r5
 800afa0:	b005      	add	sp, #20
 800afa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800afa6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800afaa:	4b1b      	ldr	r3, [pc, #108]	@ (800b018 <__kernel_sin+0x148>)
 800afac:	2200      	movs	r2, #0
 800afae:	f7f5 fac7 	bl	8000540 <__aeabi_dmul>
 800afb2:	4632      	mov	r2, r6
 800afb4:	4680      	mov	r8, r0
 800afb6:	4689      	mov	r9, r1
 800afb8:	463b      	mov	r3, r7
 800afba:	e9dd 0100 	ldrd	r0, r1, [sp]
 800afbe:	f7f5 fabf 	bl	8000540 <__aeabi_dmul>
 800afc2:	4602      	mov	r2, r0
 800afc4:	460b      	mov	r3, r1
 800afc6:	4640      	mov	r0, r8
 800afc8:	4649      	mov	r1, r9
 800afca:	f7f5 f901 	bl	80001d0 <__aeabi_dsub>
 800afce:	4652      	mov	r2, sl
 800afd0:	465b      	mov	r3, fp
 800afd2:	f7f5 fab5 	bl	8000540 <__aeabi_dmul>
 800afd6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800afda:	f7f5 f8f9 	bl	80001d0 <__aeabi_dsub>
 800afde:	a30c      	add	r3, pc, #48	@ (adr r3, 800b010 <__kernel_sin+0x140>)
 800afe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afe4:	4606      	mov	r6, r0
 800afe6:	460f      	mov	r7, r1
 800afe8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800afec:	f7f5 faa8 	bl	8000540 <__aeabi_dmul>
 800aff0:	4602      	mov	r2, r0
 800aff2:	460b      	mov	r3, r1
 800aff4:	4630      	mov	r0, r6
 800aff6:	4639      	mov	r1, r7
 800aff8:	f7f5 f8ec 	bl	80001d4 <__adddf3>
 800affc:	4602      	mov	r2, r0
 800affe:	460b      	mov	r3, r1
 800b000:	4620      	mov	r0, r4
 800b002:	4629      	mov	r1, r5
 800b004:	f7f5 f8e4 	bl	80001d0 <__aeabi_dsub>
 800b008:	e7c6      	b.n	800af98 <__kernel_sin+0xc8>
 800b00a:	bf00      	nop
 800b00c:	f3af 8000 	nop.w
 800b010:	55555549 	.word	0x55555549
 800b014:	3fc55555 	.word	0x3fc55555
 800b018:	3fe00000 	.word	0x3fe00000
 800b01c:	5acfd57c 	.word	0x5acfd57c
 800b020:	3de5d93a 	.word	0x3de5d93a
 800b024:	8a2b9ceb 	.word	0x8a2b9ceb
 800b028:	3e5ae5e6 	.word	0x3e5ae5e6
 800b02c:	57b1fe7d 	.word	0x57b1fe7d
 800b030:	3ec71de3 	.word	0x3ec71de3
 800b034:	19c161d5 	.word	0x19c161d5
 800b038:	3f2a01a0 	.word	0x3f2a01a0
 800b03c:	1110f8a6 	.word	0x1110f8a6
 800b040:	3f811111 	.word	0x3f811111
 800b044:	00000000 	.word	0x00000000

0800b048 <__ieee754_rem_pio2>:
 800b048:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b04c:	ec57 6b10 	vmov	r6, r7, d0
 800b050:	4bc5      	ldr	r3, [pc, #788]	@ (800b368 <__ieee754_rem_pio2+0x320>)
 800b052:	b08d      	sub	sp, #52	@ 0x34
 800b054:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800b058:	4598      	cmp	r8, r3
 800b05a:	4604      	mov	r4, r0
 800b05c:	9704      	str	r7, [sp, #16]
 800b05e:	d807      	bhi.n	800b070 <__ieee754_rem_pio2+0x28>
 800b060:	2200      	movs	r2, #0
 800b062:	2300      	movs	r3, #0
 800b064:	ed80 0b00 	vstr	d0, [r0]
 800b068:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800b06c:	2500      	movs	r5, #0
 800b06e:	e028      	b.n	800b0c2 <__ieee754_rem_pio2+0x7a>
 800b070:	4bbe      	ldr	r3, [pc, #760]	@ (800b36c <__ieee754_rem_pio2+0x324>)
 800b072:	4598      	cmp	r8, r3
 800b074:	d878      	bhi.n	800b168 <__ieee754_rem_pio2+0x120>
 800b076:	9b04      	ldr	r3, [sp, #16]
 800b078:	4dbd      	ldr	r5, [pc, #756]	@ (800b370 <__ieee754_rem_pio2+0x328>)
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	4630      	mov	r0, r6
 800b07e:	a3ac      	add	r3, pc, #688	@ (adr r3, 800b330 <__ieee754_rem_pio2+0x2e8>)
 800b080:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b084:	4639      	mov	r1, r7
 800b086:	dd38      	ble.n	800b0fa <__ieee754_rem_pio2+0xb2>
 800b088:	f7f5 f8a2 	bl	80001d0 <__aeabi_dsub>
 800b08c:	45a8      	cmp	r8, r5
 800b08e:	4606      	mov	r6, r0
 800b090:	460f      	mov	r7, r1
 800b092:	d01a      	beq.n	800b0ca <__ieee754_rem_pio2+0x82>
 800b094:	a3a8      	add	r3, pc, #672	@ (adr r3, 800b338 <__ieee754_rem_pio2+0x2f0>)
 800b096:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b09a:	f7f5 f899 	bl	80001d0 <__aeabi_dsub>
 800b09e:	4602      	mov	r2, r0
 800b0a0:	460b      	mov	r3, r1
 800b0a2:	4680      	mov	r8, r0
 800b0a4:	4689      	mov	r9, r1
 800b0a6:	4630      	mov	r0, r6
 800b0a8:	4639      	mov	r1, r7
 800b0aa:	f7f5 f891 	bl	80001d0 <__aeabi_dsub>
 800b0ae:	a3a2      	add	r3, pc, #648	@ (adr r3, 800b338 <__ieee754_rem_pio2+0x2f0>)
 800b0b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0b4:	f7f5 f88c 	bl	80001d0 <__aeabi_dsub>
 800b0b8:	e9c4 8900 	strd	r8, r9, [r4]
 800b0bc:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800b0c0:	2501      	movs	r5, #1
 800b0c2:	4628      	mov	r0, r5
 800b0c4:	b00d      	add	sp, #52	@ 0x34
 800b0c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0ca:	a39d      	add	r3, pc, #628	@ (adr r3, 800b340 <__ieee754_rem_pio2+0x2f8>)
 800b0cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0d0:	f7f5 f87e 	bl	80001d0 <__aeabi_dsub>
 800b0d4:	a39c      	add	r3, pc, #624	@ (adr r3, 800b348 <__ieee754_rem_pio2+0x300>)
 800b0d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0da:	4606      	mov	r6, r0
 800b0dc:	460f      	mov	r7, r1
 800b0de:	f7f5 f877 	bl	80001d0 <__aeabi_dsub>
 800b0e2:	4602      	mov	r2, r0
 800b0e4:	460b      	mov	r3, r1
 800b0e6:	4680      	mov	r8, r0
 800b0e8:	4689      	mov	r9, r1
 800b0ea:	4630      	mov	r0, r6
 800b0ec:	4639      	mov	r1, r7
 800b0ee:	f7f5 f86f 	bl	80001d0 <__aeabi_dsub>
 800b0f2:	a395      	add	r3, pc, #596	@ (adr r3, 800b348 <__ieee754_rem_pio2+0x300>)
 800b0f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0f8:	e7dc      	b.n	800b0b4 <__ieee754_rem_pio2+0x6c>
 800b0fa:	f7f5 f86b 	bl	80001d4 <__adddf3>
 800b0fe:	45a8      	cmp	r8, r5
 800b100:	4606      	mov	r6, r0
 800b102:	460f      	mov	r7, r1
 800b104:	d018      	beq.n	800b138 <__ieee754_rem_pio2+0xf0>
 800b106:	a38c      	add	r3, pc, #560	@ (adr r3, 800b338 <__ieee754_rem_pio2+0x2f0>)
 800b108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b10c:	f7f5 f862 	bl	80001d4 <__adddf3>
 800b110:	4602      	mov	r2, r0
 800b112:	460b      	mov	r3, r1
 800b114:	4680      	mov	r8, r0
 800b116:	4689      	mov	r9, r1
 800b118:	4630      	mov	r0, r6
 800b11a:	4639      	mov	r1, r7
 800b11c:	f7f5 f858 	bl	80001d0 <__aeabi_dsub>
 800b120:	a385      	add	r3, pc, #532	@ (adr r3, 800b338 <__ieee754_rem_pio2+0x2f0>)
 800b122:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b126:	f7f5 f855 	bl	80001d4 <__adddf3>
 800b12a:	f04f 35ff 	mov.w	r5, #4294967295
 800b12e:	e9c4 8900 	strd	r8, r9, [r4]
 800b132:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800b136:	e7c4      	b.n	800b0c2 <__ieee754_rem_pio2+0x7a>
 800b138:	a381      	add	r3, pc, #516	@ (adr r3, 800b340 <__ieee754_rem_pio2+0x2f8>)
 800b13a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b13e:	f7f5 f849 	bl	80001d4 <__adddf3>
 800b142:	a381      	add	r3, pc, #516	@ (adr r3, 800b348 <__ieee754_rem_pio2+0x300>)
 800b144:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b148:	4606      	mov	r6, r0
 800b14a:	460f      	mov	r7, r1
 800b14c:	f7f5 f842 	bl	80001d4 <__adddf3>
 800b150:	4602      	mov	r2, r0
 800b152:	460b      	mov	r3, r1
 800b154:	4680      	mov	r8, r0
 800b156:	4689      	mov	r9, r1
 800b158:	4630      	mov	r0, r6
 800b15a:	4639      	mov	r1, r7
 800b15c:	f7f5 f838 	bl	80001d0 <__aeabi_dsub>
 800b160:	a379      	add	r3, pc, #484	@ (adr r3, 800b348 <__ieee754_rem_pio2+0x300>)
 800b162:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b166:	e7de      	b.n	800b126 <__ieee754_rem_pio2+0xde>
 800b168:	4b82      	ldr	r3, [pc, #520]	@ (800b374 <__ieee754_rem_pio2+0x32c>)
 800b16a:	4598      	cmp	r8, r3
 800b16c:	f200 80d1 	bhi.w	800b312 <__ieee754_rem_pio2+0x2ca>
 800b170:	f000 f966 	bl	800b440 <fabs>
 800b174:	ec57 6b10 	vmov	r6, r7, d0
 800b178:	a375      	add	r3, pc, #468	@ (adr r3, 800b350 <__ieee754_rem_pio2+0x308>)
 800b17a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b17e:	4630      	mov	r0, r6
 800b180:	4639      	mov	r1, r7
 800b182:	f7f5 f9dd 	bl	8000540 <__aeabi_dmul>
 800b186:	4b7c      	ldr	r3, [pc, #496]	@ (800b378 <__ieee754_rem_pio2+0x330>)
 800b188:	2200      	movs	r2, #0
 800b18a:	f7f5 f823 	bl	80001d4 <__adddf3>
 800b18e:	f7f5 fc71 	bl	8000a74 <__aeabi_d2iz>
 800b192:	4605      	mov	r5, r0
 800b194:	f7f5 f96a 	bl	800046c <__aeabi_i2d>
 800b198:	4602      	mov	r2, r0
 800b19a:	460b      	mov	r3, r1
 800b19c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b1a0:	a363      	add	r3, pc, #396	@ (adr r3, 800b330 <__ieee754_rem_pio2+0x2e8>)
 800b1a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1a6:	f7f5 f9cb 	bl	8000540 <__aeabi_dmul>
 800b1aa:	4602      	mov	r2, r0
 800b1ac:	460b      	mov	r3, r1
 800b1ae:	4630      	mov	r0, r6
 800b1b0:	4639      	mov	r1, r7
 800b1b2:	f7f5 f80d 	bl	80001d0 <__aeabi_dsub>
 800b1b6:	a360      	add	r3, pc, #384	@ (adr r3, 800b338 <__ieee754_rem_pio2+0x2f0>)
 800b1b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1bc:	4682      	mov	sl, r0
 800b1be:	468b      	mov	fp, r1
 800b1c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b1c4:	f7f5 f9bc 	bl	8000540 <__aeabi_dmul>
 800b1c8:	2d1f      	cmp	r5, #31
 800b1ca:	4606      	mov	r6, r0
 800b1cc:	460f      	mov	r7, r1
 800b1ce:	dc0c      	bgt.n	800b1ea <__ieee754_rem_pio2+0x1a2>
 800b1d0:	4b6a      	ldr	r3, [pc, #424]	@ (800b37c <__ieee754_rem_pio2+0x334>)
 800b1d2:	1e6a      	subs	r2, r5, #1
 800b1d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b1d8:	4543      	cmp	r3, r8
 800b1da:	d006      	beq.n	800b1ea <__ieee754_rem_pio2+0x1a2>
 800b1dc:	4632      	mov	r2, r6
 800b1de:	463b      	mov	r3, r7
 800b1e0:	4650      	mov	r0, sl
 800b1e2:	4659      	mov	r1, fp
 800b1e4:	f7f4 fff4 	bl	80001d0 <__aeabi_dsub>
 800b1e8:	e00e      	b.n	800b208 <__ieee754_rem_pio2+0x1c0>
 800b1ea:	463b      	mov	r3, r7
 800b1ec:	4632      	mov	r2, r6
 800b1ee:	4650      	mov	r0, sl
 800b1f0:	4659      	mov	r1, fp
 800b1f2:	f7f4 ffed 	bl	80001d0 <__aeabi_dsub>
 800b1f6:	ea4f 5328 	mov.w	r3, r8, asr #20
 800b1fa:	9305      	str	r3, [sp, #20]
 800b1fc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800b200:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800b204:	2b10      	cmp	r3, #16
 800b206:	dc02      	bgt.n	800b20e <__ieee754_rem_pio2+0x1c6>
 800b208:	e9c4 0100 	strd	r0, r1, [r4]
 800b20c:	e039      	b.n	800b282 <__ieee754_rem_pio2+0x23a>
 800b20e:	a34c      	add	r3, pc, #304	@ (adr r3, 800b340 <__ieee754_rem_pio2+0x2f8>)
 800b210:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b214:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b218:	f7f5 f992 	bl	8000540 <__aeabi_dmul>
 800b21c:	4606      	mov	r6, r0
 800b21e:	460f      	mov	r7, r1
 800b220:	4602      	mov	r2, r0
 800b222:	460b      	mov	r3, r1
 800b224:	4650      	mov	r0, sl
 800b226:	4659      	mov	r1, fp
 800b228:	f7f4 ffd2 	bl	80001d0 <__aeabi_dsub>
 800b22c:	4602      	mov	r2, r0
 800b22e:	460b      	mov	r3, r1
 800b230:	4680      	mov	r8, r0
 800b232:	4689      	mov	r9, r1
 800b234:	4650      	mov	r0, sl
 800b236:	4659      	mov	r1, fp
 800b238:	f7f4 ffca 	bl	80001d0 <__aeabi_dsub>
 800b23c:	4632      	mov	r2, r6
 800b23e:	463b      	mov	r3, r7
 800b240:	f7f4 ffc6 	bl	80001d0 <__aeabi_dsub>
 800b244:	a340      	add	r3, pc, #256	@ (adr r3, 800b348 <__ieee754_rem_pio2+0x300>)
 800b246:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b24a:	4606      	mov	r6, r0
 800b24c:	460f      	mov	r7, r1
 800b24e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b252:	f7f5 f975 	bl	8000540 <__aeabi_dmul>
 800b256:	4632      	mov	r2, r6
 800b258:	463b      	mov	r3, r7
 800b25a:	f7f4 ffb9 	bl	80001d0 <__aeabi_dsub>
 800b25e:	4602      	mov	r2, r0
 800b260:	460b      	mov	r3, r1
 800b262:	4606      	mov	r6, r0
 800b264:	460f      	mov	r7, r1
 800b266:	4640      	mov	r0, r8
 800b268:	4649      	mov	r1, r9
 800b26a:	f7f4 ffb1 	bl	80001d0 <__aeabi_dsub>
 800b26e:	9a05      	ldr	r2, [sp, #20]
 800b270:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800b274:	1ad3      	subs	r3, r2, r3
 800b276:	2b31      	cmp	r3, #49	@ 0x31
 800b278:	dc20      	bgt.n	800b2bc <__ieee754_rem_pio2+0x274>
 800b27a:	e9c4 0100 	strd	r0, r1, [r4]
 800b27e:	46c2      	mov	sl, r8
 800b280:	46cb      	mov	fp, r9
 800b282:	e9d4 8900 	ldrd	r8, r9, [r4]
 800b286:	4650      	mov	r0, sl
 800b288:	4642      	mov	r2, r8
 800b28a:	464b      	mov	r3, r9
 800b28c:	4659      	mov	r1, fp
 800b28e:	f7f4 ff9f 	bl	80001d0 <__aeabi_dsub>
 800b292:	463b      	mov	r3, r7
 800b294:	4632      	mov	r2, r6
 800b296:	f7f4 ff9b 	bl	80001d0 <__aeabi_dsub>
 800b29a:	9b04      	ldr	r3, [sp, #16]
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800b2a2:	f6bf af0e 	bge.w	800b0c2 <__ieee754_rem_pio2+0x7a>
 800b2a6:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800b2aa:	6063      	str	r3, [r4, #4]
 800b2ac:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b2b0:	f8c4 8000 	str.w	r8, [r4]
 800b2b4:	60a0      	str	r0, [r4, #8]
 800b2b6:	60e3      	str	r3, [r4, #12]
 800b2b8:	426d      	negs	r5, r5
 800b2ba:	e702      	b.n	800b0c2 <__ieee754_rem_pio2+0x7a>
 800b2bc:	a326      	add	r3, pc, #152	@ (adr r3, 800b358 <__ieee754_rem_pio2+0x310>)
 800b2be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b2c6:	f7f5 f93b 	bl	8000540 <__aeabi_dmul>
 800b2ca:	4606      	mov	r6, r0
 800b2cc:	460f      	mov	r7, r1
 800b2ce:	4602      	mov	r2, r0
 800b2d0:	460b      	mov	r3, r1
 800b2d2:	4640      	mov	r0, r8
 800b2d4:	4649      	mov	r1, r9
 800b2d6:	f7f4 ff7b 	bl	80001d0 <__aeabi_dsub>
 800b2da:	4602      	mov	r2, r0
 800b2dc:	460b      	mov	r3, r1
 800b2de:	4682      	mov	sl, r0
 800b2e0:	468b      	mov	fp, r1
 800b2e2:	4640      	mov	r0, r8
 800b2e4:	4649      	mov	r1, r9
 800b2e6:	f7f4 ff73 	bl	80001d0 <__aeabi_dsub>
 800b2ea:	4632      	mov	r2, r6
 800b2ec:	463b      	mov	r3, r7
 800b2ee:	f7f4 ff6f 	bl	80001d0 <__aeabi_dsub>
 800b2f2:	a31b      	add	r3, pc, #108	@ (adr r3, 800b360 <__ieee754_rem_pio2+0x318>)
 800b2f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2f8:	4606      	mov	r6, r0
 800b2fa:	460f      	mov	r7, r1
 800b2fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b300:	f7f5 f91e 	bl	8000540 <__aeabi_dmul>
 800b304:	4632      	mov	r2, r6
 800b306:	463b      	mov	r3, r7
 800b308:	f7f4 ff62 	bl	80001d0 <__aeabi_dsub>
 800b30c:	4606      	mov	r6, r0
 800b30e:	460f      	mov	r7, r1
 800b310:	e764      	b.n	800b1dc <__ieee754_rem_pio2+0x194>
 800b312:	4b1b      	ldr	r3, [pc, #108]	@ (800b380 <__ieee754_rem_pio2+0x338>)
 800b314:	4598      	cmp	r8, r3
 800b316:	d935      	bls.n	800b384 <__ieee754_rem_pio2+0x33c>
 800b318:	4632      	mov	r2, r6
 800b31a:	463b      	mov	r3, r7
 800b31c:	4630      	mov	r0, r6
 800b31e:	4639      	mov	r1, r7
 800b320:	f7f4 ff56 	bl	80001d0 <__aeabi_dsub>
 800b324:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800b328:	e9c4 0100 	strd	r0, r1, [r4]
 800b32c:	e69e      	b.n	800b06c <__ieee754_rem_pio2+0x24>
 800b32e:	bf00      	nop
 800b330:	54400000 	.word	0x54400000
 800b334:	3ff921fb 	.word	0x3ff921fb
 800b338:	1a626331 	.word	0x1a626331
 800b33c:	3dd0b461 	.word	0x3dd0b461
 800b340:	1a600000 	.word	0x1a600000
 800b344:	3dd0b461 	.word	0x3dd0b461
 800b348:	2e037073 	.word	0x2e037073
 800b34c:	3ba3198a 	.word	0x3ba3198a
 800b350:	6dc9c883 	.word	0x6dc9c883
 800b354:	3fe45f30 	.word	0x3fe45f30
 800b358:	2e000000 	.word	0x2e000000
 800b35c:	3ba3198a 	.word	0x3ba3198a
 800b360:	252049c1 	.word	0x252049c1
 800b364:	397b839a 	.word	0x397b839a
 800b368:	3fe921fb 	.word	0x3fe921fb
 800b36c:	4002d97b 	.word	0x4002d97b
 800b370:	3ff921fb 	.word	0x3ff921fb
 800b374:	413921fb 	.word	0x413921fb
 800b378:	3fe00000 	.word	0x3fe00000
 800b37c:	0800bd1c 	.word	0x0800bd1c
 800b380:	7fefffff 	.word	0x7fefffff
 800b384:	ea4f 5528 	mov.w	r5, r8, asr #20
 800b388:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800b38c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800b390:	4630      	mov	r0, r6
 800b392:	460f      	mov	r7, r1
 800b394:	f7f5 fb6e 	bl	8000a74 <__aeabi_d2iz>
 800b398:	f7f5 f868 	bl	800046c <__aeabi_i2d>
 800b39c:	4602      	mov	r2, r0
 800b39e:	460b      	mov	r3, r1
 800b3a0:	4630      	mov	r0, r6
 800b3a2:	4639      	mov	r1, r7
 800b3a4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b3a8:	f7f4 ff12 	bl	80001d0 <__aeabi_dsub>
 800b3ac:	4b22      	ldr	r3, [pc, #136]	@ (800b438 <__ieee754_rem_pio2+0x3f0>)
 800b3ae:	2200      	movs	r2, #0
 800b3b0:	f7f5 f8c6 	bl	8000540 <__aeabi_dmul>
 800b3b4:	460f      	mov	r7, r1
 800b3b6:	4606      	mov	r6, r0
 800b3b8:	f7f5 fb5c 	bl	8000a74 <__aeabi_d2iz>
 800b3bc:	f7f5 f856 	bl	800046c <__aeabi_i2d>
 800b3c0:	4602      	mov	r2, r0
 800b3c2:	460b      	mov	r3, r1
 800b3c4:	4630      	mov	r0, r6
 800b3c6:	4639      	mov	r1, r7
 800b3c8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800b3cc:	f7f4 ff00 	bl	80001d0 <__aeabi_dsub>
 800b3d0:	4b19      	ldr	r3, [pc, #100]	@ (800b438 <__ieee754_rem_pio2+0x3f0>)
 800b3d2:	2200      	movs	r2, #0
 800b3d4:	f7f5 f8b4 	bl	8000540 <__aeabi_dmul>
 800b3d8:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800b3dc:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 800b3e0:	f04f 0803 	mov.w	r8, #3
 800b3e4:	2600      	movs	r6, #0
 800b3e6:	2700      	movs	r7, #0
 800b3e8:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800b3ec:	4632      	mov	r2, r6
 800b3ee:	463b      	mov	r3, r7
 800b3f0:	46c2      	mov	sl, r8
 800b3f2:	f108 38ff 	add.w	r8, r8, #4294967295
 800b3f6:	f7f5 fb0b 	bl	8000a10 <__aeabi_dcmpeq>
 800b3fa:	2800      	cmp	r0, #0
 800b3fc:	d1f4      	bne.n	800b3e8 <__ieee754_rem_pio2+0x3a0>
 800b3fe:	4b0f      	ldr	r3, [pc, #60]	@ (800b43c <__ieee754_rem_pio2+0x3f4>)
 800b400:	9301      	str	r3, [sp, #4]
 800b402:	2302      	movs	r3, #2
 800b404:	9300      	str	r3, [sp, #0]
 800b406:	462a      	mov	r2, r5
 800b408:	4653      	mov	r3, sl
 800b40a:	4621      	mov	r1, r4
 800b40c:	a806      	add	r0, sp, #24
 800b40e:	f000 f81f 	bl	800b450 <__kernel_rem_pio2>
 800b412:	9b04      	ldr	r3, [sp, #16]
 800b414:	2b00      	cmp	r3, #0
 800b416:	4605      	mov	r5, r0
 800b418:	f6bf ae53 	bge.w	800b0c2 <__ieee754_rem_pio2+0x7a>
 800b41c:	e9d4 2100 	ldrd	r2, r1, [r4]
 800b420:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b424:	e9c4 2300 	strd	r2, r3, [r4]
 800b428:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800b42c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b430:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800b434:	e740      	b.n	800b2b8 <__ieee754_rem_pio2+0x270>
 800b436:	bf00      	nop
 800b438:	41700000 	.word	0x41700000
 800b43c:	0800bd9c 	.word	0x0800bd9c

0800b440 <fabs>:
 800b440:	ec51 0b10 	vmov	r0, r1, d0
 800b444:	4602      	mov	r2, r0
 800b446:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800b44a:	ec43 2b10 	vmov	d0, r2, r3
 800b44e:	4770      	bx	lr

0800b450 <__kernel_rem_pio2>:
 800b450:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b454:	ed2d 8b02 	vpush	{d8}
 800b458:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800b45c:	f112 0f14 	cmn.w	r2, #20
 800b460:	9306      	str	r3, [sp, #24]
 800b462:	9104      	str	r1, [sp, #16]
 800b464:	4bc2      	ldr	r3, [pc, #776]	@ (800b770 <__kernel_rem_pio2+0x320>)
 800b466:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 800b468:	9008      	str	r0, [sp, #32]
 800b46a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b46e:	9300      	str	r3, [sp, #0]
 800b470:	9b06      	ldr	r3, [sp, #24]
 800b472:	f103 33ff 	add.w	r3, r3, #4294967295
 800b476:	bfa8      	it	ge
 800b478:	1ed4      	subge	r4, r2, #3
 800b47a:	9305      	str	r3, [sp, #20]
 800b47c:	bfb2      	itee	lt
 800b47e:	2400      	movlt	r4, #0
 800b480:	2318      	movge	r3, #24
 800b482:	fb94 f4f3 	sdivge	r4, r4, r3
 800b486:	f06f 0317 	mvn.w	r3, #23
 800b48a:	fb04 3303 	mla	r3, r4, r3, r3
 800b48e:	eb03 0b02 	add.w	fp, r3, r2
 800b492:	9b00      	ldr	r3, [sp, #0]
 800b494:	9a05      	ldr	r2, [sp, #20]
 800b496:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 800b760 <__kernel_rem_pio2+0x310>
 800b49a:	eb03 0802 	add.w	r8, r3, r2
 800b49e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800b4a0:	1aa7      	subs	r7, r4, r2
 800b4a2:	ae20      	add	r6, sp, #128	@ 0x80
 800b4a4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800b4a8:	2500      	movs	r5, #0
 800b4aa:	4545      	cmp	r5, r8
 800b4ac:	dd12      	ble.n	800b4d4 <__kernel_rem_pio2+0x84>
 800b4ae:	9b06      	ldr	r3, [sp, #24]
 800b4b0:	aa20      	add	r2, sp, #128	@ 0x80
 800b4b2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800b4b6:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 800b4ba:	2700      	movs	r7, #0
 800b4bc:	9b00      	ldr	r3, [sp, #0]
 800b4be:	429f      	cmp	r7, r3
 800b4c0:	dc2e      	bgt.n	800b520 <__kernel_rem_pio2+0xd0>
 800b4c2:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 800b760 <__kernel_rem_pio2+0x310>
 800b4c6:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b4ca:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b4ce:	46a8      	mov	r8, r5
 800b4d0:	2600      	movs	r6, #0
 800b4d2:	e01b      	b.n	800b50c <__kernel_rem_pio2+0xbc>
 800b4d4:	42ef      	cmn	r7, r5
 800b4d6:	d407      	bmi.n	800b4e8 <__kernel_rem_pio2+0x98>
 800b4d8:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800b4dc:	f7f4 ffc6 	bl	800046c <__aeabi_i2d>
 800b4e0:	e8e6 0102 	strd	r0, r1, [r6], #8
 800b4e4:	3501      	adds	r5, #1
 800b4e6:	e7e0      	b.n	800b4aa <__kernel_rem_pio2+0x5a>
 800b4e8:	ec51 0b18 	vmov	r0, r1, d8
 800b4ec:	e7f8      	b.n	800b4e0 <__kernel_rem_pio2+0x90>
 800b4ee:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 800b4f2:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800b4f6:	f7f5 f823 	bl	8000540 <__aeabi_dmul>
 800b4fa:	4602      	mov	r2, r0
 800b4fc:	460b      	mov	r3, r1
 800b4fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b502:	f7f4 fe67 	bl	80001d4 <__adddf3>
 800b506:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b50a:	3601      	adds	r6, #1
 800b50c:	9b05      	ldr	r3, [sp, #20]
 800b50e:	429e      	cmp	r6, r3
 800b510:	dded      	ble.n	800b4ee <__kernel_rem_pio2+0x9e>
 800b512:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b516:	3701      	adds	r7, #1
 800b518:	ecaa 7b02 	vstmia	sl!, {d7}
 800b51c:	3508      	adds	r5, #8
 800b51e:	e7cd      	b.n	800b4bc <__kernel_rem_pio2+0x6c>
 800b520:	9b00      	ldr	r3, [sp, #0]
 800b522:	f8dd 8000 	ldr.w	r8, [sp]
 800b526:	aa0c      	add	r2, sp, #48	@ 0x30
 800b528:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b52c:	930a      	str	r3, [sp, #40]	@ 0x28
 800b52e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800b530:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800b534:	9309      	str	r3, [sp, #36]	@ 0x24
 800b536:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800b53a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b53c:	ab98      	add	r3, sp, #608	@ 0x260
 800b53e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800b542:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800b546:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b54a:	ac0c      	add	r4, sp, #48	@ 0x30
 800b54c:	ab70      	add	r3, sp, #448	@ 0x1c0
 800b54e:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 800b552:	46a1      	mov	r9, r4
 800b554:	46c2      	mov	sl, r8
 800b556:	f1ba 0f00 	cmp.w	sl, #0
 800b55a:	dc77      	bgt.n	800b64c <__kernel_rem_pio2+0x1fc>
 800b55c:	4658      	mov	r0, fp
 800b55e:	ed9d 0b02 	vldr	d0, [sp, #8]
 800b562:	f000 fac5 	bl	800baf0 <scalbn>
 800b566:	ec57 6b10 	vmov	r6, r7, d0
 800b56a:	2200      	movs	r2, #0
 800b56c:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800b570:	4630      	mov	r0, r6
 800b572:	4639      	mov	r1, r7
 800b574:	f7f4 ffe4 	bl	8000540 <__aeabi_dmul>
 800b578:	ec41 0b10 	vmov	d0, r0, r1
 800b57c:	f000 fb34 	bl	800bbe8 <floor>
 800b580:	4b7c      	ldr	r3, [pc, #496]	@ (800b774 <__kernel_rem_pio2+0x324>)
 800b582:	ec51 0b10 	vmov	r0, r1, d0
 800b586:	2200      	movs	r2, #0
 800b588:	f7f4 ffda 	bl	8000540 <__aeabi_dmul>
 800b58c:	4602      	mov	r2, r0
 800b58e:	460b      	mov	r3, r1
 800b590:	4630      	mov	r0, r6
 800b592:	4639      	mov	r1, r7
 800b594:	f7f4 fe1c 	bl	80001d0 <__aeabi_dsub>
 800b598:	460f      	mov	r7, r1
 800b59a:	4606      	mov	r6, r0
 800b59c:	f7f5 fa6a 	bl	8000a74 <__aeabi_d2iz>
 800b5a0:	9002      	str	r0, [sp, #8]
 800b5a2:	f7f4 ff63 	bl	800046c <__aeabi_i2d>
 800b5a6:	4602      	mov	r2, r0
 800b5a8:	460b      	mov	r3, r1
 800b5aa:	4630      	mov	r0, r6
 800b5ac:	4639      	mov	r1, r7
 800b5ae:	f7f4 fe0f 	bl	80001d0 <__aeabi_dsub>
 800b5b2:	f1bb 0f00 	cmp.w	fp, #0
 800b5b6:	4606      	mov	r6, r0
 800b5b8:	460f      	mov	r7, r1
 800b5ba:	dd6c      	ble.n	800b696 <__kernel_rem_pio2+0x246>
 800b5bc:	f108 31ff 	add.w	r1, r8, #4294967295
 800b5c0:	ab0c      	add	r3, sp, #48	@ 0x30
 800b5c2:	9d02      	ldr	r5, [sp, #8]
 800b5c4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b5c8:	f1cb 0018 	rsb	r0, fp, #24
 800b5cc:	fa43 f200 	asr.w	r2, r3, r0
 800b5d0:	4415      	add	r5, r2
 800b5d2:	4082      	lsls	r2, r0
 800b5d4:	1a9b      	subs	r3, r3, r2
 800b5d6:	aa0c      	add	r2, sp, #48	@ 0x30
 800b5d8:	9502      	str	r5, [sp, #8]
 800b5da:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800b5de:	f1cb 0217 	rsb	r2, fp, #23
 800b5e2:	fa43 f902 	asr.w	r9, r3, r2
 800b5e6:	f1b9 0f00 	cmp.w	r9, #0
 800b5ea:	dd64      	ble.n	800b6b6 <__kernel_rem_pio2+0x266>
 800b5ec:	9b02      	ldr	r3, [sp, #8]
 800b5ee:	2200      	movs	r2, #0
 800b5f0:	3301      	adds	r3, #1
 800b5f2:	9302      	str	r3, [sp, #8]
 800b5f4:	4615      	mov	r5, r2
 800b5f6:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800b5fa:	4590      	cmp	r8, r2
 800b5fc:	f300 80a1 	bgt.w	800b742 <__kernel_rem_pio2+0x2f2>
 800b600:	f1bb 0f00 	cmp.w	fp, #0
 800b604:	dd07      	ble.n	800b616 <__kernel_rem_pio2+0x1c6>
 800b606:	f1bb 0f01 	cmp.w	fp, #1
 800b60a:	f000 80c1 	beq.w	800b790 <__kernel_rem_pio2+0x340>
 800b60e:	f1bb 0f02 	cmp.w	fp, #2
 800b612:	f000 80c8 	beq.w	800b7a6 <__kernel_rem_pio2+0x356>
 800b616:	f1b9 0f02 	cmp.w	r9, #2
 800b61a:	d14c      	bne.n	800b6b6 <__kernel_rem_pio2+0x266>
 800b61c:	4632      	mov	r2, r6
 800b61e:	463b      	mov	r3, r7
 800b620:	4955      	ldr	r1, [pc, #340]	@ (800b778 <__kernel_rem_pio2+0x328>)
 800b622:	2000      	movs	r0, #0
 800b624:	f7f4 fdd4 	bl	80001d0 <__aeabi_dsub>
 800b628:	4606      	mov	r6, r0
 800b62a:	460f      	mov	r7, r1
 800b62c:	2d00      	cmp	r5, #0
 800b62e:	d042      	beq.n	800b6b6 <__kernel_rem_pio2+0x266>
 800b630:	4658      	mov	r0, fp
 800b632:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 800b768 <__kernel_rem_pio2+0x318>
 800b636:	f000 fa5b 	bl	800baf0 <scalbn>
 800b63a:	4630      	mov	r0, r6
 800b63c:	4639      	mov	r1, r7
 800b63e:	ec53 2b10 	vmov	r2, r3, d0
 800b642:	f7f4 fdc5 	bl	80001d0 <__aeabi_dsub>
 800b646:	4606      	mov	r6, r0
 800b648:	460f      	mov	r7, r1
 800b64a:	e034      	b.n	800b6b6 <__kernel_rem_pio2+0x266>
 800b64c:	4b4b      	ldr	r3, [pc, #300]	@ (800b77c <__kernel_rem_pio2+0x32c>)
 800b64e:	2200      	movs	r2, #0
 800b650:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b654:	f7f4 ff74 	bl	8000540 <__aeabi_dmul>
 800b658:	f7f5 fa0c 	bl	8000a74 <__aeabi_d2iz>
 800b65c:	f7f4 ff06 	bl	800046c <__aeabi_i2d>
 800b660:	4b47      	ldr	r3, [pc, #284]	@ (800b780 <__kernel_rem_pio2+0x330>)
 800b662:	2200      	movs	r2, #0
 800b664:	4606      	mov	r6, r0
 800b666:	460f      	mov	r7, r1
 800b668:	f7f4 ff6a 	bl	8000540 <__aeabi_dmul>
 800b66c:	4602      	mov	r2, r0
 800b66e:	460b      	mov	r3, r1
 800b670:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b674:	f7f4 fdac 	bl	80001d0 <__aeabi_dsub>
 800b678:	f7f5 f9fc 	bl	8000a74 <__aeabi_d2iz>
 800b67c:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800b680:	f849 0b04 	str.w	r0, [r9], #4
 800b684:	4639      	mov	r1, r7
 800b686:	4630      	mov	r0, r6
 800b688:	f7f4 fda4 	bl	80001d4 <__adddf3>
 800b68c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b690:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b694:	e75f      	b.n	800b556 <__kernel_rem_pio2+0x106>
 800b696:	d107      	bne.n	800b6a8 <__kernel_rem_pio2+0x258>
 800b698:	f108 33ff 	add.w	r3, r8, #4294967295
 800b69c:	aa0c      	add	r2, sp, #48	@ 0x30
 800b69e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b6a2:	ea4f 59e3 	mov.w	r9, r3, asr #23
 800b6a6:	e79e      	b.n	800b5e6 <__kernel_rem_pio2+0x196>
 800b6a8:	4b36      	ldr	r3, [pc, #216]	@ (800b784 <__kernel_rem_pio2+0x334>)
 800b6aa:	2200      	movs	r2, #0
 800b6ac:	f7f5 f9ce 	bl	8000a4c <__aeabi_dcmpge>
 800b6b0:	2800      	cmp	r0, #0
 800b6b2:	d143      	bne.n	800b73c <__kernel_rem_pio2+0x2ec>
 800b6b4:	4681      	mov	r9, r0
 800b6b6:	2200      	movs	r2, #0
 800b6b8:	2300      	movs	r3, #0
 800b6ba:	4630      	mov	r0, r6
 800b6bc:	4639      	mov	r1, r7
 800b6be:	f7f5 f9a7 	bl	8000a10 <__aeabi_dcmpeq>
 800b6c2:	2800      	cmp	r0, #0
 800b6c4:	f000 80c1 	beq.w	800b84a <__kernel_rem_pio2+0x3fa>
 800b6c8:	f108 33ff 	add.w	r3, r8, #4294967295
 800b6cc:	2200      	movs	r2, #0
 800b6ce:	9900      	ldr	r1, [sp, #0]
 800b6d0:	428b      	cmp	r3, r1
 800b6d2:	da70      	bge.n	800b7b6 <__kernel_rem_pio2+0x366>
 800b6d4:	2a00      	cmp	r2, #0
 800b6d6:	f000 808b 	beq.w	800b7f0 <__kernel_rem_pio2+0x3a0>
 800b6da:	f108 38ff 	add.w	r8, r8, #4294967295
 800b6de:	ab0c      	add	r3, sp, #48	@ 0x30
 800b6e0:	f1ab 0b18 	sub.w	fp, fp, #24
 800b6e4:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	d0f6      	beq.n	800b6da <__kernel_rem_pio2+0x28a>
 800b6ec:	4658      	mov	r0, fp
 800b6ee:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 800b768 <__kernel_rem_pio2+0x318>
 800b6f2:	f000 f9fd 	bl	800baf0 <scalbn>
 800b6f6:	f108 0301 	add.w	r3, r8, #1
 800b6fa:	00da      	lsls	r2, r3, #3
 800b6fc:	9205      	str	r2, [sp, #20]
 800b6fe:	ec55 4b10 	vmov	r4, r5, d0
 800b702:	aa70      	add	r2, sp, #448	@ 0x1c0
 800b704:	f8df b074 	ldr.w	fp, [pc, #116]	@ 800b77c <__kernel_rem_pio2+0x32c>
 800b708:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800b70c:	4646      	mov	r6, r8
 800b70e:	f04f 0a00 	mov.w	sl, #0
 800b712:	2e00      	cmp	r6, #0
 800b714:	f280 80d1 	bge.w	800b8ba <__kernel_rem_pio2+0x46a>
 800b718:	4644      	mov	r4, r8
 800b71a:	2c00      	cmp	r4, #0
 800b71c:	f2c0 80ff 	blt.w	800b91e <__kernel_rem_pio2+0x4ce>
 800b720:	4b19      	ldr	r3, [pc, #100]	@ (800b788 <__kernel_rem_pio2+0x338>)
 800b722:	461f      	mov	r7, r3
 800b724:	ab70      	add	r3, sp, #448	@ 0x1c0
 800b726:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b72a:	9306      	str	r3, [sp, #24]
 800b72c:	f04f 0a00 	mov.w	sl, #0
 800b730:	f04f 0b00 	mov.w	fp, #0
 800b734:	2600      	movs	r6, #0
 800b736:	eba8 0504 	sub.w	r5, r8, r4
 800b73a:	e0e4      	b.n	800b906 <__kernel_rem_pio2+0x4b6>
 800b73c:	f04f 0902 	mov.w	r9, #2
 800b740:	e754      	b.n	800b5ec <__kernel_rem_pio2+0x19c>
 800b742:	f854 3b04 	ldr.w	r3, [r4], #4
 800b746:	bb0d      	cbnz	r5, 800b78c <__kernel_rem_pio2+0x33c>
 800b748:	b123      	cbz	r3, 800b754 <__kernel_rem_pio2+0x304>
 800b74a:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800b74e:	f844 3c04 	str.w	r3, [r4, #-4]
 800b752:	2301      	movs	r3, #1
 800b754:	3201      	adds	r2, #1
 800b756:	461d      	mov	r5, r3
 800b758:	e74f      	b.n	800b5fa <__kernel_rem_pio2+0x1aa>
 800b75a:	bf00      	nop
 800b75c:	f3af 8000 	nop.w
	...
 800b76c:	3ff00000 	.word	0x3ff00000
 800b770:	0800bee8 	.word	0x0800bee8
 800b774:	40200000 	.word	0x40200000
 800b778:	3ff00000 	.word	0x3ff00000
 800b77c:	3e700000 	.word	0x3e700000
 800b780:	41700000 	.word	0x41700000
 800b784:	3fe00000 	.word	0x3fe00000
 800b788:	0800bea8 	.word	0x0800bea8
 800b78c:	1acb      	subs	r3, r1, r3
 800b78e:	e7de      	b.n	800b74e <__kernel_rem_pio2+0x2fe>
 800b790:	f108 32ff 	add.w	r2, r8, #4294967295
 800b794:	ab0c      	add	r3, sp, #48	@ 0x30
 800b796:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b79a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800b79e:	a90c      	add	r1, sp, #48	@ 0x30
 800b7a0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800b7a4:	e737      	b.n	800b616 <__kernel_rem_pio2+0x1c6>
 800b7a6:	f108 32ff 	add.w	r2, r8, #4294967295
 800b7aa:	ab0c      	add	r3, sp, #48	@ 0x30
 800b7ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b7b0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800b7b4:	e7f3      	b.n	800b79e <__kernel_rem_pio2+0x34e>
 800b7b6:	a90c      	add	r1, sp, #48	@ 0x30
 800b7b8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800b7bc:	3b01      	subs	r3, #1
 800b7be:	430a      	orrs	r2, r1
 800b7c0:	e785      	b.n	800b6ce <__kernel_rem_pio2+0x27e>
 800b7c2:	3401      	adds	r4, #1
 800b7c4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800b7c8:	2a00      	cmp	r2, #0
 800b7ca:	d0fa      	beq.n	800b7c2 <__kernel_rem_pio2+0x372>
 800b7cc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b7ce:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800b7d2:	eb0d 0503 	add.w	r5, sp, r3
 800b7d6:	9b06      	ldr	r3, [sp, #24]
 800b7d8:	aa20      	add	r2, sp, #128	@ 0x80
 800b7da:	4443      	add	r3, r8
 800b7dc:	f108 0701 	add.w	r7, r8, #1
 800b7e0:	3d98      	subs	r5, #152	@ 0x98
 800b7e2:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800b7e6:	4444      	add	r4, r8
 800b7e8:	42bc      	cmp	r4, r7
 800b7ea:	da04      	bge.n	800b7f6 <__kernel_rem_pio2+0x3a6>
 800b7ec:	46a0      	mov	r8, r4
 800b7ee:	e6a2      	b.n	800b536 <__kernel_rem_pio2+0xe6>
 800b7f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b7f2:	2401      	movs	r4, #1
 800b7f4:	e7e6      	b.n	800b7c4 <__kernel_rem_pio2+0x374>
 800b7f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b7f8:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800b7fc:	f7f4 fe36 	bl	800046c <__aeabi_i2d>
 800b800:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 800bac0 <__kernel_rem_pio2+0x670>
 800b804:	e8e6 0102 	strd	r0, r1, [r6], #8
 800b808:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b80c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b810:	46b2      	mov	sl, r6
 800b812:	f04f 0800 	mov.w	r8, #0
 800b816:	9b05      	ldr	r3, [sp, #20]
 800b818:	4598      	cmp	r8, r3
 800b81a:	dd05      	ble.n	800b828 <__kernel_rem_pio2+0x3d8>
 800b81c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b820:	3701      	adds	r7, #1
 800b822:	eca5 7b02 	vstmia	r5!, {d7}
 800b826:	e7df      	b.n	800b7e8 <__kernel_rem_pio2+0x398>
 800b828:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 800b82c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800b830:	f7f4 fe86 	bl	8000540 <__aeabi_dmul>
 800b834:	4602      	mov	r2, r0
 800b836:	460b      	mov	r3, r1
 800b838:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b83c:	f7f4 fcca 	bl	80001d4 <__adddf3>
 800b840:	f108 0801 	add.w	r8, r8, #1
 800b844:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b848:	e7e5      	b.n	800b816 <__kernel_rem_pio2+0x3c6>
 800b84a:	f1cb 0000 	rsb	r0, fp, #0
 800b84e:	ec47 6b10 	vmov	d0, r6, r7
 800b852:	f000 f94d 	bl	800baf0 <scalbn>
 800b856:	ec55 4b10 	vmov	r4, r5, d0
 800b85a:	4b9b      	ldr	r3, [pc, #620]	@ (800bac8 <__kernel_rem_pio2+0x678>)
 800b85c:	2200      	movs	r2, #0
 800b85e:	4620      	mov	r0, r4
 800b860:	4629      	mov	r1, r5
 800b862:	f7f5 f8f3 	bl	8000a4c <__aeabi_dcmpge>
 800b866:	b300      	cbz	r0, 800b8aa <__kernel_rem_pio2+0x45a>
 800b868:	4b98      	ldr	r3, [pc, #608]	@ (800bacc <__kernel_rem_pio2+0x67c>)
 800b86a:	2200      	movs	r2, #0
 800b86c:	4620      	mov	r0, r4
 800b86e:	4629      	mov	r1, r5
 800b870:	f7f4 fe66 	bl	8000540 <__aeabi_dmul>
 800b874:	f7f5 f8fe 	bl	8000a74 <__aeabi_d2iz>
 800b878:	4606      	mov	r6, r0
 800b87a:	f7f4 fdf7 	bl	800046c <__aeabi_i2d>
 800b87e:	4b92      	ldr	r3, [pc, #584]	@ (800bac8 <__kernel_rem_pio2+0x678>)
 800b880:	2200      	movs	r2, #0
 800b882:	f7f4 fe5d 	bl	8000540 <__aeabi_dmul>
 800b886:	460b      	mov	r3, r1
 800b888:	4602      	mov	r2, r0
 800b88a:	4629      	mov	r1, r5
 800b88c:	4620      	mov	r0, r4
 800b88e:	f7f4 fc9f 	bl	80001d0 <__aeabi_dsub>
 800b892:	f7f5 f8ef 	bl	8000a74 <__aeabi_d2iz>
 800b896:	ab0c      	add	r3, sp, #48	@ 0x30
 800b898:	f10b 0b18 	add.w	fp, fp, #24
 800b89c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800b8a0:	f108 0801 	add.w	r8, r8, #1
 800b8a4:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 800b8a8:	e720      	b.n	800b6ec <__kernel_rem_pio2+0x29c>
 800b8aa:	4620      	mov	r0, r4
 800b8ac:	4629      	mov	r1, r5
 800b8ae:	f7f5 f8e1 	bl	8000a74 <__aeabi_d2iz>
 800b8b2:	ab0c      	add	r3, sp, #48	@ 0x30
 800b8b4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800b8b8:	e718      	b.n	800b6ec <__kernel_rem_pio2+0x29c>
 800b8ba:	ab0c      	add	r3, sp, #48	@ 0x30
 800b8bc:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800b8c0:	f7f4 fdd4 	bl	800046c <__aeabi_i2d>
 800b8c4:	4622      	mov	r2, r4
 800b8c6:	462b      	mov	r3, r5
 800b8c8:	f7f4 fe3a 	bl	8000540 <__aeabi_dmul>
 800b8cc:	4652      	mov	r2, sl
 800b8ce:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800b8d2:	465b      	mov	r3, fp
 800b8d4:	4620      	mov	r0, r4
 800b8d6:	4629      	mov	r1, r5
 800b8d8:	f7f4 fe32 	bl	8000540 <__aeabi_dmul>
 800b8dc:	3e01      	subs	r6, #1
 800b8de:	4604      	mov	r4, r0
 800b8e0:	460d      	mov	r5, r1
 800b8e2:	e716      	b.n	800b712 <__kernel_rem_pio2+0x2c2>
 800b8e4:	9906      	ldr	r1, [sp, #24]
 800b8e6:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800b8ea:	9106      	str	r1, [sp, #24]
 800b8ec:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 800b8f0:	f7f4 fe26 	bl	8000540 <__aeabi_dmul>
 800b8f4:	4602      	mov	r2, r0
 800b8f6:	460b      	mov	r3, r1
 800b8f8:	4650      	mov	r0, sl
 800b8fa:	4659      	mov	r1, fp
 800b8fc:	f7f4 fc6a 	bl	80001d4 <__adddf3>
 800b900:	3601      	adds	r6, #1
 800b902:	4682      	mov	sl, r0
 800b904:	468b      	mov	fp, r1
 800b906:	9b00      	ldr	r3, [sp, #0]
 800b908:	429e      	cmp	r6, r3
 800b90a:	dc01      	bgt.n	800b910 <__kernel_rem_pio2+0x4c0>
 800b90c:	42ae      	cmp	r6, r5
 800b90e:	dde9      	ble.n	800b8e4 <__kernel_rem_pio2+0x494>
 800b910:	ab48      	add	r3, sp, #288	@ 0x120
 800b912:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800b916:	e9c5 ab00 	strd	sl, fp, [r5]
 800b91a:	3c01      	subs	r4, #1
 800b91c:	e6fd      	b.n	800b71a <__kernel_rem_pio2+0x2ca>
 800b91e:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800b920:	2b02      	cmp	r3, #2
 800b922:	dc0b      	bgt.n	800b93c <__kernel_rem_pio2+0x4ec>
 800b924:	2b00      	cmp	r3, #0
 800b926:	dc35      	bgt.n	800b994 <__kernel_rem_pio2+0x544>
 800b928:	d059      	beq.n	800b9de <__kernel_rem_pio2+0x58e>
 800b92a:	9b02      	ldr	r3, [sp, #8]
 800b92c:	f003 0007 	and.w	r0, r3, #7
 800b930:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800b934:	ecbd 8b02 	vpop	{d8}
 800b938:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b93c:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800b93e:	2b03      	cmp	r3, #3
 800b940:	d1f3      	bne.n	800b92a <__kernel_rem_pio2+0x4da>
 800b942:	9b05      	ldr	r3, [sp, #20]
 800b944:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800b948:	eb0d 0403 	add.w	r4, sp, r3
 800b94c:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 800b950:	4625      	mov	r5, r4
 800b952:	46c2      	mov	sl, r8
 800b954:	f1ba 0f00 	cmp.w	sl, #0
 800b958:	dc69      	bgt.n	800ba2e <__kernel_rem_pio2+0x5de>
 800b95a:	4645      	mov	r5, r8
 800b95c:	2d01      	cmp	r5, #1
 800b95e:	f300 8087 	bgt.w	800ba70 <__kernel_rem_pio2+0x620>
 800b962:	9c05      	ldr	r4, [sp, #20]
 800b964:	ab48      	add	r3, sp, #288	@ 0x120
 800b966:	441c      	add	r4, r3
 800b968:	2000      	movs	r0, #0
 800b96a:	2100      	movs	r1, #0
 800b96c:	f1b8 0f01 	cmp.w	r8, #1
 800b970:	f300 809c 	bgt.w	800baac <__kernel_rem_pio2+0x65c>
 800b974:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 800b978:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 800b97c:	f1b9 0f00 	cmp.w	r9, #0
 800b980:	f040 80a6 	bne.w	800bad0 <__kernel_rem_pio2+0x680>
 800b984:	9b04      	ldr	r3, [sp, #16]
 800b986:	e9c3 5600 	strd	r5, r6, [r3]
 800b98a:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800b98e:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800b992:	e7ca      	b.n	800b92a <__kernel_rem_pio2+0x4da>
 800b994:	9d05      	ldr	r5, [sp, #20]
 800b996:	ab48      	add	r3, sp, #288	@ 0x120
 800b998:	441d      	add	r5, r3
 800b99a:	4644      	mov	r4, r8
 800b99c:	2000      	movs	r0, #0
 800b99e:	2100      	movs	r1, #0
 800b9a0:	2c00      	cmp	r4, #0
 800b9a2:	da35      	bge.n	800ba10 <__kernel_rem_pio2+0x5c0>
 800b9a4:	f1b9 0f00 	cmp.w	r9, #0
 800b9a8:	d038      	beq.n	800ba1c <__kernel_rem_pio2+0x5cc>
 800b9aa:	4602      	mov	r2, r0
 800b9ac:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b9b0:	9c04      	ldr	r4, [sp, #16]
 800b9b2:	e9c4 2300 	strd	r2, r3, [r4]
 800b9b6:	4602      	mov	r2, r0
 800b9b8:	460b      	mov	r3, r1
 800b9ba:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800b9be:	f7f4 fc07 	bl	80001d0 <__aeabi_dsub>
 800b9c2:	ad4a      	add	r5, sp, #296	@ 0x128
 800b9c4:	2401      	movs	r4, #1
 800b9c6:	45a0      	cmp	r8, r4
 800b9c8:	da2b      	bge.n	800ba22 <__kernel_rem_pio2+0x5d2>
 800b9ca:	f1b9 0f00 	cmp.w	r9, #0
 800b9ce:	d002      	beq.n	800b9d6 <__kernel_rem_pio2+0x586>
 800b9d0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b9d4:	4619      	mov	r1, r3
 800b9d6:	9b04      	ldr	r3, [sp, #16]
 800b9d8:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800b9dc:	e7a5      	b.n	800b92a <__kernel_rem_pio2+0x4da>
 800b9de:	9c05      	ldr	r4, [sp, #20]
 800b9e0:	ab48      	add	r3, sp, #288	@ 0x120
 800b9e2:	441c      	add	r4, r3
 800b9e4:	2000      	movs	r0, #0
 800b9e6:	2100      	movs	r1, #0
 800b9e8:	f1b8 0f00 	cmp.w	r8, #0
 800b9ec:	da09      	bge.n	800ba02 <__kernel_rem_pio2+0x5b2>
 800b9ee:	f1b9 0f00 	cmp.w	r9, #0
 800b9f2:	d002      	beq.n	800b9fa <__kernel_rem_pio2+0x5aa>
 800b9f4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b9f8:	4619      	mov	r1, r3
 800b9fa:	9b04      	ldr	r3, [sp, #16]
 800b9fc:	e9c3 0100 	strd	r0, r1, [r3]
 800ba00:	e793      	b.n	800b92a <__kernel_rem_pio2+0x4da>
 800ba02:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800ba06:	f7f4 fbe5 	bl	80001d4 <__adddf3>
 800ba0a:	f108 38ff 	add.w	r8, r8, #4294967295
 800ba0e:	e7eb      	b.n	800b9e8 <__kernel_rem_pio2+0x598>
 800ba10:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800ba14:	f7f4 fbde 	bl	80001d4 <__adddf3>
 800ba18:	3c01      	subs	r4, #1
 800ba1a:	e7c1      	b.n	800b9a0 <__kernel_rem_pio2+0x550>
 800ba1c:	4602      	mov	r2, r0
 800ba1e:	460b      	mov	r3, r1
 800ba20:	e7c6      	b.n	800b9b0 <__kernel_rem_pio2+0x560>
 800ba22:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800ba26:	f7f4 fbd5 	bl	80001d4 <__adddf3>
 800ba2a:	3401      	adds	r4, #1
 800ba2c:	e7cb      	b.n	800b9c6 <__kernel_rem_pio2+0x576>
 800ba2e:	ed35 7b02 	vldmdb	r5!, {d7}
 800ba32:	ed8d 7b00 	vstr	d7, [sp]
 800ba36:	ed95 7b02 	vldr	d7, [r5, #8]
 800ba3a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ba3e:	ec53 2b17 	vmov	r2, r3, d7
 800ba42:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ba46:	f7f4 fbc5 	bl	80001d4 <__adddf3>
 800ba4a:	4602      	mov	r2, r0
 800ba4c:	460b      	mov	r3, r1
 800ba4e:	4606      	mov	r6, r0
 800ba50:	460f      	mov	r7, r1
 800ba52:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ba56:	f7f4 fbbb 	bl	80001d0 <__aeabi_dsub>
 800ba5a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ba5e:	f7f4 fbb9 	bl	80001d4 <__adddf3>
 800ba62:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ba66:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800ba6a:	e9c5 6700 	strd	r6, r7, [r5]
 800ba6e:	e771      	b.n	800b954 <__kernel_rem_pio2+0x504>
 800ba70:	ed34 7b02 	vldmdb	r4!, {d7}
 800ba74:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 800ba78:	ec51 0b17 	vmov	r0, r1, d7
 800ba7c:	4652      	mov	r2, sl
 800ba7e:	465b      	mov	r3, fp
 800ba80:	ed8d 7b00 	vstr	d7, [sp]
 800ba84:	f7f4 fba6 	bl	80001d4 <__adddf3>
 800ba88:	4602      	mov	r2, r0
 800ba8a:	460b      	mov	r3, r1
 800ba8c:	4606      	mov	r6, r0
 800ba8e:	460f      	mov	r7, r1
 800ba90:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ba94:	f7f4 fb9c 	bl	80001d0 <__aeabi_dsub>
 800ba98:	4652      	mov	r2, sl
 800ba9a:	465b      	mov	r3, fp
 800ba9c:	f7f4 fb9a 	bl	80001d4 <__adddf3>
 800baa0:	3d01      	subs	r5, #1
 800baa2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800baa6:	e9c4 6700 	strd	r6, r7, [r4]
 800baaa:	e757      	b.n	800b95c <__kernel_rem_pio2+0x50c>
 800baac:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800bab0:	f7f4 fb90 	bl	80001d4 <__adddf3>
 800bab4:	f108 38ff 	add.w	r8, r8, #4294967295
 800bab8:	e758      	b.n	800b96c <__kernel_rem_pio2+0x51c>
 800baba:	bf00      	nop
 800babc:	f3af 8000 	nop.w
	...
 800bac8:	41700000 	.word	0x41700000
 800bacc:	3e700000 	.word	0x3e700000
 800bad0:	9b04      	ldr	r3, [sp, #16]
 800bad2:	9a04      	ldr	r2, [sp, #16]
 800bad4:	601d      	str	r5, [r3, #0]
 800bad6:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 800bada:	605c      	str	r4, [r3, #4]
 800badc:	609f      	str	r7, [r3, #8]
 800bade:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 800bae2:	60d3      	str	r3, [r2, #12]
 800bae4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800bae8:	6110      	str	r0, [r2, #16]
 800baea:	6153      	str	r3, [r2, #20]
 800baec:	e71d      	b.n	800b92a <__kernel_rem_pio2+0x4da>
 800baee:	bf00      	nop

0800baf0 <scalbn>:
 800baf0:	b570      	push	{r4, r5, r6, lr}
 800baf2:	ec55 4b10 	vmov	r4, r5, d0
 800baf6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800bafa:	4606      	mov	r6, r0
 800bafc:	462b      	mov	r3, r5
 800bafe:	b991      	cbnz	r1, 800bb26 <scalbn+0x36>
 800bb00:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800bb04:	4323      	orrs	r3, r4
 800bb06:	d03b      	beq.n	800bb80 <scalbn+0x90>
 800bb08:	4b33      	ldr	r3, [pc, #204]	@ (800bbd8 <scalbn+0xe8>)
 800bb0a:	4620      	mov	r0, r4
 800bb0c:	4629      	mov	r1, r5
 800bb0e:	2200      	movs	r2, #0
 800bb10:	f7f4 fd16 	bl	8000540 <__aeabi_dmul>
 800bb14:	4b31      	ldr	r3, [pc, #196]	@ (800bbdc <scalbn+0xec>)
 800bb16:	429e      	cmp	r6, r3
 800bb18:	4604      	mov	r4, r0
 800bb1a:	460d      	mov	r5, r1
 800bb1c:	da0f      	bge.n	800bb3e <scalbn+0x4e>
 800bb1e:	a326      	add	r3, pc, #152	@ (adr r3, 800bbb8 <scalbn+0xc8>)
 800bb20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb24:	e01e      	b.n	800bb64 <scalbn+0x74>
 800bb26:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800bb2a:	4291      	cmp	r1, r2
 800bb2c:	d10b      	bne.n	800bb46 <scalbn+0x56>
 800bb2e:	4622      	mov	r2, r4
 800bb30:	4620      	mov	r0, r4
 800bb32:	4629      	mov	r1, r5
 800bb34:	f7f4 fb4e 	bl	80001d4 <__adddf3>
 800bb38:	4604      	mov	r4, r0
 800bb3a:	460d      	mov	r5, r1
 800bb3c:	e020      	b.n	800bb80 <scalbn+0x90>
 800bb3e:	460b      	mov	r3, r1
 800bb40:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800bb44:	3936      	subs	r1, #54	@ 0x36
 800bb46:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800bb4a:	4296      	cmp	r6, r2
 800bb4c:	dd0d      	ble.n	800bb6a <scalbn+0x7a>
 800bb4e:	2d00      	cmp	r5, #0
 800bb50:	a11b      	add	r1, pc, #108	@ (adr r1, 800bbc0 <scalbn+0xd0>)
 800bb52:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bb56:	da02      	bge.n	800bb5e <scalbn+0x6e>
 800bb58:	a11b      	add	r1, pc, #108	@ (adr r1, 800bbc8 <scalbn+0xd8>)
 800bb5a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bb5e:	a318      	add	r3, pc, #96	@ (adr r3, 800bbc0 <scalbn+0xd0>)
 800bb60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb64:	f7f4 fcec 	bl	8000540 <__aeabi_dmul>
 800bb68:	e7e6      	b.n	800bb38 <scalbn+0x48>
 800bb6a:	1872      	adds	r2, r6, r1
 800bb6c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800bb70:	428a      	cmp	r2, r1
 800bb72:	dcec      	bgt.n	800bb4e <scalbn+0x5e>
 800bb74:	2a00      	cmp	r2, #0
 800bb76:	dd06      	ble.n	800bb86 <scalbn+0x96>
 800bb78:	f36f 531e 	bfc	r3, #20, #11
 800bb7c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800bb80:	ec45 4b10 	vmov	d0, r4, r5
 800bb84:	bd70      	pop	{r4, r5, r6, pc}
 800bb86:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800bb8a:	da08      	bge.n	800bb9e <scalbn+0xae>
 800bb8c:	2d00      	cmp	r5, #0
 800bb8e:	a10a      	add	r1, pc, #40	@ (adr r1, 800bbb8 <scalbn+0xc8>)
 800bb90:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bb94:	dac3      	bge.n	800bb1e <scalbn+0x2e>
 800bb96:	a10e      	add	r1, pc, #56	@ (adr r1, 800bbd0 <scalbn+0xe0>)
 800bb98:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bb9c:	e7bf      	b.n	800bb1e <scalbn+0x2e>
 800bb9e:	3236      	adds	r2, #54	@ 0x36
 800bba0:	f36f 531e 	bfc	r3, #20, #11
 800bba4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800bba8:	4620      	mov	r0, r4
 800bbaa:	4b0d      	ldr	r3, [pc, #52]	@ (800bbe0 <scalbn+0xf0>)
 800bbac:	4629      	mov	r1, r5
 800bbae:	2200      	movs	r2, #0
 800bbb0:	e7d8      	b.n	800bb64 <scalbn+0x74>
 800bbb2:	bf00      	nop
 800bbb4:	f3af 8000 	nop.w
 800bbb8:	c2f8f359 	.word	0xc2f8f359
 800bbbc:	01a56e1f 	.word	0x01a56e1f
 800bbc0:	8800759c 	.word	0x8800759c
 800bbc4:	7e37e43c 	.word	0x7e37e43c
 800bbc8:	8800759c 	.word	0x8800759c
 800bbcc:	fe37e43c 	.word	0xfe37e43c
 800bbd0:	c2f8f359 	.word	0xc2f8f359
 800bbd4:	81a56e1f 	.word	0x81a56e1f
 800bbd8:	43500000 	.word	0x43500000
 800bbdc:	ffff3cb0 	.word	0xffff3cb0
 800bbe0:	3c900000 	.word	0x3c900000
 800bbe4:	00000000 	.word	0x00000000

0800bbe8 <floor>:
 800bbe8:	ec51 0b10 	vmov	r0, r1, d0
 800bbec:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800bbf0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bbf4:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800bbf8:	2e13      	cmp	r6, #19
 800bbfa:	460c      	mov	r4, r1
 800bbfc:	4605      	mov	r5, r0
 800bbfe:	4680      	mov	r8, r0
 800bc00:	dc34      	bgt.n	800bc6c <floor+0x84>
 800bc02:	2e00      	cmp	r6, #0
 800bc04:	da17      	bge.n	800bc36 <floor+0x4e>
 800bc06:	a332      	add	r3, pc, #200	@ (adr r3, 800bcd0 <floor+0xe8>)
 800bc08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc0c:	f7f4 fae2 	bl	80001d4 <__adddf3>
 800bc10:	2200      	movs	r2, #0
 800bc12:	2300      	movs	r3, #0
 800bc14:	f7f4 ff24 	bl	8000a60 <__aeabi_dcmpgt>
 800bc18:	b150      	cbz	r0, 800bc30 <floor+0x48>
 800bc1a:	2c00      	cmp	r4, #0
 800bc1c:	da55      	bge.n	800bcca <floor+0xe2>
 800bc1e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800bc22:	432c      	orrs	r4, r5
 800bc24:	2500      	movs	r5, #0
 800bc26:	42ac      	cmp	r4, r5
 800bc28:	4c2b      	ldr	r4, [pc, #172]	@ (800bcd8 <floor+0xf0>)
 800bc2a:	bf08      	it	eq
 800bc2c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800bc30:	4621      	mov	r1, r4
 800bc32:	4628      	mov	r0, r5
 800bc34:	e023      	b.n	800bc7e <floor+0x96>
 800bc36:	4f29      	ldr	r7, [pc, #164]	@ (800bcdc <floor+0xf4>)
 800bc38:	4137      	asrs	r7, r6
 800bc3a:	ea01 0307 	and.w	r3, r1, r7
 800bc3e:	4303      	orrs	r3, r0
 800bc40:	d01d      	beq.n	800bc7e <floor+0x96>
 800bc42:	a323      	add	r3, pc, #140	@ (adr r3, 800bcd0 <floor+0xe8>)
 800bc44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc48:	f7f4 fac4 	bl	80001d4 <__adddf3>
 800bc4c:	2200      	movs	r2, #0
 800bc4e:	2300      	movs	r3, #0
 800bc50:	f7f4 ff06 	bl	8000a60 <__aeabi_dcmpgt>
 800bc54:	2800      	cmp	r0, #0
 800bc56:	d0eb      	beq.n	800bc30 <floor+0x48>
 800bc58:	2c00      	cmp	r4, #0
 800bc5a:	bfbe      	ittt	lt
 800bc5c:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800bc60:	4133      	asrlt	r3, r6
 800bc62:	18e4      	addlt	r4, r4, r3
 800bc64:	ea24 0407 	bic.w	r4, r4, r7
 800bc68:	2500      	movs	r5, #0
 800bc6a:	e7e1      	b.n	800bc30 <floor+0x48>
 800bc6c:	2e33      	cmp	r6, #51	@ 0x33
 800bc6e:	dd0a      	ble.n	800bc86 <floor+0x9e>
 800bc70:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800bc74:	d103      	bne.n	800bc7e <floor+0x96>
 800bc76:	4602      	mov	r2, r0
 800bc78:	460b      	mov	r3, r1
 800bc7a:	f7f4 faab 	bl	80001d4 <__adddf3>
 800bc7e:	ec41 0b10 	vmov	d0, r0, r1
 800bc82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bc86:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800bc8a:	f04f 37ff 	mov.w	r7, #4294967295
 800bc8e:	40df      	lsrs	r7, r3
 800bc90:	4207      	tst	r7, r0
 800bc92:	d0f4      	beq.n	800bc7e <floor+0x96>
 800bc94:	a30e      	add	r3, pc, #56	@ (adr r3, 800bcd0 <floor+0xe8>)
 800bc96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc9a:	f7f4 fa9b 	bl	80001d4 <__adddf3>
 800bc9e:	2200      	movs	r2, #0
 800bca0:	2300      	movs	r3, #0
 800bca2:	f7f4 fedd 	bl	8000a60 <__aeabi_dcmpgt>
 800bca6:	2800      	cmp	r0, #0
 800bca8:	d0c2      	beq.n	800bc30 <floor+0x48>
 800bcaa:	2c00      	cmp	r4, #0
 800bcac:	da0a      	bge.n	800bcc4 <floor+0xdc>
 800bcae:	2e14      	cmp	r6, #20
 800bcb0:	d101      	bne.n	800bcb6 <floor+0xce>
 800bcb2:	3401      	adds	r4, #1
 800bcb4:	e006      	b.n	800bcc4 <floor+0xdc>
 800bcb6:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800bcba:	2301      	movs	r3, #1
 800bcbc:	40b3      	lsls	r3, r6
 800bcbe:	441d      	add	r5, r3
 800bcc0:	4545      	cmp	r5, r8
 800bcc2:	d3f6      	bcc.n	800bcb2 <floor+0xca>
 800bcc4:	ea25 0507 	bic.w	r5, r5, r7
 800bcc8:	e7b2      	b.n	800bc30 <floor+0x48>
 800bcca:	2500      	movs	r5, #0
 800bccc:	462c      	mov	r4, r5
 800bcce:	e7af      	b.n	800bc30 <floor+0x48>
 800bcd0:	8800759c 	.word	0x8800759c
 800bcd4:	7e37e43c 	.word	0x7e37e43c
 800bcd8:	bff00000 	.word	0xbff00000
 800bcdc:	000fffff 	.word	0x000fffff

0800bce0 <_init>:
 800bce0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bce2:	bf00      	nop
 800bce4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bce6:	bc08      	pop	{r3}
 800bce8:	469e      	mov	lr, r3
 800bcea:	4770      	bx	lr

0800bcec <_fini>:
 800bcec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bcee:	bf00      	nop
 800bcf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bcf2:	bc08      	pop	{r3}
 800bcf4:	469e      	mov	lr, r3
 800bcf6:	4770      	bx	lr
