// Seed: 3949701510
`define pp_3 0
`define pp_4 0
`timescale 1 ps / 1 ps
module module_0 (
    input id_0
    , id_3,
    input logic id_1,
    output tri1 id_2
);
  assign id_2[1] = 1'b0;
  logic id_4;
  assign id_4 = !id_3;
  logic id_5;
  assign id_4 = 1;
  logic id_6;
  logic id_7;
  logic id_8;
  assign id_7 = id_6;
endmodule
