<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>ModelSim Coverage Report</title>
  <!-- original name: _work.REG_BISTContentFrame2.htm -->
  <link rel="StyleSheet" media="print"  href="../css/ucdb2htmlP.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html.css"/>
  <script type="text/javascript" src="../scripts/showhide.js"></script>
  
</head>
<body id="ucdb2html_detail" onload="showLast()">
  <h1><span class="strip">ModelSim</span> Branch Coverage Report</h1>
  <h3>Scope: /<a href="z000017.htm">work.REG_BIST</a></h3>
  <!-- use script block so buttons vanish when JavaScript is disabled -->
  <script type="text/javascript">
  <!--
  document.write(
    '<table class="buttons" cellspacing="2" cellpadding="2"><tr>' +
       '<td id="showAll" width="100" onclick="showAll()" class="button_on" ' +
           'title="Display all coverage scopes and bins.">Show All</td>' +
       '<td id="showCov" width="100" onclick="showCov()" class="button_off" ' +
           'title="Display only covered scopes and bins.">Show Covered</td>' +
       '<td id="showMis" width="100" onclick="showMis()" class="button_off" ' +
           'title="Display only uncovered scopes and bins.">Show Missing</td>' +
    '</tr></table>');
  //-->
  </script>
  <div class="covered"><a name="cvg52255"/><hr/><table>
  <tr l="219" lnk="__HDL_srcfile_9.htm#219" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="219" lnk="__HDL_srcfile_9.htm#219" z="        if (RST) begin" h="2208" c="g"/>
  <tr cr="c" t="E" l="222" lnk="__HDL_srcfile_9.htm#222" z="        end else begin" h="14481104" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg52256"/><hr/><table>
  <tr l="229" lnk="__HDL_srcfile_9.htm#229" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="229" lnk="__HDL_srcfile_9.htm#229" z="        if (RST) begin" h="2208" c="g"/>
  <tr cr="c" t="E" l="232" lnk="__HDL_srcfile_9.htm#232" z="        end else begin" h="14481104" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg52257"/><hr/><table>
  <tr l="233" lnk="__HDL_srcfile_9.htm#233" z="            if (REG_WR_REQ | REG_RD_REQ) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="233" lnk="__HDL_srcfile_9.htm#233" z="            if (REG_WR_REQ | REG_RD_REQ) begin" h="900" c="g"/>
  <tr cr="c" t="A" l="233" lnk="__HDL_srcfile_9.htm#233" z="            if (REG_WR_REQ | REG_RD_REQ) begin" h="14480204" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg52258"/><hr/><table>
  <tr l="236" lnk="__HDL_srcfile_9.htm#236" z="            if (REG_WR_REQ) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="236" lnk="__HDL_srcfile_9.htm#236" z="            if (REG_WR_REQ) begin" h="240" c="g"/>
  <tr cr="c" t="A" l="236" lnk="__HDL_srcfile_9.htm#236" z="            if (REG_WR_REQ) begin" h="14480864" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg52259"/><hr/><table>
  <tr l="243" lnk="__HDL_srcfile_9.htm#243" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="243" lnk="__HDL_srcfile_9.htm#243" z="        if (RST) begin" h="2208" c="g"/>
  <tr cr="c" t="E" l="252" lnk="__HDL_srcfile_9.htm#252" z="        end else begin" h="14481104" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg52260"/><hr/><table>
  <tr l="311" lnk="__HDL_srcfile_9.htm#311" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="311" lnk="__HDL_srcfile_9.htm#311" z="        if (RST) begin" h="2208" c="g"/>
  <tr cr="c" t="E" l="320" lnk="__HDL_srcfile_9.htm#320" z="        end else begin" h="14481104" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg52261"/><hr/><table>
  <tr l="321" lnk="__HDL_srcfile_9.htm#321" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO0_EN) begin r_REG_DEB..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="321" lnk="__HDL_srcfile_9.htm#321" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO0_EN) begin r_REG_DEB..." h="30" c="g"/>
  <tr cr="c" t="A" l="321" lnk="__HDL_srcfile_9.htm#321" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO0_EN) begin r_REG_DEB..." h="14481074" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg52262"/><hr/><table>
  <tr l="322" lnk="__HDL_srcfile_9.htm#322" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO1_EN) begin r_REG_DEB..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="322" lnk="__HDL_srcfile_9.htm#322" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO1_EN) begin r_REG_DEB..." h="30" c="g"/>
  <tr cr="c" t="A" l="322" lnk="__HDL_srcfile_9.htm#322" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO1_EN) begin r_REG_DEB..." h="14481074" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg52263"/><hr/><table>
  <tr l="323" lnk="__HDL_srcfile_9.htm#323" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO2_EN) begin r_REG_DEB..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="323" lnk="__HDL_srcfile_9.htm#323" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO2_EN) begin r_REG_DEB..." h="30" c="g"/>
  <tr cr="c" t="A" l="323" lnk="__HDL_srcfile_9.htm#323" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO2_EN) begin r_REG_DEB..." h="14481074" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg52264"/><hr/><table>
  <tr l="324" lnk="__HDL_srcfile_9.htm#324" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO3_EN) begin r_REG_DEB..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="324" lnk="__HDL_srcfile_9.htm#324" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO3_EN) begin r_REG_DEB..." h="30" c="g"/>
  <tr cr="c" t="A" l="324" lnk="__HDL_srcfile_9.htm#324" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO3_EN) begin r_REG_DEB..." h="14481074" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg52265"/><hr/><table>
  <tr l="325" lnk="__HDL_srcfile_9.htm#325" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO4_EN) begin r_REG_DEB..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="325" lnk="__HDL_srcfile_9.htm#325" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO4_EN) begin r_REG_DEB..." h="30" c="g"/>
  <tr cr="c" t="A" l="325" lnk="__HDL_srcfile_9.htm#325" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO4_EN) begin r_REG_DEB..." h="14481074" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg52266"/><hr/><table>
  <tr l="326" lnk="__HDL_srcfile_9.htm#326" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO5_EN) begin r_REG_DEB..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="326" lnk="__HDL_srcfile_9.htm#326" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO5_EN) begin r_REG_DEB..." h="30" c="g"/>
  <tr cr="c" t="A" l="326" lnk="__HDL_srcfile_9.htm#326" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO5_EN) begin r_REG_DEB..." h="14481074" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg52267"/><hr/><table>
  <tr l="327" lnk="__HDL_srcfile_9.htm#327" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO6_EN) begin r_REG_DEB..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="327" lnk="__HDL_srcfile_9.htm#327" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO6_EN) begin r_REG_DEB..." h="30" c="g"/>
  <tr cr="c" t="A" l="327" lnk="__HDL_srcfile_9.htm#327" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO6_EN) begin r_REG_DEB..." h="14481074" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg52268"/><hr/><table>
  <tr l="328" lnk="__HDL_srcfile_9.htm#328" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO7_EN) begin r_REG_DEB..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="328" lnk="__HDL_srcfile_9.htm#328" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO7_EN) begin r_REG_DEB..." h="30" c="g"/>
  <tr cr="c" t="A" l="328" lnk="__HDL_srcfile_9.htm#328" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO7_EN) begin r_REG_DEB..." h="14481074" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg52269"/><hr/><table>
  <tr l="333" lnk="__HDL_srcfile_9.htm#333" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="333" lnk="__HDL_srcfile_9.htm#333" z="        if (RST) begin" h="2208" c="g"/>
  <tr cr="c" t="E" l="342" lnk="__HDL_srcfile_9.htm#342" z="        end else begin" h="14481104" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg52270"/><hr/><table>
  <tr l="355" lnk="__HDL_srcfile_9.htm#355" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="355" lnk="__HDL_srcfile_9.htm#355" z="        if (RST) begin" h="2208" c="g"/>
  <tr cr="c" t="E" l="357" lnk="__HDL_srcfile_9.htm#357" z="        end else begin" h="14481104" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg52271"/><hr/><table>
  <tr l="368" lnk="__HDL_srcfile_9.htm#368" z="    assign s_REG_RDT                    = ( s_REG_FPGA_VER0_EN ..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="368" lnk="__HDL_srcfile_9.htm#368" z="    assign s_REG_RDT                    = ( s_REG_FPGA_VER0_EN ..." h="320" c="g"/>
  <tr cr="c" t="E" l="369" lnk="__HDL_srcfile_9.htm#369" z="                                          ( s_REG_FPGA_VER1_EN ..." h="1080" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg52272"/><hr/><table>
  <tr l="369" lnk="__HDL_srcfile_9.htm#369" z="                                          ( s_REG_FPGA_VER1_EN ..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="369" lnk="__HDL_srcfile_9.htm#369" z="                                          ( s_REG_FPGA_VER1_EN ..." h="30" c="g"/>
  <tr cr="c" t="E" l="370" lnk="__HDL_srcfile_9.htm#370" z="                                          ( s_REG_FPGA_VER2_EN ..." h="1050" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg52273"/><hr/><table>
  <tr l="370" lnk="__HDL_srcfile_9.htm#370" z="                                          ( s_REG_FPGA_VER2_EN ..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="370" lnk="__HDL_srcfile_9.htm#370" z="                                          ( s_REG_FPGA_VER2_EN ..." h="30" c="g"/>
  <tr cr="c" t="E" l="371" lnk="__HDL_srcfile_9.htm#371" z="                                          ( s_REG_FPGA_VER3_EN ..." h="1020" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg52274"/><hr/><table>
  <tr l="371" lnk="__HDL_srcfile_9.htm#371" z="                                          ( s_REG_FPGA_VER3_EN ..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="371" lnk="__HDL_srcfile_9.htm#371" z="                                          ( s_REG_FPGA_VER3_EN ..." h="30" c="g"/>
  <tr cr="c" t="E" l="372" lnk="__HDL_srcfile_9.htm#372" z="                                          ( s_REG_BORD_VER0_EN ..." h="990" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg52275"/><hr/><table>
  <tr l="372" lnk="__HDL_srcfile_9.htm#372" z="                                          ( s_REG_BORD_VER0_EN ..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="372" lnk="__HDL_srcfile_9.htm#372" z="                                          ( s_REG_BORD_VER0_EN ..." h="30" c="g"/>
  <tr cr="c" t="E" l="373" lnk="__HDL_srcfile_9.htm#373" z="                                          ( s_REG_BORD_VER1_EN ..." h="960" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg52276"/><hr/><table>
  <tr l="373" lnk="__HDL_srcfile_9.htm#373" z="                                          ( s_REG_BORD_VER1_EN ..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="373" lnk="__HDL_srcfile_9.htm#373" z="                                          ( s_REG_BORD_VER1_EN ..." h="30" c="g"/>
  <tr cr="c" t="E" l="375" lnk="__HDL_srcfile_9.htm#375" z="                                          ( s_REG_DEBUG_DI0_EN ..." h="930" c="g"/>
  </table>
  </div><div><a name="cvg52277"/><hr/><table>
  <tr l="375" lnk="__HDL_srcfile_9.htm#375" z="                                          ( s_REG_DEBUG_DI0_EN ..." c="Y" p="50.00"/><tr/>
  <tr cr="m" t="I" l="375" lnk="__HDL_srcfile_9.htm#375" z="                                          ( s_REG_DEBUG_DI0_EN ..." h="0" c="r"/>
  <tr cr="c" t="E" l="376" lnk="__HDL_srcfile_9.htm#376" z="                                          ( s_REG_DEBUG_DI1_EN ..." h="930" c="g"/>
  </table>
  </div><div><a name="cvg52278"/><hr/><table>
  <tr l="376" lnk="__HDL_srcfile_9.htm#376" z="                                          ( s_REG_DEBUG_DI1_EN ..." c="Y" p="50.00"/><tr/>
  <tr cr="m" t="I" l="376" lnk="__HDL_srcfile_9.htm#376" z="                                          ( s_REG_DEBUG_DI1_EN ..." h="0" c="r"/>
  <tr cr="c" t="E" l="377" lnk="__HDL_srcfile_9.htm#377" z="                                          ( s_REG_DEBUG_DI2_EN ..." h="930" c="g"/>
  </table>
  </div><div><a name="cvg52279"/><hr/><table>
  <tr l="377" lnk="__HDL_srcfile_9.htm#377" z="                                          ( s_REG_DEBUG_DI2_EN ..." c="Y" p="50.00"/><tr/>
  <tr cr="m" t="I" l="377" lnk="__HDL_srcfile_9.htm#377" z="                                          ( s_REG_DEBUG_DI2_EN ..." h="0" c="r"/>
  <tr cr="c" t="E" l="378" lnk="__HDL_srcfile_9.htm#378" z="                                          ( s_REG_DEBUG_DI3_EN ..." h="930" c="g"/>
  </table>
  </div><div><a name="cvg52280"/><hr/><table>
  <tr l="378" lnk="__HDL_srcfile_9.htm#378" z="                                          ( s_REG_DEBUG_DI3_EN ..." c="Y" p="50.00"/><tr/>
  <tr cr="m" t="I" l="378" lnk="__HDL_srcfile_9.htm#378" z="                                          ( s_REG_DEBUG_DI3_EN ..." h="0" c="r"/>
  <tr cr="c" t="E" l="379" lnk="__HDL_srcfile_9.htm#379" z="                                          ( s_REG_DEBUG_DI4_EN ..." h="930" c="g"/>
  </table>
  </div><div><a name="cvg52281"/><hr/><table>
  <tr l="379" lnk="__HDL_srcfile_9.htm#379" z="                                          ( s_REG_DEBUG_DI4_EN ..." c="Y" p="50.00"/><tr/>
  <tr cr="m" t="I" l="379" lnk="__HDL_srcfile_9.htm#379" z="                                          ( s_REG_DEBUG_DI4_EN ..." h="0" c="r"/>
  <tr cr="c" t="E" l="380" lnk="__HDL_srcfile_9.htm#380" z="                                          ( s_REG_DEBUG_DI5_EN ..." h="930" c="g"/>
  </table>
  </div><div><a name="cvg52282"/><hr/><table>
  <tr l="380" lnk="__HDL_srcfile_9.htm#380" z="                                          ( s_REG_DEBUG_DI5_EN ..." c="Y" p="50.00"/><tr/>
  <tr cr="m" t="I" l="380" lnk="__HDL_srcfile_9.htm#380" z="                                          ( s_REG_DEBUG_DI5_EN ..." h="0" c="r"/>
  <tr cr="c" t="E" l="381" lnk="__HDL_srcfile_9.htm#381" z="                                          ( s_REG_DEBUG_DI6_EN ..." h="930" c="g"/>
  </table>
  </div><div><a name="cvg52283"/><hr/><table>
  <tr l="381" lnk="__HDL_srcfile_9.htm#381" z="                                          ( s_REG_DEBUG_DI6_EN ..." c="Y" p="50.00"/><tr/>
  <tr cr="m" t="I" l="381" lnk="__HDL_srcfile_9.htm#381" z="                                          ( s_REG_DEBUG_DI6_EN ..." h="0" c="r"/>
  <tr cr="c" t="E" l="382" lnk="__HDL_srcfile_9.htm#382" z="                                          ( s_REG_DEBUG_DI7_EN ..." h="930" c="g"/>
  </table>
  </div><div><a name="cvg52284"/><hr/><table>
  <tr l="382" lnk="__HDL_srcfile_9.htm#382" z="                                          ( s_REG_DEBUG_DI7_EN ..." c="Y" p="50.00"/><tr/>
  <tr cr="m" t="I" l="382" lnk="__HDL_srcfile_9.htm#382" z="                                          ( s_REG_DEBUG_DI7_EN ..." h="0" c="r"/>
  <tr cr="c" t="E" l="384" lnk="__HDL_srcfile_9.htm#384" z="                                          ( s_REG_DEBUG_DO0_EN ..." h="930" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg52285"/><hr/><table>
  <tr l="384" lnk="__HDL_srcfile_9.htm#384" z="                                          ( s_REG_DEBUG_DO0_EN ..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="384" lnk="__HDL_srcfile_9.htm#384" z="                                          ( s_REG_DEBUG_DO0_EN ..." h="120" c="g"/>
  <tr cr="c" t="E" l="385" lnk="__HDL_srcfile_9.htm#385" z="                                          ( s_REG_DEBUG_DO1_EN ..." h="810" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg52286"/><hr/><table>
  <tr l="385" lnk="__HDL_srcfile_9.htm#385" z="                                          ( s_REG_DEBUG_DO1_EN ..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="385" lnk="__HDL_srcfile_9.htm#385" z="                                          ( s_REG_DEBUG_DO1_EN ..." h="120" c="g"/>
  <tr cr="c" t="E" l="386" lnk="__HDL_srcfile_9.htm#386" z="                                          ( s_REG_DEBUG_DO2_EN ..." h="690" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg52287"/><hr/><table>
  <tr l="386" lnk="__HDL_srcfile_9.htm#386" z="                                          ( s_REG_DEBUG_DO2_EN ..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="386" lnk="__HDL_srcfile_9.htm#386" z="                                          ( s_REG_DEBUG_DO2_EN ..." h="120" c="g"/>
  <tr cr="c" t="E" l="387" lnk="__HDL_srcfile_9.htm#387" z="                                          ( s_REG_DEBUG_DO3_EN ..." h="570" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg52288"/><hr/><table>
  <tr l="387" lnk="__HDL_srcfile_9.htm#387" z="                                          ( s_REG_DEBUG_DO3_EN ..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="387" lnk="__HDL_srcfile_9.htm#387" z="                                          ( s_REG_DEBUG_DO3_EN ..." h="120" c="g"/>
  <tr cr="c" t="E" l="388" lnk="__HDL_srcfile_9.htm#388" z="                                          ( s_REG_DEBUG_DO4_EN ..." h="450" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg52289"/><hr/><table>
  <tr l="388" lnk="__HDL_srcfile_9.htm#388" z="                                          ( s_REG_DEBUG_DO4_EN ..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="388" lnk="__HDL_srcfile_9.htm#388" z="                                          ( s_REG_DEBUG_DO4_EN ..." h="120" c="g"/>
  <tr cr="c" t="E" l="389" lnk="__HDL_srcfile_9.htm#389" z="                                          ( s_REG_DEBUG_DO5_EN ..." h="330" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg52290"/><hr/><table>
  <tr l="389" lnk="__HDL_srcfile_9.htm#389" z="                                          ( s_REG_DEBUG_DO5_EN ..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="389" lnk="__HDL_srcfile_9.htm#389" z="                                          ( s_REG_DEBUG_DO5_EN ..." h="120" c="g"/>
  <tr cr="c" t="E" l="390" lnk="__HDL_srcfile_9.htm#390" z="                                          ( s_REG_DEBUG_DO6_EN ..." h="210" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg52291"/><hr/><table>
  <tr l="390" lnk="__HDL_srcfile_9.htm#390" z="                                          ( s_REG_DEBUG_DO6_EN ..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="390" lnk="__HDL_srcfile_9.htm#390" z="                                          ( s_REG_DEBUG_DO6_EN ..." h="90" c="g"/>
  <tr cr="c" t="E" l="391" lnk="__HDL_srcfile_9.htm#391" z="                                          ( s_REG_DEBUG_DO7_EN ..." h="120" c="g"/>
  </table>
  </div><div><a name="cvg52292"/><hr/><table>
  <tr l="391" lnk="__HDL_srcfile_9.htm#391" z="                                          ( s_REG_DEBUG_DO7_EN ..." c="Y" p="50.00"/><tr/>
  <tr cr="c" t="I" l="391" lnk="__HDL_srcfile_9.htm#391" z="                                          ( s_REG_DEBUG_DO7_EN ..." h="120" c="g"/>
  <tr cr="m" t="E" l="393" lnk="__HDL_srcfile_9.htm#393" z="                                          ( s_REG_DEBUG_TRIG0_E..." h="0" c="r"/>
  </table>
  </div><div class="missing"><a name="cvg52293"/><hr/><table>
  <tr l="393" lnk="__HDL_srcfile_9.htm#393" z="                                          ( s_REG_DEBUG_TRIG0_E..." c="R" p="0.00"/><tr/>
  <tr cr="m" t="I" l="393" lnk="__HDL_srcfile_9.htm#393" z="                                          ( s_REG_DEBUG_TRIG0_E..." h="0" c="r"/>
  <tr cr="m" t="E" l="394" lnk="__HDL_srcfile_9.htm#394" z="                                          ( s_REG_DEBUG_TRIG1_E..." h="0" c="r"/>
  </table>
  </div><div class="missing"><a name="cvg52294"/><hr/><table>
  <tr l="394" lnk="__HDL_srcfile_9.htm#394" z="                                          ( s_REG_DEBUG_TRIG1_E..." c="R" p="0.00"/><tr/>
  <tr cr="m" t="I" l="394" lnk="__HDL_srcfile_9.htm#394" z="                                          ( s_REG_DEBUG_TRIG1_E..." h="0" c="r"/>
  <tr cr="m" t="E" l="395" lnk="__HDL_srcfile_9.htm#395" z="                                          ( s_REG_DEBUG_TRIG2_E..." h="0" c="r"/>
  </table>
  </div><div class="missing"><a name="cvg52295"/><hr/><table>
  <tr l="395" lnk="__HDL_srcfile_9.htm#395" z="                                          ( s_REG_DEBUG_TRIG2_E..." c="R" p="0.00"/><tr/>
  <tr cr="m" t="I" l="395" lnk="__HDL_srcfile_9.htm#395" z="                                          ( s_REG_DEBUG_TRIG2_E..." h="0" c="r"/>
  <tr cr="m" t="E" l="396" lnk="__HDL_srcfile_9.htm#396" z="                                          ( s_REG_DEBUG_TRIG3_E..." h="0" c="r"/>
  </table>
  </div><div class="missing"><a name="cvg52296"/><hr/><table>
  <tr l="396" lnk="__HDL_srcfile_9.htm#396" z="                                          ( s_REG_DEBUG_TRIG3_E..." c="R" p="0.00"/><tr/>
  <tr cr="m" t="I" l="396" lnk="__HDL_srcfile_9.htm#396" z="                                          ( s_REG_DEBUG_TRIG3_E..." h="0" c="r"/>
  <tr cr="m" t="E" l="397" lnk="__HDL_srcfile_9.htm#397" z="                                          ( s_REG_DEBUG_TRIG4_E..." h="0" c="r"/>
  </table>
  </div><div class="missing"><a name="cvg52297"/><hr/><table>
  <tr l="397" lnk="__HDL_srcfile_9.htm#397" z="                                          ( s_REG_DEBUG_TRIG4_E..." c="R" p="0.00"/><tr/>
  <tr cr="m" t="I" l="397" lnk="__HDL_srcfile_9.htm#397" z="                                          ( s_REG_DEBUG_TRIG4_E..." h="0" c="r"/>
  <tr cr="m" t="E" l="398" lnk="__HDL_srcfile_9.htm#398" z="                                          ( s_REG_DEBUG_TRIG5_E..." h="0" c="r"/>
  </table>
  </div><div class="missing"><a name="cvg52298"/><hr/><table>
  <tr l="398" lnk="__HDL_srcfile_9.htm#398" z="                                          ( s_REG_DEBUG_TRIG5_E..." c="R" p="0.00"/><tr/>
  <tr cr="m" t="I" l="398" lnk="__HDL_srcfile_9.htm#398" z="                                          ( s_REG_DEBUG_TRIG5_E..." h="0" c="r"/>
  <tr cr="m" t="E" l="399" lnk="__HDL_srcfile_9.htm#399" z="                                          ( s_REG_DEBUG_TRIG6_E..." h="0" c="r"/>
  </table>
  </div><div class="missing"><a name="cvg52299"/><hr/><table>
  <tr l="399" lnk="__HDL_srcfile_9.htm#399" z="                                          ( s_REG_DEBUG_TRIG6_E..." c="R" p="0.00"/><tr/>
  <tr cr="m" t="I" l="399" lnk="__HDL_srcfile_9.htm#399" z="                                          ( s_REG_DEBUG_TRIG6_E..." h="0" c="r"/>
  <tr cr="m" t="E" l="400" lnk="__HDL_srcfile_9.htm#400" z="                                          ( s_REG_DEBUG_TRIG7_E..." h="0" c="r"/>
  </table>
  </div><div class="missing"><a name="cvg52300"/><hr/><table>
  <tr l="400" lnk="__HDL_srcfile_9.htm#400" z="                                          ( s_REG_DEBUG_TRIG7_E..." c="R" p="0.00"/><tr/>
  <tr cr="m" t="I" l="400" lnk="__HDL_srcfile_9.htm#400" z="                                          ( s_REG_DEBUG_TRIG7_E..." h="0" c="r"/>
  <tr cr="m" t="E" l="401" lnk="__HDL_srcfile_9.htm#401" z="                                                               ..." h="0" c="r"/>
  </table>
  </div><div class="covered"><a name="cvg52301"/><hr/><table>
  <tr l="404" lnk="__HDL_srcfile_9.htm#404" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="404" lnk="__HDL_srcfile_9.htm#404" z="        if (RST) begin" h="2208" c="g"/>
  <tr cr="c" t="E" l="406" lnk="__HDL_srcfile_9.htm#406" z="        end else begin" h="14481104" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg52302"/><hr/><table>
  <tr l="412" lnk="__HDL_srcfile_9.htm#412" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="412" lnk="__HDL_srcfile_9.htm#412" z="        if (RST) begin" h="2208" c="g"/>
  <tr cr="c" t="E" l="414" lnk="__HDL_srcfile_9.htm#414" z="        end else begin" h="14481104" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg52303"/><hr/><table>
  <tr l="420" lnk="__HDL_srcfile_9.htm#420" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="420" lnk="__HDL_srcfile_9.htm#420" z="        if (RST) begin" h="2208" c="g"/>
  <tr cr="c" t="E" l="422" lnk="__HDL_srcfile_9.htm#422" z="        end else begin" h="14481104" c="g"/>
  </table>
  </div><script type="text/javascript" src="../scripts/buildbranchpage.js"></script>
  <!-- make sure jumps to last few line nos work -->
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
  
</body>
</html>
