{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1429040268141 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1429040268146 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 14 21:37:47 2015 " "Processing started: Tue Apr 14 21:37:47 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1429040268146 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1429040268146 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GSensor -c GSensor " "Command: quartus_map --read_settings_files=on --write_settings_files=off GSensor -c GSensor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1429040268146 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1429040268501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "ram.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/ram.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429040283295 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/ram.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429040283295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429040283295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-vga_arch " "Found design unit 1: vga-vga_arch" {  } { { "vga.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429040283298 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429040283298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429040283298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gsensor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gsensor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gsensor-synth " "Found design unit 1: gsensor-synth" {  } { { "gsensor.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/gsensor.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429040283300 ""} { "Info" "ISGN_ENTITY_NAME" "1 gsensor " "Found entity 1: gsensor" {  } { { "gsensor.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/gsensor.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429040283300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429040283300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reset_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_delay-translated " "Found design unit 1: reset_delay-translated" {  } { { "reset_delay.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/reset_delay.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429040283302 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset_delay " "Found entity 1: reset_delay" {  } { { "reset_delay.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/reset_delay.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429040283302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429040283302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spipll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spipll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spipll-SYN " "Found design unit 1: spipll-SYN" {  } { { "spipll.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/spipll.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429040283304 ""} { "Info" "ISGN_ENTITY_NAME" "1 spipll " "Found entity 1: spipll" {  } { { "spipll.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/spipll.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429040283304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429040283304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_ee_config.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_ee_config.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_ee_config-translated " "Found design unit 1: spi_ee_config-translated" {  } { { "spi_ee_config.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/spi_ee_config.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429040283307 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_ee_config " "Found entity 1: spi_ee_config" {  } { { "spi_ee_config.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/spi_ee_config.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429040283307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429040283307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_driver-translated " "Found design unit 1: led_driver-translated" {  } { { "led_driver.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/led_driver.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429040283309 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_driver " "Found entity 1: led_driver" {  } { { "led_driver.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/led_driver.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429040283309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429040283309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_controller-translated " "Found design unit 1: spi_controller-translated" {  } { { "spi_controller.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/spi_controller.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429040283311 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_controller " "Found entity 1: spi_controller" {  } { { "spi_controller.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/spi_controller.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429040283311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429040283311 ""}
{ "Error" "EVRFX_VHDL_INT_TYPE_MISMATCH" "std_ulogic vga.vhd(349) " "VHDL type mismatch error at vga.vhd(349): std_ulogic type does not match integer literal" {  } { { "vga.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 349 0 0 } }  } 0 10517 "VHDL type mismatch error at %2!s!: %1!s! type does not match integer literal" 0 0 "Quartus II" 0 -1 1429040283312 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "641 " "Peak virtual memory: 641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1429040283463 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 14 21:38:03 2015 " "Processing ended: Tue Apr 14 21:38:03 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1429040283463 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1429040283463 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1429040283463 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1429040283463 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1429040284090 ""}
