/home/shinuohui/code/Spring-rCore/stage3/stm32f401_embassy/target/debug/deps/libstrsim-20ee39c962ee8b8d.rmeta: /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/strsim-0.11.1/src/lib.rs

/home/shinuohui/code/Spring-rCore/stage3/stm32f401_embassy/target/debug/deps/libstrsim-20ee39c962ee8b8d.rlib: /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/strsim-0.11.1/src/lib.rs

/home/shinuohui/code/Spring-rCore/stage3/stm32f401_embassy/target/debug/deps/strsim-20ee39c962ee8b8d.d: /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/strsim-0.11.1/src/lib.rs

/home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/strsim-0.11.1/src/lib.rs:
