* C:\Users\dgilliland\Documents\GitHub\lb-boards\FPGA Cards\RETRO-EP4CE15\Documents\Simulation\DAC_Sim_6bit.asc
R3 VOUT N002 680
R4 VOUT N001 330
V1 N002 0 PULSE(0 3.3 .25 1ns 1ns .25 .5 4)
V2 N001 0 PULSE(0 3.3 .5 1ns 1ns 1)
R5 VOUT 0 75
R1 VOUT N002 1000
R2 VOUT N002 2000
R6 VOUT N002 3900
R7 VOUT N002 8200
.tran 1
.backanno
.end
