#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Feb 10 00:36:31 2025
# Process ID: 44556
# Current directory: C:/Users/Public/AXI-Bus-Design/simple_bus
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1244 C:\Users\Public\AXI-Bus-Design\simple_bus\simple_bus.xpr
# Log file: C:/Users/Public/AXI-Bus-Design/simple_bus/vivado.log
# Journal file: C:/Users/Public/AXI-Bus-Design/simple_bus\vivado.jou
# Running On: LAPTOP-P4L0CG7N, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 14877 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_bus' since last save.
INFO: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.gen/sources_1', nor could it be found using path 'C:/Users/Hansa Niluka/OneDrive - University of Moratuwa/semster 07/4.EN4021 - Advanced Digital Systems/Bus-Desingn/simple_bus/simple_bus.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 1557.898 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'master_slave_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'master_slave_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj master_slave_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/imports/new/master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/imports/new/master_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/imports/Bus-Desingn/simple_slave/simple_slave.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/imports/new/simple_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/imports/Bus-Desingn/simple_slave/simple_slave.srcs/sources_1/new/slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/imports/Bus-Desingn/simple_slave/simple_slave.srcs/sources_1/new/slave_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/new/tb_master_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_slave_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_slave_tb_behav xil_defaultlib.master_slave_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_slave_tb_behav xil_defaultlib.master_slave_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_processor
Compiling module xil_defaultlib.master_interface
Compiling module xil_defaultlib.master
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.slave_interface
Compiling module xil_defaultlib.slave
Compiling module xil_defaultlib.master_slave_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot master_slave_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "master_slave_tb_behav -key {Behavioral:sim_1:Functional:master_slave_tb} -tclbatch {master_slave_tb.tcl} -view {C:/Users/Public/AXI-Bus-Design/simple_bus/master_slave_tb_behav_commit01.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Public/AXI-Bus-Design/simple_bus/master_slave_tb_behav_commit01.wcfg
source master_slave_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0 | Master Din: xx |  Addr: 0000 | Write Enable: 0
Time: 55000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 95000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 155000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 165000 | Master Din: 02 |  Addr: 0001 | Write Enable: 0
Time: 185000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 195000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
$finish called at time : 205 ns : File "C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/new/tb_master_slave.v" Line 129
INFO: [USF-XSim-96] XSim completed. Design snapshot 'master_slave_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1557.898 ; gain = 0.000
run 10 us
Time: 225000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 255000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 265000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 275000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 305000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 335000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 345000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 405000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 415000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 445000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 475000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 485000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 495000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 525000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 555000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 565000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 575000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 605000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 635000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 645000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 705000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 715000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 745000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 775000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 785000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 795000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 825000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 855000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 865000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 875000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 905000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 935000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 945000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 1005000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 1015000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 1045000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 1075000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 1085000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 1095000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 1125000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 1155000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 1165000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 1175000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 1205000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 1235000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 1245000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 1305000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 1315000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 1345000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 1375000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 1385000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 1395000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 1425000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 1455000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 1465000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 1475000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 1505000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 1535000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 1545000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 1605000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 1615000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 1645000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 1675000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 1685000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 1695000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 1725000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 1755000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 1765000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 1775000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 1805000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 1835000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 1845000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 1905000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 1915000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 1945000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 1975000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 1985000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 1995000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 2025000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 2055000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 2065000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 2075000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 2105000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 2135000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 2145000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 2205000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 2215000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 2245000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 2275000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 2285000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 2295000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 2325000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 2355000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 2365000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 2375000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 2405000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 2435000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 2445000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 2505000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 2515000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 2545000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 2575000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 2585000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 2595000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 2625000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 2655000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 2665000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 2675000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 2705000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 2735000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 2745000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 2805000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 2815000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 2845000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 2875000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 2885000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 2895000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 2925000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 2955000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 2965000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 2975000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 3005000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 3035000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 3045000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 3105000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 3115000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 3145000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 3175000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 3185000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 3195000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 3225000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 3255000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 3265000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 3275000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 3305000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 3335000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 3345000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 3405000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 3415000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 3445000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 3475000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 3485000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 3495000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 3525000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 3555000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 3565000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 3575000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 3605000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 3635000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 3645000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 3705000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 3715000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 3745000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 3775000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 3785000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 3795000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 3825000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 3855000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 3865000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 3875000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 3905000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 3935000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 3945000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 4005000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 4015000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 4045000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 4075000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 4085000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 4095000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 4125000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 4155000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 4165000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 4175000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 4205000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 4235000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 4245000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 4305000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 4315000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 4345000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 4375000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 4385000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 4395000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 4425000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 4455000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 4465000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 4475000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 4505000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 4535000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 4545000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 4605000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 4615000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 4645000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 4675000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 4685000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 4695000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 4725000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 4755000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 4765000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 4775000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 4805000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 4835000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 4845000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 4905000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 4915000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 4945000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 4975000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 4985000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 4995000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 5025000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 5055000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 5065000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 5075000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 5105000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 5135000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 5145000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 5205000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 5215000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 5245000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 5275000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 5285000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 5295000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 5325000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 5355000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 5365000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 5375000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 5405000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 5435000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 5445000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 5505000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 5515000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 5545000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 5575000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 5585000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 5595000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 5625000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 5655000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 5665000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 5675000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 5705000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 5735000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 5745000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 5805000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 5815000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 5845000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 5875000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 5885000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 5895000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 5925000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 5955000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 5965000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 5975000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 6005000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 6035000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 6045000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 6105000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 6115000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 6145000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 6175000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 6185000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 6195000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 6225000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 6255000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 6265000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 6275000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 6305000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 6335000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 6345000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 6405000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 6415000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 6445000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 6475000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 6485000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 6495000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 6525000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 6555000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 6565000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 6575000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 6605000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 6635000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 6645000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 6705000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 6715000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 6745000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 6775000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 6785000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 6795000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 6825000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 6855000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 6865000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 6875000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 6905000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 6935000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 6945000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 7005000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 7015000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 7045000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 7075000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 7085000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 7095000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 7125000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 7155000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 7165000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 7175000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 7205000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 7235000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 7245000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 7305000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 7315000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 7345000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 7375000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 7385000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 7395000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 7425000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 7455000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 7465000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 7475000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 7505000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 7535000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 7545000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 7605000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 7615000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 7645000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 7675000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 7685000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 7695000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 7725000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 7755000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 7765000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 7775000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 7805000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 7835000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 7845000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 7905000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 7915000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 7945000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 7975000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 7985000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 7995000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 8025000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 8055000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 8065000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 8075000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 8105000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 8135000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 8145000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 8205000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 8215000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 8245000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 8275000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 8285000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 8295000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 8325000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 8355000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 8365000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 8375000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 8405000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 8435000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 8445000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 8505000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 8515000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 8545000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 8575000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 8585000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 8595000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 8625000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 8655000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 8665000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 8675000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 8705000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 8735000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 8745000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 8805000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 8815000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 8845000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 8875000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 8885000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 8895000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 8925000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 8955000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 8965000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 8975000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 9005000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 9035000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 9045000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 9105000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 9115000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 9145000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 9175000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 9185000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 9195000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 9225000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 9255000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 9265000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 9275000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 9305000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 9335000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 9345000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 9405000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 9415000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 9445000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 9475000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 9485000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 9495000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 9525000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 9555000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 9565000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 9575000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 9605000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 9635000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 9645000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 9705000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 9715000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 9745000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 9775000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 9785000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 9795000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 9825000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 9855000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 9865000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 9875000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 9905000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 9935000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 9945000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 10005000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 10015000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 10045000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 10075000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 10085000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 10095000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 10125000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 10155000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 10165000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 10175000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 10205000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'master_slave_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'master_slave_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj master_slave_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/imports/new/master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/imports/new/master_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/imports/Bus-Desingn/simple_slave/simple_slave.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/imports/new/simple_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/imports/Bus-Desingn/simple_slave/simple_slave.srcs/sources_1/new/slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/imports/Bus-Desingn/simple_slave/simple_slave.srcs/sources_1/new/slave_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/new/tb_master_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_slave_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_slave_tb_behav xil_defaultlib.master_slave_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_slave_tb_behav xil_defaultlib.master_slave_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_processor
Compiling module xil_defaultlib.master_interface
Compiling module xil_defaultlib.master
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.slave_interface
Compiling module xil_defaultlib.slave
Compiling module xil_defaultlib.master_slave_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot master_slave_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "master_slave_tb_behav -key {Behavioral:sim_1:Functional:master_slave_tb} -tclbatch {master_slave_tb.tcl} -view {C:/Users/Public/AXI-Bus-Design/simple_bus/master_slave_tb_behav_commit01.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Public/AXI-Bus-Design/simple_bus/master_slave_tb_behav_commit01.wcfg
source master_slave_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0 | Master Din: xx |  Addr: 0000 | Write Enable: 0
Time: 55000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 95000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 155000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 165000 | Master Din: 02 |  Addr: 0001 | Write Enable: 0
Time: 185000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 195000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
$finish called at time : 205 ns : File "C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/new/tb_master_slave.v" Line 129
INFO: [USF-XSim-96] XSim completed. Design snapshot 'master_slave_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1557.898 ; gain = 0.000
run 10 us
Time: 225000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 255000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 265000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 275000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 305000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 335000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 345000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 405000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 415000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 445000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 475000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 485000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 495000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 525000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 555000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 565000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 575000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 605000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 635000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 645000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 705000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 715000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 745000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 775000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 785000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 795000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 825000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 855000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 865000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 875000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 905000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 935000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 945000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 1005000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 1015000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 1045000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 1075000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 1085000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 1095000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 1125000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 1155000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 1165000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 1175000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 1205000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 1235000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 1245000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 1305000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 1315000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 1345000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 1375000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 1385000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 1395000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 1425000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 1455000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 1465000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 1475000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 1505000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 1535000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 1545000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 1605000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 1615000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 1645000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 1675000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 1685000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 1695000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 1725000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 1755000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 1765000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 1775000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 1805000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 1835000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 1845000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 1905000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 1915000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 1945000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 1975000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 1985000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 1995000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 2025000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 2055000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 2065000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 2075000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 2105000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 2135000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 2145000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 2205000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 2215000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 2245000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 2275000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 2285000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 2295000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 2325000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 2355000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 2365000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 2375000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 2405000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 2435000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 2445000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 2505000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 2515000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 2545000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 2575000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 2585000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 2595000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 2625000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 2655000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 2665000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 2675000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 2705000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 2735000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 2745000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 2805000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 2815000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 2845000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 2875000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 2885000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 2895000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 2925000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 2955000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 2965000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 2975000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 3005000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 3035000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 3045000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 3105000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 3115000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 3145000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 3175000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 3185000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 3195000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 3225000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 3255000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 3265000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 3275000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 3305000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 3335000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 3345000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 3405000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 3415000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 3445000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 3475000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 3485000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 3495000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 3525000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 3555000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 3565000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 3575000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 3605000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 3635000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 3645000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 3705000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 3715000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 3745000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 3775000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 3785000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 3795000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 3825000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 3855000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 3865000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 3875000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 3905000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 3935000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 3945000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 4005000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 4015000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 4045000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 4075000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 4085000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 4095000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 4125000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 4155000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 4165000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 4175000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 4205000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 4235000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 4245000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 4305000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 4315000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 4345000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 4375000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 4385000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 4395000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 4425000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 4455000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 4465000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 4475000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 4505000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 4535000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 4545000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 4605000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 4615000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 4645000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 4675000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 4685000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 4695000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 4725000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 4755000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 4765000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 4775000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 4805000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 4835000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 4845000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 4905000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 4915000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 4945000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 4975000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 4985000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 4995000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 5025000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 5055000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 5065000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 5075000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 5105000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 5135000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 5145000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 5205000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 5215000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 5245000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 5275000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 5285000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 5295000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 5325000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 5355000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 5365000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 5375000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 5405000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 5435000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 5445000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 5505000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 5515000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 5545000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 5575000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 5585000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 5595000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 5625000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 5655000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 5665000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 5675000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 5705000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 5735000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 5745000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 5805000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 5815000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 5845000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 5875000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 5885000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 5895000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 5925000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 5955000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 5965000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 5975000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 6005000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 6035000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 6045000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 6105000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 6115000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 6145000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 6175000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 6185000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 6195000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 6225000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 6255000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 6265000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 6275000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 6305000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 6335000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 6345000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 6405000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 6415000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 6445000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 6475000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 6485000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 6495000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 6525000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 6555000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 6565000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 6575000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 6605000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 6635000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 6645000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 6705000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 6715000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 6745000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 6775000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 6785000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 6795000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 6825000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 6855000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 6865000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 6875000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 6905000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 6935000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 6945000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 7005000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 7015000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 7045000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 7075000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 7085000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 7095000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 7125000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 7155000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 7165000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 7175000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 7205000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 7235000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 7245000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 7305000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 7315000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 7345000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 7375000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 7385000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 7395000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 7425000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 7455000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 7465000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 7475000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 7505000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 7535000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 7545000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 7605000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 7615000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 7645000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 7675000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 7685000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 7695000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 7725000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 7755000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 7765000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 7775000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 7805000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 7835000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 7845000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 7905000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 7915000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 7945000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 7975000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 7985000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 7995000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 8025000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 8055000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 8065000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 8075000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 8105000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 8135000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 8145000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 8205000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 8215000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 8245000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 8275000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 8285000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 8295000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 8325000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 8355000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 8365000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 8375000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 8405000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 8435000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 8445000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 8505000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 8515000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 8545000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 8575000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 8585000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 8595000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 8625000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 8655000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 8665000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 8675000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 8705000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 8735000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 8745000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 8805000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 8815000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 8845000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 8875000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 8885000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 8895000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 8925000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 8955000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 8965000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 8975000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 9005000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 9035000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 9045000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 9105000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 9115000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 9145000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 9175000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 9185000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 9195000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 9225000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 9255000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 9265000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 9275000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 9305000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 9335000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 9345000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 9405000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 9415000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 9445000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 9475000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 9485000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 9495000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 9525000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 9555000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 9565000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 9575000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 9605000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 9635000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 9645000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 9705000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 9715000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 9745000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 9775000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 9785000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 9795000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 9825000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 9855000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 9865000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 9875000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 9905000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
Time: 9935000 | Master Din: a5 |  Addr: 1001 | Write Enable: 0
Time: 9945000 | Master Din: 06 |  Addr: 1001 | Write Enable: 0
Time: 10005000 | Master Din: 06 |  Addr: 0000 | Write Enable: 0
Time: 10015000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 10045000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 10075000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 10085000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 10095000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
Time: 10125000 | Master Din: a5 |  Addr: 0101 | Write Enable: 1
Time: 10155000 | Master Din: a5 |  Addr: 0101 | Write Enable: 0
Time: 10165000 | Master Din: 04 |  Addr: 1000 | Write Enable: 0
Time: 10175000 | Master Din: a5 |  Addr: 1000 | Write Enable: 0
Time: 10205000 | Master Din: a5 |  Addr: 1001 | Write Enable: 1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'master_slave_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'master_slave_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj master_slave_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/imports/new/master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/imports/new/master_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/imports/Bus-Desingn/simple_slave/simple_slave.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/imports/new/simple_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/imports/Bus-Desingn/simple_slave/simple_slave.srcs/sources_1/new/slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/imports/Bus-Desingn/simple_slave/simple_slave.srcs/sources_1/new/slave_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/new/tb_master_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_slave_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_slave_tb_behav xil_defaultlib.master_slave_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_slave_tb_behav xil_defaultlib.master_slave_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_processor
Compiling module xil_defaultlib.master_interface
Compiling module xil_defaultlib.master
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.slave_interface
Compiling module xil_defaultlib.slave
Compiling module xil_defaultlib.master_slave_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot master_slave_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "master_slave_tb_behav -key {Behavioral:sim_1:Functional:master_slave_tb} -tclbatch {master_slave_tb.tcl} -view {C:/Users/Public/AXI-Bus-Design/simple_bus/master_slave_tb_behav_commit01.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Public/AXI-Bus-Design/simple_bus/master_slave_tb_behav_commit01.wcfg
source master_slave_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0 | Master Din: xx |  Addr: 0000 | Write Enable: 0
Time: 55000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 95000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 155000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 165000 | Master Din: 02 |  Addr: 0001 | Write Enable: 0
Time: 185000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 195000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
$finish called at time : 205 ns : File "C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/new/tb_master_slave.v" Line 129
INFO: [USF-XSim-96] XSim completed. Design snapshot 'master_slave_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1557.898 ; gain = 0.000
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'master_slave_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'master_slave_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj master_slave_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/imports/new/master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/imports/new/master_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/imports/new/simple_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/imports/Bus-Desingn/simple_slave/simple_slave.srcs/sources_1/new/slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave
ERROR: [VRFC 10-4982] syntax error near '(' [C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/imports/Bus-Desingn/simple_slave/simple_slave.srcs/sources_1/new/slave.v:49]
ERROR: [VRFC 10-2939] 'memory' is an unknown type [C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/imports/Bus-Desingn/simple_slave/simple_slave.srcs/sources_1/new/slave.v:46]
ERROR: [VRFC 10-2865] module 'slave' ignored due to previous errors [C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/imports/Bus-Desingn/simple_slave/simple_slave.srcs/sources_1/new/slave.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'master_slave_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'master_slave_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj master_slave_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/imports/new/master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/imports/new/master_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/imports/Bus-Desingn/simple_slave/simple_slave.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/imports/new/simple_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/imports/Bus-Desingn/simple_slave/simple_slave.srcs/sources_1/new/slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/imports/Bus-Desingn/simple_slave/simple_slave.srcs/sources_1/new/slave_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/new/tb_master_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_slave_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_slave_tb_behav xil_defaultlib.master_slave_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_slave_tb_behav xil_defaultlib.master_slave_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_processor
Compiling module xil_defaultlib.master_interface
Compiling module xil_defaultlib.master
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.slave_interface
Compiling module xil_defaultlib.slave
Compiling module xil_defaultlib.master_slave_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot master_slave_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "master_slave_tb_behav -key {Behavioral:sim_1:Functional:master_slave_tb} -tclbatch {master_slave_tb.tcl} -view {C:/Users/Public/AXI-Bus-Design/simple_bus/master_slave_tb_behav_commit01.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Public/AXI-Bus-Design/simple_bus/master_slave_tb_behav_commit01.wcfg
source master_slave_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0 | Master Din: xx |  Addr: 0000 | Write Enable: 0
Time: 55000 | Master Din: a5 |  Addr: 0000 | Write Enable: 0
Time: 95000 | Master Din: a5 |  Addr: 0001 | Write Enable: 1
Time: 155000 | Master Din: a5 |  Addr: 0001 | Write Enable: 0
Time: 165000 | Master Din: 02 |  Addr: 0001 | Write Enable: 0
Time: 185000 | Master Din: 02 |  Addr: 0100 | Write Enable: 0
Time: 195000 | Master Din: a5 |  Addr: 0100 | Write Enable: 0
$finish called at time : 205 ns : File "C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/new/tb_master_slave.v" Line 129
INFO: [USF-XSim-96] XSim completed. Design snapshot 'master_slave_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1560.859 ; gain = 2.961
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'master_slave_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'master_slave_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj master_slave_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/imports/new/master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/imports/new/master_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/imports/Bus-Desingn/simple_slave/simple_slave.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/imports/new/simple_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/imports/Bus-Desingn/simple_slave/simple_slave.srcs/sources_1/new/slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/imports/Bus-Desingn/simple_slave/simple_slave.srcs/sources_1/new/slave_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/new/tb_master_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_slave_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_slave_tb_behav xil_defaultlib.master_slave_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_slave_tb_behav xil_defaultlib.master_slave_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 12 for port 'addr' [C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/new/tb_master_slave.v:91]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_processor(ADDR_WIDTH=14,I...
Compiling module xil_defaultlib.master_interface
Compiling module xil_defaultlib.master
Compiling module xil_defaultlib.memory(ADDR_WIDTH=12)
Compiling module xil_defaultlib.slave_interface(ADDR_WIDTH=12)
Compiling module xil_defaultlib.slave
Compiling module xil_defaultlib.master_slave_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot master_slave_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "master_slave_tb_behav -key {Behavioral:sim_1:Functional:master_slave_tb} -tclbatch {master_slave_tb.tcl} -view {C:/Users/Public/AXI-Bus-Design/simple_bus/master_slave_tb_behav_commit01.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Public/AXI-Bus-Design/simple_bus/master_slave_tb_behav_commit01.wcfg
source master_slave_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0 | Master Din: xx |  Addr: 00000000000000 | Write Enable: 0
$finish called at time : 205 ns : File "C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/new/tb_master_slave.v" Line 132
INFO: [USF-XSim-96] XSim completed. Design snapshot 'master_slave_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1564.414 ; gain = 3.555
run 10 us
run 10 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'master_slave_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'master_slave_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj master_slave_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/imports/new/master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/imports/new/master_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/imports/Bus-Desingn/simple_slave/simple_slave.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/imports/new/simple_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/imports/Bus-Desingn/simple_slave/simple_slave.srcs/sources_1/new/slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/imports/Bus-Desingn/simple_slave/simple_slave.srcs/sources_1/new/slave_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/new/tb_master_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_slave_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_slave_tb_behav xil_defaultlib.master_slave_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_slave_tb_behav xil_defaultlib.master_slave_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 12 for port 'addr' [C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/new/tb_master_slave.v:91]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_processor(ADDR_WIDTH=14,I...
Compiling module xil_defaultlib.master_interface
Compiling module xil_defaultlib.master
Compiling module xil_defaultlib.memory(ADDR_WIDTH=12)
Compiling module xil_defaultlib.slave_interface(ADDR_WIDTH=12)
Compiling module xil_defaultlib.slave
Compiling module xil_defaultlib.master_slave_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot master_slave_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "master_slave_tb_behav -key {Behavioral:sim_1:Functional:master_slave_tb} -tclbatch {master_slave_tb.tcl} -view {C:/Users/Public/AXI-Bus-Design/simple_bus/master_slave_tb_behav_commit01.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Public/AXI-Bus-Design/simple_bus/master_slave_tb_behav_commit01.wcfg
source master_slave_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0 | Master Din: xx |  Addr: 00000000000000 | Write Enable: 0
$finish called at time : 205 ns : File "C:/Users/Public/AXI-Bus-Design/simple_bus/simple_bus.srcs/sources_1/new/tb_master_slave.v" Line 132
INFO: [USF-XSim-96] XSim completed. Design snapshot 'master_slave_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1567.312 ; gain = 2.898
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb 10 01:28:23 2025...
