
module mux8_1(i0, i1, i2, i3, i4, i5, i6, i7, out, s0, s1, s2);

input i0, i1, i2, i3, i4, i5, i6, i7, s0, s1, s2;
output out;

assign out = 
(~s0 & ~s1 & ~s2 & i0) | 
(~s0 & ~s1 & s2 & i1) | 
(~s0 & s1 & ~s2 & i2) | 
(~s0 & s1 & s2 & i3) | 
(s0 & ~s1 & ~s2 & i4) | 
(s0 & ~s1 & s2 & i5) | 
(s0 & s1 & ~s2 & i6) | 
(s0 & s1 & s2 & i7);

endmodule
