Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 0bbc857dc65f431da50d010ceae6ba5c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot XADCdemo_behav xil_defaultlib.XADCdemo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port di_in [U:/CPE439/Zybo-XADC-master/src/hdl/XADCdemo.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port dwe_in [U:/CPE439/Zybo-XADC-master/src/hdl/XADCdemo.v:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.XADC(INIT_41=16'b010000110101111...
Compiling module xil_defaultlib.xadc_wiz_0
Compiling module xil_defaultlib.XADCdemo
Compiling module xil_defaultlib.glbl
Built simulation snapshot XADCdemo_behav
