#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Apr 26 11:20:28 2022
# Process ID: 20304
# Current directory: /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip
# Command line: vivado
# Log file: /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/vivado.log
# Journal file: /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_3 /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/project_3 -part xc7a100tfgg676-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 6448.875 ; gain = 68.957 ; free physical = 25319 ; free virtual = 410656
add_files -norecurse {/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_sec_anchor_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_data_integ_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_count_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_slicer.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/edn_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_data_integ_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_err.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_core_reg_top.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_prince.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy_rd_buffers.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/entropy_src_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_mp_data_region_sel.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_secded_hamming_72_64_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_diff_decode.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_prim_reg_top.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_mem_reg_top.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_alert_sender.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/keymgr_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/dut.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_ram_1p.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_util_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_lfsr.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy_scramble.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_mubi_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/jtag_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flash_bank.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_info_cfg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_arb.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/keccak_2share.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/otp_ctrl_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/ast_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_rsp_intg_gen.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg_shadow.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_edge_detector.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/otp_ctrl_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flash.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_region_cfg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flop_2sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy_prog.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_rd.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/aes_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_fifo_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_pulse_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_secded_inv_64_57_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_fifo_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_cmd_intg_chk.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_sparse_fsm_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/sha3_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_ram_1p.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy_erase.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_prog.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy_rd.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flash.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy_core.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_secded_inv_64_57_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/entropy_src_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_gf_mult.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg_arb.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_secded_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/top_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_cipher_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_adapter_reg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_adapter_sram.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/pwrmgr_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_err_resp.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/keymgr_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_ram_1p_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/sha3pad.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_alert_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/lc_ctrl_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_secded_inv_39_32_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_reg_cdc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_secded_hamming_76_68_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flop_2sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/pwrmgr_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_arbiter_tree.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_secded_hamming_76_68_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/sha3.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_secded_inv_39_32_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_lc_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_sync_reqack.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/aes_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/aes.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_intr_hw.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_count.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_erase.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_lcmgr.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_mp.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/keccak_round.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg_ext.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/dut.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/dut.sv
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/keccak_round.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/keccak_round.sv
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_slicer.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_slicer.sv
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg676-1
Top: flash_ctrl
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_buf with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_buf.sv:24]
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_flop with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flop.sv:30]
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_ram_1p with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_ram_1p.sv:31]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 6642.988 ; gain = 34.266 ; free physical = 26136 ; free virtual = 411279
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'flash_ctrl' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl.sv:10]
	Parameter AlertAsyncOn bound to: 2'b11 
	Parameter RndCnstAddrKey bound to: 128'b01011101011100000111111110001010001011010000000111010100000000001001001010001111101001101001000111000110101001101110000010100100 
	Parameter RndCnstDataKey bound to: 128'b00111001100101010011011000011000111100101100101001101111011001110100101011110011100111110110010010010111010111101010000111110101 
	Parameter RndCnstLfsrSeed bound to: -1462835326 - type: integer 
	Parameter RndCnstLfsrPerm bound to: 160'b1101011000001011110001111101100001100100010001011101101010010011010001111110000011001100110111010000010110110010100000011101111110010101001000111000101110110101 
	Parameter IsFatal bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'prim_alert_sender' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_alert_sender.sv:32]
	Parameter IsFatal bound to: 1'b0 
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_diff_decode' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_diff_decode.sv:19]
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000000 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000000 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000000 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop' (1#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync' (2#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync' (3#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flop_2sync.sv:13]
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000000 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000000 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000000 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized0' (3#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync__parameterized0' (3#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync__parameterized0' (3#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flop_2sync.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_diff_decode.sv:114]
INFO: [Synth 8-6155] done synthesizing module 'prim_diff_decode' (4#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_diff_decode.sv:19]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_alert_sender.sv:135]
INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_alert_sender.sv:135]
INFO: [Synth 8-6157] synthesizing module 'prim_buf' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_buf.sv:16]
	Parameter Width bound to: 1 - type: integer 
	Parameter Impl bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_buf' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_buf' (5#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_buf' (6#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_buf.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_alert_sender' (7#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_alert_sender.sv:32]
INFO: [Synth 8-6157] synthesizing module 'prim_alert_sender__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_alert_sender.sv:32]
	Parameter IsFatal bound to: 1'b1 
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_alert_sender.sv:135]
INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_alert_sender.sv:135]
INFO: [Synth 8-6155] done synthesizing module 'prim_alert_sender__parameterized0' (7#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_alert_sender.sv:32]
INFO: [Synth 8-6157] synthesizing module 'flash_ctrl_core_reg_top' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_core_reg_top.sv:8]
	Parameter AW bound to: 32'sb00000000000000000000000000001001 
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter DBW bound to: 32'sb00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'tlul_cmd_intg_chk' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_cmd_intg_chk.sv:3]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_dec' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_dec' (8#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_dec' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_dec' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_dec' (9#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_dec' (10#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_cmd_intg_chk' (11#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_cmd_intg_chk.sv:3]
INFO: [Synth 8-6157] synthesizing module 'tlul_rsp_intg_gen' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_rsp_intg_gen.sv:9]
	Parameter EnableRspIntgGen bound to: 1'b1 
	Parameter EnableDataIntgGen bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_enc' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_enc' (12#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_enc' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_enc' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_enc' (13#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_enc' (14#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_rsp_intg_gen' (15#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_rsp_intg_gen.sv:9]
INFO: [Synth 8-6157] synthesizing module 'tlul_socket_1n' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:35]
	Parameter N bound to: 32'b00000000000000000000000000000011 
	Parameter HReqPass bound to: 1'b1 
	Parameter HRspPass bound to: 1'b1 
	Parameter DReqPass bound to: 3'b111 
	Parameter DRspPass bound to: 3'b111 
	Parameter HReqDepth bound to: 4'b0000 
	Parameter HRspDepth bound to: 4'b0000 
	Parameter DReqDepth bound to: 12'b000000000000 
	Parameter DRspDepth bound to: 12'b000000000000 
	Parameter NWD bound to: 32'b00000000000000000000000000000010 
	Parameter MaxOutstanding bound to: 32'sb00000000000000000000000100000000 
	Parameter OutstandingW bound to: 32'sb00000000000000000000000000001001 
INFO: [Synth 8-6157] synthesizing module 'tlul_fifo_sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_fifo_sync.sv:9]
	Parameter ReqPass bound to: 1'b1 
	Parameter RspPass bound to: 1'b1 
	Parameter ReqDepth bound to: 32'b00000000000000000000000000000000 
	Parameter RspDepth bound to: 32'b00000000000000000000000000000000 
	Parameter SpareReqW bound to: 32'b00000000000000000000000000000001 
	Parameter SpareRspW bound to: 32'b00000000000000000000000000000001 
	Parameter REQFIFO_WIDTH bound to: 32'b00000000000000000000000001101100 
	Parameter RSPFIFO_WIDTH bound to: 32'b00000000000000000000000001000001 
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000001101100 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 32'b00000000000000000000000000000000 
	Parameter OutputZeroIfEmpty bound to: 1'b1 
	Parameter DepthWNorm bound to: 32'b00000000000000000000000000000000 
	Parameter DepthW bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync' (16#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_fifo_sync.sv:6]
WARNING: [Synth 8-350] instance 'reqfifo' of module 'prim_fifo_sync' requires 10 connections, but only 9 given [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_fifo_sync.sv:32]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000001000001 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 32'b00000000000000000000000000000000 
	Parameter OutputZeroIfEmpty bound to: 1'b1 
	Parameter DepthWNorm bound to: 32'b00000000000000000000000000000000 
	Parameter DepthW bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized0' (16#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_fifo_sync.sv:6]
WARNING: [Synth 8-350] instance 'rspfifo' of module 'prim_fifo_sync' requires 10 connections, but only 9 given [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_fifo_sync.sv:63]
INFO: [Synth 8-6155] done synthesizing module 'tlul_fifo_sync' (17#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_fifo_sync.sv:9]
INFO: [Synth 8-6157] synthesizing module 'tlul_fifo_sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_fifo_sync.sv:9]
	Parameter ReqPass bound to: 1'b1 
	Parameter RspPass bound to: 1'b1 
	Parameter ReqDepth bound to: 0 - type: integer 
	Parameter RspDepth bound to: 0 - type: integer 
	Parameter SpareReqW bound to: 32'b00000000000000000000000000000010 
	Parameter SpareRspW bound to: 32'b00000000000000000000000000000001 
	Parameter REQFIFO_WIDTH bound to: 32'b00000000000000000000000001101101 
	Parameter RSPFIFO_WIDTH bound to: 32'b00000000000000000000000001000001 
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000001101101 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 0 - type: integer 
	Parameter OutputZeroIfEmpty bound to: 1'b1 
	Parameter DepthWNorm bound to: 32'b00000000000000000000000000000000 
	Parameter DepthW bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized1' (17#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_fifo_sync.sv:6]
WARNING: [Synth 8-350] instance 'reqfifo' of module 'prim_fifo_sync' requires 10 connections, but only 9 given [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_fifo_sync.sv:32]
WARNING: [Synth 8-350] instance 'rspfifo' of module 'prim_fifo_sync' requires 10 connections, but only 9 given [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_fifo_sync.sv:63]
INFO: [Synth 8-6155] done synthesizing module 'tlul_fifo_sync__parameterized0' (17#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_fifo_sync.sv:9]
INFO: [Synth 8-6157] synthesizing module 'tlul_err_resp' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_err_resp.sv:6]
	Parameter TL_AIW bound to: 32'sb00000000000000000000000000001000 
WARNING: [Synth 8-5788] Register err_source_reg in module tlul_err_resp is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_err_resp.sv:29]
WARNING: [Synth 8-3848] Net tl_h_o[d_opcode] in module/entity tlul_err_resp does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_err_resp.sv:10]
WARNING: [Synth 8-3848] Net tl_h_o[d_user][rsp_intg] in module/entity tlul_err_resp does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_err_resp.sv:10]
WARNING: [Synth 8-3848] Net tl_h_o[d_user][data_intg] in module/entity tlul_err_resp does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_err_resp.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_err_resp' (18#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_err_resp.sv:6]
WARNING: [Synth 8-3848] Net tl_t_i[d_user][data_intg] in module/entity tlul_socket_1n does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:65]
WARNING: [Synth 8-3848] Net tl_t_i[d_user][rsp_intg] in module/entity tlul_socket_1n does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:65]
WARNING: [Synth 8-3848] Net tl_u_o[0][a_user][data_intg] in module/entity tlul_socket_1n does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:121]
WARNING: [Synth 8-3848] Net tl_u_o[0][a_user][cmd_intg] in module/entity tlul_socket_1n does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:121]
WARNING: [Synth 8-3848] Net tl_u_o[0][a_user][instr_type] in module/entity tlul_socket_1n does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:121]
WARNING: [Synth 8-3848] Net tl_u_o[0][a_user][rsvd] in module/entity tlul_socket_1n does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:121]
WARNING: [Synth 8-3848] Net tl_u_o[1][a_user][data_intg] in module/entity tlul_socket_1n does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:121]
WARNING: [Synth 8-3848] Net tl_u_o[1][a_user][cmd_intg] in module/entity tlul_socket_1n does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:121]
WARNING: [Synth 8-3848] Net tl_u_o[1][a_user][instr_type] in module/entity tlul_socket_1n does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:121]
WARNING: [Synth 8-3848] Net tl_u_o[1][a_user][rsvd] in module/entity tlul_socket_1n does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:121]
WARNING: [Synth 8-3848] Net tl_u_o[2][a_user][data_intg] in module/entity tlul_socket_1n does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:121]
WARNING: [Synth 8-3848] Net tl_u_o[2][a_user][cmd_intg] in module/entity tlul_socket_1n does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:121]
WARNING: [Synth 8-3848] Net tl_u_o[2][a_user][instr_type] in module/entity tlul_socket_1n does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:121]
WARNING: [Synth 8-3848] Net tl_u_o[2][a_user][rsvd] in module/entity tlul_socket_1n does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:121]
WARNING: [Synth 8-3848] Net tl_u_o[3][a_user][data_intg] in module/entity tlul_socket_1n does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:121]
WARNING: [Synth 8-3848] Net tl_u_o[3][a_user][cmd_intg] in module/entity tlul_socket_1n does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:121]
WARNING: [Synth 8-3848] Net tl_u_o[3][a_user][instr_type] in module/entity tlul_socket_1n does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:121]
WARNING: [Synth 8-3848] Net tl_u_o[3][a_user][rsvd] in module/entity tlul_socket_1n does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:121]
INFO: [Synth 8-6155] done synthesizing module 'tlul_socket_1n' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:35]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_core_reg_top.sv:122]
INFO: [Synth 8-6157] synthesizing module 'tlul_adapter_reg' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_adapter_reg.sv:10]
	Parameter RegAw bound to: 32'sb00000000000000000000000000001001 
	Parameter EnableDataIntgGen bound to: 32'sb00000000000000000000000000000000 
	Parameter RegDw bound to: 32'sb00000000000000000000000000100000 
	Parameter RegBw bound to: 32'sb00000000000000000000000000000100 
	Parameter IW bound to: 32'sb00000000000000000000000000001000 
	Parameter SZW bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'tlul_err' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_err.sv:7]
	Parameter IW bound to: 32'sb00000000000000000000000000001000 
	Parameter SZW bound to: 32'sb00000000000000000000000000000010 
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter MW bound to: 32'sb00000000000000000000000000000100 
	Parameter SubAW bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_err.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'tlul_err' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_err.sv:7]
WARNING: [Synth 8-3848] Net malformed_meta_err in module/entity tlul_adapter_reg does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_adapter_reg.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_reg' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_adapter_reg.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SWACCESS bound to: 3'b011 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg' (22#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SWACCESS bound to: 3'b000 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized0' (22#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext' (23#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000100 
	Parameter SWACCESS bound to: 3'b101 
	Parameter RESVAL bound to: 4'b0101 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized1' (23#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter SWACCESS bound to: 3'b000 
	Parameter RESVAL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized2' (23#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SWACCESS bound to: 3'b100 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized3' (23#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000010 
	Parameter SWACCESS bound to: 3'b000 
	Parameter RESVAL bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized4' (23#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized5' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000001100 
	Parameter SWACCESS bound to: 3'b000 
	Parameter RESVAL bound to: 12'b000000000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized5' (23#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized6' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000010100 
	Parameter SWACCESS bound to: 3'b000 
	Parameter RESVAL bound to: 20'b00000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized6' (23#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized7' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SWACCESS bound to: 3'b101 
	Parameter RESVAL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized7' (23#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_shadow' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg_shadow.sv:8]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 1'b0 
	Parameter InvertedSwAccess bound to: 3'b000 
	Parameter StagedSwAccess bound to: 3'b000 
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_arb' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg_arb.sv:3]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SWACCESS bound to: 3'b000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_arb' (24#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg_arb.sv:3]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized8' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SWACCESS bound to: 3'b000 
	Parameter RESVAL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized8' (24#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_shadow' (25#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg_shadow.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_shadow__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg_shadow.sv:8]
	Parameter DW bound to: 32'sb00000000000000000000000000001001 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 9'b000000000 
	Parameter InvertedSwAccess bound to: 3'b000 
	Parameter StagedSwAccess bound to: 3'b000 
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_arb__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg_arb.sv:3]
	Parameter DW bound to: 32'sb00000000000000000000000000001001 
	Parameter SWACCESS bound to: 3'b000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_arb__parameterized0' (25#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg_arb.sv:3]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized9' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000001001 
	Parameter SWACCESS bound to: 3'b000 
	Parameter RESVAL bound to: 9'b111111111 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized9' (25#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized10' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000001001 
	Parameter SWACCESS bound to: 3'b000 
	Parameter RESVAL bound to: 9'b000000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized10' (25#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_shadow__parameterized0' (25#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg_shadow.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_shadow__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg_shadow.sv:8]
	Parameter DW bound to: 32'sb00000000000000000000000000001010 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 10'b0000000000 
	Parameter InvertedSwAccess bound to: 3'b000 
	Parameter StagedSwAccess bound to: 3'b000 
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_arb__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg_arb.sv:3]
	Parameter DW bound to: 32'sb00000000000000000000000000001010 
	Parameter SWACCESS bound to: 3'b000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_arb__parameterized1' (25#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg_arb.sv:3]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized11' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000001010 
	Parameter SWACCESS bound to: 3'b000 
	Parameter RESVAL bound to: 10'b1111111111 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized11' (25#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized12' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000001010 
	Parameter SWACCESS bound to: 3'b000 
	Parameter RESVAL bound to: 10'b0000000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized12' (25#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_shadow__parameterized1' (25#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg_shadow.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized13' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SWACCESS bound to: 3'b001 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized13' (25#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized14' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SWACCESS bound to: 3'b001 
	Parameter RESVAL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized14' (25#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized15' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000010100 
	Parameter SWACCESS bound to: 3'b001 
	Parameter RESVAL bound to: 20'b00000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized15' (25#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized16' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000001000 
	Parameter SWACCESS bound to: 3'b000 
	Parameter RESVAL bound to: 8'b00000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized16' (25#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized17' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000101 
	Parameter SWACCESS bound to: 3'b000 
	Parameter RESVAL bound to: 5'b01111 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized17' (25#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_core_reg_top.sv:12949]
WARNING: [Synth 8-6014] Unused sequential element rst_done_reg was removed.  [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_core_reg_top.sv:13619]
WARNING: [Synth 8-6014] Unused sequential element shadow_rst_done_reg was removed.  [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_core_reg_top.sv:13627]
INFO: [Synth 8-6155] done synthesizing module 'flash_ctrl_core_reg_top' (26#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_core_reg_top.sv:8]
INFO: [Synth 8-6157] synthesizing module 'flash_ctrl_region_cfg' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_region_cfg.sv:11]
	Parameter InfoBits bound to: 32'sb00000000000000000000000011010010 
INFO: [Synth 8-6157] synthesizing module 'flash_ctrl_info_cfg' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_info_cfg.sv:9]
	Parameter Bank bound to: 1'b0 
	Parameter InfoSel bound to: 2'b00 
	Parameter CfgBitWidth bound to: 32'sb00000000000000000000000000000111 
INFO: [Synth 8-6155] done synthesizing module 'flash_ctrl_info_cfg' (27#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_info_cfg.sv:9]
INFO: [Synth 8-6157] synthesizing module 'flash_ctrl_info_cfg__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_info_cfg.sv:9]
	Parameter Bank bound to: 1'b0 
	Parameter InfoSel bound to: 2'b01 
	Parameter CfgBitWidth bound to: 32'sb00000000000000000000000000000111 
INFO: [Synth 8-6155] done synthesizing module 'flash_ctrl_info_cfg__parameterized0' (27#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_info_cfg.sv:9]
INFO: [Synth 8-6157] synthesizing module 'flash_ctrl_info_cfg__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_info_cfg.sv:9]
	Parameter Bank bound to: 1'b0 
	Parameter InfoSel bound to: 2'b10 
	Parameter CfgBitWidth bound to: 32'sb00000000000000000000000000000111 
INFO: [Synth 8-6155] done synthesizing module 'flash_ctrl_info_cfg__parameterized1' (27#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_info_cfg.sv:9]
INFO: [Synth 8-6157] synthesizing module 'flash_ctrl_info_cfg__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_info_cfg.sv:9]
	Parameter Bank bound to: 1'b1 
	Parameter InfoSel bound to: 2'b00 
	Parameter CfgBitWidth bound to: 32'sb00000000000000000000000000000111 
INFO: [Synth 8-6155] done synthesizing module 'flash_ctrl_info_cfg__parameterized2' (27#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_info_cfg.sv:9]
INFO: [Synth 8-6157] synthesizing module 'flash_ctrl_info_cfg__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_info_cfg.sv:9]
	Parameter Bank bound to: 1'b1 
	Parameter InfoSel bound to: 2'b01 
	Parameter CfgBitWidth bound to: 32'sb00000000000000000000000000000111 
INFO: [Synth 8-6155] done synthesizing module 'flash_ctrl_info_cfg__parameterized3' (27#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_info_cfg.sv:9]
INFO: [Synth 8-6157] synthesizing module 'flash_ctrl_info_cfg__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_info_cfg.sv:9]
	Parameter Bank bound to: 1'b1 
	Parameter InfoSel bound to: 2'b10 
	Parameter CfgBitWidth bound to: 32'sb00000000000000000000000000000111 
INFO: [Synth 8-6155] done synthesizing module 'flash_ctrl_info_cfg__parameterized4' (27#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_info_cfg.sv:9]
INFO: [Synth 8-6157] synthesizing module 'prim_lc_sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_lc_sync.sv:12]
	Parameter NumCopies bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000100 
	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000011 
	Parameter ResetValue bound to: 4'b0101 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000100 
	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000011 
	Parameter ResetValue bound to: 4'b0101 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000100 
	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000011 
	Parameter ResetValue bound to: 4'b0101 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized1' (27#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync__parameterized1' (27#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync__parameterized1' (27#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flop_2sync.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'prim_lc_sync' (28#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_lc_sync.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'flash_ctrl_region_cfg' (29#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_region_cfg.sv:11]
INFO: [Synth 8-6157] synthesizing module 'prim_lfsr' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_lfsr.sv:28]
	Parameter StatePermEn bound to: 32'sb00000000000000000000000000000001 
	Parameter StatePerm bound to: 32'sb10010101001000111000101110110101 
	Parameter LfsrType bound to: GAL_XOR - type: string 
	Parameter LfsrDw bound to: 32'b00000000000000000000000000100000 
	Parameter EntropyDw bound to: 32'b00000000000000000000000000100000 
	Parameter StateOutDw bound to: 32'b00000000000000000000000000100000 
	Parameter DefaultSeed bound to: -1462835326 - type: integer 
	Parameter CustomCoeffs bound to: 0 - type: integer 
	Parameter MaxLenSVA bound to: 1'b1 
	Parameter LockupSVA bound to: 1'b1 
	Parameter ExtSeedSVA bound to: 1'b1 
	Parameter GAL_XOR_LUT_OFF bound to: 32'b00000000000000000000000000000100 
	Parameter GAL_XOR_COEFFS bound to: 3904'b0000000000000000000000000000000000000000000000000000000000001001000000000000000000000000000000000000000000000000000000000001001000000000000000000000000000000000000000000000000000000000001000010000000000000000000000000000000000000000000000000000000001000001000000000000000000000000000000000000000000000000000000001000111000000000000000000000000000000000000000000000000000000001000010000000000000000000000000000000000000000000000000000000001000000100000000000000000000000000000000000000000000000000000001000000001000000000000000000000000000000000000000000000000000001000001010010000000000000000000000000000000000000000000000000001000000001101000000000000000000000000000000000000000000000000001000000001010100000000000000000000000000000000000000000000000001000000000000010000000000000000000000000000000000000000000000001000000000010110000000000000000000000000000000000000000000000001000000000000010000000000000000000000000000000000000000000000001000000000000100110000000000000000000000000000000000000000000001000000000000010011000000000000000000000000000000000000000000001000000000000000010000000000000000000000000000000000000000000001000000000000000000100000000000000000000000000000000000000000001000000000000000000001000000000000000000000000000000000000000001000000000000000001000000000000000000000000000000000000000000001000000000000000000011010000000000000000000000000000000000000001000000000000000000000100000000000000000000000000000000000000001000000000000000000010001100000000000000000000000000000000000001000000000000000000000100110000000000000000000000000000000000001000000000000000000000000100000000000000000000000000000000000001000000000000000000000000001000000000000000000000000000000000001000000000000000000000001010010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000000001000000000000000000000000101011100000000000000000000000000000001000000000000000000000000001010010000000000000000000000000000001000000000000000000000000001110011000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000001110110000000000000000000000000001000000000000000000000000000000011111000000000000000000000000001000000000000000000000000000000011000100000000000000000000000001000000000000000000000000000000000010000000000000000000000000001000000000000000000000000000000000011100000000000000000000000001000000000000000000000000000000000000010000000000000000000000001000000000000000000000000000000000000111110000000000000000000001000000000000000000000000000000000000101100000000000000000000001000000000000000000000000000000000000011001000000000000000000001000000000000000000000000000000000000000011010000000000000000001000000000000000000000000000000000000010010111000000000000000001000000000000000000000000000000000000000001000000000000000000001000000000000000000000000000000000000000010110110000000000000001000000000000000000000000000000000000000000111000000000000000001000000000000000000000000000000000000000000000111000000000000001000000000000000000000000000000000000000000001001010000000000001000000000000000000000000000000000000000000000000100000000000001000000000000000000000000000000000000000000000010001100000000001000000000000000000000000000000000000000000000001111100000000001000000000000000000000000000000000000000000000000100011000000001000000000000000000000000000000000000000000000000100101000000001000000000000000000000000000000000000000000000000000101100000001000000000000000000000000000000000000000000000000000110001000001000000000000000000000000000000000000000000000000000011110100001000000000000000000000000000000000000000000000000000000000010001000000000000000000000000000000000000000000000000000000010011001000000000000000000000000000000000000000000000000000000011010001000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000001101 
	Parameter FIB_XNOR_LUT_OFF bound to: 32'b00000000000000000000000000000011 
	Parameter FIB_XNOR_COEFFS bound to: 27888'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000010100100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000110100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000001010100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110100000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000010001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000010001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000010100100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000100000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000010000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000011000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000000000000000010100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr' (30#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_lfsr.sv:28]
INFO: [Synth 8-6157] synthesizing module 'flash_ctrl_arb' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_arb.sv:14]
	Parameter StateWidth bound to: 32'sb00000000000000000000000000001010 
INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_sparse_fsm_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000001010 
	Parameter ResetValue bound to: 10'b1010101011 
	Parameter EnableAlertTriggerSVA bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000001010 
	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000001001 
	Parameter ResetValue bound to: 10'b1010101011 
	Parameter Impl bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000001010 
	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000001001 
	Parameter ResetValue bound to: 10'b1010101011 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized2' (30#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop' (31#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_sparse_fsm_flop' (32#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_sparse_fsm_flop.sv:6]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_arb.sv:153]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_arb.sv:226]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_arb.sv:268]
INFO: [Synth 8-6155] done synthesizing module 'flash_ctrl_arb' (33#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_arb.sv:14]
INFO: [Synth 8-6157] synthesizing module 'flash_ctrl_lcmgr' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_lcmgr.sv:8]
	Parameter RndCnstAddrKey bound to: 128'b01011101011100000111111110001010001011010000000111010100000000001001001010001111101001101001000111000110101001101110000010100100 
	Parameter RndCnstDataKey bound to: 128'b00111001100101010011011000011000111100101100101001101111011001110100101011110011100111110110010010010111010111101010000111110101 
	Parameter WipeIdxWidth bound to: 32'b00000000000000000000000000000011 
	Parameter MaxWipeEntry bound to: 32'b00000000000000000000000000000100 
	Parameter SeedReads bound to: 32'b00000000000000000000000000001000 
	Parameter SeedRdsWidth bound to: 32'b00000000000000000000000000000011 
	Parameter SeedCntWidth bound to: 32'b00000000000000000000000000000010 
	Parameter NumSeedWidth bound to: 32'b00000000000000000000000000000001 
	Parameter StateWidth bound to: 32'sb00000000000000000000000000001011 
	Parameter PageCntWidth bound to: 32'b00000000000000000000000000001001 
	Parameter WordCntWidth bound to: 32'b00000000000000000000000000001010 
	Parameter BeatCntWidth bound to: 32'b00000000000000000000000000000001 
	Parameter MaxBeatCnt bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_sparse_fsm_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000001011 
	Parameter ResetValue bound to: 11'b01010101111 
	Parameter EnableAlertTriggerSVA bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000001011 
	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000001010 
	Parameter ResetValue bound to: 11'b01010101111 
	Parameter Impl bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000001011 
	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000001010 
	Parameter ResetValue bound to: 11'b01010101111 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized3' (33#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized0' (33#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_sparse_fsm_flop__parameterized0' (33#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_sparse_fsm_flop.sv:6]
INFO: [Synth 8-6157] synthesizing module 'prim_lc_sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_lc_sync.sv:12]
	Parameter NumCopies bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_lc_sync__parameterized0' (33#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_lc_sync.sv:12]
WARNING: [Synth 8-689] width (12) of port connection 'lc_en_o' does not match port width (4) of module 'prim_lc_sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_lcmgr.sv:260]
INFO: [Synth 8-6157] synthesizing module 'prim_sync_reqack' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_sync_reqack.sv:26]
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000000 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync__parameterized2' (33#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flop_2sync.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_sync_reqack.sv:77]
INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_sync_reqack.sv:77]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_sync_reqack.sv:109]
INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_sync_reqack.sv:109]
INFO: [Synth 8-6155] done synthesizing module 'prim_sync_reqack' (34#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_sync_reqack.sv:26]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_lcmgr.sv:354]
INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_sparse_fsm_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000001010 
	Parameter ResetValue bound to: 10'b1101000011 
	Parameter EnableAlertTriggerSVA bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000001010 
	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000001001 
	Parameter ResetValue bound to: 10'b1101000011 
	Parameter Impl bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000001010 
	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000001001 
	Parameter ResetValue bound to: 10'b1101000011 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized4' (34#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized1' (34#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_sparse_fsm_flop__parameterized1' (34#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_sparse_fsm_flop.sv:6]
INFO: [Synth 8-6157] synthesizing module 'prim_count' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_count.sv:36]
	Parameter Width bound to: 32'sb00000000000000000000000000001001 
	Parameter OutSelDnCnt bound to: 1'b0 
	Parameter CntStyle bound to: 1'b1 
	Parameter EnableAlertTriggerSVA bound to: 1'b1 
	Parameter CntCopies bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_buf.sv:16]
	Parameter Width bound to: 9 - type: integer 
	Parameter Impl bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized0' (34#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_buf.sv:16]
WARNING: [Synth 8-689] width (9) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_count.sv:98]
WARNING: [Synth 8-689] width (9) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_count.sv:99]
INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000001001 
	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000001000 
	Parameter ResetValue bound to: 9'b000000000 
	Parameter Impl bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized5' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000001001 
	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000001000 
	Parameter ResetValue bound to: 9'b000000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized5' (34#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized2' (34#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flop.sv:16]
WARNING: [Synth 8-689] width (9) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_count.sv:98]
WARNING: [Synth 8-689] width (9) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_count.sv:99]
INFO: [Synth 8-6155] done synthesizing module 'prim_count' (35#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_count.sv:36]
INFO: [Synth 8-6157] synthesizing module 'prim_count__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_count.sv:36]
	Parameter Width bound to: 32'sb00000000000000000000000000001010 
	Parameter OutSelDnCnt bound to: 1'b0 
	Parameter CntStyle bound to: 1'b0 
	Parameter EnableAlertTriggerSVA bound to: 1'b1 
	Parameter CntCopies bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_buf.sv:16]
	Parameter Width bound to: 10 - type: integer 
	Parameter Impl bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized1' (35#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_buf.sv:16]
WARNING: [Synth 8-689] width (10) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_count.sv:98]
WARNING: [Synth 8-689] width (10) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_count.sv:99]
INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000001010 
	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000001001 
	Parameter ResetValue bound to: 10'b0000000000 
	Parameter Impl bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized6' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000001010 
	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000001001 
	Parameter ResetValue bound to: 10'b0000000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized6' (35#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized3' (35#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_count__parameterized0' (35#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_count.sv:36]
INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000000100 
	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000011 
	Parameter ResetValue bound to: 4'b1010 
	Parameter Impl bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized7' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000100 
	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000011 
	Parameter ResetValue bound to: 4'b1010 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized7' (35#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized4' (35#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flop.sv:16]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_lcmgr.sv:662]
WARNING: [Synth 8-5856] 3D RAM seeds_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5788] Register rand_addr_key_o_reg in module flash_ctrl_lcmgr is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_lcmgr.sv:299]
WARNING: [Synth 8-5788] Register rand_data_key_o_reg in module flash_ctrl_lcmgr is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_lcmgr.sv:304]
INFO: [Synth 8-6155] done synthesizing module 'flash_ctrl_lcmgr' (36#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_lcmgr.sv:8]
INFO: [Synth 8-6157] synthesizing module 'tlul_adapter_sram' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_adapter_sram.sv:13]
	Parameter SramAw bound to: 32'sb00000000000000000000000000000001 
	Parameter SramDw bound to: 32'sb00000000000000000000000000100000 
	Parameter Outstanding bound to: 32'sb00000000000000000000000000000001 
	Parameter ByteAccess bound to: 1'b0 
	Parameter ErrOnWrite bound to: 1'b0 
	Parameter ErrOnRead bound to: 1'b1 
	Parameter CmdIntgCheck bound to: 32'sb00000000000000000000000000000001 
	Parameter EnableRspIntgGen bound to: 32'sb00000000000000000000000000000001 
	Parameter EnableDataIntgGen bound to: 32'sb00000000000000000000000000000001 
	Parameter SramByte bound to: 32'sb00000000000000000000000000000100 
	Parameter DataBitWidth bound to: 32'sb00000000000000000000000000000010 
	Parameter WidthMult bound to: 32'sb00000000000000000000000000000001 
	Parameter WoffsetWidth bound to: 32'sb00000000000000000000000000000001 
	Parameter SramReqFifoWidth bound to: 32'sb00000000000000000000000000000101 
	Parameter ReqFifoWidth bound to: 32'sb00000000000000000000000000001101 
	Parameter RspFifoWidth bound to: 32'sb00000000000000000000000000100001 
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000000001101 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000000001 
	Parameter OutputZeroIfEmpty bound to: 1'b1 
	Parameter DepthWNorm bound to: 32'b00000000000000000000000000000001 
	Parameter DepthW bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized2' (36#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_fifo_sync.sv:6]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000000000101 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000000001 
	Parameter OutputZeroIfEmpty bound to: 1'b1 
	Parameter DepthWNorm bound to: 32'b00000000000000000000000000000001 
	Parameter DepthW bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized3' (36#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_fifo_sync.sv:6]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000000100001 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 32'b00000000000000000000000000000001 
	Parameter OutputZeroIfEmpty bound to: 1'b1 
	Parameter DepthWNorm bound to: 32'b00000000000000000000000000000001 
	Parameter DepthW bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized4' (36#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_fifo_sync.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_sram' (37#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_adapter_sram.sv:13]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized5' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000000100000 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 32'b00000000000000000000000000010000 
	Parameter OutputZeroIfEmpty bound to: 1'b1 
	Parameter DepthWNorm bound to: 32'b00000000000000000000000000000101 
	Parameter DepthW bound to: 32'b00000000000000000000000000000101 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized5' (37#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_fifo_sync.sv:6]
INFO: [Synth 8-6157] synthesizing module 'flash_ctrl_prog' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_prog.sv:8]
	Parameter WindowWidth bound to: 32'sb00000000000000000000000000001011 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_prog.sv:120]
INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_prog.sv:120]
INFO: [Synth 8-6155] done synthesizing module 'flash_ctrl_prog' (38#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_prog.sv:8]
INFO: [Synth 8-6157] synthesizing module 'tlul_adapter_sram__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_adapter_sram.sv:13]
	Parameter SramAw bound to: 32'sb00000000000000000000000000000001 
	Parameter SramDw bound to: 32'sb00000000000000000000000000100000 
	Parameter Outstanding bound to: 32'sb00000000000000000000000000000001 
	Parameter ByteAccess bound to: 1'b0 
	Parameter ErrOnWrite bound to: 1'b1 
	Parameter ErrOnRead bound to: 1'b0 
	Parameter CmdIntgCheck bound to: 32'sb00000000000000000000000000000001 
	Parameter EnableRspIntgGen bound to: 32'sb00000000000000000000000000000001 
	Parameter EnableDataIntgGen bound to: 32'sb00000000000000000000000000000001 
	Parameter SramByte bound to: 32'sb00000000000000000000000000000100 
	Parameter DataBitWidth bound to: 32'sb00000000000000000000000000000010 
	Parameter WidthMult bound to: 32'sb00000000000000000000000000000001 
	Parameter WoffsetWidth bound to: 32'sb00000000000000000000000000000001 
	Parameter SramReqFifoWidth bound to: 32'sb00000000000000000000000000000101 
	Parameter ReqFifoWidth bound to: 32'sb00000000000000000000000000001101 
	Parameter RspFifoWidth bound to: 32'sb00000000000000000000000000100001 
INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_sram__parameterized0' (38#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_adapter_sram.sv:13]
INFO: [Synth 8-6157] synthesizing module 'flash_ctrl_rd' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_rd.sv:8]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_rd.sv:102]
INFO: [Synth 8-6155] done synthesizing module 'flash_ctrl_rd' (39#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_rd.sv:8]
	Parameter WordsBitWidth bound to: 32'sb00000000000000000000000000001001 
	Parameter PagesBitWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter PageAddrMask bound to: 18'b111111111000000000 
	Parameter BankAddrMask bound to: 18'b100000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'flash_ctrl_erase' (40#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_erase.sv:8]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl.sv:642]
	Parameter TotalRegions bound to: 32'sb00000000000000000000000000001001 
	Parameter Regions bound to: 32'sb00000000000000000000000000001001 
	Parameter Regions bound to: 32'sb00000000000000000000000000000001 
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000000 
	Parameter ResetValue bound to: 1'b1 
	Parameter Impl bound to: 0 - type: integer 
	Parameter Width bound to: 32'b00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
	Parameter EnSync bound to: 1'b1 
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000000 
	Parameter ResetValue bound to: 1'b1 
	Parameter Width bound to: 32'b00000000000000000000000000000001 
	Parameter FlopOutput bound to: 1'b1 
	Parameter Width bound to: 32'b00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
	Parameter EnSync bound to: 1'b1 
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000000 
	Parameter ResetValue bound to: 1'b0 
	Parameter SramAw bound to: 32'sb00000000000000000000000000010010 
	Parameter SramDw bound to: 32'sb00000000000000000000000000100000 
	Parameter Outstanding bound to: 32'sb00000000000000000000000000000010 
	Parameter ByteAccess bound to: 1'b0 
	Parameter ErrOnWrite bound to: 1'b1 
	Parameter ErrOnRead bound to: 1'b0 
	Parameter CmdIntgCheck bound to: 32'sb00000000000000000000000000000001 
	Parameter EnableRspIntgGen bound to: 32'sb00000000000000000000000000000001 
	Parameter EnableDataIntgGen bound to: 32'sb00000000000000000000000000000001 
	Parameter SramByte bound to: 32'sb00000000000000000000000000000100 
	Parameter DataBitWidth bound to: 32'sb00000000000000000000000000000010 
	Parameter WidthMult bound to: 32'sb00000000000000000000000000000001 
	Parameter WoffsetWidth bound to: 32'sb00000000000000000000000000000001 
	Parameter SramReqFifoWidth bound to: 32'sb00000000000000000000000000000101 
	Parameter ReqFifoWidth bound to: 32'sb00000000000000000000000000001101 
	Parameter RspFifoWidth bound to: 32'sb00000000000000000000000000100001 
	Parameter Width bound to: 32'b00000000000000000000000000001101 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000000010 
	Parameter OutputZeroIfEmpty bound to: 1'b1 
	Parameter DepthWNorm bound to: 32'b00000000000000000000000000000010 
	Parameter DepthW bound to: 32'b00000000000000000000000000000010 
	Parameter Width bound to: 32'b00000000000000000000000000000101 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000000010 
	Parameter OutputZeroIfEmpty bound to: 1'b1 
	Parameter DepthWNorm bound to: 32'b00000000000000000000000000000010 
	Parameter DepthW bound to: 32'b00000000000000000000000000000010 
	Parameter Width bound to: 32'b00000000000000000000000000100001 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 32'b00000000000000000000000000000010 
	Parameter OutputZeroIfEmpty bound to: 1'b1 
	Parameter DepthWNorm bound to: 32'b00000000000000000000000000000010 
	Parameter DepthW bound to: 32'b00000000000000000000000000000010 
	Parameter FlashMacroOustanding bound to: 32'sb00000000000000000000000000000001 
	Parameter SeqFifoDepth bound to: 32'sb00000000000000000000000000000010 
	Parameter TotalRegions bound to: 32'sb00000000000000000000000000001001 
	Parameter Width bound to: 4 - type: integer 
	Parameter Impl bound to: 0 - type: integer 
WARNING: [Synth 8-689] width (4) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy.sv:177]
WARNING: [Synth 8-689] width (4) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy.sv:178]
WARNING: [Synth 8-689] width (4) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy.sv:177]
WARNING: [Synth 8-689] width (4) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy.sv:178]
	Parameter ArbCnt bound to: 32'b00000000000000000000000000000100 
	Parameter CntWidth bound to: 32'sb00000000000000000000000000000011 
	Parameter MaxIdx bound to: 32'sb00000000000000000000000000000001 
	Parameter PlainDataEccWidth bound to: 32'sb00000000000000000000000001001000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy_prog.sv:128]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy_core.sv:162]
	Parameter N bound to: 32'sb00000000000000000000000000000100 
	Parameter DW bound to: 32'sb00000000000000000000000000000010 
	Parameter EnDataPort bound to: 1'b1 
	Parameter EnReqStabA bound to: 1'b1 
	Parameter IdxW bound to: 32'sb00000000000000000000000000000010 
	Parameter Width bound to: 32'b00000000000000000000000000000110 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000000010 
	Parameter OutputZeroIfEmpty bound to: 1'b1 
	Parameter DepthWNorm bound to: 32'b00000000000000000000000000000010 
	Parameter DepthW bound to: 32'b00000000000000000000000000000010 
	Parameter Width bound to: 32'b00000000000000000000000001001011 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000000010 
	Parameter OutputZeroIfEmpty bound to: 1'b1 
	Parameter DepthWNorm bound to: 32'b00000000000000000000000000000010 
	Parameter DepthW bound to: 32'b00000000000000000000000000000010 
	Parameter Width bound to: 32'b00000000000000000000000001000000 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000000010 
	Parameter OutputZeroIfEmpty bound to: 1'b1 
	Parameter DepthWNorm bound to: 32'b00000000000000000000000000000010 
	Parameter DepthW bound to: 32'b00000000000000000000000000000010 
WARNING: [Synth 8-6014] Unused sequential element rd_attrs_reg[instr_type] was removed.  [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy_rd.sv:308]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy_erase.sv:47]
INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy_erase.sv:47]
	Parameter AddrPadWidth bound to: 32'sb00000000000000000000000000110000 
	Parameter UnusedWidth bound to: 32'sb00000000000000000000000001010000 
	Parameter Width bound to: 32'sb00000000000000000000000001000000 
	Parameter StagesPerCycle bound to: 32'sb00000000000000000000000000100000 
	Parameter IPoly bound to: 64'b0000000000000000000000000000000000000000000000001000001010011001 
	Parameter Loops bound to: 32'sb00000000000000000000000000000010 
	Parameter CntWidth bound to: 32'sb00000000000000000000000000000001 
	Parameter DataWidth bound to: 32'sb00000000000000000000000001000000 
	Parameter KeyWidth bound to: 32'sb00000000000000000000000010000000 
	Parameter NumRoundsHalf bound to: 32'sb00000000000000000000000000000101 
	Parameter UseOldKeySched bound to: 1'b0 
	Parameter HalfwayDataReg bound to: 1'b1 
	Parameter HalfwayKeyReg bound to: 1'b0 
	Parameter Width bound to: 32'b00000000000000000000000000000001 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000000010 
	Parameter OutputZeroIfEmpty bound to: 1'b1 
	Parameter DepthWNorm bound to: 32'b00000000000000000000000000000010 
	Parameter DepthW bound to: 32'b00000000000000000000000000000010 
	Parameter NumCopies bound to: 5 - type: integer 
WARNING: [Synth 8-324] index 4 out of range [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_lc_sync.sv:45]
WARNING: [Synth 8-689] width (20) of port connection 'lc_en_o' does not match port width (4) of module 'prim_lc_sync__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy.sv:270]
	Parameter NumBanks bound to: 32'sb00000000000000000000000000000010 
	Parameter InfosPerBank bound to: 32'sb00000000000000000000000000001010 
	Parameter InfoTypes bound to: 32'sb00000000000000000000000000000011 
	Parameter InfoTypesWidth bound to: 32'sb00000000000000000000000000000010 
	Parameter PagesPerBank bound to: 32'sb00000000000000000000000100000000 
	Parameter WordsPerPage bound to: 32'sb00000000000000000000000100000000 
	Parameter DataWidth bound to: 32'sb00000000000000000000000001001100 
	Parameter MetaDataWidth bound to: 32'sb00000000000000000000000000001100 
	Parameter TestModeWidth bound to: 32'sb00000000000000000000000000000010 
	Parameter SkipInit bound to: 32'sb00000000000000000000000000000001 
	Parameter NumBanks bound to: 32'sb00000000000000000000000000000010 
	Parameter InfosPerBank bound to: 32'sb00000000000000000000000000001010 
	Parameter InfoTypes bound to: 32'sb00000000000000000000000000000011 
	Parameter InfoTypesWidth bound to: 32'sb00000000000000000000000000000010 
	Parameter PagesPerBank bound to: 32'sb00000000000000000000000100000000 
	Parameter WordsPerPage bound to: 32'sb00000000000000000000000100000000 
	Parameter DataWidth bound to: 32'sb00000000000000000000000001001100 
	Parameter TestModeWidth bound to: 32'sb00000000000000000000000000000010 
	Parameter CfgRegs bound to: 32'sb00000000000000000000000000010101 
	Parameter CfgAddrWidth bound to: 32'sb00000000000000000000000000000101 
	Parameter InfosPerBank bound to: 32'sb00000000000000000000000000001010 
	Parameter InfoTypes bound to: 32'sb00000000000000000000000000000011 
	Parameter InfoTypesWidth bound to: 32'sb00000000000000000000000000000010 
	Parameter PagesPerBank bound to: 32'sb00000000000000000000000100000000 
	Parameter WordsPerPage bound to: 32'sb00000000000000000000000100000000 
	Parameter DataWidth bound to: 32'sb00000000000000000000000001001100 
	Parameter MetaDataWidth bound to: 32'sb00000000000000000000000000001100 
	Parameter PageW bound to: 32'sb00000000000000000000000000001000 
	Parameter WordW bound to: 32'sb00000000000000000000000000001000 
	Parameter AddrW bound to: 32'sb00000000000000000000000000010000 
	Parameter ReadCycles bound to: 32'sb00000000000000000000000000000001 
	Parameter ProgCycles bound to: 32'sb00000000000000000000000000110010 
	Parameter PgEraseCycles bound to: 32'sb00000000000000000000000011001000 
	Parameter BkEraseCycles bound to: 32'sb00000000000000000000011111010000 
	Parameter InitCycles bound to: 32'sb00000000000000000000000001100100 
	Parameter WordsPerBank bound to: 32'sb00000000000000010000000000000000 
	Parameter WordsPerInfoBank bound to: 32'sb00000000000000000000101000000000 
	Parameter InfoAddrW bound to: 32'sb00000000000000000000000000001100 
	Parameter MemWidth bound to: 32'sb00000000000000000000000001000000 
	Parameter Width bound to: 32'sb00000000000000000000000001000000 
	Parameter Depth bound to: 32'sb00000000000000000000101000000000 
	Parameter DataBitsPerMask bound to: 32'sb00000000000000000000000001000000 
	Parameter MemInitFile bound to: (null) - type: string 
	Parameter Aw bound to: 32'sb00000000000000000000000000001100 
	Parameter Impl bound to: 0 - type: integer 
	Parameter Width bound to: 32'sb00000000000000000000000001000000 
	Parameter Depth bound to: 32'sb00000000000000000000101000000000 
	Parameter DataBitsPerMask bound to: 32'sb00000000000000000000000001000000 
	Parameter MemInitFile bound to: (null) - type: string 
	Parameter Aw bound to: 32'sb00000000000000000000000000001100 
	Parameter MaskWidth bound to: 32'sb00000000000000000000000000000001 
	Parameter Width bound to: 32'sb00000000000000000000000000001100 
	Parameter Depth bound to: 32'sb00000000000000000000101000000000 
	Parameter DataBitsPerMask bound to: 32'sb00000000000000000000000000001100 
	Parameter MemInitFile bound to: (null) - type: string 
	Parameter Aw bound to: 32'sb00000000000000000000000000001100 
	Parameter Impl bound to: 0 - type: integer 
	Parameter Width bound to: 32'sb00000000000000000000000000001100 
	Parameter Depth bound to: 32'sb00000000000000000000101000000000 
	Parameter DataBitsPerMask bound to: 32'sb00000000000000000000000000001100 
	Parameter MemInitFile bound to: (null) - type: string 
	Parameter Aw bound to: 32'sb00000000000000000000000000001100 
	Parameter MaskWidth bound to: 32'sb00000000000000000000000000000001 
	Parameter Width bound to: 32'b00000000000000000000000001100101 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000000010 
	Parameter OutputZeroIfEmpty bound to: 1'b1 
	Parameter DepthWNorm bound to: 32'b00000000000000000000000000000010 
	Parameter DepthW bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flash_bank.sv:249]
	Parameter Width bound to: 32'sb00000000000000000000000001000000 
	Parameter Depth bound to: 32'sb00000000000000010000000000000000 
	Parameter DataBitsPerMask bound to: 32'sb00000000000000000000000001000000 
	Parameter MemInitFile bound to: (null) - type: string 
	Parameter Aw bound to: 32'sb00000000000000000000000000010000 
	Parameter Impl bound to: 0 - type: integer 
	Parameter Width bound to: 32'sb00000000000000000000000001000000 
	Parameter Depth bound to: 32'sb00000000000000010000000000000000 
	Parameter DataBitsPerMask bound to: 32'sb00000000000000000000000001000000 
	Parameter MemInitFile bound to: (null) - type: string 
	Parameter Aw bound to: 32'sb00000000000000000000000000010000 
	Parameter MaskWidth bound to: 32'sb00000000000000000000000000000001 
	Parameter Width bound to: 32'sb00000000000000000000000000001100 
	Parameter Depth bound to: 32'sb00000000000000010000000000000000 
	Parameter DataBitsPerMask bound to: 32'sb00000000000000000000000000001100 
	Parameter MemInitFile bound to: (null) - type: string 
	Parameter Aw bound to: 32'sb00000000000000000000000000010000 
	Parameter Impl bound to: 0 - type: integer 
	Parameter Width bound to: 32'sb00000000000000000000000000001100 
	Parameter Depth bound to: 32'sb00000000000000010000000000000000 
	Parameter DataBitsPerMask bound to: 32'sb00000000000000000000000000001100 
	Parameter MemInitFile bound to: (null) - type: string 
	Parameter Aw bound to: 32'sb00000000000000000000000000010000 
	Parameter MaskWidth bound to: 32'sb00000000000000000000000000000001 
WARNING: [Synth 8-350] instance 'u_prim_flash_bank' of module 'prim_generic_flash_bank' requires 22 connections, but only 21 given [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flash.sv:73]
WARNING: [Synth 8-350] instance 'u_prim_flash_bank' of module 'prim_generic_flash_bank' requires 22 connections, but only 21 given [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flash.sv:73]
	Parameter SramAw bound to: 32'sb00000000000000000000000000000101 
	Parameter SramDw bound to: 32'sb00000000000000000000000000100000 
	Parameter Outstanding bound to: 32'sb00000000000000000000000000000010 
	Parameter ByteAccess bound to: 1'b1 
	Parameter ErrOnWrite bound to: 1'b0 
	Parameter ErrOnRead bound to: 1'b0 
	Parameter CmdIntgCheck bound to: 32'sb00000000000000000000000000000001 
	Parameter EnableRspIntgGen bound to: 32'sb00000000000000000000000000000001 
	Parameter EnableDataIntgGen bound to: 32'sb00000000000000000000000000000001 
	Parameter SramByte bound to: 32'sb00000000000000000000000000000100 
	Parameter DataBitWidth bound to: 32'sb00000000000000000000000000000010 
	Parameter WidthMult bound to: 32'sb00000000000000000000000000000001 
	Parameter WoffsetWidth bound to: 32'sb00000000000000000000000000000001 
	Parameter SramReqFifoWidth bound to: 32'sb00000000000000000000000000000101 
	Parameter ReqFifoWidth bound to: 32'sb00000000000000000000000000001101 
	Parameter RspFifoWidth bound to: 32'sb00000000000000000000000000100001 
	Parameter Width bound to: 32'sb00000000000000000000000000100000 
	Parameter Depth bound to: 32'sb00000000000000000000000000010101 
	Parameter DataBitsPerMask bound to: 32'sb00000000000000000000000000000001 
	Parameter MemInitFile bound to: (null) - type: string 
	Parameter Aw bound to: 32'sb00000000000000000000000000000101 
	Parameter Impl bound to: 0 - type: integer 
	Parameter Width bound to: 32'sb00000000000000000000000000100000 
	Parameter Depth bound to: 32'sb00000000000000000000000000010101 
	Parameter DataBitsPerMask bound to: 32'sb00000000000000000000000000000001 
	Parameter MemInitFile bound to: (null) - type: string 
	Parameter Aw bound to: 32'sb00000000000000000000000000000101 
	Parameter MaskWidth bound to: 32'sb00000000000000000000000000100000 
WARNING: [Synth 8-6104] Input port 'flash_test_mode_a_i' has an internal driver [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flash.sv:72]
WARNING: [Synth 8-6104] Input port 'flash_test_voltage_h_i' has an internal driver [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flash.sv:73]
WARNING: [Synth 8-3848] Net flash_ctrl_o[flash_err] in module/entity flash_phy does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy.sv:29]
WARNING: [Synth 8-3848] Net tl_o[d_valid] in module/entity flash_phy does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy.sv:31]
WARNING: [Synth 8-3848] Net tl_o[d_opcode] in module/entity flash_phy does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy.sv:31]
WARNING: [Synth 8-3848] Net tl_o[d_param] in module/entity flash_phy does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy.sv:31]
WARNING: [Synth 8-3848] Net tl_o[d_size] in module/entity flash_phy does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy.sv:31]
WARNING: [Synth 8-3848] Net tl_o[d_source] in module/entity flash_phy does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy.sv:31]
WARNING: [Synth 8-3848] Net tl_o[d_sink] in module/entity flash_phy does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy.sv:31]
WARNING: [Synth 8-3848] Net tl_o[d_data] in module/entity flash_phy does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy.sv:31]
WARNING: [Synth 8-3848] Net tl_o[d_user][rsp_intg] in module/entity flash_phy does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy.sv:31]
WARNING: [Synth 8-3848] Net tl_o[d_user][data_intg] in module/entity flash_phy does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy.sv:31]
WARNING: [Synth 8-3848] Net tl_o[d_error] in module/entity flash_phy does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy.sv:31]
WARNING: [Synth 8-3848] Net tl_o[a_ready] in module/entity flash_phy does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy.sv:31]
WARNING: [Synth 8-3848] Net flash_alert_o[p] in module/entity flash_phy does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy.sv:41]
WARNING: [Synth 8-3848] Net flash_alert_o[n] in module/entity flash_phy does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy.sv:41]
WARNING: [Synth 8-3848] Net rd_fifo_full in module/entity flash_ctrl does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl.sv:159]
WARNING: [Synth 8-3848] Net flash_host_intg_err in module/entity flash_ctrl does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl.sv:1085]
WARNING: [Synth 8-3848] Net flash_host_instr_type in module/entity flash_ctrl does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl.sv:1079]
WARNING: [Synth 8-3331] design flash_phy_scramble has unconnected port addr_key_i[127]
WARNING: [Synth 8-3331] design flash_phy_scramble has unconnected port addr_key_i[126]
WARNING: [Synth 8-3331] design flash_phy_scramble has unconnected port addr_key_i[125]
WARNING: [Synth 8-3331] design flash_phy_scramble has unconnected port addr_key_i[124]
WARNING: [Synth 8-3331] design flash_phy_scramble has unconnected port addr_key_i[123]
WARNING: [Synth 8-3331] design flash_phy_scramble has unconnected port addr_key_i[122]
WARNING: [Synth 8-3331] design flash_phy_scramble has unconnected port addr_key_i[121]
WARNING: [Synth 8-3331] design flash_phy_scramble has unconnected port addr_key_i[120]
WARNING: [Synth 8-3331] design flash_phy_scramble has unconnected port addr_key_i[119]
WARNING: [Synth 8-3331] design flash_phy_scramble has unconnected port addr_key_i[118]
WARNING: [Synth 8-3331] design flash_phy_scramble has unconnected port addr_key_i[117]
WARNING: [Synth 8-3331] design flash_phy_scramble has unconnected port addr_key_i[116]
WARNING: [Synth 8-3331] design flash_phy_scramble has unconnected port addr_key_i[115]
WARNING: [Synth 8-3331] design flash_phy_scramble has unconnected port addr_key_i[114]
WARNING: [Synth 8-3331] design flash_phy_scramble has unconnected port addr_key_i[113]
WARNING: [Synth 8-3331] design flash_phy_scramble has unconnected port addr_key_i[112]
WARNING: [Synth 8-3331] design flash_phy_scramble has unconnected port rand_addr_key_i[127]
WARNING: [Synth 8-3331] design flash_phy_scramble has unconnected port rand_addr_key_i[126]
WARNING: [Synth 8-3331] design flash_phy_scramble has unconnected port rand_addr_key_i[125]
WARNING: [Synth 8-3331] design flash_phy_scramble has unconnected port rand_addr_key_i[124]
WARNING: [Synth 8-3331] design flash_phy_scramble has unconnected port rand_addr_key_i[123]
WARNING: [Synth 8-3331] design flash_phy_scramble has unconnected port rand_addr_key_i[122]
WARNING: [Synth 8-3331] design flash_phy_scramble has unconnected port rand_addr_key_i[121]
WARNING: [Synth 8-3331] design flash_phy_scramble has unconnected port rand_addr_key_i[120]
WARNING: [Synth 8-3331] design flash_phy_scramble has unconnected port rand_addr_key_i[119]
WARNING: [Synth 8-3331] design flash_phy_scramble has unconnected port rand_addr_key_i[118]
WARNING: [Synth 8-3331] design flash_phy_scramble has unconnected port rand_addr_key_i[117]
WARNING: [Synth 8-3331] design flash_phy_scramble has unconnected port rand_addr_key_i[116]
WARNING: [Synth 8-3331] design flash_phy_scramble has unconnected port rand_addr_key_i[115]
WARNING: [Synth 8-3331] design flash_phy_scramble has unconnected port rand_addr_key_i[114]
WARNING: [Synth 8-3331] design flash_phy_scramble has unconnected port rand_addr_key_i[113]
WARNING: [Synth 8-3331] design flash_phy_scramble has unconnected port rand_addr_key_i[112]
WARNING: [Synth 8-3331] design flash_phy_rd has unconnected port instr_type_i[3]
WARNING: [Synth 8-3331] design flash_phy_rd has unconnected port instr_type_i[2]
WARNING: [Synth 8-3331] design flash_phy_rd has unconnected port instr_type_i[1]
WARNING: [Synth 8-3331] design flash_phy_rd has unconnected port instr_type_i[0]
WARNING: [Synth 8-3331] design prim_generic_ram_1p__parameterized0 has unconnected port cfg_i[ram_cfg][cfg_en]
WARNING: [Synth 8-3331] design prim_generic_ram_1p__parameterized0 has unconnected port cfg_i[ram_cfg][cfg][3]
WARNING: [Synth 8-3331] design prim_generic_ram_1p__parameterized0 has unconnected port cfg_i[ram_cfg][cfg][2]
WARNING: [Synth 8-3331] design prim_generic_ram_1p__parameterized0 has unconnected port cfg_i[ram_cfg][cfg][1]
WARNING: [Synth 8-3331] design prim_generic_ram_1p__parameterized0 has unconnected port cfg_i[ram_cfg][cfg][0]
WARNING: [Synth 8-3331] design prim_generic_ram_1p__parameterized0 has unconnected port cfg_i[rf_cfg][cfg_en]
WARNING: [Synth 8-3331] design prim_generic_ram_1p__parameterized0 has unconnected port cfg_i[rf_cfg][cfg][3]
WARNING: [Synth 8-3331] design prim_generic_ram_1p__parameterized0 has unconnected port cfg_i[rf_cfg][cfg][2]
WARNING: [Synth 8-3331] design prim_generic_ram_1p__parameterized0 has unconnected port cfg_i[rf_cfg][cfg][1]
WARNING: [Synth 8-3331] design prim_generic_ram_1p__parameterized0 has unconnected port cfg_i[rf_cfg][cfg][0]
WARNING: [Synth 8-3331] design prim_generic_ram_1p has unconnected port cfg_i[ram_cfg][cfg_en]
WARNING: [Synth 8-3331] design prim_generic_ram_1p has unconnected port cfg_i[ram_cfg][cfg][3]
WARNING: [Synth 8-3331] design prim_generic_ram_1p has unconnected port cfg_i[ram_cfg][cfg][2]
WARNING: [Synth 8-3331] design prim_generic_ram_1p has unconnected port cfg_i[ram_cfg][cfg][1]
WARNING: [Synth 8-3331] design prim_generic_ram_1p has unconnected port cfg_i[ram_cfg][cfg][0]
WARNING: [Synth 8-3331] design prim_generic_ram_1p has unconnected port cfg_i[rf_cfg][cfg_en]
WARNING: [Synth 8-3331] design prim_generic_ram_1p has unconnected port cfg_i[rf_cfg][cfg][3]
WARNING: [Synth 8-3331] design prim_generic_ram_1p has unconnected port cfg_i[rf_cfg][cfg][2]
WARNING: [Synth 8-3331] design prim_generic_ram_1p has unconnected port cfg_i[rf_cfg][cfg][1]
WARNING: [Synth 8-3331] design prim_generic_ram_1p has unconnected port cfg_i[rf_cfg][cfg][0]
WARNING: [Synth 8-3331] design prim_generic_ram_1p__parameterized2 has unconnected port cfg_i[ram_cfg][cfg_en]
WARNING: [Synth 8-3331] design prim_generic_ram_1p__parameterized2 has unconnected port cfg_i[ram_cfg][cfg][3]
WARNING: [Synth 8-3331] design prim_generic_ram_1p__parameterized2 has unconnected port cfg_i[ram_cfg][cfg][2]
WARNING: [Synth 8-3331] design prim_generic_ram_1p__parameterized2 has unconnected port cfg_i[ram_cfg][cfg][1]
WARNING: [Synth 8-3331] design prim_generic_ram_1p__parameterized2 has unconnected port cfg_i[ram_cfg][cfg][0]
WARNING: [Synth 8-3331] design prim_generic_ram_1p__parameterized2 has unconnected port cfg_i[rf_cfg][cfg_en]
WARNING: [Synth 8-3331] design prim_generic_ram_1p__parameterized2 has unconnected port cfg_i[rf_cfg][cfg][3]
WARNING: [Synth 8-3331] design prim_generic_ram_1p__parameterized2 has unconnected port cfg_i[rf_cfg][cfg][2]
WARNING: [Synth 8-3331] design prim_generic_ram_1p__parameterized2 has unconnected port cfg_i[rf_cfg][cfg][1]
WARNING: [Synth 8-3331] design prim_generic_ram_1p__parameterized2 has unconnected port cfg_i[rf_cfg][cfg][0]
WARNING: [Synth 8-3331] design prim_generic_ram_1p__parameterized1 has unconnected port cfg_i[ram_cfg][cfg_en]
WARNING: [Synth 8-3331] design prim_generic_ram_1p__parameterized1 has unconnected port cfg_i[ram_cfg][cfg][3]
WARNING: [Synth 8-3331] design prim_generic_ram_1p__parameterized1 has unconnected port cfg_i[ram_cfg][cfg][2]
WARNING: [Synth 8-3331] design prim_generic_ram_1p__parameterized1 has unconnected port cfg_i[ram_cfg][cfg][1]
WARNING: [Synth 8-3331] design prim_generic_ram_1p__parameterized1 has unconnected port cfg_i[ram_cfg][cfg][0]
WARNING: [Synth 8-3331] design prim_generic_ram_1p__parameterized1 has unconnected port cfg_i[rf_cfg][cfg_en]
WARNING: [Synth 8-3331] design prim_generic_ram_1p__parameterized1 has unconnected port cfg_i[rf_cfg][cfg][3]
WARNING: [Synth 8-3331] design prim_generic_ram_1p__parameterized1 has unconnected port cfg_i[rf_cfg][cfg][2]
WARNING: [Synth 8-3331] design prim_generic_ram_1p__parameterized1 has unconnected port cfg_i[rf_cfg][cfg][1]
WARNING: [Synth 8-3331] design prim_generic_ram_1p__parameterized1 has unconnected port cfg_i[rf_cfg][cfg][0]
WARNING: [Synth 8-3331] design prim_generic_flash_bank has unconnected port he_i
WARNING: [Synth 8-3331] design prim_generic_ram_1p__parameterized3 has unconnected port cfg_i[ram_cfg][cfg_en]
WARNING: [Synth 8-3331] design prim_generic_ram_1p__parameterized3 has unconnected port cfg_i[ram_cfg][cfg][3]
WARNING: [Synth 8-3331] design prim_generic_ram_1p__parameterized3 has unconnected port cfg_i[ram_cfg][cfg][2]
WARNING: [Synth 8-3331] design prim_generic_ram_1p__parameterized3 has unconnected port cfg_i[ram_cfg][cfg][1]
WARNING: [Synth 8-3331] design prim_generic_ram_1p__parameterized3 has unconnected port cfg_i[ram_cfg][cfg][0]
WARNING: [Synth 8-3331] design prim_generic_ram_1p__parameterized3 has unconnected port cfg_i[rf_cfg][cfg_en]
WARNING: [Synth 8-3331] design prim_generic_ram_1p__parameterized3 has unconnected port cfg_i[rf_cfg][cfg][3]
WARNING: [Synth 8-3331] design prim_generic_ram_1p__parameterized3 has unconnected port cfg_i[rf_cfg][cfg][2]
WARNING: [Synth 8-3331] design prim_generic_ram_1p__parameterized3 has unconnected port cfg_i[rf_cfg][cfg][1]
WARNING: [Synth 8-3331] design prim_generic_ram_1p__parameterized3 has unconnected port cfg_i[rf_cfg][cfg][0]
WARNING: [Synth 8-3331] design tlul_err has unconnected port clk_i
WARNING: [Synth 8-3331] design tlul_err has unconnected port rst_ni
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_param][2]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_param][1]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_param][0]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_source][7]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_source][6]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_source][5]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_source][4]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_source][3]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_source][2]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_source][1]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_source][0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 6852.246 ; gain = 243.523 ; free physical = 25954 ; free virtual = 411109
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin fifo_h:tl_d_i[d_user][rsp_intg][6] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:73]
WARNING: [Synth 8-3295] tying undriven pin fifo_h:tl_d_i[d_user][rsp_intg][5] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:73]
WARNING: [Synth 8-3295] tying undriven pin fifo_h:tl_d_i[d_user][rsp_intg][4] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:73]
WARNING: [Synth 8-3295] tying undriven pin fifo_h:tl_d_i[d_user][rsp_intg][3] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:73]
WARNING: [Synth 8-3295] tying undriven pin fifo_h:tl_d_i[d_user][rsp_intg][2] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:73]
WARNING: [Synth 8-3295] tying undriven pin fifo_h:tl_d_i[d_user][rsp_intg][1] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:73]
WARNING: [Synth 8-3295] tying undriven pin fifo_h:tl_d_i[d_user][rsp_intg][0] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:73]
WARNING: [Synth 8-3295] tying undriven pin fifo_h:tl_d_i[d_user][data_intg][6] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:73]
WARNING: [Synth 8-3295] tying undriven pin fifo_h:tl_d_i[d_user][data_intg][5] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:73]
WARNING: [Synth 8-3295] tying undriven pin fifo_h:tl_d_i[d_user][data_intg][4] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:73]
WARNING: [Synth 8-3295] tying undriven pin fifo_h:tl_d_i[d_user][data_intg][3] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:73]
WARNING: [Synth 8-3295] tying undriven pin fifo_h:tl_d_i[d_user][data_intg][2] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:73]
WARNING: [Synth 8-3295] tying undriven pin fifo_h:tl_d_i[d_user][data_intg][1] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:73]
WARNING: [Synth 8-3295] tying undriven pin fifo_h:tl_d_i[d_user][data_intg][0] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:73]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[0].fifo_d:tl_h_i[a_user][rsvd][4] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[0].fifo_d:tl_h_i[a_user][rsvd][3] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[0].fifo_d:tl_h_i[a_user][rsvd][2] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[0].fifo_d:tl_h_i[a_user][rsvd][1] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[0].fifo_d:tl_h_i[a_user][rsvd][0] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[0].fifo_d:tl_h_i[a_user][instr_type][3] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[0].fifo_d:tl_h_i[a_user][instr_type][2] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[0].fifo_d:tl_h_i[a_user][instr_type][1] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[0].fifo_d:tl_h_i[a_user][instr_type][0] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[0].fifo_d:tl_h_i[a_user][cmd_intg][6] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[0].fifo_d:tl_h_i[a_user][cmd_intg][5] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[0].fifo_d:tl_h_i[a_user][cmd_intg][4] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[0].fifo_d:tl_h_i[a_user][cmd_intg][3] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[0].fifo_d:tl_h_i[a_user][cmd_intg][2] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[0].fifo_d:tl_h_i[a_user][cmd_intg][1] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[0].fifo_d:tl_h_i[a_user][cmd_intg][0] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[0].fifo_d:tl_h_i[a_user][data_intg][6] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[0].fifo_d:tl_h_i[a_user][data_intg][5] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[0].fifo_d:tl_h_i[a_user][data_intg][4] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[0].fifo_d:tl_h_i[a_user][data_intg][3] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[0].fifo_d:tl_h_i[a_user][data_intg][2] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[0].fifo_d:tl_h_i[a_user][data_intg][1] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[0].fifo_d:tl_h_i[a_user][data_intg][0] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[1].fifo_d:tl_h_i[a_user][rsvd][4] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[1].fifo_d:tl_h_i[a_user][rsvd][3] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[1].fifo_d:tl_h_i[a_user][rsvd][2] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[1].fifo_d:tl_h_i[a_user][rsvd][1] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[1].fifo_d:tl_h_i[a_user][rsvd][0] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[1].fifo_d:tl_h_i[a_user][instr_type][3] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[1].fifo_d:tl_h_i[a_user][instr_type][2] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[1].fifo_d:tl_h_i[a_user][instr_type][1] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[1].fifo_d:tl_h_i[a_user][instr_type][0] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[1].fifo_d:tl_h_i[a_user][cmd_intg][6] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[1].fifo_d:tl_h_i[a_user][cmd_intg][5] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[1].fifo_d:tl_h_i[a_user][cmd_intg][4] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[1].fifo_d:tl_h_i[a_user][cmd_intg][3] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[1].fifo_d:tl_h_i[a_user][cmd_intg][2] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[1].fifo_d:tl_h_i[a_user][cmd_intg][1] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[1].fifo_d:tl_h_i[a_user][cmd_intg][0] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[1].fifo_d:tl_h_i[a_user][data_intg][6] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[1].fifo_d:tl_h_i[a_user][data_intg][5] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[1].fifo_d:tl_h_i[a_user][data_intg][4] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[1].fifo_d:tl_h_i[a_user][data_intg][3] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[1].fifo_d:tl_h_i[a_user][data_intg][2] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[1].fifo_d:tl_h_i[a_user][data_intg][1] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[1].fifo_d:tl_h_i[a_user][data_intg][0] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[2].fifo_d:tl_h_i[a_user][rsvd][4] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[2].fifo_d:tl_h_i[a_user][rsvd][3] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[2].fifo_d:tl_h_i[a_user][rsvd][2] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[2].fifo_d:tl_h_i[a_user][rsvd][1] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[2].fifo_d:tl_h_i[a_user][rsvd][0] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[2].fifo_d:tl_h_i[a_user][instr_type][3] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[2].fifo_d:tl_h_i[a_user][instr_type][2] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[2].fifo_d:tl_h_i[a_user][instr_type][1] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[2].fifo_d:tl_h_i[a_user][instr_type][0] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[2].fifo_d:tl_h_i[a_user][cmd_intg][6] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[2].fifo_d:tl_h_i[a_user][cmd_intg][5] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[2].fifo_d:tl_h_i[a_user][cmd_intg][4] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[2].fifo_d:tl_h_i[a_user][cmd_intg][3] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[2].fifo_d:tl_h_i[a_user][cmd_intg][2] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[2].fifo_d:tl_h_i[a_user][cmd_intg][1] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[2].fifo_d:tl_h_i[a_user][cmd_intg][0] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[2].fifo_d:tl_h_i[a_user][data_intg][6] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[2].fifo_d:tl_h_i[a_user][data_intg][5] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[2].fifo_d:tl_h_i[a_user][data_intg][4] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[2].fifo_d:tl_h_i[a_user][data_intg][3] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[2].fifo_d:tl_h_i[a_user][data_intg][2] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[2].fifo_d:tl_h_i[a_user][data_intg][1] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_dfifo[2].fifo_d:tl_h_i[a_user][data_intg][0] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv:181]
WARNING: [Synth 8-3295] tying undriven pin gen_generic.u_impl_generic:tl_i[a_valid] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flash.sv:57]
WARNING: [Synth 8-3295] tying undriven pin gen_generic.u_impl_generic:tl_i[a_opcode][2] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flash.sv:57]
WARNING: [Synth 8-3295] tying undriven pin gen_generic.u_impl_generic:tl_i[a_opcode][1] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flash.sv:57]
WARNING: [Synth 8-3295] tying undriven pin gen_generic.u_impl_generic:tl_i[a_opcode][0] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flash.sv:57]
WARNING: [Synth 8-3295] tying undriven pin gen_generic.u_impl_generic:tl_i[a_param][2] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flash.sv:57]
WARNING: [Synth 8-3295] tying undriven pin gen_generic.u_impl_generic:tl_i[a_param][1] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flash.sv:57]
WARNING: [Synth 8-3295] tying undriven pin gen_generic.u_impl_generic:tl_i[a_param][0] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flash.sv:57]
WARNING: [Synth 8-3295] tying undriven pin gen_generic.u_impl_generic:tl_i[a_size][1] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flash.sv:57]
WARNING: [Synth 8-3295] tying undriven pin gen_generic.u_impl_generic:tl_i[a_size][0] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flash.sv:57]
WARNING: [Synth 8-3295] tying undriven pin gen_generic.u_impl_generic:tl_i[a_source][7] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flash.sv:57]
WARNING: [Synth 8-3295] tying undriven pin gen_generic.u_impl_generic:tl_i[a_source][6] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flash.sv:57]
WARNING: [Synth 8-3295] tying undriven pin gen_generic.u_impl_generic:tl_i[a_source][5] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flash.sv:57]
WARNING: [Synth 8-3295] tying undriven pin gen_generic.u_impl_generic:tl_i[a_source][4] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flash.sv:57]
WARNING: [Synth 8-3295] tying undriven pin gen_generic.u_impl_generic:tl_i[a_source][3] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flash.sv:57]
WARNING: [Synth 8-3295] tying undriven pin gen_generic.u_impl_generic:tl_i[a_source][2] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flash.sv:57]
WARNING: [Synth 8-3295] tying undriven pin gen_generic.u_impl_generic:tl_i[a_source][1] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flash.sv:57]
WARNING: [Synth 8-3295] tying undriven pin gen_generic.u_impl_generic:tl_i[a_source][0] to constant 0 [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flash.sv:57]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 6852.246 ; gain = 243.523 ; free physical = 25963 ; free virtual = 411120
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 6852.246 ; gain = 243.523 ; free physical = 25963 ; free virtual = 411120
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 88 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:11 ; elapsed = 00:01:18 . Memory (MB): peak = 7850.746 ; gain = 1242.023 ; free physical = 25144 ; free virtual = 410606
235 Infos, 270 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:11 ; elapsed = 00:01:18 . Memory (MB): peak = 7850.746 ; gain = 1242.023 ; free physical = 25144 ; free virtual = 410606
close_project
create_project project_1 /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/project_1 -part xc7a100tfgg676-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
add_files -norecurse {/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/pwrmgr_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/tlul_data_integ_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_secded_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_generic_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_generic_ram_1p.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/tlul_err_resp.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/edn_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_arbiter_ppc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/otp_ctrl_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_secded_inv_39_32_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_count.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_arbiter_tree.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_sync_reqack.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/gpio_reg_top.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/pwrmgr_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_filter_ctr.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/tlul_err.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_intr_hw.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/flash_ctrl_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/gpio_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/top_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_pulse_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_lc_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_flop_2sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/flash_ctrl_info_cfg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_subreg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_mubi_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_flash.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_alert_sender.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_generic_flash.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/tlul_data_integ_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_generic_flop_2sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_secded_hamming_76_68_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_secded_inv_64_57_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/flash_ctrl_region_cfg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/flash_phy_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_cipher_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_util_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_gf_mult.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_secded_hamming_72_64_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_subreg_arb.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_alert_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_subreg_ext.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/tlul_adapter_sram.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_generic_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_prince.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/entropy_src_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_diff_decode.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_secded_hamming_76_68_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/jtag_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/tlul_adapter_reg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_generic_flash_bank.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/flash_ctrl_lcmgr.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_sparse_fsm_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/tlul_fifo_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_ram_1p_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_secded_inv_64_57_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_lfsr.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/tlul_cmd_intg_chk.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/tlul_socket_1n.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_count_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_ram_1p.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/tlul_rsp_intg_gen.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/flash_ctrl_erase.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_reg_cdc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/flash_ctrl_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/tlul_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/ast_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_subreg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/otp_ctrl_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/lc_ctrl_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_subreg_shadow.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_sec_anchor_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/flash_ctrl_mem_reg_top.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/flash_ctrl_prim_reg_top.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_edge_detector.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_fifo_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_secded_inv_39_32_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/gpio.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_secded_hamming_76_68_enc.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_secded_hamming_76_68_enc.sv
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/tlul_err_resp.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/tlul_err_resp.sv
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_generic_flash_bank.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_generic_flash_bank.sv
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_fifo_sync.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_fifo_sync.sv
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_generic_ram_1p.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_generic_ram_1p.sv
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg676-1
Top: gpio
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_buf with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_buf.sv:24]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 7850.746 ; gain = 0.000 ; free physical = 14347 ; free virtual = 409840
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'gpio' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/gpio.sv:8]
	Parameter AlertAsyncOn bound to: 1'b1 
	Parameter GpioAsyncOn bound to: 1'b1 
	Parameter CntWidth bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'prim_filter_ctr' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_filter_ctr.sv:15]
	Parameter AsyncOn bound to: 1'b1 
	Parameter CntWidth bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000000 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000000 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000000 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop' (1#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync' (2#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync' (3#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_flop_2sync.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'prim_filter_ctr' (4#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_filter_ctr.sv:15]
INFO: [Synth 8-6157] synthesizing module 'prim_alert_sender' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_alert_sender.sv:32]
	Parameter IsFatal bound to: 1'b1 
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_diff_decode' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_diff_decode.sv:19]
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000000 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync__parameterized0' (4#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_flop_2sync.sv:13]
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000000 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000000 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000000 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized0' (4#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync__parameterized0' (4#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync__parameterized1' (4#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_flop_2sync.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_diff_decode.sv:114]
INFO: [Synth 8-6155] done synthesizing module 'prim_diff_decode' (5#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_diff_decode.sv:19]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_alert_sender.sv:135]
INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_alert_sender.sv:135]
INFO: [Synth 8-6157] synthesizing module 'prim_buf' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_buf.sv:16]
	Parameter Width bound to: 1 - type: integer 
	Parameter Impl bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_buf' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_buf' (6#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_buf' (7#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_buf.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_alert_sender' (8#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_alert_sender.sv:32]
INFO: [Synth 8-6157] synthesizing module 'prim_intr_hw' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_intr_hw.sv:10]
	Parameter Width bound to: 32'b00000000000000000000000000100000 
	Parameter FlopOutput bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_intr_hw' (9#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_intr_hw.sv:10]
INFO: [Synth 8-6157] synthesizing module 'gpio_reg_top' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/gpio_reg_top.sv:8]
	Parameter AW bound to: 32'sb00000000000000000000000000000110 
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter DBW bound to: 32'sb00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'tlul_cmd_intg_chk' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/tlul_cmd_intg_chk.sv:3]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_dec' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_dec' (10#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_dec' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_dec' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_dec' (11#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_dec' (12#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_cmd_intg_chk' (13#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/tlul_cmd_intg_chk.sv:3]
INFO: [Synth 8-6157] synthesizing module 'tlul_rsp_intg_gen' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/tlul_rsp_intg_gen.sv:9]
	Parameter EnableRspIntgGen bound to: 1'b1 
	Parameter EnableDataIntgGen bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_enc' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_enc' (14#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_enc' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_enc' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_enc' (15#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_enc' (16#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_rsp_intg_gen' (17#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/tlul_rsp_intg_gen.sv:9]
INFO: [Synth 8-6157] synthesizing module 'tlul_adapter_reg' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/tlul_adapter_reg.sv:10]
	Parameter RegAw bound to: 32'sb00000000000000000000000000000110 
	Parameter EnableDataIntgGen bound to: 32'sb00000000000000000000000000000000 
	Parameter RegDw bound to: 32'sb00000000000000000000000000100000 
	Parameter RegBw bound to: 32'sb00000000000000000000000000000100 
	Parameter IW bound to: 32'sb00000000000000000000000000001000 
	Parameter SZW bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'tlul_err' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/tlul_err.sv:7]
	Parameter IW bound to: 32'sb00000000000000000000000000001000 
	Parameter SZW bound to: 32'sb00000000000000000000000000000010 
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter MW bound to: 32'sb00000000000000000000000000000100 
	Parameter SubAW bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/tlul_err.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'tlul_err' (18#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/tlul_err.sv:7]
WARNING: [Synth 8-3848] Net malformed_meta_err in module/entity tlul_adapter_reg does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/tlul_adapter_reg.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_reg' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/tlul_adapter_reg.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter SwAccess bound to: 3'b011 
	Parameter RESVAL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized0' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized0' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter SwAccess bound to: 3'b001 
	Parameter RESVAL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized1' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000010000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized1' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/prim_subreg_ext.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/gpio_reg_top.sv:662]
INFO: [Synth 8-6155] done synthesizing module 'gpio_reg_top' (22#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/gpio_reg_top.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'gpio' (23#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/gpio/rtl/gpio.sv:8]
WARNING: [Synth 8-3331] design prim_subreg__parameterized0 has unconnected port wd[31]
WARNING: [Synth 8-3331] design prim_subreg__parameterized0 has unconnected port wd[30]
WARNING: [Synth 8-3331] design prim_subreg__parameterized0 has unconnected port wd[29]
WARNING: [Synth 8-3331] design prim_subreg__parameterized0 has unconnected port wd[28]
WARNING: [Synth 8-3331] design prim_subreg__parameterized0 has unconnected port wd[27]
WARNING: [Synth 8-3331] design prim_subreg__parameterized0 has unconnected port wd[26]
WARNING: [Synth 8-3331] design prim_subreg__parameterized0 has unconnected port wd[25]
WARNING: [Synth 8-3331] design prim_subreg__parameterized0 has unconnected port wd[24]
WARNING: [Synth 8-3331] design prim_subreg__parameterized0 has unconnected port wd[23]
WARNING: [Synth 8-3331] design prim_subreg__parameterized0 has unconnected port wd[22]
WARNING: [Synth 8-3331] design prim_subreg__parameterized0 has unconnected port wd[21]
WARNING: [Synth 8-3331] design prim_subreg__parameterized0 has unconnected port wd[20]
WARNING: [Synth 8-3331] design prim_subreg__parameterized0 has unconnected port wd[19]
WARNING: [Synth 8-3331] design prim_subreg__parameterized0 has unconnected port wd[18]
WARNING: [Synth 8-3331] design prim_subreg__parameterized0 has unconnected port wd[17]
WARNING: [Synth 8-3331] design prim_subreg__parameterized0 has unconnected port wd[16]
WARNING: [Synth 8-3331] design prim_subreg__parameterized0 has unconnected port wd[15]
WARNING: [Synth 8-3331] design prim_subreg__parameterized0 has unconnected port wd[14]
WARNING: [Synth 8-3331] design prim_subreg__parameterized0 has unconnected port wd[13]
WARNING: [Synth 8-3331] design prim_subreg__parameterized0 has unconnected port wd[12]
WARNING: [Synth 8-3331] design prim_subreg__parameterized0 has unconnected port wd[11]
WARNING: [Synth 8-3331] design prim_subreg__parameterized0 has unconnected port wd[10]
WARNING: [Synth 8-3331] design prim_subreg__parameterized0 has unconnected port wd[9]
WARNING: [Synth 8-3331] design prim_subreg__parameterized0 has unconnected port wd[8]
WARNING: [Synth 8-3331] design prim_subreg__parameterized0 has unconnected port wd[7]
WARNING: [Synth 8-3331] design prim_subreg__parameterized0 has unconnected port wd[6]
WARNING: [Synth 8-3331] design prim_subreg__parameterized0 has unconnected port wd[5]
WARNING: [Synth 8-3331] design prim_subreg__parameterized0 has unconnected port wd[4]
WARNING: [Synth 8-3331] design prim_subreg__parameterized0 has unconnected port wd[3]
WARNING: [Synth 8-3331] design prim_subreg__parameterized0 has unconnected port wd[2]
WARNING: [Synth 8-3331] design prim_subreg__parameterized0 has unconnected port wd[1]
WARNING: [Synth 8-3331] design prim_subreg__parameterized0 has unconnected port wd[0]
WARNING: [Synth 8-3331] design prim_subreg__parameterized1 has unconnected port wd[31]
WARNING: [Synth 8-3331] design prim_subreg__parameterized1 has unconnected port wd[30]
WARNING: [Synth 8-3331] design prim_subreg__parameterized1 has unconnected port wd[29]
WARNING: [Synth 8-3331] design prim_subreg__parameterized1 has unconnected port wd[28]
WARNING: [Synth 8-3331] design prim_subreg__parameterized1 has unconnected port wd[27]
WARNING: [Synth 8-3331] design prim_subreg__parameterized1 has unconnected port wd[26]
WARNING: [Synth 8-3331] design prim_subreg__parameterized1 has unconnected port wd[25]
WARNING: [Synth 8-3331] design prim_subreg__parameterized1 has unconnected port wd[24]
WARNING: [Synth 8-3331] design prim_subreg__parameterized1 has unconnected port wd[23]
WARNING: [Synth 8-3331] design prim_subreg__parameterized1 has unconnected port wd[22]
WARNING: [Synth 8-3331] design prim_subreg__parameterized1 has unconnected port wd[21]
WARNING: [Synth 8-3331] design prim_subreg__parameterized1 has unconnected port wd[20]
WARNING: [Synth 8-3331] design prim_subreg__parameterized1 has unconnected port wd[19]
WARNING: [Synth 8-3331] design prim_subreg__parameterized1 has unconnected port wd[18]
WARNING: [Synth 8-3331] design prim_subreg__parameterized1 has unconnected port wd[17]
WARNING: [Synth 8-3331] design prim_subreg__parameterized1 has unconnected port wd[16]
WARNING: [Synth 8-3331] design prim_subreg__parameterized1 has unconnected port wd[15]
WARNING: [Synth 8-3331] design prim_subreg__parameterized1 has unconnected port wd[14]
WARNING: [Synth 8-3331] design prim_subreg__parameterized1 has unconnected port wd[13]
WARNING: [Synth 8-3331] design prim_subreg__parameterized1 has unconnected port wd[12]
WARNING: [Synth 8-3331] design prim_subreg__parameterized1 has unconnected port wd[11]
WARNING: [Synth 8-3331] design prim_subreg__parameterized1 has unconnected port wd[10]
WARNING: [Synth 8-3331] design prim_subreg__parameterized1 has unconnected port wd[9]
WARNING: [Synth 8-3331] design prim_subreg__parameterized1 has unconnected port wd[8]
WARNING: [Synth 8-3331] design prim_subreg__parameterized1 has unconnected port wd[7]
WARNING: [Synth 8-3331] design prim_subreg__parameterized1 has unconnected port wd[6]
WARNING: [Synth 8-3331] design prim_subreg__parameterized1 has unconnected port wd[5]
WARNING: [Synth 8-3331] design prim_subreg__parameterized1 has unconnected port wd[4]
WARNING: [Synth 8-3331] design prim_subreg__parameterized1 has unconnected port wd[3]
WARNING: [Synth 8-3331] design prim_subreg__parameterized1 has unconnected port wd[2]
WARNING: [Synth 8-3331] design prim_subreg__parameterized1 has unconnected port wd[1]
WARNING: [Synth 8-3331] design prim_subreg__parameterized1 has unconnected port wd[0]
WARNING: [Synth 8-3331] design prim_subreg has unconnected port wd[31]
WARNING: [Synth 8-3331] design prim_subreg has unconnected port wd[30]
WARNING: [Synth 8-3331] design prim_subreg has unconnected port wd[29]
WARNING: [Synth 8-3331] design prim_subreg has unconnected port wd[28]
WARNING: [Synth 8-3331] design prim_subreg has unconnected port wd[27]
WARNING: [Synth 8-3331] design prim_subreg has unconnected port wd[26]
WARNING: [Synth 8-3331] design prim_subreg has unconnected port wd[25]
WARNING: [Synth 8-3331] design prim_subreg has unconnected port wd[24]
WARNING: [Synth 8-3331] design prim_subreg has unconnected port wd[23]
WARNING: [Synth 8-3331] design prim_subreg has unconnected port wd[22]
WARNING: [Synth 8-3331] design prim_subreg has unconnected port wd[21]
WARNING: [Synth 8-3331] design prim_subreg has unconnected port wd[20]
WARNING: [Synth 8-3331] design prim_subreg has unconnected port wd[19]
WARNING: [Synth 8-3331] design prim_subreg has unconnected port wd[18]
WARNING: [Synth 8-3331] design prim_subreg has unconnected port wd[17]
WARNING: [Synth 8-3331] design prim_subreg has unconnected port wd[16]
WARNING: [Synth 8-3331] design prim_subreg has unconnected port wd[15]
WARNING: [Synth 8-3331] design prim_subreg has unconnected port wd[14]
WARNING: [Synth 8-3331] design prim_subreg has unconnected port wd[13]
WARNING: [Synth 8-3331] design prim_subreg has unconnected port wd[12]
WARNING: [Synth 8-3331] design prim_subreg has unconnected port wd[11]
WARNING: [Synth 8-3331] design prim_subreg has unconnected port wd[10]
WARNING: [Synth 8-3331] design prim_subreg has unconnected port wd[9]
WARNING: [Synth 8-3331] design prim_subreg has unconnected port wd[8]
WARNING: [Synth 8-3331] design prim_subreg has unconnected port wd[7]
WARNING: [Synth 8-3331] design prim_subreg has unconnected port wd[6]
WARNING: [Synth 8-3331] design prim_subreg has unconnected port wd[5]
WARNING: [Synth 8-3331] design prim_subreg has unconnected port wd[4]
WARNING: [Synth 8-3331] design prim_subreg has unconnected port wd[3]
WARNING: [Synth 8-3331] design prim_subreg has unconnected port wd[2]
WARNING: [Synth 8-3331] design prim_subreg has unconnected port wd[1]
WARNING: [Synth 8-3331] design prim_subreg has unconnected port wd[0]
WARNING: [Synth 8-3331] design tlul_err has unconnected port clk_i
WARNING: [Synth 8-3331] design tlul_err has unconnected port rst_ni
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_param][2]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_param][1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7850.746 ; gain = 0.000 ; free physical = 14536 ; free virtual = 410011
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7850.746 ; gain = 0.000 ; free physical = 14589 ; free virtual = 410059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7850.746 ; gain = 0.000 ; free physical = 14588 ; free virtual = 410058
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 7850.746 ; gain = 0.000 ; free physical = 14704 ; free virtual = 410151
72 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 7850.746 ; gain = 0.000 ; free physical = 14704 ; free virtual = 410151
close_project
create_project project_1 /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/project_1 -part xc7a100tfgg676-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
add_files -norecurse {/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/hmac_reg_top.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/flash_ctrl_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_secded_inv_64_57_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_subreg_shadow.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_alert_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_secded_inv_64_57_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_diff_decode.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/flash_ctrl_info_cfg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/tlul_adapter_reg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_subreg_arb.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/tlul_err.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/tlul_socket_1n.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/flash_ctrl_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/tlul_rsp_intg_gen.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_flop_2sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_generic_flop_2sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/edn_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/hmac.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_subreg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_pulse_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/flash_phy_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_packer.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_sparse_fsm_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_subreg_ext.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_alert_sender.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/jtag_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_generic_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/tlul_adapter_sram.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_generic_ram_1p.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/tlul_data_integ_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/flash_ctrl_mem_reg_top.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_sync_reqack.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/flash_ctrl_region_cfg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_generic_flash_bank.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/sha2_pad.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_filter_ctr.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_generic_flash.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_sec_anchor_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/tlul_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_gf_mult.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_secded_hamming_76_68_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/ast_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/otp_ctrl_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_secded_hamming_72_64_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_secded_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_secded_inv_39_32_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/pwrmgr_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_count_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/tlul_data_integ_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/pwrmgr_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_subreg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/hmac_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_arbiter_tree.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/tlul_fifo_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/lc_ctrl_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/flash_ctrl_prim_reg_top.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/top_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_ram_1p.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/hmac_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_lfsr.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_mubi_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_intr_hw.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/sha2.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_reg_cdc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_secded_inv_39_32_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/entropy_src_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_lc_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/tlul_err_resp.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_count.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/tlul_cmd_intg_chk.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/flash_ctrl_lcmgr.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/flash_ctrl_erase.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_secded_hamming_76_68_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_ram_1p_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_util_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_edge_detector.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_fifo_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/otp_ctrl_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_cipher_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_generic_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_flash.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/hmac_core.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_prince.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top hmac [current_fileset]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_secded_hamming_72_64_enc.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_secded_hamming_72_64_enc.sv
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_subreg_arb.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_subreg_arb.sv
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_flop.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_flop.sv
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_ram_1p.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_ram_1p.sv
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_generic_ram_1p.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/hmac/rtl/prim_generic_ram_1p.sv
close_project
create_project project_1 /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/project_1 -part xc7a100tfgg676-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
add_files -norecurse {/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_count.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_secded_inv_39_32_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_generic_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_assert_dummy_macros.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/i2c_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/pwrmgr_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/tlul_err.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_flash.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_alert_sender.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_edge_detector.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg_shadow.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/otp_ctrl_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/tlul_adapter_sram.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_cipher_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_ram_1p_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/tlul_socket_1n.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_generic_flop_2sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/tlul_cmd_intg_chk.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/tlul_err_resp.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_generic_flash_bank.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_alert_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_packer.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/i2c.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_secded_hamming_76_68_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_mubi_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/pwrmgr_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_ram_1p.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_sync_reqack.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/top_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_reg_cdc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/tlul_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_assert.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/tlul_rsp_intg_gen.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_secded_inv_64_57_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/tlul_fifo_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_count_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/i2c_core.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_gf_mult.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_fifo_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/sha2_pad.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_secded_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/i2c_reg_top.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_lfsr.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/lc_ctrl_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_sparse_fsm_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/jtag_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/tlul_data_integ_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_filter_ctr.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_secded_inv_64_57_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_generic_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_generic_ram_1p.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/otp_ctrl_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_generic_flash.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/tlul_data_integ_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_intr_hw.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_arbiter_tree.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_prince.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_util_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_lc_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_secded_hamming_72_64_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg_arb.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg_ext.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_pulse_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/i2c_fsm.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_secded_hamming_76_68_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_sec_anchor_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_diff_decode.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_flop_2sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/sha2.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_secded_inv_39_32_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/tlul_adapter_reg.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top i2c [current_fileset]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/tlul_socket_1n.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/tlul_socket_1n.sv
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_sync_reqack.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_sync_reqack.sv
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/tlul_adapter_sram.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/tlul_adapter_sram.sv
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_ram_1p.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_ram_1p.sv
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_generic_ram_1p.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_generic_ram_1p.sv
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg676-1
Top: i2c
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_buf with formal parameter declaration list [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_buf.sv:24]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 7850.746 ; gain = 0.000 ; free physical = 17129 ; free virtual = 412933
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'i2c' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/i2c.sv:7]
	Parameter AlertAsyncOn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_alert_sender' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_alert_sender.sv:32]
	Parameter IsFatal bound to: 1'b1 
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_diff_decode' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_diff_decode.sv:19]
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000000 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000000 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000000 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop' (1#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync' (2#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync' (3#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_flop_2sync.sv:13]
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000000 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000000 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000000 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized0' (3#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync__parameterized0' (3#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync__parameterized0' (3#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_flop_2sync.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_diff_decode.sv:114]
INFO: [Synth 8-6155] done synthesizing module 'prim_diff_decode' (4#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_diff_decode.sv:19]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_alert_sender.sv:135]
INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_alert_sender.sv:135]
INFO: [Synth 8-6157] synthesizing module 'prim_buf' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_buf.sv:16]
	Parameter Width bound to: 1 - type: integer 
	Parameter Impl bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_buf' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_buf' (5#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_buf' (6#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_buf.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_alert_sender' (7#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_alert_sender.sv:32]
INFO: [Synth 8-6157] synthesizing module 'i2c_reg_top' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/i2c_reg_top.sv:8]
	Parameter AW bound to: 32'sb00000000000000000000000000000111 
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter DBW bound to: 32'sb00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'tlul_cmd_intg_chk' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/tlul_cmd_intg_chk.sv:3]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_dec' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_dec' (8#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_dec' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_dec' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_dec' (9#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_dec' (10#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_cmd_intg_chk' (11#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/tlul_cmd_intg_chk.sv:3]
INFO: [Synth 8-6157] synthesizing module 'tlul_rsp_intg_gen' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/tlul_rsp_intg_gen.sv:9]
	Parameter EnableRspIntgGen bound to: 1'b1 
	Parameter EnableDataIntgGen bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_enc' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_enc' (12#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_enc' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_enc' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_enc' (13#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_enc' (14#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_rsp_intg_gen' (15#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/tlul_rsp_intg_gen.sv:9]
INFO: [Synth 8-6157] synthesizing module 'tlul_adapter_reg' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/tlul_adapter_reg.sv:10]
	Parameter RegAw bound to: 32'sb00000000000000000000000000000111 
	Parameter EnableDataIntgGen bound to: 32'sb00000000000000000000000000000000 
	Parameter RegDw bound to: 32'sb00000000000000000000000000100000 
	Parameter RegBw bound to: 32'sb00000000000000000000000000000100 
	Parameter IW bound to: 32'sb00000000000000000000000000001000 
	Parameter SZW bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'tlul_err' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/tlul_err.sv:7]
	Parameter IW bound to: 32'sb00000000000000000000000000001000 
	Parameter SZW bound to: 32'sb00000000000000000000000000000010 
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter MW bound to: 32'sb00000000000000000000000000000100 
	Parameter SubAW bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/tlul_err.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'tlul_err' (16#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/tlul_err.sv:7]
WARNING: [Synth 8-3848] Net malformed_meta_err in module/entity tlul_adapter_reg does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/tlul_adapter_reg.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_reg' (17#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/tlul_adapter_reg.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b011 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg' (18#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized0' (18#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized0' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000001000 
	Parameter SwAccess bound to: 3'b010 
	Parameter RESVAL bound to: 8'b00000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized1' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b010 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized2' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000011 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 3'b000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized3' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000010 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized4' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000000111 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized1' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000010000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized2' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized5' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000010000 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized5' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized6' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000011111 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 31'b0000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized6' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized7' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000111 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 7'b0000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized7' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized3' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized8' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized8' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_subreg.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/i2c_reg_top.sv:2912]
INFO: [Synth 8-6155] done synthesizing module 'i2c_reg_top' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/i2c_reg_top.sv:8]
INFO: [Synth 8-6157] synthesizing module 'i2c_core' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/i2c_core.sv:7]
	Parameter FifoDepth bound to: 32'sb00000000000000000000000001000000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/i2c_core.sv:246]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/i2c_core.sv:257]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000000001101 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 32'b00000000000000000000000001000000 
	Parameter OutputZeroIfEmpty bound to: 1'b1 
	Parameter DepthWNorm bound to: 32'b00000000000000000000000000000111 
	Parameter DepthW bound to: 32'b00000000000000000000000000000111 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_fifo_sync.sv:6]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000000001000 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000001000000 
	Parameter OutputZeroIfEmpty bound to: 1'b1 
	Parameter DepthWNorm bound to: 32'b00000000000000000000000000000111 
	Parameter DepthW bound to: 32'b00000000000000000000000000000111 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized0' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_fifo_sync.sv:6]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000000001000 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 32'b00000000000000000000000001000000 
	Parameter OutputZeroIfEmpty bound to: 1'b1 
	Parameter DepthWNorm bound to: 32'b00000000000000000000000000000111 
	Parameter DepthW bound to: 32'b00000000000000000000000000000111 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized1' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_fifo_sync.sv:6]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000000001010 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000001000000 
	Parameter OutputZeroIfEmpty bound to: 1'b1 
	Parameter DepthWNorm bound to: 32'b00000000000000000000000000000111 
	Parameter DepthW bound to: 32'b00000000000000000000000000000111 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized2' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_fifo_sync.sv:6]
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000000 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync__parameterized1' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_flop_2sync.sv:13]
INFO: [Synth 8-6157] synthesizing module 'i2c_fsm' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/i2c_fsm.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/i2c_fsm.sv:144]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/i2c_fsm.sv:390]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/i2c_fsm.sv:742]
INFO: [Synth 8-6155] done synthesizing module 'i2c_fsm' (22#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/i2c_fsm.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_intr_hw' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_intr_hw.sv:10]
	Parameter Width bound to: 32'b00000000000000000000000000000001 
	Parameter FlopOutput bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_intr_hw' (23#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/prim_intr_hw.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'i2c_core' (24#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/i2c_core.sv:7]
WARNING: [Synth 8-3848] Net cio_scl_o in module/entity i2c does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/i2c.sv:25]
WARNING: [Synth 8-3848] Net cio_scl_en_o in module/entity i2c does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/i2c.sv:26]
WARNING: [Synth 8-3848] Net cio_sda_o in module/entity i2c does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/i2c.sv:28]
WARNING: [Synth 8-3848] Net cio_sda_en_o in module/entity i2c does not have driver. [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/i2c.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'i2c' (25#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/i2c/rtl/i2c.sv:7]
WARNING: [Synth 8-3331] design i2c_core has unconnected port reg2hw[alert_test][q]
WARNING: [Synth 8-3331] design i2c_core has unconnected port reg2hw[alert_test][qe]
WARNING: [Synth 8-3331] design i2c_core has unconnected port reg2hw[rdata][q][7]
WARNING: [Synth 8-3331] design i2c_core has unconnected port reg2hw[rdata][q][6]
WARNING: [Synth 8-3331] design i2c_core has unconnected port reg2hw[rdata][q][5]
WARNING: [Synth 8-3331] design i2c_core has unconnected port reg2hw[rdata][q][4]
WARNING: [Synth 8-3331] design i2c_core has unconnected port reg2hw[rdata][q][3]
WARNING: [Synth 8-3331] design i2c_core has unconnected port reg2hw[rdata][q][2]
WARNING: [Synth 8-3331] design i2c_core has unconnected port reg2hw[rdata][q][1]
WARNING: [Synth 8-3331] design i2c_core has unconnected port reg2hw[rdata][q][0]
WARNING: [Synth 8-3331] design i2c_core has unconnected port reg2hw[fifo_ctrl][rxilvl][qe]
WARNING: [Synth 8-3331] design i2c_core has unconnected port reg2hw[fifo_ctrl][fmtilvl][qe]
WARNING: [Synth 8-3331] design i2c_core has unconnected port reg2hw[acqdata][abyte][q][7]
WARNING: [Synth 8-3331] design i2c_core has unconnected port reg2hw[acqdata][abyte][q][6]
WARNING: [Synth 8-3331] design i2c_core has unconnected port reg2hw[acqdata][abyte][q][5]
WARNING: [Synth 8-3331] design i2c_core has unconnected port reg2hw[acqdata][abyte][q][4]
WARNING: [Synth 8-3331] design i2c_core has unconnected port reg2hw[acqdata][abyte][q][3]
WARNING: [Synth 8-3331] design i2c_core has unconnected port reg2hw[acqdata][abyte][q][2]
WARNING: [Synth 8-3331] design i2c_core has unconnected port reg2hw[acqdata][abyte][q][1]
WARNING: [Synth 8-3331] design i2c_core has unconnected port reg2hw[acqdata][abyte][q][0]
WARNING: [Synth 8-3331] design i2c_core has unconnected port reg2hw[acqdata][signal][q][1]
WARNING: [Synth 8-3331] design i2c_core has unconnected port reg2hw[acqdata][signal][q][0]
WARNING: [Synth 8-3331] design prim_subreg__parameterized8 has unconnected port wd[31]
WARNING: [Synth 8-3331] design prim_subreg__parameterized8 has unconnected port wd[30]
WARNING: [Synth 8-3331] design prim_subreg__parameterized8 has unconnected port wd[29]
WARNING: [Synth 8-3331] design prim_subreg__parameterized8 has unconnected port wd[28]
WARNING: [Synth 8-3331] design prim_subreg__parameterized8 has unconnected port wd[27]
WARNING: [Synth 8-3331] design prim_subreg__parameterized8 has unconnected port wd[26]
WARNING: [Synth 8-3331] design prim_subreg__parameterized8 has unconnected port wd[25]
WARNING: [Synth 8-3331] design prim_subreg__parameterized8 has unconnected port wd[24]
WARNING: [Synth 8-3331] design prim_subreg__parameterized8 has unconnected port wd[23]
WARNING: [Synth 8-3331] design prim_subreg__parameterized8 has unconnected port wd[22]
WARNING: [Synth 8-3331] design prim_subreg__parameterized8 has unconnected port wd[21]
WARNING: [Synth 8-3331] design prim_subreg__parameterized8 has unconnected port wd[20]
WARNING: [Synth 8-3331] design prim_subreg__parameterized8 has unconnected port wd[19]
WARNING: [Synth 8-3331] design prim_subreg__parameterized8 has unconnected port wd[18]
WARNING: [Synth 8-3331] design prim_subreg__parameterized8 has unconnected port wd[17]
WARNING: [Synth 8-3331] design prim_subreg__parameterized8 has unconnected port wd[16]
WARNING: [Synth 8-3331] design prim_subreg__parameterized8 has unconnected port wd[15]
WARNING: [Synth 8-3331] design prim_subreg__parameterized8 has unconnected port wd[14]
WARNING: [Synth 8-3331] design prim_subreg__parameterized8 has unconnected port wd[13]
WARNING: [Synth 8-3331] design prim_subreg__parameterized8 has unconnected port wd[12]
WARNING: [Synth 8-3331] design prim_subreg__parameterized8 has unconnected port wd[11]
WARNING: [Synth 8-3331] design prim_subreg__parameterized8 has unconnected port wd[10]
WARNING: [Synth 8-3331] design prim_subreg__parameterized8 has unconnected port wd[9]
WARNING: [Synth 8-3331] design prim_subreg__parameterized8 has unconnected port wd[8]
WARNING: [Synth 8-3331] design prim_subreg__parameterized8 has unconnected port wd[7]
WARNING: [Synth 8-3331] design prim_subreg__parameterized8 has unconnected port wd[6]
WARNING: [Synth 8-3331] design prim_subreg__parameterized8 has unconnected port wd[5]
WARNING: [Synth 8-3331] design prim_subreg__parameterized8 has unconnected port wd[4]
WARNING: [Synth 8-3331] design prim_subreg__parameterized8 has unconnected port wd[3]
WARNING: [Synth 8-3331] design prim_subreg__parameterized8 has unconnected port wd[2]
WARNING: [Synth 8-3331] design prim_subreg__parameterized8 has unconnected port wd[1]
WARNING: [Synth 8-3331] design prim_subreg__parameterized8 has unconnected port wd[0]
WARNING: [Synth 8-3331] design prim_subreg__parameterized0 has unconnected port wd[0]
WARNING: [Synth 8-3331] design prim_subreg__parameterized1 has unconnected port wd[7]
WARNING: [Synth 8-3331] design prim_subreg__parameterized1 has unconnected port wd[6]
WARNING: [Synth 8-3331] design prim_subreg__parameterized1 has unconnected port wd[5]
WARNING: [Synth 8-3331] design prim_subreg__parameterized1 has unconnected port wd[4]
WARNING: [Synth 8-3331] design prim_subreg__parameterized1 has unconnected port wd[3]
WARNING: [Synth 8-3331] design prim_subreg__parameterized1 has unconnected port wd[2]
WARNING: [Synth 8-3331] design prim_subreg__parameterized1 has unconnected port wd[1]
WARNING: [Synth 8-3331] design prim_subreg__parameterized1 has unconnected port wd[0]
WARNING: [Synth 8-3331] design prim_subreg__parameterized7 has unconnected port wd[6]
WARNING: [Synth 8-3331] design prim_subreg__parameterized7 has unconnected port wd[5]
WARNING: [Synth 8-3331] design prim_subreg__parameterized7 has unconnected port wd[4]
WARNING: [Synth 8-3331] design prim_subreg__parameterized7 has unconnected port wd[3]
WARNING: [Synth 8-3331] design prim_subreg__parameterized7 has unconnected port wd[2]
WARNING: [Synth 8-3331] design prim_subreg__parameterized7 has unconnected port wd[1]
WARNING: [Synth 8-3331] design prim_subreg__parameterized7 has unconnected port wd[0]
WARNING: [Synth 8-3331] design prim_subreg__parameterized6 has unconnected port wd[30]
WARNING: [Synth 8-3331] design prim_subreg__parameterized6 has unconnected port wd[29]
WARNING: [Synth 8-3331] design prim_subreg__parameterized6 has unconnected port wd[28]
WARNING: [Synth 8-3331] design prim_subreg__parameterized6 has unconnected port wd[27]
WARNING: [Synth 8-3331] design prim_subreg__parameterized6 has unconnected port wd[26]
WARNING: [Synth 8-3331] design prim_subreg__parameterized6 has unconnected port wd[25]
WARNING: [Synth 8-3331] design prim_subreg__parameterized6 has unconnected port wd[24]
WARNING: [Synth 8-3331] design prim_subreg__parameterized6 has unconnected port wd[23]
WARNING: [Synth 8-3331] design prim_subreg__parameterized6 has unconnected port wd[22]
WARNING: [Synth 8-3331] design prim_subreg__parameterized6 has unconnected port wd[21]
WARNING: [Synth 8-3331] design prim_subreg__parameterized6 has unconnected port wd[20]
WARNING: [Synth 8-3331] design prim_subreg__parameterized6 has unconnected port wd[19]
WARNING: [Synth 8-3331] design prim_subreg__parameterized6 has unconnected port wd[18]
WARNING: [Synth 8-3331] design prim_subreg__parameterized6 has unconnected port wd[17]
WARNING: [Synth 8-3331] design prim_subreg__parameterized6 has unconnected port wd[16]
WARNING: [Synth 8-3331] design prim_subreg__parameterized6 has unconnected port wd[15]
WARNING: [Synth 8-3331] design prim_subreg__parameterized6 has unconnected port wd[14]
WARNING: [Synth 8-3331] design prim_subreg__parameterized6 has unconnected port wd[13]
WARNING: [Synth 8-3331] design prim_subreg__parameterized6 has unconnected port wd[12]
WARNING: [Synth 8-3331] design prim_subreg__parameterized6 has unconnected port wd[11]
WARNING: [Synth 8-3331] design prim_subreg__parameterized6 has unconnected port wd[10]
WARNING: [Synth 8-3331] design prim_subreg__parameterized6 has unconnected port wd[9]
WARNING: [Synth 8-3331] design prim_subreg__parameterized6 has unconnected port wd[8]
WARNING: [Synth 8-3331] design prim_subreg__parameterized6 has unconnected port wd[7]
WARNING: [Synth 8-3331] design prim_subreg__parameterized6 has unconnected port wd[6]
WARNING: [Synth 8-3331] design prim_subreg__parameterized6 has unconnected port wd[5]
WARNING: [Synth 8-3331] design prim_subreg__parameterized6 has unconnected port wd[4]
WARNING: [Synth 8-3331] design prim_subreg__parameterized6 has unconnected port wd[3]
WARNING: [Synth 8-3331] design prim_subreg__parameterized6 has unconnected port wd[2]
WARNING: [Synth 8-3331] design prim_subreg__parameterized6 has unconnected port wd[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 7850.746 ; gain = 0.000 ; free physical = 17076 ; free virtual = 412909
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 7850.746 ; gain = 0.000 ; free physical = 17061 ; free virtual = 412902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 7850.746 ; gain = 0.000 ; free physical = 17061 ; free virtual = 412902
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 7850.746 ; gain = 0.000 ; free physical = 16945 ; free virtual = 412801
105 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 7850.746 ; gain = 0.000 ; free physical = 16945 ; free virtual = 412801
close_project
create_project project_1 /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/project_1 -part xc7a100tfgg676-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
add_files -norecurse {/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_sparse_fsm_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_count_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_secded_hamming_76_68_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/kmac_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_mubi4_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_secded_hamming_76_68_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/tlul_fifo_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_ram_1p.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_subreg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_fifo_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_generic_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/keymgr_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/tlul_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_cipher_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_slicer.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_prince.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/jtag_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_subreg_shadow.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_ram_1p_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/tlul_adapter_sram.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_reg_cdc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/tlul_rsp_intg_gen.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/tlul_adapter_reg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_lfsr.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/tlul_data_integ_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_edge_detector.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/edn_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_mubi_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/pwrmgr_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/keymgr_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/sha3_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_diff_decode.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_generic_ram_1p.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/sha3.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/ast_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/tlul_cmd_intg_chk.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_generic_flash_bank.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_secded_hamming_72_64_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/tlul_err.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/keymgr_reg_top.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/keymgr_sideload_key_ctrl.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_alert_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/otp_ctrl_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/tlul_err_resp.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/keymgr_sideload_key.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/tlul_socket_1n.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_lc_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_generic_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_secded_inv_39_32_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/flash_ctrl_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/keymgr_input_checks.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/keymgr_kmac_if.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_arbiter_tree.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_count.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_intr_hw.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/top_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/flash_phy_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/keymgr_ctrl.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/lc_ctrl_state_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/keymgr_cfg_en.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_secded_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_filter_ctr.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/keccak_round.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_secded_inv_64_57_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/pwrmgr_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/sha3pad.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_secded_inv_39_32_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_msb_extend.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_mubi4_sender.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_generic_flash.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_util_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/rom_ctrl_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_alert_sender.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/flash_ctrl_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_secded_inv_64_57_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_sec_anchor_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/otp_ctrl_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_generic_flop_2sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/keymgr_reseed_ctrl.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/lc_ctrl_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/tlul_data_integ_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/edn_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_subreg_arb.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_subreg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/entropy_src_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_subreg_ext.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/keymgr.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/keccak_2share.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_flop_2sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_pulse_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_sync_reqack.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_gf_mult.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_flash.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_secded_hamming_76_68_enc.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_secded_hamming_76_68_enc.sv
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/keccak_2share.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/keccak_2share.sv
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_generic_flash_bank.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_generic_flash_bank.sv
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_ram_1p.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_ram_1p.sv
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_generic_ram_1p.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/prim_generic_ram_1p.sv
close_project
create_project project_1 /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/project_1 -part xc7a100tfgg676-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
add_files -norecurse {/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/dmi_cdc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_subreg_ext.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_secded_inv_64_57_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/lc_ctrl.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/tlul_err.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/tlul_adapter_host.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_util_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/lc_ctrl_kmac_if.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/pulp_clock_mux2.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/sha3_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_lc_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_sync_reqack.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_alert_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/fifo_async.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/dmi_jtag_tap.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/lc_ctrl_fsm.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/otp_ctrl_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/lc_ctrl_state_transition.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_secded_inv_39_32_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_sync_reqack_data.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/lc_ctrl_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/lc_ctrl_reg_top.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/lc_ctrl_signal_decode.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_clock_mux2.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/tlul_rsp_intg_gen.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/lc_ctrl_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_generic_flop_2sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/tlul_data_integ_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/lc_ctrl_state_decode.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_sec_anchor_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/tlul_cmd_intg_chk.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/alert_handler_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_sparse_fsm_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/jtag_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_generic_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_lc_sender.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/lc_ctrl_state_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/dmi_jtag.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_generic_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/kmac_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/pwrmgr_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_count_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_sec_anchor_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/pwrmgr_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_mubi4_sender.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_esc_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_mubi_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_diff_decode.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/tlul_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_mubi4_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_secded_inv_39_32_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_count.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/otp_ctrl_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/tlul_data_integ_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_generic_clock_mux2.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_secded_inv_64_57_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/tlul_adapter_reg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_flop_2sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_alert_sender.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_secded_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/tlul_err_resp.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_esc_receiver.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/top_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/cluster_clock_inverter.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/prim_mubi4_dec.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/tlul_err_resp.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/lc_ctrl/rtl/tlul_err_resp.sv
close_project
create_project project_1 /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/project_1 -part xc7a100tfgg676-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
add_files -norecurse {/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_secded_inv_39_32_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/tlul_err_resp.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_prince.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/tlul_fifo_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_mubi_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/otbn_loop_controller.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_subreg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_secded_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/keymgr_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/tlul_err.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/otbn_mac_bignum.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_ram_1p.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_ram_1p_adv.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/otbn_rf_bignum_ff.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/tlul_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/otbn_alu_bignum.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/top_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/otp_ctrl_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/otbn.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_count.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_secded_inv_39_32_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_diff_decode.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/otbn_rf_base_ff.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_crc32.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/edn_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_generic_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_sec_anchor_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/otbn_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/otbn_rf_bignum_fpga.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/tlul_cmd_intg_chk.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_generic_clock_mux2.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_subreg_ext.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_sparse_fsm_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/otbn_decoder.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_secded_inv_64_57_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/otbn_rf_base.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_ram_1p_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/otbn_scramble_ctrl.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_sync_reqack_data.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_generic_ram_1p.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_lc_sender.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/lc_ctrl_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_packer_fifo.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_alert_sender.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_fifo_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_intr_hw.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/otbn_alu_base.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/otbn_stack.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_lc_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/tlul_adapter_sram.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_count_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_subst_perm.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/otbn_controller.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/otbn_rf_bignum.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_flop_2sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_util_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/tlul_adapter_host.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_mubi4_sender.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_generic_flop_2sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/sha3_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/otbn_core_model.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_sync_reqack.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/tlul_rsp_intg_gen.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/otbn_core.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_reg_cdc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_clock_mux2.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/tlul_adapter_reg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/tlul_data_integ_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/pwrmgr_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_ram_1p_scr.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_generic_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_esc_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/otbn_rnd.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/lc_ctrl_state_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_mubi4_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/otbn_start_stop_control.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/otbn_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/otbn_rf_base_fpga.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/pulp_clock_mux2.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/tlul_socket_1n.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_esc_receiver.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/otbn_instruction_fetch.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_cipher_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_alert_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_pulse_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/otp_ctrl_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/otbn_lsu.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_sec_anchor_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_subreg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/pwrmgr_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_mubi4_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/keymgr_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/entropy_src_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_secded_inv_64_57_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_edn_req.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/tlul_data_integ_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/otbn_reg_top.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_xoshiro256pp.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/tlul_adapter_host.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/tlul_adapter_host.sv
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_sec_anchor_flop.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_sec_anchor_flop.sv
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_generic_clock_mux2.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/prim_generic_clock_mux2.sv
close_project
create_project project_1 /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/project_1 -part xc7a100tfgg676-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
add_files -norecurse {/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/edn_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/otp_ctrl_prim_reg_top.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_intr_hw.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_count.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_ram_1p_scr.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_generic_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_subreg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/tlul_socket_1n.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/tlul_err_resp.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_mubi_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_alert_sender.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_mubi4_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_esc_receiver.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/sha3_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/tlul_data_integ_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_generic_clock_mux2.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_arbiter_tree.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_clock_mux2.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/top_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/otp_ctrl_lci.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_lc_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_sync_reqack.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_alert_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_lc_sender.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_arbiter_fixed.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/ast_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_reg_cdc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_sec_anchor_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_ram_1p_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_double_lfsr.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/lc_ctrl_state_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_xoshiro256pp.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_esc_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/otp_ctrl_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_otp_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_ram_1p.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_generic_otp.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/lc_ctrl_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_mubi8_sender.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_subreg_ext.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/otp_ctrl.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/tlul_rsp_intg_gen.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_flop_2sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/otp_ctrl_part_unbuf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_secded_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_subst_perm.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/otp_ctrl_reg_top.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/tlul_adapter_host.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/otp_ctrl_lfsr_timer.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/otp_ctrl_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/tlul_adapter_sram.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/pwrmgr_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_secded_inv_64_57_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_ram_1p_adv.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/otp_ctrl_token_const.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/edn_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_generic_flop_2sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_subreg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/otp_ctrl_ecc_reg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_secded_inv_39_32_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_sparse_fsm_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/pwrmgr_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_count_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_secded_inv_39_32_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/otp_ctrl_part_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_mubi4_sender.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_edn_req.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_prince.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_generic_ram_1p.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_present.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_otp.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/tlul_err.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/otp_ctrl_part_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_generic_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_mubi4_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_util_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/otp_ctrl_dai.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_sync_reqack_data.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_pulse_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_fifo_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_crc32.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_secded_inv_72_64_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_secded_inv_72_64_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/tlul_data_integ_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/tlul_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_cipher_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/pulp_clock_mux2.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/otp_ctrl_scrmbl.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_secded_inv_64_57_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/tlul_cmd_intg_chk.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_sec_anchor_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/entropy_src_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/tlul_adapter_reg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_packer_fifo.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_lfsr.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/tlul_fifo_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_diff_decode.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/otp_ctrl_core_reg_top.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/otp_ctrl_kdi.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_flop.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top otp_ctrl [current_fileset]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_pulse_sync.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_pulse_sync.sv
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_prince.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_prince.sv
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_ram_1p.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_ram_1p.sv
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_generic_ram_1p.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/prim_generic_ram_1p.sv
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/otp_ctrl_token_const.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/otp_ctrl/rtl/otp_ctrl_token_const.sv
close_project
create_project project_1 /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/project_1 -part xc7a100tfgg676-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
add_files -norecurse {/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_diff_decode.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_lc_sender.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_subreg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/tlul_err.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_arbiter_fixed.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_clock_mux2.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_fifo_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_otp_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_secded_inv_72_64_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/pattgen_core.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_mubi_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/tlul_cmd_intg_chk.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_subreg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/aes_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_esc_receiver.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/tlul_adapter_reg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/entropy_src_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_otp.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_secded_inv_72_64_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_generic_flop_2sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_prince.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_sparse_fsm_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/ast_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_secded_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_generic_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/top_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/pulp_clock_mux2.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/pattgen_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_mubi8_sender.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_secded_inv_39_32_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_lc_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_generic_ram_1p.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/pattgen_reg_top.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_ram_1p_adv.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/tlul_data_integ_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_sec_anchor_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/lc_ctrl_state_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_secded_inv_39_32_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_mubi4_sender.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/pwrmgr_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_reg_cdc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/tlul_err_resp.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_alert_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_crc32.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_count.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_subreg_ext.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_util_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/pwrmgr_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_count_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_pulse_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_alert_sender.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_edn_req.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_generic_otp.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/tlul_rsp_intg_gen.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_sync_reqack_data.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_ram_1p_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/aes_mix_single_column.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/edn_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_flop_2sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/pattgen_ctrl_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_double_lfsr.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_present.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/pattgen.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/tlul_socket_1n.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_secded_inv_64_57_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_arbiter_tree.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_subst_perm.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/pattgen_chan.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_mubi4_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_sync_reqack.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_intr_hw.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_mubi4_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_generic_clock_mux2.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_lfsr.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/edn_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/tlul_adapter_sram.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_cipher_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/tlul_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/tlul_data_integ_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_generic_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/aes_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_esc_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_packer_fifo.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_secded_inv_64_57_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_xoshiro256pp.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_ram_1p_scr.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/lc_ctrl_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/tlul_fifo_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_ram_1p.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/sha3_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_sec_anchor_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/tlul_adapter_host.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top pattgen [current_fileset]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_ram_1p_scr.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_ram_1p_scr.sv
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_packer_fifo.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_packer_fifo.sv
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_fifo_sync.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_fifo_sync.sv
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_generic_ram_1p.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/prim_generic_ram_1p.sv
close_project
create_project project_1 /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/project_1 -part xc7a100tfgg676-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
add_files -norecurse {/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_count_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_ram_1p_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_mubi4_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_diff_decode.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_pulse_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/tlul_fifo_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_subreg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/usbdev_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_filter.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_sec_anchor_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_lc_sender.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_arbiter_tree.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_count.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_esc_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_generic_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/pinmux_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_cipher_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_prince.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_otp_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/pinmux.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_intr_hw.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_ram_1p_scr.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_alert_sender.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_generic_otp.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/pinmux_wkup.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_sync_reqack.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/tlul_cmd_intg_chk.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_lc_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_double_lfsr.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_esc_receiver.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_subreg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_clock_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_generic_clock_mux2.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/usbdev_aon_wake.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_mubi4_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/edn_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_generic_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_generic_ram_1p.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/pulp_clock_mux2.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_secded_inv_72_64_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/entropy_src_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_reg_cdc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/sha3_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_generic_pad_attr.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/pinmux_jtag_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_mubi_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/tlul_err.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/lc_ctrl_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_ram_1p.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_otp.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/tlul_data_integ_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_arbiter_fixed.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_secded_inv_39_32_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/pinmux_jtag_breakout.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_generic_flop_2sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/tlul_rsp_intg_gen.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_sparse_fsm_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/pinmux_strap_sampling.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_fifo_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/tlul_adapter_reg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/pinmux_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_mubi4_sender.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_present.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_subst_perm.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_secded_inv_39_32_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_pad_wrapper_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_util_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/pwrmgr_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/tlul_adapter_sram.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_sec_anchor_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/top_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_alert_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_edn_req.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/jtag_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/pinmux_reg_top.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_xoshiro256pp.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/tlul_adapter_host.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_secded_inv_64_57_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_pad_attr.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/tlul_socket_1n.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/edn_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/tlul_err_resp.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_generic_clock_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_clock_mux2.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/tlul_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_crc32.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_secded_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/tlul_data_integ_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_ram_1p_adv.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_secded_inv_72_64_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_subreg_ext.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_secded_inv_64_57_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_mubi8_sender.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_sync_reqack_data.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/pwrmgr_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_lfsr.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_packer_fifo.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_flop_2sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/lc_ctrl_state_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_flop.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/tlul_adapter_host.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/tlul_adapter_host.sv
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_ram_1p_adv.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_ram_1p_adv.sv
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_fifo_sync.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/pinmux/rtl/prim_fifo_sync.sv
close_project
create_project project_1 /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/project_1 -part xc7a100tfgg676-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
add_files -norecurse {/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_util_get_scramble_params.svh /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_util_memload.svh}
add_files -norecurse {/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_hamming_76_68_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_inv_39_32_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_cipher_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_mubi16_sender.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_generic_clock_inv.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_sram_arbiter.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_assert_standard_macros.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_mubi12_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_cdc_rand_delay.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/entropy_src_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_esc_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_subreg_arb.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_lc_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_mubi4_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_arbiter_tree.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_diff_decode.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_keccak.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_assert.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_mubi12_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_sync_slow_fast.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_subreg_cdc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_inv_72_64_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_packer_fifo.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_28_22_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_inv_hamming_76_68_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_inv_64_57_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_generic_clock_mux2.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_ram_2p.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_subreg_shadow.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_multibit_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_ram_1p_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_crc32.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/lc_ctrl_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_fifo_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_mubi8_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_otp_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_generic_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_mubi8_sender.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_lc_combine.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_72_64_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_alert_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_sparse_fsm_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_double_lfsr.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_inv_28_22_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_clock_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_intr_hw.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_assert_yosys_macros.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_hamming_39_32_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_sec_anchor_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_lc_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_22_16_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_rom_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_inv_hamming_39_32_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_generic_clock_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_mubi16_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_subreg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_generic_ram_1p.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_fifo_async_sram_adapter.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_mubi4_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_pulse_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/tlul_data_integ_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/top_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_mubi8_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_inv_hamming_72_64_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_filter.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_sync_reqack.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_esc_sender.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_inv_22_16_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_msb_extend.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_28_22_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_alert_sender.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_generic_flop_2sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_reg_cdc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_clock_timeout.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_39_32_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_ram_2p_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/tlul_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_ram_2p_adv.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_rom.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_subreg_async.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/tlul_rsp_intg_gen.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_assert_dummy_macros.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_subreg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_64_57_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_rom_adv.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_clock_inv.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_hamming_72_64_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_gate_gen.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_present.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_ram_2p_async_adv.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_39_32_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_alert_receiver.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_lc_sender.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/tlul_adapter_reg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_arbiter_fixed.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_hamming_22_16_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_prince.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_inv_hamming_22_16_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_edge_detector.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_mubi4_sender.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_ram_1p.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_clock_div.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_clock_gating.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/tlul_cmd_intg_chk.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_count.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/edn_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_count_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_slicer.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_generic_flop.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_inv_hamming_22_16_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_hamming_22_16_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_64_57_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_generic_rom.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_xoshiro256pp.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_filter_ctr.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_inv_22_16_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_arbiter_ppc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_clock_gating_sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_72_64_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_inv_hamming_72_64_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_ram_1p_scr.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_dom_and_2share.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/otp_ctrl_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_lfsr.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_sec_anchor_buf.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_subst_perm.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_edn_req.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_gf_mult.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_flop_2sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_clock_mux2.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_fifo_async.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_util_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/tlul_data_integ_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/tlul_err.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_mubi16_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_hamming_72_64_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_inv_64_57_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_sync_reqack_data.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_max_tree.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_packer.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_inv_72_64_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_inv_hamming_39_32_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/otp_ctrl_reg_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_generic_ram_2p.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_inv_hamming_76_68_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_subreg_ext_async.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_esc_receiver.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_subreg_ext.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_clock_meas.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_inv_28_22_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_inv_39_32_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_generic_clock_gating.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_pad_wrapper_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_mubi12_sender.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_hamming_39_32_dec.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_mubi_pkg.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_hamming_76_68_enc.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_ram_1p_adv.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_22_16_dec.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_22_16_enc.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_22_16_enc.sv
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_lc_dec.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_lc_dec.sv
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_clock_gating.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_clock_gating.sv
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_clock_timeout.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_clock_timeout.sv
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_mubi12_sync.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_mubi12_sync.sv
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_ram_1p_adv.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_ram_1p_adv.sv
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_inv_22_16_dec.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_secded_inv_22_16_dec.sv
export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_ram_1p.sv] -no_script -reset -force -quiet
remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/prim/rtl/prim_ram_1p.sv
