// Seed: 3733164472
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  input id_2;
  output id_1;
  logic id_3, id_4, id_5, id_6;
  wor id_7;
  assign id_7[1] = 1;
  always @(posedge id_6) id_1[1 : 1] = 1;
  logic id_8;
endmodule
`resetall
