--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml lab4_top.twx lab4_top.ncd -o lab4_top.twr lab4_top.pcf -ucf
zedboard_other.ucf

Design file:              lab4_top.ncd
Physical constraint file: lab4_top.pcf
Device,package,speed:     xc7z020,clg484,C,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk_100" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 16535 paths analyzed, 728 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.562ns.
--------------------------------------------------------------------------------

Paths for end point music_player/note_player/sin_read/rom_flipflop/q_4 (SLICE_X88Y16.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample (FF)
  Destination:          music_player/note_player/sin_read/rom_flipflop/q_4 (FF)
  Requirement:          0.834ns
  Data Path Delay:      2.237ns (Levels of Logic = 1)
  Clock Path Skew:      2.559ns (1.272 - -1.287)
  Source Clock:         adau1761_codec/clk_48 rising at 229.166ns
  Destination Clock:    clk_IBUF_BUFG rising at 230.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Fast Process Corner: adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample to music_player/note_player/sin_read/rom_flipflop/q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y33.BQ      Tcko                  0.175   adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample
    SLICE_X88Y38.D2      net (fanout=17)       1.024   adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample
    SLICE_X88Y38.D       Tilo                  0.056   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<60>
                                                       music_player/codec_conditioner/generate_next_sample1
    SLICE_X88Y16.CE      net (fanout=16)       0.924   music_player/generate_next_sample
    SLICE_X88Y16.CLK     Tceck                 0.058   music_player/note_player/sin_read/rom_flipflop/q<7>
                                                       music_player/note_player/sin_read/rom_flipflop/q_4
    -------------------------------------------------  ---------------------------
    Total                                      2.237ns (0.289ns logic, 1.948ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/new_frame_state/q_0 (FF)
  Destination:          music_player/note_player/sin_read/rom_flipflop/q_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.063ns (Levels of Logic = 1)
  Clock Path Skew:      -0.065ns (0.832 - 0.897)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/new_frame_state/q_0 to music_player/note_player/sin_read/rom_flipflop/q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y38.AQ      Tcko                  0.518   music_player/codec_conditioner/new_frame_state/q_0
                                                       music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X88Y38.D5      net (fanout=16)       0.492   music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X88Y38.D       Tilo                  0.124   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<60>
                                                       music_player/codec_conditioner/generate_next_sample1
    SLICE_X88Y16.CE      net (fanout=16)       1.724   music_player/generate_next_sample
    SLICE_X88Y16.CLK     Tceck                 0.205   music_player/note_player/sin_read/rom_flipflop/q<7>
                                                       music_player/note_player/sin_read/rom_flipflop/q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.063ns (0.847ns logic, 2.216ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point music_player/note_player/sin_read/rom_flipflop/q_5 (SLICE_X88Y16.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample (FF)
  Destination:          music_player/note_player/sin_read/rom_flipflop/q_5 (FF)
  Requirement:          0.834ns
  Data Path Delay:      2.237ns (Levels of Logic = 1)
  Clock Path Skew:      2.559ns (1.272 - -1.287)
  Source Clock:         adau1761_codec/clk_48 rising at 229.166ns
  Destination Clock:    clk_IBUF_BUFG rising at 230.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Fast Process Corner: adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample to music_player/note_player/sin_read/rom_flipflop/q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y33.BQ      Tcko                  0.175   adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample
    SLICE_X88Y38.D2      net (fanout=17)       1.024   adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample
    SLICE_X88Y38.D       Tilo                  0.056   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<60>
                                                       music_player/codec_conditioner/generate_next_sample1
    SLICE_X88Y16.CE      net (fanout=16)       0.924   music_player/generate_next_sample
    SLICE_X88Y16.CLK     Tceck                 0.058   music_player/note_player/sin_read/rom_flipflop/q<7>
                                                       music_player/note_player/sin_read/rom_flipflop/q_5
    -------------------------------------------------  ---------------------------
    Total                                      2.237ns (0.289ns logic, 1.948ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/new_frame_state/q_0 (FF)
  Destination:          music_player/note_player/sin_read/rom_flipflop/q_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.063ns (Levels of Logic = 1)
  Clock Path Skew:      -0.065ns (0.832 - 0.897)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/new_frame_state/q_0 to music_player/note_player/sin_read/rom_flipflop/q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y38.AQ      Tcko                  0.518   music_player/codec_conditioner/new_frame_state/q_0
                                                       music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X88Y38.D5      net (fanout=16)       0.492   music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X88Y38.D       Tilo                  0.124   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<60>
                                                       music_player/codec_conditioner/generate_next_sample1
    SLICE_X88Y16.CE      net (fanout=16)       1.724   music_player/generate_next_sample
    SLICE_X88Y16.CLK     Tceck                 0.205   music_player/note_player/sin_read/rom_flipflop/q<7>
                                                       music_player/note_player/sin_read/rom_flipflop/q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.063ns (0.847ns logic, 2.216ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point music_player/note_player/sin_read/rom_flipflop/q_6 (SLICE_X88Y16.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample (FF)
  Destination:          music_player/note_player/sin_read/rom_flipflop/q_6 (FF)
  Requirement:          0.834ns
  Data Path Delay:      2.237ns (Levels of Logic = 1)
  Clock Path Skew:      2.559ns (1.272 - -1.287)
  Source Clock:         adau1761_codec/clk_48 rising at 229.166ns
  Destination Clock:    clk_IBUF_BUFG rising at 230.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Fast Process Corner: adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample to music_player/note_player/sin_read/rom_flipflop/q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y33.BQ      Tcko                  0.175   adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample
    SLICE_X88Y38.D2      net (fanout=17)       1.024   adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample
    SLICE_X88Y38.D       Tilo                  0.056   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<60>
                                                       music_player/codec_conditioner/generate_next_sample1
    SLICE_X88Y16.CE      net (fanout=16)       0.924   music_player/generate_next_sample
    SLICE_X88Y16.CLK     Tceck                 0.058   music_player/note_player/sin_read/rom_flipflop/q<7>
                                                       music_player/note_player/sin_read/rom_flipflop/q_6
    -------------------------------------------------  ---------------------------
    Total                                      2.237ns (0.289ns logic, 1.948ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/new_frame_state/q_0 (FF)
  Destination:          music_player/note_player/sin_read/rom_flipflop/q_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.063ns (Levels of Logic = 1)
  Clock Path Skew:      -0.065ns (0.832 - 0.897)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/new_frame_state/q_0 to music_player/note_player/sin_read/rom_flipflop/q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y38.AQ      Tcko                  0.518   music_player/codec_conditioner/new_frame_state/q_0
                                                       music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X88Y38.D5      net (fanout=16)       0.492   music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X88Y38.D       Tilo                  0.124   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<60>
                                                       music_player/codec_conditioner/generate_next_sample1
    SLICE_X88Y16.CE      net (fanout=16)       1.724   music_player/generate_next_sample
    SLICE_X88Y16.CLK     Tceck                 0.205   music_player/note_player/sin_read/rom_flipflop/q<7>
                                                       music_player/note_player/sin_read/rom_flipflop/q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.063ns (0.847ns logic, 2.216ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk_100" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point music_player/song_reader_songy/Mram_addr[6]_memory[127][11]_wide_mux_1_OUT (RAMB18_X5Y12.ADDRARDADDR6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.196ns (requirement - (clock path skew + uncertainty - data path))
  Source:               music_player/song_reader/state_flipflop/q_2 (FF)
  Destination:          music_player/song_reader_songy/Mram_addr[6]_memory[127][11]_wide_mux_1_OUT (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.247ns (Levels of Logic = 0)
  Clock Path Skew:      0.051ns (0.393 - 0.342)
  Source Clock:         clk_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: music_player/song_reader/state_flipflop/q_2 to music_player/song_reader_songy/Mram_addr[6]_memory[127][11]_wide_mux_1_OUT
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X106Y32.BQ          Tcko                  0.141   music_player/song_reader/state_flipflop/q<4>
                                                            music_player/song_reader/state_flipflop/q_2
    RAMB18_X5Y12.ADDRARDADDR6 net (fanout=5)        0.289   music_player/song_reader/state_flipflop/q<2>
    RAMB18_X5Y12.RDCLK        Trckc_ADDRA (-Th)     0.183   music_player/song_reader_songy/Mram_addr[6]_memory[127][11]_wide_mux_1_OUT
                                                            music_player/song_reader_songy/Mram_addr[6]_memory[127][11]_wide_mux_1_OUT
    ------------------------------------------------------  ---------------------------
    Total                                           0.247ns (-0.042ns logic, 0.289ns route)
                                                            (-17.0% logic, 117.0% route)

--------------------------------------------------------------------------------

Paths for end point music_player/codec_conditioner/current_sample_latch/q_10 (SLICE_X87Y37.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.217ns (requirement - (clock path skew + uncertainty - data path))
  Source:               music_player/codec_conditioner/next_sample_latch/q_10 (FF)
  Destination:          music_player/codec_conditioner/current_sample_latch/q_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.233ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (0.083 - 0.067)
  Source Clock:         clk_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: music_player/codec_conditioner/next_sample_latch/q_10 to music_player/codec_conditioner/current_sample_latch/q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y36.AMUX    Tshcko                0.182   music_player/codec_conditioner/next_sample_latch/q<8>
                                                       music_player/codec_conditioner/next_sample_latch/q_10
    SLICE_X87Y37.CX      net (fanout=2)        0.121   music_player/codec_conditioner/next_sample_latch/q<10>
    SLICE_X87Y37.CLK     Tckdi       (-Th)     0.070   music_player/codec_conditioner/current_sample_latch/q<11>
                                                       music_player/codec_conditioner/current_sample_latch/q_10
    -------------------------------------------------  ---------------------------
    Total                                      0.233ns (0.112ns logic, 0.121ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

Paths for end point music_player/codec_conditioner/current_sample_latch/q_4 (SLICE_X87Y37.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.228ns (requirement - (clock path skew + uncertainty - data path))
  Source:               music_player/codec_conditioner/next_sample_latch/q_4 (FF)
  Destination:          music_player/codec_conditioner/current_sample_latch/q_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.244ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (0.083 - 0.067)
  Source Clock:         clk_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: music_player/codec_conditioner/next_sample_latch/q_4 to music_player/codec_conditioner/current_sample_latch/q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y36.BQ      Tcko                  0.141   music_player/codec_conditioner/next_sample_latch/q<8>
                                                       music_player/codec_conditioner/next_sample_latch/q_4
    SLICE_X87Y37.BX      net (fanout=2)        0.169   music_player/codec_conditioner/next_sample_latch/q<4>
    SLICE_X87Y37.CLK     Tckdi       (-Th)     0.066   music_player/codec_conditioner/current_sample_latch/q<11>
                                                       music_player/codec_conditioner/current_sample_latch/q_4
    -------------------------------------------------  ---------------------------
    Total                                      0.244ns (0.075ns logic, 0.169ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk_100" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
  Logical resource: adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: clk_IBUF
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
  Logical resource: adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: clk_IBUF
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: music_player/note_player/sin_read_s_rom/Mram_addr[9]_memory[1023][15]_wide_mux_1_OUT/CLKARDCLK
  Logical resource: music_player/note_player/sin_read_s_rom/Mram_addr[9]_memory[1023][15]_wide_mux_1_OUT/CLKARDCLK
  Location pin: RAMB18_X4Y13.CLKARDCLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adau1761_codec_codec_clock_gen_clkout0 = PERIOD TIMEGRP   
      "adau1761_codec_codec_clock_gen_clkout0" TS_clk / 0.48 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4568 paths analyzed, 411 endpoints analyzed, 32 failing endpoints
 32 timing errors detected. (32 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 235.715ns.
--------------------------------------------------------------------------------

Paths for end point adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_60 (SLICE_X88Y38.C6), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     -8.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/next_sample_latch/q_12 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_60 (FF)
  Requirement:          0.833ns
  Data Path Delay:      2.051ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -6.939ns (-2.936 - 4.003)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/next_sample_latch/q_12 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y36.CMUX    Tshcko                0.592   music_player/codec_conditioner/next_sample_latch/q<8>
                                                       music_player/codec_conditioner/next_sample_latch/q_12
    SLICE_X88Y38.D1      net (fanout=2)        0.827   music_player/codec_conditioner/next_sample_latch/q<12>
    SLICE_X88Y38.DMUX    Tilo                  0.357   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<60>
                                                       music_player/codec_conditioner/Mmux_valid_sample91
    SLICE_X88Y38.C6      net (fanout=2)        0.182   leds_l_0_OBUF
    SLICE_X88Y38.CLK     Tas                   0.093   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<60>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT561
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_60
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.042ns logic, 1.009ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/current_sample_latch/q_12 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_60 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.716ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -6.942ns (-2.936 - 4.006)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/current_sample_latch/q_12 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y39.AQ      Tcko                  0.456   music_player/codec_conditioner/current_sample_latch/q<14>
                                                       music_player/codec_conditioner/current_sample_latch/q_12
    SLICE_X88Y38.D3      net (fanout=1)        0.628   music_player/codec_conditioner/current_sample_latch/q<12>
    SLICE_X88Y38.DMUX    Tilo                  0.357   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<60>
                                                       music_player/codec_conditioner/Mmux_valid_sample91
    SLICE_X88Y38.C6      net (fanout=2)        0.182   leds_l_0_OBUF
    SLICE_X88Y38.CLK     Tas                   0.093   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<60>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT561
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_60
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (0.906ns logic, 0.810ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/new_frame_state/q_0 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_60 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.610ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -6.941ns (-2.936 - 4.005)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/new_frame_state/q_0 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y38.AQ      Tcko                  0.518   music_player/codec_conditioner/new_frame_state/q_0
                                                       music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X88Y38.D5      net (fanout=16)       0.492   music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X88Y38.DMUX    Tilo                  0.325   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<60>
                                                       music_player/codec_conditioner/Mmux_valid_sample91
    SLICE_X88Y38.C6      net (fanout=2)        0.182   leds_l_0_OBUF
    SLICE_X88Y38.CLK     Tas                   0.093   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<60>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT561
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_60
    -------------------------------------------------  ---------------------------
    Total                                      1.610ns (0.936ns logic, 0.674ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------

Paths for end point adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63 (SLICE_X86Y37.D4), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     -8.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/current_sample_latch/q_15 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.876ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -6.943ns (-2.937 - 4.006)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/current_sample_latch/q_15 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y39.CMUX    Tshcko                0.592   music_player/codec_conditioner/current_sample_latch/q<14>
                                                       music_player/codec_conditioner/current_sample_latch/q_15
    SLICE_X86Y37.C5      net (fanout=1)        0.616   music_player/codec_conditioner/current_sample_latch/q<15>
    SLICE_X86Y37.C       Tilo                  0.124   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<63>
                                                       music_player/codec_conditioner/Mmux_valid_sample121
    SLICE_X86Y37.D4      net (fanout=2)        0.480   leds_l_3_OBUF
    SLICE_X86Y37.CLK     Tas                   0.064   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<63>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT591
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63
    -------------------------------------------------  ---------------------------
    Total                                      1.876ns (0.780ns logic, 1.096ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/next_sample_latch/q_15 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.802ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -6.940ns (-2.937 - 4.003)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/next_sample_latch/q_15 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y36.DQ      Tcko                  0.456   music_player/codec_conditioner/next_sample_latch/q<15>
                                                       music_player/codec_conditioner/next_sample_latch/q_15
    SLICE_X86Y37.C3      net (fanout=2)        0.678   music_player/codec_conditioner/next_sample_latch/q<15>
    SLICE_X86Y37.C       Tilo                  0.124   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<63>
                                                       music_player/codec_conditioner/Mmux_valid_sample121
    SLICE_X86Y37.D4      net (fanout=2)        0.480   leds_l_3_OBUF
    SLICE_X86Y37.CLK     Tas                   0.064   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<63>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT591
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63
    -------------------------------------------------  ---------------------------
    Total                                      1.802ns (0.644ns logic, 1.158ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/new_frame_state/q_0 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.590ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -6.942ns (-2.937 - 4.005)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/new_frame_state/q_0 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y38.AQ      Tcko                  0.518   music_player/codec_conditioner/new_frame_state/q_0
                                                       music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X86Y37.C6      net (fanout=16)       0.404   music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X86Y37.C       Tilo                  0.124   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<63>
                                                       music_player/codec_conditioner/Mmux_valid_sample121
    SLICE_X86Y37.D4      net (fanout=2)        0.480   leds_l_3_OBUF
    SLICE_X86Y37.CLK     Tas                   0.064   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<63>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT591
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_63
    -------------------------------------------------  ---------------------------
    Total                                      1.590ns (0.706ns logic, 0.884ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Paths for end point adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_57 (SLICE_X86Y35.A4), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     -8.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/new_frame_state/q_0 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_57 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.798ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -6.943ns (-2.938 - 4.005)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/new_frame_state/q_0 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y38.AQ      Tcko                  0.518   music_player/codec_conditioner/new_frame_state/q_0
                                                       music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X86Y35.B5      net (fanout=16)       0.644   music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X86Y35.B       Tilo                  0.124   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<57>
                                                       music_player/codec_conditioner/Mmux_valid_sample141
    SLICE_X86Y35.A4      net (fanout=2)        0.465   leds_r_1_OBUF
    SLICE_X86Y35.CLK     Tas                   0.047   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<57>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT521
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_57
    -------------------------------------------------  ---------------------------
    Total                                      1.798ns (0.689ns logic, 1.109ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/current_sample_latch/q_9 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_57 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.745ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -6.941ns (-2.938 - 4.003)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/current_sample_latch/q_9 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y36.AQ      Tcko                  0.518   music_player/codec_conditioner/current_sample_latch/q<9>
                                                       music_player/codec_conditioner/current_sample_latch/q_9
    SLICE_X86Y35.B4      net (fanout=1)        0.591   music_player/codec_conditioner/current_sample_latch/q<9>
    SLICE_X86Y35.B       Tilo                  0.124   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<57>
                                                       music_player/codec_conditioner/Mmux_valid_sample141
    SLICE_X86Y35.A4      net (fanout=2)        0.465   leds_r_1_OBUF
    SLICE_X86Y35.CLK     Tas                   0.047   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<57>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT521
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_57
    -------------------------------------------------  ---------------------------
    Total                                      1.745ns (0.689ns logic, 1.056ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/next_sample_latch/q_9 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_57 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.556ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -6.941ns (-2.938 - 4.003)
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/next_sample_latch/q_9 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y36.DMUX    Tshcko                0.594   music_player/codec_conditioner/next_sample_latch/q<8>
                                                       music_player/codec_conditioner/next_sample_latch/q_9
    SLICE_X86Y35.B6      net (fanout=2)        0.326   music_player/codec_conditioner/next_sample_latch/q<9>
    SLICE_X86Y35.B       Tilo                  0.124   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<57>
                                                       music_player/codec_conditioner/Mmux_valid_sample141
    SLICE_X86Y35.A4      net (fanout=2)        0.465   leds_r_1_OBUF
    SLICE_X86Y35.CLK     Tas                   0.047   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<57>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT521
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_57
    -------------------------------------------------  ---------------------------
    Total                                      1.556ns (0.765ns logic, 0.791ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_adau1761_codec_codec_clock_gen_clkout0 = PERIOD TIMEGRP
        "adau1761_codec_codec_clock_gen_clkout0" TS_clk / 0.48 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373 (RAMB18_X1Y3.ADDRARDADDR8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.072ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_5 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.130ns (Levels of Logic = 0)
  Clock Path Skew:      0.058ns (0.128 - 0.070)
  Source Clock:         adau1761_codec/clk_48 rising at 20.833ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_5 to adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X23Y7.BQ           Tcko                  0.141   adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext<6>
                                                           adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_5
    RAMB18_X1Y3.ADDRARDADDR8 net (fanout=4)        0.172   adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext<5>
    RAMB18_X1Y3.CLKARDCLK    Trckc_ADDRA (-Th)     0.183   adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373
                                                           adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373
    -----------------------------------------------------  ---------------------------
    Total                                          0.130ns (-0.042ns logic, 0.172ns route)
                                                           (-32.3% logic, 132.3% route)

--------------------------------------------------------------------------------

Paths for end point adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373 (RAMB18_X1Y3.ADDRARDADDR9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.085ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_6 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 0)
  Clock Path Skew:      0.058ns (0.128 - 0.070)
  Source Clock:         adau1761_codec/clk_48 rising at 20.833ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_6 to adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X23Y7.DQ           Tcko                  0.141   adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext<6>
                                                           adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_6
    RAMB18_X1Y3.ADDRARDADDR9 net (fanout=4)        0.185   adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext<6>
    RAMB18_X1Y3.CLKARDCLK    Trckc_ADDRA (-Th)     0.183   adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373
                                                           adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373
    -----------------------------------------------------  ---------------------------
    Total                                          0.143ns (-0.042ns logic, 0.185ns route)
                                                           (-29.4% logic, 129.4% route)

--------------------------------------------------------------------------------

Paths for end point adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373 (RAMB18_X1Y3.ADDRARDADDR6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.163ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_3 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.220ns (Levels of Logic = 0)
  Clock Path Skew:      0.057ns (0.128 - 0.071)
  Source Clock:         adau1761_codec/clk_48 rising at 20.833ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_3 to adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X22Y6.DQ           Tcko                  0.164   adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext<3>
                                                           adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_3
    RAMB18_X1Y3.ADDRARDADDR6 net (fanout=5)        0.239   adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext<3>
    RAMB18_X1Y3.CLKARDCLK    Trckc_ADDRA (-Th)     0.183   adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373
                                                           adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373
    -----------------------------------------------------  ---------------------------
    Total                                          0.220ns (-0.019ns logic, 0.239ns route)
                                                           (-8.6% logic, 108.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adau1761_codec_codec_clock_gen_clkout0 = PERIOD TIMEGRP
        "adau1761_codec_codec_clock_gen_clkout0" TS_clk / 0.48 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.257ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373/CLKARDCLK
  Logical resource: adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373/CLKARDCLK
  Location pin: RAMB18_X1Y3.CLKARDCLK
  Clock network: adau1761_codec/clk_48
--------------------------------------------------------------------------------
Slack: 18.678ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: adau1761_codec/codec_clock_gen/clkout1_buf/I0
  Logical resource: adau1761_codec/codec_clock_gen/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: adau1761_codec/codec_clock_gen/clkout0
--------------------------------------------------------------------------------
Slack: 18.873ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.833ns
  Low pulse: 10.416ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay<1>/CLK
  Logical resource: adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mshreg_bclk_delay_1/CLK
  Location pin: SLICE_X58Y33.CLK
  Clock network: adau1761_codec/clk_48
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     10.000ns|      8.562ns|    113.143ns|            0|           32|        16535|         4568|
| TS_adau1761_codec_codec_clock_|     20.833ns|    235.715ns|          N/A|           32|            0|         4568|            0|
| gen_clkout0                   |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.425|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 32  Score: 250924  (Setup/Max: 250924, Hold: 0)

Constraints cover 21103 paths, 0 nets, and 2428 connections

Design statistics:
   Minimum period: 235.715ns{1}   (Maximum frequency:   4.242MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Feb 16 12:05:50 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 388 MB



