0.7
2020.2
Oct 14 2022
05:20:55
D:/Vivado project/LSI/Assignment/Assignment.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
D:/Vivado project/LSI/Assignment/Assignment.srcs/sim_1/new/RISCV_ToP_Tb.v,1745894320,verilog,,,,RISCV_ToP_Tb,,,,,,,,
D:/Vivado project/LSI/Assignment/Assignment.srcs/sources_1/new/ALU.v,1745894043,verilog,,D:/Vivado project/LSI/Assignment/Assignment.srcs/sources_1/new/ALU_Control.v,,ALU,,,,,,,,
D:/Vivado project/LSI/Assignment/Assignment.srcs/sources_1/new/ALU_Control.v,1745894055,verilog,,D:/Vivado project/LSI/Assignment/Assignment.srcs/sources_1/new/Branch_Adder.v,,ALU_Control,,,,,,,,
D:/Vivado project/LSI/Assignment/Assignment.srcs/sources_1/new/Branch_Adder.v,1745894137,verilog,,D:/Vivado project/LSI/Assignment/Assignment.srcs/sources_1/new/Data_Memory.v,,Branch_Adder,,,,,,,,
D:/Vivado project/LSI/Assignment/Assignment.srcs/sources_1/new/Data_Memory.v,1745894088,verilog,,D:/Vivado project/LSI/Assignment/Assignment.srcs/sources_1/new/Instruction_Memory.v,,Data_Memory,,,,,,,,
D:/Vivado project/LSI/Assignment/Assignment.srcs/sources_1/new/Instruction_Memory.v,1745893974,verilog,,D:/Vivado project/LSI/Assignment/Assignment.srcs/sources_1/new/MUX2to1.v,,Instruction_Memory,,,,,,,,
D:/Vivado project/LSI/Assignment/Assignment.srcs/sources_1/new/MUX2to1.v,1745894070,verilog,,D:/Vivado project/LSI/Assignment/Assignment.srcs/sources_1/new/MUX2to1_DataMemory.v,,MUX2to1,,,,,,,,
D:/Vivado project/LSI/Assignment/Assignment.srcs/sources_1/new/MUX2to1_DataMemory.v,1745894114,verilog,,D:/Vivado project/LSI/Assignment/Assignment.srcs/sources_1/new/RISCV_Top.v,,MUX2to1_DataMemory,,,,,,,,
D:/Vivado project/LSI/Assignment/Assignment.srcs/sources_1/new/RISCV_Top.v,1745894148,verilog,,D:/Vivado project/LSI/Assignment/Assignment.srcs/sources_1/new/Register_File.v,,RISCV_Top,,,,,,,,
D:/Vivado project/LSI/Assignment/Assignment.srcs/sources_1/new/Register_File.v,1745893994,verilog,,D:/Vivado project/LSI/Assignment/Assignment.srcs/sources_1/new/immediate_generator.v,,Register_File,,,,,,,,
D:/Vivado project/LSI/Assignment/Assignment.srcs/sources_1/new/immediate_generator.v,1745894022,verilog,,D:/Vivado project/LSI/Assignment/Assignment.srcs/sources_1/new/main_control_unit.v,,immediate_generator,,,,,,,,
D:/Vivado project/LSI/Assignment/Assignment.srcs/sources_1/new/main_control_unit.v,1745894007,verilog,,D:/Vivado project/LSI/Assignment/Assignment.srcs/sources_1/new/pc_adder.v,,main_control_unit,,,,,,,,
D:/Vivado project/LSI/Assignment/Assignment.srcs/sources_1/new/pc_adder.v,1745893950,verilog,,D:/Vivado project/LSI/Assignment/Assignment.srcs/sources_1/new/pc_mux.v,,pc_adder,,,,,,,,
D:/Vivado project/LSI/Assignment/Assignment.srcs/sources_1/new/pc_mux.v,1745893960,verilog,,D:/Vivado project/LSI/Assignment/Assignment.srcs/sources_1/new/program_counter.v,,pc_mux,,,,,,,,
D:/Vivado project/LSI/Assignment/Assignment.srcs/sources_1/new/program_counter.v,1745893934,verilog,,D:/Vivado project/LSI/Assignment/Assignment.srcs/sim_1/new/RISCV_ToP_Tb.v,,program_counter,,,,,,,,
