{
    "ImportPassName": "VerilogVerilatorImportPass",
    "verilog_hash": "f696062e8d24a26bb15563ef766532b35bebd2c12a66427b41461999b71a3938b829867457a9f5e692392a482d3a7e51b3bfefe123b79ee494e836637cf6302b",
    "vl_line_trace": false,
    "vl_coverage": false,
    "vl_line_coverage": false,
    "vl_toggle_coverage": false,
    "vl_mk_dir": "obj_dir_SPIPushPull2ValRdyAdapter__nbits_6__num_entries_1",
    "vl_enable_assert": true,
    "vl_W_lint": true,
    "vl_W_style": true,
    "vl_W_fatal": true,
    "vl_Wno_list": [
        "UNOPTFLAT",
        "UNSIGNED",
        "WIDTH"
    ],
    "vl_xinit": "zeros",
    "vl_trace": false,
    "vl_trace_timescale": "10ps",
    "vl_trace_cycle_time": 100,
    "vl_trace_on_demand": false,
    "vl_trace_on_demand_portname": "",
    "c_flags": "",
    "c_include_path": [],
    "c_srcs": [],
    "ld_flags": "",
    "ld_libs": ""
}