

================================================================
== Vitis HLS Report for 'mem_streaming'
================================================================
* Date:           Mon May 27 19:22:01 2024

* Version:        2023.2.1 (Build 4070103 on Dec 13 2023)
* Project:        axi_port_fixed_point
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       87|       87|  0.870 us|  0.870 us|   88|   88|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                   |                                        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                      Instance                     |                 Module                 |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113   |mem_streaming_Pipeline_VITIS_LOOP_9_1   |        8|        8|  80.000 ns|  80.000 ns|    8|    8|       no|
        |grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125  |mem_streaming_Pipeline_VITIS_LOOP_40_1  |       52|       52|   0.520 us|   0.520 us|   52|   52|       no|
        |grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134  |mem_streaming_Pipeline_VITIS_LOOP_25_1  |        8|        8|  80.000 ns|  80.000 ns|    8|    8|       no|
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       60|     -|    2967|    3015|    0|
|Memory           |        0|     -|     160|      15|    0|
|Multiplexer      |        -|     -|       -|     834|    -|
|Register         |        -|     -|     141|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       60|     0|    3268|    3864|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        3|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                                    |control_s_axi                           |        0|   0|   176|   296|    0|
    |in_r_m_axi_U                                       |in_r_m_axi                              |       30|   0|  1199|  1166|    0|
    |grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134  |mem_streaming_Pipeline_VITIS_LOOP_25_1  |        0|   0|   168|    73|    0|
    |grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125  |mem_streaming_Pipeline_VITIS_LOOP_40_1  |        0|   0|    51|   241|    0|
    |grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113   |mem_streaming_Pipeline_VITIS_LOOP_9_1   |        0|   0|   174|    73|    0|
    |out_r_m_axi_U                                      |out_r_m_axi                             |       30|   0|  1199|  1166|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |Total                                              |                                        |       60|   0|  2967|  3015|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |         Module         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |data_buf_U    |data_buf_RAM_AUTO_1R1W  |        0|  32|   3|    0|    10|   16|     1|          160|
    |data_buf_1_U  |data_buf_RAM_AUTO_1R1W  |        0|  32|   3|    0|    10|   16|     1|          160|
    |data_buf_2_U  |data_buf_RAM_AUTO_1R1W  |        0|  32|   3|    0|    10|   16|     1|          160|
    |data_buf_3_U  |data_buf_RAM_AUTO_1R1W  |        0|  32|   3|    0|    10|   16|     1|          160|
    |data_buf_4_U  |data_buf_RAM_AUTO_1R1W  |        0|  32|   3|    0|    10|   16|     1|          160|
    +--------------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |                        |        0| 160|  15|    0|    50|   80|     5|          800|
    +--------------+------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------------+-----+-----------+-----+-----------+
    |         Name        | LUT | Input Size| Bits| Total Bits|
    +---------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm            |  106|         21|    1|         21|
    |data_buf_1_address0  |   20|          4|    4|         16|
    |data_buf_1_address1  |   20|          4|    4|         16|
    |data_buf_1_ce0       |   20|          4|    1|          4|
    |data_buf_1_ce1       |   20|          4|    1|          4|
    |data_buf_1_d0        |   14|          3|   16|         48|
    |data_buf_1_we0       |   14|          3|    1|          3|
    |data_buf_1_we1       |    9|          2|    1|          2|
    |data_buf_2_address0  |   20|          4|    4|         16|
    |data_buf_2_address1  |   20|          4|    4|         16|
    |data_buf_2_ce0       |   20|          4|    1|          4|
    |data_buf_2_ce1       |   20|          4|    1|          4|
    |data_buf_2_d0        |   14|          3|   16|         48|
    |data_buf_2_we0       |   14|          3|    1|          3|
    |data_buf_2_we1       |    9|          2|    1|          2|
    |data_buf_3_address0  |   20|          4|    4|         16|
    |data_buf_3_address1  |   20|          4|    4|         16|
    |data_buf_3_ce0       |   20|          4|    1|          4|
    |data_buf_3_ce1       |   20|          4|    1|          4|
    |data_buf_3_d0        |   14|          3|   16|         48|
    |data_buf_3_we0       |   14|          3|    1|          3|
    |data_buf_3_we1       |    9|          2|    1|          2|
    |data_buf_4_address0  |   20|          4|    4|         16|
    |data_buf_4_address1  |   20|          4|    4|         16|
    |data_buf_4_ce0       |   20|          4|    1|          4|
    |data_buf_4_ce1       |   20|          4|    1|          4|
    |data_buf_4_d0        |   14|          3|   16|         48|
    |data_buf_4_we0       |   14|          3|    1|          3|
    |data_buf_4_we1       |    9|          2|    1|          2|
    |data_buf_address0    |   20|          4|    4|         16|
    |data_buf_address1    |   20|          4|    4|         16|
    |data_buf_ce0         |   20|          4|    1|          4|
    |data_buf_ce1         |   20|          4|    1|          4|
    |data_buf_d0          |   14|          3|   16|         48|
    |data_buf_we0         |   14|          3|    1|          3|
    |data_buf_we1         |    9|          2|    1|          2|
    |in_r_ARADDR          |   14|          3|   64|        192|
    |in_r_ARLEN           |   14|          3|   32|         96|
    |in_r_ARVALID         |   14|          3|    1|          3|
    |in_r_RREADY          |    9|          2|    1|          2|
    |in_r_blk_n_AR        |    9|          2|    1|          2|
    |out_r_AWADDR         |   14|          3|   64|        192|
    |out_r_AWLEN          |   14|          3|   32|         96|
    |out_r_AWVALID        |   14|          3|    1|          3|
    |out_r_BREADY         |   14|          3|    1|          3|
    |out_r_WVALID         |    9|          2|    1|          2|
    |out_r_blk_n_AW       |    9|          2|    1|          2|
    |out_r_blk_n_B        |    9|          2|    1|          2|
    +---------------------+-----+-----------+-----+-----------+
    |Total                |  834|        172|  341|       1081|
    +---------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                       |  20|   0|   20|          0|
    |grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_ap_start_reg  |   1|   0|    1|          0|
    |grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_ap_start_reg  |   1|   0|    1|          0|
    |grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_ap_start_reg   |   1|   0|    1|          0|
    |trunc_ln9_reg_186                                               |  59|   0|   59|          0|
    |trunc_ln_reg_192                                                |  59|   0|   59|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           | 141|   0|  141|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|        control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|        control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|        control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|        control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|        control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|        control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|        control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  mem_streaming|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  mem_streaming|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  mem_streaming|  return value|
|m_axi_out_r_AWVALID    |  out|    1|       m_axi|          out_r|       pointer|
|m_axi_out_r_AWREADY    |   in|    1|       m_axi|          out_r|       pointer|
|m_axi_out_r_AWADDR     |  out|   64|       m_axi|          out_r|       pointer|
|m_axi_out_r_AWID       |  out|    1|       m_axi|          out_r|       pointer|
|m_axi_out_r_AWLEN      |  out|    8|       m_axi|          out_r|       pointer|
|m_axi_out_r_AWSIZE     |  out|    3|       m_axi|          out_r|       pointer|
|m_axi_out_r_AWBURST    |  out|    2|       m_axi|          out_r|       pointer|
|m_axi_out_r_AWLOCK     |  out|    2|       m_axi|          out_r|       pointer|
|m_axi_out_r_AWCACHE    |  out|    4|       m_axi|          out_r|       pointer|
|m_axi_out_r_AWPROT     |  out|    3|       m_axi|          out_r|       pointer|
|m_axi_out_r_AWQOS      |  out|    4|       m_axi|          out_r|       pointer|
|m_axi_out_r_AWREGION   |  out|    4|       m_axi|          out_r|       pointer|
|m_axi_out_r_AWUSER     |  out|    1|       m_axi|          out_r|       pointer|
|m_axi_out_r_WVALID     |  out|    1|       m_axi|          out_r|       pointer|
|m_axi_out_r_WREADY     |   in|    1|       m_axi|          out_r|       pointer|
|m_axi_out_r_WDATA      |  out|  256|       m_axi|          out_r|       pointer|
|m_axi_out_r_WSTRB      |  out|   32|       m_axi|          out_r|       pointer|
|m_axi_out_r_WLAST      |  out|    1|       m_axi|          out_r|       pointer|
|m_axi_out_r_WID        |  out|    1|       m_axi|          out_r|       pointer|
|m_axi_out_r_WUSER      |  out|    1|       m_axi|          out_r|       pointer|
|m_axi_out_r_ARVALID    |  out|    1|       m_axi|          out_r|       pointer|
|m_axi_out_r_ARREADY    |   in|    1|       m_axi|          out_r|       pointer|
|m_axi_out_r_ARADDR     |  out|   64|       m_axi|          out_r|       pointer|
|m_axi_out_r_ARID       |  out|    1|       m_axi|          out_r|       pointer|
|m_axi_out_r_ARLEN      |  out|    8|       m_axi|          out_r|       pointer|
|m_axi_out_r_ARSIZE     |  out|    3|       m_axi|          out_r|       pointer|
|m_axi_out_r_ARBURST    |  out|    2|       m_axi|          out_r|       pointer|
|m_axi_out_r_ARLOCK     |  out|    2|       m_axi|          out_r|       pointer|
|m_axi_out_r_ARCACHE    |  out|    4|       m_axi|          out_r|       pointer|
|m_axi_out_r_ARPROT     |  out|    3|       m_axi|          out_r|       pointer|
|m_axi_out_r_ARQOS      |  out|    4|       m_axi|          out_r|       pointer|
|m_axi_out_r_ARREGION   |  out|    4|       m_axi|          out_r|       pointer|
|m_axi_out_r_ARUSER     |  out|    1|       m_axi|          out_r|       pointer|
|m_axi_out_r_RVALID     |   in|    1|       m_axi|          out_r|       pointer|
|m_axi_out_r_RREADY     |  out|    1|       m_axi|          out_r|       pointer|
|m_axi_out_r_RDATA      |   in|  256|       m_axi|          out_r|       pointer|
|m_axi_out_r_RLAST      |   in|    1|       m_axi|          out_r|       pointer|
|m_axi_out_r_RID        |   in|    1|       m_axi|          out_r|       pointer|
|m_axi_out_r_RUSER      |   in|    1|       m_axi|          out_r|       pointer|
|m_axi_out_r_RRESP      |   in|    2|       m_axi|          out_r|       pointer|
|m_axi_out_r_BVALID     |   in|    1|       m_axi|          out_r|       pointer|
|m_axi_out_r_BREADY     |  out|    1|       m_axi|          out_r|       pointer|
|m_axi_out_r_BRESP      |   in|    2|       m_axi|          out_r|       pointer|
|m_axi_out_r_BID        |   in|    1|       m_axi|          out_r|       pointer|
|m_axi_out_r_BUSER      |   in|    1|       m_axi|          out_r|       pointer|
|m_axi_in_r_AWVALID     |  out|    1|       m_axi|           in_r|       pointer|
|m_axi_in_r_AWREADY     |   in|    1|       m_axi|           in_r|       pointer|
|m_axi_in_r_AWADDR      |  out|   64|       m_axi|           in_r|       pointer|
|m_axi_in_r_AWID        |  out|    1|       m_axi|           in_r|       pointer|
|m_axi_in_r_AWLEN       |  out|    8|       m_axi|           in_r|       pointer|
|m_axi_in_r_AWSIZE      |  out|    3|       m_axi|           in_r|       pointer|
|m_axi_in_r_AWBURST     |  out|    2|       m_axi|           in_r|       pointer|
|m_axi_in_r_AWLOCK      |  out|    2|       m_axi|           in_r|       pointer|
|m_axi_in_r_AWCACHE     |  out|    4|       m_axi|           in_r|       pointer|
|m_axi_in_r_AWPROT      |  out|    3|       m_axi|           in_r|       pointer|
|m_axi_in_r_AWQOS       |  out|    4|       m_axi|           in_r|       pointer|
|m_axi_in_r_AWREGION    |  out|    4|       m_axi|           in_r|       pointer|
|m_axi_in_r_AWUSER      |  out|    1|       m_axi|           in_r|       pointer|
|m_axi_in_r_WVALID      |  out|    1|       m_axi|           in_r|       pointer|
|m_axi_in_r_WREADY      |   in|    1|       m_axi|           in_r|       pointer|
|m_axi_in_r_WDATA       |  out|  256|       m_axi|           in_r|       pointer|
|m_axi_in_r_WSTRB       |  out|   32|       m_axi|           in_r|       pointer|
|m_axi_in_r_WLAST       |  out|    1|       m_axi|           in_r|       pointer|
|m_axi_in_r_WID         |  out|    1|       m_axi|           in_r|       pointer|
|m_axi_in_r_WUSER       |  out|    1|       m_axi|           in_r|       pointer|
|m_axi_in_r_ARVALID     |  out|    1|       m_axi|           in_r|       pointer|
|m_axi_in_r_ARREADY     |   in|    1|       m_axi|           in_r|       pointer|
|m_axi_in_r_ARADDR      |  out|   64|       m_axi|           in_r|       pointer|
|m_axi_in_r_ARID        |  out|    1|       m_axi|           in_r|       pointer|
|m_axi_in_r_ARLEN       |  out|    8|       m_axi|           in_r|       pointer|
|m_axi_in_r_ARSIZE      |  out|    3|       m_axi|           in_r|       pointer|
|m_axi_in_r_ARBURST     |  out|    2|       m_axi|           in_r|       pointer|
|m_axi_in_r_ARLOCK      |  out|    2|       m_axi|           in_r|       pointer|
|m_axi_in_r_ARCACHE     |  out|    4|       m_axi|           in_r|       pointer|
|m_axi_in_r_ARPROT      |  out|    3|       m_axi|           in_r|       pointer|
|m_axi_in_r_ARQOS       |  out|    4|       m_axi|           in_r|       pointer|
|m_axi_in_r_ARREGION    |  out|    4|       m_axi|           in_r|       pointer|
|m_axi_in_r_ARUSER      |  out|    1|       m_axi|           in_r|       pointer|
|m_axi_in_r_RVALID      |   in|    1|       m_axi|           in_r|       pointer|
|m_axi_in_r_RREADY      |  out|    1|       m_axi|           in_r|       pointer|
|m_axi_in_r_RDATA       |   in|  256|       m_axi|           in_r|       pointer|
|m_axi_in_r_RLAST       |   in|    1|       m_axi|           in_r|       pointer|
|m_axi_in_r_RID         |   in|    1|       m_axi|           in_r|       pointer|
|m_axi_in_r_RUSER       |   in|    1|       m_axi|           in_r|       pointer|
|m_axi_in_r_RRESP       |   in|    2|       m_axi|           in_r|       pointer|
|m_axi_in_r_BVALID      |   in|    1|       m_axi|           in_r|       pointer|
|m_axi_in_r_BREADY      |  out|    1|       m_axi|           in_r|       pointer|
|m_axi_in_r_BRESP       |   in|    2|       m_axi|           in_r|       pointer|
|m_axi_in_r_BID         |   in|    1|       m_axi|           in_r|       pointer|
|m_axi_in_r_BUSER       |   in|    1|       m_axi|           in_r|       pointer|
+-----------------------+-----+-----+------------+---------------+--------------+

