<stg><name>mq_pointer_table<500></name>


<trans_list>

<trans id="126" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry:16 %tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A, i64 %mq_pointerUpdFifo, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:19 %br_ln137 = br i1 %tmp_i, void %if.else.i, void %if.then.i

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
if.end31.i:0 %br_ln0 = br void %mq_pointer_table<500>.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
if.then.i:0 %mq_pointerUpdFifo_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %mq_pointerUpdFifo

]]></Node>
<StgValue><ssdm name="mq_pointerUpdFifo_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="64">
<![CDATA[
if.then.i:1 %udpate_key_V = trunc i64 %mq_pointerUpdFifo_read

]]></Node>
<StgValue><ssdm name="udpate_key_V"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:2 %udpate_entry_head_V = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %mq_pointerUpdFifo_read, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="udpate_entry_head_V"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:3 %udpate_entry_tail_V = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %mq_pointerUpdFifo_read, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="udpate_entry_tail_V"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i:4 %udpate_entry_valid = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %mq_pointerUpdFifo_read, i64 48

]]></Node>
<StgValue><ssdm name="udpate_entry_valid"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
if.end.i:0 %br_ln145 = br void %mq_pointer_table<500>.exit

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mq_pointerReqFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mq_pointerReqFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mq_pointerReqFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %mq_pointerRspFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %mq_pointerRspFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %mq_pointerRspFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mq_pointerUpdFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mq_pointerUpdFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mq_pointerUpdFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %mq_pointerRspFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mq_pointerReqFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mq_pointerUpdFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:12 %specpipeline_ln119 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6

]]></Node>
<StgValue><ssdm name="specpipeline_ln119"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:13 %specmemcore_ln127 = specmemcore void @_ssdm_op_SpecMemCore, i16 %ptr_table_head_V, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln127"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:14 %specmemcore_ln127 = specmemcore void @_ssdm_op_SpecMemCore, i16 %ptr_table_tail_V, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln127"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:15 %specmemcore_ln127 = specmemcore void @_ssdm_op_SpecMemCore, i1 %ptr_table_valid, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln127"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16">
<![CDATA[
entry:17 %mq_lockedKey_V_load = load i16 %mq_lockedKey_V

]]></Node>
<StgValue><ssdm name="mq_lockedKey_V_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1">
<![CDATA[
entry:18 %mq_isLocked_load = load i1 %mq_isLocked

]]></Node>
<StgValue><ssdm name="mq_isLocked_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.else.i:0 %tmp_i_254 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %mq_pointerReqFifo, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i_254"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else.i:1 %xor_ln146 = xor i1 %tmp_i_254, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln146"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1">
<![CDATA[
if.else.i:2 %mq_wait_load = load i1 %mq_wait

]]></Node>
<StgValue><ssdm name="mq_wait_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else.i:3 %or_ln146 = or i1 %mq_wait_load, i1 %xor_ln146

]]></Node>
<StgValue><ssdm name="or_ln146"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16">
<![CDATA[
if.else.i:4 %mq_request_key_V_load = load i16 %mq_request_key_V

]]></Node>
<StgValue><ssdm name="mq_request_key_V_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i:5 %br_ln146 = br i1 %or_ln146, void %if.then15.i, void %if.else24.i

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then15.i:0 %mq_pointerReqFifo_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mq_pointerReqFifo

]]></Node>
<StgValue><ssdm name="mq_pointerReqFifo_read"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="32">
<![CDATA[
if.then15.i:1 %trunc_ln148 = trunc i32 %mq_pointerReqFifo_read

]]></Node>
<StgValue><ssdm name="trunc_ln148"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.then15.i:2 %store_ln148 = store i16 %trunc_ln148, i16 %mq_request_key_V

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then15.i:3 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mq_pointerReqFifo_read, i32 16

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then15.i:4 %br_ln149 = br i1 %tmp, void %if.else18.i, void %land.lhs.true16.i

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true16.i:0 %br_ln149 = br i1 %mq_isLocked_load, void %if.then21.i, void %if.then17.i

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="0"/>
<literal name="tmp" val="1"/>
<literal name="mq_isLocked_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then21.i:10 %store_ln158 = store i1 1, i1 %mq_isLocked

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="0"/>
<literal name="tmp" val="1"/>
<literal name="mq_isLocked_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.then21.i:11 %store_ln159 = store i16 %trunc_ln148, i16 %mq_lockedKey_V

]]></Node>
<StgValue><ssdm name="store_ln159"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="0"/>
<literal name="mq_isLocked_load" val="0"/>
</and_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
if.end22.i:0 %br_ln0 = br void %if.end23.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="0"/>
<literal name="tmp" val="1"/>
<literal name="mq_isLocked_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then17.i:0 %store_ln151 = store i1 1, i1 %mq_wait

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="0"/>
<literal name="tmp" val="1"/>
<literal name="mq_isLocked_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
if.then17.i:1 %br_ln152 = br void %if.end23.i

]]></Node>
<StgValue><ssdm name="br_ln152"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
if.end23.i:0 %br_ln162 = br void %if.end31.i

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else24.i:0 %br_ln163 = br i1 %mq_wait_load, void %if.end30.i, void %if.then25.i

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="1"/>
<literal name="mq_wait_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then25.i:0 %br_ln165 = br i1 %mq_isLocked_load, void %if.then26.i, void %if.end29.i

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="1"/>
<literal name="mq_isLocked_load" val="0"/>
<literal name="mq_wait_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then26.i:10 %store_ln168 = store i1 1, i1 %mq_isLocked

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="1"/>
<literal name="mq_isLocked_load" val="0"/>
<literal name="mq_wait_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.then26.i:11 %store_ln169 = store i16 %mq_request_key_V_load, i16 %mq_lockedKey_V

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="1"/>
<literal name="mq_isLocked_load" val="0"/>
<literal name="mq_wait_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then26.i:12 %store_ln170 = store i1 0, i1 %mq_wait

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="1"/>
<literal name="mq_wait_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
if.end29.i:0 %br_ln172 = br void %if.end30.i

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
if.end30.i:0 %br_ln0 = br void %if.end31.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="16">
<![CDATA[
if.then.i:5 %zext_ln541 = zext i16 %udpate_key_V

]]></Node>
<StgValue><ssdm name="zext_ln541"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i:6 %ptr_table_head_V_addr = getelementptr i16 %ptr_table_head_V, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="ptr_table_head_V_addr"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i:7 %ptr_table_tail_V_addr = getelementptr i16 %ptr_table_tail_V, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="ptr_table_tail_V_addr"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i:8 %ptr_table_valid_addr = getelementptr i1 %ptr_table_valid, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="ptr_table_valid_addr"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
if.then.i:9 %store_ln140 = store i16 %udpate_entry_head_V, i9 %ptr_table_head_V_addr

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
if.then.i:10 %store_ln140 = store i16 %udpate_entry_tail_V, i9 %ptr_table_tail_V_addr

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
if.then.i:11 %store_ln140 = store i1 %udpate_entry_valid, i9 %ptr_table_valid_addr

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then.i:12 %icmp_ln1019 = icmp_eq  i16 %mq_lockedKey_V_load, i16 %udpate_key_V

]]></Node>
<StgValue><ssdm name="icmp_ln1019"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i:13 %br_ln141 = br i1 %icmp_ln1019, void %if.end.i, void %if.then13.i

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="icmp_ln1019" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then13.i:0 %store_ln143 = store i1 0, i1 %mq_isLocked

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="icmp_ln1019" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
if.then13.i:1 %br_ln144 = br void %if.end.i

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="16">
<![CDATA[
if.else18.i:0 %zext_ln541_4 = zext i16 %trunc_ln148

]]></Node>
<StgValue><ssdm name="zext_ln541_4"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else18.i:1 %ptr_table_head_V_addr_1 = getelementptr i16 %ptr_table_head_V, i64 0, i64 %zext_ln541_4

]]></Node>
<StgValue><ssdm name="ptr_table_head_V_addr_1"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else18.i:2 %ptr_table_tail_V_addr_1 = getelementptr i16 %ptr_table_tail_V, i64 0, i64 %zext_ln541_4

]]></Node>
<StgValue><ssdm name="ptr_table_tail_V_addr_1"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else18.i:3 %ptr_table_valid_addr_1 = getelementptr i1 %ptr_table_valid, i64 0, i64 %zext_ln541_4

]]></Node>
<StgValue><ssdm name="ptr_table_valid_addr_1"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="9">
<![CDATA[
if.else18.i:4 %ptr_table_head_V_load = load i9 %ptr_table_head_V_addr_1

]]></Node>
<StgValue><ssdm name="ptr_table_head_V_load"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="9">
<![CDATA[
if.else18.i:5 %ptr_table_tail_V_load = load i9 %ptr_table_tail_V_addr_1

]]></Node>
<StgValue><ssdm name="ptr_table_tail_V_load"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="9">
<![CDATA[
if.else18.i:6 %ptr_table_valid_load = load i9 %ptr_table_valid_addr_1

]]></Node>
<StgValue><ssdm name="ptr_table_valid_load"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="0"/>
<literal name="tmp" val="1"/>
<literal name="mq_isLocked_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="16">
<![CDATA[
if.then21.i:0 %zext_ln541_6 = zext i16 %trunc_ln148

]]></Node>
<StgValue><ssdm name="zext_ln541_6"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="0"/>
<literal name="tmp" val="1"/>
<literal name="mq_isLocked_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then21.i:1 %ptr_table_head_V_addr_3 = getelementptr i16 %ptr_table_head_V, i64 0, i64 %zext_ln541_6

]]></Node>
<StgValue><ssdm name="ptr_table_head_V_addr_3"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="0"/>
<literal name="tmp" val="1"/>
<literal name="mq_isLocked_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then21.i:2 %ptr_table_tail_V_addr_3 = getelementptr i16 %ptr_table_tail_V, i64 0, i64 %zext_ln541_6

]]></Node>
<StgValue><ssdm name="ptr_table_tail_V_addr_3"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="0"/>
<literal name="tmp" val="1"/>
<literal name="mq_isLocked_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then21.i:3 %ptr_table_valid_addr_3 = getelementptr i1 %ptr_table_valid, i64 0, i64 %zext_ln541_6

]]></Node>
<StgValue><ssdm name="ptr_table_valid_addr_3"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="0"/>
<literal name="tmp" val="1"/>
<literal name="mq_isLocked_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="9">
<![CDATA[
if.then21.i:4 %ptr_table_head_V_load_2 = load i9 %ptr_table_head_V_addr_3

]]></Node>
<StgValue><ssdm name="ptr_table_head_V_load_2"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="0"/>
<literal name="tmp" val="1"/>
<literal name="mq_isLocked_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="9">
<![CDATA[
if.then21.i:5 %ptr_table_tail_V_load_2 = load i9 %ptr_table_tail_V_addr_3

]]></Node>
<StgValue><ssdm name="ptr_table_tail_V_load_2"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="0"/>
<literal name="tmp" val="1"/>
<literal name="mq_isLocked_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="9">
<![CDATA[
if.then21.i:6 %ptr_table_valid_load_2 = load i9 %ptr_table_valid_addr_3

]]></Node>
<StgValue><ssdm name="ptr_table_valid_load_2"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="1"/>
<literal name="mq_isLocked_load" val="0"/>
<literal name="mq_wait_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="16">
<![CDATA[
if.then26.i:0 %zext_ln541_5 = zext i16 %mq_request_key_V_load

]]></Node>
<StgValue><ssdm name="zext_ln541_5"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="1"/>
<literal name="mq_isLocked_load" val="0"/>
<literal name="mq_wait_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then26.i:1 %ptr_table_head_V_addr_2 = getelementptr i16 %ptr_table_head_V, i64 0, i64 %zext_ln541_5

]]></Node>
<StgValue><ssdm name="ptr_table_head_V_addr_2"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="1"/>
<literal name="mq_isLocked_load" val="0"/>
<literal name="mq_wait_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then26.i:2 %ptr_table_tail_V_addr_2 = getelementptr i16 %ptr_table_tail_V, i64 0, i64 %zext_ln541_5

]]></Node>
<StgValue><ssdm name="ptr_table_tail_V_addr_2"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="1"/>
<literal name="mq_isLocked_load" val="0"/>
<literal name="mq_wait_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then26.i:3 %ptr_table_valid_addr_2 = getelementptr i1 %ptr_table_valid, i64 0, i64 %zext_ln541_5

]]></Node>
<StgValue><ssdm name="ptr_table_valid_addr_2"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="1"/>
<literal name="mq_isLocked_load" val="0"/>
<literal name="mq_wait_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="9">
<![CDATA[
if.then26.i:4 %ptr_table_head_V_load_1 = load i9 %ptr_table_head_V_addr_2

]]></Node>
<StgValue><ssdm name="ptr_table_head_V_load_1"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="1"/>
<literal name="mq_isLocked_load" val="0"/>
<literal name="mq_wait_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="9">
<![CDATA[
if.then26.i:5 %ptr_table_tail_V_load_1 = load i9 %ptr_table_tail_V_addr_2

]]></Node>
<StgValue><ssdm name="ptr_table_tail_V_load_1"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="1"/>
<literal name="mq_isLocked_load" val="0"/>
<literal name="mq_wait_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="9">
<![CDATA[
if.then26.i:6 %ptr_table_valid_load_1 = load i9 %ptr_table_valid_addr_2

]]></Node>
<StgValue><ssdm name="ptr_table_valid_load_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="89" st_id="4" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="9">
<![CDATA[
if.else18.i:4 %ptr_table_head_V_load = load i9 %ptr_table_head_V_addr_1

]]></Node>
<StgValue><ssdm name="ptr_table_head_V_load"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="9">
<![CDATA[
if.else18.i:5 %ptr_table_tail_V_load = load i9 %ptr_table_tail_V_addr_1

]]></Node>
<StgValue><ssdm name="ptr_table_tail_V_load"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="9">
<![CDATA[
if.else18.i:6 %ptr_table_valid_load = load i9 %ptr_table_valid_addr_1

]]></Node>
<StgValue><ssdm name="ptr_table_valid_load"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="16" op_3_bw="16">
<![CDATA[
if.else18.i:7 %tmp_131_i = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i16.i16, i1 %ptr_table_valid_load, i16 %ptr_table_tail_V_load, i16 %ptr_table_head_V_load

]]></Node>
<StgValue><ssdm name="tmp_131_i"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="48" op_0_bw="33">
<![CDATA[
if.else18.i:8 %zext_ln155 = zext i33 %tmp_131_i

]]></Node>
<StgValue><ssdm name="zext_ln155"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48">
<![CDATA[
if.else18.i:9 %write_ln155 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %mq_pointerRspFifo, i48 %zext_ln155

]]></Node>
<StgValue><ssdm name="write_ln155"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
if.else18.i:10 %br_ln156 = br void %if.end22.i

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="0"/>
<literal name="tmp" val="1"/>
<literal name="mq_isLocked_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="9">
<![CDATA[
if.then21.i:4 %ptr_table_head_V_load_2 = load i9 %ptr_table_head_V_addr_3

]]></Node>
<StgValue><ssdm name="ptr_table_head_V_load_2"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="0"/>
<literal name="tmp" val="1"/>
<literal name="mq_isLocked_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="9">
<![CDATA[
if.then21.i:5 %ptr_table_tail_V_load_2 = load i9 %ptr_table_tail_V_addr_3

]]></Node>
<StgValue><ssdm name="ptr_table_tail_V_load_2"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="0"/>
<literal name="tmp" val="1"/>
<literal name="mq_isLocked_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="9">
<![CDATA[
if.then21.i:6 %ptr_table_valid_load_2 = load i9 %ptr_table_valid_addr_3

]]></Node>
<StgValue><ssdm name="ptr_table_valid_load_2"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="0"/>
<literal name="tmp" val="1"/>
<literal name="mq_isLocked_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="16" op_3_bw="16">
<![CDATA[
if.then21.i:7 %tmp_133_i = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i16.i16, i1 %ptr_table_valid_load_2, i16 %ptr_table_tail_V_load_2, i16 %ptr_table_head_V_load_2

]]></Node>
<StgValue><ssdm name="tmp_133_i"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="0"/>
<literal name="tmp" val="1"/>
<literal name="mq_isLocked_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="48" op_0_bw="33">
<![CDATA[
if.then21.i:8 %zext_ln155_1 = zext i33 %tmp_133_i

]]></Node>
<StgValue><ssdm name="zext_ln155_1"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="0"/>
<literal name="tmp" val="1"/>
<literal name="mq_isLocked_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48">
<![CDATA[
if.then21.i:9 %write_ln155 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %mq_pointerRspFifo, i48 %zext_ln155_1

]]></Node>
<StgValue><ssdm name="write_ln155"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="0"/>
<literal name="tmp" val="1"/>
<literal name="mq_isLocked_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
if.then21.i:12 %br_ln160 = br void %if.end22.i

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="1"/>
<literal name="mq_isLocked_load" val="0"/>
<literal name="mq_wait_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="9">
<![CDATA[
if.then26.i:4 %ptr_table_head_V_load_1 = load i9 %ptr_table_head_V_addr_2

]]></Node>
<StgValue><ssdm name="ptr_table_head_V_load_1"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="1"/>
<literal name="mq_isLocked_load" val="0"/>
<literal name="mq_wait_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="9">
<![CDATA[
if.then26.i:5 %ptr_table_tail_V_load_1 = load i9 %ptr_table_tail_V_addr_2

]]></Node>
<StgValue><ssdm name="ptr_table_tail_V_load_1"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="1"/>
<literal name="mq_isLocked_load" val="0"/>
<literal name="mq_wait_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="9">
<![CDATA[
if.then26.i:6 %ptr_table_valid_load_1 = load i9 %ptr_table_valid_addr_2

]]></Node>
<StgValue><ssdm name="ptr_table_valid_load_1"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="1"/>
<literal name="mq_isLocked_load" val="0"/>
<literal name="mq_wait_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="16" op_3_bw="16">
<![CDATA[
if.then26.i:7 %tmp_132_i = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i16.i16, i1 %ptr_table_valid_load_1, i16 %ptr_table_tail_V_load_1, i16 %ptr_table_head_V_load_1

]]></Node>
<StgValue><ssdm name="tmp_132_i"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="1"/>
<literal name="mq_isLocked_load" val="0"/>
<literal name="mq_wait_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="48" op_0_bw="33">
<![CDATA[
if.then26.i:8 %zext_ln167 = zext i33 %tmp_132_i

]]></Node>
<StgValue><ssdm name="zext_ln167"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="1"/>
<literal name="mq_isLocked_load" val="0"/>
<literal name="mq_wait_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48">
<![CDATA[
if.then26.i:9 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %mq_pointerRspFifo, i48 %zext_ln167

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="or_ln146" val="1"/>
<literal name="mq_isLocked_load" val="0"/>
<literal name="mq_wait_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
if.then26.i:13 %br_ln171 = br void %if.end29.i

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0">
<![CDATA[
mq_pointer_table<500>.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
