
¢
Command: %s
1870*	planAhead2v
tread_checkpoint /afs/ece.cmu.edu/usr/gcharnma/Private/18-545/RUN_final/pcie2.0.runs/impl_1/xilinx_pcie_2_1_ep_7x.dcpZ12-2866
L
-Analyzing %s Unisim elements for replacement
17*netlist2
283Z29-17
O
2Unisim Transformation completed in %s CPU seconds
28*netlist2
0Z29-28
π
—Netlist '%s' is not ideal for floorplanning, since the cellview '%s' defined in file '%s' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
43*netlist2
xilinx_pcie_2_1_ep_7x2
xilinx_pcie_2_1_ep_7x2
xilinx_pcie_2_1_ep_7x.edfZ29-43
K
Netlist was created with %s %s291*project2
Vivado2
2013.2Z1-479
∏
Loading clock regions from %s
13*device2Ä
~/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockRegion.xmlZ21-13
π
Loading clock buffers from %s
11*device2Å
/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockBuffers.xmlZ21-11
≥
&Loading clock placement rules from %s
318*place2s
q/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/parts/xilinx/virtex7/ClockPlacerRules.xmlZ30-318
±
)Loading package pin functions from %s...
17*device2o
m/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/parts/xilinx/virtex7/PinFunctions.xmlZ21-17
∑
Loading package from %s
16*device2Ö
Ç/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ffg1761/Package.xmlZ21-16
¶
Loading io standards from %s
15*device2p
n/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/./parts/xilinx/virtex7/IOStandards.xmlZ21-15
≤
+Loading device configuration modes from %s
14*device2n
l/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/parts/xilinx/virtex7/ConfigModes.xmlZ21-14
1
Pushed %s inverter(s).
98*opt2
0Z31-138
M
 Attempting to get a license: %s
78*common2
Internal_bitstreamZ17-78
K
Failed to get a license: %s
295*common2
Internal_bitstreamZ17-301
–
Parsing XDC File [%s]
179*designutils2ô
ñ/afs/ece.cmu.edu/usr/gcharnma/Private/18-545/RUN_final/pcie2.0.runs/impl_1/.Xil/Vivado-27744-hallertau.ece.cmu.edu/dcp/xilinx_pcie_2_1_ep_7x_early.xdcZ20-179
Ÿ
Finished Parsing XDC File [%s]
178*designutils2ô
ñ/afs/ece.cmu.edu/usr/gcharnma/Private/18-545/RUN_final/pcie2.0.runs/impl_1/.Xil/Vivado-27744-hallertau.ece.cmu.edu/dcp/xilinx_pcie_2_1_ep_7x_early.xdcZ20-178
 
Parsing XDC File [%s]
179*designutils2ì
ê/afs/ece.cmu.edu/usr/gcharnma/Private/18-545/RUN_final/pcie2.0.runs/impl_1/.Xil/Vivado-27744-hallertau.ece.cmu.edu/dcp/xilinx_pcie_2_1_ep_7x.xdcZ20-179
’
%Done setting XDC timing constraints.
35*timing2ä
Ö/afs/ece.cmu.edu/usr/gcharnma/Private/18-545/RUN_final/pcie2.0.srcs/constrs_1/imports/example_design/xilinx_pcie_7x_ep_x8g2_VC707.xdc2
938@Z38-35
»
Deriving generated clocks
2*timing2ä
Ö/afs/ece.cmu.edu/usr/gcharnma/Private/18-545/RUN_final/pcie2.0.srcs/constrs_1/imports/example_design/xilinx_pcie_7x_ep_x8g2_VC707.xdc2
938@Z38-2
ˇ
%s: master clock %snot found.607*constraints2
create_generated_clock2
'clk_250mhz' 2ä
Ö/afs/ece.cmu.edu/usr/gcharnma/Private/18-545/RUN_final/pcie2.0.srcs/constrs_1/imports/example_design/xilinx_pcie_7x_ep_x8g2_VC707.xdc2
938@Z18-853
›
clock '%s' not found.
646*	planAhead2
clk_250mhz_mux2ä
Ö/afs/ece.cmu.edu/usr/gcharnma/Private/18-545/RUN_final/pcie2.0.srcs/constrs_1/imports/example_design/xilinx_pcie_7x_ep_x8g2_VC707.xdc2
958@Z12-646
ë
=No valid object(s) found for %s constraint with option '%s'.
1387*	planAhead2
set_clock_groups2
group2ä
Ö/afs/ece.cmu.edu/usr/gcharnma/Private/18-545/RUN_final/pcie2.0.srcs/constrs_1/imports/example_design/xilinx_pcie_7x_ep_x8g2_VC707.xdc2
958@Z12-1387
ﬂ
No cells matched '%s'.
180*	planAhead2
PIO_EP_insti_92ä
Ö/afs/ece.cmu.edu/usr/gcharnma/Private/18-545/RUN_final/pcie2.0.srcs/constrs_1/imports/example_design/xilinx_pcie_7x_ep_x8g2_VC707.xdc2
1808@Z12-180
„
"'%s' expects at least one object.
55*common2
set_property2ä
Ö/afs/ece.cmu.edu/usr/gcharnma/Private/18-545/RUN_final/pcie2.0.srcs/constrs_1/imports/example_design/xilinx_pcie_7x_ep_x8g2_VC707.xdc2
1808@Z17-55
ﬂ
No cells matched '%s'.
180*	planAhead2
PIO_EP_insti_92ä
Ö/afs/ece.cmu.edu/usr/gcharnma/Private/18-545/RUN_final/pcie2.0.srcs/constrs_1/imports/example_design/xilinx_pcie_7x_ep_x8g2_VC707.xdc2
1818@Z12-180
„
"'%s' expects at least one object.
55*common2
set_property2ä
Ö/afs/ece.cmu.edu/usr/gcharnma/Private/18-545/RUN_final/pcie2.0.srcs/constrs_1/imports/example_design/xilinx_pcie_7x_ep_x8g2_VC707.xdc2
1818@Z17-55
”
Finished Parsing XDC File [%s]
178*designutils2ì
ê/afs/ece.cmu.edu/usr/gcharnma/Private/18-545/RUN_final/pcie2.0.runs/impl_1/.Xil/Vivado-27744-hallertau.ece.cmu.edu/dcp/xilinx_pcie_2_1_ep_7x.xdcZ20-178
6
Reading XDEF placement.
206*designutilsZ20-206
4
Reading XDEF routing.
207*designutilsZ20-207
™
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2
Read XDEF File: 2
00:00:00.382
00:00:00.382

1552.5622
17.281Z17-268
3
Restoring placement.
754*designutilsZ20-754
í
ORestored %s out of %s XDEF sites from archive | CPU: %s secs | Memory: %s MB |
403*designutils2
582
582

0.8300002
	28.598564Z20-403
c
!Unisim Transformation Summary:
%s111*project2'
%No Unisim elements were transformed.
Z1-111
1
%Phase 0 | Netlist Checksum: 0cc3e0c6
*common
ß
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2
read_checkpoint: 2

00:01:002

00:01:192

1561.1022

1409.422Z17-268


End Record