Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun May 22 00:11:23 2022
| Host         : DESKTOP-0M9JO91 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           10 |
| No           | No                    | Yes                    |              17 |            7 |
| No           | Yes                   | No                     |              12 |            5 |
| Yes          | No                    | No                     |              20 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+-------------------------+-------------------------------+------------------+----------------+
|       Clock Signal       |      Enable Signal      |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+--------------------------+-------------------------+-------------------------------+------------------+----------------+
|  clk_wiz_0_inst/CLK_BUFG |                         | rst_IBUF                      |                2 |              2 |
|  clk_wiz_0_inst/S[0]     |                         | rst_IBUF                      |                3 |              7 |
|  clk_wiz_0_inst/CLK_BUFG |                         |                               |                4 |             10 |
|  clk_wiz_0_inst/CLK_BUFG |                         | vga_inst/pixel_cnt[9]_i_1_n_0 |                3 |             10 |
|  clk_wiz_0_inst/CLK_BUFG | vga_inst/line_cnt       | vga_inst/line_cnt[9]_i_1_n_0  |                4 |             10 |
|  clk_wiz_0_inst/S[1]     |                         | rst_IBUF                      |                4 |             10 |
|  clk_wiz_0_inst/S[0]     | UPIPE/UMEMGEN/pipe_lens |                               |                8 |             20 |
|  clk_IBUF_BUFG           |                         |                               |                6 |             22 |
+--------------------------+-------------------------+-------------------------------+------------------+----------------+


