../rtl/base/afu.json

# For now we force MPF to a particular platform.  This will be fixed later.
+define+MPF_PLATFORM_BDX

QI:../rtl/base/static_base_PAR_files.qsf

SI:$FPGA_BBB_CCI_SRC/BBB_cci_mpf/hw/sim/cci_mpf_sim_addenda.txt
SI:$FPGA_BBB_CCI_SRC/BBB_ccip_async/hw/sim/ccip_async_sim_addenda.txt

+incdir+../rtl/acc0
+incdir+../rtl/base
+incdir+../rtl/fdam_gen

../rtl/base/csr_mgr.vh
../rtl/base/cci_mpf_app_conf.vh
../rtl/base/cci_mpf_app_conf_default.vh
../rtl/fdam_gen/fdam_select_2.v
../rtl/fdam_gen/fdam_arbiter_controller_rd_req_tree_2.v
../rtl/fdam_gen/fdam_arbiter_controller_wr_req_3.v
../rtl/fdam_gen/fdam_select_top_2.v
../rtl/fdam_gen/fdam_arbiter_controller_rd_req_2.v
../rtl/fdam_gen/fdam_output_queue_controller.v
../rtl/fdam_gen/fdam_input_queue_controller.v
../rtl/fdam_gen/fdam_arbiter_controller_wr_req_tree_3.v
../rtl/fdam_gen/fdam_select_3.v
../rtl/fdam_gen/fdam_acc_management.v
../rtl/fdam_gen/fdam_select_top_3.v
../rtl/fdam_gen/fdam_dsm_controller.v
../rtl/fdam_gen/fdam_fifo.v
../rtl/fdam_gen/fdam_acc_counter.v
../rtl/fdam_gen/fdam_arbiter.v
../rtl/fdam_gen/fdam_conf_receiver.v
../rtl/fdam_gen/fdam_priority_encoder.v
../rtl/fdam_gen/fdam_acc_0.v
../rtl/acc0/cgra_acc.v
../rtl/acc0/cgra_alu_out_decode.v
../rtl/acc0/cgra_control_exec.v
../rtl/acc0/cgra_net_conf_control.v
../rtl/acc0/cgra_alu.v
../rtl/acc0/cgra_conf_reader.v
../rtl/acc0/cgra_switch_box4x4.v
../rtl/acc0/cgra_top.v
../rtl/acc0/cgra_pe.v
../rtl/acc0/cgra_mux2x1.v
../rtl/acc0/cgra_mux4x1.v
../rtl/acc0/cgra_initial_conf_control.v
../rtl/acc0/cgra_program_counter.v
../rtl/acc0/cgra_alu_out_decode_io.v
../rtl/acc0/cgra_memory.v
../rtl/acc0/fdam_acc_user_0.v
../rtl/acc0/cgra_dispath_data.v
../rtl/acc0/cgra_pe_io.v
../rtl/acc0/cgra_mux3x1.v
../rtl/acc0/cgra_omega32x32_4.v
../rtl/acc0/cgra_reg_pipe.v
../rtl/acc0/cgra_pe_conf_control.v
../rtl/acc0/cgra_inst_decode.v
../rtl/acc0/cgra_fecth_data.v
../rtl/acc0/cgra_counter.v
../rtl/acc0/cgra_initial_conf.v
../rtl/base/app_afu.sv
../rtl/base/cci_afu_with_mpf.sv
../rtl/base/csr_mgr.sv
