{
    "vendor": "digilent.com",
    "ip_name": "TestAxiStreamSource",
    "underscore_name": "TEST_AXI_STREAM_SOURCE",
    "version": "1.0",
    "fpga_part": "xc7z020-clg400-1",
    "target_clk_period": "8.00",
    "axi4lite_interface": {
        "name": "S_AXI",
        "clock_domain": "s_axi_aclk",
        "reserved_addresses": 4,
        "reset": "s_axi_areset_n"
    },
    "clocks": [
        {
            "name": "stream_clk",
            "prefix": "r"
        },
        {
            "name": "s_axi_aclk",
            "prefix": "l"
        }
    ],
    "registers": [
        {
            "comment": ["all registers should be placed in ascending order of address in the register file and",
                        "start with base address [axi4lite_interface][reserved_addresses] * sizeof(u32)"],
            "name": "control",
            "access_type": "rw",
            "bitfields": [
                {
                    "name": "Start",
                    "high_bit": 0,
                    "low_bit": 0,
                    "clock_domain": "stream_clk"
                }
            ]
        },
        {
            "name": "status",
            "access_type": "ro",
            "bitfields": [
                {
                    "name": "Idle",
                    "high_bit": 0,
                    "low_bit": 0,
                    "clock_domain": "stream_clk"
                }
            ]
        }
    ]
}