Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Feb 22 16:30:52 2020
| Host         : GCS running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_design_analysis -file design.rpt
| Design       : fire3_squeeze
| Device       : xc7vx690t
------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-------------------------+
|      Characteristics      |         Path #1         |
+---------------------------+-------------------------+
| Requirement               |                   0.000 |
| Path Delay                |                   2.881 |
| Logic Delay               | 2.147(75%)              |
| Net Delay                 | 0.733(25%)              |
| Clock Skew                |                   0.000 |
| Slack                     |                     inf |
| Clock Relationship        | Safely Timed            |
| Logic Levels              |                       3 |
| Routes                    |                       0 |
| Logical Path              | FDCE LUT2 OBUF          |
| Start Point Clock         |                         |
| End Point Clock           |                         |
| DSP Block                 | None                    |
| BRAM                      | None                    |
| IO Crossings              |                       0 |
| Config Crossings          |                       0 |
| SLR Crossings             |                       0 |
| PBlocks                   |                       0 |
| High Fanout               |                     418 |
| Dont Touch                |                       0 |
| Mark Debug                |                       0 |
| Start Point Pin Primitive | FDCE/C                  |
| End Point Pin Primitive   | fire3_squeeze_finish    |
| Start Point Pin           | fire3_squeeze_end_reg/C |
| End Point Pin             | fire3_squeeze_finish    |
+---------------------------+-------------------------+
* Bounding box calculated as % of dimensions for the target device (620, 1000)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+-----+----+---+---+----+-----+
| End Point Clock | Requirement |  2  |  3  |  4 | 8 | 9 | 10 |  11 |
+-----------------+-------------+-----+-----+----+---+---+----+-----+
| (none)          | 0.000ns     | 417 | 289 | 13 | 6 | 8 | 91 | 176 |
+-----------------+-------------+-----+-----+----+---+---+----+-----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


