

================================================================
== Vitis HLS Report for 'main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3'
================================================================
* Date:           Fri Apr 19 10:54:43 2024

* Version:        2023.2.1 (Build 4070103 on Dec 13 2023)
* Project:        ultra96ms2_418
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.120 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   153606|   153606|  1.536 ms|  1.536 ms|  153606|  153606|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3  |   153604|   153604|         6|          1|          1|  153600|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%w = alloca i32 1" [ultra96ms2_418/conv1x1.cpp:14->ultra96ms2_418/main_func.cpp:73]   --->   Operation 9 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%h = alloca i32 1" [ultra96ms2_418/conv1x1.cpp:13->ultra96ms2_418/main_func.cpp:73]   --->   Operation 10 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten66 = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%co = alloca i32 1" [ultra96ms2_418/conv1x1.cpp:12->ultra96ms2_418/main_func.cpp:73]   --->   Operation 12 'alloca' 'co' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten79 = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.48ns)   --->   "%store_ln0 = store i18 0, i18 %indvar_flatten79"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 15 [1/1] (0.48ns)   --->   "%store_ln12 = store i6 0, i6 %co" [ultra96ms2_418/conv1x1.cpp:12->ultra96ms2_418/main_func.cpp:73]   --->   Operation 15 'store' 'store_ln12' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 16 [1/1] (0.48ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten66"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 17 [1/1] (0.48ns)   --->   "%store_ln13 = store i6 0, i6 %h" [ultra96ms2_418/conv1x1.cpp:13->ultra96ms2_418/main_func.cpp:73]   --->   Operation 17 'store' 'store_ln13' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 18 [1/1] (0.48ns)   --->   "%store_ln14 = store i7 0, i7 %w" [ultra96ms2_418/conv1x1.cpp:14->ultra96ms2_418/main_func.cpp:73]   --->   Operation 18 'store' 'store_ln14' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.i21"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.12>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten79_load = load i18 %indvar_flatten79" [ultra96ms2_418/conv1x1.cpp:12->ultra96ms2_418/main_func.cpp:73]   --->   Operation 20 'load' 'indvar_flatten79_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.03ns)   --->   "%icmp_ln12 = icmp_eq  i18 %indvar_flatten79_load, i18 153600" [ultra96ms2_418/conv1x1.cpp:12->ultra96ms2_418/main_func.cpp:73]   --->   Operation 21 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.03ns)   --->   "%add_ln12_1 = add i18 %indvar_flatten79_load, i18 1" [ultra96ms2_418/conv1x1.cpp:12->ultra96ms2_418/main_func.cpp:73]   --->   Operation 22 'add' 'add_ln12_1' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %for.inc38.i, void %for.inc.i40.preheader.exitStub" [ultra96ms2_418/conv1x1.cpp:12->ultra96ms2_418/main_func.cpp:73]   --->   Operation 23 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%w_load = load i7 %w" [ultra96ms2_418/conv1x1.cpp:14->ultra96ms2_418/main_func.cpp:73]   --->   Operation 24 'load' 'w_load' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%h_load = load i6 %h" [ultra96ms2_418/conv1x1.cpp:12->ultra96ms2_418/main_func.cpp:73]   --->   Operation 25 'load' 'h_load' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten66_load = load i13 %indvar_flatten66" [ultra96ms2_418/conv1x1.cpp:13->ultra96ms2_418/main_func.cpp:73]   --->   Operation 26 'load' 'indvar_flatten66_load' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%co_load = load i6 %co" [ultra96ms2_418/conv1x1.cpp:12->ultra96ms2_418/main_func.cpp:73]   --->   Operation 27 'load' 'co_load' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.88ns)   --->   "%add_ln12 = add i6 %co_load, i6 1" [ultra96ms2_418/conv1x1.cpp:12->ultra96ms2_418/main_func.cpp:73]   --->   Operation 28 'add' 'add_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.97ns)   --->   "%icmp_ln13 = icmp_eq  i13 %indvar_flatten66_load, i13 3200" [ultra96ms2_418/conv1x1.cpp:13->ultra96ms2_418/main_func.cpp:73]   --->   Operation 29 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.44ns)   --->   "%select_ln12 = select i1 %icmp_ln13, i6 0, i6 %h_load" [ultra96ms2_418/conv1x1.cpp:12->ultra96ms2_418/main_func.cpp:73]   --->   Operation 30 'select' 'select_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node and_ln12)   --->   "%xor_ln12 = xor i1 %icmp_ln13, i1 1" [ultra96ms2_418/conv1x1.cpp:12->ultra96ms2_418/main_func.cpp:73]   --->   Operation 31 'xor' 'xor_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.89ns)   --->   "%icmp_ln14 = icmp_eq  i7 %w_load, i7 80" [ultra96ms2_418/conv1x1.cpp:14->ultra96ms2_418/main_func.cpp:73]   --->   Operation 32 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln12)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln12 = and i1 %icmp_ln14, i1 %xor_ln12" [ultra96ms2_418/conv1x1.cpp:12->ultra96ms2_418/main_func.cpp:73]   --->   Operation 33 'and' 'and_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.44ns)   --->   "%select_ln12_1 = select i1 %icmp_ln13, i6 %add_ln12, i6 %co_load" [ultra96ms2_418/conv1x1.cpp:12->ultra96ms2_418/main_func.cpp:73]   --->   Operation 34 'select' 'select_ln12_1' <Predicate = (!icmp_ln12)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.88ns)   --->   "%add_ln13 = add i6 %select_ln12, i6 1" [ultra96ms2_418/conv1x1.cpp:13->ultra96ms2_418/main_func.cpp:73]   --->   Operation 35 'add' 'add_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln13)   --->   "%or_ln13 = or i1 %and_ln12, i1 %icmp_ln13" [ultra96ms2_418/conv1x1.cpp:13->ultra96ms2_418/main_func.cpp:73]   --->   Operation 36 'or' 'or_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln13 = select i1 %or_ln13, i7 0, i7 %w_load" [ultra96ms2_418/conv1x1.cpp:13->ultra96ms2_418/main_func.cpp:73]   --->   Operation 37 'select' 'select_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.44ns)   --->   "%select_ln13_1 = select i1 %and_ln12, i6 %add_ln13, i6 %select_ln12" [ultra96ms2_418/conv1x1.cpp:13->ultra96ms2_418/main_func.cpp:73]   --->   Operation 38 'select' 'select_ln13_1' <Predicate = (!icmp_ln12)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i6 %select_ln12_1" [ultra96ms2_418/conv1x1.cpp:12->ultra96ms2_418/main_func.cpp:73]   --->   Operation 39 'zext' 'zext_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %select_ln12_1, i5 0" [ultra96ms2_418/conv1x1.cpp:19->ultra96ms2_418/main_func.cpp:73]   --->   Operation 40 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i11 %tmp_s" [ultra96ms2_418/conv1x1.cpp:19->ultra96ms2_418/main_func.cpp:73]   --->   Operation 41 'zext' 'zext_ln19' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_69 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %select_ln12_1, i3 0" [ultra96ms2_418/conv1x1.cpp:19->ultra96ms2_418/main_func.cpp:73]   --->   Operation 42 'bitconcatenate' 'tmp_69' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i9 %tmp_69" [ultra96ms2_418/conv1x1.cpp:19->ultra96ms2_418/main_func.cpp:73]   --->   Operation 43 'zext' 'zext_ln19_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln19 = add i12 %zext_ln19, i12 %zext_ln19_1" [ultra96ms2_418/conv1x1.cpp:19->ultra96ms2_418/main_func.cpp:73]   --->   Operation 44 'add' 'add_ln19' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%weight_buf1x1_1_addr = getelementptr i16 %weight_buf1x1_1, i64 0, i64 %zext_ln12" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 45 'getelementptr' 'weight_buf1x1_1_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (0.79ns)   --->   "%weight_buf1x1_1_load = load i6 %weight_buf1x1_1_addr" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 46 'load' 'weight_buf1x1_1_load' <Predicate = (!icmp_ln12)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln19_2 = zext i6 %select_ln13_1" [ultra96ms2_418/conv1x1.cpp:19->ultra96ms2_418/main_func.cpp:73]   --->   Operation 47 'zext' 'zext_ln19_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln19_2 = add i12 %add_ln19, i12 %zext_ln19_2" [ultra96ms2_418/conv1x1.cpp:19->ultra96ms2_418/main_func.cpp:73]   --->   Operation 48 'add' 'add_ln19_2' <Predicate = (!icmp_ln12)> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i12.i6, i12 %add_ln19_2, i6 0" [ultra96ms2_418/conv1x1.cpp:19->ultra96ms2_418/main_func.cpp:73]   --->   Operation 49 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_63 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %add_ln19_2, i4 0" [ultra96ms2_418/conv1x1.cpp:19->ultra96ms2_418/main_func.cpp:73]   --->   Operation 50 'bitconcatenate' 'tmp_63' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln19_3 = zext i16 %tmp_63" [ultra96ms2_418/conv1x1.cpp:19->ultra96ms2_418/main_func.cpp:73]   --->   Operation 51 'zext' 'zext_ln19_3' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln19_3 = add i18 %tmp, i18 %zext_ln19_3" [ultra96ms2_418/conv1x1.cpp:19->ultra96ms2_418/main_func.cpp:73]   --->   Operation 52 'add' 'add_ln19_3' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_70 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %select_ln13_1, i6 0" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 53 'bitconcatenate' 'tmp_70' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_71 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln13_1, i4 0" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 54 'bitconcatenate' 'tmp_71' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i10 %tmp_71" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 55 'zext' 'zext_ln17' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17 = add i12 %tmp_70, i12 %zext_ln17" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 56 'add' 'add_ln17' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln19_4 = zext i7 %select_ln13" [ultra96ms2_418/conv1x1.cpp:19->ultra96ms2_418/main_func.cpp:73]   --->   Operation 57 'zext' 'zext_ln19_4' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln19_5 = zext i7 %select_ln13" [ultra96ms2_418/conv1x1.cpp:19->ultra96ms2_418/main_func.cpp:73]   --->   Operation 58 'zext' 'zext_ln19_5' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln19_4 = add i18 %add_ln19_3, i18 %zext_ln19_5" [ultra96ms2_418/conv1x1.cpp:19->ultra96ms2_418/main_func.cpp:73]   --->   Operation 59 'add' 'add_ln19_4' <Predicate = (!icmp_ln12)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 60 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln17_3 = add i12 %add_ln17, i12 %zext_ln19_4" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 60 'add' 'add_ln17_3' <Predicate = (!icmp_ln12)> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i12 %add_ln17_3" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 61 'zext' 'zext_ln17_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%outBuffer3x3_1_addr = getelementptr i16 %outBuffer3x3_1, i64 0, i64 %zext_ln17_1" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 62 'getelementptr' 'outBuffer3x3_1_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 63 [2/2] (1.35ns)   --->   "%outBuffer3x3_1_load = load i12 %outBuffer3x3_1_addr" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 63 'load' 'outBuffer3x3_1_load' <Predicate = (!icmp_ln12)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3200> <RAM>
ST_2 : Operation 64 [1/1] (0.89ns)   --->   "%add_ln14 = add i7 %select_ln13, i7 1" [ultra96ms2_418/conv1x1.cpp:14->ultra96ms2_418/main_func.cpp:73]   --->   Operation 64 'add' 'add_ln14' <Predicate = (!icmp_ln12)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.97ns)   --->   "%add_ln13_1 = add i13 %indvar_flatten66_load, i13 1" [ultra96ms2_418/conv1x1.cpp:13->ultra96ms2_418/main_func.cpp:73]   --->   Operation 65 'add' 'add_ln13_1' <Predicate = (!icmp_ln12)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.48ns)   --->   "%select_ln13_2 = select i1 %icmp_ln13, i13 1, i13 %add_ln13_1" [ultra96ms2_418/conv1x1.cpp:13->ultra96ms2_418/main_func.cpp:73]   --->   Operation 66 'select' 'select_ln13_2' <Predicate = (!icmp_ln12)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.48ns)   --->   "%store_ln12 = store i18 %add_ln12_1, i18 %indvar_flatten79" [ultra96ms2_418/conv1x1.cpp:12->ultra96ms2_418/main_func.cpp:73]   --->   Operation 67 'store' 'store_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.48>
ST_2 : Operation 68 [1/1] (0.48ns)   --->   "%store_ln12 = store i6 %select_ln12_1, i6 %co" [ultra96ms2_418/conv1x1.cpp:12->ultra96ms2_418/main_func.cpp:73]   --->   Operation 68 'store' 'store_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.48>
ST_2 : Operation 69 [1/1] (0.48ns)   --->   "%store_ln13 = store i13 %select_ln13_2, i13 %indvar_flatten66" [ultra96ms2_418/conv1x1.cpp:13->ultra96ms2_418/main_func.cpp:73]   --->   Operation 69 'store' 'store_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.48>
ST_2 : Operation 70 [1/1] (0.48ns)   --->   "%store_ln13 = store i6 %select_ln13_1, i6 %h" [ultra96ms2_418/conv1x1.cpp:13->ultra96ms2_418/main_func.cpp:73]   --->   Operation 70 'store' 'store_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.48>
ST_2 : Operation 71 [1/1] (0.48ns)   --->   "%store_ln14 = store i7 %add_ln14, i7 %w" [ultra96ms2_418/conv1x1.cpp:14->ultra96ms2_418/main_func.cpp:73]   --->   Operation 71 'store' 'store_ln14' <Predicate = (!icmp_ln12)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 2.44>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%weight_buf1x1_2_addr = getelementptr i16 %weight_buf1x1_2, i64 0, i64 %zext_ln12" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 72 'getelementptr' 'weight_buf1x1_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/2] (0.79ns)   --->   "%weight_buf1x1_1_load = load i6 %weight_buf1x1_1_addr" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 73 'load' 'weight_buf1x1_1_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln17_1 = sext i16 %weight_buf1x1_1_load" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 74 'sext' 'sext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [2/2] (0.79ns)   --->   "%weight_buf1x1_2_load = load i6 %weight_buf1x1_2_addr" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 75 'load' 'weight_buf1x1_2_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%outBuffer3x3_2_addr = getelementptr i16 %outBuffer3x3_2, i64 0, i64 %zext_ln17_1" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 76 'getelementptr' 'outBuffer3x3_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/2] (1.35ns)   --->   "%outBuffer3x3_1_load = load i12 %outBuffer3x3_1_addr" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 77 'load' 'outBuffer3x3_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3200> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln17_4 = sext i16 %outBuffer3x3_1_load" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 78 'sext' 'sext_ln17_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [3/3] (1.08ns) (grouped into DSP with root node add_ln17_1)   --->   "%mul_ln17_1 = mul i29 %sext_ln17_4, i29 %sext_ln17_1" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 79 'mul' 'mul_ln17_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 80 [2/2] (1.35ns)   --->   "%outBuffer3x3_2_load = load i12 %outBuffer3x3_2_addr" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 80 'load' 'outBuffer3x3_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3200> <RAM>

State 4 <SV = 3> <Delay = 2.44>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%weight_buf1x1_0_addr = getelementptr i16 %weight_buf1x1_0, i64 0, i64 %zext_ln12" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 81 'getelementptr' 'weight_buf1x1_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [2/2] (0.79ns)   --->   "%weight_buf1x1_0_load = load i6 %weight_buf1x1_0_addr" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 82 'load' 'weight_buf1x1_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_4 : Operation 83 [1/2] (0.79ns)   --->   "%weight_buf1x1_2_load = load i6 %weight_buf1x1_2_addr" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 83 'load' 'weight_buf1x1_2_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln17_2 = sext i16 %weight_buf1x1_2_load" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 84 'sext' 'sext_ln17_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%outBuffer3x3_0_addr = getelementptr i16 %outBuffer3x3_0, i64 0, i64 %zext_ln17_1" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 85 'getelementptr' 'outBuffer3x3_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [2/2] (1.35ns)   --->   "%outBuffer3x3_0_load = load i12 %outBuffer3x3_0_addr" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 86 'load' 'outBuffer3x3_0_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3200> <RAM>
ST_4 : Operation 87 [2/3] (1.08ns) (grouped into DSP with root node add_ln17_1)   --->   "%mul_ln17_1 = mul i29 %sext_ln17_4, i29 %sext_ln17_1" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 87 'mul' 'mul_ln17_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 88 [1/2] (1.35ns)   --->   "%outBuffer3x3_2_load = load i12 %outBuffer3x3_2_addr" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 88 'load' 'outBuffer3x3_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3200> <RAM>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln17_5 = sext i16 %outBuffer3x3_2_load" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 89 'sext' 'sext_ln17_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [3/3] (1.08ns) (grouped into DSP with root node add_ln17_2)   --->   "%mul_ln17_2 = mul i29 %sext_ln17_5, i29 %sext_ln17_2" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 90 'mul' 'mul_ln17_2' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 5.09>
ST_5 : Operation 91 [1/2] (0.79ns)   --->   "%weight_buf1x1_0_load = load i6 %weight_buf1x1_0_addr" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 91 'load' 'weight_buf1x1_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i16 %weight_buf1x1_0_load" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 92 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/2] (1.35ns)   --->   "%outBuffer3x3_0_load = load i12 %outBuffer3x3_0_addr" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 93 'load' 'outBuffer3x3_0_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3200> <RAM>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln17_3 = sext i16 %outBuffer3x3_0_load" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 94 'sext' 'sext_ln17_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (2.91ns)   --->   "%mul_ln17 = mul i29 %sext_ln17_3, i29 %sext_ln17" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 95 'mul' 'mul_ln17' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/3] (0.00ns) (grouped into DSP with root node add_ln17_1)   --->   "%mul_ln17_1 = mul i29 %sext_ln17_4, i29 %sext_ln17_1" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 96 'mul' 'mul_ln17_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln17, i32 13, i32 28" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 97 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_72, i13 0" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 98 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln17_1 = add i29 %shl_ln2, i29 %mul_ln17_1" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 99 'add' 'add_ln17_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 100 [2/3] (1.08ns) (grouped into DSP with root node add_ln17_2)   --->   "%mul_ln17_2 = mul i29 %sext_ln17_5, i29 %sext_ln17_2" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 100 'mul' 'mul_ln17_2' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.66>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%bias_buf1x1_addr = getelementptr i16 %bias_buf1x1, i64 0, i64 %zext_ln12" [ultra96ms2_418/conv1x1.cpp:12->ultra96ms2_418/main_func.cpp:73]   --->   Operation 101 'getelementptr' 'bias_buf1x1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [2/2] (0.79ns)   --->   "%bias_buf1x1_load = load i6 %bias_buf1x1_addr" [ultra96ms2_418/conv1x1.cpp:12->ultra96ms2_418/main_func.cpp:73]   --->   Operation 102 'load' 'bias_buf1x1_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_6 : Operation 103 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln17_1 = add i29 %shl_ln2, i29 %mul_ln17_1" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 103 'add' 'add_ln17_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 104 [1/3] (0.00ns) (grouped into DSP with root node add_ln17_2)   --->   "%mul_ln17_2 = mul i29 %sext_ln17_5, i29 %sext_ln17_2" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 104 'mul' 'mul_ln17_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln17_1, i32 13, i32 28" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 105 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%shl_ln17_1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_73, i13 0" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 106 'bitconcatenate' 'shl_ln17_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln17_2 = add i29 %shl_ln17_1, i29 %mul_ln17_2" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 107 'add' 'add_ln17_2' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 119 'ret' 'ret_ln0' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.19>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_str"   --->   Operation 108 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 153600, i64 153600, i64 153600"   --->   Operation 109 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/2] (0.79ns)   --->   "%bias_buf1x1_load = load i6 %bias_buf1x1_addr" [ultra96ms2_418/conv1x1.cpp:12->ultra96ms2_418/main_func.cpp:73]   --->   Operation 110 'load' 'bias_buf1x1_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln19_6 = zext i18 %add_ln19_4" [ultra96ms2_418/conv1x1.cpp:19->ultra96ms2_418/main_func.cpp:73]   --->   Operation 111 'zext' 'zext_ln19_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%outBuffer1x1_addr = getelementptr i16 %outBuffer1x1, i64 0, i64 %zext_ln19_6" [ultra96ms2_418/conv1x1.cpp:19->ultra96ms2_418/main_func.cpp:73]   --->   Operation 112 'getelementptr' 'outBuffer1x1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_10" [ultra96ms2_418/conv1x1.cpp:14->ultra96ms2_418/main_func.cpp:73]   --->   Operation 113 'specpipeline' 'specpipeline_ln14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln17_2 = add i29 %shl_ln17_1, i29 %mul_ln17_2" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 114 'add' 'add_ln17_2' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%sum = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln17_2, i32 13, i32 28" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 115 'partselect' 'sum' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (1.01ns)   --->   "%add_ln19_1 = add i16 %bias_buf1x1_load, i16 %sum" [ultra96ms2_418/conv1x1.cpp:19->ultra96ms2_418/main_func.cpp:73]   --->   Operation 116 'add' 'add_ln19_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (1.35ns)   --->   "%store_ln19 = store i16 %add_ln19_1, i18 %outBuffer1x1_addr" [ultra96ms2_418/conv1x1.cpp:19->ultra96ms2_418/main_func.cpp:73]   --->   Operation 117 'store' 'store_ln19' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 153600> <RAM>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln14 = br void %for.body8.i21" [ultra96ms2_418/conv1x1.cpp:14->ultra96ms2_418/main_func.cpp:73]   --->   Operation 118 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	'alloca' operation 18 bit ('indvar_flatten79') [13]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten79' [14]  (0.489 ns)

 <State 2>: 5.120ns
The critical path consists of the following:
	'load' operation 13 bit ('indvar_flatten66_load', ultra96ms2_418/conv1x1.cpp:13->ultra96ms2_418/main_func.cpp:73) on local variable 'indvar_flatten66' [28]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln13', ultra96ms2_418/conv1x1.cpp:13->ultra96ms2_418/main_func.cpp:73) [33]  (0.975 ns)
	'select' operation 6 bit ('select_ln12', ultra96ms2_418/conv1x1.cpp:12->ultra96ms2_418/main_func.cpp:73) [34]  (0.440 ns)
	'add' operation 6 bit ('add_ln13', ultra96ms2_418/conv1x1.cpp:13->ultra96ms2_418/main_func.cpp:73) [39]  (0.887 ns)
	'select' operation 6 bit ('select_ln13_1', ultra96ms2_418/conv1x1.cpp:13->ultra96ms2_418/main_func.cpp:73) [42]  (0.440 ns)
	'add' operation 12 bit ('add_ln17', ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73) [69]  (0.000 ns)
	'add' operation 12 bit ('add_ln17_3', ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73) [75]  (1.026 ns)
	'getelementptr' operation 12 bit ('outBuffer3x3_1_addr', ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73) [78]  (0.000 ns)
	'load' operation 16 bit ('outBuffer3x3_1_load', ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73) on array 'outBuffer3x3_1' [84]  (1.352 ns)

 <State 3>: 2.440ns
The critical path consists of the following:
	'load' operation 16 bit ('outBuffer3x3_1_load', ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73) on array 'outBuffer3x3_1' [84]  (1.352 ns)
	'mul' operation 29 bit of DSP[89] ('mul_ln17_1', ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73) [86]  (1.088 ns)

 <State 4>: 2.440ns
The critical path consists of the following:
	'load' operation 16 bit ('outBuffer3x3_2_load', ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73) on array 'outBuffer3x3_2' [90]  (1.352 ns)
	'mul' operation 29 bit of DSP[95] ('mul_ln17_2', ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73) [92]  (1.088 ns)

 <State 5>: 5.093ns
The critical path consists of the following:
	'load' operation 16 bit ('outBuffer3x3_0_load', ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73) on array 'outBuffer3x3_0' [81]  (1.352 ns)
	'mul' operation 29 bit ('mul_ln17', ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73) [83]  (2.910 ns)
	'add' operation 29 bit of DSP[89] ('add_ln17_1', ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73) [89]  (0.831 ns)

 <State 6>: 1.662ns
The critical path consists of the following:
	'add' operation 29 bit of DSP[89] ('add_ln17_1', ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73) [89]  (0.831 ns)
	'add' operation 29 bit of DSP[95] ('add_ln17_2', ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73) [95]  (0.831 ns)

 <State 7>: 3.199ns
The critical path consists of the following:
	'add' operation 29 bit of DSP[95] ('add_ln17_2', ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73) [95]  (0.831 ns)
	'add' operation 16 bit ('add_ln19_1', ultra96ms2_418/conv1x1.cpp:19->ultra96ms2_418/main_func.cpp:73) [97]  (1.016 ns)
	'store' operation 0 bit ('store_ln19', ultra96ms2_418/conv1x1.cpp:19->ultra96ms2_418/main_func.cpp:73) of variable 'add_ln19_1', ultra96ms2_418/conv1x1.cpp:19->ultra96ms2_418/main_func.cpp:73 on array 'outBuffer1x1' [98]  (1.352 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
