Warning (10268): Verilog HDL information at dds.v(337): always construct contains both blocking and non-blocking assignments File: E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v Line: 337
Warning (10268): Verilog HDL information at dds.v(498): always construct contains both blocking and non-blocking assignments File: E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v Line: 498
