

================================================================
== Vitis HLS Report for 'fft_stages'
================================================================
* Date:           Fri Oct 21 22:25:58 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_FFT_hardware
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                      |                            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |               Instance               |           Module           |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_fft_stages_Pipeline_DFTpts_fu_64  |fft_stages_Pipeline_DFTpts  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     87|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|   24|    2826|   4242|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     20|    -|
|Register         |        -|    -|      39|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|   24|    2865|   4349|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   10|       2|      8|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+----------------------------+---------+----+------+------+-----+
    |               Instance               |           Module           | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------+----------------------------+---------+----+------+------+-----+
    |grp_fft_stages_Pipeline_DFTpts_fu_64  |fft_stages_Pipeline_DFTpts  |        2|  24|  2826|  4242|    0|
    +--------------------------------------+----------------------------+---------+----+------+------+-----+
    |Total                                 |                            |        2|  24|  2826|  4242|    0|
    +--------------------------------------+----------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+----+---+----+------------+------------+
    |   Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+----+---+----+------------+------------+
    |one_V_fu_143_p2   |         +|   0|  0|  14|           9|           2|
    |sub3_fu_149_p2    |         +|   0|  0|  13|           4|           2|
    |sub5_fu_155_p2    |         +|   0|  0|  13|           4|           3|
    |ec_V_fu_133_p2    |      lshr|   0|  0|  26|          12|          11|
    |DFTpts_fu_117_p2  |       shl|   0|  0|  21|           1|          10|
    +------------------+----------+----+---+----+------------+------------+
    |Total             |          |   0|  0|  87|          30|          28|
    +------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  20|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+
    |Total      |  20|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+---+----+-----+-----------+
    |                        Name                       | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                          |  3|   0|    3|          0|
    |grp_fft_stages_Pipeline_DFTpts_fu_64_ap_start_reg  |  1|   0|    1|          0|
    |numBF_reg_167                                      |  9|   0|    9|          0|
    |one_V_reg_178                                      |  9|   0|    9|          0|
    |sub3_reg_183                                       |  4|   0|    4|          0|
    |sub5_reg_188                                       |  4|   0|    4|          0|
    |trunc_ln1540_reg_173                               |  9|   0|    9|          0|
    +---------------------------------------------------+---+----+-----+-----------+
    |Total                                              | 39|   0|   39|          0|
    +---------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|    fft_stages|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|    fft_stages|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|    fft_stages|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|    fft_stages|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|    fft_stages|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|    fft_stages|  return value|
|X_R_0_address0    |  out|    8|   ap_memory|         X_R_0|         array|
|X_R_0_ce0         |  out|    1|   ap_memory|         X_R_0|         array|
|X_R_0_q0          |   in|   32|   ap_memory|         X_R_0|         array|
|X_R_0_address1    |  out|    8|   ap_memory|         X_R_0|         array|
|X_R_0_ce1         |  out|    1|   ap_memory|         X_R_0|         array|
|X_R_0_q1          |   in|   32|   ap_memory|         X_R_0|         array|
|X_R_1_address0    |  out|    8|   ap_memory|         X_R_1|         array|
|X_R_1_ce0         |  out|    1|   ap_memory|         X_R_1|         array|
|X_R_1_q0          |   in|   32|   ap_memory|         X_R_1|         array|
|X_R_1_address1    |  out|    8|   ap_memory|         X_R_1|         array|
|X_R_1_ce1         |  out|    1|   ap_memory|         X_R_1|         array|
|X_R_1_q1          |   in|   32|   ap_memory|         X_R_1|         array|
|X_R_2_address0    |  out|    8|   ap_memory|         X_R_2|         array|
|X_R_2_ce0         |  out|    1|   ap_memory|         X_R_2|         array|
|X_R_2_q0          |   in|   32|   ap_memory|         X_R_2|         array|
|X_R_2_address1    |  out|    8|   ap_memory|         X_R_2|         array|
|X_R_2_ce1         |  out|    1|   ap_memory|         X_R_2|         array|
|X_R_2_q1          |   in|   32|   ap_memory|         X_R_2|         array|
|X_R_3_address0    |  out|    8|   ap_memory|         X_R_3|         array|
|X_R_3_ce0         |  out|    1|   ap_memory|         X_R_3|         array|
|X_R_3_q0          |   in|   32|   ap_memory|         X_R_3|         array|
|X_R_3_address1    |  out|    8|   ap_memory|         X_R_3|         array|
|X_R_3_ce1         |  out|    1|   ap_memory|         X_R_3|         array|
|X_R_3_q1          |   in|   32|   ap_memory|         X_R_3|         array|
|X_I_0_address0    |  out|    8|   ap_memory|         X_I_0|         array|
|X_I_0_ce0         |  out|    1|   ap_memory|         X_I_0|         array|
|X_I_0_q0          |   in|   32|   ap_memory|         X_I_0|         array|
|X_I_0_address1    |  out|    8|   ap_memory|         X_I_0|         array|
|X_I_0_ce1         |  out|    1|   ap_memory|         X_I_0|         array|
|X_I_0_q1          |   in|   32|   ap_memory|         X_I_0|         array|
|X_I_1_address0    |  out|    8|   ap_memory|         X_I_1|         array|
|X_I_1_ce0         |  out|    1|   ap_memory|         X_I_1|         array|
|X_I_1_q0          |   in|   32|   ap_memory|         X_I_1|         array|
|X_I_1_address1    |  out|    8|   ap_memory|         X_I_1|         array|
|X_I_1_ce1         |  out|    1|   ap_memory|         X_I_1|         array|
|X_I_1_q1          |   in|   32|   ap_memory|         X_I_1|         array|
|X_I_2_address0    |  out|    8|   ap_memory|         X_I_2|         array|
|X_I_2_ce0         |  out|    1|   ap_memory|         X_I_2|         array|
|X_I_2_q0          |   in|   32|   ap_memory|         X_I_2|         array|
|X_I_2_address1    |  out|    8|   ap_memory|         X_I_2|         array|
|X_I_2_ce1         |  out|    1|   ap_memory|         X_I_2|         array|
|X_I_2_q1          |   in|   32|   ap_memory|         X_I_2|         array|
|X_I_3_address0    |  out|    8|   ap_memory|         X_I_3|         array|
|X_I_3_ce0         |  out|    1|   ap_memory|         X_I_3|         array|
|X_I_3_q0          |   in|   32|   ap_memory|         X_I_3|         array|
|X_I_3_address1    |  out|    8|   ap_memory|         X_I_3|         array|
|X_I_3_ce1         |  out|    1|   ap_memory|         X_I_3|         array|
|X_I_3_q1          |   in|   32|   ap_memory|         X_I_3|         array|
|stage             |   in|    4|     ap_none|         stage|        scalar|
|OUT_R_0_address0  |  out|    8|   ap_memory|       OUT_R_0|         array|
|OUT_R_0_ce0       |  out|    1|   ap_memory|       OUT_R_0|         array|
|OUT_R_0_we0       |  out|    1|   ap_memory|       OUT_R_0|         array|
|OUT_R_0_d0        |  out|   32|   ap_memory|       OUT_R_0|         array|
|OUT_R_0_address1  |  out|    8|   ap_memory|       OUT_R_0|         array|
|OUT_R_0_ce1       |  out|    1|   ap_memory|       OUT_R_0|         array|
|OUT_R_0_we1       |  out|    1|   ap_memory|       OUT_R_0|         array|
|OUT_R_0_d1        |  out|   32|   ap_memory|       OUT_R_0|         array|
|OUT_R_1_address0  |  out|    8|   ap_memory|       OUT_R_1|         array|
|OUT_R_1_ce0       |  out|    1|   ap_memory|       OUT_R_1|         array|
|OUT_R_1_we0       |  out|    1|   ap_memory|       OUT_R_1|         array|
|OUT_R_1_d0        |  out|   32|   ap_memory|       OUT_R_1|         array|
|OUT_R_1_address1  |  out|    8|   ap_memory|       OUT_R_1|         array|
|OUT_R_1_ce1       |  out|    1|   ap_memory|       OUT_R_1|         array|
|OUT_R_1_we1       |  out|    1|   ap_memory|       OUT_R_1|         array|
|OUT_R_1_d1        |  out|   32|   ap_memory|       OUT_R_1|         array|
|OUT_R_2_address0  |  out|    8|   ap_memory|       OUT_R_2|         array|
|OUT_R_2_ce0       |  out|    1|   ap_memory|       OUT_R_2|         array|
|OUT_R_2_we0       |  out|    1|   ap_memory|       OUT_R_2|         array|
|OUT_R_2_d0        |  out|   32|   ap_memory|       OUT_R_2|         array|
|OUT_R_2_address1  |  out|    8|   ap_memory|       OUT_R_2|         array|
|OUT_R_2_ce1       |  out|    1|   ap_memory|       OUT_R_2|         array|
|OUT_R_2_we1       |  out|    1|   ap_memory|       OUT_R_2|         array|
|OUT_R_2_d1        |  out|   32|   ap_memory|       OUT_R_2|         array|
|OUT_R_3_address0  |  out|    8|   ap_memory|       OUT_R_3|         array|
|OUT_R_3_ce0       |  out|    1|   ap_memory|       OUT_R_3|         array|
|OUT_R_3_we0       |  out|    1|   ap_memory|       OUT_R_3|         array|
|OUT_R_3_d0        |  out|   32|   ap_memory|       OUT_R_3|         array|
|OUT_R_3_address1  |  out|    8|   ap_memory|       OUT_R_3|         array|
|OUT_R_3_ce1       |  out|    1|   ap_memory|       OUT_R_3|         array|
|OUT_R_3_we1       |  out|    1|   ap_memory|       OUT_R_3|         array|
|OUT_R_3_d1        |  out|   32|   ap_memory|       OUT_R_3|         array|
|OUT_I_0_address0  |  out|    8|   ap_memory|       OUT_I_0|         array|
|OUT_I_0_ce0       |  out|    1|   ap_memory|       OUT_I_0|         array|
|OUT_I_0_we0       |  out|    1|   ap_memory|       OUT_I_0|         array|
|OUT_I_0_d0        |  out|   32|   ap_memory|       OUT_I_0|         array|
|OUT_I_0_address1  |  out|    8|   ap_memory|       OUT_I_0|         array|
|OUT_I_0_ce1       |  out|    1|   ap_memory|       OUT_I_0|         array|
|OUT_I_0_we1       |  out|    1|   ap_memory|       OUT_I_0|         array|
|OUT_I_0_d1        |  out|   32|   ap_memory|       OUT_I_0|         array|
|OUT_I_1_address0  |  out|    8|   ap_memory|       OUT_I_1|         array|
|OUT_I_1_ce0       |  out|    1|   ap_memory|       OUT_I_1|         array|
|OUT_I_1_we0       |  out|    1|   ap_memory|       OUT_I_1|         array|
|OUT_I_1_d0        |  out|   32|   ap_memory|       OUT_I_1|         array|
|OUT_I_1_address1  |  out|    8|   ap_memory|       OUT_I_1|         array|
|OUT_I_1_ce1       |  out|    1|   ap_memory|       OUT_I_1|         array|
|OUT_I_1_we1       |  out|    1|   ap_memory|       OUT_I_1|         array|
|OUT_I_1_d1        |  out|   32|   ap_memory|       OUT_I_1|         array|
|OUT_I_2_address0  |  out|    8|   ap_memory|       OUT_I_2|         array|
|OUT_I_2_ce0       |  out|    1|   ap_memory|       OUT_I_2|         array|
|OUT_I_2_we0       |  out|    1|   ap_memory|       OUT_I_2|         array|
|OUT_I_2_d0        |  out|   32|   ap_memory|       OUT_I_2|         array|
|OUT_I_2_address1  |  out|    8|   ap_memory|       OUT_I_2|         array|
|OUT_I_2_ce1       |  out|    1|   ap_memory|       OUT_I_2|         array|
|OUT_I_2_we1       |  out|    1|   ap_memory|       OUT_I_2|         array|
|OUT_I_2_d1        |  out|   32|   ap_memory|       OUT_I_2|         array|
|OUT_I_3_address0  |  out|    8|   ap_memory|       OUT_I_3|         array|
|OUT_I_3_ce0       |  out|    1|   ap_memory|       OUT_I_3|         array|
|OUT_I_3_we0       |  out|    1|   ap_memory|       OUT_I_3|         array|
|OUT_I_3_d0        |  out|   32|   ap_memory|       OUT_I_3|         array|
|OUT_I_3_address1  |  out|    8|   ap_memory|       OUT_I_3|         array|
|OUT_I_3_ce1       |  out|    1|   ap_memory|       OUT_I_3|         array|
|OUT_I_3_we1       |  out|    1|   ap_memory|       OUT_I_3|         array|
|OUT_I_3_d1        |  out|   32|   ap_memory|       OUT_I_3|         array|
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.46>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%stage_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %stage"   --->   Operation 4 'read' 'stage_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%stage_cast1 = zext i4 %stage_read"   --->   Operation 5 'zext' 'stage_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%stage_cast = zext i4 %stage_read"   --->   Operation 6 'zext' 'stage_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (2.39ns)   --->   "%DFTpts = shl i10 1, i10 %stage_cast" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:161]   --->   Operation 7 'shl' 'DFTpts' <Predicate = true> <Delay = 2.39> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%numBF = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %DFTpts, i32 1, i32 9" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:162]   --->   Operation 8 'partselect' 'numBF' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (3.46ns)   --->   "%ec_V = lshr i11 1024, i11 %stage_cast1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:164]   --->   Operation 9 'lshr' 'ec_V' <Predicate = true> <Delay = 3.46> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln1540 = trunc i11 %ec_V"   --->   Operation 10 'trunc' 'trunc_ln1540' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.23>
ST_2 : Operation 11 [1/1] (1.82ns)   --->   "%one_V = add i9 %numBF, i9 511" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:163]   --->   Operation 11 'add' 'one_V' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (1.73ns)   --->   "%sub3 = add i4 %stage_read, i4 15"   --->   Operation 12 'add' 'sub3' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (1.73ns)   --->   "%sub5 = add i4 %stage_read, i4 14"   --->   Operation 13 'add' 'sub5' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [2/2] (5.41ns)   --->   "%call_ln163 = call void @fft_stages_Pipeline_DFTpts, i9 %one_V, i9 %numBF, i32 %OUT_I_0, i32 %OUT_R_0, i32 %OUT_R_1, i32 %OUT_R_2, i32 %OUT_R_3, i4 %sub3, i4 %sub5, i9 %trunc_ln1540, i32 %X_R_0, i32 %X_R_1, i32 %X_R_2, i32 %X_R_3, i32 %X_I_0, i32 %X_I_1, i32 %X_I_2, i32 %X_I_3, i32 %OUT_I_1, i32 %OUT_I_2, i32 %OUT_I_3, i32 %W_real, i32 %W_imag" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:163]   --->   Operation 14 'call' 'call_ln163' <Predicate = true> <Delay = 5.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln163 = call void @fft_stages_Pipeline_DFTpts, i9 %one_V, i9 %numBF, i32 %OUT_I_0, i32 %OUT_R_0, i32 %OUT_R_1, i32 %OUT_R_2, i32 %OUT_R_3, i4 %sub3, i4 %sub5, i9 %trunc_ln1540, i32 %X_R_0, i32 %X_R_1, i32 %X_R_2, i32 %X_R_3, i32 %X_I_0, i32 %X_I_1, i32 %X_I_2, i32 %X_I_3, i32 %OUT_I_1, i32 %OUT_I_2, i32 %OUT_I_3, i32 %W_real, i32 %W_imag" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:163]   --->   Operation 15 'call' 'call_ln163' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%ret_ln188 = ret" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:188]   --->   Operation 16 'ret' 'ret_ln188' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X_R_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_R_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_R_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_R_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_I_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_I_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_I_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_I_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ stage]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ OUT_R_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_R_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_R_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_R_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_I_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_I_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_I_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_I_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ W_real]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_imag]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stage_read   (read      ) [ 0010]
stage_cast1  (zext      ) [ 0000]
stage_cast   (zext      ) [ 0000]
DFTpts       (shl       ) [ 0000]
numBF        (partselect) [ 0011]
ec_V         (lshr      ) [ 0000]
trunc_ln1540 (trunc     ) [ 0011]
one_V        (add       ) [ 0001]
sub3         (add       ) [ 0001]
sub5         (add       ) [ 0001]
call_ln163   (call      ) [ 0000]
ret_ln188    (ret       ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_R_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_R_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="X_R_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="X_R_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="X_I_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="X_I_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="X_I_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="X_I_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="stage">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="OUT_R_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="OUT_R_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="OUT_R_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="OUT_R_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R_3"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="OUT_I_0">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="OUT_I_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="OUT_I_2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="OUT_I_3">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I_3"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="W_real">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="W_imag">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_stages_Pipeline_DFTpts"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="stage_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="4" slack="0"/>
<pin id="60" dir="0" index="1" bw="4" slack="0"/>
<pin id="61" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_fft_stages_Pipeline_DFTpts_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="9" slack="0"/>
<pin id="67" dir="0" index="2" bw="9" slack="1"/>
<pin id="68" dir="0" index="3" bw="32" slack="0"/>
<pin id="69" dir="0" index="4" bw="32" slack="0"/>
<pin id="70" dir="0" index="5" bw="32" slack="0"/>
<pin id="71" dir="0" index="6" bw="32" slack="0"/>
<pin id="72" dir="0" index="7" bw="32" slack="0"/>
<pin id="73" dir="0" index="8" bw="4" slack="0"/>
<pin id="74" dir="0" index="9" bw="4" slack="0"/>
<pin id="75" dir="0" index="10" bw="9" slack="1"/>
<pin id="76" dir="0" index="11" bw="32" slack="0"/>
<pin id="77" dir="0" index="12" bw="32" slack="0"/>
<pin id="78" dir="0" index="13" bw="32" slack="0"/>
<pin id="79" dir="0" index="14" bw="32" slack="0"/>
<pin id="80" dir="0" index="15" bw="32" slack="0"/>
<pin id="81" dir="0" index="16" bw="32" slack="0"/>
<pin id="82" dir="0" index="17" bw="32" slack="0"/>
<pin id="83" dir="0" index="18" bw="32" slack="0"/>
<pin id="84" dir="0" index="19" bw="32" slack="0"/>
<pin id="85" dir="0" index="20" bw="32" slack="0"/>
<pin id="86" dir="0" index="21" bw="32" slack="0"/>
<pin id="87" dir="0" index="22" bw="32" slack="0"/>
<pin id="88" dir="0" index="23" bw="32" slack="0"/>
<pin id="89" dir="1" index="24" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln163/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="stage_cast1_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="4" slack="0"/>
<pin id="111" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="stage_cast1/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="stage_cast_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="4" slack="0"/>
<pin id="115" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="stage_cast/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="DFTpts_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="4" slack="0"/>
<pin id="120" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="DFTpts/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="numBF_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="9" slack="0"/>
<pin id="125" dir="0" index="1" bw="10" slack="0"/>
<pin id="126" dir="0" index="2" bw="1" slack="0"/>
<pin id="127" dir="0" index="3" bw="5" slack="0"/>
<pin id="128" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="numBF/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="ec_V_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="11" slack="0"/>
<pin id="135" dir="0" index="1" bw="4" slack="0"/>
<pin id="136" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="ec_V/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="trunc_ln1540_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="11" slack="0"/>
<pin id="141" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1540/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="one_V_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="9" slack="1"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="one_V/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="sub3_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="4" slack="1"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub3/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="sub5_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="4" slack="1"/>
<pin id="157" dir="0" index="1" bw="2" slack="0"/>
<pin id="158" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub5/2 "/>
</bind>
</comp>

<comp id="161" class="1005" name="stage_read_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="4" slack="1"/>
<pin id="163" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="stage_read "/>
</bind>
</comp>

<comp id="167" class="1005" name="numBF_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="9" slack="1"/>
<pin id="169" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="numBF "/>
</bind>
</comp>

<comp id="173" class="1005" name="trunc_ln1540_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="9" slack="1"/>
<pin id="175" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1540 "/>
</bind>
</comp>

<comp id="178" class="1005" name="one_V_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="9" slack="1"/>
<pin id="180" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="one_V "/>
</bind>
</comp>

<comp id="183" class="1005" name="sub3_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="1"/>
<pin id="185" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="sub3 "/>
</bind>
</comp>

<comp id="188" class="1005" name="sub5_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="1"/>
<pin id="190" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="sub5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="38" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="16" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="90"><net_src comp="56" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="91"><net_src comp="26" pin="0"/><net_sink comp="64" pin=3"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="64" pin=4"/></net>

<net id="93"><net_src comp="20" pin="0"/><net_sink comp="64" pin=5"/></net>

<net id="94"><net_src comp="22" pin="0"/><net_sink comp="64" pin=6"/></net>

<net id="95"><net_src comp="24" pin="0"/><net_sink comp="64" pin=7"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="64" pin=11"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="64" pin=12"/></net>

<net id="98"><net_src comp="4" pin="0"/><net_sink comp="64" pin=13"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="64" pin=14"/></net>

<net id="100"><net_src comp="8" pin="0"/><net_sink comp="64" pin=15"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="64" pin=16"/></net>

<net id="102"><net_src comp="12" pin="0"/><net_sink comp="64" pin=17"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="64" pin=18"/></net>

<net id="104"><net_src comp="28" pin="0"/><net_sink comp="64" pin=19"/></net>

<net id="105"><net_src comp="30" pin="0"/><net_sink comp="64" pin=20"/></net>

<net id="106"><net_src comp="32" pin="0"/><net_sink comp="64" pin=21"/></net>

<net id="107"><net_src comp="34" pin="0"/><net_sink comp="64" pin=22"/></net>

<net id="108"><net_src comp="36" pin="0"/><net_sink comp="64" pin=23"/></net>

<net id="112"><net_src comp="58" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="116"><net_src comp="58" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="121"><net_src comp="40" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="113" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="42" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="117" pin="2"/><net_sink comp="123" pin=1"/></net>

<net id="131"><net_src comp="44" pin="0"/><net_sink comp="123" pin=2"/></net>

<net id="132"><net_src comp="46" pin="0"/><net_sink comp="123" pin=3"/></net>

<net id="137"><net_src comp="48" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="109" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="142"><net_src comp="133" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="50" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="148"><net_src comp="143" pin="2"/><net_sink comp="64" pin=1"/></net>

<net id="153"><net_src comp="52" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="154"><net_src comp="149" pin="2"/><net_sink comp="64" pin=8"/></net>

<net id="159"><net_src comp="54" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="160"><net_src comp="155" pin="2"/><net_sink comp="64" pin=9"/></net>

<net id="164"><net_src comp="58" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="166"><net_src comp="161" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="170"><net_src comp="123" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="172"><net_src comp="167" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="176"><net_src comp="139" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="64" pin=10"/></net>

<net id="181"><net_src comp="143" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="186"><net_src comp="149" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="64" pin=8"/></net>

<net id="191"><net_src comp="155" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="64" pin=9"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUT_R_0 | {2 3 }
	Port: OUT_R_1 | {2 3 }
	Port: OUT_R_2 | {2 3 }
	Port: OUT_R_3 | {2 3 }
	Port: OUT_I_0 | {2 3 }
	Port: OUT_I_1 | {2 3 }
	Port: OUT_I_2 | {2 3 }
	Port: OUT_I_3 | {2 3 }
	Port: W_real | {}
	Port: W_imag | {}
 - Input state : 
	Port: fft_stages : X_R_0 | {2 3 }
	Port: fft_stages : X_R_1 | {2 3 }
	Port: fft_stages : X_R_2 | {2 3 }
	Port: fft_stages : X_R_3 | {2 3 }
	Port: fft_stages : X_I_0 | {2 3 }
	Port: fft_stages : X_I_1 | {2 3 }
	Port: fft_stages : X_I_2 | {2 3 }
	Port: fft_stages : X_I_3 | {2 3 }
	Port: fft_stages : stage | {1 }
	Port: fft_stages : W_real | {2 3 }
	Port: fft_stages : W_imag | {2 3 }
  - Chain level:
	State 1
		DFTpts : 1
		numBF : 2
		ec_V : 1
		trunc_ln1540 : 2
	State 2
		call_ln163 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|---------|
| Operation|            Functional Unit           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|---------|
|   call   | grp_fft_stages_Pipeline_DFTpts_fu_64 |    24   |  28.584 |   2765  |   4110  |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |             one_V_fu_143             |    0    |    0    |    0    |    14   |
|    add   |              sub3_fu_149             |    0    |    0    |    0    |    13   |
|          |              sub5_fu_155             |    0    |    0    |    0    |    13   |
|----------|--------------------------------------|---------|---------|---------|---------|
|   lshr   |              ec_V_fu_133             |    0    |    0    |    0    |    24   |
|----------|--------------------------------------|---------|---------|---------|---------|
|    shl   |             DFTpts_fu_117            |    0    |    0    |    0    |    9    |
|----------|--------------------------------------|---------|---------|---------|---------|
|   read   |         stage_read_read_fu_58        |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|   zext   |          stage_cast1_fu_109          |    0    |    0    |    0    |    0    |
|          |           stage_cast_fu_113          |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|partselect|             numBF_fu_123             |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|   trunc  |          trunc_ln1540_fu_139         |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|   Total  |                                      |    24   |  28.584 |   2765  |   4183  |
|----------|--------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|    numBF_reg_167   |    9   |
|    one_V_reg_178   |    9   |
| stage_read_reg_161 |    4   |
|    sub3_reg_183    |    4   |
|    sub5_reg_188    |    4   |
|trunc_ln1540_reg_173|    9   |
+--------------------+--------+
|        Total       |   39   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------|------|------|------|--------||---------||---------|
|                 Comp                 |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------|------|------|------|--------||---------||---------|
| grp_fft_stages_Pipeline_DFTpts_fu_64 |  p1  |   2  |   9  |   18   ||    9    |
| grp_fft_stages_Pipeline_DFTpts_fu_64 |  p8  |   2  |   4  |    8   ||    9    |
| grp_fft_stages_Pipeline_DFTpts_fu_64 |  p9  |   2  |   4  |    8   ||    9    |
|--------------------------------------|------|------|------|--------||---------||---------|
|                 Total                |      |      |      |   34   ||  4.764  ||    27   |
|--------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   24   |   28   |  2765  |  4183  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   39   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   24   |   33   |  2804  |  4210  |
+-----------+--------+--------+--------+--------+
