// For Unicorn Engine. AUTO-GENERATED FILE, DO NOT EDIT [mips_const.rs]

// MIPS registers

pub const MIPS_REG_INVALID: i32 = 0;

// General purpose registers
pub const MIPS_REG_PC: i32 = 1;
pub const MIPS_REG_0: i32 = 2;
pub const MIPS_REG_1: i32 = 3;
pub const MIPS_REG_2: i32 = 4;
pub const MIPS_REG_3: i32 = 5;
pub const MIPS_REG_4: i32 = 6;
pub const MIPS_REG_5: i32 = 7;
pub const MIPS_REG_6: i32 = 8;
pub const MIPS_REG_7: i32 = 9;
pub const MIPS_REG_8: i32 = 10;
pub const MIPS_REG_9: i32 = 11;
pub const MIPS_REG_10: i32 = 12;
pub const MIPS_REG_11: i32 = 13;
pub const MIPS_REG_12: i32 = 14;
pub const MIPS_REG_13: i32 = 15;
pub const MIPS_REG_14: i32 = 16;
pub const MIPS_REG_15: i32 = 17;
pub const MIPS_REG_16: i32 = 18;
pub const MIPS_REG_17: i32 = 19;
pub const MIPS_REG_18: i32 = 20;
pub const MIPS_REG_19: i32 = 21;
pub const MIPS_REG_20: i32 = 22;
pub const MIPS_REG_21: i32 = 23;
pub const MIPS_REG_22: i32 = 24;
pub const MIPS_REG_23: i32 = 25;
pub const MIPS_REG_24: i32 = 26;
pub const MIPS_REG_25: i32 = 27;
pub const MIPS_REG_26: i32 = 28;
pub const MIPS_REG_27: i32 = 29;
pub const MIPS_REG_28: i32 = 30;
pub const MIPS_REG_29: i32 = 31;
pub const MIPS_REG_30: i32 = 32;
pub const MIPS_REG_31: i32 = 33;

// DSP registers
pub const MIPS_REG_DSPCCOND: i32 = 34;
pub const MIPS_REG_DSPCARRY: i32 = 35;
pub const MIPS_REG_DSPEFI: i32 = 36;
pub const MIPS_REG_DSPOUTFLAG: i32 = 37;
pub const MIPS_REG_DSPOUTFLAG16_19: i32 = 38;
pub const MIPS_REG_DSPOUTFLAG20: i32 = 39;
pub const MIPS_REG_DSPOUTFLAG21: i32 = 40;
pub const MIPS_REG_DSPOUTFLAG22: i32 = 41;
pub const MIPS_REG_DSPOUTFLAG23: i32 = 42;
pub const MIPS_REG_DSPPOS: i32 = 43;
pub const MIPS_REG_DSPSCOUNT: i32 = 44;

// ACC registers
pub const MIPS_REG_AC0: i32 = 45;
pub const MIPS_REG_AC1: i32 = 46;
pub const MIPS_REG_AC2: i32 = 47;
pub const MIPS_REG_AC3: i32 = 48;

// COP registers
pub const MIPS_REG_CC0: i32 = 49;
pub const MIPS_REG_CC1: i32 = 50;
pub const MIPS_REG_CC2: i32 = 51;
pub const MIPS_REG_CC3: i32 = 52;
pub const MIPS_REG_CC4: i32 = 53;
pub const MIPS_REG_CC5: i32 = 54;
pub const MIPS_REG_CC6: i32 = 55;
pub const MIPS_REG_CC7: i32 = 56;

// FPU registers
pub const MIPS_REG_F0: i32 = 57;
pub const MIPS_REG_F1: i32 = 58;
pub const MIPS_REG_F2: i32 = 59;
pub const MIPS_REG_F3: i32 = 60;
pub const MIPS_REG_F4: i32 = 61;
pub const MIPS_REG_F5: i32 = 62;
pub const MIPS_REG_F6: i32 = 63;
pub const MIPS_REG_F7: i32 = 64;
pub const MIPS_REG_F8: i32 = 65;
pub const MIPS_REG_F9: i32 = 66;
pub const MIPS_REG_F10: i32 = 67;
pub const MIPS_REG_F11: i32 = 68;
pub const MIPS_REG_F12: i32 = 69;
pub const MIPS_REG_F13: i32 = 70;
pub const MIPS_REG_F14: i32 = 71;
pub const MIPS_REG_F15: i32 = 72;
pub const MIPS_REG_F16: i32 = 73;
pub const MIPS_REG_F17: i32 = 74;
pub const MIPS_REG_F18: i32 = 75;
pub const MIPS_REG_F19: i32 = 76;
pub const MIPS_REG_F20: i32 = 77;
pub const MIPS_REG_F21: i32 = 78;
pub const MIPS_REG_F22: i32 = 79;
pub const MIPS_REG_F23: i32 = 80;
pub const MIPS_REG_F24: i32 = 81;
pub const MIPS_REG_F25: i32 = 82;
pub const MIPS_REG_F26: i32 = 83;
pub const MIPS_REG_F27: i32 = 84;
pub const MIPS_REG_F28: i32 = 85;
pub const MIPS_REG_F29: i32 = 86;
pub const MIPS_REG_F30: i32 = 87;
pub const MIPS_REG_F31: i32 = 88;
pub const MIPS_REG_FCC0: i32 = 89;
pub const MIPS_REG_FCC1: i32 = 90;
pub const MIPS_REG_FCC2: i32 = 91;
pub const MIPS_REG_FCC3: i32 = 92;
pub const MIPS_REG_FCC4: i32 = 93;
pub const MIPS_REG_FCC5: i32 = 94;
pub const MIPS_REG_FCC6: i32 = 95;
pub const MIPS_REG_FCC7: i32 = 96;

// AFPR128
pub const MIPS_REG_W0: i32 = 97;
pub const MIPS_REG_W1: i32 = 98;
pub const MIPS_REG_W2: i32 = 99;
pub const MIPS_REG_W3: i32 = 100;
pub const MIPS_REG_W4: i32 = 101;
pub const MIPS_REG_W5: i32 = 102;
pub const MIPS_REG_W6: i32 = 103;
pub const MIPS_REG_W7: i32 = 104;
pub const MIPS_REG_W8: i32 = 105;
pub const MIPS_REG_W9: i32 = 106;
pub const MIPS_REG_W10: i32 = 107;
pub const MIPS_REG_W11: i32 = 108;
pub const MIPS_REG_W12: i32 = 109;
pub const MIPS_REG_W13: i32 = 110;
pub const MIPS_REG_W14: i32 = 111;
pub const MIPS_REG_W15: i32 = 112;
pub const MIPS_REG_W16: i32 = 113;
pub const MIPS_REG_W17: i32 = 114;
pub const MIPS_REG_W18: i32 = 115;
pub const MIPS_REG_W19: i32 = 116;
pub const MIPS_REG_W20: i32 = 117;
pub const MIPS_REG_W21: i32 = 118;
pub const MIPS_REG_W22: i32 = 119;
pub const MIPS_REG_W23: i32 = 120;
pub const MIPS_REG_W24: i32 = 121;
pub const MIPS_REG_W25: i32 = 122;
pub const MIPS_REG_W26: i32 = 123;
pub const MIPS_REG_W27: i32 = 124;
pub const MIPS_REG_W28: i32 = 125;
pub const MIPS_REG_W29: i32 = 126;
pub const MIPS_REG_W30: i32 = 127;
pub const MIPS_REG_W31: i32 = 128;
pub const MIPS_REG_HI: i32 = 129;
pub const MIPS_REG_LO: i32 = 130;
pub const MIPS_REG_P0: i32 = 131;
pub const MIPS_REG_P1: i32 = 132;
pub const MIPS_REG_P2: i32 = 133;
pub const MIPS_REG_MPL0: i32 = 134;
pub const MIPS_REG_MPL1: i32 = 135;
pub const MIPS_REG_MPL2: i32 = 136;
pub const MIPS_REG_ENDING: i32 = 137;
pub const MIPS_REG_ZERO: i32 = 2;
pub const MIPS_REG_AT: i32 = 3;
pub const MIPS_REG_V0: i32 = 4;
pub const MIPS_REG_V1: i32 = 5;
pub const MIPS_REG_A0: i32 = 6;
pub const MIPS_REG_A1: i32 = 7;
pub const MIPS_REG_A2: i32 = 8;
pub const MIPS_REG_A3: i32 = 9;
pub const MIPS_REG_T0: i32 = 10;
pub const MIPS_REG_T1: i32 = 11;
pub const MIPS_REG_T2: i32 = 12;
pub const MIPS_REG_T3: i32 = 13;
pub const MIPS_REG_T4: i32 = 14;
pub const MIPS_REG_T5: i32 = 15;
pub const MIPS_REG_T6: i32 = 16;
pub const MIPS_REG_T7: i32 = 17;
pub const MIPS_REG_S0: i32 = 18;
pub const MIPS_REG_S1: i32 = 19;
pub const MIPS_REG_S2: i32 = 20;
pub const MIPS_REG_S3: i32 = 21;
pub const MIPS_REG_S4: i32 = 22;
pub const MIPS_REG_S5: i32 = 23;
pub const MIPS_REG_S6: i32 = 24;
pub const MIPS_REG_S7: i32 = 25;
pub const MIPS_REG_T8: i32 = 26;
pub const MIPS_REG_T9: i32 = 27;
pub const MIPS_REG_K0: i32 = 28;
pub const MIPS_REG_K1: i32 = 29;
pub const MIPS_REG_GP: i32 = 30;
pub const MIPS_REG_SP: i32 = 31;
pub const MIPS_REG_FP: i32 = 32;
pub const MIPS_REG_S8: i32 = 32;
pub const MIPS_REG_RA: i32 = 33;
pub const MIPS_REG_HI0: i32 = 45;
pub const MIPS_REG_HI1: i32 = 46;
pub const MIPS_REG_HI2: i32 = 47;
pub const MIPS_REG_HI3: i32 = 48;
pub const MIPS_REG_LO0: i32 = 45;
pub const MIPS_REG_LO1: i32 = 46;
pub const MIPS_REG_LO2: i32 = 47;
pub const MIPS_REG_LO3: i32 = 48;
