<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MovingAverageFilter.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CLAAdder15Bits_tb_isim_par.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CLAAdder15Bits_tb_stx_par.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CarrySaveAdder_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CarrySaveAdder_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="InputReg_tb_isim_beh.exe"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="InputReg_tb_isim_par.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="InputReg_tb_isim_par.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="InputReg_tb_par.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="InputReg_tb_stx_par.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="OperandAdder_tb_isim_beh.exe"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="OperandAdder_tb_isim_par.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="OperandAdder_tb_stx_par.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="movingaverage.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="movingaverage.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="movingaverage.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="movingaverage.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="movingaverage.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="movingaverage.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="movingaverage.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="movingaverage.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="movingaverage.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="movingaverage.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="movingaverage.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="movingaverage.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="movingaverage.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="movingaverage.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="movingaverage.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="movingaverage.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="movingaverage.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="movingaverage.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="movingaverage.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="movingaverage_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="movingaverage_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="movingaverage_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="movingaverage_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="movingaverage_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="movingaverage_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="movingaverage_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="movingaverage_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="movingaverage_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="movingaverage_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="movingaverage_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="movingaverage_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="movingaverage_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="movingaverage_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="movingaverage_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="movingaverage_tb_isim_beh.wdb"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="movingaverage_tb_isim_par.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="movingaverage_tb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="movingaverage_tb_stx_par.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="movingaverage_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="movingaverage_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="movingaverage_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/par/movingaverage_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/par/movingaverage_timesim.sdf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/par/movingaverage_timesim.vhd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1481702848" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1481702848">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481752878" xil_pn:in_ck="8803242207525922907" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1481752878">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CLA.vhd"/>
      <outfile xil_pn:name="CLAAdder15Bits.vhd"/>
      <outfile xil_pn:name="CLAAdder15Bits_tb.vhd"/>
      <outfile xil_pn:name="CarrySaveAdder.vhd"/>
      <outfile xil_pn:name="CarrySaveAdder_tb.vhd"/>
      <outfile xil_pn:name="Counter4to2.vhd"/>
      <outfile xil_pn:name="FullAdder.vhd"/>
      <outfile xil_pn:name="InputReg.vhd"/>
      <outfile xil_pn:name="InputReg_tb.vhd"/>
      <outfile xil_pn:name="OperandAdder.vhd"/>
      <outfile xil_pn:name="OperandAdder_tb.vhd"/>
      <outfile xil_pn:name="Reg11bits.vhd"/>
      <outfile xil_pn:name="movingaverage.vhd"/>
      <outfile xil_pn:name="movingaverage_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1481753220" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1273503632441677866" xil_pn:start_ts="1481753220">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481753220" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6900487551777943720" xil_pn:start_ts="1481753220">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480722966" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5642338971876391063" xil_pn:start_ts="1480722966">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481752878" xil_pn:in_ck="8803242207525922907" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1481752878">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CLA.vhd"/>
      <outfile xil_pn:name="CLAAdder15Bits.vhd"/>
      <outfile xil_pn:name="CLAAdder15Bits_tb.vhd"/>
      <outfile xil_pn:name="CarrySaveAdder.vhd"/>
      <outfile xil_pn:name="CarrySaveAdder_tb.vhd"/>
      <outfile xil_pn:name="Counter4to2.vhd"/>
      <outfile xil_pn:name="FullAdder.vhd"/>
      <outfile xil_pn:name="InputReg.vhd"/>
      <outfile xil_pn:name="InputReg_tb.vhd"/>
      <outfile xil_pn:name="OperandAdder.vhd"/>
      <outfile xil_pn:name="OperandAdder_tb.vhd"/>
      <outfile xil_pn:name="Reg11bits.vhd"/>
      <outfile xil_pn:name="movingaverage.vhd"/>
      <outfile xil_pn:name="movingaverage_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1481753223" xil_pn:in_ck="8803242207525922907" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4571712173263653198" xil_pn:start_ts="1481753220">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="movingaverage_tb_beh.prj"/>
      <outfile xil_pn:name="movingaverage_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1481753223" xil_pn:in_ck="-1461260419441246206" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4833115449241639579" xil_pn:start_ts="1481753223">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="movingaverage_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1480722605" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8294884151904551344" xil_pn:start_ts="1480722605">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480722605" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5642338971876391063" xil_pn:start_ts="1480722605">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480722605" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1480722605">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480722605" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8392408623731387826" xil_pn:start_ts="1480722605">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480722605" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1480722605">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480722605" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1763389787998010015" xil_pn:start_ts="1480722605">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481753351" xil_pn:in_ck="314785932764269960" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-458379130652285452" xil_pn:start_ts="1481753335">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="movingaverage.lso"/>
      <outfile xil_pn:name="movingaverage.ngc"/>
      <outfile xil_pn:name="movingaverage.ngr"/>
      <outfile xil_pn:name="movingaverage.prj"/>
      <outfile xil_pn:name="movingaverage.stx"/>
      <outfile xil_pn:name="movingaverage.syr"/>
      <outfile xil_pn:name="movingaverage.xst"/>
      <outfile xil_pn:name="movingaverage_tb_beh.prj"/>
      <outfile xil_pn:name="movingaverage_tb_stx_beh.prj"/>
      <outfile xil_pn:name="movingaverage_tb_stx_par.prj"/>
      <outfile xil_pn:name="movingaverage_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1481701580" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5836097931373058365" xil_pn:start_ts="1481701580">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481753356" xil_pn:in_ck="-8074918737577140047" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-738758330422083068" xil_pn:start_ts="1481753351">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="movingaverage.bld"/>
      <outfile xil_pn:name="movingaverage.ngd"/>
      <outfile xil_pn:name="movingaverage_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1481753364" xil_pn:in_ck="-8074918737577140046" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1309755933173654900" xil_pn:start_ts="1481753356">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="movingaverage.pcf"/>
      <outfile xil_pn:name="movingaverage_map.map"/>
      <outfile xil_pn:name="movingaverage_map.mrp"/>
      <outfile xil_pn:name="movingaverage_map.ncd"/>
      <outfile xil_pn:name="movingaverage_map.ngm"/>
      <outfile xil_pn:name="movingaverage_map.xrpt"/>
      <outfile xil_pn:name="movingaverage_summary.xml"/>
      <outfile xil_pn:name="movingaverage_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1481753386" xil_pn:in_ck="5653312559404251339" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1481753364">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="movingaverage.ncd"/>
      <outfile xil_pn:name="movingaverage.pad"/>
      <outfile xil_pn:name="movingaverage.par"/>
      <outfile xil_pn:name="movingaverage.ptwx"/>
      <outfile xil_pn:name="movingaverage.unroutes"/>
      <outfile xil_pn:name="movingaverage.xpi"/>
      <outfile xil_pn:name="movingaverage_pad.csv"/>
      <outfile xil_pn:name="movingaverage_pad.txt"/>
      <outfile xil_pn:name="movingaverage_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1481751976" xil_pn:in_ck="-8074918737577140178" xil_pn:name="TRAN_postParSimModel" xil_pn:prop_ck="-2042014013464027303" xil_pn:start_ts="1481751970">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/par/movingaverage_timesim.nlf"/>
      <outfile xil_pn:name="netgen/par/movingaverage_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/movingaverage_timesim.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1481751976" xil_pn:in_ck="3052007009282766678" xil_pn:name="TRAN_copyPost-ParAbstractToPreSimulation" xil_pn:start_ts="1481751976">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CLAAdder15Bits_tb.vhd"/>
      <outfile xil_pn:name="CarrySaveAdder_tb.vhd"/>
      <outfile xil_pn:name="InputReg_tb.vhd"/>
      <outfile xil_pn:name="OperandAdder_tb.vhd"/>
      <outfile xil_pn:name="movingaverage_tb.vhd"/>
      <outfile xil_pn:name="netgen/par/movingaverage_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/movingaverage_timesim.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1481752747" xil_pn:in_ck="-6097640746448028473" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModelRunFuse" xil_pn:prop_ck="-2851885780854173260" xil_pn:start_ts="1481752744">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="InputReg_tb_isim_par.exe"/>
      <outfile xil_pn:name="InputReg_tb_par.prj"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1481752747" xil_pn:in_ck="-8423519304512512598" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModel" xil_pn:prop_ck="6446929502020460374" xil_pn:start_ts="1481752747">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="InputReg_tb_isim_par.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1481753386" xil_pn:in_ck="-8074918737577140178" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1481753382">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="movingaverage.twr"/>
      <outfile xil_pn:name="movingaverage.twx"/>
    </transform>
  </transforms>

</generated_project>
