<!doctype html>
<html lang="en">
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta name="description" content="A website detailing the open-source fpgaConvNet toolflow.">
    <title>fpgaConvNet</title>
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.2.3/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-rbsA2VBKQhggwzxH7pPCaAqO46MgnOM80zW1RWuH61DGLwZJEdK2Kadq2F9CUG65" crossorigin="anonymous">
    <link rel="preconnect" href="https://fonts.googleapis.com">
    <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
    <!-- <link href="https://fonts.googleapis.com/css2?family=Reem+Kufi:wght@400;500;600;700&display=swap" rel="stylesheet"> -->
    <link href="https://fonts.googleapis.com/css2?family=Lato:ital,wght@0,100;0,300;0,400;0,700;0,900;1,100;1,300;1,400;1,700;1,900&family=Reem+Kufi:wght@400;500;600;700&display=swap" rel="stylesheet">
    <link rel="stylesheet" href="styles.css">
  </head>
  <body>

    <!-- Initial Scripts -->
    <script src="https://d3js.org/d3.v4.min.js"></script>
    <script src="https://unpkg.com/@hpcc-js/wasm@0.3.11/dist/index.min.js"></script>
    <script src="https://unpkg.com/d3-graphviz@3.0.5/build/d3-graphviz.js"></script>
    <script src="https://cdn.jsdelivr.net/npm/chart.js@3.7.1/dist/chart.min.js" integrity="sha256-ErZ09KkZnzjpqcane4SCyyHsKAXMvID9/xwbl/Aq1pc=" crossorigin="anonymous"></script>

    <!-- Navbar -->
    <nav class="navbar navbar-expand-lg fixed-top" id="fpgaconvnet-navbar">
      <div class="container-fluid">
        <a class="navbar-brand" href="#">
          <img src="img/fpgaconvnet-logo.png" height="30" class="d-inline-block align-top" alt="fpgaconvnet logo" loading="lazy">
        </a>
        <button class="navbar-toggler" type="button" data-bs-toggle="collapse" data-bs-target="#navbarSupportedContent2" aria-controls="navbarSupportedContent2" aria-expanded="false" aria-label="Toggle navigation">
          <span class="navbar-toggler-icon"></span>
        </button>
        <div class="collapse navbar-collapse" id="navbarSupportedContent2">
          <ul class="navbar-nav me-auto mb-2 mb-lg-0 justify-content-right">
            <li class="nav-item">
              <a class="nav-link active fpgaconvnet-nav-link" id="fpgaconvnet-nav-link" aria-current="page" href="#">About</a>
            </li>
            <li class="nav-item">
              <a class="nav-link active fpgaconvnet-nav-link" id="fpgaconvnet-nav-link" aria-current="page" href="#fpgaconvnet-tutorial">Tutorial</a>
            </li>
            <li class="nav-item">
              <a class="nav-link active fpgaconvnet-nav-link" id="fpgaconvnet-nav-link" aria-current="page" href="#fpgaconvnet-visualisation">Visualisation</a>
            </li>
            <li class="nav-item">
              <a class="nav-link active fpgaconvnet-nav-link" id="fpgaconvnet-nav-link" aria-current="page" href="#fpgaconvnet-designs">Designs</a>
            </li>
            <li class="nav-item">
              <a class="nav-link active" id="fpgaconvnet-nav-link" aria-current="page" href="#fpgaconvnet-timeline">Research</a>
            </li>
          </ul>
        </div>
      </div>
    </nav>

    <!-- Header section -->
    <div class="container-fluid mt-5 text-center">
      <img class="img-fluid" src="img/fpgaconvnet-logo.png" >
      <div class="row justify-content-md-center">
        <div class="col mt-3 mb-3">
          <h3>Developed by the <a href="https://www.imperial.ac.uk/intelligent-digital-systems/">Intelligent Digital Systems Lab</a> @ Imperial College London</h3>
        </div>
      </div>
    </div>

    <!-- Overview paragraph -->
    <div class="container-fluid">
      <div class="row justify-content-md-center">
        <div class="col col-lg-8">
          <p class="fpgaconvnet-text">
          As machine learning has become a fundamental workload in today's digital systems, there has been increasing demand for highly efficient hardware to run these workloads.
          The work done at the Intelligent Digital Systems Lab at Imperial College London aims to address this demand with fpgaConvNet: a toolflow for designing Convolutional Neural Network (CNN) accelerators for FPGAs with state-of-the-art performance and efficiency.
          FPGA devices have long been considered a highly performant and efficient platform, where a designer can exploit the highly configurable fine-grain building blocks to produce customised hardware.
          However, many current FPGA designs for AI applications do not exploit these features, opting for a monolithic accelerator approach with very little specialisation towards the particular workload.
          With the fpgaConvNet toolflow, accelerator designs are customised to a specific CNN workload, mapping each operation in the CNN model to a dedicated hardware block.
          This leads to a deeply pipelined design with extremely high throughput and ultra low latency.
          The toolflow can be used to accelerate a number of applications, such as the ones listed below.
          </p>
        </div>
      </div>
      <div class="row justify-content-md-center">
        <div class="col col-lg-8">
          <p>
            <ul class="list-group list-group-horizontal-lg">
              <li class="list-group-item"><b>Image Classification</b></li>
              <li class="list-group-item"><b>Object Detection</b></li>
              <li class="list-group-item"><b>Human Action Recognition</b></li>
              <li class="list-group-item"><b>Image Segmentation</b></li>
              <li class="list-group-item"><b>Pose Estimation</b></li>
              <li class="list-group-item"><b>Key Word Spotting</b></li>
              <li class="list-group-item"><b>Anomaly Detection</b></li>
            </ul>
          </p>
        </div>
      </div>
    </div>

    <!-- Framework Components -->
    <div class="container-fluid mt-5 mb-3">

      <div class="row justify-content-md-center mb-3">
        <div class="col col-lg-6">
          <div class="container-fluid">
            <div class="d-inline-block">
              <h3><a href="https://github.com/AlexMontgomerie/fpgaconvnet-model">fpgaconvnet-model</a></h3>
            </div>
            <!-- <div class="d-inline-block ms-4"> -->
            <!--   <button type="button" class="btn btn-dark" href="https://github.com/AlexMontgomerie/fpgaconvnet-model">Code</button> -->
            <!-- </div> -->
          </div>
          <p class="fpgaconvnet-text">
          The fpgaConvNet framework operates on an intermediate representation that describes the hardware of a mapped ML model.
          This component of the framework takes onnx files and creates the fpgaconvnet-ir used to generate hardware.
          Furthermore, the IR can also be used to generate high-level performance and resource models of the hardware.
          This IR is fundamental for rapid design space exploration.
          </p>
        </div>
        <div class="d-flex col col-lg-2 justify-content-center">
          <img src="img/fpgaconvnet-model-diagram.png" height="185px" class="d-inline-block align-top border border-dark fpgaconvnet-framework-image" alt="fpgaconvnet model diagram" loading="lazy">
        </div>
      </div>

      <div class="row justify-content-md-center mb-3">
        <div class="d-flex col col-lg-2 justify-content-center">
          <img src="img/fpgaconvnet-hls-layout.png" height="185px" class="d-inline-block align-top border border-dark fpgaconvnet-framework-image" alt="fpgaconvnet hls diagram" loading="lazy">
        </div>
        <div class="col col-lg-6">
          <div class="container-fluid">
            <div class="d-inline-block">
              <h3><a href="https://github.com/AlexMontgomerie/fpgaconvnet-hls">fpgaconvnet-hls</a></h3>
            </div>
            <!-- <div class="d-inline-block ms-4"> -->
            <!--   <button type="button" class="btn btn-dark" href="https://github.com/AlexMontgomerie/fpgaconvnet-hls">Code</button> -->
            <!-- </div> -->
          </div>
          <p class="fpgaconvnet-text">
          Using a configuration generated by the fpgaconvnet-model tool, the corresponding hardware can be generated by the fpgaconvnet-hls tool.
          This repository contains of selection of highly parametrised hardware building blocks for common CNN layers (Convolution, Pooling, ReLU, etc).
          A dataflow architecture is generated by instantiating and connecting these building blocks together based on the configuration file.
          </p>
        </div>
      </div>

      <div class="row justify-content-md-center mb-3">
        <div class="d-flex col col-lg-8">
          <h3><a href="https://github.com/AlexMontgomerie/fpgaconvnet-optimiser">fpgaconvnet-optimiser</a> // <a href="https://github.com/AlexMontgomerie/samo">samo</a></h3>
        </div>
      </div>
      <div class="row justify-content-md-center mb-3">
        <div class="d-flex col col-lg-8">
          <p class="fpgaconvnet-text">
          The design space of streaming architectures are immense, with even seemingly small networks such as LeNet having 10<sup>13</sup> possible design points, taking 89 centuries to evaluate every single one.
          The fpgaConvNet toolflow allows designers to automate the design point selection process, using optimisation solvers tailored to the problem.
          SAMO is a framework that generalises the optimisation problem across streaming architectures, providing a toolflow for both FINN and HLS4ML.
          the fpgaconvnet-optimiser project is specialised to the fpgaConvNet architecture, finding even better design points.
          </p>
        </div>
      </div>
      <div class="row justify-content-md-center mb-3">
        <div class="d-flex col col-lg-8 justify-content-center">
          <img src="img/fpgaconvnet-overview.png" width="100%" class="d-inline-block align-top fpgaconvnet-framework-image" alt="fpgaconvnet hls diagram" loading="lazy">
        </div>
      </div>

    </div>

    <!-- Tutorial -->
    <div class="container-fluid mt-5 mb-3" id="fpgaconvnet-tutorial">
      <div class="row justify-content-md-center mb-3">
        <div class="col col-lg-4">
          <h3>Tutorial</h3>
          <p class="fpgaconvnet-text">
          A series of tutorials have been created as a learning resource for those wishing to familiarise themselves with the toolflow.
          These can be found in the <a href="https://github.com/AlexMontgomerie/fpgaconvnet-tutorial">fpgaconvnet-tutorial</a> repository on GitHub.
          The repository contains the following tutorials,
          </p>
          <ul>
            <li>
              <p class="fpgaconvnet-text">
                <b><a href="https://github.com/AlexMontgomerie/fpgaconvnet-tutorial/blob/main/end-to-end-example.ipynb">End-to-End Example</a>:</b>
                  covers the steps of parsing an ONNX graph and interfacing with its performance and resource models.
                  It then shows the steps of optimising this hardware description, and generating an IP from it.
              </p>
            </li>
            <li>
              <p class="fpgaconvnet-text">
                <b><a href="https://github.com/AlexMontgomerie/fpgaconvnet-tutorial/blob/main/hardware-tutorial.ipynb">Hardware Tutorial</a>:</b>
                  gives the necessary steps to integrate the IP into an example system, which is then used to create a bitstream.
                  Example software is then given to collect performance results for the generated hardware.
              </p>
            </li>
          </ul>
        </div>
        <div class="col col-lg-4 tutorial-container">
          <iframe class="tutorial-code" src="tutorial.html" seamless></iframe>
        </div>
      </div>
    </div>

    <!-- Optimisation visualisation -->
    <div class="container-fluid mt-5 mb-3" id="fpgaconvnet-visualisation">
      <div class="row justify-content-md-center">
        <div class="col col-lg-8">
          <h2>Optimisation Visualisation</h2>
          <p class="fpgaconvnet-text">
            To understand how the architecture generated by fpgaConvNet as well as the optimisation steps taken, an interactive visualisation of the design space exploration is displayed below.
            By moving the interactive slide bar, the state of the optimised design can be seen.
            The performance graph shows the change in performance in throughput and latency across the optimisers steps, with the current visualised point highlighted.
            Likewise, the resources and block diagram for the chosen point are also shown.
            This visualisation is created for the model LeNet targeting a ZedBoard.
          </p>
        </div>
      </div>
      <div class="row justify-content-md-center">
        <div class="col col-lg-4 mb-3">
          <div class="d-flex flex-wrap justify-content-left py-1 mb-1">
            <h5>Performance:</h5>
          </div>
          <div class="container-fluid">
            <canvas id="perfChart"></canvas>
          </div>
          <div class="d-flex flex-wrap justify-content-left py-1 mb-1">
            <h5>Resources:</h5>
          </div>
          <div class="container-fluid">
            <canvas id="rscChart"></canvas>
          </div>
        </div>
        <div class="col col-lg-4 mb-3">
          <div class="d-flex flex-wrap justify-content-left">
            <h5>Hardware Model:</h5>
          </div>
          <input type="range" class="form-range my-3" value="0" min="0" max="39" step="1" id="design-slide" data-bs-toggle="tooltip" data-bs-placement="top" title="0" style="--step:10; --min:20; --max:100">
          <div id="graph-wrapper" class="">
            <div class="" id="graph" style="text-align; center;"></div>
          </div>
        </div>
      </div>
    </div>

    <!-- Results Table -->
    <div class="container-fluid mt-5 mb-4" id="fpgaconvnet-designs">
      <div class="row justify-content-md-center">
        <div class="col col-lg-8">
          <h2>Designs</h2>
          <p class="fpgaconvnet-text">

          </p>
        </div>
      </div>

      <!-- TinyML -->
      <div class="row justify-content-md-center">
        <div class="col col-lg-8">
          <h3>MLPerf Tiny Benchmark</h3>
          <p class="fpgaconvnet-text">
            The results presented in this table are from our submission to <a href="https://mlcommons.org/en/inference-tiny-11/">MLPerf Tiny</a>'s benchmark, as part of the round v1.1 results.
            The MLPerf Tiny v1.1 submission demonstrates the versatility of the fpgaConvNet toolflow by targeting a range of low-cost FPGAs, whilst achieving ultra low latency across these devices.
            The obtained high performance is due to the exploration of the reconfigurability feature of FPGAs, allowing  the tool to create highly tailored accelerator designs for each specific task and device.
            fpgaConvNet showcases the potential of FPGA devices for TinyML applications, as performance similar to that of ASICs is achieved whilst having the programmability of MCUs.
          </p>
          <table class="table table-striped">
            <thead>
              <tr>
                <th scope="col">Device</th>
                <th scope="col">Task</th>
                <th scope="col">Latency</th>
                <th scope="col">LUT</th>
                <th scope="col">DSP</th>
                <th scope="col">BRAM</th>
                <th scope="col">Freq.</th>
                <th scope="col"></th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td>ZC706</td>
                <td>Image Classification</td>
                <td>0.15 ms</td>
                <td>108K</td>
                <td>564</td>
                <td>281</td>
                <td>187 MHz</td>
                <td><a href="https://github.com/mlcommons/submissions_tiny_v1.1/tree/main/closed/fpgaconvnet/code/zc706/ic">link</a></td>
              </tr>
              <tr>
                <td></td>
                <td>Visual Wake Word</td>
                <td>0.72 ms</td>
                <td>133K</td>
                <td>564</td>
                <td>366</td>
                <td>200 MHz</td>
                <td><a href="https://github.com/mlcommons/submissions_tiny_v1.1/tree/main/closed/fpgaconvnet/code/zc706/vww">link</a></td>
              </tr>
              <tr>
                <td>ZedBoard</td>
                <td>Image Classification</td>
                <td>0.41 ms</td>
                <td>47K</td>
                <td>211</td>
                <td>93</td>
                <td>143 MHz</td>
                <td><a href="https://github.com/mlcommons/submissions_tiny_v1.1/tree/main/closed/fpgaconvnet/code/zedboard/ic">link</a></td>
              </tr>
              <tr>
                <td></td>
                <td>Visual Wake Word</td>
                <td>9.49 ms</td>
                <td>34K</td>
                <td>189</td>
                <td>123</td>
                <td>111 MHz</td>
                <td><a href="https://github.com/mlcommons/submissions_tiny_v1.1/tree/main/closed/fpgaconvnet/code/zedboard/vww">link</a></td>
              </tr>
              <tr>
                <td></td>
                <td>Keyword Spotting</td>
                <td>0.32 ms</td>
                <td>37K</td>
                <td>188</td>
                <td>97</td>
                <td>143 MHz</td>
                <td><a href="https://github.com/mlcommons/submissions_tiny_v1.1/tree/main/closed/fpgaconvnet/code/zedboard/kws">link</a></td>
              </tr>
              <tr>
                <td>ZyBo</td>
                <td>Image Classification</td>
                <td>3.15 ms</td>
                <td>16K</td>
                <td>78</td>
                <td>36</td>
                <td>125 MHz</td>
                <td><a href="https://github.com/mlcommons/submissions_tiny_v1.1/tree/main/closed/fpgaconvnet/code/zybo/ic">link</a></td>
              </tr>
              <tr>
                <td></td>
                <td>Keyword Spotting</td>
                <td>2.15 ms</td>
                <td>15K</td>
                <td>60</td>
                <td>16</td>
                <td>125 MHz</td>
                <td><a href="https://github.com/mlcommons/submissions_tiny_v1.1/tree/main/closed/fpgaconvnet/code/zybo/kws">link</a></td>
              </tr>
              <tr>
                <td>Cora-Z7</td>
                <td>Keyword Spotting</td>
                <td>4.21 ms</td>
                <td>13K</td>
                <td>55</td>
                <td>28</td>
                <td>143 MHz</td>
                <td><a href="https://github.com/mlcommons/submissions_tiny_v1.1/tree/main/closed/fpgaconvnet/code/cora-z7/kws">link</a></td>
              </tr>
            </tbody>
          </table>
          <p>
            Instructions on how to use the bitstream can be found in the MLPerf-Tiny <a href="https://github.com/mlcommons/submissions_tiny_v1.1/tree/main/closed/fpgaconvnet">repo</a>.
          </p>
        </div>
      </div>

    </div>

    <!-- Timeline -->
    <div class="container-fluid mt-5 mb-5" id="fpgaconvnet-timeline">

      <div class="row justify-content-md-center">
        <div class="col col-lg-8">
          <h2>Research</h2>
          <p class="fpgaconvnet-text">
            Since the initial conception of the fpgaConvNet toolflow, there have been many research projects which have contributed to and utilised the framework.
            The core development of the toolflow has lead to innovations in Streaming Architecture design as well as Design Space Exploration.
            This in turn has enabled novel contributions in several application domains, broadening the scope of the toolflow.
            The growing list of research outcomes are listed below.
          </p>
        </div>
      </div>

      <div class="row justify-content-md-center">
        <div class="col col-lg-6">
          <ul class="timeline">
            <li>
              <div class="row">
                <div class="col">
                  <h5>fpgaConvNet: A Framework for Mapping Convolutional Neural Networks on FPGAs</h5>
                </div>
                <div class="col col-auto">
                  <h3>FCCM 2016</h3>
                </div>
                <p><em>Stylianos I. Venieris and Christos-Savvas Bouganis</em></p>
                <p class="fpgaconvnet-text">
                  The original paper detailing the design principles of fpgaConvNet, such as the application of Synchronous Dataflow (SDF) performance modelling for streaming architectures, and high-level resource estimation.
                  This work also explores the use of bitstream reconfiguration for high-throughput applications.
                </p>
                <ul class="timeline-links">
                  <!-- <li><a href="#">paper</a></li> -->
                  <li><a href="https://ieeexplore.ieee.org/document/7544745">doi</a></li>
                </ul>
              </div>
            </li>
            <li>
              <div class="row">
                <div class="col">
                  <h5>Latency-Driven Design for FPGA-based Convolutional Neural Networks</h5>
                </div>
                <div class="col col-auto">
                  <h3>FPL 2017</h3>
                </div>
                <p><em>Stylianos I. Venieris and Christos-Savvas Bouganis</em></p>
                <p class="fpgaconvnet-text">
                  This work explores methods of targeting latency for fpgaConvNet by constraining the design to a single bitstream, and making use of runtime weight parameter reconfiguration.
                </p>
                <ul class="timeline-links">
                  <!-- <li><a href="#">paper</a></li> -->
                  <li><a href="https://doi.org/10.23919/FPL.2017.8056828">doi</a></li>
                </ul>
              </div>
            </li>
            <li>
              <div class="row">
                <div class="col">
                  <h5>fpgaConvNet: Mapping Regular and Irregular Convolutional Neural Networks on FPGAs</h5>
                </div>
                <div class="col col-auto">
                  <h3>TNNLS 2018</h3>
                </div>
                <p><em>Stylianos I. Venieris and Christos-Savvas Bouganis</em></p>
                <p class="fpgaconvnet-text">
                  The scope of fpgaConvNet is expanded to support more irregular network styles such as GoogleNet and ResNet, by including element-wise and concatenation layers in the design.
                  This work addresses the design space exploration aspect of including multiple branches in the model.
                </p>
                <ul class="timeline-links">
                  <!-- <li><a href="#">paper</a></li> -->
                  <li><a href="https://doi.org/10.1109/TNNLS.2018.2844093">doi</a></li>
                </ul>
              </div>
            </li>
            <li>
              <div class="row">
                <div class="col">
                  <h5>Power-Aware FPGA Mapping of Convolutional Neural Networks</h5>
                </div>
                <div class="col col-auto">
                  <h3>FPT 2019</h3>
                </div>
                <p><em>Alexander Montgomerie-Corcoran and Christos-Savvas Bouganis</em></p>
                <p>
                  This work explores the power consumption aspect of fpgaConvNet, producing high-level models of how design choices affect the power consumption of the accelerator.
                </p>
                <ul class="timeline-links">
                  <!-- <li><a href="#">paper</a></li> -->
                  <li><a href="https://doi.org/10.1109/ICFPT47387.2019.00059">doi</a></li>
                </ul>
              </div>
            </li>
            <li>
              <div class="row">
                <div class="col">
                  <h5>DEF: Differential Encoding of Featuremaps for Low Power Convolutional Neural Network Accelerators</h5>
                </div>
                <div class="col col-auto">
                  <h3>ASP-DAC 2021</h3>
                </div>
                <p><em>Alexander Montgomerie-Corcoran and Christos-Savvas Bouganis</em></p>
                <p>
                  In this paper, a novel coding scheme is introduced which exploits the properties of feature maps to reduce the activity along off-chip memory data busses, leading to lower system power consumption.
                </p>
                <ul class="timeline-links">
                  <!-- <li><a href="#">paper</a></li> -->
                  <li><a href="https://doi.org/10.1145/3394885.3431576">doi</a></li>
                </ul>
              </div>
            </li>
            <li>
              <div class="row">
                <div class="col">
                  <h5>StreamSVD: Low-rank Approximation and Streaming Accelerator Co-design</h5>
                </div>
                <div class="col col-auto">
                  <h3>FPT 2021</h3>
                </div>
                <p><em>Zhewen Yu and Christos-Savvas Bouganis</em></p>
                <p>
                  This work looks into methods of compressing ML models by using Singular Value Decomposition (SVD) to reduce the number of weight parameters required.
                  fpgaConvNet was used to show how this method benefits ML accelerators.
                </p>
                <ul class="timeline-links">
                  <!-- <li><a href="#">paper</a></li> -->
                  <li><a href="https://doi.ieeecomputersociety.org/10.1109/FPL57034.2022.00069">doi</a></li>
                </ul>
              </div>
            </li>
            <li>
              <div class="row">
                <div class="col">
                  <h5>SAMO: Optimised Mapping of Convolutional Neural Networks to Streaming Architectures</h5>
                </div>
                <div class="col col-auto">
                  <h3>FPL 2022</h3>
                </div>
                <p><em>Alexander Montgomerie-Corcoran*, Zhewen Yu* and Christos-Savvas Bouganis</em></p>
                <p>
                  This work builds on the capabilities of fpgaConvNet's design space exploration, by proposing two optimisers (simulated annealing and rule-based), as well as expanding the scope to other FPGA-based ML accelerator frameworks, namely FINN and HLS4ML.
                </p>
                <ul class="timeline-links">
                  <!-- <li><a href="#">paper</a></li> -->
                  <li><a href="https://doi.ieeecomputersociety.org/10.1109/FPL57034.2022.00069">doi</a></li>
                </ul>
              </div>
            </li>
            <li>
              <div class="row">
                <div class="col">
                  <h5>HARFLOW3D: A Latency-Oriented 3D-CNN Accelerator Toolflow for HAR on FPGA Devices</h5>
                </div>
                <div class="col col-auto">
                  <h3>FCCM 2023</h3>
                </div>
                <p><em>Petros Toupas*, Alexander Montgomerie-Corcoran*, Christos-Savvas Bouganis, Dimitrios Tzovaras</em></p>
                <p>
                  A new architecture based off of the design principles of fpgaConvNet is developed in this work, but has the benefit of runtime parameter reconfiguration.
                  This makes it suitable for low-latency applications as it avoids the need to do full bitstream reconfiguration, which is necessary for Human Action Recognition (HAR).
                </p>
                <ul class="timeline-links">
                  <!-- <li><a href="#">paper</a></li> -->
                  <li><a href="https://doi.org/10.48550/arXiv.2303.17218">doi</a></li>
                </ul>
              </div>
            </li>
            <li>
              <div class="row">
                <div class="col">
                  <h5>ATHEENA: A Toolflow for Hardware Early-Exit Network Automation</h5>
                </div>
                <div class="col col-auto">
                  <h3>FCCM 2023</h3>
                </div>
                <p><em>Benjamin Biggs, Christos-Savvas Bouganis, George A. Constantinides</em></p>
                <p>
                  ATHEENA looks into using early exit networks with fpgaConvNet, and the challenges associated with handling early exit branches.
                </p>
                <ul class="timeline-links">
                  <!-- <li><a href="#">paper</a></li> -->
                  <li><a href="https://doi.org/10.48550/arXiv.2304.08400">doi</a></li>
                </ul>
              </div>
            </li>

          </ul>
        </div>
      </div>

    </div>

    <footer class="d-flex flex-wrap justify-content-between align-items-center py-3 my-4 border-top">
      <div class="col-md-4 d-flex align-items-center">
        <span class="mb-3 me-2 mb-md-3 text-muted">Designed by Alexander Montgomerie-Corcoran</span>
      </div>
    </footer>

    <!-- Footer -->
    <!-- <footer class="d-flex flex-wrap justify-content-between align-items-center py-3 my-4 border-top"> -->
    <!--   <p class="col-md-4 mb-0 text-body-secondary">Designed by Alexander Montgomerie-Corcoran</p> -->

    <!--   <!-1- <a href="/" class="col-md-4 d-flex align-items-center justify-content-center mb-3 mb-md-0 me-md-auto link-body-emphasis text-decoration-none"> -1-> -->
    <!--   <!-1-   <svg class="bi me-2" width="40" height="32"><use xlink:href="#bootstrap"></use></svg> -1-> -->
    <!--   <!-1- </a> -1-> -->

    <!--   <!-1- <ul class="nav col-md-4 justify-content-end"> -1-> -->
    <!--   <!-1-   <li class="nav-item"><a href="#" class="nav-link px-2 text-body-secondary">Home</a></li> -1-> -->
    <!--   <!-1-   <li class="nav-item"><a href="#" class="nav-link px-2 text-body-secondary">Features</a></li> -1-> -->
    <!--   <!-1-   <li class="nav-item"><a href="#" class="nav-link px-2 text-body-secondary">Pricing</a></li> -1-> -->
    <!--   <!-1-   <li class="nav-item"><a href="#" class="nav-link px-2 text-body-secondary">FAQs</a></li> -1-> -->
    <!--   <!-1-   <li class="nav-item"><a href="#" class="nav-link px-2 text-body-secondary">About</a></li> -1-> -->
    <!--   <!-1- </ul> -1-> -->
    <!-- </footer> -->

    <!-- Post scripts -->
    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.2.3/dist/js/bootstrap.bundle.min.js" integrity="sha384-kenU1KFdBIe4zVF0s0G1M5b4hcpxyD9F7jL+jjXkk+Q2h455rYXK/7HAuoJl+0I4" crossorigin="anonymous"></script>
    <script src="main.js"></script>
  </body>
</html>
