
                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version C-2009.06-SP5 for linux -- Jan 15, 2010
              Copyright (c) 1988-2009 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
set link_library {/home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db /apps/synopsys/C-2009.06-SP2/libraries/syn/dw02.sldb /apps/synopsys/C-2009.06-SP2/libraries/syn/dw01.sldb }
/home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db /apps/synopsys/C-2009.06-SP2/libraries/syn/dw02.sldb /apps/synopsys/C-2009.06-SP2/libraries/syn/dw01.sldb 
set target_library {/home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db}
/home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db
read_verilog sfilt.v
Loading db file '/home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db'
Loading db file '/apps/synopsys/C-2009.06-SP2/libraries/syn/dw02.sldb'
Loading db file '/apps/synopsys/C-2009.06-SP2/libraries/syn/dw01.sldb'
Loading db file '/apps/synopsys/SYNTH/libraries/syn/gtech.db'
Loading db file '/apps/synopsys/SYNTH/libraries/syn/standard.sldb'
  Loading link library 'osu018_stdcells'
  Loading link library 'gtech'
Loading verilog file '/home/so/soun0694/Work/287-PnR/sfilt.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/so/soun0694/Work/287-PnR/sfilt.v
Warning:  /home/so/soun0694/Work/287-PnR/sfilt.v:67: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/so/soun0694/Work/287-PnR/sfilt.v:68: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/so/soun0694/Work/287-PnR/sfilt.v:69: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/so/soun0694/Work/287-PnR/sfilt.v:70: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/so/soun0694/Work/287-PnR/sfilt.v:71: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/so/soun0694/Work/287-PnR/sfilt.v:72: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/so/soun0694/Work/287-PnR/sfilt.v:73: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/so/soun0694/Work/287-PnR/sfilt.v:74: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/so/soun0694/Work/287-PnR/sfilt.v:75: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/so/soun0694/Work/287-PnR/sfilt.v:76: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/so/soun0694/Work/287-PnR/sfilt.v:77: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/so/soun0694/Work/287-PnR/sfilt.v:78: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/so/soun0694/Work/287-PnR/sfilt.v:82: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/so/soun0694/Work/287-PnR/sfilt.v:83: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/so/soun0694/Work/287-PnR/sfilt.v:84: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/so/soun0694/Work/287-PnR/sfilt.v:85: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/so/soun0694/Work/287-PnR/sfilt.v:86: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/so/soun0694/Work/287-PnR/sfilt.v:87: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/so/soun0694/Work/287-PnR/sfilt.v:88: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/so/soun0694/Work/287-PnR/sfilt.v:89: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/so/soun0694/Work/287-PnR/sfilt.v:90: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/so/soun0694/Work/287-PnR/sfilt.v:91: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/so/soun0694/Work/287-PnR/sfilt.v:92: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/so/soun0694/Work/287-PnR/sfilt.v:93: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/so/soun0694/Work/287-PnR/sfilt.v:94: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  Starting with the 2000.11-1 release, the Presto Verilog reader treats Verilog 'integer' types as signed; synthesized result may not match earlier versions of HDL Compiler. (VER-314)
Warning:  /home/so/soun0694/Work/287-PnR/sfilt.v:18: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/so/soun0694/Work/287-PnR/sfilt.v:37: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/so/soun0694/Work/287-PnR/sfilt.v:38: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/so/soun0694/Work/287-PnR/sfilt.v:51: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/so/soun0694/Work/287-PnR/sfilt.v:54: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 28 in file
	'/home/so/soun0694/Work/287-PnR/sfilt.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            42            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine sfilt line 65 in file
		'/home/so/soun0694/Work/287-PnR/sfilt.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    _pushout_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       h1_reg        | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|     push_1_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      cmd_1_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|       q0_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       h2_reg        | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
|       h0_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     push_0_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      cmd0_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     push_2_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      cmd_2_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|       acc_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|      dout_reg       | Flip-flop |  32   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/so/soun0694/Work/287-PnR/sfilt.db:sfilt'
Loaded 1 design.
Current design is 'sfilt'.
sfilt
current_design sfilt
Current design is 'sfilt'.
{sfilt}
check_design
Warning: In design 'sfilt', cell 'C1114' does not drive any nets. (LINT-1)
Warning: In design 'sfilt', cell 'C1115' does not drive any nets. (LINT-1)
1
set_drive 0 clk
1
set_drive 0 rst
1
set_dont_touch_network clk
1
create_clock clk -name clk -period 3.135000
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_clock_uncertainty 0.25 clk
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_output_delay 0.5 -clock clk [all_outputs]
1
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port clk]] [get_port rst]]
{pushin cmd[1] cmd[0] q[31] q[30] q[29] q[28] q[27] q[26] q[25] q[24] q[23] q[22] q[21] q[20] q[19] q[18] q[17] q[16] q[15] q[14] q[13] q[12] q[11] q[10] q[9] q[8] q[7] q[6] q[5] q[4] q[3] q[2] q[1] q[0] h[31] h[30] h[29] h[28] h[27] h[26] h[25] h[24] h[23] h[22] h[21] h[20] h[19] h[18] h[17] h[16] h[15] h[14] h[13] h[12] h[11] h[10] h[9] h[8] h[7] h[6] h[5] h[4] h[3] h[2] h[1] h[0]}
set_driving_cell -lib_cell NAND2X1 $all_inputs_wo_rst_clk
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_input_delay 0.5 -clock clk $all_inputs_wo_rst_clk
1
set_max_delay 1.8 -to [all_outputs]
1
set_max_delay 1.8 -from $all_inputs_wo_rst_clk
1
set_fix_hold [ get_clocks clk ]
1
compile -map_effort medium
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | C-2009.06-DWBB_0912 |    *     |
| Licensed DW Building Blocks             | C-2009.06-DWBB_0907 |    *     |
============================================================================


Information: There are 2 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sfilt'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'sfilt_DW01_add_0'
  Mapping 'sfilt_DW_rightsh_0'
  Processing 'sfilt_DW01_add_1'
Loading db file '/apps/synopsys/SYNTH/libraries/syn/dw_foundation.sldb'
  Processing 'sfilt_DW02_mult_3_stage_0'
  Mapping 'sfilt_DW_mult_tc_0'
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
  Retiming sfilt_DW02_mult_3_stage_0
  Preferred flip-flop is DFFSR with setup = 0.08


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10%   ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.51
  Critical path length = 2.51
  Clock correction = 0.63 (clock-to-Q delay = 0.30, setup = 0.08, uncertainty = 0.25)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                             MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11  248837.0      0.00       0.0       0.0                                0.00
    0:00:11  238877.0      0.13       2.4       0.0                                0.00
    0:00:11  238885.0      0.00       0.0       0.0                                0.00
    0:00:11  238861.0      0.00       0.0       0.0                                0.00
    0:00:11  238861.0      0.00       0.0       0.0                                0.00
    0:00:11  238861.0      0.00       0.0       0.0                                0.00
    0:00:11  238861.0      0.00       0.0       0.0                                0.00
    0:00:11  238861.0      0.00       0.0       0.0                                0.00
    0:00:11  238861.0      0.00       0.0       0.0                                0.00
    0:00:11  238861.0      0.00       0.0       0.0                                0.00
    0:00:11  238861.0      0.00       0.0       0.0                                0.00



  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                             MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11  238861.0      0.00       0.0       0.0                                0.00


  Beginning Design Rule Fixing  (min_path)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                             MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11  238861.0      0.00       0.0       0.0                               -3.25
    0:00:12  241141.0      0.00       0.0       0.0                                0.00


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                             MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:12  241141.0      0.00       0.0       0.0                                0.00
    0:00:12  241141.0      0.00       0.0       0.0                                0.00
    0:00:12  239749.0      0.05       0.4       0.0                                0.00
    0:00:12  239445.0      0.05       0.5       0.0                                0.00
    0:00:12  239197.0      0.13       1.1       0.0                                0.00
    0:00:12  239013.0      0.13       1.4       0.0                                0.00
    0:00:12  238885.0      0.13       1.5       0.0                                0.00
    0:00:12  238885.0      0.13       1.5       0.0                                0.00
    0:00:12  239037.0      0.00       0.0       0.0                                0.00
    0:00:12  238917.0      0.04       0.1       0.0                                0.00
    0:00:12  238917.0      0.04       0.1       0.0                                0.00
    0:00:12  238917.0      0.04       0.1       0.0                                0.00
    0:00:12  238917.0      0.04       0.1       0.0                                0.00
    0:00:12  238917.0      0.04       0.1       0.0                                0.00
    0:00:12  238917.0      0.04       0.1       0.0                                0.00
    0:00:12  238941.0      0.00       0.0       0.0                                0.00
Loading db file '/home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db'

  Optimization Complete
  ---------------------
1
create_clock clk -name clk -period 3.300000
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_clock_uncertainty 0.25 clk
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
update_timing
Information: Updating design information... (UID-85)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
1
report -cell
report_cell
 
****************************************
Report : cell
Design : sfilt
Version: C-2009.06-SP5
Date   : Thu Mar  5 18:52:16 2015
****************************************

Attributes:
   BO - reference allows boundary optimization
    b - black box (unknown)
   bo - allows boundary optimization
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U4                        AOI22X1         osu018_stdcells 40.000000 
U9                        AOI22X1         osu018_stdcells 40.000000 
U11                       AOI22X1         osu018_stdcells 40.000000 
U13                       AOI22X1         osu018_stdcells 40.000000 
U15                       AOI22X1         osu018_stdcells 40.000000 
U16                       OAI21X1         osu018_stdcells 23.000000 
U17                       NAND2X1         osu018_stdcells 24.000000 
U19                       OAI21X1         osu018_stdcells 23.000000 
U20                       NAND2X1         osu018_stdcells 24.000000 
U22                       OAI21X1         osu018_stdcells 23.000000 
U23                       NAND2X1         osu018_stdcells 24.000000 
U25                       OAI21X1         osu018_stdcells 23.000000 
U26                       NAND2X1         osu018_stdcells 24.000000 
U28                       OAI21X1         osu018_stdcells 23.000000 
U29                       NAND2X1         osu018_stdcells 24.000000 
U31                       OAI21X1         osu018_stdcells 23.000000 
U32                       NAND2X1         osu018_stdcells 24.000000 
U34                       OAI21X1         osu018_stdcells 23.000000 
U35                       NAND2X1         osu018_stdcells 24.000000 
U37                       OAI21X1         osu018_stdcells 23.000000 
U38                       NAND2X1         osu018_stdcells 24.000000 
U40                       OAI21X1         osu018_stdcells 23.000000 
U41                       NAND2X1         osu018_stdcells 24.000000 
U43                       OAI21X1         osu018_stdcells 23.000000 
U44                       NAND2X1         osu018_stdcells 24.000000 
U46                       OAI21X1         osu018_stdcells 23.000000 
U47                       NAND2X1         osu018_stdcells 24.000000 
U49                       OAI21X1         osu018_stdcells 23.000000 
U50                       NAND2X1         osu018_stdcells 24.000000 
U52                       OAI21X1         osu018_stdcells 23.000000 
U53                       NAND2X1         osu018_stdcells 24.000000 
U55                       OAI21X1         osu018_stdcells 23.000000 
U56                       NAND2X1         osu018_stdcells 24.000000 
U58                       OAI21X1         osu018_stdcells 23.000000 
U59                       NAND2X1         osu018_stdcells 24.000000 
U61                       OAI21X1         osu018_stdcells 23.000000 
U62                       NAND2X1         osu018_stdcells 24.000000 
U64                       OAI21X1         osu018_stdcells 23.000000 
U65                       NAND2X1         osu018_stdcells 24.000000 
U67                       OAI21X1         osu018_stdcells 23.000000 
U68                       NAND2X1         osu018_stdcells 24.000000 
U70                       OAI21X1         osu018_stdcells 23.000000 
U71                       NAND2X1         osu018_stdcells 24.000000 
U73                       OAI21X1         osu018_stdcells 23.000000 
U74                       NAND2X1         osu018_stdcells 24.000000 
U76                       OAI21X1         osu018_stdcells 23.000000 
U77                       NAND2X1         osu018_stdcells 24.000000 
U79                       OAI21X1         osu018_stdcells 23.000000 
U80                       NAND2X1         osu018_stdcells 24.000000 
U82                       OAI21X1         osu018_stdcells 23.000000 
U83                       NAND2X1         osu018_stdcells 24.000000 
U85                       OAI21X1         osu018_stdcells 23.000000 
U86                       NAND2X1         osu018_stdcells 24.000000 
U88                       OAI21X1         osu018_stdcells 23.000000 
U89                       NAND2X1         osu018_stdcells 24.000000 
U91                       OAI21X1         osu018_stdcells 23.000000 
U92                       NAND2X1         osu018_stdcells 24.000000 
U94                       OAI21X1         osu018_stdcells 23.000000 
U95                       NAND2X1         osu018_stdcells 24.000000 
U97                       OAI21X1         osu018_stdcells 23.000000 
U98                       NAND2X1         osu018_stdcells 24.000000 
U100                      OAI21X1         osu018_stdcells 23.000000 
U101                      NAND2X1         osu018_stdcells 24.000000 
U103                      OAI21X1         osu018_stdcells 23.000000 
U104                      NAND2X1         osu018_stdcells 24.000000 
U106                      OAI21X1         osu018_stdcells 23.000000 
U107                      NAND2X1         osu018_stdcells 24.000000 
U109                      OAI21X1         osu018_stdcells 23.000000 
U110                      NAND2X1         osu018_stdcells 24.000000 
U112                      NAND3X1         osu018_stdcells 36.000000 
U113                      NOR2X1          osu018_stdcells 24.000000 
U314                      AOI22X1         osu018_stdcells 40.000000 
U316                      AOI22X1         osu018_stdcells 40.000000 
U318                      AOI22X1         osu018_stdcells 40.000000 
U320                      AOI22X1         osu018_stdcells 40.000000 
U322                      AOI22X1         osu018_stdcells 40.000000 
U324                      AOI22X1         osu018_stdcells 40.000000 
U326                      AOI22X1         osu018_stdcells 40.000000 
U328                      AOI22X1         osu018_stdcells 40.000000 
U330                      AOI22X1         osu018_stdcells 40.000000 
U332                      AOI22X1         osu018_stdcells 40.000000 
U334                      AOI22X1         osu018_stdcells 40.000000 
U336                      AOI22X1         osu018_stdcells 40.000000 
U338                      AOI22X1         osu018_stdcells 40.000000 
U340                      AOI22X1         osu018_stdcells 40.000000 
U342                      AOI22X1         osu018_stdcells 40.000000 
U344                      AOI22X1         osu018_stdcells 40.000000 
U346                      AOI22X1         osu018_stdcells 40.000000 
U348                      AOI22X1         osu018_stdcells 40.000000 
U350                      AOI22X1         osu018_stdcells 40.000000 
U352                      AOI22X1         osu018_stdcells 40.000000 
U354                      AOI22X1         osu018_stdcells 40.000000 
U356                      AOI22X1         osu018_stdcells 40.000000 
U358                      AOI22X1         osu018_stdcells 40.000000 
U360                      AOI22X1         osu018_stdcells 40.000000 
U362                      AOI22X1         osu018_stdcells 40.000000 
U364                      AOI22X1         osu018_stdcells 40.000000 
U366                      AOI22X1         osu018_stdcells 40.000000 
U368                      AOI22X1         osu018_stdcells 40.000000 
U370                      AOI22X1         osu018_stdcells 40.000000 
U372                      AOI22X1         osu018_stdcells 40.000000 
U374                      AOI22X1         osu018_stdcells 40.000000 
U376                      AOI22X1         osu018_stdcells 40.000000 
U378                      AOI22X1         osu018_stdcells 40.000000 
U380                      AOI22X1         osu018_stdcells 40.000000 
U382                      AOI22X1         osu018_stdcells 40.000000 
U384                      AOI22X1         osu018_stdcells 40.000000 
U386                      AOI22X1         osu018_stdcells 40.000000 
U388                      AOI22X1         osu018_stdcells 40.000000 
U390                      AOI22X1         osu018_stdcells 40.000000 
U393                      AOI22X1         osu018_stdcells 40.000000 
U395                      AOI22X1         osu018_stdcells 40.000000 
U397                      AOI22X1         osu018_stdcells 40.000000 
U399                      AOI22X1         osu018_stdcells 40.000000 
U401                      AOI22X1         osu018_stdcells 40.000000 
U403                      AOI22X1         osu018_stdcells 40.000000 
U405                      AOI22X1         osu018_stdcells 40.000000 
U407                      AOI22X1         osu018_stdcells 40.000000 
U409                      AOI22X1         osu018_stdcells 40.000000 
U411                      AOI22X1         osu018_stdcells 40.000000 
U413                      AOI22X1         osu018_stdcells 40.000000 
U415                      AOI22X1         osu018_stdcells 40.000000 
U417                      AOI22X1         osu018_stdcells 40.000000 
U419                      AOI22X1         osu018_stdcells 40.000000 
U421                      AOI22X1         osu018_stdcells 40.000000 
U423                      AOI22X1         osu018_stdcells 40.000000 
U425                      AOI22X1         osu018_stdcells 40.000000 
U427                      AOI22X1         osu018_stdcells 40.000000 
U429                      AOI22X1         osu018_stdcells 40.000000 
U431                      AOI22X1         osu018_stdcells 40.000000 
U433                      AOI22X1         osu018_stdcells 40.000000 
U435                      AOI22X1         osu018_stdcells 40.000000 
U437                      AOI22X1         osu018_stdcells 40.000000 
U439                      AOI22X1         osu018_stdcells 40.000000 
U441                      AOI22X1         osu018_stdcells 40.000000 
U443                      AOI22X1         osu018_stdcells 40.000000 
U445                      AOI22X1         osu018_stdcells 40.000000 
U447                      NOR2X1          osu018_stdcells 24.000000 
U448                      NAND2X1         osu018_stdcells 24.000000 
U627                      INVX4           osu018_stdcells 24.000000 
U628                      INVX2           osu018_stdcells 16.000000 
U629                      INVX4           osu018_stdcells 24.000000 
U630                      NAND2X1         osu018_stdcells 24.000000 
U631                      NAND2X1         osu018_stdcells 24.000000 
U632                      NAND2X1         osu018_stdcells 24.000000 
U633                      AND2X2          osu018_stdcells 32.000000 
U634                      NOR2X1          osu018_stdcells 24.000000 
U635                      BUFX2           osu018_stdcells 24.000000 
U636                      BUFX2           osu018_stdcells 24.000000 
U637                      BUFX2           osu018_stdcells 24.000000 
U638                      BUFX2           osu018_stdcells 24.000000 
U639                      BUFX2           osu018_stdcells 24.000000 
U640                      BUFX2           osu018_stdcells 24.000000 
U641                      BUFX2           osu018_stdcells 24.000000 
U642                      BUFX2           osu018_stdcells 24.000000 
U643                      BUFX2           osu018_stdcells 24.000000 
U644                      BUFX2           osu018_stdcells 24.000000 
U645                      BUFX2           osu018_stdcells 24.000000 
U646                      BUFX2           osu018_stdcells 24.000000 
U647                      BUFX2           osu018_stdcells 24.000000 
U648                      BUFX2           osu018_stdcells 24.000000 
U649                      BUFX2           osu018_stdcells 24.000000 
U650                      BUFX2           osu018_stdcells 24.000000 
U651                      BUFX2           osu018_stdcells 24.000000 
U652                      BUFX2           osu018_stdcells 24.000000 
U653                      BUFX2           osu018_stdcells 24.000000 
U654                      BUFX2           osu018_stdcells 24.000000 
U655                      BUFX2           osu018_stdcells 24.000000 
U656                      BUFX2           osu018_stdcells 24.000000 
U657                      BUFX2           osu018_stdcells 24.000000 
U658                      BUFX2           osu018_stdcells 24.000000 
U659                      BUFX2           osu018_stdcells 24.000000 
U660                      BUFX2           osu018_stdcells 24.000000 
U661                      BUFX2           osu018_stdcells 24.000000 
U662                      BUFX2           osu018_stdcells 24.000000 
U663                      BUFX2           osu018_stdcells 24.000000 
U664                      BUFX2           osu018_stdcells 24.000000 
U665                      BUFX2           osu018_stdcells 24.000000 
U666                      BUFX2           osu018_stdcells 24.000000 
U667                      BUFX2           osu018_stdcells 24.000000 
U668                      BUFX2           osu018_stdcells 24.000000 
U669                      BUFX2           osu018_stdcells 24.000000 
U670                      BUFX2           osu018_stdcells 24.000000 
U671                      BUFX2           osu018_stdcells 24.000000 
U672                      BUFX2           osu018_stdcells 24.000000 
U673                      BUFX2           osu018_stdcells 24.000000 
U674                      BUFX2           osu018_stdcells 24.000000 
U675                      BUFX2           osu018_stdcells 24.000000 
U676                      BUFX2           osu018_stdcells 24.000000 
U677                      BUFX2           osu018_stdcells 24.000000 
U678                      BUFX2           osu018_stdcells 24.000000 
U679                      BUFX2           osu018_stdcells 24.000000 
U680                      BUFX2           osu018_stdcells 24.000000 
U681                      BUFX2           osu018_stdcells 24.000000 
U682                      BUFX2           osu018_stdcells 24.000000 
U683                      BUFX2           osu018_stdcells 24.000000 
U684                      BUFX2           osu018_stdcells 24.000000 
U685                      BUFX2           osu018_stdcells 24.000000 
U686                      BUFX2           osu018_stdcells 24.000000 
U687                      BUFX2           osu018_stdcells 24.000000 
U688                      BUFX2           osu018_stdcells 24.000000 
U689                      BUFX2           osu018_stdcells 24.000000 
U690                      BUFX2           osu018_stdcells 24.000000 
U691                      BUFX2           osu018_stdcells 24.000000 
U692                      BUFX2           osu018_stdcells 24.000000 
U693                      BUFX2           osu018_stdcells 24.000000 
U694                      BUFX2           osu018_stdcells 24.000000 
U695                      BUFX2           osu018_stdcells 24.000000 
U696                      BUFX2           osu018_stdcells 24.000000 
U697                      BUFX2           osu018_stdcells 24.000000 
U698                      BUFX2           osu018_stdcells 24.000000 
U699                      BUFX2           osu018_stdcells 24.000000 
U700                      BUFX2           osu018_stdcells 24.000000 
U701                      BUFX2           osu018_stdcells 24.000000 
U702                      BUFX2           osu018_stdcells 24.000000 
U703                      BUFX2           osu018_stdcells 24.000000 
U704                      INVX2           osu018_stdcells 16.000000 
U705                      INVX2           osu018_stdcells 16.000000 
U706                      INVX2           osu018_stdcells 16.000000 
U707                      INVX2           osu018_stdcells 16.000000 
U708                      BUFX2           osu018_stdcells 24.000000 
U709                      BUFX2           osu018_stdcells 24.000000 
U710                      BUFX2           osu018_stdcells 24.000000 
U711                      BUFX2           osu018_stdcells 24.000000 
U712                      BUFX2           osu018_stdcells 24.000000 
U713                      BUFX2           osu018_stdcells 24.000000 
U714                      BUFX2           osu018_stdcells 24.000000 
U715                      BUFX2           osu018_stdcells 24.000000 
U716                      BUFX2           osu018_stdcells 24.000000 
U717                      BUFX2           osu018_stdcells 24.000000 
U718                      BUFX2           osu018_stdcells 24.000000 
U719                      INVX2           osu018_stdcells 16.000000 
U720                      INVX2           osu018_stdcells 16.000000 
U721                      INVX2           osu018_stdcells 16.000000 
U722                      INVX2           osu018_stdcells 16.000000 
U723                      INVX2           osu018_stdcells 16.000000 
U724                      INVX2           osu018_stdcells 16.000000 
U725                      INVX2           osu018_stdcells 16.000000 
U726                      INVX2           osu018_stdcells 16.000000 
U727                      INVX2           osu018_stdcells 16.000000 
U728                      INVX2           osu018_stdcells 16.000000 
U729                      INVX2           osu018_stdcells 16.000000 
U730                      INVX2           osu018_stdcells 16.000000 
U731                      INVX2           osu018_stdcells 16.000000 
U732                      INVX2           osu018_stdcells 16.000000 
U733                      BUFX2           osu018_stdcells 24.000000 
U734                      BUFX2           osu018_stdcells 24.000000 
U735                      BUFX2           osu018_stdcells 24.000000 
U736                      BUFX2           osu018_stdcells 24.000000 
U737                      BUFX2           osu018_stdcells 24.000000 
U738                      INVX2           osu018_stdcells 16.000000 
U739                      BUFX2           osu018_stdcells 24.000000 
U740                      BUFX2           osu018_stdcells 24.000000 
U741                      BUFX2           osu018_stdcells 24.000000 
U742                      BUFX2           osu018_stdcells 24.000000 
U743                      BUFX2           osu018_stdcells 24.000000 
U744                      BUFX2           osu018_stdcells 24.000000 
U745                      BUFX2           osu018_stdcells 24.000000 
U746                      BUFX2           osu018_stdcells 24.000000 
U747                      BUFX2           osu018_stdcells 24.000000 
U748                      BUFX2           osu018_stdcells 24.000000 
U749                      BUFX2           osu018_stdcells 24.000000 
U750                      BUFX2           osu018_stdcells 24.000000 
U751                      BUFX2           osu018_stdcells 24.000000 
U752                      BUFX2           osu018_stdcells 24.000000 
U753                      BUFX2           osu018_stdcells 24.000000 
U754                      BUFX2           osu018_stdcells 24.000000 
U755                      BUFX2           osu018_stdcells 24.000000 
U756                      INVX2           osu018_stdcells 16.000000 
U757                      INVX2           osu018_stdcells 16.000000 
U758                      INVX2           osu018_stdcells 16.000000 
U759                      INVX2           osu018_stdcells 16.000000 
U760                      NAND2X1         osu018_stdcells 24.000000 
U761                      NAND2X1         osu018_stdcells 24.000000 
U762                      INVX2           osu018_stdcells 16.000000 
U763                      NAND2X1         osu018_stdcells 24.000000 
U764                      AOI22X1         osu018_stdcells 40.000000 
U765                      NAND3X1         osu018_stdcells 36.000000 
U766                      NAND2X1         osu018_stdcells 24.000000 
U767                      NAND2X1         osu018_stdcells 24.000000 
U768                      AOI22X1         osu018_stdcells 40.000000 
U769                      NAND3X1         osu018_stdcells 36.000000 
U770                      NAND2X1         osu018_stdcells 24.000000 
U771                      NAND2X1         osu018_stdcells 24.000000 
U772                      AOI22X1         osu018_stdcells 40.000000 
U773                      NAND3X1         osu018_stdcells 36.000000 
U774                      NAND2X1         osu018_stdcells 24.000000 
U775                      NAND2X1         osu018_stdcells 24.000000 
U776                      AOI22X1         osu018_stdcells 40.000000 
U777                      NAND3X1         osu018_stdcells 36.000000 
U778                      NAND2X1         osu018_stdcells 24.000000 
U779                      NAND2X1         osu018_stdcells 24.000000 
U780                      AOI22X1         osu018_stdcells 40.000000 
U781                      NAND3X1         osu018_stdcells 36.000000 
U782                      NAND2X1         osu018_stdcells 24.000000 
U783                      NAND2X1         osu018_stdcells 24.000000 
U784                      AOI22X1         osu018_stdcells 40.000000 
U785                      NAND3X1         osu018_stdcells 36.000000 
U786                      NAND2X1         osu018_stdcells 24.000000 
U787                      NAND2X1         osu018_stdcells 24.000000 
U788                      AOI22X1         osu018_stdcells 40.000000 
U789                      NAND3X1         osu018_stdcells 36.000000 
U790                      NAND2X1         osu018_stdcells 24.000000 
U791                      NAND2X1         osu018_stdcells 24.000000 
U792                      AOI22X1         osu018_stdcells 40.000000 
U793                      NAND3X1         osu018_stdcells 36.000000 
U794                      NAND2X1         osu018_stdcells 24.000000 
U795                      NAND2X1         osu018_stdcells 24.000000 
U796                      AOI22X1         osu018_stdcells 40.000000 
U797                      NAND3X1         osu018_stdcells 36.000000 
U798                      NAND2X1         osu018_stdcells 24.000000 
U799                      NAND2X1         osu018_stdcells 24.000000 
U800                      AOI22X1         osu018_stdcells 40.000000 
U801                      NAND3X1         osu018_stdcells 36.000000 
U802                      NAND2X1         osu018_stdcells 24.000000 
U803                      NAND2X1         osu018_stdcells 24.000000 
U804                      AOI22X1         osu018_stdcells 40.000000 
U805                      NAND3X1         osu018_stdcells 36.000000 
U806                      NAND2X1         osu018_stdcells 24.000000 
U807                      NAND2X1         osu018_stdcells 24.000000 
U808                      AOI22X1         osu018_stdcells 40.000000 
U809                      NAND3X1         osu018_stdcells 36.000000 
U810                      NAND2X1         osu018_stdcells 24.000000 
U811                      NAND2X1         osu018_stdcells 24.000000 
U812                      AOI22X1         osu018_stdcells 40.000000 
U813                      NAND3X1         osu018_stdcells 36.000000 
U814                      NAND2X1         osu018_stdcells 24.000000 
U815                      NAND2X1         osu018_stdcells 24.000000 
U816                      AOI22X1         osu018_stdcells 40.000000 
U817                      NAND3X1         osu018_stdcells 36.000000 
U818                      NAND2X1         osu018_stdcells 24.000000 
U819                      NAND2X1         osu018_stdcells 24.000000 
U820                      AOI22X1         osu018_stdcells 40.000000 
U821                      NAND3X1         osu018_stdcells 36.000000 
U822                      NAND2X1         osu018_stdcells 24.000000 
U823                      NAND2X1         osu018_stdcells 24.000000 
U824                      AOI22X1         osu018_stdcells 40.000000 
U825                      NAND3X1         osu018_stdcells 36.000000 
U826                      NAND2X1         osu018_stdcells 24.000000 
U827                      NAND2X1         osu018_stdcells 24.000000 
U828                      AOI22X1         osu018_stdcells 40.000000 
U829                      NAND3X1         osu018_stdcells 36.000000 
U830                      NAND2X1         osu018_stdcells 24.000000 
U831                      NAND2X1         osu018_stdcells 24.000000 
U832                      AOI22X1         osu018_stdcells 40.000000 
U833                      NAND3X1         osu018_stdcells 36.000000 
U834                      NAND2X1         osu018_stdcells 24.000000 
U835                      NAND2X1         osu018_stdcells 24.000000 
U836                      AOI22X1         osu018_stdcells 40.000000 
U837                      NAND3X1         osu018_stdcells 36.000000 
U838                      NAND2X1         osu018_stdcells 24.000000 
U839                      NAND2X1         osu018_stdcells 24.000000 
U840                      AOI22X1         osu018_stdcells 40.000000 
U841                      NAND3X1         osu018_stdcells 36.000000 
U842                      NAND2X1         osu018_stdcells 24.000000 
U843                      NAND2X1         osu018_stdcells 24.000000 
U844                      AOI22X1         osu018_stdcells 40.000000 
U845                      NAND3X1         osu018_stdcells 36.000000 
U846                      NAND2X1         osu018_stdcells 24.000000 
U847                      NAND2X1         osu018_stdcells 24.000000 
U848                      AOI22X1         osu018_stdcells 40.000000 
U849                      NAND3X1         osu018_stdcells 36.000000 
U850                      NAND2X1         osu018_stdcells 24.000000 
U851                      NAND2X1         osu018_stdcells 24.000000 
U852                      AOI22X1         osu018_stdcells 40.000000 
U853                      NAND3X1         osu018_stdcells 36.000000 
U854                      NAND2X1         osu018_stdcells 24.000000 
U855                      NAND2X1         osu018_stdcells 24.000000 
U856                      AOI22X1         osu018_stdcells 40.000000 
U857                      NAND3X1         osu018_stdcells 36.000000 
U858                      NAND2X1         osu018_stdcells 24.000000 
U859                      NAND2X1         osu018_stdcells 24.000000 
U860                      AOI22X1         osu018_stdcells 40.000000 
U861                      NAND3X1         osu018_stdcells 36.000000 
U862                      NAND2X1         osu018_stdcells 24.000000 
U863                      NAND2X1         osu018_stdcells 24.000000 
U864                      AOI22X1         osu018_stdcells 40.000000 
U865                      NAND3X1         osu018_stdcells 36.000000 
U866                      NAND2X1         osu018_stdcells 24.000000 
U867                      NAND2X1         osu018_stdcells 24.000000 
U868                      AOI22X1         osu018_stdcells 40.000000 
U869                      NAND3X1         osu018_stdcells 36.000000 
U870                      NAND2X1         osu018_stdcells 24.000000 
U871                      NAND2X1         osu018_stdcells 24.000000 
U872                      AOI22X1         osu018_stdcells 40.000000 
U873                      NAND3X1         osu018_stdcells 36.000000 
U874                      NAND2X1         osu018_stdcells 24.000000 
U875                      NAND2X1         osu018_stdcells 24.000000 
U876                      AOI22X1         osu018_stdcells 40.000000 
U877                      NAND3X1         osu018_stdcells 36.000000 
U878                      NAND2X1         osu018_stdcells 24.000000 
U879                      NAND2X1         osu018_stdcells 24.000000 
U880                      AOI22X1         osu018_stdcells 40.000000 
U881                      NAND3X1         osu018_stdcells 36.000000 
U882                      NAND2X1         osu018_stdcells 24.000000 
U883                      NAND2X1         osu018_stdcells 24.000000 
U884                      AOI22X1         osu018_stdcells 40.000000 
U885                      NAND3X1         osu018_stdcells 36.000000 
U886                      NAND2X1         osu018_stdcells 24.000000 
U887                      NAND2X1         osu018_stdcells 24.000000 
U888                      AOI22X1         osu018_stdcells 40.000000 
U889                      NAND3X1         osu018_stdcells 36.000000 
U890                      NAND2X1         osu018_stdcells 24.000000 
U891                      NAND2X1         osu018_stdcells 24.000000 
U892                      AOI22X1         osu018_stdcells 40.000000 
U893                      NAND3X1         osu018_stdcells 36.000000 
U894                      NAND2X1         osu018_stdcells 24.000000 
U895                      NAND2X1         osu018_stdcells 24.000000 
U896                      AOI22X1         osu018_stdcells 40.000000 
U897                      NAND3X1         osu018_stdcells 36.000000 
U898                      NAND2X1         osu018_stdcells 24.000000 
U899                      NAND2X1         osu018_stdcells 24.000000 
U900                      AOI22X1         osu018_stdcells 40.000000 
U901                      NAND3X1         osu018_stdcells 36.000000 
U902                      NAND2X1         osu018_stdcells 24.000000 
U903                      NAND2X1         osu018_stdcells 24.000000 
U904                      AOI22X1         osu018_stdcells 40.000000 
U905                      NAND3X1         osu018_stdcells 36.000000 
U906                      NAND2X1         osu018_stdcells 24.000000 
U907                      NAND2X1         osu018_stdcells 24.000000 
U908                      AOI22X1         osu018_stdcells 40.000000 
U909                      NAND3X1         osu018_stdcells 36.000000 
U910                      NAND2X1         osu018_stdcells 24.000000 
U911                      NAND2X1         osu018_stdcells 24.000000 
U912                      AOI22X1         osu018_stdcells 40.000000 
U913                      NAND3X1         osu018_stdcells 36.000000 
U914                      NAND2X1         osu018_stdcells 24.000000 
U915                      NAND2X1         osu018_stdcells 24.000000 
U916                      AOI22X1         osu018_stdcells 40.000000 
U917                      NAND3X1         osu018_stdcells 36.000000 
U918                      NAND2X1         osu018_stdcells 24.000000 
U919                      NAND2X1         osu018_stdcells 24.000000 
U920                      AOI22X1         osu018_stdcells 40.000000 
U921                      NAND3X1         osu018_stdcells 36.000000 
U922                      NAND2X1         osu018_stdcells 24.000000 
U923                      NAND2X1         osu018_stdcells 24.000000 
U924                      AOI22X1         osu018_stdcells 40.000000 
U925                      NAND3X1         osu018_stdcells 36.000000 
U926                      NAND2X1         osu018_stdcells 24.000000 
U927                      NAND2X1         osu018_stdcells 24.000000 
U928                      AOI22X1         osu018_stdcells 40.000000 
U929                      NAND3X1         osu018_stdcells 36.000000 
U930                      NAND2X1         osu018_stdcells 24.000000 
U931                      NAND2X1         osu018_stdcells 24.000000 
U932                      AOI22X1         osu018_stdcells 40.000000 
U933                      NAND3X1         osu018_stdcells 36.000000 
U934                      NAND2X1         osu018_stdcells 24.000000 
U935                      NAND2X1         osu018_stdcells 24.000000 
U936                      AOI22X1         osu018_stdcells 40.000000 
U937                      NAND3X1         osu018_stdcells 36.000000 
U938                      NAND2X1         osu018_stdcells 24.000000 
U939                      NAND2X1         osu018_stdcells 24.000000 
U940                      AOI22X1         osu018_stdcells 40.000000 
U941                      NAND3X1         osu018_stdcells 36.000000 
U942                      NAND2X1         osu018_stdcells 24.000000 
U943                      NAND2X1         osu018_stdcells 24.000000 
U944                      AOI22X1         osu018_stdcells 40.000000 
U945                      NAND3X1         osu018_stdcells 36.000000 
U946                      NAND2X1         osu018_stdcells 24.000000 
U947                      NAND2X1         osu018_stdcells 24.000000 
U948                      AOI22X1         osu018_stdcells 40.000000 
U949                      NAND3X1         osu018_stdcells 36.000000 
U950                      NAND2X1         osu018_stdcells 24.000000 
U951                      NAND2X1         osu018_stdcells 24.000000 
U952                      AOI22X1         osu018_stdcells 40.000000 
U953                      NAND3X1         osu018_stdcells 36.000000 
U954                      NAND2X1         osu018_stdcells 24.000000 
U955                      NAND2X1         osu018_stdcells 24.000000 
U956                      AOI22X1         osu018_stdcells 40.000000 
U957                      NAND3X1         osu018_stdcells 36.000000 
U958                      NAND2X1         osu018_stdcells 24.000000 
U959                      NAND2X1         osu018_stdcells 24.000000 
U960                      AOI22X1         osu018_stdcells 40.000000 
U961                      NAND3X1         osu018_stdcells 36.000000 
U962                      NAND2X1         osu018_stdcells 24.000000 
U963                      NAND2X1         osu018_stdcells 24.000000 
U964                      AOI22X1         osu018_stdcells 40.000000 
U965                      NAND3X1         osu018_stdcells 36.000000 
U966                      NAND2X1         osu018_stdcells 24.000000 
U967                      NAND2X1         osu018_stdcells 24.000000 
U968                      AOI22X1         osu018_stdcells 40.000000 
U969                      NAND3X1         osu018_stdcells 36.000000 
U970                      NAND2X1         osu018_stdcells 24.000000 
U971                      NAND2X1         osu018_stdcells 24.000000 
U972                      AOI22X1         osu018_stdcells 40.000000 
U973                      NAND3X1         osu018_stdcells 36.000000 
U974                      NAND2X1         osu018_stdcells 24.000000 
U975                      NAND2X1         osu018_stdcells 24.000000 
U976                      AOI22X1         osu018_stdcells 40.000000 
U977                      NAND3X1         osu018_stdcells 36.000000 
U978                      NAND2X1         osu018_stdcells 24.000000 
U979                      NAND2X1         osu018_stdcells 24.000000 
U980                      AOI22X1         osu018_stdcells 40.000000 
U981                      NAND3X1         osu018_stdcells 36.000000 
U982                      NAND2X1         osu018_stdcells 24.000000 
U983                      NAND2X1         osu018_stdcells 24.000000 
U984                      AOI22X1         osu018_stdcells 40.000000 
U985                      NAND3X1         osu018_stdcells 36.000000 
U986                      NAND2X1         osu018_stdcells 24.000000 
U987                      NAND2X1         osu018_stdcells 24.000000 
U988                      AOI22X1         osu018_stdcells 40.000000 
U989                      NAND3X1         osu018_stdcells 36.000000 
U990                      NAND2X1         osu018_stdcells 24.000000 
U991                      NAND2X1         osu018_stdcells 24.000000 
U992                      AOI22X1         osu018_stdcells 40.000000 
U993                      NAND3X1         osu018_stdcells 36.000000 
U994                      NAND2X1         osu018_stdcells 24.000000 
U995                      NAND2X1         osu018_stdcells 24.000000 
U996                      AOI22X1         osu018_stdcells 40.000000 
U997                      NAND3X1         osu018_stdcells 36.000000 
U998                      NAND2X1         osu018_stdcells 24.000000 
U999                      NAND2X1         osu018_stdcells 24.000000 
U1000                     AOI22X1         osu018_stdcells 40.000000 
U1001                     NAND3X1         osu018_stdcells 36.000000 
U1002                     NAND2X1         osu018_stdcells 24.000000 
U1003                     NAND2X1         osu018_stdcells 24.000000 
U1004                     AOI22X1         osu018_stdcells 40.000000 
U1005                     NAND3X1         osu018_stdcells 36.000000 
U1006                     NAND2X1         osu018_stdcells 24.000000 
U1007                     NAND2X1         osu018_stdcells 24.000000 
U1008                     AOI22X1         osu018_stdcells 40.000000 
U1009                     NAND3X1         osu018_stdcells 36.000000 
U1010                     NAND2X1         osu018_stdcells 24.000000 
U1011                     NAND2X1         osu018_stdcells 24.000000 
U1012                     AOI22X1         osu018_stdcells 40.000000 
U1013                     NAND3X1         osu018_stdcells 36.000000 
U1014                     NAND2X1         osu018_stdcells 24.000000 
U1015                     NAND2X1         osu018_stdcells 24.000000 
U1016                     AOI22X1         osu018_stdcells 40.000000 
U1017                     NAND3X1         osu018_stdcells 36.000000 
U1018                     INVX2           osu018_stdcells 16.000000 
U1019                     INVX2           osu018_stdcells 16.000000 
U1020                     INVX2           osu018_stdcells 16.000000 
U1021                     INVX2           osu018_stdcells 16.000000 
U1022                     INVX2           osu018_stdcells 16.000000 
U1023                     INVX2           osu018_stdcells 16.000000 
U1024                     INVX2           osu018_stdcells 16.000000 
U1025                     INVX2           osu018_stdcells 16.000000 
U1026                     INVX2           osu018_stdcells 16.000000 
U1027                     INVX2           osu018_stdcells 16.000000 
U1028                     INVX2           osu018_stdcells 16.000000 
U1029                     INVX2           osu018_stdcells 16.000000 
U1030                     INVX2           osu018_stdcells 16.000000 
U1031                     INVX2           osu018_stdcells 16.000000 
U1032                     INVX2           osu018_stdcells 16.000000 
U1033                     INVX2           osu018_stdcells 16.000000 
U1034                     INVX2           osu018_stdcells 16.000000 
U1035                     INVX2           osu018_stdcells 16.000000 
U1036                     INVX2           osu018_stdcells 16.000000 
U1037                     INVX2           osu018_stdcells 16.000000 
U1038                     INVX2           osu018_stdcells 16.000000 
U1039                     INVX2           osu018_stdcells 16.000000 
U1040                     INVX2           osu018_stdcells 16.000000 
U1041                     INVX2           osu018_stdcells 16.000000 
U1042                     INVX2           osu018_stdcells 16.000000 
U1043                     INVX2           osu018_stdcells 16.000000 
U1044                     INVX2           osu018_stdcells 16.000000 
U1045                     INVX2           osu018_stdcells 16.000000 
U1046                     INVX2           osu018_stdcells 16.000000 
U1047                     INVX2           osu018_stdcells 16.000000 
U1048                     INVX2           osu018_stdcells 16.000000 
U1049                     INVX2           osu018_stdcells 16.000000 
U1050                     INVX2           osu018_stdcells 16.000000 
U1051                     INVX2           osu018_stdcells 16.000000 
U1052                     INVX2           osu018_stdcells 16.000000 
U1053                     INVX2           osu018_stdcells 16.000000 
U1054                     INVX2           osu018_stdcells 16.000000 
U1055                     INVX2           osu018_stdcells 16.000000 
U1056                     INVX2           osu018_stdcells 16.000000 
U1057                     INVX2           osu018_stdcells 16.000000 
U1058                     INVX2           osu018_stdcells 16.000000 
U1059                     INVX2           osu018_stdcells 16.000000 
U1060                     INVX2           osu018_stdcells 16.000000 
U1061                     INVX2           osu018_stdcells 16.000000 
U1062                     INVX2           osu018_stdcells 16.000000 
U1063                     INVX2           osu018_stdcells 16.000000 
U1064                     INVX2           osu018_stdcells 16.000000 
U1065                     INVX2           osu018_stdcells 16.000000 
U1066                     INVX2           osu018_stdcells 16.000000 
U1067                     INVX2           osu018_stdcells 16.000000 
U1068                     INVX2           osu018_stdcells 16.000000 
U1069                     INVX2           osu018_stdcells 16.000000 
U1070                     INVX2           osu018_stdcells 16.000000 
U1071                     INVX2           osu018_stdcells 16.000000 
U1072                     INVX2           osu018_stdcells 16.000000 
U1073                     INVX2           osu018_stdcells 16.000000 
U1074                     INVX2           osu018_stdcells 16.000000 
U1075                     INVX2           osu018_stdcells 16.000000 
U1076                     INVX2           osu018_stdcells 16.000000 
U1077                     INVX2           osu018_stdcells 16.000000 
U1078                     INVX2           osu018_stdcells 16.000000 
U1079                     INVX2           osu018_stdcells 16.000000 
U1080                     INVX2           osu018_stdcells 16.000000 
U1081                     INVX2           osu018_stdcells 16.000000 
U1082                     INVX2           osu018_stdcells 16.000000 
U1083                     INVX2           osu018_stdcells 16.000000 
U1084                     INVX2           osu018_stdcells 16.000000 
U1085                     INVX2           osu018_stdcells 16.000000 
U1086                     INVX2           osu018_stdcells 16.000000 
U1087                     INVX2           osu018_stdcells 16.000000 
U1088                     INVX2           osu018_stdcells 16.000000 
U1089                     INVX2           osu018_stdcells 16.000000 
U1090                     INVX2           osu018_stdcells 16.000000 
U1091                     INVX2           osu018_stdcells 16.000000 
U1092                     INVX2           osu018_stdcells 16.000000 
U1093                     INVX2           osu018_stdcells 16.000000 
U1094                     INVX2           osu018_stdcells 16.000000 
U1095                     INVX2           osu018_stdcells 16.000000 
U1096                     INVX2           osu018_stdcells 16.000000 
U1097                     INVX2           osu018_stdcells 16.000000 
U1098                     INVX2           osu018_stdcells 16.000000 
U1099                     INVX2           osu018_stdcells 16.000000 
U1100                     INVX2           osu018_stdcells 16.000000 
U1101                     INVX2           osu018_stdcells 16.000000 
U1102                     INVX2           osu018_stdcells 16.000000 
U1103                     INVX2           osu018_stdcells 16.000000 
U1104                     INVX2           osu018_stdcells 16.000000 
U1105                     INVX2           osu018_stdcells 16.000000 
U1106                     INVX2           osu018_stdcells 16.000000 
U1107                     INVX2           osu018_stdcells 16.000000 
U1108                     INVX2           osu018_stdcells 16.000000 
U1109                     INVX2           osu018_stdcells 16.000000 
U1110                     INVX2           osu018_stdcells 16.000000 
U1111                     INVX2           osu018_stdcells 16.000000 
U1112                     INVX2           osu018_stdcells 16.000000 
U1113                     INVX2           osu018_stdcells 16.000000 
U1114                     INVX2           osu018_stdcells 16.000000 
U1115                     INVX2           osu018_stdcells 16.000000 
U1116                     INVX2           osu018_stdcells 16.000000 
U1117                     INVX2           osu018_stdcells 16.000000 
_pushout_reg              DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[0]                DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[1]                DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[2]                DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[3]                DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[4]                DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[5]                DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[6]                DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[7]                DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[8]                DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[9]                DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[10]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[11]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[12]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[13]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[14]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[15]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[16]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[17]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[18]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[19]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[20]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[21]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[22]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[23]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[24]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[25]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[26]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[27]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[28]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[29]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[30]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[31]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[32]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[33]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[34]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[35]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[36]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[37]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[38]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[39]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[40]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[41]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[42]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[43]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[44]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[45]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[46]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[47]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[48]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[49]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[50]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[51]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[52]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[53]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[54]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[55]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[56]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[57]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[58]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[59]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[60]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[61]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[62]               DFFSR           osu018_stdcells 176.000000
                                                                    n
acc_reg[63]               DFFSR           osu018_stdcells 176.000000
                                                                    n
add_47                    sfilt_DW01_add_3                13969.000000
                                                                    BO, bo, h
add_51                    sfilt_DW01_add_4                7848.000000
                                                                    BO, bo, h
cmd0_reg[0]               DFFSR           osu018_stdcells 176.000000
                                                                    n
cmd0_reg[1]               DFFSR           osu018_stdcells 176.000000
                                                                    n
cmd_1_reg[0]              DFFSR           osu018_stdcells 176.000000
                                                                    n
cmd_1_reg[1]              DFFSR           osu018_stdcells 176.000000
                                                                    n
cmd_2_reg[0]              DFFSR           osu018_stdcells 176.000000
                                                                    n
cmd_2_reg[1]              DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[0]               DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[1]               DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[2]               DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[3]               DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[4]               DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[5]               DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[6]               DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[7]               DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[8]               DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[9]               DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[10]              DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[11]              DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[12]              DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[13]              DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[14]              DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[15]              DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[16]              DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[17]              DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[18]              DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[19]              DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[20]              DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[21]              DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[22]              DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[23]              DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[24]              DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[25]              DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[26]              DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[27]              DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[28]              DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[29]              DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[30]              DFFSR           osu018_stdcells 176.000000
                                                                    n
dout_reg[31]              DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[0]                 DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[1]                 DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[2]                 DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[3]                 DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[4]                 DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[5]                 DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[6]                 DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[7]                 DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[8]                 DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[9]                 DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[10]                DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[11]                DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[12]                DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[13]                DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[14]                DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[15]                DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[16]                DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[17]                DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[18]                DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[19]                DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[20]                DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[21]                DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[22]                DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[23]                DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[24]                DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[25]                DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[26]                DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[27]                DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[28]                DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[29]                DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[30]                DFFSR           osu018_stdcells 176.000000
                                                                    n
h0_reg[31]                DFFSR           osu018_stdcells 176.000000
                                                                    n
h1_reg[0]                 DFFSR           osu018_stdcells 176.000000
                                                                    n
h1_reg[1]                 DFFSR           osu018_stdcells 176.000000
                                                                    n
h1_reg[2]                 DFFSR           osu018_stdcells 176.000000
                                                                    n
h1_reg[3]                 DFFSR           osu018_stdcells 176.000000
                                                                    n
h1_reg[4]                 DFFSR           osu018_stdcells 176.000000
                                                                    n
h1_reg[5]                 DFFSR           osu018_stdcells 176.000000
                                                                    n
h1_reg[6]                 DFFSR           osu018_stdcells 176.000000
                                                                    n
h2_reg[0]                 DFFPOSX1        osu018_stdcells 96.000000 n
h2_reg[1]                 DFFPOSX1        osu018_stdcells 96.000000 n
h2_reg[2]                 DFFPOSX1        osu018_stdcells 96.000000 n
h2_reg[3]                 DFFPOSX1        osu018_stdcells 96.000000 n
h2_reg[4]                 DFFPOSX1        osu018_stdcells 96.000000 n
h2_reg[5]                 DFFPOSX1        osu018_stdcells 96.000000 n
h2_reg[6]                 DFFPOSX1        osu018_stdcells 96.000000 n
pipe                      sfilt_DW02_mult_3_stage_0       149264.000000
                                                                    BO, bo, h, n
push_0_reg                DFFSR           osu018_stdcells 176.000000
                                                                    n
push_1_reg                DFFSR           osu018_stdcells 176.000000
                                                                    n
push_2_reg                DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[0]                 DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[1]                 DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[2]                 DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[3]                 DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[4]                 DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[5]                 DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[6]                 DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[7]                 DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[8]                 DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[9]                 DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[10]                DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[11]                DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[12]                DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[13]                DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[14]                DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[15]                DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[16]                DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[17]                DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[18]                DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[19]                DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[20]                DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[21]                DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[22]                DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[23]                DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[24]                DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[25]                DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[26]                DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[27]                DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[28]                DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[29]                DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[30]                DFFSR           osu018_stdcells 176.000000
                                                                    n
q0_reg[31]                DFFSR           osu018_stdcells 176.000000
                                                                    n
sra_50                    sfilt_DW_rightsh_0              19000.000000
                                                                    BO, bo, h
--------------------------------------------------------------------------------
Total 818 cells                                           238941.000000
1
report_timing -max_paths 10
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : sfilt
Version: C-2009.06-SP5
Date   : Thu Mar  5 18:52:16 2015
****************************************

Operating Conditions: typical   Library: osu018_stdcells
Wire Load Model Mode: top

  Startpoint: pushin (input port clocked by clk)
  Endpoint: h0_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.50       0.50 r
  pushin (in)                              0.19       0.69 r
  U732/Y (INVX2)                           0.12       0.81 f
  U718/Y (BUFX2)                           0.16       0.97 f
  U707/Y (INVX2)                           0.29       1.27 r
  U393/Y (AOI22X1)                         0.10       1.37 f
  U1059/Y (INVX2)                          0.05       1.42 r
  h0_reg[0]/D (DFFSR)                      0.00       1.42 r
  data arrival time                                   1.42

  max_delay                                1.80       1.80
  clock uncertainty                       -0.25       1.55
  library setup time                      -0.09       1.46
  data required time                                  1.46
  -----------------------------------------------------------
  data required time                                  1.46
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: pushin (input port clocked by clk)
  Endpoint: h0_reg[24] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.50       0.50 r
  pushin (in)                              0.19       0.69 r
  U732/Y (INVX2)                           0.12       0.81 f
  U714/Y (BUFX2)                           0.17       0.98 f
  U705/Y (INVX2)                           0.29       1.27 r
  U441/Y (AOI22X1)                         0.10       1.37 f
  U1083/Y (INVX2)                          0.05       1.42 r
  h0_reg[24]/D (DFFSR)                     0.00       1.42 r
  data arrival time                                   1.42

  max_delay                                1.80       1.80
  clock uncertainty                       -0.25       1.55
  library setup time                      -0.09       1.46
  data required time                                  1.46
  -----------------------------------------------------------
  data required time                                  1.46
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: pushin (input port clocked by clk)
  Endpoint: h0_reg[2] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.50       0.50 r
  pushin (in)                              0.19       0.69 r
  U732/Y (INVX2)                           0.12       0.81 f
  U714/Y (BUFX2)                           0.17       0.98 f
  U705/Y (INVX2)                           0.29       1.27 r
  U397/Y (AOI22X1)                         0.10       1.37 f
  U1061/Y (INVX2)                          0.05       1.42 r
  h0_reg[2]/D (DFFSR)                      0.00       1.42 r
  data arrival time                                   1.42

  max_delay                                1.80       1.80
  clock uncertainty                       -0.25       1.55
  library setup time                      -0.09       1.46
  data required time                                  1.46
  -----------------------------------------------------------
  data required time                                  1.46
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: pushin (input port clocked by clk)
  Endpoint: h0_reg[6] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.50       0.50 r
  pushin (in)                              0.19       0.69 r
  U732/Y (INVX2)                           0.12       0.81 f
  U714/Y (BUFX2)                           0.17       0.98 f
  U705/Y (INVX2)                           0.29       1.27 r
  U405/Y (AOI22X1)                         0.10       1.37 f
  U1065/Y (INVX2)                          0.05       1.42 r
  h0_reg[6]/D (DFFSR)                      0.00       1.42 r
  data arrival time                                   1.42

  max_delay                                1.80       1.80
  clock uncertainty                       -0.25       1.55
  library setup time                      -0.09       1.46
  data required time                                  1.46
  -----------------------------------------------------------
  data required time                                  1.46
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: pushin (input port clocked by clk)
  Endpoint: h0_reg[28] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.50       0.50 r
  pushin (in)                              0.19       0.69 r
  U732/Y (INVX2)                           0.12       0.81 f
  U718/Y (BUFX2)                           0.16       0.97 f
  U707/Y (INVX2)                           0.29       1.27 r
  U9/Y (AOI22X1)                           0.10       1.37 f
  U1023/Y (INVX2)                          0.05       1.42 r
  h0_reg[28]/D (DFFSR)                     0.00       1.42 r
  data arrival time                                   1.42

  max_delay                                1.80       1.80
  clock uncertainty                       -0.25       1.55
  library setup time                      -0.09       1.46
  data required time                                  1.46
  -----------------------------------------------------------
  data required time                                  1.46
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: pushin (input port clocked by clk)
  Endpoint: h0_reg[31] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.50       0.50 r
  pushin (in)                              0.19       0.69 r
  U732/Y (INVX2)                           0.12       0.81 f
  U718/Y (BUFX2)                           0.16       0.97 f
  U707/Y (INVX2)                           0.29       1.27 r
  U15/Y (AOI22X1)                          0.10       1.37 f
  U1026/Y (INVX2)                          0.05       1.42 r
  h0_reg[31]/D (DFFSR)                     0.00       1.42 r
  data arrival time                                   1.42

  max_delay                                1.80       1.80
  clock uncertainty                       -0.25       1.55
  library setup time                      -0.09       1.46
  data required time                                  1.46
  -----------------------------------------------------------
  data required time                                  1.46
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: pushin (input port clocked by clk)
  Endpoint: h0_reg[14] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.50       0.50 r
  pushin (in)                              0.19       0.69 r
  U732/Y (INVX2)                           0.12       0.81 f
  U714/Y (BUFX2)                           0.17       0.98 f
  U705/Y (INVX2)                           0.29       1.27 r
  U421/Y (AOI22X1)                         0.10       1.37 f
  U1073/Y (INVX2)                          0.05       1.42 r
  h0_reg[14]/D (DFFSR)                     0.00       1.42 r
  data arrival time                                   1.42

  max_delay                                1.80       1.80
  clock uncertainty                       -0.25       1.55
  library setup time                      -0.09       1.46
  data required time                                  1.46
  -----------------------------------------------------------
  data required time                                  1.46
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: pushin (input port clocked by clk)
  Endpoint: h0_reg[15] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.50       0.50 r
  pushin (in)                              0.19       0.69 r
  U732/Y (INVX2)                           0.12       0.81 f
  U714/Y (BUFX2)                           0.17       0.98 f
  U705/Y (INVX2)                           0.29       1.27 r
  U423/Y (AOI22X1)                         0.10       1.37 f
  U1074/Y (INVX2)                          0.05       1.42 r
  h0_reg[15]/D (DFFSR)                     0.00       1.42 r
  data arrival time                                   1.42

  max_delay                                1.80       1.80
  clock uncertainty                       -0.25       1.55
  library setup time                      -0.09       1.46
  data required time                                  1.46
  -----------------------------------------------------------
  data required time                                  1.46
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: pushin (input port clocked by clk)
  Endpoint: h0_reg[16] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.50       0.50 r
  pushin (in)                              0.19       0.69 r
  U732/Y (INVX2)                           0.12       0.81 f
  U714/Y (BUFX2)                           0.17       0.98 f
  U705/Y (INVX2)                           0.29       1.27 r
  U425/Y (AOI22X1)                         0.10       1.37 f
  U1075/Y (INVX2)                          0.05       1.42 r
  h0_reg[16]/D (DFFSR)                     0.00       1.42 r
  data arrival time                                   1.42

  max_delay                                1.80       1.80
  clock uncertainty                       -0.25       1.55
  library setup time                      -0.09       1.46
  data required time                                  1.46
  -----------------------------------------------------------
  data required time                                  1.46
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: pushin (input port clocked by clk)
  Endpoint: h0_reg[17] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.50       0.50 r
  pushin (in)                              0.19       0.69 r
  U732/Y (INVX2)                           0.12       0.81 f
  U714/Y (BUFX2)                           0.17       0.98 f
  U705/Y (INVX2)                           0.29       1.27 r
  U427/Y (AOI22X1)                         0.10       1.37 f
  U1076/Y (INVX2)                          0.05       1.42 r
  h0_reg[17]/D (DFFSR)                     0.00       1.42 r
  data arrival time                                   1.42

  max_delay                                1.80       1.80
  clock uncertainty                       -0.25       1.55
  library setup time                      -0.09       1.46
  data required time                                  1.46
  -----------------------------------------------------------
  data required time                                  1.46
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (MET)                                         0.04


1
write -hierarchy -format verilog -output sfilt_gates.v
Writing verilog file '/home/so/soun0694/Work/287-PnR/sfilt_gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 2 nets to module sfilt_DW02_mult_3_stage_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc sfilt_gates.sdc
1
quit
Information: Defining new variable 'all_inputs_wo_rst_clk'. (CMD-041)

Thank you...
