#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jun 19 15:06:20 2023
# Process ID: 16020
# Current directory: C:/Users/mafassi/Desktop/new08/Microblaze5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1564 C:\Users\mafassi\Desktop\new08\Microblaze5\Microblaze5.xpr
# Log file: C:/Users/mafassi/Desktop/new08/Microblaze5/vivado.log
# Journal file: C:/Users/mafassi/Desktop/new08/Microblaze5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.xpr
create_peripheral Laudren.local user uart_axifull 1.0 -dir C:/Users/mafassi/Desktop/new08/Microblaze5/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core Laudren.local:user:uart_axifull:1.0]
add_peripheral_interface S01_AXI -interface_mode slave -axi_type full [ipx::find_open_core Laudren.local:user:uart_axifull:1.0]
set_property VALUE 1024 [ipx::get_bus_parameters WIZ_MEMORY_SIZE -of_objects [ipx::get_bus_interfaces S01_AXI -of_objects [ipx::find_open_core Laudren.local:user:uart_axifull:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core Laudren.local:user:uart_axifull:1.0]
write_peripheral [ipx::find_open_core Laudren.local:user:uart_axifull:1.0]
set_property  ip_repo_paths  {C:/Users/mafassi/Desktop/new08/Microblaze5/../ip_repo/uart_axifull_1.0 C:/Users/mafassi/Desktop/new08/ip_repo/my_custom_UART_1.0 C:/Users/mafassi/Downloads/fifo_ip} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_uart_axifull_v1_0 -directory C:/Users/mafassi/Desktop/new08/Microblaze5/../ip_repo c:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0/component.xml
update_compile_order -fileset sources_1
close [ open C:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0/hdl/uart_tx.vhd w ]
add_files C:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0/hdl/uart_tx.vhd
update_compile_order -fileset sources_1
ipx::unload_core c:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0/component.xml
update_compile_order -fileset sources_1
ipx::open_ipxact_file {c:\Users\mafassi\Desktop\new08\ip_repo\uart_axifull_1.0\component.xml}
ipx::merge_project_changes ports [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0
current_project Microblaze5
open_bd_design {C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv Laudren.local:user:uart_axifull:1.0 uart_axifull_0
endgroup
set_property location {6 1711 920} [get_bd_cells uart_axifull_0]
current_project edit_uart_axifull_v1_0
current_project Microblaze5
delete_bd_objs [get_bd_cells uart_axifull_0]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv Laudren.local:user:uart_axifull:1.0 uart_axifull_0
endgroup
set_property location {6 1644 1111} [get_bd_cells uart_axifull_0]
delete_bd_objs [get_bd_cells uart_axifull_0]
current_project edit_uart_axifull_v1_0
ipgui::add_param -name {c_baudrate} -component [ipx::current_core] -display_name {C Baudrate} -show_label {true} -show_range {true} -widget {}
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0
startgroup
current_project Microblaze5
create_bd_cell -type ip -vlnv Laudren.local:user:uart_axifull:1.0 uart_axifull_0
endgroup
set_property location {7 1858 972} [get_bd_cells uart_axifull_0]
delete_bd_objs [get_bd_cells uart_axifull_0]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
startgroup
create_bd_cell -type ip -vlnv Laudren.local:user:uart_axifull:1.0 uart_axifull_0
endgroup
set_property location {7 1848 1052} [get_bd_cells uart_axifull_0]
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M01_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins microblaze_0_axi_periph/M01_AXI] [get_bd_intf_pins uart_axifull_0/S00_AXI]
connect_bd_net [get_bd_pins uart_axifull_0/s00_axi_aclk] [get_bd_pins clk_wiz_1/clk_out1]
connect_bd_net [get_bd_pins uart_axifull_0/s00_axi_aresetn] [get_bd_pins rst_clk_wiz_1_100M/peripheral_aresetn]
disconnect_bd_net /microblaze_0_Clk [get_bd_pins axi_uartlite_0/s_axi_aclk]
disconnect_bd_net /rst_clk_wiz_1_100M_peripheral_aresetn [get_bd_pins axi_uartlite_0/s_axi_aresetn]
delete_bd_objs [get_bd_intf_nets axi_uartlite_0_UART] [get_bd_cells axi_uartlite_0]
delete_bd_objs [get_bd_intf_ports usb_uart_0]
set_property location {6 1755 938} [get_bd_cells uart_axifull_0]
startgroup
make_bd_pins_external  [get_bd_pins uart_axifull_0/tx_o]
endgroup
save_bd_design
validate_bd_design
connect_bd_net [get_bd_pins uart_axifull_0/s01_axi_aclk] [get_bd_pins clk_wiz_1/clk_out1]
connect_bd_net [get_bd_pins uart_axifull_0/s01_axi_aresetn] [get_bd_pins rst_clk_wiz_1_100M/peripheral_aresetn]
save_bd_design
validate_bd_design
assign_bd_address
generate_target all [get_files  C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_xbar_1] }
catch { config_ip_cache -export [get_ips -all design_1_uart_axifull_0_3] }
export_ip_user_files -of_objects [get_files C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_xbar_1_synth_1 design_1_uart_axifull_0_3_synth_1 -jobs 10
wait_on_run design_1_xbar_1_synth_1
wait_on_run design_1_uart_axifull_0_3_synth_1
export_simulation -of_objects [get_files C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.ip_user_files -ipstatic_source_dir C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/modelsim} {questa=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/questa} {riviera=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/riviera} {activehdl=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
open_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/mafassi/Desktop/new08/Microblaze5/XSA_design_custom_uart.xsa
current_project edit_uart_axifull_v1_0
close_project
open_bd_design {C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd}
set_property location {4 1170 737} [get_bd_cells microblaze_0_axi_periph]
set_property location {4 1145 638} [get_bd_cells microblaze_0_axi_periph]
set_property location {4 1172 937} [get_bd_cells microblaze_0]
set_property location {5 1509 510} [get_bd_cells uart_axifull_0]
set_property location {5 1602 779} [get_bd_cells microblaze_0_local_memory]
set_property location {3 473 827} [get_bd_cells rst_clk_wiz_1_100M]
set_property location {2 225 656} [get_bd_cells clk_wiz_1]
open_bd_design {C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd}
set_property location {4 1540 913} [get_bd_cells microblaze_0_local_memory]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
set_property location {5.5 1951 809} [get_bd_cells axi_uartlite_0]
connect_bd_intf_net [get_bd_intf_pins axi_uartlite_0/S_AXI] -boundary_type upper [get_bd_intf_pins microblaze_0_axi_periph/M02_AXI]
startgroup
make_bd_pins_external  [get_bd_cells axi_uartlite_0]
make_bd_intf_pins_external  [get_bd_cells axi_uartlite_0]
endgroup
delete_bd_objs [get_bd_nets axi_uartlite_0_interrupt] [get_bd_ports interrupt_0]
validate_bd_design
delete_bd_objs [get_bd_nets s_axi_aclk_0_1] [get_bd_ports s_axi_aclk_0]
delete_bd_objs [get_bd_nets s_axi_aresetn_0_1] [get_bd_ports s_axi_aresetn_0]
connect_bd_net [get_bd_pins axi_uartlite_0/s_axi_aresetn] [get_bd_pins rst_clk_wiz_1_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins clk_wiz_1/clk_out1]
validate_bd_design
generate_target all [get_files  C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_s00_mmu_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_uartlite_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_s00_mmu_0_synth_1 design_1_axi_uartlite_0_0_synth_1 -jobs 10
wait_on_run design_1_s00_mmu_0_synth_1
wait_on_run design_1_axi_uartlite_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.ip_user_files -ipstatic_source_dir C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/modelsim} {questa=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/questa} {riviera=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/riviera} {activehdl=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/mafassi/Desktop/new08/Microblaze5/XSA_new_customUART_design.xsa
make_wrapper -files [get_files C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -top
generate_target all [get_files  C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.ip_user_files -ipstatic_source_dir C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/modelsim} {questa=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/questa} {riviera=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/riviera} {activehdl=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
open_run synth_1 -name synth_1
place_ports UART_0_rxd AB20
set_property IOSTANDARD LVCMOS33 [get_ports [list UART_0_rxd]]
save_constraints
launch_runs impl_1 -jobs 10
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
open_hw_manager
write_hw_platform -fixed -include_bit -force -file C:/Users/mafassi/Desktop/new08/Microblaze5/XSA_customUART.xsa
open_bd_design {C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M02_AXI] [get_bd_intf_nets axi_uartlite_0_UART] [get_bd_cells axi_uartlite_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uart16550:2.0 axi_uart16550_0
endgroup
set_property location {5.5 1926 780} [get_bd_cells axi_uart16550_0]
connect_bd_intf_net [get_bd_intf_ports UART_0] [get_bd_intf_pins axi_uart16550_0/UART]
connect_bd_intf_net [get_bd_intf_pins axi_uart16550_0/S_AXI] -boundary_type upper [get_bd_intf_pins microblaze_0_axi_periph/M02_AXI]
connect_bd_net [get_bd_pins axi_uart16550_0/s_axi_aclk] [get_bd_pins clk_wiz_1/clk_out1]
connect_bd_net [get_bd_pins axi_uart16550_0/s_axi_aresetn] [get_bd_pins rst_clk_wiz_1_100M/peripheral_aresetn]
save_bd_design
validate_bd_design
assign_bd_address -target_address_space /microblaze_0/Data [get_bd_addr_segs axi_uart16550_0/S_AXI/Reg] -force
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
current_design impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list UART_0_rtsn]]
set_property IOSTANDARD LVCMOS33 [get_ports [list UART_0_rxrdyn]]
set_property IOSTANDARD LVCMOS33 [get_ports [list UART_0_txrdyn]]
set_property IOSTANDARD LVCMOS33 [get_ports [list UART_0_ri]]
set_property IOSTANDARD LVCMOS33 [get_ports [list UART_0_out2n]]
set_property IOSTANDARD LVCMOS33 [get_ports [list UART_0_out1n]]
set_property IOSTANDARD LVCMOS33 [get_ports [list UART_0_dtrn]]
set_property IOSTANDARD LVCMOS33 [get_ports [list UART_0_dsrn]]
set_property IOSTANDARD LVCMOS33 [get_ports [list UART_0_ddis]]
set_property IOSTANDARD LVCMOS33 [get_ports [list UART_0_dcdn]]
set_property IOSTANDARD LVCMOS33 [get_ports [list UART_0_ctsn]]
set_property IOSTANDARD LVCMOS33 [get_ports [list UART_0_baudoutn]]
save_constraints
reset_run impl_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
close_design
close_design
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
open_bd_design {C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd}
set_property location {5 1955 778} [get_bd_cells axi_uart16550_0]
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M02_AXI] [get_bd_intf_nets axi_uart16550_0_UART] [get_bd_cells axi_uart16550_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
set_property location {5 2007 739} [get_bd_cells axi_uartlite_0]
connect_bd_intf_net [get_bd_intf_ports UART_0] [get_bd_intf_pins axi_uartlite_0/UART]
connect_bd_intf_net [get_bd_intf_pins axi_uartlite_0/S_AXI] -boundary_type upper [get_bd_intf_pins microblaze_0_axi_periph/M02_AXI]
connect_bd_net [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins clk_wiz_1/clk_out1]
connect_bd_net [get_bd_pins axi_uartlite_0/s_axi_aresetn] [get_bd_pins rst_clk_wiz_1_100M/peripheral_aresetn]
save_bd_design
validate_bd_design
assign_bd_address -target_address_space /microblaze_0/Data [get_bd_addr_segs axi_uartlite_0/S_AXI/Reg] -force
generate_target all [get_files  C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_xbar_1] }
catch { config_ip_cache -export [get_ips -all design_1_axi_uartlite_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_xbar_1_synth_1 -jobs 10
wait_on_run design_1_xbar_1_synth_1
export_simulation -of_objects [get_files C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.ip_user_files -ipstatic_source_dir C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/modelsim} {questa=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/questa} {riviera=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/riviera} {activehdl=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/mafassi/Desktop/new08/Microblaze5/XSA_New_design_customUART.xsa
close_hw_manager
close_design
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv Laudren.local:user:uart_axifull:1.0 [get_ips  design_1_uart_axifull_0_3] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_uart_axifull_0_3] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_uart_axifull_0_3] }
export_ip_user_files -of_objects [get_files C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_axifull_0_3_synth_1 -jobs 10
wait_on_run design_1_uart_axifull_0_3_synth_1
export_simulation -of_objects [get_files C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.ip_user_files -ipstatic_source_dir C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/modelsim} {questa=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/questa} {riviera=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/riviera} {activehdl=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/mafassi/Desktop/new08/Microblaze5/XSA_New_design_customUART2.xsa
ipx::edit_ip_in_project -upgrade true -name uart_axifull_v1_0_project -directory C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.tmp/uart_axifull_v1_0_project c:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0/component.xml
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0/hdl/tb_file.vhd w ]
add_files -fileset sim_1 C:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0/hdl/tb_file.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_file [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
set_property is_enabled false [get_files  c:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0/hdl/uart_axifull_v1_0.vhd]
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
set_property is_enabled false [get_files  c:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0/hdl/uart_axifull_v1_0_S01_AXI.vhd]
set_property is_enabled false [get_files  c:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0/hdl/uart_axifull_v1_0_S00_AXI.vhd]
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top uart_tx [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
set_property is_enabled true [get_files  {c:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0/hdl/uart_axifull_v1_0.vhd c:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0/hdl/uart_axifull_v1_0_S00_AXI.vhd c:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0/hdl/uart_axifull_v1_0_S01_AXI.vhd}]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top uart_axifull_v1_0 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
launch_simulation
reset_project
launch_simulation
export_ip_user_files -of_objects  [get_files C:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0/hdl/tb_file.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0/hdl/tb_file.vhd
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/mafassi/Desktop/new08/ip_repo/edit_uart_axifull_v1_0.sim/testbench.vhd w ]
add_files -fileset sim_1 C:/Users/mafassi/Desktop/new08/ip_repo/edit_uart_axifull_v1_0.sim/testbench.vhd
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
launch_simulation
set_property is_enabled false [get_files  c:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0/hdl/uart_axifull_v1_0.vhd]
set_property is_enabled false [get_files  {c:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0/hdl/uart_axifull_v1_0_S00_AXI.vhd c:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0/hdl/uart_axifull_v1_0_S01_AXI.vhd}]
launch_simulation
set_property is_enabled true [get_files  {c:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0/hdl/uart_axifull_v1_0.vhd c:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0/hdl/uart_axifull_v1_0_S00_AXI.vhd c:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0/hdl/uart_axifull_v1_0_S01_AXI.vhd}]
set_property is_enabled false [get_files  C:/Users/mafassi/Desktop/new08/ip_repo/edit_uart_axifull_v1_0.sim/testbench.vhd]
close_project
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (50 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (50 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (50 MHz)} Master {/microblaze_0 (Periph)} Slave {/uart_axifull_0/S01_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins uart_axifull_0/S01_AXI]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv Laudren.local:user:uart_axifull:1.0 [get_ips  design_1_uart_axifull_0_3] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_uart_axifull_0_3] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_dlmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_1] }
catch { config_ip_cache -export [get_ips -all design_1_uart_axifull_0_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_dlmb_bram_if_cntlr_0_synth_1 design_1_xbar_1_synth_1 design_1_uart_axifull_0_3_synth_1 design_1_auto_pc_0_synth_1 -jobs 10
wait_on_run design_1_dlmb_bram_if_cntlr_0_synth_1
wait_on_run design_1_xbar_1_synth_1
wait_on_run design_1_uart_axifull_0_3_synth_1
wait_on_run design_1_auto_pc_0_synth_1
export_simulation -of_objects [get_files C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.ip_user_files -ipstatic_source_dir C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/modelsim} {questa=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/questa} {riviera=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/riviera} {activehdl=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
generate_target all [get_files  C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_dlmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_1] }
catch { config_ip_cache -export [get_ips -all design_1_uart_axifull_0_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_dlmb_bram_if_cntlr_0_synth_1 design_1_xbar_1_synth_1 design_1_uart_axifull_0_3_synth_1 design_1_auto_pc_0_synth_1 -jobs 10
wait_on_run design_1_dlmb_bram_if_cntlr_0_synth_1
wait_on_run design_1_xbar_1_synth_1
wait_on_run design_1_uart_axifull_0_3_synth_1
wait_on_run design_1_auto_pc_0_synth_1
export_simulation -of_objects [get_files C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.ip_user_files -ipstatic_source_dir C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/modelsim} {questa=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/questa} {riviera=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/riviera} {activehdl=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
synth_design
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
close_design
open_run synth_1 -name synth_1
close_design
open_run impl_1
open_bd_design {C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd}
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
open_hw_manager
write_hw_platform -fixed -include_bit -force -file C:/Users/mafassi/Desktop/new08/Microblaze5/XSA_design_doubleAXI.xsa
open_bd_design {C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd}
set_property offset 0x76000000 [get_bd_addr_segs {microblaze_0/Data/SEG_uart_axifull_0_S01_AXI_mem}]
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {100} CONFIG.MMCM_CLKOUT0_DIVIDE_F {10.000} CONFIG.MMCM_CLKOUT1_DIVIDE {10} CONFIG.CLKOUT1_JITTER {130.958} CONFIG.CLKOUT2_JITTER {130.958}] [get_bd_cells clk_wiz_1]
endgroup
save_bd_design
validate_bd_design
startgroup
set_property -dict [list CONFIG.c_baudrate {900000}] [get_bd_cells uart_axifull_0]
endgroup
startgroup
endgroup
save_bd_design
startgroup
set_property -dict [list CONFIG.c_baudrate {115200}] [get_bd_cells uart_axifull_0]
endgroup
save_bd_design
validate_bd_design
reset_run design_1_clk_wiz_1_0_synth_1
reset_run design_1_microblaze_0_0_synth_1
reset_run design_1_dlmb_v10_0_synth_1
reset_run design_1_ilmb_v10_0_synth_1
reset_run design_1_dlmb_bram_if_cntlr_0_synth_1
reset_run design_1_ilmb_bram_if_cntlr_0_synth_1
reset_run design_1_microblaze_0_axi_intc_0_synth_1
reset_run design_1_rst_clk_wiz_1_100M_0_synth_1
reset_run design_1_xbar_1_synth_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/mafassi/Desktop/new08/Microblaze5/XSA_design_CustomUART_100MHz.xsa
open_bd_design {C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd}
set_property range 64K [get_bd_addr_segs {microblaze_0/Data/SEG_dlmb_bram_if_cntlr_Mem}]
set_property range 64K [get_bd_addr_segs {microblaze_0/Instruction/SEG_ilmb_bram_if_cntlr_Mem}]
save_bd_design
generate_target all [get_files  C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_dlmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all design_1_ilmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all design_1_lmb_bram_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_lmb_bram_0_synth_1 design_1_dlmb_bram_if_cntlr_0_synth_1 design_1_ilmb_bram_if_cntlr_0_synth_1 -jobs 10
wait_on_run design_1_lmb_bram_0_synth_1
wait_on_run design_1_dlmb_bram_if_cntlr_0_synth_1
wait_on_run design_1_ilmb_bram_if_cntlr_0_synth_1
export_simulation -of_objects [get_files C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.ip_user_files -ipstatic_source_dir C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/modelsim} {questa=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/questa} {riviera=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/riviera} {activehdl=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/mafassi/Desktop/new08/Microblaze5/XSA_design_CustomUART_100MHz.xsa
write_hw_platform -fixed -include_bit -force -file C:/Users/mafassi/Desktop/new08/Microblaze5/XSA_design_CustomUART_100MHz2.xsa
set_property range 256K [get_bd_addr_segs {microblaze_0/Instruction/SEG_ilmb_bram_if_cntlr_Mem}]
set_property range 256K [get_bd_addr_segs {microblaze_0/Data/SEG_dlmb_bram_if_cntlr_Mem}]
delete_bd_objs [get_bd_nets clk_wiz_1_clk_out2] [get_bd_ports clk_out2_0]
startgroup
set_property -dict [list CONFIG.CLKOUT2_USED {false} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} CONFIG.MMCM_CLKOUT1_DIVIDE {1} CONFIG.NUM_OUT_CLKS {1} CONFIG.CLKOUT1_JITTER {151.636}] [get_bd_cells clk_wiz_1]
endgroup
save_bd_design
validate_bd_design
reset_run design_1_lmb_bram_0_synth_1
reset_run design_1_dlmb_bram_if_cntlr_0_synth_1
reset_run design_1_xbar_1_synth_1
reset_run design_1_axi_uartlite_0_0_synth_1
reset_run design_1_ilmb_bram_if_cntlr_0_synth_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/mafassi/Desktop/new08/Microblaze5/XSA_design_CustomUART3.xsa
