

@S |##### START OF TIMING REPORT #####[
# Timing Report written on Thu Jun 22 11:48:44 2017
#


Top view:               m2s010_som
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: 0.319

                                                                      Requested     Estimated     Requested     Estimated               Clock        Clock              
Starting Clock                                                        Frequency     Frequency     Period        Period        Slack     Type         Group              
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top|BIT_CLK_inferred_clock                                  100.0 MHz     146.1 MHz     10.000        6.843         3.157     inferred     Inferred_clkgroup_7
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock                100.0 MHz     175.5 MHz     10.000        5.697         4.303     inferred     Inferred_clkgroup_5
m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock                100.0 MHz     331.7 MHz     10.000        3.015         6.985     inferred     Inferred_clkgroup_6
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                       100.0 MHz     132.4 MHz     10.000        7.553         2.447     inferred     Inferred_clkgroup_1
m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     100.0 MHz     372.7 MHz     10.000        2.683         7.317     inferred     Inferred_clkgroup_4
m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                     100.0 MHz     131.2 MHz     10.000        7.619         1.513     inferred     Inferred_clkgroup_0
m2s010_som|MAC_MII_RX_CLK                                             100.0 MHz     NA            10.000        NA            NA        inferred     Inferred_clkgroup_3
m2s010_som|MAC_MII_TX_CLK                                             100.0 MHz     NA            10.000        NA            NA        inferred     Inferred_clkgroup_2
System                                                                100.0 MHz     233.4 MHz     10.000        4.284         5.716     system       system_clkgroup    
========================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack



Clock Relationships
*******************

Clocks                                                                                                                                |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                           Ending                                                             |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                             System                                                             |  0.000       0.786  |  No paths    -      |  No paths    -      |  No paths    -    
System                                                             m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  0.000       0.945  |  No paths    -      |  No paths    -      |  No paths    -    
System                                                             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  0.000       0.736  |  No paths    -      |  No paths    -      |  No paths    -    
System                                                             CommsFPGA_top|BIT_CLK_inferred_clock                               |  0.000       2.021  |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                  m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                  |  0.000       0.362  |  No paths    -      |  5.000       5.550  |  5.000       5.775
m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                  m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    System                                                             |  0.000       1.468  |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  0.000       0.319  |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    CommsFPGA_top|BIT_CLK_inferred_clock                               |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock  m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock  m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock  |  0.000       0.362  |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             System                                                             |  0.000       2.193  |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  0.000       0.362  |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             CommsFPGA_top|BIT_CLK_inferred_clock                               |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             |  0.000       0.864  |  No paths    -      |  No paths    -      |  No paths    -    
CommsFPGA_top|BIT_CLK_inferred_clock                               System                                                             |  0.000       2.276  |  No paths    -      |  No paths    -      |  No paths    -    
CommsFPGA_top|BIT_CLK_inferred_clock                               m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
CommsFPGA_top|BIT_CLK_inferred_clock                               m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
CommsFPGA_top|BIT_CLK_inferred_clock                               m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
CommsFPGA_top|BIT_CLK_inferred_clock                               CommsFPGA_top|BIT_CLK_inferred_clock                               |  0.000       0.362  |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CommsFPGA_top|BIT_CLK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                  Starting                                                                         Arrival          
Instance                                                                                                          Reference                                Type     Pin     Net                    Time        Slack
                                                                                                                  Clock                                                                                             
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d1[0]                             CommsFPGA_top|BIT_CLK_inferred_clock     SLE      Q       TX_FIFO_DOUT_d1[0]     0.061       0.362
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d1[1]                             CommsFPGA_top|BIT_CLK_inferred_clock     SLE      Q       TX_FIFO_DOUT_d1[1]     0.061       0.362
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d1[2]                             CommsFPGA_top|BIT_CLK_inferred_clock     SLE      Q       TX_FIFO_DOUT_d1[2]     0.061       0.362
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d1[3]                             CommsFPGA_top|BIT_CLK_inferred_clock     SLE      Q       TX_FIFO_DOUT_d1[3]     0.061       0.362
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d1[4]                             CommsFPGA_top|BIT_CLK_inferred_clock     SLE      Q       TX_FIFO_DOUT_d1[4]     0.061       0.362
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d1[5]                             CommsFPGA_top|BIT_CLK_inferred_clock     SLE      Q       TX_FIFO_DOUT_d1[5]     0.061       0.362
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d1[6]                             CommsFPGA_top|BIT_CLK_inferred_clock     SLE      Q       TX_FIFO_DOUT_d1[6]     0.061       0.362
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d1[7]                             CommsFPGA_top|BIT_CLK_inferred_clock     SLE      Q       TX_FIFO_DOUT_d1[7]     0.061       0.362
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.iTX_PostAmble                                                 CommsFPGA_top|BIT_CLK_inferred_clock     SLE      Q       TX_PostAmble           0.061       0.362
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31\.U_corefifo_async.Wr_corefifo_doubleSync.sync_int[0]     CommsFPGA_top|BIT_CLK_inferred_clock     SLE      Q       sync_int[0]            0.061       0.362
====================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                        Starting                                                                         Required          
Instance                                                                                                                Reference                                Type     Pin     Net                    Time         Slack
                                                                                                                        Clock                                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d2[0]                                   CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       TX_FIFO_DOUT_d1[0]     0.179        0.362
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d2[1]                                   CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       TX_FIFO_DOUT_d1[1]     0.179        0.362
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d2[2]                                   CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       TX_FIFO_DOUT_d1[2]     0.179        0.362
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d2[3]                                   CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       TX_FIFO_DOUT_d1[3]     0.179        0.362
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d2[4]                                   CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       TX_FIFO_DOUT_d1[4]     0.179        0.362
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d2[5]                                   CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       TX_FIFO_DOUT_d1[5]     0.179        0.362
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d2[6]                                   CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       TX_FIFO_DOUT_d1[6]     0.179        0.362
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d2[7]                                   CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       TX_FIFO_DOUT_d1[7]     0.179        0.362
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_PostAmble_d1                                                                 CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       TX_PostAmble           0.179        0.362
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31\.U_corefifo_async.Wr_corefifo_doubleSync.sync_out_xhdl1[0]     CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       sync_int[0]            0.179        0.362
===========================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        0.541
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.179
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.362

    Number of logic level(s):                0
    Starting point:                          CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d1[0] / Q
    Ending point:                            CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d2[0] / D
    The start point is clocked by            CommsFPGA_top|BIT_CLK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CommsFPGA_top|BIT_CLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                      Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d1[0]     SLE      Q        Out     0.061     0.061       -         
TX_FIFO_DOUT_d1[0]                                                                        Net      -        -       0.480     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d2[0]     SLE      D        In      -         0.541       -         
====================================================================================================================================================




====================================
Detailed Report for Clock: m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                  Starting                                                                                                   Arrival          
Instance                                                                                          Reference                                                  Type     Pin     Net                            Time        Slack
                                                                                                  Clock                                                                                                                       
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.RX_FIFO_wr_en_d[0]             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       RX_FIFO_wr_en_d[0]             0.061       0.362
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.RX_FIFO_wr_en_d[1]             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       RX_FIFO_wr_en_d[1]             0.061       0.362
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.RX_FIFO_wr_en_d[2]             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       RX_FIFO_wr_en_d[2]             0.061       0.362
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.RX_FIFO_wr_en_d[3]             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       RX_FIFO_wr_en_d[3]             0.061       0.362
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.RX_FIFO_wr_en_d[4]             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       RX_FIFO_wr_en_d[4]             0.061       0.362
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.RX_FIFO_wr_en_d[6]             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       RX_FIFO_wr_en_d[6]             0.061       0.362
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.RX_InProcess                       m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       RX_InProcess                   0.061       0.362
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d2_sync2RX[0]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       TX_FIFO_DOUT_d2_sync2RX[0]     0.061       0.362
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d2_sync2RX[1]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       TX_FIFO_DOUT_d2_sync2RX[1]     0.061       0.362
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d2_sync2RX[2]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       TX_FIFO_DOUT_d2_sync2RX[2]     0.061       0.362
==============================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                      Starting                                                                                                   Required          
Instance                                                                                              Reference                                                  Type     Pin     Net                            Time         Slack
                                                                                                      Clock                                                                                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.RX_FIFO_wr_en_d[1]                 m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       RX_FIFO_wr_en_d[0]             0.179        0.362
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.RX_FIFO_wr_en_d[2]                 m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       RX_FIFO_wr_en_d[1]             0.179        0.362
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.RX_FIFO_wr_en_d[3]                 m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       RX_FIFO_wr_en_d[2]             0.179        0.362
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.RX_FIFO_wr_en_d[4]                 m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       RX_FIFO_wr_en_d[3]             0.179        0.362
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.RX_FIFO_wr_en_d[5]                 m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       RX_FIFO_wr_en_d[4]             0.179        0.362
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.RX_FIFO_wr_en_d[7]                 m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       RX_FIFO_wr_en_d[6]             0.179        0.362
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.RX_InProcess_d1                        m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       RX_InProcess                   0.179        0.362
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d2_syncCompare[0]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       TX_FIFO_DOUT_d2_sync2RX[0]     0.179        0.362
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d2_syncCompare[1]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       TX_FIFO_DOUT_d2_sync2RX[1]     0.179        0.362
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.TX_FIFO_DOUT_d2_syncCompare[2]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       TX_FIFO_DOUT_d2_sync2RX[2]     0.179        0.362
===================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        0.541
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.179
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.362

    Number of logic level(s):                0
    Starting point:                          CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.RX_FIFO_wr_en_d[0] / Q
    Ending point:                            CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.RX_FIFO_wr_en_d[1] / D
    The start point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                      Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.RX_FIFO_wr_en_d[0]     SLE      Q        Out     0.061     0.061       -         
RX_FIFO_wr_en_d[0]                                                                        Net      -        -       0.480     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.RX_FIFO_wr_en_d[1]     SLE      D        In      -         0.541       -         
====================================================================================================================================================




====================================
Detailed Report for Clock: m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                                                  Arrival          
Instance                    Reference                                                  Type     Pin     Net           Time        Slack
                            Clock                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.BIT_CLK     m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       BIT_CLK_i     0.076       0.864
=======================================================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                                                                      Required          
Instance                    Reference                                                  Type     Pin     Net               Time         Slack
                            Clock                                                                                                           
--------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.BIT_CLK     m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      D       BIT_CLK_i_i_0     0.179        0.864
============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        1.043
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.179
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.864

    Number of logic level(s):                1
    Starting point:                          CommsFPGA_top_0.BIT_CLK / Q
    Ending point:                            CommsFPGA_top_0.BIT_CLK / D
    The start point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock [rising] on pin CLK

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                            Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
CommsFPGA_top_0.BIT_CLK         SLE      Q        Out     0.076     0.076       -         
BIT_CLK_i                       Net      -        -       0.786     -           2         
CommsFPGA_top_0.BIT_CLK_RNO     CFG1     A        In      -         0.862       -         
CommsFPGA_top_0.BIT_CLK_RNO     CFG1     Y        Out     0.070     0.932       -         
BIT_CLK_i_i_0                   Net      -        -       0.111     -           1         
CommsFPGA_top_0.BIT_CLK         SLE      D        In      -         1.043       -         
==========================================================================================




====================================
Detailed Report for Clock: m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                         Starting                                                                                         Arrival          
Instance                                                 Reference                                           Type     Pin     Net                         Time        Slack
                                                         Clock                                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORERESETP_0.sm0_state[0]                m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       sm0_state[0]                0.076       0.319
m2s010_som_sb_0.CORERESETP_0.CONFIG1_DONE_q1             m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       CONFIG1_DONE_q1             0.061       0.362
m2s010_som_sb_0.CORERESETP_0.CONFIG2_DONE_q1             m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       CONFIG2_DONE_q1             0.061       0.362
m2s010_som_sb_0.CORERESETP_0.FIC_2_APB_M_PRESET_N_q1     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       FIC_2_APB_M_PRESET_N_q1     0.061       0.362
m2s010_som_sb_0.CORERESETP_0.POWER_ON_RESET_N_q1         m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       POWER_ON_RESET_N_q1         0.061       0.362
m2s010_som_sb_0.CORERESETP_0.RESET_N_M2F_q1              m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       RESET_N_M2F_q1              0.061       0.362
m2s010_som_sb_0.CORERESETP_0.ddr_settled_q1              m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       ddr_settled_q1              0.061       0.362
m2s010_som_sb_0.CORERESETP_0.release_sdif0_core_q1       m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       release_sdif3_core_q1       0.061       0.362
m2s010_som_sb_0.CORERESETP_0.sdif3_spll_lock_q1          m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       sdif3_spll_lock_q1          0.061       0.362
m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_q1             m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       sm0_areset_n_q1             0.061       0.362
===========================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                               Starting                                                                                         Required          
Instance                                                       Reference                                           Type     Pin     Net                         Time         Slack
                                                               Clock                                                                                                              
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORERESETP_0.INIT_DONE_int                     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      sm0_state[0]                0.236        0.319
m2s010_som_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base             m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       CONFIG1_DONE_q1             0.179        0.362
m2s010_som_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base             m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       CONFIG2_DONE_q1             0.179        0.362
m2s010_som_sb_0.CORERESETP_0.FIC_2_APB_M_PRESET_N_clk_base     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       FIC_2_APB_M_PRESET_N_q1     0.179        0.362
m2s010_som_sb_0.CORERESETP_0.POWER_ON_RESET_N_clk_base         m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       POWER_ON_RESET_N_q1         0.179        0.362
m2s010_som_sb_0.CORERESETP_0.RESET_N_M2F_clk_base              m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       RESET_N_M2F_q1              0.179        0.362
m2s010_som_sb_0.CORERESETP_0.ddr_settled_clk_base              m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       ddr_settled_q1              0.179        0.362
m2s010_som_sb_0.CORERESETP_0.release_sdif0_core_clk_base       m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       release_sdif3_core_q1       0.179        0.362
m2s010_som_sb_0.CORERESETP_0.sdif3_spll_lock_q2                m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       sdif3_spll_lock_q1          0.179        0.362
m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_clk_base             m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       sm0_areset_n_q1             0.179        0.362
==================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        0.555
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.236
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (critical) :                     0.319

    Number of logic level(s):                0
    Starting point:                          m2s010_som_sb_0.CORERESETP_0.sm0_state[0] / Q
    Ending point:                            m2s010_som_sb_0.CORERESETP_0.INIT_DONE_int / EN
    The start point is clocked by            m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                           Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORERESETP_0.sm0_state[0]      SLE      Q        Out     0.076     0.076       -         
sm0_state[0]                                   Net      -        -       0.480     -           1         
m2s010_som_sb_0.CORERESETP_0.INIT_DONE_int     SLE      EN       In      -         0.555       -         
=========================================================================================================




====================================
Detailed Report for Clock: m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                         Starting                                                                                                          Arrival          
Instance                                                 Reference                                                             Type     Pin     Net                        Time        Slack
                                                         Clock                                                                                                                              
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORERESETP_0.count_ddr_enable_q1         m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr_enable_q1        0.061       0.362
m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       sm0_areset_n_rcosc_q1      0.061       0.362
m2s010_som_sb_0.CORERESETP_0.count_ddr[0]                m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[0]               0.076       0.591
m2s010_som_sb_0.CORERESETP_0.count_ddr_enable_rcosc      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr_enable_rcosc     0.076       0.824
m2s010_som_sb_0.CORERESETP_0.count_ddr[10]               m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[10]              0.076       0.934
m2s010_som_sb_0.CORERESETP_0.count_ddr[9]                m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[9]               0.076       0.987
m2s010_som_sb_0.CORERESETP_0.count_ddr[7]                m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[7]               0.061       1.014
m2s010_som_sb_0.CORERESETP_0.count_ddr[8]                m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[8]               0.076       1.019
m2s010_som_sb_0.CORERESETP_0.count_ddr[13]               m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[13]              0.076       1.041
m2s010_som_sb_0.CORERESETP_0.count_ddr[6]                m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[6]               0.061       1.044
============================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                        Starting                                                                                                          Required          
Instance                                                Reference                                                             Type     Pin     Net                        Time         Slack
                                                        Clock                                                                                                                               
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORERESETP_0.count_ddr_enable_rcosc     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_enable_q1        0.179        0.362
m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc         m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       sm0_areset_n_rcosc_q1      0.179        0.362
m2s010_som_sb_0.CORERESETP_0.count_ddr[0]               m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[0]             0.179        0.591
m2s010_som_sb_0.CORERESETP_0.count_ddr[0]               m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      EN      count_ddr_enable_rcosc     0.236        0.824
m2s010_som_sb_0.CORERESETP_0.count_ddr[1]               m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      EN      count_ddr_enable_rcosc     0.236        0.824
m2s010_som_sb_0.CORERESETP_0.count_ddr[2]               m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      EN      count_ddr_enable_rcosc     0.236        0.824
m2s010_som_sb_0.CORERESETP_0.count_ddr[3]               m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      EN      count_ddr_enable_rcosc     0.236        0.824
m2s010_som_sb_0.CORERESETP_0.count_ddr[4]               m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      EN      count_ddr_enable_rcosc     0.236        0.824
m2s010_som_sb_0.CORERESETP_0.count_ddr[5]               m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      EN      count_ddr_enable_rcosc     0.236        0.824
m2s010_som_sb_0.CORERESETP_0.count_ddr[6]               m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      EN      count_ddr_enable_rcosc     0.236        0.824
============================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        0.541
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.179
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.362

    Number of logic level(s):                0
    Starting point:                          m2s010_som_sb_0.CORERESETP_0.count_ddr_enable_q1 / Q
    Ending point:                            m2s010_som_sb_0.CORERESETP_0.count_ddr_enable_rcosc / D
    The start point is clocked by            m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock [rising] on pin CLK
    The end   point is clocked by            m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock [rising] on pin CLK

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                                    Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORERESETP_0.count_ddr_enable_q1        SLE      Q        Out     0.061     0.061       -         
count_ddr_enable_q1                                     Net      -        -       0.480     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_enable_rcosc     SLE      D        In      -         0.541       -         
==================================================================================================================




====================================
Detailed Report for Clock: m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                     Starting                                                                                      Arrival          
Instance                                             Reference                                             Type     Pin     Net                    Time        Slack
                                                     Clock                                                                                                          
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORECONFIGP_0.INIT_DONE_q1           m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      Q       INIT_DONE_q1           0.061       0.362
m2s010_som_sb_0.CORECONFIGP_0.soft_reset_reg[16]     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      Q       soft_reset_reg[16]     0.061       0.457
m2s010_som_sb_0.CORECONFIGP_0.state[0]               m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      Q       state[0]               0.061       0.622
m2s010_som_sb_0.CORECONFIGP_0.paddr[15]              m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      Q       paddr[15]              0.061       0.891
m2s010_som_sb_0.CORECONFIGP_0.state[1]               m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      Q       state[1]               0.076       0.917
m2s010_som_sb_0.CORECONFIGP_0.soft_reset_reg[0]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      Q       soft_reset_reg[0]      0.061       0.932
m2s010_som_sb_0.CORECONFIGP_0.soft_reset_reg[1]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      Q       soft_reset_reg[1]      0.061       0.961
m2s010_som_sb_0.CORECONFIGP_0.soft_reset_reg[2]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      Q       soft_reset_reg[2]      0.061       1.097
m2s010_som_sb_0.CORECONFIGP_0.soft_reset_reg[3]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      Q       soft_reset_reg[3]      0.061       1.097
m2s010_som_sb_0.CORECONFIGP_0.soft_reset_reg[5]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      Q       soft_reset_reg[5]      0.061       1.097
====================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                           Starting                                                                                Required          
Instance                                                   Reference                                             Type     Pin     Net              Time         Slack
                                                           Clock                                                                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORECONFIGP_0.INIT_DONE_q2                 m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       INIT_DONE_q1     0.179        0.362
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[16]     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[16]       0.179        0.457
m2s010_som_sb_0.CORECONFIGP_0.state[1]                     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       state_ns[1]      0.179        0.622
m2s010_som_sb_0.CORECONFIGP_0.control_reg_1[0]             m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      EN      un8_int_psel     0.236        0.891
m2s010_som_sb_0.CORECONFIGP_0.control_reg_1[1]             m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      EN      un8_int_psel     0.236        0.891
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[0]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      EN      state[1]         0.236        0.917
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[1]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      EN      state[1]         0.236        0.917
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[2]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      EN      state[1]         0.236        0.917
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[3]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      EN      state[1]         0.236        0.917
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[4]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      EN      state[1]         0.236        0.917
=====================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        0.541
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.179
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.362

    Number of logic level(s):                0
    Starting point:                          m2s010_som_sb_0.CORECONFIGP_0.INIT_DONE_q1 / Q
    Ending point:                            m2s010_som_sb_0.CORECONFIGP_0.INIT_DONE_q2 / D
    The start point is clocked by            m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock [rising] on pin CLK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                           Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORECONFIGP_0.INIT_DONE_q1     SLE      Q        Out     0.061     0.061       -         
INIT_DONE_q1                                   Net      -        -       0.480     -           1         
m2s010_som_sb_0.CORECONFIGP_0.INIT_DONE_q2     SLE      D        In      -         0.541       -         
=========================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                                                         Starting                                                                          Arrival          
Instance                                                                                                 Reference     Type       Pin        Net                                           Time        Slack
                                                                                                         Clock                                                                                              
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.hold_collision                            System        SLE        Q          hold_collision                                0.076       0.736
m2s010_som_sb_0.FABOSC_0.I_XTLOSC                                                                        System        XTLOSC     CLKOUT     m2s010_som_sb_0_XTLOSC_CCC_OUT_XTLOSC_CCC     0.000       0.786
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.READY_DELAY_PROC\.un5_apb3_rst_rs                               System        SLE        Q          un5_apb3_rst_rs                               0.061       0.945
CommsFPGA_CCC_0.CCC_INST                                                                                 System        CCC        LOCK       CommsFPGA_CCC_0_LOCK                          0.000       1.395
CommsFPGA_top_0.TRIPLE_DEBOUNCE_INST.DEBOUNCE_2_INST.DEBOUNCE_PROC\.un3_debounce_in_rs                   System        SLE        Q          un3_debounce_in_rs_1                          0.061       2.021
CommsFPGA_top_0.TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.DEBOUNCE_PROC\.un3_debounce_in_rs                   System        SLE        Q          un3_debounce_in_rs                            0.061       2.048
CommsFPGA_top_0.TRIPLE_DEBOUNCE_INST.DEBOUNCE_1_INST.DEBOUNCE_PROC\.un3_debounce_in_rs                   System        SLE        Q          un3_debounce_in_rs_0                          0.061       2.048
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.RX_PACKET_AVAILABLE_INTR\.un15_apb3_reset_rs     System        SLE        Q          un15_apb3_reset_rs                            0.076       2.061
CommsFPGA_top_0.N_19_mux_i_0_rs                                                                          System        SLE        Q          N_19_mux_i_0_rs                               0.076       2.567
CommsFPGA_top_0.RESET_rs_0                                                                               System        SLE        Q          RESET_rs_0                                    0.061       2.569
============================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                        Starting                                                                        Required          
Instance                                                                                Reference     Type     Pin        Net                                           Time         Slack
                                                                                        Clock                                                                                             
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[2]     System        SLE      D          ReadFIFO_WR_STATE_ns[7]                       0.179        0.736
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[5]     System        SLE      D          ReadFIFO_WR_STATE_ns[4]                       0.179        0.736
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[7]     System        SLE      D          ReadFIFO_WR_STATE_ns[2]                       0.179        0.736
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[8]     System        SLE      D          ReadFIFO_WR_STATE_ns[1]                       0.179        0.736
m2s010_som_sb_0.CCC_0.CCC_INST                                                          System        CCC      XTLOSC     m2s010_som_sb_0_XTLOSC_CCC_OUT_XTLOSC_CCC     0.000        0.786
CommsFPGA_CCC_0.CCC_INST                                                                System        CCC      XTLOSC     m2s010_som_sb_0_XTLOSC_CCC_OUT_XTLOSC_CCC     0.000        0.786
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.iAPB3_READY[1]                                 System        SLE      D          iAPB3_READY[0]                                0.179        0.945
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_crc_HighByte_en       System        SLE      D          ReadFIFO_WR_STATE_1_sqmuxa_1                  0.179        1.066
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.iRX_FIFO_rd_en                                 System        SLE      D          iAPB3_READY_i_0[0]                            0.179        1.140
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[4]     System        SLE      D          N_225_i_0                                     0.179        1.267
==========================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        0.914
    + Clock delay at starting point:         0.000 (ideal)
-0.000
    - Requested Period:                      0.000
    - Hold time:                             0.179
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.736

    Number of logic level(s):                1
    Starting point:                          CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.hold_collision / Q
    Ending point:                            CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[8] / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                                        Pin      Pin               Arrival     No. of    
Name                                                                                         Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.hold_collision                SLE      Q        Out     0.076     0.076       -         
hold_collision                                                                               Net      -        -       0.658     -           10        
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns_0[1]     CFG4     A        In      -         0.734       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ns_0[1]     CFG4     Y        Out     0.070     0.803       -         
ReadFIFO_WR_STATE_ns[1]                                                                      Net      -        -       0.111     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[8]          SLE      D        In      -         0.914       -         
=======================================================================================================================================================



##### END OF TIMING REPORT #####]

