// Seed: 4080403080
module module_0;
endmodule
module module_1 ();
  module_0();
  assign id_1 = (1 == id_1);
  id_3(
      .id_0(1), .id_1(1 + id_2)
  );
endmodule
module module_2 (
    input wor id_0,
    input tri id_1,
    output supply1 id_2,
    input tri0 id_3,
    output tri id_4,
    input tri id_5,
    inout supply0 id_6,
    input supply1 id_7,
    input uwire id_8,
    input tri0 id_9
);
  assign id_2 = 1;
  specify
    if (1 != 1'b0) (posedge id_11 => (id_12 +: id_7)) = (1, 1'b0);
    (id_13 => id_14, id_15) = 1;
  endspecify module_0();
  wire id_16;
endmodule
