
*** Running vivado
    with args -log MicrowaveFSM_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MicrowaveFSM_top.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source MicrowaveFSM_top.tcl -notrace
Command: synth_design -top MicrowaveFSM_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15896
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1027.688 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MicrowaveFSM_top' [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab4/MicrowaveFSM/MicrowaveFSM.srcs/sources_1/new/MicrowaveFSM_top.v:8]
INFO: [Synth 8-6157] synthesizing module 'FSM' [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab4/MicrowaveFSM/MicrowaveFSM.srcs/sources_1/new/FSM.v:23]
	Parameter IDLE bound to: 2'b00 
	Parameter SET_TIMER bound to: 2'b01 
	Parameter COOK bound to: 2'b10 
	Parameter ALARM bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab4/MicrowaveFSM/MicrowaveFSM.srcs/sources_1/new/FSM.v:41]
INFO: [Synth 8-6157] synthesizing module 'heartbeat' [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/materials/error conduct/lab/vivado lab_code/MicrowaveFSM/MicrowaveFSM.srcs/sources_1/imports/imports/new/heartbeat.v:3]
	Parameter TOPCOUNT bound to: 100000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'heartbeat' (1#1) [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/materials/error conduct/lab/vivado lab_code/MicrowaveFSM/MicrowaveFSM.srcs/sources_1/imports/imports/new/heartbeat.v:3]
INFO: [Synth 8-6157] synthesizing module 'ClockDivider' [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab4/MicrowaveFSM/MicrowaveFSM.srcs/sources_1/new/ClockDivider.v:3]
	Parameter TOPCOUNT bound to: 50000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClockDivider' (2#1) [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab4/MicrowaveFSM/MicrowaveFSM.srcs/sources_1/new/ClockDivider.v:3]
INFO: [Synth 8-226] default block is never used [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab4/MicrowaveFSM/MicrowaveFSM.srcs/sources_1/new/FSM.v:68]
WARNING: [Synth 8-567] referenced signal 'state' should be on the sensitivity list [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab4/MicrowaveFSM/MicrowaveFSM.srcs/sources_1/new/FSM.v:67]
WARNING: [Synth 8-567] referenced signal 'ledcount' should be on the sensitivity list [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab4/MicrowaveFSM/MicrowaveFSM.srcs/sources_1/new/FSM.v:67]
INFO: [Synth 8-155] case statement is not full and has no default [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab4/MicrowaveFSM/MicrowaveFSM.srcs/sources_1/new/FSM.v:77]
INFO: [Synth 8-6155] done synthesizing module 'FSM' (3#1) [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab4/MicrowaveFSM/MicrowaveFSM.srcs/sources_1/new/FSM.v:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/materials/error conduct/lab/vivado lab_code/MicrowaveFSM/MicrowaveFSM.srcs/sources_1/imports/imports/Activity 3/debouncer.v:2]
INFO: [Synth 8-6157] synthesizing module 'heartbeat__parameterized0' [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/materials/error conduct/lab/vivado lab_code/MicrowaveFSM/MicrowaveFSM.srcs/sources_1/imports/imports/new/heartbeat.v:3]
	Parameter TOPCOUNT bound to: 3300000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'heartbeat__parameterized0' (3#1) [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/materials/error conduct/lab/vivado lab_code/MicrowaveFSM/MicrowaveFSM.srcs/sources_1/imports/imports/new/heartbeat.v:3]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (4#1) [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/materials/error conduct/lab/vivado lab_code/MicrowaveFSM/MicrowaveFSM.srcs/sources_1/imports/imports/Activity 3/debouncer.v:2]
INFO: [Synth 8-6157] synthesizing module 'spot' [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/materials/error conduct/lab/vivado lab_code/MicrowaveFSM/MicrowaveFSM.srcs/sources_1/imports/imports/Activity 3/spot.v:2]
INFO: [Synth 8-6155] done synthesizing module 'spot' (5#1) [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/materials/error conduct/lab/vivado lab_code/MicrowaveFSM/MicrowaveFSM.srcs/sources_1/imports/imports/Activity 3/spot.v:2]
INFO: [Synth 8-6155] done synthesizing module 'MicrowaveFSM_top' (6#1) [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab4/MicrowaveFSM/MicrowaveFSM.srcs/sources_1/new/MicrowaveFSM_top.v:8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1027.688 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1027.688 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1027.688 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1027.688 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab4/MicrowaveFSM/MicrowaveFSM.srcs/constrs_1/new/MicrowaveFSM_constrain_Basys3.xdc]
Finished Parsing XDC File [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab4/MicrowaveFSM/MicrowaveFSM.srcs/constrs_1/new/MicrowaveFSM_constrain_Basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab4/MicrowaveFSM/MicrowaveFSM.srcs/constrs_1/new/MicrowaveFSM_constrain_Basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MicrowaveFSM_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MicrowaveFSM_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1027.688 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1027.688 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1027.688 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1027.688 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1027.688 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
               SET_TIMER |                               01 |                               01
                    COOK |                               10 |                               10
                   ALARM |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1027.688 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input   16 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1027.688 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1027.688 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1038.918 ; gain = 11.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1040.227 ; gain = 12.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1046.027 ; gain = 18.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1046.027 ; gain = 18.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1046.027 ; gain = 18.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1046.027 ; gain = 18.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1046.027 ; gain = 18.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1046.027 ; gain = 18.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    24|
|3     |LUT1   |     3|
|4     |LUT2   |     1|
|5     |LUT3   |    21|
|6     |LUT4   |    14|
|7     |LUT5   |    28|
|8     |LUT6   |    11|
|9     |FDRE   |   119|
|10    |IBUF   |    19|
|11    |OBUF   |    16|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1046.027 ; gain = 18.340
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1046.027 ; gain = 18.340
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1046.027 ; gain = 18.340
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1046.027 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1053.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 1053.840 ; gain = 26.152
INFO: [Common 17-1381] The checkpoint 'E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab4/MicrowaveFSM/MicrowaveFSM.runs/synth_1/MicrowaveFSM_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MicrowaveFSM_top_utilization_synth.rpt -pb MicrowaveFSM_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 16 20:18:26 2021...
