Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jun 22 19:00:51 2020
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : report_drc -file reconfigMultiply_drc_opted.rpt -pb reconfigMultiply_drc_opted.pb -rpx reconfigMultiply_drc_opted.rpx
| Design       : reconfigMultiply
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 3
+----------+------------------+----------------------------+------------+
| Rule     | Severity         | Description                | Violations |
+----------+------------------+----------------------------+------------+
| NSTD-1   | Critical Warning | Unspecified I/O Standard   | 1          |
| RTSTAT-3 | Critical Warning | Unplaced terminals on nets | 1          |
| ZPS7-1   | Warning          | PS7 block required         | 1          |
+----------+------------------+----------------------------+------------+

2. REPORT DETAILS
-----------------
NSTD-1#1 Critical Warning
Unspecified I/O Standard  
26 out of 26 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: dataIn[7:0], dataOut[7:0], Clk, FULL0, FULL1, Rst, bufferEN, bufferRD, bufferSelect, chunkCount, mReady, mStart.
Related violations: <none>

RTSTAT-3#1 Critical Warning
Unplaced terminals on nets  
175 net(s) have unplaced terminals. The problem bus(es) and/or net(s) are Clk_IBUF_BUFG, mCompute/RSTP, Rst_IBUF, mStart_IBUF, pBuffer/buff1/multiplicand[7:0], pBuffer/buff0/multiplier[7:0], mCompute/product0[15:0], mCompute/product[15:0], mCompute/product[2]_i_2_n_0, mCompute/product[2]_i_3_n_0, mCompute/product[2]_i_4_n_0, mCompute/product[2]_i_5_n_0, mCompute/product[2]_i_6_n_0, mCompute/product[2]_i_7_n_0, mCompute/product[2]_i_8_n_0 (the first 15 of 129 listed), GLOBAL_LOGIC0, GLOBAL_LOGIC1.
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


