<Results/membwl/dimm4/tcp_rx_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)perl: warning: Setting locale failed.


perl: warning: Please check that your locale settings:
 This utility measures memory bandwidth per channel or per DIMM rank in real-time
	LANGUAGE = "en_US:en,",

	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1cde
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    12.00 --||-- Mem Ch  0: Reads (MB/s):  2314.24 --|
|--            Writes(MB/s):     2.37 --||--            Writes(MB/s):  3457.53 --|
|-- Mem Ch  1: Reads (MB/s):    13.74 --||-- Mem Ch  1: Reads (MB/s):  2318.84 --|
|--            Writes(MB/s):     6.41 --||--            Writes(MB/s):  3461.49 --|
|-- Mem Ch  2: Reads (MB/s):     7.80 --||-- Mem Ch  2: Reads (MB/s):  2312.80 --|
|--            Writes(MB/s):     2.31 --||--            Writes(MB/s):  3457.18 --|
|-- Mem Ch  3: Reads (MB/s):    15.23 --||-- Mem Ch  3: Reads (MB/s):  2318.12 --|
|--            Writes(MB/s):     6.27 --||--            Writes(MB/s):  3462.07 --|
|-- NODE 0 Mem Read (MB/s) :    48.78 --||-- NODE 1 Mem Read (MB/s) :  9264.00 --|
|-- NODE 0 Mem Write(MB/s) :    17.36 --||-- NODE 1 Mem Write(MB/s) : 13838.27 --|
|-- NODE 0 P. Write (T/s):     124316 --||-- NODE 1 P. Write (T/s):     139643 --|
|-- NODE 0 Memory (MB/s):       66.14 --||-- NODE 1 Memory (MB/s):    23102.27 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9312.78                --|
            |--                System Write Throughput(MB/s):      13855.63                --|
            |--               System Memory Throughput(MB/s):      23168.41                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1db5
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8292          84    1039 K   408 K    324       0     108  
 1     947 K       856 K    33 M   280 M    220 M     0     853 K
-----------------------------------------------------------------------
 *     955 K       856 K    34 M   281 M    220 M     0     853 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.95        Core1: 26.52        
Core2: 30.38        Core3: 28.35        
Core4: 27.41        Core5: 27.05        
Core6: 28.60        Core7: 38.29        
Core8: 29.16        Core9: 22.31        
Core10: 29.25        Core11: 30.76        
Core12: 31.06        Core13: 33.63        
Core14: 29.39        Core15: 28.60        
Core16: 28.82        Core17: 21.12        
Core18: 28.63        Core19: 21.30        
Core20: 29.89        Core21: 21.46        
Core22: 29.50        Core23: 32.41        
Core24: 29.84        Core25: 21.90        
Core26: 30.05        Core27: 36.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.69
Socket1: 28.10
DDR read Latency(ns)
Socket0: 256759.14
Socket1: 1054.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.02        Core1: 27.24        
Core2: 29.11        Core3: 28.22        
Core4: 27.30        Core5: 26.73        
Core6: 28.34        Core7: 38.15        
Core8: 29.40        Core9: 22.47        
Core10: 28.13        Core11: 30.70        
Core12: 26.96        Core13: 33.73        
Core14: 26.20        Core15: 28.28        
Core16: 28.10        Core17: 22.13        
Core18: 28.82        Core19: 22.32        
Core20: 26.31        Core21: 20.21        
Core22: 25.63        Core23: 32.43        
Core24: 27.19        Core25: 22.03        
Core26: 31.38        Core27: 36.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.78
Socket1: 28.15
DDR read Latency(ns)
Socket0: 262435.62
Socket1: 1056.21
irq_total: 176232.685090587
cpu_total: 15.20
cpu_0: 0.80
cpu_1: 32.85
cpu_2: 0.07
cpu_3: 52.66
cpu_4: 0.13
cpu_5: 46.61
cpu_6: 0.13
cpu_7: 15.36
cpu_8: 0.13
cpu_9: 10.57
cpu_10: 0.13
cpu_11: 43.02
cpu_12: 0.13
cpu_13: 25.80
cpu_14: 0.07
cpu_15: 26.60
cpu_16: 0.07
cpu_17: 33.78
cpu_18: 0.07
cpu_19: 16.82
cpu_20: 0.07
cpu_21: 27.66
cpu_22: 0.07
cpu_23: 36.44
cpu_24: 0.07
cpu_25: 21.28
cpu_26: 0.13
cpu_27: 34.18
enp130s0f0_tx_packets: 76765
enp130s0f1_tx_packets: 54986
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 131751
enp130s0f0_rx_packets: 816521
enp130s0f1_rx_packets: 735526
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1552047
enp130s0f0_rx_bytes_phy: 7363466636
enp130s0f1_rx_bytes_phy: 6633431483
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 13996898119
enp130s0f0_rx_packets_phy: 816530
enp130s0f1_rx_packets_phy: 735577
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1552107
enp130s0f0_tx_packets_phy: 143292
enp130s0f1_tx_packets_phy: 122037
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 265329
enp130s0f0_tx_bytes: 5066526
enp130s0f1_tx_bytes: 3629090
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 8695616
enp130s0f0_rx_bytes: 7322047148
enp130s0f1_rx_bytes: 6601021664
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 13923068812
enp130s0f0_tx_bytes_phy: 9631323
enp130s0f1_tx_bytes_phy: 8140316
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 17771639


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.23        Core1: 26.53        
Core2: 27.80        Core3: 28.24        
Core4: 22.28        Core5: 26.98        
Core6: 29.64        Core7: 38.21        
Core8: 22.31        Core9: 22.29        
Core10: 25.95        Core11: 30.66        
Core12: 27.78        Core13: 33.75        
Core14: 20.85        Core15: 28.36        
Core16: 27.68        Core17: 21.18        
Core18: 29.27        Core19: 23.48        
Core20: 29.33        Core21: 21.46        
Core22: 28.55        Core23: 32.57        
Core24: 28.97        Core25: 22.14        
Core26: 29.79        Core27: 36.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.84
Socket1: 28.17
DDR read Latency(ns)
Socket0: 221115.86
Socket1: 1055.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.28        Core1: 26.62        
Core2: 27.07        Core3: 28.42        
Core4: 27.79        Core5: 27.72        
Core6: 30.31        Core7: 38.26        
Core8: 29.10        Core9: 22.05        
Core10: 28.34        Core11: 30.93        
Core12: 30.22        Core13: 33.85        
Core14: 30.45        Core15: 28.23        
Core16: 27.74        Core17: 20.79        
Core18: 29.16        Core19: 22.07        
Core20: 28.72        Core21: 21.47        
Core22: 27.44        Core23: 32.48        
Core24: 32.41        Core25: 21.43        
Core26: 30.95        Core27: 36.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.88
Socket1: 28.21
DDR read Latency(ns)
Socket0: 272583.02
Socket1: 1054.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.69        Core1: 26.53        
Core2: 29.07        Core3: 28.24        
Core4: 29.47        Core5: 26.80        
Core6: 29.46        Core7: 38.20        
Core8: 30.57        Core9: 22.30        
Core10: 27.86        Core11: 30.46        
Core12: 30.89        Core13: 33.63        
Core14: 27.04        Core15: 28.19        
Core16: 27.71        Core17: 20.43        
Core18: 30.28        Core19: 22.53        
Core20: 30.21        Core21: 20.95        
Core22: 28.24        Core23: 32.46        
Core24: 27.90        Core25: 21.53        
Core26: 30.91        Core27: 36.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.14
Socket1: 27.92
DDR read Latency(ns)
Socket0: 262833.13
Socket1: 1065.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.48        Core1: 26.43        
Core2: 29.26        Core3: 28.21        
Core4: 27.91        Core5: 26.87        
Core6: 27.75        Core7: 38.35        
Core8: 27.78        Core9: 22.34        
Core10: 27.62        Core11: 30.53        
Core12: 28.97        Core13: 33.65        
Core14: 27.49        Core15: 28.10        
Core16: 26.92        Core17: 20.99        
Core18: 30.89        Core19: 21.37        
Core20: 28.54        Core21: 20.92        
Core22: 29.31        Core23: 32.40        
Core24: 28.20        Core25: 21.77        
Core26: 30.32        Core27: 35.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.68
Socket1: 27.94
DDR read Latency(ns)
Socket0: 255726.63
Socket1: 1066.04
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 8020
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410541282; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410544474; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205333615; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205333615; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205338456; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205338456; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205342917; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205342917; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205347134; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205347134; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004498847; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4043684; Consumed Joules: 246.81; Watts: 41.11; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2289888; Consumed DRAM Joules: 35.04; DRAM Watts: 5.84
S1P0; QPIClocks: 14410652306; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410654482; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205407105; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205407105; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205407199; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205407199; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205407216; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205407216; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205407205; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205407205; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004777396; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5780629; Consumed Joules: 352.82; Watts: 58.76; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4676647; Consumed DRAM Joules: 71.55; DRAM Watts: 11.92
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2026
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.44   0.01    0.60     286 K    830 K    0.65    0.07    0.01    0.02     7000        0       11     70
   1    1     0.13   0.46   0.28    0.73      45 M     57 M    0.22    0.33    0.03    0.04      448      410        1     60
   2    0     0.00   0.30   0.00    0.60    7074       28 K    0.76    0.12    0.00    0.02      224        0        0     68
   3    1     0.25   0.36   0.69    1.20     106 M    134 M    0.21    0.23    0.04    0.05     4032     3608       40     60
   4    0     0.00   0.57   0.00    0.60      25 K     50 K    0.48    0.16    0.01    0.01     1400        1        0     70
   5    1     0.11   0.23   0.46    0.94      99 M    120 M    0.17    0.26    0.09    0.11     6328     5953        3     60
   6    0     0.00   0.31   0.00    0.60    5658       27 K    0.79    0.11    0.00    0.02     1456        0        0     69
   7    1     0.04   0.28   0.13    0.60      33 M     40 M    0.17    0.15    0.10    0.11      392       24       22     60
   8    0     0.00   0.37   0.00    0.60    6859       36 K    0.81    0.19    0.00    0.01      784        0        0     69
   9    1     0.09   0.95   0.09    0.60    1229 K   4515 K    0.73    0.42    0.00    0.00      280       79        4     60
  10    0     0.00   0.36   0.00    0.60    6462       33 K    0.81    0.18    0.00    0.02      224        0        0     68
  11    1     0.30   0.64   0.48    0.96      64 M     83 M    0.23    0.21    0.02    0.03     3528     3972        4     59
  12    0     0.00   0.65   0.00    0.60      18 K     45 K    0.59    0.27    0.00    0.01     1400        1        0     70
  13    1     0.06   0.25   0.24    0.67      83 M     91 M    0.08    0.18    0.14    0.15     6720     7584        2     59
  14    0     0.00   0.31   0.00    0.60    4142       22 K    0.82    0.17    0.00    0.02      840        0        0     69
  15    1     0.10   0.44   0.22    0.65      50 M     61 M    0.18    0.31    0.05    0.06       56       17        2     59
  16    0     0.00   0.30   0.00    0.60    4751       22 K    0.79    0.16    0.00    0.02      280        0        0     70
  17    1     0.07   0.31   0.24    0.68      33 M     46 M    0.27    0.46    0.05    0.06     1736     1533        2     59
  18    0     0.00   0.30   0.00    0.60    5555       25 K    0.78    0.11    0.00    0.02      616        0        0     70
  19    1     0.07   0.51   0.13    0.60      14 M     20 M    0.28    0.50    0.02    0.03      784      354        1     61
  20    0     0.00   0.30   0.00    0.60    5330       25 K    0.79    0.12    0.00    0.02     2800        0        0     70
  21    1     0.11   0.55   0.21    0.62      16 M     26 M    0.40    0.53    0.01    0.02      616      661        1     61
  22    0     0.00   0.35   0.00    0.60    4395       38 K    0.89    0.14    0.00    0.02       56        0        0     71
  23    1     0.25   0.61   0.41    0.88      64 M     81 M    0.20    0.18    0.03    0.03     2016     1591        4     61
  24    0     0.00   0.35   0.00    0.60    6691       37 K    0.82    0.15    0.00    0.02      112        0        0     71
  25    1     0.11   0.64   0.17    0.60      12 M     20 M    0.36    0.52    0.01    0.02      560      306        0     60
  26    0     0.00   0.32   0.00    0.60    7012       36 K    0.81    0.12    0.00    0.02     4088        0        0     70
  27    1     0.15   0.59   0.25    0.69      66 M     75 M    0.12    0.15    0.04    0.05     2912     3664        2     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.41   0.00    0.60     394 K   1261 K    0.69    0.11    0.01    0.02    21280        2       11     61
 SKT    1     0.13   0.46   0.29    0.80     692 M    864 M    0.20    0.28    0.04    0.05    30408    29756       88     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.46   0.14    0.79     692 M    865 M    0.20    0.28    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   18 G ; Active cycles:   40 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 18.07 %

 C1 core residency: 31.35 %; C3 core residency: 1.12 %; C6 core residency: 49.46 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.46 => corresponds to 11.46 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.65 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     7751 M   7759 M   |    8%     8%   
 SKT    1     7677 M   7673 M   |    7%     7%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   30 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.26     0.08     206.74      29.21         132.63
 SKT   1    52.42    69.83     295.25      59.59         114.60
---------------------------------------------------------------------------------------------------------------
       *    52.68    69.91     501.99      88.79         114.80
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2109
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    14.10 --||-- Mem Ch  0: Reads (MB/s):  3226.98 --|
|--            Writes(MB/s):     3.72 --||--            Writes(MB/s):  3531.77 --|
|-- Mem Ch  1: Reads (MB/s):    17.11 --||-- Mem Ch  1: Reads (MB/s):  3230.61 --|
|--            Writes(MB/s):     7.58 --||--            Writes(MB/s):  3535.26 --|
|-- Mem Ch  2: Reads (MB/s):    11.98 --||-- Mem Ch  2: Reads (MB/s):  3226.59 --|
|--            Writes(MB/s):     3.60 --||--            Writes(MB/s):  3531.47 --|
|-- Mem Ch  3: Reads (MB/s):    18.39 --||-- Mem Ch  3: Reads (MB/s):  3229.90 --|
|--            Writes(MB/s):     7.52 --||--            Writes(MB/s):  3535.31 --|
|-- NODE 0 Mem Read (MB/s) :    61.59 --||-- NODE 1 Mem Read (MB/s) : 12914.08 --|
|-- NODE 0 Mem Write(MB/s) :    22.43 --||-- NODE 1 Mem Write(MB/s) : 14133.81 --|
|-- NODE 0 P. Write (T/s):     124332 --||-- NODE 1 P. Write (T/s):     138291 --|
|-- NODE 0 Memory (MB/s):       84.02 --||-- NODE 1 Memory (MB/s):    27047.89 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      12975.67                --|
            |--                System Write Throughput(MB/s):      14156.24                --|
            |--               System Memory Throughput(MB/s):      27131.91                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 21df
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8604          36     822 K   468 K     12       0       0  
 1     551 K      1023 K    30 M   266 M    221 M     0     443 K
-----------------------------------------------------------------------
 *     559 K      1023 K    31 M   266 M    221 M     0     443 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers

 This utility measures Latency information

Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.51        Core1: 35.19        
Core2: 27.26        Core3: 35.68        
Core4: 27.10        Core5: 35.96        
Core6: 27.68        Core7: 32.16        
Core8: 26.95        Core9: 22.24        
Core10: 28.93        Core11: 39.68        
Core12: 28.16        Core13: 23.30        
Core14: 26.02        Core15: 38.41        
Core16: 27.21        Core17: 27.92        
Core18: 27.08        Core19: 42.04        
Core20: 28.64        Core21: 35.17        
Core22: 25.87        Core23: 38.24        
Core24: 27.38        Core25: 37.77        
Core26: 29.89        Core27: 42.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.67
Socket1: 35.79
DDR read Latency(ns)
Socket0: 232864.66
Socket1: 779.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.20        Core1: 35.16        
Core2: 28.36        Core3: 35.73        
Core4: 25.76        Core5: 36.14        
Core6: 27.03        Core7: 32.46        
Core8: 25.69        Core9: 22.30        
Core10: 29.08        Core11: 41.56        
Core12: 29.63        Core13: 22.46        
Core14: 27.80        Core15: 38.32        
Core16: 29.63        Core17: 26.77        
Core18: 26.98        Core19: 42.99        
Core20: 28.87        Core21: 35.31        
Core22: 27.44        Core23: 39.36        
Core24: 31.09        Core25: 37.76        
Core26: 29.87        Core27: 42.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.71
Socket1: 35.98
DDR read Latency(ns)
Socket0: 243853.10
Socket1: 782.73
irq_total: 96737.3580076089
cpu_total: 15.63
cpu_0: 0.80
cpu_1: 47.81
cpu_2: 0.07
cpu_3: 36.97
cpu_4: 0.07
cpu_5: 42.09
cpu_6: 0.07
cpu_7: 19.68
cpu_8: 0.07
cpu_9: 6.52
cpu_10: 0.07
cpu_11: 30.25
cpu_12: 0.07
cpu_13: 23.01
cpu_14: 0.07
cpu_15: 37.17
cpu_16: 0.07
cpu_17: 28.12
cpu_18: 0.07
cpu_19: 26.13
cpu_20: 0.13
cpu_21: 36.44
cpu_22: 0.13
cpu_23: 36.84
cpu_24: 0.07
cpu_25: 34.18
cpu_26: 0.13
cpu_27: 30.65
enp130s0f0_tx_bytes_phy: 7621510
enp130s0f1_tx_bytes_phy: 6016153
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 13637663
enp130s0f0_rx_packets_phy: 824086
enp130s0f1_rx_packets_phy: 730504
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1554590
enp130s0f0_rx_bytes: 7393079725
enp130s0f1_rx_bytes: 6550328395
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 13943408120
enp130s0f0_tx_packets_phy: 114499
enp130s0f1_tx_packets_phy: 91677
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 206176
enp130s0f0_rx_bytes_phy: 7431608906
enp130s0f1_rx_bytes_phy: 6587674830
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 14019283736
enp130s0f0_rx_packets: 824081
enp130s0f1_rx_packets: 730490
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1554571
enp130s0f0_tx_packets: 48922
enp130s0f1_tx_packets: 24793
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 73715
enp130s0f0_tx_bytes: 3228903
enp130s0f1_tx_bytes: 1636350
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 4865253


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.25        Core1: 34.94        
Core2: 28.11        Core3: 36.40        
Core4: 27.41        Core5: 36.12        
Core6: 27.93        Core7: 35.38        
Core8: 26.16        Core9: 23.27        
Core10: 28.87        Core11: 40.51        
Core12: 28.88        Core13: 22.49        
Core14: 20.78        Core15: 38.72        
Core16: 26.57        Core17: 26.35        
Core18: 21.88        Core19: 42.94        
Core20: 21.92        Core21: 35.36        
Core22: 20.72        Core23: 39.28        
Core24: 27.44        Core25: 37.93        
Core26: 27.73        Core27: 42.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.53
Socket1: 36.03
DDR read Latency(ns)
Socket0: 205583.95
Socket1: 779.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.07        Core1: 35.07        
Core2: 29.70        Core3: 38.74        
Core4: 28.59        Core5: 36.45        
Core6: 27.90        Core7: 42.08        
Core8: 26.85        Core9: 27.62        
Core10: 28.68        Core11: 41.94        
Core12: 28.77        Core13: 22.44        
Core14: 27.63        Core15: 39.67        
Core16: 29.91        Core17: 26.40        
Core18: 32.47        Core19: 43.55        
Core20: 28.24        Core21: 35.27        
Core22: 31.77        Core23: 40.78        
Core24: 27.84        Core25: 38.09        
Core26: 33.95        Core27: 43.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.16
Socket1: 36.90
DDR read Latency(ns)
Socket0: 254516.59
Socket1: 750.59


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.70        Core1: 34.82        
Core2: 32.92        Core3: 39.11        
Core4: 28.26        Core5: 36.45        
Core6: 31.08        Core7: 42.79        
Core8: 33.58        Core9: 27.94        
Core10: 28.07        Core11: 41.90        
Core12: 30.03        Core13: 22.53        
Core14: 25.35        Core15: 39.93        
Core16: 32.84        Core17: 26.56        
Core18: 29.43        Core19: 43.40        
Core20: 29.94        Core21: 35.41        
Core22: 31.11        Core23: 40.74        
Core24: 31.68        Core25: 37.98        
Core26: 29.58        Core27: 43.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.18
Socket1: 36.97
DDR read Latency(ns)
Socket0: 248649.96
Socket1: 750.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.77        Core1: 35.17        
Core2: 32.91        Core3: 38.62        
Core4: 28.32        Core5: 36.35        
Core6: 28.76        Core7: 42.06        
Core8: 29.18        Core9: 27.67        
Core10: 26.55        Core11: 42.06        
Core12: 27.94        Core13: 22.82        
Core14: 27.76        Core15: 39.86        
Core16: 27.42        Core17: 27.11        
Core18: 28.98        Core19: 43.76        
Core20: 28.80        Core21: 35.30        
Core22: 28.41        Core23: 40.98        
Core24: 28.56        Core25: 38.00        
Core26: 27.50        Core27: 43.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.22
Socket1: 37.05
DDR read Latency(ns)
Socket0: 245367.02
Socket1: 749.75
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 9088
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409872190; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409874898; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205007552; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205007552; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205009932; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205009932; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205012265; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205012265; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205014306; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205014306; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004212408; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4071700; Consumed Joules: 248.52; Watts: 41.39; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 2290126; Consumed DRAM Joules: 35.04; DRAM Watts: 5.84
S1P0; QPIClocks: 14409968302; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409970718; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205065361; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205065361; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205065345; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205065345; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205065344; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205065344; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205065440; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205065440; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004618706; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5591893; Consumed Joules: 341.30; Watts: 56.85; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 4815292; Consumed DRAM Joules: 73.67; DRAM Watts: 12.27
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2456
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.45   0.01    0.60     279 K    840 K    0.67    0.08    0.01    0.02    10192        1       15     70
   1    1     0.11   0.22   0.50    1.00     122 M    140 M    0.13    0.15    0.11    0.13     9744    11464       12     60
   2    0     0.00   0.45   0.00    0.60    6322       39 K    0.84    0.20    0.00    0.01      392        0        0     69
   3    1     0.06   0.17   0.33    0.80     110 M    122 M    0.09    0.14    0.20    0.22     3248     3088       13     60
   4    0     0.00   0.33   0.00    0.60    4965       23 K    0.79    0.11    0.00    0.02     2296        0        0     70
   5    1     0.10   0.26   0.37    0.83      98 M    112 M    0.13    0.17    0.10    0.12     3080     4797        6     61
   6    0     0.00   0.29   0.00    0.60    5223       24 K    0.79    0.11    0.00    0.02      448        0        0     69
   7    1     0.06   0.34   0.18    0.60      59 M     64 M    0.09    0.14    0.09    0.10     1232     1887        4     60
   8    0     0.00   0.28   0.00    0.60    4436       24 K    0.82    0.13    0.00    0.02      112        0        0     68
   9    1     0.05   0.88   0.05    0.60    1343 K   3077 K    0.56    0.14    0.00    0.01      112       31        3     61
  10    0     0.00   0.34   0.00    0.60    6726       30 K    0.78    0.17    0.00    0.01      784        0        0     68
  11    1     0.07   0.37   0.18    0.60      59 M     65 M    0.09    0.15    0.09    0.10     1848     1774        5     60
  12    0     0.00   0.29   0.00    0.60    4114       22 K    0.82    0.16    0.00    0.02      168        0        0     70
  13    1     0.11   0.65   0.17    0.60      17 M     24 M    0.29    0.49    0.02    0.02      448      574        6     60
  14    0     0.00   0.29   0.00    0.60    5244       24 K    0.79    0.15    0.00    0.02      224        0        0     70
  15    1     0.18   0.67   0.28    0.72      59 M     69 M    0.13    0.15    0.03    0.04     1512     1652        5     59
  16    0     0.00   0.28   0.00    0.60    4640       21 K    0.79    0.16    0.00    0.02     1344        0        0     69
  17    1     0.06   0.32   0.18    0.60      39 M     48 M    0.18    0.36    0.07    0.08      616     1224        2     60
  18    0     0.00   0.29   0.00    0.60    8100       37 K    0.79    0.12    0.00    0.02      448        0        0     70
  19    1     0.03   0.17   0.15    0.60      58 M     63 M    0.08    0.14    0.22    0.24     1176     1415        5     61
  20    0     0.00   0.64   0.00    0.60      27 K     65 K    0.58    0.19    0.00    0.01     2240        1        1     71
  21    1     0.14   0.48   0.30    0.75      65 M     76 M    0.15    0.20    0.05    0.05     2912     4777        2     61
  22    0     0.00   0.46   0.00    0.60    6312       37 K    0.83    0.19    0.00    0.01      336        0        0     70
  23    1     0.15   0.56   0.26    0.70      58 M     67 M    0.14    0.15    0.04    0.05     1848     1936        9     62
  24    0     0.00   0.42   0.00    0.60      47 K     86 K    0.45    0.25    0.01    0.02     3920        1        2     71
  25    1     0.10   0.37   0.26    0.71      71 M     81 M    0.13    0.17    0.07    0.08     1568     1893        1     61
  26    0     0.00   0.45   0.00    0.60    6229       35 K    0.83    0.20    0.00    0.01     1904        0        0     70
  27    1     0.06   0.33   0.18    0.60      59 M     64 M    0.09    0.14    0.10    0.11     1344     1668        3     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.43   0.00    0.60     416 K   1315 K    0.68    0.12    0.01    0.02    24808        3       18     62
 SKT    1     0.09   0.37   0.24    0.72     880 M   1005 M    0.12    0.18    0.07    0.08    30688    38180       76     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.37   0.12    0.72     881 M   1006 M    0.12    0.18    0.07    0.08     N/A     N/A     N/A      N/A

 Instructions retired:   12 G ; Active cycles:   34 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 16.97 %

 C1 core residency: 23.50 %; C3 core residency: 4.74 %; C6 core residency: 54.79 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.37 => corresponds to 9.28 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.13 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     8789 M   8799 M   |    9%     9%   
 SKT    1     8720 M   8718 M   |    8%     8%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   35 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.28     0.11     209.25      29.57         134.09
 SKT   1    67.66    71.61     288.80      62.10         127.06
---------------------------------------------------------------------------------------------------------------
       *    67.93    71.71     498.06      91.67         127.06
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 253f
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    12.72 --||-- Mem Ch  0: Reads (MB/s):  1345.09 --|
|--            Writes(MB/s):     2.06 --||--            Writes(MB/s):  3161.54 --|
|-- Mem Ch  1: Reads (MB/s):    12.35 --||-- Mem Ch  1: Reads (MB/s):  1348.83 --|
|--            Writes(MB/s):     6.14 --||--            Writes(MB/s):  3163.08 --|
|-- Mem Ch  2: Reads (MB/s):     7.29 --||-- Mem Ch  2: Reads (MB/s):  1344.84 --|
|--            Writes(MB/s):     1.95 --||--            Writes(MB/s):  3161.41 --|
|-- Mem Ch  3: Reads (MB/s):    15.93 --||-- Mem Ch  3: Reads (MB/s):  1348.31 --|
|--            Writes(MB/s):     5.95 --||--            Writes(MB/s):  3164.03 --|
|-- NODE 0 Mem Read (MB/s) :    48.29 --||-- NODE 1 Mem Read (MB/s) :  5387.08 --|
|-- NODE 0 Mem Write(MB/s) :    16.10 --||-- NODE 1 Mem Write(MB/s) : 12650.06 --|
|-- NODE 0 P. Write (T/s):     124325 --||-- NODE 1 P. Write (T/s):     130106 --|
|-- NODE 0 Memory (MB/s):       64.39 --||-- NODE 1 Memory (MB/s):    18037.14 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       5435.37                --|
            |--                System Write Throughput(MB/s):      12666.16                --|
            |--               System Memory Throughput(MB/s):      18101.53                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2614
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8640          84     551 K   375 K    252       0     108  
 1    1019 K       973 K    41 M   287 M    220 M     0    1408 K
-----------------------------------------------------------------------
 *    1027 K       973 K    41 M   287 M    220 M     0    1408 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.80        Core1: 14.75        
Core2: 31.49        Core3: 18.15        
Core4: 27.21        Core5: 14.45        
Core6: 30.79        Core7: 20.76        
Core8: 29.73        Core9: 19.92        
Core10: 28.66        Core11: 18.99        
Core12: 30.50        Core13: 30.77        
Core14: 27.84        Core15: 20.43        
Core16: 29.51        Core17: 17.55        
Core18: 29.91        Core19: 26.91        
Core20: 31.33        Core21: 12.03        
Core22: 28.94        Core23: 20.18        
Core24: 29.27        Core25: 19.35        
Core26: 29.83        Core27: 24.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.75
Socket1: 19.07
DDR read Latency(ns)
Socket0: 290815.92
Socket1: 2191.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.72        Core1: 14.68        
Core2: 29.99        Core3: 17.75        
Core4: 29.03        Core5: 16.88        
Core6: 32.63        Core7: 21.44        
Core8: 30.59        Core9: 20.16        
Core10: 28.57        Core11: 18.88        
Core12: 29.13        Core13: 31.05        
Core14: 28.01        Core15: 21.63        
Core16: 29.99        Core17: 17.46        
Core18: 30.69        Core19: 26.09        
Core20: 31.73        Core21: 11.89        
Core22: 30.28        Core23: 20.08        
Core24: 30.42        Core25: 19.14        
Core26: 30.42        Core27: 24.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.89
Socket1: 19.24
DDR read Latency(ns)
Socket0: 308600.58
Socket1: 2129.25
irq_total: 290890.374871946
cpu_total: 15.82
cpu_0: 0.73
cpu_1: 42.78
cpu_2: 0.07
cpu_3: 44.05
cpu_4: 0.07
cpu_5: 45.44
cpu_6: 0.13
cpu_7: 21.02
cpu_8: 0.00
cpu_9: 9.98
cpu_10: 0.00
cpu_11: 32.67
cpu_12: 0.00
cpu_13: 36.79
cpu_14: 0.00
cpu_15: 18.76
cpu_16: 0.00
cpu_17: 16.70
cpu_18: 0.00
cpu_19: 44.71
cpu_20: 0.00
cpu_21: 41.92
cpu_22: 0.00
cpu_23: 32.14
cpu_24: 0.07
cpu_25: 32.34
cpu_26: 0.13
cpu_27: 22.55
enp130s0f0_rx_packets_phy: 814319
enp130s0f1_rx_packets_phy: 731398
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1545717
enp130s0f0_tx_bytes_phy: 11367230
enp130s0f1_tx_bytes_phy: 10911591
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 22278821
enp130s0f0_rx_packets: 814316
enp130s0f1_rx_packets: 731405
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1545721
enp130s0f0_rx_bytes: 7297377708
enp130s0f1_rx_bytes: 6569107153
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 13866484861
enp130s0f0_tx_packets: 101637
enp130s0f1_tx_packets: 94768
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 196405
enp130s0f0_tx_bytes: 6708091
enp130s0f1_tx_bytes: 6254692
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12962783
enp130s0f0_rx_bytes_phy: 7343531384
enp130s0f1_rx_bytes_phy: 6595756740
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 13939288124
enp130s0f0_tx_packets_phy: 168084
enp130s0f1_tx_packets_phy: 161609
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 329693


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.01        Core1: 14.82        
Core2: 32.37        Core3: 17.46        
Core4: 28.25        Core5: 19.25        
Core6: 16.63        Core7: 20.88        
Core8: 21.91        Core9: 20.65        
Core10: 21.59        Core11: 18.12        
Core12: 21.00        Core13: 31.04        
Core14: 29.76        Core15: 22.36        
Core16: 28.21        Core17: 18.17        
Core18: 31.72        Core19: 24.13        
Core20: 30.72        Core21: 11.97        
Core22: 30.29        Core23: 19.86        
Core24: 28.55        Core25: 19.25        
Core26: 31.18        Core27: 22.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.79
Socket1: 19.28
DDR read Latency(ns)
Socket0: 265942.59
Socket1: 2147.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.80        Core1: 14.51        
Core2: 30.14        Core3: 17.38        
Core4: 30.73        Core5: 20.08        
Core6: 31.20        Core7: 22.44        
Core8: 31.56        Core9: 20.11        
Core10: 28.92        Core11: 18.12        
Core12: 29.75        Core13: 31.49        
Core14: 29.46        Core15: 27.51        
Core16: 31.48        Core17: 18.04        
Core18: 28.46        Core19: 26.51        
Core20: 31.38        Core21: 12.07        
Core22: 28.86        Core23: 20.15        
Core24: 31.51        Core25: 19.38        
Core26: 29.91        Core27: 24.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.60
Socket1: 19.86
DDR read Latency(ns)
Socket0: 307988.82
Socket1: 2026.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.71        Core1: 14.63        
Core2: 32.17        Core3: 17.43        
Core4: 30.05        Core5: 19.84        
Core6: 29.94        Core7: 21.92        
Core8: 30.94        Core9: 20.41        
Core10: 29.30        Core11: 17.82        
Core12: 28.74        Core13: 31.11        
Core14: 28.56        Core15: 25.14        
Core16: 28.50        Core17: 18.07        
Core18: 30.98        Core19: 24.65        
Core20: 32.06        Core21: 12.03        
Core22: 30.75        Core23: 20.30        
Core24: 30.41        Core25: 19.24        
Core26: 29.07        Core27: 22.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.49
Socket1: 19.51
DDR read Latency(ns)
Socket0: 307607.65
Socket1: 2105.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.14        Core1: 15.09        
Core2: 28.19        Core3: 17.59        
Core4: 30.36        Core5: 19.68        
Core6: 29.83        Core7: 21.64        
Core8: 31.91        Core9: 20.67        
Core10: 30.07        Core11: 18.12        
Core12: 29.53        Core13: 31.02        
Core14: 28.83        Core15: 23.81        
Core16: 29.20        Core17: 18.18        
Core18: 33.11        Core19: 23.38        
Core20: 28.07        Core21: 12.08        
Core22: 28.92        Core23: 20.19        
Core24: 27.72        Core25: 19.73        
Core26: 28.13        Core27: 22.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.79
Socket1: 19.44
DDR read Latency(ns)
Socket0: 315172.15
Socket1: 2141.95
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 10164
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409321790; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409323986; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204732253; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204732253; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204734348; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204734348; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204736109; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204736109; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204737972; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204737972; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6003976074; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4007863; Consumed Joules: 244.62; Watts: 40.74; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 2288528; Consumed DRAM Joules: 35.01; DRAM Watts: 5.83
S1P0; QPIClocks: 14409399966; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409401478; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204782223; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204782223; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204782359; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204782359; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204782367; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204782367; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204782874; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204782874; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004004647; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5763795; Consumed Joules: 351.79; Watts: 58.59; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 4274687; Consumed DRAM Joules: 65.40; DRAM Watts: 10.89
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2886
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.45   0.01    0.60     242 K    792 K    0.69    0.08    0.01    0.02     9576        0        4     70
   1    1     0.23   0.47   0.49    0.96      27 M     48 M    0.44    0.56    0.01    0.02     1176     1568        3     60
   2    0     0.00   0.58   0.00    0.60      46 K     90 K    0.49    0.18    0.01    0.01     2856        1        2     69
   3    1     0.14   0.34   0.43    0.90      45 M     74 M    0.38    0.42    0.03    0.05      896     1105        3     60
   4    0     0.00   0.39   0.00    0.60    7212       32 K    0.78    0.15    0.00    0.01     1288        0        0     70
   5    1     0.23   0.45   0.50    0.98      31 M     60 M    0.47    0.48    0.01    0.03     2856     1696        1     60
   6    0     0.00   0.36   0.00    0.60    7286       30 K    0.76    0.13    0.00    0.02     2184        0        0     69
   7    1     0.11   0.68   0.16    0.60      12 M     19 M    0.38    0.49    0.01    0.02     1400      622        5     60
   8    0     0.00   0.37   0.00    0.60    7614       33 K    0.78    0.15    0.00    0.02      896        0        0     69
   9    1     0.09   0.76   0.11    0.60     901 K   3967 K    0.77    0.43    0.00    0.00      280       85        1     60
  10    0     0.00   0.32   0.00    0.60    7118       32 K    0.78    0.17    0.00    0.02     1848        0        0     68
  11    1     0.21   0.57   0.36    0.82      19 M     36 M    0.46    0.48    0.01    0.02      896     1153        1     59
  12    0     0.00   0.32   0.00    0.60    6217       29 K    0.79    0.17    0.00    0.02      168        0        0     70
  13    1     0.12   0.36   0.34    0.81      80 M     93 M    0.14    0.19    0.06    0.08     8512     6968        2     59
  14    0     0.00   0.31   0.00    0.60    6014       29 K    0.79    0.17    0.00    0.02      112        0        0     70
  15    1     0.09   0.65   0.15    0.60      13 M     19 M    0.32    0.47    0.01    0.02     1848      751        5     59
  16    0     0.00   0.30   0.00    0.60    5538       25 K    0.78    0.17    0.00    0.02      224        0        0     69
  17    1     0.08   0.51   0.15    0.60      10 M     18 M    0.41    0.63    0.01    0.02     1008      471        1     59
  18    0     0.00   0.30   0.00    0.60    7792       34 K    0.78    0.12    0.00    0.02      280        0        0     70
  19    1     0.31   0.71   0.43    0.91      49 M     69 M    0.29    0.31    0.02    0.02     8680     4244        1     60
  20    0     0.00   0.47   0.00    0.60    9628       35 K    0.73    0.19    0.00    0.01      392        0        0     70
  21    1     0.27   0.55   0.48    0.96    7279 K     32 M    0.78    0.71    0.00    0.01      560      302        0     60
  22    0     0.00   0.49   0.00    0.60    9585       46 K    0.79    0.19    0.00    0.01      336        0        0     70
  23    1     0.09   0.39   0.24    0.67      33 M     52 M    0.35    0.39    0.04    0.06      168       13        0     61
  24    0     0.00   0.61   0.00    0.60    6536       41 K    0.84    0.25    0.00    0.01      672        0        0     71
  25    1     0.21   0.61   0.35    0.81      22 M     41 M    0.45    0.45    0.01    0.02      840     1173        0     60
  26    0     0.00   0.50   0.00    0.60    5679       38 K    0.85    0.19    0.00    0.01     3808        0        0     70
  27    1     0.13   0.62   0.20    0.63      13 M     22 M    0.41    0.48    0.01    0.02     1456      849        1     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.44   0.00    0.60     374 K   1292 K    0.71    0.12    0.01    0.02    24640        1        6     61
 SKT    1     0.16   0.52   0.31    0.81     368 M    593 M    0.38    0.45    0.02    0.03    30576    21000       23     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.52   0.16    0.81     369 M    594 M    0.38    0.45    0.02    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   23 G ; Active cycles:   44 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 19.41 %

 C1 core residency: 33.05 %; C3 core residency: 0.04 %; C6 core residency: 47.49 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.52 => corresponds to 13.07 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 2.06 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5704 M   5714 M   |    5%     5%   
 SKT    1     5640 M   5639 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   22 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.23     0.08     208.22      29.50         131.50
 SKT   1    26.91    63.68     296.69      54.48         110.12
---------------------------------------------------------------------------------------------------------------
       *    27.14    63.76     504.90      83.98         110.14
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 296e
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    18.87 --||-- Mem Ch  0: Reads (MB/s):  2533.16 --|
|--            Writes(MB/s):     8.35 --||--            Writes(MB/s):  3433.14 --|
|-- Mem Ch  1: Reads (MB/s):    12.80 --||-- Mem Ch  1: Reads (MB/s):  2530.04 --|
|--            Writes(MB/s):     4.20 --||--            Writes(MB/s):  3428.82 --|
|-- Mem Ch  2: Reads (MB/s):    15.89 --||-- Mem Ch  2: Reads (MB/s):  2534.50 --|
|--            Writes(MB/s):     8.05 --||--            Writes(MB/s):  3434.00 --|
|-- Mem Ch  3: Reads (MB/s):    16.77 --||-- Mem Ch  3: Reads (MB/s):  2528.84 --|
|--            Writes(MB/s):     3.94 --||--            Writes(MB/s):  3429.13 --|
|-- NODE 0 Mem Read (MB/s) :    64.32 --||-- NODE 1 Mem Read (MB/s) : 10126.54 --|
|-- NODE 0 Mem Write(MB/s) :    24.53 --||-- NODE 1 Mem Write(MB/s) : 13725.10 --|
|-- NODE 0 P. Write (T/s):     124314 --||-- NODE 1 P. Write (T/s):     167019 --|
|-- NODE 0 Memory (MB/s):       88.85 --||-- NODE 1 Memory (MB/s):    23851.63 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      10190.85                --|
            |--                System Write Throughput(MB/s):      13749.63                --|
            |--               System Memory Throughput(MB/s):      23940.48                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2a43
Program exited with status 0
Cleaning upSkt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8760          60     786 K   434 K    300       0      36  
 1    1217 K       671 K    36 M   289 M    220 M     0    1028 K
-----------------------------------------------------------------------
 *    1226 K       671 K    37 M   289 M    220 M     0    1028 K


 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.15        Core1: 27.58        
Core2: 27.36        Core3: 22.50        
Core4: 26.65        Core5: 29.50        
Core6: 28.80        Core7: 24.64        
Core8: 28.79        Core9: 21.75        
Core10: 30.32        Core11: 18.27        
Core12: 28.97        Core13: 24.13        
Core14: 29.30        Core15: 33.34        
Core16: 28.52        Core17: 36.21        
Core18: 30.29        Core19: 27.37        
Core20: 30.20        Core21: 36.55        
Core22: 28.28        Core23: 37.58        
Core24: 27.25        Core25: 33.00        
Core26: 30.73        Core27: 26.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.01
Socket1: 28.55
DDR read Latency(ns)
Socket0: 214050.52
Socket1: 989.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.81        Core1: 27.61        
Core2: 29.24        Core3: 22.69        
Core4: 27.97        Core5: 29.42        
Core6: 30.35        Core7: 24.32        
Core8: 29.70        Core9: 21.74        
Core10: 28.53        Core11: 18.31        
Core12: 29.27        Core13: 25.39        
Core14: 29.79        Core15: 33.03        
Core16: 29.13        Core17: 36.14        
Core18: 30.75        Core19: 23.79        
Core20: 31.99        Core21: 36.40        
Core22: 31.60        Core23: 37.31        
Core24: 27.21        Core25: 33.07        
Core26: 30.33        Core27: 24.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.74
Socket1: 28.27
DDR read Latency(ns)
Socket0: 222778.13
Socket1: 1003.01
irq_total: 211194.661626969
cpu_total: 16.83
cpu_0: 0.73
cpu_1: 41.42
cpu_2: 0.07
cpu_3: 43.62
cpu_4: 0.07
cpu_5: 49.00
cpu_6: 0.13
cpu_7: 40.16
cpu_8: 0.07
cpu_9: 8.91
cpu_10: 0.07
cpu_11: 56.58
cpu_12: 0.07
cpu_13: 21.81
cpu_14: 0.07
cpu_15: 39.63
cpu_16: 0.07
cpu_17: 31.52
cpu_18: 0.07
cpu_19: 21.14
cpu_20: 0.07
cpu_21: 26.73
cpu_22: 0.07
cpu_23: 27.86
cpu_24: 0.07
cpu_25: 36.57
cpu_26: 0.13
cpu_27: 24.40
enp130s0f0_tx_packets_phy: 146733
enp130s0f1_tx_packets_phy: 170522
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 317255
enp130s0f0_tx_bytes_phy: 9871430
enp130s0f1_tx_bytes_phy: 11532988
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 21404418
enp130s0f0_rx_packets: 809101
enp130s0f1_rx_packets: 737326
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1546427
enp130s0f0_rx_bytes_phy: 7296387338
enp130s0f1_rx_bytes_phy: 6649362499
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 13945749837
enp130s0f0_tx_packets: 80079
enp130s0f1_tx_packets: 103246
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 183325
enp130s0f0_rx_bytes: 7271458089
enp130s0f1_rx_bytes: 6621328822
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 13892786911
enp130s0f0_rx_packets_phy: 809091
enp130s0f1_rx_packets_phy: 737343
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1546434
enp130s0f0_tx_bytes: 5285238
enp130s0f1_tx_bytes: 6814257
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12099495


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.22        Core1: 27.39        
Core2: 22.97        Core3: 25.87        
Core4: 27.41        Core5: 30.08        
Core6: 27.50        Core7: 26.45        
Core8: 20.72        Core9: 21.84        
Core10: 29.56        Core11: 20.59        
Core12: 27.64        Core13: 28.12        
Core14: 28.82        Core15: 32.33        
Core16: 28.54        Core17: 36.63        
Core18: 28.54        Core19: 23.40        
Core20: 22.23        Core21: 35.86        
Core22: 27.92        Core23: 36.82        
Core24: 27.86        Core25: 33.63        
Core26: 23.07        Core27: 23.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.15
Socket1: 29.27
DDR read Latency(ns)
Socket0: 192999.85
Socket1: 980.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.49        Core1: 27.01        
Core2: 28.72        Core3: 21.62        
Core4: 29.05        Core5: 30.59        
Core6: 28.62        Core7: 22.67        
Core8: 28.66        Core9: 21.73        
Core10: 29.11        Core11: 19.61        
Core12: 27.83        Core13: 36.84        
Core14: 28.50        Core15: 32.06        
Core16: 30.47        Core17: 37.68        
Core18: 29.36        Core19: 23.57        
Core20: 30.54        Core21: 32.90        
Core22: 30.39        Core23: 35.49        
Core24: 27.84        Core25: 35.65        
Core26: 29.81        Core27: 23.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.33
Socket1: 29.22
DDR read Latency(ns)
Socket0: 227744.45
Socket1: 1028.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.69        Core1: 27.45        
Core2: 28.69        Core3: 21.97        
Core4: 27.90        Core5: 30.77        
Core6: 28.52        Core7: 22.52        
Core8: 29.28        Core9: 21.85        
Core10: 29.69        Core11: 19.84        
Core12: 31.31        Core13: 36.95        
Core14: 30.58        Core15: 31.93        
Core16: 29.64        Core17: 37.90        
Core18: 30.61        Core19: 23.21        
Core20: 29.88        Core21: 33.15        
Core22: 30.53        Core23: 35.53        
Core24: 30.79        Core25: 35.80        
Core26: 29.72        Core27: 23.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.28
Socket1: 29.36
DDR read Latency(ns)
Socket0: 227858.29
Socket1: 1022.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.24        Core1: 27.05        
Core2: 28.18        Core3: 23.27        
Core4: 31.33        Core5: 30.83        
Core6: 29.54        Core7: 23.38        
Core8: 28.65        Core9: 21.79        
Core10: 28.08        Core11: 21.10        
Core12: 26.51        Core13: 37.07        
Core14: 27.28        Core15: 31.90        
Core16: 29.31        Core17: 37.81        
Core18: 28.88        Core19: 23.21        
Core20: 30.00        Core21: 33.54        
Core22: 30.75        Core23: 35.41        
Core24: 29.56        Core25: 35.75        
Core26: 31.37        Core27: 22.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.19
Socket1: 29.59
DDR read Latency(ns)
Socket0: 222706.27
Socket1: 1011.42
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 11236
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6003 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409288918; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409292090; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204773441; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204773441; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204778330; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204778330; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204716800; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204716800; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204720859; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204720859; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6003975141; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4038517; Consumed Joules: 246.49; Watts: 41.06; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 2295236; Consumed DRAM Joules: 35.12; DRAM Watts: 5.85
S1P0; QPIClocks: 14409401558; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409403950; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204782069; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204782069; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204782011; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204782011; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204782065; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204782065; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204782183; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204782183; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6003998325; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5719867; Consumed Joules: 349.11; Watts: 58.16; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4727592; Consumed DRAM Joules: 72.33; DRAM Watts: 12.05
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2cb5
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.42   0.01    0.60     247 K    754 K    0.67    0.08    0.01    0.02    11648        0        9     70
   1    1     0.09   0.27   0.35    0.82      69 M     86 M    0.20    0.29    0.07    0.09     1456     1664        2     60
   2    0     0.00   0.29   0.00    0.60    7791       33 K    0.77    0.12    0.00    0.02      616        0        0     69
   3    1     0.09   0.36   0.26    0.71      38 M     51 M    0.26    0.44    0.04    0.06     1904     1365        7     59
   4    0     0.00   0.32   0.00    0.60    3911       23 K    0.84    0.13    0.00    0.02     2968        0        0     70
   5    1     0.19   0.36   0.52    1.01      97 M    121 M    0.20    0.20    0.05    0.06      616      142        5     60
   6    0     0.00   0.30   0.00    0.60    4742       22 K    0.79    0.12    0.00    0.02      504        0        0     69
   7    1     0.11   0.54   0.21    0.63      19 M     30 M    0.35    0.44    0.02    0.03      784      747       18     60
   8    0     0.00   0.31   0.00    0.60    5309       24 K    0.78    0.13    0.00    0.02      336        0        0     69
   9    1     0.09   0.95   0.09    0.60    1240 K   3882 K    0.68    0.37    0.00    0.00      112       78        5     60
  10    0     0.00   0.32   0.00    0.60    5608       27 K    0.79    0.16    0.00    0.02      392        0        0     68
  11    1     0.37   0.83   0.45    0.93      25 M     45 M    0.44    0.38    0.01    0.01     1456      893       12     58
  12    0     0.00   0.30   0.00    0.60    5841       26 K    0.78    0.17    0.00    0.02     1624        0        0     69
  13    1     0.07   0.32   0.22    0.63      70 M     77 M    0.09    0.16    0.10    0.11     4928     5442        5     60
  14    0     0.00   0.66   0.00    0.60      28 K     48 K    0.42    0.15    0.01    0.01     1848        0        2     70
  15    1     0.25   0.61   0.41    0.89      79 M     95 M    0.16    0.17    0.03    0.04     6720     6750        4     58
  16    0     0.00   0.33   0.00    0.60    6233       31 K    0.80    0.19    0.00    0.02      280        0        0     70
  17    1     0.07   0.34   0.20    0.61      71 M     78 M    0.09    0.14    0.11    0.12     3640     4518       64     59
  18    0     0.00   0.33   0.00    0.60    7287       31 K    0.77    0.15    0.00    0.02      336        0        0     70
  19    1     0.09   0.46   0.19    0.60      22 M     30 M    0.26    0.42    0.03    0.03      448     1035        1     61
  20    0     0.00   0.35   0.00    0.60    8284       32 K    0.75    0.13    0.00    0.02      280        0        0     70
  21    1     0.11   0.40   0.26    0.71      67 M     81 M    0.16    0.20    0.06    0.08      336       69       50     61
  22    0     0.00   0.31   0.00    0.60    7868       35 K    0.78    0.13    0.00    0.02      168        0        0     70
  23    1     0.05   0.22   0.22    0.63      79 M     87 M    0.09    0.17    0.16    0.18     6384     7035        6     61
  24    0     0.00   0.31   0.00    0.60    3798       30 K    0.87    0.12    0.00    0.02     2408        0        0     71
  25    1     0.09   0.36   0.25    0.68      71 M     82 M    0.14    0.17    0.08    0.09      224       22       21     61
  26    0     0.00   0.32   0.00    0.60    6744       30 K    0.78    0.13    0.00    0.02     1792        0        0     70
  27    1     0.11   0.54   0.21    0.63      22 M     32 M    0.31    0.42    0.02    0.03     1120      965        3     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.38   0.00    0.60     349 K   1153 K    0.70    0.10    0.01    0.02    25200        0       11     62
 SKT    1     0.13   0.46   0.27    0.75     736 M    904 M    0.19    0.25    0.04    0.05    30128    30725      203     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.46   0.14    0.74     737 M    905 M    0.19    0.25    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:   38 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 18.43 %

 C1 core residency: 31.84 %; C3 core residency: 0.94 %; C6 core residency: 48.78 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.46 => corresponds to 11.60 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.59 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     7881 M   7879 M   |    8%     8%   
 SKT    1     7800 M   7800 M   |    8%     8%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   31 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.29     0.11     208.49      29.46         130.81
 SKT   1    54.51    70.18     293.86      60.44         115.60
---------------------------------------------------------------------------------------------------------------
       *    54.81    70.30     502.35      89.90         115.56
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2d99
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    17.89 --||-- Mem Ch  0: Reads (MB/s):  2474.70 --|
|--            Writes(MB/s):     8.28 --||--            Writes(MB/s):  3504.26 --|
|-- Mem Ch  1: Reads (MB/s):    12.86 --||-- Mem Ch  1: Reads (MB/s):  2470.60 --|
|--            Writes(MB/s):     4.47 --||--            Writes(MB/s):  3500.19 --|
|-- Mem Ch  2: Reads (MB/s):    15.53 --||-- Mem Ch  2: Reads (MB/s):  2473.38 --|
|--            Writes(MB/s):     8.21 --||--            Writes(MB/s):  3503.28 --|
|-- Mem Ch  3: Reads (MB/s):    14.41 --||-- Mem Ch  3: Reads (MB/s):  2470.22 --|
|--            Writes(MB/s):     4.28 --||--            Writes(MB/s):  3499.74 --|
|-- NODE 0 Mem Read (MB/s) :    60.69 --||-- NODE 1 Mem Read (MB/s) :  9888.90 --|
|-- NODE 0 Mem Write(MB/s) :    25.24 --||-- NODE 1 Mem Write(MB/s) : 14007.46 --|
|-- NODE 0 P. Write (T/s):     124323 --||-- NODE 1 P. Write (T/s):     164253 --|
|-- NODE 0 Memory (MB/s):       85.94 --||-- NODE 1 Memory (MB/s):    23896.36 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9949.59                --|
            |--                System Write Throughput(MB/s):      14032.71                --|
            |--               System Memory Throughput(MB/s):      23982.30                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2e6e
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8628          72     764 K   442 K    264       0      72  
 1     682 K      1167 K    33 M   268 M    221 M    36     901 K
-----------------------------------------------------------------------
 *     690 K      1167 K    34 M   268 M    221 M    36     901 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.35        Core1: 28.26        
Core2: 28.15        Core3: 28.60        
Core4: 29.21        Core5: 25.88        
Core6: 28.12        Core7: 36.81        
Core8: 27.36        Core9: 24.16        
Core10: 28.45        Core11: 32.60        
Core12: 26.50        Core13: 21.17        
Core14: 26.71        Core15: 37.29        
Core16: 30.40        Core17: 23.75        
Core18: 29.47        Core19: 21.40        
Core20: 27.89        Core21: 34.89        
Core22: 28.21        Core23: 22.29        
Core24: 28.71        Core25: 19.54        
Core26: 30.05        Core27: 20.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.79
Socket1: 27.12
DDR read Latency(ns)
Socket0: 222770.88
Socket1: 1158.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.26        Core1: 28.36        
Core2: 28.47        Core3: 28.55        
Core4: 28.80        Core5: 25.80        
Core6: 30.20        Core7: 36.80        
Core8: 29.93        Core9: 23.31        
Core10: 26.48        Core11: 32.80        
Core12: 26.75        Core13: 22.23        
Core14: 27.17        Core15: 37.17        
Core16: 26.71        Core17: 23.65        
Core18: 29.96        Core19: 21.52        
Core20: 29.20        Core21: 34.82        
Core22: 31.66        Core23: 22.08        
Core24: 28.79        Core25: 20.17        
Core26: 29.85        Core27: 20.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.38
Socket1: 27.20
DDR read Latency(ns)
Socket0: 226557.74
Socket1: 1160.37
irq_total: 171603.341404634
cpu_total: 14.89
cpu_0: 0.80
cpu_1: 43.62
cpu_2: 0.00
cpu_3: 39.10
cpu_4: 0.00
cpu_5: 45.28
cpu_6: 0.07
cpu_7: 19.35
cpu_8: 0.07
cpu_9: 16.42
cpu_10: 0.07
cpu_11: 32.05
cpu_12: 0.00
cpu_13: 25.80
cpu_14: 0.07
cpu_15: 26.46
cpu_16: 0.00
cpu_17: 20.94
cpu_18: 0.07
cpu_19: 36.17
cpu_20: 0.00
cpu_21: 32.78
cpu_22: 0.00
cpu_23: 22.21
cpu_24: 0.00
cpu_25: 16.49
cpu_26: 0.07
cpu_27: 38.90
enp130s0f0_tx_bytes: 3830857
enp130s0f1_tx_bytes: 3799807
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 7630664
enp130s0f0_tx_packets_phy: 124113
enp130s0f1_tx_packets_phy: 125218
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 249331
enp130s0f0_tx_packets: 58043
enp130s0f1_tx_packets: 57572
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 115615
enp130s0f0_tx_bytes_phy: 8291522
enp130s0f1_tx_bytes_phy: 8359398
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 16650920
enp130s0f0_rx_packets: 822129
enp130s0f1_rx_packets: 732733
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1554862
enp130s0f0_rx_bytes: 7367137399
enp130s0f1_rx_bytes: 6568829957
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 13935967356
enp130s0f0_rx_packets_phy: 822134
enp130s0f1_rx_packets_phy: 732744
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1554878
enp130s0f0_rx_bytes_phy: 7413959996
enp130s0f1_rx_bytes_phy: 6607886156
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 14021846152


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.10        Core1: 28.26        
Core2: 21.43        Core3: 28.55        
Core4: 22.15        Core5: 25.18        
Core6: 23.40        Core7: 36.78        
Core8: 22.01        Core9: 23.12        
Core10: 27.49        Core11: 32.76        
Core12: 26.83        Core13: 26.71        
Core14: 28.33        Core15: 37.29        
Core16: 26.89        Core17: 22.58        
Core18: 31.38        Core19: 21.94        
Core20: 29.14        Core21: 34.30        
Core22: 30.85        Core23: 23.02        
Core24: 30.42        Core25: 22.79        
Core26: 29.77        Core27: 20.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.89
Socket1: 27.46
DDR read Latency(ns)
Socket0: 201226.47
Socket1: 1157.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.54        Core1: 29.16        
Core2: 27.22        Core3: 28.68        
Core4: 28.80        Core5: 25.60        
Core6: 31.83        Core7: 36.77        
Core8: 31.41        Core9: 24.20        
Core10: 29.13        Core11: 33.22        
Core12: 25.81        Core13: 23.31        
Core14: 27.73        Core15: 37.17        
Core16: 27.73        Core17: 25.15        
Core18: 29.40        Core19: 21.56        
Core20: 29.97        Core21: 34.89        
Core22: 29.86        Core23: 22.53        
Core24: 28.64        Core25: 20.22        
Core26: 29.68        Core27: 20.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.74
Socket1: 27.48
DDR read Latency(ns)
Socket0: 228276.97
Socket1: 1146.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.76        Core1: 28.12        
Core2: 27.73        Core3: 29.67        
Core4: 27.42        Core5: 25.71        
Core6: 29.52        Core7: 36.95        
Core8: 30.84        Core9: 24.20        
Core10: 27.35        Core11: 33.40        
Core12: 27.30        Core13: 20.84        
Core14: 27.95        Core15: 37.20        
Core16: 28.28        Core17: 23.00        
Core18: 29.76        Core19: 23.95        
Core20: 29.96        Core21: 34.93        
Core22: 30.14        Core23: 25.58        
Core24: 30.00        Core25: 19.49        
Core26: 30.60        Core27: 21.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.40
Socket1: 27.70
DDR read Latency(ns)
Socket0: 222451.92
Socket1: 1131.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.47        Core1: 28.54        
Core2: 30.39        Core3: 31.18        
Core4: 29.93        Core5: 26.04        
Core6: 29.18        Core7: 37.28        
Core8: 29.36        Core9: 24.38        
Core10: 29.49        Core11: 34.48        
Core12: 27.78        Core13: 20.98        
Core14: 27.91        Core15: 37.37        
Core16: 29.32        Core17: 23.66        
Core18: 29.97        Core19: 27.66        
Core20: 28.34        Core21: 35.07        
Core22: 28.52        Core23: 29.07        
Core24: 28.44        Core25: 19.69        
Core26: 27.42        Core27: 24.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.18
Socket1: 28.78
DDR read Latency(ns)
Socket0: 214336.90
Socket1: 1077.26
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 12303
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410695630; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410699618; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205418518; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205418518; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205423374; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205423374; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205427915; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205427915; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205432283; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205432283; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004563413; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4093562; Consumed Joules: 249.85; Watts: 41.61; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 2297306; Consumed DRAM Joules: 35.15; DRAM Watts: 5.85
S1P0; QPIClocks: 14410815198; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410817958; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205490434; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205490434; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205490546; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205490546; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205490603; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205490603; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205490652; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205490652; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004646603; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5643823; Consumed Joules: 344.47; Watts: 57.37; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4688996; Consumed DRAM Joules: 71.74; DRAM Watts: 11.95
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 30e0
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.43   0.01    0.60     271 K    835 K    0.68    0.08    0.01    0.02     7112        0        9     70
   1    1     0.08   0.20   0.39    0.87     105 M    120 M    0.13    0.23    0.13    0.16     7952     8113       16     60
   2    0     0.00   0.32   0.00    0.60    7883       36 K    0.78    0.12    0.00    0.02      784        0        0     68
   3    1     0.10   0.29   0.34    0.81      82 M     95 M    0.14    0.26    0.08    0.10     2800     5936        6     60
   4    0     0.00   0.64   0.00    0.60    8721       39 K    0.78    0.18    0.00    0.01      504        1        0     70
   5    1     0.13   0.29   0.45    0.94      85 M    107 M    0.20    0.28    0.06    0.08     4200     6652        8     60
   6    0     0.00   0.60   0.00    0.60      25 K     48 K    0.47    0.17    0.01    0.01     3192        1        2     69
   7    1     0.06   0.39   0.16    0.61      42 M     48 M    0.12    0.18    0.07    0.08      336     2012        7     60
   8    0     0.00   0.31   0.00    0.60    5040       26 K    0.81    0.13    0.00    0.02     2576        0        0     69
   9    1     0.15   1.09   0.14    0.61    3112 K   7843 K    0.60    0.36    0.00    0.01       56       59      144     60
  10    0     0.00   0.32   0.00    0.60    4389       27 K    0.84    0.16    0.00    0.02     3472        0        0     68
  11    1     0.17   0.68   0.26    0.70      43 M     54 M    0.20    0.22    0.02    0.03      112     2083        8     59
  12    0     0.00   0.28   0.00    0.60    4933       22 K    0.78    0.16    0.00    0.02      224        0        0     70
  13    1     0.14   0.72   0.19    0.61      16 M     24 M    0.33    0.42    0.01    0.02      896     1062       10     59
  14    0     0.00   0.35   0.00    0.60      16 K     37 K    0.55    0.24    0.01    0.02     2912        1        1     69
  15    1     0.03   0.21   0.17    0.60      73 M     78 M    0.07    0.14    0.21    0.23     2464     4843       21     59
  16    0     0.00   0.31   0.00    0.60    4781       22 K    0.79    0.17    0.00    0.02      168        0        0     70
  17    1     0.06   0.41   0.15    0.60      23 M     31 M    0.24    0.42    0.04    0.05     1176     1786        2     60
  18    0     0.00   0.31   0.00    0.60    5187       24 K    0.79    0.12    0.00    0.02      504        0        0     70
  19    1     0.16   0.47   0.33    0.79      38 M     56 M    0.32    0.36    0.02    0.04     2184     2175        7     61
  20    0     0.00   0.36   0.00    0.60    6825       31 K    0.78    0.16    0.00    0.02      112        0        0     70
  21    1     0.04   0.19   0.23    0.65      90 M     97 M    0.08    0.16    0.20    0.22     6944     7578        8     61
  22    0     0.00   0.36   0.00    0.60    5322       30 K    0.82    0.15    0.00    0.02       56        0        0     70
  23    1     0.09   0.61   0.15    0.60      19 M     25 M    0.21    0.48    0.02    0.03      616      985        3     61
  24    0     0.00   0.30   0.00    0.60    3261       25 K    0.87    0.13    0.00    0.02      616        0        0     71
  25    1     0.06   0.50   0.13    0.60      10 M     16 M    0.37    0.55    0.02    0.03      112      459        0     61
  26    0     0.00   0.32   0.00    0.60    5625       28 K    0.80    0.12    0.00    0.02     2128        0        0     70
  27    1     0.21   0.61   0.34    0.81      34 M     51 M    0.32    0.42    0.02    0.02     1176     1961        4     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.41   0.00    0.60     375 K   1236 K    0.70    0.11    0.01    0.02    24360        3       11     62
 SKT    1     0.11   0.43   0.25    0.73     668 M    815 M    0.18    0.28    0.04    0.05    31024    45704      244     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.43   0.12    0.73     668 M    817 M    0.18    0.28    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:   34 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 16.96 %

 C1 core residency: 33.21 %; C3 core residency: 0.83 %; C6 core residency: 49.01 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.43 => corresponds to 10.86 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.34 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     7590 M   7590 M   |    7%     7%   
 SKT    1     7516 M   7516 M   |    7%     7%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   30 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.29     0.12     207.55      29.33         131.66
 SKT   1    49.79    69.96     287.81      60.07         112.56
---------------------------------------------------------------------------------------------------------------
       *    50.09    70.08     495.36      89.40         112.57
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 31c5
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    15.39 --||-- Mem Ch  0: Reads (MB/s):  2075.01 --|
|--            Writes(MB/s):     7.02 --||--            Writes(MB/s):  3422.69 --|
|-- Mem Ch  1: Reads (MB/s):     9.39 --||-- Mem Ch  1: Reads (MB/s):  2070.87 --|
|--            Writes(MB/s):     3.01 --||--            Writes(MB/s):  3419.06 --|
|-- Mem Ch  2: Reads (MB/s):    12.71 --||-- Mem Ch  2: Reads (MB/s):  2073.54 --|
|--            Writes(MB/s):     6.91 --||--            Writes(MB/s):  3422.36 --|
|-- Mem Ch  3: Reads (MB/s):    15.37 --||-- Mem Ch  3: Reads (MB/s):  2068.70 --|
|--            Writes(MB/s):     2.82 --||--            Writes(MB/s):  3417.97 --|
|-- NODE 0 Mem Read (MB/s) :    52.85 --||-- NODE 1 Mem Read (MB/s) :  8288.12 --|
|-- NODE 0 Mem Write(MB/s) :    19.76 --||-- NODE 1 Mem Write(MB/s) : 13682.09 --|
|-- NODE 0 P. Write (T/s):     124329 --||-- NODE 1 P. Write (T/s):     156611 --|
|-- NODE 0 Memory (MB/s):       72.61 --||-- NODE 1 Memory (MB/s):    21970.22 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       8340.98                --|
            |--                System Write Throughput(MB/s):      13701.85                --|
            |--               System Memory Throughput(MB/s):      22042.83                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 329a
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    9288          12    1108 K   386 K     12       0       0  
 1     861 K      1037 K    37 M   277 M    220 M     0    1145 K
-----------------------------------------------------------------------
 *     871 K      1037 K    38 M   277 M    220 M     0    1145 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.25        Core1: 15.06        
Core2: 28.75        Core3: 28.86        
Core4: 27.99        Core5: 21.52        
Core6: 28.46        Core7: 31.69        
Core8: 28.15        Core9: 18.12        
Core10: 28.10        Core11: 30.45        
Core12: 27.48        Core13: 30.92        
Core14: 28.54        Core15: 19.99        
Core16: 27.29        Core17: 33.62        
Core18: 29.12        Core19: 30.56        
Core20: 29.23        Core21: 23.57        
Core22: 28.99        Core23: 23.12        
Core24: 28.50        Core25: 22.86        
Core26: 30.37        Core27: 24.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.98
Socket1: 24.64
DDR read Latency(ns)
Socket0: 265923.20
Socket1: 1334.19


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.99        Core1: 15.09        
Core2: 30.64        Core3: 28.63        
Core4: 29.74        Core5: 20.94        
Core6: 29.35        Core7: 31.93        
Core8: 29.42        Core9: 18.11        
Core10: 26.59        Core11: 30.59        
Core12: 29.41        Core13: 30.92        
Core14: 27.66        Core15: 19.93        
Core16: 28.80        Core17: 33.62        
Core18: 31.28        Core19: 30.53        
Core20: 29.36        Core21: 22.40        
Core22: 31.11        Core23: 22.57        
Core24: 30.36        Core25: 22.67        
Core26: 30.65        Core27: 24.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.81
Socket1: 24.45
DDR read Latency(ns)
Socket0: 274016.57
Socket1: 1350.84
irq_total: 235380.911334311
cpu_total: 15.37
cpu_0: 0.73
cpu_1: 47.67
cpu_2: 0.07
cpu_3: 33.58
cpu_4: 0.07
cpu_5: 48.07
cpu_6: 0.00
cpu_7: 26.86
cpu_8: 0.07
cpu_9: 7.38
cpu_10: 0.00
cpu_11: 36.44
cpu_12: 0.07
cpu_13: 23.01
cpu_14: 0.07
cpu_15: 31.91
cpu_16: 0.07
cpu_17: 34.97
cpu_18: 0.07
cpu_19: 33.71
cpu_20: 0.00
cpu_21: 21.28
cpu_22: 0.00
cpu_23: 26.13
cpu_24: 0.07
cpu_25: 26.46
cpu_26: 0.07
cpu_27: 31.38
enp130s0f0_tx_bytes: 5813475
enp130s0f1_tx_bytes: 4360642
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 10174117
enp130s0f0_tx_bytes_phy: 10424274
enp130s0f1_tx_bytes_phy: 8937206
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 19361480
enp130s0f0_tx_packets_phy: 154621
enp130s0f1_tx_packets_phy: 133449
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 288070
enp130s0f0_rx_bytes_phy: 7358959310
enp130s0f1_rx_bytes_phy: 6617363226
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 13976322536
enp130s0f0_rx_packets: 816030
enp130s0f1_rx_packets: 733784
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1549814
enp130s0f0_tx_packets: 88082
enp130s0f1_tx_packets: 66070
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 154152
enp130s0f0_rx_packets_phy: 816030
enp130s0f1_rx_packets_phy: 733794
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1549824
enp130s0f0_rx_bytes: 7315342214
enp130s0f1_rx_bytes: 6583654624
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 13898996838


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.98        Core1: 15.24        
Core2: 30.54        Core3: 29.26        
Core4: 28.71        Core5: 20.41        
Core6: 28.22        Core7: 31.55        
Core8: 29.05        Core9: 18.24        
Core10: 20.47        Core11: 31.17        
Core12: 26.03        Core13: 30.82        
Core14: 29.09        Core15: 20.74        
Core16: 22.82        Core17: 33.76        
Core18: 28.15        Core19: 29.39        
Core20: 31.18        Core21: 22.36        
Core22: 29.36        Core23: 23.52        
Core24: 22.79        Core25: 22.08        
Core26: 22.96        Core27: 24.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.35
Socket1: 24.55
DDR read Latency(ns)
Socket0: 231247.77
Socket1: 1348.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.66        Core1: 15.24        
Core2: 29.77        Core3: 32.38        
Core4: 30.30        Core5: 21.37        
Core6: 30.62        Core7: 31.90        
Core8: 29.56        Core9: 17.98        
Core10: 28.93        Core11: 33.58        
Core12: 29.58        Core13: 30.73        
Core14: 30.29        Core15: 21.28        
Core16: 29.15        Core17: 34.01        
Core18: 29.85        Core19: 27.32        
Core20: 31.42        Core21: 22.80        
Core22: 30.64        Core23: 25.29        
Core24: 28.30        Core25: 22.53        
Core26: 28.45        Core27: 29.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.06
Socket1: 25.68
DDR read Latency(ns)
Socket0: 261489.83
Socket1: 1249.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.74        Core1: 15.21        
Core2: 28.75        Core3: 32.89        
Core4: 33.57        Core5: 20.57        
Core6: 31.23        Core7: 33.87        
Core8: 27.82        Core9: 18.17        
Core10: 26.17        Core11: 33.88        
Core12: 27.92        Core13: 30.90        
Core14: 29.77        Core15: 19.75        
Core16: 28.27        Core17: 33.10        
Core18: 29.30        Core19: 31.89        
Core20: 29.79        Core21: 23.02        
Core22: 33.09        Core23: 22.76        
Core24: 26.96        Core25: 22.69        
Core26: 32.17        Core27: 30.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.67
Socket1: 25.86
DDR read Latency(ns)
Socket0: 257709.71
Socket1: 1206.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.43        Core1: 15.16        
Core2: 30.14        Core3: 32.93        
Core4: 28.87        Core5: 21.09        
Core6: 29.16        Core7: 33.78        
Core8: 28.90        Core9: 17.97        
Core10: 29.55        Core11: 33.81        
Core12: 30.98        Core13: 30.85        
Core14: 29.31        Core15: 19.98        
Core16: 27.17        Core17: 33.00        
Core18: 29.48        Core19: 31.90        
Core20: 31.59        Core21: 24.13        
Core22: 29.97        Core23: 22.96        
Core24: 30.43        Core25: 22.94        
Core26: 29.31        Core27: 30.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.04
Socket1: 26.01
DDR read Latency(ns)
Socket0: 259343.23
Socket1: 1194.53
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 13369
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409911406; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409914698; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205027638; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205027638; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205029667; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205029667; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205031617; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205031617; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205033162; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205033162; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004194768; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4043803; Consumed Joules: 246.81; Watts: 41.11; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2294225; Consumed DRAM Joules: 35.10; DRAM Watts: 5.85
S1P0; QPIClocks: 14409911326; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409913614; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205037792; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205037792; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205037820; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205037820; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205037829; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205037829; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205037931; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205037931; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004204258; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5804267; Consumed Joules: 354.26; Watts: 59.00; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4627571; Consumed DRAM Joules: 70.80; DRAM Watts: 11.79
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 350c
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.43   0.01    0.60     234 K    769 K    0.69    0.08    0.01    0.02    11816        0       10     70
   1    1     0.15   0.45   0.34    0.80      37 M     55 M    0.32    0.40    0.02    0.04      840     1165        4     60
   2    0     0.00   0.33   0.00    0.60    8096       39 K    0.79    0.13    0.00    0.02      616        0        0     68
   3    1     0.09   0.19   0.46    0.94     131 M    148 M    0.11    0.16    0.15    0.17     9968     8366        6     60
   4    0     0.00   0.35   0.00    0.60    4796       39 K    0.88    0.12    0.00    0.02      504        0        0     70
   5    1     0.23   0.37   0.62    1.20      65 M     94 M    0.31    0.36    0.03    0.04     5320     3519        3     60
   6    0     0.00   0.32   0.00    0.60    4781       35 K    0.87    0.13    0.00    0.02      560        0        0     69
   7    1     0.13   0.53   0.25    0.68      37 M     47 M    0.21    0.23    0.03    0.04      672       79       28     60
   8    0     0.00   0.31   0.00    0.60    4564       33 K    0.86    0.15    0.00    0.02     1792        0        0     68
   9    1     0.04   0.64   0.07    0.61     574 K   1892 K    0.70    0.15    0.00    0.00      224       72       18     60
  10    0     0.00   0.33   0.00    0.60    3787       36 K    0.90    0.19    0.00    0.02      784        0        0     68
  11    1     0.17   0.43   0.40    0.87      68 M     85 M    0.20    0.23    0.04    0.05     2576     2138        1     59
  12    0     0.00   0.36   0.00    0.60    8616       42 K    0.80    0.18    0.00    0.02      168        0        0     70
  13    1     0.11   0.57   0.19    0.60      27 M     35 M    0.24    0.33    0.02    0.03     1064      633        3     59
  14    0     0.00   0.35   0.00    0.60    7213       40 K    0.82    0.19    0.00    0.02      336        0        0     70
  15    1     0.11   0.58   0.19    0.60      18 M     27 M    0.34    0.47    0.02    0.02      728      649        2     59
  16    0     0.00   0.33   0.00    0.60    7700       37 K    0.79    0.19    0.00    0.01     2128        0        0     69
  17    1     0.09   0.28   0.31    0.77      90 M    103 M    0.12    0.20    0.10    0.12     6384     7110        7     60
  18    0     0.00   0.36   0.00    0.60    9659       48 K    0.80    0.14    0.00    0.02      168        0        0     70
  19    1     0.16   0.63   0.26    0.70      39 M     51 M    0.23    0.25    0.02    0.03      336      130        0     61
  20    0     0.00   0.34   0.00    0.60    7318       40 K    0.82    0.13    0.00    0.02      336        1        0     70
  21    1     0.19   0.82   0.23    0.65      15 M     26 M    0.41    0.46    0.01    0.01      448      501        1     61
  22    0     0.00   0.35   0.00    0.60    7655       40 K    0.81    0.13    0.00    0.02      336        0        0     70
  23    1     0.12   0.57   0.21    0.62      17 M     27 M    0.36    0.47    0.01    0.02      728      671        0     61
  24    0     0.00   0.30   0.00    0.60    3413       35 K    0.90    0.13    0.00    0.02      336        0        0     71
  25    1     0.14   0.68   0.21    0.63      14 M     25 M    0.44    0.49    0.01    0.02     1512      379        0     61
  26    0     0.00   0.32   0.00    0.60    7058       38 K    0.81    0.11    0.00    0.02     3360        0        0     70
  27    1     0.20   0.57   0.35    0.80    6883 K     21 M    0.67    0.77    0.00    0.01      280       82        1     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.38   0.00    0.60     319 K   1277 K    0.75    0.11    0.01    0.02    23240        1        9     62
 SKT    1     0.14   0.48   0.29    0.78     571 M    752 M    0.24    0.34    0.03    0.04    31080    25494       74     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.47   0.15    0.78     571 M    753 M    0.24    0.34    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   19 G ; Active cycles:   41 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 18.78 %

 C1 core residency: 32.88 %; C3 core residency: 0.08 %; C6 core residency: 48.27 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.47 => corresponds to 11.87 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.74 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6993 M   6991 M   |    7%     7%   
 SKT    1     6919 M   6918 M   |    7%     7%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   27 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.26     0.10     207.33      29.28         132.80
 SKT   1    42.83    68.20     295.07      57.96         111.66
---------------------------------------------------------------------------------------------------------------
       *    43.08    68.29     502.40      87.24         111.72
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 35ef
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    14.88 --||-- Mem Ch  0: Reads (MB/s):  2351.67 --|
|--            Writes(MB/s):     6.28 --||--            Writes(MB/s):  3446.26 --|
|-- Mem Ch  1: Reads (MB/s):     7.77 --||-- Mem Ch  1: Reads (MB/s):  2348.89 --|
|--            Writes(MB/s):     2.32 --||--            Writes(MB/s):  3443.08 --|
|-- Mem Ch  2: Reads (MB/s):    12.35 --||-- Mem Ch  2: Reads (MB/s):  2350.94 --|
|--            Writes(MB/s):     6.13 --||--            Writes(MB/s):  3445.30 --|
|-- Mem Ch  3: Reads (MB/s):    11.20 --||-- Mem Ch  3: Reads (MB/s):  2348.95 --|
|--            Writes(MB/s):     2.22 --||--            Writes(MB/s):  3443.98 --|
|-- NODE 0 Mem Read (MB/s) :    46.19 --||-- NODE 1 Mem Read (MB/s) :  9400.45 --|
|-- NODE 0 Mem Write(MB/s) :    16.95 --||-- NODE 1 Mem Write(MB/s) : 13778.62 --|
|-- NODE 0 P. Write (T/s):     124329 --||-- NODE 1 P. Write (T/s):     161652 --|
|-- NODE 0 Memory (MB/s):       63.13 --||-- NODE 1 Memory (MB/s):    23179.06 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9446.63                --|
            |--                System Write Throughput(MB/s):      13795.57                --|
            |--               System Memory Throughput(MB/s):      23242.20                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 36c5
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8640          12     578 K   523 K    252       0      36  
 1     848 K       965 K    31 M   276 M    221 M     0     819 K
-----------------------------------------------------------------------
 *     856 K       965 K    31 M   276 M    221 M     0     819 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.97        Core1: 23.78        
Core2: 30.32        Core3: 24.54        
Core4: 29.69        Core5: 20.06        
Core6: 28.45        Core7: 37.06        
Core8: 28.42        Core9: 23.34        
Core10: 26.94        Core11: 31.17        
Core12: 28.19        Core13: 33.21        
Core14: 29.92        Core15: 25.07        
Core16: 27.81        Core17: 23.80        
Core18: 29.83        Core19: 35.43        
Core20: 28.87        Core21: 28.40        
Core22: 27.65        Core23: 23.08        
Core24: 26.51        Core25: 29.42        
Core26: 32.11        Core27: 24.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.50
Socket1: 27.40
DDR read Latency(ns)
Socket0: 284580.14
Socket1: 1154.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.51        Core1: 23.25        
Core2: 29.10        Core3: 24.61        
Core4: 29.07        Core5: 19.60        
Core6: 30.22        Core7: 36.50        
Core8: 28.86        Core9: 23.22        
Core10: 27.83        Core11: 31.18        
Core12: 27.62        Core13: 33.01        
Core14: 28.43        Core15: 24.98        
Core16: 29.20        Core17: 23.49        
Core18: 31.56        Core19: 35.21        
Core20: 29.98        Core21: 28.23        
Core22: 28.94        Core23: 23.57        
Core24: 27.85        Core25: 29.16        
Core26: 30.98        Core27: 24.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.03
Socket1: 27.20
DDR read Latency(ns)
Socket0: 303920.01
Socket1: 1164.67
irq_total: 175279.867098727
cpu_total: 15.91
cpu_0: 0.80
cpu_1: 35.17
cpu_2: 0.07
cpu_3: 37.37
cpu_4: 0.07
cpu_5: 38.10
cpu_6: 0.00
cpu_7: 30.39
cpu_8: 0.07
cpu_9: 14.89
cpu_10: 0.00
cpu_11: 40.69
cpu_12: 0.00
cpu_13: 35.24
cpu_14: 0.07
cpu_15: 36.64
cpu_16: 0.07
cpu_17: 20.35
cpu_18: 0.07
cpu_19: 30.78
cpu_20: 0.07
cpu_21: 34.31
cpu_22: 0.07
cpu_23: 42.02
cpu_24: 0.07
cpu_25: 19.95
cpu_26: 0.07
cpu_27: 28.12
enp130s0f0_tx_bytes: 4540014
enp130s0f1_tx_bytes: 5051075
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 9591089
enp130s0f0_tx_packets_phy: 135283
enp130s0f1_tx_packets_phy: 143917
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 279200
enp130s0f0_tx_bytes_phy: 9070906
enp130s0f1_tx_bytes_phy: 9669947
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 18740853
enp130s0f0_rx_bytes: 7314809471
enp130s0f1_rx_bytes: 6593263801
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 13908073272
enp130s0f0_tx_packets: 68788
enp130s0f1_tx_packets: 76531
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 145319
enp130s0f0_rx_packets: 816187
enp130s0f1_rx_packets: 734051
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1550238
enp130s0f0_rx_bytes_phy: 7360378286
enp130s0f1_rx_bytes_phy: 6619784348
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 13980162634
enp130s0f0_rx_packets_phy: 816188
enp130s0f1_rx_packets_phy: 734063
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1550251


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.75        Core1: 23.23        
Core2: 30.97        Core3: 24.55        
Core4: 30.36        Core5: 19.88        
Core6: 22.13        Core7: 36.94        
Core8: 22.18        Core9: 23.19        
Core10: 20.45        Core11: 31.21        
Core12: 20.71        Core13: 32.93        
Core14: 27.24        Core15: 25.28        
Core16: 29.37        Core17: 24.88        
Core18: 30.24        Core19: 35.43        
Core20: 31.41        Core21: 28.11        
Core22: 28.55        Core23: 23.41        
Core24: 27.88        Core25: 28.69        
Core26: 31.20        Core27: 24.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.28
Socket1: 27.33
DDR read Latency(ns)
Socket0: 251630.63
Socket1: 1163.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.63        Core1: 23.68        
Core2: 30.02        Core3: 24.34        
Core4: 28.75        Core5: 20.73        
Core6: 31.55        Core7: 36.52        
Core8: 28.96        Core9: 23.23        
Core10: 27.62        Core11: 31.16        
Core12: 27.79        Core13: 33.21        
Core14: 28.50        Core15: 25.02        
Core16: 28.52        Core17: 24.81        
Core18: 29.77        Core19: 35.40        
Core20: 30.88        Core21: 27.47        
Core22: 27.37        Core23: 23.50        
Core24: 28.60        Core25: 28.14        
Core26: 29.68        Core27: 23.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.98
Socket1: 27.31
DDR read Latency(ns)
Socket0: 305039.43
Socket1: 1172.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.20        Core1: 23.58        
Core2: 32.13        Core3: 24.42        
Core4: 30.47        Core5: 19.77        
Core6: 30.83        Core7: 36.95        
Core8: 29.68        Core9: 23.25        
Core10: 28.56        Core11: 31.01        
Core12: 29.89        Core13: 33.19        
Core14: 27.57        Core15: 25.00        
Core16: 28.05        Core17: 22.78        
Core18: 31.83        Core19: 35.47        
Core20: 30.63        Core21: 28.50        
Core22: 32.89        Core23: 23.31        
Core24: 29.95        Core25: 29.55        
Core26: 31.72        Core27: 24.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.27
Socket1: 27.27
DDR read Latency(ns)
Socket0: 304412.70
Socket1: 1160.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.38        Core1: 23.60        
Core2: 30.37        Core3: 24.84        
Core4: 28.41        Core5: 19.33        
Core6: 31.09        Core7: 36.90        
Core8: 29.64        Core9: 23.27        
Core10: 29.42        Core11: 31.21        
Core12: 26.01        Core13: 33.12        
Core14: 27.45        Core15: 25.40        
Core16: 27.15        Core17: 23.27        
Core18: 28.19        Core19: 35.31        
Core20: 32.48        Core21: 27.70        
Core22: 28.95        Core23: 24.56        
Core24: 29.69        Core25: 29.39        
Core26: 30.26        Core27: 23.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.80
Socket1: 27.28
DDR read Latency(ns)
Socket0: 300665.02
Socket1: 1163.25
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 14436
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409751774; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409753550; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204952964; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204952964; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204953909; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204953909; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204954323; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204954323; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204954767; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204954767; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004160825; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4049646; Consumed Joules: 247.17; Watts: 41.17; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 2291354; Consumed DRAM Joules: 35.06; DRAM Watts: 5.84
S1P0; QPIClocks: 14409847582; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409849918; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205004615; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205004615; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205004503; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205004503; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205004550; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205004550; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205004616; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205004616; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004177460; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5655043; Consumed Joules: 345.16; Watts: 57.49; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4602756; Consumed DRAM Joules: 70.42; DRAM Watts: 11.73
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3935
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.44   0.01    0.60     261 K    798 K    0.67    0.08    0.01    0.02    10864        0       15     70
   1    1     0.09   0.31   0.30    0.76      50 M     65 M    0.22    0.36    0.06    0.07     2128     2556        1     60
   2    0     0.00   0.54   0.00    0.60      28 K     59 K    0.52    0.15    0.01    0.01      784        1        1     68
   3    1     0.12   0.40   0.29    0.75      47 M     63 M    0.25    0.35    0.04    0.05      168      464        7     60
   4    0     0.00   0.31   0.00    0.60    4281       26 K    0.84    0.11    0.00    0.02      392        0        0     70
   5    1     0.12   0.39   0.32    0.77      34 M     51 M    0.32    0.48    0.03    0.04      896     1378        2     61
   6    0     0.00   0.36   0.00    0.60      14 K     42 K    0.65    0.20    0.01    0.02     1680        1        0     69
   7    1     0.06   0.29   0.21    0.62      74 M     80 M    0.08    0.15    0.13    0.14     4704     5625        1     60
   8    0     0.00   0.32   0.00    0.60    6177       32 K    0.81    0.12    0.00    0.02      952        0        0     68
   9    1     0.12   0.93   0.13    0.60    2002 K   6622 K    0.70    0.36    0.00    0.01      168       74        4     60
  10    0     0.00   0.32   0.00    0.60    4261       26 K    0.84    0.15    0.00    0.02      896        0        0     68
  11    1     0.24   0.56   0.43    0.91      71 M     88 M    0.19    0.20    0.03    0.04     4872     5291        8     59
  12    0     0.00   0.33   0.00    0.60    7029       30 K    0.77    0.17    0.00    0.02     1176        0        0     70
  13    1     0.10   0.35   0.29    0.75      84 M     94 M    0.10    0.17    0.08    0.09     5264     6978        2     59
  14    0     0.00   0.30   0.00    0.60    4309       22 K    0.81    0.17    0.00    0.02      280        0        0     70
  15    1     0.14   0.46   0.30    0.75      49 M     66 M    0.25    0.32    0.04    0.05      896      862       54     58
  16    0     0.00   0.30   0.00    0.60    4393       22 K    0.81    0.17    0.00    0.02      672        0        0     70
  17    1     0.06   0.42   0.15    0.60      20 M     28 M    0.26    0.45    0.03    0.05      560      901        1     60
  18    0     0.00   0.32   0.00    0.60    6491       34 K    0.81    0.13    0.00    0.02      392        0        0     70
  19    1     0.10   0.38   0.26    0.71      72 M     83 M    0.12    0.16    0.07    0.08     3080     5211       21     61
  20    0     0.00   0.36   0.00    0.60    7778       37 K    0.79    0.15    0.00    0.02     3416        0        0     70
  21    1     0.08   0.29   0.26    0.70      71 M     81 M    0.12    0.24    0.09    0.11     5432     5946       12     61
  22    0     0.00   0.37   0.00    0.60    9745       42 K    0.77    0.16    0.00    0.01      168        0        0     70
  23    1     0.33   0.83   0.40    0.88      29 M     48 M    0.40    0.35    0.01    0.01      504      596        3     61
  24    0     0.00   0.30   0.00    0.60    4110       30 K    0.87    0.12    0.00    0.02      336        0        0     71
  25    1     0.05   0.34   0.15    0.60      34 M     41 M    0.15    0.27    0.07    0.08     1120     2047        1     61
  26    0     0.00   0.32   0.00    0.60    5998       28 K    0.79    0.11    0.00    0.02      616        0        0     70
  27    1     0.13   0.67   0.19    0.60      22 M     33 M    0.32    0.39    0.02    0.03      784      139        7     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.40   0.00    0.60     369 K   1234 K    0.70    0.10    0.01    0.02    22624        2       16     61
 SKT    1     0.12   0.47   0.26    0.73     668 M    832 M    0.20    0.29    0.04    0.05    30576    38068      124     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.47   0.13    0.73     668 M    834 M    0.20    0.29    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:   36 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 17.95 %

 C1 core residency: 32.58 %; C3 core residency: 0.48 %; C6 core residency: 48.99 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.47 => corresponds to 11.81 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.55 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     7399 M   7397 M   |    7%     7%   
 SKT    1     7333 M   7333 M   |    7%     7%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   29 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.23     0.09     206.93      29.16         132.56
 SKT   1    49.25    68.28     288.81      58.67         113.59
---------------------------------------------------------------------------------------------------------------
       *    49.48    68.36     495.74      87.83         113.60
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3a18
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    19.57 --||-- Mem Ch  0: Reads (MB/s):  2135.49 --|
|--            Writes(MB/s):     6.97 --||--            Writes(MB/s):  3447.98 --|
|-- Mem Ch  1: Reads (MB/s):    11.70 --||-- Mem Ch  1: Reads (MB/s):  2129.53 --|
|--            Writes(MB/s):     3.00 --||--            Writes(MB/s):  3442.71 --|
|-- Mem Ch  2: Reads (MB/s):    13.77 --||-- Mem Ch  2: Reads (MB/s):  2133.13 --|
|--            Writes(MB/s):     6.71 --||--            Writes(MB/s):  3446.56 --|
|-- Mem Ch  3: Reads (MB/s):    14.51 --||-- Mem Ch  3: Reads (MB/s):  2129.54 --|
|--            Writes(MB/s):     2.75 --||--            Writes(MB/s):  3442.29 --|
|-- NODE 0 Mem Read (MB/s) :    59.55 --||-- NODE 1 Mem Read (MB/s) :  8527.69 --|
|-- NODE 0 Mem Write(MB/s) :    19.43 --||-- NODE 1 Mem Write(MB/s) : 13779.53 --|
|-- NODE 0 P. Write (T/s):     124323 --||-- NODE 1 P. Write (T/s):     160551 --|
|-- NODE 0 Memory (MB/s):       78.97 --||-- NODE 1 Memory (MB/s):    22307.22 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       8587.24                --|
            |--                System Write Throughput(MB/s):      13798.96                --|
            |--               System Memory Throughput(MB/s):      22386.20                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3aee
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8124          12     897 K   446 K    300       0      72  
 1    1108 K       737 K    36 M   291 M    220 M   372    1369 K
-----------------------------------------------------------------------
 *    1116 K       737 K    37 M   292 M    220 M   372    1369 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.38        Core1: 31.54        
Core2: 29.40        Core3: 27.04        
Core4: 28.52        Core5: 25.39        
Core6: 27.90        Core7: 30.95        
Core8: 29.80        Core9: 19.42        
Core10: 27.17        Core11: 29.30        
Core12: 28.80        Core13: 23.17        
Core14: 27.41        Core15: 23.87        
Core16: 28.99        Core17: 37.58        
Core18: 28.56        Core19: 13.02        
Core20: 29.67        Core21: 13.12        
Core22: 28.74        Core23: 19.68        
Core24: 28.10        Core25: 31.76        
Core26: 29.68        Core27: 29.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.06
Socket1: 25.66
DDR read Latency(ns)
Socket0: 233357.35
Socket1: 1082.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.76        Core1: 31.44        
Core2: 27.62        Core3: 27.17        
Core4: 27.75        Core5: 25.41        
Core6: 28.88        Core7: 30.79        
Core8: 26.72        Core9: 19.36        
Core10: 27.76        Core11: 29.11        
Core12: 26.21        Core13: 23.16        
Core14: 29.40        Core15: 22.87        
Core16: 29.44        Core17: 37.51        
Core18: 30.22        Core19: 13.13        
Core20: 30.59        Core21: 13.04        
Core22: 29.56        Core23: 19.66        
Core24: 29.09        Core25: 31.79        
Core26: 30.28        Core27: 29.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.35
Socket1: 25.61
DDR read Latency(ns)
Socket0: 232636.53
Socket1: 1087.63
irq_total: 302347.038337669
cpu_total: 17.09
cpu_0: 0.73
cpu_1: 52.26
cpu_2: 0.13
cpu_3: 51.53
cpu_4: 0.13
cpu_5: 43.35
cpu_6: 0.13
cpu_7: 35.77
cpu_8: 0.07
cpu_9: 9.11
cpu_10: 0.07
cpu_11: 42.15
cpu_12: 0.13
cpu_13: 24.80
cpu_14: 0.07
cpu_15: 18.28
cpu_16: 0.07
cpu_17: 26.53
cpu_18: 0.13
cpu_19: 37.77
cpu_20: 0.13
cpu_21: 37.37
cpu_22: 0.07
cpu_23: 34.44
cpu_24: 0.07
cpu_25: 39.76
cpu_26: 0.13
cpu_27: 23.40
enp130s0f0_tx_bytes_phy: 10317341
enp130s0f1_tx_bytes_phy: 11544781
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 21862122
enp130s0f0_rx_packets: 812864
enp130s0f1_rx_packets: 731115
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1543979
enp130s0f0_rx_packets_phy: 812839
enp130s0f1_rx_packets_phy: 731121
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1543960
enp130s0f0_rx_bytes_phy: 7330179538
enp130s0f1_rx_bytes_phy: 6593253043
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 13923432581
enp130s0f0_tx_packets: 86657
enp130s0f1_tx_packets: 103680
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 190337
enp130s0f0_tx_packets_phy: 153084
enp130s0f1_tx_packets_phy: 170667
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 323751
enp130s0f0_tx_bytes: 5719398
enp130s0f1_tx_bytes: 6842883
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12562281
enp130s0f0_rx_bytes: 7298287008
enp130s0f1_rx_bytes: 6566199814
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 13864486822


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.57        Core1: 31.38        
Core2: 21.96        Core3: 26.88        
Core4: 19.52        Core5: 25.28        
Core6: 20.86        Core7: 30.59        
Core8: 18.97        Core9: 19.30        
Core10: 25.49        Core11: 28.48        
Core12: 27.24        Core13: 23.00        
Core14: 27.04        Core15: 23.32        
Core16: 28.84        Core17: 37.36        
Core18: 31.10        Core19: 13.14        
Core20: 28.84        Core21: 12.99        
Core22: 29.19        Core23: 19.85        
Core24: 28.19        Core25: 31.74        
Core26: 30.51        Core27: 29.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.08
Socket1: 25.53
DDR read Latency(ns)
Socket0: 197980.50
Socket1: 1088.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.40        Core1: 31.72        
Core2: 28.49        Core3: 26.90        
Core4: 28.15        Core5: 25.57        
Core6: 27.95        Core7: 31.06        
Core8: 27.49        Core9: 19.25        
Core10: 24.53        Core11: 29.17        
Core12: 27.91        Core13: 23.33        
Core14: 28.83        Core15: 28.05        
Core16: 29.83        Core17: 37.77        
Core18: 30.06        Core19: 13.36        
Core20: 30.59        Core21: 13.07        
Core22: 29.22        Core23: 19.81        
Core24: 27.40        Core25: 31.92        
Core26: 31.90        Core27: 30.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.12
Socket1: 26.02
DDR read Latency(ns)
Socket0: 222119.11
Socket1: 1065.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.53        Core1: 31.88        
Core2: 31.97        Core3: 27.56        
Core4: 29.68        Core5: 25.58        
Core6: 26.71        Core7: 31.55        
Core8: 26.15        Core9: 19.25        
Core10: 27.35        Core11: 29.53        
Core12: 25.45        Core13: 26.40        
Core14: 28.55        Core15: 36.42        
Core16: 28.75        Core17: 38.00        
Core18: 30.41        Core19: 13.86        
Core20: 29.46        Core21: 13.15        
Core22: 30.93        Core23: 19.93        
Core24: 32.43        Core25: 32.42        
Core26: 29.70        Core27: 29.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.36
Socket1: 27.04
DDR read Latency(ns)
Socket0: 222655.14
Socket1: 1000.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.39        Core1: 32.12        
Core2: 28.72        Core3: 27.94        
Core4: 28.45        Core5: 25.78        
Core6: 26.43        Core7: 31.76        
Core8: 27.97        Core9: 19.40        
Core10: 25.97        Core11: 29.73        
Core12: 26.70        Core13: 27.39        
Core14: 26.89        Core15: 36.45        
Core16: 27.01        Core17: 37.99        
Core18: 31.34        Core19: 13.87        
Core20: 29.27        Core21: 13.23        
Core22: 28.48        Core23: 20.63        
Core24: 28.89        Core25: 32.38        
Core26: 29.45        Core27: 29.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.81
Socket1: 27.26
DDR read Latency(ns)
Socket0: 223268.73
Socket1: 993.88
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 15501
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412982602; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412985842; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206556758; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206556758; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206561535; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206561535; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206563642; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206563642; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206567466; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206567466; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005514247; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4043854; Consumed Joules: 246.82; Watts: 41.10; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 2297932; Consumed DRAM Joules: 35.16; DRAM Watts: 5.85
S1P0; QPIClocks: 14413095606; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413098018; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206630475; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206630475; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206630605; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206630605; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206630686; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206630686; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206630719; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206630719; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005536034; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5984022; Consumed Joules: 365.24; Watts: 60.82; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4631793; Consumed DRAM Joules: 70.87; DRAM Watts: 11.80
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3d5e
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.43   0.01    0.60     232 K    748 K    0.69    0.08    0.01    0.02     9240        0        5     70
   1    1     0.18   0.26   0.68    1.20     122 M    149 M    0.18    0.18    0.07    0.08     4536     4580        1     58
   2    0     0.00   0.35   0.00    0.60    9967       45 K    0.78    0.13    0.00    0.02      448        0        0     68
   3    1     0.31   0.50   0.61    1.17      87 M    110 M    0.21    0.22    0.03    0.04     7280     7578       27     58
   4    0     0.00   0.33   0.00    0.60    5655       34 K    0.83    0.12    0.00    0.02     2408        1        0     70
   5    1     0.17   0.39   0.44    0.92      72 M     91 M    0.21    0.33    0.04    0.05     7224     5893        1     60
   6    0     0.00   0.33   0.00    0.60    4460       33 K    0.87    0.12    0.00    0.02      560        0        1     69
   7    1     0.08   0.47   0.16    0.60      34 M     42 M    0.19    0.20    0.05    0.06      280       26       24     59
   8    0     0.00   0.60   0.00    0.60      40 K     78 K    0.48    0.18    0.01    0.01     2800        1        1     68
   9    1     0.07   0.85   0.09    0.60    1031 K   3714 K    0.72    0.47    0.00    0.00      168       74        5     59
  10    0     0.00   0.31   0.00    0.60    4850       30 K    0.84    0.15    0.00    0.02      336        0        0     68
  11    1     0.27   0.63   0.42    0.90      80 M     96 M    0.17    0.18    0.03    0.04      112      714        1     58
  12    0     0.00   0.31   0.00    0.60    7999       35 K    0.78    0.16    0.00    0.02      112        0        0     70
  13    1     0.13   0.63   0.20    0.61      16 M     25 M    0.34    0.50    0.01    0.02      728      338        5     58
  14    0     0.00   0.31   0.00    0.60    6668       28 K    0.77    0.16    0.00    0.02      392        0        0     70
  15    1     0.13   0.54   0.24    0.74      12 M     22 M    0.43    0.68    0.01    0.02      168      471        9     58
  16    0     0.00   0.30   0.00    0.60    6061       28 K    0.79    0.15    0.00    0.02      336        0        0     70
  17    1     0.04   0.21   0.18    0.60      71 M     77 M    0.08    0.15    0.19    0.21     7448     5614       11     59
  18    0     0.00   0.30   0.00    0.60    6378       28 K    0.77    0.11    0.00    0.02      616        0        0     70
  19    1     0.23   0.60   0.38    0.84      10 M     25 M    0.60    0.73    0.00    0.01      224      143       11     60
  20    0     0.00   0.29   0.00    0.60    6037       28 K    0.79    0.11    0.00    0.02     1848        0        0     70
  21    1     0.24   0.58   0.42    0.88    9654 K     27 M    0.65    0.72    0.00    0.01      224      149        0     60
  22    0     0.00   0.30   0.00    0.60    6422       27 K    0.77    0.11    0.00    0.02       56        0        0     71
  23    1     0.28   0.56   0.49    1.02      21 M     42 M    0.49    0.45    0.01    0.02      728      873        1     59
  24    0     0.00   0.35   0.00    0.60    7327       39 K    0.82    0.15    0.00    0.02      280        0        0     70
  25    1     0.17   0.44   0.40    0.87      69 M     88 M    0.21    0.22    0.04    0.05      112       56        0     60
  26    0     0.00   0.38   0.00    0.60    7142       37 K    0.81    0.13    0.00    0.02     2240        0        0     70
  27    1     0.10   0.49   0.19    0.60      33 M     40 M    0.19    0.24    0.03    0.04      392       36        1     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.39   0.00    0.60     351 K   1224 K    0.71    0.11    0.01    0.02    21672        2        6     62
 SKT    1     0.17   0.49   0.35    0.88     643 M    844 M    0.24    0.34    0.03    0.04    29624    26545       97     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.48   0.18    0.88     643 M    846 M    0.24    0.34    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   24 G ; Active cycles:   49 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 20.11 %

 C1 core residency: 29.87 %; C3 core residency: 0.86 %; C6 core residency: 49.16 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.48 => corresponds to 12.12 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.14 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     7502 M   7506 M   |    7%     7%   
 SKT    1     7418 M   7418 M   |    7%     7%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   29 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.29     0.10     206.82      29.31         132.07
 SKT   1    49.02    69.80     309.37      58.61         115.41
---------------------------------------------------------------------------------------------------------------
       *    49.31    69.90     516.19      87.92         115.38
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3e42
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    18.75 --||-- Mem Ch  0: Reads (MB/s):  2350.81 --|
|--            Writes(MB/s):     8.80 --||--            Writes(MB/s):  3504.97 --|
|-- Mem Ch  1: Reads (MB/s):    11.73 --||-- Mem Ch  1: Reads (MB/s):  2346.14 --|
|--            Writes(MB/s):     4.80 --||--            Writes(MB/s):  3500.62 --|
|-- Mem Ch  2: Reads (MB/s):    15.86 --||-- Mem Ch  2: Reads (MB/s):  2350.10 --|
|--            Writes(MB/s):     8.67 --||--            Writes(MB/s):  3504.69 --|
|-- Mem Ch  3: Reads (MB/s):    15.09 --||-- Mem Ch  3: Reads (MB/s):  2345.93 --|
|--            Writes(MB/s):     4.79 --||--            Writes(MB/s):  3500.59 --|
|-- NODE 0 Mem Read (MB/s) :    61.42 --||-- NODE 1 Mem Read (MB/s) :  9392.98 --|
|-- NODE 0 Mem Write(MB/s) :    27.06 --||-- NODE 1 Mem Write(MB/s) : 14010.88 --|
|-- NODE 0 P. Write (T/s):     124309 --||-- NODE 1 P. Write (T/s):     163479 --|
|-- NODE 0 Memory (MB/s):       88.48 --||-- NODE 1 Memory (MB/s):    23403.86 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9454.40                --|
            |--                System Write Throughput(MB/s):      14037.94                --|
            |--               System Memory Throughput(MB/s):      23492.34                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3f18
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8832          96     759 K   357 K     24       0     144  
 1     777 K      1144 K    33 M   275 M    220 M     0    1005 K
-----------------------------------------------------------------------
 *     786 K      1144 K    33 M   275 M    220 M     0    1005 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.13        Core1: 28.12        
Core2: 29.92        Core3: 34.01        
Core4: 28.51        Core5: 11.16        
Core6: 28.82        Core7: 19.05        
Core8: 28.95        Core9: 23.15        
Core10: 29.61        Core11: 38.16        
Core12: 27.32        Core13: 18.64        
Core14: 28.25        Core15: 36.51        
Core16: 26.30        Core17: 33.69        
Core18: 29.05        Core19: 21.52        
Core20: 29.67        Core21: 23.12        
Core22: 28.33        Core23: 20.61        
Core24: 28.39        Core25: 20.40        
Core26: 30.26        Core27: 36.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.57
Socket1: 25.57
DDR read Latency(ns)
Socket0: 219337.63
Socket1: 1161.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.39        Core1: 28.12        
Core2: 26.60        Core3: 33.70        
Core4: 28.65        Core5: 11.20        
Core6: 26.74        Core7: 19.33        
Core8: 30.40        Core9: 22.90        
Core10: 25.91        Core11: 37.90        
Core12: 28.54        Core13: 18.68        
Core14: 27.31        Core15: 36.17        
Core16: 27.23        Core17: 33.47        
Core18: 28.96        Core19: 21.57        
Core20: 29.01        Core21: 22.75        
Core22: 30.03        Core23: 21.12        
Core24: 28.95        Core25: 20.30        
Core26: 30.07        Core27: 36.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.56
Socket1: 25.54
DDR read Latency(ns)
Socket0: 231172.53
Socket1: 1167.35
irq_total: 211412.351071991
cpu_total: 15.27
cpu_0: 0.80
cpu_1: 48.14
cpu_2: 0.07
cpu_3: 46.41
cpu_4: 0.07
cpu_5: 50.66
cpu_6: 0.07
cpu_7: 28.79
cpu_8: 0.00
cpu_9: 7.51
cpu_10: 0.00
cpu_11: 29.65
cpu_12: 0.07
cpu_13: 33.64
cpu_14: 0.07
cpu_15: 29.85
cpu_16: 0.07
cpu_17: 36.64
cpu_18: 0.07
cpu_19: 20.94
cpu_20: 0.07
cpu_21: 26.06
cpu_22: 0.07
cpu_23: 12.37
cpu_24: 0.00
cpu_25: 21.34
cpu_26: 0.07
cpu_27: 33.98
enp130s0f0_tx_bytes: 5933470
enp130s0f1_tx_bytes: 2883414
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 8816884
enp130s0f0_tx_packets: 89901
enp130s0f1_tx_packets: 43688
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 133589
enp130s0f0_rx_packets: 821872
enp130s0f1_rx_packets: 731273
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1553145
enp130s0f0_tx_bytes_phy: 10532073
enp130s0f1_tx_bytes_phy: 7385240
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 17917313
enp130s0f0_rx_bytes: 7365897146
enp130s0f1_rx_bytes: 6555371923
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 13921269069
enp130s0f0_rx_bytes_phy: 7411622520
enp130s0f1_rx_bytes_phy: 6594625982
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 14006248502
enp130s0f0_tx_packets_phy: 156135
enp130s0f1_tx_packets_phy: 111298
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 267433
enp130s0f0_rx_packets_phy: 821870
enp130s0f1_rx_packets_phy: 731274
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1553144


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.54        Core1: 29.56        
Core2: 27.99        Core3: 34.12        
Core4: 24.28        Core5: 11.13        
Core6: 22.89        Core7: 22.14        
Core8: 27.65        Core9: 22.57        
Core10: 29.69        Core11: 38.06        
Core12: 23.01        Core13: 19.05        
Core14: 23.13        Core15: 36.82        
Core16: 20.34        Core17: 34.25        
Core18: 28.42        Core19: 23.22        
Core20: 32.02        Core21: 23.30        
Core22: 29.08        Core23: 22.82        
Core24: 27.25        Core25: 21.51        
Core26: 28.65        Core27: 36.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.03
Socket1: 26.21
DDR read Latency(ns)
Socket0: 198523.17
Socket1: 1138.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.62        Core1: 27.80        
Core2: 27.86        Core3: 34.03        
Core4: 29.36        Core5: 11.18        
Core6: 29.34        Core7: 19.86        
Core8: 30.26        Core9: 22.99        
Core10: 30.00        Core11: 37.92        
Core12: 28.70        Core13: 18.63        
Core14: 28.72        Core15: 36.59        
Core16: 27.49        Core17: 33.75        
Core18: 30.20        Core19: 21.93        
Core20: 29.86        Core21: 22.97        
Core22: 29.12        Core23: 21.64        
Core24: 31.57        Core25: 20.08        
Core26: 30.75        Core27: 36.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.56
Socket1: 25.60
DDR read Latency(ns)
Socket0: 229584.57
Socket1: 1163.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.07        Core1: 27.32        
Core2: 27.98        Core3: 33.84        
Core4: 27.31        Core5: 11.20        
Core6: 27.74        Core7: 19.37        
Core8: 29.68        Core9: 23.15        
Core10: 30.38        Core11: 37.73        
Core12: 26.86        Core13: 18.62        
Core14: 28.55        Core15: 36.61        
Core16: 31.17        Core17: 33.54        
Core18: 28.84        Core19: 21.89        
Core20: 31.90        Core21: 22.77        
Core22: 28.14        Core23: 20.92        
Core24: 27.62        Core25: 19.45        
Core26: 29.83        Core27: 36.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.55
Socket1: 25.37
DDR read Latency(ns)
Socket0: 224025.42
Socket1: 1175.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.69        Core1: 26.80        
Core2: 29.63        Core3: 33.90        
Core4: 28.55        Core5: 11.22        
Core6: 30.01        Core7: 18.82        
Core8: 29.69        Core9: 22.58        
Core10: 28.56        Core11: 38.10        
Core12: 29.76        Core13: 18.63        
Core14: 26.81        Core15: 36.40        
Core16: 26.30        Core17: 33.56        
Core18: 29.44        Core19: 21.11        
Core20: 31.38        Core21: 23.03        
Core22: 28.10        Core23: 22.07        
Core24: 29.08        Core25: 19.65        
Core26: 29.59        Core27: 36.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.98
Socket1: 25.37
DDR read Latency(ns)
Socket0: 229688.89
Socket1: 1175.01
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 16568
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409511050; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409514082; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204818767; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204818767; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204823598; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204823598; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204827381; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204827381; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204831652; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204831652; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004068341; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4059383; Consumed Joules: 247.77; Watts: 41.27; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 2300438; Consumed DRAM Joules: 35.20; DRAM Watts: 5.86
S1P0; QPIClocks: 14409624794; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409627370; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204894726; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204894726; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204894839; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204894839; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204894934; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204894934; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204895009; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204895009; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004091055; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5840886; Consumed Joules: 356.50; Watts: 59.38; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4650201; Consumed DRAM Joules: 71.15; DRAM Watts: 11.85
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 418a
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.45   0.01    0.60     278 K    810 K    0.66    0.08    0.01    0.02    11648        1        3     70
   1    1     0.22   0.36   0.59    1.17      89 M    112 M    0.21    0.23    0.04    0.05     5824     8930      107     60
   2    0     0.00   0.59   0.00    0.60      26 K     52 K    0.50    0.15    0.01    0.01     2408        0        1     69
   3    1     0.10   0.23   0.45    0.94     132 M    148 M    0.11    0.15    0.13    0.14     7224    11627       14     59
   4    0     0.00   0.34   0.00    0.60    5308       29 K    0.82    0.11    0.00    0.02      840        0        0     70
   5    1     0.35   0.44   0.79    1.20      17 M     58 M    0.70    0.67    0.00    0.02      448      676        3     59
   6    0     0.00   0.34   0.00    0.60    5554       35 K    0.84    0.14    0.00    0.02      560        0        0     69
   7    1     0.20   0.70   0.29    0.73      13 M     26 M    0.50    0.48    0.01    0.01     1288      699      116     59
   8    0     0.00   0.60   0.00    0.60      21 K     61 K    0.65    0.24    0.00    0.01     1456        1        1     68
   9    1     0.07   0.93   0.07    0.60    1488 K   3936 K    0.62    0.26    0.00    0.01        0       64       19     59
  10    0     0.00   0.34   0.00    0.60    6348       36 K    0.82    0.17    0.00    0.02      336        0        0     68
  11    1     0.07   0.36   0.20    0.61      74 M     79 M    0.07    0.15    0.11    0.11     2576     6306       24     59
  12    0     0.00   0.33   0.00    0.60    5750       34 K    0.83    0.18    0.00    0.02      280        0        0     70
  13    1     0.25   0.60   0.42    0.89      20 M     41 M    0.50    0.46    0.01    0.02      952     1196        3     59
  14    0     0.00   0.33   0.00    0.60    9262       36 K    0.75    0.20    0.00    0.02      168        0        0     70
  15    1     0.05   0.24   0.20    0.61      76 M     83 M    0.09    0.16    0.16    0.18     2464     5167        8     59
  16    0     0.00   0.33   0.00    0.61    5268       32 K    0.84    0.20    0.00    0.01      280        0        0     70
  17    1     0.12   0.41   0.30    0.75      77 M     90 M    0.14    0.18    0.06    0.08     3640     7793      132     59
  18    0     0.00   0.36   0.00    0.61    8011       39 K    0.80    0.16    0.00    0.02     1008        0        0     70
  19    1     0.08   0.67   0.12    0.60      11 M     17 M    0.31    0.49    0.01    0.02      728      620        3     61
  20    0     0.00   0.36   0.00    0.60    7974       39 K    0.80    0.16    0.00    0.02     1736        1        0     71
  21    1     0.13   0.57   0.22    0.64      20 M     30 M    0.35    0.45    0.02    0.02      952     1516        1     61
  22    0     0.00   0.32   0.00    0.60    6557       33 K    0.81    0.13    0.00    0.02     1624        0        0     70
  23    1     0.05   0.52   0.10    0.60      10 M     14 M    0.30    0.54    0.02    0.03     1064      486       27     62
  24    0     0.00   0.34   0.00    0.60    4801       32 K    0.85    0.13    0.00    0.02      448        0        0     70
  25    1     0.08   0.52   0.16    0.60      11 M     18 M    0.38    0.60    0.01    0.02      672      447        1     61
  26    0     0.00   0.31   0.00    0.60    4644       26 K    0.83    0.12    0.00    0.02     2520        0        0     70
  27    1     0.08   0.34   0.25    0.69      73 M     83 M    0.12    0.17    0.09    0.10     3024     6468        1     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.42   0.00    0.60     395 K   1299 K    0.70    0.11    0.01    0.02    25312        3        5     62
 SKT    1     0.13   0.45   0.30    0.83     630 M    810 M    0.22    0.33    0.03    0.04    30856    51995      459     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.45   0.15    0.83     630 M    811 M    0.22    0.33    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   18 G ; Active cycles:   41 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 18.02 %

 C1 core residency: 31.88 %; C3 core residency: 1.07 %; C6 core residency: 49.03 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.45 => corresponds to 11.15 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.66 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     7525 M   7515 M   |    7%     7%   
 SKT    1     7449 M   7449 M   |    7%     7%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   29 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.30     0.13     207.00      29.35         131.94
 SKT   1    48.03    70.45     299.03      58.58         114.74
---------------------------------------------------------------------------------------------------------------
       *    48.33    70.58     506.03      87.93         114.75
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s1_nL_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 426f
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    16.04 --||-- Mem Ch  0: Reads (MB/s):  2611.67 --|
|--            Writes(MB/s):     6.85 --||--            Writes(MB/s):  3339.87 --|
|-- Mem Ch  1: Reads (MB/s):    11.29 --||-- Mem Ch  1: Reads (MB/s):  2608.39 --|
|--            Writes(MB/s):     2.74 --||--            Writes(MB/s):  3337.19 --|
|-- Mem Ch  2: Reads (MB/s):    14.50 --||-- Mem Ch  2: Reads (MB/s):  2610.92 --|
|--            Writes(MB/s):     6.77 --||--            Writes(MB/s):  3339.67 --|
|-- Mem Ch  3: Reads (MB/s):    15.21 --||-- Mem Ch  3: Reads (MB/s):  2605.94 --|
|--            Writes(MB/s):     2.72 --||--            Writes(MB/s):  3335.58 --|
|-- NODE 0 Mem Read (MB/s) :    57.03 --||-- NODE 1 Mem Read (MB/s) : 10436.91 --|
|-- NODE 0 Mem Write(MB/s) :    19.08 --||-- NODE 1 Mem Write(MB/s) : 13352.31 --|
|-- NODE 0 P. Write (T/s):     124332 --||-- NODE 1 P. Write (T/s):     172377 --|
|-- NODE 0 Memory (MB/s):       76.12 --||-- NODE 1 Memory (MB/s):    23789.23 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      10493.95                --|
            |--                System Write Throughput(MB/s):      13371.40                --|
            |--               System Memory Throughput(MB/s):      23865.34                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 434b
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8076          24     929 K   475 K    252       0       0  
 1     771 K       930 K    31 M   275 M    220 M     0     775 K
-----------------------------------------------------------------------
 *     779 K       930 K    32 M   275 M    220 M     0     775 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.90        Core1: 13.80        
Core2: 28.67        Core3: 37.53        
Core4: 27.85        Core5: 32.90        
Core6: 25.28        Core7: 39.44        
Core8: 28.29        Core9: 18.86        
Core10: 26.53        Core11: 37.09        
Core12: 26.01        Core13: 34.55        
Core14: 26.49        Core15: 37.96        
Core16: 26.37        Core17: 23.92        
Core18: 27.35        Core19: 39.11        
Core20: 27.25        Core21: 22.27        
Core22: 27.53        Core23: 37.74        
Core24: 27.56        Core25: 35.43        
Core26: 28.06        Core27: 39.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.57
Socket1: 30.83
DDR read Latency(ns)
Socket0: 243348.05
Socket1: 933.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.52        Core1: 13.90        
Core2: 28.63        Core3: 37.52        
Core4: 28.45        Core5: 32.76        
Core6: 27.65        Core7: 39.28        
Core8: 27.36        Core9: 18.83        
Core10: 27.37        Core11: 36.85        
Core12: 26.89        Core13: 34.39        
Core14: 27.01        Core15: 37.71        
Core16: 26.51        Core17: 24.28        
Core18: 28.16        Core19: 39.28        
Core20: 28.57        Core21: 22.36        
Core22: 27.50        Core23: 37.77        
Core24: 28.69        Core25: 35.51        
Core26: 30.32        Core27: 39.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.57
Socket1: 30.85
DDR read Latency(ns)
Socket0: 262162.94
Socket1: 931.75
irq_total: 171179.119370197
cpu_total: 15.94
cpu_0: 0.93
cpu_1: 46.94
cpu_2: 0.07
cpu_3: 39.49
cpu_4: 0.13
cpu_5: 51.73
cpu_6: 0.07
cpu_7: 27.13
cpu_8: 0.13
cpu_9: 23.74
cpu_10: 0.07
cpu_11: 42.29
cpu_12: 0.07
cpu_13: 27.53
cpu_14: 0.07
cpu_15: 34.18
cpu_16: 0.13
cpu_17: 19.88
cpu_18: 0.07
cpu_19: 28.59
cpu_20: 0.07
cpu_21: 27.19
cpu_22: 0.07
cpu_23: 30.52
cpu_24: 0.07
cpu_25: 22.41
cpu_26: 0.13
cpu_27: 22.74
enp130s0f0_rx_packets_phy: 818014
enp130s0f1_rx_packets_phy: 733292
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1551306
enp130s0f0_tx_packets: 99385
enp130s0f1_tx_packets: 18397
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 117782
enp130s0f0_rx_bytes_phy: 7376855013
enp130s0f1_rx_bytes_phy: 6612833983
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 13989688996
enp130s0f0_rx_bytes: 7345395657
enp130s0f1_rx_bytes: 6577076509
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 13922472166
enp130s0f0_tx_bytes: 6559412
enp130s0f1_tx_bytes: 1214252
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 7773664
enp130s0f0_rx_packets: 818032
enp130s0f1_rx_packets: 733260
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1551292
enp130s0f0_tx_packets_phy: 165870
enp130s0f1_tx_packets_phy: 85644
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 251514
enp130s0f0_tx_bytes_phy: 11212003
enp130s0f1_tx_bytes_phy: 5591646
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 16803649


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.42        Core1: 13.93        
Core2: 23.65        Core3: 37.71        
Core4: 17.41        Core5: 32.54        
Core6: 27.00        Core7: 39.82        
Core8: 27.19        Core9: 18.79        
Core10: 27.41        Core11: 37.23        
Core12: 28.46        Core13: 34.20        
Core14: 33.86        Core15: 38.07        
Core16: 27.12        Core17: 24.27        
Core18: 29.24        Core19: 39.00        
Core20: 31.15        Core21: 22.47        
Core22: 30.17        Core23: 37.63        
Core24: 28.74        Core25: 35.33        
Core26: 24.60        Core27: 39.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.47
Socket1: 30.90
DDR read Latency(ns)
Socket0: 232110.74
Socket1: 930.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.98        Core1: 13.98        
Core2: 27.11        Core3: 37.69        
Core4: 28.46        Core5: 32.77        
Core6: 27.43        Core7: 39.55        
Core8: 30.37        Core9: 18.85        
Core10: 26.64        Core11: 37.33        
Core12: 26.06        Core13: 34.58        
Core14: 27.55        Core15: 38.27        
Core16: 28.99        Core17: 24.09        
Core18: 28.91        Core19: 39.33        
Core20: 28.61        Core21: 22.71        
Core22: 28.74        Core23: 37.61        
Core24: 29.25        Core25: 35.28        
Core26: 27.58        Core27: 40.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.79
Socket1: 31.01
DDR read Latency(ns)
Socket0: 260212.31
Socket1: 929.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.35        Core1: 13.83        
Core2: 28.44        Core3: 37.82        
Core4: 30.81        Core5: 32.82        
Core6: 27.84        Core7: 39.99        
Core8: 27.60        Core9: 18.71        
Core10: 29.96        Core11: 37.43        
Core12: 29.53        Core13: 34.75        
Core14: 27.29        Core15: 38.37        
Core16: 27.43        Core17: 24.13        
Core18: 29.20        Core19: 38.97        
Core20: 28.81        Core21: 22.29        
Core22: 28.21        Core23: 37.83        
Core24: 29.81        Core25: 35.57        
Core26: 28.00        Core27: 40.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.64
Socket1: 31.01
DDR read Latency(ns)
Socket0: 257345.54
Socket1: 928.59


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.00        Core1: 13.85        
Core2: 27.93        Core3: 37.55        
Core4: 29.66        Core5: 32.66        
Core6: 27.80        Core7: 39.25        
Core8: 30.23        Core9: 18.76        
Core10: 27.50        Core11: 36.93        
Core12: 28.23        Core13: 34.38        
Core14: 26.86        Core15: 37.74        
Core16: 29.15        Core17: 24.09        
Core18: 27.71        Core19: 39.27        
Core20: 29.20        Core21: 22.05        
Core22: 27.61        Core23: 37.87        
Core24: 28.20        Core25: 35.22        
Core26: 28.29        Core27: 39.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.30
Socket1: 30.80
DDR read Latency(ns)
Socket0: 257540.06
Socket1: 935.71
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 17642
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410644154; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410647386; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205386004; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205386004; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205390757; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205390757; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205394869; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205394869; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205398912; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205398912; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004541939; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4051211; Consumed Joules: 247.27; Watts: 41.18; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 2291759; Consumed DRAM Joules: 35.06; DRAM Watts: 5.84
S1P0; QPIClocks: 14410762446; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410764966; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205463392; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205463392; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205463450; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205463450; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205463505; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205463505; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205463602; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205463602; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004896658; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5737844; Consumed Joules: 350.21; Watts: 58.32; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4717153; Consumed DRAM Joules: 72.17; DRAM Watts: 12.02
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 45bc
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.45   0.01    0.60     315 K    904 K    0.65    0.07    0.01    0.02     8456        0       17     70
   1    1     0.26   0.38   0.68    1.20      27 M     60 M    0.55    0.58    0.01    0.02     1736      794       21     59
   2    0     0.00   0.33   0.00    0.60    9075       38 K    0.77    0.11    0.00    0.02      336        0        0     69
   3    1     0.06   0.17   0.32    0.78     109 M    121 M    0.09    0.15    0.20    0.22     3360     3265        6     60
   4    0     0.00   0.34   0.00    0.60    6471       31 K    0.79    0.11    0.00    0.02     1680        0        0     70
   5    1     0.09   0.19   0.48    0.97     125 M    146 M    0.14    0.17    0.13    0.16     4480     3000        2     60
   6    0     0.00   0.65   0.00    0.60      25 K     52 K    0.51    0.13    0.01    0.01     2912        0        1     69
   7    1     0.07   0.38   0.18    0.60      55 M     62 M    0.11    0.16    0.08    0.09     1904     1335        3     60
   8    0     0.00   0.33   0.00    0.60    7506       34 K    0.78    0.12    0.00    0.02      504        0        0     69
   9    1     0.23   0.78   0.29    0.73    2359 K     11 M    0.80    0.39    0.00    0.01      168       48        5     60
  10    0     0.00   0.34   0.00    0.60    4505       28 K    0.84    0.14    0.00    0.02      336        0        0     68
  11    1     0.23   0.71   0.32    0.77      59 M     71 M    0.16    0.16    0.03    0.03     2128     1446        6     59
  12    0     0.00   0.30   0.00    0.60    4501       27 K    0.83    0.17    0.00    0.02      224        0        0     70
  13    1     0.13   0.59   0.22    0.65      45 M     54 M    0.16    0.21    0.03    0.04     2072     1132        8     59
  14    0     0.00   0.32   0.00    0.60    5518       25 K    0.78    0.15    0.00    0.02       56        0        0     70
  15    1     0.17   0.60   0.28    0.73      60 M     70 M    0.15    0.16    0.04    0.04     3528     1782        2     58
  16    0     0.00   0.30   0.00    0.60    3849       22 K    0.83    0.16    0.00    0.02      448        0        0     69
  17    1     0.06   0.41   0.14    0.60      21 M     28 M    0.24    0.44    0.04    0.05      896      853        0     59
  18    0     0.00   0.31   0.00    0.60      49 K     75 K    0.35    0.21    0.02    0.04     4032        1        2     70
  19    1     0.08   0.41   0.19    0.60      60 M     67 M    0.10    0.15    0.08    0.09     3248     1650        3     61
  20    0     0.00   0.34   0.00    0.60    5169       32 K    0.84    0.13    0.00    0.02      952        0        0     70
  21    1     0.12   0.55   0.22    0.64      18 M     30 M    0.38    0.48    0.02    0.02      392      569        1     61
  22    0     0.00   0.30   0.00    0.60    4433       30 K    0.86    0.11    0.00    0.02      112        0        0     70
  23    1     0.09   0.42   0.22    0.64      59 M     67 M    0.13    0.17    0.06    0.07     2240     1639        0     61
  24    0     0.00   0.44   0.00    0.60      21 K     81 K    0.74    0.10    0.01    0.02      224        0        0     71
  25    1     0.08   0.47   0.18    0.60      45 M     53 M    0.15    0.20    0.05    0.06     1176     1231       20     61
  26    0     0.00   0.31   0.00    0.60    5866       29 K    0.80    0.11    0.00    0.02     2800        0        0     70
  27    1     0.03   0.19   0.15    0.60      59 M     64 M    0.08    0.14    0.20    0.22     2240     1402        3     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.41   0.00    0.60     469 K   1416 K    0.67    0.10    0.01    0.02    23072        1       20     61
 SKT    1     0.12   0.44   0.28    0.76     750 M    911 M    0.18    0.24    0.04    0.05    29568    20146       80     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.44   0.14    0.76     751 M    912 M    0.18    0.24    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:   39 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 18.34 %

 C1 core residency: 28.97 %; C3 core residency: 3.24 %; C6 core residency: 49.45 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.44 => corresponds to 10.93 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.52 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     7979 M   7988 M   |    8%     8%   
 SKT    1     7909 M   7907 M   |    8%     8%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   31 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.26     0.09     208.11      29.26         132.76
 SKT   1    56.47    70.14     293.15      60.25         119.87
---------------------------------------------------------------------------------------------------------------
       *    56.73    70.23     501.26      89.51         119.89
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
