
../repos/coreutils/src/[:     file format elf32-littlearm


Disassembly of section .init:

00010be4 <.init>:
   10be4:	push	{r3, lr}
   10be8:	bl	11090 <__lxstat64@plt+0x234>
   10bec:	pop	{r3, pc}

Disassembly of section .plt:

00010bf0 <calloc@plt-0x14>:
   10bf0:	push	{lr}		; (str lr, [sp, #-4]!)
   10bf4:	ldr	lr, [pc, #4]	; 10c00 <calloc@plt-0x4>
   10bf8:	add	lr, pc, lr
   10bfc:	ldr	pc, [lr, #8]!
   10c00:	andeq	r9, r1, r0, lsl #8

00010c04 <calloc@plt>:
   10c04:	add	ip, pc, #0, 12
   10c08:	add	ip, ip, #102400	; 0x19000
   10c0c:	ldr	pc, [ip, #1024]!	; 0x400

00010c10 <fputs_unlocked@plt>:
   10c10:	add	ip, pc, #0, 12
   10c14:	add	ip, ip, #102400	; 0x19000
   10c18:	ldr	pc, [ip, #1016]!	; 0x3f8

00010c1c <raise@plt>:
   10c1c:	add	ip, pc, #0, 12
   10c20:	add	ip, ip, #102400	; 0x19000
   10c24:	ldr	pc, [ip, #1008]!	; 0x3f0

00010c28 <strcmp@plt>:
   10c28:	add	ip, pc, #0, 12
   10c2c:	add	ip, ip, #102400	; 0x19000
   10c30:	ldr	pc, [ip, #1000]!	; 0x3e8

00010c34 <strtol@plt>:
   10c34:	add	ip, pc, #0, 12
   10c38:	add	ip, ip, #102400	; 0x19000
   10c3c:	ldr	pc, [ip, #992]!	; 0x3e0

00010c40 <fflush@plt>:
   10c40:	add	ip, pc, #0, 12
   10c44:	add	ip, ip, #102400	; 0x19000
   10c48:	ldr	pc, [ip, #984]!	; 0x3d8

00010c4c <free@plt>:
   10c4c:	add	ip, pc, #0, 12
   10c50:	add	ip, ip, #102400	; 0x19000
   10c54:	ldr	pc, [ip, #976]!	; 0x3d0

00010c58 <_exit@plt>:
   10c58:	add	ip, pc, #0, 12
   10c5c:	add	ip, ip, #102400	; 0x19000
   10c60:	ldr	pc, [ip, #968]!	; 0x3c8

00010c64 <memcpy@plt>:
   10c64:	add	ip, pc, #0, 12
   10c68:	add	ip, ip, #102400	; 0x19000
   10c6c:	ldr	pc, [ip, #960]!	; 0x3c0

00010c70 <mbsinit@plt>:
   10c70:	add	ip, pc, #0, 12
   10c74:	add	ip, ip, #102400	; 0x19000
   10c78:	ldr	pc, [ip, #952]!	; 0x3b8

00010c7c <memcmp@plt>:
   10c7c:	add	ip, pc, #0, 12
   10c80:	add	ip, ip, #102400	; 0x19000
   10c84:	ldr	pc, [ip, #944]!	; 0x3b0

00010c88 <fputc_unlocked@plt>:
   10c88:	add	ip, pc, #0, 12
   10c8c:	add	ip, ip, #102400	; 0x19000
   10c90:	ldr	pc, [ip, #936]!	; 0x3a8

00010c94 <dcgettext@plt>:
   10c94:	add	ip, pc, #0, 12
   10c98:	add	ip, ip, #102400	; 0x19000
   10c9c:	ldr	pc, [ip, #928]!	; 0x3a0

00010ca0 <realloc@plt>:
   10ca0:	add	ip, pc, #0, 12
   10ca4:	add	ip, ip, #102400	; 0x19000
   10ca8:	ldr	pc, [ip, #920]!	; 0x398

00010cac <textdomain@plt>:
   10cac:	add	ip, pc, #0, 12
   10cb0:	add	ip, ip, #102400	; 0x19000
   10cb4:	ldr	pc, [ip, #912]!	; 0x390

00010cb8 <geteuid@plt>:
   10cb8:	add	ip, pc, #0, 12
   10cbc:	add	ip, ip, #102400	; 0x19000
   10cc0:	ldr	pc, [ip, #904]!	; 0x388

00010cc4 <iswprint@plt>:
   10cc4:	add	ip, pc, #0, 12
   10cc8:	add	ip, ip, #102400	; 0x19000
   10ccc:	ldr	pc, [ip, #896]!	; 0x380

00010cd0 <getegid@plt>:
   10cd0:	add	ip, pc, #0, 12
   10cd4:	add	ip, ip, #102400	; 0x19000
   10cd8:	ldr	pc, [ip, #888]!	; 0x378

00010cdc <fwrite@plt>:
   10cdc:	add	ip, pc, #0, 12
   10ce0:	add	ip, ip, #102400	; 0x19000
   10ce4:	ldr	pc, [ip, #880]!	; 0x370

00010ce8 <lseek64@plt>:
   10ce8:	add	ip, pc, #0, 12
   10cec:	add	ip, ip, #102400	; 0x19000
   10cf0:	ldr	pc, [ip, #872]!	; 0x368

00010cf4 <__ctype_get_mb_cur_max@plt>:
   10cf4:	add	ip, pc, #0, 12
   10cf8:	add	ip, ip, #102400	; 0x19000
   10cfc:	ldr	pc, [ip, #864]!	; 0x360

00010d00 <__fpending@plt>:
   10d00:	add	ip, pc, #0, 12
   10d04:	add	ip, ip, #102400	; 0x19000
   10d08:	ldr	pc, [ip, #856]!	; 0x358

00010d0c <mbrtowc@plt>:
   10d0c:	add	ip, pc, #0, 12
   10d10:	add	ip, ip, #102400	; 0x19000
   10d14:	ldr	pc, [ip, #848]!	; 0x350

00010d18 <error@plt>:
   10d18:	add	ip, pc, #0, 12
   10d1c:	add	ip, ip, #102400	; 0x19000
   10d20:	ldr	pc, [ip, #840]!	; 0x348

00010d24 <malloc@plt>:
   10d24:	add	ip, pc, #0, 12
   10d28:	add	ip, ip, #102400	; 0x19000
   10d2c:	ldr	pc, [ip, #832]!	; 0x340

00010d30 <error_at_line@plt>:
   10d30:	add	ip, pc, #0, 12
   10d34:	add	ip, ip, #102400	; 0x19000
   10d38:	ldr	pc, [ip, #824]!	; 0x338

00010d3c <__libc_start_main@plt>:
   10d3c:	add	ip, pc, #0, 12
   10d40:	add	ip, ip, #102400	; 0x19000
   10d44:	ldr	pc, [ip, #816]!	; 0x330

00010d48 <__freading@plt>:
   10d48:	add	ip, pc, #0, 12
   10d4c:	add	ip, ip, #102400	; 0x19000
   10d50:	ldr	pc, [ip, #808]!	; 0x328

00010d54 <__gmon_start__@plt>:
   10d54:	add	ip, pc, #0, 12
   10d58:	add	ip, ip, #102400	; 0x19000
   10d5c:	ldr	pc, [ip, #800]!	; 0x320

00010d60 <__ctype_b_loc@plt>:
   10d60:	add	ip, pc, #0, 12
   10d64:	add	ip, ip, #102400	; 0x19000
   10d68:	ldr	pc, [ip, #792]!	; 0x318

00010d6c <exit@plt>:
   10d6c:	add	ip, pc, #0, 12
   10d70:	add	ip, ip, #102400	; 0x19000
   10d74:	ldr	pc, [ip, #784]!	; 0x310

00010d78 <strlen@plt>:
   10d78:	add	ip, pc, #0, 12
   10d7c:	add	ip, ip, #102400	; 0x19000
   10d80:	ldr	pc, [ip, #776]!	; 0x308

00010d84 <__errno_location@plt>:
   10d84:	add	ip, pc, #0, 12
   10d88:	add	ip, ip, #102400	; 0x19000
   10d8c:	ldr	pc, [ip, #768]!	; 0x300

00010d90 <__cxa_atexit@plt>:
   10d90:	add	ip, pc, #0, 12
   10d94:	add	ip, ip, #102400	; 0x19000
   10d98:	ldr	pc, [ip, #760]!	; 0x2f8

00010d9c <__vasprintf_chk@plt>:
   10d9c:	add	ip, pc, #0, 12
   10da0:	add	ip, ip, #102400	; 0x19000
   10da4:	ldr	pc, [ip, #752]!	; 0x2f0

00010da8 <memset@plt>:
   10da8:	add	ip, pc, #0, 12
   10dac:	add	ip, ip, #102400	; 0x19000
   10db0:	ldr	pc, [ip, #744]!	; 0x2e8

00010db4 <__printf_chk@plt>:
   10db4:	add	ip, pc, #0, 12
   10db8:	add	ip, ip, #102400	; 0x19000
   10dbc:	ldr	pc, [ip, #736]!	; 0x2e0

00010dc0 <fileno@plt>:
   10dc0:	add	ip, pc, #0, 12
   10dc4:	add	ip, ip, #102400	; 0x19000
   10dc8:	ldr	pc, [ip, #728]!	; 0x2d8

00010dcc <__fprintf_chk@plt>:
   10dcc:	add	ip, pc, #0, 12
   10dd0:	add	ip, ip, #102400	; 0x19000
   10dd4:	ldr	pc, [ip, #720]!	; 0x2d0

00010dd8 <fclose@plt>:
   10dd8:	add	ip, pc, #0, 12
   10ddc:	add	ip, ip, #102400	; 0x19000
   10de0:	ldr	pc, [ip, #712]!	; 0x2c8

00010de4 <fseeko64@plt>:
   10de4:	add	ip, pc, #0, 12
   10de8:	add	ip, ip, #102400	; 0x19000
   10dec:	ldr	pc, [ip, #704]!	; 0x2c0

00010df0 <setlocale@plt>:
   10df0:	add	ip, pc, #0, 12
   10df4:	add	ip, ip, #102400	; 0x19000
   10df8:	ldr	pc, [ip, #696]!	; 0x2b8

00010dfc <strrchr@plt>:
   10dfc:	add	ip, pc, #0, 12
   10e00:	add	ip, ip, #102400	; 0x19000
   10e04:	ldr	pc, [ip, #688]!	; 0x2b0

00010e08 <nl_langinfo@plt>:
   10e08:	add	ip, pc, #0, 12
   10e0c:	add	ip, ip, #102400	; 0x19000
   10e10:	ldr	pc, [ip, #680]!	; 0x2a8

00010e14 <euidaccess@plt>:
   10e14:	add	ip, pc, #0, 12
   10e18:	add	ip, ip, #102400	; 0x19000
   10e1c:	ldr	pc, [ip, #672]!	; 0x2a0

00010e20 <bindtextdomain@plt>:
   10e20:	add	ip, pc, #0, 12
   10e24:	add	ip, ip, #102400	; 0x19000
   10e28:	ldr	pc, [ip, #664]!	; 0x298

00010e2c <__xstat64@plt>:
   10e2c:	add	ip, pc, #0, 12
   10e30:	add	ip, ip, #102400	; 0x19000
   10e34:	ldr	pc, [ip, #656]!	; 0x290

00010e38 <isatty@plt>:
   10e38:	add	ip, pc, #0, 12
   10e3c:	add	ip, ip, #102400	; 0x19000
   10e40:	ldr	pc, [ip, #648]!	; 0x288

00010e44 <strncmp@plt>:
   10e44:	add	ip, pc, #0, 12
   10e48:	add	ip, ip, #102400	; 0x19000
   10e4c:	ldr	pc, [ip, #640]!	; 0x280

00010e50 <abort@plt>:
   10e50:	add	ip, pc, #0, 12
   10e54:	add	ip, ip, #102400	; 0x19000
   10e58:	ldr	pc, [ip, #632]!	; 0x278

00010e5c <__lxstat64@plt>:
   10e5c:	add	ip, pc, #0, 12
   10e60:	add	ip, ip, #102400	; 0x19000
   10e64:	ldr	pc, [ip, #624]!	; 0x270

Disassembly of section .text:

00010e68 <.text>:
   10e68:	strd	r4, [sp, #-16]!
   10e6c:	mov	r5, r0
   10e70:	movw	r4, #41284	; 0xa144
   10e74:	movt	r4, #2
   10e78:	ldr	r0, [r1]
   10e7c:	str	r6, [sp, #8]
   10e80:	mov	r6, r1
   10e84:	str	lr, [sp, #12]
   10e88:	sub	sp, sp, #16
   10e8c:	bl	12f34 <__lxstat64@plt+0x20d8>
   10e90:	movw	r1, #34436	; 0x8684
   10e94:	movt	r1, #1
   10e98:	mov	r0, #6
   10e9c:	bl	10df0 <setlocale@plt>
   10ea0:	movw	r1, #37764	; 0x9384
   10ea4:	movt	r1, #1
   10ea8:	movw	r0, #37596	; 0x92dc
   10eac:	movt	r0, #1
   10eb0:	bl	10e20 <bindtextdomain@plt>
   10eb4:	movw	r0, #37596	; 0x92dc
   10eb8:	movt	r0, #1
   10ebc:	bl	10cac <textdomain@plt>
   10ec0:	mov	r2, #2
   10ec4:	movw	r3, #41192	; 0xa0e8
   10ec8:	movt	r3, #2
   10ecc:	movw	r0, #11728	; 0x2dd0
   10ed0:	movt	r0, #1
   10ed4:	str	r2, [r3]
   10ed8:	bl	18440 <__lxstat64@plt+0x75e4>
   10edc:	cmp	r5, #2
   10ee0:	str	r6, [r4]
   10ee4:	beq	10f4c <__lxstat64@plt+0xf0>
   10ee8:	cmp	r5, #1
   10eec:	ble	10fa8 <__lxstat64@plt+0x14c>
   10ef0:	sub	r3, r5, #-1073741823	; 0xc0000001
   10ef4:	movw	r1, #37848	; 0x93d8
   10ef8:	movt	r1, #1
   10efc:	ldr	r0, [r6, r3, lsl #2]
   10f00:	bl	10c28 <strcmp@plt>
   10f04:	subs	r6, r0, #0
   10f08:	bne	10fa8 <__lxstat64@plt+0x14c>
   10f0c:	sub	r2, r5, #1
   10f10:	mov	r3, #1
   10f14:	sub	r0, r5, #2
   10f18:	strd	r2, [r4, #4]
   10f1c:	bl	120c8 <__lxstat64@plt+0x126c>
   10f20:	ldmib	r4, {r3, r5}
   10f24:	cmp	r5, r3
   10f28:	eoreq	r0, r0, #1
   10f2c:	uxtbeq	r5, r0
   10f30:	bne	11020 <__lxstat64@plt+0x1c4>
   10f34:	mov	r0, r5
   10f38:	add	sp, sp, #16
   10f3c:	ldrd	r4, [sp]
   10f40:	ldr	r6, [sp, #8]
   10f44:	add	sp, sp, #12
   10f48:	pop	{pc}		; (ldr pc, [sp], #4)
   10f4c:	ldr	r6, [r6, #4]
   10f50:	movw	r1, #37788	; 0x939c
   10f54:	movt	r1, #1
   10f58:	mov	r0, r6
   10f5c:	bl	10c28 <strcmp@plt>
   10f60:	cmp	r0, #0
   10f64:	beq	11050 <__lxstat64@plt+0x1f4>
   10f68:	movw	r1, #37796	; 0x93a4
   10f6c:	movt	r1, #1
   10f70:	mov	r0, r6
   10f74:	bl	10c28 <strcmp@plt>
   10f78:	subs	r5, r0, #0
   10f7c:	beq	10fd8 <__lxstat64@plt+0x17c>
   10f80:	mov	r0, r6
   10f84:	movw	r1, #37848	; 0x93d8
   10f88:	movt	r1, #1
   10f8c:	bl	10c28 <strcmp@plt>
   10f90:	cmp	r0, #0
   10f94:	moveq	r3, #1
   10f98:	moveq	r5, r3
   10f9c:	streq	r3, [r4, #4]
   10fa0:	streq	r3, [r4, #8]
   10fa4:	beq	10f34 <__lxstat64@plt+0xd8>
   10fa8:	mov	r2, #5
   10fac:	movw	r1, #37852	; 0x93dc
   10fb0:	movt	r1, #1
   10fb4:	mov	r0, #0
   10fb8:	bl	10c94 <dcgettext@plt>
   10fbc:	mov	r4, r0
   10fc0:	movw	r0, #37848	; 0x93d8
   10fc4:	movt	r0, #1
   10fc8:	bl	168a4 <__lxstat64@plt+0x5a48>
   10fcc:	mov	r1, r0
   10fd0:	mov	r0, r4
   10fd4:	bl	11280 <__lxstat64@plt+0x424>
   10fd8:	movw	r1, #37808	; 0x93b0
   10fdc:	movt	r1, #1
   10fe0:	movw	r2, #37828	; 0x93c4
   10fe4:	movt	r2, #1
   10fe8:	movw	r3, #41188	; 0xa0e4
   10fec:	movt	r3, #2
   10ff0:	movw	r0, #41276	; 0xa13c
   10ff4:	movt	r0, #2
   10ff8:	str	r2, [sp]
   10ffc:	movw	r2, #37592	; 0x92d8
   11000:	movt	r2, #1
   11004:	stmib	sp, {r1, r5}
   11008:	movw	r1, #37524	; 0x9294
   1100c:	movt	r1, #1
   11010:	ldr	r0, [r0]
   11014:	ldr	r3, [r3]
   11018:	bl	172f4 <__lxstat64@plt+0x6498>
   1101c:	b	10f34 <__lxstat64@plt+0xd8>
   11020:	mov	r0, r6
   11024:	mov	r2, #5
   11028:	movw	r1, #37864	; 0x93e8
   1102c:	movt	r1, #1
   11030:	bl	10c94 <dcgettext@plt>
   11034:	ldr	r3, [r4]
   11038:	mov	r6, r0
   1103c:	ldr	r0, [r3, r5, lsl #2]
   11040:	bl	168a4 <__lxstat64@plt+0x5a48>
   11044:	mov	r1, r0
   11048:	mov	r0, r6
   1104c:	bl	11280 <__lxstat64@plt+0x424>
   11050:	bl	1291c <__lxstat64@plt+0x1ac0>
   11054:	mov	fp, #0
   11058:	mov	lr, #0
   1105c:	pop	{r1}		; (ldr r1, [sp], #4)
   11060:	mov	r2, sp
   11064:	push	{r2}		; (str r2, [sp, #-4]!)
   11068:	push	{r0}		; (str r0, [sp, #-4]!)
   1106c:	ldr	ip, [pc, #16]	; 11084 <__lxstat64@plt+0x228>
   11070:	push	{ip}		; (str ip, [sp, #-4]!)
   11074:	ldr	r0, [pc, #12]	; 11088 <__lxstat64@plt+0x22c>
   11078:	ldr	r3, [pc, #12]	; 1108c <__lxstat64@plt+0x230>
   1107c:	bl	10d3c <__libc_start_main@plt>
   11080:	bl	10e50 <abort@plt>
   11084:	andeq	r8, r1, ip, lsr r4
   11088:	andeq	r0, r1, r8, ror #28
   1108c:	ldrdeq	r8, [r1], -ip
   11090:	ldr	r3, [pc, #20]	; 110ac <__lxstat64@plt+0x250>
   11094:	ldr	r2, [pc, #20]	; 110b0 <__lxstat64@plt+0x254>
   11098:	add	r3, pc, r3
   1109c:	ldr	r2, [r3, r2]
   110a0:	cmp	r2, #0
   110a4:	bxeq	lr
   110a8:	b	10d54 <__gmon_start__@plt>
   110ac:	andeq	r8, r1, r0, ror #30
   110b0:	ldrdeq	r0, [r0], -r8
   110b4:	ldr	r0, [pc, #24]	; 110d4 <__lxstat64@plt+0x278>
   110b8:	ldr	r3, [pc, #24]	; 110d8 <__lxstat64@plt+0x27c>
   110bc:	cmp	r3, r0
   110c0:	bxeq	lr
   110c4:	ldr	r3, [pc, #16]	; 110dc <__lxstat64@plt+0x280>
   110c8:	cmp	r3, #0
   110cc:	bxeq	lr
   110d0:	bx	r3
   110d4:	andeq	sl, r2, ip, lsr #2
   110d8:	andeq	sl, r2, ip, lsr #2
   110dc:	andeq	r0, r0, r0
   110e0:	ldr	r0, [pc, #36]	; 1110c <__lxstat64@plt+0x2b0>
   110e4:	ldr	r1, [pc, #36]	; 11110 <__lxstat64@plt+0x2b4>
   110e8:	sub	r1, r1, r0
   110ec:	asr	r1, r1, #2
   110f0:	add	r1, r1, r1, lsr #31
   110f4:	asrs	r1, r1, #1
   110f8:	bxeq	lr
   110fc:	ldr	r3, [pc, #16]	; 11114 <__lxstat64@plt+0x2b8>
   11100:	cmp	r3, #0
   11104:	bxeq	lr
   11108:	bx	r3
   1110c:	andeq	sl, r2, ip, lsr #2
   11110:	andeq	sl, r2, ip, lsr #2
   11114:	andeq	r0, r0, r0
   11118:	push	{r4, lr}
   1111c:	ldr	r4, [pc, #24]	; 1113c <__lxstat64@plt+0x2e0>
   11120:	ldrb	r3, [r4]
   11124:	cmp	r3, #0
   11128:	popne	{r4, pc}
   1112c:	bl	110b4 <__lxstat64@plt+0x258>
   11130:	mov	r3, #1
   11134:	strb	r3, [r4]
   11138:	pop	{r4, pc}
   1113c:	andeq	sl, r2, r0, asr #2
   11140:	b	110e0 <__lxstat64@plt+0x284>
   11144:	movw	r1, #33948	; 0x849c
   11148:	movt	r1, #1
   1114c:	str	r4, [sp, #-8]!
   11150:	mov	r4, r0
   11154:	str	lr, [sp, #4]
   11158:	bl	10c28 <strcmp@plt>
   1115c:	cmp	r0, #0
   11160:	beq	1117c <__lxstat64@plt+0x320>
   11164:	movw	r1, #33952	; 0x84a0
   11168:	movt	r1, #1
   1116c:	mov	r0, r4
   11170:	bl	10c28 <strcmp@plt>
   11174:	cmp	r0, #0
   11178:	bne	1118c <__lxstat64@plt+0x330>
   1117c:	mov	r0, #1
   11180:	ldr	r4, [sp]
   11184:	add	sp, sp, #4
   11188:	pop	{pc}		; (ldr pc, [sp], #4)
   1118c:	movw	r1, #33956	; 0x84a4
   11190:	movt	r1, #1
   11194:	mov	r0, r4
   11198:	bl	10c28 <strcmp@plt>
   1119c:	cmp	r0, #0
   111a0:	beq	1117c <__lxstat64@plt+0x320>
   111a4:	movw	r1, #33960	; 0x84a8
   111a8:	movt	r1, #1
   111ac:	mov	r0, r4
   111b0:	bl	10c28 <strcmp@plt>
   111b4:	cmp	r0, #0
   111b8:	beq	1117c <__lxstat64@plt+0x320>
   111bc:	movw	r1, #33964	; 0x84ac
   111c0:	movt	r1, #1
   111c4:	mov	r0, r4
   111c8:	bl	10c28 <strcmp@plt>
   111cc:	cmp	r0, #0
   111d0:	beq	1117c <__lxstat64@plt+0x320>
   111d4:	movw	r1, #33968	; 0x84b0
   111d8:	movt	r1, #1
   111dc:	mov	r0, r4
   111e0:	bl	10c28 <strcmp@plt>
   111e4:	cmp	r0, #0
   111e8:	beq	1117c <__lxstat64@plt+0x320>
   111ec:	movw	r1, #33972	; 0x84b4
   111f0:	movt	r1, #1
   111f4:	mov	r0, r4
   111f8:	bl	10c28 <strcmp@plt>
   111fc:	cmp	r0, #0
   11200:	beq	1117c <__lxstat64@plt+0x320>
   11204:	movw	r1, #33976	; 0x84b8
   11208:	movt	r1, #1
   1120c:	mov	r0, r4
   11210:	bl	10c28 <strcmp@plt>
   11214:	cmp	r0, #0
   11218:	beq	1117c <__lxstat64@plt+0x320>
   1121c:	movw	r1, #33980	; 0x84bc
   11220:	movt	r1, #1
   11224:	mov	r0, r4
   11228:	bl	10c28 <strcmp@plt>
   1122c:	cmp	r0, #0
   11230:	beq	1117c <__lxstat64@plt+0x320>
   11234:	movw	r1, #33984	; 0x84c0
   11238:	movt	r1, #1
   1123c:	mov	r0, r4
   11240:	bl	10c28 <strcmp@plt>
   11244:	cmp	r0, #0
   11248:	beq	1117c <__lxstat64@plt+0x320>
   1124c:	movw	r1, #33988	; 0x84c4
   11250:	movt	r1, #1
   11254:	mov	r0, r4
   11258:	bl	10c28 <strcmp@plt>
   1125c:	cmp	r0, #0
   11260:	beq	1117c <__lxstat64@plt+0x320>
   11264:	mov	r0, r4
   11268:	movw	r1, #33992	; 0x84c8
   1126c:	movt	r1, #1
   11270:	bl	10c28 <strcmp@plt>
   11274:	clz	r0, r0
   11278:	lsr	r0, r0, #5
   1127c:	b	11180 <__lxstat64@plt+0x324>
   11280:	push	{r0, r1, r2, r3}
   11284:	mov	r1, #0
   11288:	mov	r0, r1
   1128c:	push	{lr}		; (str lr, [sp, #-4]!)
   11290:	sub	sp, sp, #12
   11294:	add	ip, sp, #20
   11298:	ldr	r2, [sp, #16]
   1129c:	mov	r3, ip
   112a0:	str	ip, [sp, #4]
   112a4:	bl	16c70 <__lxstat64@plt+0x5e14>
   112a8:	mov	r0, #2
   112ac:	bl	10d6c <exit@plt>
   112b0:	strd	r4, [sp, #-16]!
   112b4:	mov	r4, r0
   112b8:	str	r6, [sp, #8]
   112bc:	str	lr, [sp, #12]
   112c0:	bl	10d60 <__ctype_b_loc@plt>
   112c4:	ldrb	r3, [r4]
   112c8:	ldr	ip, [r0]
   112cc:	mov	r0, r4
   112d0:	lsl	r2, r3, #1
   112d4:	ldrh	r2, [ip, r2]
   112d8:	tst	r2, #1
   112dc:	bne	1136c <__lxstat64@plt+0x510>
   112e0:	cmp	r3, #43	; 0x2b
   112e4:	addeq	r0, r0, #1
   112e8:	moveq	r3, r0
   112ec:	beq	112fc <__lxstat64@plt+0x4a0>
   112f0:	cmp	r3, #45	; 0x2d
   112f4:	movne	r3, r0
   112f8:	addeq	r3, r0, #1
   112fc:	mov	r2, r3
   11300:	ldrb	r1, [r2], #1
   11304:	sub	r1, r1, #48	; 0x30
   11308:	cmp	r1, #9
   1130c:	bhi	11384 <__lxstat64@plt+0x528>
   11310:	ldrb	r3, [r3, #1]
   11314:	sub	r1, r3, #48	; 0x30
   11318:	cmp	r1, #9
   1131c:	bhi	11344 <__lxstat64@plt+0x4e8>
   11320:	ldrb	r3, [r2, #1]!
   11324:	sub	r1, r3, #48	; 0x30
   11328:	cmp	r1, #9
   1132c:	bls	11320 <__lxstat64@plt+0x4c4>
   11330:	lsl	r1, r3, #1
   11334:	ldrh	r1, [ip, r1]
   11338:	tst	r1, #1
   1133c:	beq	11354 <__lxstat64@plt+0x4f8>
   11340:	ldrb	r3, [r2, #1]!
   11344:	lsl	r1, r3, #1
   11348:	ldrh	r1, [ip, r1]
   1134c:	tst	r1, #1
   11350:	bne	11340 <__lxstat64@plt+0x4e4>
   11354:	cmp	r3, #0
   11358:	bne	11384 <__lxstat64@plt+0x528>
   1135c:	ldrd	r4, [sp]
   11360:	ldr	r6, [sp, #8]
   11364:	add	sp, sp, #12
   11368:	pop	{pc}		; (ldr pc, [sp], #4)
   1136c:	ldrb	r3, [r0, #1]!
   11370:	lsl	r2, r3, #1
   11374:	ldrh	r2, [ip, r2]
   11378:	tst	r2, #1
   1137c:	beq	112e0 <__lxstat64@plt+0x484>
   11380:	b	1136c <__lxstat64@plt+0x510>
   11384:	mov	r2, #5
   11388:	movw	r1, #33996	; 0x84cc
   1138c:	movt	r1, #1
   11390:	mov	r0, #0
   11394:	bl	10c94 <dcgettext@plt>
   11398:	mov	r5, r0
   1139c:	mov	r0, r4
   113a0:	bl	168a4 <__lxstat64@plt+0x5a48>
   113a4:	mov	r1, r0
   113a8:	mov	r0, r5
   113ac:	bl	11280 <__lxstat64@plt+0x424>
   113b0:	mov	r2, #5
   113b4:	movw	r1, #34016	; 0x84e0
   113b8:	movt	r1, #1
   113bc:	mov	r0, #0
   113c0:	str	r4, [sp, #-8]!
   113c4:	str	lr, [sp, #4]
   113c8:	bl	10c94 <dcgettext@plt>
   113cc:	movw	r3, #41284	; 0xa144
   113d0:	movt	r3, #2
   113d4:	ldm	r3, {r1, r2}
   113d8:	mov	r4, r0
   113dc:	sub	r3, r2, #-1073741823	; 0xc0000001
   113e0:	ldr	r0, [r1, r3, lsl #2]
   113e4:	bl	168a4 <__lxstat64@plt+0x5a48>
   113e8:	mov	r1, r0
   113ec:	mov	r0, r4
   113f0:	bl	11280 <__lxstat64@plt+0x424>
   113f4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   113f8:	movw	r4, #41284	; 0xa144
   113fc:	movt	r4, #2
   11400:	strd	r6, [sp, #8]
   11404:	ldr	r6, [r4, #8]
   11408:	strd	r8, [sp, #16]
   1140c:	strd	sl, [sp, #24]
   11410:	subs	sl, r0, #0
   11414:	str	lr, [sp, #32]
   11418:	sub	sp, sp, #212	; 0xd4
   1141c:	add	r5, r6, #1
   11420:	beq	11434 <__lxstat64@plt+0x5d8>
   11424:	add	r3, r6, #2
   11428:	mov	r6, r5
   1142c:	str	r5, [r4, #8]
   11430:	mov	r5, r3
   11434:	ldr	r8, [r4]
   11438:	ldr	r3, [r4, #4]
   1143c:	sub	r3, r3, #2
   11440:	cmp	r3, r5
   11444:	ble	11464 <__lxstat64@plt+0x608>
   11448:	add	r3, r6, #2
   1144c:	movw	r1, #34088	; 0x8528
   11450:	movt	r1, #1
   11454:	ldr	r0, [r8, r3, lsl #2]
   11458:	bl	10c28 <strcmp@plt>
   1145c:	cmp	r0, #0
   11460:	beq	114e0 <__lxstat64@plt+0x684>
   11464:	mov	r7, r6
   11468:	mov	r9, sl
   1146c:	mov	fp, #0
   11470:	ldr	r0, [r8, r5, lsl #2]
   11474:	lsl	r5, r5, #2
   11478:	ldrb	r3, [r0]
   1147c:	cmp	r3, #45	; 0x2d
   11480:	beq	11538 <__lxstat64@plt+0x6dc>
   11484:	cmp	r3, #61	; 0x3d
   11488:	beq	114f4 <__lxstat64@plt+0x698>
   1148c:	movw	r1, #33952	; 0x84a0
   11490:	movt	r1, #1
   11494:	bl	10c28 <strcmp@plt>
   11498:	cmp	r0, #0
   1149c:	bne	11918 <__lxstat64@plt+0xabc>
   114a0:	add	r3, r8, r7, lsl #2
   114a4:	ldr	r0, [r8, r7, lsl #2]
   114a8:	add	r7, r7, #3
   114ac:	ldr	r1, [r3, #8]
   114b0:	bl	10c28 <strcmp@plt>
   114b4:	adds	r9, r0, #0
   114b8:	str	r7, [r4, #8]
   114bc:	movne	r9, #1
   114c0:	mov	r0, r9
   114c4:	add	sp, sp, #212	; 0xd4
   114c8:	ldrd	r4, [sp]
   114cc:	ldrd	r6, [sp, #8]
   114d0:	ldrd	r8, [sp, #16]
   114d4:	ldrd	sl, [sp, #24]
   114d8:	add	sp, sp, #32
   114dc:	pop	{pc}		; (ldr pc, [sp], #4)
   114e0:	mov	r9, #1
   114e4:	mov	r7, r5
   114e8:	str	r5, [r4, #8]
   114ec:	mov	fp, r9
   114f0:	b	11470 <__lxstat64@plt+0x614>
   114f4:	ldrb	r3, [r0, #1]
   114f8:	cmp	r3, #0
   114fc:	beq	11514 <__lxstat64@plt+0x6b8>
   11500:	cmp	r3, #61	; 0x3d
   11504:	bne	1148c <__lxstat64@plt+0x630>
   11508:	ldrb	r3, [r0, #2]
   1150c:	cmp	r3, #0
   11510:	bne	1148c <__lxstat64@plt+0x630>
   11514:	add	r3, r8, r7, lsl #2
   11518:	ldr	r0, [r8, r7, lsl #2]
   1151c:	add	r7, r7, #3
   11520:	ldr	r1, [r3, #8]
   11524:	bl	10c28 <strcmp@plt>
   11528:	clz	r9, r0
   1152c:	str	r7, [r4, #8]
   11530:	lsr	r9, r9, #5
   11534:	b	114c0 <__lxstat64@plt+0x664>
   11538:	ldrb	r3, [r0, #1]
   1153c:	cmp	r3, #103	; 0x67
   11540:	cmpne	r3, #108	; 0x6c
   11544:	bne	11624 <__lxstat64@plt+0x7c8>
   11548:	ldrb	r2, [r0, #2]
   1154c:	cmp	r2, #116	; 0x74
   11550:	cmpne	r2, #101	; 0x65
   11554:	bne	11624 <__lxstat64@plt+0x7c8>
   11558:	ldrb	r1, [r0, #3]
   1155c:	cmp	r1, #0
   11560:	beq	117d4 <__lxstat64@plt+0x978>
   11564:	cmp	r3, #110	; 0x6e
   11568:	bne	11634 <__lxstat64@plt+0x7d8>
   1156c:	cmp	r2, #116	; 0x74
   11570:	bne	11790 <__lxstat64@plt+0x934>
   11574:	ldrb	r0, [r0, #3]
   11578:	cmp	r0, #0
   1157c:	bne	11790 <__lxstat64@plt+0x934>
   11580:	add	r7, r7, #3
   11584:	cmp	r9, #0
   11588:	str	r7, [r4, #8]
   1158c:	bne	118dc <__lxstat64@plt+0xa80>
   11590:	add	r6, r6, #1073741824	; 0x40000000
   11594:	add	r2, sp, #104	; 0x68
   11598:	mov	r0, #3
   1159c:	ldr	r1, [r8, r6, lsl #2]
   115a0:	lsl	r6, r6, #2
   115a4:	bl	10e2c <__xstat64@plt>
   115a8:	cmp	r0, #0
   115ac:	add	r6, r6, #8
   115b0:	add	r2, sp, #104	; 0x68
   115b4:	mov	r0, #3
   115b8:	ldr	r1, [r8, r6]
   115bc:	bne	1187c <__lxstat64@plt+0xa20>
   115c0:	ldr	r9, [sp, #184]	; 0xb8
   115c4:	ldr	r4, [sp, #188]	; 0xbc
   115c8:	bl	10e2c <__xstat64@plt>
   115cc:	cmp	r0, #0
   115d0:	movne	r9, #1
   115d4:	bne	114c0 <__lxstat64@plt+0x664>
   115d8:	ldr	r1, [sp, #184]	; 0xb8
   115dc:	ldr	r2, [sp, #188]	; 0xbc
   115e0:	cmp	r9, r1
   115e4:	movge	r3, #0
   115e8:	movlt	r3, #1
   115ec:	cmp	r9, r1
   115f0:	rsble	r3, r3, #0
   115f4:	rsbgt	r3, r3, #1
   115f8:	cmp	r4, r2
   115fc:	movge	r9, #0
   11600:	movlt	r9, #1
   11604:	cmp	r4, r2
   11608:	rsble	r9, r9, #0
   1160c:	rsbgt	r9, r9, #1
   11610:	add	r9, r9, r3, lsl #1
   11614:	cmp	r9, #0
   11618:	movle	r9, #0
   1161c:	movgt	r9, #1
   11620:	b	114c0 <__lxstat64@plt+0x664>
   11624:	cmp	r3, #101	; 0x65
   11628:	beq	116ec <__lxstat64@plt+0x890>
   1162c:	cmp	r3, #110	; 0x6e
   11630:	beq	117bc <__lxstat64@plt+0x960>
   11634:	cmp	r3, #111	; 0x6f
   11638:	bne	11788 <__lxstat64@plt+0x92c>
   1163c:	ldrb	r3, [r0, #2]
   11640:	cmp	r3, #116	; 0x74
   11644:	bne	11790 <__lxstat64@plt+0x934>
   11648:	ldrb	r0, [r0, #3]
   1164c:	cmp	r0, #0
   11650:	bne	11790 <__lxstat64@plt+0x934>
   11654:	add	r7, r7, #3
   11658:	cmp	r9, #0
   1165c:	str	r7, [r4, #8]
   11660:	bne	11904 <__lxstat64@plt+0xaa8>
   11664:	add	r6, r6, #1073741824	; 0x40000000
   11668:	add	r2, sp, #104	; 0x68
   1166c:	mov	r0, #3
   11670:	ldr	r1, [r8, r6, lsl #2]
   11674:	lsl	r6, r6, #2
   11678:	bl	10e2c <__xstat64@plt>
   1167c:	cmp	r0, #0
   11680:	add	r6, r6, #8
   11684:	add	r2, sp, #104	; 0x68
   11688:	mov	r0, #3
   1168c:	ldr	r1, [r8, r6]
   11690:	bne	11884 <__lxstat64@plt+0xa28>
   11694:	ldr	r5, [sp, #184]	; 0xb8
   11698:	ldr	r4, [sp, #188]	; 0xbc
   1169c:	bl	10e2c <__xstat64@plt>
   116a0:	cmp	r0, #0
   116a4:	bne	114c0 <__lxstat64@plt+0x664>
   116a8:	ldr	r9, [sp, #184]	; 0xb8
   116ac:	ldr	r2, [sp, #188]	; 0xbc
   116b0:	cmp	r9, r5
   116b4:	movle	r3, #0
   116b8:	movgt	r3, #1
   116bc:	cmp	r9, r5
   116c0:	rsbge	r3, r3, #0
   116c4:	rsblt	r3, r3, #1
   116c8:	cmp	r4, r2
   116cc:	movge	r9, #0
   116d0:	movlt	r9, #1
   116d4:	cmp	r4, r2
   116d8:	rsble	r9, r9, #0
   116dc:	rsbgt	r9, r9, #1
   116e0:	add	r9, r9, r3, lsl #1
   116e4:	lsr	r9, r9, #31
   116e8:	b	114c0 <__lxstat64@plt+0x664>
   116ec:	ldrb	r3, [r0, #2]
   116f0:	cmp	r3, #113	; 0x71
   116f4:	beq	117c8 <__lxstat64@plt+0x96c>
   116f8:	cmp	r3, #102	; 0x66
   116fc:	bne	11790 <__lxstat64@plt+0x934>
   11700:	ldrb	r0, [r0, #3]
   11704:	cmp	r0, #0
   11708:	bne	11790 <__lxstat64@plt+0x934>
   1170c:	add	r7, r7, #3
   11710:	cmp	r9, #0
   11714:	str	r7, [r4, #8]
   11718:	bne	118f0 <__lxstat64@plt+0xa94>
   1171c:	add	r6, r6, #1073741824	; 0x40000000
   11720:	mov	r2, sp
   11724:	mov	r0, #3
   11728:	ldr	r1, [r8, r6, lsl #2]
   1172c:	lsl	r6, r6, #2
   11730:	bl	10e2c <__xstat64@plt>
   11734:	cmp	r0, #0
   11738:	bne	114c0 <__lxstat64@plt+0x664>
   1173c:	add	r6, r8, r6
   11740:	add	r2, sp, #104	; 0x68
   11744:	mov	r0, #3
   11748:	ldr	r1, [r6, #8]
   1174c:	bl	10e2c <__xstat64@plt>
   11750:	cmp	r0, #0
   11754:	bne	114c0 <__lxstat64@plt+0x664>
   11758:	ldrd	r0, [sp]
   1175c:	ldrd	r2, [sp, #104]	; 0x68
   11760:	cmp	r1, r3
   11764:	cmpeq	r0, r2
   11768:	bne	114c0 <__lxstat64@plt+0x664>
   1176c:	ldrd	r0, [sp, #96]	; 0x60
   11770:	ldrd	r2, [sp, #200]	; 0xc8
   11774:	cmp	r1, r3
   11778:	cmpeq	r0, r2
   1177c:	moveq	r9, #1
   11780:	movne	r9, #0
   11784:	b	114c0 <__lxstat64@plt+0x664>
   11788:	cmp	r3, #101	; 0x65
   1178c:	beq	118b0 <__lxstat64@plt+0xa54>
   11790:	mov	r2, #5
   11794:	movw	r1, #34116	; 0x8544
   11798:	movt	r1, #1
   1179c:	mov	r0, #0
   117a0:	bl	10c94 <dcgettext@plt>
   117a4:	mov	r4, r0
   117a8:	ldr	r0, [r8, r5]
   117ac:	bl	168a4 <__lxstat64@plt+0x5a48>
   117b0:	mov	r1, r0
   117b4:	mov	r0, r4
   117b8:	bl	11280 <__lxstat64@plt+0x424>
   117bc:	ldrb	r2, [r0, #2]
   117c0:	cmp	r2, #101	; 0x65
   117c4:	bne	1156c <__lxstat64@plt+0x710>
   117c8:	ldrb	r3, [r0, #3]
   117cc:	cmp	r3, #0
   117d0:	bne	11790 <__lxstat64@plt+0x934>
   117d4:	add	r6, r6, #1073741824	; 0x40000000
   117d8:	cmp	sl, #0
   117dc:	lsl	r7, r6, #2
   117e0:	ldr	r0, [r8, r6, lsl #2]
   117e4:	beq	11894 <__lxstat64@plt+0xa38>
   117e8:	bl	10d78 <strlen@plt>
   117ec:	mov	r2, sp
   117f0:	mov	r1, #0
   117f4:	bl	12ebc <__lxstat64@plt+0x2060>
   117f8:	mov	r6, r0
   117fc:	ldr	r3, [r4]
   11800:	cmp	fp, #0
   11804:	add	r3, r3, r7
   11808:	beq	118a0 <__lxstat64@plt+0xa44>
   1180c:	ldr	r0, [r3, #12]
   11810:	bl	10d78 <strlen@plt>
   11814:	mov	r1, #0
   11818:	add	r2, sp, #104	; 0x68
   1181c:	bl	12ebc <__lxstat64@plt+0x2060>
   11820:	mov	r1, r0
   11824:	mov	r0, r6
   11828:	bl	16a38 <__lxstat64@plt+0x5bdc>
   1182c:	ldr	r2, [r4]
   11830:	ldr	r3, [r4, #8]
   11834:	ldr	r2, [r2, r5]
   11838:	add	r3, r3, #3
   1183c:	str	r3, [r4, #8]
   11840:	ldrb	r3, [r2, #2]
   11844:	ldrb	r2, [r2, #1]
   11848:	sub	r3, r3, #101	; 0x65
   1184c:	clz	r3, r3
   11850:	cmp	r2, #108	; 0x6c
   11854:	lsr	r3, r3, #5
   11858:	beq	118b8 <__lxstat64@plt+0xa5c>
   1185c:	cmp	r2, #103	; 0x67
   11860:	beq	118c8 <__lxstat64@plt+0xa6c>
   11864:	adds	r9, r0, #0
   11868:	movne	r9, #1
   1186c:	sub	r9, r9, r3
   11870:	clz	r9, r9
   11874:	lsr	r9, r9, #5
   11878:	b	114c0 <__lxstat64@plt+0x664>
   1187c:	bl	10e2c <__xstat64@plt>
   11880:	b	114c0 <__lxstat64@plt+0x664>
   11884:	bl	10e2c <__xstat64@plt>
   11888:	cmp	r0, #0
   1188c:	moveq	r9, #1
   11890:	b	114c0 <__lxstat64@plt+0x664>
   11894:	bl	112b0 <__lxstat64@plt+0x454>
   11898:	mov	r6, r0
   1189c:	b	117fc <__lxstat64@plt+0x9a0>
   118a0:	ldr	r0, [r3, #8]
   118a4:	bl	112b0 <__lxstat64@plt+0x454>
   118a8:	mov	r1, r0
   118ac:	b	11824 <__lxstat64@plt+0x9c8>
   118b0:	ldrb	r3, [r0, #2]
   118b4:	b	116f8 <__lxstat64@plt+0x89c>
   118b8:	cmp	r3, r0
   118bc:	movle	r9, #0
   118c0:	movgt	r9, #1
   118c4:	b	114c0 <__lxstat64@plt+0x664>
   118c8:	rsb	r3, r3, #0
   118cc:	cmp	r3, r0
   118d0:	movge	r9, #0
   118d4:	movlt	r9, #1
   118d8:	b	114c0 <__lxstat64@plt+0x664>
   118dc:	movw	r1, #34044	; 0x84fc
   118e0:	movt	r1, #1
   118e4:	mov	r2, #5
   118e8:	bl	10c94 <dcgettext@plt>
   118ec:	bl	11280 <__lxstat64@plt+0x424>
   118f0:	movw	r1, #34068	; 0x8514
   118f4:	movt	r1, #1
   118f8:	mov	r2, #5
   118fc:	bl	10c94 <dcgettext@plt>
   11900:	bl	11280 <__lxstat64@plt+0x424>
   11904:	movw	r1, #34092	; 0x852c
   11908:	movt	r1, #1
   1190c:	mov	r2, #5
   11910:	bl	10c94 <dcgettext@plt>
   11914:	bl	11280 <__lxstat64@plt+0x424>
   11918:	bl	10e50 <abort@plt>
   1191c:	movw	r3, #41284	; 0xa144
   11920:	movt	r3, #2
   11924:	strd	r4, [sp, #-16]!
   11928:	ldr	r5, [r3]
   1192c:	ldr	r4, [r3, #8]
   11930:	ldr	r2, [r5, r4, lsl #2]
   11934:	str	r6, [sp, #8]
   11938:	str	lr, [sp, #12]
   1193c:	sub	sp, sp, #104	; 0x68
   11940:	ldrb	r2, [r2, #1]
   11944:	sub	r2, r2, #71	; 0x47
   11948:	cmp	r2, #51	; 0x33
   1194c:	ldrls	pc, [pc, r2, lsl #2]
   11950:	b	12074 <__lxstat64@plt+0x1218>
   11954:	andeq	r2, r1, r0, lsl r0
   11958:	andeq	r2, r1, r4, ror r0
   1195c:	andeq	r2, r1, r4, ror r0
   11960:	andeq	r2, r1, r4, ror r0
   11964:	andeq	r2, r1, r4, ror r0
   11968:	andeq	r1, r1, r0, asr #31
   1196c:	andeq	r2, r1, r4, ror r0
   11970:	andeq	r1, r1, r4, lsr pc
   11974:	ldrdeq	r1, [r1], -r0
   11978:	andeq	r2, r1, r4, ror r0
   1197c:	andeq	r2, r1, r4, ror r0
   11980:	andeq	r2, r1, r4, ror r0
   11984:	andeq	r1, r1, r0, lsl #29
   11988:	andeq	r2, r1, r4, ror r0
   1198c:	andeq	r2, r1, r4, ror r0
   11990:	andeq	r2, r1, r4, ror r0
   11994:	andeq	r2, r1, r4, ror r0
   11998:	andeq	r2, r1, r4, ror r0
   1199c:	andeq	r2, r1, r4, ror r0
   119a0:	andeq	r2, r1, r4, ror r0
   119a4:	andeq	r2, r1, r4, ror r0
   119a8:	andeq	r2, r1, r4, ror r0
   119ac:	andeq	r2, r1, r4, ror r0
   119b0:	andeq	r2, r1, r4, ror r0
   119b4:	andeq	r2, r1, r4, ror r0
   119b8:	andeq	r2, r1, r4, ror r0
   119bc:	andeq	r2, r1, r4, ror r0
   119c0:	andeq	r1, r1, r0, lsr lr
   119c4:	andeq	r1, r1, r0, ror #27
   119c8:	muleq	r1, r0, sp
   119cc:	andeq	r1, r1, r4, asr sp
   119d0:	andeq	r1, r1, r4, lsl #26
   119d4:	andeq	r1, r1, r0, asr #25
   119d8:	andeq	r1, r1, r0, asr #31
   119dc:	andeq	r2, r1, r4, ror r0
   119e0:	andeq	r2, r1, r4, ror r0
   119e4:	andeq	r1, r1, ip, ror ip
   119e8:	andeq	r2, r1, r4, ror r0
   119ec:	andeq	r2, r1, r4, ror r0
   119f0:	andeq	r1, r1, r8, asr #24
   119f4:	andeq	r2, r1, r4, ror r0
   119f8:	strdeq	r1, [r1], -r8
   119fc:	andeq	r2, r1, r4, ror r0
   11a00:	ldrdeq	r1, [r1], -r4
   11a04:	andeq	r1, r1, r4, lsl #23
   11a08:	andeq	r1, r1, r8, ror #21
   11a0c:	andeq	r1, r1, r4, lsr #21
   11a10:	andeq	r2, r1, r4, ror r0
   11a14:	andeq	r1, r1, r0, ror #22
   11a18:	andeq	r1, r1, ip, ror #20
   11a1c:	andeq	r2, r1, r4, ror r0
   11a20:	andeq	r1, r1, r4, lsr #20
   11a24:	ldr	r1, [r3, #4]
   11a28:	add	r2, r4, #1
   11a2c:	str	r2, [r3, #8]
   11a30:	cmp	r2, r1
   11a34:	bge	120c4 <__lxstat64@plt+0x1268>
   11a38:	add	r2, r4, #1073741825	; 0x40000001
   11a3c:	add	r4, r4, #2
   11a40:	ldr	r2, [r5, r2, lsl #2]
   11a44:	str	r4, [r3, #8]
   11a48:	ldrb	r3, [r2]
   11a4c:	clz	r2, r3
   11a50:	lsr	r2, r2, #5
   11a54:	mov	r0, r2
   11a58:	add	sp, sp, #104	; 0x68
   11a5c:	ldrd	r4, [sp]
   11a60:	ldr	r6, [sp, #8]
   11a64:	add	sp, sp, #12
   11a68:	pop	{pc}		; (ldr pc, [sp], #4)
   11a6c:	ldr	r1, [r3, #4]
   11a70:	add	r2, r4, #1
   11a74:	str	r2, [r3, #8]
   11a78:	cmp	r2, r1
   11a7c:	bge	120c4 <__lxstat64@plt+0x1268>
   11a80:	add	r2, r4, #2
   11a84:	mov	r1, #1
   11a88:	add	r4, r4, #1073741825	; 0x40000001
   11a8c:	ldr	r0, [r5, r4, lsl #2]
   11a90:	str	r2, [r3, #8]
   11a94:	bl	10e14 <euidaccess@plt>
   11a98:	clz	r2, r0
   11a9c:	lsr	r2, r2, #5
   11aa0:	b	11a54 <__lxstat64@plt+0xbf8>
   11aa4:	ldr	r1, [r3, #4]
   11aa8:	add	r2, r4, #1
   11aac:	str	r2, [r3, #8]
   11ab0:	cmp	r2, r1
   11ab4:	bge	120c4 <__lxstat64@plt+0x1268>
   11ab8:	add	ip, r4, #2
   11abc:	add	r4, r4, #1073741825	; 0x40000001
   11ac0:	mov	r2, sp
   11ac4:	mov	r0, #3
   11ac8:	ldr	r1, [r5, r4, lsl #2]
   11acc:	str	ip, [r3, #8]
   11ad0:	bl	10e2c <__xstat64@plt>
   11ad4:	cmp	r0, #0
   11ad8:	bne	120ac <__lxstat64@plt+0x1250>
   11adc:	ldr	r3, [sp, #16]
   11ae0:	ubfx	r2, r3, #11, #1
   11ae4:	b	11a54 <__lxstat64@plt+0xbf8>
   11ae8:	ldr	r1, [r3, #4]
   11aec:	add	r2, r4, #1
   11af0:	str	r2, [r3, #8]
   11af4:	cmp	r2, r1
   11af8:	bge	120c4 <__lxstat64@plt+0x1268>
   11afc:	add	r2, r4, #2
   11b00:	add	r4, r4, #1073741825	; 0x40000001
   11b04:	ldr	r0, [r5, r4, lsl #2]
   11b08:	str	r2, [r3, #8]
   11b0c:	bl	112b0 <__lxstat64@plt+0x454>
   11b10:	mov	r5, r0
   11b14:	bl	10d84 <__errno_location@plt>
   11b18:	mov	r4, r0
   11b1c:	mov	r3, #0
   11b20:	mov	r1, r3
   11b24:	mov	r2, #10
   11b28:	mov	r0, r5
   11b2c:	str	r3, [r4]
   11b30:	bl	10c34 <strtol@plt>
   11b34:	ldr	r3, [r4]
   11b38:	subs	r2, r3, #34	; 0x22
   11b3c:	movne	r2, #1
   11b40:	cmp	r0, #0
   11b44:	movlt	r2, #0
   11b48:	cmp	r2, #0
   11b4c:	beq	11a54 <__lxstat64@plt+0xbf8>
   11b50:	bl	10e38 <isatty@plt>
   11b54:	adds	r2, r0, #0
   11b58:	movne	r2, #1
   11b5c:	b	11a54 <__lxstat64@plt+0xbf8>
   11b60:	ldr	r1, [r3, #4]
   11b64:	add	r2, r4, #1
   11b68:	str	r2, [r3, #8]
   11b6c:	cmp	r2, r1
   11b70:	bge	120c4 <__lxstat64@plt+0x1268>
   11b74:	add	r2, r4, #2
   11b78:	mov	r1, #2
   11b7c:	add	r4, r4, #1073741825	; 0x40000001
   11b80:	b	11a8c <__lxstat64@plt+0xc30>
   11b84:	ldr	r1, [r3, #4]
   11b88:	add	r2, r4, #1
   11b8c:	str	r2, [r3, #8]
   11b90:	cmp	r2, r1
   11b94:	bge	120c4 <__lxstat64@plt+0x1268>
   11b98:	add	ip, r4, #2
   11b9c:	add	r4, r4, #1073741825	; 0x40000001
   11ba0:	mov	r2, sp
   11ba4:	mov	r0, #3
   11ba8:	ldr	r1, [r5, r4, lsl #2]
   11bac:	str	ip, [r3, #8]
   11bb0:	bl	10e2c <__xstat64@plt>
   11bb4:	cmp	r0, #0
   11bb8:	bne	120ac <__lxstat64@plt+0x1250>
   11bbc:	ldrd	r2, [sp, #48]	; 0x30
   11bc0:	cmp	r2, #1
   11bc4:	sbcs	r3, r3, #0
   11bc8:	movge	r2, #1
   11bcc:	movlt	r2, #0
   11bd0:	b	11a54 <__lxstat64@plt+0xbf8>
   11bd4:	ldr	r1, [r3, #4]
   11bd8:	add	r2, r4, #1
   11bdc:	str	r2, [r3, #8]
   11be0:	cmp	r2, r1
   11be4:	bge	120c4 <__lxstat64@plt+0x1268>
   11be8:	add	r2, r4, #2
   11bec:	mov	r1, #4
   11bf0:	add	r4, r4, #1073741825	; 0x40000001
   11bf4:	b	11a8c <__lxstat64@plt+0xc30>
   11bf8:	ldr	r1, [r3, #4]
   11bfc:	add	r2, r4, #1
   11c00:	str	r2, [r3, #8]
   11c04:	cmp	r2, r1
   11c08:	bge	120c4 <__lxstat64@plt+0x1268>
   11c0c:	add	ip, r4, #2
   11c10:	add	r4, r4, #1073741825	; 0x40000001
   11c14:	mov	r2, sp
   11c18:	mov	r0, #3
   11c1c:	ldr	r1, [r5, r4, lsl #2]
   11c20:	str	ip, [r3, #8]
   11c24:	bl	10e2c <__xstat64@plt>
   11c28:	cmp	r0, #0
   11c2c:	bne	120ac <__lxstat64@plt+0x1250>
   11c30:	ldr	r3, [sp, #16]
   11c34:	and	r3, r3, #61440	; 0xf000
   11c38:	sub	r2, r3, #4096	; 0x1000
   11c3c:	clz	r2, r2
   11c40:	lsr	r2, r2, #5
   11c44:	b	11a54 <__lxstat64@plt+0xbf8>
   11c48:	ldr	r1, [r3, #4]
   11c4c:	add	r2, r4, #1
   11c50:	str	r2, [r3, #8]
   11c54:	cmp	r2, r1
   11c58:	bge	120c4 <__lxstat64@plt+0x1268>
   11c5c:	add	r2, r4, #1073741825	; 0x40000001
   11c60:	add	r4, r4, #2
   11c64:	ldr	r2, [r5, r2, lsl #2]
   11c68:	str	r4, [r3, #8]
   11c6c:	ldrb	r3, [r2]
   11c70:	adds	r2, r3, #0
   11c74:	movne	r2, #1
   11c78:	b	11a54 <__lxstat64@plt+0xbf8>
   11c7c:	ldr	r1, [r3, #4]
   11c80:	add	r2, r4, #1
   11c84:	str	r2, [r3, #8]
   11c88:	cmp	r2, r1
   11c8c:	bge	120c4 <__lxstat64@plt+0x1268>
   11c90:	add	ip, r4, #2
   11c94:	add	r4, r4, #1073741825	; 0x40000001
   11c98:	mov	r2, sp
   11c9c:	mov	r0, #3
   11ca0:	ldr	r1, [r5, r4, lsl #2]
   11ca4:	str	ip, [r3, #8]
   11ca8:	bl	10e2c <__xstat64@plt>
   11cac:	cmp	r0, #0
   11cb0:	bne	120ac <__lxstat64@plt+0x1250>
   11cb4:	ldr	r3, [sp, #16]
   11cb8:	ubfx	r2, r3, #9, #1
   11cbc:	b	11a54 <__lxstat64@plt+0xbf8>
   11cc0:	ldr	r1, [r3, #4]
   11cc4:	add	r2, r4, #1
   11cc8:	str	r2, [r3, #8]
   11ccc:	cmp	r2, r1
   11cd0:	bge	120c4 <__lxstat64@plt+0x1268>
   11cd4:	add	ip, r4, #2
   11cd8:	add	r4, r4, #1073741825	; 0x40000001
   11cdc:	mov	r2, sp
   11ce0:	mov	r0, #3
   11ce4:	ldr	r1, [r5, r4, lsl #2]
   11ce8:	str	ip, [r3, #8]
   11cec:	bl	10e2c <__xstat64@plt>
   11cf0:	cmp	r0, #0
   11cf4:	bne	120ac <__lxstat64@plt+0x1250>
   11cf8:	ldr	r3, [sp, #16]
   11cfc:	ubfx	r2, r3, #10, #1
   11d00:	b	11a54 <__lxstat64@plt+0xbf8>
   11d04:	ldr	r1, [r3, #4]
   11d08:	add	r2, r4, #1
   11d0c:	str	r2, [r3, #8]
   11d10:	cmp	r2, r1
   11d14:	bge	120c4 <__lxstat64@plt+0x1268>
   11d18:	add	ip, r4, #2
   11d1c:	add	r4, r4, #1073741825	; 0x40000001
   11d20:	mov	r2, sp
   11d24:	mov	r0, #3
   11d28:	ldr	r1, [r5, r4, lsl #2]
   11d2c:	str	ip, [r3, #8]
   11d30:	bl	10e2c <__xstat64@plt>
   11d34:	cmp	r0, #0
   11d38:	bne	120ac <__lxstat64@plt+0x1250>
   11d3c:	ldr	r3, [sp, #16]
   11d40:	and	r3, r3, #61440	; 0xf000
   11d44:	sub	r2, r3, #32768	; 0x8000
   11d48:	clz	r2, r2
   11d4c:	lsr	r2, r2, #5
   11d50:	b	11a54 <__lxstat64@plt+0xbf8>
   11d54:	ldr	r1, [r3, #4]
   11d58:	add	r2, r4, #1
   11d5c:	str	r2, [r3, #8]
   11d60:	cmp	r2, r1
   11d64:	bge	120c4 <__lxstat64@plt+0x1268>
   11d68:	add	ip, r4, #2
   11d6c:	add	r4, r4, #1073741825	; 0x40000001
   11d70:	mov	r2, sp
   11d74:	mov	r0, #3
   11d78:	ldr	r1, [r5, r4, lsl #2]
   11d7c:	str	ip, [r3, #8]
   11d80:	bl	10e2c <__xstat64@plt>
   11d84:	clz	r2, r0
   11d88:	lsr	r2, r2, #5
   11d8c:	b	11a54 <__lxstat64@plt+0xbf8>
   11d90:	ldr	r1, [r3, #4]
   11d94:	add	r2, r4, #1
   11d98:	str	r2, [r3, #8]
   11d9c:	cmp	r2, r1
   11da0:	bge	120c4 <__lxstat64@plt+0x1268>
   11da4:	add	ip, r4, #2
   11da8:	add	r4, r4, #1073741825	; 0x40000001
   11dac:	mov	r2, sp
   11db0:	mov	r0, #3
   11db4:	ldr	r1, [r5, r4, lsl #2]
   11db8:	str	ip, [r3, #8]
   11dbc:	bl	10e2c <__xstat64@plt>
   11dc0:	cmp	r0, #0
   11dc4:	bne	120ac <__lxstat64@plt+0x1250>
   11dc8:	ldr	r3, [sp, #16]
   11dcc:	and	r3, r3, #61440	; 0xf000
   11dd0:	sub	r2, r3, #16384	; 0x4000
   11dd4:	clz	r2, r2
   11dd8:	lsr	r2, r2, #5
   11ddc:	b	11a54 <__lxstat64@plt+0xbf8>
   11de0:	ldr	r1, [r3, #4]
   11de4:	add	r2, r4, #1
   11de8:	str	r2, [r3, #8]
   11dec:	cmp	r2, r1
   11df0:	bge	120c4 <__lxstat64@plt+0x1268>
   11df4:	add	ip, r4, #2
   11df8:	add	r4, r4, #1073741825	; 0x40000001
   11dfc:	mov	r2, sp
   11e00:	mov	r0, #3
   11e04:	ldr	r1, [r5, r4, lsl #2]
   11e08:	str	ip, [r3, #8]
   11e0c:	bl	10e2c <__xstat64@plt>
   11e10:	cmp	r0, #0
   11e14:	bne	120ac <__lxstat64@plt+0x1250>
   11e18:	ldr	r3, [sp, #16]
   11e1c:	and	r3, r3, #61440	; 0xf000
   11e20:	sub	r2, r3, #8192	; 0x2000
   11e24:	clz	r2, r2
   11e28:	lsr	r2, r2, #5
   11e2c:	b	11a54 <__lxstat64@plt+0xbf8>
   11e30:	ldr	r1, [r3, #4]
   11e34:	add	r2, r4, #1
   11e38:	str	r2, [r3, #8]
   11e3c:	cmp	r2, r1
   11e40:	bge	120c4 <__lxstat64@plt+0x1268>
   11e44:	add	ip, r4, #2
   11e48:	add	r4, r4, #1073741825	; 0x40000001
   11e4c:	mov	r2, sp
   11e50:	mov	r0, #3
   11e54:	ldr	r1, [r5, r4, lsl #2]
   11e58:	str	ip, [r3, #8]
   11e5c:	bl	10e2c <__xstat64@plt>
   11e60:	cmp	r0, #0
   11e64:	bne	120ac <__lxstat64@plt+0x1250>
   11e68:	ldr	r3, [sp, #16]
   11e6c:	and	r3, r3, #61440	; 0xf000
   11e70:	sub	r2, r3, #24576	; 0x6000
   11e74:	clz	r2, r2
   11e78:	lsr	r2, r2, #5
   11e7c:	b	11a54 <__lxstat64@plt+0xbf8>
   11e80:	ldr	r1, [r3, #4]
   11e84:	add	r2, r4, #1
   11e88:	str	r2, [r3, #8]
   11e8c:	cmp	r2, r1
   11e90:	bge	120c4 <__lxstat64@plt+0x1268>
   11e94:	add	ip, r4, #2
   11e98:	add	r4, r4, #1073741825	; 0x40000001
   11e9c:	mov	r2, sp
   11ea0:	mov	r0, #3
   11ea4:	ldr	r1, [r5, r4, lsl #2]
   11ea8:	str	ip, [r3, #8]
   11eac:	bl	10e2c <__xstat64@plt>
   11eb0:	cmp	r0, #0
   11eb4:	bne	120ac <__lxstat64@plt+0x1250>
   11eb8:	ldr	r3, [sp, #16]
   11ebc:	and	r3, r3, #61440	; 0xf000
   11ec0:	sub	r2, r3, #49152	; 0xc000
   11ec4:	clz	r2, r2
   11ec8:	lsr	r2, r2, #5
   11ecc:	b	11a54 <__lxstat64@plt+0xbf8>
   11ed0:	ldr	r1, [r3, #4]
   11ed4:	add	r2, r4, #1
   11ed8:	str	r2, [r3, #8]
   11edc:	cmp	r2, r1
   11ee0:	bge	120c4 <__lxstat64@plt+0x1268>
   11ee4:	add	ip, r4, #2
   11ee8:	add	r4, r4, #1073741825	; 0x40000001
   11eec:	mov	r2, sp
   11ef0:	mov	r0, #3
   11ef4:	ldr	r1, [r5, r4, lsl #2]
   11ef8:	str	ip, [r3, #8]
   11efc:	bl	10e2c <__xstat64@plt>
   11f00:	subs	r4, r0, #0
   11f04:	bne	120ac <__lxstat64@plt+0x1250>
   11f08:	bl	10d84 <__errno_location@plt>
   11f0c:	str	r4, [r0]
   11f10:	mov	r5, r0
   11f14:	bl	10cb8 <geteuid@plt>
   11f18:	cmn	r0, #1
   11f1c:	beq	120b4 <__lxstat64@plt+0x1258>
   11f20:	ldr	r3, [sp, #24]
   11f24:	sub	r2, r3, r0
   11f28:	clz	r2, r2
   11f2c:	lsr	r2, r2, #5
   11f30:	b	11a54 <__lxstat64@plt+0xbf8>
   11f34:	ldr	r1, [r3, #4]
   11f38:	add	r2, r4, #1
   11f3c:	str	r2, [r3, #8]
   11f40:	cmp	r2, r1
   11f44:	bge	120c4 <__lxstat64@plt+0x1268>
   11f48:	add	ip, r4, #2
   11f4c:	add	r4, r4, #1073741825	; 0x40000001
   11f50:	mov	r2, sp
   11f54:	mov	r0, #3
   11f58:	ldr	r1, [r5, r4, lsl #2]
   11f5c:	str	ip, [r3, #8]
   11f60:	bl	10e2c <__xstat64@plt>
   11f64:	cmp	r0, #0
   11f68:	bne	120ac <__lxstat64@plt+0x1250>
   11f6c:	ldr	ip, [sp, #72]	; 0x48
   11f70:	ldr	r1, [sp, #76]	; 0x4c
   11f74:	ldr	r3, [sp, #80]	; 0x50
   11f78:	ldr	r0, [sp, #84]	; 0x54
   11f7c:	cmp	ip, r3
   11f80:	movle	r2, #0
   11f84:	movgt	r2, #1
   11f88:	cmp	ip, r3
   11f8c:	rsbge	r2, r2, #0
   11f90:	rsblt	r2, r2, #1
   11f94:	cmp	r0, r1
   11f98:	movge	r3, #0
   11f9c:	movlt	r3, #1
   11fa0:	cmp	r0, r1
   11fa4:	rsble	r3, r3, #0
   11fa8:	rsbgt	r3, r3, #1
   11fac:	add	r3, r3, r2, lsl #1
   11fb0:	cmp	r3, #0
   11fb4:	movle	r2, #0
   11fb8:	movgt	r2, #1
   11fbc:	b	11a54 <__lxstat64@plt+0xbf8>
   11fc0:	ldr	r1, [r3, #4]
   11fc4:	add	r2, r4, #1
   11fc8:	str	r2, [r3, #8]
   11fcc:	cmp	r2, r1
   11fd0:	bge	120c4 <__lxstat64@plt+0x1268>
   11fd4:	add	ip, r4, #2
   11fd8:	add	r4, r4, #1073741825	; 0x40000001
   11fdc:	mov	r2, sp
   11fe0:	mov	r0, #3
   11fe4:	ldr	r1, [r5, r4, lsl #2]
   11fe8:	str	ip, [r3, #8]
   11fec:	bl	10e5c <__lxstat64@plt>
   11ff0:	cmp	r0, #0
   11ff4:	bne	120ac <__lxstat64@plt+0x1250>
   11ff8:	ldr	r3, [sp, #16]
   11ffc:	and	r3, r3, #61440	; 0xf000
   12000:	sub	r2, r3, #40960	; 0xa000
   12004:	clz	r2, r2
   12008:	lsr	r2, r2, #5
   1200c:	b	11a54 <__lxstat64@plt+0xbf8>
   12010:	ldr	r1, [r3, #4]
   12014:	add	r2, r4, #1
   12018:	str	r2, [r3, #8]
   1201c:	cmp	r2, r1
   12020:	bge	120c4 <__lxstat64@plt+0x1268>
   12024:	add	ip, r4, #2
   12028:	add	r4, r4, #1073741825	; 0x40000001
   1202c:	mov	r2, sp
   12030:	mov	r0, #3
   12034:	ldr	r1, [r5, r4, lsl #2]
   12038:	str	ip, [r3, #8]
   1203c:	bl	10e2c <__xstat64@plt>
   12040:	subs	r4, r0, #0
   12044:	bne	120ac <__lxstat64@plt+0x1250>
   12048:	bl	10d84 <__errno_location@plt>
   1204c:	str	r4, [r0]
   12050:	mov	r5, r0
   12054:	bl	10cd0 <getegid@plt>
   12058:	cmn	r0, #1
   1205c:	beq	120a0 <__lxstat64@plt+0x1244>
   12060:	ldr	r3, [sp, #28]
   12064:	sub	r2, r3, r0
   12068:	clz	r2, r2
   1206c:	lsr	r2, r2, #5
   12070:	b	11a54 <__lxstat64@plt+0xbf8>
   12074:	mov	r2, #5
   12078:	movw	r1, #34144	; 0x8560
   1207c:	movt	r1, #1
   12080:	mov	r0, #0
   12084:	bl	10c94 <dcgettext@plt>
   12088:	mov	r6, r0
   1208c:	ldr	r0, [r5, r4, lsl #2]
   12090:	bl	168a4 <__lxstat64@plt+0x5a48>
   12094:	mov	r1, r0
   12098:	mov	r0, r6
   1209c:	bl	11280 <__lxstat64@plt+0x424>
   120a0:	ldr	r3, [r5]
   120a4:	cmp	r3, #0
   120a8:	beq	12060 <__lxstat64@plt+0x1204>
   120ac:	mov	r2, #0
   120b0:	b	11a54 <__lxstat64@plt+0xbf8>
   120b4:	ldr	r3, [r5]
   120b8:	cmp	r3, #0
   120bc:	bne	120ac <__lxstat64@plt+0x1250>
   120c0:	b	11f20 <__lxstat64@plt+0x10c4>
   120c4:	bl	113b0 <__lxstat64@plt+0x554>
   120c8:	sub	r0, r0, #1
   120cc:	strd	r4, [sp, #-24]!	; 0xffffffe8
   120d0:	strd	r6, [sp, #8]
   120d4:	str	r8, [sp, #16]
   120d8:	str	lr, [sp, #20]
   120dc:	cmp	r0, #3
   120e0:	ldrls	pc, [pc, r0, lsl #2]
   120e4:	b	122fc <__lxstat64@plt+0x14a0>
   120e8:	ldrdeq	r2, [r1], -r0
   120ec:	andeq	r2, r1, r4, ror #2
   120f0:	andeq	r2, r1, ip, asr #2
   120f4:	strdeq	r2, [r1], -r8
   120f8:	movw	r4, #41284	; 0xa144
   120fc:	movt	r4, #2
   12100:	ldr	r6, [r4]
   12104:	movw	r1, #34172	; 0x857c
   12108:	movt	r1, #1
   1210c:	ldr	r5, [r4, #8]
   12110:	ldr	r7, [r6, r5, lsl #2]
   12114:	lsl	r8, r5, #2
   12118:	mov	r0, r7
   1211c:	bl	10c28 <strcmp@plt>
   12120:	cmp	r0, #0
   12124:	bne	1222c <__lxstat64@plt+0x13d0>
   12128:	ldr	r3, [r4, #4]
   1212c:	add	r5, r5, #1
   12130:	str	r5, [r4, #8]
   12134:	cmp	r5, r3
   12138:	bge	122f8 <__lxstat64@plt+0x149c>
   1213c:	bl	12744 <__lxstat64@plt+0x18e8>
   12140:	eor	r0, r0, #1
   12144:	uxtb	r0, r0
   12148:	b	121f8 <__lxstat64@plt+0x139c>
   1214c:	ldrd	r4, [sp]
   12150:	ldrd	r6, [sp, #8]
   12154:	ldr	r8, [sp, #16]
   12158:	ldr	lr, [sp, #20]
   1215c:	add	sp, sp, #24
   12160:	b	12744 <__lxstat64@plt+0x18e8>
   12164:	movw	r4, #41284	; 0xa144
   12168:	movt	r4, #2
   1216c:	ldr	r6, [r4]
   12170:	movw	r1, #34172	; 0x857c
   12174:	movt	r1, #1
   12178:	ldr	r5, [r4, #8]
   1217c:	ldr	r7, [r6, r5, lsl #2]
   12180:	lsl	r8, r5, #2
   12184:	mov	r0, r7
   12188:	bl	10c28 <strcmp@plt>
   1218c:	cmp	r0, #0
   12190:	beq	1220c <__lxstat64@plt+0x13b0>
   12194:	ldrb	r3, [r7]
   12198:	cmp	r3, #45	; 0x2d
   1219c:	bne	122f8 <__lxstat64@plt+0x149c>
   121a0:	ldrb	r3, [r7, #1]
   121a4:	cmp	r3, #0
   121a8:	beq	122f8 <__lxstat64@plt+0x149c>
   121ac:	ldrb	r3, [r7, #2]
   121b0:	cmp	r3, #0
   121b4:	bne	122f8 <__lxstat64@plt+0x149c>
   121b8:	ldrd	r4, [sp]
   121bc:	ldrd	r6, [sp, #8]
   121c0:	ldr	r8, [sp, #16]
   121c4:	ldr	lr, [sp, #20]
   121c8:	add	sp, sp, #24
   121cc:	b	1191c <__lxstat64@plt+0xac0>
   121d0:	movw	r3, #41284	; 0xa144
   121d4:	movt	r3, #2
   121d8:	ldr	r1, [r3]
   121dc:	ldr	r2, [r3, #8]
   121e0:	ldr	r1, [r1, r2, lsl #2]
   121e4:	add	r2, r2, #1
   121e8:	str	r2, [r3, #8]
   121ec:	ldrb	r0, [r1]
   121f0:	adds	r0, r0, #0
   121f4:	movne	r0, #1
   121f8:	ldrd	r4, [sp]
   121fc:	ldrd	r6, [sp, #8]
   12200:	ldr	r8, [sp, #16]
   12204:	add	sp, sp, #20
   12208:	pop	{pc}		; (ldr pc, [sp], #4)
   1220c:	add	r6, r6, r8
   12210:	add	r5, r5, #2
   12214:	ldr	r3, [r6, #4]
   12218:	str	r5, [r4, #8]
   1221c:	ldrb	r0, [r3]
   12220:	clz	r0, r0
   12224:	lsr	r0, r0, #5
   12228:	b	121f8 <__lxstat64@plt+0x139c>
   1222c:	mov	r0, r7
   12230:	movw	r1, #34176	; 0x8580
   12234:	movt	r1, #1
   12238:	bl	10c28 <strcmp@plt>
   1223c:	cmp	r0, #0
   12240:	bne	12260 <__lxstat64@plt+0x1404>
   12244:	add	r6, r6, r8
   12248:	movw	r1, #34180	; 0x8584
   1224c:	movt	r1, #1
   12250:	ldr	r0, [r6, #12]
   12254:	bl	10c28 <strcmp@plt>
   12258:	cmp	r0, #0
   1225c:	beq	12284 <__lxstat64@plt+0x1428>
   12260:	ldr	r3, [r4, #4]
   12264:	cmp	r3, r5
   12268:	ble	122f8 <__lxstat64@plt+0x149c>
   1226c:	ldrd	r4, [sp]
   12270:	ldrd	r6, [sp, #8]
   12274:	ldr	r8, [sp, #16]
   12278:	ldr	lr, [sp, #20]
   1227c:	add	sp, sp, #24
   12280:	b	1230c <__lxstat64@plt+0x14b0>
   12284:	ldr	r7, [r6, #4]
   12288:	add	r3, r5, #1
   1228c:	movw	r1, #34172	; 0x857c
   12290:	movt	r1, #1
   12294:	str	r3, [r4, #8]
   12298:	mov	r0, r7
   1229c:	bl	10c28 <strcmp@plt>
   122a0:	cmp	r0, #0
   122a4:	bne	122c8 <__lxstat64@plt+0x146c>
   122a8:	ldr	r3, [r6, #8]
   122ac:	add	r5, r5, #3
   122b0:	ldrb	r0, [r3]
   122b4:	clz	r0, r0
   122b8:	lsr	r0, r0, #5
   122bc:	add	r5, r5, #1
   122c0:	str	r5, [r4, #8]
   122c4:	b	121f8 <__lxstat64@plt+0x139c>
   122c8:	ldrb	r3, [r7]
   122cc:	cmp	r3, #45	; 0x2d
   122d0:	bne	122f8 <__lxstat64@plt+0x149c>
   122d4:	ldrb	r3, [r7, #1]
   122d8:	cmp	r3, #0
   122dc:	beq	122f8 <__lxstat64@plt+0x149c>
   122e0:	ldrb	r3, [r7, #2]
   122e4:	cmp	r3, #0
   122e8:	bne	122f8 <__lxstat64@plt+0x149c>
   122ec:	bl	1191c <__lxstat64@plt+0xac0>
   122f0:	ldr	r5, [r4, #8]
   122f4:	b	122bc <__lxstat64@plt+0x1460>
   122f8:	bl	113b0 <__lxstat64@plt+0x554>
   122fc:	movw	r4, #41284	; 0xa144
   12300:	movt	r4, #2
   12304:	ldr	r5, [r4, #8]
   12308:	b	12260 <__lxstat64@plt+0x1404>
   1230c:	movw	r3, #34180	; 0x8584
   12310:	movt	r3, #1
   12314:	strd	r4, [sp, #-36]!	; 0xffffffdc
   12318:	strd	r6, [sp, #8]
   1231c:	movw	r7, #41284	; 0xa144
   12320:	movt	r7, #2
   12324:	strd	r8, [sp, #16]
   12328:	strd	sl, [sp, #24]
   1232c:	str	lr, [sp, #32]
   12330:	sub	sp, sp, #28
   12334:	ldr	r5, [r7, #4]
   12338:	str	r3, [sp, #8]
   1233c:	movw	r3, #34088	; 0x8528
   12340:	movt	r3, #1
   12344:	ldr	r4, [r7, #8]
   12348:	str	r3, [sp, #16]
   1234c:	movw	r3, #34220	; 0x85ac
   12350:	movt	r3, #1
   12354:	str	r3, [sp, #20]
   12358:	mov	r3, #0
   1235c:	str	r3, [sp, #12]
   12360:	cmp	r5, r4
   12364:	ble	1254c <__lxstat64@plt+0x16f0>
   12368:	mov	r3, #1
   1236c:	str	r3, [sp, #4]
   12370:	ldr	sl, [r7]
   12374:	mov	fp, r4
   12378:	lsl	r1, r4, #2
   1237c:	ldr	r8, [sl, r4, lsl #2]
   12380:	ldrb	r6, [r8]
   12384:	cmp	r6, #33	; 0x21
   12388:	bne	12640 <__lxstat64@plt+0x17e4>
   1238c:	ldrb	r0, [r8, #1]
   12390:	cmp	r0, #0
   12394:	bne	12648 <__lxstat64@plt+0x17ec>
   12398:	add	r2, r4, #1
   1239c:	cmp	r2, r5
   123a0:	str	r2, [r7, #8]
   123a4:	bge	1254c <__lxstat64@plt+0x16f0>
   123a8:	ldr	r8, [sl, r2, lsl #2]
   123ac:	mov	fp, r2
   123b0:	ldrb	r6, [r8]
   123b4:	cmp	r6, #33	; 0x21
   123b8:	bne	12650 <__lxstat64@plt+0x17f4>
   123bc:	ldrb	r0, [r8, #1]
   123c0:	cmp	r0, #0
   123c4:	bne	1265c <__lxstat64@plt+0x1800>
   123c8:	add	r4, r4, #2
   123cc:	cmp	r5, r4
   123d0:	ble	126b8 <__lxstat64@plt+0x185c>
   123d4:	add	r1, r1, #4
   123d8:	mov	r9, #1
   123dc:	add	r1, sl, r1
   123e0:	b	123fc <__lxstat64@plt+0x15a0>
   123e4:	ldrb	r3, [r8, #1]
   123e8:	cmp	r3, #0
   123ec:	bne	12550 <__lxstat64@plt+0x16f4>
   123f0:	add	r4, r4, #1
   123f4:	cmp	r4, r5
   123f8:	beq	126bc <__lxstat64@plt+0x1860>
   123fc:	ldr	r8, [r1, #4]!
   12400:	eor	r9, r9, #1
   12404:	mov	fp, r4
   12408:	ldrb	r6, [r8]
   1240c:	cmp	r6, #33	; 0x21
   12410:	beq	123e4 <__lxstat64@plt+0x1588>
   12414:	str	r4, [r7, #8]
   12418:	cmp	r6, #40	; 0x28
   1241c:	bne	12558 <__lxstat64@plt+0x16fc>
   12420:	ldrb	r1, [r8, #1]
   12424:	cmp	r1, #0
   12428:	bne	12558 <__lxstat64@plt+0x16fc>
   1242c:	add	r6, r4, #1
   12430:	cmp	r6, r5
   12434:	str	r6, [r7, #8]
   12438:	bge	1254c <__lxstat64@plt+0x16f0>
   1243c:	add	r8, r4, #2
   12440:	cmp	r8, r5
   12444:	bge	12668 <__lxstat64@plt+0x180c>
   12448:	ldr	fp, [sp, #8]
   1244c:	ldr	r0, [sl, r8, lsl #2]
   12450:	lsl	r8, r8, #2
   12454:	mov	r1, fp
   12458:	bl	10c28 <strcmp@plt>
   1245c:	cmp	r0, #0
   12460:	beq	12668 <__lxstat64@plt+0x180c>
   12464:	add	r2, r4, #3
   12468:	cmp	r2, r5
   1246c:	bge	126a0 <__lxstat64@plt+0x1844>
   12470:	add	r8, sl, r8
   12474:	mov	r1, fp
   12478:	ldr	r0, [r8, #4]
   1247c:	bl	10c28 <strcmp@plt>
   12480:	cmp	r0, #0
   12484:	beq	126a0 <__lxstat64@plt+0x1844>
   12488:	add	r3, r4, #4
   1248c:	cmp	r3, r5
   12490:	bge	126a8 <__lxstat64@plt+0x184c>
   12494:	mov	r1, fp
   12498:	ldr	r0, [r8, #8]
   1249c:	bl	10c28 <strcmp@plt>
   124a0:	cmp	r0, #0
   124a4:	beq	126a8 <__lxstat64@plt+0x184c>
   124a8:	add	r4, r4, #5
   124ac:	cmp	r4, r5
   124b0:	bge	126b0 <__lxstat64@plt+0x1854>
   124b4:	mov	r1, fp
   124b8:	ldr	r0, [r8, #12]
   124bc:	bl	10c28 <strcmp@plt>
   124c0:	cmp	r0, #0
   124c4:	subne	r0, r5, r6
   124c8:	beq	126b0 <__lxstat64@plt+0x1854>
   124cc:	bl	120c8 <__lxstat64@plt+0x126c>
   124d0:	ldr	r3, [r7]
   124d4:	ldr	r4, [r7, #8]
   124d8:	ldr	r3, [r3, r4, lsl #2]
   124dc:	cmp	r3, #0
   124e0:	beq	12714 <__lxstat64@plt+0x18b8>
   124e4:	ldrb	r2, [r3]
   124e8:	cmp	r2, #41	; 0x29
   124ec:	bne	126c4 <__lxstat64@plt+0x1868>
   124f0:	ldrb	r3, [r3, #1]
   124f4:	cmp	r3, #0
   124f8:	bne	126c4 <__lxstat64@plt+0x1868>
   124fc:	add	r4, r4, #1
   12500:	str	r4, [r7, #8]
   12504:	ldr	r3, [sp, #4]
   12508:	eor	r0, r0, r9
   1250c:	ldr	r5, [r7, #4]
   12510:	and	r3, r3, r0
   12514:	cmp	r5, r4
   12518:	str	r3, [sp, #4]
   1251c:	ble	12670 <__lxstat64@plt+0x1814>
   12520:	ldr	r3, [r7]
   12524:	ldr	r1, [sp, #20]
   12528:	ldr	r6, [r3, r4, lsl #2]
   1252c:	mov	r0, r6
   12530:	bl	10c28 <strcmp@plt>
   12534:	cmp	r0, #0
   12538:	bne	125fc <__lxstat64@plt+0x17a0>
   1253c:	add	r4, r4, #1
   12540:	cmp	r5, r4
   12544:	str	r4, [r7, #8]
   12548:	bgt	12370 <__lxstat64@plt+0x1514>
   1254c:	bl	113b0 <__lxstat64@plt+0x554>
   12550:	str	r4, [r7, #8]
   12554:	mov	r6, #33	; 0x21
   12558:	sub	r5, r5, r4
   1255c:	cmp	r5, #3
   12560:	ble	125bc <__lxstat64@plt+0x1760>
   12564:	mov	r0, r8
   12568:	ldr	r1, [sp, #16]
   1256c:	bl	10c28 <strcmp@plt>
   12570:	cmp	r0, #0
   12574:	bne	1258c <__lxstat64@plt+0x1730>
   12578:	add	r1, fp, #2
   1257c:	ldr	r0, [sl, r1, lsl #2]
   12580:	bl	11144 <__lxstat64@plt+0x2e8>
   12584:	cmp	r0, #0
   12588:	bne	12630 <__lxstat64@plt+0x17d4>
   1258c:	add	r2, fp, #1
   12590:	ldr	r0, [sl, r2, lsl #2]
   12594:	bl	11144 <__lxstat64@plt+0x2e8>
   12598:	cmp	r0, #0
   1259c:	bne	125ec <__lxstat64@plt+0x1790>
   125a0:	cmp	r6, #45	; 0x2d
   125a4:	beq	125c8 <__lxstat64@plt+0x176c>
   125a8:	add	r4, r4, #1
   125ac:	adds	r0, r6, #0
   125b0:	movne	r0, #1
   125b4:	str	r4, [r7, #8]
   125b8:	b	12504 <__lxstat64@plt+0x16a8>
   125bc:	beq	1258c <__lxstat64@plt+0x1730>
   125c0:	cmp	r6, #45	; 0x2d
   125c4:	bne	125a8 <__lxstat64@plt+0x174c>
   125c8:	ldrb	r3, [r8, #1]
   125cc:	cmp	r3, #0
   125d0:	beq	125a8 <__lxstat64@plt+0x174c>
   125d4:	ldrb	r3, [r8, #2]
   125d8:	cmp	r3, #0
   125dc:	bne	125a8 <__lxstat64@plt+0x174c>
   125e0:	bl	1191c <__lxstat64@plt+0xac0>
   125e4:	ldr	r4, [r7, #8]
   125e8:	b	12504 <__lxstat64@plt+0x16a8>
   125ec:	mov	r0, #0
   125f0:	bl	113f4 <__lxstat64@plt+0x598>
   125f4:	ldr	r4, [r7, #8]
   125f8:	b	12504 <__lxstat64@plt+0x16a8>
   125fc:	ldr	r2, [sp, #4]
   12600:	mov	r0, r6
   12604:	movw	r1, #34224	; 0x85b0
   12608:	movt	r1, #1
   1260c:	ldr	r3, [sp, #12]
   12610:	orr	r3, r3, r2
   12614:	str	r3, [sp, #12]
   12618:	bl	10c28 <strcmp@plt>
   1261c:	cmp	r0, #0
   12620:	bne	12680 <__lxstat64@plt+0x1824>
   12624:	add	r4, r4, #1
   12628:	str	r4, [r7, #8]
   1262c:	b	12360 <__lxstat64@plt+0x1504>
   12630:	mov	r0, #1
   12634:	bl	113f4 <__lxstat64@plt+0x598>
   12638:	ldr	r4, [r7, #8]
   1263c:	b	12504 <__lxstat64@plt+0x16a8>
   12640:	mov	r9, #0
   12644:	b	12418 <__lxstat64@plt+0x15bc>
   12648:	mov	r9, #0
   1264c:	b	12554 <__lxstat64@plt+0x16f8>
   12650:	mov	r4, r2
   12654:	mov	r9, #1
   12658:	b	12418 <__lxstat64@plt+0x15bc>
   1265c:	mov	r4, r2
   12660:	mov	r9, #1
   12664:	b	12554 <__lxstat64@plt+0x16f8>
   12668:	mov	r0, #1
   1266c:	b	124cc <__lxstat64@plt+0x1670>
   12670:	mov	r2, r3
   12674:	ldr	r3, [sp, #12]
   12678:	orr	r3, r3, r2
   1267c:	str	r3, [sp, #12]
   12680:	ldr	r0, [sp, #12]
   12684:	add	sp, sp, #28
   12688:	ldrd	r4, [sp]
   1268c:	ldrd	r6, [sp, #8]
   12690:	ldrd	r8, [sp, #16]
   12694:	ldrd	sl, [sp, #24]
   12698:	add	sp, sp, #32
   1269c:	pop	{pc}		; (ldr pc, [sp], #4)
   126a0:	mov	r0, #2
   126a4:	b	124cc <__lxstat64@plt+0x1670>
   126a8:	mov	r0, #3
   126ac:	b	124cc <__lxstat64@plt+0x1670>
   126b0:	mov	r0, #4
   126b4:	b	124cc <__lxstat64@plt+0x1670>
   126b8:	mov	r5, r4
   126bc:	str	r5, [r7, #8]
   126c0:	bl	113b0 <__lxstat64@plt+0x554>
   126c4:	mov	r2, #5
   126c8:	movw	r1, #34196	; 0x8594
   126cc:	movt	r1, #1
   126d0:	mov	r0, #0
   126d4:	bl	10c94 <dcgettext@plt>
   126d8:	mov	r4, r0
   126dc:	movw	r1, #34180	; 0x8584
   126e0:	movt	r1, #1
   126e4:	mov	r0, #0
   126e8:	bl	16894 <__lxstat64@plt+0x5a38>
   126ec:	ldr	r3, [r7]
   126f0:	mov	r5, r0
   126f4:	mov	r0, #1
   126f8:	ldr	r2, [r7, #8]
   126fc:	ldr	r1, [r3, r2, lsl #2]
   12700:	bl	16894 <__lxstat64@plt+0x5a38>
   12704:	mov	r2, r0
   12708:	mov	r1, r5
   1270c:	mov	r0, r4
   12710:	bl	11280 <__lxstat64@plt+0x424>
   12714:	mov	r0, r3
   12718:	mov	r2, #5
   1271c:	movw	r1, #34184	; 0x8588
   12720:	movt	r1, #1
   12724:	bl	10c94 <dcgettext@plt>
   12728:	mov	r4, r0
   1272c:	movw	r0, #34180	; 0x8584
   12730:	movt	r0, #1
   12734:	bl	168a4 <__lxstat64@plt+0x5a48>
   12738:	mov	r1, r0
   1273c:	mov	r0, r4
   12740:	bl	11280 <__lxstat64@plt+0x424>
   12744:	strd	r4, [sp, #-32]!	; 0xffffffe0
   12748:	movw	r4, #41284	; 0xa144
   1274c:	movt	r4, #2
   12750:	strd	r6, [sp, #8]
   12754:	strd	r8, [sp, #16]
   12758:	ldr	r7, [r4]
   1275c:	str	sl, [sp, #24]
   12760:	ldr	r8, [r4, #8]
   12764:	str	lr, [sp, #28]
   12768:	add	r5, r8, #1
   1276c:	ldr	r6, [r7, r5, lsl #2]
   12770:	add	r9, r7, r5, lsl #2
   12774:	mov	r0, r6
   12778:	bl	11144 <__lxstat64@plt+0x2e8>
   1277c:	cmp	r0, #0
   12780:	bne	128b0 <__lxstat64@plt+0x1a54>
   12784:	ldr	sl, [r9, #-4]
   12788:	movw	r1, #34172	; 0x857c
   1278c:	movt	r1, #1
   12790:	mov	r0, sl
   12794:	bl	10c28 <strcmp@plt>
   12798:	cmp	r0, #0
   1279c:	bne	127fc <__lxstat64@plt+0x19a0>
   127a0:	ldr	r3, [r4, #4]
   127a4:	str	r5, [r4, #8]
   127a8:	cmp	r5, r3
   127ac:	bge	12918 <__lxstat64@plt+0x1abc>
   127b0:	movw	r1, #34172	; 0x857c
   127b4:	movt	r1, #1
   127b8:	mov	r0, r6
   127bc:	bl	10c28 <strcmp@plt>
   127c0:	cmp	r0, #0
   127c4:	beq	128d0 <__lxstat64@plt+0x1a74>
   127c8:	ldrb	r3, [r6]
   127cc:	cmp	r3, #45	; 0x2d
   127d0:	bne	12918 <__lxstat64@plt+0x1abc>
   127d4:	ldrb	r3, [r6, #1]
   127d8:	cmp	r3, #0
   127dc:	beq	12918 <__lxstat64@plt+0x1abc>
   127e0:	ldrb	r3, [r6, #2]
   127e4:	cmp	r3, #0
   127e8:	bne	12918 <__lxstat64@plt+0x1abc>
   127ec:	bl	1191c <__lxstat64@plt+0xac0>
   127f0:	eor	r0, r0, #1
   127f4:	uxtb	r0, r0
   127f8:	b	12840 <__lxstat64@plt+0x19e4>
   127fc:	mov	r0, sl
   12800:	movw	r1, #34176	; 0x8580
   12804:	movt	r1, #1
   12808:	bl	10c28 <strcmp@plt>
   1280c:	cmp	r0, #0
   12810:	bne	12858 <__lxstat64@plt+0x19fc>
   12814:	movw	r1, #34180	; 0x8584
   12818:	movt	r1, #1
   1281c:	ldr	r0, [r9, #4]
   12820:	bl	10c28 <strcmp@plt>
   12824:	cmp	r0, #0
   12828:	bne	12858 <__lxstat64@plt+0x19fc>
   1282c:	ldrb	r0, [r6]
   12830:	add	r8, r8, #3
   12834:	str	r8, [r4, #8]
   12838:	adds	r0, r0, #0
   1283c:	movne	r0, #1
   12840:	ldrd	r4, [sp]
   12844:	ldrd	r6, [sp, #8]
   12848:	ldrd	r8, [sp, #16]
   1284c:	ldr	sl, [sp, #24]
   12850:	add	sp, sp, #28
   12854:	pop	{pc}		; (ldr pc, [sp], #4)
   12858:	movw	r1, #34220	; 0x85ac
   1285c:	movt	r1, #1
   12860:	mov	r0, r6
   12864:	bl	10c28 <strcmp@plt>
   12868:	cmp	r0, #0
   1286c:	beq	12888 <__lxstat64@plt+0x1a2c>
   12870:	mov	r0, r6
   12874:	movw	r1, #34224	; 0x85b0
   12878:	movt	r1, #1
   1287c:	bl	10c28 <strcmp@plt>
   12880:	cmp	r0, #0
   12884:	bne	128ec <__lxstat64@plt+0x1a90>
   12888:	ldr	r3, [r4, #4]
   1288c:	cmp	r8, r3
   12890:	bge	12918 <__lxstat64@plt+0x1abc>
   12894:	ldrd	r4, [sp]
   12898:	ldrd	r6, [sp, #8]
   1289c:	ldrd	r8, [sp, #16]
   128a0:	ldr	sl, [sp, #24]
   128a4:	ldr	lr, [sp, #28]
   128a8:	add	sp, sp, #32
   128ac:	b	1230c <__lxstat64@plt+0x14b0>
   128b0:	mov	r0, #0
   128b4:	ldrd	r4, [sp]
   128b8:	ldrd	r6, [sp, #8]
   128bc:	ldrd	r8, [sp, #16]
   128c0:	ldr	sl, [sp, #24]
   128c4:	ldr	lr, [sp, #28]
   128c8:	add	sp, sp, #32
   128cc:	b	113f4 <__lxstat64@plt+0x598>
   128d0:	ldr	r3, [r9, #4]
   128d4:	add	r8, r8, #3
   128d8:	str	r8, [r4, #8]
   128dc:	ldrb	r0, [r3]
   128e0:	clz	r0, r0
   128e4:	lsr	r0, r0, #5
   128e8:	b	127f0 <__lxstat64@plt+0x1994>
   128ec:	mov	r2, #5
   128f0:	movw	r1, #34228	; 0x85b4
   128f4:	movt	r1, #1
   128f8:	mov	r0, #0
   128fc:	bl	10c94 <dcgettext@plt>
   12900:	mov	r4, r0
   12904:	ldr	r0, [r7, r5, lsl #2]
   12908:	bl	168a4 <__lxstat64@plt+0x5a48>
   1290c:	mov	r1, r0
   12910:	mov	r0, r4
   12914:	bl	11280 <__lxstat64@plt+0x424>
   12918:	bl	113b0 <__lxstat64@plt+0x554>
   1291c:	subs	r6, r0, #0
   12920:	str	r7, [sp, #-8]!
   12924:	str	lr, [sp, #4]
   12928:	sub	sp, sp, #56	; 0x38
   1292c:	beq	12974 <__lxstat64@plt+0x1b18>
   12930:	movw	r3, #41272	; 0xa138
   12934:	movt	r3, #2
   12938:	ldr	r4, [r3]
   1293c:	mov	r2, #5
   12940:	movw	r1, #34260	; 0x85d4
   12944:	movt	r1, #1
   12948:	mov	r0, #0
   1294c:	bl	10c94 <dcgettext@plt>
   12950:	movw	r3, #41304	; 0xa158
   12954:	movt	r3, #2
   12958:	mov	r2, r0
   1295c:	mov	r1, #1
   12960:	ldr	r3, [r3]
   12964:	mov	r0, r4
   12968:	bl	10dcc <__fprintf_chk@plt>
   1296c:	mov	r0, r6
   12970:	bl	10d6c <exit@plt>
   12974:	mov	r2, #5
   12978:	movw	r1, #34300	; 0x85fc
   1297c:	movt	r1, #1
   12980:	movw	r7, #41276	; 0xa13c
   12984:	movt	r7, #2
   12988:	bl	10c94 <dcgettext@plt>
   1298c:	ldr	r1, [r7]
   12990:	bl	10c10 <fputs_unlocked@plt>
   12994:	mov	r2, #5
   12998:	movw	r1, #34388	; 0x8654
   1299c:	movt	r1, #1
   129a0:	mov	r0, r6
   129a4:	bl	10c94 <dcgettext@plt>
   129a8:	ldr	r1, [r7]
   129ac:	bl	10c10 <fputs_unlocked@plt>
   129b0:	mov	r2, #5
   129b4:	movw	r1, #34440	; 0x8688
   129b8:	movt	r1, #1
   129bc:	mov	r0, r6
   129c0:	bl	10c94 <dcgettext@plt>
   129c4:	ldr	r1, [r7]
   129c8:	bl	10c10 <fputs_unlocked@plt>
   129cc:	mov	r2, #5
   129d0:	movw	r1, #34488	; 0x86b8
   129d4:	movt	r1, #1
   129d8:	mov	r0, r6
   129dc:	bl	10c94 <dcgettext@plt>
   129e0:	ldr	r1, [r7]
   129e4:	bl	10c10 <fputs_unlocked@plt>
   129e8:	mov	r2, #5
   129ec:	movw	r1, #34544	; 0x86f0
   129f0:	movt	r1, #1
   129f4:	mov	r0, r6
   129f8:	bl	10c94 <dcgettext@plt>
   129fc:	ldr	r1, [r7]
   12a00:	bl	10c10 <fputs_unlocked@plt>
   12a04:	mov	r2, #5
   12a08:	movw	r1, #34664	; 0x8768
   12a0c:	movt	r1, #1
   12a10:	mov	r0, r6
   12a14:	bl	10c94 <dcgettext@plt>
   12a18:	ldr	r1, [r7]
   12a1c:	bl	10c10 <fputs_unlocked@plt>
   12a20:	mov	r2, #5
   12a24:	movw	r1, #34916	; 0x8864
   12a28:	movt	r1, #1
   12a2c:	mov	r0, r6
   12a30:	bl	10c94 <dcgettext@plt>
   12a34:	ldr	r1, [r7]
   12a38:	bl	10c10 <fputs_unlocked@plt>
   12a3c:	mov	r2, #5
   12a40:	movw	r1, #35168	; 0x8960
   12a44:	movt	r1, #1
   12a48:	mov	r0, r6
   12a4c:	bl	10c94 <dcgettext@plt>
   12a50:	ldr	r1, [r7]
   12a54:	bl	10c10 <fputs_unlocked@plt>
   12a58:	mov	r2, #5
   12a5c:	movw	r1, #35544	; 0x8ad8
   12a60:	movt	r1, #1
   12a64:	mov	r0, r6
   12a68:	bl	10c94 <dcgettext@plt>
   12a6c:	ldr	r1, [r7]
   12a70:	bl	10c10 <fputs_unlocked@plt>
   12a74:	mov	r2, #5
   12a78:	movw	r1, #35736	; 0x8b98
   12a7c:	movt	r1, #1
   12a80:	mov	r0, r6
   12a84:	bl	10c94 <dcgettext@plt>
   12a88:	ldr	r1, [r7]
   12a8c:	bl	10c10 <fputs_unlocked@plt>
   12a90:	mov	r2, #5
   12a94:	movw	r1, #35908	; 0x8c44
   12a98:	movt	r1, #1
   12a9c:	mov	r0, r6
   12aa0:	bl	10c94 <dcgettext@plt>
   12aa4:	ldr	r1, [r7]
   12aa8:	bl	10c10 <fputs_unlocked@plt>
   12aac:	mov	r2, #5
   12ab0:	movw	r1, #36184	; 0x8d58
   12ab4:	movt	r1, #1
   12ab8:	mov	r0, r6
   12abc:	bl	10c94 <dcgettext@plt>
   12ac0:	ldr	r1, [r7]
   12ac4:	bl	10c10 <fputs_unlocked@plt>
   12ac8:	mov	r2, #5
   12acc:	movw	r1, #36544	; 0x8ec0
   12ad0:	movt	r1, #1
   12ad4:	mov	r0, r6
   12ad8:	bl	10c94 <dcgettext@plt>
   12adc:	ldr	r1, [r7]
   12ae0:	bl	10c10 <fputs_unlocked@plt>
   12ae4:	mov	r2, #5
   12ae8:	movw	r1, #36832	; 0x8fe0
   12aec:	movt	r1, #1
   12af0:	mov	r0, r6
   12af4:	bl	10c94 <dcgettext@plt>
   12af8:	ldr	r1, [r7]
   12afc:	bl	10c10 <fputs_unlocked@plt>
   12b00:	mov	r2, #5
   12b04:	movw	r1, #37060	; 0x90c4
   12b08:	movt	r1, #1
   12b0c:	mov	r0, r6
   12b10:	bl	10c94 <dcgettext@plt>
   12b14:	ldr	r1, [r7]
   12b18:	bl	10c10 <fputs_unlocked@plt>
   12b1c:	mov	r2, #5
   12b20:	movw	r1, #37184	; 0x9140
   12b24:	movt	r1, #1
   12b28:	mov	r0, r6
   12b2c:	bl	10c94 <dcgettext@plt>
   12b30:	ldr	r1, [r7]
   12b34:	bl	10c10 <fputs_unlocked@plt>
   12b38:	mov	r2, #5
   12b3c:	movw	r1, #37320	; 0x91c8
   12b40:	movt	r1, #1
   12b44:	mov	r0, r6
   12b48:	bl	10c94 <dcgettext@plt>
   12b4c:	mov	r4, r0
   12b50:	mov	r2, #5
   12b54:	movw	r1, #37512	; 0x9288
   12b58:	movt	r1, #1
   12b5c:	mov	r0, r6
   12b60:	bl	10c94 <dcgettext@plt>
   12b64:	mov	r2, r0
   12b68:	mov	r1, r4
   12b6c:	mov	r0, #1
   12b70:	bl	10db4 <__printf_chk@plt>
   12b74:	movw	lr, #33892	; 0x8464
   12b78:	movt	lr, #1
   12b7c:	ldr	ip, [lr]
   12b80:	ldr	r4, [lr, #4]
   12b84:	ldrd	r8, [lr, #8]
   12b88:	subs	r1, ip, #0
   12b8c:	str	ip, [sp]
   12b90:	ldrd	r2, [lr, #16]
   12b94:	str	r4, [sp, #4]
   12b98:	ldrd	r4, [lr, #24]
   12b9c:	strd	r8, [sp, #8]
   12ba0:	ldrd	r8, [lr, #32]
   12ba4:	strd	r2, [sp, #16]
   12ba8:	ldrd	r2, [lr, #40]	; 0x28
   12bac:	strd	r4, [sp, #24]
   12bb0:	ldrd	r4, [lr, #48]	; 0x30
   12bb4:	strd	r8, [sp, #32]
   12bb8:	strd	r2, [sp, #40]	; 0x28
   12bbc:	strd	r4, [sp, #48]	; 0x30
   12bc0:	movwne	r5, #37524	; 0x9294
   12bc4:	mov	r4, sp
   12bc8:	movtne	r5, #1
   12bcc:	bne	12cc4 <__lxstat64@plt+0x1e68>
   12bd0:	ldr	r4, [r4, #4]
   12bd4:	movw	r1, #37528	; 0x9298
   12bd8:	movt	r1, #1
   12bdc:	mov	r2, #5
   12be0:	cmp	r4, #0
   12be4:	beq	12cd8 <__lxstat64@plt+0x1e7c>
   12be8:	mov	r0, #0
   12bec:	bl	10c94 <dcgettext@plt>
   12bf0:	mov	r1, r0
   12bf4:	movw	r3, #37552	; 0x92b0
   12bf8:	movt	r3, #1
   12bfc:	movw	r2, #37592	; 0x92d8
   12c00:	movt	r2, #1
   12c04:	mov	r0, #1
   12c08:	bl	10db4 <__printf_chk@plt>
   12c0c:	mov	r1, #0
   12c10:	mov	r0, #5
   12c14:	bl	10df0 <setlocale@plt>
   12c18:	cmp	r0, #0
   12c1c:	movweq	r5, #37524	; 0x9294
   12c20:	movteq	r5, #1
   12c24:	beq	12c48 <__lxstat64@plt+0x1dec>
   12c28:	movw	r1, #37608	; 0x92e8
   12c2c:	movt	r1, #1
   12c30:	mov	r2, #3
   12c34:	movw	r5, #37524	; 0x9294
   12c38:	movt	r5, #1
   12c3c:	bl	10e44 <strncmp@plt>
   12c40:	cmp	r0, #0
   12c44:	bne	12d90 <__lxstat64@plt+0x1f34>
   12c48:	mov	r2, #5
   12c4c:	movw	r1, #37684	; 0x9334
   12c50:	movt	r1, #1
   12c54:	mov	r0, #0
   12c58:	bl	10c94 <dcgettext@plt>
   12c5c:	mov	r1, r0
   12c60:	movw	r3, #37524	; 0x9294
   12c64:	movt	r3, #1
   12c68:	movw	r2, #37552	; 0x92b0
   12c6c:	movt	r2, #1
   12c70:	mov	r0, #1
   12c74:	bl	10db4 <__printf_chk@plt>
   12c78:	mov	r2, #5
   12c7c:	movw	r1, #37712	; 0x9350
   12c80:	movt	r1, #1
   12c84:	mov	r0, #0
   12c88:	bl	10c94 <dcgettext@plt>
   12c8c:	movw	r2, #37888	; 0x9400
   12c90:	movt	r2, #1
   12c94:	cmp	r4, r5
   12c98:	movw	r3, #34436	; 0x8684
   12c9c:	movt	r3, #1
   12ca0:	mov	r1, r0
   12ca4:	moveq	r3, r2
   12ca8:	mov	r2, r4
   12cac:	mov	r0, #1
   12cb0:	bl	10db4 <__printf_chk@plt>
   12cb4:	b	1296c <__lxstat64@plt+0x1b10>
   12cb8:	ldr	r1, [r4, #8]!
   12cbc:	cmp	r1, #0
   12cc0:	beq	12bd0 <__lxstat64@plt+0x1d74>
   12cc4:	mov	r0, r5
   12cc8:	bl	10c28 <strcmp@plt>
   12ccc:	cmp	r0, #0
   12cd0:	bne	12cb8 <__lxstat64@plt+0x1e5c>
   12cd4:	b	12bd0 <__lxstat64@plt+0x1d74>
   12cd8:	mov	r0, r4
   12cdc:	bl	10c94 <dcgettext@plt>
   12ce0:	mov	r1, r0
   12ce4:	movw	r3, #37552	; 0x92b0
   12ce8:	movt	r3, #1
   12cec:	movw	r2, #37592	; 0x92d8
   12cf0:	movt	r2, #1
   12cf4:	mov	r0, #1
   12cf8:	bl	10db4 <__printf_chk@plt>
   12cfc:	mov	r1, r4
   12d00:	mov	r0, #5
   12d04:	bl	10df0 <setlocale@plt>
   12d08:	cmp	r0, #0
   12d0c:	beq	12d28 <__lxstat64@plt+0x1ecc>
   12d10:	movw	r1, #37608	; 0x92e8
   12d14:	movt	r1, #1
   12d18:	mov	r2, #3
   12d1c:	bl	10e44 <strncmp@plt>
   12d20:	cmp	r0, #0
   12d24:	bne	12d84 <__lxstat64@plt+0x1f28>
   12d28:	mov	r2, #5
   12d2c:	movw	r1, #37684	; 0x9334
   12d30:	movt	r1, #1
   12d34:	mov	r0, #0
   12d38:	bl	10c94 <dcgettext@plt>
   12d3c:	mov	r1, r0
   12d40:	movw	r3, #37524	; 0x9294
   12d44:	movt	r3, #1
   12d48:	movw	r2, #37552	; 0x92b0
   12d4c:	movt	r2, #1
   12d50:	mov	r0, #1
   12d54:	bl	10db4 <__printf_chk@plt>
   12d58:	movw	r1, #37712	; 0x9350
   12d5c:	movt	r1, #1
   12d60:	mov	r2, #5
   12d64:	mov	r0, #0
   12d68:	bl	10c94 <dcgettext@plt>
   12d6c:	movw	r4, #37524	; 0x9294
   12d70:	movt	r4, #1
   12d74:	movw	r3, #37888	; 0x9400
   12d78:	movt	r3, #1
   12d7c:	mov	r1, r0
   12d80:	b	12ca8 <__lxstat64@plt+0x1e4c>
   12d84:	movw	r5, #37524	; 0x9294
   12d88:	movt	r5, #1
   12d8c:	mov	r4, r5
   12d90:	mov	r2, #5
   12d94:	movw	r1, #37612	; 0x92ec
   12d98:	movt	r1, #1
   12d9c:	mov	r0, #0
   12da0:	bl	10c94 <dcgettext@plt>
   12da4:	ldr	r1, [r7]
   12da8:	bl	10c10 <fputs_unlocked@plt>
   12dac:	b	12c48 <__lxstat64@plt+0x1dec>
   12db0:	movw	r3, #41296	; 0xa150
   12db4:	movt	r3, #2
   12db8:	str	r0, [r3]
   12dbc:	bx	lr
   12dc0:	movw	r3, #41296	; 0xa150
   12dc4:	movt	r3, #2
   12dc8:	strb	r0, [r3, #4]
   12dcc:	bx	lr
   12dd0:	movw	r3, #41276	; 0xa13c
   12dd4:	movt	r3, #2
   12dd8:	strd	r4, [sp, #-16]!
   12ddc:	ldr	r0, [r3]
   12de0:	str	r6, [sp, #8]
   12de4:	str	lr, [sp, #12]
   12de8:	sub	sp, sp, #8
   12dec:	bl	17d8c <__lxstat64@plt+0x6f30>
   12df0:	cmp	r0, #0
   12df4:	beq	12e20 <__lxstat64@plt+0x1fc4>
   12df8:	movw	r4, #41296	; 0xa150
   12dfc:	movt	r4, #2
   12e00:	ldrb	r6, [r4, #4]
   12e04:	bl	10d84 <__errno_location@plt>
   12e08:	mov	r5, r0
   12e0c:	cmp	r6, #0
   12e10:	beq	12e4c <__lxstat64@plt+0x1ff0>
   12e14:	ldr	r3, [r0]
   12e18:	cmp	r3, #32
   12e1c:	bne	12e4c <__lxstat64@plt+0x1ff0>
   12e20:	movw	r3, #41272	; 0xa138
   12e24:	movt	r3, #2
   12e28:	ldr	r0, [r3]
   12e2c:	bl	17d8c <__lxstat64@plt+0x6f30>
   12e30:	cmp	r0, #0
   12e34:	bne	12e94 <__lxstat64@plt+0x2038>
   12e38:	add	sp, sp, #8
   12e3c:	ldrd	r4, [sp]
   12e40:	ldr	r6, [sp, #8]
   12e44:	add	sp, sp, #12
   12e48:	pop	{pc}		; (ldr pc, [sp], #4)
   12e4c:	movw	r1, #38004	; 0x9474
   12e50:	movt	r1, #1
   12e54:	mov	r2, #5
   12e58:	mov	r0, #0
   12e5c:	bl	10c94 <dcgettext@plt>
   12e60:	mov	r6, r0
   12e64:	ldr	r0, [r4]
   12e68:	cmp	r0, #0
   12e6c:	beq	12ea4 <__lxstat64@plt+0x2048>
   12e70:	ldr	r4, [r5]
   12e74:	bl	15d28 <__lxstat64@plt+0x4ecc>
   12e78:	mov	r3, r0
   12e7c:	movw	r2, #38016	; 0x9480
   12e80:	movt	r2, #1
   12e84:	mov	r0, #0
   12e88:	str	r6, [sp]
   12e8c:	mov	r1, r4
   12e90:	bl	10d18 <error@plt>
   12e94:	movw	r3, #41192	; 0xa0e8
   12e98:	movt	r3, #2
   12e9c:	ldr	r0, [r3]
   12ea0:	bl	10c58 <_exit@plt>
   12ea4:	mov	r3, r6
   12ea8:	movw	r2, #38020	; 0x9484
   12eac:	movt	r2, #1
   12eb0:	ldr	r1, [r5]
   12eb4:	bl	10d18 <error@plt>
   12eb8:	b	12e94 <__lxstat64@plt+0x2038>
   12ebc:	mov	r3, #0
   12ec0:	strd	r4, [sp, #-16]!
   12ec4:	mov	r4, r0
   12ec8:	mov	r5, r1
   12ecc:	str	r6, [sp, #8]
   12ed0:	add	r6, r2, #20
   12ed4:	str	lr, [sp, #12]
   12ed8:	strb	r3, [r2, #20]
   12edc:	mov	r0, r4
   12ee0:	mov	r1, r5
   12ee4:	mov	r2, #10
   12ee8:	mov	r3, #0
   12eec:	bl	18268 <__lxstat64@plt+0x740c>
   12ef0:	add	ip, r2, #48	; 0x30
   12ef4:	mov	r0, r4
   12ef8:	mov	r1, r5
   12efc:	mov	r2, #10
   12f00:	mov	r3, #0
   12f04:	strb	ip, [r6, #-1]!
   12f08:	bl	18268 <__lxstat64@plt+0x740c>
   12f0c:	cmp	r5, #0
   12f10:	mov	r5, r1
   12f14:	cmpeq	r4, #9
   12f18:	mov	r4, r0
   12f1c:	bhi	12edc <__lxstat64@plt+0x2080>
   12f20:	mov	r0, r6
   12f24:	ldrd	r4, [sp]
   12f28:	ldr	r6, [sp, #8]
   12f2c:	add	sp, sp, #12
   12f30:	pop	{pc}		; (ldr pc, [sp], #4)
   12f34:	strd	r4, [sp, #-16]!
   12f38:	subs	r4, r0, #0
   12f3c:	str	r6, [sp, #8]
   12f40:	str	lr, [sp, #12]
   12f44:	beq	12fdc <__lxstat64@plt+0x2180>
   12f48:	mov	r1, #47	; 0x2f
   12f4c:	bl	10dfc <strrchr@plt>
   12f50:	subs	r5, r0, #0
   12f54:	beq	12fb4 <__lxstat64@plt+0x2158>
   12f58:	add	r6, r5, #1
   12f5c:	sub	r3, r6, r4
   12f60:	cmp	r3, #6
   12f64:	ble	12fb4 <__lxstat64@plt+0x2158>
   12f68:	movw	r1, #38080	; 0x94c0
   12f6c:	movt	r1, #1
   12f70:	mov	r2, #7
   12f74:	sub	r0, r5, #6
   12f78:	bl	10e44 <strncmp@plt>
   12f7c:	cmp	r0, #0
   12f80:	bne	12fb4 <__lxstat64@plt+0x2158>
   12f84:	movw	r1, #38088	; 0x94c8
   12f88:	movt	r1, #1
   12f8c:	mov	r2, #3
   12f90:	mov	r0, r6
   12f94:	bl	10e44 <strncmp@plt>
   12f98:	cmp	r0, #0
   12f9c:	movne	r4, r6
   12fa0:	bne	12fb4 <__lxstat64@plt+0x2158>
   12fa4:	add	r4, r5, #4
   12fa8:	movw	r3, #41264	; 0xa130
   12fac:	movt	r3, #2
   12fb0:	str	r4, [r3]
   12fb4:	movw	r2, #41304	; 0xa158
   12fb8:	movt	r2, #2
   12fbc:	ldr	r6, [sp, #8]
   12fc0:	movw	r3, #41268	; 0xa134
   12fc4:	movt	r3, #2
   12fc8:	str	r4, [r2]
   12fcc:	str	r4, [r3]
   12fd0:	ldrd	r4, [sp]
   12fd4:	add	sp, sp, #12
   12fd8:	pop	{pc}		; (ldr pc, [sp], #4)
   12fdc:	movw	r3, #41272	; 0xa138
   12fe0:	movt	r3, #2
   12fe4:	movw	r0, #38024	; 0x9488
   12fe8:	movt	r0, #1
   12fec:	ldr	r3, [r3]
   12ff0:	mov	r2, #55	; 0x37
   12ff4:	mov	r1, #1
   12ff8:	bl	10cdc <fwrite@plt>
   12ffc:	bl	10e50 <abort@plt>
   13000:	mov	r2, #5
   13004:	strd	r4, [sp, #-16]!
   13008:	mov	r5, r0
   1300c:	str	r6, [sp, #8]
   13010:	mov	r6, r1
   13014:	mov	r1, r0
   13018:	mov	r0, #0
   1301c:	str	lr, [sp, #12]
   13020:	bl	10c94 <dcgettext@plt>
   13024:	cmp	r5, r0
   13028:	mov	r4, r0
   1302c:	beq	13044 <__lxstat64@plt+0x21e8>
   13030:	mov	r0, r4
   13034:	ldrd	r4, [sp]
   13038:	ldr	r6, [sp, #8]
   1303c:	add	sp, sp, #12
   13040:	pop	{pc}		; (ldr pc, [sp], #4)
   13044:	bl	18058 <__lxstat64@plt+0x71fc>
   13048:	ldrb	r3, [r0]
   1304c:	bic	r3, r3, #32
   13050:	cmp	r3, #85	; 0x55
   13054:	bne	130bc <__lxstat64@plt+0x2260>
   13058:	ldrb	r3, [r0, #1]
   1305c:	bic	r3, r3, #32
   13060:	cmp	r3, #84	; 0x54
   13064:	bne	1313c <__lxstat64@plt+0x22e0>
   13068:	ldrb	r3, [r0, #2]
   1306c:	bic	r3, r3, #32
   13070:	cmp	r3, #70	; 0x46
   13074:	bne	1313c <__lxstat64@plt+0x22e0>
   13078:	ldrb	r3, [r0, #3]
   1307c:	cmp	r3, #45	; 0x2d
   13080:	bne	1313c <__lxstat64@plt+0x22e0>
   13084:	ldrb	r3, [r0, #4]
   13088:	cmp	r3, #56	; 0x38
   1308c:	bne	1313c <__lxstat64@plt+0x22e0>
   13090:	ldrb	r3, [r0, #5]
   13094:	cmp	r3, #0
   13098:	bne	1313c <__lxstat64@plt+0x22e0>
   1309c:	ldrb	r2, [r4]
   130a0:	movw	r3, #38180	; 0x9524
   130a4:	movt	r3, #1
   130a8:	movw	r4, #38192	; 0x9530
   130ac:	movt	r4, #1
   130b0:	cmp	r2, #96	; 0x60
   130b4:	movne	r4, r3
   130b8:	b	13030 <__lxstat64@plt+0x21d4>
   130bc:	cmp	r3, #71	; 0x47
   130c0:	bne	1313c <__lxstat64@plt+0x22e0>
   130c4:	ldrb	r3, [r0, #1]
   130c8:	bic	r3, r3, #32
   130cc:	cmp	r3, #66	; 0x42
   130d0:	bne	1313c <__lxstat64@plt+0x22e0>
   130d4:	ldrb	r3, [r0, #2]
   130d8:	cmp	r3, #49	; 0x31
   130dc:	bne	1313c <__lxstat64@plt+0x22e0>
   130e0:	ldrb	r3, [r0, #3]
   130e4:	cmp	r3, #56	; 0x38
   130e8:	bne	1313c <__lxstat64@plt+0x22e0>
   130ec:	ldrb	r3, [r0, #4]
   130f0:	cmp	r3, #48	; 0x30
   130f4:	bne	1313c <__lxstat64@plt+0x22e0>
   130f8:	ldrb	r3, [r0, #5]
   130fc:	cmp	r3, #51	; 0x33
   13100:	bne	1313c <__lxstat64@plt+0x22e0>
   13104:	ldrb	r3, [r0, #6]
   13108:	cmp	r3, #48	; 0x30
   1310c:	bne	1313c <__lxstat64@plt+0x22e0>
   13110:	ldrb	r3, [r0, #7]
   13114:	cmp	r3, #0
   13118:	bne	1313c <__lxstat64@plt+0x22e0>
   1311c:	ldrb	r2, [r4]
   13120:	movw	r3, #38184	; 0x9528
   13124:	movt	r3, #1
   13128:	movw	r4, #38188	; 0x952c
   1312c:	movt	r4, #1
   13130:	cmp	r2, #96	; 0x60
   13134:	movne	r4, r3
   13138:	b	13030 <__lxstat64@plt+0x21d4>
   1313c:	movw	r3, #38196	; 0x9534
   13140:	movt	r3, #1
   13144:	cmp	r6, #9
   13148:	movw	r4, #38176	; 0x9520
   1314c:	movt	r4, #1
   13150:	movne	r4, r3
   13154:	b	13030 <__lxstat64@plt+0x21d4>
   13158:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1315c:	strd	r6, [sp, #8]
   13160:	strd	r8, [sp, #16]
   13164:	mov	r8, r3
   13168:	strd	sl, [sp, #24]
   1316c:	mov	fp, r0
   13170:	mov	sl, r1
   13174:	str	lr, [sp, #32]
   13178:	sub	sp, sp, #140	; 0x8c
   1317c:	ldr	r3, [sp, #180]	; 0xb4
   13180:	str	r2, [sp, #28]
   13184:	and	r4, r3, #2
   13188:	ubfx	r3, r3, #1, #1
   1318c:	str	r3, [sp, #44]	; 0x2c
   13190:	bl	10cf4 <__ctype_get_mb_cur_max@plt>
   13194:	ldr	r3, [sp, #176]	; 0xb0
   13198:	str	r0, [sp, #76]	; 0x4c
   1319c:	cmp	r3, #10
   131a0:	ldrls	pc, [pc, r3, lsl #2]
   131a4:	b	14b40 <__lxstat64@plt+0x3ce4>
   131a8:	andeq	r3, r1, r8, lsr #12
   131ac:	andeq	r3, r1, r4, asr #14
   131b0:	andeq	r3, r1, r0, asr #25
   131b4:			; <UNDEFINED> instruction: 0x000137b0
   131b8:	andeq	r3, r1, r0, lsr r5
   131bc:	andeq	r3, r1, ip, lsr #11
   131c0:	andeq	r3, r1, r4, lsl #13
   131c4:	andeq	r3, r1, ip, ror #13
   131c8:	ldrdeq	r3, [r1], -r4
   131cc:	ldrdeq	r3, [r1], -r4
   131d0:	ldrdeq	r3, [r1], -r4
   131d4:	ldr	r3, [sp, #176]	; 0xb0
   131d8:	cmp	r3, #10
   131dc:	beq	13208 <__lxstat64@plt+0x23ac>
   131e0:	mov	r1, r3
   131e4:	movw	r0, #38200	; 0x9538
   131e8:	movt	r0, #1
   131ec:	bl	13000 <__lxstat64@plt+0x21a4>
   131f0:	str	r0, [sp, #188]	; 0xbc
   131f4:	movw	r0, #38196	; 0x9534
   131f8:	movt	r0, #1
   131fc:	ldr	r1, [sp, #176]	; 0xb0
   13200:	bl	13000 <__lxstat64@plt+0x21a4>
   13204:	str	r0, [sp, #192]	; 0xc0
   13208:	cmp	r4, #0
   1320c:	movne	r4, #0
   13210:	beq	148cc <__lxstat64@plt+0x3a70>
   13214:	mov	r5, #0
   13218:	ldr	r0, [sp, #192]	; 0xc0
   1321c:	mov	r9, r5
   13220:	str	r5, [sp, #64]	; 0x40
   13224:	bl	10d78 <strlen@plt>
   13228:	mov	r3, #1
   1322c:	ldr	r2, [sp, #44]	; 0x2c
   13230:	cmp	r0, r5
   13234:	moveq	r2, r5
   13238:	str	r3, [sp, #32]
   1323c:	str	r3, [sp, #48]	; 0x30
   13240:	str	r5, [sp, #52]	; 0x34
   13244:	str	r3, [sp, #60]	; 0x3c
   13248:	ldr	r3, [sp, #180]	; 0xb4
   1324c:	str	r0, [sp, #56]	; 0x38
   13250:	str	r5, [sp, #68]	; 0x44
   13254:	str	r5, [sp, #80]	; 0x50
   13258:	str	r5, [sp, #84]	; 0x54
   1325c:	and	r3, r3, #1
   13260:	str	r2, [sp, #88]	; 0x58
   13264:	str	r3, [sp, #92]	; 0x5c
   13268:	ldr	r3, [sp, #180]	; 0xb4
   1326c:	and	r3, r3, #4
   13270:	str	r3, [sp, #96]	; 0x60
   13274:	ldr	r3, [sp, #192]	; 0xc0
   13278:	str	r3, [sp, #72]	; 0x48
   1327c:	mov	r3, fp
   13280:	mov	r7, #0
   13284:	mov	fp, r9
   13288:	mov	r9, r3
   1328c:	cmn	r8, #1
   13290:	beq	13894 <__lxstat64@plt+0x2a38>
   13294:	subs	r6, r8, r7
   13298:	movne	r6, #1
   1329c:	cmp	r6, #0
   132a0:	beq	138ac <__lxstat64@plt+0x2a50>
   132a4:	ldr	r0, [sp, #28]
   132a8:	ldr	r3, [sp, #48]	; 0x30
   132ac:	cmp	r3, #0
   132b0:	add	r3, r0, r7
   132b4:	str	r3, [sp, #36]	; 0x24
   132b8:	beq	13d38 <__lxstat64@plt+0x2edc>
   132bc:	ldr	r2, [sp, #56]	; 0x38
   132c0:	cmp	r2, #0
   132c4:	beq	14238 <__lxstat64@plt+0x33dc>
   132c8:	cmp	r2, #1
   132cc:	mov	r3, r2
   132d0:	movls	r3, #0
   132d4:	movhi	r3, #1
   132d8:	cmn	r8, #1
   132dc:	add	r5, r7, r2
   132e0:	movne	r3, #0
   132e4:	cmp	r3, #0
   132e8:	beq	132f4 <__lxstat64@plt+0x2498>
   132ec:	bl	10d78 <strlen@plt>
   132f0:	mov	r8, r0
   132f4:	cmp	r5, r8
   132f8:	bhi	14238 <__lxstat64@plt+0x33dc>
   132fc:	ldr	r0, [sp, #36]	; 0x24
   13300:	ldr	r2, [sp, #56]	; 0x38
   13304:	ldr	r1, [sp, #72]	; 0x48
   13308:	bl	10c7c <memcmp@plt>
   1330c:	cmp	r0, #0
   13310:	bne	14238 <__lxstat64@plt+0x33dc>
   13314:	ldr	r3, [sp, #44]	; 0x2c
   13318:	cmp	r3, #0
   1331c:	bne	149e4 <__lxstat64@plt+0x3b88>
   13320:	ldr	r3, [sp, #36]	; 0x24
   13324:	ldrb	r5, [r3]
   13328:	cmp	r5, #126	; 0x7e
   1332c:	ldrls	pc, [pc, r5, lsl #2]
   13330:	b	147cc <__lxstat64@plt+0x3970>
   13334:	andeq	r3, r1, r8, lsl #20
   13338:	andeq	r4, r1, ip, asr #15
   1333c:	andeq	r4, r1, ip, asr #15
   13340:	andeq	r4, r1, ip, asr #15
   13344:	andeq	r4, r1, ip, asr #15
   13348:	andeq	r4, r1, ip, asr #15
   1334c:	andeq	r4, r1, ip, asr #15
   13350:	andeq	r3, r1, r0, ror #18
   13354:	andeq	r3, r1, r8, asr r9
   13358:	andeq	r3, r1, r8, ror #18
   1335c:	andeq	r3, r1, ip, ror #21
   13360:	ldrdeq	r3, [r1], -ip
   13364:	andeq	r3, r1, r4, lsl #16
   13368:			; <UNDEFINED> instruction: 0x00013ab8
   1336c:	andeq	r4, r1, ip, asr #15
   13370:	andeq	r4, r1, ip, asr #15
   13374:	andeq	r4, r1, ip, asr #15
   13378:	andeq	r4, r1, ip, asr #15
   1337c:	andeq	r4, r1, ip, asr #15
   13380:	andeq	r4, r1, ip, asr #15
   13384:	andeq	r4, r1, ip, asr #15
   13388:	andeq	r4, r1, ip, asr #15
   1338c:	andeq	r4, r1, ip, asr #15
   13390:	andeq	r4, r1, ip, asr #15
   13394:	andeq	r4, r1, ip, asr #15
   13398:	andeq	r4, r1, ip, asr #15
   1339c:	andeq	r4, r1, ip, asr #15
   133a0:	andeq	r4, r1, ip, asr #15
   133a4:	andeq	r4, r1, ip, asr #15
   133a8:	andeq	r4, r1, ip, asr #15
   133ac:	andeq	r4, r1, ip, asr #15
   133b0:	andeq	r4, r1, ip, asr #15
   133b4:	andeq	r3, r1, r4, ror #22
   133b8:	andeq	r3, r1, r8, asr fp
   133bc:	andeq	r3, r1, r8, asr fp
   133c0:	andeq	r3, r1, ip, asr #22
   133c4:	andeq	r3, r1, r8, asr fp
   133c8:	andeq	r3, r1, r0, lsr ip
   133cc:	andeq	r3, r1, r8, asr fp
   133d0:	andeq	r3, r1, r0, lsr #25
   133d4:	andeq	r3, r1, r8, asr fp
   133d8:	andeq	r3, r1, r8, asr fp
   133dc:	andeq	r3, r1, r8, asr fp
   133e0:	andeq	r3, r1, r0, lsr ip
   133e4:	andeq	r3, r1, r0, lsr ip
   133e8:	andeq	r3, r1, r0, lsr ip
   133ec:	andeq	r3, r1, r0, lsr ip
   133f0:	andeq	r3, r1, r0, lsr ip
   133f4:	andeq	r3, r1, r0, lsr ip
   133f8:	andeq	r3, r1, r0, lsr ip
   133fc:	andeq	r3, r1, r0, lsr ip
   13400:	andeq	r3, r1, r0, lsr ip
   13404:	andeq	r3, r1, r0, lsr ip
   13408:	andeq	r3, r1, r0, lsr ip
   1340c:	andeq	r3, r1, r0, lsr ip
   13410:	andeq	r3, r1, r0, lsr ip
   13414:	andeq	r3, r1, r0, lsr ip
   13418:	andeq	r3, r1, r0, lsr ip
   1341c:	andeq	r3, r1, r0, lsr ip
   13420:	andeq	r3, r1, r8, asr fp
   13424:	andeq	r3, r1, r8, asr fp
   13428:	andeq	r3, r1, r8, asr fp
   1342c:	andeq	r3, r1, r8, asr fp
   13430:	andeq	r3, r1, r0, asr ip
   13434:	andeq	r4, r1, ip, asr #15
   13438:	andeq	r3, r1, r0, lsr ip
   1343c:	andeq	r3, r1, r0, lsr ip
   13440:	andeq	r3, r1, r0, lsr ip
   13444:	andeq	r3, r1, r0, lsr ip
   13448:	andeq	r3, r1, r0, lsr ip
   1344c:	andeq	r3, r1, r0, lsr ip
   13450:	andeq	r3, r1, r0, lsr ip
   13454:	andeq	r3, r1, r0, lsr ip
   13458:	andeq	r3, r1, r0, lsr ip
   1345c:	andeq	r3, r1, r0, lsr ip
   13460:	andeq	r3, r1, r0, lsr ip
   13464:	andeq	r3, r1, r0, lsr ip
   13468:	andeq	r3, r1, r0, lsr ip
   1346c:	andeq	r3, r1, r0, lsr ip
   13470:	andeq	r3, r1, r0, lsr ip
   13474:	andeq	r3, r1, r0, lsr ip
   13478:	andeq	r3, r1, r0, lsr ip
   1347c:	andeq	r3, r1, r0, lsr ip
   13480:	andeq	r3, r1, r0, lsr ip
   13484:	andeq	r3, r1, r0, lsr ip
   13488:	andeq	r3, r1, r0, lsr ip
   1348c:	andeq	r3, r1, r0, lsr ip
   13490:	andeq	r3, r1, r0, lsr ip
   13494:	andeq	r3, r1, r0, lsr ip
   13498:	andeq	r3, r1, r0, lsr ip
   1349c:	andeq	r3, r1, r0, lsr ip
   134a0:	andeq	r3, r1, r8, asr fp
   134a4:	strdeq	r3, [r1], -r4
   134a8:	andeq	r3, r1, r0, lsr ip
   134ac:	andeq	r3, r1, r8, asr fp
   134b0:	andeq	r3, r1, r0, lsr ip
   134b4:	andeq	r3, r1, r8, asr fp
   134b8:	andeq	r3, r1, r0, lsr ip
   134bc:	andeq	r3, r1, r0, lsr ip
   134c0:	andeq	r3, r1, r0, lsr ip
   134c4:	andeq	r3, r1, r0, lsr ip
   134c8:	andeq	r3, r1, r0, lsr ip
   134cc:	andeq	r3, r1, r0, lsr ip
   134d0:	andeq	r3, r1, r0, lsr ip
   134d4:	andeq	r3, r1, r0, lsr ip
   134d8:	andeq	r3, r1, r0, lsr ip
   134dc:	andeq	r3, r1, r0, lsr ip
   134e0:	andeq	r3, r1, r0, lsr ip
   134e4:	andeq	r3, r1, r0, lsr ip
   134e8:	andeq	r3, r1, r0, lsr ip
   134ec:	andeq	r3, r1, r0, lsr ip
   134f0:	andeq	r3, r1, r0, lsr ip
   134f4:	andeq	r3, r1, r0, lsr ip
   134f8:	andeq	r3, r1, r0, lsr ip
   134fc:	andeq	r3, r1, r0, lsr ip
   13500:	andeq	r3, r1, r0, lsr ip
   13504:	andeq	r3, r1, r0, lsr ip
   13508:	andeq	r3, r1, r0, lsr ip
   1350c:	andeq	r3, r1, r0, lsr ip
   13510:	andeq	r3, r1, r0, lsr ip
   13514:	andeq	r3, r1, r0, lsr ip
   13518:	andeq	r3, r1, r0, lsr ip
   1351c:	andeq	r3, r1, r0, lsr ip
   13520:	andeq	r3, r1, r0, lsl #22
   13524:	andeq	r3, r1, r8, asr fp
   13528:	andeq	r3, r1, r0, lsl #22
   1352c:	andeq	r3, r1, ip, asr #22
   13530:	ldr	r3, [sp, #180]	; 0xb4
   13534:	cmp	r4, #0
   13538:	and	r3, r3, #1
   1353c:	str	r3, [sp, #92]	; 0x5c
   13540:	ldr	r3, [sp, #180]	; 0xb4
   13544:	and	r3, r3, #4
   13548:	str	r3, [sp, #96]	; 0x60
   1354c:	moveq	r3, #1
   13550:	streq	r3, [sp, #60]	; 0x3c
   13554:	beq	13ce4 <__lxstat64@plt+0x2e88>
   13558:	mov	r3, #0
   1355c:	mov	r2, #1
   13560:	mov	r4, r3
   13564:	mov	r9, r3
   13568:	str	r2, [sp, #32]
   1356c:	str	r2, [sp, #44]	; 0x2c
   13570:	str	r3, [sp, #48]	; 0x30
   13574:	str	r2, [sp, #52]	; 0x34
   13578:	str	r2, [sp, #56]	; 0x38
   1357c:	str	r3, [sp, #60]	; 0x3c
   13580:	str	r2, [sp, #64]	; 0x40
   13584:	str	r2, [sp, #68]	; 0x44
   13588:	str	r3, [sp, #80]	; 0x50
   1358c:	str	r3, [sp, #84]	; 0x54
   13590:	str	r3, [sp, #88]	; 0x58
   13594:	movw	r3, #38196	; 0x9534
   13598:	movt	r3, #1
   1359c:	str	r3, [sp, #72]	; 0x48
   135a0:	mov	r3, #2
   135a4:	str	r3, [sp, #176]	; 0xb0
   135a8:	b	1327c <__lxstat64@plt+0x2420>
   135ac:	ldr	r3, [sp, #180]	; 0xb4
   135b0:	cmp	r4, #0
   135b4:	and	r3, r3, #1
   135b8:	str	r3, [sp, #92]	; 0x5c
   135bc:	ldr	r3, [sp, #180]	; 0xb4
   135c0:	and	r3, r3, #4
   135c4:	str	r3, [sp, #96]	; 0x60
   135c8:	bne	1499c <__lxstat64@plt+0x3b40>
   135cc:	cmp	sl, #0
   135d0:	beq	14748 <__lxstat64@plt+0x38ec>
   135d4:	mov	r3, #34	; 0x22
   135d8:	mov	r2, r4
   135dc:	mov	r1, #1
   135e0:	mov	r9, r2
   135e4:	strb	r3, [fp]
   135e8:	movw	r3, #38176	; 0x9520
   135ec:	movt	r3, #1
   135f0:	mov	r4, r1
   135f4:	str	r1, [sp, #32]
   135f8:	str	r2, [sp, #44]	; 0x2c
   135fc:	str	r1, [sp, #48]	; 0x30
   13600:	str	r2, [sp, #52]	; 0x34
   13604:	str	r1, [sp, #56]	; 0x38
   13608:	str	r1, [sp, #60]	; 0x3c
   1360c:	str	r2, [sp, #64]	; 0x40
   13610:	str	r2, [sp, #68]	; 0x44
   13614:	str	r3, [sp, #72]	; 0x48
   13618:	str	r2, [sp, #80]	; 0x50
   1361c:	str	r2, [sp, #84]	; 0x54
   13620:	str	r2, [sp, #88]	; 0x58
   13624:	b	1327c <__lxstat64@plt+0x2420>
   13628:	mov	r3, #0
   1362c:	mov	r2, #1
   13630:	mov	r9, r3
   13634:	str	r2, [sp, #32]
   13638:	str	r3, [sp, #44]	; 0x2c
   1363c:	str	r3, [sp, #48]	; 0x30
   13640:	str	r3, [sp, #52]	; 0x34
   13644:	str	r3, [sp, #60]	; 0x3c
   13648:	strd	r2, [sp, #64]	; 0x40
   1364c:	str	r3, [sp, #72]	; 0x48
   13650:	str	r3, [sp, #80]	; 0x50
   13654:	str	r3, [sp, #88]	; 0x58
   13658:	ldr	r3, [sp, #180]	; 0xb4
   1365c:	and	r3, r3, r2
   13660:	str	r3, [sp, #92]	; 0x5c
   13664:	ldr	r3, [sp, #180]	; 0xb4
   13668:	and	r3, r3, #4
   1366c:	str	r3, [sp, #96]	; 0x60
   13670:	ldr	r3, [sp, #176]	; 0xb0
   13674:	mov	r4, r3
   13678:	str	r3, [sp, #56]	; 0x38
   1367c:	str	r3, [sp, #84]	; 0x54
   13680:	b	1327c <__lxstat64@plt+0x2420>
   13684:	mov	r3, #1
   13688:	mov	r4, #0
   1368c:	mov	r9, r4
   13690:	str	r3, [sp, #32]
   13694:	str	r3, [sp, #44]	; 0x2c
   13698:	str	r3, [sp, #48]	; 0x30
   1369c:	str	r4, [sp, #52]	; 0x34
   136a0:	str	r3, [sp, #56]	; 0x38
   136a4:	str	r3, [sp, #60]	; 0x3c
   136a8:	str	r3, [sp, #88]	; 0x58
   136ac:	movw	r3, #38176	; 0x9520
   136b0:	movt	r3, #1
   136b4:	str	r4, [sp, #64]	; 0x40
   136b8:	str	r4, [sp, #68]	; 0x44
   136bc:	str	r3, [sp, #72]	; 0x48
   136c0:	ldr	r3, [sp, #180]	; 0xb4
   136c4:	str	r4, [sp, #80]	; 0x50
   136c8:	str	r4, [sp, #84]	; 0x54
   136cc:	and	r3, r3, #1
   136d0:	str	r3, [sp, #92]	; 0x5c
   136d4:	ldr	r3, [sp, #180]	; 0xb4
   136d8:	and	r3, r3, #4
   136dc:	str	r3, [sp, #96]	; 0x60
   136e0:	mov	r3, #5
   136e4:	str	r3, [sp, #176]	; 0xb0
   136e8:	b	1327c <__lxstat64@plt+0x2420>
   136ec:	mov	r3, #1
   136f0:	mov	r4, #0
   136f4:	mov	r9, r4
   136f8:	str	r3, [sp, #32]
   136fc:	str	r4, [sp, #44]	; 0x2c
   13700:	str	r3, [sp, #48]	; 0x30
   13704:	str	r3, [sp, #60]	; 0x3c
   13708:	ldr	r3, [sp, #180]	; 0xb4
   1370c:	str	r4, [sp, #52]	; 0x34
   13710:	str	r4, [sp, #56]	; 0x38
   13714:	str	r4, [sp, #64]	; 0x40
   13718:	str	r4, [sp, #68]	; 0x44
   1371c:	and	r3, r3, #1
   13720:	str	r4, [sp, #72]	; 0x48
   13724:	str	r4, [sp, #80]	; 0x50
   13728:	str	r4, [sp, #84]	; 0x54
   1372c:	str	r3, [sp, #92]	; 0x5c
   13730:	ldr	r3, [sp, #180]	; 0xb4
   13734:	str	r4, [sp, #88]	; 0x58
   13738:	and	r3, r3, #4
   1373c:	str	r3, [sp, #96]	; 0x60
   13740:	b	1327c <__lxstat64@plt+0x2420>
   13744:	mov	r3, #0
   13748:	mov	r2, #1
   1374c:	ldr	r1, [sp, #176]	; 0xb0
   13750:	mov	r4, r3
   13754:	mov	r9, r3
   13758:	movw	r3, #38196	; 0x9534
   1375c:	movt	r3, #1
   13760:	str	r2, [sp, #32]
   13764:	str	r2, [sp, #44]	; 0x2c
   13768:	str	r4, [sp, #48]	; 0x30
   1376c:	strd	r2, [sp, #68]	; 0x44
   13770:	ldr	r3, [sp, #180]	; 0xb4
   13774:	str	r2, [sp, #52]	; 0x34
   13778:	str	r1, [sp, #56]	; 0x38
   1377c:	str	r4, [sp, #60]	; 0x3c
   13780:	str	r2, [sp, #64]	; 0x40
   13784:	and	r3, r3, r2
   13788:	str	r4, [sp, #80]	; 0x50
   1378c:	str	r4, [sp, #84]	; 0x54
   13790:	str	r4, [sp, #88]	; 0x58
   13794:	str	r3, [sp, #92]	; 0x5c
   13798:	ldr	r3, [sp, #180]	; 0xb4
   1379c:	and	r3, r3, #4
   137a0:	str	r3, [sp, #96]	; 0x60
   137a4:	mov	r3, #2
   137a8:	str	r3, [sp, #176]	; 0xb0
   137ac:	b	1327c <__lxstat64@plt+0x2420>
   137b0:	mov	r3, #1
   137b4:	mov	r2, #0
   137b8:	mov	r4, r2
   137bc:	mov	r9, r2
   137c0:	str	r3, [sp, #32]
   137c4:	str	r3, [sp, #44]	; 0x2c
   137c8:	str	r2, [sp, #48]	; 0x30
   137cc:	str	r3, [sp, #52]	; 0x34
   137d0:	str	r3, [sp, #56]	; 0x38
   137d4:	str	r3, [sp, #60]	; 0x3c
   137d8:	str	r3, [sp, #64]	; 0x40
   137dc:	str	r3, [sp, #68]	; 0x44
   137e0:	str	r3, [sp, #88]	; 0x58
   137e4:	movw	r3, #38196	; 0x9534
   137e8:	movt	r3, #1
   137ec:	str	r3, [sp, #72]	; 0x48
   137f0:	ldr	r3, [sp, #180]	; 0xb4
   137f4:	str	r2, [sp, #80]	; 0x50
   137f8:	str	r2, [sp, #84]	; 0x54
   137fc:	and	r3, r3, #1
   13800:	b	13794 <__lxstat64@plt+0x2938>
   13804:	mov	r5, #102	; 0x66
   13808:	mov	r6, #0
   1380c:	ldr	r3, [sp, #44]	; 0x2c
   13810:	cmp	r3, #0
   13814:	bne	146c4 <__lxstat64@plt+0x3868>
   13818:	ldr	r2, [sp, #52]	; 0x34
   1381c:	eor	r3, fp, #1
   13820:	ands	r3, r2, r3
   13824:	beq	1385c <__lxstat64@plt+0x2a00>
   13828:	cmp	sl, r4
   1382c:	mov	fp, r3
   13830:	movhi	r2, #39	; 0x27
   13834:	strbhi	r2, [r9, r4]
   13838:	add	r2, r4, #1
   1383c:	cmp	sl, r2
   13840:	movhi	r1, #36	; 0x24
   13844:	strbhi	r1, [r9, r2]
   13848:	add	r2, r4, #2
   1384c:	add	r4, r4, #3
   13850:	cmp	sl, r2
   13854:	movhi	r1, #39	; 0x27
   13858:	strbhi	r1, [r9, r2]
   1385c:	cmp	sl, r4
   13860:	add	r7, r7, #1
   13864:	movhi	r3, #92	; 0x5c
   13868:	strbhi	r3, [r9, r4]
   1386c:	add	r4, r4, #1
   13870:	cmp	r4, sl
   13874:	ldr	r3, [sp, #32]
   13878:	strbcc	r5, [r9, r4]
   1387c:	cmp	r6, #0
   13880:	add	r4, r4, #1
   13884:	moveq	r3, #0
   13888:	cmn	r8, #1
   1388c:	str	r3, [sp, #32]
   13890:	bne	13294 <__lxstat64@plt+0x2438>
   13894:	ldr	r3, [sp, #28]
   13898:	ldrb	r6, [r3, r7]
   1389c:	adds	r6, r6, #0
   138a0:	movne	r6, #1
   138a4:	cmp	r6, #0
   138a8:	bne	132a4 <__lxstat64@plt+0x2448>
   138ac:	mov	r3, r9
   138b0:	mov	r9, fp
   138b4:	mov	fp, r3
   138b8:	ldr	r3, [sp, #68]	; 0x44
   138bc:	cmp	r4, #0
   138c0:	movne	r3, #0
   138c4:	cmp	r3, #0
   138c8:	bne	14abc <__lxstat64@plt+0x3c60>
   138cc:	ldr	r3, [sp, #44]	; 0x2c
   138d0:	ldr	r2, [sp, #52]	; 0x34
   138d4:	eor	r3, r3, #1
   138d8:	ands	r2, r3, r2
   138dc:	beq	149f4 <__lxstat64@plt+0x3b98>
   138e0:	ldr	r3, [sp, #80]	; 0x50
   138e4:	cmp	r3, #0
   138e8:	beq	149f8 <__lxstat64@plt+0x3b9c>
   138ec:	ldr	r3, [sp, #32]
   138f0:	cmp	r3, #0
   138f4:	bne	14a6c <__lxstat64@plt+0x3c10>
   138f8:	ldr	r3, [sp, #84]	; 0x54
   138fc:	adds	r3, r3, #0
   13900:	movne	r3, #1
   13904:	cmp	sl, #0
   13908:	movne	r3, #0
   1390c:	cmp	r3, #0
   13910:	ldreq	r2, [sp, #80]	; 0x50
   13914:	beq	149f8 <__lxstat64@plt+0x3b9c>
   13918:	ldr	r2, [sp, #84]	; 0x54
   1391c:	mov	sl, r2
   13920:	mov	r0, #0
   13924:	mov	r4, #1
   13928:	mov	r1, #39	; 0x27
   1392c:	str	r0, [sp, #44]	; 0x2c
   13930:	strb	r1, [fp]
   13934:	str	r0, [sp, #48]	; 0x30
   13938:	str	r4, [sp, #52]	; 0x34
   1393c:	str	r4, [sp, #56]	; 0x38
   13940:	str	r4, [sp, #64]	; 0x40
   13944:	str	r0, [sp, #68]	; 0x44
   13948:	str	r3, [sp, #80]	; 0x50
   1394c:	str	r2, [sp, #84]	; 0x54
   13950:	str	r0, [sp, #88]	; 0x58
   13954:	b	13594 <__lxstat64@plt+0x2738>
   13958:	mov	r5, #98	; 0x62
   1395c:	b	13808 <__lxstat64@plt+0x29ac>
   13960:	mov	r5, #97	; 0x61
   13964:	b	13808 <__lxstat64@plt+0x29ac>
   13968:	ldr	r3, [sp, #48]	; 0x30
   1396c:	str	r3, [sp, #40]	; 0x28
   13970:	mov	r3, #116	; 0x74
   13974:	ldr	r2, [sp, #68]	; 0x44
   13978:	cmp	r2, #0
   1397c:	bne	13b78 <__lxstat64@plt+0x2d1c>
   13980:	ldr	r2, [sp, #60]	; 0x3c
   13984:	cmp	r2, #0
   13988:	bne	13ad4 <__lxstat64@plt+0x2c78>
   1398c:	ldr	r3, [sp, #44]	; 0x2c
   13990:	mov	r6, #0
   13994:	cmp	r3, #0
   13998:	beq	13b44 <__lxstat64@plt+0x2ce8>
   1399c:	mov	r3, fp
   139a0:	ldr	r2, [sp, #184]	; 0xb8
   139a4:	cmp	r2, #0
   139a8:	beq	139c8 <__lxstat64@plt+0x2b6c>
   139ac:	ubfx	r1, r5, #5, #8
   139b0:	mov	r0, r2
   139b4:	and	r2, r5, #31
   139b8:	ldr	r1, [r0, r1, lsl #2]
   139bc:	lsr	r2, r1, r2
   139c0:	tst	r2, #1
   139c4:	bne	1380c <__lxstat64@plt+0x29b0>
   139c8:	ldr	r2, [sp, #40]	; 0x28
   139cc:	cmp	r2, #0
   139d0:	addeq	r7, r7, #1
   139d4:	bne	1380c <__lxstat64@plt+0x29b0>
   139d8:	cmp	r3, #0
   139dc:	beq	13870 <__lxstat64@plt+0x2a14>
   139e0:	cmp	sl, r4
   139e4:	mov	fp, #0
   139e8:	movhi	r3, #39	; 0x27
   139ec:	strbhi	r3, [r9, r4]
   139f0:	add	r3, r4, #1
   139f4:	add	r4, r4, #2
   139f8:	cmp	sl, r3
   139fc:	movhi	r2, #39	; 0x27
   13a00:	strbhi	r2, [r9, r3]
   13a04:	b	13870 <__lxstat64@plt+0x2a14>
   13a08:	ldr	r3, [sp, #48]	; 0x30
   13a0c:	str	r3, [sp, #40]	; 0x28
   13a10:	eor	r3, fp, #1
   13a14:	ldr	r2, [sp, #52]	; 0x34
   13a18:	ands	r2, r2, r3
   13a1c:	beq	146dc <__lxstat64@plt+0x3880>
   13a20:	cmp	sl, r4
   13a24:	movhi	r3, #39	; 0x27
   13a28:	strbhi	r3, [r9, r4]
   13a2c:	add	r3, r4, #1
   13a30:	cmp	sl, r3
   13a34:	movhi	r1, #36	; 0x24
   13a38:	strbhi	r1, [r9, r3]
   13a3c:	add	r3, r4, #2
   13a40:	cmp	sl, r3
   13a44:	movhi	r1, #39	; 0x27
   13a48:	strbhi	r1, [r9, r3]
   13a4c:	add	r3, r4, #3
   13a50:	cmp	sl, r3
   13a54:	bls	14728 <__lxstat64@plt+0x38cc>
   13a58:	mov	r4, r3
   13a5c:	mov	r3, #92	; 0x5c
   13a60:	mov	fp, r2
   13a64:	mov	r2, r4
   13a68:	strb	r3, [r9, r4]
   13a6c:	ldr	r3, [sp, #176]	; 0xb0
   13a70:	add	r4, r4, #1
   13a74:	cmp	r3, #2
   13a78:	beq	14790 <__lxstat64@plt+0x3934>
   13a7c:	add	r3, r7, #1
   13a80:	cmp	r3, r8
   13a84:	bcs	13a9c <__lxstat64@plt+0x2c40>
   13a88:	ldr	r1, [sp, #28]
   13a8c:	ldrb	r3, [r1, r3]
   13a90:	sub	r3, r3, #48	; 0x30
   13a94:	cmp	r3, #9
   13a98:	bls	147a0 <__lxstat64@plt+0x3944>
   13a9c:	mov	r3, #0
   13aa0:	mov	r5, #48	; 0x30
   13aa4:	ldr	r6, [sp, #64]	; 0x40
   13aa8:	cmp	r6, #0
   13aac:	beq	139a0 <__lxstat64@plt+0x2b44>
   13ab0:	mov	r6, #0
   13ab4:	b	139c8 <__lxstat64@plt+0x2b6c>
   13ab8:	ldr	r3, [sp, #48]	; 0x30
   13abc:	str	r3, [sp, #40]	; 0x28
   13ac0:	ldr	r2, [sp, #60]	; 0x3c
   13ac4:	mov	r5, #13
   13ac8:	mov	r3, #114	; 0x72
   13acc:	cmp	r2, #0
   13ad0:	beq	1398c <__lxstat64@plt+0x2b30>
   13ad4:	mov	r5, r3
   13ad8:	b	13808 <__lxstat64@plt+0x29ac>
   13adc:	ldr	r3, [sp, #48]	; 0x30
   13ae0:	str	r3, [sp, #40]	; 0x28
   13ae4:	mov	r3, #118	; 0x76
   13ae8:	b	13980 <__lxstat64@plt+0x2b24>
   13aec:	ldr	r3, [sp, #48]	; 0x30
   13af0:	str	r3, [sp, #40]	; 0x28
   13af4:	mov	r5, #10
   13af8:	mov	r3, #110	; 0x6e
   13afc:	b	13980 <__lxstat64@plt+0x2b24>
   13b00:	ldr	r3, [sp, #48]	; 0x30
   13b04:	cmn	r8, #1
   13b08:	str	r3, [sp, #40]	; 0x28
   13b0c:	beq	13f54 <__lxstat64@plt+0x30f8>
   13b10:	subs	r3, r8, #1
   13b14:	movne	r3, #1
   13b18:	cmp	r3, #0
   13b1c:	bne	13b28 <__lxstat64@plt+0x2ccc>
   13b20:	cmp	r7, #0
   13b24:	beq	13b6c <__lxstat64@plt+0x2d10>
   13b28:	mov	r6, #0
   13b2c:	ldr	r3, [sp, #64]	; 0x40
   13b30:	cmp	r3, #0
   13b34:	beq	1399c <__lxstat64@plt+0x2b40>
   13b38:	ldr	r3, [sp, #44]	; 0x2c
   13b3c:	cmp	r3, #0
   13b40:	bne	1399c <__lxstat64@plt+0x2b40>
   13b44:	mov	r3, fp
   13b48:	b	139c8 <__lxstat64@plt+0x2b6c>
   13b4c:	ldr	r3, [sp, #48]	; 0x30
   13b50:	str	r3, [sp, #40]	; 0x28
   13b54:	b	13b20 <__lxstat64@plt+0x2cc4>
   13b58:	ldr	r3, [sp, #48]	; 0x30
   13b5c:	str	r3, [sp, #40]	; 0x28
   13b60:	b	13b28 <__lxstat64@plt+0x2ccc>
   13b64:	ldr	r6, [sp, #48]	; 0x30
   13b68:	str	r6, [sp, #40]	; 0x28
   13b6c:	ldr	r3, [sp, #68]	; 0x44
   13b70:	cmp	r3, #0
   13b74:	beq	13b2c <__lxstat64@plt+0x2cd0>
   13b78:	mov	r3, #2
   13b7c:	mov	fp, r9
   13b80:	str	r3, [sp, #176]	; 0xb0
   13b84:	ldr	r3, [sp, #60]	; 0x3c
   13b88:	cmp	r3, #0
   13b8c:	ldr	r3, [sp, #176]	; 0xb0
   13b90:	movne	r3, #4
   13b94:	str	r3, [sp, #176]	; 0xb0
   13b98:	mov	lr, #0
   13b9c:	mov	r0, fp
   13ba0:	ldr	r2, [sp, #28]
   13ba4:	ldr	r3, [sp, #180]	; 0xb4
   13ba8:	ldr	r1, [sp, #188]	; 0xbc
   13bac:	bic	ip, r3, #2
   13bb0:	ldr	r3, [sp, #176]	; 0xb0
   13bb4:	stm	sp, {r3, ip, lr}
   13bb8:	mov	r3, r8
   13bbc:	ldr	ip, [sp, #192]	; 0xc0
   13bc0:	str	r1, [sp, #12]
   13bc4:	mov	r1, sl
   13bc8:	str	ip, [sp, #16]
   13bcc:	bl	13158 <__lxstat64@plt+0x22fc>
   13bd0:	mov	r4, r0
   13bd4:	mov	r0, r4
   13bd8:	add	sp, sp, #140	; 0x8c
   13bdc:	ldrd	r4, [sp]
   13be0:	ldrd	r6, [sp, #8]
   13be4:	ldrd	r8, [sp, #16]
   13be8:	ldrd	sl, [sp, #24]
   13bec:	add	sp, sp, #32
   13bf0:	pop	{pc}		; (ldr pc, [sp], #4)
   13bf4:	ldr	r3, [sp, #48]	; 0x30
   13bf8:	str	r3, [sp, #40]	; 0x28
   13bfc:	ldr	r3, [sp, #176]	; 0xb0
   13c00:	cmp	r3, #2
   13c04:	beq	13f7c <__lxstat64@plt+0x3120>
   13c08:	ldr	r3, [sp, #88]	; 0x58
   13c0c:	cmp	r3, #0
   13c10:	moveq	r5, #92	; 0x5c
   13c14:	moveq	r3, r5
   13c18:	beq	13980 <__lxstat64@plt+0x2b24>
   13c1c:	add	r7, r7, #1
   13c20:	mov	r3, fp
   13c24:	mov	r6, #0
   13c28:	mov	r5, #92	; 0x5c
   13c2c:	b	139d8 <__lxstat64@plt+0x2b7c>
   13c30:	ldr	r3, [sp, #64]	; 0x40
   13c34:	cmp	r3, #0
   13c38:	bne	14ab0 <__lxstat64@plt+0x3c54>
   13c3c:	ldr	r2, [sp, #48]	; 0x30
   13c40:	mov	r3, fp
   13c44:	mov	r6, r2
   13c48:	str	r2, [sp, #40]	; 0x28
   13c4c:	b	139a0 <__lxstat64@plt+0x2b44>
   13c50:	ldr	r3, [sp, #176]	; 0xb0
   13c54:	cmp	r3, #2
   13c58:	beq	149ec <__lxstat64@plt+0x3b90>
   13c5c:	cmp	r3, #5
   13c60:	ldr	r3, [sp, #48]	; 0x30
   13c64:	str	r3, [sp, #40]	; 0x28
   13c68:	bne	13c94 <__lxstat64@plt+0x2e38>
   13c6c:	ldr	r3, [sp, #96]	; 0x60
   13c70:	cmp	r3, #0
   13c74:	beq	146f0 <__lxstat64@plt+0x3894>
   13c78:	add	r3, r7, #2
   13c7c:	cmp	r3, r8
   13c80:	bcs	13c94 <__lxstat64@plt+0x2e38>
   13c84:	ldr	r2, [sp, #36]	; 0x24
   13c88:	ldrb	r5, [r2, #1]
   13c8c:	cmp	r5, #63	; 0x3f
   13c90:	beq	147d8 <__lxstat64@plt+0x397c>
   13c94:	mov	r6, #0
   13c98:	mov	r5, #63	; 0x3f
   13c9c:	b	13b2c <__lxstat64@plt+0x2cd0>
   13ca0:	ldr	r3, [sp, #176]	; 0xb0
   13ca4:	cmp	r3, #2
   13ca8:	ldr	r3, [sp, #48]	; 0x30
   13cac:	beq	14494 <__lxstat64@plt+0x3638>
   13cb0:	mov	r5, #39	; 0x27
   13cb4:	str	r3, [sp, #40]	; 0x28
   13cb8:	str	r6, [sp, #80]	; 0x50
   13cbc:	b	13b2c <__lxstat64@plt+0x2cd0>
   13cc0:	ldr	r3, [sp, #180]	; 0xb4
   13cc4:	cmp	r4, #0
   13cc8:	and	r3, r3, #1
   13ccc:	str	r3, [sp, #92]	; 0x5c
   13cd0:	ldr	r3, [sp, #180]	; 0xb4
   13cd4:	and	r3, r3, #4
   13cd8:	str	r3, [sp, #96]	; 0x60
   13cdc:	bne	14afc <__lxstat64@plt+0x3ca0>
   13ce0:	str	r4, [sp, #60]	; 0x3c
   13ce4:	cmp	sl, #0
   13ce8:	bne	14ae0 <__lxstat64@plt+0x3c84>
   13cec:	mov	r3, #1
   13cf0:	movw	r2, #38196	; 0x9534
   13cf4:	movt	r2, #1
   13cf8:	mov	r4, r3
   13cfc:	mov	r3, #2
   13d00:	mov	r9, sl
   13d04:	str	r4, [sp, #32]
   13d08:	str	sl, [sp, #44]	; 0x2c
   13d0c:	str	sl, [sp, #48]	; 0x30
   13d10:	str	r4, [sp, #52]	; 0x34
   13d14:	str	r4, [sp, #56]	; 0x38
   13d18:	str	r4, [sp, #64]	; 0x40
   13d1c:	str	sl, [sp, #68]	; 0x44
   13d20:	str	r2, [sp, #72]	; 0x48
   13d24:	str	sl, [sp, #80]	; 0x50
   13d28:	str	sl, [sp, #84]	; 0x54
   13d2c:	str	sl, [sp, #88]	; 0x58
   13d30:	str	r3, [sp, #176]	; 0xb0
   13d34:	b	1327c <__lxstat64@plt+0x2420>
   13d38:	ldrb	r5, [r0, r7]
   13d3c:	cmp	r5, #126	; 0x7e
   13d40:	ldrls	pc, [pc, r5, lsl #2]
   13d44:	b	140a8 <__lxstat64@plt+0x324c>
   13d48:	andeq	r4, r1, r4, ror r0
   13d4c:	andeq	r4, r1, r8, lsr #1
   13d50:	andeq	r4, r1, r8, lsr #1
   13d54:	andeq	r4, r1, r8, lsr #1
   13d58:	andeq	r4, r1, r8, lsr #1
   13d5c:	andeq	r4, r1, r8, lsr #1
   13d60:	andeq	r4, r1, r8, lsr #1
   13d64:	andeq	r4, r1, r4, rrx
   13d68:	andeq	r4, r1, r4, asr r0
   13d6c:	ldrdeq	r3, [r1], -r8
   13d70:	andeq	r4, r1, r4, asr #32
   13d74:			; <UNDEFINED> instruction: 0x00013fb8
   13d78:	muleq	r1, r8, r0
   13d7c:	andeq	r4, r1, r4, lsr #32
   13d80:	andeq	r4, r1, r8, lsr #1
   13d84:	andeq	r4, r1, r8, lsr #1
   13d88:	andeq	r4, r1, r8, lsr #1
   13d8c:	andeq	r4, r1, r8, lsr #1
   13d90:	andeq	r4, r1, r8, lsr #1
   13d94:	andeq	r4, r1, r8, lsr #1
   13d98:	andeq	r4, r1, r8, lsr #1
   13d9c:	andeq	r4, r1, r8, lsr #1
   13da0:	andeq	r4, r1, r8, lsr #1
   13da4:	andeq	r4, r1, r8, lsr #1
   13da8:	andeq	r4, r1, r8, lsr #1
   13dac:	andeq	r4, r1, r8, lsr #1
   13db0:	andeq	r4, r1, r8, lsr #1
   13db4:	andeq	r4, r1, r8, lsr #1
   13db8:	andeq	r4, r1, r8, lsr #1
   13dbc:	andeq	r4, r1, r8, lsr #1
   13dc0:	andeq	r4, r1, r8, lsr #1
   13dc4:	andeq	r4, r1, r8, lsr #1
   13dc8:	andeq	r3, r1, ip, asr #31
   13dcc:	andeq	r4, r1, r4, lsr r0
   13dd0:	andeq	r4, r1, r4, lsr r0
   13dd4:	andeq	r3, r1, ip, lsr #31
   13dd8:	andeq	r4, r1, r4, lsr r0
   13ddc:	andeq	r3, r1, r0, lsr #31
   13de0:	andeq	r4, r1, r4, lsr r0
   13de4:	andeq	r4, r1, r0, lsl r0
   13de8:	andeq	r4, r1, r4, lsr r0
   13dec:	andeq	r4, r1, r4, lsr r0
   13df0:	andeq	r4, r1, r4, lsr r0
   13df4:	andeq	r3, r1, r0, lsr #31
   13df8:	andeq	r3, r1, r0, lsr #31
   13dfc:	andeq	r3, r1, r0, lsr #31
   13e00:	andeq	r3, r1, r0, lsr #31
   13e04:	andeq	r3, r1, r0, lsr #31
   13e08:	andeq	r3, r1, r0, lsr #31
   13e0c:	andeq	r3, r1, r0, lsr #31
   13e10:	andeq	r3, r1, r0, lsr #31
   13e14:	andeq	r3, r1, r0, lsr #31
   13e18:	andeq	r3, r1, r0, lsr #31
   13e1c:	andeq	r3, r1, r0, lsr #31
   13e20:	andeq	r3, r1, r0, lsr #31
   13e24:	andeq	r3, r1, r0, lsr #31
   13e28:	andeq	r3, r1, r0, lsr #31
   13e2c:	andeq	r3, r1, r0, lsr #31
   13e30:	andeq	r3, r1, r0, lsr #31
   13e34:	andeq	r4, r1, r4, lsr r0
   13e38:	andeq	r4, r1, r4, lsr r0
   13e3c:	andeq	r4, r1, r4, lsr r0
   13e40:	andeq	r4, r1, r4, lsr r0
   13e44:	andeq	r3, r1, r8, ror #31
   13e48:	andeq	r4, r1, r8, lsr #1
   13e4c:	andeq	r3, r1, r0, lsr #31
   13e50:	andeq	r3, r1, r0, lsr #31
   13e54:	andeq	r3, r1, r0, lsr #31
   13e58:	andeq	r3, r1, r0, lsr #31
   13e5c:	andeq	r3, r1, r0, lsr #31
   13e60:	andeq	r3, r1, r0, lsr #31
   13e64:	andeq	r3, r1, r0, lsr #31
   13e68:	andeq	r3, r1, r0, lsr #31
   13e6c:	andeq	r3, r1, r0, lsr #31
   13e70:	andeq	r3, r1, r0, lsr #31
   13e74:	andeq	r3, r1, r0, lsr #31
   13e78:	andeq	r3, r1, r0, lsr #31
   13e7c:	andeq	r3, r1, r0, lsr #31
   13e80:	andeq	r3, r1, r0, lsr #31
   13e84:	andeq	r3, r1, r0, lsr #31
   13e88:	andeq	r3, r1, r0, lsr #31
   13e8c:	andeq	r3, r1, r0, lsr #31
   13e90:	andeq	r3, r1, r0, lsr #31
   13e94:	andeq	r3, r1, r0, lsr #31
   13e98:	andeq	r3, r1, r0, lsr #31
   13e9c:	andeq	r3, r1, r0, lsr #31
   13ea0:	andeq	r3, r1, r0, lsr #31
   13ea4:	andeq	r3, r1, r0, lsr #31
   13ea8:	andeq	r3, r1, r0, lsr #31
   13eac:	andeq	r3, r1, r0, lsr #31
   13eb0:	andeq	r3, r1, r0, lsr #31
   13eb4:	andeq	r4, r1, r4, lsr r0
   13eb8:	andeq	r3, r1, r8, ror #30
   13ebc:	andeq	r3, r1, r0, lsr #31
   13ec0:	andeq	r4, r1, r4, lsr r0
   13ec4:	andeq	r3, r1, r0, lsr #31
   13ec8:	andeq	r4, r1, r4, lsr r0
   13ecc:	andeq	r3, r1, r0, lsr #31
   13ed0:	andeq	r3, r1, r0, lsr #31
   13ed4:	andeq	r3, r1, r0, lsr #31
   13ed8:	andeq	r3, r1, r0, lsr #31
   13edc:	andeq	r3, r1, r0, lsr #31
   13ee0:	andeq	r3, r1, r0, lsr #31
   13ee4:	andeq	r3, r1, r0, lsr #31
   13ee8:	andeq	r3, r1, r0, lsr #31
   13eec:	andeq	r3, r1, r0, lsr #31
   13ef0:	andeq	r3, r1, r0, lsr #31
   13ef4:	andeq	r3, r1, r0, lsr #31
   13ef8:	andeq	r3, r1, r0, lsr #31
   13efc:	andeq	r3, r1, r0, lsr #31
   13f00:	andeq	r3, r1, r0, lsr #31
   13f04:	andeq	r3, r1, r0, lsr #31
   13f08:	andeq	r3, r1, r0, lsr #31
   13f0c:	andeq	r3, r1, r0, lsr #31
   13f10:	andeq	r3, r1, r0, lsr #31
   13f14:	andeq	r3, r1, r0, lsr #31
   13f18:	andeq	r3, r1, r0, lsr #31
   13f1c:	andeq	r3, r1, r0, lsr #31
   13f20:	andeq	r3, r1, r0, lsr #31
   13f24:	andeq	r3, r1, r0, lsr #31
   13f28:	andeq	r3, r1, r0, lsr #31
   13f2c:	andeq	r3, r1, r0, lsr #31
   13f30:	andeq	r3, r1, r0, lsr #31
   13f34:	andeq	r3, r1, r4, asr #30
   13f38:	andeq	r4, r1, r4, lsr r0
   13f3c:	andeq	r3, r1, r4, asr #30
   13f40:	andeq	r3, r1, ip, lsr #31
   13f44:	mov	r3, #0
   13f48:	cmn	r8, #1
   13f4c:	str	r3, [sp, #40]	; 0x28
   13f50:	bne	13b10 <__lxstat64@plt+0x2cb4>
   13f54:	ldr	r3, [sp, #28]
   13f58:	ldrb	r3, [r3, #1]
   13f5c:	adds	r3, r3, #0
   13f60:	movne	r3, #1
   13f64:	b	13b18 <__lxstat64@plt+0x2cbc>
   13f68:	mov	r3, #0
   13f6c:	str	r3, [sp, #40]	; 0x28
   13f70:	ldr	r3, [sp, #176]	; 0xb0
   13f74:	cmp	r3, #2
   13f78:	bne	13c08 <__lxstat64@plt+0x2dac>
   13f7c:	ldr	r3, [sp, #44]	; 0x2c
   13f80:	cmp	r3, #0
   13f84:	bne	148c4 <__lxstat64@plt+0x3a68>
   13f88:	mov	r6, r3
   13f8c:	add	r7, r7, #1
   13f90:	mov	r3, fp
   13f94:	mov	r5, #92	; 0x5c
   13f98:	b	139d8 <__lxstat64@plt+0x2b7c>
   13f9c:	ldr	r6, [sp, #48]	; 0x30
   13fa0:	mov	r3, #0
   13fa4:	str	r3, [sp, #40]	; 0x28
   13fa8:	b	13b2c <__lxstat64@plt+0x2cd0>
   13fac:	mov	r3, #0
   13fb0:	str	r3, [sp, #40]	; 0x28
   13fb4:	b	13b20 <__lxstat64@plt+0x2cc4>
   13fb8:	mov	r3, #0
   13fbc:	str	r3, [sp, #40]	; 0x28
   13fc0:	mov	r3, #118	; 0x76
   13fc4:	b	13980 <__lxstat64@plt+0x2b24>
   13fc8:	ldr	r6, [sp, #48]	; 0x30
   13fcc:	mov	r3, #0
   13fd0:	str	r3, [sp, #40]	; 0x28
   13fd4:	b	13b6c <__lxstat64@plt+0x2d10>
   13fd8:	mov	r3, #0
   13fdc:	str	r3, [sp, #40]	; 0x28
   13fe0:	mov	r3, #116	; 0x74
   13fe4:	b	13974 <__lxstat64@plt+0x2b18>
   13fe8:	ldr	r3, [sp, #176]	; 0xb0
   13fec:	cmp	r3, #2
   13ff0:	beq	14500 <__lxstat64@plt+0x36a4>
   13ff4:	cmp	r3, #5
   13ff8:	mov	r3, #0
   13ffc:	str	r3, [sp, #40]	; 0x28
   14000:	beq	13c6c <__lxstat64@plt+0x2e10>
   14004:	mov	r6, #0
   14008:	mov	r5, #63	; 0x3f
   1400c:	b	13b2c <__lxstat64@plt+0x2cd0>
   14010:	ldr	r3, [sp, #176]	; 0xb0
   14014:	cmp	r3, #2
   14018:	beq	14488 <__lxstat64@plt+0x362c>
   1401c:	mov	r3, #0
   14020:	b	13cb0 <__lxstat64@plt+0x2e54>
   14024:	mov	r3, #0
   14028:	str	r3, [sp, #40]	; 0x28
   1402c:	mov	r3, #114	; 0x72
   14030:	b	13974 <__lxstat64@plt+0x2b18>
   14034:	mov	r3, #0
   14038:	mov	r6, r3
   1403c:	str	r3, [sp, #40]	; 0x28
   14040:	b	13b6c <__lxstat64@plt+0x2d10>
   14044:	mov	r3, #0
   14048:	str	r3, [sp, #40]	; 0x28
   1404c:	mov	r3, #110	; 0x6e
   14050:	b	13974 <__lxstat64@plt+0x2b18>
   14054:	mov	r3, #0
   14058:	str	r3, [sp, #40]	; 0x28
   1405c:	mov	r3, #98	; 0x62
   14060:	b	13980 <__lxstat64@plt+0x2b24>
   14064:	mov	r3, #0
   14068:	str	r3, [sp, #40]	; 0x28
   1406c:	mov	r3, #97	; 0x61
   14070:	b	13980 <__lxstat64@plt+0x2b24>
   14074:	ldr	r3, [sp, #60]	; 0x3c
   14078:	cmp	r3, #0
   1407c:	bne	1446c <__lxstat64@plt+0x3610>
   14080:	ldr	r3, [sp, #92]	; 0x5c
   14084:	cmp	r3, #0
   14088:	addne	r7, r7, #1
   1408c:	bne	1328c <__lxstat64@plt+0x2430>
   14090:	str	r3, [sp, #40]	; 0x28
   14094:	b	1398c <__lxstat64@plt+0x2b30>
   14098:	mov	r3, #0
   1409c:	str	r3, [sp, #40]	; 0x28
   140a0:	mov	r3, #102	; 0x66
   140a4:	b	13980 <__lxstat64@plt+0x2b24>
   140a8:	mov	r3, #0
   140ac:	str	r3, [sp, #40]	; 0x28
   140b0:	ldr	r3, [sp, #76]	; 0x4c
   140b4:	cmp	r3, #1
   140b8:	bne	14520 <__lxstat64@plt+0x36c4>
   140bc:	bl	10d60 <__ctype_b_loc@plt>
   140c0:	ldr	r2, [r0]
   140c4:	sxth	r3, r5
   140c8:	lsl	r3, r3, #1
   140cc:	ldr	r1, [sp, #76]	; 0x4c
   140d0:	ldrh	r3, [r2, r3]
   140d4:	mov	r0, r1
   140d8:	and	r3, r3, #16384	; 0x4000
   140dc:	cmp	r3, #0
   140e0:	ldr	r3, [sp, #60]	; 0x3c
   140e4:	movne	r6, #1
   140e8:	moveq	r6, #0
   140ec:	movne	r2, #0
   140f0:	andeq	r2, r3, #1
   140f4:	cmp	r2, #0
   140f8:	beq	13b2c <__lxstat64@plt+0x2cd0>
   140fc:	ldr	r2, [sp, #60]	; 0x3c
   14100:	mov	r6, #0
   14104:	add	r1, r0, r7
   14108:	mov	ip, #39	; 0x27
   1410c:	str	r6, [sp, #100]	; 0x64
   14110:	mov	r0, #0
   14114:	ldr	lr, [sp, #36]	; 0x24
   14118:	str	r8, [sp, #36]	; 0x24
   1411c:	ldr	r6, [sp, #40]	; 0x28
   14120:	ldr	r8, [sp, #44]	; 0x2c
   14124:	b	141d4 <__lxstat64@plt+0x3378>
   14128:	cmp	r8, #0
   1412c:	bne	14708 <__lxstat64@plt+0x38ac>
   14130:	ldr	r0, [sp, #52]	; 0x34
   14134:	eor	r3, fp, #1
   14138:	ands	r3, r0, r3
   1413c:	beq	1416c <__lxstat64@plt+0x3310>
   14140:	cmp	sl, r4
   14144:	add	r0, r4, #1
   14148:	strbhi	ip, [r9, r4]
   1414c:	cmp	sl, r0
   14150:	movhi	fp, #36	; 0x24
   14154:	strbhi	fp, [r9, r0]
   14158:	add	r0, r4, #2
   1415c:	mov	fp, r3
   14160:	cmp	sl, r0
   14164:	add	r4, r4, #3
   14168:	strbhi	ip, [r9, r0]
   1416c:	cmp	sl, r4
   14170:	movhi	r3, #92	; 0x5c
   14174:	strbhi	r3, [r9, r4]
   14178:	add	r3, r4, #1
   1417c:	cmp	sl, r3
   14180:	bls	14190 <__lxstat64@plt+0x3334>
   14184:	lsr	r0, r5, #6
   14188:	add	r0, r0, #48	; 0x30
   1418c:	strb	r0, [r9, r3]
   14190:	add	r3, r4, #2
   14194:	cmp	sl, r3
   14198:	bls	141a8 <__lxstat64@plt+0x334c>
   1419c:	ubfx	r0, r5, #3, #3
   141a0:	add	r0, r0, #48	; 0x30
   141a4:	strb	r0, [r9, r3]
   141a8:	add	r7, r7, #1
   141ac:	and	r5, r5, #7
   141b0:	cmp	r1, r7
   141b4:	add	r5, r5, #48	; 0x30
   141b8:	add	r4, r4, #3
   141bc:	bls	1471c <__lxstat64@plt+0x38c0>
   141c0:	mov	r0, r2
   141c4:	cmp	sl, r4
   141c8:	strbhi	r5, [r9, r4]
   141cc:	add	r4, r4, #1
   141d0:	ldrb	r5, [lr, #1]!
   141d4:	cmp	r2, #0
   141d8:	bne	14128 <__lxstat64@plt+0x32cc>
   141dc:	eor	r3, r0, #1
   141e0:	cmp	r6, #0
   141e4:	and	r3, r3, fp
   141e8:	uxtb	r3, r3
   141ec:	beq	14200 <__lxstat64@plt+0x33a4>
   141f0:	cmp	sl, r4
   141f4:	movhi	r6, #92	; 0x5c
   141f8:	strbhi	r6, [r9, r4]
   141fc:	add	r4, r4, #1
   14200:	add	r7, r7, #1
   14204:	cmp	r7, r1
   14208:	bcs	146fc <__lxstat64@plt+0x38a0>
   1420c:	cmp	r3, #0
   14210:	beq	14740 <__lxstat64@plt+0x38e4>
   14214:	cmp	sl, r4
   14218:	add	r3, r4, #1
   1421c:	mov	r6, #0
   14220:	strbhi	ip, [r9, r4]
   14224:	cmp	sl, r3
   14228:	add	r4, r4, #2
   1422c:	mov	fp, r6
   14230:	strbhi	ip, [r9, r3]
   14234:	b	141c4 <__lxstat64@plt+0x3368>
   14238:	ldr	r3, [sp, #36]	; 0x24
   1423c:	ldrb	r5, [r3]
   14240:	cmp	r5, #126	; 0x7e
   14244:	ldrls	pc, [pc, r5, lsl #2]
   14248:	b	140a8 <__lxstat64@plt+0x324c>
   1424c:	andeq	r4, r1, ip, ror #8
   14250:	andeq	r4, r1, r8, lsr #1
   14254:	andeq	r4, r1, r8, lsr #1
   14258:	andeq	r4, r1, r8, lsr #1
   1425c:	andeq	r4, r1, r8, lsr #1
   14260:	andeq	r4, r1, r8, lsr #1
   14264:	andeq	r4, r1, r8, lsr #1
   14268:	andeq	r3, r1, r0, ror #18
   1426c:	andeq	r3, r1, r8, asr r9
   14270:	ldrdeq	r3, [r1], -r8
   14274:	andeq	r4, r1, r0, ror #8
   14278:			; <UNDEFINED> instruction: 0x00013fb8
   1427c:	andeq	r3, r1, r4, lsl #16
   14280:	andeq	r4, r1, r4, asr r4
   14284:	andeq	r4, r1, r8, lsr #1
   14288:	andeq	r4, r1, r8, lsr #1
   1428c:	andeq	r4, r1, r8, lsr #1
   14290:	andeq	r4, r1, r8, lsr #1
   14294:	andeq	r4, r1, r8, lsr #1
   14298:	andeq	r4, r1, r8, lsr #1
   1429c:	andeq	r4, r1, r8, lsr #1
   142a0:	andeq	r4, r1, r8, lsr #1
   142a4:	andeq	r4, r1, r8, lsr #1
   142a8:	andeq	r4, r1, r8, lsr #1
   142ac:	andeq	r4, r1, r8, lsr #1
   142b0:	andeq	r4, r1, r8, lsr #1
   142b4:	andeq	r4, r1, r8, lsr #1
   142b8:	andeq	r4, r1, r8, lsr #1
   142bc:	andeq	r4, r1, r8, lsr #1
   142c0:	andeq	r4, r1, r8, lsr #1
   142c4:	andeq	r4, r1, r8, lsr #1
   142c8:	andeq	r4, r1, r8, lsr #1
   142cc:	andeq	r3, r1, r8, asr #31
   142d0:	andeq	r4, r1, r8, asr #8
   142d4:	andeq	r4, r1, r8, asr #8
   142d8:	andeq	r3, r1, ip, lsr #31
   142dc:	andeq	r4, r1, r8, asr #8
   142e0:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   142e4:	andeq	r4, r1, r8, asr #8
   142e8:	andeq	r4, r1, r0, lsl r0
   142ec:	andeq	r4, r1, r8, asr #8
   142f0:	andeq	r4, r1, r8, asr #8
   142f4:	andeq	r4, r1, r8, asr #8
   142f8:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   142fc:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   14300:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   14304:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   14308:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   1430c:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   14310:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   14314:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   14318:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   1431c:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   14320:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   14324:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   14328:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   1432c:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   14330:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   14334:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   14338:	andeq	r4, r1, r8, asr #8
   1433c:	andeq	r4, r1, r8, asr #8
   14340:	andeq	r4, r1, r8, asr #8
   14344:	andeq	r4, r1, r8, asr #8
   14348:	andeq	r3, r1, r8, ror #31
   1434c:	andeq	r4, r1, r8, lsr #1
   14350:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   14354:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   14358:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   1435c:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   14360:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   14364:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   14368:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   1436c:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   14370:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   14374:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   14378:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   1437c:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   14380:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   14384:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   14388:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   1438c:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   14390:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   14394:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   14398:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   1439c:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   143a0:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   143a4:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   143a8:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   143ac:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   143b0:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   143b4:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   143b8:	andeq	r4, r1, r8, asr #8
   143bc:	andeq	r3, r1, r8, ror #30
   143c0:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   143c4:	andeq	r4, r1, r8, asr #8
   143c8:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   143cc:	andeq	r4, r1, r8, asr #8
   143d0:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   143d4:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   143d8:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   143dc:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   143e0:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   143e4:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   143e8:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   143ec:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   143f0:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   143f4:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   143f8:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   143fc:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   14400:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   14404:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   14408:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   1440c:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   14410:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   14414:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   14418:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   1441c:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   14420:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   14424:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   14428:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   1442c:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   14430:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   14434:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   14438:	andeq	r3, r1, r4, asr #30
   1443c:	andeq	r4, r1, r8, asr #8
   14440:	andeq	r3, r1, r4, asr #30
   14444:	andeq	r3, r1, ip, lsr #31
   14448:	mov	r3, #0
   1444c:	str	r3, [sp, #40]	; 0x28
   14450:	b	13b28 <__lxstat64@plt+0x2ccc>
   14454:	mov	r3, #0
   14458:	str	r3, [sp, #40]	; 0x28
   1445c:	b	13ac0 <__lxstat64@plt+0x2c64>
   14460:	mov	r3, #0
   14464:	str	r3, [sp, #40]	; 0x28
   14468:	b	13af4 <__lxstat64@plt+0x2c98>
   1446c:	ldr	r3, [sp, #44]	; 0x2c
   14470:	cmp	r3, #0
   14474:	beq	13a0c <__lxstat64@plt+0x2bb0>
   14478:	ldr	r3, [sp, #52]	; 0x34
   1447c:	mov	fp, r9
   14480:	str	r3, [sp, #60]	; 0x3c
   14484:	b	13b84 <__lxstat64@plt+0x2d28>
   14488:	ldr	r3, [sp, #44]	; 0x2c
   1448c:	cmp	r3, #0
   14490:	bne	148c4 <__lxstat64@plt+0x3a68>
   14494:	str	r3, [sp, #40]	; 0x28
   14498:	cmp	sl, #0
   1449c:	ldr	r3, [sp, #84]	; 0x54
   144a0:	clz	r3, r3
   144a4:	lsr	r3, r3, #5
   144a8:	moveq	r3, #0
   144ac:	cmp	r3, #0
   144b0:	strne	sl, [sp, #84]	; 0x54
   144b4:	movne	sl, #0
   144b8:	bne	144e8 <__lxstat64@plt+0x368c>
   144bc:	cmp	sl, r4
   144c0:	movhi	r3, #39	; 0x27
   144c4:	strbhi	r3, [r9, r4]
   144c8:	add	r3, r4, #1
   144cc:	cmp	sl, r3
   144d0:	movhi	r2, #92	; 0x5c
   144d4:	strbhi	r2, [r9, r3]
   144d8:	add	r3, r4, #2
   144dc:	cmp	sl, r3
   144e0:	movhi	r2, #39	; 0x27
   144e4:	strbhi	r2, [r9, r3]
   144e8:	mov	r3, #0
   144ec:	add	r4, r4, #3
   144f0:	str	r6, [sp, #80]	; 0x50
   144f4:	mov	fp, r3
   144f8:	mov	r5, #39	; 0x27
   144fc:	b	139c8 <__lxstat64@plt+0x2b6c>
   14500:	ldr	r3, [sp, #44]	; 0x2c
   14504:	cmp	r3, #0
   14508:	bne	148c4 <__lxstat64@plt+0x3a68>
   1450c:	mov	r6, #0
   14510:	mov	r5, #63	; 0x3f
   14514:	str	r3, [sp, #40]	; 0x28
   14518:	mov	r3, fp
   1451c:	b	139c8 <__lxstat64@plt+0x2b6c>
   14520:	mov	r2, #0
   14524:	mov	r3, #0
   14528:	cmn	r8, #1
   1452c:	strd	r2, [sp, #128]	; 0x80
   14530:	bne	14540 <__lxstat64@plt+0x36e4>
   14534:	ldr	r0, [sp, #28]
   14538:	bl	10d78 <strlen@plt>
   1453c:	mov	r8, r0
   14540:	str	r9, [sp, #100]	; 0x64
   14544:	mov	r3, #0
   14548:	strd	sl, [sp, #104]	; 0x68
   1454c:	ldr	sl, [sp, #28]
   14550:	str	r5, [sp, #112]	; 0x70
   14554:	mov	r5, r3
   14558:	ldr	r9, [sp, #68]	; 0x44
   1455c:	str	r4, [sp, #116]	; 0x74
   14560:	add	r4, r7, r5
   14564:	add	r3, sp, #128	; 0x80
   14568:	add	fp, sl, r4
   1456c:	sub	r2, r8, r4
   14570:	mov	r1, fp
   14574:	add	r0, sp, #124	; 0x7c
   14578:	bl	180a4 <__lxstat64@plt+0x7248>
   1457c:	subs	r1, r0, #0
   14580:	beq	145c0 <__lxstat64@plt+0x3764>
   14584:	cmn	r1, #1
   14588:	beq	14918 <__lxstat64@plt+0x3abc>
   1458c:	cmn	r1, #2
   14590:	beq	14938 <__lxstat64@plt+0x3adc>
   14594:	cmp	r9, #0
   14598:	bne	145f0 <__lxstat64@plt+0x3794>
   1459c:	ldr	r0, [sp, #124]	; 0x7c
   145a0:	add	r5, r5, r1
   145a4:	bl	10cc4 <iswprint@plt>
   145a8:	cmp	r0, #0
   145ac:	add	r0, sp, #128	; 0x80
   145b0:	moveq	r6, #0
   145b4:	bl	10c70 <mbsinit@plt>
   145b8:	cmp	r0, #0
   145bc:	beq	14560 <__lxstat64@plt+0x3704>
   145c0:	ldr	r3, [sp, #60]	; 0x3c
   145c4:	add	r9, sp, #100	; 0x64
   145c8:	mov	r0, r5
   145cc:	ldm	r9, {r9, sl, fp}
   145d0:	eor	r2, r6, #1
   145d4:	ldr	r5, [sp, #112]	; 0x70
   145d8:	and	r2, r2, r3
   145dc:	uxtb	r2, r2
   145e0:	ldr	r4, [sp, #116]	; 0x74
   145e4:	cmp	r0, #1
   145e8:	bhi	14104 <__lxstat64@plt+0x32a8>
   145ec:	b	140f4 <__lxstat64@plt+0x3298>
   145f0:	cmp	r1, #1
   145f4:	beq	1459c <__lxstat64@plt+0x3740>
   145f8:	add	r2, r4, #1
   145fc:	add	r3, sl, r1
   14600:	add	r2, sl, r2
   14604:	add	r4, r3, r4
   14608:	ldrb	r3, [r2], #1
   1460c:	sub	r3, r3, #91	; 0x5b
   14610:	cmp	r3, #33	; 0x21
   14614:	ldrls	pc, [pc, r3, lsl #2]
   14618:	b	146a4 <__lxstat64@plt+0x3848>
   1461c:			; <UNDEFINED> instruction: 0x000146b0
   14620:			; <UNDEFINED> instruction: 0x000146b0
   14624:	andeq	r4, r1, r4, lsr #13
   14628:			; <UNDEFINED> instruction: 0x000146b0
   1462c:	andeq	r4, r1, r4, lsr #13
   14630:			; <UNDEFINED> instruction: 0x000146b0
   14634:	andeq	r4, r1, r4, lsr #13
   14638:	andeq	r4, r1, r4, lsr #13
   1463c:	andeq	r4, r1, r4, lsr #13
   14640:	andeq	r4, r1, r4, lsr #13
   14644:	andeq	r4, r1, r4, lsr #13
   14648:	andeq	r4, r1, r4, lsr #13
   1464c:	andeq	r4, r1, r4, lsr #13
   14650:	andeq	r4, r1, r4, lsr #13
   14654:	andeq	r4, r1, r4, lsr #13
   14658:	andeq	r4, r1, r4, lsr #13
   1465c:	andeq	r4, r1, r4, lsr #13
   14660:	andeq	r4, r1, r4, lsr #13
   14664:	andeq	r4, r1, r4, lsr #13
   14668:	andeq	r4, r1, r4, lsr #13
   1466c:	andeq	r4, r1, r4, lsr #13
   14670:	andeq	r4, r1, r4, lsr #13
   14674:	andeq	r4, r1, r4, lsr #13
   14678:	andeq	r4, r1, r4, lsr #13
   1467c:	andeq	r4, r1, r4, lsr #13
   14680:	andeq	r4, r1, r4, lsr #13
   14684:	andeq	r4, r1, r4, lsr #13
   14688:	andeq	r4, r1, r4, lsr #13
   1468c:	andeq	r4, r1, r4, lsr #13
   14690:	andeq	r4, r1, r4, lsr #13
   14694:	andeq	r4, r1, r4, lsr #13
   14698:	andeq	r4, r1, r4, lsr #13
   1469c:	andeq	r4, r1, r4, lsr #13
   146a0:			; <UNDEFINED> instruction: 0x000146b0
   146a4:	cmp	r4, r2
   146a8:	bne	14608 <__lxstat64@plt+0x37ac>
   146ac:	b	1459c <__lxstat64@plt+0x3740>
   146b0:	mov	r3, #2
   146b4:	ldr	fp, [sp, #100]	; 0x64
   146b8:	str	r3, [sp, #176]	; 0xb0
   146bc:	ldr	sl, [sp, #104]	; 0x68
   146c0:	b	13b84 <__lxstat64@plt+0x2d28>
   146c4:	ldr	r2, [sp, #52]	; 0x34
   146c8:	mov	fp, r9
   146cc:	ldr	r3, [sp, #60]	; 0x3c
   146d0:	and	r3, r3, r2
   146d4:	str	r3, [sp, #60]	; 0x3c
   146d8:	b	13b84 <__lxstat64@plt+0x2d28>
   146dc:	cmp	sl, r4
   146e0:	movhi	r2, fp
   146e4:	bhi	13a5c <__lxstat64@plt+0x2c00>
   146e8:	mov	r2, r4
   146ec:	b	13a6c <__lxstat64@plt+0x2c10>
   146f0:	mov	r6, r3
   146f4:	mov	r5, #63	; 0x3f
   146f8:	b	13b2c <__lxstat64@plt+0x2cd0>
   146fc:	ldr	r8, [sp, #36]	; 0x24
   14700:	ldr	r6, [sp, #100]	; 0x64
   14704:	b	139d8 <__lxstat64@plt+0x2b7c>
   14708:	mov	fp, r9
   1470c:	ldr	r8, [sp, #36]	; 0x24
   14710:	ldr	r3, [sp, #52]	; 0x34
   14714:	str	r3, [sp, #60]	; 0x3c
   14718:	b	13b84 <__lxstat64@plt+0x2d28>
   1471c:	ldr	r8, [sp, #36]	; 0x24
   14720:	ldr	r6, [sp, #100]	; 0x64
   14724:	b	13870 <__lxstat64@plt+0x2a14>
   14728:	mov	r3, #0
   1472c:	add	r4, r4, #4
   14730:	mov	fp, r2
   14734:	mov	r6, r3
   14738:	mov	r5, #48	; 0x30
   1473c:	b	139c8 <__lxstat64@plt+0x2b6c>
   14740:	mov	r6, r3
   14744:	b	141c4 <__lxstat64@plt+0x3368>
   14748:	mov	r3, #1
   1474c:	movw	r2, #38176	; 0x9520
   14750:	movt	r2, #1
   14754:	mov	r4, r3
   14758:	mov	r9, sl
   1475c:	str	r3, [sp, #32]
   14760:	str	sl, [sp, #44]	; 0x2c
   14764:	str	r3, [sp, #48]	; 0x30
   14768:	str	sl, [sp, #52]	; 0x34
   1476c:	str	r3, [sp, #56]	; 0x38
   14770:	str	r3, [sp, #60]	; 0x3c
   14774:	str	sl, [sp, #64]	; 0x40
   14778:	str	sl, [sp, #68]	; 0x44
   1477c:	str	r2, [sp, #72]	; 0x48
   14780:	str	sl, [sp, #80]	; 0x50
   14784:	str	sl, [sp, #84]	; 0x54
   14788:	str	sl, [sp, #88]	; 0x58
   1478c:	b	1327c <__lxstat64@plt+0x2420>
   14790:	mov	r3, #0
   14794:	mov	r5, #48	; 0x30
   14798:	mov	r6, r3
   1479c:	b	139c8 <__lxstat64@plt+0x2b6c>
   147a0:	cmp	sl, r4
   147a4:	mov	r5, #48	; 0x30
   147a8:	movhi	r3, #48	; 0x30
   147ac:	strbhi	r3, [r9, r4]
   147b0:	add	r3, r2, #2
   147b4:	add	r4, r2, #3
   147b8:	cmp	sl, r3
   147bc:	movhi	r1, #48	; 0x30
   147c0:	strbhi	r1, [r9, r3]
   147c4:	mov	r3, #0
   147c8:	b	13aa4 <__lxstat64@plt+0x2c48>
   147cc:	ldr	r3, [sp, #48]	; 0x30
   147d0:	str	r3, [sp, #40]	; 0x28
   147d4:	b	140b0 <__lxstat64@plt+0x3254>
   147d8:	ldr	r2, [sp, #28]
   147dc:	ldrb	r2, [r2, r3]
   147e0:	sub	r1, r2, #33	; 0x21
   147e4:	cmp	r1, #29
   147e8:	ldrls	pc, [pc, r1, lsl #2]
   147ec:	b	13b28 <__lxstat64@plt+0x2ccc>
   147f0:	andeq	r4, r1, r8, ror #16
   147f4:	andeq	r3, r1, r8, lsr #22
   147f8:	andeq	r3, r1, r8, lsr #22
   147fc:	andeq	r3, r1, r8, lsr #22
   14800:	andeq	r3, r1, r8, lsr #22
   14804:	andeq	r3, r1, r8, lsr #22
   14808:	andeq	r4, r1, r8, ror #16
   1480c:	andeq	r4, r1, r8, ror #16
   14810:	andeq	r4, r1, r8, ror #16
   14814:	andeq	r3, r1, r8, lsr #22
   14818:	andeq	r3, r1, r8, lsr #22
   1481c:	andeq	r3, r1, r8, lsr #22
   14820:	andeq	r4, r1, r8, ror #16
   14824:	andeq	r3, r1, r8, lsr #22
   14828:	andeq	r4, r1, r8, ror #16
   1482c:	andeq	r3, r1, r8, lsr #22
   14830:	andeq	r3, r1, r8, lsr #22
   14834:	andeq	r3, r1, r8, lsr #22
   14838:	andeq	r3, r1, r8, lsr #22
   1483c:	andeq	r3, r1, r8, lsr #22
   14840:	andeq	r3, r1, r8, lsr #22
   14844:	andeq	r3, r1, r8, lsr #22
   14848:	andeq	r3, r1, r8, lsr #22
   1484c:	andeq	r3, r1, r8, lsr #22
   14850:	andeq	r3, r1, r8, lsr #22
   14854:	andeq	r3, r1, r8, lsr #22
   14858:	andeq	r3, r1, r8, lsr #22
   1485c:	andeq	r4, r1, r8, ror #16
   14860:	andeq	r4, r1, r8, ror #16
   14864:	andeq	r4, r1, r8, ror #16
   14868:	ldr	r1, [sp, #44]	; 0x2c
   1486c:	cmp	r1, #0
   14870:	bne	14ad0 <__lxstat64@plt+0x3c74>
   14874:	cmp	sl, r4
   14878:	mov	r7, r3
   1487c:	movhi	r1, #63	; 0x3f
   14880:	mov	r5, r2
   14884:	mov	r3, fp
   14888:	strbhi	r1, [r9, r4]
   1488c:	add	r1, r4, #1
   14890:	cmp	sl, r1
   14894:	movhi	r0, #34	; 0x22
   14898:	strbhi	r0, [r9, r1]
   1489c:	add	r1, r4, #2
   148a0:	cmp	sl, r1
   148a4:	movhi	r0, #34	; 0x22
   148a8:	strbhi	r0, [r9, r1]
   148ac:	add	r1, r4, #3
   148b0:	add	r4, r4, #4
   148b4:	cmp	sl, r1
   148b8:	movhi	r0, #63	; 0x3f
   148bc:	strbhi	r0, [r9, r1]
   148c0:	b	13aa4 <__lxstat64@plt+0x2c48>
   148c4:	mov	fp, r9
   148c8:	b	13b84 <__lxstat64@plt+0x2d28>
   148cc:	ldr	r3, [sp, #188]	; 0xbc
   148d0:	ldrb	r3, [r3]
   148d4:	cmp	r3, #0
   148d8:	beq	13214 <__lxstat64@plt+0x23b8>
   148dc:	ldr	r2, [sp, #188]	; 0xbc
   148e0:	cmp	sl, r4
   148e4:	bls	14904 <__lxstat64@plt+0x3aa8>
   148e8:	strb	r3, [fp, r4]
   148ec:	add	r4, r4, #1
   148f0:	ldrb	r3, [r2, #1]!
   148f4:	cmp	r3, #0
   148f8:	beq	13214 <__lxstat64@plt+0x23b8>
   148fc:	cmp	sl, r4
   14900:	bhi	148e8 <__lxstat64@plt+0x3a8c>
   14904:	ldrb	r3, [r2, #1]!
   14908:	add	r4, r4, #1
   1490c:	cmp	r3, #0
   14910:	bne	148e0 <__lxstat64@plt+0x3a84>
   14914:	b	13214 <__lxstat64@plt+0x23b8>
   14918:	add	r9, sp, #100	; 0x64
   1491c:	mov	r0, r5
   14920:	ldr	r2, [sp, #60]	; 0x3c
   14924:	mov	r6, #0
   14928:	ldm	r9, {r9, sl, fp}
   1492c:	ldr	r5, [sp, #112]	; 0x70
   14930:	ldr	r4, [sp, #116]	; 0x74
   14934:	b	145e4 <__lxstat64@plt+0x3788>
   14938:	cmp	r4, r8
   1493c:	add	r9, sp, #100	; 0x64
   14940:	mov	r1, r4
   14944:	mov	r2, fp
   14948:	ldm	r9, {r9, sl, fp}
   1494c:	mov	r3, r5
   14950:	mov	r0, r5
   14954:	ldr	r5, [sp, #112]	; 0x70
   14958:	ldr	r4, [sp, #116]	; 0x74
   1495c:	bcs	14990 <__lxstat64@plt+0x3b34>
   14960:	ldrb	r6, [r2]
   14964:	cmp	r6, #0
   14968:	bne	1497c <__lxstat64@plt+0x3b20>
   1496c:	b	14ac8 <__lxstat64@plt+0x3c6c>
   14970:	ldrb	r6, [r2, #1]!
   14974:	cmp	r6, #0
   14978:	beq	14a60 <__lxstat64@plt+0x3c04>
   1497c:	add	r3, r3, #1
   14980:	add	r1, r7, r3
   14984:	cmp	r8, r1
   14988:	bhi	14970 <__lxstat64@plt+0x3b14>
   1498c:	mov	r0, r3
   14990:	mov	r6, #0
   14994:	ldr	r2, [sp, #60]	; 0x3c
   14998:	b	145e4 <__lxstat64@plt+0x3788>
   1499c:	mov	r3, #1
   149a0:	mov	r4, #0
   149a4:	mov	r9, r4
   149a8:	str	r3, [sp, #32]
   149ac:	str	r3, [sp, #44]	; 0x2c
   149b0:	str	r3, [sp, #48]	; 0x30
   149b4:	str	r4, [sp, #52]	; 0x34
   149b8:	str	r3, [sp, #56]	; 0x38
   149bc:	str	r3, [sp, #60]	; 0x3c
   149c0:	str	r3, [sp, #88]	; 0x58
   149c4:	movw	r3, #38176	; 0x9520
   149c8:	movt	r3, #1
   149cc:	str	r4, [sp, #64]	; 0x40
   149d0:	str	r4, [sp, #68]	; 0x44
   149d4:	str	r3, [sp, #72]	; 0x48
   149d8:	str	r4, [sp, #80]	; 0x50
   149dc:	str	r4, [sp, #84]	; 0x54
   149e0:	b	1327c <__lxstat64@plt+0x2420>
   149e4:	mov	fp, r9
   149e8:	b	13b98 <__lxstat64@plt+0x2d3c>
   149ec:	ldr	r3, [sp, #48]	; 0x30
   149f0:	b	1450c <__lxstat64@plt+0x36b0>
   149f4:	mov	r2, r3
   149f8:	ldr	r3, [sp, #72]	; 0x48
   149fc:	cmp	r3, #0
   14a00:	moveq	r2, #0
   14a04:	andne	r2, r2, #1
   14a08:	cmp	r2, #0
   14a0c:	beq	14a3c <__lxstat64@plt+0x3be0>
   14a10:	mov	r2, r3
   14a14:	ldrb	r3, [r3]
   14a18:	cmp	r3, #0
   14a1c:	beq	14a3c <__lxstat64@plt+0x3be0>
   14a20:	cmp	sl, r4
   14a24:	bls	14a4c <__lxstat64@plt+0x3bf0>
   14a28:	strb	r3, [fp, r4]
   14a2c:	add	r4, r4, #1
   14a30:	ldrb	r3, [r2, #1]!
   14a34:	cmp	r3, #0
   14a38:	bne	14a20 <__lxstat64@plt+0x3bc4>
   14a3c:	cmp	sl, r4
   14a40:	movhi	r3, #0
   14a44:	strbhi	r3, [fp, r4]
   14a48:	b	13bd4 <__lxstat64@plt+0x2d78>
   14a4c:	ldrb	r3, [r2, #1]!
   14a50:	add	r4, r4, #1
   14a54:	cmp	r3, #0
   14a58:	bne	14a20 <__lxstat64@plt+0x3bc4>
   14a5c:	b	14a3c <__lxstat64@plt+0x3be0>
   14a60:	mov	r0, r3
   14a64:	ldr	r2, [sp, #60]	; 0x3c
   14a68:	b	145e4 <__lxstat64@plt+0x3788>
   14a6c:	mov	ip, #5
   14a70:	mov	r3, r8
   14a74:	ldr	r1, [sp, #84]	; 0x54
   14a78:	str	ip, [sp]
   14a7c:	ldr	r2, [sp, #180]	; 0xb4
   14a80:	ldr	ip, [sp, #188]	; 0xbc
   14a84:	ldr	r0, [sp, #184]	; 0xb8
   14a88:	str	r2, [sp, #4]
   14a8c:	ldr	r2, [sp, #28]
   14a90:	str	ip, [sp, #12]
   14a94:	ldr	ip, [sp, #192]	; 0xc0
   14a98:	str	r0, [sp, #8]
   14a9c:	mov	r0, fp
   14aa0:	str	ip, [sp, #16]
   14aa4:	bl	13158 <__lxstat64@plt+0x22fc>
   14aa8:	mov	r4, r0
   14aac:	b	13bd4 <__lxstat64@plt+0x2d78>
   14ab0:	mov	r6, r3
   14ab4:	str	r3, [sp, #40]	; 0x28
   14ab8:	b	13b44 <__lxstat64@plt+0x2ce8>
   14abc:	mov	r3, #2
   14ac0:	str	r3, [sp, #176]	; 0xb0
   14ac4:	b	13b84 <__lxstat64@plt+0x2d28>
   14ac8:	ldr	r2, [sp, #60]	; 0x3c
   14acc:	b	145e4 <__lxstat64@plt+0x3788>
   14ad0:	mov	r3, #5
   14ad4:	mov	fp, r9
   14ad8:	str	r3, [sp, #176]	; 0xb0
   14adc:	b	13b98 <__lxstat64@plt+0x2d3c>
   14ae0:	mov	r1, #1
   14ae4:	mov	r9, #0
   14ae8:	mov	r3, r9
   14aec:	mov	r2, r9
   14af0:	str	r1, [sp, #32]
   14af4:	str	sl, [sp, #84]	; 0x54
   14af8:	b	13920 <__lxstat64@plt+0x2ac4>
   14afc:	mov	r3, #0
   14b00:	mov	r2, #1
   14b04:	mov	r9, r3
   14b08:	mov	r4, r3
   14b0c:	str	r2, [sp, #32]
   14b10:	strd	r2, [sp, #44]	; 0x2c
   14b14:	strd	r2, [sp, #56]	; 0x38
   14b18:	str	r3, [sp, #80]	; 0x50
   14b1c:	str	r3, [sp, #84]	; 0x54
   14b20:	str	r3, [sp, #88]	; 0x58
   14b24:	movw	r3, #38196	; 0x9534
   14b28:	movt	r3, #1
   14b2c:	str	r2, [sp, #52]	; 0x34
   14b30:	str	r2, [sp, #64]	; 0x40
   14b34:	str	r2, [sp, #68]	; 0x44
   14b38:	str	r3, [sp, #72]	; 0x48
   14b3c:	b	1327c <__lxstat64@plt+0x2420>
   14b40:	bl	10e50 <abort@plt>
   14b44:	strd	r4, [sp, #-36]!	; 0xffffffdc
   14b48:	mov	r4, r0
   14b4c:	mov	r5, r3
   14b50:	strd	r6, [sp, #8]
   14b54:	movw	r7, #41196	; 0xa0ec
   14b58:	movt	r7, #2
   14b5c:	strd	r8, [sp, #16]
   14b60:	strd	sl, [sp, #24]
   14b64:	mov	sl, r1
   14b68:	mov	fp, r2
   14b6c:	str	lr, [sp, #32]
   14b70:	sub	sp, sp, #60	; 0x3c
   14b74:	bl	10d84 <__errno_location@plt>
   14b78:	mov	r8, r0
   14b7c:	cmn	r4, #-2147483647	; 0x80000001
   14b80:	ldr	r6, [r7]
   14b84:	movne	r0, #0
   14b88:	moveq	r0, #1
   14b8c:	ldr	r3, [r8]
   14b90:	orrs	r0, r0, r4, lsr #31
   14b94:	str	r3, [sp, #28]
   14b98:	bne	14d28 <__lxstat64@plt+0x3ecc>
   14b9c:	ldr	r3, [r7, #4]
   14ba0:	cmp	r3, r4
   14ba4:	bgt	14c04 <__lxstat64@plt+0x3da8>
   14ba8:	add	r1, r7, #8
   14bac:	sub	r2, r4, r3
   14bb0:	str	r3, [sp, #52]	; 0x34
   14bb4:	cmp	r6, r1
   14bb8:	add	r2, r2, #1
   14bbc:	beq	14d00 <__lxstat64@plt+0x3ea4>
   14bc0:	mov	r1, #8
   14bc4:	mov	r0, r6
   14bc8:	mvn	r3, #-2147483648	; 0x80000000
   14bcc:	str	r1, [sp]
   14bd0:	add	r1, sp, #52	; 0x34
   14bd4:	bl	177f0 <__lxstat64@plt+0x6994>
   14bd8:	mov	r6, r0
   14bdc:	str	r0, [r7]
   14be0:	ldr	r0, [r7, #4]
   14be4:	mov	r1, #0
   14be8:	ldr	r2, [sp, #52]	; 0x34
   14bec:	sub	r2, r2, r0
   14bf0:	add	r0, r6, r0, lsl #3
   14bf4:	lsl	r2, r2, #3
   14bf8:	bl	10da8 <memset@plt>
   14bfc:	ldr	r3, [sp, #52]	; 0x34
   14c00:	str	r3, [r7, #4]
   14c04:	ldr	r1, [r5, #4]
   14c08:	add	r0, r6, r4, lsl #3
   14c0c:	add	ip, r5, #8
   14c10:	mov	r3, fp
   14c14:	mov	r2, sl
   14c18:	ldr	r7, [r0, #4]
   14c1c:	str	r0, [sp, #36]	; 0x24
   14c20:	str	ip, [sp, #40]	; 0x28
   14c24:	orr	r0, r1, #1
   14c28:	ldr	r9, [r6, r4, lsl #3]
   14c2c:	str	ip, [sp, #8]
   14c30:	ldr	lr, [r5, #44]	; 0x2c
   14c34:	str	r0, [sp, #4]
   14c38:	ldr	ip, [r5]
   14c3c:	mov	r1, r9
   14c40:	str	ip, [sp, #32]
   14c44:	ldr	ip, [r5, #40]	; 0x28
   14c48:	str	ip, [sp, #12]
   14c4c:	ldr	ip, [sp, #32]
   14c50:	str	lr, [sp, #16]
   14c54:	str	r0, [sp, #44]	; 0x2c
   14c58:	mov	r0, r7
   14c5c:	str	ip, [sp]
   14c60:	bl	13158 <__lxstat64@plt+0x22fc>
   14c64:	cmp	r9, r0
   14c68:	bhi	14cd8 <__lxstat64@plt+0x3e7c>
   14c6c:	add	r9, r0, #1
   14c70:	movw	r3, #41308	; 0xa15c
   14c74:	movt	r3, #2
   14c78:	cmp	r7, r3
   14c7c:	str	r9, [r6, r4, lsl #3]
   14c80:	beq	14c8c <__lxstat64@plt+0x3e30>
   14c84:	mov	r0, r7
   14c88:	bl	17f28 <__lxstat64@plt+0x70cc>
   14c8c:	mov	r0, r9
   14c90:	bl	1754c <__lxstat64@plt+0x66f0>
   14c94:	ldr	ip, [r5]
   14c98:	mov	r3, fp
   14c9c:	mov	r2, sl
   14ca0:	mov	r1, r9
   14ca4:	mov	r7, r0
   14ca8:	ldr	lr, [sp, #36]	; 0x24
   14cac:	ldr	r4, [r5, #40]	; 0x28
   14cb0:	str	r0, [lr, #4]
   14cb4:	ldr	lr, [r5, #44]	; 0x2c
   14cb8:	str	ip, [sp]
   14cbc:	ldr	ip, [sp, #44]	; 0x2c
   14cc0:	str	ip, [sp, #4]
   14cc4:	ldr	ip, [sp, #40]	; 0x28
   14cc8:	str	r4, [sp, #12]
   14ccc:	str	lr, [sp, #16]
   14cd0:	str	ip, [sp, #8]
   14cd4:	bl	13158 <__lxstat64@plt+0x22fc>
   14cd8:	ldr	r3, [sp, #28]
   14cdc:	mov	r0, r7
   14ce0:	str	r3, [r8]
   14ce4:	add	sp, sp, #60	; 0x3c
   14ce8:	ldrd	r4, [sp]
   14cec:	ldrd	r6, [sp, #8]
   14cf0:	ldrd	r8, [sp, #16]
   14cf4:	ldrd	sl, [sp, #24]
   14cf8:	add	sp, sp, #32
   14cfc:	pop	{pc}		; (ldr pc, [sp], #4)
   14d00:	mov	r1, #8
   14d04:	mvn	r3, #-2147483648	; 0x80000000
   14d08:	str	r1, [sp]
   14d0c:	add	r1, sp, #52	; 0x34
   14d10:	bl	177f0 <__lxstat64@plt+0x6994>
   14d14:	ldrd	r2, [r7, #8]
   14d18:	mov	r6, r0
   14d1c:	str	r0, [r7]
   14d20:	strd	r2, [r0]
   14d24:	b	14be0 <__lxstat64@plt+0x3d84>
   14d28:	bl	10e50 <abort@plt>
   14d2c:	strd	r4, [sp, #-16]!
   14d30:	mov	r5, r0
   14d34:	str	r6, [sp, #8]
   14d38:	str	lr, [sp, #12]
   14d3c:	bl	10d84 <__errno_location@plt>
   14d40:	mov	r4, r0
   14d44:	cmp	r5, #0
   14d48:	ldr	r0, [pc, #32]	; 14d70 <__lxstat64@plt+0x3f14>
   14d4c:	mov	r1, #48	; 0x30
   14d50:	movne	r0, r5
   14d54:	ldr	r6, [r4]
   14d58:	bl	17990 <__lxstat64@plt+0x6b34>
   14d5c:	str	r6, [r4]
   14d60:	ldrd	r4, [sp]
   14d64:	ldr	r6, [sp, #8]
   14d68:	add	sp, sp, #12
   14d6c:	pop	{pc}		; (ldr pc, [sp], #4)
   14d70:	andeq	sl, r2, ip, asr r2
   14d74:	ldr	r3, [pc, #12]	; 14d88 <__lxstat64@plt+0x3f2c>
   14d78:	cmp	r0, #0
   14d7c:	moveq	r0, r3
   14d80:	ldr	r0, [r0]
   14d84:	bx	lr
   14d88:	andeq	sl, r2, ip, asr r2
   14d8c:	ldr	r3, [pc, #12]	; 14da0 <__lxstat64@plt+0x3f44>
   14d90:	cmp	r0, #0
   14d94:	moveq	r0, r3
   14d98:	str	r1, [r0]
   14d9c:	bx	lr
   14da0:	andeq	sl, r2, ip, asr r2
   14da4:	ldr	r3, [pc, #52]	; 14de0 <__lxstat64@plt+0x3f84>
   14da8:	cmp	r0, #0
   14dac:	push	{lr}		; (str lr, [sp, #-4]!)
   14db0:	lsr	lr, r1, #5
   14db4:	and	r1, r1, #31
   14db8:	moveq	r0, r3
   14dbc:	add	r3, r0, #8
   14dc0:	ldr	ip, [r3, lr, lsl #2]
   14dc4:	lsr	r0, ip, r1
   14dc8:	eor	r2, r2, r0
   14dcc:	and	r0, r0, #1
   14dd0:	and	r2, r2, #1
   14dd4:	eor	r1, ip, r2, lsl r1
   14dd8:	str	r1, [r3, lr, lsl #2]
   14ddc:	pop	{pc}		; (ldr pc, [sp], #4)
   14de0:	andeq	sl, r2, ip, asr r2
   14de4:	ldr	r3, [pc, #16]	; 14dfc <__lxstat64@plt+0x3fa0>
   14de8:	cmp	r0, #0
   14dec:	movne	r3, r0
   14df0:	ldr	r0, [r3, #4]
   14df4:	str	r1, [r3, #4]
   14df8:	bx	lr
   14dfc:	andeq	sl, r2, ip, asr r2
   14e00:	ldr	r3, [pc, #48]	; 14e38 <__lxstat64@plt+0x3fdc>
   14e04:	cmp	r0, #0
   14e08:	mov	ip, #10
   14e0c:	moveq	r0, r3
   14e10:	cmp	r2, #0
   14e14:	cmpne	r1, #0
   14e18:	str	ip, [r0]
   14e1c:	beq	14e2c <__lxstat64@plt+0x3fd0>
   14e20:	str	r1, [r0, #40]	; 0x28
   14e24:	str	r2, [r0, #44]	; 0x2c
   14e28:	bx	lr
   14e2c:	str	r4, [sp, #-8]!
   14e30:	str	lr, [sp, #4]
   14e34:	bl	10e50 <abort@plt>
   14e38:	andeq	sl, r2, ip, asr r2
   14e3c:	strd	r4, [sp, #-28]!	; 0xffffffe4
   14e40:	strd	r6, [sp, #8]
   14e44:	mov	r7, r0
   14e48:	mov	r6, r1
   14e4c:	strd	r8, [sp, #16]
   14e50:	mov	r8, r2
   14e54:	mov	r9, r3
   14e58:	str	lr, [sp, #24]
   14e5c:	sub	sp, sp, #28
   14e60:	ldr	r4, [sp, #56]	; 0x38
   14e64:	ldr	ip, [pc, #104]	; 14ed4 <__lxstat64@plt+0x4078>
   14e68:	cmp	r4, #0
   14e6c:	moveq	r4, ip
   14e70:	bl	10d84 <__errno_location@plt>
   14e74:	ldr	ip, [r4, #44]	; 0x2c
   14e78:	mov	r5, r0
   14e7c:	mov	r1, r6
   14e80:	add	lr, r4, #8
   14e84:	mov	r3, r9
   14e88:	ldr	r6, [r5]
   14e8c:	mov	r2, r8
   14e90:	mov	r0, r7
   14e94:	str	ip, [sp, #16]
   14e98:	ldr	ip, [r4, #40]	; 0x28
   14e9c:	str	lr, [sp, #8]
   14ea0:	str	ip, [sp, #12]
   14ea4:	ldr	ip, [r4, #4]
   14ea8:	str	ip, [sp, #4]
   14eac:	ldr	ip, [r4]
   14eb0:	str	ip, [sp]
   14eb4:	bl	13158 <__lxstat64@plt+0x22fc>
   14eb8:	str	r6, [r5]
   14ebc:	add	sp, sp, #28
   14ec0:	ldrd	r4, [sp]
   14ec4:	ldrd	r6, [sp, #8]
   14ec8:	ldrd	r8, [sp, #16]
   14ecc:	add	sp, sp, #24
   14ed0:	pop	{pc}		; (ldr pc, [sp], #4)
   14ed4:	andeq	sl, r2, ip, asr r2
   14ed8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   14edc:	cmp	r2, #0
   14ee0:	ldr	r4, [pc, #192]	; 14fa8 <__lxstat64@plt+0x414c>
   14ee4:	movne	r4, r2
   14ee8:	strd	r6, [sp, #8]
   14eec:	strd	r8, [sp, #16]
   14ef0:	mov	r9, r1
   14ef4:	mov	r8, r0
   14ef8:	strd	sl, [sp, #24]
   14efc:	str	lr, [sp, #32]
   14f00:	sub	sp, sp, #36	; 0x24
   14f04:	bl	10d84 <__errno_location@plt>
   14f08:	ldr	r5, [r4, #4]
   14f0c:	mov	r6, r0
   14f10:	add	r7, r4, #8
   14f14:	mov	r1, #0
   14f18:	mov	r3, r9
   14f1c:	ldr	ip, [r4, #44]	; 0x2c
   14f20:	mov	r2, r8
   14f24:	mov	r0, r1
   14f28:	ldr	sl, [r6]
   14f2c:	orr	r5, r5, #1
   14f30:	str	ip, [sp, #16]
   14f34:	ldr	ip, [r4, #40]	; 0x28
   14f38:	stmib	sp, {r5, r7, ip}
   14f3c:	ldr	ip, [r4]
   14f40:	str	ip, [sp]
   14f44:	bl	13158 <__lxstat64@plt+0x22fc>
   14f48:	add	r1, r0, #1
   14f4c:	mov	r0, r1
   14f50:	str	r1, [sp, #28]
   14f54:	bl	1754c <__lxstat64@plt+0x66f0>
   14f58:	ldr	ip, [r4, #44]	; 0x2c
   14f5c:	mov	fp, r0
   14f60:	mov	r3, r9
   14f64:	mov	r2, r8
   14f68:	ldr	r1, [sp, #28]
   14f6c:	str	ip, [sp, #16]
   14f70:	ldr	ip, [r4, #40]	; 0x28
   14f74:	stmib	sp, {r5, r7, ip}
   14f78:	ldr	ip, [r4]
   14f7c:	str	ip, [sp]
   14f80:	bl	13158 <__lxstat64@plt+0x22fc>
   14f84:	mov	r0, fp
   14f88:	str	sl, [r6]
   14f8c:	add	sp, sp, #36	; 0x24
   14f90:	ldrd	r4, [sp]
   14f94:	ldrd	r6, [sp, #8]
   14f98:	ldrd	r8, [sp, #16]
   14f9c:	ldrd	sl, [sp, #24]
   14fa0:	add	sp, sp, #32
   14fa4:	pop	{pc}		; (ldr pc, [sp], #4)
   14fa8:	andeq	sl, r2, ip, asr r2
   14fac:	strd	r4, [sp, #-36]!	; 0xffffffdc
   14fb0:	cmp	r3, #0
   14fb4:	ldr	r4, [pc, #220]	; 15098 <__lxstat64@plt+0x423c>
   14fb8:	movne	r4, r3
   14fbc:	strd	r6, [sp, #8]
   14fc0:	mov	r6, r2
   14fc4:	strd	r8, [sp, #16]
   14fc8:	mov	r9, r0
   14fcc:	strd	sl, [sp, #24]
   14fd0:	mov	sl, r1
   14fd4:	str	lr, [sp, #32]
   14fd8:	sub	sp, sp, #44	; 0x2c
   14fdc:	bl	10d84 <__errno_location@plt>
   14fe0:	ldr	r5, [r4, #4]
   14fe4:	mov	r7, r0
   14fe8:	mov	r1, #0
   14fec:	add	r8, r4, #8
   14ff0:	mov	r3, sl
   14ff4:	ldr	ip, [r4, #44]	; 0x2c
   14ff8:	mov	r2, r9
   14ffc:	mov	r0, r1
   15000:	ldr	lr, [r7]
   15004:	cmp	r6, r1
   15008:	orreq	r5, r5, #1
   1500c:	str	ip, [sp, #16]
   15010:	ldr	ip, [r4, #40]	; 0x28
   15014:	stmib	sp, {r5, r8, ip}
   15018:	ldr	ip, [r4]
   1501c:	str	lr, [sp, #28]
   15020:	str	ip, [sp]
   15024:	bl	13158 <__lxstat64@plt+0x22fc>
   15028:	add	r1, r0, #1
   1502c:	mov	fp, r0
   15030:	mov	r0, r1
   15034:	str	r1, [sp, #36]	; 0x24
   15038:	bl	1754c <__lxstat64@plt+0x66f0>
   1503c:	ldr	ip, [r4, #44]	; 0x2c
   15040:	mov	r3, sl
   15044:	mov	r2, r9
   15048:	ldr	r1, [sp, #36]	; 0x24
   1504c:	str	ip, [sp, #16]
   15050:	ldr	ip, [r4, #40]	; 0x28
   15054:	str	r0, [sp, #32]
   15058:	stmib	sp, {r5, r8, ip}
   1505c:	ldr	ip, [r4]
   15060:	str	ip, [sp]
   15064:	bl	13158 <__lxstat64@plt+0x22fc>
   15068:	ldr	lr, [sp, #28]
   1506c:	cmp	r6, #0
   15070:	ldr	r0, [sp, #32]
   15074:	str	lr, [r7]
   15078:	strne	fp, [r6]
   1507c:	add	sp, sp, #44	; 0x2c
   15080:	ldrd	r4, [sp]
   15084:	ldrd	r6, [sp, #8]
   15088:	ldrd	r8, [sp, #16]
   1508c:	ldrd	sl, [sp, #24]
   15090:	add	sp, sp, #32
   15094:	pop	{pc}		; (ldr pc, [sp], #4)
   15098:	andeq	sl, r2, ip, asr r2
   1509c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   150a0:	movw	r5, #41196	; 0xa0ec
   150a4:	movt	r5, #2
   150a8:	ldr	r3, [r5, #4]
   150ac:	strd	r6, [sp, #8]
   150b0:	str	r8, [sp, #16]
   150b4:	str	lr, [sp, #20]
   150b8:	ldr	r7, [r5]
   150bc:	cmp	r3, #1
   150c0:	ble	150e4 <__lxstat64@plt+0x4288>
   150c4:	mov	r4, #1
   150c8:	add	r6, r7, #4
   150cc:	ldr	r0, [r6, r4, lsl #3]
   150d0:	add	r4, r4, #1
   150d4:	bl	17f28 <__lxstat64@plt+0x70cc>
   150d8:	ldr	r3, [r5, #4]
   150dc:	cmp	r3, r4
   150e0:	bgt	150cc <__lxstat64@plt+0x4270>
   150e4:	ldr	r0, [r7, #4]
   150e8:	movw	r4, #41308	; 0xa15c
   150ec:	movt	r4, #2
   150f0:	cmp	r0, r4
   150f4:	beq	15108 <__lxstat64@plt+0x42ac>
   150f8:	bl	17f28 <__lxstat64@plt+0x70cc>
   150fc:	mov	r3, #256	; 0x100
   15100:	str	r3, [r5, #8]
   15104:	str	r4, [r5, #12]
   15108:	ldr	r4, [pc, #44]	; 1513c <__lxstat64@plt+0x42e0>
   1510c:	cmp	r7, r4
   15110:	beq	15120 <__lxstat64@plt+0x42c4>
   15114:	mov	r0, r7
   15118:	bl	17f28 <__lxstat64@plt+0x70cc>
   1511c:	str	r4, [r5]
   15120:	mov	r3, #1
   15124:	ldrd	r6, [sp, #8]
   15128:	str	r3, [r5, #4]
   1512c:	ldrd	r4, [sp]
   15130:	ldr	r8, [sp, #16]
   15134:	add	sp, sp, #20
   15138:	pop	{pc}		; (ldr pc, [sp], #4)
   1513c:	strdeq	sl, [r2], -r4
   15140:	ldr	r3, [pc, #4]	; 1514c <__lxstat64@plt+0x42f0>
   15144:	mvn	r2, #0
   15148:	b	14b44 <__lxstat64@plt+0x3ce8>
   1514c:	andeq	sl, r2, ip, asr r2
   15150:	ldr	r3, [pc]	; 15158 <__lxstat64@plt+0x42fc>
   15154:	b	14b44 <__lxstat64@plt+0x3ce8>
   15158:	andeq	sl, r2, ip, asr r2
   1515c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   15160:	movw	r4, #41196	; 0xa0ec
   15164:	movt	r4, #2
   15168:	strd	r6, [sp, #8]
   1516c:	strd	r8, [sp, #16]
   15170:	strd	sl, [sp, #24]
   15174:	mov	sl, r0
   15178:	str	lr, [sp, #32]
   1517c:	sub	sp, sp, #44	; 0x2c
   15180:	bl	10d84 <__errno_location@plt>
   15184:	ldr	r3, [r0]
   15188:	mov	r8, r0
   1518c:	ldr	r2, [r4, #4]
   15190:	ldr	r5, [r4]
   15194:	str	r3, [sp, #28]
   15198:	cmp	r2, #0
   1519c:	bgt	151f8 <__lxstat64@plt+0x439c>
   151a0:	add	r3, r4, #8
   151a4:	str	r2, [sp, #36]	; 0x24
   151a8:	rsb	r2, r2, #1
   151ac:	cmp	r5, r3
   151b0:	beq	152c4 <__lxstat64@plt+0x4468>
   151b4:	mov	r1, #8
   151b8:	mov	r0, r5
   151bc:	mvn	r3, #-2147483648	; 0x80000000
   151c0:	str	r1, [sp]
   151c4:	add	r1, sp, #36	; 0x24
   151c8:	bl	177f0 <__lxstat64@plt+0x6994>
   151cc:	mov	r5, r0
   151d0:	str	r0, [r4]
   151d4:	ldr	r0, [r4, #4]
   151d8:	mov	r1, #0
   151dc:	ldr	r2, [sp, #36]	; 0x24
   151e0:	sub	r2, r2, r0
   151e4:	add	r0, r5, r0, lsl #3
   151e8:	lsl	r2, r2, #3
   151ec:	bl	10da8 <memset@plt>
   151f0:	ldr	r3, [sp, #36]	; 0x24
   151f4:	str	r3, [r4, #4]
   151f8:	movw	r4, #41308	; 0xa15c
   151fc:	movt	r4, #2
   15200:	ldr	r9, [r5]
   15204:	add	fp, r4, #264	; 0x108
   15208:	mvn	r3, #0
   1520c:	ldr	r7, [r4, #260]	; 0x104
   15210:	mov	r2, sl
   15214:	ldr	r6, [r5, #4]
   15218:	str	fp, [sp, #8]
   1521c:	mov	r1, r9
   15220:	ldr	ip, [r4, #256]	; 0x100
   15224:	orr	r7, r7, #1
   15228:	ldr	lr, [r4, #300]	; 0x12c
   1522c:	mov	r0, r6
   15230:	str	ip, [sp]
   15234:	str	r7, [sp, #4]
   15238:	str	lr, [sp, #16]
   1523c:	ldr	ip, [r4, #296]	; 0x128
   15240:	str	ip, [sp, #12]
   15244:	bl	13158 <__lxstat64@plt+0x22fc>
   15248:	cmp	r9, r0
   1524c:	bhi	1529c <__lxstat64@plt+0x4440>
   15250:	add	r9, r0, #1
   15254:	cmp	r6, r4
   15258:	str	r9, [r5]
   1525c:	beq	15268 <__lxstat64@plt+0x440c>
   15260:	mov	r0, r6
   15264:	bl	17f28 <__lxstat64@plt+0x70cc>
   15268:	mov	r0, r9
   1526c:	bl	1754c <__lxstat64@plt+0x66f0>
   15270:	ldr	r3, [r4, #256]	; 0x100
   15274:	mov	r2, sl
   15278:	mov	r1, r9
   1527c:	mov	r6, r0
   15280:	ldr	lr, [r4, #296]	; 0x128
   15284:	ldr	ip, [r4, #300]	; 0x12c
   15288:	str	r0, [r5, #4]
   1528c:	stm	sp, {r3, r7, fp, lr}
   15290:	mvn	r3, #0
   15294:	str	ip, [sp, #16]
   15298:	bl	13158 <__lxstat64@plt+0x22fc>
   1529c:	ldr	r3, [sp, #28]
   152a0:	mov	r0, r6
   152a4:	str	r3, [r8]
   152a8:	add	sp, sp, #44	; 0x2c
   152ac:	ldrd	r4, [sp]
   152b0:	ldrd	r6, [sp, #8]
   152b4:	ldrd	r8, [sp, #16]
   152b8:	ldrd	sl, [sp, #24]
   152bc:	add	sp, sp, #32
   152c0:	pop	{pc}		; (ldr pc, [sp], #4)
   152c4:	mov	r0, #8
   152c8:	mvn	r3, #-2147483648	; 0x80000000
   152cc:	add	r1, sp, #36	; 0x24
   152d0:	str	r0, [sp]
   152d4:	mov	r0, #0
   152d8:	bl	177f0 <__lxstat64@plt+0x6994>
   152dc:	ldrd	r2, [r4, #8]
   152e0:	mov	r5, r0
   152e4:	str	r0, [r4]
   152e8:	strd	r2, [r0]
   152ec:	b	151d4 <__lxstat64@plt+0x4378>
   152f0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   152f4:	movw	r4, #41196	; 0xa0ec
   152f8:	movt	r4, #2
   152fc:	strd	r6, [sp, #8]
   15300:	strd	r8, [sp, #16]
   15304:	strd	sl, [sp, #24]
   15308:	mov	sl, r0
   1530c:	mov	fp, r1
   15310:	str	lr, [sp, #32]
   15314:	sub	sp, sp, #44	; 0x2c
   15318:	bl	10d84 <__errno_location@plt>
   1531c:	ldr	r3, [r0]
   15320:	mov	r8, r0
   15324:	ldr	r2, [r4, #4]
   15328:	ldr	r5, [r4]
   1532c:	str	r3, [sp, #28]
   15330:	cmp	r2, #0
   15334:	bgt	15390 <__lxstat64@plt+0x4534>
   15338:	add	r3, r4, #8
   1533c:	str	r2, [sp, #36]	; 0x24
   15340:	rsb	r2, r2, #1
   15344:	cmp	r5, r3
   15348:	beq	1546c <__lxstat64@plt+0x4610>
   1534c:	mov	r1, #8
   15350:	mov	r0, r5
   15354:	mvn	r3, #-2147483648	; 0x80000000
   15358:	str	r1, [sp]
   1535c:	add	r1, sp, #36	; 0x24
   15360:	bl	177f0 <__lxstat64@plt+0x6994>
   15364:	mov	r5, r0
   15368:	str	r0, [r4]
   1536c:	ldr	r0, [r4, #4]
   15370:	mov	r1, #0
   15374:	ldr	r2, [sp, #36]	; 0x24
   15378:	sub	r2, r2, r0
   1537c:	add	r0, r5, r0, lsl #3
   15380:	lsl	r2, r2, #3
   15384:	bl	10da8 <memset@plt>
   15388:	ldr	r3, [sp, #36]	; 0x24
   1538c:	str	r3, [r4, #4]
   15390:	movw	r4, #41308	; 0xa15c
   15394:	movt	r4, #2
   15398:	ldr	r9, [r5]
   1539c:	add	r0, r4, #264	; 0x108
   153a0:	mov	r3, fp
   153a4:	ldr	r7, [r4, #260]	; 0x104
   153a8:	mov	r2, sl
   153ac:	ldr	r6, [r5, #4]
   153b0:	str	r0, [sp, #8]
   153b4:	mov	r1, r9
   153b8:	ldr	ip, [r4, #256]	; 0x100
   153bc:	orr	r7, r7, #1
   153c0:	ldr	lr, [r4, #300]	; 0x12c
   153c4:	mov	r0, r6
   153c8:	str	ip, [sp]
   153cc:	str	r7, [sp, #4]
   153d0:	str	lr, [sp, #16]
   153d4:	ldr	ip, [r4, #296]	; 0x128
   153d8:	str	ip, [sp, #12]
   153dc:	bl	13158 <__lxstat64@plt+0x22fc>
   153e0:	cmp	r9, r0
   153e4:	bhi	15444 <__lxstat64@plt+0x45e8>
   153e8:	add	r9, r0, #1
   153ec:	cmp	r6, r4
   153f0:	str	r9, [r5]
   153f4:	beq	15400 <__lxstat64@plt+0x45a4>
   153f8:	mov	r0, r6
   153fc:	bl	17f28 <__lxstat64@plt+0x70cc>
   15400:	mov	r0, r9
   15404:	bl	1754c <__lxstat64@plt+0x66f0>
   15408:	ldr	ip, [r4, #256]	; 0x100
   1540c:	mov	r1, r9
   15410:	mov	r3, fp
   15414:	mov	r2, sl
   15418:	mov	r6, r0
   1541c:	ldr	r9, [r4, #296]	; 0x128
   15420:	ldr	lr, [r4, #300]	; 0x12c
   15424:	str	r0, [r5, #4]
   15428:	str	ip, [sp]
   1542c:	ldr	ip, [pc, #100]	; 15498 <__lxstat64@plt+0x463c>
   15430:	str	r7, [sp, #4]
   15434:	str	ip, [sp, #8]
   15438:	str	r9, [sp, #12]
   1543c:	str	lr, [sp, #16]
   15440:	bl	13158 <__lxstat64@plt+0x22fc>
   15444:	ldr	r3, [sp, #28]
   15448:	mov	r0, r6
   1544c:	str	r3, [r8]
   15450:	add	sp, sp, #44	; 0x2c
   15454:	ldrd	r4, [sp]
   15458:	ldrd	r6, [sp, #8]
   1545c:	ldrd	r8, [sp, #16]
   15460:	ldrd	sl, [sp, #24]
   15464:	add	sp, sp, #32
   15468:	pop	{pc}		; (ldr pc, [sp], #4)
   1546c:	mov	r0, #8
   15470:	mvn	r3, #-2147483648	; 0x80000000
   15474:	add	r1, sp, #36	; 0x24
   15478:	str	r0, [sp]
   1547c:	mov	r0, #0
   15480:	bl	177f0 <__lxstat64@plt+0x6994>
   15484:	ldrd	r2, [r4, #8]
   15488:	mov	r5, r0
   1548c:	str	r0, [r4]
   15490:	strd	r2, [r0]
   15494:	b	1536c <__lxstat64@plt+0x4510>
   15498:	andeq	sl, r2, r4, ror #4
   1549c:	strd	r4, [sp, #-20]!	; 0xffffffec
   154a0:	mov	r4, #0
   154a4:	mov	r5, #0
   154a8:	strd	r6, [sp, #8]
   154ac:	cmp	r1, #10
   154b0:	str	lr, [sp, #16]
   154b4:	sub	sp, sp, #100	; 0x64
   154b8:	strd	r4, [sp, #48]	; 0x30
   154bc:	beq	15504 <__lxstat64@plt+0x46a8>
   154c0:	mov	r3, sp
   154c4:	strd	r4, [sp, #8]
   154c8:	str	r1, [sp, #48]	; 0x30
   154cc:	mov	r1, r2
   154d0:	mvn	r2, #0
   154d4:	ldrd	r6, [sp, #48]	; 0x30
   154d8:	strd	r6, [sp]
   154dc:	strd	r4, [sp, #16]
   154e0:	strd	r4, [sp, #24]
   154e4:	strd	r4, [sp, #32]
   154e8:	strd	r4, [sp, #40]	; 0x28
   154ec:	bl	14b44 <__lxstat64@plt+0x3ce8>
   154f0:	add	sp, sp, #100	; 0x64
   154f4:	ldrd	r4, [sp]
   154f8:	ldrd	r6, [sp, #8]
   154fc:	add	sp, sp, #16
   15500:	pop	{pc}		; (ldr pc, [sp], #4)
   15504:	bl	10e50 <abort@plt>
   15508:	strd	r4, [sp, #-20]!	; 0xffffffec
   1550c:	mov	r4, #0
   15510:	mov	r5, #0
   15514:	strd	r6, [sp, #8]
   15518:	cmp	r1, #10
   1551c:	str	lr, [sp, #16]
   15520:	sub	sp, sp, #100	; 0x64
   15524:	strd	r4, [sp, #48]	; 0x30
   15528:	beq	15574 <__lxstat64@plt+0x4718>
   1552c:	mov	ip, r2
   15530:	mov	r2, r3
   15534:	strd	r4, [sp, #8]
   15538:	str	r1, [sp, #48]	; 0x30
   1553c:	mov	r3, sp
   15540:	mov	r1, ip
   15544:	ldrd	r6, [sp, #48]	; 0x30
   15548:	strd	r6, [sp]
   1554c:	strd	r4, [sp, #16]
   15550:	strd	r4, [sp, #24]
   15554:	strd	r4, [sp, #32]
   15558:	strd	r4, [sp, #40]	; 0x28
   1555c:	bl	14b44 <__lxstat64@plt+0x3ce8>
   15560:	add	sp, sp, #100	; 0x64
   15564:	ldrd	r4, [sp]
   15568:	ldrd	r6, [sp, #8]
   1556c:	add	sp, sp, #16
   15570:	pop	{pc}		; (ldr pc, [sp], #4)
   15574:	bl	10e50 <abort@plt>
   15578:	mov	r2, #0
   1557c:	mov	r3, #0
   15580:	strd	r4, [sp, #-36]!	; 0xffffffdc
   15584:	strd	r6, [sp, #8]
   15588:	cmp	r0, #10
   1558c:	strd	r8, [sp, #16]
   15590:	strd	sl, [sp, #24]
   15594:	str	lr, [sp, #32]
   15598:	sub	sp, sp, #124	; 0x7c
   1559c:	strd	r2, [sp, #72]	; 0x48
   155a0:	strd	r2, [sp, #80]	; 0x50
   155a4:	strd	r2, [sp, #88]	; 0x58
   155a8:	strd	r2, [sp, #96]	; 0x60
   155ac:	strd	r2, [sp, #104]	; 0x68
   155b0:	strd	r2, [sp, #112]	; 0x70
   155b4:	beq	15758 <__lxstat64@plt+0x48fc>
   155b8:	mov	r6, r1
   155bc:	movw	r4, #41196	; 0xa0ec
   155c0:	movt	r4, #2
   155c4:	str	r0, [sp, #72]	; 0x48
   155c8:	ldrd	r0, [sp, #72]	; 0x48
   155cc:	strd	r0, [sp, #24]
   155d0:	strd	r2, [sp, #32]
   155d4:	strd	r2, [sp, #40]	; 0x28
   155d8:	strd	r2, [sp, #48]	; 0x30
   155dc:	strd	r2, [sp, #56]	; 0x38
   155e0:	strd	r2, [sp, #64]	; 0x40
   155e4:	bl	10d84 <__errno_location@plt>
   155e8:	mov	r8, r0
   155ec:	ldr	r5, [r4]
   155f0:	ldr	r2, [r4, #4]
   155f4:	ldr	r9, [r0]
   155f8:	cmp	r2, #0
   155fc:	bgt	15658 <__lxstat64@plt+0x47fc>
   15600:	add	r3, r4, #8
   15604:	str	r2, [sp, #72]	; 0x48
   15608:	rsb	r2, r2, #1
   1560c:	cmp	r5, r3
   15610:	beq	1572c <__lxstat64@plt+0x48d0>
   15614:	mov	r3, #8
   15618:	mov	r0, r5
   1561c:	add	r1, sp, #72	; 0x48
   15620:	str	r3, [sp]
   15624:	mvn	r3, #-2147483648	; 0x80000000
   15628:	bl	177f0 <__lxstat64@plt+0x6994>
   1562c:	mov	r5, r0
   15630:	str	r0, [r4]
   15634:	ldr	r0, [r4, #4]
   15638:	mov	r1, #0
   1563c:	ldr	r2, [sp, #72]	; 0x48
   15640:	sub	r2, r2, r0
   15644:	add	r0, r5, r0, lsl #3
   15648:	lsl	r2, r2, #3
   1564c:	bl	10da8 <memset@plt>
   15650:	ldr	r3, [sp, #72]	; 0x48
   15654:	str	r3, [r4, #4]
   15658:	ldr	sl, [r5]
   1565c:	add	r0, sp, #32
   15660:	mvn	r3, #0
   15664:	mov	r2, r6
   15668:	ldr	r7, [sp, #28]
   1566c:	ldr	r4, [r5, #4]
   15670:	mov	r1, sl
   15674:	str	r0, [sp, #8]
   15678:	ldr	lr, [sp, #24]
   1567c:	orr	r7, r7, #1
   15680:	ldr	ip, [sp, #64]	; 0x40
   15684:	mov	r0, r4
   15688:	ldr	fp, [sp, #68]	; 0x44
   1568c:	str	lr, [sp]
   15690:	str	r7, [sp, #4]
   15694:	str	ip, [sp, #12]
   15698:	str	fp, [sp, #16]
   1569c:	bl	13158 <__lxstat64@plt+0x22fc>
   156a0:	cmp	sl, r0
   156a4:	bhi	15708 <__lxstat64@plt+0x48ac>
   156a8:	add	sl, r0, #1
   156ac:	movw	r3, #41308	; 0xa15c
   156b0:	movt	r3, #2
   156b4:	cmp	r4, r3
   156b8:	str	sl, [r5]
   156bc:	beq	156c8 <__lxstat64@plt+0x486c>
   156c0:	mov	r0, r4
   156c4:	bl	17f28 <__lxstat64@plt+0x70cc>
   156c8:	mov	r0, sl
   156cc:	bl	1754c <__lxstat64@plt+0x66f0>
   156d0:	ldr	r3, [sp, #24]
   156d4:	mov	r2, r6
   156d8:	mov	r1, sl
   156dc:	mov	r4, r0
   156e0:	ldr	lr, [sp, #64]	; 0x40
   156e4:	ldr	ip, [sp, #68]	; 0x44
   156e8:	str	r0, [r5, #4]
   156ec:	add	r5, sp, #32
   156f0:	stm	sp, {r3, r7}
   156f4:	mvn	r3, #0
   156f8:	str	r5, [sp, #8]
   156fc:	str	lr, [sp, #12]
   15700:	str	ip, [sp, #16]
   15704:	bl	13158 <__lxstat64@plt+0x22fc>
   15708:	mov	r0, r4
   1570c:	str	r9, [r8]
   15710:	add	sp, sp, #124	; 0x7c
   15714:	ldrd	r4, [sp]
   15718:	ldrd	r6, [sp, #8]
   1571c:	ldrd	r8, [sp, #16]
   15720:	ldrd	sl, [sp, #24]
   15724:	add	sp, sp, #32
   15728:	pop	{pc}		; (ldr pc, [sp], #4)
   1572c:	mov	r0, #8
   15730:	mvn	r3, #-2147483648	; 0x80000000
   15734:	add	r1, sp, #72	; 0x48
   15738:	str	r0, [sp]
   1573c:	mov	r0, #0
   15740:	bl	177f0 <__lxstat64@plt+0x6994>
   15744:	ldrd	r2, [r4, #8]
   15748:	mov	r5, r0
   1574c:	str	r0, [r4]
   15750:	strd	r2, [r0]
   15754:	b	15634 <__lxstat64@plt+0x47d8>
   15758:	bl	10e50 <abort@plt>
   1575c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   15760:	cmp	r0, #10
   15764:	strd	r6, [sp, #8]
   15768:	mov	r6, #0
   1576c:	mov	r7, #0
   15770:	strd	r8, [sp, #16]
   15774:	strd	sl, [sp, #24]
   15778:	str	lr, [sp, #32]
   1577c:	sub	sp, sp, #124	; 0x7c
   15780:	strd	r6, [sp, #72]	; 0x48
   15784:	strd	r6, [sp, #80]	; 0x50
   15788:	strd	r6, [sp, #88]	; 0x58
   1578c:	strd	r6, [sp, #96]	; 0x60
   15790:	strd	r6, [sp, #104]	; 0x68
   15794:	strd	r6, [sp, #112]	; 0x70
   15798:	beq	15944 <__lxstat64@plt+0x4ae8>
   1579c:	mov	sl, r2
   157a0:	movw	r5, #41196	; 0xa0ec
   157a4:	movt	r5, #2
   157a8:	str	r0, [sp, #72]	; 0x48
   157ac:	mov	r9, r1
   157b0:	ldrd	r2, [sp, #72]	; 0x48
   157b4:	strd	r2, [sp, #24]
   157b8:	strd	r6, [sp, #32]
   157bc:	strd	r6, [sp, #40]	; 0x28
   157c0:	strd	r6, [sp, #48]	; 0x30
   157c4:	strd	r6, [sp, #56]	; 0x38
   157c8:	strd	r6, [sp, #64]	; 0x40
   157cc:	bl	10d84 <__errno_location@plt>
   157d0:	mov	r7, r0
   157d4:	ldr	r4, [r5]
   157d8:	ldr	r2, [r5, #4]
   157dc:	ldr	fp, [r0]
   157e0:	cmp	r2, #0
   157e4:	bgt	15840 <__lxstat64@plt+0x49e4>
   157e8:	add	r3, r5, #8
   157ec:	str	r2, [sp, #72]	; 0x48
   157f0:	rsb	r2, r2, #1
   157f4:	cmp	r4, r3
   157f8:	beq	15918 <__lxstat64@plt+0x4abc>
   157fc:	mov	r3, #8
   15800:	mov	r0, r4
   15804:	add	r1, sp, #72	; 0x48
   15808:	str	r3, [sp]
   1580c:	mvn	r3, #-2147483648	; 0x80000000
   15810:	bl	177f0 <__lxstat64@plt+0x6994>
   15814:	mov	r4, r0
   15818:	str	r0, [r5]
   1581c:	ldr	r0, [r5, #4]
   15820:	mov	r1, #0
   15824:	ldr	r2, [sp, #72]	; 0x48
   15828:	sub	r2, r2, r0
   1582c:	add	r0, r4, r0, lsl #3
   15830:	lsl	r2, r2, #3
   15834:	bl	10da8 <memset@plt>
   15838:	ldr	r3, [sp, #72]	; 0x48
   1583c:	str	r3, [r5, #4]
   15840:	ldr	ip, [sp, #24]
   15844:	add	r0, sp, #32
   15848:	mov	r3, sl
   1584c:	mov	r2, r9
   15850:	ldr	r6, [sp, #28]
   15854:	ldr	r8, [r4]
   15858:	ldr	r5, [r4, #4]
   1585c:	str	ip, [sp]
   15860:	orr	r6, r6, #1
   15864:	ldr	ip, [sp, #64]	; 0x40
   15868:	mov	r1, r8
   1586c:	str	r6, [sp, #4]
   15870:	ldr	lr, [sp, #68]	; 0x44
   15874:	str	r0, [sp, #8]
   15878:	mov	r0, r5
   1587c:	str	ip, [sp, #12]
   15880:	str	lr, [sp, #16]
   15884:	bl	13158 <__lxstat64@plt+0x22fc>
   15888:	cmp	r8, r0
   1588c:	bhi	158f4 <__lxstat64@plt+0x4a98>
   15890:	add	r8, r0, #1
   15894:	movw	r3, #41308	; 0xa15c
   15898:	movt	r3, #2
   1589c:	cmp	r5, r3
   158a0:	str	r8, [r4]
   158a4:	beq	158b0 <__lxstat64@plt+0x4a54>
   158a8:	mov	r0, r5
   158ac:	bl	17f28 <__lxstat64@plt+0x70cc>
   158b0:	mov	r0, r8
   158b4:	bl	1754c <__lxstat64@plt+0x66f0>
   158b8:	ldr	lr, [sp, #24]
   158bc:	mov	r1, r8
   158c0:	mov	r3, sl
   158c4:	mov	r2, r9
   158c8:	mov	r5, r0
   158cc:	ldr	r8, [sp, #64]	; 0x40
   158d0:	ldr	ip, [sp, #68]	; 0x44
   158d4:	str	r0, [r4, #4]
   158d8:	str	lr, [sp]
   158dc:	add	lr, sp, #32
   158e0:	str	r6, [sp, #4]
   158e4:	str	lr, [sp, #8]
   158e8:	str	r8, [sp, #12]
   158ec:	str	ip, [sp, #16]
   158f0:	bl	13158 <__lxstat64@plt+0x22fc>
   158f4:	mov	r0, r5
   158f8:	str	fp, [r7]
   158fc:	add	sp, sp, #124	; 0x7c
   15900:	ldrd	r4, [sp]
   15904:	ldrd	r6, [sp, #8]
   15908:	ldrd	r8, [sp, #16]
   1590c:	ldrd	sl, [sp, #24]
   15910:	add	sp, sp, #32
   15914:	pop	{pc}		; (ldr pc, [sp], #4)
   15918:	mov	r0, #8
   1591c:	mvn	r3, #-2147483648	; 0x80000000
   15920:	add	r1, sp, #72	; 0x48
   15924:	str	r0, [sp]
   15928:	mov	r0, #0
   1592c:	bl	177f0 <__lxstat64@plt+0x6994>
   15930:	ldrd	r2, [r5, #8]
   15934:	mov	r4, r0
   15938:	str	r0, [r5]
   1593c:	strd	r2, [r0]
   15940:	b	1581c <__lxstat64@plt+0x49c0>
   15944:	bl	10e50 <abort@plt>
   15948:	ldr	r3, [pc, #492]	; 15b3c <__lxstat64@plt+0x4ce0>
   1594c:	lsr	ip, r2, #5
   15950:	and	r2, r2, #31
   15954:	strd	r4, [sp, #-36]!	; 0xffffffdc
   15958:	movw	r5, #41196	; 0xa0ec
   1595c:	movt	r5, #2
   15960:	strd	r6, [sp, #8]
   15964:	strd	r8, [sp, #16]
   15968:	strd	sl, [sp, #24]
   1596c:	mov	sl, r0
   15970:	mov	fp, r1
   15974:	ldrd	r0, [r3]
   15978:	str	lr, [sp, #32]
   1597c:	sub	sp, sp, #92	; 0x5c
   15980:	ldrd	r8, [r3, #8]
   15984:	add	r6, sp, #48	; 0x30
   15988:	strd	r0, [sp, #40]	; 0x28
   1598c:	ldrd	r0, [r3, #16]
   15990:	strd	r8, [sp, #48]	; 0x30
   15994:	ldrd	r8, [r3, #24]
   15998:	strd	r0, [sp, #56]	; 0x38
   1599c:	ldrd	r0, [r3, #32]
   159a0:	strd	r8, [sp, #64]	; 0x40
   159a4:	ldrd	r8, [r3, #40]	; 0x28
   159a8:	strd	r0, [sp, #72]	; 0x48
   159ac:	strd	r8, [sp, #80]	; 0x50
   159b0:	ldr	r3, [r6, ip, lsl #2]
   159b4:	mvn	r1, r3, lsr r2
   159b8:	and	r1, r1, #1
   159bc:	eor	r2, r3, r1, lsl r2
   159c0:	str	r2, [r6, ip, lsl #2]
   159c4:	bl	10d84 <__errno_location@plt>
   159c8:	ldr	r3, [r0]
   159cc:	mov	r8, r0
   159d0:	ldr	r2, [r5, #4]
   159d4:	ldr	r4, [r5]
   159d8:	str	r3, [sp, #28]
   159dc:	cmp	r2, #0
   159e0:	bgt	15a3c <__lxstat64@plt+0x4be0>
   159e4:	add	r3, r5, #8
   159e8:	str	r2, [sp, #36]	; 0x24
   159ec:	rsb	r2, r2, #1
   159f0:	cmp	r4, r3
   159f4:	beq	15b10 <__lxstat64@plt+0x4cb4>
   159f8:	mov	r1, #8
   159fc:	mov	r0, r4
   15a00:	mvn	r3, #-2147483648	; 0x80000000
   15a04:	str	r1, [sp]
   15a08:	add	r1, sp, #36	; 0x24
   15a0c:	bl	177f0 <__lxstat64@plt+0x6994>
   15a10:	mov	r4, r0
   15a14:	str	r0, [r5]
   15a18:	ldr	r0, [r5, #4]
   15a1c:	mov	r1, #0
   15a20:	ldr	r2, [sp, #36]	; 0x24
   15a24:	sub	r2, r2, r0
   15a28:	add	r0, r4, r0, lsl #3
   15a2c:	lsl	r2, r2, #3
   15a30:	bl	10da8 <memset@plt>
   15a34:	ldr	r3, [sp, #36]	; 0x24
   15a38:	str	r3, [r5, #4]
   15a3c:	ldr	ip, [sp, #40]	; 0x28
   15a40:	mov	r3, fp
   15a44:	mov	r2, sl
   15a48:	ldr	r7, [sp, #44]	; 0x2c
   15a4c:	ldr	r9, [r4]
   15a50:	ldr	r5, [r4, #4]
   15a54:	str	ip, [sp]
   15a58:	orr	r7, r7, #1
   15a5c:	ldr	ip, [sp, #80]	; 0x50
   15a60:	mov	r1, r9
   15a64:	str	r7, [sp, #4]
   15a68:	ldr	lr, [sp, #84]	; 0x54
   15a6c:	mov	r0, r5
   15a70:	str	r6, [sp, #8]
   15a74:	str	ip, [sp, #12]
   15a78:	str	lr, [sp, #16]
   15a7c:	bl	13158 <__lxstat64@plt+0x22fc>
   15a80:	cmp	r9, r0
   15a84:	bhi	15ae8 <__lxstat64@plt+0x4c8c>
   15a88:	add	r9, r0, #1
   15a8c:	movw	r3, #41308	; 0xa15c
   15a90:	movt	r3, #2
   15a94:	cmp	r5, r3
   15a98:	str	r9, [r4]
   15a9c:	beq	15aa8 <__lxstat64@plt+0x4c4c>
   15aa0:	mov	r0, r5
   15aa4:	bl	17f28 <__lxstat64@plt+0x70cc>
   15aa8:	mov	r0, r9
   15aac:	bl	1754c <__lxstat64@plt+0x66f0>
   15ab0:	mov	r1, r9
   15ab4:	ldr	ip, [sp, #40]	; 0x28
   15ab8:	mov	r3, fp
   15abc:	mov	r2, sl
   15ac0:	mov	r5, r0
   15ac4:	ldr	r9, [sp, #80]	; 0x50
   15ac8:	ldr	lr, [sp, #84]	; 0x54
   15acc:	str	r0, [r4, #4]
   15ad0:	str	ip, [sp]
   15ad4:	str	r7, [sp, #4]
   15ad8:	str	r6, [sp, #8]
   15adc:	str	r9, [sp, #12]
   15ae0:	str	lr, [sp, #16]
   15ae4:	bl	13158 <__lxstat64@plt+0x22fc>
   15ae8:	ldr	r3, [sp, #28]
   15aec:	mov	r0, r5
   15af0:	str	r3, [r8]
   15af4:	add	sp, sp, #92	; 0x5c
   15af8:	ldrd	r4, [sp]
   15afc:	ldrd	r6, [sp, #8]
   15b00:	ldrd	r8, [sp, #16]
   15b04:	ldrd	sl, [sp, #24]
   15b08:	add	sp, sp, #32
   15b0c:	pop	{pc}		; (ldr pc, [sp], #4)
   15b10:	mov	r0, #8
   15b14:	mvn	r3, #-2147483648	; 0x80000000
   15b18:	add	r1, sp, #36	; 0x24
   15b1c:	str	r0, [sp]
   15b20:	mov	r0, #0
   15b24:	bl	177f0 <__lxstat64@plt+0x6994>
   15b28:	ldrd	r2, [r5, #8]
   15b2c:	mov	r4, r0
   15b30:	str	r0, [r5]
   15b34:	strd	r2, [r0]
   15b38:	b	15a18 <__lxstat64@plt+0x4bbc>
   15b3c:	andeq	sl, r2, ip, asr r2
   15b40:	ldr	ip, [pc, #476]	; 15d24 <__lxstat64@plt+0x4ec8>
   15b44:	strd	r4, [sp, #-36]!	; 0xffffffdc
   15b48:	movw	r4, #41196	; 0xa0ec
   15b4c:	movt	r4, #2
   15b50:	ldrd	r2, [ip, #8]
   15b54:	strd	r6, [sp, #8]
   15b58:	lsr	r7, r1, #5
   15b5c:	mov	r6, r0
   15b60:	strd	r8, [sp, #16]
   15b64:	str	lr, [sp, #32]
   15b68:	and	lr, r1, #31
   15b6c:	ldrd	r0, [ip]
   15b70:	strd	sl, [sp, #24]
   15b74:	sub	sp, sp, #84	; 0x54
   15b78:	add	r5, sp, #40	; 0x28
   15b7c:	strd	r0, [sp, #32]
   15b80:	strd	r2, [sp, #40]	; 0x28
   15b84:	ldrd	r0, [ip, #16]
   15b88:	ldrd	r2, [ip, #24]
   15b8c:	strd	r0, [sp, #48]	; 0x30
   15b90:	ldrd	r0, [ip, #32]
   15b94:	strd	r2, [sp, #56]	; 0x38
   15b98:	ldrd	r2, [ip, #40]	; 0x28
   15b9c:	strd	r0, [sp, #64]	; 0x40
   15ba0:	strd	r2, [sp, #72]	; 0x48
   15ba4:	ldr	r1, [r5, r7, lsl #2]
   15ba8:	mvn	r3, r1, lsr lr
   15bac:	and	r3, r3, #1
   15bb0:	eor	r1, r1, r3, lsl lr
   15bb4:	str	r1, [r5, r7, lsl #2]
   15bb8:	bl	10d84 <__errno_location@plt>
   15bbc:	mov	r9, r0
   15bc0:	ldr	sl, [r0]
   15bc4:	ldr	r2, [r4, #4]
   15bc8:	ldr	r7, [r4]
   15bcc:	cmp	r2, #0
   15bd0:	bgt	15c2c <__lxstat64@plt+0x4dd0>
   15bd4:	add	r3, r4, #8
   15bd8:	str	r2, [sp, #28]
   15bdc:	rsb	r2, r2, #1
   15be0:	cmp	r7, r3
   15be4:	beq	15cf8 <__lxstat64@plt+0x4e9c>
   15be8:	mov	r1, #8
   15bec:	mov	r0, r7
   15bf0:	mvn	r3, #-2147483648	; 0x80000000
   15bf4:	str	r1, [sp]
   15bf8:	add	r1, sp, #28
   15bfc:	bl	177f0 <__lxstat64@plt+0x6994>
   15c00:	mov	r7, r0
   15c04:	str	r0, [r4]
   15c08:	ldr	r0, [r4, #4]
   15c0c:	mov	r1, #0
   15c10:	ldr	r2, [sp, #28]
   15c14:	sub	r2, r2, r0
   15c18:	add	r0, r7, r0, lsl #3
   15c1c:	lsl	r2, r2, #3
   15c20:	bl	10da8 <memset@plt>
   15c24:	ldr	r3, [sp, #28]
   15c28:	str	r3, [r4, #4]
   15c2c:	ldr	ip, [sp, #32]
   15c30:	mvn	r3, #0
   15c34:	mov	r2, r6
   15c38:	ldr	r8, [sp, #36]	; 0x24
   15c3c:	ldr	fp, [r7]
   15c40:	ldr	r4, [r7, #4]
   15c44:	str	ip, [sp]
   15c48:	orr	r8, r8, #1
   15c4c:	ldr	ip, [sp, #72]	; 0x48
   15c50:	mov	r1, fp
   15c54:	str	r8, [sp, #4]
   15c58:	ldr	lr, [sp, #76]	; 0x4c
   15c5c:	mov	r0, r4
   15c60:	str	r5, [sp, #8]
   15c64:	str	ip, [sp, #12]
   15c68:	str	lr, [sp, #16]
   15c6c:	bl	13158 <__lxstat64@plt+0x22fc>
   15c70:	cmp	fp, r0
   15c74:	bhi	15cd4 <__lxstat64@plt+0x4e78>
   15c78:	add	fp, r0, #1
   15c7c:	movw	r3, #41308	; 0xa15c
   15c80:	movt	r3, #2
   15c84:	cmp	r4, r3
   15c88:	str	fp, [r7]
   15c8c:	beq	15c98 <__lxstat64@plt+0x4e3c>
   15c90:	mov	r0, r4
   15c94:	bl	17f28 <__lxstat64@plt+0x70cc>
   15c98:	mov	r0, fp
   15c9c:	bl	1754c <__lxstat64@plt+0x66f0>
   15ca0:	ldr	r3, [sp, #32]
   15ca4:	mov	r2, r6
   15ca8:	mov	r1, fp
   15cac:	mov	r4, r0
   15cb0:	ldr	lr, [sp, #72]	; 0x48
   15cb4:	ldr	ip, [sp, #76]	; 0x4c
   15cb8:	str	r0, [r7, #4]
   15cbc:	stm	sp, {r3, r8}
   15cc0:	mvn	r3, #0
   15cc4:	str	r5, [sp, #8]
   15cc8:	str	lr, [sp, #12]
   15ccc:	str	ip, [sp, #16]
   15cd0:	bl	13158 <__lxstat64@plt+0x22fc>
   15cd4:	mov	r0, r4
   15cd8:	str	sl, [r9]
   15cdc:	add	sp, sp, #84	; 0x54
   15ce0:	ldrd	r4, [sp]
   15ce4:	ldrd	r6, [sp, #8]
   15ce8:	ldrd	r8, [sp, #16]
   15cec:	ldrd	sl, [sp, #24]
   15cf0:	add	sp, sp, #32
   15cf4:	pop	{pc}		; (ldr pc, [sp], #4)
   15cf8:	mov	r0, #8
   15cfc:	mvn	r3, #-2147483648	; 0x80000000
   15d00:	add	r1, sp, #28
   15d04:	str	r0, [sp]
   15d08:	mov	r0, #0
   15d0c:	bl	177f0 <__lxstat64@plt+0x6994>
   15d10:	ldrd	r2, [r4, #8]
   15d14:	mov	r7, r0
   15d18:	str	r0, [r4]
   15d1c:	strd	r2, [r0]
   15d20:	b	15c08 <__lxstat64@plt+0x4dac>
   15d24:	andeq	sl, r2, ip, asr r2
   15d28:	ldr	ip, [pc, #472]	; 15f08 <__lxstat64@plt+0x50ac>
   15d2c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   15d30:	mov	r5, r0
   15d34:	movw	r4, #41196	; 0xa0ec
   15d38:	movt	r4, #2
   15d3c:	ldrd	r2, [ip]
   15d40:	ldrd	r0, [ip, #8]
   15d44:	strd	r6, [sp, #8]
   15d48:	strd	r8, [sp, #16]
   15d4c:	strd	sl, [sp, #24]
   15d50:	str	lr, [sp, #32]
   15d54:	sub	sp, sp, #84	; 0x54
   15d58:	strd	r2, [sp, #32]
   15d5c:	strd	r0, [sp, #40]	; 0x28
   15d60:	ldr	r6, [sp, #44]	; 0x2c
   15d64:	ldrd	r2, [ip, #16]
   15d68:	ldrd	r0, [ip, #24]
   15d6c:	mvn	lr, r6
   15d70:	and	lr, lr, #67108864	; 0x4000000
   15d74:	eor	lr, lr, r6
   15d78:	ldrd	r6, [ip, #40]	; 0x28
   15d7c:	strd	r2, [sp, #48]	; 0x30
   15d80:	ldrd	r2, [ip, #32]
   15d84:	str	lr, [sp, #44]	; 0x2c
   15d88:	strd	r0, [sp, #56]	; 0x38
   15d8c:	strd	r2, [sp, #64]	; 0x40
   15d90:	strd	r6, [sp, #72]	; 0x48
   15d94:	bl	10d84 <__errno_location@plt>
   15d98:	mov	r8, r0
   15d9c:	ldr	r9, [r0]
   15da0:	ldr	r2, [r4, #4]
   15da4:	ldr	r6, [r4]
   15da8:	cmp	r2, #0
   15dac:	bgt	15e08 <__lxstat64@plt+0x4fac>
   15db0:	add	r3, r4, #8
   15db4:	str	r2, [sp, #28]
   15db8:	rsb	r2, r2, #1
   15dbc:	cmp	r6, r3
   15dc0:	beq	15edc <__lxstat64@plt+0x5080>
   15dc4:	mov	r1, #8
   15dc8:	mov	r0, r6
   15dcc:	mvn	r3, #-2147483648	; 0x80000000
   15dd0:	str	r1, [sp]
   15dd4:	add	r1, sp, #28
   15dd8:	bl	177f0 <__lxstat64@plt+0x6994>
   15ddc:	mov	r6, r0
   15de0:	str	r0, [r4]
   15de4:	ldr	r0, [r4, #4]
   15de8:	mov	r1, #0
   15dec:	ldr	r2, [sp, #28]
   15df0:	sub	r2, r2, r0
   15df4:	add	r0, r6, r0, lsl #3
   15df8:	lsl	r2, r2, #3
   15dfc:	bl	10da8 <memset@plt>
   15e00:	ldr	r3, [sp, #28]
   15e04:	str	r3, [r4, #4]
   15e08:	ldr	sl, [r6]
   15e0c:	add	r0, sp, #40	; 0x28
   15e10:	mvn	r3, #0
   15e14:	mov	r2, r5
   15e18:	ldr	r7, [sp, #36]	; 0x24
   15e1c:	ldr	r4, [r6, #4]
   15e20:	mov	r1, sl
   15e24:	str	r0, [sp, #8]
   15e28:	ldr	lr, [sp, #32]
   15e2c:	orr	r7, r7, #1
   15e30:	ldr	ip, [sp, #72]	; 0x48
   15e34:	mov	r0, r4
   15e38:	ldr	fp, [sp, #76]	; 0x4c
   15e3c:	str	lr, [sp]
   15e40:	str	r7, [sp, #4]
   15e44:	str	ip, [sp, #12]
   15e48:	str	fp, [sp, #16]
   15e4c:	bl	13158 <__lxstat64@plt+0x22fc>
   15e50:	cmp	sl, r0
   15e54:	bhi	15eb8 <__lxstat64@plt+0x505c>
   15e58:	add	sl, r0, #1
   15e5c:	movw	r3, #41308	; 0xa15c
   15e60:	movt	r3, #2
   15e64:	cmp	r4, r3
   15e68:	str	sl, [r6]
   15e6c:	beq	15e78 <__lxstat64@plt+0x501c>
   15e70:	mov	r0, r4
   15e74:	bl	17f28 <__lxstat64@plt+0x70cc>
   15e78:	mov	r0, sl
   15e7c:	bl	1754c <__lxstat64@plt+0x66f0>
   15e80:	ldr	r3, [sp, #32]
   15e84:	mov	r2, r5
   15e88:	add	r5, sp, #40	; 0x28
   15e8c:	mov	r1, sl
   15e90:	mov	r4, r0
   15e94:	ldr	lr, [sp, #72]	; 0x48
   15e98:	ldr	ip, [sp, #76]	; 0x4c
   15e9c:	str	r0, [r6, #4]
   15ea0:	stm	sp, {r3, r7}
   15ea4:	mvn	r3, #0
   15ea8:	str	r5, [sp, #8]
   15eac:	str	lr, [sp, #12]
   15eb0:	str	ip, [sp, #16]
   15eb4:	bl	13158 <__lxstat64@plt+0x22fc>
   15eb8:	mov	r0, r4
   15ebc:	str	r9, [r8]
   15ec0:	add	sp, sp, #84	; 0x54
   15ec4:	ldrd	r4, [sp]
   15ec8:	ldrd	r6, [sp, #8]
   15ecc:	ldrd	r8, [sp, #16]
   15ed0:	ldrd	sl, [sp, #24]
   15ed4:	add	sp, sp, #32
   15ed8:	pop	{pc}		; (ldr pc, [sp], #4)
   15edc:	mov	r0, #8
   15ee0:	mvn	r3, #-2147483648	; 0x80000000
   15ee4:	add	r1, sp, #28
   15ee8:	str	r0, [sp]
   15eec:	mov	r0, #0
   15ef0:	bl	177f0 <__lxstat64@plt+0x6994>
   15ef4:	ldrd	r2, [r4, #8]
   15ef8:	mov	r6, r0
   15efc:	str	r0, [r4]
   15f00:	strd	r2, [r0]
   15f04:	b	15de4 <__lxstat64@plt+0x4f88>
   15f08:	andeq	sl, r2, ip, asr r2
   15f0c:	ldr	ip, [pc, #480]	; 160f4 <__lxstat64@plt+0x5298>
   15f10:	strd	r4, [sp, #-36]!	; 0xffffffdc
   15f14:	mov	r5, r0
   15f18:	movw	r4, #41196	; 0xa0ec
   15f1c:	movt	r4, #2
   15f20:	ldrd	r2, [ip]
   15f24:	strd	r6, [sp, #8]
   15f28:	mov	r6, r1
   15f2c:	ldrd	r0, [ip, #8]
   15f30:	strd	r8, [sp, #16]
   15f34:	strd	sl, [sp, #24]
   15f38:	str	lr, [sp, #32]
   15f3c:	sub	sp, sp, #84	; 0x54
   15f40:	ldrd	r8, [ip, #40]	; 0x28
   15f44:	strd	r2, [sp, #32]
   15f48:	strd	r0, [sp, #40]	; 0x28
   15f4c:	ldrd	r2, [ip, #16]
   15f50:	ldr	r7, [sp, #44]	; 0x2c
   15f54:	ldrd	r0, [ip, #24]
   15f58:	strd	r2, [sp, #48]	; 0x30
   15f5c:	ldrd	r2, [ip, #32]
   15f60:	mvn	lr, r7
   15f64:	and	lr, lr, #67108864	; 0x4000000
   15f68:	eor	lr, lr, r7
   15f6c:	str	lr, [sp, #44]	; 0x2c
   15f70:	strd	r0, [sp, #56]	; 0x38
   15f74:	strd	r2, [sp, #64]	; 0x40
   15f78:	strd	r8, [sp, #72]	; 0x48
   15f7c:	bl	10d84 <__errno_location@plt>
   15f80:	mov	r9, r0
   15f84:	ldr	sl, [r0]
   15f88:	ldr	r2, [r4, #4]
   15f8c:	ldr	r7, [r4]
   15f90:	cmp	r2, #0
   15f94:	bgt	15ff0 <__lxstat64@plt+0x5194>
   15f98:	add	r3, r4, #8
   15f9c:	str	r2, [sp, #28]
   15fa0:	rsb	r2, r2, #1
   15fa4:	cmp	r7, r3
   15fa8:	beq	160c8 <__lxstat64@plt+0x526c>
   15fac:	mov	r1, #8
   15fb0:	mov	r0, r7
   15fb4:	mvn	r3, #-2147483648	; 0x80000000
   15fb8:	str	r1, [sp]
   15fbc:	add	r1, sp, #28
   15fc0:	bl	177f0 <__lxstat64@plt+0x6994>
   15fc4:	mov	r7, r0
   15fc8:	str	r0, [r4]
   15fcc:	ldr	r0, [r4, #4]
   15fd0:	mov	r1, #0
   15fd4:	ldr	r2, [sp, #28]
   15fd8:	sub	r2, r2, r0
   15fdc:	add	r0, r7, r0, lsl #3
   15fe0:	lsl	r2, r2, #3
   15fe4:	bl	10da8 <memset@plt>
   15fe8:	ldr	r3, [sp, #28]
   15fec:	str	r3, [r4, #4]
   15ff0:	ldr	ip, [sp, #32]
   15ff4:	add	r0, sp, #40	; 0x28
   15ff8:	mov	r3, r6
   15ffc:	mov	r2, r5
   16000:	ldr	r8, [sp, #36]	; 0x24
   16004:	ldr	fp, [r7]
   16008:	ldr	r4, [r7, #4]
   1600c:	str	ip, [sp]
   16010:	orr	r8, r8, #1
   16014:	ldr	ip, [sp, #72]	; 0x48
   16018:	mov	r1, fp
   1601c:	str	r8, [sp, #4]
   16020:	ldr	lr, [sp, #76]	; 0x4c
   16024:	str	r0, [sp, #8]
   16028:	mov	r0, r4
   1602c:	str	ip, [sp, #12]
   16030:	str	lr, [sp, #16]
   16034:	bl	13158 <__lxstat64@plt+0x22fc>
   16038:	cmp	fp, r0
   1603c:	bhi	160a4 <__lxstat64@plt+0x5248>
   16040:	add	fp, r0, #1
   16044:	movw	r3, #41308	; 0xa15c
   16048:	movt	r3, #2
   1604c:	cmp	r4, r3
   16050:	str	fp, [r7]
   16054:	beq	16060 <__lxstat64@plt+0x5204>
   16058:	mov	r0, r4
   1605c:	bl	17f28 <__lxstat64@plt+0x70cc>
   16060:	mov	r0, fp
   16064:	bl	1754c <__lxstat64@plt+0x66f0>
   16068:	ldr	lr, [sp, #32]
   1606c:	mov	r2, r5
   16070:	mov	r3, r6
   16074:	mov	r1, fp
   16078:	mov	r4, r0
   1607c:	ldr	r5, [sp, #72]	; 0x48
   16080:	ldr	ip, [sp, #76]	; 0x4c
   16084:	str	r0, [r7, #4]
   16088:	str	lr, [sp]
   1608c:	add	lr, sp, #40	; 0x28
   16090:	str	r8, [sp, #4]
   16094:	str	lr, [sp, #8]
   16098:	str	r5, [sp, #12]
   1609c:	str	ip, [sp, #16]
   160a0:	bl	13158 <__lxstat64@plt+0x22fc>
   160a4:	mov	r0, r4
   160a8:	str	sl, [r9]
   160ac:	add	sp, sp, #84	; 0x54
   160b0:	ldrd	r4, [sp]
   160b4:	ldrd	r6, [sp, #8]
   160b8:	ldrd	r8, [sp, #16]
   160bc:	ldrd	sl, [sp, #24]
   160c0:	add	sp, sp, #32
   160c4:	pop	{pc}		; (ldr pc, [sp], #4)
   160c8:	mov	r0, #8
   160cc:	mvn	r3, #-2147483648	; 0x80000000
   160d0:	add	r1, sp, #28
   160d4:	str	r0, [sp]
   160d8:	mov	r0, #0
   160dc:	bl	177f0 <__lxstat64@plt+0x6994>
   160e0:	ldrd	r2, [r4, #8]
   160e4:	mov	r7, r0
   160e8:	str	r0, [r4]
   160ec:	strd	r2, [r0]
   160f0:	b	15fcc <__lxstat64@plt+0x5170>
   160f4:	andeq	sl, r2, ip, asr r2
   160f8:	strd	r4, [sp, #-12]!
   160fc:	mov	r4, #0
   16100:	mov	r5, #0
   16104:	str	lr, [sp, #8]
   16108:	sub	sp, sp, #100	; 0x64
   1610c:	cmp	r1, #10
   16110:	strd	r4, [sp]
   16114:	strd	r4, [sp, #8]
   16118:	strd	r4, [sp, #16]
   1611c:	strd	r4, [sp, #24]
   16120:	strd	r4, [sp, #32]
   16124:	strd	r4, [sp, #40]	; 0x28
   16128:	beq	16158 <__lxstat64@plt+0x52fc>
   1612c:	mov	ip, #67108864	; 0x4000000
   16130:	mov	r3, sp
   16134:	str	r1, [sp]
   16138:	mov	r1, r2
   1613c:	mvn	r2, #0
   16140:	str	ip, [sp, #12]
   16144:	bl	14b44 <__lxstat64@plt+0x3ce8>
   16148:	add	sp, sp, #100	; 0x64
   1614c:	ldrd	r4, [sp]
   16150:	add	sp, sp, #8
   16154:	pop	{pc}		; (ldr pc, [sp], #4)
   16158:	bl	10e50 <abort@plt>
   1615c:	ldr	ip, [pc, #156]	; 16200 <__lxstat64@plt+0x53a4>
   16160:	cmp	r2, #0
   16164:	cmpne	r1, #0
   16168:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1616c:	strd	r6, [sp, #8]
   16170:	mov	r6, r2
   16174:	str	r8, [sp, #16]
   16178:	mov	r8, r3
   1617c:	strd	sl, [sp, #20]
   16180:	ldrd	r4, [ip]
   16184:	str	lr, [sp, #28]
   16188:	sub	sp, sp, #48	; 0x30
   1618c:	mov	lr, #10
   16190:	ldrd	r2, [ip, #8]
   16194:	ldrd	sl, [ip, #16]
   16198:	strd	r4, [sp]
   1619c:	ldrd	r4, [ip, #32]
   161a0:	str	lr, [sp]
   161a4:	strd	r2, [sp, #8]
   161a8:	strd	sl, [sp, #16]
   161ac:	ldrd	r2, [ip, #24]
   161b0:	ldrd	sl, [ip, #40]	; 0x28
   161b4:	strd	r2, [sp, #24]
   161b8:	strd	r4, [sp, #32]
   161bc:	strd	sl, [sp, #40]	; 0x28
   161c0:	beq	161fc <__lxstat64@plt+0x53a0>
   161c4:	mov	r7, r1
   161c8:	mov	r3, sp
   161cc:	mov	r1, r8
   161d0:	mvn	r2, #0
   161d4:	str	r7, [sp, #40]	; 0x28
   161d8:	str	r6, [sp, #44]	; 0x2c
   161dc:	bl	14b44 <__lxstat64@plt+0x3ce8>
   161e0:	add	sp, sp, #48	; 0x30
   161e4:	ldrd	r4, [sp]
   161e8:	ldrd	r6, [sp, #8]
   161ec:	ldr	r8, [sp, #16]
   161f0:	ldrd	sl, [sp, #20]
   161f4:	add	sp, sp, #28
   161f8:	pop	{pc}		; (ldr pc, [sp], #4)
   161fc:	bl	10e50 <abort@plt>
   16200:	andeq	sl, r2, ip, asr r2
   16204:	ldr	ip, [pc, #156]	; 162a8 <__lxstat64@plt+0x544c>
   16208:	cmp	r2, #0
   1620c:	cmpne	r1, #0
   16210:	strd	r4, [sp, #-32]!	; 0xffffffe0
   16214:	strd	r6, [sp, #8]
   16218:	mov	r6, r2
   1621c:	str	r8, [sp, #16]
   16220:	mov	r8, r3
   16224:	strd	sl, [sp, #20]
   16228:	ldrd	r4, [ip]
   1622c:	str	lr, [sp, #28]
   16230:	sub	sp, sp, #48	; 0x30
   16234:	mov	lr, #10
   16238:	ldrd	r2, [ip, #8]
   1623c:	ldrd	sl, [ip, #16]
   16240:	strd	r4, [sp]
   16244:	ldrd	r4, [ip, #32]
   16248:	str	lr, [sp]
   1624c:	strd	r2, [sp, #8]
   16250:	strd	sl, [sp, #16]
   16254:	ldrd	r2, [ip, #24]
   16258:	ldrd	sl, [ip, #40]	; 0x28
   1625c:	strd	r2, [sp, #24]
   16260:	strd	r4, [sp, #32]
   16264:	strd	sl, [sp, #40]	; 0x28
   16268:	beq	162a4 <__lxstat64@plt+0x5448>
   1626c:	ldr	r2, [sp, #80]	; 0x50
   16270:	mov	r7, r1
   16274:	mov	r3, sp
   16278:	mov	r1, r8
   1627c:	str	r7, [sp, #40]	; 0x28
   16280:	str	r6, [sp, #44]	; 0x2c
   16284:	bl	14b44 <__lxstat64@plt+0x3ce8>
   16288:	add	sp, sp, #48	; 0x30
   1628c:	ldrd	r4, [sp]
   16290:	ldrd	r6, [sp, #8]
   16294:	ldr	r8, [sp, #16]
   16298:	ldrd	sl, [sp, #20]
   1629c:	add	sp, sp, #28
   162a0:	pop	{pc}		; (ldr pc, [sp], #4)
   162a4:	bl	10e50 <abort@plt>
   162a8:	andeq	sl, r2, ip, asr r2
   162ac:	ldr	ip, [pc, #512]	; 164b4 <__lxstat64@plt+0x5658>
   162b0:	cmp	r0, #0
   162b4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   162b8:	ldrd	r4, [ip, #16]
   162bc:	strd	r6, [sp, #8]
   162c0:	clz	r6, r1
   162c4:	mov	r7, r1
   162c8:	strd	r8, [sp, #16]
   162cc:	mov	r8, r0
   162d0:	lsr	r6, r6, #5
   162d4:	strd	sl, [sp, #24]
   162d8:	mov	fp, r2
   162dc:	mov	sl, #10
   162e0:	ldrd	r2, [ip]
   162e4:	moveq	r6, #1
   162e8:	str	lr, [sp, #32]
   162ec:	sub	sp, sp, #92	; 0x5c
   162f0:	cmp	r6, #0
   162f4:	ldrd	r0, [ip, #8]
   162f8:	strd	r2, [sp, #40]	; 0x28
   162fc:	strd	r4, [sp, #56]	; 0x38
   16300:	ldrd	r2, [ip, #24]
   16304:	strd	r0, [sp, #48]	; 0x30
   16308:	ldrd	r0, [ip, #32]
   1630c:	str	sl, [sp, #40]	; 0x28
   16310:	ldrd	r4, [ip, #40]	; 0x28
   16314:	strd	r2, [sp, #64]	; 0x40
   16318:	strd	r0, [sp, #72]	; 0x48
   1631c:	strd	r4, [sp, #80]	; 0x50
   16320:	bne	164b0 <__lxstat64@plt+0x5654>
   16324:	movw	r5, #41196	; 0xa0ec
   16328:	movt	r5, #2
   1632c:	str	r8, [sp, #80]	; 0x50
   16330:	str	r7, [sp, #84]	; 0x54
   16334:	bl	10d84 <__errno_location@plt>
   16338:	ldr	r3, [r0]
   1633c:	mov	r9, r0
   16340:	ldr	r2, [r5, #4]
   16344:	ldr	r4, [r5]
   16348:	str	r3, [sp, #28]
   1634c:	cmp	r2, #0
   16350:	movgt	r1, sl
   16354:	bgt	163bc <__lxstat64@plt+0x5560>
   16358:	add	r3, r5, #8
   1635c:	str	r2, [sp, #36]	; 0x24
   16360:	rsb	r2, r2, #1
   16364:	cmp	r4, r3
   16368:	beq	16484 <__lxstat64@plt+0x5628>
   1636c:	mov	r1, #8
   16370:	mov	r0, r4
   16374:	mvn	r3, #-2147483648	; 0x80000000
   16378:	str	r1, [sp]
   1637c:	add	r1, sp, #36	; 0x24
   16380:	bl	177f0 <__lxstat64@plt+0x6994>
   16384:	mov	r4, r0
   16388:	str	r0, [r5]
   1638c:	ldr	r0, [r5, #4]
   16390:	mov	r1, #0
   16394:	ldr	r2, [sp, #36]	; 0x24
   16398:	sub	r2, r2, r0
   1639c:	add	r0, r4, r0, lsl #3
   163a0:	lsl	r2, r2, #3
   163a4:	bl	10da8 <memset@plt>
   163a8:	ldr	r3, [sp, #36]	; 0x24
   163ac:	ldr	r1, [sp, #40]	; 0x28
   163b0:	ldr	r8, [sp, #80]	; 0x50
   163b4:	str	r3, [r5, #4]
   163b8:	ldr	r7, [sp, #84]	; 0x54
   163bc:	mvn	r3, #0
   163c0:	mov	r2, fp
   163c4:	ldr	r6, [sp, #44]	; 0x2c
   163c8:	ldr	sl, [r4]
   163cc:	ldr	r5, [r4, #4]
   163d0:	orr	r6, r6, #1
   163d4:	stm	sp, {r1, r6}
   163d8:	add	r1, sp, #48	; 0x30
   163dc:	str	r8, [sp, #12]
   163e0:	mov	r0, r5
   163e4:	str	r1, [sp, #8]
   163e8:	mov	r1, sl
   163ec:	str	r7, [sp, #16]
   163f0:	bl	13158 <__lxstat64@plt+0x22fc>
   163f4:	cmp	sl, r0
   163f8:	bhi	1645c <__lxstat64@plt+0x5600>
   163fc:	add	r7, r0, #1
   16400:	movw	r3, #41308	; 0xa15c
   16404:	movt	r3, #2
   16408:	cmp	r5, r3
   1640c:	str	r7, [r4]
   16410:	beq	1641c <__lxstat64@plt+0x55c0>
   16414:	mov	r0, r5
   16418:	bl	17f28 <__lxstat64@plt+0x70cc>
   1641c:	mov	r0, r7
   16420:	bl	1754c <__lxstat64@plt+0x66f0>
   16424:	ldr	r3, [sp, #40]	; 0x28
   16428:	mov	r2, fp
   1642c:	mov	r1, r7
   16430:	mov	r5, r0
   16434:	ldr	lr, [sp, #80]	; 0x50
   16438:	ldr	ip, [sp, #84]	; 0x54
   1643c:	str	r0, [r4, #4]
   16440:	add	r4, sp, #48	; 0x30
   16444:	stm	sp, {r3, r6}
   16448:	mvn	r3, #0
   1644c:	str	r4, [sp, #8]
   16450:	str	lr, [sp, #12]
   16454:	str	ip, [sp, #16]
   16458:	bl	13158 <__lxstat64@plt+0x22fc>
   1645c:	ldr	r3, [sp, #28]
   16460:	mov	r0, r5
   16464:	str	r3, [r9]
   16468:	add	sp, sp, #92	; 0x5c
   1646c:	ldrd	r4, [sp]
   16470:	ldrd	r6, [sp, #8]
   16474:	ldrd	r8, [sp, #16]
   16478:	ldrd	sl, [sp, #24]
   1647c:	add	sp, sp, #32
   16480:	pop	{pc}		; (ldr pc, [sp], #4)
   16484:	mov	r1, #8
   16488:	mvn	r3, #-2147483648	; 0x80000000
   1648c:	mov	r0, r6
   16490:	str	r1, [sp]
   16494:	add	r1, sp, #36	; 0x24
   16498:	bl	177f0 <__lxstat64@plt+0x6994>
   1649c:	ldrd	r2, [r5, #8]
   164a0:	mov	r4, r0
   164a4:	str	r0, [r5]
   164a8:	strd	r2, [r0]
   164ac:	b	1638c <__lxstat64@plt+0x5530>
   164b0:	bl	10e50 <abort@plt>
   164b4:	andeq	sl, r2, ip, asr r2
   164b8:	ldr	ip, [pc, #536]	; 166d8 <__lxstat64@plt+0x587c>
   164bc:	cmp	r0, #0
   164c0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   164c4:	ldrd	r4, [ip, #16]
   164c8:	strd	r6, [sp, #8]
   164cc:	mov	r6, r1
   164d0:	mov	r7, r0
   164d4:	strd	r8, [sp, #16]
   164d8:	mov	r9, #10
   164dc:	strd	sl, [sp, #24]
   164e0:	mov	sl, r2
   164e4:	mov	fp, r3
   164e8:	str	lr, [sp, #32]
   164ec:	clz	lr, r1
   164f0:	sub	sp, sp, #92	; 0x5c
   164f4:	ldrd	r2, [ip]
   164f8:	lsr	lr, lr, #5
   164fc:	moveq	lr, #1
   16500:	ldrd	r0, [ip, #8]
   16504:	cmp	lr, #0
   16508:	strd	r4, [sp, #56]	; 0x38
   1650c:	ldrd	r4, [ip, #40]	; 0x28
   16510:	str	lr, [sp, #28]
   16514:	strd	r2, [sp, #40]	; 0x28
   16518:	ldrd	r2, [ip, #24]
   1651c:	strd	r0, [sp, #48]	; 0x30
   16520:	ldrd	r0, [ip, #32]
   16524:	str	r9, [sp, #40]	; 0x28
   16528:	strd	r2, [sp, #64]	; 0x40
   1652c:	strd	r4, [sp, #80]	; 0x50
   16530:	strd	r0, [sp, #72]	; 0x48
   16534:	bne	166d4 <__lxstat64@plt+0x5878>
   16538:	movw	r5, #41196	; 0xa0ec
   1653c:	movt	r5, #2
   16540:	str	r7, [sp, #80]	; 0x50
   16544:	str	r6, [sp, #84]	; 0x54
   16548:	bl	10d84 <__errno_location@plt>
   1654c:	ldr	r3, [r0]
   16550:	mov	r8, r0
   16554:	ldr	r2, [r5, #4]
   16558:	ldr	r4, [r5]
   1655c:	str	r3, [sp, #24]
   16560:	cmp	r2, #0
   16564:	movgt	r1, r9
   16568:	bgt	165d0 <__lxstat64@plt+0x5774>
   1656c:	add	r3, r5, #8
   16570:	str	r2, [sp, #36]	; 0x24
   16574:	rsb	r2, r2, #1
   16578:	cmp	r4, r3
   1657c:	beq	166a8 <__lxstat64@plt+0x584c>
   16580:	mov	r1, #8
   16584:	mov	r0, r4
   16588:	mvn	r3, #-2147483648	; 0x80000000
   1658c:	str	r1, [sp]
   16590:	add	r1, sp, #36	; 0x24
   16594:	bl	177f0 <__lxstat64@plt+0x6994>
   16598:	mov	r4, r0
   1659c:	str	r0, [r5]
   165a0:	ldr	r0, [r5, #4]
   165a4:	mov	r1, #0
   165a8:	ldr	r2, [sp, #36]	; 0x24
   165ac:	sub	r2, r2, r0
   165b0:	add	r0, r4, r0, lsl #3
   165b4:	lsl	r2, r2, #3
   165b8:	bl	10da8 <memset@plt>
   165bc:	ldr	r3, [sp, #36]	; 0x24
   165c0:	ldr	r1, [sp, #40]	; 0x28
   165c4:	ldr	r7, [sp, #80]	; 0x50
   165c8:	str	r3, [r5, #4]
   165cc:	ldr	r6, [sp, #84]	; 0x54
   165d0:	mov	r3, fp
   165d4:	mov	r2, sl
   165d8:	ldr	r0, [sp, #44]	; 0x2c
   165dc:	ldr	r9, [r4]
   165e0:	ldr	r5, [r4, #4]
   165e4:	orr	r0, r0, #1
   165e8:	str	r1, [sp]
   165ec:	add	r1, sp, #48	; 0x30
   165f0:	str	r0, [sp, #4]
   165f4:	str	r1, [sp, #8]
   165f8:	mov	r1, r9
   165fc:	str	r7, [sp, #12]
   16600:	str	r6, [sp, #16]
   16604:	str	r0, [sp, #28]
   16608:	mov	r0, r5
   1660c:	bl	13158 <__lxstat64@plt+0x22fc>
   16610:	cmp	r9, r0
   16614:	bhi	16680 <__lxstat64@plt+0x5824>
   16618:	add	r6, r0, #1
   1661c:	movw	r3, #41308	; 0xa15c
   16620:	movt	r3, #2
   16624:	cmp	r5, r3
   16628:	str	r6, [r4]
   1662c:	beq	16638 <__lxstat64@plt+0x57dc>
   16630:	mov	r0, r5
   16634:	bl	17f28 <__lxstat64@plt+0x70cc>
   16638:	mov	r0, r6
   1663c:	bl	1754c <__lxstat64@plt+0x66f0>
   16640:	ldr	lr, [sp, #40]	; 0x28
   16644:	mov	r1, r6
   16648:	mov	r3, fp
   1664c:	mov	r2, sl
   16650:	mov	r5, r0
   16654:	ldr	r6, [sp, #80]	; 0x50
   16658:	ldr	ip, [sp, #84]	; 0x54
   1665c:	str	r0, [r4, #4]
   16660:	str	lr, [sp]
   16664:	ldr	lr, [sp, #28]
   16668:	str	lr, [sp, #4]
   1666c:	add	lr, sp, #48	; 0x30
   16670:	str	r6, [sp, #12]
   16674:	str	lr, [sp, #8]
   16678:	str	ip, [sp, #16]
   1667c:	bl	13158 <__lxstat64@plt+0x22fc>
   16680:	ldr	r3, [sp, #24]
   16684:	mov	r0, r5
   16688:	str	r3, [r8]
   1668c:	add	sp, sp, #92	; 0x5c
   16690:	ldrd	r4, [sp]
   16694:	ldrd	r6, [sp, #8]
   16698:	ldrd	r8, [sp, #16]
   1669c:	ldrd	sl, [sp, #24]
   166a0:	add	sp, sp, #32
   166a4:	pop	{pc}		; (ldr pc, [sp], #4)
   166a8:	mov	r1, #8
   166ac:	mvn	r3, #-2147483648	; 0x80000000
   166b0:	ldr	r0, [sp, #28]
   166b4:	str	r1, [sp]
   166b8:	add	r1, sp, #36	; 0x24
   166bc:	bl	177f0 <__lxstat64@plt+0x6994>
   166c0:	ldrd	r2, [r5, #8]
   166c4:	mov	r4, r0
   166c8:	str	r0, [r5]
   166cc:	strd	r2, [r0]
   166d0:	b	165a0 <__lxstat64@plt+0x5744>
   166d4:	bl	10e50 <abort@plt>
   166d8:	andeq	sl, r2, ip, asr r2
   166dc:	ldr	r3, [pc]	; 166e4 <__lxstat64@plt+0x5888>
   166e0:	b	14b44 <__lxstat64@plt+0x3ce8>
   166e4:	strdeq	sl, [r2], -ip
   166e8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   166ec:	movw	r4, #41196	; 0xa0ec
   166f0:	movt	r4, #2
   166f4:	strd	r6, [sp, #8]
   166f8:	strd	r8, [sp, #16]
   166fc:	strd	sl, [sp, #24]
   16700:	mov	sl, r0
   16704:	mov	fp, r1
   16708:	str	lr, [sp, #32]
   1670c:	sub	sp, sp, #44	; 0x2c
   16710:	bl	10d84 <__errno_location@plt>
   16714:	ldr	r3, [r0]
   16718:	mov	r8, r0
   1671c:	ldr	r2, [r4, #4]
   16720:	ldr	r5, [r4]
   16724:	str	r3, [sp, #28]
   16728:	cmp	r2, #0
   1672c:	bgt	16788 <__lxstat64@plt+0x592c>
   16730:	add	r3, r4, #8
   16734:	str	r2, [sp, #36]	; 0x24
   16738:	rsb	r2, r2, #1
   1673c:	cmp	r5, r3
   16740:	beq	16864 <__lxstat64@plt+0x5a08>
   16744:	mov	r1, #8
   16748:	mov	r0, r5
   1674c:	mvn	r3, #-2147483648	; 0x80000000
   16750:	str	r1, [sp]
   16754:	add	r1, sp, #36	; 0x24
   16758:	bl	177f0 <__lxstat64@plt+0x6994>
   1675c:	mov	r5, r0
   16760:	str	r0, [r4]
   16764:	ldr	r0, [r4, #4]
   16768:	mov	r1, #0
   1676c:	ldr	r2, [sp, #36]	; 0x24
   16770:	sub	r2, r2, r0
   16774:	add	r0, r5, r0, lsl #3
   16778:	lsl	r2, r2, #3
   1677c:	bl	10da8 <memset@plt>
   16780:	ldr	r3, [sp, #36]	; 0x24
   16784:	str	r3, [r4, #4]
   16788:	ldr	ip, [r4, #16]
   1678c:	mov	r3, fp
   16790:	mov	r2, sl
   16794:	ldr	r7, [r4, #20]
   16798:	ldr	r0, [pc, #240]	; 16890 <__lxstat64@plt+0x5a34>
   1679c:	ldr	r9, [r5]
   167a0:	orr	r7, r7, #1
   167a4:	ldr	r6, [r5, #4]
   167a8:	str	ip, [sp]
   167ac:	ldr	ip, [r4, #56]	; 0x38
   167b0:	mov	r1, r9
   167b4:	str	r7, [sp, #4]
   167b8:	ldr	lr, [r4, #60]	; 0x3c
   167bc:	str	r0, [sp, #8]
   167c0:	mov	r0, r6
   167c4:	str	ip, [sp, #12]
   167c8:	str	lr, [sp, #16]
   167cc:	bl	13158 <__lxstat64@plt+0x22fc>
   167d0:	cmp	r9, r0
   167d4:	bhi	1683c <__lxstat64@plt+0x59e0>
   167d8:	add	r9, r0, #1
   167dc:	movw	r3, #41308	; 0xa15c
   167e0:	movt	r3, #2
   167e4:	cmp	r6, r3
   167e8:	str	r9, [r5]
   167ec:	beq	167f8 <__lxstat64@plt+0x599c>
   167f0:	mov	r0, r6
   167f4:	bl	17f28 <__lxstat64@plt+0x70cc>
   167f8:	mov	r0, r9
   167fc:	bl	1754c <__lxstat64@plt+0x66f0>
   16800:	ldr	ip, [r4, #16]
   16804:	mov	r1, r9
   16808:	mov	r3, fp
   1680c:	mov	r2, sl
   16810:	mov	r6, r0
   16814:	ldr	r9, [r4, #56]	; 0x38
   16818:	ldr	lr, [r4, #60]	; 0x3c
   1681c:	str	r0, [r5, #4]
   16820:	str	ip, [sp]
   16824:	ldr	ip, [pc, #100]	; 16890 <__lxstat64@plt+0x5a34>
   16828:	str	r7, [sp, #4]
   1682c:	str	ip, [sp, #8]
   16830:	str	r9, [sp, #12]
   16834:	str	lr, [sp, #16]
   16838:	bl	13158 <__lxstat64@plt+0x22fc>
   1683c:	ldr	r3, [sp, #28]
   16840:	mov	r0, r6
   16844:	str	r3, [r8]
   16848:	add	sp, sp, #44	; 0x2c
   1684c:	ldrd	r4, [sp]
   16850:	ldrd	r6, [sp, #8]
   16854:	ldrd	r8, [sp, #16]
   16858:	ldrd	sl, [sp, #24]
   1685c:	add	sp, sp, #32
   16860:	pop	{pc}		; (ldr pc, [sp], #4)
   16864:	mov	r0, #8
   16868:	mvn	r3, #-2147483648	; 0x80000000
   1686c:	add	r1, sp, #36	; 0x24
   16870:	str	r0, [sp]
   16874:	mov	r0, #0
   16878:	bl	177f0 <__lxstat64@plt+0x6994>
   1687c:	ldrd	r2, [r4, #8]
   16880:	mov	r5, r0
   16884:	str	r0, [r4]
   16888:	strd	r2, [r0]
   1688c:	b	16764 <__lxstat64@plt+0x5908>
   16890:	andeq	sl, r2, r4, lsl #2
   16894:	ldr	r3, [pc, #4]	; 168a0 <__lxstat64@plt+0x5a44>
   16898:	mvn	r2, #0
   1689c:	b	14b44 <__lxstat64@plt+0x3ce8>
   168a0:	strdeq	sl, [r2], -ip
   168a4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   168a8:	movw	r4, #41196	; 0xa0ec
   168ac:	movt	r4, #2
   168b0:	strd	r6, [sp, #8]
   168b4:	strd	r8, [sp, #16]
   168b8:	strd	sl, [sp, #24]
   168bc:	mov	sl, r0
   168c0:	str	lr, [sp, #32]
   168c4:	sub	sp, sp, #44	; 0x2c
   168c8:	bl	10d84 <__errno_location@plt>
   168cc:	ldr	r3, [r0]
   168d0:	mov	r8, r0
   168d4:	ldr	r2, [r4, #4]
   168d8:	ldr	r5, [r4]
   168dc:	str	r3, [sp, #28]
   168e0:	cmp	r2, #0
   168e4:	bgt	16940 <__lxstat64@plt+0x5ae4>
   168e8:	add	r3, r4, #8
   168ec:	str	r2, [sp, #36]	; 0x24
   168f0:	rsb	r2, r2, #1
   168f4:	cmp	r5, r3
   168f8:	beq	16a08 <__lxstat64@plt+0x5bac>
   168fc:	mov	r1, #8
   16900:	mov	r0, r5
   16904:	mvn	r3, #-2147483648	; 0x80000000
   16908:	str	r1, [sp]
   1690c:	add	r1, sp, #36	; 0x24
   16910:	bl	177f0 <__lxstat64@plt+0x6994>
   16914:	mov	r5, r0
   16918:	str	r0, [r4]
   1691c:	ldr	r0, [r4, #4]
   16920:	mov	r1, #0
   16924:	ldr	r2, [sp, #36]	; 0x24
   16928:	sub	r2, r2, r0
   1692c:	add	r0, r5, r0, lsl #3
   16930:	lsl	r2, r2, #3
   16934:	bl	10da8 <memset@plt>
   16938:	ldr	r3, [sp, #36]	; 0x24
   1693c:	str	r3, [r4, #4]
   16940:	ldr	ip, [r4, #16]
   16944:	mvn	r3, #0
   16948:	mov	r2, sl
   1694c:	ldr	r7, [r4, #20]
   16950:	ldr	fp, [pc, #220]	; 16a34 <__lxstat64@plt+0x5bd8>
   16954:	ldr	r9, [r5]
   16958:	orr	r7, r7, #1
   1695c:	ldr	r6, [r5, #4]
   16960:	str	ip, [sp]
   16964:	ldr	ip, [r4, #56]	; 0x38
   16968:	mov	r1, r9
   1696c:	stmib	sp, {r7, fp}
   16970:	ldr	lr, [r4, #60]	; 0x3c
   16974:	mov	r0, r6
   16978:	str	ip, [sp, #12]
   1697c:	str	lr, [sp, #16]
   16980:	bl	13158 <__lxstat64@plt+0x22fc>
   16984:	cmp	r9, r0
   16988:	bhi	169e0 <__lxstat64@plt+0x5b84>
   1698c:	add	r9, r0, #1
   16990:	movw	r3, #41308	; 0xa15c
   16994:	movt	r3, #2
   16998:	cmp	r6, r3
   1699c:	str	r9, [r5]
   169a0:	beq	169ac <__lxstat64@plt+0x5b50>
   169a4:	mov	r0, r6
   169a8:	bl	17f28 <__lxstat64@plt+0x70cc>
   169ac:	mov	r0, r9
   169b0:	bl	1754c <__lxstat64@plt+0x66f0>
   169b4:	ldr	r3, [r4, #16]
   169b8:	mov	r2, sl
   169bc:	mov	r1, r9
   169c0:	mov	r6, r0
   169c4:	ldr	lr, [r4, #56]	; 0x38
   169c8:	ldr	ip, [r4, #60]	; 0x3c
   169cc:	str	r0, [r5, #4]
   169d0:	stm	sp, {r3, r7, fp, lr}
   169d4:	mvn	r3, #0
   169d8:	str	ip, [sp, #16]
   169dc:	bl	13158 <__lxstat64@plt+0x22fc>
   169e0:	ldr	r3, [sp, #28]
   169e4:	mov	r0, r6
   169e8:	str	r3, [r8]
   169ec:	add	sp, sp, #44	; 0x2c
   169f0:	ldrd	r4, [sp]
   169f4:	ldrd	r6, [sp, #8]
   169f8:	ldrd	r8, [sp, #16]
   169fc:	ldrd	sl, [sp, #24]
   16a00:	add	sp, sp, #32
   16a04:	pop	{pc}		; (ldr pc, [sp], #4)
   16a08:	mov	r0, #8
   16a0c:	mvn	r3, #-2147483648	; 0x80000000
   16a10:	add	r1, sp, #36	; 0x24
   16a14:	str	r0, [sp]
   16a18:	mov	r0, #0
   16a1c:	bl	177f0 <__lxstat64@plt+0x6994>
   16a20:	ldrd	r2, [r4, #8]
   16a24:	mov	r5, r0
   16a28:	str	r0, [r4]
   16a2c:	strd	r2, [r0]
   16a30:	b	1691c <__lxstat64@plt+0x5ac0>
   16a34:	andeq	sl, r2, r4, lsl #2
   16a38:	mov	r3, r0
   16a3c:	push	{lr}		; (str lr, [sp, #-4]!)
   16a40:	ldrb	r0, [r0]
   16a44:	ldrb	r2, [r1]
   16a48:	cmp	r0, #45	; 0x2d
   16a4c:	beq	16aec <__lxstat64@plt+0x5c90>
   16a50:	cmp	r2, #45	; 0x2d
   16a54:	beq	16b28 <__lxstat64@plt+0x5ccc>
   16a58:	cmp	r0, #48	; 0x30
   16a5c:	beq	16bf8 <__lxstat64@plt+0x5d9c>
   16a60:	cmp	r2, #48	; 0x30
   16a64:	beq	16bf0 <__lxstat64@plt+0x5d94>
   16a68:	cmp	r2, r0
   16a6c:	sub	ip, r0, #48	; 0x30
   16a70:	bne	16a90 <__lxstat64@plt+0x5c34>
   16a74:	cmp	ip, #9
   16a78:	bhi	16c20 <__lxstat64@plt+0x5dc4>
   16a7c:	ldrb	r0, [r3, #1]!
   16a80:	ldrb	r2, [r1, #1]!
   16a84:	sub	ip, r0, #48	; 0x30
   16a88:	cmp	r0, r2
   16a8c:	beq	16a74 <__lxstat64@plt+0x5c18>
   16a90:	cmp	ip, #9
   16a94:	sub	r0, r0, r2
   16a98:	bhi	16c24 <__lxstat64@plt+0x5dc8>
   16a9c:	mov	lr, #0
   16aa0:	ldrb	ip, [r3, #1]!
   16aa4:	add	lr, lr, #1
   16aa8:	sub	ip, ip, #48	; 0x30
   16aac:	cmp	ip, #9
   16ab0:	bls	16aa0 <__lxstat64@plt+0x5c44>
   16ab4:	sub	r3, r2, #48	; 0x30
   16ab8:	cmp	r3, #9
   16abc:	bhi	16c3c <__lxstat64@plt+0x5de0>
   16ac0:	mov	r2, #0
   16ac4:	ldrb	r3, [r1, #1]!
   16ac8:	add	r2, r2, #1
   16acc:	sub	r3, r3, #48	; 0x30
   16ad0:	cmp	r3, #9
   16ad4:	bls	16ac4 <__lxstat64@plt+0x5c68>
   16ad8:	cmp	lr, r2
   16adc:	beq	16c08 <__lxstat64@plt+0x5dac>
   16ae0:	bcs	16b40 <__lxstat64@plt+0x5ce4>
   16ae4:	mvn	r0, #0
   16ae8:	pop	{pc}		; (ldr pc, [sp], #4)
   16aec:	ldrb	r0, [r3, #1]!
   16af0:	cmp	r0, #48	; 0x30
   16af4:	beq	16aec <__lxstat64@plt+0x5c90>
   16af8:	cmp	r2, #45	; 0x2d
   16afc:	sub	ip, r0, #48	; 0x30
   16b00:	beq	16b68 <__lxstat64@plt+0x5d0c>
   16b04:	cmp	ip, #9
   16b08:	bls	16ae4 <__lxstat64@plt+0x5c88>
   16b0c:	cmp	r2, #48	; 0x30
   16b10:	beq	16c00 <__lxstat64@plt+0x5da4>
   16b14:	sub	r0, r2, #48	; 0x30
   16b18:	cmp	r0, #9
   16b1c:	movhi	r0, #0
   16b20:	mvnls	r0, #0
   16b24:	pop	{pc}		; (ldr pc, [sp], #4)
   16b28:	ldrb	r2, [r1, #1]!
   16b2c:	cmp	r2, #48	; 0x30
   16b30:	beq	16b28 <__lxstat64@plt+0x5ccc>
   16b34:	sub	r2, r2, #48	; 0x30
   16b38:	cmp	r2, #9
   16b3c:	bhi	16b4c <__lxstat64@plt+0x5cf0>
   16b40:	mov	r0, #1
   16b44:	pop	{pc}		; (ldr pc, [sp], #4)
   16b48:	ldrb	r0, [r3, #1]!
   16b4c:	cmp	r0, #48	; 0x30
   16b50:	beq	16b48 <__lxstat64@plt+0x5cec>
   16b54:	sub	r0, r0, #48	; 0x30
   16b58:	cmp	r0, #9
   16b5c:	movhi	r0, #0
   16b60:	movls	r0, #1
   16b64:	b	16b44 <__lxstat64@plt+0x5ce8>
   16b68:	ldrb	r2, [r1, #1]!
   16b6c:	cmp	r2, #48	; 0x30
   16b70:	beq	16b68 <__lxstat64@plt+0x5d0c>
   16b74:	cmp	r0, r2
   16b78:	bne	16b98 <__lxstat64@plt+0x5d3c>
   16b7c:	cmp	ip, #9
   16b80:	bhi	16c48 <__lxstat64@plt+0x5dec>
   16b84:	ldrb	r0, [r3, #1]!
   16b88:	ldrb	r2, [r1, #1]!
   16b8c:	sub	ip, r0, #48	; 0x30
   16b90:	cmp	r0, r2
   16b94:	beq	16b7c <__lxstat64@plt+0x5d20>
   16b98:	cmp	ip, #9
   16b9c:	sub	r0, r2, r0
   16ba0:	bhi	16c4c <__lxstat64@plt+0x5df0>
   16ba4:	mov	lr, #0
   16ba8:	ldrb	ip, [r3, #1]!
   16bac:	add	lr, lr, #1
   16bb0:	sub	ip, ip, #48	; 0x30
   16bb4:	cmp	ip, #9
   16bb8:	bls	16ba8 <__lxstat64@plt+0x5d4c>
   16bbc:	sub	r2, r2, #48	; 0x30
   16bc0:	cmp	r2, #9
   16bc4:	bhi	16c60 <__lxstat64@plt+0x5e04>
   16bc8:	mov	r2, #0
   16bcc:	ldrb	r3, [r1, #1]!
   16bd0:	add	r2, r2, #1
   16bd4:	sub	r3, r3, #48	; 0x30
   16bd8:	cmp	r3, #9
   16bdc:	bls	16bcc <__lxstat64@plt+0x5d70>
   16be0:	cmp	r2, lr
   16be4:	beq	16c14 <__lxstat64@plt+0x5db8>
   16be8:	bhi	16b40 <__lxstat64@plt+0x5ce4>
   16bec:	b	16ae4 <__lxstat64@plt+0x5c88>
   16bf0:	ldrb	r2, [r1, #1]!
   16bf4:	b	16a60 <__lxstat64@plt+0x5c04>
   16bf8:	ldrb	r0, [r3, #1]!
   16bfc:	b	16a58 <__lxstat64@plt+0x5bfc>
   16c00:	ldrb	r2, [r1, #1]!
   16c04:	b	16b0c <__lxstat64@plt+0x5cb0>
   16c08:	cmp	lr, #0
   16c0c:	moveq	r0, #0
   16c10:	b	16b44 <__lxstat64@plt+0x5ce8>
   16c14:	cmp	r2, #0
   16c18:	moveq	r0, #0
   16c1c:	b	16b44 <__lxstat64@plt+0x5ce8>
   16c20:	sub	r0, r0, r2
   16c24:	sub	r3, r2, #48	; 0x30
   16c28:	cmp	r3, #9
   16c2c:	movls	lr, #0
   16c30:	bls	16ac0 <__lxstat64@plt+0x5c64>
   16c34:	mov	r0, #0
   16c38:	b	16b44 <__lxstat64@plt+0x5ce8>
   16c3c:	adds	r0, lr, #0
   16c40:	movne	r0, #1
   16c44:	b	16b44 <__lxstat64@plt+0x5ce8>
   16c48:	sub	r0, r2, r0
   16c4c:	sub	r2, r2, #48	; 0x30
   16c50:	cmp	r2, #9
   16c54:	movls	lr, #0
   16c58:	bls	16bc8 <__lxstat64@plt+0x5d6c>
   16c5c:	b	16c34 <__lxstat64@plt+0x5dd8>
   16c60:	adds	r0, lr, #0
   16c64:	movne	r0, #1
   16c68:	rsb	r0, r0, #0
   16c6c:	b	16b44 <__lxstat64@plt+0x5ce8>
   16c70:	strd	r4, [sp, #-16]!
   16c74:	mov	r5, r0
   16c78:	mov	r0, r2
   16c7c:	str	r6, [sp, #8]
   16c80:	mov	r6, r1
   16c84:	mov	r1, r3
   16c88:	str	lr, [sp, #12]
   16c8c:	bl	17bdc <__lxstat64@plt+0x6d80>
   16c90:	subs	r4, r0, #0
   16c94:	beq	16cc8 <__lxstat64@plt+0x5e6c>
   16c98:	mov	r0, r5
   16c9c:	mov	r1, r6
   16ca0:	mov	r3, r4
   16ca4:	movw	r2, #38020	; 0x9484
   16ca8:	movt	r2, #1
   16cac:	bl	10d18 <error@plt>
   16cb0:	mov	r0, r4
   16cb4:	ldrd	r4, [sp]
   16cb8:	ldr	r6, [sp, #8]
   16cbc:	ldr	lr, [sp, #12]
   16cc0:	add	sp, sp, #16
   16cc4:	b	17f28 <__lxstat64@plt+0x70cc>
   16cc8:	bl	10d84 <__errno_location@plt>
   16ccc:	ldr	r5, [r0]
   16cd0:	mov	r2, #5
   16cd4:	movw	r1, #38308	; 0x95a4
   16cd8:	movt	r1, #1
   16cdc:	mov	r0, r4
   16ce0:	bl	10c94 <dcgettext@plt>
   16ce4:	mov	r2, r0
   16ce8:	mov	r0, r4
   16cec:	mov	r1, r5
   16cf0:	bl	10d18 <error@plt>
   16cf4:	bl	10e50 <abort@plt>
   16cf8:	strd	r4, [sp, #-24]!	; 0xffffffe8
   16cfc:	mov	r5, r2
   16d00:	strd	r6, [sp, #8]
   16d04:	mov	r6, r0
   16d08:	mov	r7, r1
   16d0c:	str	r8, [sp, #16]
   16d10:	mov	r8, r3
   16d14:	str	lr, [sp, #20]
   16d18:	sub	sp, sp, #8
   16d1c:	ldrd	r0, [sp, #32]
   16d20:	bl	17bdc <__lxstat64@plt+0x6d80>
   16d24:	subs	r4, r0, #0
   16d28:	beq	16d94 <__lxstat64@plt+0x5f38>
   16d2c:	cmp	r5, #0
   16d30:	beq	16d78 <__lxstat64@plt+0x5f1c>
   16d34:	movw	ip, #38020	; 0x9484
   16d38:	movt	ip, #1
   16d3c:	mov	r3, r8
   16d40:	mov	r2, r5
   16d44:	mov	r1, r7
   16d48:	mov	r0, r6
   16d4c:	str	ip, [sp]
   16d50:	str	r4, [sp, #4]
   16d54:	bl	10d30 <error_at_line@plt>
   16d58:	mov	r0, r4
   16d5c:	add	sp, sp, #8
   16d60:	ldrd	r4, [sp]
   16d64:	ldrd	r6, [sp, #8]
   16d68:	ldr	r8, [sp, #16]
   16d6c:	ldr	lr, [sp, #20]
   16d70:	add	sp, sp, #24
   16d74:	b	17f28 <__lxstat64@plt+0x70cc>
   16d78:	mov	r1, r7
   16d7c:	mov	r0, r6
   16d80:	movw	r2, #38020	; 0x9484
   16d84:	movt	r2, #1
   16d88:	mov	r3, r4
   16d8c:	bl	10d18 <error@plt>
   16d90:	b	16d58 <__lxstat64@plt+0x5efc>
   16d94:	bl	10d84 <__errno_location@plt>
   16d98:	ldr	r5, [r0]
   16d9c:	mov	r2, #5
   16da0:	movw	r1, #38308	; 0x95a4
   16da4:	movt	r1, #1
   16da8:	mov	r0, r4
   16dac:	bl	10c94 <dcgettext@plt>
   16db0:	mov	r2, r0
   16db4:	mov	r0, r4
   16db8:	mov	r1, r5
   16dbc:	bl	10d18 <error@plt>
   16dc0:	bl	10e50 <abort@plt>
   16dc4:	cmp	r1, #0
   16dc8:	strd	r4, [sp, #-16]!
   16dcc:	mov	ip, r3
   16dd0:	str	r6, [sp, #8]
   16dd4:	mov	r4, r0
   16dd8:	str	lr, [sp, #12]
   16ddc:	sub	sp, sp, #32
   16de0:	ldr	r5, [sp, #48]	; 0x30
   16de4:	ldr	r6, [sp, #52]	; 0x34
   16de8:	beq	16f2c <__lxstat64@plt+0x60d0>
   16dec:	mov	r3, r1
   16df0:	mov	r1, #1
   16df4:	stm	sp, {r2, ip}
   16df8:	movw	r2, #38340	; 0x95c4
   16dfc:	movt	r2, #1
   16e00:	bl	10dcc <__fprintf_chk@plt>
   16e04:	mov	r2, #5
   16e08:	movw	r1, #38360	; 0x95d8
   16e0c:	movt	r1, #1
   16e10:	mov	r0, #0
   16e14:	bl	10c94 <dcgettext@plt>
   16e18:	movw	ip, #2022	; 0x7e6
   16e1c:	mov	r3, r0
   16e20:	mov	r1, #1
   16e24:	movw	r2, #39088	; 0x98b0
   16e28:	movt	r2, #1
   16e2c:	mov	r0, r4
   16e30:	str	ip, [sp]
   16e34:	bl	10dcc <__fprintf_chk@plt>
   16e38:	mov	r1, r4
   16e3c:	mov	r0, #10
   16e40:	bl	10c88 <fputc_unlocked@plt>
   16e44:	mov	r2, #5
   16e48:	movw	r1, #38364	; 0x95dc
   16e4c:	movt	r1, #1
   16e50:	mov	r0, #0
   16e54:	bl	10c94 <dcgettext@plt>
   16e58:	mov	r2, r0
   16e5c:	mov	r1, #1
   16e60:	movw	r3, #38536	; 0x9688
   16e64:	movt	r3, #1
   16e68:	mov	r0, r4
   16e6c:	bl	10dcc <__fprintf_chk@plt>
   16e70:	mov	r1, r4
   16e74:	mov	r0, #10
   16e78:	bl	10c88 <fputc_unlocked@plt>
   16e7c:	cmp	r6, #9
   16e80:	ldrls	pc, [pc, r6, lsl #2]
   16e84:	b	17198 <__lxstat64@plt+0x633c>
   16e88:	andeq	r6, r1, r8, lsl pc
   16e8c:	andeq	r6, r1, r8, asr #30
   16e90:	andeq	r6, r1, r4, lsl #31
   16e94:	andeq	r6, r1, r4, asr #31
   16e98:	andeq	r7, r1, ip
   16e9c:	andeq	r7, r1, r4, asr #32
   16ea0:	andeq	r7, r1, ip, lsl #1
   16ea4:	andeq	r7, r1, r0, ror #1
   16ea8:	andeq	r7, r1, r8, lsr r1
   16eac:			; <UNDEFINED> instruction: 0x00016eb0
   16eb0:	movw	r1, #38840	; 0x97b8
   16eb4:	movt	r1, #1
   16eb8:	mov	r2, #5
   16ebc:	mov	r0, #0
   16ec0:	bl	10c94 <dcgettext@plt>
   16ec4:	ldr	lr, [r5, #4]
   16ec8:	mov	r2, r0
   16ecc:	mov	r1, #1
   16ed0:	mov	r0, r4
   16ed4:	ldr	r3, [r5, #8]
   16ed8:	ldr	ip, [r5, #32]
   16edc:	str	lr, [sp]
   16ee0:	ldr	lr, [r5, #12]
   16ee4:	str	ip, [sp, #28]
   16ee8:	ldr	ip, [r5, #28]
   16eec:	str	r3, [sp, #4]
   16ef0:	ldr	r3, [r5, #16]
   16ef4:	str	lr, [sp, #8]
   16ef8:	ldr	lr, [r5, #20]
   16efc:	str	ip, [sp, #24]
   16f00:	ldr	ip, [r5, #24]
   16f04:	str	r3, [sp, #12]
   16f08:	ldr	r3, [r5]
   16f0c:	str	lr, [sp, #16]
   16f10:	str	ip, [sp, #20]
   16f14:	bl	10dcc <__fprintf_chk@plt>
   16f18:	add	sp, sp, #32
   16f1c:	ldrd	r4, [sp]
   16f20:	ldr	r6, [sp, #8]
   16f24:	add	sp, sp, #12
   16f28:	pop	{pc}		; (ldr pc, [sp], #4)
   16f2c:	mov	r3, r2
   16f30:	mov	r1, #1
   16f34:	str	ip, [sp]
   16f38:	movw	r2, #38352	; 0x95d0
   16f3c:	movt	r2, #1
   16f40:	bl	10dcc <__fprintf_chk@plt>
   16f44:	b	16e04 <__lxstat64@plt+0x5fa8>
   16f48:	mov	r2, #5
   16f4c:	movw	r1, #38572	; 0x96ac
   16f50:	movt	r1, #1
   16f54:	mov	r0, #0
   16f58:	bl	10c94 <dcgettext@plt>
   16f5c:	ldr	r3, [r5]
   16f60:	mov	r2, r0
   16f64:	mov	r1, #1
   16f68:	mov	r0, r4
   16f6c:	add	sp, sp, #32
   16f70:	ldrd	r4, [sp]
   16f74:	ldr	r6, [sp, #8]
   16f78:	ldr	lr, [sp, #12]
   16f7c:	add	sp, sp, #16
   16f80:	b	10dcc <__fprintf_chk@plt>
   16f84:	mov	r2, #5
   16f88:	movw	r1, #38588	; 0x96bc
   16f8c:	movt	r1, #1
   16f90:	mov	r0, #0
   16f94:	bl	10c94 <dcgettext@plt>
   16f98:	ldm	r5, {r3, ip}
   16f9c:	mov	r2, r0
   16fa0:	mov	r1, #1
   16fa4:	mov	r0, r4
   16fa8:	str	ip, [sp, #48]	; 0x30
   16fac:	add	sp, sp, #32
   16fb0:	ldrd	r4, [sp]
   16fb4:	ldr	r6, [sp, #8]
   16fb8:	ldr	lr, [sp, #12]
   16fbc:	add	sp, sp, #16
   16fc0:	b	10dcc <__fprintf_chk@plt>
   16fc4:	mov	r2, #5
   16fc8:	movw	r1, #38612	; 0x96d4
   16fcc:	movt	r1, #1
   16fd0:	mov	r0, #0
   16fd4:	bl	10c94 <dcgettext@plt>
   16fd8:	ldm	r5, {r3, lr}
   16fdc:	mov	r2, r0
   16fe0:	mov	r1, #1
   16fe4:	mov	r0, r4
   16fe8:	ldr	ip, [r5, #8]
   16fec:	str	lr, [sp, #48]	; 0x30
   16ff0:	str	ip, [sp, #52]	; 0x34
   16ff4:	add	sp, sp, #32
   16ff8:	ldrd	r4, [sp]
   16ffc:	ldr	r6, [sp, #8]
   17000:	ldr	lr, [sp, #12]
   17004:	add	sp, sp, #16
   17008:	b	10dcc <__fprintf_chk@plt>
   1700c:	mov	r2, #5
   17010:	movw	r1, #38640	; 0x96f0
   17014:	movt	r1, #1
   17018:	mov	r0, #0
   1701c:	bl	10c94 <dcgettext@plt>
   17020:	ldmib	r5, {r3, ip, lr}
   17024:	mov	r2, r0
   17028:	mov	r1, #1
   1702c:	mov	r0, r4
   17030:	str	r3, [sp]
   17034:	ldr	r3, [r5]
   17038:	stmib	sp, {ip, lr}
   1703c:	bl	10dcc <__fprintf_chk@plt>
   17040:	b	16f18 <__lxstat64@plt+0x60bc>
   17044:	mov	r2, #5
   17048:	movw	r1, #38672	; 0x9710
   1704c:	movt	r1, #1
   17050:	mov	r0, #0
   17054:	bl	10c94 <dcgettext@plt>
   17058:	ldmib	r5, {ip, lr}
   1705c:	mov	r2, r0
   17060:	mov	r1, #1
   17064:	mov	r0, r4
   17068:	ldr	r3, [r5, #16]
   1706c:	str	ip, [sp]
   17070:	ldr	ip, [r5, #12]
   17074:	str	r3, [sp, #12]
   17078:	ldr	r3, [r5]
   1707c:	str	lr, [sp, #4]
   17080:	str	ip, [sp, #8]
   17084:	bl	10dcc <__fprintf_chk@plt>
   17088:	b	16f18 <__lxstat64@plt+0x60bc>
   1708c:	mov	r2, #5
   17090:	movw	r1, #38708	; 0x9734
   17094:	movt	r1, #1
   17098:	mov	r0, #0
   1709c:	bl	10c94 <dcgettext@plt>
   170a0:	ldr	lr, [r5, #4]
   170a4:	mov	r2, r0
   170a8:	mov	r1, #1
   170ac:	mov	r0, r4
   170b0:	ldr	r3, [r5, #8]
   170b4:	ldr	ip, [r5, #20]
   170b8:	str	lr, [sp]
   170bc:	ldr	lr, [r5, #12]
   170c0:	str	ip, [sp, #16]
   170c4:	ldr	ip, [r5, #16]
   170c8:	str	r3, [sp, #4]
   170cc:	ldr	r3, [r5]
   170d0:	str	lr, [sp, #8]
   170d4:	str	ip, [sp, #12]
   170d8:	bl	10dcc <__fprintf_chk@plt>
   170dc:	b	16f18 <__lxstat64@plt+0x60bc>
   170e0:	mov	r2, #5
   170e4:	movw	r1, #38748	; 0x975c
   170e8:	movt	r1, #1
   170ec:	mov	r0, #0
   170f0:	bl	10c94 <dcgettext@plt>
   170f4:	ldmib	r5, {r3, ip}
   170f8:	mov	r2, r0
   170fc:	mov	r1, #1
   17100:	mov	r0, r4
   17104:	ldr	lr, [r5, #24]
   17108:	str	r3, [sp]
   1710c:	ldr	r3, [r5, #12]
   17110:	str	lr, [sp, #20]
   17114:	ldr	lr, [r5, #20]
   17118:	str	ip, [sp, #4]
   1711c:	ldr	ip, [r5, #16]
   17120:	str	r3, [sp, #8]
   17124:	ldr	r3, [r5]
   17128:	str	ip, [sp, #12]
   1712c:	str	lr, [sp, #16]
   17130:	bl	10dcc <__fprintf_chk@plt>
   17134:	b	16f18 <__lxstat64@plt+0x60bc>
   17138:	mov	r2, #5
   1713c:	movw	r1, #38792	; 0x9788
   17140:	movt	r1, #1
   17144:	mov	r0, #0
   17148:	bl	10c94 <dcgettext@plt>
   1714c:	ldmib	r5, {ip, lr}
   17150:	mov	r2, r0
   17154:	mov	r1, #1
   17158:	mov	r0, r4
   1715c:	ldr	r3, [r5, #28]
   17160:	str	ip, [sp]
   17164:	ldr	ip, [r5, #12]
   17168:	str	r3, [sp, #24]
   1716c:	ldr	r3, [r5, #24]
   17170:	str	lr, [sp, #4]
   17174:	ldr	lr, [r5, #16]
   17178:	str	ip, [sp, #8]
   1717c:	ldr	ip, [r5, #20]
   17180:	str	r3, [sp, #20]
   17184:	ldr	r3, [r5]
   17188:	str	lr, [sp, #12]
   1718c:	str	ip, [sp, #16]
   17190:	bl	10dcc <__fprintf_chk@plt>
   17194:	b	16f18 <__lxstat64@plt+0x60bc>
   17198:	movw	r1, #38892	; 0x97ec
   1719c:	movt	r1, #1
   171a0:	b	16eb8 <__lxstat64@plt+0x605c>
   171a4:	strd	r4, [sp, #-12]!
   171a8:	str	lr, [sp, #8]
   171ac:	sub	sp, sp, #12
   171b0:	ldr	r5, [sp, #24]
   171b4:	ldr	ip, [r5]
   171b8:	cmp	ip, #0
   171bc:	beq	171d8 <__lxstat64@plt+0x637c>
   171c0:	mov	lr, r5
   171c4:	mov	ip, #0
   171c8:	ldr	r4, [lr, #4]!
   171cc:	add	ip, ip, #1
   171d0:	cmp	r4, #0
   171d4:	bne	171c8 <__lxstat64@plt+0x636c>
   171d8:	stm	sp, {r5, ip}
   171dc:	bl	16dc4 <__lxstat64@plt+0x5f68>
   171e0:	add	sp, sp, #12
   171e4:	ldrd	r4, [sp]
   171e8:	add	sp, sp, #8
   171ec:	pop	{pc}		; (ldr pc, [sp], #4)
   171f0:	push	{lr}		; (str lr, [sp, #-4]!)
   171f4:	sub	sp, sp, #52	; 0x34
   171f8:	ldr	ip, [sp, #56]	; 0x38
   171fc:	ldr	lr, [ip]
   17200:	cmp	lr, #0
   17204:	str	lr, [sp, #8]
   17208:	beq	172a0 <__lxstat64@plt+0x6444>
   1720c:	ldr	lr, [ip, #4]
   17210:	cmp	lr, #0
   17214:	str	lr, [sp, #12]
   17218:	beq	172b4 <__lxstat64@plt+0x6458>
   1721c:	ldr	lr, [ip, #8]
   17220:	cmp	lr, #0
   17224:	str	lr, [sp, #16]
   17228:	beq	172bc <__lxstat64@plt+0x6460>
   1722c:	ldr	lr, [ip, #12]
   17230:	cmp	lr, #0
   17234:	str	lr, [sp, #20]
   17238:	beq	172c4 <__lxstat64@plt+0x6468>
   1723c:	ldr	lr, [ip, #16]
   17240:	cmp	lr, #0
   17244:	str	lr, [sp, #24]
   17248:	beq	172cc <__lxstat64@plt+0x6470>
   1724c:	ldr	lr, [ip, #20]
   17250:	cmp	lr, #0
   17254:	str	lr, [sp, #28]
   17258:	beq	172d4 <__lxstat64@plt+0x6478>
   1725c:	ldr	lr, [ip, #24]
   17260:	cmp	lr, #0
   17264:	str	lr, [sp, #32]
   17268:	beq	172dc <__lxstat64@plt+0x6480>
   1726c:	ldr	lr, [ip, #28]
   17270:	cmp	lr, #0
   17274:	str	lr, [sp, #36]	; 0x24
   17278:	beq	172e4 <__lxstat64@plt+0x6488>
   1727c:	ldr	lr, [ip, #32]
   17280:	cmp	lr, #0
   17284:	str	lr, [sp, #40]	; 0x28
   17288:	beq	172ec <__lxstat64@plt+0x6490>
   1728c:	ldr	ip, [ip, #36]	; 0x24
   17290:	cmp	ip, #0
   17294:	str	ip, [sp, #44]	; 0x2c
   17298:	movne	lr, #10
   1729c:	moveq	lr, #9
   172a0:	add	ip, sp, #8
   172a4:	stm	sp, {ip, lr}
   172a8:	bl	16dc4 <__lxstat64@plt+0x5f68>
   172ac:	add	sp, sp, #52	; 0x34
   172b0:	pop	{pc}		; (ldr pc, [sp], #4)
   172b4:	mov	lr, #1
   172b8:	b	172a0 <__lxstat64@plt+0x6444>
   172bc:	mov	lr, #2
   172c0:	b	172a0 <__lxstat64@plt+0x6444>
   172c4:	mov	lr, #3
   172c8:	b	172a0 <__lxstat64@plt+0x6444>
   172cc:	mov	lr, #4
   172d0:	b	172a0 <__lxstat64@plt+0x6444>
   172d4:	mov	lr, #5
   172d8:	b	172a0 <__lxstat64@plt+0x6444>
   172dc:	mov	lr, #6
   172e0:	b	172a0 <__lxstat64@plt+0x6444>
   172e4:	mov	lr, #7
   172e8:	b	172a0 <__lxstat64@plt+0x6444>
   172ec:	mov	lr, #8
   172f0:	b	172a0 <__lxstat64@plt+0x6444>
   172f4:	push	{r3}		; (str r3, [sp, #-4]!)
   172f8:	push	{lr}		; (str lr, [sp, #-4]!)
   172fc:	sub	sp, sp, #56	; 0x38
   17300:	ldr	ip, [sp, #64]	; 0x40
   17304:	add	r3, sp, #64	; 0x40
   17308:	str	r3, [sp, #12]
   1730c:	cmp	ip, #0
   17310:	str	ip, [sp, #16]
   17314:	beq	173ac <__lxstat64@plt+0x6550>
   17318:	ldr	ip, [sp, #68]	; 0x44
   1731c:	cmp	ip, #0
   17320:	str	ip, [sp, #20]
   17324:	beq	173d0 <__lxstat64@plt+0x6574>
   17328:	ldr	ip, [sp, #72]	; 0x48
   1732c:	cmp	ip, #0
   17330:	str	ip, [sp, #24]
   17334:	beq	173d8 <__lxstat64@plt+0x657c>
   17338:	ldr	ip, [sp, #76]	; 0x4c
   1733c:	cmp	ip, #0
   17340:	str	ip, [sp, #28]
   17344:	beq	173e0 <__lxstat64@plt+0x6584>
   17348:	ldr	ip, [sp, #80]	; 0x50
   1734c:	cmp	ip, #0
   17350:	str	ip, [sp, #32]
   17354:	beq	173e8 <__lxstat64@plt+0x658c>
   17358:	ldr	ip, [sp, #84]	; 0x54
   1735c:	cmp	ip, #0
   17360:	str	ip, [sp, #36]	; 0x24
   17364:	beq	173f0 <__lxstat64@plt+0x6594>
   17368:	ldr	ip, [sp, #88]	; 0x58
   1736c:	cmp	ip, #0
   17370:	str	ip, [sp, #40]	; 0x28
   17374:	beq	173f8 <__lxstat64@plt+0x659c>
   17378:	ldr	ip, [sp, #92]	; 0x5c
   1737c:	cmp	ip, #0
   17380:	str	ip, [sp, #44]	; 0x2c
   17384:	beq	17400 <__lxstat64@plt+0x65a4>
   17388:	ldr	ip, [sp, #96]	; 0x60
   1738c:	cmp	ip, #0
   17390:	str	ip, [sp, #48]	; 0x30
   17394:	beq	17408 <__lxstat64@plt+0x65ac>
   17398:	ldr	r3, [sp, #100]	; 0x64
   1739c:	cmp	r3, #0
   173a0:	str	r3, [sp, #52]	; 0x34
   173a4:	movne	ip, #10
   173a8:	moveq	ip, #9
   173ac:	ldr	r3, [sp, #60]	; 0x3c
   173b0:	add	lr, sp, #16
   173b4:	str	lr, [sp]
   173b8:	str	ip, [sp, #4]
   173bc:	bl	16dc4 <__lxstat64@plt+0x5f68>
   173c0:	add	sp, sp, #56	; 0x38
   173c4:	pop	{lr}		; (ldr lr, [sp], #4)
   173c8:	add	sp, sp, #4
   173cc:	bx	lr
   173d0:	mov	ip, #1
   173d4:	b	173ac <__lxstat64@plt+0x6550>
   173d8:	mov	ip, #2
   173dc:	b	173ac <__lxstat64@plt+0x6550>
   173e0:	mov	ip, #3
   173e4:	b	173ac <__lxstat64@plt+0x6550>
   173e8:	mov	ip, #4
   173ec:	b	173ac <__lxstat64@plt+0x6550>
   173f0:	mov	ip, #5
   173f4:	b	173ac <__lxstat64@plt+0x6550>
   173f8:	mov	ip, #6
   173fc:	b	173ac <__lxstat64@plt+0x6550>
   17400:	mov	ip, #7
   17404:	b	173ac <__lxstat64@plt+0x6550>
   17408:	mov	ip, #8
   1740c:	b	173ac <__lxstat64@plt+0x6550>
   17410:	movw	r3, #41276	; 0xa13c
   17414:	movt	r3, #2
   17418:	str	r4, [sp, #-8]!
   1741c:	mov	r0, #10
   17420:	ldr	r1, [r3]
   17424:	str	lr, [sp, #4]
   17428:	bl	10c88 <fputc_unlocked@plt>
   1742c:	mov	r2, #5
   17430:	movw	r1, #38952	; 0x9828
   17434:	movt	r1, #1
   17438:	mov	r0, #0
   1743c:	bl	10c94 <dcgettext@plt>
   17440:	mov	r1, r0
   17444:	movw	r2, #38972	; 0x983c
   17448:	movt	r2, #1
   1744c:	mov	r0, #1
   17450:	bl	10db4 <__printf_chk@plt>
   17454:	mov	r2, #5
   17458:	movw	r1, #38996	; 0x9854
   1745c:	movt	r1, #1
   17460:	mov	r0, #0
   17464:	bl	10c94 <dcgettext@plt>
   17468:	mov	r1, r0
   1746c:	movw	r3, #37552	; 0x92b0
   17470:	movt	r3, #1
   17474:	movw	r2, #37592	; 0x92d8
   17478:	movt	r2, #1
   1747c:	mov	r0, #1
   17480:	bl	10db4 <__printf_chk@plt>
   17484:	mov	r2, #5
   17488:	movw	r1, #39016	; 0x9868
   1748c:	movt	r1, #1
   17490:	mov	r0, #0
   17494:	bl	10c94 <dcgettext@plt>
   17498:	mov	r1, r0
   1749c:	movw	r2, #39056	; 0x9890
   174a0:	movt	r2, #1
   174a4:	mov	r0, #1
   174a8:	ldr	r4, [sp]
   174ac:	ldr	lr, [sp, #4]
   174b0:	add	sp, sp, #8
   174b4:	b	10db4 <__printf_chk@plt>
   174b8:	strd	r4, [sp, #-16]!
   174bc:	mov	r4, r0
   174c0:	mov	r5, r2
   174c4:	str	r6, [sp, #8]
   174c8:	mov	r6, r1
   174cc:	str	lr, [sp, #12]
   174d0:	bl	18114 <__lxstat64@plt+0x72b8>
   174d4:	cmp	r0, #0
   174d8:	beq	174ec <__lxstat64@plt+0x6690>
   174dc:	ldrd	r4, [sp]
   174e0:	ldr	r6, [sp, #8]
   174e4:	add	sp, sp, #12
   174e8:	pop	{pc}		; (ldr pc, [sp], #4)
   174ec:	cmp	r4, #0
   174f0:	beq	17500 <__lxstat64@plt+0x66a4>
   174f4:	cmp	r6, #0
   174f8:	cmpne	r5, #0
   174fc:	beq	174dc <__lxstat64@plt+0x6680>
   17500:	bl	17abc <__lxstat64@plt+0x6c60>
   17504:	str	r4, [sp, #-8]!
   17508:	str	lr, [sp, #4]
   1750c:	bl	17cf8 <__lxstat64@plt+0x6e9c>
   17510:	cmp	r0, #0
   17514:	beq	17524 <__lxstat64@plt+0x66c8>
   17518:	ldr	r4, [sp]
   1751c:	add	sp, sp, #4
   17520:	pop	{pc}		; (ldr pc, [sp], #4)
   17524:	bl	17abc <__lxstat64@plt+0x6c60>
   17528:	str	r4, [sp, #-8]!
   1752c:	str	lr, [sp, #4]
   17530:	bl	17cf8 <__lxstat64@plt+0x6e9c>
   17534:	cmp	r0, #0
   17538:	beq	17548 <__lxstat64@plt+0x66ec>
   1753c:	ldr	r4, [sp]
   17540:	add	sp, sp, #4
   17544:	pop	{pc}		; (ldr pc, [sp], #4)
   17548:	bl	17abc <__lxstat64@plt+0x6c60>
   1754c:	str	r4, [sp, #-8]!
   17550:	str	lr, [sp, #4]
   17554:	bl	17cf8 <__lxstat64@plt+0x6e9c>
   17558:	cmp	r0, #0
   1755c:	beq	1756c <__lxstat64@plt+0x6710>
   17560:	ldr	r4, [sp]
   17564:	add	sp, sp, #4
   17568:	pop	{pc}		; (ldr pc, [sp], #4)
   1756c:	bl	17abc <__lxstat64@plt+0x6c60>
   17570:	strd	r4, [sp, #-16]!
   17574:	mov	r5, r0
   17578:	mov	r4, r1
   1757c:	str	r6, [sp, #8]
   17580:	str	lr, [sp, #12]
   17584:	bl	17d34 <__lxstat64@plt+0x6ed8>
   17588:	cmp	r0, #0
   1758c:	beq	175a0 <__lxstat64@plt+0x6744>
   17590:	ldrd	r4, [sp]
   17594:	ldr	r6, [sp, #8]
   17598:	add	sp, sp, #12
   1759c:	pop	{pc}		; (ldr pc, [sp], #4)
   175a0:	adds	r4, r4, #0
   175a4:	movne	r4, #1
   175a8:	cmp	r5, #0
   175ac:	moveq	r4, #1
   175b0:	cmp	r4, #0
   175b4:	beq	17590 <__lxstat64@plt+0x6734>
   175b8:	bl	17abc <__lxstat64@plt+0x6c60>
   175bc:	cmp	r1, #0
   175c0:	orreq	r1, r1, #1
   175c4:	str	r4, [sp, #-8]!
   175c8:	str	lr, [sp, #4]
   175cc:	bl	17d34 <__lxstat64@plt+0x6ed8>
   175d0:	cmp	r0, #0
   175d4:	beq	175e4 <__lxstat64@plt+0x6788>
   175d8:	ldr	r4, [sp]
   175dc:	add	sp, sp, #4
   175e0:	pop	{pc}		; (ldr pc, [sp], #4)
   175e4:	bl	17abc <__lxstat64@plt+0x6c60>
   175e8:	strd	r4, [sp, #-16]!
   175ec:	mov	r4, r0
   175f0:	mov	r5, r2
   175f4:	str	r6, [sp, #8]
   175f8:	mov	r6, r1
   175fc:	str	lr, [sp, #12]
   17600:	bl	18114 <__lxstat64@plt+0x72b8>
   17604:	cmp	r0, #0
   17608:	beq	1761c <__lxstat64@plt+0x67c0>
   1760c:	ldrd	r4, [sp]
   17610:	ldr	r6, [sp, #8]
   17614:	add	sp, sp, #12
   17618:	pop	{pc}		; (ldr pc, [sp], #4)
   1761c:	cmp	r4, #0
   17620:	beq	17630 <__lxstat64@plt+0x67d4>
   17624:	cmp	r6, #0
   17628:	cmpne	r5, #0
   1762c:	beq	1760c <__lxstat64@plt+0x67b0>
   17630:	bl	17abc <__lxstat64@plt+0x6c60>
   17634:	cmp	r2, #0
   17638:	cmpne	r1, #0
   1763c:	str	r4, [sp, #-8]!
   17640:	moveq	r2, #1
   17644:	str	lr, [sp, #4]
   17648:	moveq	r1, r2
   1764c:	bl	18114 <__lxstat64@plt+0x72b8>
   17650:	cmp	r0, #0
   17654:	beq	17664 <__lxstat64@plt+0x6808>
   17658:	ldr	r4, [sp]
   1765c:	add	sp, sp, #4
   17660:	pop	{pc}		; (ldr pc, [sp], #4)
   17664:	bl	17abc <__lxstat64@plt+0x6c60>
   17668:	mov	r2, r1
   1766c:	mov	r1, r0
   17670:	str	r4, [sp, #-8]!
   17674:	mov	r0, #0
   17678:	str	lr, [sp, #4]
   1767c:	bl	18114 <__lxstat64@plt+0x72b8>
   17680:	cmp	r0, #0
   17684:	beq	17694 <__lxstat64@plt+0x6838>
   17688:	ldr	r4, [sp]
   1768c:	add	sp, sp, #4
   17690:	pop	{pc}		; (ldr pc, [sp], #4)
   17694:	bl	17abc <__lxstat64@plt+0x6c60>
   17698:	cmp	r1, #0
   1769c:	cmpne	r0, #0
   176a0:	str	r4, [sp, #-8]!
   176a4:	moveq	r2, #1
   176a8:	movne	r2, r1
   176ac:	str	lr, [sp, #4]
   176b0:	movne	r1, r0
   176b4:	moveq	r1, r2
   176b8:	mov	r0, #0
   176bc:	bl	18114 <__lxstat64@plt+0x72b8>
   176c0:	cmp	r0, #0
   176c4:	beq	176d4 <__lxstat64@plt+0x6878>
   176c8:	ldr	r4, [sp]
   176cc:	add	sp, sp, #4
   176d0:	pop	{pc}		; (ldr pc, [sp], #4)
   176d4:	bl	17abc <__lxstat64@plt+0x6c60>
   176d8:	cmp	r0, #0
   176dc:	strd	r4, [sp, #-16]!
   176e0:	mov	r5, r1
   176e4:	ldr	r4, [r1]
   176e8:	str	r6, [sp, #8]
   176ec:	str	lr, [sp, #12]
   176f0:	beq	17738 <__lxstat64@plt+0x68dc>
   176f4:	lsr	r3, r4, #1
   176f8:	add	r3, r3, #1
   176fc:	adds	r4, r4, r3
   17700:	bcs	17734 <__lxstat64@plt+0x68d8>
   17704:	mov	r2, #1
   17708:	mov	r1, r4
   1770c:	bl	18114 <__lxstat64@plt+0x72b8>
   17710:	cmp	r0, #0
   17714:	beq	1772c <__lxstat64@plt+0x68d0>
   17718:	ldr	r6, [sp, #8]
   1771c:	str	r4, [r5]
   17720:	ldrd	r4, [sp]
   17724:	add	sp, sp, #12
   17728:	pop	{pc}		; (ldr pc, [sp], #4)
   1772c:	cmp	r4, #0
   17730:	beq	17718 <__lxstat64@plt+0x68bc>
   17734:	bl	17abc <__lxstat64@plt+0x6c60>
   17738:	cmp	r4, #0
   1773c:	mov	r2, #1
   17740:	moveq	r4, #64	; 0x40
   17744:	mov	r1, r4
   17748:	bl	18114 <__lxstat64@plt+0x72b8>
   1774c:	cmp	r0, #0
   17750:	bne	17718 <__lxstat64@plt+0x68bc>
   17754:	b	17734 <__lxstat64@plt+0x68d8>
   17758:	cmp	r0, #0
   1775c:	strd	r4, [sp, #-16]!
   17760:	mov	r5, r1
   17764:	ldr	r4, [r1]
   17768:	str	r6, [sp, #8]
   1776c:	mov	r6, r2
   17770:	str	lr, [sp, #12]
   17774:	beq	177bc <__lxstat64@plt+0x6960>
   17778:	lsr	r3, r4, #1
   1777c:	add	r3, r3, #1
   17780:	adds	r4, r4, r3
   17784:	bcs	177b8 <__lxstat64@plt+0x695c>
   17788:	mov	r1, r4
   1778c:	bl	18114 <__lxstat64@plt+0x72b8>
   17790:	cmp	r0, #0
   17794:	beq	177ac <__lxstat64@plt+0x6950>
   17798:	ldr	r6, [sp, #8]
   1779c:	str	r4, [r5]
   177a0:	ldrd	r4, [sp]
   177a4:	add	sp, sp, #12
   177a8:	pop	{pc}		; (ldr pc, [sp], #4)
   177ac:	cmp	r4, #0
   177b0:	cmpne	r6, #0
   177b4:	beq	17798 <__lxstat64@plt+0x693c>
   177b8:	bl	17abc <__lxstat64@plt+0x6c60>
   177bc:	cmp	r4, #0
   177c0:	bne	177d4 <__lxstat64@plt+0x6978>
   177c4:	mov	r4, #64	; 0x40
   177c8:	udiv	r4, r4, r2
   177cc:	cmp	r2, #64	; 0x40
   177d0:	addhi	r4, r4, #1
   177d4:	mov	r2, r6
   177d8:	mov	r1, r4
   177dc:	mov	r0, #0
   177e0:	bl	18114 <__lxstat64@plt+0x72b8>
   177e4:	cmp	r0, #0
   177e8:	bne	17798 <__lxstat64@plt+0x693c>
   177ec:	b	177b8 <__lxstat64@plt+0x695c>
   177f0:	ldr	ip, [r1]
   177f4:	strd	r4, [sp, #-24]!	; 0xffffffe8
   177f8:	strd	r6, [sp, #8]
   177fc:	mov	r7, r1
   17800:	mov	r6, r0
   17804:	str	r8, [sp, #16]
   17808:	mvn	r8, r3
   1780c:	lsr	r8, r8, #31
   17810:	str	lr, [sp, #20]
   17814:	asr	r1, ip, #1
   17818:	ldr	lr, [sp, #24]
   1781c:	adds	r4, ip, r1
   17820:	mvnvs	r4, #-2147483648	; 0x80000000
   17824:	cmp	r3, r4
   17828:	movge	r1, #0
   1782c:	andlt	r1, r8, #1
   17830:	cmp	r1, #0
   17834:	movne	r4, r3
   17838:	smull	r0, r1, r4, lr
   1783c:	cmp	r1, r0, asr #31
   17840:	bne	178f0 <__lxstat64@plt+0x6a94>
   17844:	cmp	r0, #63	; 0x3f
   17848:	mov	r5, r0
   1784c:	ble	178bc <__lxstat64@plt+0x6a60>
   17850:	cmp	r6, #0
   17854:	sub	r1, r4, ip
   17858:	streq	r6, [r7]
   1785c:	cmp	r1, r2
   17860:	bge	17890 <__lxstat64@plt+0x6a34>
   17864:	adds	r4, ip, r2
   17868:	bvs	178ec <__lxstat64@plt+0x6a90>
   1786c:	cmp	r4, r3
   17870:	movle	r3, #0
   17874:	andgt	r3, r8, #1
   17878:	cmp	r3, #0
   1787c:	bne	178ec <__lxstat64@plt+0x6a90>
   17880:	smull	r0, r1, r4, lr
   17884:	cmp	r1, r0, asr #31
   17888:	mov	r5, r0
   1788c:	bne	178ec <__lxstat64@plt+0x6a90>
   17890:	mov	r1, r5
   17894:	mov	r0, r6
   17898:	bl	17d34 <__lxstat64@plt+0x6ed8>
   1789c:	cmp	r0, #0
   178a0:	beq	178d0 <__lxstat64@plt+0x6a74>
   178a4:	ldr	r8, [sp, #16]
   178a8:	str	r4, [r7]
   178ac:	ldrd	r4, [sp]
   178b0:	ldrd	r6, [sp, #8]
   178b4:	add	sp, sp, #20
   178b8:	pop	{pc}		; (ldr pc, [sp], #4)
   178bc:	mov	r0, #64	; 0x40
   178c0:	sdiv	r4, r0, lr
   178c4:	mls	r5, lr, r4, r0
   178c8:	sub	r5, r0, r5
   178cc:	b	17850 <__lxstat64@plt+0x69f4>
   178d0:	adds	r5, r5, #0
   178d4:	movne	r5, #1
   178d8:	cmp	r6, #0
   178dc:	movne	r6, r5
   178e0:	moveq	r6, #1
   178e4:	cmp	r6, #0
   178e8:	beq	178a4 <__lxstat64@plt+0x6a48>
   178ec:	bl	17abc <__lxstat64@plt+0x6c60>
   178f0:	mvn	r0, #-2147483648	; 0x80000000
   178f4:	b	178c0 <__lxstat64@plt+0x6a64>
   178f8:	mov	r1, #1
   178fc:	str	r4, [sp, #-8]!
   17900:	str	lr, [sp, #4]
   17904:	bl	17c84 <__lxstat64@plt+0x6e28>
   17908:	cmp	r0, #0
   1790c:	beq	1791c <__lxstat64@plt+0x6ac0>
   17910:	ldr	r4, [sp]
   17914:	add	sp, sp, #4
   17918:	pop	{pc}		; (ldr pc, [sp], #4)
   1791c:	bl	17abc <__lxstat64@plt+0x6c60>
   17920:	mov	r1, #1
   17924:	str	r4, [sp, #-8]!
   17928:	str	lr, [sp, #4]
   1792c:	bl	17c84 <__lxstat64@plt+0x6e28>
   17930:	cmp	r0, #0
   17934:	beq	17944 <__lxstat64@plt+0x6ae8>
   17938:	ldr	r4, [sp]
   1793c:	add	sp, sp, #4
   17940:	pop	{pc}		; (ldr pc, [sp], #4)
   17944:	bl	17abc <__lxstat64@plt+0x6c60>
   17948:	str	r4, [sp, #-8]!
   1794c:	str	lr, [sp, #4]
   17950:	bl	17c84 <__lxstat64@plt+0x6e28>
   17954:	cmp	r0, #0
   17958:	beq	17968 <__lxstat64@plt+0x6b0c>
   1795c:	ldr	r4, [sp]
   17960:	add	sp, sp, #4
   17964:	pop	{pc}		; (ldr pc, [sp], #4)
   17968:	bl	17abc <__lxstat64@plt+0x6c60>
   1796c:	str	r4, [sp, #-8]!
   17970:	str	lr, [sp, #4]
   17974:	bl	17c84 <__lxstat64@plt+0x6e28>
   17978:	cmp	r0, #0
   1797c:	beq	1798c <__lxstat64@plt+0x6b30>
   17980:	ldr	r4, [sp]
   17984:	add	sp, sp, #4
   17988:	pop	{pc}		; (ldr pc, [sp], #4)
   1798c:	bl	17abc <__lxstat64@plt+0x6c60>
   17990:	strd	r4, [sp, #-16]!
   17994:	mov	r4, r1
   17998:	str	r6, [sp, #8]
   1799c:	mov	r6, r0
   179a0:	mov	r0, r1
   179a4:	str	lr, [sp, #12]
   179a8:	bl	17cf8 <__lxstat64@plt+0x6e9c>
   179ac:	subs	r5, r0, #0
   179b0:	beq	179d4 <__lxstat64@plt+0x6b78>
   179b4:	mov	r2, r4
   179b8:	mov	r1, r6
   179bc:	bl	10c64 <memcpy@plt>
   179c0:	mov	r0, r5
   179c4:	ldrd	r4, [sp]
   179c8:	ldr	r6, [sp, #8]
   179cc:	add	sp, sp, #12
   179d0:	pop	{pc}		; (ldr pc, [sp], #4)
   179d4:	bl	17abc <__lxstat64@plt+0x6c60>
   179d8:	strd	r4, [sp, #-16]!
   179dc:	mov	r4, r1
   179e0:	str	r6, [sp, #8]
   179e4:	mov	r6, r0
   179e8:	mov	r0, r1
   179ec:	str	lr, [sp, #12]
   179f0:	bl	17cf8 <__lxstat64@plt+0x6e9c>
   179f4:	subs	r5, r0, #0
   179f8:	beq	17a1c <__lxstat64@plt+0x6bc0>
   179fc:	mov	r2, r4
   17a00:	mov	r1, r6
   17a04:	bl	10c64 <memcpy@plt>
   17a08:	mov	r0, r5
   17a0c:	ldrd	r4, [sp]
   17a10:	ldr	r6, [sp, #8]
   17a14:	add	sp, sp, #12
   17a18:	pop	{pc}		; (ldr pc, [sp], #4)
   17a1c:	bl	17abc <__lxstat64@plt+0x6c60>
   17a20:	strd	r4, [sp, #-16]!
   17a24:	mov	r4, r1
   17a28:	str	r6, [sp, #8]
   17a2c:	mov	r6, r0
   17a30:	add	r0, r1, #1
   17a34:	str	lr, [sp, #12]
   17a38:	bl	17cf8 <__lxstat64@plt+0x6e9c>
   17a3c:	subs	r5, r0, #0
   17a40:	beq	17a6c <__lxstat64@plt+0x6c10>
   17a44:	mov	r3, #0
   17a48:	mov	r1, r6
   17a4c:	mov	r2, r4
   17a50:	strb	r3, [r5, r4]
   17a54:	bl	10c64 <memcpy@plt>
   17a58:	mov	r0, r5
   17a5c:	ldrd	r4, [sp]
   17a60:	ldr	r6, [sp, #8]
   17a64:	add	sp, sp, #12
   17a68:	pop	{pc}		; (ldr pc, [sp], #4)
   17a6c:	bl	17abc <__lxstat64@plt+0x6c60>
   17a70:	strd	r4, [sp, #-16]!
   17a74:	str	r6, [sp, #8]
   17a78:	mov	r6, r0
   17a7c:	str	lr, [sp, #12]
   17a80:	bl	10d78 <strlen@plt>
   17a84:	add	r4, r0, #1
   17a88:	mov	r0, r4
   17a8c:	bl	17cf8 <__lxstat64@plt+0x6e9c>
   17a90:	subs	r5, r0, #0
   17a94:	beq	17ab8 <__lxstat64@plt+0x6c5c>
   17a98:	mov	r2, r4
   17a9c:	mov	r1, r6
   17aa0:	bl	10c64 <memcpy@plt>
   17aa4:	mov	r0, r5
   17aa8:	ldrd	r4, [sp]
   17aac:	ldr	r6, [sp, #8]
   17ab0:	add	sp, sp, #12
   17ab4:	pop	{pc}		; (ldr pc, [sp], #4)
   17ab8:	bl	17abc <__lxstat64@plt+0x6c60>
   17abc:	movw	r3, #41192	; 0xa0e8
   17ac0:	movt	r3, #2
   17ac4:	str	r4, [sp, #-8]!
   17ac8:	ldr	r4, [r3]
   17acc:	mov	r2, #5
   17ad0:	movw	r1, #39136	; 0x98e0
   17ad4:	movt	r1, #1
   17ad8:	mov	r0, #0
   17adc:	str	lr, [sp, #4]
   17ae0:	bl	10c94 <dcgettext@plt>
   17ae4:	mov	r3, r0
   17ae8:	movw	r2, #38020	; 0x9484
   17aec:	movt	r2, #1
   17af0:	mov	r1, #0
   17af4:	mov	r0, r4
   17af8:	bl	10d18 <error@plt>
   17afc:	bl	10e50 <abort@plt>
   17b00:	strd	r4, [sp, #-28]!	; 0xffffffe4
   17b04:	strd	r6, [sp, #8]
   17b08:	subs	r7, r0, #0
   17b0c:	strd	r8, [sp, #16]
   17b10:	str	lr, [sp, #24]
   17b14:	sub	sp, sp, #12
   17b18:	str	r1, [sp, #4]
   17b1c:	beq	17bc8 <__lxstat64@plt+0x6d6c>
   17b20:	mov	r8, r1
   17b24:	mov	r5, r1
   17b28:	mov	r6, r7
   17b2c:	mov	r4, #0
   17b30:	add	r5, r5, #4
   17b34:	ldr	r0, [r5, #-4]
   17b38:	str	r5, [sp, #4]
   17b3c:	bl	10d78 <strlen@plt>
   17b40:	adds	r4, r0, r4
   17b44:	mvncs	r4, #0
   17b48:	subs	r6, r6, #1
   17b4c:	bne	17b30 <__lxstat64@plt+0x6cd4>
   17b50:	cmp	r4, #0
   17b54:	blt	17bb8 <__lxstat64@plt+0x6d5c>
   17b58:	add	r0, r4, #1
   17b5c:	bl	17504 <__lxstat64@plt+0x66a8>
   17b60:	mov	r6, r0
   17b64:	mov	r4, r0
   17b68:	ldr	r9, [r8], #4
   17b6c:	mov	r0, r9
   17b70:	bl	10d78 <strlen@plt>
   17b74:	mov	r5, r0
   17b78:	mov	r2, r0
   17b7c:	mov	r1, r9
   17b80:	mov	r0, r4
   17b84:	bl	10c64 <memcpy@plt>
   17b88:	subs	r7, r7, #1
   17b8c:	add	r4, r4, r5
   17b90:	bne	17b68 <__lxstat64@plt+0x6d0c>
   17b94:	mov	r3, #0
   17b98:	strb	r3, [r4]
   17b9c:	mov	r0, r6
   17ba0:	add	sp, sp, #12
   17ba4:	ldrd	r4, [sp]
   17ba8:	ldrd	r6, [sp, #8]
   17bac:	ldrd	r8, [sp, #16]
   17bb0:	add	sp, sp, #24
   17bb4:	pop	{pc}		; (ldr pc, [sp], #4)
   17bb8:	bl	10d84 <__errno_location@plt>
   17bbc:	mov	r3, #75	; 0x4b
   17bc0:	str	r3, [r0]
   17bc4:	b	17b9c <__lxstat64@plt+0x6d40>
   17bc8:	mov	r0, #1
   17bcc:	bl	17504 <__lxstat64@plt+0x66a8>
   17bd0:	mov	r4, r0
   17bd4:	mov	r6, r0
   17bd8:	b	17b94 <__lxstat64@plt+0x6d38>
   17bdc:	push	{lr}		; (str lr, [sp, #-4]!)
   17be0:	sub	sp, sp, #12
   17be4:	ldrb	ip, [r0]
   17be8:	cmp	ip, #0
   17bec:	beq	17c34 <__lxstat64@plt+0x6dd8>
   17bf0:	cmp	ip, #37	; 0x25
   17bf4:	bne	17c44 <__lxstat64@plt+0x6de8>
   17bf8:	ldrb	r3, [r0, #1]
   17bfc:	cmp	r3, #115	; 0x73
   17c00:	bne	17c44 <__lxstat64@plt+0x6de8>
   17c04:	mov	ip, #0
   17c08:	add	r2, r0, #1
   17c0c:	b	17c24 <__lxstat64@plt+0x6dc8>
   17c10:	cmp	lr, #37	; 0x25
   17c14:	bne	17c44 <__lxstat64@plt+0x6de8>
   17c18:	ldrb	lr, [r2, ip, lsl #1]
   17c1c:	cmp	lr, #115	; 0x73
   17c20:	bne	17c44 <__lxstat64@plt+0x6de8>
   17c24:	add	ip, ip, #1
   17c28:	ldrb	lr, [r0, ip, lsl #1]
   17c2c:	cmp	lr, #0
   17c30:	bne	17c10 <__lxstat64@plt+0x6db4>
   17c34:	mov	r0, ip
   17c38:	bl	17b00 <__lxstat64@plt+0x6ca4>
   17c3c:	add	sp, sp, #12
   17c40:	pop	{pc}		; (ldr pc, [sp], #4)
   17c44:	mov	r3, r1
   17c48:	mov	r2, r0
   17c4c:	mov	r1, #1
   17c50:	add	r0, sp, #4
   17c54:	bl	10d9c <__vasprintf_chk@plt>
   17c58:	cmp	r0, #0
   17c5c:	blt	17c6c <__lxstat64@plt+0x6e10>
   17c60:	ldr	r0, [sp, #4]
   17c64:	add	sp, sp, #12
   17c68:	pop	{pc}		; (ldr pc, [sp], #4)
   17c6c:	bl	10d84 <__errno_location@plt>
   17c70:	ldr	r3, [r0]
   17c74:	cmp	r3, #12
   17c78:	movne	r0, #0
   17c7c:	bne	17c64 <__lxstat64@plt+0x6e08>
   17c80:	bl	17abc <__lxstat64@plt+0x6c60>
   17c84:	cmp	r1, #0
   17c88:	cmpne	r0, #0
   17c8c:	beq	17cd8 <__lxstat64@plt+0x6e7c>
   17c90:	strd	r4, [sp, #-16]!
   17c94:	umull	r4, r5, r0, r1
   17c98:	str	r6, [sp, #8]
   17c9c:	str	lr, [sp, #12]
   17ca0:	adds	r3, r5, #0
   17ca4:	movne	r3, #1
   17ca8:	cmp	r4, #0
   17cac:	blt	17cb8 <__lxstat64@plt+0x6e5c>
   17cb0:	cmp	r3, #0
   17cb4:	beq	17ce4 <__lxstat64@plt+0x6e88>
   17cb8:	bl	10d84 <__errno_location@plt>
   17cbc:	mov	r3, #12
   17cc0:	ldrd	r4, [sp]
   17cc4:	ldr	r6, [sp, #8]
   17cc8:	add	sp, sp, #12
   17ccc:	str	r3, [r0]
   17cd0:	mov	r0, #0
   17cd4:	pop	{pc}		; (ldr pc, [sp], #4)
   17cd8:	mov	r1, #1
   17cdc:	mov	r0, r1
   17ce0:	b	10c04 <calloc@plt>
   17ce4:	ldrd	r4, [sp]
   17ce8:	ldr	r6, [sp, #8]
   17cec:	ldr	lr, [sp, #12]
   17cf0:	add	sp, sp, #16
   17cf4:	b	10c04 <calloc@plt>
   17cf8:	cmp	r0, #0
   17cfc:	beq	17d08 <__lxstat64@plt+0x6eac>
   17d00:	blt	17d10 <__lxstat64@plt+0x6eb4>
   17d04:	b	10d24 <malloc@plt>
   17d08:	mov	r0, #1
   17d0c:	b	10d24 <malloc@plt>
   17d10:	str	r4, [sp, #-8]!
   17d14:	str	lr, [sp, #4]
   17d18:	bl	10d84 <__errno_location@plt>
   17d1c:	mov	r3, #12
   17d20:	ldr	r4, [sp]
   17d24:	add	sp, sp, #4
   17d28:	str	r3, [r0]
   17d2c:	mov	r0, #0
   17d30:	pop	{pc}		; (ldr pc, [sp], #4)
   17d34:	cmp	r0, #0
   17d38:	beq	17d60 <__lxstat64@plt+0x6f04>
   17d3c:	cmp	r1, #0
   17d40:	str	r4, [sp, #-8]!
   17d44:	str	lr, [sp, #4]
   17d48:	beq	17d68 <__lxstat64@plt+0x6f0c>
   17d4c:	blt	17d7c <__lxstat64@plt+0x6f20>
   17d50:	ldr	r4, [sp]
   17d54:	ldr	lr, [sp, #4]
   17d58:	add	sp, sp, #8
   17d5c:	b	10ca0 <realloc@plt>
   17d60:	mov	r0, r1
   17d64:	b	17cf8 <__lxstat64@plt+0x6e9c>
   17d68:	bl	17f28 <__lxstat64@plt+0x70cc>
   17d6c:	ldr	r4, [sp]
   17d70:	add	sp, sp, #4
   17d74:	mov	r0, #0
   17d78:	pop	{pc}		; (ldr pc, [sp], #4)
   17d7c:	bl	10d84 <__errno_location@plt>
   17d80:	mov	r3, #12
   17d84:	str	r3, [r0]
   17d88:	b	17d6c <__lxstat64@plt+0x6f10>
   17d8c:	strd	r4, [sp, #-16]!
   17d90:	mov	r4, r0
   17d94:	str	r6, [sp, #8]
   17d98:	str	lr, [sp, #12]
   17d9c:	bl	10d00 <__fpending@plt>
   17da0:	ldr	r5, [r4]
   17da4:	mov	r6, r0
   17da8:	mov	r0, r4
   17dac:	bl	17e14 <__lxstat64@plt+0x6fb8>
   17db0:	mov	r4, r0
   17db4:	and	r5, r5, #32
   17db8:	cmp	r5, #0
   17dbc:	bne	17df4 <__lxstat64@plt+0x6f98>
   17dc0:	cmp	r0, #0
   17dc4:	beq	17de0 <__lxstat64@plt+0x6f84>
   17dc8:	cmp	r6, #0
   17dcc:	bne	17e0c <__lxstat64@plt+0x6fb0>
   17dd0:	bl	10d84 <__errno_location@plt>
   17dd4:	ldr	r4, [r0]
   17dd8:	subs	r4, r4, #9
   17ddc:	mvnne	r4, #0
   17de0:	mov	r0, r4
   17de4:	ldrd	r4, [sp]
   17de8:	ldr	r6, [sp, #8]
   17dec:	add	sp, sp, #12
   17df0:	pop	{pc}		; (ldr pc, [sp], #4)
   17df4:	cmp	r0, #0
   17df8:	bne	17e0c <__lxstat64@plt+0x6fb0>
   17dfc:	bl	10d84 <__errno_location@plt>
   17e00:	str	r4, [r0]
   17e04:	mvn	r4, #0
   17e08:	b	17de0 <__lxstat64@plt+0x6f84>
   17e0c:	mvn	r4, #0
   17e10:	b	17de0 <__lxstat64@plt+0x6f84>
   17e14:	strd	r4, [sp, #-12]!
   17e18:	mov	r4, r0
   17e1c:	str	lr, [sp, #8]
   17e20:	sub	sp, sp, #12
   17e24:	bl	10dc0 <fileno@plt>
   17e28:	cmp	r0, #0
   17e2c:	mov	r0, r4
   17e30:	blt	17eb4 <__lxstat64@plt+0x7058>
   17e34:	bl	10d48 <__freading@plt>
   17e38:	cmp	r0, #0
   17e3c:	bne	17e80 <__lxstat64@plt+0x7024>
   17e40:	mov	r0, r4
   17e44:	bl	17ec8 <__lxstat64@plt+0x706c>
   17e48:	cmp	r0, #0
   17e4c:	beq	17eb0 <__lxstat64@plt+0x7054>
   17e50:	bl	10d84 <__errno_location@plt>
   17e54:	mov	r5, r0
   17e58:	mov	r0, r4
   17e5c:	ldr	r4, [r5]
   17e60:	bl	10dd8 <fclose@plt>
   17e64:	cmp	r4, #0
   17e68:	mvnne	r0, #0
   17e6c:	strne	r4, [r5]
   17e70:	add	sp, sp, #12
   17e74:	ldrd	r4, [sp]
   17e78:	add	sp, sp, #8
   17e7c:	pop	{pc}		; (ldr pc, [sp], #4)
   17e80:	mov	r0, r4
   17e84:	bl	10dc0 <fileno@plt>
   17e88:	mov	r1, #1
   17e8c:	mov	r2, #0
   17e90:	mov	r3, #0
   17e94:	str	r1, [sp]
   17e98:	bl	10ce8 <lseek64@plt>
   17e9c:	mvn	r3, #0
   17ea0:	mvn	r2, #0
   17ea4:	cmp	r1, r3
   17ea8:	cmpeq	r0, r2
   17eac:	bne	17e40 <__lxstat64@plt+0x6fe4>
   17eb0:	mov	r0, r4
   17eb4:	add	sp, sp, #12
   17eb8:	ldrd	r4, [sp]
   17ebc:	ldr	lr, [sp, #8]
   17ec0:	add	sp, sp, #12
   17ec4:	b	10dd8 <fclose@plt>
   17ec8:	str	r4, [sp, #-8]!
   17ecc:	subs	r4, r0, #0
   17ed0:	str	lr, [sp, #4]
   17ed4:	sub	sp, sp, #8
   17ed8:	beq	17ef4 <__lxstat64@plt+0x7098>
   17edc:	bl	10d48 <__freading@plt>
   17ee0:	cmp	r0, #0
   17ee4:	beq	17ef4 <__lxstat64@plt+0x7098>
   17ee8:	ldr	r3, [r4]
   17eec:	tst	r3, #256	; 0x100
   17ef0:	bne	17f0c <__lxstat64@plt+0x70b0>
   17ef4:	mov	r0, r4
   17ef8:	add	sp, sp, #8
   17efc:	ldr	r4, [sp]
   17f00:	ldr	lr, [sp, #4]
   17f04:	add	sp, sp, #8
   17f08:	b	10c40 <fflush@plt>
   17f0c:	mov	r1, #1
   17f10:	mov	r2, #0
   17f14:	mov	r3, #0
   17f18:	mov	r0, r4
   17f1c:	str	r1, [sp]
   17f20:	bl	17f88 <__lxstat64@plt+0x712c>
   17f24:	b	17ef4 <__lxstat64@plt+0x7098>
   17f28:	strd	r4, [sp, #-12]!
   17f2c:	mov	r5, r0
   17f30:	str	lr, [sp, #8]
   17f34:	sub	sp, sp, #12
   17f38:	bl	10d84 <__errno_location@plt>
   17f3c:	mov	r4, r0
   17f40:	mov	r2, #0
   17f44:	ldr	r3, [r4]
   17f48:	mov	r0, r5
   17f4c:	str	r2, [r4]
   17f50:	str	r3, [sp]
   17f54:	str	r3, [sp, #4]
   17f58:	bl	10c4c <free@plt>
   17f5c:	ldr	r3, [r4]
   17f60:	add	r2, sp, #8
   17f64:	clz	r3, r3
   17f68:	lsr	r3, r3, #5
   17f6c:	add	r3, r2, r3, lsl #2
   17f70:	ldr	r3, [r3, #-8]
   17f74:	str	r3, [r4]
   17f78:	add	sp, sp, #12
   17f7c:	ldrd	r4, [sp]
   17f80:	add	sp, sp, #8
   17f84:	pop	{pc}		; (ldr pc, [sp], #4)
   17f88:	strd	r4, [sp, #-24]!	; 0xffffffe8
   17f8c:	mov	r4, r0
   17f90:	ldr	ip, [r0, #4]
   17f94:	strd	r6, [sp, #8]
   17f98:	str	lr, [sp, #20]
   17f9c:	ldr	lr, [r0, #8]
   17fa0:	str	r8, [sp, #16]
   17fa4:	sub	sp, sp, #8
   17fa8:	ldr	r5, [sp, #32]
   17fac:	cmp	lr, ip
   17fb0:	beq	17fd8 <__lxstat64@plt+0x717c>
   17fb4:	mov	r0, r4
   17fb8:	str	r5, [sp, #32]
   17fbc:	add	sp, sp, #8
   17fc0:	ldrd	r4, [sp]
   17fc4:	ldrd	r6, [sp, #8]
   17fc8:	ldr	r8, [sp, #16]
   17fcc:	ldr	lr, [sp, #20]
   17fd0:	add	sp, sp, #24
   17fd4:	b	10de4 <fseeko64@plt>
   17fd8:	ldr	ip, [r0, #16]
   17fdc:	ldr	lr, [r0, #20]
   17fe0:	cmp	lr, ip
   17fe4:	bne	17fb4 <__lxstat64@plt+0x7158>
   17fe8:	ldr	r8, [r0, #36]	; 0x24
   17fec:	cmp	r8, #0
   17ff0:	bne	17fb4 <__lxstat64@plt+0x7158>
   17ff4:	mov	r6, r2
   17ff8:	mov	r7, r3
   17ffc:	bl	10dc0 <fileno@plt>
   18000:	mov	r2, r6
   18004:	mov	r3, r7
   18008:	str	r5, [sp]
   1800c:	bl	10ce8 <lseek64@plt>
   18010:	mvn	r3, #0
   18014:	mvn	r2, #0
   18018:	cmp	r1, r3
   1801c:	cmpeq	r0, r2
   18020:	beq	18050 <__lxstat64@plt+0x71f4>
   18024:	ldr	r3, [r4]
   18028:	strd	r0, [r4, #80]	; 0x50
   1802c:	bic	r3, r3, #16
   18030:	str	r3, [r4]
   18034:	mov	r0, r8
   18038:	add	sp, sp, #8
   1803c:	ldrd	r4, [sp]
   18040:	ldrd	r6, [sp, #8]
   18044:	ldr	r8, [sp, #16]
   18048:	add	sp, sp, #20
   1804c:	pop	{pc}		; (ldr pc, [sp], #4)
   18050:	mvn	r8, #0
   18054:	b	18034 <__lxstat64@plt+0x71d8>
   18058:	mov	r0, #14
   1805c:	str	r4, [sp, #-8]!
   18060:	str	lr, [sp, #4]
   18064:	bl	10e08 <nl_langinfo@plt>
   18068:	cmp	r0, #0
   1806c:	beq	18090 <__lxstat64@plt+0x7234>
   18070:	ldrb	r2, [r0]
   18074:	movw	r3, #39156	; 0x98f4
   18078:	movt	r3, #1
   1807c:	ldr	r4, [sp]
   18080:	add	sp, sp, #4
   18084:	cmp	r2, #0
   18088:	moveq	r0, r3
   1808c:	pop	{pc}		; (ldr pc, [sp], #4)
   18090:	ldr	r4, [sp]
   18094:	add	sp, sp, #4
   18098:	movw	r0, #39156	; 0x98f4
   1809c:	movt	r0, #1
   180a0:	pop	{pc}		; (ldr pc, [sp], #4)
   180a4:	strd	r4, [sp, #-20]!	; 0xffffffec
   180a8:	mov	r5, r2
   180ac:	strd	r6, [sp, #8]
   180b0:	subs	r6, r0, #0
   180b4:	mov	r7, r1
   180b8:	str	lr, [sp, #16]
   180bc:	sub	sp, sp, #12
   180c0:	addeq	r6, sp, #4
   180c4:	mov	r0, r6
   180c8:	bl	10d0c <mbrtowc@plt>
   180cc:	cmp	r5, #0
   180d0:	cmnne	r0, #3
   180d4:	mov	r4, r0
   180d8:	bhi	180f4 <__lxstat64@plt+0x7298>
   180dc:	mov	r0, r4
   180e0:	add	sp, sp, #12
   180e4:	ldrd	r4, [sp]
   180e8:	ldrd	r6, [sp, #8]
   180ec:	add	sp, sp, #16
   180f0:	pop	{pc}		; (ldr pc, [sp], #4)
   180f4:	mov	r0, #0
   180f8:	bl	1814c <__lxstat64@plt+0x72f0>
   180fc:	cmp	r0, #0
   18100:	bne	180dc <__lxstat64@plt+0x7280>
   18104:	ldrb	r3, [r7]
   18108:	mov	r4, #1
   1810c:	str	r3, [r6]
   18110:	b	180dc <__lxstat64@plt+0x7280>
   18114:	umull	r2, r3, r1, r2
   18118:	cmp	r3, #0
   1811c:	bne	18128 <__lxstat64@plt+0x72cc>
   18120:	mov	r1, r2
   18124:	b	17d34 <__lxstat64@plt+0x6ed8>
   18128:	str	r4, [sp, #-8]!
   1812c:	str	lr, [sp, #4]
   18130:	bl	10d84 <__errno_location@plt>
   18134:	mov	r3, #12
   18138:	ldr	r4, [sp]
   1813c:	add	sp, sp, #4
   18140:	str	r3, [r0]
   18144:	mov	r0, #0
   18148:	pop	{pc}		; (ldr pc, [sp], #4)
   1814c:	push	{lr}		; (str lr, [sp, #-4]!)
   18150:	sub	sp, sp, #268	; 0x10c
   18154:	movw	r2, #257	; 0x101
   18158:	add	r1, sp, #4
   1815c:	bl	181a4 <__lxstat64@plt+0x7348>
   18160:	cmp	r0, #0
   18164:	movne	r0, #0
   18168:	bne	1819c <__lxstat64@plt+0x7340>
   1816c:	movw	r1, #39164	; 0x98fc
   18170:	movt	r1, #1
   18174:	add	r0, sp, #4
   18178:	bl	10c28 <strcmp@plt>
   1817c:	cmp	r0, #0
   18180:	beq	1819c <__lxstat64@plt+0x7340>
   18184:	add	r0, sp, #4
   18188:	movw	r1, #39168	; 0x9900
   1818c:	movt	r1, #1
   18190:	bl	10c28 <strcmp@plt>
   18194:	adds	r0, r0, #0
   18198:	movne	r0, #1
   1819c:	add	sp, sp, #268	; 0x10c
   181a0:	pop	{pc}		; (ldr pc, [sp], #4)
   181a4:	strd	r4, [sp, #-16]!
   181a8:	mov	r5, r1
   181ac:	mov	r1, #0
   181b0:	mov	r4, r2
   181b4:	str	r6, [sp, #8]
   181b8:	str	lr, [sp, #12]
   181bc:	bl	10df0 <setlocale@plt>
   181c0:	subs	r6, r0, #0
   181c4:	beq	18244 <__lxstat64@plt+0x73e8>
   181c8:	bl	10d78 <strlen@plt>
   181cc:	cmp	r4, r0
   181d0:	bhi	181f0 <__lxstat64@plt+0x7394>
   181d4:	cmp	r4, #0
   181d8:	moveq	r0, #34	; 0x22
   181dc:	bne	18214 <__lxstat64@plt+0x73b8>
   181e0:	ldrd	r4, [sp]
   181e4:	ldr	r6, [sp, #8]
   181e8:	add	sp, sp, #12
   181ec:	pop	{pc}		; (ldr pc, [sp], #4)
   181f0:	add	r2, r0, #1
   181f4:	mov	r1, r6
   181f8:	mov	r0, r5
   181fc:	bl	10c64 <memcpy@plt>
   18200:	ldrd	r4, [sp]
   18204:	mov	r0, #0
   18208:	ldr	r6, [sp, #8]
   1820c:	add	sp, sp, #12
   18210:	pop	{pc}		; (ldr pc, [sp], #4)
   18214:	sub	r4, r4, #1
   18218:	mov	r1, r6
   1821c:	mov	r2, r4
   18220:	mov	r0, r5
   18224:	bl	10c64 <memcpy@plt>
   18228:	mov	r3, #0
   1822c:	mov	r0, #34	; 0x22
   18230:	strb	r3, [r5, r4]
   18234:	ldrd	r4, [sp]
   18238:	ldr	r6, [sp, #8]
   1823c:	add	sp, sp, #12
   18240:	pop	{pc}		; (ldr pc, [sp], #4)
   18244:	cmp	r4, #0
   18248:	mov	r0, #22
   1824c:	strbne	r6, [r5]
   18250:	ldrd	r4, [sp]
   18254:	ldr	r6, [sp, #8]
   18258:	add	sp, sp, #12
   1825c:	pop	{pc}		; (ldr pc, [sp], #4)
   18260:	mov	r1, #0
   18264:	b	10df0 <setlocale@plt>
   18268:	cmp	r3, #0
   1826c:	cmpeq	r2, #0
   18270:	bne	18288 <__lxstat64@plt+0x742c>
   18274:	cmp	r1, #0
   18278:	cmpeq	r0, #0
   1827c:	mvnne	r1, #0
   18280:	mvnne	r0, #0
   18284:	b	182a4 <__lxstat64@plt+0x7448>
   18288:	sub	sp, sp, #8
   1828c:	push	{sp, lr}
   18290:	bl	182b4 <__lxstat64@plt+0x7458>
   18294:	ldr	lr, [sp, #4]
   18298:	add	sp, sp, #8
   1829c:	pop	{r2, r3}
   182a0:	bx	lr
   182a4:	push	{r1, lr}
   182a8:	mov	r0, #8
   182ac:	bl	10c1c <raise@plt>
   182b0:	pop	{r1, pc}
   182b4:	cmp	r1, r3
   182b8:	cmpeq	r0, r2
   182bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   182c0:	mov	r4, r0
   182c4:	movcc	r0, #0
   182c8:	mov	r5, r1
   182cc:	ldr	lr, [sp, #36]	; 0x24
   182d0:	movcc	r1, r0
   182d4:	bcc	183d0 <__lxstat64@plt+0x7574>
   182d8:	cmp	r3, #0
   182dc:	clzeq	ip, r2
   182e0:	clzne	ip, r3
   182e4:	addeq	ip, ip, #32
   182e8:	cmp	r5, #0
   182ec:	clzeq	r1, r4
   182f0:	addeq	r1, r1, #32
   182f4:	clzne	r1, r5
   182f8:	sub	ip, ip, r1
   182fc:	sub	sl, ip, #32
   18300:	lsl	r9, r3, ip
   18304:	rsb	fp, ip, #32
   18308:	orr	r9, r9, r2, lsl sl
   1830c:	orr	r9, r9, r2, lsr fp
   18310:	lsl	r8, r2, ip
   18314:	cmp	r5, r9
   18318:	cmpeq	r4, r8
   1831c:	movcc	r0, #0
   18320:	movcc	r1, r0
   18324:	bcc	18340 <__lxstat64@plt+0x74e4>
   18328:	mov	r0, #1
   1832c:	subs	r4, r4, r8
   18330:	lsl	r1, r0, sl
   18334:	orr	r1, r1, r0, lsr fp
   18338:	lsl	r0, r0, ip
   1833c:	sbc	r5, r5, r9
   18340:	cmp	ip, #0
   18344:	beq	183d0 <__lxstat64@plt+0x7574>
   18348:	lsr	r6, r8, #1
   1834c:	orr	r6, r6, r9, lsl #31
   18350:	lsr	r7, r9, #1
   18354:	mov	r2, ip
   18358:	b	1837c <__lxstat64@plt+0x7520>
   1835c:	subs	r3, r4, r6
   18360:	sbc	r8, r5, r7
   18364:	adds	r3, r3, r3
   18368:	adc	r8, r8, r8
   1836c:	adds	r4, r3, #1
   18370:	adc	r5, r8, #0
   18374:	subs	r2, r2, #1
   18378:	beq	18398 <__lxstat64@plt+0x753c>
   1837c:	cmp	r5, r7
   18380:	cmpeq	r4, r6
   18384:	bcs	1835c <__lxstat64@plt+0x7500>
   18388:	adds	r4, r4, r4
   1838c:	adc	r5, r5, r5
   18390:	subs	r2, r2, #1
   18394:	bne	1837c <__lxstat64@plt+0x7520>
   18398:	lsr	r3, r4, ip
   1839c:	orr	r3, r3, r5, lsl fp
   183a0:	lsr	r2, r5, ip
   183a4:	orr	r3, r3, r5, lsr sl
   183a8:	adds	r0, r0, r4
   183ac:	mov	r4, r3
   183b0:	lsl	r3, r2, ip
   183b4:	orr	r3, r3, r4, lsl sl
   183b8:	lsl	ip, r4, ip
   183bc:	orr	r3, r3, r4, lsr fp
   183c0:	adc	r1, r1, r5
   183c4:	subs	r0, r0, ip
   183c8:	mov	r5, r2
   183cc:	sbc	r1, r1, r3
   183d0:	cmp	lr, #0
   183d4:	strdne	r4, [lr]
   183d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   183dc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   183e0:	mov	r7, r0
   183e4:	ldr	r6, [pc, #72]	; 18434 <__lxstat64@plt+0x75d8>
   183e8:	ldr	r5, [pc, #72]	; 18438 <__lxstat64@plt+0x75dc>
   183ec:	add	r6, pc, r6
   183f0:	add	r5, pc, r5
   183f4:	sub	r6, r6, r5
   183f8:	mov	r8, r1
   183fc:	mov	r9, r2
   18400:	bl	10be4 <calloc@plt-0x20>
   18404:	asrs	r6, r6, #2
   18408:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1840c:	mov	r4, #0
   18410:	add	r4, r4, #1
   18414:	ldr	r3, [r5], #4
   18418:	mov	r2, r9
   1841c:	mov	r1, r8
   18420:	mov	r0, r7
   18424:	blx	r3
   18428:	cmp	r6, r4
   1842c:	bne	18410 <__lxstat64@plt+0x75b4>
   18430:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   18434:	andeq	r1, r1, r0, lsr #22
   18438:	andeq	r1, r1, r8, lsl fp
   1843c:	bx	lr
   18440:	ldr	r3, [pc, #12]	; 18454 <__lxstat64@plt+0x75f8>
   18444:	mov	r1, #0
   18448:	add	r3, pc, r3
   1844c:	ldr	r2, [r3]
   18450:	b	10d90 <__cxa_atexit@plt>
   18454:	muleq	r1, r0, ip

Disassembly of section .fini:

00018458 <.fini>:
   18458:	push	{r3, lr}
   1845c:	pop	{r3, pc}
