// Seed: 3121986195
`timescale 1ps / 1ps
module module_0 (
    input logic id_0
    , id_4,
    input logic id_1,
    output id_2,
    input logic id_3
);
  logic id_5;
  assign id_2 = 1;
endmodule
