[08:51:14.101] <TB0>     INFO: *** Welcome to pxar ***
[08:51:14.101] <TB0>     INFO: *** Today: 2016/05/24
[08:51:14.107] <TB0>     INFO: *** Version: b2a7-dirty
[08:51:14.107] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters_C15.dat
[08:51:14.108] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//tbmParameters_C0b.dat
[08:51:14.108] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//defaultMaskFile.dat
[08:51:14.108] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//trimParameters_C15.dat
[08:51:14.183] <TB0>     INFO:         clk: 4
[08:51:14.183] <TB0>     INFO:         ctr: 4
[08:51:14.183] <TB0>     INFO:         sda: 19
[08:51:14.183] <TB0>     INFO:         tin: 9
[08:51:14.183] <TB0>     INFO:         level: 15
[08:51:14.183] <TB0>     INFO:         triggerdelay: 0
[08:51:14.183] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[08:51:14.183] <TB0>     INFO: Log level: DEBUG
[08:51:14.194] <TB0>     INFO: Found DTB DTB_WWXGRB
[08:51:14.205] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[08:51:14.209] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[08:51:14.211] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[08:51:15.764] <TB0>     INFO: DUT info: 
[08:51:15.764] <TB0>     INFO: The DUT currently contains the following objects:
[08:51:15.764] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[08:51:15.764] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[08:51:15.764] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[08:51:15.764] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[08:51:15.764] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[08:51:15.764] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[08:51:15.765] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[08:51:15.765] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[08:51:15.765] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[08:51:15.765] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[08:51:15.765] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[08:51:15.765] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[08:51:15.765] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[08:51:15.765] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[08:51:15.765] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[08:51:15.765] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[08:51:15.765] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[08:51:15.765] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[08:51:15.765] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[08:51:15.765] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[08:51:15.765] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[08:51:15.765] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[08:51:15.765] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[08:51:15.765] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[08:51:15.765] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[08:51:15.765] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[08:51:15.765] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[08:51:15.765] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[08:51:15.765] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[08:51:15.765] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[08:51:15.765] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[08:51:15.765] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[08:51:15.765] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[08:51:15.765] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[08:51:15.765] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[08:51:15.765] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[08:51:15.765] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[08:51:15.765] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[08:51:15.765] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[08:51:15.765] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[08:51:15.765] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[08:51:15.765] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[08:51:15.765] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[08:51:15.765] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[08:51:15.765] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[08:51:15.765] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[08:51:15.765] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[08:51:15.765] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[08:51:15.765] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[08:51:15.765] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[08:51:15.765] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[08:51:15.765] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[08:51:15.765] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[08:51:15.765] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[08:51:15.765] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[08:51:15.765] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[08:51:15.765] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[08:51:15.765] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[08:51:15.766] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[08:51:15.767] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[08:51:15.767] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[08:51:15.767] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[08:51:15.767] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[08:51:15.767] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[08:51:15.767] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[08:51:15.767] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[08:51:15.767] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[08:51:15.767] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[08:51:15.767] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[08:51:15.767] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[08:51:15.767] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[08:51:15.767] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[08:51:15.767] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[08:51:15.767] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[08:51:15.767] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[08:51:15.767] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[08:51:15.767] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[08:51:15.767] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[08:51:15.767] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[08:51:15.767] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[08:51:15.767] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[08:51:15.767] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[08:51:15.767] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[08:51:15.767] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[08:51:15.767] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[08:51:15.767] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[08:51:15.767] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[08:51:15.767] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[08:51:15.767] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[08:51:15.767] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[08:51:15.767] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[08:51:15.767] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[08:51:15.767] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[08:51:15.767] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[08:51:15.767] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[08:51:15.767] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[08:51:15.767] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[08:51:15.767] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[08:51:15.767] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[08:51:15.767] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[08:51:15.767] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[08:51:15.767] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[08:51:15.767] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[08:51:15.767] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[08:51:15.767] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[08:51:15.771] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 29696000
[08:51:15.771] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1bcff90
[08:51:15.771] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1b44770
[08:51:15.771] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f811dd94010
[08:51:15.771] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f8123fff510
[08:51:15.771] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 29761536 fPxarMemory = 0x7f811dd94010
[08:51:15.772] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 373mA
[08:51:15.773] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 469.5mA
[08:51:15.773] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 21.5 C
[08:51:15.773] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[08:51:16.174] <TB0>     INFO: enter 'restricted' command line mode
[08:51:16.174] <TB0>     INFO: enter test to run
[08:51:16.174] <TB0>     INFO:   test: FPIXTest no parameter change
[08:51:16.174] <TB0>     INFO:   running: fpixtest
[08:51:16.174] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[08:51:16.177] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[08:51:16.177] <TB0>     INFO: ######################################################################
[08:51:16.177] <TB0>     INFO: PixTestFPIXTest::doTest()
[08:51:16.177] <TB0>     INFO: ######################################################################
[08:51:16.181] <TB0>     INFO: ######################################################################
[08:51:16.181] <TB0>     INFO: PixTestPretest::doTest()
[08:51:16.181] <TB0>     INFO: ######################################################################
[08:51:16.183] <TB0>     INFO:    ----------------------------------------------------------------------
[08:51:16.183] <TB0>     INFO:    PixTestPretest::programROC() 
[08:51:16.183] <TB0>     INFO:    ----------------------------------------------------------------------
[08:51:34.200] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[08:51:34.200] <TB0>     INFO: IA differences per ROC:  16.9 16.1 18.5 17.7 18.5 20.1 17.7 16.9 18.5 19.3 16.9 18.5 18.5 17.7 16.9 17.7
[08:51:34.267] <TB0>     INFO:    ----------------------------------------------------------------------
[08:51:34.268] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[08:51:34.268] <TB0>     INFO:    ----------------------------------------------------------------------
[08:51:34.370] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 69.2812 mA
[08:51:34.471] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 21.5188 mA
[08:51:34.572] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  93 Ia 24.7188 mA
[08:51:34.673] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  90 Ia 23.9188 mA
[08:51:34.775] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 21.5188 mA
[08:51:34.876] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  93 Ia 24.7188 mA
[08:51:34.977] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  90 Ia 23.1188 mA
[08:51:35.078] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  95 Ia 24.7188 mA
[08:51:35.179] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  92 Ia 23.9188 mA
[08:51:35.281] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.9188 mA
[08:51:35.382] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.1188 mA
[08:51:35.483] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  83 Ia 24.7188 mA
[08:51:35.584] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  80 Ia 23.9188 mA
[08:51:35.685] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 23.1188 mA
[08:51:35.786] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  83 Ia 24.7188 mA
[08:51:35.886] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  80 Ia 24.7188 mA
[08:51:35.987] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  77 Ia 23.9188 mA
[08:51:36.089] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 25.5188 mA
[08:51:36.189] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  70 Ia 23.9188 mA
[08:51:36.291] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.1188 mA
[08:51:36.392] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  83 Ia 24.7188 mA
[08:51:36.492] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  80 Ia 23.9188 mA
[08:51:36.594] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 22.3188 mA
[08:51:36.695] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  88 Ia 24.7188 mA
[08:51:36.796] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  85 Ia 23.9188 mA
[08:51:36.897] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 23.1188 mA
[08:51:36.998] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  83 Ia 24.7188 mA
[08:51:37.098] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  80 Ia 23.9188 mA
[08:51:37.200] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 24.7188 mA
[08:51:37.301] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  75 Ia 23.9188 mA
[08:51:37.402] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 22.3188 mA
[08:51:37.503] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  88 Ia 24.7188 mA
[08:51:37.603] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  85 Ia 23.9188 mA
[08:51:37.705] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 24.7188 mA
[08:51:37.805] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  75 Ia 23.9188 mA
[08:51:37.907] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.9188 mA
[08:51:38.008] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 23.1188 mA
[08:51:38.109] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  83 Ia 24.7188 mA
[08:51:38.210] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  80 Ia 23.9188 mA
[08:51:38.312] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 22.3188 mA
[08:51:38.413] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  88 Ia 24.7188 mA
[08:51:38.514] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  85 Ia 23.9188 mA
[08:51:38.615] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.1188 mA
[08:51:38.717] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  83 Ia 24.7188 mA
[08:51:38.818] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  80 Ia 23.9188 mA
[08:51:38.848] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  90
[08:51:38.848] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  92
[08:51:38.849] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  78
[08:51:38.849] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  80
[08:51:38.850] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  77
[08:51:38.850] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  70
[08:51:38.851] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  80
[08:51:38.851] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  85
[08:51:38.851] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  80
[08:51:38.851] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  75
[08:51:38.851] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  85
[08:51:38.851] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  75
[08:51:38.851] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  78
[08:51:38.851] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  80
[08:51:38.851] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  85
[08:51:38.852] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  80
[08:51:40.679] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 386.7 mA = 24.1687 mA/ROC
[08:51:40.679] <TB0>     INFO: i(loss) [mA/ROC]:     18.5  19.3  18.5  19.3  18.5  18.5  19.3  19.3  19.3  18.5  18.5  18.5  19.3  18.5  19.3  18.5
[08:51:40.716] <TB0>     INFO:    ----------------------------------------------------------------------
[08:51:40.716] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[08:51:40.716] <TB0>     INFO:    ----------------------------------------------------------------------
[08:51:40.853] <TB0>     INFO: Expecting 231680 events.
[08:51:49.056] <TB0>     INFO: 231680 events read in total (7485ms).
[08:51:49.214] <TB0>     INFO: Test took 8495ms.
[08:51:49.415] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 82 and Delta(CalDel) = 60
[08:51:49.419] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 83 and Delta(CalDel) = 63
[08:51:49.423] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 93 and Delta(CalDel) = 61
[08:51:49.427] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 94 and Delta(CalDel) = 65
[08:51:49.431] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 83 and Delta(CalDel) = 62
[08:51:49.435] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 93 and Delta(CalDel) = 60
[08:51:49.439] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 78 and Delta(CalDel) = 62
[08:51:49.442] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 101 and Delta(CalDel) = 62
[08:51:49.446] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 76 and Delta(CalDel) = 61
[08:51:49.449] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 94 and Delta(CalDel) = 61
[08:51:49.454] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 78 and Delta(CalDel) = 62
[08:51:49.457] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 99 and Delta(CalDel) = 67
[08:51:49.461] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 75 and Delta(CalDel) = 64
[08:51:49.464] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 77 and Delta(CalDel) = 62
[08:51:49.468] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 82 and Delta(CalDel) = 61
[08:51:49.471] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 78 and Delta(CalDel) = 64
[08:51:49.515] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[08:51:49.551] <TB0>     INFO:    ----------------------------------------------------------------------
[08:51:49.551] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[08:51:49.551] <TB0>     INFO:    ----------------------------------------------------------------------
[08:51:49.687] <TB0>     INFO: Expecting 231680 events.
[08:51:57.788] <TB0>     INFO: 231680 events read in total (7386ms).
[08:51:57.793] <TB0>     INFO: Test took 8237ms.
[08:51:57.821] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 29.5
[08:51:58.135] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 32
[08:51:58.139] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[08:51:58.143] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 32
[08:51:58.146] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 31
[08:51:58.150] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 28.5
[08:51:58.154] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31
[08:51:58.158] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 31
[08:51:58.161] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 29.5
[08:51:58.168] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31
[08:51:58.172] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 30.5
[08:51:58.175] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 161 +/- 33
[08:51:58.179] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 156 +/- 32
[08:51:58.183] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 147 +/- 31
[08:51:58.186] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 30
[08:51:58.190] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 155 +/- 32
[08:51:58.230] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[08:51:58.230] <TB0>     INFO: CalDel:      135   143   143   148   133   136   144   138   134   144   139   161   156   147   138   155
[08:51:58.230] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[08:51:58.234] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters_C0.dat
[08:51:58.234] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters_C1.dat
[08:51:58.235] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters_C2.dat
[08:51:58.235] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters_C3.dat
[08:51:58.235] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters_C4.dat
[08:51:58.235] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters_C5.dat
[08:51:58.235] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters_C6.dat
[08:51:58.235] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters_C7.dat
[08:51:58.235] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters_C8.dat
[08:51:58.236] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters_C9.dat
[08:51:58.236] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters_C10.dat
[08:51:58.236] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters_C11.dat
[08:51:58.236] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters_C12.dat
[08:51:58.236] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters_C13.dat
[08:51:58.236] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters_C14.dat
[08:51:58.236] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters_C15.dat
[08:51:58.236] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//tbmParameters_C0a.dat
[08:51:58.237] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//tbmParameters_C0b.dat
[08:51:58.237] <TB0>     INFO: PixTestPretest::doTest() done, duration: 42 seconds
[08:51:58.237] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[08:51:58.333] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[08:51:58.333] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[08:51:58.333] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[08:51:58.333] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[08:51:58.337] <TB0>     INFO: ######################################################################
[08:51:58.337] <TB0>     INFO: PixTestTiming::doTest()
[08:51:58.337] <TB0>     INFO: ######################################################################
[08:51:58.337] <TB0>     INFO:    ----------------------------------------------------------------------
[08:51:58.338] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[08:51:58.338] <TB0>     INFO:    ----------------------------------------------------------------------
[08:51:58.338] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[08:52:00.235] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[08:52:02.508] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[08:52:04.781] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[08:52:07.055] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[08:52:09.330] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[08:52:11.608] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[08:52:13.880] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[08:52:16.153] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[08:52:17.672] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[08:52:19.946] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[08:52:22.219] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[08:52:24.493] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[08:52:26.766] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[08:52:29.041] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[08:52:31.316] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[08:52:33.591] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[08:52:35.110] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[08:52:36.631] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[08:52:38.151] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[08:52:39.671] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[08:52:41.192] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[08:52:42.712] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[08:52:44.232] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[08:52:45.752] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[08:52:58.174] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[08:53:10.638] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[08:53:23.122] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[08:53:35.602] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[08:53:47.210] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[08:53:58.833] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[08:54:00.730] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[08:54:13.235] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[08:54:14.756] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[08:54:16.275] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[08:54:17.796] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[08:54:19.318] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[08:54:20.839] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[08:54:22.359] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[08:54:23.880] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[08:54:25.401] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[08:54:27.674] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[08:54:29.949] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[08:54:32.222] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[08:54:34.495] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[08:54:36.768] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[08:54:39.041] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[08:54:41.315] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[08:54:43.588] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[08:54:45.861] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[08:54:48.134] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[08:54:50.407] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[08:54:52.680] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[08:54:54.954] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[08:54:57.227] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[08:54:59.500] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[08:55:01.776] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[08:55:04.047] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[08:55:06.321] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[08:55:08.594] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[08:55:10.867] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[08:55:26.222] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[08:55:28.495] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[08:55:30.768] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[08:55:33.042] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[08:55:35.315] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[08:55:37.589] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[08:55:39.863] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[08:55:42.137] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[08:55:44.410] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[08:55:46.684] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[08:55:48.958] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[08:55:51.232] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[08:55:52.751] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[08:55:54.271] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[08:55:55.790] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[08:55:57.309] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[08:55:58.829] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[08:56:00.349] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[08:56:01.869] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[08:56:03.388] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[08:56:04.908] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[08:56:06.429] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[08:56:07.949] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[08:56:09.470] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[08:56:10.991] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[08:56:12.511] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[08:56:14.031] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[08:56:15.551] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[08:56:19.327] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[08:56:23.103] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[08:56:26.878] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[08:56:30.655] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[08:56:34.433] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[08:56:38.209] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[08:56:41.986] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[08:56:45.762] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[08:56:47.283] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[08:56:48.804] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[08:56:50.324] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[08:56:51.845] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[08:56:53.365] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[08:56:54.885] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[08:56:56.406] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[08:56:57.927] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[08:57:00.201] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[08:57:02.475] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[08:57:04.748] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[08:57:07.021] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[08:57:09.295] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[08:57:11.568] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[08:57:13.842] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[08:57:38.162] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[08:57:40.437] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[08:57:42.710] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[08:57:44.983] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[08:57:47.256] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[08:57:49.530] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[08:57:51.803] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[08:57:54.078] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[08:57:56.352] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[08:57:58.625] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[08:58:00.898] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[08:58:03.174] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[08:58:05.447] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[08:58:07.722] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[08:58:09.996] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[08:58:12.271] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[08:58:14.929] <TB0>     INFO: TBM Phase Settings: 224
[08:58:14.929] <TB0>     INFO: 400MHz Phase: 0
[08:58:14.929] <TB0>     INFO: 160MHz Phase: 7
[08:58:14.929] <TB0>     INFO: Functional Phase Area: 3
[08:58:14.934] <TB0>     INFO: Test took 376597 ms.
[08:58:14.934] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[08:58:14.934] <TB0>     INFO:    ----------------------------------------------------------------------
[08:58:14.934] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[08:58:14.934] <TB0>     INFO:    ----------------------------------------------------------------------
[08:58:14.934] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[08:58:16.263] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[08:58:18.159] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[08:58:20.054] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[08:58:21.951] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[08:58:23.846] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[08:58:25.741] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[08:58:27.637] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[08:58:31.037] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[08:58:32.744] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[08:58:34.453] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[08:58:35.975] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[08:58:38.622] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[08:58:40.519] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[08:58:42.226] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[08:58:43.935] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[08:58:45.456] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[08:58:46.976] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[08:58:48.496] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[08:58:50.016] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[08:58:51.535] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[08:58:53.054] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[08:58:54.574] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[08:58:56.094] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[08:58:57.615] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[08:58:59.135] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[08:59:00.655] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[08:59:02.175] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[08:59:04.449] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[08:59:06.723] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[08:59:08.996] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[08:59:11.269] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[08:59:12.789] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[08:59:14.308] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[08:59:15.828] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[08:59:17.348] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[08:59:19.624] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[08:59:21.899] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[08:59:24.174] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[08:59:26.448] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[08:59:27.968] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[08:59:29.487] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[08:59:31.007] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[08:59:32.527] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[08:59:34.800] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[08:59:37.074] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[08:59:39.348] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[08:59:41.621] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[08:59:43.141] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[08:59:44.660] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[08:59:46.181] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[08:59:47.701] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[08:59:49.978] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[08:59:52.252] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[08:59:54.526] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[08:59:56.799] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[08:59:58.318] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[08:59:59.838] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[09:00:01.358] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[09:00:02.879] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[09:00:04.398] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[09:00:05.919] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[09:00:07.442] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[09:00:08.964] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[09:00:10.870] <TB0>     INFO: ROC Delay Settings: 228
[09:00:10.870] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[09:00:10.870] <TB0>     INFO: ROC Port 0 Delay: 4
[09:00:10.870] <TB0>     INFO: ROC Port 1 Delay: 4
[09:00:10.870] <TB0>     INFO: Functional ROC Area: 4
[09:00:10.874] <TB0>     INFO: Test took 115940 ms.
[09:00:10.874] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[09:00:10.874] <TB0>     INFO:    ----------------------------------------------------------------------
[09:00:10.874] <TB0>     INFO:    PixTestTiming::TimingTest()
[09:00:10.874] <TB0>     INFO:    ----------------------------------------------------------------------
[09:00:12.014] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 4e0b 4e0b 4e0b 4e0b 4e0b 4e0b 4e0b 4e0b e062 c000 a101 80b1 4e08 4e08 4e08 4e08 4e08 4e08 4e09 4e08 e062 c000 
[09:00:12.014] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4e08 4e08 4e08 4e08 4e08 4e08 4e08 4e08 e022 c000 a102 80c0 4e08 4e08 4e08 4e08 4e08 4e08 4e09 4e08 e022 c000 
[09:00:12.014] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4e08 4e08 4e08 4e08 4e09 4e09 4e09 4e09 e022 c000 a103 8000 4e08 4e08 4e08 4e08 4e08 4e08 4e08 4e08 e022 c000 
[09:00:12.014] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[09:00:26.187] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:00:26.187] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[09:00:40.325] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:00:40.325] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[09:00:54.480] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:00:54.480] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[09:01:08.614] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:01:08.614] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[09:01:22.721] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:01:22.721] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[09:01:36.832] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:01:36.832] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[09:01:50.935] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:01:50.935] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[09:02:04.952] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:02:04.952] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[09:02:19.205] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:02:19.206] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[09:02:33.502] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:02:33.886] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:02:33.898] <TB0>     INFO: Decoding statistics:
[09:02:33.899] <TB0>     INFO:   General information:
[09:02:33.899] <TB0>     INFO: 	 16bit words read:         240000000
[09:02:33.899] <TB0>     INFO: 	 valid events total:       20000000
[09:02:33.899] <TB0>     INFO: 	 empty events:             20000000
[09:02:33.899] <TB0>     INFO: 	 valid events with pixels: 0
[09:02:33.899] <TB0>     INFO: 	 valid pixel hits:         0
[09:02:33.899] <TB0>     INFO:   Event errors: 	           0
[09:02:33.899] <TB0>     INFO: 	 start marker:             0
[09:02:33.899] <TB0>     INFO: 	 stop marker:              0
[09:02:33.899] <TB0>     INFO: 	 overflow:                 0
[09:02:33.899] <TB0>     INFO: 	 invalid 5bit words:       0
[09:02:33.899] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[09:02:33.899] <TB0>     INFO:   TBM errors: 		           0
[09:02:33.899] <TB0>     INFO: 	 flawed TBM headers:       0
[09:02:33.899] <TB0>     INFO: 	 flawed TBM trailers:      0
[09:02:33.899] <TB0>     INFO: 	 event ID mismatches:      0
[09:02:33.899] <TB0>     INFO:   ROC errors: 		           0
[09:02:33.899] <TB0>     INFO: 	 missing ROC header(s):    0
[09:02:33.899] <TB0>     INFO: 	 misplaced readback start: 0
[09:02:33.899] <TB0>     INFO:   Pixel decoding errors:	   0
[09:02:33.899] <TB0>     INFO: 	 pixel data incomplete:    0
[09:02:33.899] <TB0>     INFO: 	 pixel address:            0
[09:02:33.899] <TB0>     INFO: 	 pulse height fill bit:    0
[09:02:33.899] <TB0>     INFO: 	 buffer corruption:        0
[09:02:33.899] <TB0>     INFO:    ----------------------------------------------------------------------
[09:02:33.899] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[09:02:33.899] <TB0>     INFO:    ----------------------------------------------------------------------
[09:02:33.899] <TB0>     INFO:    ----------------------------------------------------------------------
[09:02:33.899] <TB0>     INFO:    Read back bit status: 1
[09:02:33.899] <TB0>     INFO:    ----------------------------------------------------------------------
[09:02:33.899] <TB0>     INFO:    ----------------------------------------------------------------------
[09:02:33.899] <TB0>     INFO:    Timings are good!
[09:02:33.899] <TB0>     INFO:    ----------------------------------------------------------------------
[09:02:33.899] <TB0>     INFO: Test took 143025 ms.
[09:02:33.899] <TB0>     INFO: PixTestTiming::TimingTest() done.
[09:02:33.899] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//tbmParameters_C0a.dat
[09:02:33.899] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//tbmParameters_C0b.dat
[09:02:33.899] <TB0>     INFO: PixTestTiming::doTest took 635566 ms.
[09:02:33.899] <TB0>     INFO: PixTestTiming::doTest() done
[09:02:33.900] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[09:02:33.900] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[09:02:33.900] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[09:02:33.900] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[09:02:33.900] <TB0>     INFO: Write out ROCDelayScan3_V0
[09:02:33.900] <TB0>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[09:02:33.900] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[09:02:34.253] <TB0>     INFO: ######################################################################
[09:02:34.254] <TB0>     INFO: PixTestAlive::doTest()
[09:02:34.254] <TB0>     INFO: ######################################################################
[09:02:34.256] <TB0>     INFO:    ----------------------------------------------------------------------
[09:02:34.256] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[09:02:34.256] <TB0>     INFO:    ----------------------------------------------------------------------
[09:02:34.258] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[09:02:34.600] <TB0>     INFO: Expecting 41600 events.
[09:02:38.683] <TB0>     INFO: 41600 events read in total (3367ms).
[09:02:38.684] <TB0>     INFO: Test took 4426ms.
[09:02:38.692] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:02:38.692] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[09:02:38.692] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[09:02:39.068] <TB0>     INFO: PixTestAlive::aliveTest() done
[09:02:39.068] <TB0>     INFO: number of dead pixels (per ROC):     0    0    0    2    0    0    0    0    0    0    0    0    0    0    0    0
[09:02:39.068] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    2    0    0    0    0    0    0    0    0    0    0    0    0
[09:02:39.071] <TB0>     INFO:    ----------------------------------------------------------------------
[09:02:39.071] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[09:02:39.072] <TB0>     INFO:    ----------------------------------------------------------------------
[09:02:39.073] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[09:02:39.428] <TB0>     INFO: Expecting 41600 events.
[09:02:42.414] <TB0>     INFO: 41600 events read in total (2271ms).
[09:02:42.415] <TB0>     INFO: Test took 3342ms.
[09:02:42.415] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:02:42.415] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[09:02:42.415] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[09:02:42.415] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[09:02:42.825] <TB0>     INFO: PixTestAlive::maskTest() done
[09:02:42.825] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[09:02:42.828] <TB0>     INFO:    ----------------------------------------------------------------------
[09:02:42.828] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[09:02:42.828] <TB0>     INFO:    ----------------------------------------------------------------------
[09:02:42.829] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[09:02:43.179] <TB0>     INFO: Expecting 41600 events.
[09:02:47.295] <TB0>     INFO: 41600 events read in total (3395ms).
[09:02:47.295] <TB0>     INFO: Test took 4466ms.
[09:02:47.305] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:02:47.305] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[09:02:47.305] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[09:02:47.683] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[09:02:47.683] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[09:02:47.683] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[09:02:47.683] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[09:02:47.691] <TB0>     INFO: ######################################################################
[09:02:47.691] <TB0>     INFO: PixTestTrim::doTest()
[09:02:47.691] <TB0>     INFO: ######################################################################
[09:02:47.694] <TB0>     INFO:    ----------------------------------------------------------------------
[09:02:47.694] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[09:02:47.694] <TB0>     INFO:    ----------------------------------------------------------------------
[09:02:47.772] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[09:02:47.772] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[09:02:47.785] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:02:47.785] <TB0>     INFO:     run 1 of 1
[09:02:47.785] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:02:48.128] <TB0>     INFO: Expecting 5025280 events.
[09:03:33.547] <TB0>     INFO: 1393296 events read in total (44704ms).
[09:04:17.665] <TB0>     INFO: 2767776 events read in total (88822ms).
[09:05:02.081] <TB0>     INFO: 4154440 events read in total (133239ms).
[09:05:21.383] <TB0>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 8 ROCs were found
[09:05:21.383] <TB0>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[09:05:21.383] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a094 80c0 4e18 4e18 4e18 4e18 4e18 4e18 4e18 4e18 e022 c000 
[09:05:21.383] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a08e 8040 4e1b 4e1b 4e1b 4e1b 4e1b 4e1b 4e1b 4e1b e022 c000 
[09:05:21.384] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a08f 80b1 4e18 4e18 4e18 4e18 4e18 4e18 4e18 4e18 e022 c000 
[09:05:21.384] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a090 80c0 4e18 4e18 4e18 4e18 4e19 4e19 4e19 4e19 e022 c000 
[09:05:21.384] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a091 8000 4e18 4e18 4e19 4e19 4e18 4e18 4e19 4e19 7ff 2220 ff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 
[09:05:21.384] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a092 8040 4e18 4e19 4e18 4e19 4e18 4e19 4e18 4e19 e022 c000 
[09:05:21.384] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a093 80b1 4e18 4e18 4e18 4e18 4e18 4e18 4e18 4e18 e022 c000 
[09:05:29.568] <TB0>     INFO: 5025280 events read in total (160725ms).
[09:05:29.611] <TB0>     INFO: Test took 161826ms.
[09:05:29.670] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:05:29.781] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:05:31.245] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:05:32.666] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:05:34.045] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:05:35.470] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:05:36.912] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:05:38.372] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:05:39.827] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:05:41.234] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:05:42.667] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:05:44.111] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:05:45.528] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:05:47.177] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:05:48.571] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:05:49.965] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:05:51.391] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:05:52.766] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 233783296
[09:05:52.769] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.9857 minThrLimit = 97.9779 minThrNLimit = 119.43 -> result = 97.9857 -> 97
[09:05:52.770] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.7893 minThrLimit = 96.7756 minThrNLimit = 115.61 -> result = 96.7893 -> 96
[09:05:52.770] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.146 minThrLimit = 90.1393 minThrNLimit = 110.559 -> result = 90.146 -> 90
[09:05:52.771] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.569 minThrLimit = 93.5669 minThrNLimit = 115.935 -> result = 93.569 -> 93
[09:05:52.771] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.3045 minThrLimit = 90.2538 minThrNLimit = 112.836 -> result = 90.3045 -> 90
[09:05:52.772] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.0147 minThrLimit = 91.0028 minThrNLimit = 118.682 -> result = 91.0147 -> 91
[09:05:52.772] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.4597 minThrLimit = 94.4489 minThrNLimit = 119.648 -> result = 94.4597 -> 94
[09:05:52.773] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.4099 minThrLimit = 86.4003 minThrNLimit = 110.79 -> result = 86.4099 -> 86
[09:05:52.773] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.4629 minThrLimit = 85.4432 minThrNLimit = 108.985 -> result = 85.4629 -> 85
[09:05:52.774] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.7486 minThrLimit = 91.6977 minThrNLimit = 118.475 -> result = 91.7486 -> 91
[09:05:52.774] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.9615 minThrLimit = 89.9474 minThrNLimit = 112.778 -> result = 89.9615 -> 89
[09:05:52.774] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.1776 minThrLimit = 95.1683 minThrNLimit = 119.012 -> result = 95.1776 -> 95
[09:05:52.775] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.0646 minThrLimit = 90.9272 minThrNLimit = 112.225 -> result = 91.0646 -> 91
[09:05:52.775] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.8834 minThrLimit = 85.8802 minThrNLimit = 110.126 -> result = 85.8834 -> 85
[09:05:52.776] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.91 minThrLimit = 90.895 minThrNLimit = 117.28 -> result = 90.91 -> 90
[09:05:52.776] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.1666 minThrLimit = 84.1544 minThrNLimit = 108.541 -> result = 84.1666 -> 84
[09:05:52.776] <TB0>     INFO: ROC 0 VthrComp = 97
[09:05:52.776] <TB0>     INFO: ROC 1 VthrComp = 96
[09:05:52.776] <TB0>     INFO: ROC 2 VthrComp = 90
[09:05:52.776] <TB0>     INFO: ROC 3 VthrComp = 93
[09:05:52.777] <TB0>     INFO: ROC 4 VthrComp = 90
[09:05:52.777] <TB0>     INFO: ROC 5 VthrComp = 91
[09:05:52.777] <TB0>     INFO: ROC 6 VthrComp = 94
[09:05:52.777] <TB0>     INFO: ROC 7 VthrComp = 86
[09:05:52.777] <TB0>     INFO: ROC 8 VthrComp = 85
[09:05:52.777] <TB0>     INFO: ROC 9 VthrComp = 91
[09:05:52.777] <TB0>     INFO: ROC 10 VthrComp = 89
[09:05:52.777] <TB0>     INFO: ROC 11 VthrComp = 95
[09:05:52.777] <TB0>     INFO: ROC 12 VthrComp = 91
[09:05:52.777] <TB0>     INFO: ROC 13 VthrComp = 85
[09:05:52.778] <TB0>     INFO: ROC 14 VthrComp = 90
[09:05:52.778] <TB0>     INFO: ROC 15 VthrComp = 84
[09:05:52.778] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[09:05:52.778] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[09:05:52.792] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:05:52.792] <TB0>     INFO:     run 1 of 1
[09:05:52.792] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:05:53.135] <TB0>     INFO: Expecting 5025280 events.
[09:06:24.237] <TB0>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 8 ROCs were found
[09:06:24.238] <TB0>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[09:06:24.238] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0ac 80c0 4e19 e2 268d 4e19 e2 26a5 4e19 e2 26c7 4e19 e2 26a9 4e19 e2 26c5 4e19 e2 26a4 4e19 e2 26a1 4e19 e2 26c5 e022 c000 
[09:06:24.238] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0a6 8040 4e18 e2 268c 4e18 e2 26a7 4e18 e2 26c8 4e18 e2 26a8 4e18 e2 26c5 4e18 e2 26a3 4e18 e2 26a4 4e18 e2 26c5 e022 c000 
[09:06:24.238] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0a7 80b1 4e19 e2 268c 4e19 e2 26a5 4e19 e2 26c7 4e19 e2 26a7 4e19 e2 26c7 4e19 e2 26a4 4e19 e2 26a3 4e19 e2 26c5 e022 c000 
[09:06:24.238] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0a8 80c0 4e18 e2 268c 4e18 e2 26a5 4e18 e2 26c7 4e18 e2 26a9 4e18 e2 26c4 4e18 e2 26a5 4e18 e2 26a3 4e18 e2 26c5 e022 c000 
[09:06:24.238] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a0a9 8000 4e18 e2 268d 4e18 e2 26a6 4e18 e2 26c9 4e18 e2 26a9 4e18 e2 26c6 4e18 e2 26a2 4e18 e2 26a2 4e18 e2 26c5 7ff 2220 ff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 
[09:06:24.238] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0aa 8040 4e18 e2 268d 4e18 e2 26a6 4e18 e2 26c7 4e18 e2 26a9 4e18 e2 26c5 4e18 e2 26a4 4e18 e2 26a4 4e18 e2 26c4 e022 c000 
[09:06:24.238] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0ab 80b1 4e18 e2 268d 4e18 e2 26a6 4e18 e2 26c9 4e18 e2 26a9 4e18 e2 26c7 4e18 e2 26a5 4e18 e2 26a3 4e18 e2 26c5 e022 c000 
[09:06:29.148] <TB0>     INFO: 884008 events read in total (35298ms).
[09:07:04.442] <TB0>     INFO: 1766784 events read in total (70592ms).
[09:07:39.841] <TB0>     INFO: 2648488 events read in total (105991ms).
[09:08:14.368] <TB0>     INFO: 3521656 events read in total (140518ms).
[09:08:49.504] <TB0>     INFO: 4389024 events read in total (175654ms).
[09:09:15.124] <TB0>     INFO: 5025280 events read in total (201274ms).
[09:09:15.196] <TB0>     INFO: Test took 202404ms.
[09:09:15.371] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:09:15.737] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:09:17.329] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:09:18.946] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:09:20.524] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:09:22.115] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:09:23.707] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:09:25.295] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:09:26.895] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:09:28.471] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:09:30.045] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:09:31.604] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:09:33.166] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:09:34.739] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:09:36.317] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:09:37.877] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:09:39.436] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:09:41.017] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 240103424
[09:09:41.020] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.9833 for pixel 9/79 mean/min/max = 44.4962/31.3574/57.635
[09:09:41.022] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 60.5489 for pixel 2/28 mean/min/max = 46.0415/31.0591/61.0239
[09:09:41.023] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 54.6939 for pixel 51/4 mean/min/max = 44.3164/33.7145/54.9184
[09:09:41.023] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 58.7163 for pixel 51/34 mean/min/max = 45.776/32.8189/58.733
[09:09:41.023] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.3255 for pixel 7/54 mean/min/max = 44.2408/33.0271/55.4546
[09:09:41.024] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 56.274 for pixel 13/79 mean/min/max = 44.3447/32.2464/56.4429
[09:09:41.024] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.7546 for pixel 0/20 mean/min/max = 44.3964/31.6661/57.1268
[09:09:41.024] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 54.5335 for pixel 8/5 mean/min/max = 43.1353/31.451/54.8196
[09:09:41.025] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 55.9317 for pixel 3/11 mean/min/max = 43.8312/31.4759/56.1865
[09:09:41.025] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 55.3115 for pixel 51/78 mean/min/max = 44.7702/34.003/55.5374
[09:09:41.026] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 55.8464 for pixel 3/9 mean/min/max = 45.3734/34.6675/56.0793
[09:09:41.026] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 57.6055 for pixel 0/2 mean/min/max = 44.8014/31.455/58.1478
[09:09:41.026] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 55.404 for pixel 8/74 mean/min/max = 44.1212/32.5954/55.6471
[09:09:41.027] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 55.4926 for pixel 0/65 mean/min/max = 43.8503/31.8694/55.8312
[09:09:41.027] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.5673 for pixel 16/79 mean/min/max = 44.9129/34.0663/55.7595
[09:09:41.027] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.3133 for pixel 7/5 mean/min/max = 43.5382/31.0547/56.0216
[09:09:41.028] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[09:09:41.162] <TB0>     INFO: Expecting 411648 events.
[09:09:48.788] <TB0>     INFO: 411648 events read in total (6912ms).
[09:09:48.794] <TB0>     INFO: Expecting 411648 events.
[09:09:56.357] <TB0>     INFO: 411648 events read in total (6891ms).
[09:09:56.365] <TB0>     INFO: Expecting 411648 events.
[09:10:03.942] <TB0>     INFO: 411648 events read in total (6909ms).
[09:10:03.952] <TB0>     INFO: Expecting 411648 events.
[09:10:11.508] <TB0>     INFO: 411648 events read in total (6889ms).
[09:10:11.520] <TB0>     INFO: Expecting 411648 events.
[09:10:18.958] <TB0>     INFO: 411648 events read in total (6770ms).
[09:10:18.972] <TB0>     INFO: Expecting 411648 events.
[09:10:26.403] <TB0>     INFO: 411648 events read in total (6767ms).
[09:10:26.420] <TB0>     INFO: Expecting 411648 events.
[09:10:33.867] <TB0>     INFO: 411648 events read in total (6786ms).
[09:10:33.887] <TB0>     INFO: Expecting 411648 events.
[09:10:41.591] <TB0>     INFO: 411648 events read in total (7047ms).
[09:10:41.613] <TB0>     INFO: Expecting 411648 events.
[09:10:49.277] <TB0>     INFO: 411648 events read in total (7018ms).
[09:10:49.301] <TB0>     INFO: Expecting 411648 events.
[09:10:56.951] <TB0>     INFO: 411648 events read in total (7002ms).
[09:10:56.977] <TB0>     INFO: Expecting 411648 events.
[09:11:04.594] <TB0>     INFO: 411648 events read in total (6973ms).
[09:11:04.622] <TB0>     INFO: Expecting 411648 events.
[09:11:12.327] <TB0>     INFO: 411648 events read in total (7058ms).
[09:11:12.358] <TB0>     INFO: Expecting 411648 events.
[09:11:20.060] <TB0>     INFO: 411648 events read in total (7063ms).
[09:11:20.096] <TB0>     INFO: Expecting 411648 events.
[09:11:27.672] <TB0>     INFO: 411648 events read in total (6942ms).
[09:11:27.710] <TB0>     INFO: Expecting 411648 events.
[09:11:35.270] <TB0>     INFO: 411648 events read in total (6921ms).
[09:11:35.308] <TB0>     INFO: Expecting 411648 events.
[09:11:42.904] <TB0>     INFO: 411648 events read in total (6961ms).
[09:11:42.946] <TB0>     INFO: Test took 121919ms.
[09:11:43.430] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1586 < 35 for itrim = 92; old thr = 33.1305 ... break
[09:11:43.455] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1266 < 35 for itrim = 97; old thr = 34.3995 ... break
[09:11:43.485] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0118 < 35 for itrim = 87; old thr = 34.8333 ... break
[09:11:43.517] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.859 < 35 for itrim+1 = 97; old thr = 34.5404 ... break
[09:11:43.552] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.244 < 35 for itrim = 88; old thr = 34.3425 ... break
[09:11:43.586] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7976 < 35 for itrim+1 = 90; old thr = 34.7734 ... break
[09:11:43.617] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3389 < 35 for itrim+1 = 98; old thr = 34.9187 ... break
[09:11:43.656] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.51 < 35 for itrim = 94; old thr = 34.1497 ... break
[09:11:43.700] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6634 < 35 for itrim+1 = 99; old thr = 34.3626 ... break
[09:11:43.739] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2465 < 35 for itrim = 100; old thr = 34.5664 ... break
[09:11:43.772] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.023 < 35 for itrim = 93; old thr = 34.3317 ... break
[09:11:43.805] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3453 < 35 for itrim = 97; old thr = 34.0583 ... break
[09:11:43.845] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1399 < 35 for itrim = 106; old thr = 34.133 ... break
[09:11:43.880] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2042 < 35 for itrim = 95; old thr = 34.51 ... break
[09:11:43.916] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4798 < 35 for itrim+1 = 95; old thr = 34.5595 ... break
[09:11:43.957] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2863 < 35 for itrim = 94; old thr = 33.4525 ... break
[09:11:44.033] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[09:11:44.043] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:11:44.043] <TB0>     INFO:     run 1 of 1
[09:11:44.043] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:11:44.386] <TB0>     INFO: Expecting 5025280 events.
[09:12:20.050] <TB0>     INFO: 866464 events read in total (34949ms).
[09:12:54.874] <TB0>     INFO: 1731328 events read in total (69773ms).
[09:13:29.871] <TB0>     INFO: 2595592 events read in total (104770ms).
[09:14:04.774] <TB0>     INFO: 3452176 events read in total (139673ms).
[09:14:39.903] <TB0>     INFO: 4307024 events read in total (174803ms).
[09:15:08.949] <TB0>     INFO: 5025280 events read in total (203848ms).
[09:15:09.027] <TB0>     INFO: Test took 204984ms.
[09:15:09.211] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:15:09.571] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:15:11.162] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:15:12.783] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:15:14.376] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:15:15.976] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:15:17.613] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:15:19.206] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:15:20.861] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:15:22.464] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:15:24.057] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:15:25.653] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:15:27.264] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:15:28.938] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:15:30.576] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:15:32.152] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:15:33.730] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:15:35.311] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 274604032
[09:15:35.313] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 8.942450 .. 58.412252
[09:15:35.388] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 8 .. 68 (-1/-1) hits flags = 528 (plus default)
[09:15:35.399] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:15:35.399] <TB0>     INFO:     run 1 of 1
[09:15:35.399] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:15:35.742] <TB0>     INFO: Expecting 2030080 events.
[09:16:14.099] <TB0>     INFO: 1035360 events read in total (37642ms).
[09:16:50.955] <TB0>     INFO: 2030080 events read in total (74498ms).
[09:16:50.984] <TB0>     INFO: Test took 75585ms.
[09:16:51.036] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:16:51.140] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:16:52.216] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:16:53.295] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:16:54.373] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:16:55.453] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:16:56.534] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:16:57.613] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:16:58.695] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:16:59.773] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:17:00.853] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:17:01.935] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:17:03.020] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:17:04.110] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:17:05.191] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:17:06.266] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:17:07.336] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:17:08.418] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 234700800
[09:17:08.500] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.378644 .. 49.297390
[09:17:08.575] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 59 (-1/-1) hits flags = 528 (plus default)
[09:17:08.586] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:17:08.586] <TB0>     INFO:     run 1 of 1
[09:17:08.586] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:17:08.929] <TB0>     INFO: Expecting 1763840 events.
[09:17:49.847] <TB0>     INFO: 1107216 events read in total (40203ms).
[09:18:13.586] <TB0>     INFO: 1763840 events read in total (63942ms).
[09:18:13.608] <TB0>     INFO: Test took 65023ms.
[09:18:13.651] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:18:13.734] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:18:14.784] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:18:15.830] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:18:16.871] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:18:17.914] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:18:18.959] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:18:20.008] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:18:21.054] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:18:22.110] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:18:23.147] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:18:24.186] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:18:25.225] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:18:26.261] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:18:27.296] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:18:28.335] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:18:29.371] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:18:30.409] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 331427840
[09:18:30.494] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.599287 .. 46.703547
[09:18:30.571] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 56 (-1/-1) hits flags = 528 (plus default)
[09:18:30.580] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:18:30.580] <TB0>     INFO:     run 1 of 1
[09:18:30.581] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:18:30.923] <TB0>     INFO: Expecting 1530880 events.
[09:19:10.614] <TB0>     INFO: 1102072 events read in total (38976ms).
[09:19:26.294] <TB0>     INFO: 1530880 events read in total (54656ms).
[09:19:26.308] <TB0>     INFO: Test took 55727ms.
[09:19:26.343] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:19:26.422] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:19:27.449] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:19:28.492] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:19:29.527] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:19:30.572] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:19:31.593] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:19:32.613] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:19:33.634] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:19:34.660] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:19:35.686] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:19:36.716] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:19:37.744] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:19:38.768] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:19:39.790] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:19:40.822] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:19:41.848] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:19:42.883] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 223559680
[09:19:42.963] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 23.424511 .. 46.098379
[09:19:43.038] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 13 .. 56 (-1/-1) hits flags = 528 (plus default)
[09:19:43.048] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:19:43.048] <TB0>     INFO:     run 1 of 1
[09:19:43.048] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:19:43.391] <TB0>     INFO: Expecting 1464320 events.
[09:20:23.616] <TB0>     INFO: 1087016 events read in total (39510ms).
[09:20:37.530] <TB0>     INFO: 1464320 events read in total (53424ms).
[09:20:37.544] <TB0>     INFO: Test took 54496ms.
[09:20:37.580] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:20:37.653] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:20:38.625] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:20:39.591] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:20:40.560] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:20:41.528] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:20:42.496] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:20:43.470] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:20:44.439] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:20:45.411] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:20:46.382] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:20:47.352] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:20:48.328] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:20:49.302] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:20:50.271] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:20:51.247] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:20:52.227] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:20:53.237] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 259698688
[09:20:53.322] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[09:20:53.322] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[09:20:53.332] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:20:53.332] <TB0>     INFO:     run 1 of 1
[09:20:53.333] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:20:53.681] <TB0>     INFO: Expecting 1364480 events.
[09:21:34.301] <TB0>     INFO: 1073736 events read in total (39905ms).
[09:21:45.021] <TB0>     INFO: 1364480 events read in total (50626ms).
[09:21:45.036] <TB0>     INFO: Test took 51703ms.
[09:21:45.069] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:21:45.143] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:21:46.117] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:21:47.092] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:21:48.065] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:21:49.039] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:21:50.019] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:21:51.008] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:21:51.989] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:21:52.971] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:21:53.941] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:21:54.916] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:21:55.896] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:21:56.866] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:21:57.838] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:21:58.808] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:21:59.779] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:22:00.752] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 250925056
[09:22:00.787] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C0.dat
[09:22:00.787] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C1.dat
[09:22:00.787] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C2.dat
[09:22:00.787] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C3.dat
[09:22:00.787] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C4.dat
[09:22:00.787] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C5.dat
[09:22:00.787] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C6.dat
[09:22:00.787] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C7.dat
[09:22:00.788] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C8.dat
[09:22:00.788] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C9.dat
[09:22:00.788] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C10.dat
[09:22:00.788] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C11.dat
[09:22:00.788] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C12.dat
[09:22:00.788] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C13.dat
[09:22:00.788] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C14.dat
[09:22:00.788] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C15.dat
[09:22:00.789] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//trimParameters35_C0.dat
[09:22:00.796] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//trimParameters35_C1.dat
[09:22:00.804] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//trimParameters35_C2.dat
[09:22:00.811] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//trimParameters35_C3.dat
[09:22:00.818] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//trimParameters35_C4.dat
[09:22:00.827] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//trimParameters35_C5.dat
[09:22:00.834] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//trimParameters35_C6.dat
[09:22:00.842] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//trimParameters35_C7.dat
[09:22:00.849] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//trimParameters35_C8.dat
[09:22:00.856] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//trimParameters35_C9.dat
[09:22:00.864] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//trimParameters35_C10.dat
[09:22:00.871] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//trimParameters35_C11.dat
[09:22:00.878] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//trimParameters35_C12.dat
[09:22:00.886] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//trimParameters35_C13.dat
[09:22:00.893] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//trimParameters35_C14.dat
[09:22:00.901] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//trimParameters35_C15.dat
[09:22:00.908] <TB0>     INFO: PixTestTrim::trimTest() done
[09:22:00.908] <TB0>     INFO: vtrim:      92  97  87  97  88  90  98  94  99 100  93  97 106  95  95  94 
[09:22:00.908] <TB0>     INFO: vthrcomp:   97  96  90  93  90  91  94  86  85  91  89  95  91  85  90  84 
[09:22:00.908] <TB0>     INFO: vcal mean:  34.91  34.99  34.89  34.95  34.91  34.92  34.89  34.88  34.93  34.96  35.01  34.96  34.95  34.93  34.96  34.92 
[09:22:00.908] <TB0>     INFO: vcal RMS:    0.87   0.92   0.80   1.14   0.85   0.80   0.87   0.86   0.83   0.78   0.74   0.85   0.80   0.77   0.74   0.85 
[09:22:00.908] <TB0>     INFO: bits mean:  10.25   9.99  10.32   9.75  10.49   9.89  10.35  10.96  10.42   9.72   9.21   9.32  10.22  10.13   9.45  10.51 
[09:22:00.908] <TB0>     INFO: bits RMS:    2.74   2.78   2.50   2.76   2.49   2.84   2.70   2.49   2.59   2.49   2.64   2.95   2.54   2.67   2.60   2.61 
[09:22:00.918] <TB0>     INFO:    ----------------------------------------------------------------------
[09:22:00.918] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[09:22:00.918] <TB0>     INFO:    ----------------------------------------------------------------------
[09:22:00.923] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[09:22:00.923] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[09:22:00.933] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[09:22:00.933] <TB0>     INFO:     run 1 of 1
[09:22:00.933] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:22:01.281] <TB0>     INFO: Expecting 4160000 events.
[09:22:46.926] <TB0>     INFO: 1095810 events read in total (44930ms).
[09:23:32.034] <TB0>     INFO: 2181095 events read in total (90038ms).
[09:24:16.342] <TB0>     INFO: 3254950 events read in total (134346ms).
[09:24:53.927] <TB0>     INFO: 4160000 events read in total (171931ms).
[09:24:53.987] <TB0>     INFO: Test took 173054ms.
[09:24:54.127] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:24:54.382] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:24:56.257] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:24:58.124] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:24:59.958] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:25:01.815] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:25:03.718] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:25:05.661] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:25:07.742] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:25:10.350] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:25:12.618] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:25:14.929] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:25:17.246] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:25:19.553] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:25:21.456] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:25:23.422] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:25:25.375] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:25:27.353] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 278683648
[09:25:27.354] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[09:25:27.429] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[09:25:27.429] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 169 (-1/-1) hits flags = 528 (plus default)
[09:25:27.439] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[09:25:27.439] <TB0>     INFO:     run 1 of 1
[09:25:27.439] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:25:27.785] <TB0>     INFO: Expecting 3536000 events.
[09:26:14.627] <TB0>     INFO: 1135950 events read in total (46127ms).
[09:27:00.482] <TB0>     INFO: 2257340 events read in total (91983ms).
[09:27:45.004] <TB0>     INFO: 3368995 events read in total (137505ms).
[09:27:53.251] <TB0>     INFO: 3536000 events read in total (144751ms).
[09:27:53.298] <TB0>     INFO: Test took 145860ms.
[09:27:53.406] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:27:53.616] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:27:55.333] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:27:57.018] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:27:58.965] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:28:00.804] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:28:02.572] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:28:04.311] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:28:06.089] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:28:07.912] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:28:09.731] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:28:11.524] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:28:13.320] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:28:15.107] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:28:16.841] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:28:18.584] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:28:20.308] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:28:22.070] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 321110016
[09:28:22.071] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[09:28:22.148] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[09:28:22.148] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 158 (-1/-1) hits flags = 528 (plus default)
[09:28:22.158] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[09:28:22.158] <TB0>     INFO:     run 1 of 1
[09:28:22.158] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:28:22.502] <TB0>     INFO: Expecting 3307200 events.
[09:29:10.197] <TB0>     INFO: 1176360 events read in total (46980ms).
[09:29:57.079] <TB0>     INFO: 2332985 events read in total (93862ms).
[09:30:36.628] <TB0>     INFO: 3307200 events read in total (133412ms).
[09:30:36.694] <TB0>     INFO: Test took 134537ms.
[09:30:36.815] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:30:37.048] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:30:38.668] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:30:40.281] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:30:41.954] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:30:43.671] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:30:45.399] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:30:47.135] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:30:48.827] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:30:50.502] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:30:52.172] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:30:53.884] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:30:55.610] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:30:57.310] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:30:59.022] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:31:00.751] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:31:02.466] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:31:04.211] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 320245760
[09:31:04.212] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[09:31:04.287] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[09:31:04.287] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 159 (-1/-1) hits flags = 528 (plus default)
[09:31:04.298] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[09:31:04.298] <TB0>     INFO:     run 1 of 1
[09:31:04.298] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:31:04.642] <TB0>     INFO: Expecting 3328000 events.
[09:31:52.187] <TB0>     INFO: 1172575 events read in total (46830ms).
[09:32:39.179] <TB0>     INFO: 2325145 events read in total (93822ms).
[09:33:20.976] <TB0>     INFO: 3328000 events read in total (135620ms).
[09:33:21.067] <TB0>     INFO: Test took 136770ms.
[09:33:21.166] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:33:21.361] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:33:23.008] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:33:24.630] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:33:26.300] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:33:27.953] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:33:29.637] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:33:31.316] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:33:32.985] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:33:34.679] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:33:36.360] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:33:38.028] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:33:39.697] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:33:41.341] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:33:42.998] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:33:44.689] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:33:46.354] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:33:48.046] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 290639872
[09:33:48.047] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[09:33:48.121] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[09:33:48.121] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 158 (-1/-1) hits flags = 528 (plus default)
[09:33:48.133] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[09:33:48.133] <TB0>     INFO:     run 1 of 1
[09:33:48.133] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:33:48.476] <TB0>     INFO: Expecting 3307200 events.
[09:34:35.944] <TB0>     INFO: 1176500 events read in total (46753ms).
[09:35:22.274] <TB0>     INFO: 2332025 events read in total (93083ms).
[09:36:03.283] <TB0>     INFO: 3307200 events read in total (134092ms).
[09:36:03.332] <TB0>     INFO: Test took 135199ms.
[09:36:03.434] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:36:03.629] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:36:05.261] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:36:06.915] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:36:08.640] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:36:10.305] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:36:12.005] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:36:13.694] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:36:15.382] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:36:17.082] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:36:18.775] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:36:20.444] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:36:22.115] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:36:23.764] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:36:25.469] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:36:27.220] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:36:28.873] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:36:30.560] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 329846784
[09:36:30.561] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.90619, thr difference RMS: 1.68925
[09:36:30.562] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 10.3192, thr difference RMS: 1.43607
[09:36:30.562] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.46843, thr difference RMS: 1.41176
[09:36:30.562] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.67881, thr difference RMS: 1.59513
[09:36:30.562] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.63044, thr difference RMS: 1.30008
[09:36:30.563] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.61404, thr difference RMS: 1.33166
[09:36:30.563] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.73619, thr difference RMS: 1.45863
[09:36:30.563] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.30349, thr difference RMS: 1.18817
[09:36:30.563] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.46183, thr difference RMS: 1.42931
[09:36:30.564] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.54118, thr difference RMS: 1.3102
[09:36:30.564] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.02954, thr difference RMS: 1.26439
[09:36:30.564] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.01802, thr difference RMS: 1.46739
[09:36:30.564] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 7.93709, thr difference RMS: 1.62029
[09:36:30.565] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.30673, thr difference RMS: 1.1809
[09:36:30.565] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.2769, thr difference RMS: 1.32054
[09:36:30.565] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.22333, thr difference RMS: 1.32536
[09:36:30.565] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.93001, thr difference RMS: 1.67276
[09:36:30.566] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 10.2857, thr difference RMS: 1.44625
[09:36:30.566] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.4057, thr difference RMS: 1.44991
[09:36:30.566] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.61031, thr difference RMS: 1.58551
[09:36:30.566] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.61291, thr difference RMS: 1.30517
[09:36:30.566] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.51508, thr difference RMS: 1.33727
[09:36:30.567] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.66536, thr difference RMS: 1.4693
[09:36:30.567] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.25878, thr difference RMS: 1.18556
[09:36:30.567] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.33178, thr difference RMS: 1.42522
[09:36:30.567] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.54304, thr difference RMS: 1.287
[09:36:30.567] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.00019, thr difference RMS: 1.24992
[09:36:30.568] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.10192, thr difference RMS: 1.46457
[09:36:30.568] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 7.87541, thr difference RMS: 1.62259
[09:36:30.568] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.18979, thr difference RMS: 1.17908
[09:36:30.568] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.22006, thr difference RMS: 1.30556
[09:36:30.568] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.11468, thr difference RMS: 1.31796
[09:36:30.569] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.08811, thr difference RMS: 1.64996
[09:36:30.569] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 10.3642, thr difference RMS: 1.44111
[09:36:30.569] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.53704, thr difference RMS: 1.41514
[09:36:30.569] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.65626, thr difference RMS: 1.57261
[09:36:30.570] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.74738, thr difference RMS: 1.28684
[09:36:30.570] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.57986, thr difference RMS: 1.329
[09:36:30.570] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.70027, thr difference RMS: 1.45372
[09:36:30.570] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.2965, thr difference RMS: 1.17806
[09:36:30.570] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.31881, thr difference RMS: 1.39388
[09:36:30.571] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.54187, thr difference RMS: 1.28903
[09:36:30.571] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.0845, thr difference RMS: 1.23619
[09:36:30.571] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.22755, thr difference RMS: 1.45955
[09:36:30.571] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 7.92191, thr difference RMS: 1.62772
[09:36:30.572] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.21228, thr difference RMS: 1.16197
[09:36:30.572] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.33673, thr difference RMS: 1.29288
[09:36:30.572] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.17736, thr difference RMS: 1.30515
[09:36:30.572] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.20218, thr difference RMS: 1.61671
[09:36:30.573] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 10.3967, thr difference RMS: 1.4336
[09:36:30.573] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.53168, thr difference RMS: 1.42908
[09:36:30.573] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.69429, thr difference RMS: 1.57563
[09:36:30.573] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.76122, thr difference RMS: 1.2843
[09:36:30.573] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.57713, thr difference RMS: 1.30549
[09:36:30.574] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.69865, thr difference RMS: 1.46494
[09:36:30.574] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.42526, thr difference RMS: 1.15719
[09:36:30.574] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.29752, thr difference RMS: 1.40874
[09:36:30.574] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.59359, thr difference RMS: 1.2896
[09:36:30.575] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.1812, thr difference RMS: 1.23738
[09:36:30.575] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.26895, thr difference RMS: 1.45394
[09:36:30.575] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 7.93425, thr difference RMS: 1.65104
[09:36:30.575] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.18241, thr difference RMS: 1.16551
[09:36:30.575] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.40322, thr difference RMS: 1.26288
[09:36:30.576] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.12123, thr difference RMS: 1.29857
[09:36:30.679] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[09:36:30.682] <TB0>     INFO: PixTestTrim::doTest() done, duration: 2022 seconds
[09:36:30.682] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[09:36:31.415] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[09:36:31.415] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[09:36:31.418] <TB0>     INFO: ######################################################################
[09:36:31.419] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[09:36:31.419] <TB0>     INFO: ######################################################################
[09:36:31.419] <TB0>     INFO:    ----------------------------------------------------------------------
[09:36:31.419] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[09:36:31.419] <TB0>     INFO:    ----------------------------------------------------------------------
[09:36:31.419] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[09:36:31.430] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[09:36:31.430] <TB0>     INFO:     run 1 of 1
[09:36:31.430] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:36:31.777] <TB0>     INFO: Expecting 59072000 events.
[09:37:04.121] <TB0>     INFO: 1073000 events read in total (31629ms).
[09:37:33.822] <TB0>     INFO: 2141200 events read in total (61330ms).
[09:38:02.215] <TB0>     INFO: 3209200 events read in total (89723ms).
[09:38:30.495] <TB0>     INFO: 4281400 events read in total (118003ms).
[09:38:59.168] <TB0>     INFO: 5349800 events read in total (146676ms).
[09:39:27.422] <TB0>     INFO: 6418000 events read in total (174930ms).
[09:39:55.819] <TB0>     INFO: 7488200 events read in total (203327ms).
[09:40:24.409] <TB0>     INFO: 8557200 events read in total (231917ms).
[09:40:52.967] <TB0>     INFO: 9625000 events read in total (260475ms).
[09:41:21.566] <TB0>     INFO: 10694400 events read in total (289074ms).
[09:41:50.329] <TB0>     INFO: 11765800 events read in total (317837ms).
[09:42:19.064] <TB0>     INFO: 12833800 events read in total (346572ms).
[09:42:47.973] <TB0>     INFO: 13901200 events read in total (375481ms).
[09:43:16.717] <TB0>     INFO: 14972600 events read in total (404225ms).
[09:43:46.456] <TB0>     INFO: 16041400 events read in total (433964ms).
[09:44:15.508] <TB0>     INFO: 17109800 events read in total (463016ms).
[09:44:43.944] <TB0>     INFO: 18180200 events read in total (491452ms).
[09:45:12.683] <TB0>     INFO: 19249600 events read in total (520191ms).
[09:45:41.586] <TB0>     INFO: 20317600 events read in total (549094ms).
[09:46:11.038] <TB0>     INFO: 21385800 events read in total (578546ms).
[09:46:39.993] <TB0>     INFO: 22458000 events read in total (607501ms).
[09:47:09.683] <TB0>     INFO: 23526400 events read in total (637191ms).
[09:47:38.436] <TB0>     INFO: 24594000 events read in total (665944ms).
[09:48:07.495] <TB0>     INFO: 25665400 events read in total (695003ms).
[09:48:36.505] <TB0>     INFO: 26734600 events read in total (724013ms).
[09:49:06.160] <TB0>     INFO: 27803200 events read in total (753668ms).
[09:49:36.121] <TB0>     INFO: 28875600 events read in total (783629ms).
[09:50:04.993] <TB0>     INFO: 29943400 events read in total (812501ms).
[09:50:33.747] <TB0>     INFO: 31011200 events read in total (841255ms).
[09:51:02.634] <TB0>     INFO: 32080800 events read in total (870142ms).
[09:51:31.522] <TB0>     INFO: 33151000 events read in total (899030ms).
[09:52:00.630] <TB0>     INFO: 34218800 events read in total (928138ms).
[09:52:29.595] <TB0>     INFO: 35286800 events read in total (957103ms).
[09:52:58.672] <TB0>     INFO: 36357400 events read in total (986180ms).
[09:53:27.733] <TB0>     INFO: 37426400 events read in total (1015241ms).
[09:53:56.887] <TB0>     INFO: 38494200 events read in total (1044395ms).
[09:54:25.946] <TB0>     INFO: 39561800 events read in total (1073454ms).
[09:54:54.557] <TB0>     INFO: 40631400 events read in total (1102065ms).
[09:55:23.297] <TB0>     INFO: 41700000 events read in total (1130805ms).
[09:55:52.241] <TB0>     INFO: 42767800 events read in total (1159749ms).
[09:56:20.879] <TB0>     INFO: 43835200 events read in total (1188387ms).
[09:56:49.692] <TB0>     INFO: 44905800 events read in total (1217200ms).
[09:57:18.479] <TB0>     INFO: 45974400 events read in total (1245987ms).
[09:57:48.501] <TB0>     INFO: 47042200 events read in total (1276009ms).
[09:58:17.298] <TB0>     INFO: 48110000 events read in total (1304806ms).
[09:58:46.103] <TB0>     INFO: 49180800 events read in total (1333611ms).
[09:59:14.916] <TB0>     INFO: 50247800 events read in total (1362424ms).
[09:59:43.921] <TB0>     INFO: 51314600 events read in total (1391429ms).
[10:00:12.774] <TB0>     INFO: 52382600 events read in total (1420282ms).
[10:00:41.448] <TB0>     INFO: 53451600 events read in total (1448956ms).
[10:01:10.194] <TB0>     INFO: 54521600 events read in total (1477702ms).
[10:01:38.919] <TB0>     INFO: 55588600 events read in total (1506427ms).
[10:02:07.734] <TB0>     INFO: 56655600 events read in total (1535242ms).
[10:02:36.673] <TB0>     INFO: 57723400 events read in total (1564181ms).
[10:03:05.497] <TB0>     INFO: 58795800 events read in total (1593005ms).
[10:03:13.257] <TB0>     INFO: 59072000 events read in total (1600765ms).
[10:03:13.278] <TB0>     INFO: Test took 1601848ms.
[10:03:13.342] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:03:13.469] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:03:13.469] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[10:03:14.697] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:03:14.697] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[10:03:15.899] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:03:15.899] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[10:03:17.069] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:03:17.069] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[10:03:18.235] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:03:18.235] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[10:03:19.412] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:03:19.412] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[10:03:20.574] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:03:20.574] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[10:03:21.739] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:03:21.739] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[10:03:22.903] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:03:22.903] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[10:03:24.054] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:03:24.054] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[10:03:25.209] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:03:25.209] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[10:03:26.385] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:03:26.385] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[10:03:27.560] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:03:27.560] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[10:03:28.740] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:03:28.740] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[10:03:29.922] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:03:29.922] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[10:03:31.068] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:03:31.068] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[10:03:32.217] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 441802752
[10:03:32.245] <TB0>     INFO: PixTestScurves::scurves() done 
[10:03:32.245] <TB0>     INFO: Vcal mean:  35.06  35.09  35.01  35.02  34.96  35.00  35.00  34.92  35.04  35.11  35.08  35.06  35.07  35.01  35.16  35.03 
[10:03:32.245] <TB0>     INFO: Vcal RMS:    0.77   0.80   0.68   1.06   0.73   0.67   0.74   0.75   0.70   0.64   0.62   0.72   0.69   0.66   0.60   0.71 
[10:03:32.245] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[10:03:32.317] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[10:03:32.317] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[10:03:32.317] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[10:03:32.317] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[10:03:32.317] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[10:03:32.318] <TB0>     INFO: ######################################################################
[10:03:32.318] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[10:03:32.318] <TB0>     INFO: ######################################################################
[10:03:32.320] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[10:03:32.662] <TB0>     INFO: Expecting 41600 events.
[10:03:36.742] <TB0>     INFO: 41600 events read in total (3356ms).
[10:03:36.743] <TB0>     INFO: Test took 4422ms.
[10:03:36.752] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:03:36.752] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[10:03:36.752] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[10:03:36.757] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [3, 7, 0] has eff 0/10
[10:03:36.757] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [3, 7, 0]
[10:03:36.757] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [3, 3, 4] has eff 0/10
[10:03:36.757] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [3, 3, 4]
[10:03:36.765] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 2
[10:03:36.765] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[10:03:36.765] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[10:03:36.765] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[10:03:37.098] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[10:03:37.450] <TB0>     INFO: Expecting 41600 events.
[10:03:41.570] <TB0>     INFO: 41600 events read in total (3405ms).
[10:03:41.571] <TB0>     INFO: Test took 4473ms.
[10:03:41.579] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:03:41.579] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[10:03:41.579] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[10:03:41.584] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.425
[10:03:41.584] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 177
[10:03:41.584] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.433
[10:03:41.584] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[10:03:41.584] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.658
[10:03:41.584] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 191
[10:03:41.584] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.293
[10:03:41.584] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 184
[10:03:41.584] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.276
[10:03:41.584] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 188
[10:03:41.585] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.82
[10:03:41.585] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[10:03:41.585] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.429
[10:03:41.585] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 182
[10:03:41.585] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.637
[10:03:41.585] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[10:03:41.585] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.293
[10:03:41.585] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 172
[10:03:41.585] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.056
[10:03:41.585] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 174
[10:03:41.585] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.168
[10:03:41.585] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 184
[10:03:41.585] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.809
[10:03:41.586] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 174
[10:03:41.586] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.186
[10:03:41.586] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[10:03:41.586] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.72
[10:03:41.586] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 171
[10:03:41.586] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.712
[10:03:41.586] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 185
[10:03:41.586] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.144
[10:03:41.586] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,15] phvalue 190
[10:03:41.586] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[10:03:41.586] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[10:03:41.586] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[10:03:41.678] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[10:03:42.022] <TB0>     INFO: Expecting 41600 events.
[10:03:46.170] <TB0>     INFO: 41600 events read in total (3433ms).
[10:03:46.171] <TB0>     INFO: Test took 4493ms.
[10:03:46.179] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:03:46.179] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[10:03:46.179] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[10:03:46.183] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[10:03:46.184] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 55minph_roc = 8
[10:03:46.184] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.3787
[10:03:46.184] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 73
[10:03:46.184] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.816
[10:03:46.184] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,26] phvalue 78
[10:03:46.184] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 95.9124
[10:03:46.184] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [16 ,12] phvalue 96
[10:03:46.184] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.6901
[10:03:46.184] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 80
[10:03:46.184] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 93.2467
[10:03:46.185] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 93
[10:03:46.185] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.3224
[10:03:46.185] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,60] phvalue 83
[10:03:46.185] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.2053
[10:03:46.185] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,49] phvalue 81
[10:03:46.185] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 93.4433
[10:03:46.185] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,48] phvalue 94
[10:03:46.185] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.6317
[10:03:46.185] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 60
[10:03:46.185] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.5329
[10:03:46.185] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [14 ,30] phvalue 66
[10:03:46.186] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.0754
[10:03:46.186] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 78
[10:03:46.186] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.1125
[10:03:46.186] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,62] phvalue 67
[10:03:46.186] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.9151
[10:03:46.186] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,62] phvalue 76
[10:03:46.186] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.9731
[10:03:46.186] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 71
[10:03:46.186] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.0264
[10:03:46.186] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 82
[10:03:46.186] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 92.2133
[10:03:46.186] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 93
[10:03:46.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 0 0
[10:03:46.600] <TB0>     INFO: Expecting 2560 events.
[10:03:47.558] <TB0>     INFO: 2560 events read in total (243ms).
[10:03:47.559] <TB0>     INFO: Test took 1371ms.
[10:03:47.559] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:03:47.559] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 26, 1 1
[10:03:48.066] <TB0>     INFO: Expecting 2560 events.
[10:03:49.024] <TB0>     INFO: 2560 events read in total (243ms).
[10:03:49.024] <TB0>     INFO: Test took 1465ms.
[10:03:49.025] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:03:49.025] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 16, 12, 2 2
[10:03:49.531] <TB0>     INFO: Expecting 2560 events.
[10:03:50.489] <TB0>     INFO: 2560 events read in total (243ms).
[10:03:50.489] <TB0>     INFO: Test took 1463ms.
[10:03:50.489] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:03:50.489] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 3 3
[10:03:50.997] <TB0>     INFO: Expecting 2560 events.
[10:03:51.955] <TB0>     INFO: 2560 events read in total (243ms).
[10:03:51.955] <TB0>     INFO: Test took 1466ms.
[10:03:51.955] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:03:51.956] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 4 4
[10:03:52.463] <TB0>     INFO: Expecting 2560 events.
[10:03:53.421] <TB0>     INFO: 2560 events read in total (243ms).
[10:03:53.421] <TB0>     INFO: Test took 1465ms.
[10:03:53.422] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:03:53.422] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 60, 5 5
[10:03:53.929] <TB0>     INFO: Expecting 2560 events.
[10:03:54.887] <TB0>     INFO: 2560 events read in total (243ms).
[10:03:54.887] <TB0>     INFO: Test took 1465ms.
[10:03:54.887] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:03:54.888] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 49, 6 6
[10:03:55.395] <TB0>     INFO: Expecting 2560 events.
[10:03:56.353] <TB0>     INFO: 2560 events read in total (243ms).
[10:03:56.353] <TB0>     INFO: Test took 1465ms.
[10:03:56.354] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:03:56.354] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 48, 7 7
[10:03:56.861] <TB0>     INFO: Expecting 2560 events.
[10:03:57.821] <TB0>     INFO: 2560 events read in total (245ms).
[10:03:57.822] <TB0>     INFO: Test took 1468ms.
[10:03:57.822] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:03:57.822] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 8 8
[10:03:58.329] <TB0>     INFO: Expecting 2560 events.
[10:03:59.288] <TB0>     INFO: 2560 events read in total (244ms).
[10:03:59.288] <TB0>     INFO: Test took 1466ms.
[10:03:59.289] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:03:59.289] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 14, 30, 9 9
[10:03:59.796] <TB0>     INFO: Expecting 2560 events.
[10:04:00.756] <TB0>     INFO: 2560 events read in total (245ms).
[10:04:00.757] <TB0>     INFO: Test took 1468ms.
[10:04:00.757] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:04:00.757] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 10 10
[10:04:01.264] <TB0>     INFO: Expecting 2560 events.
[10:04:02.225] <TB0>     INFO: 2560 events read in total (246ms).
[10:04:02.225] <TB0>     INFO: Test took 1468ms.
[10:04:02.226] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:04:02.227] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 62, 11 11
[10:04:02.734] <TB0>     INFO: Expecting 2560 events.
[10:04:03.693] <TB0>     INFO: 2560 events read in total (244ms).
[10:04:03.694] <TB0>     INFO: Test took 1467ms.
[10:04:03.694] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:04:03.694] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 62, 12 12
[10:04:04.201] <TB0>     INFO: Expecting 2560 events.
[10:04:05.160] <TB0>     INFO: 2560 events read in total (244ms).
[10:04:05.161] <TB0>     INFO: Test took 1467ms.
[10:04:05.161] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:04:05.161] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 13 13
[10:04:05.668] <TB0>     INFO: Expecting 2560 events.
[10:04:06.626] <TB0>     INFO: 2560 events read in total (243ms).
[10:04:06.626] <TB0>     INFO: Test took 1465ms.
[10:04:06.627] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:04:06.627] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 14 14
[10:04:07.135] <TB0>     INFO: Expecting 2560 events.
[10:04:08.092] <TB0>     INFO: 2560 events read in total (242ms).
[10:04:08.092] <TB0>     INFO: Test took 1465ms.
[10:04:08.093] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:04:08.093] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 15 15
[10:04:08.601] <TB0>     INFO: Expecting 2560 events.
[10:04:09.559] <TB0>     INFO: 2560 events read in total (243ms).
[10:04:09.559] <TB0>     INFO: Test took 1466ms.
[10:04:09.559] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:04:09.559] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[10:04:09.559] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC1
[10:04:09.559] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[10:04:09.559] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC3
[10:04:09.559] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC4
[10:04:09.559] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[10:04:09.559] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[10:04:09.559] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[10:04:09.559] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC8
[10:04:09.559] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC9
[10:04:09.559] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC10
[10:04:09.559] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[10:04:09.559] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[10:04:09.559] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC13
[10:04:09.559] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC14
[10:04:09.559] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[10:04:09.563] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:04:10.069] <TB0>     INFO: Expecting 655360 events.
[10:04:21.839] <TB0>     INFO: 655360 events read in total (11055ms).
[10:04:21.850] <TB0>     INFO: Expecting 655360 events.
[10:04:33.604] <TB0>     INFO: 655360 events read in total (11182ms).
[10:04:33.619] <TB0>     INFO: Expecting 655360 events.
[10:04:45.226] <TB0>     INFO: 655360 events read in total (11038ms).
[10:04:45.245] <TB0>     INFO: Expecting 655360 events.
[10:04:56.883] <TB0>     INFO: 655360 events read in total (11077ms).
[10:04:56.907] <TB0>     INFO: Expecting 655360 events.
[10:05:08.518] <TB0>     INFO: 655360 events read in total (11057ms).
[10:05:08.545] <TB0>     INFO: Expecting 655360 events.
[10:05:20.127] <TB0>     INFO: 655360 events read in total (11027ms).
[10:05:20.166] <TB0>     INFO: Expecting 655360 events.
[10:05:31.909] <TB0>     INFO: 655360 events read in total (11205ms).
[10:05:31.950] <TB0>     INFO: Expecting 655360 events.
[10:05:43.546] <TB0>     INFO: 655360 events read in total (11060ms).
[10:05:43.587] <TB0>     INFO: Expecting 655360 events.
[10:05:55.230] <TB0>     INFO: 655360 events read in total (11110ms).
[10:05:55.282] <TB0>     INFO: Expecting 655360 events.
[10:06:06.935] <TB0>     INFO: 655360 events read in total (11124ms).
[10:06:06.983] <TB0>     INFO: Expecting 655360 events.
[10:06:18.690] <TB0>     INFO: 655360 events read in total (11170ms).
[10:06:18.745] <TB0>     INFO: Expecting 655360 events.
[10:06:30.465] <TB0>     INFO: 655360 events read in total (11194ms).
[10:06:30.529] <TB0>     INFO: Expecting 655360 events.
[10:06:42.154] <TB0>     INFO: 655360 events read in total (11098ms).
[10:06:42.216] <TB0>     INFO: Expecting 655360 events.
[10:06:53.961] <TB0>     INFO: 655360 events read in total (11219ms).
[10:06:54.026] <TB0>     INFO: Expecting 655360 events.
[10:07:05.650] <TB0>     INFO: 655360 events read in total (11098ms).
[10:07:05.721] <TB0>     INFO: Expecting 655360 events.
[10:07:17.338] <TB0>     INFO: 655360 events read in total (11089ms).
[10:07:17.415] <TB0>     INFO: Test took 187852ms.
[10:07:17.508] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:07:17.815] <TB0>     INFO: Expecting 655360 events.
[10:07:29.478] <TB0>     INFO: 655360 events read in total (10948ms).
[10:07:29.490] <TB0>     INFO: Expecting 655360 events.
[10:07:40.938] <TB0>     INFO: 655360 events read in total (10880ms).
[10:07:40.953] <TB0>     INFO: Expecting 655360 events.
[10:07:52.636] <TB0>     INFO: 655360 events read in total (11112ms).
[10:07:52.656] <TB0>     INFO: Expecting 655360 events.
[10:08:04.394] <TB0>     INFO: 655360 events read in total (11180ms).
[10:08:04.417] <TB0>     INFO: Expecting 655360 events.
[10:08:16.135] <TB0>     INFO: 655360 events read in total (11160ms).
[10:08:16.164] <TB0>     INFO: Expecting 655360 events.
[10:08:27.869] <TB0>     INFO: 655360 events read in total (11148ms).
[10:08:27.905] <TB0>     INFO: Expecting 655360 events.
[10:08:39.534] <TB0>     INFO: 655360 events read in total (11085ms).
[10:08:39.573] <TB0>     INFO: Expecting 655360 events.
[10:08:51.227] <TB0>     INFO: 655360 events read in total (11114ms).
[10:08:51.269] <TB0>     INFO: Expecting 655360 events.
[10:09:02.994] <TB0>     INFO: 655360 events read in total (11192ms).
[10:09:03.038] <TB0>     INFO: Expecting 655360 events.
[10:09:14.795] <TB0>     INFO: 655360 events read in total (11226ms).
[10:09:14.846] <TB0>     INFO: Expecting 655360 events.
[10:09:26.466] <TB0>     INFO: 655360 events read in total (11093ms).
[10:09:26.519] <TB0>     INFO: Expecting 655360 events.
[10:09:38.227] <TB0>     INFO: 655360 events read in total (11178ms).
[10:09:38.286] <TB0>     INFO: Expecting 655360 events.
[10:09:49.956] <TB0>     INFO: 655360 events read in total (11143ms).
[10:09:50.017] <TB0>     INFO: Expecting 655360 events.
[10:10:01.770] <TB0>     INFO: 655360 events read in total (11226ms).
[10:10:01.835] <TB0>     INFO: Expecting 655360 events.
[10:10:13.622] <TB0>     INFO: 655360 events read in total (11260ms).
[10:10:13.695] <TB0>     INFO: Expecting 655360 events.
[10:10:25.487] <TB0>     INFO: 655360 events read in total (11265ms).
[10:10:25.563] <TB0>     INFO: Test took 188055ms.
[10:10:25.739] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:10:25.739] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[10:10:25.739] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:10:25.740] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[10:10:25.740] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:10:25.740] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[10:10:25.740] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:10:25.741] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[10:10:25.741] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:10:25.741] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[10:10:25.741] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:10:25.741] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[10:10:25.741] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:10:25.742] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[10:10:25.742] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:10:25.742] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[10:10:25.742] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:10:25.743] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[10:10:25.743] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:10:25.743] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[10:10:25.743] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:10:25.743] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[10:10:25.743] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:10:25.744] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[10:10:25.744] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:10:25.744] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[10:10:25.744] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:10:25.745] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[10:10:25.745] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:10:25.745] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[10:10:25.745] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:10:25.746] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[10:10:25.746] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:10:25.753] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:10:25.761] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:10:25.769] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:10:25.776] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:10:25.783] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:10:25.790] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:10:25.797] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:10:25.804] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:10:25.811] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:10:25.819] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:10:25.826] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:10:25.834] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:10:25.841] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[10:10:25.848] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[10:10:25.855] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[10:10:25.862] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[10:10:25.870] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:10:25.877] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[10:10:25.885] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[10:10:25.892] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[10:10:25.899] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[10:10:25.906] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:10:25.913] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:10:25.920] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[10:10:25.928] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[10:10:25.935] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[10:10:25.943] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[10:10:25.973] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C0.dat
[10:10:25.973] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C1.dat
[10:10:25.973] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C2.dat
[10:10:25.973] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C3.dat
[10:10:25.973] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C4.dat
[10:10:25.973] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C5.dat
[10:10:25.973] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C6.dat
[10:10:25.974] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C7.dat
[10:10:25.974] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C8.dat
[10:10:25.974] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C9.dat
[10:10:25.974] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C10.dat
[10:10:25.974] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C11.dat
[10:10:25.974] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C12.dat
[10:10:25.974] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C13.dat
[10:10:25.974] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C14.dat
[10:10:25.975] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C15.dat
[10:10:26.320] <TB0>     INFO: Expecting 41600 events.
[10:10:30.142] <TB0>     INFO: 41600 events read in total (3107ms).
[10:10:30.143] <TB0>     INFO: Test took 4165ms.
[10:10:30.802] <TB0>     INFO: Expecting 41600 events.
[10:10:34.634] <TB0>     INFO: 41600 events read in total (3117ms).
[10:10:34.634] <TB0>     INFO: Test took 4181ms.
[10:10:35.283] <TB0>     INFO: Expecting 41600 events.
[10:10:39.111] <TB0>     INFO: 41600 events read in total (3113ms).
[10:10:39.112] <TB0>     INFO: Test took 4172ms.
[10:10:39.420] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:10:39.552] <TB0>     INFO: Expecting 2560 events.
[10:10:40.510] <TB0>     INFO: 2560 events read in total (243ms).
[10:10:40.511] <TB0>     INFO: Test took 1091ms.
[10:10:40.513] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:10:41.020] <TB0>     INFO: Expecting 2560 events.
[10:10:41.978] <TB0>     INFO: 2560 events read in total (244ms).
[10:10:41.978] <TB0>     INFO: Test took 1465ms.
[10:10:41.980] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:10:42.489] <TB0>     INFO: Expecting 2560 events.
[10:10:43.449] <TB0>     INFO: 2560 events read in total (245ms).
[10:10:43.449] <TB0>     INFO: Test took 1469ms.
[10:10:43.451] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:10:43.963] <TB0>     INFO: Expecting 2560 events.
[10:10:44.921] <TB0>     INFO: 2560 events read in total (243ms).
[10:10:44.921] <TB0>     INFO: Test took 1470ms.
[10:10:44.923] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:10:45.431] <TB0>     INFO: Expecting 2560 events.
[10:10:46.392] <TB0>     INFO: 2560 events read in total (246ms).
[10:10:46.393] <TB0>     INFO: Test took 1470ms.
[10:10:46.396] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:10:46.901] <TB0>     INFO: Expecting 2560 events.
[10:10:47.859] <TB0>     INFO: 2560 events read in total (244ms).
[10:10:47.859] <TB0>     INFO: Test took 1464ms.
[10:10:47.863] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:10:48.368] <TB0>     INFO: Expecting 2560 events.
[10:10:49.328] <TB0>     INFO: 2560 events read in total (245ms).
[10:10:49.329] <TB0>     INFO: Test took 1466ms.
[10:10:49.331] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:10:49.837] <TB0>     INFO: Expecting 2560 events.
[10:10:50.794] <TB0>     INFO: 2560 events read in total (243ms).
[10:10:50.795] <TB0>     INFO: Test took 1464ms.
[10:10:50.799] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:10:51.303] <TB0>     INFO: Expecting 2560 events.
[10:10:52.260] <TB0>     INFO: 2560 events read in total (242ms).
[10:10:52.261] <TB0>     INFO: Test took 1462ms.
[10:10:52.263] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:10:52.769] <TB0>     INFO: Expecting 2560 events.
[10:10:53.728] <TB0>     INFO: 2560 events read in total (244ms).
[10:10:53.728] <TB0>     INFO: Test took 1465ms.
[10:10:53.731] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:10:54.238] <TB0>     INFO: Expecting 2560 events.
[10:10:55.197] <TB0>     INFO: 2560 events read in total (244ms).
[10:10:55.198] <TB0>     INFO: Test took 1468ms.
[10:10:55.200] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:10:55.712] <TB0>     INFO: Expecting 2560 events.
[10:10:56.669] <TB0>     INFO: 2560 events read in total (242ms).
[10:10:56.670] <TB0>     INFO: Test took 1470ms.
[10:10:56.672] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:10:57.179] <TB0>     INFO: Expecting 2560 events.
[10:10:58.138] <TB0>     INFO: 2560 events read in total (244ms).
[10:10:58.138] <TB0>     INFO: Test took 1466ms.
[10:10:58.141] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:10:58.661] <TB0>     INFO: Expecting 2560 events.
[10:10:59.622] <TB0>     INFO: 2560 events read in total (246ms).
[10:10:59.622] <TB0>     INFO: Test took 1482ms.
[10:10:59.625] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:11:00.135] <TB0>     INFO: Expecting 2560 events.
[10:11:01.107] <TB0>     INFO: 2560 events read in total (255ms).
[10:11:01.107] <TB0>     INFO: Test took 1483ms.
[10:11:01.109] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:11:01.622] <TB0>     INFO: Expecting 2560 events.
[10:11:02.579] <TB0>     INFO: 2560 events read in total (243ms).
[10:11:02.591] <TB0>     INFO: Test took 1482ms.
[10:11:02.593] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:11:03.093] <TB0>     INFO: Expecting 2560 events.
[10:11:04.051] <TB0>     INFO: 2560 events read in total (244ms).
[10:11:04.051] <TB0>     INFO: Test took 1458ms.
[10:11:04.055] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:11:04.561] <TB0>     INFO: Expecting 2560 events.
[10:11:05.518] <TB0>     INFO: 2560 events read in total (242ms).
[10:11:05.519] <TB0>     INFO: Test took 1465ms.
[10:11:05.520] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:11:06.029] <TB0>     INFO: Expecting 2560 events.
[10:11:06.004] <TB0>     INFO: 2560 events read in total (260ms).
[10:11:07.005] <TB0>     INFO: Test took 1485ms.
[10:11:07.007] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:11:07.513] <TB0>     INFO: Expecting 2560 events.
[10:11:08.480] <TB0>     INFO: 2560 events read in total (252ms).
[10:11:08.481] <TB0>     INFO: Test took 1474ms.
[10:11:08.485] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:11:08.003] <TB0>     INFO: Expecting 2560 events.
[10:11:09.973] <TB0>     INFO: 2560 events read in total (252ms).
[10:11:09.973] <TB0>     INFO: Test took 1488ms.
[10:11:09.976] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:11:10.484] <TB0>     INFO: Expecting 2560 events.
[10:11:11.446] <TB0>     INFO: 2560 events read in total (247ms).
[10:11:11.447] <TB0>     INFO: Test took 1472ms.
[10:11:11.450] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:11:11.957] <TB0>     INFO: Expecting 2560 events.
[10:11:12.916] <TB0>     INFO: 2560 events read in total (244ms).
[10:11:12.916] <TB0>     INFO: Test took 1466ms.
[10:11:12.918] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:11:13.427] <TB0>     INFO: Expecting 2560 events.
[10:11:14.385] <TB0>     INFO: 2560 events read in total (243ms).
[10:11:14.385] <TB0>     INFO: Test took 1467ms.
[10:11:14.387] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:11:14.901] <TB0>     INFO: Expecting 2560 events.
[10:11:15.859] <TB0>     INFO: 2560 events read in total (244ms).
[10:11:15.859] <TB0>     INFO: Test took 1472ms.
[10:11:15.861] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:11:16.368] <TB0>     INFO: Expecting 2560 events.
[10:11:17.333] <TB0>     INFO: 2560 events read in total (248ms).
[10:11:17.333] <TB0>     INFO: Test took 1472ms.
[10:11:17.337] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:11:17.842] <TB0>     INFO: Expecting 2560 events.
[10:11:18.803] <TB0>     INFO: 2560 events read in total (246ms).
[10:11:18.804] <TB0>     INFO: Test took 1467ms.
[10:11:18.808] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:11:19.312] <TB0>     INFO: Expecting 2560 events.
[10:11:20.272] <TB0>     INFO: 2560 events read in total (245ms).
[10:11:20.272] <TB0>     INFO: Test took 1464ms.
[10:11:20.274] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:11:20.788] <TB0>     INFO: Expecting 2560 events.
[10:11:21.747] <TB0>     INFO: 2560 events read in total (244ms).
[10:11:21.748] <TB0>     INFO: Test took 1474ms.
[10:11:21.750] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:11:22.257] <TB0>     INFO: Expecting 2560 events.
[10:11:23.217] <TB0>     INFO: 2560 events read in total (245ms).
[10:11:23.217] <TB0>     INFO: Test took 1467ms.
[10:11:23.220] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:11:23.726] <TB0>     INFO: Expecting 2560 events.
[10:11:24.686] <TB0>     INFO: 2560 events read in total (245ms).
[10:11:24.686] <TB0>     INFO: Test took 1466ms.
[10:11:24.688] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:11:25.194] <TB0>     INFO: Expecting 2560 events.
[10:11:26.154] <TB0>     INFO: 2560 events read in total (245ms).
[10:11:26.154] <TB0>     INFO: Test took 1466ms.
[10:11:27.176] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 474 seconds
[10:11:27.176] <TB0>     INFO: PH scale (per ROC):    74  65  72  78  76  78  79  77  88  83  80  78  71  79  85  80
[10:11:27.176] <TB0>     INFO: PH offset (per ROC):  176 177 160 170 159 166 167 158 177 176 170 179 176 176 162 159
[10:11:27.350] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[10:11:27.353] <TB0>     INFO: ######################################################################
[10:11:27.353] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[10:11:27.353] <TB0>     INFO: ######################################################################
[10:11:27.353] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[10:11:27.366] <TB0>     INFO: scanning low vcal = 10
[10:11:27.714] <TB0>     INFO: Expecting 41600 events.
[10:11:31.434] <TB0>     INFO: 41600 events read in total (3005ms).
[10:11:31.434] <TB0>     INFO: Test took 4068ms.
[10:11:31.436] <TB0>     INFO: scanning low vcal = 20
[10:11:31.942] <TB0>     INFO: Expecting 41600 events.
[10:11:35.672] <TB0>     INFO: 41600 events read in total (3015ms).
[10:11:35.672] <TB0>     INFO: Test took 4236ms.
[10:11:35.674] <TB0>     INFO: scanning low vcal = 30
[10:11:36.181] <TB0>     INFO: Expecting 41600 events.
[10:11:39.916] <TB0>     INFO: 41600 events read in total (3020ms).
[10:11:39.917] <TB0>     INFO: Test took 4243ms.
[10:11:39.919] <TB0>     INFO: scanning low vcal = 40
[10:11:40.423] <TB0>     INFO: Expecting 41600 events.
[10:11:44.694] <TB0>     INFO: 41600 events read in total (3556ms).
[10:11:44.694] <TB0>     INFO: Test took 4775ms.
[10:11:44.697] <TB0>     INFO: scanning low vcal = 50
[10:11:45.117] <TB0>     INFO: Expecting 41600 events.
[10:11:49.393] <TB0>     INFO: 41600 events read in total (3561ms).
[10:11:49.394] <TB0>     INFO: Test took 4697ms.
[10:11:49.397] <TB0>     INFO: scanning low vcal = 60
[10:11:49.819] <TB0>     INFO: Expecting 41600 events.
[10:11:54.082] <TB0>     INFO: 41600 events read in total (3549ms).
[10:11:54.083] <TB0>     INFO: Test took 4686ms.
[10:11:54.086] <TB0>     INFO: scanning low vcal = 70
[10:11:54.515] <TB0>     INFO: Expecting 41600 events.
[10:11:58.769] <TB0>     INFO: 41600 events read in total (3539ms).
[10:11:58.769] <TB0>     INFO: Test took 4683ms.
[10:11:58.772] <TB0>     INFO: scanning low vcal = 80
[10:11:59.198] <TB0>     INFO: Expecting 41600 events.
[10:12:03.460] <TB0>     INFO: 41600 events read in total (3547ms).
[10:12:03.461] <TB0>     INFO: Test took 4689ms.
[10:12:03.464] <TB0>     INFO: scanning low vcal = 90
[10:12:03.887] <TB0>     INFO: Expecting 41600 events.
[10:12:08.165] <TB0>     INFO: 41600 events read in total (3562ms).
[10:12:08.166] <TB0>     INFO: Test took 4701ms.
[10:12:08.170] <TB0>     INFO: scanning low vcal = 100
[10:12:08.592] <TB0>     INFO: Expecting 41600 events.
[10:12:12.999] <TB0>     INFO: 41600 events read in total (3692ms).
[10:12:12.999] <TB0>     INFO: Test took 4829ms.
[10:12:12.002] <TB0>     INFO: scanning low vcal = 110
[10:12:13.425] <TB0>     INFO: Expecting 41600 events.
[10:12:17.680] <TB0>     INFO: 41600 events read in total (3539ms).
[10:12:17.681] <TB0>     INFO: Test took 4679ms.
[10:12:17.684] <TB0>     INFO: scanning low vcal = 120
[10:12:18.107] <TB0>     INFO: Expecting 41600 events.
[10:12:22.509] <TB0>     INFO: 41600 events read in total (3686ms).
[10:12:22.509] <TB0>     INFO: Test took 4825ms.
[10:12:22.512] <TB0>     INFO: scanning low vcal = 130
[10:12:22.944] <TB0>     INFO: Expecting 41600 events.
[10:12:27.206] <TB0>     INFO: 41600 events read in total (3547ms).
[10:12:27.207] <TB0>     INFO: Test took 4695ms.
[10:12:27.209] <TB0>     INFO: scanning low vcal = 140
[10:12:27.634] <TB0>     INFO: Expecting 41600 events.
[10:12:31.905] <TB0>     INFO: 41600 events read in total (3557ms).
[10:12:31.906] <TB0>     INFO: Test took 4697ms.
[10:12:31.908] <TB0>     INFO: scanning low vcal = 150
[10:12:32.331] <TB0>     INFO: Expecting 41600 events.
[10:12:36.588] <TB0>     INFO: 41600 events read in total (3542ms).
[10:12:36.589] <TB0>     INFO: Test took 4680ms.
[10:12:36.592] <TB0>     INFO: scanning low vcal = 160
[10:12:37.013] <TB0>     INFO: Expecting 41600 events.
[10:12:41.273] <TB0>     INFO: 41600 events read in total (3545ms).
[10:12:41.273] <TB0>     INFO: Test took 4681ms.
[10:12:41.278] <TB0>     INFO: scanning low vcal = 170
[10:12:41.696] <TB0>     INFO: Expecting 41600 events.
[10:12:45.971] <TB0>     INFO: 41600 events read in total (3560ms).
[10:12:45.972] <TB0>     INFO: Test took 4694ms.
[10:12:45.977] <TB0>     INFO: scanning low vcal = 180
[10:12:46.400] <TB0>     INFO: Expecting 41600 events.
[10:12:50.656] <TB0>     INFO: 41600 events read in total (3542ms).
[10:12:50.656] <TB0>     INFO: Test took 4679ms.
[10:12:50.660] <TB0>     INFO: scanning low vcal = 190
[10:12:51.080] <TB0>     INFO: Expecting 41600 events.
[10:12:55.330] <TB0>     INFO: 41600 events read in total (3535ms).
[10:12:55.331] <TB0>     INFO: Test took 4671ms.
[10:12:55.334] <TB0>     INFO: scanning low vcal = 200
[10:12:55.758] <TB0>     INFO: Expecting 41600 events.
[10:13:00.019] <TB0>     INFO: 41600 events read in total (3546ms).
[10:13:00.020] <TB0>     INFO: Test took 4686ms.
[10:13:00.022] <TB0>     INFO: scanning low vcal = 210
[10:13:00.446] <TB0>     INFO: Expecting 41600 events.
[10:13:04.696] <TB0>     INFO: 41600 events read in total (3535ms).
[10:13:04.696] <TB0>     INFO: Test took 4674ms.
[10:13:04.699] <TB0>     INFO: scanning low vcal = 220
[10:13:05.120] <TB0>     INFO: Expecting 41600 events.
[10:13:09.389] <TB0>     INFO: 41600 events read in total (3553ms).
[10:13:09.390] <TB0>     INFO: Test took 4691ms.
[10:13:09.393] <TB0>     INFO: scanning low vcal = 230
[10:13:09.816] <TB0>     INFO: Expecting 41600 events.
[10:13:14.094] <TB0>     INFO: 41600 events read in total (3563ms).
[10:13:14.094] <TB0>     INFO: Test took 4701ms.
[10:13:14.098] <TB0>     INFO: scanning low vcal = 240
[10:13:14.519] <TB0>     INFO: Expecting 41600 events.
[10:13:18.733] <TB0>     INFO: 41600 events read in total (3500ms).
[10:13:18.734] <TB0>     INFO: Test took 4636ms.
[10:13:18.737] <TB0>     INFO: scanning low vcal = 250
[10:13:19.163] <TB0>     INFO: Expecting 41600 events.
[10:13:23.395] <TB0>     INFO: 41600 events read in total (3517ms).
[10:13:23.396] <TB0>     INFO: Test took 4659ms.
[10:13:23.400] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[10:13:23.829] <TB0>     INFO: Expecting 41600 events.
[10:13:28.068] <TB0>     INFO: 41600 events read in total (3525ms).
[10:13:28.068] <TB0>     INFO: Test took 4668ms.
[10:13:28.071] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[10:13:28.500] <TB0>     INFO: Expecting 41600 events.
[10:13:32.739] <TB0>     INFO: 41600 events read in total (3524ms).
[10:13:32.739] <TB0>     INFO: Test took 4668ms.
[10:13:32.743] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[10:13:33.169] <TB0>     INFO: Expecting 41600 events.
[10:13:37.409] <TB0>     INFO: 41600 events read in total (3525ms).
[10:13:37.410] <TB0>     INFO: Test took 4666ms.
[10:13:37.415] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[10:13:37.836] <TB0>     INFO: Expecting 41600 events.
[10:13:42.055] <TB0>     INFO: 41600 events read in total (3504ms).
[10:13:42.056] <TB0>     INFO: Test took 4641ms.
[10:13:42.059] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[10:13:42.486] <TB0>     INFO: Expecting 41600 events.
[10:13:46.717] <TB0>     INFO: 41600 events read in total (3516ms).
[10:13:46.718] <TB0>     INFO: Test took 4658ms.
[10:13:47.268] <TB0>     INFO: PixTestGainPedestal::measure() done 
[10:13:47.271] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[10:13:47.271] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[10:13:47.272] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[10:13:47.272] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[10:13:47.272] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[10:13:47.272] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[10:13:47.272] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[10:13:47.273] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[10:13:47.273] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[10:13:47.273] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[10:13:47.273] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[10:13:47.273] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[10:13:47.273] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[10:13:47.274] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[10:13:47.274] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[10:13:47.274] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[10:14:27.029] <TB0>     INFO: PixTestGainPedestal::fit() done
[10:14:27.029] <TB0>     INFO: non-linearity mean:  0.961 0.960 0.959 0.967 0.959 0.953 0.958 0.959 0.960 0.963 0.961 0.959 0.967 0.959 0.965 0.960
[10:14:27.029] <TB0>     INFO: non-linearity RMS:   0.005 0.005 0.006 0.006 0.005 0.006 0.006 0.005 0.007 0.005 0.005 0.006 0.004 0.005 0.005 0.005
[10:14:27.029] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[10:14:27.052] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[10:14:27.074] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[10:14:27.096] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[10:14:27.118] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[10:14:27.141] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[10:14:27.163] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[10:14:27.185] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[10:14:27.207] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[10:14:27.229] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[10:14:27.251] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[10:14:27.273] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[10:14:27.296] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[10:14:27.318] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[10:14:27.340] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[10:14:27.362] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NV_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[10:14:27.384] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 180 seconds
[10:14:27.384] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[10:14:27.392] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[10:14:27.392] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[10:14:27.395] <TB0>     INFO: ######################################################################
[10:14:27.395] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[10:14:27.395] <TB0>     INFO: ######################################################################
[10:14:27.397] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[10:14:27.409] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[10:14:27.409] <TB0>     INFO:     run 1 of 1
[10:14:27.409] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:14:27.755] <TB0>     INFO: Expecting 3120000 events.
[10:15:18.141] <TB0>     INFO: 1272335 events read in total (49671ms).
[10:16:06.857] <TB0>     INFO: 2541880 events read in total (98387ms).
[10:16:29.596] <TB0>     INFO: 3120000 events read in total (121126ms).
[10:16:29.632] <TB0>     INFO: Test took 122224ms.
[10:16:29.708] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:16:29.825] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:16:31.280] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:16:32.691] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:16:34.067] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:16:35.460] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:16:36.857] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:16:38.300] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:16:39.747] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:16:41.156] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:16:42.556] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:16:43.004] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:16:45.394] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:16:46.848] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:16:48.336] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:16:49.840] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:16:51.272] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:16:52.687] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 352509952
[10:16:52.720] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[10:16:52.720] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.1425, RMS = 1.16415
[10:16:52.720] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[10:16:52.720] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[10:16:52.720] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.7795, RMS = 1.34345
[10:16:52.720] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[10:16:52.721] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[10:16:52.721] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.537, RMS = 1.36912
[10:16:52.721] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[10:16:52.721] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[10:16:52.721] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.5553, RMS = 1.17966
[10:16:52.721] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[10:16:52.722] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[10:16:52.722] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.8938, RMS = 1.17104
[10:16:52.722] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[10:16:52.722] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[10:16:52.722] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.7682, RMS = 1.33593
[10:16:52.722] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[10:16:52.723] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[10:16:52.723] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.7225, RMS = 0.834002
[10:16:52.723] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[10:16:52.723] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[10:16:52.723] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.6643, RMS = 0.958658
[10:16:52.724] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[10:16:52.725] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[10:16:52.725] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.684, RMS = 1.31811
[10:16:52.725] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[10:16:52.725] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[10:16:52.725] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.3162, RMS = 1.91589
[10:16:52.725] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[10:16:52.726] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[10:16:52.726] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.3107, RMS = 1.26144
[10:16:52.726] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[10:16:52.726] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[10:16:52.726] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.533, RMS = 2.21209
[10:16:52.726] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[10:16:52.728] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[10:16:52.728] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.2438, RMS = 1.01172
[10:16:52.728] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[10:16:52.728] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[10:16:52.728] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.6126, RMS = 1.61044
[10:16:52.728] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[10:16:52.729] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[10:16:52.729] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.703, RMS = 1.83929
[10:16:52.729] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[10:16:52.729] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[10:16:52.729] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.513, RMS = 1.98759
[10:16:52.729] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 79
[10:16:52.730] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[10:16:52.730] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.6384, RMS = 2.11871
[10:16:52.730] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[10:16:52.730] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[10:16:52.730] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.854, RMS = 2.38855
[10:16:52.730] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[10:16:52.731] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[10:16:52.731] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.7824, RMS = 1.48277
[10:16:52.731] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[10:16:52.731] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[10:16:52.731] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.4361, RMS = 2.15372
[10:16:52.732] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[10:16:52.733] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[10:16:52.733] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.9407, RMS = 1.7646
[10:16:52.733] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[10:16:52.733] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[10:16:52.733] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.2134, RMS = 2.05219
[10:16:52.733] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[10:16:52.734] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[10:16:52.734] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.6015, RMS = 1.22815
[10:16:52.734] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[10:16:52.734] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[10:16:52.734] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.4209, RMS = 1.51159
[10:16:52.734] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[10:16:52.735] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[10:16:52.735] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.4946, RMS = 1.49207
[10:16:52.735] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[10:16:52.735] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[10:16:52.735] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.578, RMS = 1.71205
[10:16:52.735] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[10:16:52.736] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[10:16:52.736] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.0233, RMS = 1.41183
[10:16:52.736] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[10:16:52.736] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[10:16:52.736] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.4879, RMS = 1.81809
[10:16:52.736] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[10:16:52.738] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[10:16:52.738] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.3973, RMS = 1.58013
[10:16:52.738] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[10:16:52.738] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[10:16:52.738] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.6604, RMS = 2.15705
[10:16:52.738] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[10:16:52.739] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[10:16:52.739] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.7891, RMS = 1.64775
[10:16:52.739] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[10:16:52.739] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[10:16:52.739] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.2698, RMS = 1.5195
[10:16:52.739] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 75
[10:16:52.743] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 145 seconds
[10:16:52.743] <TB0>     INFO: number of dead bumps (per ROC):     0    0    0    2    0    0    0    0    0    0    0    0    0    0    0    0
[10:16:52.743] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[10:16:52.838] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[10:16:52.838] <TB0>     INFO: enter test to run
[10:16:52.838] <TB0>     INFO:   test:  no parameter change
[10:16:52.838] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 388.3mA
[10:16:52.839] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 470.3mA
[10:16:52.839] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.7 C
[10:16:52.839] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[10:16:53.321] <TB0>    QUIET: Connection to board 133 closed.
[10:16:53.322] <TB0>     INFO: pXar: this is the end, my friend
[10:16:53.322] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
