Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Feb  4 13:59:31 2026
| Host         : DVANOFFICE-071 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file AM_Radio_730_KHz_TopLevel_control_sets_placed.rpt
| Design       : AM_Radio_730_KHz_TopLevel
| Device       : xczu9eg
------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    20 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            2 |
|      3 |            2 |
|     12 |            3 |
|     15 |            1 |
|    16+ |           11 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             144 |           34 |
| No           | No                    | Yes                    |              50 |           19 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             243 |           39 |
| Yes          | No                    | Yes                    |              41 |           13 |
| Yes          | Yes                   | No                     |               6 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+
|        Clock Signal       |                                               Enable Signal                                              |                        Set/Reset Signal                        | Slice Load Count | Bel Load Count |
+---------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+
|  Clk_Wizard/inst/clk_out1 | FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                           | FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/base_cnt      |                1 |              1 |
|  Clk_Wizard/inst/clk_out1 | ChipSeclect_n_sig_i_1_n_0                                                                                | reset_IBUF_inst/O                                              |                2 |              2 |
|  Clk_Wizard/inst/clk_out1 | FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                           | FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/gen_data_addr |                1 |              2 |
|  Clk_Wizard/inst/clk_out1 | FSM_onehot_state[2]_i_1_n_0                                                                              | reset_IBUF_inst/O                                              |                1 |              3 |
|  Clk_Wizard/inst/clk_out1 | cnt[2]__0_i_2_n_0                                                                                        | cnt[2]__0_i_1_n_0                                              |                1 |              3 |
|  Clk_Wizard/inst/clk_out1 | FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/latch_op            |                                                                |                4 |             12 |
|  Clk_Wizard/inst/clk_out1 | Dac_Out_Sig                                                                                              | reset_IBUF_inst/O                                              |                4 |             12 |
|  Clk_Wizard/inst/clk_out1 | scaled[11]_i_1_n_0                                                                                       |                                                                |                4 |             12 |
|  Clk_Wizard/inst/clk_out1 | FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                           |                                                                |                4 |             15 |
|  Clk_Wizard/inst/clk_out2 |                                                                                                          | reset_IBUF_inst/O                                              |                7 |             20 |
|  Clk_Wizard/inst/clk_out1 | FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable         |                                                                |                2 |             24 |
|  Clk_Wizard/inst/clk_out1 | FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/rfd_int                                                 |                                                                |                2 |             24 |
|  Clk_Wizard/inst/clk_out2 | FIR_Valid_in                                                                                             | reset_IBUF_inst/O                                              |                7 |             24 |
|  Clk_Wizard/inst/clk_out2 |                                                                                                          |                                                                |                4 |             25 |
|  Clk_Wizard/inst/clk_out1 |                                                                                                          | reset_IBUF_inst/O                                              |               12 |             30 |
|  Clk_Wizard/inst/clk_out1 | FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[7].i_delay/WEB |                                                                |                7 |             48 |
|  Clk_Wizard/inst/clk_out1 | FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/base_max_cntrl                                          |                                                                |                2 |             48 |
|  Clk_Wizard/inst/clk_out1 | FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/we_flush                                                |                                                                |                6 |             48 |
|  Clk_Wizard/inst/clk_out1 |                                                                                                          |                                                                |               30 |            128 |
|  Clk_Wizard/inst/clk_out1 | CE                                                                                                       |                                                                |               27 |            158 |
+---------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+


