{
    "cpu": "General",
    "groups": [
        {
            "group": {
                "name": "General regs",
                "description": "General register generated by SPSDK"
            },
            "registers": [
                {
                    "id": "field400",
                    "offset_int": "0x400",
                    "reg_width": "32",
                    "name": "TestReg",
                    "description": "TestReg Description",
                    "reset_value_int": "0x550a00",
                    "bitfields": [
                        {
                            "width": 8
                        },
                        {
                            "id": "field400-bits8-11",
                            "offset": "0x8",
                            "width": "4",
                            "name": "TestBitfield",
                            "access": "RW",
                            "reset_value_int": "0xa",
                            "description": "Test Bitfield Description"
                        },
                        {
                            "width": 4
                        },
                        {
                            "id": "field400-bits16-23",
                            "offset": "0x10",
                            "width": "8",
                            "access": "RW",
                            "reset_value_int": "0x55",
                            "description": "Test Reserved Bitfield Description"
                        }
                    ]
                }
            ]
        }
    ]
}