---
include: hipblas_common.yaml

Definitions:
  - &N_range
    - [ -1, 11, 16, 32, 65 ]

  - &incx_range
    - [ -2, 1, 0, 2 ]

  - &alpha_range
    - [ -0.5, 2.0, 0.0 ]

  - &batch_count_range
    - [ -1, 0, 1, 2, 10 ]

Tests:
  - name: spr_general
    category: quick
    function: spr
    precision: *single_double_precisions
    uplo: [ 'L', 'U' ]
    alpha: *alpha_range
    N: *N_range
    incx: *incx_range
    api: [ FORTRAN, C ]

  - name: spr_complex_general
    category: quick
    function: spr
    precision: *single_double_precisions_complex
    uplo: [ 'L', 'U' ]
    alpha: *alpha_range
    N: *N_range
    incx: *incx_range
    api: [ FORTRAN, C ]
    backend_flags: AMD

  - name: spr_batched_general
    category: quick
    function: spr_batched
    precision: *single_double_precisions_complex_real
    uplo: [ 'L', 'U' ]
    alpha: *alpha_range
    N: *N_range
    incx: *incx_range
    batch_count: *batch_count_range
    api: [ FORTRAN, C ]
    backend_flags: AMD

  - name: spr_strided_batched_general
    category: quick
    function: spr_strided_batched
    precision: *single_double_precisions_complex_real
    uplo: [ 'L', 'U' ]
    alpha: *alpha_range
    N: *N_range
    incx: *incx_range
    batch_count: *batch_count_range
    stride_scale: [ 1.0, 2.5 ]
    api: [ FORTRAN, C ]
    backend_flags: AMD

  - name: spr_bad_arg
    category: pre_checkin
    function:
      - spr_bad_arg
    precision: *single_double_precisions_complex_real
    api: [ FORTRAN, C ]
    backend_flags: AMD

  - name: spr_bad_arg
    category: pre_checkin
    function:
      - spr_bad_arg
    precision: *single_double_precisions
    api: [ FORTRAN, C ]
    bad_arg_all: false
    backend_flags: NVIDIA

  - name: spr_bad_arg
    category: pre_checkin
    function:
      - spr_batched_bad_arg
      - spr_strided_batched_bad_arg
    precision: *single_double_precisions_complex_real
    api: [ FORTRAN, C ]
    backend_flags: AMD
...
