// Seed: 2276815241
module module_0 (
    input uwire id_0,
    output uwire id_1,
    output wire void id_2,
    output tri id_3,
    input tri0 id_4,
    input tri1 id_5,
    output tri0 id_6,
    input tri0 id_7,
    output tri id_8,
    input supply1 id_9,
    inout supply1 id_10
    , id_26,
    output supply0 id_11,
    input supply0 id_12,
    input wor id_13,
    input wire id_14,
    output supply1 id_15,
    output wor id_16,
    input tri0 id_17,
    input supply1 id_18,
    output supply0 id_19,
    input supply1 id_20,
    input tri0 id_21,
    output wire id_22,
    input wire id_23,
    input wor id_24
);
endmodule
module module_1 (
    input tri1 id_0,
    output tri0 id_1,
    input wor id_2,
    input wand id_3,
    output tri0 id_4,
    output tri0 id_5,
    input tri0 id_6,
    input wor id_7,
    output uwire id_8,
    output wand id_9,
    input tri1 id_10,
    input wire id_11,
    input supply0 id_12,
    input tri0 id_13
    , id_24,
    output supply1 id_14,
    output uwire id_15,
    input tri1 id_16,
    input supply1 id_17,
    output tri id_18,
    input tri0 id_19,
    output tri id_20,
    input supply1 id_21,
    inout uwire id_22
);
  assign id_20 = id_6;
  module_0(
      id_2,
      id_18,
      id_15,
      id_5,
      id_16,
      id_16,
      id_18,
      id_10,
      id_22,
      id_6,
      id_22,
      id_9,
      id_22,
      id_19,
      id_6,
      id_18,
      id_18,
      id_7,
      id_11,
      id_5,
      id_19,
      id_3,
      id_4,
      id_21,
      id_12
  );
endmodule
