#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x12a6250 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12a63e0 .scope module, "tb" "tb" 3 62;
 .timescale -12 -12;
L_0x12992e0 .functor NOT 1, L_0x12d9730, C4<0>, C4<0>, C4<0>;
L_0x12d9490 .functor XOR 1, L_0x12d92c0, L_0x12d93f0, C4<0>, C4<0>;
L_0x12d9620 .functor XOR 1, L_0x12d9490, L_0x12d9550, C4<0>, C4<0>;
v0x12d7f20_0 .net *"_ivl_10", 0 0, L_0x12d9550;  1 drivers
v0x12d8000_0 .net *"_ivl_12", 0 0, L_0x12d9620;  1 drivers
v0x12d80e0_0 .net *"_ivl_2", 0 0, L_0x12d9220;  1 drivers
v0x12d81a0_0 .net *"_ivl_4", 0 0, L_0x12d92c0;  1 drivers
v0x12d8280_0 .net *"_ivl_6", 0 0, L_0x12d93f0;  1 drivers
v0x12d83b0_0 .net *"_ivl_8", 0 0, L_0x12d9490;  1 drivers
v0x12d8490_0 .var "clk", 0 0;
v0x12d8530_0 .var/2u "stats1", 159 0;
v0x12d8610_0 .var/2u "strobe", 0 0;
v0x12d8760_0 .net "tb_match", 0 0, L_0x12d9730;  1 drivers
v0x12d8820_0 .net "tb_mismatch", 0 0, L_0x12992e0;  1 drivers
v0x12d88e0_0 .net "wavedrom_enable", 0 0, v0x12999d0_0;  1 drivers
v0x12d8980_0 .net "wavedrom_title", 511 0, v0x12d5bf0_0;  1 drivers
v0x12d8a50_0 .net "x", 0 0, v0x12d5cb0_0;  1 drivers
v0x12d8af0_0 .net "z_dut", 0 0, L_0x12d9110;  1 drivers
v0x12d8bc0_0 .net "z_ref", 0 0, L_0x12d8cf0;  1 drivers
L_0x12d9220 .concat [ 1 0 0 0], L_0x12d8cf0;
L_0x12d92c0 .concat [ 1 0 0 0], L_0x12d8cf0;
L_0x12d93f0 .concat [ 1 0 0 0], L_0x12d9110;
L_0x12d9550 .concat [ 1 0 0 0], L_0x12d8cf0;
L_0x12d9730 .cmp/eeq 1, L_0x12d9220, L_0x12d9620;
S_0x12a6570 .scope module, "good1" "reference_module" 3 101, 3 4 0, S_0x12a63e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /OUTPUT 1 "z";
v0x1298830_0 .net "clk", 0 0, v0x12d8490_0;  1 drivers
v0x1298b20_0 .var "s", 2 0;
v0x1298e10_0 .net "x", 0 0, v0x12d5cb0_0;  alias, 1 drivers
v0x1299100_0 .net "z", 0 0, L_0x12d8cf0;  alias, 1 drivers
E_0x12a5460 .event posedge, v0x1298830_0;
L_0x12d8cf0 .reduce/nor v0x1298b20_0;
S_0x12d55c0 .scope module, "stim1" "stimulus_gen" 3 97, 3 21 0, S_0x12a63e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0x12996e0_0 .net "clk", 0 0, v0x12d8490_0;  alias, 1 drivers
v0x12999d0_0 .var "wavedrom_enable", 0 0;
v0x12d5bf0_0 .var "wavedrom_title", 511 0;
v0x12d5cb0_0 .var "x", 0 0;
E_0x12a5680/0 .event negedge, v0x1298830_0;
E_0x12a5680/1 .event posedge, v0x1298830_0;
E_0x12a5680 .event/or E_0x12a5680/0, E_0x12a5680/1;
E_0x12a5950 .event negedge, v0x1298830_0;
S_0x12d5790 .scope task, "wavedrom_start" "wavedrom_start" 3 33, 3 33 0, S_0x12d55c0;
 .timescale -12 -12;
v0x12993f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x12d59f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 36, 3 36 0, S_0x12d55c0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x12d5de0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x12a63e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /OUTPUT 1 "z";
L_0x12995d0 .functor XOR 1, v0x12d6450_0, v0x12d5cb0_0, C4<0>, C4<0>;
L_0x12998c0 .functor NOT 1, v0x12d5cb0_0, C4<0>, C4<0>, C4<0>;
L_0x12ad820 .functor AND 1, v0x12d6a50_0, L_0x12998c0, C4<1>, C4<1>;
L_0x12a17f0 .functor OR 1, v0x12d7120_0, v0x12d5cb0_0, C4<0>, C4<0>;
L_0x12d8fa0 .functor XOR 1, v0x12d6450_0, v0x12d6a50_0, C4<0>, C4<0>;
L_0x12d9010 .functor XOR 1, L_0x12d8fa0, v0x12d7120_0, C4<0>, C4<0>;
L_0x12d9110 .functor NOT 1, L_0x12d9010, C4<0>, C4<0>, C4<0>;
v0x12d7360_0 .net *"_ivl_10", 0 0, L_0x12d9010;  1 drivers
v0x12d7460_0 .net *"_ivl_2", 0 0, L_0x12998c0;  1 drivers
v0x12d7540_0 .net *"_ivl_8", 0 0, L_0x12d8fa0;  1 drivers
v0x12d7600_0 .net "clk", 0 0, v0x12d8490_0;  alias, 1 drivers
v0x12d76a0_0 .net "not_q1", 0 0, v0x12d64f0_0;  1 drivers
v0x12d7740_0 .net "not_q2", 0 0, v0x12d6b20_0;  1 drivers
v0x12d7810_0 .net "not_q3", 0 0, v0x12d71f0_0;  1 drivers
v0x12d78e0_0 .net "q1", 0 0, v0x12d6450_0;  1 drivers
v0x12d79b0_0 .net "q2", 0 0, v0x12d6a50_0;  1 drivers
v0x12d7b10_0 .net "q3", 0 0, v0x12d7120_0;  1 drivers
v0x12d7be0_0 .net "x", 0 0, v0x12d5cb0_0;  alias, 1 drivers
v0x12d7c80_0 .net "z", 0 0, L_0x12d9110;  alias, 1 drivers
S_0x12d5fc0 .scope module, "dff1" "dff" 4 11, 4 19 0, S_0x12d5de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "q_n";
v0x12d6280_0 .net "clk", 0 0, v0x12d8490_0;  alias, 1 drivers
v0x12d6390_0 .net "d", 0 0, L_0x12995d0;  1 drivers
v0x12d6450_0 .var "q", 0 0;
v0x12d64f0_0 .var "q_n", 0 0;
S_0x12d6660 .scope module, "dff2" "dff" 4 12, 4 19 0, S_0x12d5de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "q_n";
v0x12d68f0_0 .net "clk", 0 0, v0x12d8490_0;  alias, 1 drivers
v0x12d6990_0 .net "d", 0 0, L_0x12ad820;  1 drivers
v0x12d6a50_0 .var "q", 0 0;
v0x12d6b20_0 .var "q_n", 0 0;
S_0x12d6c90 .scope module, "dff3" "dff" 4 13, 4 19 0, S_0x12d5de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "q_n";
v0x12d6f30_0 .net "clk", 0 0, v0x12d8490_0;  alias, 1 drivers
v0x12d7060_0 .net "d", 0 0, L_0x12a17f0;  1 drivers
v0x12d7120_0 .var "q", 0 0;
v0x12d71f0_0 .var "q_n", 0 0;
S_0x12d7d20 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x12a63e0;
 .timescale -12 -12;
E_0x128f9f0 .event anyedge, v0x12d8610_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12d8610_0;
    %nor/r;
    %assign/vec4 v0x12d8610_0, 0;
    %wait E_0x128f9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x12d55c0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d5cb0_0, 0;
    %wait E_0x12a5950;
    %wait E_0x12a5460;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d5cb0_0, 0;
    %wait E_0x12a5460;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d5cb0_0, 0;
    %wait E_0x12a5460;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d5cb0_0, 0;
    %wait E_0x12a5460;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d5cb0_0, 0;
    %wait E_0x12a5460;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12d5cb0_0, 0;
    %wait E_0x12a5460;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12d5cb0_0, 0;
    %wait E_0x12a5460;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12d5cb0_0, 0;
    %wait E_0x12a5460;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12d5cb0_0, 0;
    %wait E_0x12a5950;
    %fork TD_tb.stim1.wavedrom_stop, S_0x12d59f0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12a5680;
    %vpi_func 3 55 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x12d5cb0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 57 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x12a6570;
T_4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1298b20_0, 0, 3;
    %end;
    .thread T_4, $init;
    .scope S_0x12a6570;
T_5 ;
    %wait E_0x12a5460;
    %load/vec4 v0x1298b20_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x1298e10_0;
    %xor;
    %load/vec4 v0x1298b20_0;
    %parti/s 1, 1, 2;
    %inv;
    %load/vec4 v0x1298e10_0;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1298b20_0;
    %parti/s 1, 0, 2;
    %inv;
    %load/vec4 v0x1298e10_0;
    %or;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1298b20_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x12d5fc0;
T_6 ;
    %wait E_0x12a5460;
    %load/vec4 v0x12d6390_0;
    %assign/vec4 v0x12d6450_0, 0;
    %load/vec4 v0x12d6390_0;
    %inv;
    %assign/vec4 v0x12d64f0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x12d6660;
T_7 ;
    %wait E_0x12a5460;
    %load/vec4 v0x12d6990_0;
    %assign/vec4 v0x12d6a50_0, 0;
    %load/vec4 v0x12d6990_0;
    %inv;
    %assign/vec4 v0x12d6b20_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x12d6c90;
T_8 ;
    %wait E_0x12a5460;
    %load/vec4 v0x12d7060_0;
    %assign/vec4 v0x12d7120_0, 0;
    %load/vec4 v0x12d7060_0;
    %inv;
    %assign/vec4 v0x12d71f0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x12a63e0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12d8490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12d8610_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x12a63e0;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x12d8490_0;
    %inv;
    %store/vec4 v0x12d8490_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x12a63e0;
T_11 ;
    %vpi_call/w 3 89 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 90 "$dumpvars", 32'sb00000000000000000000000000000001, v0x12996e0_0, v0x12d8820_0, v0x12d8490_0, v0x12d8a50_0, v0x12d8bc0_0, v0x12d8af0_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x12a63e0;
T_12 ;
    %load/vec4 v0x12d8530_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x12d8530_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x12d8530_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_12.1 ;
    %load/vec4 v0x12d8530_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12d8530_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x12d8530_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12d8530_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x12a63e0;
T_13 ;
    %wait E_0x12a5680;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12d8530_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d8530_0, 4, 32;
    %load/vec4 v0x12d8760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x12d8530_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d8530_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12d8530_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d8530_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x12d8bc0_0;
    %load/vec4 v0x12d8bc0_0;
    %load/vec4 v0x12d8af0_0;
    %xor;
    %load/vec4 v0x12d8bc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x12d8530_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d8530_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x12d8530_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d8530_0, 4, 32;
T_13.4 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q4/ece241_2014_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/ece241_2014_q4/iter0/response9/top_module.sv";
