// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module kernel_wrapper_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s (
        ap_clk,
        ap_rst,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;
output  [15:0] ap_return_8;
output  [15:0] ap_return_9;
output  [15:0] ap_return_10;
output  [15:0] ap_return_11;
output  [15:0] ap_return_12;
output  [15:0] ap_return_13;
output  [15:0] ap_return_14;
output  [15:0] ap_return_15;
input   ap_ce;

reg[15:0] ap_return_0;
reg[15:0] ap_return_1;
reg[15:0] ap_return_2;
reg[15:0] ap_return_3;
reg[15:0] ap_return_4;
reg[15:0] ap_return_5;
reg[15:0] ap_return_6;
reg[15:0] ap_return_7;
reg[15:0] ap_return_8;
reg[15:0] ap_return_9;
reg[15:0] ap_return_10;
reg[15:0] ap_return_11;
reg[15:0] ap_return_12;
reg[15:0] ap_return_13;
reg[15:0] ap_return_14;
reg[15:0] ap_return_15;

reg  signed [15:0] a_V_266_reg_49712;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
wire  signed [20:0] sext_ln1273_1374_fu_45258_p1;
reg  signed [20:0] sext_ln1273_1374_reg_49718;
wire   [20:0] sub_ln1273_1939_fu_45275_p2;
reg   [20:0] sub_ln1273_1939_reg_49725;
reg   [15:0] mult_V_2661_reg_49731;
reg  signed [15:0] a_V_267_reg_49736;
wire  signed [20:0] sext_ln1273_1377_fu_45295_p1;
reg  signed [20:0] sext_ln1273_1377_reg_49742;
reg   [15:0] mult_V_2664_reg_49747;
reg   [15:0] mult_V_2668_reg_49752;
reg   [15:0] mult_V_2669_reg_49757;
reg  signed [15:0] a_V_270_reg_49762;
wire  signed [20:0] sext_ln1273_1386_fu_45336_p1;
reg  signed [20:0] sext_ln1273_1386_reg_49769;
reg   [14:0] mult_V_2686_reg_49776;
reg   [15:0] mult_V_2689_reg_49781;
reg  signed [15:0] a_V_271_reg_49786;
wire  signed [20:0] sext_ln1273_1389_fu_45365_p1;
reg  signed [20:0] sext_ln1273_1389_reg_49794;
reg   [15:0] mult_V_2691_reg_49801;
reg   [15:0] mult_V_2694_reg_49806;
reg  signed [15:0] a_V_reg_49811;
reg   [15:0] mult_V_2547_reg_49818;
reg   [15:0] mult_V_2548_reg_49824;
reg   [15:0] mult_V_2550_reg_49829;
reg  signed [15:0] a_V_246_reg_49834;
reg   [15:0] mult_V_2552_reg_49840;
reg   [15:0] mult_V_2553_reg_49845;
reg   [15:0] mult_V_2554_reg_49850;
reg   [15:0] mult_V_2556_reg_49855;
reg  signed [15:0] a_V_247_reg_49860;
wire  signed [20:0] sext_ln1270_fu_45488_p1;
reg  signed [20:0] sext_ln1270_reg_49866;
reg   [15:0] mult_V_2560_reg_49871;
reg   [15:0] mult_V_2563_reg_49876;
reg   [15:0] mult_V_2564_reg_49881;
reg   [15:0] mult_V_2565_reg_49886;
reg   [15:0] mult_V_2566_reg_49892;
reg  signed [15:0] a_V_249_reg_49897;
wire   [15:0] mult_V_2567_fu_45616_p4;
reg   [15:0] mult_V_2567_reg_49902;
reg   [15:0] mult_V_2568_reg_49907;
reg   [15:0] mult_V_2569_reg_49912;
reg   [15:0] mult_V_2570_reg_49917;
reg   [15:0] mult_V_2572_reg_49922;
reg   [15:0] mult_V_2573_reg_49928;
wire   [15:0] mult_V_2574_fu_45706_p4;
reg   [15:0] mult_V_2574_reg_49933;
reg   [15:0] mult_V_2575_reg_49938;
reg   [15:0] mult_V_2577_reg_49944;
reg   [15:0] mult_V_2578_reg_49949;
reg   [15:0] mult_V_2579_reg_49955;
reg  signed [15:0] a_V_251_reg_49960;
reg   [15:0] mult_V_2580_reg_49966;
reg   [15:0] mult_V_2582_reg_49972;
reg   [15:0] mult_V_2583_reg_49977;
wire   [15:0] mult_V_2584_fu_45889_p4;
reg   [15:0] mult_V_2584_reg_49982;
reg   [15:0] mult_V_2585_reg_49988;
wire   [15:0] mult_V_2586_fu_45950_p4;
reg   [15:0] mult_V_2586_reg_49993;
reg   [15:0] mult_V_2589_reg_49999;
reg   [15:0] mult_V_2590_reg_50004;
reg   [15:0] mult_V_2591_reg_50009;
reg   [15:0] mult_V_2592_reg_50014;
reg   [15:0] mult_V_2595_reg_50019;
reg   [15:0] mult_V_2597_reg_50024;
reg  signed [15:0] a_V_254_reg_50029;
reg   [15:0] mult_V_2599_reg_50035;
reg   [15:0] mult_V_2602_reg_50040;
wire   [15:0] mult_V_2603_fu_46317_p4;
reg   [15:0] mult_V_2603_reg_50045;
reg   [15:0] mult_V_2604_reg_50050;
reg   [15:0] mult_V_2606_reg_50056;
reg   [15:0] mult_V_2607_reg_50061;
reg   [15:0] mult_V_2609_reg_50066;
reg   [15:0] mult_V_2610_reg_50071;
reg   [15:0] mult_V_2611_reg_50076;
reg   [15:0] mult_V_2612_reg_50081;
reg   [15:0] mult_V_2613_reg_50088;
reg   [15:0] mult_V_2614_reg_50093;
wire   [15:0] mult_V_2615_fu_46551_p4;
reg   [15:0] mult_V_2615_reg_50098;
reg   [15:0] mult_V_2616_reg_50104;
wire   [15:0] mult_V_2617_fu_46594_p4;
reg   [15:0] mult_V_2617_reg_50109;
reg   [15:0] mult_V_2618_reg_50117;
reg   [15:0] mult_V_2619_reg_50122;
reg   [15:0] mult_V_2620_reg_50129;
wire   [15:0] mult_V_2621_fu_46700_p4;
reg   [15:0] mult_V_2621_reg_50134;
reg   [15:0] mult_V_2622_reg_50141;
reg   [15:0] mult_V_2623_reg_50146;
reg   [15:0] mult_V_2624_reg_50151;
reg   [15:0] mult_V_2625_reg_50156;
reg   [15:0] mult_V_2627_reg_50161;
reg   [15:0] mult_V_2630_reg_50167;
reg   [15:0] mult_V_2632_reg_50172;
reg   [15:0] mult_V_2633_reg_50177;
reg   [15:0] mult_V_2634_reg_50184;
reg   [15:0] mult_V_2635_reg_50189;
reg   [15:0] mult_V_2637_reg_50194;
reg   [15:0] mult_V_2638_reg_50199;
reg   [15:0] mult_V_2639_reg_50206;
reg   [15:0] mult_V_2640_reg_50211;
reg   [15:0] mult_V_2642_reg_50216;
wire   [15:0] mult_V_2643_fu_47135_p4;
reg   [15:0] mult_V_2643_reg_50221;
wire   [15:0] mult_V_2644_fu_47151_p4;
reg   [15:0] mult_V_2644_reg_50228;
wire   [15:0] mult_V_2647_fu_47256_p4;
reg   [15:0] mult_V_2647_reg_50235;
reg   [15:0] mult_V_2648_reg_50240;
reg   [15:0] mult_V_2649_reg_50245;
reg   [15:0] mult_V_2650_reg_50250;
reg   [15:0] mult_V_2652_reg_50256;
reg   [15:0] mult_V_2655_reg_50263;
wire   [15:0] mult_V_2658_fu_47500_p4;
reg   [15:0] mult_V_2658_reg_50268;
wire   [15:0] mult_V_2660_fu_47541_p4;
reg   [15:0] mult_V_2660_reg_50273;
reg   [15:0] mult_V_2662_reg_50278;
wire   [15:0] mult_V_2666_fu_47614_p4;
reg   [15:0] mult_V_2666_reg_50283;
reg   [15:0] mult_V_2674_reg_50288;
reg   [15:0] mult_V_2675_reg_50293;
reg   [15:0] mult_V_2678_reg_50298;
reg   [15:0] mult_V_2680_reg_50303;
reg   [15:0] mult_V_2682_reg_50308;
reg   [15:0] mult_V_2688_reg_50313;
reg   [15:0] mult_V_2697_reg_50318;
wire   [15:0] add_ln813_5022_fu_48159_p2;
reg   [15:0] add_ln813_5022_reg_50323;
wire   [15:0] add_ln813_5043_fu_48165_p2;
reg   [15:0] add_ln813_5043_reg_50328;
wire   [15:0] add_ln813_5050_fu_48195_p2;
reg   [15:0] add_ln813_5050_reg_50334;
wire   [15:0] add_ln813_5060_fu_48201_p2;
reg   [15:0] add_ln813_5060_reg_50339;
wire   [15:0] add_ln813_5067_fu_48213_p2;
reg   [15:0] add_ln813_5067_reg_50344;
wire   [15:0] add_ln813_5074_fu_48248_p2;
reg   [15:0] add_ln813_5074_reg_50349;
wire   [15:0] add_ln813_5082_fu_48272_p2;
reg   [15:0] add_ln813_5082_reg_50354;
wire   [15:0] add_ln813_5084_fu_48278_p2;
reg   [15:0] add_ln813_5084_reg_50359;
wire   [15:0] add_ln813_5091_fu_48301_p2;
reg   [15:0] add_ln813_5091_reg_50364;
wire   [15:0] add_ln813_5103_fu_48330_p2;
reg   [15:0] add_ln813_5103_reg_50369;
wire   [15:0] add_ln813_5116_fu_48366_p2;
reg   [15:0] add_ln813_5116_reg_50374;
wire   [15:0] add_ln813_5126_fu_48372_p2;
reg   [15:0] add_ln813_5126_reg_50379;
wire   [15:0] add_ln813_5130_fu_48390_p2;
reg   [15:0] add_ln813_5130_reg_50384;
wire   [15:0] add_ln813_5136_fu_48402_p2;
reg   [15:0] add_ln813_5136_reg_50389;
wire   [15:0] add_ln813_5142_fu_48419_p2;
reg   [15:0] add_ln813_5142_reg_50394;
wire   [15:0] add_ln813_5146_fu_48425_p2;
reg   [15:0] add_ln813_5146_reg_50399;
wire   [15:0] add_ln813_5153_fu_48431_p2;
reg   [15:0] add_ln813_5153_reg_50404;
wire   [15:0] add_ln813_5158_fu_48454_p2;
reg   [15:0] add_ln813_5158_reg_50409;
wire   [15:0] add_ln813_5174_fu_48478_p2;
reg   [15:0] add_ln813_5174_reg_50414;
wire   [15:0] add_ln813_5184_fu_48484_p2;
reg   [15:0] add_ln813_5184_reg_50419;
wire   [15:0] add_ln813_5187_fu_48490_p2;
reg   [15:0] add_ln813_5187_reg_50424;
wire   [15:0] add_ln813_5204_fu_48530_p2;
reg   [15:0] add_ln813_5204_reg_50429;
wire   [15:0] add_ln813_5233_fu_48560_p2;
reg   [15:0] add_ln813_5233_reg_50434;
wire  signed [5:0] mul_ln1270_19_fu_162_p1;
wire    ap_block_pp0_stage0;
wire  signed [5:0] mul_ln1270_57_fu_167_p1;
wire  signed [15:0] mul_ln1270_23_fu_168_p0;
wire  signed [20:0] sext_ln1273_1333_fu_45676_p1;
wire   [5:0] mul_ln1270_23_fu_168_p1;
wire  signed [15:0] mul_ln1270_45_fu_171_p0;
wire  signed [20:0] sext_ln1270_113_fu_47221_p1;
wire  signed [5:0] mul_ln1270_45_fu_171_p1;
wire  signed [15:0] mul_ln1270_20_fu_175_p0;
wire  signed [20:0] sext_ln1270_106_fu_45507_p1;
wire  signed [5:0] mul_ln1270_20_fu_175_p1;
wire  signed [15:0] mul_ln1270_32_fu_180_p0;
wire  signed [20:0] sext_ln1273_1351_fu_46413_p1;
wire   [5:0] mul_ln1270_32_fu_180_p1;
wire  signed [15:0] mul_ln1270_13_fu_182_p0;
wire  signed [20:0] sext_ln1273_fu_45395_p1;
wire   [5:0] mul_ln1270_13_fu_182_p1;
wire  signed [15:0] mul_ln1270_22_fu_187_p0;
wire  signed [20:0] sext_ln1273_1331_fu_45595_p1;
wire  signed [5:0] mul_ln1270_22_fu_187_p1;
wire  signed [15:0] mul_ln1270_59_fu_198_p0;
wire  signed [5:0] mul_ln1270_59_fu_198_p1;
wire  signed [15:0] mul_ln1270_60_fu_199_p0;
wire   [5:0] mul_ln1270_60_fu_199_p1;
wire  signed [15:0] r_V_3444_fu_202_p0;
wire  signed [4:0] r_V_3444_fu_202_p1;
wire  signed [15:0] mul_ln1270_44_fu_203_p0;
wire  signed [20:0] sext_ln1273_1363_fu_46997_p1;
wire   [5:0] mul_ln1270_44_fu_203_p1;
wire  signed [15:0] mul_ln1270_54_fu_208_p0;
wire  signed [20:0] sext_ln1273_1382_fu_47770_p1;
wire  signed [5:0] mul_ln1270_54_fu_208_p1;
wire  signed [15:0] mul_ln1270_27_fu_209_p0;
wire  signed [20:0] sext_ln1270_109_fu_46046_p1;
wire  signed [5:0] mul_ln1270_27_fu_209_p1;
wire  signed [15:0] mul_ln1270_18_fu_216_p0;
wire  signed [20:0] sext_ln1273_1327_fu_45436_p1;
wire  signed [5:0] mul_ln1270_18_fu_216_p1;
wire  signed [15:0] mul_ln1270_38_fu_222_p0;
wire  signed [20:0] sext_ln1273_1360_fu_46860_p1;
wire  signed [5:0] mul_ln1270_38_fu_222_p1;
wire  signed [15:0] r_V_3448_fu_223_p0;
wire   [4:0] r_V_3448_fu_223_p1;
wire  signed [15:0] mul_ln1270_39_fu_229_p0;
wire  signed [5:0] mul_ln1270_39_fu_229_p1;
wire  signed [15:0] mul_ln1270_33_fu_230_p0;
wire   [5:0] mul_ln1270_33_fu_230_p1;
wire  signed [15:0] mul_ln1270_48_fu_231_p0;
wire   [5:0] mul_ln1270_48_fu_231_p1;
wire  signed [15:0] mul_ln1270_46_fu_237_p0;
wire  signed [20:0] sext_ln1270_114_fu_47348_p1;
wire   [5:0] mul_ln1270_46_fu_237_p1;
wire  signed [15:0] mul_ln1270_28_fu_241_p0;
wire  signed [20:0] sext_ln1270_110_fu_46223_p1;
wire  signed [5:0] mul_ln1270_28_fu_241_p1;
wire  signed [15:0] mul_ln1270_55_fu_243_p0;
wire   [5:0] mul_ln1270_55_fu_243_p1;
wire  signed [15:0] mul_ln1270_25_fu_244_p0;
wire  signed [20:0] sext_ln1270_107_fu_45828_p1;
wire  signed [5:0] mul_ln1270_25_fu_244_p1;
wire  signed [15:0] mul_ln1270_58_fu_248_p0;
wire  signed [5:0] mul_ln1270_58_fu_248_p1;
wire  signed [5:0] mul_ln1270_47_fu_255_p1;
wire  signed [15:0] mul_ln1270_36_fu_256_p0;
wire  signed [20:0] sext_ln1273_1355_fu_46679_p1;
wire   [5:0] mul_ln1270_36_fu_256_p1;
wire  signed [15:0] mul_ln1270_41_fu_259_p0;
wire   [5:0] mul_ln1270_41_fu_259_p1;
wire  signed [15:0] r_V_3518_fu_260_p0;
wire  signed [4:0] r_V_3518_fu_260_p1;
wire  signed [15:0] mul_ln1270_17_fu_263_p0;
wire   [5:0] mul_ln1270_17_fu_263_p1;
wire  signed [15:0] mul_ln1270_31_fu_267_p0;
wire  signed [5:0] mul_ln1270_31_fu_267_p1;
wire  signed [15:0] mul_ln1270_56_fu_270_p0;
wire   [5:0] mul_ln1270_56_fu_270_p1;
wire  signed [15:0] mul_ln1270_29_fu_271_p0;
wire  signed [20:0] sext_ln1270_111_fu_46298_p1;
wire   [5:0] mul_ln1270_29_fu_271_p1;
wire  signed [15:0] mul_ln1270_53_fu_276_p0;
wire  signed [5:0] mul_ln1270_53_fu_276_p1;
wire  signed [15:0] mul_ln1270_40_fu_288_p0;
wire  signed [5:0] mul_ln1270_40_fu_288_p1;
wire  signed [15:0] r_V_3483_fu_291_p0;
wire  signed [20:0] sext_ln1273_1353_fu_46565_p1;
wire  signed [4:0] r_V_3483_fu_291_p1;
wire  signed [15:0] mul_ln1270_52_fu_293_p0;
wire  signed [20:0] sext_ln1273_1379_fu_47644_p1;
wire   [5:0] mul_ln1270_52_fu_293_p1;
wire  signed [15:0] mul_ln1270_30_fu_311_p0;
wire  signed [5:0] mul_ln1270_30_fu_311_p1;
wire  signed [15:0] mul_ln1270_24_fu_315_p0;
wire  signed [5:0] mul_ln1270_24_fu_315_p1;
wire  signed [15:0] mul_ln1270_16_fu_317_p0;
wire  signed [5:0] mul_ln1270_16_fu_317_p1;
wire  signed [15:0] mul_ln1270_50_fu_321_p0;
wire  signed [5:0] mul_ln1270_50_fu_321_p1;
wire  signed [5:0] mul_ln1270_34_fu_324_p1;
wire  signed [15:0] mul_ln1270_51_fu_331_p0;
wire   [5:0] mul_ln1270_51_fu_331_p1;
wire  signed [15:0] mul_ln1270_15_fu_332_p0;
wire  signed [5:0] mul_ln1270_15_fu_332_p1;
wire  signed [15:0] mul_ln1270_21_fu_338_p0;
wire  signed [5:0] mul_ln1270_21_fu_338_p1;
wire  signed [15:0] mul_ln1270_43_fu_343_p0;
wire  signed [5:0] mul_ln1270_43_fu_343_p1;
wire  signed [15:0] mul_ln1270_14_fu_353_p0;
wire  signed [5:0] mul_ln1270_14_fu_353_p1;
wire  signed [15:0] mul_ln1270_49_fu_361_p0;
wire   [5:0] mul_ln1270_49_fu_361_p1;
wire  signed [15:0] mul_ln1270_fu_365_p0;
wire  signed [5:0] mul_ln1270_fu_365_p1;
wire  signed [15:0] mul_ln1270_37_fu_370_p0;
wire   [5:0] mul_ln1270_37_fu_370_p1;
wire  signed [15:0] mul_ln1270_35_fu_373_p0;
wire   [5:0] mul_ln1270_35_fu_373_p1;
wire  signed [15:0] mul_ln1270_42_fu_374_p0;
wire  signed [5:0] mul_ln1270_42_fu_374_p1;
wire  signed [15:0] mul_ln1270_26_fu_376_p0;
wire  signed [20:0] sext_ln1270_108_fu_45931_p1;
wire   [5:0] mul_ln1270_26_fu_376_p1;
wire  signed [15:0] sext_ln1273_1374_fu_45258_p0;
wire  signed [15:0] shl_ln1273_829_fu_45263_p1;
wire   [19:0] shl_ln1273_829_fu_45263_p3;
wire  signed [20:0] sext_ln1273_1375_fu_45271_p1;
wire   [20:0] mul_ln1270_47_fu_255_p2;
wire  signed [15:0] sext_ln1273_1377_fu_45295_p0;
wire   [20:0] mul_ln1270_49_fu_361_p2;
wire   [20:0] mul_ln1270_50_fu_321_p2;
wire   [20:0] r_V_3518_fu_260_p2;
wire  signed [15:0] sext_ln1273_1386_fu_45336_p0;
wire  signed [15:0] mult_V_2686_fu_45341_p1;
wire   [20:0] mul_ln1270_57_fu_167_p2;
wire  signed [15:0] sext_ln1273_1389_fu_45365_p0;
wire   [20:0] mul_ln1270_58_fu_248_p2;
wire   [20:0] mul_ln1270_59_fu_198_p2;
wire  signed [15:0] sext_ln1273_fu_45395_p0;
wire   [20:0] mul_ln1270_fu_365_p2;
wire   [20:0] mul_ln1270_13_fu_182_p2;
wire   [20:0] mul_ln1270_14_fu_353_p2;
wire  signed [15:0] sext_ln1273_1327_fu_45436_p0;
wire   [20:0] mul_ln1270_15_fu_332_p2;
wire   [20:0] mul_ln1270_16_fu_317_p2;
wire   [20:0] mul_ln1270_17_fu_263_p2;
wire   [20:0] mul_ln1270_18_fu_216_p2;
wire  signed [15:0] sext_ln1270_fu_45488_p0;
wire   [20:0] mul_ln1270_19_fu_162_p2;
wire  signed [15:0] sext_ln1270_106_fu_45507_p0;
wire   [20:0] r_V_3444_fu_202_p2;
wire   [20:0] mul_ln1270_20_fu_175_p2;
wire  signed [15:0] shl_ln1273_774_fu_45533_p1;
wire   [20:0] shl_ln1273_774_fu_45533_p3;
wire   [20:0] r_V_3445_fu_45541_p2;
wire  signed [15:0] shl_ln1273_775_fu_45557_p1;
wire   [19:0] shl_ln1273_775_fu_45557_p3;
wire  signed [20:0] sext_ln1273_1330_fu_45565_p1;
wire   [20:0] sub_ln1273_fu_45569_p2;
wire   [20:0] r_V_3446_fu_45575_p2;
wire  signed [15:0] sext_ln1273_1331_fu_45595_p0;
wire  signed [15:0] shl_ln1273_776_fu_45602_p1;
wire   [20:0] shl_ln1273_776_fu_45602_p3;
wire   [20:0] r_V_3447_fu_45610_p2;
wire   [20:0] mul_ln1270_21_fu_338_p2;
wire   [20:0] mul_ln1270_22_fu_187_p2;
wire   [20:0] r_V_3448_fu_223_p2;
wire   [20:0] r_V_3450_fu_45656_p2;
wire  signed [15:0] sext_ln1273_1333_fu_45676_p0;
wire   [20:0] mul_ln1270_23_fu_168_p2;
wire  signed [15:0] shl_ln1273_778_fu_45692_p1;
wire   [20:0] shl_ln1273_778_fu_45692_p3;
wire   [20:0] r_V_3451_fu_45700_p2;
wire   [20:0] r_V_3452_fu_45716_p2;
wire  signed [15:0] mult_V_2576_fu_45732_p1;
wire   [14:0] mult_V_2576_fu_45732_p4;
wire  signed [15:0] shl_ln1273_779_fu_45746_p1;
wire   [18:0] shl_ln1273_779_fu_45746_p3;
wire  signed [20:0] sext_ln1273_1334_fu_45754_p1;
wire   [20:0] r_V_3453_fu_45758_p2;
wire  signed [15:0] shl_ln1273_780_fu_45774_p1;
wire   [19:0] shl_ln1273_780_fu_45774_p3;
wire  signed [15:0] shl_ln1273_781_fu_45786_p1;
wire   [16:0] shl_ln1273_781_fu_45786_p3;
wire  signed [20:0] sext_ln1273_1335_fu_45782_p1;
wire  signed [20:0] sext_ln1273_1336_fu_45794_p1;
wire   [20:0] r_V_3454_fu_45798_p2;
wire   [20:0] mul_ln1270_24_fu_315_p2;
wire  signed [15:0] sext_ln1270_107_fu_45828_p0;
wire  signed [15:0] shl_ln1273_782_fu_45833_p1;
wire   [20:0] shl_ln1273_782_fu_45833_p3;
wire   [20:0] r_V_3455_fu_45841_p2;
wire   [20:0] mul_ln1270_25_fu_244_p2;
wire   [20:0] r_V_3457_fu_45867_p2;
wire   [20:0] r_V_3458_fu_45883_p2;
wire  signed [15:0] shl_ln1273_785_fu_45899_p1;
wire   [18:0] shl_ln1273_785_fu_45899_p3;
wire  signed [20:0] sext_ln1273_1339_fu_45907_p1;
wire   [20:0] r_V_3459_fu_45911_p2;
wire  signed [15:0] sext_ln1270_108_fu_45931_p0;
wire  signed [15:0] shl_ln1273_786_fu_45936_p1;
wire   [20:0] shl_ln1273_786_fu_45936_p3;
wire   [20:0] r_V_3460_fu_45944_p2;
wire   [20:0] r_V_3461_fu_45960_p2;
wire  signed [15:0] shl_ln1273_787_fu_45976_p1;
wire   [19:0] shl_ln1273_787_fu_45976_p3;
wire  signed [15:0] shl_ln1273_788_fu_45988_p1;
wire   [16:0] shl_ln1273_788_fu_45988_p3;
wire  signed [20:0] sext_ln1273_1340_fu_45984_p1;
wire  signed [20:0] sext_ln1273_1341_fu_45996_p1;
wire   [20:0] r_V_3462_fu_46000_p2;
wire   [20:0] mul_ln1270_26_fu_376_p2;
wire   [20:0] r_V_3463_fu_46026_p2;
wire  signed [15:0] sext_ln1270_109_fu_46046_p0;
wire  signed [15:0] shl_ln1273_789_fu_46051_p1;
wire  signed [15:0] shl_ln1273_790_fu_46059_p1;
wire   [16:0] shl_ln1273_790_fu_46059_p3;
wire   [20:0] shl_ln1273_789_fu_46051_p3;
wire  signed [20:0] sext_ln1273_1342_fu_46067_p1;
wire   [20:0] r_V_3464_fu_46071_p2;
wire   [20:0] mul_ln1270_27_fu_209_p2;
wire   [20:0] r_V_3465_fu_46097_p2;
wire  signed [15:0] shl_ln1273_791_fu_46113_p1;
wire   [18:0] shl_ln1273_791_fu_46113_p3;
wire  signed [20:0] sext_ln1273_1343_fu_46121_p1;
wire   [20:0] r_V_3466_fu_46125_p2;
wire  signed [15:0] shl_ln1273_792_fu_46141_p1;
wire   [19:0] shl_ln1273_792_fu_46141_p3;
wire  signed [20:0] sext_ln1273_1344_fu_46149_p1;
wire  signed [15:0] shl_ln1273_793_fu_46159_p1;
wire   [17:0] shl_ln1273_793_fu_46159_p3;
wire   [20:0] sub_ln1273_1900_fu_46153_p2;
wire  signed [20:0] sext_ln1273_1345_fu_46167_p1;
wire   [20:0] r_V_3467_fu_46171_p2;
wire   [20:0] r_V_3468_fu_46187_p2;
wire   [20:0] r_V_3469_fu_46203_p2;
wire  signed [15:0] sext_ln1270_110_fu_46223_p0;
wire  signed [15:0] shl_ln1273_794_fu_46228_p1;
wire   [19:0] shl_ln1273_794_fu_46228_p3;
wire  signed [20:0] sext_ln1273_1346_fu_46236_p1;
wire   [20:0] r_V_3470_fu_46240_p2;
wire  signed [15:0] shl_ln1273_795_fu_46256_p1;
wire   [16:0] shl_ln1273_795_fu_46256_p3;
wire  signed [20:0] sext_ln1273_1347_fu_46264_p1;
wire   [20:0] r_V_3471_fu_46268_p2;
wire   [20:0] mul_ln1270_28_fu_241_p2;
wire  signed [15:0] sext_ln1270_111_fu_46298_p0;
wire  signed [15:0] shl_ln1273_798_fu_46303_p1;
wire   [20:0] shl_ln1273_798_fu_46303_p3;
wire   [20:0] r_V_3474_fu_46311_p2;
wire   [20:0] r_V_3475_fu_46327_p2;
wire  signed [15:0] shl_ln1273_799_fu_46343_p1;
wire   [19:0] shl_ln1273_799_fu_46343_p3;
wire  signed [15:0] shl_ln1273_800_fu_46355_p1;
wire   [16:0] shl_ln1273_800_fu_46355_p3;
wire  signed [20:0] sext_ln1273_1349_fu_46351_p1;
wire  signed [20:0] sext_ln1273_1350_fu_46363_p1;
wire   [20:0] r_V_3476_fu_46367_p2;
wire   [20:0] mul_ln1270_29_fu_271_p2;
wire   [20:0] r_V_3477_fu_46393_p2;
wire  signed [15:0] sext_ln1273_1351_fu_46413_p0;
wire  signed [15:0] shl_ln1273_801_fu_46421_p1;
wire   [20:0] shl_ln1273_801_fu_46421_p3;
wire   [20:0] r_V_3478_fu_46429_p2;
wire   [20:0] mul_ln1270_30_fu_311_p2;
wire   [20:0] mul_ln1270_31_fu_267_p2;
wire   [20:0] mul_ln1270_32_fu_180_p2;
wire   [20:0] r_V_3479_fu_46475_p2;
wire   [20:0] mul_ln1270_33_fu_230_p2;
wire  signed [15:0] shl_ln1273_802_fu_46501_p1;
wire   [19:0] shl_ln1273_802_fu_46501_p3;
wire  signed [20:0] sext_ln1273_1352_fu_46509_p1;
wire   [20:0] r_V_3480_fu_46513_p2;
wire  signed [15:0] sext_ln70_fu_46533_p0;
wire  signed [15:0] shl_ln1273_803_fu_46537_p1;
wire   [20:0] shl_ln1273_803_fu_46537_p3;
wire  signed [20:0] sext_ln70_fu_46533_p1;
wire   [20:0] r_V_3482_fu_46545_p2;
wire  signed [15:0] sext_ln1273_1353_fu_46565_p0;
wire   [20:0] r_V_3483_fu_291_p2;
wire  signed [15:0] shl_ln1273_804_fu_46580_p1;
wire   [20:0] shl_ln1273_804_fu_46580_p3;
wire   [20:0] r_V_3484_fu_46588_p2;
wire  signed [15:0] shl_ln1273_805_fu_46613_p1;
wire  signed [15:0] shl_ln1273_806_fu_46621_p1;
wire   [17:0] shl_ln1273_806_fu_46621_p3;
wire   [20:0] shl_ln1273_805_fu_46613_p3;
wire  signed [20:0] sext_ln1273_1354_fu_46629_p1;
wire   [20:0] r_V_3485_fu_46633_p2;
wire   [20:0] r_V_3486_fu_46649_p2;
wire   [20:0] mul_ln1270_34_fu_324_p2;
wire  signed [15:0] sext_ln1273_1355_fu_46679_p0;
wire  signed [15:0] shl_ln1273_807_fu_46686_p1;
wire   [20:0] shl_ln1273_807_fu_46686_p3;
wire   [20:0] r_V_3487_fu_46694_p2;
wire  signed [15:0] shl_ln1273_808_fu_46710_p1;
wire   [18:0] shl_ln1273_808_fu_46710_p3;
wire  signed [20:0] sext_ln1273_1356_fu_46718_p1;
wire   [20:0] r_V_3488_fu_46722_p2;
wire  signed [15:0] shl_ln1273_809_fu_46738_p1;
wire   [19:0] shl_ln1273_809_fu_46738_p3;
wire  signed [15:0] shl_ln1273_810_fu_46750_p1;
wire   [16:0] shl_ln1273_810_fu_46750_p3;
wire  signed [20:0] sext_ln1273_1357_fu_46746_p1;
wire  signed [20:0] sext_ln1273_1358_fu_46758_p1;
wire   [20:0] r_V_3489_fu_46762_p2;
wire   [20:0] mul_ln1270_35_fu_373_p2;
wire   [20:0] mul_ln1270_36_fu_256_p2;
wire  signed [15:0] mult_V_2626_fu_46798_p1;
wire   [14:0] mult_V_2626_fu_46798_p4;
wire   [20:0] mul_ln1270_37_fu_370_p2;
wire  signed [15:0] shl_ln1273_811_fu_46828_p1;
wire   [17:0] shl_ln1273_811_fu_46828_p3;
wire   [20:0] sub_ln1273_1917_fu_46822_p2;
wire  signed [20:0] sext_ln1273_1359_fu_46836_p1;
wire   [20:0] r_V_3490_fu_46840_p2;
wire  signed [15:0] sext_ln1273_1360_fu_46860_p0;
wire  signed [15:0] shl_ln1273_812_fu_46867_p1;
wire  signed [15:0] shl_ln1273_813_fu_46875_p1;
wire   [18:0] shl_ln1273_813_fu_46875_p3;
wire   [20:0] shl_ln1273_812_fu_46867_p3;
wire  signed [20:0] sext_ln1273_1361_fu_46883_p1;
wire   [20:0] r_V_3491_fu_46887_p2;
wire   [20:0] mul_ln1270_38_fu_222_p2;
wire  signed [15:0] shl_ln1273_814_fu_46913_p1;
wire   [17:0] shl_ln1273_814_fu_46913_p3;
wire  signed [20:0] sext_ln1273_1362_fu_46921_p1;
wire   [20:0] r_V_3492_fu_46925_p2;
wire   [20:0] mul_ln1270_39_fu_229_p2;
wire   [20:0] r_V_3493_fu_46951_p2;
wire   [20:0] r_V_3494_fu_46967_p2;
wire   [20:0] mul_ln1270_40_fu_288_p2;
wire  signed [15:0] sext_ln1273_1363_fu_46997_p0;
wire  signed [15:0] shl_ln1273_815_fu_47005_p1;
wire   [20:0] shl_ln1273_815_fu_47005_p3;
wire   [20:0] r_V_3495_fu_47013_p2;
wire   [20:0] mul_ln1270_41_fu_259_p2;
wire   [20:0] r_V_3496_fu_47039_p2;
wire   [20:0] mul_ln1270_42_fu_374_p2;
wire   [20:0] mul_ln1270_43_fu_343_p2;
wire  signed [15:0] shl_ln1273_816_fu_47075_p1;
wire   [19:0] shl_ln1273_816_fu_47075_p3;
wire  signed [20:0] sext_ln1273_1364_fu_47083_p1;
wire   [20:0] r_V_3497_fu_47087_p2;
wire   [20:0] mul_ln1270_44_fu_203_p2;
wire  signed [15:0] sext_ln1273_1365_fu_47117_p0;
wire  signed [15:0] shl_ln1273_817_fu_47121_p1;
wire   [20:0] shl_ln1273_817_fu_47121_p3;
wire   [20:0] r_V_3498_fu_47129_p2;
wire  signed [20:0] sext_ln1273_1365_fu_47117_p1;
wire   [20:0] r_V_3499_fu_47145_p2;
wire  signed [15:0] shl_ln1273_818_fu_47161_p1;
wire   [16:0] shl_ln1273_818_fu_47161_p3;
wire  signed [20:0] sext_ln1273_1366_fu_47169_p1;
wire   [20:0] r_V_3500_fu_47173_p2;
wire  signed [15:0] shl_ln1273_819_fu_47189_p1;
wire   [19:0] shl_ln1273_819_fu_47189_p3;
wire  signed [20:0] sext_ln1273_1367_fu_47197_p1;
wire   [20:0] r_V_3501_fu_47201_p2;
wire  signed [15:0] sext_ln1270_113_fu_47221_p0;
wire  signed [15:0] shl_ln1273_820_fu_47226_p1;
wire   [19:0] shl_ln1273_820_fu_47226_p3;
wire  signed [15:0] shl_ln1273_821_fu_47238_p1;
wire   [16:0] shl_ln1273_821_fu_47238_p3;
wire  signed [20:0] sext_ln1273_1369_fu_47246_p1;
wire  signed [20:0] sext_ln1273_1368_fu_47234_p1;
wire   [20:0] r_V_3502_fu_47250_p2;
wire   [20:0] mul_ln1270_45_fu_171_p2;
wire  signed [15:0] shl_ln1273_822_fu_47276_p1;
wire   [20:0] shl_ln1273_822_fu_47276_p3;
wire   [20:0] r_V_3503_fu_47284_p2;
wire   [20:0] r_V_3504_fu_47300_p2;
wire  signed [15:0] shl_ln1273_823_fu_47316_p1;
wire   [17:0] shl_ln1273_823_fu_47316_p3;
wire  signed [20:0] sext_ln1273_1370_fu_47324_p1;
wire   [20:0] r_V_3505_fu_47328_p2;
wire  signed [15:0] sext_ln1270_114_fu_47348_p0;
wire  signed [15:0] shl_ln1273_824_fu_47353_p1;
wire   [20:0] shl_ln1273_824_fu_47353_p3;
wire   [20:0] r_V_3506_fu_47361_p2;
wire   [20:0] r_V_3507_fu_47377_p2;
wire  signed [15:0] shl_ln1273_825_fu_47393_p1;
wire   [16:0] shl_ln1273_825_fu_47393_p3;
wire  signed [20:0] sext_ln1273_1371_fu_47401_p1;
wire   [20:0] r_V_3508_fu_47405_p2;
wire   [20:0] mul_ln1270_46_fu_237_p2;
wire  signed [15:0] shl_ln1273_826_fu_47431_p1;
wire   [17:0] shl_ln1273_826_fu_47431_p3;
wire  signed [20:0] sext_ln1273_1372_fu_47439_p1;
wire   [20:0] r_V_3509_fu_47443_p2;
wire  signed [15:0] shl_ln1273_827_fu_47459_p1;
wire   [19:0] shl_ln1273_827_fu_47459_p3;
wire  signed [20:0] sext_ln1273_1373_fu_47467_p1;
wire   [20:0] r_V_3510_fu_47471_p2;
wire   [20:0] shl_ln1273_828_fu_47487_p3;
wire   [20:0] r_V_3511_fu_47494_p2;
wire   [16:0] shl_ln1273_830_fu_47510_p3;
wire  signed [20:0] sext_ln1273_1376_fu_47517_p1;
wire   [20:0] r_V_3512_fu_47521_p2;
wire   [20:0] r_V_3513_fu_47536_p2;
wire   [20:0] mul_ln1270_48_fu_231_p2;
wire   [20:0] r_V_3514_fu_47561_p2;
wire   [18:0] shl_ln1273_832_fu_47582_p3;
wire  signed [20:0] sext_ln1273_1378_fu_47589_p1;
wire   [20:0] shl_ln1273_831_fu_47575_p3;
wire   [20:0] r_V_3515_fu_47593_p2;
wire   [20:0] r_V_3516_fu_47609_p2;
wire   [20:0] r_V_3517_fu_47624_p2;
wire  signed [15:0] sext_ln1273_1379_fu_47644_p0;
wire  signed [15:0] shl_ln1273_833_fu_47650_p1;
wire   [20:0] shl_ln1273_833_fu_47650_p3;
wire   [20:0] r_V_3519_fu_47658_p2;
wire  signed [15:0] shl_ln1273_834_fu_47674_p1;
wire   [19:0] shl_ln1273_834_fu_47674_p3;
wire  signed [15:0] shl_ln1273_835_fu_47686_p1;
wire   [16:0] shl_ln1273_835_fu_47686_p3;
wire  signed [20:0] sext_ln1273_1380_fu_47682_p1;
wire  signed [20:0] sext_ln1273_1381_fu_47694_p1;
wire   [20:0] r_V_3520_fu_47698_p2;
wire   [20:0] r_V_3521_fu_47714_p2;
wire   [20:0] r_V_3522_fu_47730_p2;
wire   [20:0] mul_ln1270_51_fu_331_p2;
wire   [20:0] mul_ln1270_52_fu_293_p2;
wire  signed [15:0] sext_ln1273_1382_fu_47770_p0;
wire  signed [15:0] shl_ln1273_836_fu_47777_p1;
wire   [19:0] shl_ln1273_836_fu_47777_p3;
wire  signed [15:0] shl_ln1273_837_fu_47789_p1;
wire   [16:0] shl_ln1273_837_fu_47789_p3;
wire  signed [20:0] sext_ln1273_1384_fu_47797_p1;
wire  signed [20:0] sext_ln1273_1383_fu_47785_p1;
wire   [20:0] r_V_3523_fu_47801_p2;
wire  signed [15:0] shl_ln1273_838_fu_47817_p1;
wire   [20:0] shl_ln1273_838_fu_47817_p3;
wire   [20:0] r_V_3524_fu_47825_p2;
wire   [20:0] mul_ln1270_53_fu_276_p2;
wire  signed [15:0] shl_ln1273_839_fu_47851_p1;
wire   [17:0] shl_ln1273_839_fu_47851_p3;
wire  signed [20:0] sext_ln1273_1385_fu_47859_p1;
wire   [20:0] r_V_3525_fu_47863_p2;
wire   [20:0] mul_ln1270_54_fu_208_p2;
wire   [20:0] r_V_3526_fu_47889_p2;
wire   [20:0] mul_ln1270_55_fu_243_p2;
wire   [20:0] shl_ln1273_840_fu_47915_p3;
wire   [20:0] r_V_3527_fu_47922_p2;
wire   [19:0] shl_ln1273_841_fu_47937_p3;
wire  signed [20:0] sext_ln1273_1387_fu_47944_p1;
wire   [16:0] shl_ln1273_842_fu_47954_p3;
wire   [20:0] sub_ln1273_1951_fu_47948_p2;
wire  signed [20:0] sext_ln1273_1388_fu_47961_p1;
wire   [20:0] r_V_3528_fu_47965_p2;
wire   [20:0] r_V_3529_fu_47981_p2;
wire   [20:0] r_V_3530_fu_48000_p2;
wire   [20:0] mul_ln1270_56_fu_270_p2;
wire   [17:0] shl_ln1273_844_fu_48032_p3;
wire   [20:0] shl_ln1273_843_fu_48025_p3;
wire  signed [20:0] sext_ln1273_1390_fu_48039_p1;
wire   [20:0] r_V_3531_fu_48043_p2;
wire   [20:0] r_V_3532_fu_48059_p2;
wire   [19:0] shl_ln1273_845_fu_48075_p3;
wire  signed [20:0] sext_ln1273_1391_fu_48082_p1;
wire   [20:0] r_V_3533_fu_48086_p2;
wire   [20:0] r_V_3534_fu_48101_p2;
wire   [18:0] shl_ln1273_846_fu_48116_p3;
wire  signed [20:0] sext_ln1273_1392_fu_48123_p1;
wire   [20:0] r_V_3535_fu_48127_p2;
wire   [20:0] mul_ln1270_60_fu_199_p2;
wire   [15:0] mult_V_2587_fu_45966_p4;
wire   [15:0] add_ln813_fu_48153_p2;
wire   [15:0] mult_V_2653_fu_47383_p4;
wire   [15:0] mult_V_2665_fu_47599_p4;
wire   [15:0] add_ln813_5046_fu_48171_p2;
wire   [15:0] mult_V_2685_fu_47987_p4;
wire   [15:0] add_ln813_5048_fu_48183_p2;
wire   [15:0] mult_V_2677_fu_47831_p4;
wire   [15:0] add_ln813_5049_fu_48189_p2;
wire   [15:0] add_ln813_5047_fu_48177_p2;
wire   [15:0] mult_V_2628_fu_46846_p4;
wire   [15:0] mult_V_2641_fu_47093_p4;
wire   [15:0] add_ln813_5066_fu_48207_p2;
wire   [15:0] mult_V_2596_fu_46193_p4;
wire   [15:0] mult_V_2651_fu_47334_p4;
wire   [15:0] mult_V_2657_fu_47477_p4;
wire   [15:0] add_ln813_5069_fu_48219_p2;
wire   [15:0] mult_V_2646_fu_47207_p4;
wire   [15:0] mult_V_2663_fu_47565_p4;
wire   [15:0] add_ln813_5072_fu_48237_p2;
wire   [15:0] add_ln813_5071_fu_48231_p2;
wire   [15:0] add_ln813_5073_fu_48242_p2;
wire   [15:0] add_ln813_5070_fu_48225_p2;
wire   [15:0] mult_V_2598_fu_46246_p4;
wire   [15:0] mult_V_2608_fu_46435_p4;
wire   [15:0] add_ln813_5080_fu_48260_p2;
wire   [15:0] add_ln813_5081_fu_48266_p2;
wire   [15:0] add_ln813_5079_fu_48254_p2;
wire   [15:0] mult_V_2629_fu_46893_p4;
wire   [15:0] mult_V_2636_fu_47019_p4;
wire   [15:0] mult_V_2670_fu_47664_p4;
wire   [15:0] mult_V_2690_fu_48049_p4;
wire   [15:0] add_ln813_5089_fu_48289_p2;
wire   [15:0] mult_V_2683_fu_47927_p4;
wire   [15:0] add_ln813_5090_fu_48295_p2;
wire   [15:0] add_ln813_5088_fu_48284_p2;
wire   [15:0] mult_V_2671_fu_47704_p4;
wire   [15:0] mult_V_2676_fu_47807_p4;
wire   [15:0] add_ln813_5099_fu_48307_p2;
wire   [15:0] add_ln813_5101_fu_48319_p2;
wire   [15:0] mult_V_2684_fu_47971_p4;
wire   [15:0] add_ln813_5102_fu_48324_p2;
wire   [15:0] add_ln813_5100_fu_48313_p2;
wire   [15:0] mult_V_2654_fu_47411_p4;
wire   [15:0] add_ln813_5111_fu_48336_p2;
wire   [15:0] mult_V_2631_fu_46931_p4;
wire   [15:0] mult_V_2692_fu_48065_p4;
wire  signed [15:0] sext_ln818_722_fu_47997_p1;
wire   [15:0] add_ln813_5114_fu_48354_p2;
wire   [15:0] add_ln813_5113_fu_48348_p2;
wire   [15:0] add_ln813_5115_fu_48360_p2;
wire   [15:0] add_ln813_5112_fu_48342_p2;
wire   [15:0] mult_V_2667_fu_47630_p4;
wire   [15:0] mult_V_2672_fu_47720_p4;
wire   [15:0] mult_V_2693_fu_48091_p4;
wire   [15:0] add_ln813_5129_fu_48384_p2;
wire   [15:0] add_ln813_5128_fu_48378_p2;
wire   [15:0] mult_V_2593_fu_46103_p4;
wire   [15:0] mult_V_2605_fu_46373_p4;
wire   [15:0] add_ln813_5135_fu_48396_p2;
wire   [15:0] mult_V_2588_fu_46006_p4;
wire   [15:0] mult_V_2679_fu_47869_p4;
wire   [15:0] add_ln813_5141_fu_48414_p2;
wire   [15:0] add_ln813_5140_fu_48408_p2;
wire   [15:0] mult_V_2594_fu_46131_p4;
wire   [15:0] mult_V_2656_fu_47449_p4;
wire   [15:0] mult_V_2659_fu_47526_p4;
wire  signed [15:0] sext_ln818_fu_45742_p1;
wire   [15:0] add_ln813_5156_fu_48442_p2;
wire   [15:0] mult_V_2695_fu_48106_p4;
wire   [15:0] add_ln813_5157_fu_48448_p2;
wire   [15:0] add_ln813_5155_fu_48437_p2;
wire   [15:0] add_ln813_5172_fu_48466_p2;
wire   [15:0] mult_V_2673_fu_47736_p4;
wire   [15:0] add_ln813_5173_fu_48472_p2;
wire   [15:0] add_ln813_5171_fu_48460_p2;
wire   [15:0] mult_V_2645_fu_47179_p4;
wire   [15:0] mult_V_2681_fu_47895_p4;
wire   [15:0] add_ln813_5199_fu_48501_p2;
wire   [15:0] add_ln813_5198_fu_48496_p2;
wire   [15:0] mult_V_2687_fu_48005_p4;
wire   [15:0] mult_V_2696_fu_48133_p4;
wire  signed [15:0] sext_ln818_721_fu_46808_p1;
wire   [15:0] add_ln813_5202_fu_48518_p2;
wire   [15:0] add_ln813_5201_fu_48512_p2;
wire   [15:0] add_ln813_5203_fu_48524_p2;
wire   [15:0] add_ln813_5200_fu_48506_p2;
wire   [15:0] add_ln813_5229_fu_48536_p2;
wire   [15:0] add_ln813_5231_fu_48548_p2;
wire   [15:0] add_ln813_5232_fu_48554_p2;
wire   [15:0] add_ln813_5230_fu_48542_p2;
wire   [20:0] shl_ln_fu_48566_p3;
wire   [20:0] r_V_fu_48573_p2;
wire   [18:0] shl_ln1273_s_fu_48589_p3;
wire  signed [20:0] sext_ln1273_1325_fu_48596_p1;
wire   [20:0] r_V_3436_fu_48600_p2;
wire   [16:0] shl_ln1273_769_fu_48616_p3;
wire  signed [20:0] sext_ln1273_1326_fu_48623_p1;
wire   [20:0] r_V_3437_fu_48627_p2;
wire   [19:0] shl_ln1273_770_fu_48643_p3;
wire  signed [20:0] sext_ln1273_1328_fu_48650_p1;
wire   [20:0] r_V_3438_fu_48654_p2;
wire   [20:0] shl_ln1273_771_fu_48670_p3;
wire   [20:0] r_V_3439_fu_48677_p2;
wire   [18:0] shl_ln1273_773_fu_48700_p3;
wire  signed [20:0] sext_ln1273_1329_fu_48707_p1;
wire   [20:0] shl_ln1273_772_fu_48693_p3;
wire   [20:0] r_V_3440_fu_48711_p2;
wire   [20:0] r_V_3441_fu_48727_p2;
wire   [20:0] r_V_3442_fu_48742_p2;
wire   [20:0] r_V_3443_fu_48758_p2;
wire   [19:0] shl_ln1273_777_fu_48774_p3;
wire  signed [20:0] sext_ln1273_1332_fu_48781_p1;
wire   [20:0] r_V_3449_fu_48785_p2;
wire   [19:0] shl_ln1273_783_fu_48801_p3;
wire   [17:0] shl_ln1273_784_fu_48812_p3;
wire  signed [20:0] sext_ln1273_1337_fu_48808_p1;
wire  signed [20:0] sext_ln1273_1338_fu_48819_p1;
wire   [20:0] r_V_3456_fu_48823_p2;
wire   [17:0] shl_ln1273_797_fu_48846_p3;
wire   [20:0] shl_ln1273_796_fu_48839_p3;
wire  signed [20:0] sext_ln1273_1348_fu_48853_p1;
wire   [20:0] r_V_3472_fu_48857_p2;
wire   [20:0] r_V_3473_fu_48873_p2;
wire   [15:0] add_ln813_5023_fu_48889_p2;
wire   [15:0] add_ln813_5024_fu_48893_p2;
wire   [15:0] add_ln813_5026_fu_48903_p2;
wire   [15:0] add_ln813_5028_fu_48912_p2;
wire   [15:0] add_ln813_5029_fu_48917_p2;
wire   [15:0] add_ln813_5027_fu_48907_p2;
wire   [15:0] add_ln813_5030_fu_48922_p2;
wire   [15:0] add_ln813_5025_fu_48898_p2;
wire   [15:0] mult_V_2571_fu_48791_p4;
wire   [15:0] add_ln813_5033_fu_48939_p2;
wire   [15:0] add_ln813_5034_fu_48943_p2;
wire   [15:0] add_ln813_5032_fu_48934_p2;
wire   [15:0] add_ln813_5037_fu_48958_p2;
wire   [15:0] add_ln813_5038_fu_48963_p2;
wire   [15:0] add_ln813_5036_fu_48954_p2;
wire   [15:0] add_ln813_5039_fu_48968_p2;
wire   [15:0] add_ln813_5035_fu_48948_p2;
wire   [15:0] add_ln813_5041_fu_48980_p2;
wire   [15:0] mult_V_2558_fu_48717_p4;
wire   [15:0] add_ln813_5044_fu_48990_p2;
wire   [15:0] add_ln813_5042_fu_48984_p2;
wire   [15:0] add_ln813_5045_fu_48994_p2;
wire   [15:0] add_ln813_5052_fu_49005_p2;
wire   [15:0] mult_V_2551_fu_48633_p4;
wire   [15:0] mult_V_2601_fu_48879_p4;
wire   [15:0] add_ln813_5054_fu_49015_p2;
wire   [15:0] add_ln813_5055_fu_49020_p2;
wire   [15:0] add_ln813_5053_fu_49009_p2;
wire   [15:0] add_ln813_5057_fu_49031_p2;
wire   [15:0] add_ln813_5059_fu_49040_p2;
wire   [15:0] add_ln813_5061_fu_49044_p2;
wire   [15:0] add_ln813_5058_fu_49035_p2;
wire   [15:0] add_ln813_5062_fu_49049_p2;
wire   [15:0] add_ln813_5056_fu_49025_p2;
wire   [15:0] add_ln813_5064_fu_49061_p2;
wire   [15:0] add_ln813_5065_fu_49065_p2;
wire   [15:0] add_ln813_5068_fu_49070_p2;
wire   [15:0] mult_V_fu_48579_p4;
wire   [15:0] add_ln813_5077_fu_49085_p2;
wire   [15:0] add_ln813_5076_fu_49080_p2;
wire   [15:0] add_ln813_5078_fu_49089_p2;
wire   [15:0] add_ln813_5085_fu_49100_p2;
wire   [15:0] add_ln813_5086_fu_49104_p2;
wire   [15:0] add_ln813_5087_fu_49109_p2;
wire   [15:0] add_ln813_5092_fu_49114_p2;
wire   [15:0] add_ln813_5083_fu_49095_p2;
wire   [15:0] mult_V_2581_fu_48829_p4;
wire   [15:0] add_ln813_5094_fu_49125_p2;
wire   [15:0] add_ln813_5096_fu_49135_p2;
wire   [15:0] add_ln813_5097_fu_49139_p2;
wire   [15:0] add_ln813_5095_fu_49130_p2;
wire   [15:0] add_ln813_5098_fu_49144_p2;
wire   [15:0] add_ln813_5105_fu_49155_p2;
wire   [15:0] mult_V_2600_fu_48863_p4;
wire   [15:0] add_ln813_5108_fu_49169_p2;
wire   [15:0] add_ln813_5107_fu_49164_p2;
wire   [15:0] add_ln813_5109_fu_49173_p2;
wire   [15:0] add_ln813_5106_fu_49159_p2;
wire   [15:0] add_ln813_5110_fu_49179_p2;
wire   [15:0] add_ln813_5119_fu_49194_p2;
wire   [15:0] add_ln813_5118_fu_49190_p2;
wire   [15:0] add_ln813_5122_fu_49208_p2;
wire   [15:0] add_ln813_5121_fu_49204_p2;
wire   [15:0] add_ln813_5123_fu_49212_p2;
wire   [15:0] add_ln813_5120_fu_49198_p2;
wire   [15:0] add_ln813_5125_fu_49224_p2;
wire   [15:0] add_ln813_5127_fu_49228_p2;
wire   [15:0] add_ln813_5131_fu_49233_p2;
wire   [15:0] add_ln813_5124_fu_49218_p2;
wire   [15:0] mult_V_2559_fu_48732_p4;
wire   [15:0] add_ln813_5133_fu_49244_p2;
wire   [15:0] add_ln813_5134_fu_49249_p2;
wire   [15:0] add_ln813_5138_fu_49259_p2;
wire   [15:0] add_ln813_5139_fu_49263_p2;
wire   [15:0] add_ln813_5143_fu_49268_p2;
wire   [15:0] add_ln813_5137_fu_49254_p2;
wire   [15:0] add_ln813_5145_fu_49279_p2;
wire   [15:0] add_ln813_5149_fu_49292_p2;
wire   [15:0] add_ln813_5148_fu_49288_p2;
wire   [15:0] add_ln813_5150_fu_49296_p2;
wire   [15:0] add_ln813_5147_fu_49283_p2;
wire   [15:0] add_ln813_5152_fu_49308_p2;
wire   [15:0] add_ln813_5154_fu_49312_p2;
wire   [15:0] add_ln813_5159_fu_49317_p2;
wire   [15:0] add_ln813_5151_fu_49302_p2;
wire   [15:0] add_ln813_5162_fu_49333_p2;
wire   [15:0] add_ln813_5161_fu_49328_p2;
wire   [15:0] add_ln813_5165_fu_49347_p2;
wire   [15:0] add_ln813_5164_fu_49343_p2;
wire   [15:0] add_ln813_5166_fu_49351_p2;
wire   [15:0] add_ln813_5163_fu_49337_p2;
wire   [15:0] add_ln813_5169_fu_49367_p2;
wire   [15:0] add_ln813_5168_fu_49363_p2;
wire   [15:0] add_ln813_5170_fu_49371_p2;
wire   [15:0] add_ln813_5175_fu_49377_p2;
wire   [15:0] add_ln813_5167_fu_49357_p2;
wire   [15:0] add_ln813_5177_fu_49388_p2;
wire   [15:0] add_ln813_5180_fu_49402_p2;
wire   [15:0] add_ln813_5179_fu_49398_p2;
wire   [15:0] add_ln813_5181_fu_49406_p2;
wire   [15:0] add_ln813_5178_fu_49393_p2;
wire   [15:0] add_ln813_5183_fu_49418_p2;
wire   [15:0] add_ln813_5186_fu_49427_p2;
wire   [15:0] add_ln813_5188_fu_49431_p2;
wire   [15:0] add_ln813_5185_fu_49422_p2;
wire   [15:0] add_ln813_5189_fu_49436_p2;
wire   [15:0] add_ln813_5182_fu_49412_p2;
wire   [15:0] mult_V_2549_fu_48606_p4;
wire   [15:0] mult_V_2555_fu_48660_p4;
wire   [15:0] add_ln813_5192_fu_49454_p2;
wire   [15:0] add_ln813_5191_fu_49448_p2;
wire   [15:0] add_ln813_5195_fu_49468_p2;
wire   [15:0] add_ln813_5194_fu_49464_p2;
wire   [15:0] add_ln813_5196_fu_49472_p2;
wire   [15:0] add_ln813_5193_fu_49458_p2;
wire   [15:0] add_ln813_5197_fu_49478_p2;
wire   [15:0] mult_V_2561_fu_48748_p4;
wire   [15:0] add_ln813_5206_fu_49489_p2;
wire   [15:0] add_ln813_5208_fu_49499_p2;
wire   [15:0] add_ln813_5209_fu_49503_p2;
wire   [15:0] add_ln813_5207_fu_49494_p2;
wire   [15:0] add_ln813_5211_fu_49514_p2;
wire   [15:0] add_ln813_5213_fu_49523_p2;
wire   [15:0] add_ln813_5214_fu_49528_p2;
wire   [15:0] add_ln813_5212_fu_49518_p2;
wire   [15:0] add_ln813_5215_fu_49533_p2;
wire   [15:0] add_ln813_5210_fu_49508_p2;
wire   [15:0] mult_V_2557_fu_48683_p4;
wire   [15:0] mult_V_2562_fu_48764_p4;
wire   [15:0] add_ln813_5218_fu_49551_p2;
wire   [15:0] add_ln813_5219_fu_49555_p2;
wire   [15:0] add_ln813_5217_fu_49545_p2;
wire   [15:0] add_ln813_5222_fu_49570_p2;
wire   [15:0] add_ln813_5221_fu_49566_p2;
wire   [15:0] add_ln813_5223_fu_49574_p2;
wire   [15:0] add_ln813_5220_fu_49560_p2;
wire   [15:0] add_ln813_5226_fu_49590_p2;
wire   [15:0] add_ln813_5227_fu_49594_p2;
wire   [15:0] add_ln813_5225_fu_49586_p2;
wire   [15:0] add_ln813_5228_fu_49599_p2;
wire   [15:0] add_ln813_5234_fu_49605_p2;
wire   [15:0] add_ln813_5224_fu_49580_p2;
wire   [15:0] add_ln813_5093_fu_49119_p2;
wire   [15:0] add_ln813_5104_fu_49150_p2;
wire   [15:0] add_ln813_5051_fu_49000_p2;
wire   [15:0] add_ln813_5031_fu_48928_p2;
wire   [15:0] add_ln813_5117_fu_49185_p2;
wire   [15:0] add_ln813_5132_fu_49238_p2;
wire   [15:0] add_ln813_5144_fu_49273_p2;
wire   [15:0] add_ln813_5160_fu_49322_p2;
wire   [15:0] add_ln813_5176_fu_49382_p2;
wire   [15:0] add_ln813_5190_fu_49442_p2;
wire   [15:0] add_ln813_5205_fu_49484_p2;
wire   [15:0] add_ln813_5216_fu_49539_p2;
wire   [15:0] add_ln813_5040_fu_48974_p2;
wire   [15:0] add_ln813_5063_fu_49055_p2;
wire   [15:0] add_ln813_5075_fu_49075_p2;
wire   [15:0] add_ln813_5235_fu_49610_p2;
reg    ap_ce_reg;
reg   [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9_int_reg;
reg   [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8_int_reg;
reg  signed [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7_int_reg;
reg   [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6_int_reg;
reg   [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5_int_reg;
reg   [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4_int_reg;
reg   [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3_int_reg;
reg   [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2_int_reg;
reg   [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1_int_reg;
reg   [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_int_reg;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16_int_reg;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15_int_reg;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14_int_reg;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13_int_reg;
reg  signed [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12_int_reg;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11_int_reg;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10_int_reg;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9_int_reg;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8_int_reg;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7_int_reg;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6_int_reg;
reg  signed [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5_int_reg;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4_int_reg;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3_int_reg;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2_int_reg;
reg  signed [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1_int_reg;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_int_reg;
reg   [15:0] ap_return_0_int_reg;
reg   [15:0] ap_return_1_int_reg;
reg   [15:0] ap_return_2_int_reg;
reg   [15:0] ap_return_3_int_reg;
reg   [15:0] ap_return_4_int_reg;
reg   [15:0] ap_return_5_int_reg;
reg   [15:0] ap_return_6_int_reg;
reg   [15:0] ap_return_7_int_reg;
reg   [15:0] ap_return_8_int_reg;
reg   [15:0] ap_return_9_int_reg;
reg   [15:0] ap_return_10_int_reg;
reg   [15:0] ap_return_11_int_reg;
reg   [15:0] ap_return_12_int_reg;
reg   [15:0] ap_return_13_int_reg;
reg   [15:0] ap_return_14_int_reg;
reg   [15:0] ap_return_15_int_reg;

kernel_wrapper_mul_16s_6s_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6s_21_1_0_U42(
    .din0(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7_int_reg),
    .din1(mul_ln1270_19_fu_162_p1),
    .dout(mul_ln1270_19_fu_162_p2)
);

kernel_wrapper_mul_16s_6s_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6s_21_1_0_U43(
    .din0(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1_int_reg),
    .din1(mul_ln1270_57_fu_167_p1),
    .dout(mul_ln1270_57_fu_167_p2)
);

kernel_wrapper_mul_16s_6ns_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6ns_21_1_0_U44(
    .din0(mul_ln1270_23_fu_168_p0),
    .din1(mul_ln1270_23_fu_168_p1),
    .dout(mul_ln1270_23_fu_168_p2)
);

kernel_wrapper_mul_16s_6s_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6s_21_1_0_U45(
    .din0(mul_ln1270_45_fu_171_p0),
    .din1(mul_ln1270_45_fu_171_p1),
    .dout(mul_ln1270_45_fu_171_p2)
);

kernel_wrapper_mul_16s_6s_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6s_21_1_0_U46(
    .din0(mul_ln1270_20_fu_175_p0),
    .din1(mul_ln1270_20_fu_175_p1),
    .dout(mul_ln1270_20_fu_175_p2)
);

kernel_wrapper_mul_16s_6ns_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6ns_21_1_0_U47(
    .din0(mul_ln1270_32_fu_180_p0),
    .din1(mul_ln1270_32_fu_180_p1),
    .dout(mul_ln1270_32_fu_180_p2)
);

kernel_wrapper_mul_16s_6ns_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6ns_21_1_0_U48(
    .din0(mul_ln1270_13_fu_182_p0),
    .din1(mul_ln1270_13_fu_182_p1),
    .dout(mul_ln1270_13_fu_182_p2)
);

kernel_wrapper_mul_16s_6s_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6s_21_1_0_U49(
    .din0(mul_ln1270_22_fu_187_p0),
    .din1(mul_ln1270_22_fu_187_p1),
    .dout(mul_ln1270_22_fu_187_p2)
);

kernel_wrapper_mul_16s_6s_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6s_21_1_0_U50(
    .din0(mul_ln1270_59_fu_198_p0),
    .din1(mul_ln1270_59_fu_198_p1),
    .dout(mul_ln1270_59_fu_198_p2)
);

kernel_wrapper_mul_16s_6ns_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6ns_21_1_0_U51(
    .din0(mul_ln1270_60_fu_199_p0),
    .din1(mul_ln1270_60_fu_199_p1),
    .dout(mul_ln1270_60_fu_199_p2)
);

kernel_wrapper_mul_16s_5s_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 21 ))
mul_16s_5s_21_1_0_U52(
    .din0(r_V_3444_fu_202_p0),
    .din1(r_V_3444_fu_202_p1),
    .dout(r_V_3444_fu_202_p2)
);

kernel_wrapper_mul_16s_6ns_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6ns_21_1_0_U53(
    .din0(mul_ln1270_44_fu_203_p0),
    .din1(mul_ln1270_44_fu_203_p1),
    .dout(mul_ln1270_44_fu_203_p2)
);

kernel_wrapper_mul_16s_6s_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6s_21_1_0_U54(
    .din0(mul_ln1270_54_fu_208_p0),
    .din1(mul_ln1270_54_fu_208_p1),
    .dout(mul_ln1270_54_fu_208_p2)
);

kernel_wrapper_mul_16s_6s_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6s_21_1_0_U55(
    .din0(mul_ln1270_27_fu_209_p0),
    .din1(mul_ln1270_27_fu_209_p1),
    .dout(mul_ln1270_27_fu_209_p2)
);

kernel_wrapper_mul_16s_6s_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6s_21_1_0_U56(
    .din0(mul_ln1270_18_fu_216_p0),
    .din1(mul_ln1270_18_fu_216_p1),
    .dout(mul_ln1270_18_fu_216_p2)
);

kernel_wrapper_mul_16s_6s_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6s_21_1_0_U57(
    .din0(mul_ln1270_38_fu_222_p0),
    .din1(mul_ln1270_38_fu_222_p1),
    .dout(mul_ln1270_38_fu_222_p2)
);

kernel_wrapper_mul_16s_5ns_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 21 ))
mul_16s_5ns_21_1_0_U58(
    .din0(r_V_3448_fu_223_p0),
    .din1(r_V_3448_fu_223_p1),
    .dout(r_V_3448_fu_223_p2)
);

kernel_wrapper_mul_16s_6s_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6s_21_1_0_U59(
    .din0(mul_ln1270_39_fu_229_p0),
    .din1(mul_ln1270_39_fu_229_p1),
    .dout(mul_ln1270_39_fu_229_p2)
);

kernel_wrapper_mul_16s_6ns_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6ns_21_1_0_U60(
    .din0(mul_ln1270_33_fu_230_p0),
    .din1(mul_ln1270_33_fu_230_p1),
    .dout(mul_ln1270_33_fu_230_p2)
);

kernel_wrapper_mul_16s_6ns_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6ns_21_1_0_U61(
    .din0(mul_ln1270_48_fu_231_p0),
    .din1(mul_ln1270_48_fu_231_p1),
    .dout(mul_ln1270_48_fu_231_p2)
);

kernel_wrapper_mul_16s_6ns_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6ns_21_1_0_U62(
    .din0(mul_ln1270_46_fu_237_p0),
    .din1(mul_ln1270_46_fu_237_p1),
    .dout(mul_ln1270_46_fu_237_p2)
);

kernel_wrapper_mul_16s_6s_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6s_21_1_0_U63(
    .din0(mul_ln1270_28_fu_241_p0),
    .din1(mul_ln1270_28_fu_241_p1),
    .dout(mul_ln1270_28_fu_241_p2)
);

kernel_wrapper_mul_16s_6ns_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6ns_21_1_0_U64(
    .din0(mul_ln1270_55_fu_243_p0),
    .din1(mul_ln1270_55_fu_243_p1),
    .dout(mul_ln1270_55_fu_243_p2)
);

kernel_wrapper_mul_16s_6s_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6s_21_1_0_U65(
    .din0(mul_ln1270_25_fu_244_p0),
    .din1(mul_ln1270_25_fu_244_p1),
    .dout(mul_ln1270_25_fu_244_p2)
);

kernel_wrapper_mul_16s_6s_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6s_21_1_0_U66(
    .din0(mul_ln1270_58_fu_248_p0),
    .din1(mul_ln1270_58_fu_248_p1),
    .dout(mul_ln1270_58_fu_248_p2)
);

kernel_wrapper_mul_16s_6s_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6s_21_1_0_U67(
    .din0(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5_int_reg),
    .din1(mul_ln1270_47_fu_255_p1),
    .dout(mul_ln1270_47_fu_255_p2)
);

kernel_wrapper_mul_16s_6ns_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6ns_21_1_0_U68(
    .din0(mul_ln1270_36_fu_256_p0),
    .din1(mul_ln1270_36_fu_256_p1),
    .dout(mul_ln1270_36_fu_256_p2)
);

kernel_wrapper_mul_16s_6ns_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6ns_21_1_0_U69(
    .din0(mul_ln1270_41_fu_259_p0),
    .din1(mul_ln1270_41_fu_259_p1),
    .dout(mul_ln1270_41_fu_259_p2)
);

kernel_wrapper_mul_16s_5s_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 21 ))
mul_16s_5s_21_1_0_U70(
    .din0(r_V_3518_fu_260_p0),
    .din1(r_V_3518_fu_260_p1),
    .dout(r_V_3518_fu_260_p2)
);

kernel_wrapper_mul_16s_6ns_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6ns_21_1_0_U71(
    .din0(mul_ln1270_17_fu_263_p0),
    .din1(mul_ln1270_17_fu_263_p1),
    .dout(mul_ln1270_17_fu_263_p2)
);

kernel_wrapper_mul_16s_6s_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6s_21_1_0_U72(
    .din0(mul_ln1270_31_fu_267_p0),
    .din1(mul_ln1270_31_fu_267_p1),
    .dout(mul_ln1270_31_fu_267_p2)
);

kernel_wrapper_mul_16s_6ns_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6ns_21_1_0_U73(
    .din0(mul_ln1270_56_fu_270_p0),
    .din1(mul_ln1270_56_fu_270_p1),
    .dout(mul_ln1270_56_fu_270_p2)
);

kernel_wrapper_mul_16s_6ns_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6ns_21_1_0_U74(
    .din0(mul_ln1270_29_fu_271_p0),
    .din1(mul_ln1270_29_fu_271_p1),
    .dout(mul_ln1270_29_fu_271_p2)
);

kernel_wrapper_mul_16s_6s_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6s_21_1_0_U75(
    .din0(mul_ln1270_53_fu_276_p0),
    .din1(mul_ln1270_53_fu_276_p1),
    .dout(mul_ln1270_53_fu_276_p2)
);

kernel_wrapper_mul_16s_6s_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6s_21_1_0_U76(
    .din0(mul_ln1270_40_fu_288_p0),
    .din1(mul_ln1270_40_fu_288_p1),
    .dout(mul_ln1270_40_fu_288_p2)
);

kernel_wrapper_mul_16s_5s_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 21 ))
mul_16s_5s_21_1_0_U77(
    .din0(r_V_3483_fu_291_p0),
    .din1(r_V_3483_fu_291_p1),
    .dout(r_V_3483_fu_291_p2)
);

kernel_wrapper_mul_16s_6ns_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6ns_21_1_0_U78(
    .din0(mul_ln1270_52_fu_293_p0),
    .din1(mul_ln1270_52_fu_293_p1),
    .dout(mul_ln1270_52_fu_293_p2)
);

kernel_wrapper_mul_16s_6s_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6s_21_1_0_U79(
    .din0(mul_ln1270_30_fu_311_p0),
    .din1(mul_ln1270_30_fu_311_p1),
    .dout(mul_ln1270_30_fu_311_p2)
);

kernel_wrapper_mul_16s_6s_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6s_21_1_0_U80(
    .din0(mul_ln1270_24_fu_315_p0),
    .din1(mul_ln1270_24_fu_315_p1),
    .dout(mul_ln1270_24_fu_315_p2)
);

kernel_wrapper_mul_16s_6s_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6s_21_1_0_U81(
    .din0(mul_ln1270_16_fu_317_p0),
    .din1(mul_ln1270_16_fu_317_p1),
    .dout(mul_ln1270_16_fu_317_p2)
);

kernel_wrapper_mul_16s_6s_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6s_21_1_0_U82(
    .din0(mul_ln1270_50_fu_321_p0),
    .din1(mul_ln1270_50_fu_321_p1),
    .dout(mul_ln1270_50_fu_321_p2)
);

kernel_wrapper_mul_16s_6s_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6s_21_1_0_U83(
    .din0(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12_int_reg),
    .din1(mul_ln1270_34_fu_324_p1),
    .dout(mul_ln1270_34_fu_324_p2)
);

kernel_wrapper_mul_16s_6ns_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6ns_21_1_0_U84(
    .din0(mul_ln1270_51_fu_331_p0),
    .din1(mul_ln1270_51_fu_331_p1),
    .dout(mul_ln1270_51_fu_331_p2)
);

kernel_wrapper_mul_16s_6s_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6s_21_1_0_U85(
    .din0(mul_ln1270_15_fu_332_p0),
    .din1(mul_ln1270_15_fu_332_p1),
    .dout(mul_ln1270_15_fu_332_p2)
);

kernel_wrapper_mul_16s_6s_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6s_21_1_0_U86(
    .din0(mul_ln1270_21_fu_338_p0),
    .din1(mul_ln1270_21_fu_338_p1),
    .dout(mul_ln1270_21_fu_338_p2)
);

kernel_wrapper_mul_16s_6s_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6s_21_1_0_U87(
    .din0(mul_ln1270_43_fu_343_p0),
    .din1(mul_ln1270_43_fu_343_p1),
    .dout(mul_ln1270_43_fu_343_p2)
);

kernel_wrapper_mul_16s_6s_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6s_21_1_0_U88(
    .din0(mul_ln1270_14_fu_353_p0),
    .din1(mul_ln1270_14_fu_353_p1),
    .dout(mul_ln1270_14_fu_353_p2)
);

kernel_wrapper_mul_16s_6ns_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6ns_21_1_0_U89(
    .din0(mul_ln1270_49_fu_361_p0),
    .din1(mul_ln1270_49_fu_361_p1),
    .dout(mul_ln1270_49_fu_361_p2)
);

kernel_wrapper_mul_16s_6s_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6s_21_1_0_U90(
    .din0(mul_ln1270_fu_365_p0),
    .din1(mul_ln1270_fu_365_p1),
    .dout(mul_ln1270_fu_365_p2)
);

kernel_wrapper_mul_16s_6ns_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6ns_21_1_0_U91(
    .din0(mul_ln1270_37_fu_370_p0),
    .din1(mul_ln1270_37_fu_370_p1),
    .dout(mul_ln1270_37_fu_370_p2)
);

kernel_wrapper_mul_16s_6ns_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6ns_21_1_0_U92(
    .din0(mul_ln1270_35_fu_373_p0),
    .din1(mul_ln1270_35_fu_373_p1),
    .dout(mul_ln1270_35_fu_373_p2)
);

kernel_wrapper_mul_16s_6s_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6s_21_1_0_U93(
    .din0(mul_ln1270_42_fu_374_p0),
    .din1(mul_ln1270_42_fu_374_p1),
    .dout(mul_ln1270_42_fu_374_p2)
);

kernel_wrapper_mul_16s_6ns_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6ns_21_1_0_U94(
    .din0(mul_ln1270_26_fu_376_p0),
    .din1(mul_ln1270_26_fu_376_p1),
    .dout(mul_ln1270_26_fu_376_p2)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        a_V_246_reg_49834 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8_int_reg;
        a_V_247_reg_49860 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7_int_reg;
        a_V_249_reg_49897 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5_int_reg;
        a_V_251_reg_49960 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3_int_reg;
        a_V_254_reg_50029 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_int_reg;
        a_V_266_reg_49712 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5_int_reg;
        a_V_267_reg_49736 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4_int_reg;
        a_V_270_reg_49762 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1_int_reg;
        a_V_271_reg_49786 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_int_reg;
        a_V_reg_49811 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9_int_reg;
        add_ln813_5022_reg_50323 <= add_ln813_5022_fu_48159_p2;
        add_ln813_5043_reg_50328 <= add_ln813_5043_fu_48165_p2;
        add_ln813_5050_reg_50334 <= add_ln813_5050_fu_48195_p2;
        add_ln813_5060_reg_50339 <= add_ln813_5060_fu_48201_p2;
        add_ln813_5067_reg_50344 <= add_ln813_5067_fu_48213_p2;
        add_ln813_5074_reg_50349 <= add_ln813_5074_fu_48248_p2;
        add_ln813_5082_reg_50354 <= add_ln813_5082_fu_48272_p2;
        add_ln813_5084_reg_50359 <= add_ln813_5084_fu_48278_p2;
        add_ln813_5091_reg_50364 <= add_ln813_5091_fu_48301_p2;
        add_ln813_5103_reg_50369 <= add_ln813_5103_fu_48330_p2;
        add_ln813_5116_reg_50374 <= add_ln813_5116_fu_48366_p2;
        add_ln813_5126_reg_50379 <= add_ln813_5126_fu_48372_p2;
        add_ln813_5130_reg_50384 <= add_ln813_5130_fu_48390_p2;
        add_ln813_5136_reg_50389 <= add_ln813_5136_fu_48402_p2;
        add_ln813_5142_reg_50394 <= add_ln813_5142_fu_48419_p2;
        add_ln813_5146_reg_50399 <= add_ln813_5146_fu_48425_p2;
        add_ln813_5153_reg_50404 <= add_ln813_5153_fu_48431_p2;
        add_ln813_5158_reg_50409 <= add_ln813_5158_fu_48454_p2;
        add_ln813_5174_reg_50414 <= add_ln813_5174_fu_48478_p2;
        add_ln813_5184_reg_50419 <= add_ln813_5184_fu_48484_p2;
        add_ln813_5187_reg_50424 <= add_ln813_5187_fu_48490_p2;
        add_ln813_5204_reg_50429 <= add_ln813_5204_fu_48530_p2;
        add_ln813_5233_reg_50434 <= add_ln813_5233_fu_48560_p2;
        mult_V_2547_reg_49818 <= {{mul_ln1270_fu_365_p2[20:5]}};
        mult_V_2548_reg_49824 <= {{mul_ln1270_13_fu_182_p2[20:5]}};
        mult_V_2550_reg_49829 <= {{mul_ln1270_14_fu_353_p2[20:5]}};
        mult_V_2552_reg_49840 <= {{mul_ln1270_15_fu_332_p2[20:5]}};
        mult_V_2553_reg_49845 <= {{mul_ln1270_16_fu_317_p2[20:5]}};
        mult_V_2554_reg_49850 <= {{mul_ln1270_17_fu_263_p2[20:5]}};
        mult_V_2556_reg_49855 <= {{mul_ln1270_18_fu_216_p2[20:5]}};
        mult_V_2560_reg_49871 <= {{mul_ln1270_19_fu_162_p2[20:5]}};
        mult_V_2563_reg_49876 <= {{r_V_3444_fu_202_p2[20:5]}};
        mult_V_2564_reg_49881 <= {{mul_ln1270_20_fu_175_p2[20:5]}};
        mult_V_2565_reg_49886 <= {{r_V_3445_fu_45541_p2[20:5]}};
        mult_V_2566_reg_49892 <= {{r_V_3446_fu_45575_p2[20:5]}};
        mult_V_2567_reg_49902 <= {{r_V_3447_fu_45610_p2[20:5]}};
        mult_V_2568_reg_49907 <= {{mul_ln1270_21_fu_338_p2[20:5]}};
        mult_V_2569_reg_49912 <= {{mul_ln1270_22_fu_187_p2[20:5]}};
        mult_V_2570_reg_49917 <= {{r_V_3448_fu_223_p2[20:5]}};
        mult_V_2572_reg_49922 <= {{r_V_3450_fu_45656_p2[20:5]}};
        mult_V_2573_reg_49928 <= {{mul_ln1270_23_fu_168_p2[20:5]}};
        mult_V_2574_reg_49933 <= {{r_V_3451_fu_45700_p2[20:5]}};
        mult_V_2575_reg_49938 <= {{r_V_3452_fu_45716_p2[20:5]}};
        mult_V_2577_reg_49944 <= {{r_V_3453_fu_45758_p2[20:5]}};
        mult_V_2578_reg_49949 <= {{r_V_3454_fu_45798_p2[20:5]}};
        mult_V_2579_reg_49955 <= {{mul_ln1270_24_fu_315_p2[20:5]}};
        mult_V_2580_reg_49966 <= {{r_V_3455_fu_45841_p2[20:5]}};
        mult_V_2582_reg_49972 <= {{mul_ln1270_25_fu_244_p2[20:5]}};
        mult_V_2583_reg_49977 <= {{r_V_3457_fu_45867_p2[20:5]}};
        mult_V_2584_reg_49982 <= {{r_V_3458_fu_45883_p2[20:5]}};
        mult_V_2585_reg_49988 <= {{r_V_3459_fu_45911_p2[20:5]}};
        mult_V_2586_reg_49993 <= {{r_V_3460_fu_45944_p2[20:5]}};
        mult_V_2589_reg_49999 <= {{mul_ln1270_26_fu_376_p2[20:5]}};
        mult_V_2590_reg_50004 <= {{r_V_3463_fu_46026_p2[20:5]}};
        mult_V_2591_reg_50009 <= {{r_V_3464_fu_46071_p2[20:5]}};
        mult_V_2592_reg_50014 <= {{mul_ln1270_27_fu_209_p2[20:5]}};
        mult_V_2595_reg_50019 <= {{r_V_3467_fu_46171_p2[20:5]}};
        mult_V_2597_reg_50024 <= {{r_V_3469_fu_46203_p2[20:5]}};
        mult_V_2599_reg_50035 <= {{r_V_3471_fu_46268_p2[20:5]}};
        mult_V_2602_reg_50040 <= {{mul_ln1270_28_fu_241_p2[20:5]}};
        mult_V_2603_reg_50045 <= {{r_V_3474_fu_46311_p2[20:5]}};
        mult_V_2604_reg_50050 <= {{r_V_3475_fu_46327_p2[20:5]}};
        mult_V_2606_reg_50056 <= {{mul_ln1270_29_fu_271_p2[20:5]}};
        mult_V_2607_reg_50061 <= {{r_V_3477_fu_46393_p2[20:5]}};
        mult_V_2609_reg_50066 <= {{mul_ln1270_30_fu_311_p2[20:5]}};
        mult_V_2610_reg_50071 <= {{mul_ln1270_31_fu_267_p2[20:5]}};
        mult_V_2611_reg_50076 <= {{mul_ln1270_32_fu_180_p2[20:5]}};
        mult_V_2612_reg_50081 <= {{r_V_3479_fu_46475_p2[20:5]}};
        mult_V_2613_reg_50088 <= {{mul_ln1270_33_fu_230_p2[20:5]}};
        mult_V_2614_reg_50093 <= {{r_V_3480_fu_46513_p2[20:5]}};
        mult_V_2615_reg_50098 <= {{r_V_3482_fu_46545_p2[20:5]}};
        mult_V_2616_reg_50104 <= {{r_V_3483_fu_291_p2[20:5]}};
        mult_V_2617_reg_50109 <= {{r_V_3484_fu_46588_p2[20:5]}};
        mult_V_2618_reg_50117 <= {{r_V_3485_fu_46633_p2[20:5]}};
        mult_V_2619_reg_50122 <= {{r_V_3486_fu_46649_p2[20:5]}};
        mult_V_2620_reg_50129 <= {{mul_ln1270_34_fu_324_p2[20:5]}};
        mult_V_2621_reg_50134 <= {{r_V_3487_fu_46694_p2[20:5]}};
        mult_V_2622_reg_50141 <= {{r_V_3488_fu_46722_p2[20:5]}};
        mult_V_2623_reg_50146 <= {{r_V_3489_fu_46762_p2[20:5]}};
        mult_V_2624_reg_50151 <= {{mul_ln1270_35_fu_373_p2[20:5]}};
        mult_V_2625_reg_50156 <= {{mul_ln1270_36_fu_256_p2[20:5]}};
        mult_V_2627_reg_50161 <= {{mul_ln1270_37_fu_370_p2[20:5]}};
        mult_V_2630_reg_50167 <= {{mul_ln1270_38_fu_222_p2[20:5]}};
        mult_V_2632_reg_50172 <= {{mul_ln1270_39_fu_229_p2[20:5]}};
        mult_V_2633_reg_50177 <= {{r_V_3493_fu_46951_p2[20:5]}};
        mult_V_2634_reg_50184 <= {{r_V_3494_fu_46967_p2[20:5]}};
        mult_V_2635_reg_50189 <= {{mul_ln1270_40_fu_288_p2[20:5]}};
        mult_V_2637_reg_50194 <= {{mul_ln1270_41_fu_259_p2[20:5]}};
        mult_V_2638_reg_50199 <= {{r_V_3496_fu_47039_p2[20:5]}};
        mult_V_2639_reg_50206 <= {{mul_ln1270_42_fu_374_p2[20:5]}};
        mult_V_2640_reg_50211 <= {{mul_ln1270_43_fu_343_p2[20:5]}};
        mult_V_2642_reg_50216 <= {{mul_ln1270_44_fu_203_p2[20:5]}};
        mult_V_2643_reg_50221 <= {{r_V_3498_fu_47129_p2[20:5]}};
        mult_V_2644_reg_50228 <= {{r_V_3499_fu_47145_p2[20:5]}};
        mult_V_2647_reg_50235 <= {{r_V_3502_fu_47250_p2[20:5]}};
        mult_V_2648_reg_50240 <= {{mul_ln1270_45_fu_171_p2[20:5]}};
        mult_V_2649_reg_50245 <= {{r_V_3503_fu_47284_p2[20:5]}};
        mult_V_2650_reg_50250 <= {{r_V_3504_fu_47300_p2[20:5]}};
        mult_V_2652_reg_50256 <= {{r_V_3506_fu_47361_p2[20:5]}};
        mult_V_2655_reg_50263 <= {{mul_ln1270_46_fu_237_p2[20:5]}};
        mult_V_2658_reg_50268 <= {{r_V_3511_fu_47494_p2[20:5]}};
        mult_V_2660_reg_50273 <= {{r_V_3513_fu_47536_p2[20:5]}};
        mult_V_2661_reg_49731 <= {{mul_ln1270_47_fu_255_p2[20:5]}};
        mult_V_2662_reg_50278 <= {{mul_ln1270_48_fu_231_p2[20:5]}};
        mult_V_2664_reg_49747 <= {{mul_ln1270_49_fu_361_p2[20:5]}};
        mult_V_2666_reg_50283 <= {{r_V_3516_fu_47609_p2[20:5]}};
        mult_V_2668_reg_49752 <= {{mul_ln1270_50_fu_321_p2[20:5]}};
        mult_V_2669_reg_49757 <= {{r_V_3518_fu_260_p2[20:5]}};
        mult_V_2674_reg_50288 <= {{mul_ln1270_51_fu_331_p2[20:5]}};
        mult_V_2675_reg_50293 <= {{mul_ln1270_52_fu_293_p2[20:5]}};
        mult_V_2678_reg_50298 <= {{mul_ln1270_53_fu_276_p2[20:5]}};
        mult_V_2680_reg_50303 <= {{mul_ln1270_54_fu_208_p2[20:5]}};
        mult_V_2682_reg_50308 <= {{mul_ln1270_55_fu_243_p2[20:5]}};
        mult_V_2686_reg_49776 <= {{mult_V_2686_fu_45341_p1[15:1]}};
        mult_V_2688_reg_50313 <= {{mul_ln1270_56_fu_270_p2[20:5]}};
        mult_V_2689_reg_49781 <= {{mul_ln1270_57_fu_167_p2[20:5]}};
        mult_V_2691_reg_49801 <= {{mul_ln1270_58_fu_248_p2[20:5]}};
        mult_V_2694_reg_49806 <= {{mul_ln1270_59_fu_198_p2[20:5]}};
        mult_V_2697_reg_50318 <= {{mul_ln1270_60_fu_199_p2[20:5]}};
        sext_ln1270_reg_49866 <= sext_ln1270_fu_45488_p1;
        sext_ln1273_1374_reg_49718 <= sext_ln1273_1374_fu_45258_p1;
        sext_ln1273_1377_reg_49742 <= sext_ln1273_1377_fu_45295_p1;
        sext_ln1273_1386_reg_49769 <= sext_ln1273_1386_fu_45336_p1;
        sext_ln1273_1389_reg_49794 <= sext_ln1273_1389_fu_45365_p1;
        sub_ln1273_1939_reg_49725[20 : 4] <= sub_ln1273_1939_fu_45275_p2[20 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_0_int_reg <= add_ln813_5093_fu_49119_p2;
        ap_return_10_int_reg <= add_ln813_5205_fu_49484_p2;
        ap_return_11_int_reg <= add_ln813_5216_fu_49539_p2;
        ap_return_12_int_reg <= add_ln813_5040_fu_48974_p2;
        ap_return_13_int_reg <= add_ln813_5063_fu_49055_p2;
        ap_return_14_int_reg <= add_ln813_5075_fu_49075_p2;
        ap_return_15_int_reg <= add_ln813_5235_fu_49610_p2;
        ap_return_1_int_reg <= add_ln813_5104_fu_49150_p2;
        ap_return_2_int_reg <= add_ln813_5051_fu_49000_p2;
        ap_return_3_int_reg <= add_ln813_5031_fu_48928_p2;
        ap_return_4_int_reg <= add_ln813_5117_fu_49185_p2;
        ap_return_5_int_reg <= add_ln813_5132_fu_49238_p2;
        ap_return_6_int_reg <= add_ln813_5144_fu_49273_p2;
        ap_return_7_int_reg <= add_ln813_5160_fu_49322_p2;
        ap_return_8_int_reg <= add_ln813_5176_fu_49382_p2;
        ap_return_9_int_reg <= add_ln813_5190_fu_49442_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10_int_reg <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11_int_reg <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12_int_reg <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13_int_reg <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14_int_reg <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15_int_reg <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16_int_reg <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1_int_reg <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2_int_reg <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3_int_reg <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4_int_reg <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5_int_reg <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6_int_reg <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7_int_reg <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8_int_reg <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9_int_reg <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9;
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_int_reg <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1_int_reg <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2_int_reg <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3_int_reg <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4_int_reg <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5_int_reg <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6_int_reg <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7_int_reg <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8_int_reg <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9_int_reg <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_int_reg <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_0 = ap_return_0_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_0 = add_ln813_5093_fu_49119_p2;
    end else begin
        ap_return_0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_1 = ap_return_1_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_1 = add_ln813_5104_fu_49150_p2;
    end else begin
        ap_return_1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_10 = ap_return_10_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_10 = add_ln813_5205_fu_49484_p2;
    end else begin
        ap_return_10 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_11 = ap_return_11_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_11 = add_ln813_5216_fu_49539_p2;
    end else begin
        ap_return_11 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_12 = ap_return_12_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_12 = add_ln813_5040_fu_48974_p2;
    end else begin
        ap_return_12 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_13 = ap_return_13_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_13 = add_ln813_5063_fu_49055_p2;
    end else begin
        ap_return_13 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_14 = ap_return_14_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_14 = add_ln813_5075_fu_49075_p2;
    end else begin
        ap_return_14 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_15 = ap_return_15_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_15 = add_ln813_5235_fu_49610_p2;
    end else begin
        ap_return_15 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_2 = ap_return_2_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_2 = add_ln813_5051_fu_49000_p2;
    end else begin
        ap_return_2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_3 = ap_return_3_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_3 = add_ln813_5031_fu_48928_p2;
    end else begin
        ap_return_3 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_4 = ap_return_4_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_4 = add_ln813_5117_fu_49185_p2;
    end else begin
        ap_return_4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_5 = ap_return_5_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_5 = add_ln813_5132_fu_49238_p2;
    end else begin
        ap_return_5 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_6 = ap_return_6_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_6 = add_ln813_5144_fu_49273_p2;
    end else begin
        ap_return_6 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_7 = ap_return_7_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_7 = add_ln813_5160_fu_49322_p2;
    end else begin
        ap_return_7 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_8 = ap_return_8_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_8 = add_ln813_5176_fu_49382_p2;
    end else begin
        ap_return_8 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_9 = ap_return_9_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_9 = add_ln813_5190_fu_49442_p2;
    end else begin
        ap_return_9 = 'bx;
    end
end

assign add_ln813_5022_fu_48159_p2 = (add_ln813_fu_48153_p2 + mult_V_2567_fu_45616_p4);

assign add_ln813_5023_fu_48889_p2 = (mult_V_2617_reg_50109 + mult_V_2618_reg_50117);

assign add_ln813_5024_fu_48893_p2 = (add_ln813_5023_fu_48889_p2 + mult_V_2610_reg_50071);

assign add_ln813_5025_fu_48898_p2 = (add_ln813_5024_fu_48893_p2 + add_ln813_5022_reg_50323);

assign add_ln813_5026_fu_48903_p2 = (mult_V_2637_reg_50194 + mult_V_2643_reg_50221);

assign add_ln813_5027_fu_48907_p2 = (add_ln813_5026_fu_48903_p2 + mult_V_2622_reg_50141);

assign add_ln813_5028_fu_48912_p2 = (mult_V_2678_reg_50298 + 16'd992);

assign add_ln813_5029_fu_48917_p2 = (add_ln813_5028_fu_48912_p2 + mult_V_2652_reg_50256);

assign add_ln813_5030_fu_48922_p2 = (add_ln813_5029_fu_48917_p2 + add_ln813_5027_fu_48907_p2);

assign add_ln813_5031_fu_48928_p2 = (add_ln813_5030_fu_48922_p2 + add_ln813_5025_fu_48898_p2);

assign add_ln813_5032_fu_48934_p2 = (mult_V_2550_reg_49829 + mult_V_2571_fu_48791_p4);

assign add_ln813_5033_fu_48939_p2 = (mult_V_2584_reg_49982 + mult_V_2627_reg_50161);

assign add_ln813_5034_fu_48943_p2 = (add_ln813_5033_fu_48939_p2 + mult_V_2579_reg_49955);

assign add_ln813_5035_fu_48948_p2 = (add_ln813_5034_fu_48943_p2 + add_ln813_5032_fu_48934_p2);

assign add_ln813_5036_fu_48954_p2 = (mult_V_2647_reg_50235 + mult_V_2660_reg_50273);

assign add_ln813_5037_fu_48958_p2 = (mult_V_2682_reg_50308 + 16'd288);

assign add_ln813_5038_fu_48963_p2 = (add_ln813_5037_fu_48958_p2 + mult_V_2674_reg_50288);

assign add_ln813_5039_fu_48968_p2 = (add_ln813_5038_fu_48963_p2 + add_ln813_5036_fu_48954_p2);

assign add_ln813_5040_fu_48974_p2 = (add_ln813_5039_fu_48968_p2 + add_ln813_5035_fu_48948_p2);

assign add_ln813_5041_fu_48980_p2 = (mult_V_2582_reg_49972 + mult_V_2591_reg_50009);

assign add_ln813_5042_fu_48984_p2 = (add_ln813_5041_fu_48980_p2 + mult_V_2558_fu_48717_p4);

assign add_ln813_5043_fu_48165_p2 = (mult_V_2615_fu_46551_p4 + mult_V_2617_fu_46594_p4);

assign add_ln813_5044_fu_48990_p2 = (add_ln813_5043_reg_50328 + mult_V_2609_reg_50066);

assign add_ln813_5045_fu_48994_p2 = (add_ln813_5044_fu_48990_p2 + add_ln813_5042_fu_48984_p2);

assign add_ln813_5046_fu_48171_p2 = (mult_V_2653_fu_47383_p4 + mult_V_2665_fu_47599_p4);

assign add_ln813_5047_fu_48177_p2 = (add_ln813_5046_fu_48171_p2 + mult_V_2644_fu_47151_p4);

assign add_ln813_5048_fu_48183_p2 = (mult_V_2685_fu_47987_p4 + 16'd128);

assign add_ln813_5049_fu_48189_p2 = (add_ln813_5048_fu_48183_p2 + mult_V_2677_fu_47831_p4);

assign add_ln813_5050_fu_48195_p2 = (add_ln813_5049_fu_48189_p2 + add_ln813_5047_fu_48177_p2);

assign add_ln813_5051_fu_49000_p2 = (add_ln813_5050_reg_50334 + add_ln813_5045_fu_48994_p2);

assign add_ln813_5052_fu_49005_p2 = (mult_V_2572_reg_49922 + mult_V_2578_reg_49949);

assign add_ln813_5053_fu_49009_p2 = (add_ln813_5052_fu_49005_p2 + mult_V_2551_fu_48633_p4);

assign add_ln813_5054_fu_49015_p2 = (mult_V_2601_fu_48879_p4 + mult_V_2617_reg_50109);

assign add_ln813_5055_fu_49020_p2 = (add_ln813_5054_fu_49015_p2 + mult_V_2589_reg_49999);

assign add_ln813_5056_fu_49025_p2 = (add_ln813_5055_fu_49020_p2 + add_ln813_5053_fu_49009_p2);

assign add_ln813_5057_fu_49031_p2 = (mult_V_2627_reg_50161 + mult_V_2635_reg_50189);

assign add_ln813_5058_fu_49035_p2 = (add_ln813_5057_fu_49031_p2 + mult_V_2619_reg_50122);

assign add_ln813_5059_fu_49040_p2 = (mult_V_2650_reg_50250 + mult_V_2675_reg_50293);

assign add_ln813_5060_fu_48201_p2 = ($signed(mult_V_2685_fu_47987_p4) + $signed(16'd65120));

assign add_ln813_5061_fu_49044_p2 = (add_ln813_5060_reg_50339 + add_ln813_5059_fu_49040_p2);

assign add_ln813_5062_fu_49049_p2 = (add_ln813_5061_fu_49044_p2 + add_ln813_5058_fu_49035_p2);

assign add_ln813_5063_fu_49055_p2 = (add_ln813_5062_fu_49049_p2 + add_ln813_5056_fu_49025_p2);

assign add_ln813_5064_fu_49061_p2 = (mult_V_2566_reg_49892 + mult_V_2590_reg_50004);

assign add_ln813_5065_fu_49065_p2 = (add_ln813_5064_fu_49061_p2 + mult_V_2547_reg_49818);

assign add_ln813_5066_fu_48207_p2 = (mult_V_2628_fu_46846_p4 + mult_V_2641_fu_47093_p4);

assign add_ln813_5067_fu_48213_p2 = (add_ln813_5066_fu_48207_p2 + mult_V_2596_fu_46193_p4);

assign add_ln813_5068_fu_49070_p2 = (add_ln813_5067_reg_50344 + add_ln813_5065_fu_49065_p2);

assign add_ln813_5069_fu_48219_p2 = (mult_V_2651_fu_47334_p4 + mult_V_2657_fu_47477_p4);

assign add_ln813_5070_fu_48225_p2 = (add_ln813_5069_fu_48219_p2 + mult_V_2646_fu_47207_p4);

assign add_ln813_5071_fu_48231_p2 = (mult_V_2663_fu_47565_p4 + mult_V_2677_fu_47831_p4);

assign add_ln813_5072_fu_48237_p2 = (mult_V_2689_reg_49781 + 16'd992);

assign add_ln813_5073_fu_48242_p2 = (add_ln813_5072_fu_48237_p2 + add_ln813_5071_fu_48231_p2);

assign add_ln813_5074_fu_48248_p2 = (add_ln813_5073_fu_48242_p2 + add_ln813_5070_fu_48225_p2);

assign add_ln813_5075_fu_49075_p2 = (add_ln813_5074_reg_50349 + add_ln813_5068_fu_49070_p2);

assign add_ln813_5076_fu_49080_p2 = (mult_V_fu_48579_p4 + mult_V_2552_reg_49840);

assign add_ln813_5077_fu_49085_p2 = (mult_V_2573_reg_49928 + mult_V_2580_reg_49966);

assign add_ln813_5078_fu_49089_p2 = (add_ln813_5077_fu_49085_p2 + add_ln813_5076_fu_49080_p2);

assign add_ln813_5079_fu_48254_p2 = (mult_V_2586_fu_45950_p4 + mult_V_2598_fu_46246_p4);

assign add_ln813_5080_fu_48260_p2 = (mult_V_2608_fu_46435_p4 + mult_V_2621_fu_46700_p4);

assign add_ln813_5081_fu_48266_p2 = (add_ln813_5080_fu_48260_p2 + mult_V_2603_fu_46317_p4);

assign add_ln813_5082_fu_48272_p2 = (add_ln813_5081_fu_48266_p2 + add_ln813_5079_fu_48254_p2);

assign add_ln813_5083_fu_49095_p2 = (add_ln813_5082_reg_50354 + add_ln813_5078_fu_49089_p2);

assign add_ln813_5084_fu_48278_p2 = (mult_V_2629_fu_46893_p4 + mult_V_2636_fu_47019_p4);

assign add_ln813_5085_fu_49100_p2 = (mult_V_2652_reg_50256 + mult_V_2658_reg_50268);

assign add_ln813_5086_fu_49104_p2 = (add_ln813_5085_fu_49100_p2 + mult_V_2643_reg_50221);

assign add_ln813_5087_fu_49109_p2 = (add_ln813_5086_fu_49104_p2 + add_ln813_5084_reg_50359);

assign add_ln813_5088_fu_48284_p2 = (mult_V_2664_reg_49747 + mult_V_2670_fu_47664_p4);

assign add_ln813_5089_fu_48289_p2 = ($signed(mult_V_2690_fu_48049_p4) + $signed(16'd65472));

assign add_ln813_5090_fu_48295_p2 = (add_ln813_5089_fu_48289_p2 + mult_V_2683_fu_47927_p4);

assign add_ln813_5091_fu_48301_p2 = (add_ln813_5090_fu_48295_p2 + add_ln813_5088_fu_48284_p2);

assign add_ln813_5092_fu_49114_p2 = (add_ln813_5091_reg_50364 + add_ln813_5087_fu_49109_p2);

assign add_ln813_5093_fu_49119_p2 = (add_ln813_5092_fu_49114_p2 + add_ln813_5083_fu_49095_p2);

assign add_ln813_5094_fu_49125_p2 = (mult_V_2563_reg_49876 + mult_V_2581_fu_48829_p4);

assign add_ln813_5095_fu_49130_p2 = (add_ln813_5094_fu_49125_p2 + mult_V_2553_reg_49845);

assign add_ln813_5096_fu_49135_p2 = (mult_V_2616_reg_50104 + mult_V_2630_reg_50167);

assign add_ln813_5097_fu_49139_p2 = (add_ln813_5096_fu_49135_p2 + mult_V_2599_reg_50035);

assign add_ln813_5098_fu_49144_p2 = (add_ln813_5097_fu_49139_p2 + add_ln813_5095_fu_49130_p2);

assign add_ln813_5099_fu_48307_p2 = (mult_V_2671_fu_47704_p4 + mult_V_2676_fu_47807_p4);

assign add_ln813_5100_fu_48313_p2 = (add_ln813_5099_fu_48307_p2 + mult_V_2647_fu_47256_p4);

assign add_ln813_5101_fu_48319_p2 = (mult_V_2691_reg_49801 + 16'd992);

assign add_ln813_5102_fu_48324_p2 = (add_ln813_5101_fu_48319_p2 + mult_V_2684_fu_47971_p4);

assign add_ln813_5103_fu_48330_p2 = (add_ln813_5102_fu_48324_p2 + add_ln813_5100_fu_48313_p2);

assign add_ln813_5104_fu_49150_p2 = (add_ln813_5103_reg_50369 + add_ln813_5098_fu_49144_p2);

assign add_ln813_5105_fu_49155_p2 = (mult_V_2568_reg_49907 + mult_V_2575_reg_49938);

assign add_ln813_5106_fu_49159_p2 = (add_ln813_5105_fu_49155_p2 + mult_V_2547_reg_49818);

assign add_ln813_5107_fu_49164_p2 = (mult_V_2600_fu_48863_p4 + mult_V_2604_reg_50050);

assign add_ln813_5108_fu_49169_p2 = (mult_V_2611_reg_50076 + mult_V_2623_reg_50146);

assign add_ln813_5109_fu_49173_p2 = (add_ln813_5108_fu_49169_p2 + add_ln813_5107_fu_49164_p2);

assign add_ln813_5110_fu_49179_p2 = (add_ln813_5109_fu_49173_p2 + add_ln813_5106_fu_49159_p2);

assign add_ln813_5111_fu_48336_p2 = (mult_V_2643_fu_47135_p4 + mult_V_2654_fu_47411_p4);

assign add_ln813_5112_fu_48342_p2 = (add_ln813_5111_fu_48336_p2 + mult_V_2631_fu_46931_p4);

assign add_ln813_5113_fu_48348_p2 = (mult_V_2666_fu_47614_p4 + mult_V_2692_fu_48065_p4);

assign add_ln813_5114_fu_48354_p2 = ($signed(sext_ln818_722_fu_47997_p1) + $signed(16'd65280));

assign add_ln813_5115_fu_48360_p2 = (add_ln813_5114_fu_48354_p2 + add_ln813_5113_fu_48348_p2);

assign add_ln813_5116_fu_48366_p2 = (add_ln813_5115_fu_48360_p2 + add_ln813_5112_fu_48342_p2);

assign add_ln813_5117_fu_49185_p2 = (add_ln813_5116_reg_50374 + add_ln813_5110_fu_49179_p2);

assign add_ln813_5118_fu_49190_p2 = (mult_V_2554_reg_49850 + mult_V_2564_reg_49881);

assign add_ln813_5119_fu_49194_p2 = (mult_V_2586_reg_49993 + mult_V_2592_reg_50014);

assign add_ln813_5120_fu_49198_p2 = (add_ln813_5119_fu_49194_p2 + add_ln813_5118_fu_49190_p2);

assign add_ln813_5121_fu_49204_p2 = (mult_V_2612_reg_50081 + mult_V_2615_reg_50098);

assign add_ln813_5122_fu_49208_p2 = (mult_V_2624_reg_50151 + mult_V_2632_reg_50172);

assign add_ln813_5123_fu_49212_p2 = (add_ln813_5122_fu_49208_p2 + add_ln813_5121_fu_49204_p2);

assign add_ln813_5124_fu_49218_p2 = (add_ln813_5123_fu_49212_p2 + add_ln813_5120_fu_49198_p2);

assign add_ln813_5125_fu_49224_p2 = (mult_V_2638_reg_50199 + mult_V_2644_reg_50228);

assign add_ln813_5126_fu_48372_p2 = (mult_V_2667_fu_47630_p4 + mult_V_2672_fu_47720_p4);

assign add_ln813_5127_fu_49228_p2 = (add_ln813_5126_reg_50379 + add_ln813_5125_fu_49224_p2);

assign add_ln813_5128_fu_48378_p2 = (mult_V_2677_fu_47831_p4 + mult_V_2685_fu_47987_p4);

assign add_ln813_5129_fu_48384_p2 = (mult_V_2693_fu_48091_p4 + 16'd192);

assign add_ln813_5130_fu_48390_p2 = (add_ln813_5129_fu_48384_p2 + add_ln813_5128_fu_48378_p2);

assign add_ln813_5131_fu_49233_p2 = (add_ln813_5130_reg_50384 + add_ln813_5127_fu_49228_p2);

assign add_ln813_5132_fu_49238_p2 = (add_ln813_5131_fu_49233_p2 + add_ln813_5124_fu_49218_p2);

assign add_ln813_5133_fu_49244_p2 = (mult_V_2559_fu_48732_p4 + mult_V_2583_reg_49977);

assign add_ln813_5134_fu_49249_p2 = (add_ln813_5133_fu_49244_p2 + mult_V_2548_reg_49824);

assign add_ln813_5135_fu_48396_p2 = (mult_V_2593_fu_46103_p4 + mult_V_2605_fu_46373_p4);

assign add_ln813_5136_fu_48402_p2 = (add_ln813_5135_fu_48396_p2 + mult_V_2588_fu_46006_p4);

assign add_ln813_5137_fu_49254_p2 = (add_ln813_5136_reg_50389 + add_ln813_5134_fu_49249_p2);

assign add_ln813_5138_fu_49259_p2 = (mult_V_2638_reg_50199 + mult_V_2655_reg_50263);

assign add_ln813_5139_fu_49263_p2 = (add_ln813_5138_fu_49259_p2 + mult_V_2613_reg_50088);

assign add_ln813_5140_fu_48408_p2 = (mult_V_2679_fu_47869_p4 + mult_V_2685_fu_47987_p4);

assign add_ln813_5141_fu_48414_p2 = ($signed(mult_V_2694_reg_49806) + $signed(16'd65408));

assign add_ln813_5142_fu_48419_p2 = (add_ln813_5141_fu_48414_p2 + add_ln813_5140_fu_48408_p2);

assign add_ln813_5143_fu_49268_p2 = (add_ln813_5142_reg_50394 + add_ln813_5139_fu_49263_p2);

assign add_ln813_5144_fu_49273_p2 = (add_ln813_5143_fu_49268_p2 + add_ln813_5137_fu_49254_p2);

assign add_ln813_5145_fu_49279_p2 = (mult_V_2565_reg_49886 + mult_V_2569_reg_49912);

assign add_ln813_5146_fu_48425_p2 = (mult_V_2584_fu_45889_p4 + mult_V_2594_fu_46131_p4);

assign add_ln813_5147_fu_49283_p2 = (add_ln813_5146_reg_50399 + add_ln813_5145_fu_49279_p2);

assign add_ln813_5148_fu_49288_p2 = (mult_V_2606_reg_50056 + mult_V_2619_reg_50122);

assign add_ln813_5149_fu_49292_p2 = (mult_V_2621_reg_50134 + mult_V_2633_reg_50177);

assign add_ln813_5150_fu_49296_p2 = (add_ln813_5149_fu_49292_p2 + add_ln813_5148_fu_49288_p2);

assign add_ln813_5151_fu_49302_p2 = (add_ln813_5150_fu_49296_p2 + add_ln813_5147_fu_49283_p2);

assign add_ln813_5152_fu_49308_p2 = (mult_V_2644_reg_50228 + mult_V_2648_reg_50240);

assign add_ln813_5153_fu_48431_p2 = (mult_V_2656_fu_47449_p4 + mult_V_2659_fu_47526_p4);

assign add_ln813_5154_fu_49312_p2 = (add_ln813_5153_reg_50404 + add_ln813_5152_fu_49308_p2);

assign add_ln813_5155_fu_48437_p2 = (mult_V_2668_reg_49752 + mult_V_2683_fu_47927_p4);

assign add_ln813_5156_fu_48442_p2 = ($signed(sext_ln818_fu_45742_p1) + $signed(16'd192));

assign add_ln813_5157_fu_48448_p2 = (add_ln813_5156_fu_48442_p2 + mult_V_2695_fu_48106_p4);

assign add_ln813_5158_fu_48454_p2 = (add_ln813_5157_fu_48448_p2 + add_ln813_5155_fu_48437_p2);

assign add_ln813_5159_fu_49317_p2 = (add_ln813_5158_reg_50409 + add_ln813_5154_fu_49312_p2);

assign add_ln813_5160_fu_49322_p2 = (add_ln813_5159_fu_49317_p2 + add_ln813_5151_fu_49302_p2);

assign add_ln813_5161_fu_49328_p2 = (mult_V_fu_48579_p4 + mult_V_2560_reg_49871);

assign add_ln813_5162_fu_49333_p2 = (mult_V_2565_reg_49886 + mult_V_2577_reg_49944);

assign add_ln813_5163_fu_49337_p2 = (add_ln813_5162_fu_49333_p2 + add_ln813_5161_fu_49328_p2);

assign add_ln813_5164_fu_49343_p2 = (mult_V_2604_reg_50050 + mult_V_2612_reg_50081);

assign add_ln813_5165_fu_49347_p2 = (mult_V_2615_reg_50098 + mult_V_2625_reg_50156);

assign add_ln813_5166_fu_49351_p2 = (add_ln813_5165_fu_49347_p2 + add_ln813_5164_fu_49343_p2);

assign add_ln813_5167_fu_49357_p2 = (add_ln813_5166_fu_49351_p2 + add_ln813_5163_fu_49337_p2);

assign add_ln813_5168_fu_49363_p2 = (mult_V_2633_reg_50177 + mult_V_2639_reg_50206);

assign add_ln813_5169_fu_49367_p2 = (mult_V_2644_reg_50228 + mult_V_2649_reg_50245);

assign add_ln813_5170_fu_49371_p2 = (add_ln813_5169_fu_49367_p2 + add_ln813_5168_fu_49363_p2);

assign add_ln813_5171_fu_48460_p2 = (mult_V_2653_fu_47383_p4 + mult_V_2659_fu_47526_p4);

assign add_ln813_5172_fu_48466_p2 = ($signed(mult_V_2692_fu_48065_p4) + $signed(16'd65440));

assign add_ln813_5173_fu_48472_p2 = (add_ln813_5172_fu_48466_p2 + mult_V_2673_fu_47736_p4);

assign add_ln813_5174_fu_48478_p2 = (add_ln813_5173_fu_48472_p2 + add_ln813_5171_fu_48460_p2);

assign add_ln813_5175_fu_49377_p2 = (add_ln813_5174_reg_50414 + add_ln813_5170_fu_49371_p2);

assign add_ln813_5176_fu_49382_p2 = (add_ln813_5175_fu_49377_p2 + add_ln813_5167_fu_49357_p2);

assign add_ln813_5177_fu_49388_p2 = (mult_V_2584_reg_49982 + mult_V_2601_fu_48879_p4);

assign add_ln813_5178_fu_49393_p2 = (add_ln813_5177_fu_49388_p2 + mult_V_2567_reg_49902);

assign add_ln813_5179_fu_49398_p2 = (mult_V_2612_reg_50081 + mult_V_2617_reg_50109);

assign add_ln813_5180_fu_49402_p2 = (mult_V_2619_reg_50122 + mult_V_2621_reg_50134);

assign add_ln813_5181_fu_49406_p2 = (add_ln813_5180_fu_49402_p2 + add_ln813_5179_fu_49398_p2);

assign add_ln813_5182_fu_49412_p2 = (add_ln813_5181_fu_49406_p2 + add_ln813_5178_fu_49393_p2);

assign add_ln813_5183_fu_49418_p2 = (mult_V_2633_reg_50177 + mult_V_2638_reg_50199);

assign add_ln813_5184_fu_48484_p2 = (mult_V_2645_fu_47179_p4 + mult_V_2660_fu_47541_p4);

assign add_ln813_5185_fu_49422_p2 = (add_ln813_5184_reg_50419 + add_ln813_5183_fu_49418_p2);

assign add_ln813_5186_fu_49427_p2 = (mult_V_2666_reg_50283 + mult_V_2680_reg_50303);

assign add_ln813_5187_fu_48490_p2 = (mult_V_2695_fu_48106_p4 + 16'd416);

assign add_ln813_5188_fu_49431_p2 = (add_ln813_5187_reg_50424 + add_ln813_5186_fu_49427_p2);

assign add_ln813_5189_fu_49436_p2 = (add_ln813_5188_fu_49431_p2 + add_ln813_5185_fu_49422_p2);

assign add_ln813_5190_fu_49442_p2 = (add_ln813_5189_fu_49436_p2 + add_ln813_5182_fu_49412_p2);

assign add_ln813_5191_fu_49448_p2 = (mult_V_2549_fu_48606_p4 + mult_V_2555_fu_48660_p4);

assign add_ln813_5192_fu_49454_p2 = (mult_V_2570_reg_49917 + mult_V_2578_reg_49949);

assign add_ln813_5193_fu_49458_p2 = (add_ln813_5192_fu_49454_p2 + add_ln813_5191_fu_49448_p2);

assign add_ln813_5194_fu_49464_p2 = (mult_V_2585_reg_49988 + mult_V_2607_reg_50061);

assign add_ln813_5195_fu_49468_p2 = (mult_V_2620_reg_50129 + mult_V_2640_reg_50211);

assign add_ln813_5196_fu_49472_p2 = (add_ln813_5195_fu_49468_p2 + add_ln813_5194_fu_49464_p2);

assign add_ln813_5197_fu_49478_p2 = (add_ln813_5196_fu_49472_p2 + add_ln813_5193_fu_49458_p2);

assign add_ln813_5198_fu_48496_p2 = (mult_V_2657_fu_47477_p4 + mult_V_2661_reg_49731);

assign add_ln813_5199_fu_48501_p2 = (mult_V_2669_reg_49757 + mult_V_2681_fu_47895_p4);

assign add_ln813_5200_fu_48506_p2 = (add_ln813_5199_fu_48501_p2 + add_ln813_5198_fu_48496_p2);

assign add_ln813_5201_fu_48512_p2 = (mult_V_2687_fu_48005_p4 + mult_V_2696_fu_48133_p4);

assign add_ln813_5202_fu_48518_p2 = ($signed(sext_ln818_721_fu_46808_p1) + $signed(16'd992));

assign add_ln813_5203_fu_48524_p2 = (add_ln813_5202_fu_48518_p2 + add_ln813_5201_fu_48512_p2);

assign add_ln813_5204_fu_48530_p2 = (add_ln813_5203_fu_48524_p2 + add_ln813_5200_fu_48506_p2);

assign add_ln813_5205_fu_49484_p2 = (add_ln813_5204_reg_50429 + add_ln813_5197_fu_49478_p2);

assign add_ln813_5206_fu_49489_p2 = (mult_V_2561_fu_48748_p4 + mult_V_2575_reg_49938);

assign add_ln813_5207_fu_49494_p2 = (add_ln813_5206_fu_49489_p2 + mult_V_2556_reg_49855);

assign add_ln813_5208_fu_49499_p2 = (mult_V_2602_reg_50040 + mult_V_2614_reg_50093);

assign add_ln813_5209_fu_49503_p2 = (add_ln813_5208_fu_49499_p2 + mult_V_2595_reg_50019);

assign add_ln813_5210_fu_49508_p2 = (add_ln813_5209_fu_49503_p2 + add_ln813_5207_fu_49494_p2);

assign add_ln813_5211_fu_49514_p2 = (mult_V_2634_reg_50184 + mult_V_2662_reg_50278);

assign add_ln813_5212_fu_49518_p2 = (add_ln813_5211_fu_49514_p2 + mult_V_2617_reg_50109);

assign add_ln813_5213_fu_49523_p2 = ($signed(mult_V_2697_reg_50318) + $signed(16'd65376));

assign add_ln813_5214_fu_49528_p2 = (add_ln813_5213_fu_49523_p2 + mult_V_2688_reg_50313);

assign add_ln813_5215_fu_49533_p2 = (add_ln813_5214_fu_49528_p2 + add_ln813_5212_fu_49518_p2);

assign add_ln813_5216_fu_49539_p2 = (add_ln813_5215_fu_49533_p2 + add_ln813_5210_fu_49508_p2);

assign add_ln813_5217_fu_49545_p2 = (mult_V_2557_fu_48683_p4 + mult_V_2562_fu_48764_p4);

assign add_ln813_5218_fu_49551_p2 = (mult_V_2574_reg_49933 + mult_V_2580_reg_49966);

assign add_ln813_5219_fu_49555_p2 = (add_ln813_5218_fu_49551_p2 + mult_V_2572_reg_49922);

assign add_ln813_5220_fu_49560_p2 = (add_ln813_5219_fu_49555_p2 + add_ln813_5217_fu_49545_p2);

assign add_ln813_5221_fu_49566_p2 = (mult_V_2586_reg_49993 + mult_V_2597_reg_50024);

assign add_ln813_5222_fu_49570_p2 = (add_ln813_5043_reg_50328 + mult_V_2603_reg_50045);

assign add_ln813_5223_fu_49574_p2 = (add_ln813_5222_fu_49570_p2 + add_ln813_5221_fu_49566_p2);

assign add_ln813_5224_fu_49580_p2 = (add_ln813_5223_fu_49574_p2 + add_ln813_5220_fu_49560_p2);

assign add_ln813_5225_fu_49586_p2 = (mult_V_2621_reg_50134 + mult_V_2642_reg_50216);

assign add_ln813_5226_fu_49590_p2 = (mult_V_2650_reg_50250 + mult_V_2652_reg_50256);

assign add_ln813_5227_fu_49594_p2 = (add_ln813_5226_fu_49590_p2 + mult_V_2643_reg_50221);

assign add_ln813_5228_fu_49599_p2 = (add_ln813_5227_fu_49594_p2 + add_ln813_5225_fu_49586_p2);

assign add_ln813_5229_fu_48536_p2 = (mult_V_2667_fu_47630_p4 + mult_V_2677_fu_47831_p4);

assign add_ln813_5230_fu_48542_p2 = (add_ln813_5229_fu_48536_p2 + mult_V_2658_fu_47500_p4);

assign add_ln813_5231_fu_48548_p2 = ($signed(mult_V_2692_fu_48065_p4) + $signed(16'd65504));

assign add_ln813_5232_fu_48554_p2 = (add_ln813_5231_fu_48548_p2 + mult_V_2683_fu_47927_p4);

assign add_ln813_5233_fu_48560_p2 = (add_ln813_5232_fu_48554_p2 + add_ln813_5230_fu_48542_p2);

assign add_ln813_5234_fu_49605_p2 = (add_ln813_5233_reg_50434 + add_ln813_5228_fu_49599_p2);

assign add_ln813_5235_fu_49610_p2 = (add_ln813_5234_fu_49605_p2 + add_ln813_5224_fu_49580_p2);

assign add_ln813_fu_48153_p2 = (mult_V_2574_fu_45706_p4 + mult_V_2587_fu_45966_p4);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign mul_ln1270_13_fu_182_p0 = sext_ln1273_fu_45395_p1;

assign mul_ln1270_13_fu_182_p1 = 21'd26;

assign mul_ln1270_14_fu_353_p0 = sext_ln1273_fu_45395_p1;

assign mul_ln1270_14_fu_353_p1 = 21'd2097123;

assign mul_ln1270_15_fu_332_p0 = sext_ln1273_1327_fu_45436_p1;

assign mul_ln1270_15_fu_332_p1 = 21'd2097123;

assign mul_ln1270_16_fu_317_p0 = sext_ln1273_1327_fu_45436_p1;

assign mul_ln1270_16_fu_317_p1 = 21'd2097130;

assign mul_ln1270_17_fu_263_p0 = sext_ln1273_1327_fu_45436_p1;

assign mul_ln1270_17_fu_263_p1 = 21'd25;

assign mul_ln1270_18_fu_216_p0 = sext_ln1273_1327_fu_45436_p1;

assign mul_ln1270_18_fu_216_p1 = 21'd2097131;

assign mul_ln1270_19_fu_162_p1 = 21'd2097129;

assign mul_ln1270_20_fu_175_p0 = sext_ln1270_106_fu_45507_p1;

assign mul_ln1270_20_fu_175_p1 = 21'd2097126;

assign mul_ln1270_21_fu_338_p0 = sext_ln1273_1331_fu_45595_p1;

assign mul_ln1270_21_fu_338_p1 = 21'd2097129;

assign mul_ln1270_22_fu_187_p0 = sext_ln1273_1331_fu_45595_p1;

assign mul_ln1270_22_fu_187_p1 = 21'd2097123;

assign mul_ln1270_23_fu_168_p0 = sext_ln1273_1333_fu_45676_p1;

assign mul_ln1270_23_fu_168_p1 = 21'd21;

assign mul_ln1270_24_fu_315_p0 = sext_ln1273_1333_fu_45676_p1;

assign mul_ln1270_24_fu_315_p1 = 21'd2097125;

assign mul_ln1270_25_fu_244_p0 = sext_ln1270_107_fu_45828_p1;

assign mul_ln1270_25_fu_244_p1 = 21'd2097130;

assign mul_ln1270_26_fu_376_p0 = sext_ln1270_108_fu_45931_p1;

assign mul_ln1270_26_fu_376_p1 = 21'd23;

assign mul_ln1270_27_fu_209_p0 = sext_ln1270_109_fu_46046_p1;

assign mul_ln1270_27_fu_209_p1 = 21'd2097123;

assign mul_ln1270_28_fu_241_p0 = sext_ln1270_110_fu_46223_p1;

assign mul_ln1270_28_fu_241_p1 = 21'd2097125;

assign mul_ln1270_29_fu_271_p0 = sext_ln1270_111_fu_46298_p1;

assign mul_ln1270_29_fu_271_p1 = 21'd26;

assign mul_ln1270_30_fu_311_p0 = sext_ln1273_1351_fu_46413_p1;

assign mul_ln1270_30_fu_311_p1 = 21'd2097126;

assign mul_ln1270_31_fu_267_p0 = sext_ln1273_1351_fu_46413_p1;

assign mul_ln1270_31_fu_267_p1 = 21'd2097131;

assign mul_ln1270_32_fu_180_p0 = sext_ln1273_1351_fu_46413_p1;

assign mul_ln1270_32_fu_180_p1 = 21'd26;

assign mul_ln1270_33_fu_230_p0 = sext_ln1273_1351_fu_46413_p1;

assign mul_ln1270_33_fu_230_p1 = 21'd19;

assign mul_ln1270_34_fu_324_p1 = 21'd2097131;

assign mul_ln1270_35_fu_373_p0 = sext_ln1273_1355_fu_46679_p1;

assign mul_ln1270_35_fu_373_p1 = 21'd19;

assign mul_ln1270_36_fu_256_p0 = sext_ln1273_1355_fu_46679_p1;

assign mul_ln1270_36_fu_256_p1 = 21'd25;

assign mul_ln1270_37_fu_370_p0 = sext_ln1273_1355_fu_46679_p1;

assign mul_ln1270_37_fu_370_p1 = 21'd29;

assign mul_ln1270_38_fu_222_p0 = sext_ln1273_1360_fu_46860_p1;

assign mul_ln1270_38_fu_222_p1 = 21'd2097130;

assign mul_ln1270_39_fu_229_p0 = sext_ln1273_1360_fu_46860_p1;

assign mul_ln1270_39_fu_229_p1 = 21'd2097123;

assign mul_ln1270_40_fu_288_p0 = sext_ln1273_1360_fu_46860_p1;

assign mul_ln1270_40_fu_288_p1 = 21'd2097131;

assign mul_ln1270_41_fu_259_p0 = sext_ln1273_1363_fu_46997_p1;

assign mul_ln1270_41_fu_259_p1 = 21'd23;

assign mul_ln1270_42_fu_374_p0 = sext_ln1273_1363_fu_46997_p1;

assign mul_ln1270_42_fu_374_p1 = 21'd2097125;

assign mul_ln1270_43_fu_343_p0 = sext_ln1273_1363_fu_46997_p1;

assign mul_ln1270_43_fu_343_p1 = 21'd2097130;

assign mul_ln1270_44_fu_203_p0 = sext_ln1273_1363_fu_46997_p1;

assign mul_ln1270_44_fu_203_p1 = 21'd25;

assign mul_ln1270_45_fu_171_p0 = sext_ln1270_113_fu_47221_p1;

assign mul_ln1270_45_fu_171_p1 = 21'd2097127;

assign mul_ln1270_46_fu_237_p0 = sext_ln1270_114_fu_47348_p1;

assign mul_ln1270_46_fu_237_p1 = 21'd25;

assign mul_ln1270_47_fu_255_p1 = 21'd2097126;

assign mul_ln1270_48_fu_231_p0 = sext_ln1273_1374_reg_49718;

assign mul_ln1270_48_fu_231_p1 = 21'd22;

assign mul_ln1270_49_fu_361_p0 = sext_ln1273_1377_fu_45295_p1;

assign mul_ln1270_49_fu_361_p1 = 21'd25;

assign mul_ln1270_50_fu_321_p0 = sext_ln1273_1377_fu_45295_p1;

assign mul_ln1270_50_fu_321_p1 = 21'd2097131;

assign mul_ln1270_51_fu_331_p0 = sext_ln1273_1379_fu_47644_p1;

assign mul_ln1270_51_fu_331_p1 = 21'd26;

assign mul_ln1270_52_fu_293_p0 = sext_ln1273_1379_fu_47644_p1;

assign mul_ln1270_52_fu_293_p1 = 21'd19;

assign mul_ln1270_53_fu_276_p0 = sext_ln1273_1382_fu_47770_p1;

assign mul_ln1270_53_fu_276_p1 = 21'd2097130;

assign mul_ln1270_54_fu_208_p0 = sext_ln1273_1382_fu_47770_p1;

assign mul_ln1270_54_fu_208_p1 = 21'd2097123;

assign mul_ln1270_55_fu_243_p0 = sext_ln1273_1382_fu_47770_p1;

assign mul_ln1270_55_fu_243_p1 = 21'd25;

assign mul_ln1270_56_fu_270_p0 = sext_ln1273_1386_reg_49769;

assign mul_ln1270_56_fu_270_p1 = 21'd25;

assign mul_ln1270_57_fu_167_p1 = 21'd2097130;

assign mul_ln1270_58_fu_248_p0 = sext_ln1273_1389_fu_45365_p1;

assign mul_ln1270_58_fu_248_p1 = 21'd2097133;

assign mul_ln1270_59_fu_198_p0 = sext_ln1273_1389_fu_45365_p1;

assign mul_ln1270_59_fu_198_p1 = 21'd2097125;

assign mul_ln1270_60_fu_199_p0 = sext_ln1273_1389_reg_49794;

assign mul_ln1270_60_fu_199_p1 = 21'd22;

assign mul_ln1270_fu_365_p0 = sext_ln1273_fu_45395_p1;

assign mul_ln1270_fu_365_p1 = 21'd2097130;

assign mult_V_2549_fu_48606_p4 = {{r_V_3436_fu_48600_p2[20:5]}};

assign mult_V_2551_fu_48633_p4 = {{r_V_3437_fu_48627_p2[20:5]}};

assign mult_V_2555_fu_48660_p4 = {{r_V_3438_fu_48654_p2[20:5]}};

assign mult_V_2557_fu_48683_p4 = {{r_V_3439_fu_48677_p2[20:5]}};

assign mult_V_2558_fu_48717_p4 = {{r_V_3440_fu_48711_p2[20:5]}};

assign mult_V_2559_fu_48732_p4 = {{r_V_3441_fu_48727_p2[20:5]}};

assign mult_V_2561_fu_48748_p4 = {{r_V_3442_fu_48742_p2[20:5]}};

assign mult_V_2562_fu_48764_p4 = {{r_V_3443_fu_48758_p2[20:5]}};

assign mult_V_2567_fu_45616_p4 = {{r_V_3447_fu_45610_p2[20:5]}};

assign mult_V_2571_fu_48791_p4 = {{r_V_3449_fu_48785_p2[20:5]}};

assign mult_V_2574_fu_45706_p4 = {{r_V_3451_fu_45700_p2[20:5]}};

assign mult_V_2576_fu_45732_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4_int_reg;

assign mult_V_2576_fu_45732_p4 = {{mult_V_2576_fu_45732_p1[15:1]}};

assign mult_V_2581_fu_48829_p4 = {{r_V_3456_fu_48823_p2[20:5]}};

assign mult_V_2584_fu_45889_p4 = {{r_V_3458_fu_45883_p2[20:5]}};

assign mult_V_2586_fu_45950_p4 = {{r_V_3460_fu_45944_p2[20:5]}};

assign mult_V_2587_fu_45966_p4 = {{r_V_3461_fu_45960_p2[20:5]}};

assign mult_V_2588_fu_46006_p4 = {{r_V_3462_fu_46000_p2[20:5]}};

assign mult_V_2593_fu_46103_p4 = {{r_V_3465_fu_46097_p2[20:5]}};

assign mult_V_2594_fu_46131_p4 = {{r_V_3466_fu_46125_p2[20:5]}};

assign mult_V_2596_fu_46193_p4 = {{r_V_3468_fu_46187_p2[20:5]}};

assign mult_V_2598_fu_46246_p4 = {{r_V_3470_fu_46240_p2[20:5]}};

assign mult_V_2600_fu_48863_p4 = {{r_V_3472_fu_48857_p2[20:5]}};

assign mult_V_2601_fu_48879_p4 = {{r_V_3473_fu_48873_p2[20:5]}};

assign mult_V_2603_fu_46317_p4 = {{r_V_3474_fu_46311_p2[20:5]}};

assign mult_V_2605_fu_46373_p4 = {{r_V_3476_fu_46367_p2[20:5]}};

assign mult_V_2608_fu_46435_p4 = {{r_V_3478_fu_46429_p2[20:5]}};

assign mult_V_2615_fu_46551_p4 = {{r_V_3482_fu_46545_p2[20:5]}};

assign mult_V_2617_fu_46594_p4 = {{r_V_3484_fu_46588_p2[20:5]}};

assign mult_V_2621_fu_46700_p4 = {{r_V_3487_fu_46694_p2[20:5]}};

assign mult_V_2626_fu_46798_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11_int_reg;

assign mult_V_2626_fu_46798_p4 = {{mult_V_2626_fu_46798_p1[15:1]}};

assign mult_V_2628_fu_46846_p4 = {{r_V_3490_fu_46840_p2[20:5]}};

assign mult_V_2629_fu_46893_p4 = {{r_V_3491_fu_46887_p2[20:5]}};

assign mult_V_2631_fu_46931_p4 = {{r_V_3492_fu_46925_p2[20:5]}};

assign mult_V_2636_fu_47019_p4 = {{r_V_3495_fu_47013_p2[20:5]}};

assign mult_V_2641_fu_47093_p4 = {{r_V_3497_fu_47087_p2[20:5]}};

assign mult_V_2643_fu_47135_p4 = {{r_V_3498_fu_47129_p2[20:5]}};

assign mult_V_2644_fu_47151_p4 = {{r_V_3499_fu_47145_p2[20:5]}};

assign mult_V_2645_fu_47179_p4 = {{r_V_3500_fu_47173_p2[20:5]}};

assign mult_V_2646_fu_47207_p4 = {{r_V_3501_fu_47201_p2[20:5]}};

assign mult_V_2647_fu_47256_p4 = {{r_V_3502_fu_47250_p2[20:5]}};

assign mult_V_2651_fu_47334_p4 = {{r_V_3505_fu_47328_p2[20:5]}};

assign mult_V_2653_fu_47383_p4 = {{r_V_3507_fu_47377_p2[20:5]}};

assign mult_V_2654_fu_47411_p4 = {{r_V_3508_fu_47405_p2[20:5]}};

assign mult_V_2656_fu_47449_p4 = {{r_V_3509_fu_47443_p2[20:5]}};

assign mult_V_2657_fu_47477_p4 = {{r_V_3510_fu_47471_p2[20:5]}};

assign mult_V_2658_fu_47500_p4 = {{r_V_3511_fu_47494_p2[20:5]}};

assign mult_V_2659_fu_47526_p4 = {{r_V_3512_fu_47521_p2[20:5]}};

assign mult_V_2660_fu_47541_p4 = {{r_V_3513_fu_47536_p2[20:5]}};

assign mult_V_2663_fu_47565_p4 = {{r_V_3514_fu_47561_p2[20:5]}};

assign mult_V_2665_fu_47599_p4 = {{r_V_3515_fu_47593_p2[20:5]}};

assign mult_V_2666_fu_47614_p4 = {{r_V_3516_fu_47609_p2[20:5]}};

assign mult_V_2667_fu_47630_p4 = {{r_V_3517_fu_47624_p2[20:5]}};

assign mult_V_2670_fu_47664_p4 = {{r_V_3519_fu_47658_p2[20:5]}};

assign mult_V_2671_fu_47704_p4 = {{r_V_3520_fu_47698_p2[20:5]}};

assign mult_V_2672_fu_47720_p4 = {{r_V_3521_fu_47714_p2[20:5]}};

assign mult_V_2673_fu_47736_p4 = {{r_V_3522_fu_47730_p2[20:5]}};

assign mult_V_2676_fu_47807_p4 = {{r_V_3523_fu_47801_p2[20:5]}};

assign mult_V_2677_fu_47831_p4 = {{r_V_3524_fu_47825_p2[20:5]}};

assign mult_V_2679_fu_47869_p4 = {{r_V_3525_fu_47863_p2[20:5]}};

assign mult_V_2681_fu_47895_p4 = {{r_V_3526_fu_47889_p2[20:5]}};

assign mult_V_2683_fu_47927_p4 = {{r_V_3527_fu_47922_p2[20:5]}};

assign mult_V_2684_fu_47971_p4 = {{r_V_3528_fu_47965_p2[20:5]}};

assign mult_V_2685_fu_47987_p4 = {{r_V_3529_fu_47981_p2[20:5]}};

assign mult_V_2686_fu_45341_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1_int_reg;

assign mult_V_2687_fu_48005_p4 = {{r_V_3530_fu_48000_p2[20:5]}};

assign mult_V_2690_fu_48049_p4 = {{r_V_3531_fu_48043_p2[20:5]}};

assign mult_V_2692_fu_48065_p4 = {{r_V_3532_fu_48059_p2[20:5]}};

assign mult_V_2693_fu_48091_p4 = {{r_V_3533_fu_48086_p2[20:5]}};

assign mult_V_2695_fu_48106_p4 = {{r_V_3534_fu_48101_p2[20:5]}};

assign mult_V_2696_fu_48133_p4 = {{r_V_3535_fu_48127_p2[20:5]}};

assign mult_V_fu_48579_p4 = {{r_V_fu_48573_p2[20:5]}};

assign r_V_3436_fu_48600_p2 = ($signed(sext_ln1273_1325_fu_48596_p1) - $signed(shl_ln_fu_48566_p3));

assign r_V_3437_fu_48627_p2 = ($signed(shl_ln_fu_48566_p3) - $signed(sext_ln1273_1326_fu_48623_p1));

assign r_V_3438_fu_48654_p2 = ($signed(21'd0) - $signed(sext_ln1273_1328_fu_48650_p1));

assign r_V_3439_fu_48677_p2 = (21'd0 - shl_ln1273_771_fu_48670_p3);

assign r_V_3440_fu_48711_p2 = ($signed(sext_ln1273_1329_fu_48707_p1) - $signed(shl_ln1273_772_fu_48693_p3));

assign r_V_3441_fu_48727_p2 = ($signed(shl_ln1273_772_fu_48693_p3) - $signed(sext_ln1270_reg_49866));

assign r_V_3442_fu_48742_p2 = (21'd0 - shl_ln1273_772_fu_48693_p3);

assign r_V_3443_fu_48758_p2 = ($signed(shl_ln1273_772_fu_48693_p3) - $signed(sext_ln1273_1329_fu_48707_p1));

assign r_V_3444_fu_202_p0 = sext_ln1270_106_fu_45507_p1;

assign r_V_3444_fu_202_p1 = 21'd2097141;

assign r_V_3445_fu_45541_p2 = (21'd0 - shl_ln1273_774_fu_45533_p3);

assign r_V_3446_fu_45575_p2 = ($signed(sub_ln1273_fu_45569_p2) - $signed(sext_ln1270_106_fu_45507_p1));

assign r_V_3447_fu_45610_p2 = (21'd0 - shl_ln1273_776_fu_45602_p3);

assign r_V_3448_fu_223_p0 = sext_ln1273_1331_fu_45595_p1;

assign r_V_3448_fu_223_p1 = 21'd11;

assign r_V_3449_fu_48785_p2 = ($signed(21'd0) - $signed(sext_ln1273_1332_fu_48781_p1));

assign r_V_3450_fu_45656_p2 = ($signed(shl_ln1273_776_fu_45602_p3) - $signed(sext_ln1273_1331_fu_45595_p1));

assign r_V_3451_fu_45700_p2 = ($signed(shl_ln1273_778_fu_45692_p3) - $signed(sext_ln1273_1333_fu_45676_p1));

assign r_V_3452_fu_45716_p2 = (21'd0 - shl_ln1273_778_fu_45692_p3);

assign r_V_3453_fu_45758_p2 = ($signed(sext_ln1273_1334_fu_45754_p1) - $signed(shl_ln1273_778_fu_45692_p3));

assign r_V_3454_fu_45798_p2 = ($signed(sext_ln1273_1335_fu_45782_p1) + $signed(sext_ln1273_1336_fu_45794_p1));

assign r_V_3455_fu_45841_p2 = ($signed(shl_ln1273_782_fu_45833_p3) - $signed(sext_ln1270_107_fu_45828_p1));

assign r_V_3456_fu_48823_p2 = ($signed(sext_ln1273_1337_fu_48808_p1) + $signed(sext_ln1273_1338_fu_48819_p1));

assign r_V_3457_fu_45867_p2 = ($signed(sext_ln1270_107_fu_45828_p1) - $signed(shl_ln1273_782_fu_45833_p3));

assign r_V_3458_fu_45883_p2 = (21'd0 - shl_ln1273_782_fu_45833_p3);

assign r_V_3459_fu_45911_p2 = ($signed(sext_ln1273_1339_fu_45907_p1) - $signed(shl_ln1273_782_fu_45833_p3));

assign r_V_3460_fu_45944_p2 = ($signed(shl_ln1273_786_fu_45936_p3) - $signed(sext_ln1270_108_fu_45931_p1));

assign r_V_3461_fu_45960_p2 = (21'd0 - shl_ln1273_786_fu_45936_p3);

assign r_V_3462_fu_46000_p2 = ($signed(sext_ln1273_1340_fu_45984_p1) - $signed(sext_ln1273_1341_fu_45996_p1));

assign r_V_3463_fu_46026_p2 = ($signed(sext_ln1273_1341_fu_45996_p1) - $signed(sext_ln1273_1340_fu_45984_p1));

assign r_V_3464_fu_46071_p2 = ($signed(shl_ln1273_789_fu_46051_p3) - $signed(sext_ln1273_1342_fu_46067_p1));

assign r_V_3465_fu_46097_p2 = ($signed(sext_ln1270_109_fu_46046_p1) - $signed(shl_ln1273_789_fu_46051_p3));

assign r_V_3466_fu_46125_p2 = ($signed(shl_ln1273_789_fu_46051_p3) - $signed(sext_ln1273_1343_fu_46121_p1));

assign r_V_3467_fu_46171_p2 = ($signed(sub_ln1273_1900_fu_46153_p2) - $signed(sext_ln1273_1345_fu_46167_p1));

assign r_V_3468_fu_46187_p2 = ($signed(sext_ln1273_1344_fu_46149_p1) + $signed(sext_ln1273_1345_fu_46167_p1));

assign r_V_3469_fu_46203_p2 = (21'd0 - shl_ln1273_789_fu_46051_p3);

assign r_V_3470_fu_46240_p2 = ($signed(sext_ln1273_1346_fu_46236_p1) + $signed(sext_ln1270_110_fu_46223_p1));

assign r_V_3471_fu_46268_p2 = ($signed(sext_ln1273_1347_fu_46264_p1) - $signed(sext_ln1273_1346_fu_46236_p1));

assign r_V_3472_fu_48857_p2 = ($signed(shl_ln1273_796_fu_48839_p3) - $signed(sext_ln1273_1348_fu_48853_p1));

assign r_V_3473_fu_48873_p2 = (21'd0 - shl_ln1273_796_fu_48839_p3);

assign r_V_3474_fu_46311_p2 = (21'd0 - shl_ln1273_798_fu_46303_p3);

assign r_V_3475_fu_46327_p2 = ($signed(shl_ln1273_798_fu_46303_p3) - $signed(sext_ln1270_111_fu_46298_p1));

assign r_V_3476_fu_46367_p2 = ($signed(sext_ln1273_1349_fu_46351_p1) + $signed(sext_ln1273_1350_fu_46363_p1));

assign r_V_3477_fu_46393_p2 = ($signed(sext_ln1273_1350_fu_46363_p1) - $signed(sext_ln1273_1349_fu_46351_p1));

assign r_V_3478_fu_46429_p2 = (21'd0 - shl_ln1273_801_fu_46421_p3);

assign r_V_3479_fu_46475_p2 = ($signed(shl_ln1273_801_fu_46421_p3) - $signed(sext_ln1273_1351_fu_46413_p1));

assign r_V_3480_fu_46513_p2 = ($signed(sext_ln1273_1352_fu_46509_p1) + $signed(sext_ln1273_1351_fu_46413_p1));

assign r_V_3482_fu_46545_p2 = ($signed(shl_ln1273_803_fu_46537_p3) - $signed(sext_ln70_fu_46533_p1));

assign r_V_3483_fu_291_p0 = sext_ln1273_1353_fu_46565_p1;

assign r_V_3483_fu_291_p1 = 21'd2097139;

assign r_V_3484_fu_46588_p2 = ($signed(shl_ln1273_804_fu_46580_p3) - $signed(sext_ln1273_1353_fu_46565_p1));

assign r_V_3485_fu_46633_p2 = ($signed(shl_ln1273_805_fu_46613_p3) - $signed(sext_ln1273_1354_fu_46629_p1));

assign r_V_3486_fu_46649_p2 = (21'd0 - shl_ln1273_805_fu_46613_p3);

assign r_V_3487_fu_46694_p2 = ($signed(shl_ln1273_807_fu_46686_p3) - $signed(sext_ln1273_1355_fu_46679_p1));

assign r_V_3488_fu_46722_p2 = ($signed(sext_ln1273_1356_fu_46718_p1) - $signed(shl_ln1273_807_fu_46686_p3));

assign r_V_3489_fu_46762_p2 = ($signed(sext_ln1273_1357_fu_46746_p1) + $signed(sext_ln1273_1358_fu_46758_p1));

assign r_V_3490_fu_46840_p2 = ($signed(sub_ln1273_1917_fu_46822_p2) - $signed(sext_ln1273_1359_fu_46836_p1));

assign r_V_3491_fu_46887_p2 = ($signed(shl_ln1273_812_fu_46867_p3) - $signed(sext_ln1273_1361_fu_46883_p1));

assign r_V_3492_fu_46925_p2 = ($signed(sext_ln1273_1362_fu_46921_p1) - $signed(shl_ln1273_812_fu_46867_p3));

assign r_V_3493_fu_46951_p2 = (21'd0 - shl_ln1273_812_fu_46867_p3);

assign r_V_3494_fu_46967_p2 = ($signed(shl_ln1273_812_fu_46867_p3) - $signed(sext_ln1273_1360_fu_46860_p1));

assign r_V_3495_fu_47013_p2 = ($signed(shl_ln1273_815_fu_47005_p3) - $signed(sext_ln1273_1363_fu_46997_p1));

assign r_V_3496_fu_47039_p2 = (21'd0 - shl_ln1273_815_fu_47005_p3);

assign r_V_3497_fu_47087_p2 = ($signed(sext_ln1273_1364_fu_47083_p1) + $signed(sext_ln1273_1363_fu_46997_p1));

assign r_V_3498_fu_47129_p2 = (21'd0 - shl_ln1273_817_fu_47121_p3);

assign r_V_3499_fu_47145_p2 = ($signed(shl_ln1273_817_fu_47121_p3) - $signed(sext_ln1273_1365_fu_47117_p1));

assign r_V_3500_fu_47173_p2 = ($signed(shl_ln1273_817_fu_47121_p3) - $signed(sext_ln1273_1366_fu_47169_p1));

assign r_V_3501_fu_47201_p2 = ($signed(21'd0) - $signed(sext_ln1273_1367_fu_47197_p1));

assign r_V_3502_fu_47250_p2 = ($signed(sext_ln1273_1369_fu_47246_p1) - $signed(sext_ln1273_1368_fu_47234_p1));

assign r_V_3503_fu_47284_p2 = ($signed(shl_ln1273_822_fu_47276_p3) - $signed(sext_ln1270_113_fu_47221_p1));

assign r_V_3504_fu_47300_p2 = (21'd0 - shl_ln1273_822_fu_47276_p3);

assign r_V_3505_fu_47328_p2 = ($signed(sext_ln1273_1370_fu_47324_p1) - $signed(sext_ln1273_1368_fu_47234_p1));

assign r_V_3506_fu_47361_p2 = (21'd0 - shl_ln1273_824_fu_47353_p3);

assign r_V_3507_fu_47377_p2 = ($signed(shl_ln1273_824_fu_47353_p3) - $signed(sext_ln1270_114_fu_47348_p1));

assign r_V_3508_fu_47405_p2 = ($signed(shl_ln1273_824_fu_47353_p3) - $signed(sext_ln1273_1371_fu_47401_p1));

assign r_V_3509_fu_47443_p2 = ($signed(shl_ln1273_824_fu_47353_p3) - $signed(sext_ln1273_1372_fu_47439_p1));

assign r_V_3510_fu_47471_p2 = ($signed(sext_ln1273_1372_fu_47439_p1) - $signed(sext_ln1273_1373_fu_47467_p1));

assign r_V_3511_fu_47494_p2 = (21'd0 - shl_ln1273_828_fu_47487_p3);

assign r_V_3512_fu_47521_p2 = ($signed(sub_ln1273_1939_reg_49725) - $signed(sext_ln1273_1376_fu_47517_p1));

assign r_V_3513_fu_47536_p2 = ($signed(shl_ln1273_828_fu_47487_p3) - $signed(sext_ln1273_1374_reg_49718));

assign r_V_3514_fu_47561_p2 = ($signed(sub_ln1273_1939_reg_49725) - $signed(sext_ln1273_1374_reg_49718));

assign r_V_3515_fu_47593_p2 = ($signed(sext_ln1273_1378_fu_47589_p1) - $signed(shl_ln1273_831_fu_47575_p3));

assign r_V_3516_fu_47609_p2 = ($signed(shl_ln1273_831_fu_47575_p3) - $signed(sext_ln1273_1377_reg_49742));

assign r_V_3517_fu_47624_p2 = (21'd0 - shl_ln1273_831_fu_47575_p3);

assign r_V_3518_fu_260_p0 = sext_ln1273_1377_fu_45295_p1;

assign r_V_3518_fu_260_p1 = 21'd2097141;

assign r_V_3519_fu_47658_p2 = (21'd0 - shl_ln1273_833_fu_47650_p3);

assign r_V_3520_fu_47698_p2 = ($signed(sext_ln1273_1380_fu_47682_p1) + $signed(sext_ln1273_1381_fu_47694_p1));

assign r_V_3521_fu_47714_p2 = ($signed(sext_ln1273_1380_fu_47682_p1) + $signed(sext_ln1273_1379_fu_47644_p1));

assign r_V_3522_fu_47730_p2 = ($signed(shl_ln1273_833_fu_47650_p3) - $signed(sext_ln1273_1379_fu_47644_p1));

assign r_V_3523_fu_47801_p2 = ($signed(sext_ln1273_1384_fu_47797_p1) - $signed(sext_ln1273_1383_fu_47785_p1));

assign r_V_3524_fu_47825_p2 = (21'd0 - shl_ln1273_838_fu_47817_p3);

assign r_V_3525_fu_47863_p2 = ($signed(sext_ln1273_1383_fu_47785_p1) + $signed(sext_ln1273_1385_fu_47859_p1));

assign r_V_3526_fu_47889_p2 = ($signed(sext_ln1273_1383_fu_47785_p1) + $signed(sext_ln1273_1382_fu_47770_p1));

assign r_V_3527_fu_47922_p2 = ($signed(shl_ln1273_840_fu_47915_p3) - $signed(sext_ln1273_1386_reg_49769));

assign r_V_3528_fu_47965_p2 = ($signed(sub_ln1273_1951_fu_47948_p2) - $signed(sext_ln1273_1388_fu_47961_p1));

assign r_V_3529_fu_47981_p2 = (21'd0 - shl_ln1273_840_fu_47915_p3);

assign r_V_3530_fu_48000_p2 = ($signed(sext_ln1273_1386_reg_49769) - $signed(sext_ln1273_1387_fu_47944_p1));

assign r_V_3531_fu_48043_p2 = ($signed(shl_ln1273_843_fu_48025_p3) - $signed(sext_ln1273_1390_fu_48039_p1));

assign r_V_3532_fu_48059_p2 = (21'd0 - shl_ln1273_843_fu_48025_p3);

assign r_V_3533_fu_48086_p2 = ($signed(sext_ln1273_1391_fu_48082_p1) + $signed(sext_ln1273_1389_reg_49794));

assign r_V_3534_fu_48101_p2 = ($signed(shl_ln1273_843_fu_48025_p3) - $signed(sext_ln1273_1389_reg_49794));

assign r_V_3535_fu_48127_p2 = ($signed(sext_ln1273_1392_fu_48123_p1) - $signed(shl_ln1273_843_fu_48025_p3));

assign r_V_fu_48573_p2 = (21'd0 - shl_ln_fu_48566_p3);

assign sext_ln1270_106_fu_45507_p0 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6_int_reg;

assign sext_ln1270_106_fu_45507_p1 = sext_ln1270_106_fu_45507_p0;

assign sext_ln1270_107_fu_45828_p0 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3_int_reg;

assign sext_ln1270_107_fu_45828_p1 = sext_ln1270_107_fu_45828_p0;

assign sext_ln1270_108_fu_45931_p0 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2_int_reg;

assign sext_ln1270_108_fu_45931_p1 = sext_ln1270_108_fu_45931_p0;

assign sext_ln1270_109_fu_46046_p0 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1_int_reg;

assign sext_ln1270_109_fu_46046_p1 = sext_ln1270_109_fu_46046_p0;

assign sext_ln1270_110_fu_46223_p0 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_int_reg;

assign sext_ln1270_110_fu_46223_p1 = sext_ln1270_110_fu_46223_p0;

assign sext_ln1270_111_fu_46298_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16_int_reg;

assign sext_ln1270_111_fu_46298_p1 = sext_ln1270_111_fu_46298_p0;

assign sext_ln1270_113_fu_47221_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7_int_reg;

assign sext_ln1270_113_fu_47221_p1 = sext_ln1270_113_fu_47221_p0;

assign sext_ln1270_114_fu_47348_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6_int_reg;

assign sext_ln1270_114_fu_47348_p1 = sext_ln1270_114_fu_47348_p0;

assign sext_ln1270_fu_45488_p0 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7_int_reg;

assign sext_ln1270_fu_45488_p1 = sext_ln1270_fu_45488_p0;

assign sext_ln1273_1325_fu_48596_p1 = $signed(shl_ln1273_s_fu_48589_p3);

assign sext_ln1273_1326_fu_48623_p1 = $signed(shl_ln1273_769_fu_48616_p3);

assign sext_ln1273_1327_fu_45436_p0 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8_int_reg;

assign sext_ln1273_1327_fu_45436_p1 = sext_ln1273_1327_fu_45436_p0;

assign sext_ln1273_1328_fu_48650_p1 = $signed(shl_ln1273_770_fu_48643_p3);

assign sext_ln1273_1329_fu_48707_p1 = $signed(shl_ln1273_773_fu_48700_p3);

assign sext_ln1273_1330_fu_45565_p1 = $signed(shl_ln1273_775_fu_45557_p3);

assign sext_ln1273_1331_fu_45595_p0 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5_int_reg;

assign sext_ln1273_1331_fu_45595_p1 = sext_ln1273_1331_fu_45595_p0;

assign sext_ln1273_1332_fu_48781_p1 = $signed(shl_ln1273_777_fu_48774_p3);

assign sext_ln1273_1333_fu_45676_p0 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4_int_reg;

assign sext_ln1273_1333_fu_45676_p1 = sext_ln1273_1333_fu_45676_p0;

assign sext_ln1273_1334_fu_45754_p1 = $signed(shl_ln1273_779_fu_45746_p3);

assign sext_ln1273_1335_fu_45782_p1 = $signed(shl_ln1273_780_fu_45774_p3);

assign sext_ln1273_1336_fu_45794_p1 = $signed(shl_ln1273_781_fu_45786_p3);

assign sext_ln1273_1337_fu_48808_p1 = $signed(shl_ln1273_783_fu_48801_p3);

assign sext_ln1273_1338_fu_48819_p1 = $signed(shl_ln1273_784_fu_48812_p3);

assign sext_ln1273_1339_fu_45907_p1 = $signed(shl_ln1273_785_fu_45899_p3);

assign sext_ln1273_1340_fu_45984_p1 = $signed(shl_ln1273_787_fu_45976_p3);

assign sext_ln1273_1341_fu_45996_p1 = $signed(shl_ln1273_788_fu_45988_p3);

assign sext_ln1273_1342_fu_46067_p1 = $signed(shl_ln1273_790_fu_46059_p3);

assign sext_ln1273_1343_fu_46121_p1 = $signed(shl_ln1273_791_fu_46113_p3);

assign sext_ln1273_1344_fu_46149_p1 = $signed(shl_ln1273_792_fu_46141_p3);

assign sext_ln1273_1345_fu_46167_p1 = $signed(shl_ln1273_793_fu_46159_p3);

assign sext_ln1273_1346_fu_46236_p1 = $signed(shl_ln1273_794_fu_46228_p3);

assign sext_ln1273_1347_fu_46264_p1 = $signed(shl_ln1273_795_fu_46256_p3);

assign sext_ln1273_1348_fu_48853_p1 = $signed(shl_ln1273_797_fu_48846_p3);

assign sext_ln1273_1349_fu_46351_p1 = $signed(shl_ln1273_799_fu_46343_p3);

assign sext_ln1273_1350_fu_46363_p1 = $signed(shl_ln1273_800_fu_46355_p3);

assign sext_ln1273_1351_fu_46413_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15_int_reg;

assign sext_ln1273_1351_fu_46413_p1 = sext_ln1273_1351_fu_46413_p0;

assign sext_ln1273_1352_fu_46509_p1 = $signed(shl_ln1273_802_fu_46501_p3);

assign sext_ln1273_1353_fu_46565_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13_int_reg;

assign sext_ln1273_1353_fu_46565_p1 = sext_ln1273_1353_fu_46565_p0;

assign sext_ln1273_1354_fu_46629_p1 = $signed(shl_ln1273_806_fu_46621_p3);

assign sext_ln1273_1355_fu_46679_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11_int_reg;

assign sext_ln1273_1355_fu_46679_p1 = sext_ln1273_1355_fu_46679_p0;

assign sext_ln1273_1356_fu_46718_p1 = $signed(shl_ln1273_808_fu_46710_p3);

assign sext_ln1273_1357_fu_46746_p1 = $signed(shl_ln1273_809_fu_46738_p3);

assign sext_ln1273_1358_fu_46758_p1 = $signed(shl_ln1273_810_fu_46750_p3);

assign sext_ln1273_1359_fu_46836_p1 = $signed(shl_ln1273_811_fu_46828_p3);

assign sext_ln1273_1360_fu_46860_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10_int_reg;

assign sext_ln1273_1360_fu_46860_p1 = sext_ln1273_1360_fu_46860_p0;

assign sext_ln1273_1361_fu_46883_p1 = $signed(shl_ln1273_813_fu_46875_p3);

assign sext_ln1273_1362_fu_46921_p1 = $signed(shl_ln1273_814_fu_46913_p3);

assign sext_ln1273_1363_fu_46997_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9_int_reg;

assign sext_ln1273_1363_fu_46997_p1 = sext_ln1273_1363_fu_46997_p0;

assign sext_ln1273_1364_fu_47083_p1 = $signed(shl_ln1273_816_fu_47075_p3);

assign sext_ln1273_1365_fu_47117_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8_int_reg;

assign sext_ln1273_1365_fu_47117_p1 = sext_ln1273_1365_fu_47117_p0;

assign sext_ln1273_1366_fu_47169_p1 = $signed(shl_ln1273_818_fu_47161_p3);

assign sext_ln1273_1367_fu_47197_p1 = $signed(shl_ln1273_819_fu_47189_p3);

assign sext_ln1273_1368_fu_47234_p1 = $signed(shl_ln1273_820_fu_47226_p3);

assign sext_ln1273_1369_fu_47246_p1 = $signed(shl_ln1273_821_fu_47238_p3);

assign sext_ln1273_1370_fu_47324_p1 = $signed(shl_ln1273_823_fu_47316_p3);

assign sext_ln1273_1371_fu_47401_p1 = $signed(shl_ln1273_825_fu_47393_p3);

assign sext_ln1273_1372_fu_47439_p1 = $signed(shl_ln1273_826_fu_47431_p3);

assign sext_ln1273_1373_fu_47467_p1 = $signed(shl_ln1273_827_fu_47459_p3);

assign sext_ln1273_1374_fu_45258_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5_int_reg;

assign sext_ln1273_1374_fu_45258_p1 = sext_ln1273_1374_fu_45258_p0;

assign sext_ln1273_1375_fu_45271_p1 = $signed(shl_ln1273_829_fu_45263_p3);

assign sext_ln1273_1376_fu_47517_p1 = $signed(shl_ln1273_830_fu_47510_p3);

assign sext_ln1273_1377_fu_45295_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4_int_reg;

assign sext_ln1273_1377_fu_45295_p1 = sext_ln1273_1377_fu_45295_p0;

assign sext_ln1273_1378_fu_47589_p1 = $signed(shl_ln1273_832_fu_47582_p3);

assign sext_ln1273_1379_fu_47644_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3_int_reg;

assign sext_ln1273_1379_fu_47644_p1 = sext_ln1273_1379_fu_47644_p0;

assign sext_ln1273_1380_fu_47682_p1 = $signed(shl_ln1273_834_fu_47674_p3);

assign sext_ln1273_1381_fu_47694_p1 = $signed(shl_ln1273_835_fu_47686_p3);

assign sext_ln1273_1382_fu_47770_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2_int_reg;

assign sext_ln1273_1382_fu_47770_p1 = sext_ln1273_1382_fu_47770_p0;

assign sext_ln1273_1383_fu_47785_p1 = $signed(shl_ln1273_836_fu_47777_p3);

assign sext_ln1273_1384_fu_47797_p1 = $signed(shl_ln1273_837_fu_47789_p3);

assign sext_ln1273_1385_fu_47859_p1 = $signed(shl_ln1273_839_fu_47851_p3);

assign sext_ln1273_1386_fu_45336_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1_int_reg;

assign sext_ln1273_1386_fu_45336_p1 = sext_ln1273_1386_fu_45336_p0;

assign sext_ln1273_1387_fu_47944_p1 = $signed(shl_ln1273_841_fu_47937_p3);

assign sext_ln1273_1388_fu_47961_p1 = $signed(shl_ln1273_842_fu_47954_p3);

assign sext_ln1273_1389_fu_45365_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_int_reg;

assign sext_ln1273_1389_fu_45365_p1 = sext_ln1273_1389_fu_45365_p0;

assign sext_ln1273_1390_fu_48039_p1 = $signed(shl_ln1273_844_fu_48032_p3);

assign sext_ln1273_1391_fu_48082_p1 = $signed(shl_ln1273_845_fu_48075_p3);

assign sext_ln1273_1392_fu_48123_p1 = $signed(shl_ln1273_846_fu_48116_p3);

assign sext_ln1273_fu_45395_p0 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9_int_reg;

assign sext_ln1273_fu_45395_p1 = sext_ln1273_fu_45395_p0;

assign sext_ln70_fu_46533_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14_int_reg;

assign sext_ln70_fu_46533_p1 = sext_ln70_fu_46533_p0;

assign sext_ln818_721_fu_46808_p1 = $signed(mult_V_2626_fu_46798_p4);

assign sext_ln818_722_fu_47997_p1 = $signed(mult_V_2686_reg_49776);

assign sext_ln818_fu_45742_p1 = $signed(mult_V_2576_fu_45732_p4);

assign shl_ln1273_769_fu_48616_p3 = {{a_V_reg_49811}, {1'd0}};

assign shl_ln1273_770_fu_48643_p3 = {{a_V_246_reg_49834}, {4'd0}};

assign shl_ln1273_771_fu_48670_p3 = {{a_V_246_reg_49834}, {5'd0}};

assign shl_ln1273_772_fu_48693_p3 = {{a_V_247_reg_49860}, {5'd0}};

assign shl_ln1273_773_fu_48700_p3 = {{a_V_247_reg_49860}, {3'd0}};

assign shl_ln1273_774_fu_45533_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6_int_reg;

assign shl_ln1273_774_fu_45533_p3 = {{shl_ln1273_774_fu_45533_p1}, {5'd0}};

assign shl_ln1273_775_fu_45557_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6_int_reg;

assign shl_ln1273_775_fu_45557_p3 = {{shl_ln1273_775_fu_45557_p1}, {4'd0}};

assign shl_ln1273_776_fu_45602_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5_int_reg;

assign shl_ln1273_776_fu_45602_p3 = {{shl_ln1273_776_fu_45602_p1}, {5'd0}};

assign shl_ln1273_777_fu_48774_p3 = {{a_V_249_reg_49897}, {4'd0}};

assign shl_ln1273_778_fu_45692_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4_int_reg;

assign shl_ln1273_778_fu_45692_p3 = {{shl_ln1273_778_fu_45692_p1}, {5'd0}};

assign shl_ln1273_779_fu_45746_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4_int_reg;

assign shl_ln1273_779_fu_45746_p3 = {{shl_ln1273_779_fu_45746_p1}, {3'd0}};

assign shl_ln1273_780_fu_45774_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4_int_reg;

assign shl_ln1273_780_fu_45774_p3 = {{shl_ln1273_780_fu_45774_p1}, {4'd0}};

assign shl_ln1273_781_fu_45786_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4_int_reg;

assign shl_ln1273_781_fu_45786_p3 = {{shl_ln1273_781_fu_45786_p1}, {1'd0}};

assign shl_ln1273_782_fu_45833_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3_int_reg;

assign shl_ln1273_782_fu_45833_p3 = {{shl_ln1273_782_fu_45833_p1}, {5'd0}};

assign shl_ln1273_783_fu_48801_p3 = {{a_V_251_reg_49960}, {4'd0}};

assign shl_ln1273_784_fu_48812_p3 = {{a_V_251_reg_49960}, {2'd0}};

assign shl_ln1273_785_fu_45899_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3_int_reg;

assign shl_ln1273_785_fu_45899_p3 = {{shl_ln1273_785_fu_45899_p1}, {3'd0}};

assign shl_ln1273_786_fu_45936_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2_int_reg;

assign shl_ln1273_786_fu_45936_p3 = {{shl_ln1273_786_fu_45936_p1}, {5'd0}};

assign shl_ln1273_787_fu_45976_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2_int_reg;

assign shl_ln1273_787_fu_45976_p3 = {{shl_ln1273_787_fu_45976_p1}, {4'd0}};

assign shl_ln1273_788_fu_45988_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2_int_reg;

assign shl_ln1273_788_fu_45988_p3 = {{shl_ln1273_788_fu_45988_p1}, {1'd0}};

assign shl_ln1273_789_fu_46051_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1_int_reg;

assign shl_ln1273_789_fu_46051_p3 = {{shl_ln1273_789_fu_46051_p1}, {5'd0}};

assign shl_ln1273_790_fu_46059_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1_int_reg;

assign shl_ln1273_790_fu_46059_p3 = {{shl_ln1273_790_fu_46059_p1}, {1'd0}};

assign shl_ln1273_791_fu_46113_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1_int_reg;

assign shl_ln1273_791_fu_46113_p3 = {{shl_ln1273_791_fu_46113_p1}, {3'd0}};

assign shl_ln1273_792_fu_46141_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1_int_reg;

assign shl_ln1273_792_fu_46141_p3 = {{shl_ln1273_792_fu_46141_p1}, {4'd0}};

assign shl_ln1273_793_fu_46159_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1_int_reg;

assign shl_ln1273_793_fu_46159_p3 = {{shl_ln1273_793_fu_46159_p1}, {2'd0}};

assign shl_ln1273_794_fu_46228_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_int_reg;

assign shl_ln1273_794_fu_46228_p3 = {{shl_ln1273_794_fu_46228_p1}, {4'd0}};

assign shl_ln1273_795_fu_46256_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_int_reg;

assign shl_ln1273_795_fu_46256_p3 = {{shl_ln1273_795_fu_46256_p1}, {1'd0}};

assign shl_ln1273_796_fu_48839_p3 = {{a_V_254_reg_50029}, {5'd0}};

assign shl_ln1273_797_fu_48846_p3 = {{a_V_254_reg_50029}, {2'd0}};

assign shl_ln1273_798_fu_46303_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16_int_reg;

assign shl_ln1273_798_fu_46303_p3 = {{shl_ln1273_798_fu_46303_p1}, {5'd0}};

assign shl_ln1273_799_fu_46343_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16_int_reg;

assign shl_ln1273_799_fu_46343_p3 = {{shl_ln1273_799_fu_46343_p1}, {4'd0}};

assign shl_ln1273_800_fu_46355_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16_int_reg;

assign shl_ln1273_800_fu_46355_p3 = {{shl_ln1273_800_fu_46355_p1}, {1'd0}};

assign shl_ln1273_801_fu_46421_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15_int_reg;

assign shl_ln1273_801_fu_46421_p3 = {{shl_ln1273_801_fu_46421_p1}, {5'd0}};

assign shl_ln1273_802_fu_46501_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15_int_reg;

assign shl_ln1273_802_fu_46501_p3 = {{shl_ln1273_802_fu_46501_p1}, {4'd0}};

assign shl_ln1273_803_fu_46537_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14_int_reg;

assign shl_ln1273_803_fu_46537_p3 = {{shl_ln1273_803_fu_46537_p1}, {5'd0}};

assign shl_ln1273_804_fu_46580_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13_int_reg;

assign shl_ln1273_804_fu_46580_p3 = {{shl_ln1273_804_fu_46580_p1}, {5'd0}};

assign shl_ln1273_805_fu_46613_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12_int_reg;

assign shl_ln1273_805_fu_46613_p3 = {{shl_ln1273_805_fu_46613_p1}, {5'd0}};

assign shl_ln1273_806_fu_46621_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12_int_reg;

assign shl_ln1273_806_fu_46621_p3 = {{shl_ln1273_806_fu_46621_p1}, {2'd0}};

assign shl_ln1273_807_fu_46686_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11_int_reg;

assign shl_ln1273_807_fu_46686_p3 = {{shl_ln1273_807_fu_46686_p1}, {5'd0}};

assign shl_ln1273_808_fu_46710_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11_int_reg;

assign shl_ln1273_808_fu_46710_p3 = {{shl_ln1273_808_fu_46710_p1}, {3'd0}};

assign shl_ln1273_809_fu_46738_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11_int_reg;

assign shl_ln1273_809_fu_46738_p3 = {{shl_ln1273_809_fu_46738_p1}, {4'd0}};

assign shl_ln1273_810_fu_46750_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11_int_reg;

assign shl_ln1273_810_fu_46750_p3 = {{shl_ln1273_810_fu_46750_p1}, {1'd0}};

assign shl_ln1273_811_fu_46828_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11_int_reg;

assign shl_ln1273_811_fu_46828_p3 = {{shl_ln1273_811_fu_46828_p1}, {2'd0}};

assign shl_ln1273_812_fu_46867_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10_int_reg;

assign shl_ln1273_812_fu_46867_p3 = {{shl_ln1273_812_fu_46867_p1}, {5'd0}};

assign shl_ln1273_813_fu_46875_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10_int_reg;

assign shl_ln1273_813_fu_46875_p3 = {{shl_ln1273_813_fu_46875_p1}, {3'd0}};

assign shl_ln1273_814_fu_46913_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10_int_reg;

assign shl_ln1273_814_fu_46913_p3 = {{shl_ln1273_814_fu_46913_p1}, {2'd0}};

assign shl_ln1273_815_fu_47005_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9_int_reg;

assign shl_ln1273_815_fu_47005_p3 = {{shl_ln1273_815_fu_47005_p1}, {5'd0}};

assign shl_ln1273_816_fu_47075_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9_int_reg;

assign shl_ln1273_816_fu_47075_p3 = {{shl_ln1273_816_fu_47075_p1}, {4'd0}};

assign shl_ln1273_817_fu_47121_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8_int_reg;

assign shl_ln1273_817_fu_47121_p3 = {{shl_ln1273_817_fu_47121_p1}, {5'd0}};

assign shl_ln1273_818_fu_47161_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8_int_reg;

assign shl_ln1273_818_fu_47161_p3 = {{shl_ln1273_818_fu_47161_p1}, {1'd0}};

assign shl_ln1273_819_fu_47189_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8_int_reg;

assign shl_ln1273_819_fu_47189_p3 = {{shl_ln1273_819_fu_47189_p1}, {4'd0}};

assign shl_ln1273_820_fu_47226_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7_int_reg;

assign shl_ln1273_820_fu_47226_p3 = {{shl_ln1273_820_fu_47226_p1}, {4'd0}};

assign shl_ln1273_821_fu_47238_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7_int_reg;

assign shl_ln1273_821_fu_47238_p3 = {{shl_ln1273_821_fu_47238_p1}, {1'd0}};

assign shl_ln1273_822_fu_47276_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7_int_reg;

assign shl_ln1273_822_fu_47276_p3 = {{shl_ln1273_822_fu_47276_p1}, {5'd0}};

assign shl_ln1273_823_fu_47316_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7_int_reg;

assign shl_ln1273_823_fu_47316_p3 = {{shl_ln1273_823_fu_47316_p1}, {2'd0}};

assign shl_ln1273_824_fu_47353_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6_int_reg;

assign shl_ln1273_824_fu_47353_p3 = {{shl_ln1273_824_fu_47353_p1}, {5'd0}};

assign shl_ln1273_825_fu_47393_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6_int_reg;

assign shl_ln1273_825_fu_47393_p3 = {{shl_ln1273_825_fu_47393_p1}, {1'd0}};

assign shl_ln1273_826_fu_47431_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6_int_reg;

assign shl_ln1273_826_fu_47431_p3 = {{shl_ln1273_826_fu_47431_p1}, {2'd0}};

assign shl_ln1273_827_fu_47459_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6_int_reg;

assign shl_ln1273_827_fu_47459_p3 = {{shl_ln1273_827_fu_47459_p1}, {4'd0}};

assign shl_ln1273_828_fu_47487_p3 = {{a_V_266_reg_49712}, {5'd0}};

assign shl_ln1273_829_fu_45263_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5_int_reg;

assign shl_ln1273_829_fu_45263_p3 = {{shl_ln1273_829_fu_45263_p1}, {4'd0}};

assign shl_ln1273_830_fu_47510_p3 = {{a_V_266_reg_49712}, {1'd0}};

assign shl_ln1273_831_fu_47575_p3 = {{a_V_267_reg_49736}, {5'd0}};

assign shl_ln1273_832_fu_47582_p3 = {{a_V_267_reg_49736}, {3'd0}};

assign shl_ln1273_833_fu_47650_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3_int_reg;

assign shl_ln1273_833_fu_47650_p3 = {{shl_ln1273_833_fu_47650_p1}, {5'd0}};

assign shl_ln1273_834_fu_47674_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3_int_reg;

assign shl_ln1273_834_fu_47674_p3 = {{shl_ln1273_834_fu_47674_p1}, {4'd0}};

assign shl_ln1273_835_fu_47686_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3_int_reg;

assign shl_ln1273_835_fu_47686_p3 = {{shl_ln1273_835_fu_47686_p1}, {1'd0}};

assign shl_ln1273_836_fu_47777_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2_int_reg;

assign shl_ln1273_836_fu_47777_p3 = {{shl_ln1273_836_fu_47777_p1}, {4'd0}};

assign shl_ln1273_837_fu_47789_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2_int_reg;

assign shl_ln1273_837_fu_47789_p3 = {{shl_ln1273_837_fu_47789_p1}, {1'd0}};

assign shl_ln1273_838_fu_47817_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2_int_reg;

assign shl_ln1273_838_fu_47817_p3 = {{shl_ln1273_838_fu_47817_p1}, {5'd0}};

assign shl_ln1273_839_fu_47851_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2_int_reg;

assign shl_ln1273_839_fu_47851_p3 = {{shl_ln1273_839_fu_47851_p1}, {2'd0}};

assign shl_ln1273_840_fu_47915_p3 = {{a_V_270_reg_49762}, {5'd0}};

assign shl_ln1273_841_fu_47937_p3 = {{a_V_270_reg_49762}, {4'd0}};

assign shl_ln1273_842_fu_47954_p3 = {{a_V_270_reg_49762}, {1'd0}};

assign shl_ln1273_843_fu_48025_p3 = {{a_V_271_reg_49786}, {5'd0}};

assign shl_ln1273_844_fu_48032_p3 = {{a_V_271_reg_49786}, {2'd0}};

assign shl_ln1273_845_fu_48075_p3 = {{a_V_271_reg_49786}, {4'd0}};

assign shl_ln1273_846_fu_48116_p3 = {{a_V_271_reg_49786}, {3'd0}};

assign shl_ln1273_s_fu_48589_p3 = {{a_V_reg_49811}, {3'd0}};

assign shl_ln_fu_48566_p3 = {{a_V_reg_49811}, {5'd0}};

assign sub_ln1273_1900_fu_46153_p2 = ($signed(21'd0) - $signed(sext_ln1273_1344_fu_46149_p1));

assign sub_ln1273_1917_fu_46822_p2 = ($signed(21'd0) - $signed(sext_ln1273_1357_fu_46746_p1));

assign sub_ln1273_1939_fu_45275_p2 = ($signed(21'd0) - $signed(sext_ln1273_1375_fu_45271_p1));

assign sub_ln1273_1951_fu_47948_p2 = ($signed(21'd0) - $signed(sext_ln1273_1387_fu_47944_p1));

assign sub_ln1273_fu_45569_p2 = ($signed(21'd0) - $signed(sext_ln1273_1330_fu_45565_p1));

always @ (posedge ap_clk) begin
    sub_ln1273_1939_reg_49725[3:0] <= 4'b0000;
end

endmodule //kernel_wrapper_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s
