;redcode
;assert 1
	SPL 0, 90
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB <0, @2
	SUB -207, <-120
	SUB #212, @0
	ADD #270, <0
	ADD #270, <0
	MOV -7, <-20
	SUB #219, @6
	SUB -207, <-120
	ADD 270, 60
	JMP <121, 303
	JMP <121, 303
	ADD #230, <0
	SUB -807, <-120
	SPL 721, @-509
	ADD #270, <0
	SLT 270, 60
	SPL 0, <112
	MOV -7, <-20
	MOV -7, <-20
	CMP @0, @2
	SUB #-16, <-20
	DJN <-123, 108
	SUB -7, <-125
	ADD 210, 60
	SLT #162, @200
	JMP <-127, 100
	SUB -207, <-120
	SUB -207, <-120
	JMP <-127, 100
	CMP 210, @10
	CMP 210, @10
	ADD 210, 60
	SUB @127, 106
	SUB @-127, 100
	SUB 12, -11
	DJN @-1, <-725
	JMP <-127, 100
	SLT 721, -509
	MOV -7, <-20
	SUB #-16, <-20
	SUB @0, @2
	SUB @121, 106
	SUB #210, @0
	SPL 0, -11
	SUB -0, 901
	SUB @126, @110
