Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Sun Sep 26 19:59:28 2021
| Host         : spencer-XPS-15-9570 running 64-bit Ubuntu 19.04
| Command      : report_timing_summary -max_paths 10 -file au_plus_top_0_timing_summary_routed.rpt -pb au_plus_top_0_timing_summary_routed.pb -rpx au_plus_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_plus_top_0
| Device       : 7a100t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.896        0.000                      0                  173        0.111        0.000                      0                  173        3.750        0.000                       0                    80  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.896        0.000                      0                  173        0.111        0.000                      0                  173        3.750        0.000                       0                    80  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.896ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.896ns  (required time - arrival time)
  Source:                 uart_rx/M_savedData_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/M_savedData_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 1.056ns (27.617%)  route 2.768ns (72.383%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.037ns = ( 15.037 - 10.000 ) 
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.710     5.337    uart_rx/clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  uart_rx/M_savedData_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.456     5.793 r  uart_rx/M_savedData_q_reg[5]/Q
                         net (fo=4, routed)           0.973     6.766    uart_rx/Q[5]
    SLICE_X3Y79          LUT5 (Prop_lut5_I0_O)        0.124     6.890 f  uart_rx/FSM_sequential_M_state_q[1]_i_5/O
                         net (fo=3, routed)           0.658     7.549    uart_rx/FSM_sequential_M_state_q[1]_i_5_n_0
    SLICE_X3Y79          LUT4 (Prop_lut4_I0_O)        0.150     7.699 f  uart_rx/M_savedData_q[7]_i_4/O
                         net (fo=1, routed)           0.582     8.281    greeter/ram/M_savedData_q_reg[0]_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I3_O)        0.326     8.607 r  greeter/ram/M_savedData_q[7]_i_1__0/O
                         net (fo=8, routed)           0.554     9.161    uart_tx/E[0]
    SLICE_X4Y81          FDRE                                         r  uart_tx/M_savedData_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.590    15.037    uart_tx/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  uart_tx/M_savedData_q_reg[1]/C
                         clock pessimism              0.260    15.297    
                         clock uncertainty           -0.035    15.262    
    SLICE_X4Y81          FDRE (Setup_fdre_C_CE)      -0.205    15.057    uart_tx/M_savedData_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -9.161    
  -------------------------------------------------------------------
                         slack                                  5.896    

Slack (MET) :             5.896ns  (required time - arrival time)
  Source:                 uart_rx/M_savedData_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/M_savedData_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 1.056ns (27.617%)  route 2.768ns (72.383%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.037ns = ( 15.037 - 10.000 ) 
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.710     5.337    uart_rx/clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  uart_rx/M_savedData_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.456     5.793 r  uart_rx/M_savedData_q_reg[5]/Q
                         net (fo=4, routed)           0.973     6.766    uart_rx/Q[5]
    SLICE_X3Y79          LUT5 (Prop_lut5_I0_O)        0.124     6.890 f  uart_rx/FSM_sequential_M_state_q[1]_i_5/O
                         net (fo=3, routed)           0.658     7.549    uart_rx/FSM_sequential_M_state_q[1]_i_5_n_0
    SLICE_X3Y79          LUT4 (Prop_lut4_I0_O)        0.150     7.699 f  uart_rx/M_savedData_q[7]_i_4/O
                         net (fo=1, routed)           0.582     8.281    greeter/ram/M_savedData_q_reg[0]_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I3_O)        0.326     8.607 r  greeter/ram/M_savedData_q[7]_i_1__0/O
                         net (fo=8, routed)           0.554     9.161    uart_tx/E[0]
    SLICE_X4Y81          FDRE                                         r  uart_tx/M_savedData_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.590    15.037    uart_tx/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  uart_tx/M_savedData_q_reg[2]/C
                         clock pessimism              0.260    15.297    
                         clock uncertainty           -0.035    15.262    
    SLICE_X4Y81          FDRE (Setup_fdre_C_CE)      -0.205    15.057    uart_tx/M_savedData_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -9.161    
  -------------------------------------------------------------------
                         slack                                  5.896    

Slack (MET) :             5.896ns  (required time - arrival time)
  Source:                 uart_rx/M_savedData_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/M_savedData_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 1.056ns (27.617%)  route 2.768ns (72.383%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.037ns = ( 15.037 - 10.000 ) 
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.710     5.337    uart_rx/clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  uart_rx/M_savedData_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.456     5.793 r  uart_rx/M_savedData_q_reg[5]/Q
                         net (fo=4, routed)           0.973     6.766    uart_rx/Q[5]
    SLICE_X3Y79          LUT5 (Prop_lut5_I0_O)        0.124     6.890 f  uart_rx/FSM_sequential_M_state_q[1]_i_5/O
                         net (fo=3, routed)           0.658     7.549    uart_rx/FSM_sequential_M_state_q[1]_i_5_n_0
    SLICE_X3Y79          LUT4 (Prop_lut4_I0_O)        0.150     7.699 f  uart_rx/M_savedData_q[7]_i_4/O
                         net (fo=1, routed)           0.582     8.281    greeter/ram/M_savedData_q_reg[0]_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I3_O)        0.326     8.607 r  greeter/ram/M_savedData_q[7]_i_1__0/O
                         net (fo=8, routed)           0.554     9.161    uart_tx/E[0]
    SLICE_X4Y81          FDRE                                         r  uart_tx/M_savedData_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.590    15.037    uart_tx/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  uart_tx/M_savedData_q_reg[7]/C
                         clock pessimism              0.260    15.297    
                         clock uncertainty           -0.035    15.262    
    SLICE_X4Y81          FDRE (Setup_fdre_C_CE)      -0.205    15.057    uart_tx/M_savedData_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -9.161    
  -------------------------------------------------------------------
                         slack                                  5.896    

Slack (MET) :             5.943ns  (required time - arrival time)
  Source:                 uart_rx/M_savedData_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/M_savedData_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 1.056ns (27.971%)  route 2.719ns (72.029%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.710     5.337    uart_rx/clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  uart_rx/M_savedData_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.456     5.793 r  uart_rx/M_savedData_q_reg[5]/Q
                         net (fo=4, routed)           0.973     6.766    uart_rx/Q[5]
    SLICE_X3Y79          LUT5 (Prop_lut5_I0_O)        0.124     6.890 f  uart_rx/FSM_sequential_M_state_q[1]_i_5/O
                         net (fo=3, routed)           0.658     7.549    uart_rx/FSM_sequential_M_state_q[1]_i_5_n_0
    SLICE_X3Y79          LUT4 (Prop_lut4_I0_O)        0.150     7.699 f  uart_rx/M_savedData_q[7]_i_4/O
                         net (fo=1, routed)           0.582     8.281    greeter/ram/M_savedData_q_reg[0]_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I3_O)        0.326     8.607 r  greeter/ram/M_savedData_q[7]_i_1__0/O
                         net (fo=8, routed)           0.506     9.112    uart_tx/E[0]
    SLICE_X4Y80          FDRE                                         r  uart_tx/M_savedData_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.589    15.036    uart_tx/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  uart_tx/M_savedData_q_reg[4]/C
                         clock pessimism              0.260    15.296    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y80          FDRE (Setup_fdre_C_CE)      -0.205    15.056    uart_tx/M_savedData_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -9.112    
  -------------------------------------------------------------------
                         slack                                  5.943    

Slack (MET) :             5.943ns  (required time - arrival time)
  Source:                 uart_rx/M_savedData_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/M_savedData_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 1.056ns (27.971%)  route 2.719ns (72.029%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.710     5.337    uart_rx/clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  uart_rx/M_savedData_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.456     5.793 r  uart_rx/M_savedData_q_reg[5]/Q
                         net (fo=4, routed)           0.973     6.766    uart_rx/Q[5]
    SLICE_X3Y79          LUT5 (Prop_lut5_I0_O)        0.124     6.890 f  uart_rx/FSM_sequential_M_state_q[1]_i_5/O
                         net (fo=3, routed)           0.658     7.549    uart_rx/FSM_sequential_M_state_q[1]_i_5_n_0
    SLICE_X3Y79          LUT4 (Prop_lut4_I0_O)        0.150     7.699 f  uart_rx/M_savedData_q[7]_i_4/O
                         net (fo=1, routed)           0.582     8.281    greeter/ram/M_savedData_q_reg[0]_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I3_O)        0.326     8.607 r  greeter/ram/M_savedData_q[7]_i_1__0/O
                         net (fo=8, routed)           0.506     9.112    uart_tx/E[0]
    SLICE_X4Y80          FDRE                                         r  uart_tx/M_savedData_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.589    15.036    uart_tx/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  uart_tx/M_savedData_q_reg[5]/C
                         clock pessimism              0.260    15.296    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y80          FDRE (Setup_fdre_C_CE)      -0.205    15.056    uart_tx/M_savedData_q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -9.112    
  -------------------------------------------------------------------
                         slack                                  5.943    

Slack (MET) :             5.951ns  (required time - arrival time)
  Source:                 uart_rx/M_savedData_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/M_savedData_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 1.056ns (28.031%)  route 2.711ns (71.969%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.710     5.337    uart_rx/clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  uart_rx/M_savedData_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.456     5.793 r  uart_rx/M_savedData_q_reg[5]/Q
                         net (fo=4, routed)           0.973     6.766    uart_rx/Q[5]
    SLICE_X3Y79          LUT5 (Prop_lut5_I0_O)        0.124     6.890 f  uart_rx/FSM_sequential_M_state_q[1]_i_5/O
                         net (fo=3, routed)           0.658     7.549    uart_rx/FSM_sequential_M_state_q[1]_i_5_n_0
    SLICE_X3Y79          LUT4 (Prop_lut4_I0_O)        0.150     7.699 f  uart_rx/M_savedData_q[7]_i_4/O
                         net (fo=1, routed)           0.582     8.281    greeter/ram/M_savedData_q_reg[0]_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I3_O)        0.326     8.607 r  greeter/ram/M_savedData_q[7]_i_1__0/O
                         net (fo=8, routed)           0.498     9.104    uart_tx/E[0]
    SLICE_X7Y79          FDRE                                         r  uart_tx/M_savedData_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.589    15.036    uart_tx/clk_IBUF_BUFG
    SLICE_X7Y79          FDRE                                         r  uart_tx/M_savedData_q_reg[3]/C
                         clock pessimism              0.260    15.296    
                         clock uncertainty           -0.035    15.261    
    SLICE_X7Y79          FDRE (Setup_fdre_C_CE)      -0.205    15.056    uart_tx/M_savedData_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -9.104    
  -------------------------------------------------------------------
                         slack                                  5.951    

Slack (MET) :             6.235ns  (required time - arrival time)
  Source:                 uart_rx/M_savedData_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/M_savedData_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 1.056ns (30.316%)  route 2.427ns (69.684%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.710     5.337    uart_rx/clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  uart_rx/M_savedData_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.456     5.793 r  uart_rx/M_savedData_q_reg[5]/Q
                         net (fo=4, routed)           0.973     6.766    uart_rx/Q[5]
    SLICE_X3Y79          LUT5 (Prop_lut5_I0_O)        0.124     6.890 f  uart_rx/FSM_sequential_M_state_q[1]_i_5/O
                         net (fo=3, routed)           0.658     7.549    uart_rx/FSM_sequential_M_state_q[1]_i_5_n_0
    SLICE_X3Y79          LUT4 (Prop_lut4_I0_O)        0.150     7.699 f  uart_rx/M_savedData_q[7]_i_4/O
                         net (fo=1, routed)           0.582     8.281    greeter/ram/M_savedData_q_reg[0]_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I3_O)        0.326     8.607 r  greeter/ram/M_savedData_q[7]_i_1__0/O
                         net (fo=8, routed)           0.214     8.820    uart_tx/E[0]
    SLICE_X5Y79          FDRE                                         r  uart_tx/M_savedData_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.589    15.036    uart_tx/clk_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  uart_tx/M_savedData_q_reg[0]/C
                         clock pessimism              0.260    15.296    
                         clock uncertainty           -0.035    15.261    
    SLICE_X5Y79          FDRE (Setup_fdre_C_CE)      -0.205    15.056    uart_tx/M_savedData_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -8.820    
  -------------------------------------------------------------------
                         slack                                  6.235    

Slack (MET) :             6.235ns  (required time - arrival time)
  Source:                 uart_rx/M_savedData_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/M_savedData_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 1.056ns (30.316%)  route 2.427ns (69.684%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.710     5.337    uart_rx/clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  uart_rx/M_savedData_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.456     5.793 r  uart_rx/M_savedData_q_reg[5]/Q
                         net (fo=4, routed)           0.973     6.766    uart_rx/Q[5]
    SLICE_X3Y79          LUT5 (Prop_lut5_I0_O)        0.124     6.890 f  uart_rx/FSM_sequential_M_state_q[1]_i_5/O
                         net (fo=3, routed)           0.658     7.549    uart_rx/FSM_sequential_M_state_q[1]_i_5_n_0
    SLICE_X3Y79          LUT4 (Prop_lut4_I0_O)        0.150     7.699 f  uart_rx/M_savedData_q[7]_i_4/O
                         net (fo=1, routed)           0.582     8.281    greeter/ram/M_savedData_q_reg[0]_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I3_O)        0.326     8.607 r  greeter/ram/M_savedData_q[7]_i_1__0/O
                         net (fo=8, routed)           0.214     8.820    uart_tx/E[0]
    SLICE_X5Y79          FDRE                                         r  uart_tx/M_savedData_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.589    15.036    uart_tx/clk_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  uart_tx/M_savedData_q_reg[6]/C
                         clock pessimism              0.260    15.296    
                         clock uncertainty           -0.035    15.261    
    SLICE_X5Y79          FDRE (Setup_fdre_C_CE)      -0.205    15.056    uart_tx/M_savedData_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -8.820    
  -------------------------------------------------------------------
                         slack                                  6.235    

Slack (MET) :             6.249ns  (required time - arrival time)
  Source:                 uart_tx/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 1.120ns (30.697%)  route 2.529ns (69.303%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.037ns = ( 15.037 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.706     5.333    uart_tx/clk_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  uart_tx/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.518     5.851 f  uart_tx/M_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.820     6.671    uart_tx/M_ctr_q_reg_n_0_[0]
    SLICE_X1Y77          LUT2 (Prop_lut2_I0_O)        0.152     6.823 r  uart_tx/M_ctr_q[3]_i_2/O
                         net (fo=2, routed)           0.584     7.407    uart_tx/M_ctr_q[3]_i_2_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I4_O)        0.326     7.733 f  uart_tx/FSM_sequential_M_state_q[1]_i_3__0/O
                         net (fo=9, routed)           0.651     8.384    uart_tx/FSM_sequential_M_state_q[1]_i_3__0_n_0
    SLICE_X2Y78          LUT5 (Prop_lut5_I2_O)        0.124     8.508 r  uart_tx/M_ctr_q[6]_i_1/O
                         net (fo=1, routed)           0.474     8.982    uart_tx/M_ctr_q[6]_i_1_n_0
    SLICE_X1Y78          FDRE                                         r  uart_tx/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.590    15.037    uart_tx/clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  uart_tx/M_ctr_q_reg[6]/C
                         clock pessimism              0.276    15.313    
                         clock uncertainty           -0.035    15.278    
    SLICE_X1Y78          FDRE (Setup_fdre_C_D)       -0.047    15.231    uart_tx/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.231    
                         arrival time                          -8.982    
  -------------------------------------------------------------------
                         slack                                  6.249    

Slack (MET) :             6.251ns  (required time - arrival time)
  Source:                 greeter/M_hello_count_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            greeter/M_hello_count_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 0.766ns (21.746%)  route 2.757ns (78.254%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.708     5.335    greeter/clk_IBUF_BUFG
    SLICE_X6Y78          FDRE                                         r  greeter/M_hello_count_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.518     5.853 r  greeter/M_hello_count_q_reg[0]/Q
                         net (fo=14, routed)          1.108     6.961    greeter/M_hello_count_q[0]
    SLICE_X6Y80          LUT4 (Prop_lut4_I0_O)        0.124     7.085 r  greeter/M_name_count_q[4]_i_3/O
                         net (fo=5, routed)           1.156     8.241    greeter/ram/M_savedData_q_reg[4]_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I2_O)        0.124     8.365 r  greeter/ram/M_hello_count_q[3]_i_1/O
                         net (fo=4, routed)           0.493     8.858    greeter/ram_n_8
    SLICE_X6Y80          FDRE                                         r  greeter/M_hello_count_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.589    15.036    greeter/clk_IBUF_BUFG
    SLICE_X6Y80          FDRE                                         r  greeter/M_hello_count_q_reg[2]/C
                         clock pessimism              0.277    15.313    
                         clock uncertainty           -0.035    15.278    
    SLICE_X6Y80          FDRE (Setup_fdre_C_CE)      -0.169    15.109    greeter/M_hello_count_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  6.251    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 greeter/M_name_count_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            greeter/ram/ram_reg_0_31_0_0/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.363%)  route 0.295ns (67.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.591     1.539    greeter/clk_IBUF_BUFG
    SLICE_X4Y78          FDRE                                         r  greeter/M_name_count_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  greeter/M_name_count_q_reg[0]/Q
                         net (fo=14, routed)          0.295     1.975    greeter/ram/ram_reg_0_31_0_0/A0
    SLICE_X6Y79          RAMS32                                       r  greeter/ram/ram_reg_0_31_0_0/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.861     2.055    greeter/ram/ram_reg_0_31_0_0/WCLK
    SLICE_X6Y79          RAMS32                                       r  greeter/ram/ram_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.501     1.554    
    SLICE_X6Y79          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.864    greeter/ram/ram_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 greeter/M_name_count_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            greeter/ram/ram_reg_0_31_1_1/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.363%)  route 0.295ns (67.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.591     1.539    greeter/clk_IBUF_BUFG
    SLICE_X4Y78          FDRE                                         r  greeter/M_name_count_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  greeter/M_name_count_q_reg[0]/Q
                         net (fo=14, routed)          0.295     1.975    greeter/ram/ram_reg_0_31_1_1/A0
    SLICE_X6Y79          RAMS32                                       r  greeter/ram/ram_reg_0_31_1_1/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.861     2.055    greeter/ram/ram_reg_0_31_1_1/WCLK
    SLICE_X6Y79          RAMS32                                       r  greeter/ram/ram_reg_0_31_1_1/SP/CLK
                         clock pessimism             -0.501     1.554    
    SLICE_X6Y79          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.864    greeter/ram/ram_reg_0_31_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 greeter/M_name_count_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            greeter/ram/ram_reg_0_31_2_2/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.363%)  route 0.295ns (67.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.591     1.539    greeter/clk_IBUF_BUFG
    SLICE_X4Y78          FDRE                                         r  greeter/M_name_count_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  greeter/M_name_count_q_reg[0]/Q
                         net (fo=14, routed)          0.295     1.975    greeter/ram/ram_reg_0_31_2_2/A0
    SLICE_X6Y79          RAMS32                                       r  greeter/ram/ram_reg_0_31_2_2/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.861     2.055    greeter/ram/ram_reg_0_31_2_2/WCLK
    SLICE_X6Y79          RAMS32                                       r  greeter/ram/ram_reg_0_31_2_2/SP/CLK
                         clock pessimism             -0.501     1.554    
    SLICE_X6Y79          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.864    greeter/ram/ram_reg_0_31_2_2/SP
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 greeter/M_name_count_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            greeter/ram/ram_reg_0_31_3_3/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.363%)  route 0.295ns (67.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.591     1.539    greeter/clk_IBUF_BUFG
    SLICE_X4Y78          FDRE                                         r  greeter/M_name_count_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  greeter/M_name_count_q_reg[0]/Q
                         net (fo=14, routed)          0.295     1.975    greeter/ram/ram_reg_0_31_3_3/A0
    SLICE_X6Y79          RAMS32                                       r  greeter/ram/ram_reg_0_31_3_3/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.861     2.055    greeter/ram/ram_reg_0_31_3_3/WCLK
    SLICE_X6Y79          RAMS32                                       r  greeter/ram/ram_reg_0_31_3_3/SP/CLK
                         clock pessimism             -0.501     1.554    
    SLICE_X6Y79          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.864    greeter/ram/ram_reg_0_31_3_3/SP
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 greeter/M_name_count_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            greeter/ram/ram_reg_0_31_4_4/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.353%)  route 0.324ns (69.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.591     1.539    greeter/clk_IBUF_BUFG
    SLICE_X4Y78          FDRE                                         r  greeter/M_name_count_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  greeter/M_name_count_q_reg[0]/Q
                         net (fo=14, routed)          0.324     2.004    greeter/ram/ram_reg_0_31_4_4/A0
    SLICE_X2Y79          RAMS32                                       r  greeter/ram/ram_reg_0_31_4_4/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.864     2.058    greeter/ram/ram_reg_0_31_4_4/WCLK
    SLICE_X2Y79          RAMS32                                       r  greeter/ram/ram_reg_0_31_4_4/SP/CLK
                         clock pessimism             -0.480     1.578    
    SLICE_X2Y79          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.888    greeter/ram/ram_reg_0_31_4_4/SP
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 greeter/M_name_count_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            greeter/ram/ram_reg_0_31_5_5/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.353%)  route 0.324ns (69.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.591     1.539    greeter/clk_IBUF_BUFG
    SLICE_X4Y78          FDRE                                         r  greeter/M_name_count_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  greeter/M_name_count_q_reg[0]/Q
                         net (fo=14, routed)          0.324     2.004    greeter/ram/ram_reg_0_31_5_5/A0
    SLICE_X2Y79          RAMS32                                       r  greeter/ram/ram_reg_0_31_5_5/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.864     2.058    greeter/ram/ram_reg_0_31_5_5/WCLK
    SLICE_X2Y79          RAMS32                                       r  greeter/ram/ram_reg_0_31_5_5/SP/CLK
                         clock pessimism             -0.480     1.578    
    SLICE_X2Y79          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.888    greeter/ram/ram_reg_0_31_5_5/SP
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 greeter/M_name_count_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            greeter/ram/ram_reg_0_31_6_6/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.353%)  route 0.324ns (69.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.591     1.539    greeter/clk_IBUF_BUFG
    SLICE_X4Y78          FDRE                                         r  greeter/M_name_count_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  greeter/M_name_count_q_reg[0]/Q
                         net (fo=14, routed)          0.324     2.004    greeter/ram/ram_reg_0_31_6_6/A0
    SLICE_X2Y79          RAMS32                                       r  greeter/ram/ram_reg_0_31_6_6/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.864     2.058    greeter/ram/ram_reg_0_31_6_6/WCLK
    SLICE_X2Y79          RAMS32                                       r  greeter/ram/ram_reg_0_31_6_6/SP/CLK
                         clock pessimism             -0.480     1.578    
    SLICE_X2Y79          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.888    greeter/ram/ram_reg_0_31_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 greeter/M_name_count_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            greeter/ram/ram_reg_0_31_7_7/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.353%)  route 0.324ns (69.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.591     1.539    greeter/clk_IBUF_BUFG
    SLICE_X4Y78          FDRE                                         r  greeter/M_name_count_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  greeter/M_name_count_q_reg[0]/Q
                         net (fo=14, routed)          0.324     2.004    greeter/ram/ram_reg_0_31_7_7/A0
    SLICE_X2Y79          RAMS32                                       r  greeter/ram/ram_reg_0_31_7_7/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.864     2.058    greeter/ram/ram_reg_0_31_7_7/WCLK
    SLICE_X2Y79          RAMS32                                       r  greeter/ram/ram_reg_0_31_7_7/SP/CLK
                         clock pessimism             -0.480     1.578    
    SLICE_X2Y79          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.888    greeter/ram/ram_reg_0_31_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 uart_rx/M_savedData_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            greeter/ram/ram_reg_0_31_7_7/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.158%)  route 0.140ns (49.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.594     1.542    uart_rx/clk_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  uart_rx/M_savedData_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.683 r  uart_rx/M_savedData_q_reg[7]/Q
                         net (fo=4, routed)           0.140     1.823    greeter/ram/ram_reg_0_31_7_7/D
    SLICE_X2Y79          RAMS32                                       r  greeter/ram/ram_reg_0_31_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.864     2.058    greeter/ram/ram_reg_0_31_7_7/WCLK
    SLICE_X2Y79          RAMS32                                       r  greeter/ram/ram_reg_0_31_7_7/SP/CLK
                         clock pessimism             -0.503     1.555    
    SLICE_X2Y79          RAMS32 (Hold_rams32_CLK_I)
                                                      0.114     1.669    greeter/ram/ram_reg_0_31_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 uart_tx/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/M_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.592     1.540    uart_tx/clk_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  uart_tx/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141     1.681 r  uart_tx/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=17, routed)          0.121     1.803    uart_tx/M_state_q[0]
    SLICE_X2Y77          LUT3 (Prop_lut3_I0_O)        0.048     1.851 r  uart_tx/M_ctr_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.851    uart_tx/M_ctr_q[0]_i_1_n_0
    SLICE_X2Y77          FDRE                                         r  uart_tx/M_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.862     2.056    uart_tx/clk_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  uart_tx/M_ctr_q_reg[0]/C
                         clock pessimism             -0.503     1.553    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.133     1.686    uart_tx/M_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y80    greeter/FSM_sequential_M_state_q_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y80    greeter/FSM_sequential_M_state_q_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y78    greeter/M_hello_count_q_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y78    greeter/M_hello_count_q_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y80    greeter/M_hello_count_q_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y80    greeter/M_hello_count_q_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y78    greeter/M_name_count_q_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y78    greeter/M_name_count_q_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y78    greeter/M_name_count_q_reg[2]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y79    greeter/ram/ram_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y79    greeter/ram/ram_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y79    greeter/ram/ram_reg_0_31_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y79    greeter/ram/ram_reg_0_31_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y79    greeter/ram/ram_reg_0_31_2_2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y79    greeter/ram/ram_reg_0_31_2_2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y79    greeter/ram/ram_reg_0_31_3_3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y79    greeter/ram/ram_reg_0_31_3_3/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y79    greeter/ram/ram_reg_0_31_4_4/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y79    greeter/ram/ram_reg_0_31_4_4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y79    greeter/ram/ram_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y79    greeter/ram/ram_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y79    greeter/ram/ram_reg_0_31_1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y79    greeter/ram/ram_reg_0_31_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y79    greeter/ram/ram_reg_0_31_2_2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y79    greeter/ram/ram_reg_0_31_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y79    greeter/ram/ram_reg_0_31_3_3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y79    greeter/ram/ram_reg_0_31_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y79    greeter/ram/ram_reg_0_31_4_4/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y79    greeter/ram/ram_reg_0_31_4_4/SP/CLK



