0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/91629/Desktop/mmu/project/project_5/project_5.sim/sim_1/behav/xsim/glbl.v,1745646325,verilog,,,,glbl,,,,,,,,
C:/Users/91629/Desktop/mmu/project/project_5/project_5.srcs/sim_1/imports/tb/cache_tb.v,1746765972,verilog,,,,cache_tb,,,../../../../../../../../../legion/Desktop/mmu/mmu_with_doc/src/rtl;../../../../project_5.srcs/sources_1/imports/rtl,,,,,
C:/Users/91629/Desktop/mmu/project/project_5/project_5.srcs/sources_1/imports/rtl/riscv_priv_csr_status.vh,1745645917,verilog,,,,,,,,,,,,
C:/Users/91629/Desktop/mmu/project/project_5/project_5.srcs/sources_1/imports/rtl/sv32.v,1746795978,verilog,,C:/Users/91629/Desktop/mmu/project/project_5/project_5.srcs/sources_1/imports/rtl/sv32_table_walk.v,C:/Users/91629/Desktop/mmu/project/project_5/project_5.srcs/sources_1/imports/rtl/sv32.vh,sv32,,,../../../../../../../../../legion/Desktop/mmu/mmu_with_doc/src/rtl;../../../../project_5.srcs/sources_1/imports/rtl,,,,,
C:/Users/91629/Desktop/mmu/project/project_5/project_5.srcs/sources_1/imports/rtl/sv32.vh,1745645917,verilog,,,,,,,,,,,,
C:/Users/91629/Desktop/mmu/project/project_5/project_5.srcs/sources_1/imports/rtl/sv32_table_walk.v,1745647075,verilog,,C:/Users/91629/Desktop/mmu/project/project_5/project_5.srcs/sources_1/imports/rtl/sv32_translate_data_to_physical.v,C:/Users/91629/Desktop/mmu/project/project_5/project_5.srcs/sources_1/imports/rtl/sv32.vh,sv32_table_walk,,,../../../../../../../../../legion/Desktop/mmu/mmu_with_doc/src/rtl;../../../../project_5.srcs/sources_1/imports/rtl,,,,,
C:/Users/91629/Desktop/mmu/project/project_5/project_5.srcs/sources_1/imports/rtl/sv32_translate_data_to_physical.v,1745645917,verilog,,C:/Users/91629/Desktop/mmu/project/project_5/project_5.srcs/sources_1/imports/rtl/sv32_translate_instruction_to_physical.v,C:/Users/91629/Desktop/mmu/project/project_5/project_5.srcs/sources_1/imports/rtl/sv32.vh;C:/Users/91629/Desktop/mmu/project/project_5/project_5.srcs/sources_1/imports/rtl/riscv_priv_csr_status.vh,sv32_translate_data_to_physical,,,../../../../../../../../../legion/Desktop/mmu/mmu_with_doc/src/rtl;../../../../project_5.srcs/sources_1/imports/rtl,,,,,
C:/Users/91629/Desktop/mmu/project/project_5/project_5.srcs/sources_1/imports/rtl/sv32_translate_instruction_to_physical.v,1745645917,verilog,,C:/Users/91629/Desktop/mmu/project/project_5/project_5.srcs/sources_1/imports/rtl/tag_ram.v,C:/Users/91629/Desktop/mmu/project/project_5/project_5.srcs/sources_1/imports/rtl/sv32.vh,sv32_translate_instruction_to_physical,,,../../../../../../../../../legion/Desktop/mmu/mmu_with_doc/src/rtl;../../../../project_5.srcs/sources_1/imports/rtl,,,,,
C:/Users/91629/Desktop/mmu/project/project_5/project_5.srcs/sources_1/imports/rtl/tag_ram.v,1746762943,verilog,,C:/Users/91629/Desktop/mmu/project/project_5/project_5.srcs/sim_1/imports/tb/cache_tb.v,,tag_ram,,,../../../../../../../../../legion/Desktop/mmu/mmu_with_doc/src/rtl;../../../../project_5.srcs/sources_1/imports/rtl,,,,,
