module module_0 (
    output logic id_1,
    id_2,
    output id_3,
    output logic id_4,
    input logic id_5,
    id_6,
    output logic id_7,
    id_8,
    id_9
);
  logic [(  id_8  ?  id_2 : id_2  ) : 1 'b0] id_10 ();
endmodule
