/* Generated by Yosys 0.9 (git sha1 1979e0b) */

(* src = "./test.v:1" *)
module timer(CLK_I, RST_I, ADR_I, CYC_I, STB_I, WE_I, RTY_O, interrupt_o);
  (* src = "./test.v:4" *)
  wire _00_;
  (* src = "./test.v:4" *)
  wire [27:0] _01_;
  (* src = "./test.v:4" *)
  wire _02_;
  (* src = "./test.v:22" *)
  wire [27:0] _03_;
  (* src = "./test.v:10" *)
  wire _04_;
  (* src = "./test.v:11" *)
  wire _05_;
  (* src = "./test.v:11" *)
  wire _06_;
  (* src = "./test.v:11" *)
  wire _07_;
  (* src = "./test.v:11" *)
  wire _08_;
  (* src = "./test.v:11" *)
  wire _09_;
  (* src = "./test.v:5" *)
  wire _10_;
  (* src = "./test.v:11" *)
  wire _11_;
  (* src = "./test.v:11" *)
  wire _12_;
  (* src = "./test.v:11" *)
  wire _13_;
  (* src = "./test.v:11" *)
  wire _14_;
  wire [27:0] _15_;
  wire [27:0] _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  (* src = "./test.v:1" *)
  input [31:2] ADR_I;
  (* src = "./test.v:1" *)
  input CLK_I;
  (* src = "./test.v:1" *)
  input CYC_I;
  (* src = "./test.v:1" *)
  input RST_I;
  (* src = "./test.v:1" *)
  output RTY_O;
  reg RTY_O;
  (* src = "./test.v:1" *)
  input STB_I;
  (* src = "./test.v:1" *)
  input WE_I;
  (* src = "./test.v:3" *)
  reg [27:0] counter;
  (* src = "./test.v:1" *)
  output interrupt_o;
  reg interrupt_o;
  assign _03_ = counter + (* src = "./test.v:22" *) 28'h0000001;
  assign _04_ = counter == (* src = "./test.v:10" *) 28'h00fffff;
  assign _05_ = interrupt_o == (* src = "./test.v:11" *) 1'h1;
  assign _06_ = ADR_I == (* src = "./test.v:11" *) 30'h3ffffff9;
  assign _07_ = CYC_I == (* src = "./test.v:11" *) 1'h1;
  assign _08_ = STB_I == (* src = "./test.v:11" *) 1'h1;
  assign _09_ = WE_I == (* src = "./test.v:11" *) 1'h0;
  assign _10_ = RST_I == (* src = "./test.v:5" *) 1'h1;
  assign _11_ = _14_ && (* src = "./test.v:11" *) _09_;
  assign _12_ = _11_ && (* src = "./test.v:11" *) _05_;
  assign _13_ = _06_ && (* src = "./test.v:11" *) _07_;
  assign _14_ = _13_ && (* src = "./test.v:11" *) _08_;
  always @(posedge CLK_I)
      RTY_O <= _00_;
  always @(posedge CLK_I)
      interrupt_o <= _02_;
  always @(posedge CLK_I)
      counter <= _01_;
  assign _15_ = _12_ ? (* full_case = 32'd1 *) (* src = "./test.v:11" *) 28'h0000000 : counter;
  assign _16_ = _04_ ? (* full_case = 32'd1 *) (* src = "./test.v:10" *) _15_ : _03_;
  assign _01_ = _10_ ? (* full_case = 32'd1 *) (* src = "./test.v:5" *) 28'h0000000 : _16_;
  assign _17_ = _12_ ? (* full_case = 32'd1 *) (* src = "./test.v:11" *) 1'h0 : 1'h1;
  assign _18_ = _04_ ? (* full_case = 32'd1 *) (* src = "./test.v:10" *) _17_ : interrupt_o;
  assign _02_ = _10_ ? (* full_case = 32'd1 *) (* src = "./test.v:5" *) 1'h0 : _18_;
  assign _19_ = _12_ ? (* full_case = 32'd1 *) (* src = "./test.v:11" *) 1'h1 : RTY_O;
  assign _20_ = _04_ ? (* full_case = 32'd1 *) (* src = "./test.v:10" *) _19_ : 1'h0;
  assign _00_ = _10_ ? (* full_case = 32'd1 *) (* src = "./test.v:5" *) 1'h0 : _20_;
endmodule
