// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rsa_mont_update_m_a (
        ap_ready,
        temp,
        a_V_read,
        ap_return_0,
        ap_return_1
);


output   ap_ready;
input  [129:0] temp;
input  [127:0] a_V_read;
output  [129:0] ap_return_0;
output  [127:0] ap_return_1;

wire   [128:0] r_V_fu_32_p4;
wire   [126:0] r_V_3_fu_46_p4;
wire   [129:0] zext_ln1669_fu_42_p1;
wire   [127:0] zext_ln1669_1_fu_56_p1;

assign ap_ready = 1'b1;

assign r_V_3_fu_46_p4 = {{a_V_read[127:1]}};

assign r_V_fu_32_p4 = {{temp[129:1]}};

assign zext_ln1669_1_fu_56_p1 = r_V_3_fu_46_p4;

assign zext_ln1669_fu_42_p1 = r_V_fu_32_p4;

assign ap_return_0 = zext_ln1669_fu_42_p1;

assign ap_return_1 = zext_ln1669_1_fu_56_p1;

endmodule //rsa_mont_update_m_a
