-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
-- Version: 2022.1.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity complex_matmul_complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_mem_AWVALID : OUT STD_LOGIC;
    m_axi_mem_AWREADY : IN STD_LOGIC;
    m_axi_mem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_mem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_mem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mem_WVALID : OUT STD_LOGIC;
    m_axi_mem_WREADY : IN STD_LOGIC;
    m_axi_mem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_mem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_WLAST : OUT STD_LOGIC;
    m_axi_mem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mem_ARVALID : OUT STD_LOGIC;
    m_axi_mem_ARREADY : IN STD_LOGIC;
    m_axi_mem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_mem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_mem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mem_RVALID : IN STD_LOGIC;
    m_axi_mem_RREADY : OUT STD_LOGIC;
    m_axi_mem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_mem_RLAST : IN STD_LOGIC;
    m_axi_mem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_mem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_BVALID : IN STD_LOGIC;
    m_axi_mem_BREADY : OUT STD_LOGIC;
    m_axi_mem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    MatC_DRAM : IN STD_LOGIC_VECTOR (63 downto 0);
    cMatC_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    cMatC_V_ce0 : OUT STD_LOGIC;
    cMatC_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cMatC_V_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    cMatC_V_1_ce0 : OUT STD_LOGIC;
    cMatC_V_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cMatC_V_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    cMatC_V_2_ce0 : OUT STD_LOGIC;
    cMatC_V_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cMatC_V_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    cMatC_V_3_ce0 : OUT STD_LOGIC;
    cMatC_V_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cMatC_V_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    cMatC_V_4_ce0 : OUT STD_LOGIC;
    cMatC_V_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cMatC_V_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    cMatC_V_5_ce0 : OUT STD_LOGIC;
    cMatC_V_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cMatC_V_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    cMatC_V_6_ce0 : OUT STD_LOGIC;
    cMatC_V_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cMatC_V_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    cMatC_V_7_ce0 : OUT STD_LOGIC;
    cMatC_V_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cMatC_V_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    cMatC_V_8_ce0 : OUT STD_LOGIC;
    cMatC_V_8_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cMatC_V_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    cMatC_V_9_ce0 : OUT STD_LOGIC;
    cMatC_V_9_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cMatC_V_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    cMatC_V_10_ce0 : OUT STD_LOGIC;
    cMatC_V_10_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cMatC_V_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    cMatC_V_11_ce0 : OUT STD_LOGIC;
    cMatC_V_11_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cMatC_V_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    cMatC_V_12_ce0 : OUT STD_LOGIC;
    cMatC_V_12_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cMatC_V_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    cMatC_V_13_ce0 : OUT STD_LOGIC;
    cMatC_V_13_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cMatC_V_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    cMatC_V_14_ce0 : OUT STD_LOGIC;
    cMatC_V_14_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cMatC_V_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    cMatC_V_15_ce0 : OUT STD_LOGIC;
    cMatC_V_15_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cMatC_V_16_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    cMatC_V_16_ce0 : OUT STD_LOGIC;
    cMatC_V_16_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cMatC_V_17_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    cMatC_V_17_ce0 : OUT STD_LOGIC;
    cMatC_V_17_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cMatC_V_18_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    cMatC_V_18_ce0 : OUT STD_LOGIC;
    cMatC_V_18_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cMatC_V_19_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    cMatC_V_19_ce0 : OUT STD_LOGIC;
    cMatC_V_19_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    zext_ln122 : IN STD_LOGIC_VECTOR (4 downto 0);
    shl_ln125 : IN STD_LOGIC_VECTOR (3 downto 0) );
end;


architecture behav of complex_matmul_complex_matmul_Pipeline_MAT_C_ROWSc_MAT_C_COLSc is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv15_4E20 : STD_LOGIC_VECTOR (14 downto 0) := "100111000100000";
    constant ap_const_lv15_1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv8_C8 : STD_LOGIC_VECTOR (7 downto 0) := "11001000";
    constant ap_const_lv7_14 : STD_LOGIC_VECTOR (6 downto 0) := "0010100";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv15_CD : STD_LOGIC_VECTOR (14 downto 0) := "000000011001101";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv10_2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv10_C8 : STD_LOGIC_VECTOR (9 downto 0) := "0011001000";
    constant ap_const_lv17_320 : STD_LOGIC_VECTOR (16 downto 0) := "00000001100100000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln122_fu_467_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal mem_blk_n_AW : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal mem_blk_n_W : STD_LOGIC;
    signal mem_blk_n_B : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal zext_ln122_cast_fu_445_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln122_cast_reg_743 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln122_fu_497_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln122_reg_752 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln122_reg_752_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln122_reg_752_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln122_reg_752_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln122_reg_752_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln122_reg_752_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln122_reg_752_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln122_reg_752_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln122_reg_752_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln122_reg_752_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln122_1_fu_505_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln122_1_reg_758 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln122_1_reg_758_pp0_iter1_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln122_1_reg_758_pp0_iter2_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln122_1_reg_758_pp0_iter3_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln122_1_reg_758_pp0_iter4_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln122_1_reg_758_pp0_iter5_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_706_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln122_1_reg_780 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_s_fu_623_p22 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_reg_885 : STD_LOGIC_VECTOR (15 downto 0);
    signal mem_addr_reg_890 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln125_1_fu_692_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln125_1_reg_896 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln125_3_fu_569_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln125_fu_679_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal j_fu_140 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln124_fu_519_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_j_load : STD_LOGIC_VECTOR (7 downto 0);
    signal i_fu_144 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_sig_allocacmp_i_load : STD_LOGIC_VECTOR (6 downto 0);
    signal indvar_flatten320_fu_148 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln122_2_fu_473_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_sig_allocacmp_indvar_flatten320_load : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln124_fu_491_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln122_fu_485_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_513_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_513_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln122_fu_543_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln122_fu_543_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln122_fu_543_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_fu_549_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_697_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln122_4_fu_592_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln125_3_fu_600_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_ln125_fu_607_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln125_1_fu_613_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln122_1_fu_595_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_513_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln125_1_fu_617_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln8_fu_669_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal zext_ln125_2_fu_689_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_697_p0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_697_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_697_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_706_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_706_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_513_ce : STD_LOGIC;
    signal grp_fu_697_ce : STD_LOGIC;
    signal grp_fu_706_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal grp_fu_697_p00 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_697_p20 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_706_p00 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln122_fu_543_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component complex_matmul_urem_7ns_6ns_7_11_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component complex_matmul_mul_7ns_9ns_15_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component complex_matmul_mux_207_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        din17_WIDTH : INTEGER;
        din18_WIDTH : INTEGER;
        din19_WIDTH : INTEGER;
        din20_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (15 downto 0);
        din5 : IN STD_LOGIC_VECTOR (15 downto 0);
        din6 : IN STD_LOGIC_VECTOR (15 downto 0);
        din7 : IN STD_LOGIC_VECTOR (15 downto 0);
        din8 : IN STD_LOGIC_VECTOR (15 downto 0);
        din9 : IN STD_LOGIC_VECTOR (15 downto 0);
        din10 : IN STD_LOGIC_VECTOR (15 downto 0);
        din11 : IN STD_LOGIC_VECTOR (15 downto 0);
        din12 : IN STD_LOGIC_VECTOR (15 downto 0);
        din13 : IN STD_LOGIC_VECTOR (15 downto 0);
        din14 : IN STD_LOGIC_VECTOR (15 downto 0);
        din15 : IN STD_LOGIC_VECTOR (15 downto 0);
        din16 : IN STD_LOGIC_VECTOR (15 downto 0);
        din17 : IN STD_LOGIC_VECTOR (15 downto 0);
        din18 : IN STD_LOGIC_VECTOR (15 downto 0);
        din19 : IN STD_LOGIC_VECTOR (15 downto 0);
        din20 : IN STD_LOGIC_VECTOR (6 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component complex_matmul_mac_muladd_3ns_8ns_8ns_10_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (2 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component complex_matmul_mul_mul_7ns_10ns_17_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component complex_matmul_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    urem_7ns_6ns_7_11_1_U413 : component complex_matmul_urem_7ns_6ns_7_11_1
    generic map (
        ID => 1,
        NUM_STAGE => 11,
        din0_WIDTH => 7,
        din1_WIDTH => 6,
        dout_WIDTH => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_513_p0,
        din1 => grp_fu_513_p1,
        ce => grp_fu_513_ce,
        dout => grp_fu_513_p2);

    mul_7ns_9ns_15_1_1_U414 : component complex_matmul_mul_7ns_9ns_15_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 9,
        dout_WIDTH => 15)
    port map (
        din0 => mul_ln122_fu_543_p0,
        din1 => mul_ln122_fu_543_p1,
        dout => mul_ln122_fu_543_p2);

    mux_207_16_1_1_U415 : component complex_matmul_mux_207_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 16,
        din10_WIDTH => 16,
        din11_WIDTH => 16,
        din12_WIDTH => 16,
        din13_WIDTH => 16,
        din14_WIDTH => 16,
        din15_WIDTH => 16,
        din16_WIDTH => 16,
        din17_WIDTH => 16,
        din18_WIDTH => 16,
        din19_WIDTH => 16,
        din20_WIDTH => 7,
        dout_WIDTH => 16)
    port map (
        din0 => cMatC_V_q0,
        din1 => cMatC_V_1_q0,
        din2 => cMatC_V_2_q0,
        din3 => cMatC_V_3_q0,
        din4 => cMatC_V_4_q0,
        din5 => cMatC_V_5_q0,
        din6 => cMatC_V_6_q0,
        din7 => cMatC_V_7_q0,
        din8 => cMatC_V_8_q0,
        din9 => cMatC_V_9_q0,
        din10 => cMatC_V_10_q0,
        din11 => cMatC_V_11_q0,
        din12 => cMatC_V_12_q0,
        din13 => cMatC_V_13_q0,
        din14 => cMatC_V_14_q0,
        din15 => cMatC_V_15_q0,
        din16 => cMatC_V_16_q0,
        din17 => cMatC_V_17_q0,
        din18 => cMatC_V_18_q0,
        din19 => cMatC_V_19_q0,
        din20 => grp_fu_513_p2,
        dout => tmp_s_fu_623_p22);

    mac_muladd_3ns_8ns_8ns_10_4_1_U416 : component complex_matmul_mac_muladd_3ns_8ns_8ns_10_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 3,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_697_p0,
        din1 => grp_fu_697_p1,
        din2 => grp_fu_697_p2,
        ce => grp_fu_697_ce,
        dout => grp_fu_697_p3);

    mul_mul_7ns_10ns_17_4_1_U417 : component complex_matmul_mul_mul_7ns_10ns_17_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 7,
        din1_WIDTH => 10,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_706_p0,
        din1 => grp_fu_706_p1,
        ce => grp_fu_706_ce,
        dout => grp_fu_706_p2);

    flow_control_loop_pipe_sequential_init_U : component complex_matmul_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter16_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    i_fu_144_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln122_fu_467_p2 = ap_const_lv1_0))) then 
                    i_fu_144 <= select_ln122_1_fu_505_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_144 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten320_fu_148_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln122_fu_467_p2 = ap_const_lv1_0))) then 
                    indvar_flatten320_fu_148 <= add_ln122_2_fu_473_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten320_fu_148 <= ap_const_lv15_0;
                end if;
            end if; 
        end if;
    end process;

    j_fu_140_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln122_fu_467_p2 = ap_const_lv1_0))) then 
                    j_fu_140 <= add_ln124_fu_519_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_140 <= ap_const_lv8_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                mem_addr_reg_890 <= sext_ln125_fu_679_p1;
                mul_ln122_1_reg_780 <= grp_fu_706_p2;
                select_ln122_1_reg_758_pp0_iter2_reg <= select_ln122_1_reg_758_pp0_iter1_reg;
                select_ln122_1_reg_758_pp0_iter3_reg <= select_ln122_1_reg_758_pp0_iter2_reg;
                select_ln122_1_reg_758_pp0_iter4_reg <= select_ln122_1_reg_758_pp0_iter3_reg;
                select_ln122_1_reg_758_pp0_iter5_reg <= select_ln122_1_reg_758_pp0_iter4_reg;
                select_ln122_reg_752_pp0_iter2_reg <= select_ln122_reg_752_pp0_iter1_reg;
                select_ln122_reg_752_pp0_iter3_reg <= select_ln122_reg_752_pp0_iter2_reg;
                select_ln122_reg_752_pp0_iter4_reg <= select_ln122_reg_752_pp0_iter3_reg;
                select_ln122_reg_752_pp0_iter5_reg <= select_ln122_reg_752_pp0_iter4_reg;
                select_ln122_reg_752_pp0_iter6_reg <= select_ln122_reg_752_pp0_iter5_reg;
                select_ln122_reg_752_pp0_iter7_reg <= select_ln122_reg_752_pp0_iter6_reg;
                select_ln122_reg_752_pp0_iter8_reg <= select_ln122_reg_752_pp0_iter7_reg;
                select_ln122_reg_752_pp0_iter9_reg <= select_ln122_reg_752_pp0_iter8_reg;
                shl_ln125_1_reg_896 <= shl_ln125_1_fu_692_p2;
                tmp_s_reg_885 <= tmp_s_fu_623_p22;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                select_ln122_1_reg_758_pp0_iter1_reg <= select_ln122_1_reg_758;
                select_ln122_reg_752_pp0_iter1_reg <= select_ln122_reg_752;
                    zext_ln122_cast_reg_743(4 downto 0) <= zext_ln122_cast_fu_445_p1(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln122_fu_467_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                select_ln122_1_reg_758 <= select_ln122_1_fu_505_p3;
                select_ln122_reg_752 <= select_ln122_fu_497_p3;
            end if;
        end if;
    end process;
    zext_ln122_cast_reg_743(31 downto 5) <= "000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln122_1_fu_595_p2 <= std_logic_vector(unsigned(zext_ln122_4_fu_592_p1) + unsigned(MatC_DRAM));
    add_ln122_2_fu_473_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten320_load) + unsigned(ap_const_lv15_1));
    add_ln122_fu_485_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_load) + unsigned(ap_const_lv7_1));
    add_ln124_fu_519_p2 <= std_logic_vector(unsigned(select_ln122_fu_497_p3) + unsigned(ap_const_lv8_1));
    add_ln125_1_fu_617_p2 <= std_logic_vector(unsigned(zext_ln125_1_fu_613_p1) + unsigned(add_ln122_1_fu_595_p2));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter17, m_axi_mem_BVALID)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (m_axi_mem_BVALID = ap_const_logic_0));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter17, m_axi_mem_AWREADY, m_axi_mem_WREADY, m_axi_mem_BVALID)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (m_axi_mem_BVALID = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (m_axi_mem_WREADY = ap_const_logic_0)) or ((m_axi_mem_AWREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter17, m_axi_mem_AWREADY, m_axi_mem_WREADY, m_axi_mem_BVALID)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (m_axi_mem_BVALID = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (m_axi_mem_WREADY = ap_const_logic_0)) or ((m_axi_mem_AWREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)));
    end process;

        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state18_pp0_stage0_iter17_assign_proc : process(m_axi_mem_BVALID)
    begin
                ap_block_state18_pp0_stage0_iter17 <= (m_axi_mem_BVALID = ap_const_logic_0);
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln122_fu_467_p2)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln122_fu_467_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter16_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter16_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, i_fu_144)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_i_load <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_i_load <= i_fu_144;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten320_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten320_fu_148)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten320_load <= ap_const_lv15_0;
        else 
            ap_sig_allocacmp_indvar_flatten320_load <= indvar_flatten320_fu_148;
        end if; 
    end process;


    ap_sig_allocacmp_j_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, j_fu_140, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_j_load <= ap_const_lv8_0;
        else 
            ap_sig_allocacmp_j_load <= j_fu_140;
        end if; 
    end process;

    cMatC_V_10_address0 <= zext_ln125_3_fu_569_p1(10 - 1 downto 0);

    cMatC_V_10_ce0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            cMatC_V_10_ce0 <= ap_const_logic_1;
        else 
            cMatC_V_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cMatC_V_11_address0 <= zext_ln125_3_fu_569_p1(10 - 1 downto 0);

    cMatC_V_11_ce0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            cMatC_V_11_ce0 <= ap_const_logic_1;
        else 
            cMatC_V_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cMatC_V_12_address0 <= zext_ln125_3_fu_569_p1(10 - 1 downto 0);

    cMatC_V_12_ce0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            cMatC_V_12_ce0 <= ap_const_logic_1;
        else 
            cMatC_V_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cMatC_V_13_address0 <= zext_ln125_3_fu_569_p1(10 - 1 downto 0);

    cMatC_V_13_ce0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            cMatC_V_13_ce0 <= ap_const_logic_1;
        else 
            cMatC_V_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cMatC_V_14_address0 <= zext_ln125_3_fu_569_p1(10 - 1 downto 0);

    cMatC_V_14_ce0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            cMatC_V_14_ce0 <= ap_const_logic_1;
        else 
            cMatC_V_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cMatC_V_15_address0 <= zext_ln125_3_fu_569_p1(10 - 1 downto 0);

    cMatC_V_15_ce0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            cMatC_V_15_ce0 <= ap_const_logic_1;
        else 
            cMatC_V_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cMatC_V_16_address0 <= zext_ln125_3_fu_569_p1(10 - 1 downto 0);

    cMatC_V_16_ce0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            cMatC_V_16_ce0 <= ap_const_logic_1;
        else 
            cMatC_V_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cMatC_V_17_address0 <= zext_ln125_3_fu_569_p1(10 - 1 downto 0);

    cMatC_V_17_ce0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            cMatC_V_17_ce0 <= ap_const_logic_1;
        else 
            cMatC_V_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cMatC_V_18_address0 <= zext_ln125_3_fu_569_p1(10 - 1 downto 0);

    cMatC_V_18_ce0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            cMatC_V_18_ce0 <= ap_const_logic_1;
        else 
            cMatC_V_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cMatC_V_19_address0 <= zext_ln125_3_fu_569_p1(10 - 1 downto 0);

    cMatC_V_19_ce0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            cMatC_V_19_ce0 <= ap_const_logic_1;
        else 
            cMatC_V_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cMatC_V_1_address0 <= zext_ln125_3_fu_569_p1(10 - 1 downto 0);

    cMatC_V_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            cMatC_V_1_ce0 <= ap_const_logic_1;
        else 
            cMatC_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cMatC_V_2_address0 <= zext_ln125_3_fu_569_p1(10 - 1 downto 0);

    cMatC_V_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            cMatC_V_2_ce0 <= ap_const_logic_1;
        else 
            cMatC_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cMatC_V_3_address0 <= zext_ln125_3_fu_569_p1(10 - 1 downto 0);

    cMatC_V_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            cMatC_V_3_ce0 <= ap_const_logic_1;
        else 
            cMatC_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cMatC_V_4_address0 <= zext_ln125_3_fu_569_p1(10 - 1 downto 0);

    cMatC_V_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            cMatC_V_4_ce0 <= ap_const_logic_1;
        else 
            cMatC_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cMatC_V_5_address0 <= zext_ln125_3_fu_569_p1(10 - 1 downto 0);

    cMatC_V_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            cMatC_V_5_ce0 <= ap_const_logic_1;
        else 
            cMatC_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cMatC_V_6_address0 <= zext_ln125_3_fu_569_p1(10 - 1 downto 0);

    cMatC_V_6_ce0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            cMatC_V_6_ce0 <= ap_const_logic_1;
        else 
            cMatC_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cMatC_V_7_address0 <= zext_ln125_3_fu_569_p1(10 - 1 downto 0);

    cMatC_V_7_ce0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            cMatC_V_7_ce0 <= ap_const_logic_1;
        else 
            cMatC_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cMatC_V_8_address0 <= zext_ln125_3_fu_569_p1(10 - 1 downto 0);

    cMatC_V_8_ce0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            cMatC_V_8_ce0 <= ap_const_logic_1;
        else 
            cMatC_V_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cMatC_V_9_address0 <= zext_ln125_3_fu_569_p1(10 - 1 downto 0);

    cMatC_V_9_ce0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            cMatC_V_9_ce0 <= ap_const_logic_1;
        else 
            cMatC_V_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cMatC_V_address0 <= zext_ln125_3_fu_569_p1(10 - 1 downto 0);

    cMatC_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            cMatC_V_ce0 <= ap_const_logic_1;
        else 
            cMatC_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_513_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_513_ce <= ap_const_logic_1;
        else 
            grp_fu_513_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_513_p0 <= 
        add_ln122_fu_485_p2 when (icmp_ln124_fu_491_p2(0) = '1') else 
        ap_sig_allocacmp_i_load;
    grp_fu_513_p1 <= ap_const_lv7_14(6 - 1 downto 0);

    grp_fu_697_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_697_ce <= ap_const_logic_1;
        else 
            grp_fu_697_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_697_p0 <= grp_fu_697_p00(3 - 1 downto 0);
    grp_fu_697_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_549_p4),10));
    grp_fu_697_p1 <= ap_const_lv10_C8(8 - 1 downto 0);
    grp_fu_697_p2 <= grp_fu_697_p20(8 - 1 downto 0);
    grp_fu_697_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln122_reg_752_pp0_iter7_reg),10));

    grp_fu_706_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_706_ce <= ap_const_logic_1;
        else 
            grp_fu_706_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_706_p0 <= grp_fu_706_p00(7 - 1 downto 0);
    grp_fu_706_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln122_1_reg_758_pp0_iter5_reg),17));
    grp_fu_706_p1 <= ap_const_lv17_320(10 - 1 downto 0);
    icmp_ln122_fu_467_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten320_load = ap_const_lv15_4E20) else "0";
    icmp_ln124_fu_491_p2 <= "1" when (ap_sig_allocacmp_j_load = ap_const_lv8_C8) else "0";
    m_axi_mem_ARADDR <= ap_const_lv64_0;
    m_axi_mem_ARBURST <= ap_const_lv2_0;
    m_axi_mem_ARCACHE <= ap_const_lv4_0;
    m_axi_mem_ARID <= ap_const_lv1_0;
    m_axi_mem_ARLEN <= ap_const_lv32_0;
    m_axi_mem_ARLOCK <= ap_const_lv2_0;
    m_axi_mem_ARPROT <= ap_const_lv3_0;
    m_axi_mem_ARQOS <= ap_const_lv4_0;
    m_axi_mem_ARREGION <= ap_const_lv4_0;
    m_axi_mem_ARSIZE <= ap_const_lv3_0;
    m_axi_mem_ARUSER <= ap_const_lv1_0;
    m_axi_mem_ARVALID <= ap_const_logic_0;
    m_axi_mem_AWADDR <= mem_addr_reg_890;
    m_axi_mem_AWBURST <= ap_const_lv2_0;
    m_axi_mem_AWCACHE <= ap_const_lv4_0;
    m_axi_mem_AWID <= ap_const_lv1_0;
    m_axi_mem_AWLEN <= ap_const_lv32_1;
    m_axi_mem_AWLOCK <= ap_const_lv2_0;
    m_axi_mem_AWPROT <= ap_const_lv3_0;
    m_axi_mem_AWQOS <= ap_const_lv4_0;
    m_axi_mem_AWREGION <= ap_const_lv4_0;
    m_axi_mem_AWSIZE <= ap_const_lv3_0;
    m_axi_mem_AWUSER <= ap_const_lv1_0;

    m_axi_mem_AWVALID_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            m_axi_mem_AWVALID <= ap_const_logic_1;
        else 
            m_axi_mem_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_mem_BREADY_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            m_axi_mem_BREADY <= ap_const_logic_1;
        else 
            m_axi_mem_BREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_mem_RREADY <= ap_const_logic_0;
    m_axi_mem_WDATA <= shl_ln125_1_reg_896;
    m_axi_mem_WID <= ap_const_lv1_0;
    m_axi_mem_WLAST <= ap_const_logic_0;
    m_axi_mem_WSTRB <= shl_ln125;
    m_axi_mem_WUSER <= ap_const_lv1_0;

    m_axi_mem_WVALID_assign_proc : process(ap_enable_reg_pp0_iter12, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            m_axi_mem_WVALID <= ap_const_logic_1;
        else 
            m_axi_mem_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    mem_blk_n_AW_assign_proc : process(ap_enable_reg_pp0_iter11, m_axi_mem_AWREADY, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            mem_blk_n_AW <= m_axi_mem_AWREADY;
        else 
            mem_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    mem_blk_n_B_assign_proc : process(ap_enable_reg_pp0_iter17, m_axi_mem_BVALID, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            mem_blk_n_B <= m_axi_mem_BVALID;
        else 
            mem_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    mem_blk_n_W_assign_proc : process(ap_enable_reg_pp0_iter12, m_axi_mem_WREADY, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            mem_blk_n_W <= m_axi_mem_WREADY;
        else 
            mem_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;

    mul_ln122_fu_543_p0 <= mul_ln122_fu_543_p00(7 - 1 downto 0);
    mul_ln122_fu_543_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln122_1_reg_758_pp0_iter5_reg),15));
    mul_ln122_fu_543_p1 <= ap_const_lv15_CD(9 - 1 downto 0);
    or_ln125_fu_607_p2 <= (shl_ln125_3_fu_600_p3 or ap_const_lv10_2);
    select_ln122_1_fu_505_p3 <= 
        add_ln122_fu_485_p2 when (icmp_ln124_fu_491_p2(0) = '1') else 
        ap_sig_allocacmp_i_load;
    select_ln122_fu_497_p3 <= 
        ap_const_lv8_0 when (icmp_ln124_fu_491_p2(0) = '1') else 
        ap_sig_allocacmp_j_load;
        sext_ln125_fu_679_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln8_fu_669_p4),64));

    shl_ln125_1_fu_692_p2 <= std_logic_vector(shift_left(unsigned(zext_ln125_2_fu_689_p1),to_integer(unsigned('0' & zext_ln122_cast_reg_743(31-1 downto 0)))));
    shl_ln125_3_fu_600_p3 <= (select_ln122_reg_752_pp0_iter9_reg & ap_const_lv2_0);
    tmp_fu_549_p4 <= mul_ln122_fu_543_p2(14 downto 12);
    trunc_ln8_fu_669_p4 <= add_ln125_1_fu_617_p2(63 downto 2);
    zext_ln122_4_fu_592_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln122_1_reg_780),64));
    zext_ln122_cast_fu_445_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln122),32));
    zext_ln125_1_fu_613_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln125_fu_607_p2),64));
    zext_ln125_2_fu_689_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_reg_885),32));
    zext_ln125_3_fu_569_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_697_p3),64));
end behav;
