

================================================================
== Vitis HLS Report for 'seq_align_global_Pipeline_VITIS_LOOP_1023_5_VITIS_LOOP_1025_6'
================================================================
* Date:           Thu Aug  3 17:37:34 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        local_seq_multiple_align_sa
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.482 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    65538|    65538|  0.262 ms|  0.262 ms|  65538|  65538|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_1023_5_VITIS_LOOP_1025_6  |    65536|    65536|         2|          1|          1|  65536|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%rr = alloca i32 1"   --->   Operation 5 'alloca' 'rr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%pp = alloca i32 1"   --->   Operation 6 'alloca' 'pp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten13"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %pp"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %rr"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc107"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.48>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i17 %indvar_flatten13" [seq_align_multiple.cpp:1023]   --->   Operation 12 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.09ns)   --->   "%icmp_ln1023 = icmp_eq  i17 %indvar_flatten13_load, i17 65536" [seq_align_multiple.cpp:1023]   --->   Operation 14 'icmp' 'icmp_ln1023' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.86ns)   --->   "%add_ln1023_1 = add i17 %indvar_flatten13_load, i17 1" [seq_align_multiple.cpp:1023]   --->   Operation 15 'add' 'add_ln1023_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln1023 = br i1 %icmp_ln1023, void %for.inc110, void %for.inc120.preheader.exitStub" [seq_align_multiple.cpp:1023]   --->   Operation 16 'br' 'br_ln1023' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%rr_load = load i9 %rr" [seq_align_multiple.cpp:1025]   --->   Operation 17 'load' 'rr_load' <Predicate = (!icmp_ln1023)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%pp_load = load i9 %pp" [seq_align_multiple.cpp:1023]   --->   Operation 18 'load' 'pp_load' <Predicate = (!icmp_ln1023)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.77ns)   --->   "%add_ln1023 = add i9 %pp_load, i9 1" [seq_align_multiple.cpp:1023]   --->   Operation 19 'add' 'add_ln1023' <Predicate = (!icmp_ln1023)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.88ns)   --->   "%icmp_ln1025 = icmp_eq  i9 %rr_load, i9 256" [seq_align_multiple.cpp:1025]   --->   Operation 20 'icmp' 'icmp_ln1025' <Predicate = (!icmp_ln1023)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.39ns)   --->   "%select_ln1023 = select i1 %icmp_ln1025, i9 0, i9 %rr_load" [seq_align_multiple.cpp:1023]   --->   Operation 21 'select' 'select_ln1023' <Predicate = (!icmp_ln1023)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.39ns)   --->   "%select_ln1023_1 = select i1 %icmp_ln1025, i9 %add_ln1023, i9 %pp_load" [seq_align_multiple.cpp:1023]   --->   Operation 22 'select' 'select_ln1023_1' <Predicate = (!icmp_ln1023)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_cast14_mid2_v = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %select_ln1023_1, i32 4, i32 7" [seq_align_multiple.cpp:1023]   --->   Operation 23 'partselect' 'p_cast14_mid2_v' <Predicate = (!icmp_ln1023)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %p_cast14_mid2_v, i8 0" [seq_align_multiple.cpp:1028]   --->   Operation 24 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln1023)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln1023 = trunc i9 %select_ln1023_1" [seq_align_multiple.cpp:1023]   --->   Operation 25 'trunc' 'trunc_ln1023' <Predicate = (!icmp_ln1023)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln1028 = zext i9 %select_ln1023" [seq_align_multiple.cpp:1028]   --->   Operation 26 'zext' 'zext_ln1028' <Predicate = (!icmp_ln1023)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.80ns)   --->   "%add_ln1028 = add i12 %tmp_1, i12 %zext_ln1028" [seq_align_multiple.cpp:1028]   --->   Operation 27 'add' 'add_ln1028' <Predicate = (!icmp_ln1023)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.44ns)   --->   "%switch_ln1028 = switch i4 %trunc_ln1023, void %arrayidx10647.case.15, i4 0, void %arrayidx10647.case.0, i4 1, void %arrayidx10647.case.1, i4 2, void %arrayidx10647.case.2, i4 3, void %arrayidx10647.case.3, i4 4, void %arrayidx10647.case.4, i4 5, void %arrayidx10647.case.5, i4 6, void %arrayidx10647.case.6, i4 7, void %arrayidx10647.case.7, i4 8, void %arrayidx10647.case.8, i4 9, void %arrayidx10647.case.9, i4 10, void %arrayidx10647.case.10, i4 11, void %arrayidx10647.case.11, i4 12, void %arrayidx10647.case.12, i4 13, void %arrayidx10647.case.13, i4 14, void %arrayidx10647.case.14" [seq_align_multiple.cpp:1028]   --->   Operation 28 'switch' 'switch_ln1028' <Predicate = (!icmp_ln1023)> <Delay = 0.44>
ST_2 : Operation 29 [1/1] (0.77ns)   --->   "%add_ln1025 = add i9 %select_ln1023, i9 1" [seq_align_multiple.cpp:1025]   --->   Operation 29 'add' 'add_ln1025' <Predicate = (!icmp_ln1023)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln1025 = store i17 %add_ln1023_1, i17 %indvar_flatten13" [seq_align_multiple.cpp:1025]   --->   Operation 30 'store' 'store_ln1025' <Predicate = (!icmp_ln1023)> <Delay = 0.42>
ST_2 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln1025 = store i9 %select_ln1023_1, i9 %pp" [seq_align_multiple.cpp:1025]   --->   Operation 31 'store' 'store_ln1025' <Predicate = (!icmp_ln1023)> <Delay = 0.42>
ST_2 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln1025 = store i9 %add_ln1025, i9 %rr" [seq_align_multiple.cpp:1025]   --->   Operation 32 'store' 'store_ln1025' <Predicate = (!icmp_ln1023)> <Delay = 0.42>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln1025 = br void %for.inc107" [seq_align_multiple.cpp:1025]   --->   Operation 33 'br' 'br_ln1025' <Predicate = (!icmp_ln1023)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 87 'ret' 'ret_ln0' <Predicate = (icmp_ln1023)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1023_5_VITIS_LOOP_1025_6_str"   --->   Operation 34 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 35 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 36 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln1028_1 = zext i12 %add_ln1028" [seq_align_multiple.cpp:1028]   --->   Operation 37 'zext' 'zext_ln1028_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%traceback_V_addr = getelementptr i2 %traceback_V, i64 0, i64 %zext_ln1028_1" [seq_align_multiple.cpp:1028]   --->   Operation 38 'getelementptr' 'traceback_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%traceback_V_1_addr = getelementptr i2 %traceback_V_1, i64 0, i64 %zext_ln1028_1" [seq_align_multiple.cpp:1028]   --->   Operation 39 'getelementptr' 'traceback_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%traceback_V_2_addr = getelementptr i2 %traceback_V_2, i64 0, i64 %zext_ln1028_1" [seq_align_multiple.cpp:1028]   --->   Operation 40 'getelementptr' 'traceback_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%traceback_V_3_addr = getelementptr i2 %traceback_V_3, i64 0, i64 %zext_ln1028_1" [seq_align_multiple.cpp:1028]   --->   Operation 41 'getelementptr' 'traceback_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%traceback_V_4_addr = getelementptr i2 %traceback_V_4, i64 0, i64 %zext_ln1028_1" [seq_align_multiple.cpp:1028]   --->   Operation 42 'getelementptr' 'traceback_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%traceback_V_5_addr = getelementptr i2 %traceback_V_5, i64 0, i64 %zext_ln1028_1" [seq_align_multiple.cpp:1028]   --->   Operation 43 'getelementptr' 'traceback_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%traceback_V_6_addr = getelementptr i2 %traceback_V_6, i64 0, i64 %zext_ln1028_1" [seq_align_multiple.cpp:1028]   --->   Operation 44 'getelementptr' 'traceback_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%traceback_V_7_addr = getelementptr i2 %traceback_V_7, i64 0, i64 %zext_ln1028_1" [seq_align_multiple.cpp:1028]   --->   Operation 45 'getelementptr' 'traceback_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%traceback_V_8_addr = getelementptr i2 %traceback_V_8, i64 0, i64 %zext_ln1028_1" [seq_align_multiple.cpp:1028]   --->   Operation 46 'getelementptr' 'traceback_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%traceback_V_9_addr = getelementptr i2 %traceback_V_9, i64 0, i64 %zext_ln1028_1" [seq_align_multiple.cpp:1028]   --->   Operation 47 'getelementptr' 'traceback_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%traceback_V_10_addr = getelementptr i2 %traceback_V_10, i64 0, i64 %zext_ln1028_1" [seq_align_multiple.cpp:1028]   --->   Operation 48 'getelementptr' 'traceback_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%traceback_V_11_addr = getelementptr i2 %traceback_V_11, i64 0, i64 %zext_ln1028_1" [seq_align_multiple.cpp:1028]   --->   Operation 49 'getelementptr' 'traceback_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%traceback_V_12_addr = getelementptr i2 %traceback_V_12, i64 0, i64 %zext_ln1028_1" [seq_align_multiple.cpp:1028]   --->   Operation 50 'getelementptr' 'traceback_V_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%traceback_V_13_addr = getelementptr i2 %traceback_V_13, i64 0, i64 %zext_ln1028_1" [seq_align_multiple.cpp:1028]   --->   Operation 51 'getelementptr' 'traceback_V_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%traceback_V_14_addr = getelementptr i2 %traceback_V_14, i64 0, i64 %zext_ln1028_1" [seq_align_multiple.cpp:1028]   --->   Operation 52 'getelementptr' 'traceback_V_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%traceback_V_15_addr = getelementptr i2 %traceback_V_15, i64 0, i64 %zext_ln1028_1" [seq_align_multiple.cpp:1028]   --->   Operation 53 'getelementptr' 'traceback_V_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln333 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14"   --->   Operation 54 'specloopname' 'specloopname_ln333' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.23ns)   --->   "%store_ln1028 = store i2 0, i12 %traceback_V_14_addr" [seq_align_multiple.cpp:1028]   --->   Operation 55 'store' 'store_ln1028' <Predicate = (trunc_ln1023 == 14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln1028 = br void %arrayidx10647.exit" [seq_align_multiple.cpp:1028]   --->   Operation 56 'br' 'br_ln1028' <Predicate = (trunc_ln1023 == 14)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.23ns)   --->   "%store_ln1028 = store i2 0, i12 %traceback_V_13_addr" [seq_align_multiple.cpp:1028]   --->   Operation 57 'store' 'store_ln1028' <Predicate = (trunc_ln1023 == 13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln1028 = br void %arrayidx10647.exit" [seq_align_multiple.cpp:1028]   --->   Operation 58 'br' 'br_ln1028' <Predicate = (trunc_ln1023 == 13)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.23ns)   --->   "%store_ln1028 = store i2 0, i12 %traceback_V_12_addr" [seq_align_multiple.cpp:1028]   --->   Operation 59 'store' 'store_ln1028' <Predicate = (trunc_ln1023 == 12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln1028 = br void %arrayidx10647.exit" [seq_align_multiple.cpp:1028]   --->   Operation 60 'br' 'br_ln1028' <Predicate = (trunc_ln1023 == 12)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.23ns)   --->   "%store_ln1028 = store i2 0, i12 %traceback_V_11_addr" [seq_align_multiple.cpp:1028]   --->   Operation 61 'store' 'store_ln1028' <Predicate = (trunc_ln1023 == 11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln1028 = br void %arrayidx10647.exit" [seq_align_multiple.cpp:1028]   --->   Operation 62 'br' 'br_ln1028' <Predicate = (trunc_ln1023 == 11)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.23ns)   --->   "%store_ln1028 = store i2 0, i12 %traceback_V_10_addr" [seq_align_multiple.cpp:1028]   --->   Operation 63 'store' 'store_ln1028' <Predicate = (trunc_ln1023 == 10)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln1028 = br void %arrayidx10647.exit" [seq_align_multiple.cpp:1028]   --->   Operation 64 'br' 'br_ln1028' <Predicate = (trunc_ln1023 == 10)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.23ns)   --->   "%store_ln1028 = store i2 0, i12 %traceback_V_9_addr" [seq_align_multiple.cpp:1028]   --->   Operation 65 'store' 'store_ln1028' <Predicate = (trunc_ln1023 == 9)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln1028 = br void %arrayidx10647.exit" [seq_align_multiple.cpp:1028]   --->   Operation 66 'br' 'br_ln1028' <Predicate = (trunc_ln1023 == 9)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.23ns)   --->   "%store_ln1028 = store i2 0, i12 %traceback_V_8_addr" [seq_align_multiple.cpp:1028]   --->   Operation 67 'store' 'store_ln1028' <Predicate = (trunc_ln1023 == 8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln1028 = br void %arrayidx10647.exit" [seq_align_multiple.cpp:1028]   --->   Operation 68 'br' 'br_ln1028' <Predicate = (trunc_ln1023 == 8)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.23ns)   --->   "%store_ln1028 = store i2 0, i12 %traceback_V_7_addr" [seq_align_multiple.cpp:1028]   --->   Operation 69 'store' 'store_ln1028' <Predicate = (trunc_ln1023 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln1028 = br void %arrayidx10647.exit" [seq_align_multiple.cpp:1028]   --->   Operation 70 'br' 'br_ln1028' <Predicate = (trunc_ln1023 == 7)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.23ns)   --->   "%store_ln1028 = store i2 0, i12 %traceback_V_6_addr" [seq_align_multiple.cpp:1028]   --->   Operation 71 'store' 'store_ln1028' <Predicate = (trunc_ln1023 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln1028 = br void %arrayidx10647.exit" [seq_align_multiple.cpp:1028]   --->   Operation 72 'br' 'br_ln1028' <Predicate = (trunc_ln1023 == 6)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.23ns)   --->   "%store_ln1028 = store i2 0, i12 %traceback_V_5_addr" [seq_align_multiple.cpp:1028]   --->   Operation 73 'store' 'store_ln1028' <Predicate = (trunc_ln1023 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln1028 = br void %arrayidx10647.exit" [seq_align_multiple.cpp:1028]   --->   Operation 74 'br' 'br_ln1028' <Predicate = (trunc_ln1023 == 5)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.23ns)   --->   "%store_ln1028 = store i2 0, i12 %traceback_V_4_addr" [seq_align_multiple.cpp:1028]   --->   Operation 75 'store' 'store_ln1028' <Predicate = (trunc_ln1023 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln1028 = br void %arrayidx10647.exit" [seq_align_multiple.cpp:1028]   --->   Operation 76 'br' 'br_ln1028' <Predicate = (trunc_ln1023 == 4)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (1.23ns)   --->   "%store_ln1028 = store i2 0, i12 %traceback_V_3_addr" [seq_align_multiple.cpp:1028]   --->   Operation 77 'store' 'store_ln1028' <Predicate = (trunc_ln1023 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln1028 = br void %arrayidx10647.exit" [seq_align_multiple.cpp:1028]   --->   Operation 78 'br' 'br_ln1028' <Predicate = (trunc_ln1023 == 3)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (1.23ns)   --->   "%store_ln1028 = store i2 0, i12 %traceback_V_2_addr" [seq_align_multiple.cpp:1028]   --->   Operation 79 'store' 'store_ln1028' <Predicate = (trunc_ln1023 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln1028 = br void %arrayidx10647.exit" [seq_align_multiple.cpp:1028]   --->   Operation 80 'br' 'br_ln1028' <Predicate = (trunc_ln1023 == 2)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (1.23ns)   --->   "%store_ln1028 = store i2 0, i12 %traceback_V_1_addr" [seq_align_multiple.cpp:1028]   --->   Operation 81 'store' 'store_ln1028' <Predicate = (trunc_ln1023 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln1028 = br void %arrayidx10647.exit" [seq_align_multiple.cpp:1028]   --->   Operation 82 'br' 'br_ln1028' <Predicate = (trunc_ln1023 == 1)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.23ns)   --->   "%store_ln1028 = store i2 0, i12 %traceback_V_addr" [seq_align_multiple.cpp:1028]   --->   Operation 83 'store' 'store_ln1028' <Predicate = (trunc_ln1023 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln1028 = br void %arrayidx10647.exit" [seq_align_multiple.cpp:1028]   --->   Operation 84 'br' 'br_ln1028' <Predicate = (trunc_ln1023 == 0)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (1.23ns)   --->   "%store_ln1028 = store i2 0, i12 %traceback_V_15_addr" [seq_align_multiple.cpp:1028]   --->   Operation 85 'store' 'store_ln1028' <Predicate = (trunc_ln1023 == 15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 4096> <RAM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln1028 = br void %arrayidx10647.exit" [seq_align_multiple.cpp:1028]   --->   Operation 86 'br' 'br_ln1028' <Predicate = (trunc_ln1023 == 15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten13') [19]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten13' [20]  (0.427 ns)

 <State 2>: 2.48ns
The critical path consists of the following:
	'load' operation ('rr_load', seq_align_multiple.cpp:1025) on local variable 'rr' [31]  (0 ns)
	'icmp' operation ('icmp_ln1025', seq_align_multiple.cpp:1025) [36]  (0.881 ns)
	'select' operation ('select_ln1023', seq_align_multiple.cpp:1023) [37]  (0.398 ns)
	'add' operation ('add_ln1025', seq_align_multiple.cpp:1025) [113]  (0.776 ns)
	'store' operation ('store_ln1025', seq_align_multiple.cpp:1025) of variable 'add_ln1025', seq_align_multiple.cpp:1025 on local variable 'rr' [116]  (0.427 ns)

 <State 3>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('traceback_V_14_addr', seq_align_multiple.cpp:1028) [60]  (0 ns)
	'store' operation ('store_ln1028', seq_align_multiple.cpp:1028) of constant 0 on array 'traceback_V_14' [65]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
