Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul 26 21:26:12 2019
| Host         : LAPTOP-EK0UNFM6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: uno/clkout_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 17 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.044        0.000                      0                  254        0.169        0.000                      0                  254        4.500        0.000                       0                   154  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.044        0.000                      0                  254        0.169        0.000                      0                  254        4.500        0.000                       0                   154  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.044ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.044ns  (required time - arrival time)
  Source:                 bancoOP/salida_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u32_to_bcd_inst/shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.960ns  (logic 2.343ns (39.309%)  route 3.617ns (60.691%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.725     5.328    bancoOP/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y97          FDCE                                         r  bancoOP/salida_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y97          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  bancoOP/salida_reg[0]/Q
                         net (fo=33, routed)          1.141     6.986    bancoB1/salida[0]
    SLICE_X5Y96          LUT3 (Prop_lut3_I1_O)        0.124     7.110 r  bancoB1/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.110    alu/shift[0]_i_34[1]
    SLICE_X5Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.660 r  alu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.660    alu/_inferred__0/i__carry__0_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.774    alu/_inferred__0/i__carry__1_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.013 r  alu/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.423     8.437    bancoOP/p_1_in[14]
    SLICE_X4Y99          LUT5 (Prop_lut5_I4_O)        0.302     8.739 r  bancoOP/shift[0]_i_33/O
                         net (fo=1, routed)           0.667     9.406    ctrl/shift[0]_i_8_3
    SLICE_X4Y99          LUT6 (Prop_lut6_I1_O)        0.124     9.530 r  ctrl/shift[0]_i_18/O
                         net (fo=1, routed)           0.447     9.977    ctrl/shift[0]_i_18_n_0
    SLICE_X4Y98          LUT5 (Prop_lut5_I3_O)        0.124    10.101 r  ctrl/shift[0]_i_8/O
                         net (fo=1, routed)           0.635    10.736    ctrl/shift[0]_i_8_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.124    10.860 r  ctrl/shift[0]_i_3/O
                         net (fo=2, routed)           0.304    11.164    u32_to_bcd_inst/shift_reg[0]_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I3_O)        0.124    11.288 r  u32_to_bcd_inst/shift[0]_i_1/O
                         net (fo=1, routed)           0.000    11.288    u32_to_bcd_inst/shift_next[0]
    SLICE_X2Y94          FDRE                                         r  u32_to_bcd_inst/shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.605    15.028    u32_to_bcd_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  u32_to_bcd_inst/shift_reg[0]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y94          FDRE (Setup_fdre_C_D)        0.081    15.332    u32_to_bcd_inst/shift_reg[0]
  -------------------------------------------------------------------
                         required time                         15.332    
                         arrival time                         -11.288    
  -------------------------------------------------------------------
                         slack                                  4.044    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 bancoOP/salida_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u32_to_bcd_inst/bcd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.746ns  (logic 2.433ns (42.343%)  route 3.313ns (57.657%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.725     5.328    bancoOP/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y97          FDCE                                         r  bancoOP/salida_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y97          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  bancoOP/salida_reg[0]/Q
                         net (fo=33, routed)          1.141     6.986    bancoB1/salida[0]
    SLICE_X5Y96          LUT3 (Prop_lut3_I1_O)        0.124     7.110 r  bancoB1/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.110    alu/shift[0]_i_34[1]
    SLICE_X5Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.660 r  alu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.660    alu/_inferred__0/i__carry__0_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.774    alu/_inferred__0/i__carry__1_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.013 r  alu/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.423     8.437    bancoOP/p_1_in[14]
    SLICE_X4Y99          LUT5 (Prop_lut5_I4_O)        0.302     8.739 r  bancoOP/shift[0]_i_33/O
                         net (fo=1, routed)           0.667     9.406    ctrl/shift[0]_i_8_3
    SLICE_X4Y99          LUT6 (Prop_lut6_I1_O)        0.124     9.530 r  ctrl/shift[0]_i_18/O
                         net (fo=1, routed)           0.447     9.977    ctrl/shift[0]_i_18_n_0
    SLICE_X4Y98          LUT5 (Prop_lut5_I3_O)        0.124    10.101 r  ctrl/shift[0]_i_8/O
                         net (fo=1, routed)           0.635    10.736    ctrl/shift[0]_i_8_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.124    10.860 r  ctrl/shift[0]_i_3/O
                         net (fo=2, routed)           0.000    10.860    u32_to_bcd_inst/shift_reg[0]_0
    SLICE_X2Y95          MUXF7 (Prop_muxf7_I1_O)      0.214    11.074 r  u32_to_bcd_inst/bcd_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.074    u32_to_bcd_inst/bcd_reg[0]_i_1_n_0
    SLICE_X2Y95          FDRE                                         r  u32_to_bcd_inst/bcd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.605    15.028    u32_to_bcd_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y95          FDRE                                         r  u32_to_bcd_inst/bcd_reg[0]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y95          FDRE (Setup_fdre_C_D)        0.113    15.364    u32_to_bcd_inst/bcd_reg[0]
  -------------------------------------------------------------------
                         required time                         15.364    
                         arrival time                         -11.074    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             5.889ns  (required time - arrival time)
  Source:                 uno/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uno/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 0.952ns (23.324%)  route 3.130ns (76.676%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.710     5.312    uno/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  uno/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  uno/counter_reg[13]/Q
                         net (fo=2, routed)           0.823     6.591    uno/counter[13]
    SLICE_X3Y100         LUT4 (Prop_lut4_I3_O)        0.124     6.715 r  uno/counter[16]_i_5/O
                         net (fo=1, routed)           0.778     7.494    uno/counter[16]_i_5_n_0
    SLICE_X3Y99          LUT5 (Prop_lut5_I4_O)        0.124     7.618 r  uno/counter[16]_i_4/O
                         net (fo=1, routed)           0.263     7.881    uno/counter[16]_i_4_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I5_O)        0.124     8.005 r  uno/counter[16]_i_2/O
                         net (fo=17, routed)          1.265     9.270    uno/counter[16]_i_2_n_0
    SLICE_X3Y100         LUT2 (Prop_lut2_I0_O)        0.124     9.394 r  uno/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     9.394    uno/counter_0[12]
    SLICE_X3Y100         FDRE                                         r  uno/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.590    15.012    uno/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  uno/counter_reg[12]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X3Y100         FDRE (Setup_fdre_C_D)        0.031    15.283    uno/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                  5.889    

Slack (MET) :             5.900ns  (required time - arrival time)
  Source:                 uno/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uno/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 0.952ns (23.387%)  route 3.119ns (76.613%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.710     5.312    uno/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  uno/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  uno/counter_reg[13]/Q
                         net (fo=2, routed)           0.823     6.591    uno/counter[13]
    SLICE_X3Y100         LUT4 (Prop_lut4_I3_O)        0.124     6.715 r  uno/counter[16]_i_5/O
                         net (fo=1, routed)           0.778     7.494    uno/counter[16]_i_5_n_0
    SLICE_X3Y99          LUT5 (Prop_lut5_I4_O)        0.124     7.618 r  uno/counter[16]_i_4/O
                         net (fo=1, routed)           0.263     7.881    uno/counter[16]_i_4_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I5_O)        0.124     8.005 r  uno/counter[16]_i_2/O
                         net (fo=17, routed)          1.254     9.259    uno/counter[16]_i_2_n_0
    SLICE_X3Y100         LUT2 (Prop_lut2_I0_O)        0.124     9.383 r  uno/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     9.383    uno/counter_0[11]
    SLICE_X3Y100         FDRE                                         r  uno/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.590    15.012    uno/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  uno/counter_reg[11]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X3Y100         FDRE (Setup_fdre_C_D)        0.031    15.283    uno/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                          -9.383    
  -------------------------------------------------------------------
                         slack                                  5.900    

Slack (MET) :             5.903ns  (required time - arrival time)
  Source:                 uno/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uno/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 0.982ns (23.883%)  route 3.130ns (76.117%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.710     5.312    uno/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  uno/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  uno/counter_reg[13]/Q
                         net (fo=2, routed)           0.823     6.591    uno/counter[13]
    SLICE_X3Y100         LUT4 (Prop_lut4_I3_O)        0.124     6.715 r  uno/counter[16]_i_5/O
                         net (fo=1, routed)           0.778     7.494    uno/counter[16]_i_5_n_0
    SLICE_X3Y99          LUT5 (Prop_lut5_I4_O)        0.124     7.618 r  uno/counter[16]_i_4/O
                         net (fo=1, routed)           0.263     7.881    uno/counter[16]_i_4_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I5_O)        0.124     8.005 r  uno/counter[16]_i_2/O
                         net (fo=17, routed)          1.265     9.270    uno/counter[16]_i_2_n_0
    SLICE_X3Y100         LUT2 (Prop_lut2_I0_O)        0.154     9.424 r  uno/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     9.424    uno/counter_0[16]
    SLICE_X3Y100         FDRE                                         r  uno/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.590    15.012    uno/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  uno/counter_reg[16]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X3Y100         FDRE (Setup_fdre_C_D)        0.075    15.327    uno/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -9.424    
  -------------------------------------------------------------------
                         slack                                  5.903    

Slack (MET) :             5.916ns  (required time - arrival time)
  Source:                 uno/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uno/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 0.980ns (23.910%)  route 3.119ns (76.090%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.710     5.312    uno/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  uno/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  uno/counter_reg[13]/Q
                         net (fo=2, routed)           0.823     6.591    uno/counter[13]
    SLICE_X3Y100         LUT4 (Prop_lut4_I3_O)        0.124     6.715 r  uno/counter[16]_i_5/O
                         net (fo=1, routed)           0.778     7.494    uno/counter[16]_i_5_n_0
    SLICE_X3Y99          LUT5 (Prop_lut5_I4_O)        0.124     7.618 r  uno/counter[16]_i_4/O
                         net (fo=1, routed)           0.263     7.881    uno/counter[16]_i_4_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I5_O)        0.124     8.005 r  uno/counter[16]_i_2/O
                         net (fo=17, routed)          1.254     9.259    uno/counter[16]_i_2_n_0
    SLICE_X3Y100         LUT2 (Prop_lut2_I0_O)        0.152     9.411 r  uno/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     9.411    uno/counter_0[9]
    SLICE_X3Y100         FDRE                                         r  uno/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.590    15.012    uno/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  uno/counter_reg[9]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X3Y100         FDRE (Setup_fdre_C_D)        0.075    15.327    uno/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -9.411    
  -------------------------------------------------------------------
                         slack                                  5.916    

Slack (MET) :             5.978ns  (required time - arrival time)
  Source:                 uno/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uno/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 0.952ns (24.319%)  route 2.963ns (75.681%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.710     5.312    uno/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  uno/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  uno/counter_reg[13]/Q
                         net (fo=2, routed)           0.823     6.591    uno/counter[13]
    SLICE_X3Y100         LUT4 (Prop_lut4_I3_O)        0.124     6.715 r  uno/counter[16]_i_5/O
                         net (fo=1, routed)           0.778     7.494    uno/counter[16]_i_5_n_0
    SLICE_X3Y99          LUT5 (Prop_lut5_I4_O)        0.124     7.618 r  uno/counter[16]_i_4/O
                         net (fo=1, routed)           0.263     7.881    uno/counter[16]_i_4_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I5_O)        0.124     8.005 r  uno/counter[16]_i_2/O
                         net (fo=17, routed)          1.098     9.103    uno/counter[16]_i_2_n_0
    SLICE_X3Y98          LUT2 (Prop_lut2_I0_O)        0.124     9.227 r  uno/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.227    uno/counter_0[1]
    SLICE_X3Y98          FDRE                                         r  uno/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.606    15.029    uno/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  uno/counter_reg[1]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X3Y98          FDRE (Setup_fdre_C_D)        0.032    15.205    uno/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                          -9.227    
  -------------------------------------------------------------------
                         slack                                  5.978    

Slack (MET) :             5.982ns  (required time - arrival time)
  Source:                 uno/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uno/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 0.952ns (24.350%)  route 2.958ns (75.650%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.710     5.312    uno/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  uno/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  uno/counter_reg[13]/Q
                         net (fo=2, routed)           0.823     6.591    uno/counter[13]
    SLICE_X3Y100         LUT4 (Prop_lut4_I3_O)        0.124     6.715 r  uno/counter[16]_i_5/O
                         net (fo=1, routed)           0.778     7.494    uno/counter[16]_i_5_n_0
    SLICE_X3Y99          LUT5 (Prop_lut5_I4_O)        0.124     7.618 r  uno/counter[16]_i_4/O
                         net (fo=1, routed)           0.263     7.881    uno/counter[16]_i_4_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I5_O)        0.124     8.005 r  uno/counter[16]_i_2/O
                         net (fo=17, routed)          1.093     9.098    uno/counter[16]_i_2_n_0
    SLICE_X3Y98          LUT2 (Prop_lut2_I0_O)        0.124     9.222 r  uno/counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.222    uno/counter_0[2]
    SLICE_X3Y98          FDRE                                         r  uno/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.606    15.029    uno/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  uno/counter_reg[2]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X3Y98          FDRE (Setup_fdre_C_D)        0.031    15.204    uno/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -9.222    
  -------------------------------------------------------------------
                         slack                                  5.982    

Slack (MET) :             5.996ns  (required time - arrival time)
  Source:                 uno/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uno/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 0.982ns (24.926%)  route 2.958ns (75.074%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.710     5.312    uno/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  uno/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  uno/counter_reg[13]/Q
                         net (fo=2, routed)           0.823     6.591    uno/counter[13]
    SLICE_X3Y100         LUT4 (Prop_lut4_I3_O)        0.124     6.715 r  uno/counter[16]_i_5/O
                         net (fo=1, routed)           0.778     7.494    uno/counter[16]_i_5_n_0
    SLICE_X3Y99          LUT5 (Prop_lut5_I4_O)        0.124     7.618 r  uno/counter[16]_i_4/O
                         net (fo=1, routed)           0.263     7.881    uno/counter[16]_i_4_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I5_O)        0.124     8.005 r  uno/counter[16]_i_2/O
                         net (fo=17, routed)          1.093     9.098    uno/counter[16]_i_2_n_0
    SLICE_X3Y98          LUT2 (Prop_lut2_I0_O)        0.154     9.252 r  uno/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     9.252    uno/counter_0[5]
    SLICE_X3Y98          FDRE                                         r  uno/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.606    15.029    uno/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  uno/counter_reg[5]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X3Y98          FDRE (Setup_fdre_C_D)        0.075    15.248    uno/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.248    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                  5.996    

Slack (MET) :             6.016ns  (required time - arrival time)
  Source:                 ctrl/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 0.890ns (23.912%)  route 2.832ns (76.088%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.725     5.328    ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y98          FDCE                                         r  ctrl/FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  ctrl/FSM_onehot_state_reg[10]/Q
                         net (fo=3, routed)           0.902     6.748    ctrl/FSM_onehot_state_reg_n_0_[10]
    SLICE_X6Y98          LUT6 (Prop_lut6_I0_O)        0.124     6.872 r  ctrl/FSM_onehot_state[11]_i_5/O
                         net (fo=1, routed)           0.670     7.542    ctrl/FSM_onehot_state[11]_i_5_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I2_O)        0.124     7.666 r  ctrl/FSM_onehot_state[11]_i_3/O
                         net (fo=1, routed)           0.452     8.118    ctrl/FSM_onehot_state[11]_i_3_n_0
    SLICE_X6Y98          LUT4 (Prop_lut4_I0_O)        0.124     8.242 r  ctrl/FSM_onehot_state[11]_i_1/O
                         net (fo=12, routed)          0.808     9.050    ctrl/FSM_onehot_state[11]_i_1_n_0
    SLICE_X7Y98          FDCE                                         r  ctrl/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.604    15.027    ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y98          FDCE                                         r  ctrl/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.279    15.306    
                         clock uncertainty           -0.035    15.270    
    SLICE_X7Y98          FDCE (Setup_fdce_C_CE)      -0.205    15.065    ctrl/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                  6.016    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u32_to_bcd_inst/shift_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u32_to_bcd_inst/bcd_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.281%)  route 0.134ns (48.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.603     1.522    u32_to_bcd_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  u32_to_bcd_inst/shift_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  u32_to_bcd_inst/shift_reg[17]/Q
                         net (fo=5, routed)           0.134     1.797    u32_to_bcd_inst/shift_reg_n_0_[17]
    SLICE_X0Y95          FDRE                                         r  u32_to_bcd_inst/bcd_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.877     2.042    u32_to_bcd_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  u32_to_bcd_inst/bcd_reg[18]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X0Y95          FDRE (Hold_fdre_C_D)         0.066     1.628    u32_to_bcd_inst/bcd_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 uart_rx_blk/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_ready_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.440%)  route 0.109ns (36.560%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.598     1.517    uart_rx_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  uart_rx_blk/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  uart_rx_blk/FSM_sequential_state_reg[1]/Q
                         net (fo=13, routed)          0.109     1.767    uart_rx_blk/state__0[1]
    SLICE_X5Y102         LUT3 (Prop_lut3_I0_O)        0.048     1.815 r  uart_rx_blk/rx_ready_sync_i_1/O
                         net (fo=1, routed)           0.000     1.815    rx_ready_pre
    SLICE_X5Y102         FDRE                                         r  rx_ready_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.868     2.034    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y102         FDRE                                         r  rx_ready_sync_reg/C
                         clock pessimism             -0.503     1.530    
    SLICE_X5Y102         FDRE (Hold_fdre_C_D)         0.107     1.637    rx_ready_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 ctrl/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/FSM_onehot_state_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.195%)  route 0.075ns (36.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.604     1.523    ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y98          FDCE                                         r  ctrl/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDCE (Prop_fdce_C_Q)         0.128     1.651 r  ctrl/FSM_onehot_state_reg[8]/Q
                         net (fo=23, routed)          0.075     1.726    ctrl/FSM_onehot_state_reg_n_0_[8]
    SLICE_X6Y98          FDCE                                         r  ctrl/FSM_onehot_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.875     2.040    ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y98          FDCE                                         r  ctrl/FSM_onehot_state_reg[9]/C
                         clock pessimism             -0.503     1.536    
    SLICE_X6Y98          FDCE (Hold_fdce_C_D)         0.007     1.543    ctrl/FSM_onehot_state_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 uart_rx_blk/spacing_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_blk/spacing_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.987%)  route 0.135ns (42.013%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.597     1.516    uart_rx_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  uart_rx_blk/spacing_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  uart_rx_blk/spacing_counter_reg[0]/Q
                         net (fo=4, routed)           0.135     1.792    uart_rx_blk/spacing_counter[0]
    SLICE_X6Y103         LUT6 (Prop_lut6_I3_O)        0.045     1.837 r  uart_rx_blk/spacing_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.837    uart_rx_blk/spacing_counter[2]_i_1_n_0
    SLICE_X6Y103         FDRE                                         r  uart_rx_blk/spacing_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.867     2.033    uart_rx_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y103         FDRE                                         r  uart_rx_blk/spacing_counter_reg[2]/C
                         clock pessimism             -0.500     1.532    
    SLICE_X6Y103         FDRE (Hold_fdre_C_D)         0.120     1.652    uart_rx_blk/spacing_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 uart_rx_blk/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.598     1.517    uart_rx_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  uart_rx_blk/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  uart_rx_blk/FSM_sequential_state_reg[1]/Q
                         net (fo=13, routed)          0.109     1.767    uart_rx_blk/state__0[1]
    SLICE_X5Y102         LUT4 (Prop_lut4_I2_O)        0.045     1.812 r  uart_rx_blk/rx_ready_i_1/O
                         net (fo=1, routed)           0.000     1.812    uart_rx_blk_n_8
    SLICE_X5Y102         FDRE                                         r  rx_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.868     2.034    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y102         FDRE                                         r  rx_ready_reg/C
                         clock pessimism             -0.503     1.530    
    SLICE_X5Y102         FDRE (Hold_fdre_C_D)         0.091     1.621    rx_ready_reg
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 u32_to_bcd_inst/shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u32_to_bcd_inst/bcd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.246%)  route 0.122ns (42.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.604     1.523    u32_to_bcd_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  u32_to_bcd_inst/shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  u32_to_bcd_inst/shift_reg[1]/Q
                         net (fo=5, routed)           0.122     1.810    u32_to_bcd_inst/shift_reg_n_0_[1]
    SLICE_X1Y94          FDRE                                         r  u32_to_bcd_inst/bcd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.877     2.042    u32_to_bcd_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  u32_to_bcd_inst/bcd_reg[2]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.075     1.614    u32_to_bcd_inst/bcd_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.649%)  route 0.069ns (23.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.597     1.516    uart_rx_blk/rx_sync_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y103         FDRE                                         r  uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.128     1.644 r  uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/Q
                         net (fo=3, routed)           0.069     1.714    uart_rx_blk/rx_sync_inst/sync_counter[1]
    SLICE_X7Y103         LUT3 (Prop_lut3_I0_O)        0.099     1.813 r  uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.813    uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1_n_0
    SLICE_X7Y103         FDRE                                         r  uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.867     2.033    uart_rx_blk/rx_sync_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y103         FDRE                                         r  uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X7Y103         FDRE (Hold_fdre_C_D)         0.092     1.608    uart_rx_blk/rx_sync_inst/sync_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 u32_to_bcd_inst/shift_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u32_to_bcd_inst/bcd_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.208%)  route 0.185ns (56.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.603     1.522    u32_to_bcd_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  u32_to_bcd_inst/shift_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  u32_to_bcd_inst/shift_reg[11]/Q
                         net (fo=4, routed)           0.185     1.849    u32_to_bcd_inst/shift_reg_n_0_[11]
    SLICE_X0Y94          FDRE                                         r  u32_to_bcd_inst/bcd_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.877     2.042    u32_to_bcd_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  u32_to_bcd_inst/bcd_reg[12]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X0Y94          FDRE (Hold_fdre_C_D)         0.070     1.632    u32_to_bcd_inst/bcd_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 u32_to_bcd_inst/shift_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u32_to_bcd_inst/shift_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.603     1.522    u32_to_bcd_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  u32_to_bcd_inst/shift_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.128     1.650 r  u32_to_bcd_inst/shift_reg[9]/Q
                         net (fo=5, routed)           0.082     1.732    u32_to_bcd_inst/shift_reg_n_0_[9]
    SLICE_X5Y94          LUT6 (Prop_lut6_I4_O)        0.099     1.831 r  u32_to_bcd_inst/shift[11]_i_2/O
                         net (fo=1, routed)           0.000     1.831    u32_to_bcd_inst/shift_next[11]
    SLICE_X5Y94          FDRE                                         r  u32_to_bcd_inst/shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.874     2.039    u32_to_bcd_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  u32_to_bcd_inst/shift_reg[11]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X5Y94          FDRE (Hold_fdre_C_D)         0.092     1.614    u32_to_bcd_inst/shift_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 u32_to_bcd_inst/shift_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u32_to_bcd_inst/shift_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.078%)  route 0.164ns (46.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.603     1.522    u32_to_bcd_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  u32_to_bcd_inst/shift_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  u32_to_bcd_inst/shift_reg[11]/Q
                         net (fo=4, routed)           0.164     1.828    u32_to_bcd_inst/shift_reg_n_0_[11]
    SLICE_X3Y95          LUT4 (Prop_lut4_I1_O)        0.045     1.873 r  u32_to_bcd_inst/shift[12]_i_1/O
                         net (fo=1, routed)           0.000     1.873    u32_to_bcd_inst/shift_next[12]
    SLICE_X3Y95          FDRE                                         r  u32_to_bcd_inst/shift_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.877     2.042    u32_to_bcd_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  u32_to_bcd_inst/shift_reg[12]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X3Y95          FDRE (Hold_fdre_C_D)         0.092     1.654    u32_to_bcd_inst/shift_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y96     bancoA1/salida_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y98     bancoA1/salida_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y96     bancoA1/salida_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y98     bancoA1/salida_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y96     bancoA1/salida_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y96     bancoA1/salida_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y98     bancoA1/salida_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y98     bancoA1/salida_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y95     bancoA2/salida_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y96     bancoA1/salida_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y96     bancoA1/salida_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y96     bancoA1/salida_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y96     bancoA1/salida_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95     bancoA2/salida_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95     bancoA2/salida_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95     bancoA2/salida_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95     bancoA2/salida_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y96     bancoB1/salida_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     bancoB2/salida_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y96     bancoA1/salida_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y96     bancoA1/salida_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y98     bancoA1/salida_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y96     bancoA1/salida_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y96     bancoA1/salida_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y98     bancoA1/salida_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y96     bancoA1/salida_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y96     bancoA1/salida_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y96     bancoA1/salida_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y96     bancoA1/salida_reg[5]/C



