
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.36
 Yosys 0.17+76 (git sha1 ba67c2ec9, gcc 9.1.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Apr22_SW_Release, released at Thu Apr 28 20:08:21 2022.

yosys> verilog_defaults -add -I.

yosys> read -vlog2k DMA_DEFINE.vh DMA_FIX_DEFINE.vh dma.v dma_ahbdec.v dma_ahbmst.v dma_ahbmux.v dma_ahbslv.v dma_chrf.v dma_chsel.v dma_ctlrf.v dma_engine.v dma_fifo.v dma_rrarb.v wrapper_dma.v

yosys> verific -vlog2k DMA_DEFINE.vh DMA_FIX_DEFINE.vh dma.v dma_ahbdec.v dma_ahbmst.v dma_ahbmux.v dma_ahbslv.v dma_chrf.v dma_chsel.v dma_ctlrf.v dma_engine.v dma_fifo.v dma_rrarb.v wrapper_dma.v

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Apr22_SW_Release, released at Thu Apr 28 20:08:21 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-1328] DMA_DEFINE.vh:90: analyzing included file 'DMA_FIX_DEFINE.vh'
VERIFIC-INFO [VERI-2320] DMA_DEFINE.vh:90: back to file 'DMA_DEFINE.vh'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'DMA_FIX_DEFINE.vh'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'dma.v'
VERIFIC-INFO [VERI-1328] dma.v:38: analyzing included file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-1328] DMA_DEFINE.vh:90: analyzing included file 'DMA_FIX_DEFINE.vh'
VERIFIC-INFO [VERI-2320] DMA_DEFINE.vh:90: back to file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-2320] dma.v:38: back to file 'dma.v'
VERIFIC-INFO [VERI-2561] dma.v:689: undeclared symbol 'de_err_notify', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:691: undeclared symbol 'st_llp0t3', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:693: undeclared symbol 'dst_m', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:694: undeclared symbol 'src_m', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:695: undeclared symbol 'dst_a', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:696: undeclared symbol 'src_a', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:697: undeclared symbol 'dst_e', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:698: undeclared symbol 'src_e', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:699: undeclared symbol 'dst_wid_wd', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:700: undeclared symbol 'src_wid_wd', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:701: undeclared symbol 'dst_wid_hw', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:702: undeclared symbol 'src_wid_hw', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:703: undeclared symbol 'dst_wid_bt', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:704: undeclared symbol 'src_wid_bt', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:706: undeclared symbol 'bst_eq0', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:707: undeclared symbol 'bst_eq1', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:708: undeclared symbol 'bst_eq2', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:709: undeclared symbol 'tsz_eq0', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:710: undeclared symbol 'tsz_eq1', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:711: undeclared symbol 'tsz_eq2', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:712: undeclared symbol 'cv8t32', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:713: undeclared symbol 'cv8t16', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:714: undeclared symbol 'cv16t32', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:715: undeclared symbol 'cvtp2', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:716: undeclared symbol 'pack_en', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:717: undeclared symbol 'pack_end', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:718: undeclared symbol 'unpack_en', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:719: undeclared symbol 'upk_cnteq0', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:720: undeclared symbol 'upk_cnteq1', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:732: undeclared symbol 'm0_cp', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:733: undeclared symbol 'm0_tr_sq', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:734: undeclared symbol 'm0_rp_err', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:736: undeclared symbol 'm0_rp_rty', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:740: undeclared symbol 'm0_dma_err_ok', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:743: undeclared symbol 'm0_is_dst', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:744: undeclared symbol 'm0_is_src', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:746: undeclared symbol 'm0_is_llp', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:748: undeclared symbol 'm0_arb_src', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:749: undeclared symbol 'm0_arb_dst', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:762: undeclared symbol 'm1_cp', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:763: undeclared symbol 'm1_tr_sq', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:764: undeclared symbol 'm1_rp_err', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:765: undeclared symbol 'm1_rp_rty', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:768: undeclared symbol 'm1_dtp', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:769: undeclared symbol 'm1_dma_had_a_rty', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:771: undeclared symbol 'm1_dma_err_ok', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:774: undeclared symbol 'm1_is_dst', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:775: undeclared symbol 'm1_is_src', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:777: undeclared symbol 'm1_is_llp', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:779: undeclared symbol 'm1_arb_src', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:780: undeclared symbol 'm1_arb_dst', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:783: undeclared symbol 'm1_src2br', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:785: undeclared symbol 'm0_m1_same', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:794: undeclared symbol 'm1_arb_br', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:798: undeclared symbol 'slv_br_req', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:801: undeclared symbol 'slv_brst_cmd', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:802: undeclared symbol 'slv_brst_mscd', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:805: undeclared symbol 'br_req_qf', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:811: undeclared symbol 'ff_eq1', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:812: undeclared symbol 'ff_eq2', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:813: undeclared symbol 'ff_2ltfl', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:814: undeclared symbol 'ff_1ltfl', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:815: undeclared symbol 'ff_part_wd', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:819: undeclared symbol 'ff_wr', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:822: undeclared symbol 'de_ff_push', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:823: undeclared symbol 'de_ff_pop', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:824: undeclared symbol 'de_ff_ahead', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:825: undeclared symbol 'de_ff_flush', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:826: undeclared symbol 'de_ff_clear', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:827: undeclared symbol 'de_ff_ini', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:833: undeclared symbol 'arb_req', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:840: undeclared symbol 'arb_chllpen', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:844: undeclared symbol 'de_ack', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:845: undeclared symbol 'de_tc_st', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:849: undeclared symbol 'rf_cherr', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:850: undeclared symbol 'arb_chabt', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:852: undeclared symbol 'arb_abt_any', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:863: undeclared symbol 'de_llpen', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:865: undeclared symbol 'de_busy', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:866: undeclared symbol 'de_sad_we', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:867: undeclared symbol 'de_dad_we', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:868: undeclared symbol 'de_tsz_we', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:870: undeclared symbol 'de_llp_we', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:871: undeclared symbol 'de_csr_we', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:872: undeclared symbol 'de_llpen_we', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:874: undeclared symbol 'de_en_clr', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:876: undeclared symbol 'de_abt_on_idle', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:877: undeclared symbol 'de_err_st', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:903: undeclared symbol 'slv_wr_d1', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:936: undeclared symbol 'ff_geth', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:938: undeclared symbol 'ff_q_full', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:939: undeclared symbol 'ff_empty', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1152: undeclared symbol 'h1req', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1223: undeclared symbol 'slv_rf_req', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1288: undeclared symbol 'c0llpen', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1290: undeclared symbol 'c0abt', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1310: undeclared symbol 'c1llpen', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1312: undeclared symbol 'c1abt', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1333: undeclared symbol 'c2llpen', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1336: undeclared symbol 'c2abt', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1358: undeclared symbol 'c3llpen', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1361: undeclared symbol 'c3abt', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1383: undeclared symbol 'c4llpen', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1386: undeclared symbol 'c4abt', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1408: undeclared symbol 'c5llpen', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1411: undeclared symbol 'c5abt', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1433: undeclared symbol 'c6llpen', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1436: undeclared symbol 'c6abt', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1458: undeclared symbol 'c7llpen', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1461: undeclared symbol 'c7abt', assumed default net type 'wire'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'dma_ahbdec.v'
VERIFIC-INFO [VERI-1328] dma_ahbdec.v:38: analyzing included file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-1328] DMA_DEFINE.vh:90: analyzing included file 'DMA_FIX_DEFINE.vh'
VERIFIC-INFO [VERI-2320] DMA_DEFINE.vh:90: back to file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-2320] dma_ahbdec.v:38: back to file 'dma_ahbdec.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'dma_ahbmst.v'
VERIFIC-INFO [VERI-1328] dma_ahbmst.v:39: analyzing included file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-1328] DMA_DEFINE.vh:90: analyzing included file 'DMA_FIX_DEFINE.vh'
VERIFIC-INFO [VERI-2320] DMA_DEFINE.vh:90: back to file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-2320] dma_ahbmst.v:39: back to file 'dma_ahbmst.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'dma_ahbmux.v'
VERIFIC-INFO [VERI-1328] dma_ahbmux.v:39: analyzing included file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-1328] DMA_DEFINE.vh:90: analyzing included file 'DMA_FIX_DEFINE.vh'
VERIFIC-INFO [VERI-2320] DMA_DEFINE.vh:90: back to file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-2320] dma_ahbmux.v:39: back to file 'dma_ahbmux.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'dma_ahbslv.v'
VERIFIC-INFO [VERI-1328] dma_ahbslv.v:40: analyzing included file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-1328] DMA_DEFINE.vh:90: analyzing included file 'DMA_FIX_DEFINE.vh'
VERIFIC-INFO [VERI-2320] DMA_DEFINE.vh:90: back to file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-2320] dma_ahbslv.v:40: back to file 'dma_ahbslv.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'dma_chrf.v'
VERIFIC-INFO [VERI-1328] dma_chrf.v:39: analyzing included file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-1328] DMA_DEFINE.vh:90: analyzing included file 'DMA_FIX_DEFINE.vh'
VERIFIC-INFO [VERI-2320] DMA_DEFINE.vh:90: back to file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-2320] dma_chrf.v:39: back to file 'dma_chrf.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'dma_chsel.v'
VERIFIC-INFO [VERI-1328] dma_chsel.v:41: analyzing included file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-1328] DMA_DEFINE.vh:90: analyzing included file 'DMA_FIX_DEFINE.vh'
VERIFIC-INFO [VERI-2320] DMA_DEFINE.vh:90: back to file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-2320] dma_chsel.v:41: back to file 'dma_chsel.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'dma_ctlrf.v'
VERIFIC-INFO [VERI-1328] dma_ctlrf.v:41: analyzing included file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-1328] DMA_DEFINE.vh:90: analyzing included file 'DMA_FIX_DEFINE.vh'
VERIFIC-INFO [VERI-2320] DMA_DEFINE.vh:90: back to file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-2320] dma_ctlrf.v:41: back to file 'dma_ctlrf.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'dma_engine.v'
VERIFIC-INFO [VERI-1328] dma_engine.v:39: analyzing included file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-1328] DMA_DEFINE.vh:90: analyzing included file 'DMA_FIX_DEFINE.vh'
VERIFIC-INFO [VERI-2320] DMA_DEFINE.vh:90: back to file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-2320] dma_engine.v:39: back to file 'dma_engine.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'dma_fifo.v'
VERIFIC-INFO [VERI-1328] dma_fifo.v:44: analyzing included file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-1328] DMA_DEFINE.vh:90: analyzing included file 'DMA_FIX_DEFINE.vh'
VERIFIC-INFO [VERI-2320] DMA_DEFINE.vh:90: back to file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-2320] dma_fifo.v:44: back to file 'dma_fifo.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'dma_rrarb.v'
VERIFIC-INFO [VERI-1328] dma_rrarb.v:40: analyzing included file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-1328] DMA_DEFINE.vh:90: analyzing included file 'DMA_FIX_DEFINE.vh'
VERIFIC-INFO [VERI-2320] DMA_DEFINE.vh:90: back to file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-2320] dma_rrarb.v:40: back to file 'dma_rrarb.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wrapper_dma.v'
VERIFIC-INFO [VERI-1328] wrapper_dma.v:3: analyzing included file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-1328] DMA_DEFINE.vh:90: analyzing included file 'DMA_FIX_DEFINE.vh'
VERIFIC-INFO [VERI-2320] DMA_DEFINE.vh:90: back to file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-2320] wrapper_dma.v:3: back to file 'wrapper_dma.v'

yosys> synth_rs -top wrapper_dma -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.52

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v

3.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_sim'.
Generating RTLIL representation for module `\dsp_t1_20x18x64'.
Generating RTLIL representation for module `\dsp_t1_10x9x32'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top wrapper_dma

3.3. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] wrapper_dma.v:5: compiling module 'wrapper_dma'
VERIFIC-INFO [VERI-1018] dma.v:40: compiling module 'dma'
VERIFIC-INFO [VERI-1018] dma_engine.v:41: compiling module 'dma_engine'
VERIFIC-WARNING [VERI-1209] dma_engine.v:1379: expression size 32 truncated to fit in target size 12
VERIFIC-WARNING [VERI-1209] dma_engine.v:1522: expression size 32 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] dma_engine.v:1630: expression size 32 truncated to fit in target size 2
VERIFIC-INFO [VERI-1018] dma_ahbmst.v:41: compiling module 'dma_ahbmst(THIS_IS_M1=0)'
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:414: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:464: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:519: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:635: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:660: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:799: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:1096: expression size 17 truncated to fit in target size 16
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:1097: expression size 32 truncated to fit in target size 16
VERIFIC-INFO [VERI-1018] dma_ahbmst.v:41: compiling module 'dma_ahbmst'
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:414: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:464: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:519: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:635: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:660: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:799: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:1096: expression size 17 truncated to fit in target size 16
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:1097: expression size 32 truncated to fit in target size 16
VERIFIC-INFO [VERI-1018] dma_fifo.v:48: compiling module 'dma_fifo'
VERIFIC-WARNING [VERI-1209] dma_fifo.v:419: expression size 4 truncated to fit in target size 3
VERIFIC-WARNING [VERI-1209] dma_fifo.v:427: expression size 4 truncated to fit in target size 3
VERIFIC-WARNING [VERI-1209] dma_fifo.v:438: expression size 5 truncated to fit in target size 4
VERIFIC-WARNING [VERI-1209] dma_fifo.v:440: expression size 32 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] dma_fifo.v:458: compiling module 'ff_ram'
VERIFIC-INFO [VERI-2571] dma_fifo.v:479: extracting RAM for identifier 'ram_dt'
VERIFIC-INFO [VERI-1018] dma_ctlrf.v:43: compiling module 'dma_ctlrf'
VERIFIC-INFO [VERI-1018] dma_chrf.v:41: compiling module 'dma_chrf'
VERIFIC-WARNING [VERI-1209] dma_chrf.v:279: expression size 5 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] dma_chrf.v:41: compiling module 'dma_chrf(CH_NO=1)'
VERIFIC-WARNING [VERI-1209] dma_chrf.v:279: expression size 5 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] dma_chrf.v:41: compiling module 'dma_chrf(CH_NO=2)'
VERIFIC-WARNING [VERI-1209] dma_chrf.v:279: expression size 5 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] dma_chrf.v:41: compiling module 'dma_chrf(CH_NO=3)'
VERIFIC-WARNING [VERI-1209] dma_chrf.v:279: expression size 5 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] dma_chrf.v:41: compiling module 'dma_chrf(CH_NO=4)'
VERIFIC-WARNING [VERI-1209] dma_chrf.v:279: expression size 5 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] dma_chrf.v:41: compiling module 'dma_chrf(CH_NO=5)'
VERIFIC-WARNING [VERI-1209] dma_chrf.v:279: expression size 5 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] dma_chrf.v:41: compiling module 'dma_chrf(CH_NO=6)'
VERIFIC-WARNING [VERI-1209] dma_chrf.v:279: expression size 5 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] dma_chrf.v:41: compiling module 'dma_chrf(CH_NO=7)'
VERIFIC-WARNING [VERI-1209] dma_chrf.v:279: expression size 5 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] dma_chsel.v:43: compiling module 'dma_chsel'
VERIFIC-WARNING [VERI-2580] dma_chsel.v:858: latch inferred for net 'arb_ch_sel[2]'
VERIFIC-INFO [VERI-1018] dma_rrarb.v:42: compiling module 'dma_rrarb'
VERIFIC-INFO [VERI-1018] dma_ahbslv.v:42: compiling module 'dma_ahbslv'
VERIFIC-INFO [VERI-1018] dma_ahbdec.v:43: compiling module 'dma_ahbdec'
VERIFIC-INFO [VERI-1018] dma_ahbmux.v:44: compiling module 'dma_ahbmux'
VERIFIC-INFO [VERI-1018] wrapper_dma.v:604: compiling module 'mux_2x1_32in'
VERIFIC-INFO [VERI-1018] wrapper_dma.v:612: compiling module 'mux_2x1_4in'
VERIFIC-INFO [VERI-1018] wrapper_dma.v:621: compiling module 'mux_2x1_3in'
VERIFIC-INFO [VERI-1018] wrapper_dma.v:630: compiling module 'mux_2x1_2in'
VERIFIC-INFO [VERI-1018] wrapper_dma.v:639: compiling module 'mux_2x1_8in'
Importing module wrapper_dma.
Importing module dma.
Importing module dma_ahbdec.
Importing module dma_ahbmst.
Importing module dma_ahbmst(THIS_IS_M1=0).
Importing module dma_ahbmux.
Importing module dma_ahbslv.
Importing module dma_chsel.
Importing module dma_ctlrf.
Importing module dma_chrf.
Importing module dma_chrf(CH_NO=1).
Importing module dma_chrf(CH_NO=2).
Importing module dma_chrf(CH_NO=3).
Importing module dma_chrf(CH_NO=4).
Importing module dma_chrf(CH_NO=5).
Importing module dma_chrf(CH_NO=6).
Importing module dma_chrf(CH_NO=7).
Importing module dma_engine.
Importing module dma_fifo.
Importing module dma_rrarb.
Importing module ff_ram.
Importing module mux_2x1_2in.
Importing module mux_2x1_32in.
Importing module mux_2x1_3in.
Importing module mux_2x1_4in.
Importing module mux_2x1_8in.

3.3.1. Analyzing design hierarchy..
Top module:  \wrapper_dma
Used module:     \mux_2x1_32in
Used module:     \mux_2x1_8in
Used module:     \mux_2x1_2in
Used module:     \mux_2x1_3in
Used module:     \mux_2x1_4in
Used module:     \dma
Used module:         \dma_ahbmux
Used module:         \dma_ahbdec
Used module:         \dma_ahbslv
Used module:         \dma_chsel
Used module:             \dma_rrarb
Used module:         \dma_ctlrf
Used module:             \dma_chrf(CH_NO=7)
Used module:             \dma_chrf(CH_NO=6)
Used module:             \dma_chrf(CH_NO=5)
Used module:             \dma_chrf(CH_NO=4)
Used module:             \dma_chrf(CH_NO=3)
Used module:             \dma_chrf(CH_NO=2)
Used module:             \dma_chrf(CH_NO=1)
Used module:             \dma_chrf
Used module:         \dma_fifo
Used module:             \ff_ram
Used module:         \dma_ahbmst
Used module:         \dma_ahbmst(THIS_IS_M1=0)
Used module:         \dma_engine

3.3.2. Analyzing design hierarchy..
Top module:  \wrapper_dma
Used module:     \mux_2x1_32in
Used module:     \mux_2x1_8in
Used module:     \mux_2x1_2in
Used module:     \mux_2x1_3in
Used module:     \mux_2x1_4in
Used module:     \dma
Used module:         \dma_ahbmux
Used module:         \dma_ahbdec
Used module:         \dma_ahbslv
Used module:         \dma_chsel
Used module:             \dma_rrarb
Used module:         \dma_ctlrf
Used module:             \dma_chrf(CH_NO=7)
Used module:             \dma_chrf(CH_NO=6)
Used module:             \dma_chrf(CH_NO=5)
Used module:             \dma_chrf(CH_NO=4)
Used module:             \dma_chrf(CH_NO=3)
Used module:             \dma_chrf(CH_NO=2)
Used module:             \dma_chrf(CH_NO=1)
Used module:             \dma_chrf
Used module:         \dma_fifo
Used module:             \ff_ram
Used module:         \dma_ahbmst
Used module:         \dma_ahbmst(THIS_IS_M1=0)
Used module:         \dma_engine
Removed 0 unused modules.

yosys> proc

3.4. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.4.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.4.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.4.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux_2x1_8in.
Optimizing module mux_2x1_4in.
Optimizing module mux_2x1_3in.
Optimizing module mux_2x1_32in.
Optimizing module mux_2x1_2in.
Optimizing module ff_ram.
Optimizing module dma_rrarb.
<suppressed ~2 debug messages>
Optimizing module dma_fifo.
<suppressed ~16 debug messages>
Optimizing module dma_engine.
<suppressed ~27 debug messages>
Optimizing module dma_chrf(CH_NO=7).
<suppressed ~34 debug messages>
Optimizing module dma_chrf(CH_NO=6).
<suppressed ~34 debug messages>
Optimizing module dma_chrf(CH_NO=5).
<suppressed ~34 debug messages>
Optimizing module dma_chrf(CH_NO=4).
<suppressed ~34 debug messages>
Optimizing module dma_chrf(CH_NO=3).
<suppressed ~34 debug messages>
Optimizing module dma_chrf(CH_NO=2).
<suppressed ~34 debug messages>
Optimizing module dma_chrf(CH_NO=1).
<suppressed ~34 debug messages>
Optimizing module dma_chrf.
<suppressed ~35 debug messages>
Optimizing module dma_ctlrf.
<suppressed ~32 debug messages>
Optimizing module dma_chsel.
<suppressed ~30 debug messages>
Optimizing module dma_ahbslv.
<suppressed ~20 debug messages>
Optimizing module dma_ahbmux.
<suppressed ~7 debug messages>
Optimizing module dma_ahbmst(THIS_IS_M1=0).
<suppressed ~23 debug messages>
Optimizing module dma_ahbmst.
<suppressed ~23 debug messages>
Optimizing module dma_ahbdec.
<suppressed ~16 debug messages>
Optimizing module dma.
Optimizing module wrapper_dma.

yosys> flatten

3.5. Executing FLATTEN pass (flatten design).
Deleting now unused module mux_2x1_8in.
Deleting now unused module mux_2x1_4in.
Deleting now unused module mux_2x1_3in.
Deleting now unused module mux_2x1_32in.
Deleting now unused module mux_2x1_2in.
Deleting now unused module ff_ram.
Deleting now unused module dma_rrarb.
Deleting now unused module dma_fifo.
Deleting now unused module dma_engine.
Deleting now unused module dma_chrf(CH_NO=7).
Deleting now unused module dma_chrf(CH_NO=6).
Deleting now unused module dma_chrf(CH_NO=5).
Deleting now unused module dma_chrf(CH_NO=4).
Deleting now unused module dma_chrf(CH_NO=3).
Deleting now unused module dma_chrf(CH_NO=2).
Deleting now unused module dma_chrf(CH_NO=1).
Deleting now unused module dma_chrf.
Deleting now unused module dma_ctlrf.
Deleting now unused module dma_chsel.
Deleting now unused module dma_ahbslv.
Deleting now unused module dma_ahbmux.
Deleting now unused module dma_ahbmst(THIS_IS_M1=0).
Deleting now unused module dma_ahbmst.
Deleting now unused module dma_ahbdec.
Deleting now unused module dma.
<suppressed ~32 debug messages>

yosys> tribuf -logic

3.6. Executing TRIBUF pass.

yosys> deminout

3.7. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~4 debug messages>

yosys> opt_clean

3.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 67 unused cells and 12969 unused wires.
<suppressed ~1678 debug messages>

yosys> check

3.10. Executing CHECK pass (checking for obvious problems).
Checking module wrapper_dma...
Found and reported 0 problems.

yosys> opt -nodffe -nosdff

3.11. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~17 debug messages>

yosys> opt_merge -nomux

3.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
<suppressed ~282 debug messages>
Removed a total of 94 cells.

yosys> opt_muxtree

3.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\inst_wrapper.\de.$verific$i150$dma_engine.v:858$19255: \inst_wrapper.de.st_ed1s -> 1'1
      Replacing known input bits on port B of cell $flatten\inst_wrapper.\m1_mux.$verific$i65$dma_ahbmux.v:359$9857: \inst_wrapper.m1_mux.hrdy_df -> 1'1
  Analyzing evaluation results.
    dead port 5/7 on $pmux $flatten\inst_wrapper.\ahb_mst0.$verific$select_342$dma_ahbmst.v:978$9575.
Removed 1 multiplexer ports.
<suppressed ~531 debug messages>

yosys> opt_reduce

3.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
    New input vector for $reduce_or cell $flatten\inst_wrapper.\ahb_mst0.$verific$reduce_nor_341$dma_ahbmst.v:978$9573: { \inst_wrapper.ahb_mst0.mx_cmd_st [1] $flatten\inst_wrapper.\ahb_mst0.$verific$n2952$9139 $flatten\inst_wrapper.\ahb_mst0.$verific$n2951$9138 $flatten\inst_wrapper.\ahb_mst0.$verific$n2949$9136 }
    New input vector for $reduce_or cell $flatten\inst_wrapper.\ahb_mst0.$verific$reduce_nor_339$dma_ahbmst.v:975$9569: { \inst_wrapper.ahb_mst0.mx_cmd_st [1] $flatten\inst_wrapper.\ahb_mst0.$verific$n2950$9137 \inst_wrapper.ahb_mst0.ad_sel_llp }
    New input vector for $reduce_or cell $flatten\inst_wrapper.\ahb_mst0.$verific$reduce_nor_337$dma_ahbmst.v:972$9565: { \inst_wrapper.ahb_mst0.mx_cmd_st [1] $flatten\inst_wrapper.\ahb_mst0.$verific$n2948$9135 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\ahb_mst0.$verific$select_400$dma_ahbmst.v:1033$9623: { $flatten\inst_wrapper.\ahb_mst0.$verific$n3165$9169 $flatten\inst_wrapper.\ahb_mst0.$verific$n3166$9170 $flatten\inst_wrapper.\ahb_mst0.$verific$n3167$9171 $flatten\inst_wrapper.\ahb_mst0.$verific$n3168$9172 $flatten\inst_wrapper.\ahb_mst0.$verific$n3169$9173 $flatten\inst_wrapper.\ahb_mst0.$verific$n3170$9174 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\ahb_mst1.$verific$select_418$dma_ahbmst.v:1033$8923: { $flatten\inst_wrapper.\ahb_mst1.$verific$n3603$8430 $flatten\inst_wrapper.\ahb_mst1.$verific$n3604$8431 $flatten\inst_wrapper.\ahb_mst1.$verific$n3605$8432 $flatten\inst_wrapper.\ahb_mst1.$verific$n3606$8433 $flatten\inst_wrapper.\ahb_mst1.$verific$n3607$8434 $flatten\inst_wrapper.\ahb_mst1.$verific$n3608$8435 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\ch_sel.$verific$Select_268$dma_chsel.v:858$10628: $auto$opt_reduce.cc:134:opt_pmux$20231
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\de.$verific$select_221$dma_engine.v:1010$19316: { $flatten\inst_wrapper.\de.$verific$n621$18857 $flatten\inst_wrapper.\de.$verific$n622$18858 $flatten\inst_wrapper.\de.$verific$n623$18859 $flatten\inst_wrapper.\de.$verific$n624$18860 $flatten\inst_wrapper.\de.$verific$n625$18861 $flatten\inst_wrapper.\de.$verific$n627$18863 $flatten\inst_wrapper.\de.$verific$n628$18864 $flatten\inst_wrapper.\de.$verific$n629$18865 $flatten\inst_wrapper.\de.$verific$n630$18866 $flatten\inst_wrapper.\de.$verific$n631$18867 $auto$opt_reduce.cc:134:opt_pmux$20233 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\de.$verific$select_634$dma_engine.v:1602$19620: { $flatten\inst_wrapper.\de.$verific$n1730$19030 $flatten\inst_wrapper.\de.$verific$n1731$19031 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_14$dma_ahbdec.v:215$8060: { $flatten\inst_wrapper.\m1_decoder.$verific$n15$7903 $flatten\inst_wrapper.\m1_decoder.$verific$n16$7904 $flatten\inst_wrapper.\m1_decoder.$verific$n17$7905 $flatten\inst_wrapper.\m1_decoder.$verific$n18$7906 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_20$dma_ahbdec.v:226$8068: { $flatten\inst_wrapper.\m1_decoder.$verific$n25$7908 $flatten\inst_wrapper.\m1_decoder.$verific$n26$7909 $flatten\inst_wrapper.\m1_decoder.$verific$n27$7910 $flatten\inst_wrapper.\m1_decoder.$verific$n28$7911 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_26$dma_ahbdec.v:237$8076: { $flatten\inst_wrapper.\m1_decoder.$verific$n35$7913 $flatten\inst_wrapper.\m1_decoder.$verific$n36$7914 $flatten\inst_wrapper.\m1_decoder.$verific$n37$7915 $flatten\inst_wrapper.\m1_decoder.$verific$n38$7916 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_32$dma_ahbdec.v:248$8084: { $flatten\inst_wrapper.\m1_decoder.$verific$n45$7918 $flatten\inst_wrapper.\m1_decoder.$verific$n46$7919 $flatten\inst_wrapper.\m1_decoder.$verific$n47$7920 $flatten\inst_wrapper.\m1_decoder.$verific$n48$7921 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_38$dma_ahbdec.v:259$8092: { $flatten\inst_wrapper.\m1_decoder.$verific$n55$7923 $flatten\inst_wrapper.\m1_decoder.$verific$n56$7924 $flatten\inst_wrapper.\m1_decoder.$verific$n57$7925 $flatten\inst_wrapper.\m1_decoder.$verific$n58$7926 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_44$dma_ahbdec.v:270$8100: { $flatten\inst_wrapper.\m1_decoder.$verific$n65$7928 $flatten\inst_wrapper.\m1_decoder.$verific$n66$7929 $flatten\inst_wrapper.\m1_decoder.$verific$n67$7930 $flatten\inst_wrapper.\m1_decoder.$verific$n68$7931 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_50$dma_ahbdec.v:281$8108: { $flatten\inst_wrapper.\m1_decoder.$verific$n75$7933 $flatten\inst_wrapper.\m1_decoder.$verific$n76$7934 $flatten\inst_wrapper.\m1_decoder.$verific$n77$7935 $flatten\inst_wrapper.\m1_decoder.$verific$n78$7936 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_56$dma_ahbdec.v:292$8116: { $flatten\inst_wrapper.\m1_decoder.$verific$n85$7938 $flatten\inst_wrapper.\m1_decoder.$verific$n86$7939 $flatten\inst_wrapper.\m1_decoder.$verific$n87$7940 $flatten\inst_wrapper.\m1_decoder.$verific$n88$7941 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_62$dma_ahbdec.v:302$8124: { $flatten\inst_wrapper.\m1_decoder.$verific$n95$7943 $flatten\inst_wrapper.\m1_decoder.$verific$n96$7944 $flatten\inst_wrapper.\m1_decoder.$verific$n97$7945 $flatten\inst_wrapper.\m1_decoder.$verific$n98$7946 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_68$dma_ahbdec.v:313$8132: { $flatten\inst_wrapper.\m1_decoder.$verific$n105$7948 $flatten\inst_wrapper.\m1_decoder.$verific$n106$7949 $flatten\inst_wrapper.\m1_decoder.$verific$n107$7950 $flatten\inst_wrapper.\m1_decoder.$verific$n108$7951 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_74$dma_ahbdec.v:324$8140: { $flatten\inst_wrapper.\m1_decoder.$verific$n115$7953 $flatten\inst_wrapper.\m1_decoder.$verific$n116$7954 $flatten\inst_wrapper.\m1_decoder.$verific$n117$7955 $flatten\inst_wrapper.\m1_decoder.$verific$n118$7956 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_8$dma_ahbdec.v:205$8052: { $flatten\inst_wrapper.\m1_decoder.$verific$n5$7898 $flatten\inst_wrapper.\m1_decoder.$verific$n6$7899 $flatten\inst_wrapper.\m1_decoder.$verific$n7$7900 $flatten\inst_wrapper.\m1_decoder.$verific$n8$7901 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_80$dma_ahbdec.v:335$8148: { $flatten\inst_wrapper.\m1_decoder.$verific$n125$7958 $flatten\inst_wrapper.\m1_decoder.$verific$n126$7959 $flatten\inst_wrapper.\m1_decoder.$verific$n127$7960 $flatten\inst_wrapper.\m1_decoder.$verific$n128$7961 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_86$dma_ahbdec.v:346$8156: { $flatten\inst_wrapper.\m1_decoder.$verific$n135$7963 $flatten\inst_wrapper.\m1_decoder.$verific$n136$7964 $flatten\inst_wrapper.\m1_decoder.$verific$n137$7965 $flatten\inst_wrapper.\m1_decoder.$verific$n138$7966 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_92$dma_ahbdec.v:357$8164: { $flatten\inst_wrapper.\m1_decoder.$verific$n145$7968 $flatten\inst_wrapper.\m1_decoder.$verific$n146$7969 $flatten\inst_wrapper.\m1_decoder.$verific$n147$7970 $flatten\inst_wrapper.\m1_decoder.$verific$n148$7971 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_98$dma_ahbdec.v:368$8172: { $flatten\inst_wrapper.\m1_decoder.$verific$n155$7973 $flatten\inst_wrapper.\m1_decoder.$verific$n156$7974 $flatten\inst_wrapper.\m1_decoder.$verific$n157$7975 $flatten\inst_wrapper.\m1_decoder.$verific$n158$7976 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_mux.$verific$select_14$dma_ahbmux.v:282$9819: { $flatten\inst_wrapper.\m1_mux.$verific$n7$9715 $flatten\inst_wrapper.\m1_mux.$verific$n8$9716 $flatten\inst_wrapper.\m1_mux.$verific$n9$9717 $flatten\inst_wrapper.\m1_mux.$verific$n10$9718 $flatten\inst_wrapper.\m1_mux.$verific$n11$9719 $flatten\inst_wrapper.\m1_mux.$verific$n12$9720 $flatten\inst_wrapper.\m1_mux.$verific$n13$9721 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_mux.$verific$select_24$dma_ahbmux.v:309$9831: { $flatten\inst_wrapper.\m1_mux.$verific$n20$9724 $flatten\inst_wrapper.\m1_mux.$verific$n21$9725 $flatten\inst_wrapper.\m1_mux.$verific$n22$9726 $flatten\inst_wrapper.\m1_mux.$verific$n23$9727 $flatten\inst_wrapper.\m1_mux.$verific$n24$9728 $flatten\inst_wrapper.\m1_mux.$verific$n25$9729 $flatten\inst_wrapper.\m1_mux.$verific$n26$9730 }
  Optimizing cells in module \wrapper_dma.
Performed a total of 28 changes.

yosys> opt_merge

3.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_dff -nodffe -nosdff

3.11.6. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $flatten\inst_wrapper.\m1_mux.$verific$mux_no_reg$dma_ahbmux.v:325$9843 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\m1_mux.$verific$hrp_df_reg$dma_ahbmux.v:369$9863 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\m1_mux.$verific$hrmxnof_reg$dma_ahbmux.v:341$9851 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\m1_mux.$verific$hrdy_df_reg$dma_ahbmux.v:359$9859 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\dma_fifo.$verific$ram_wrq_reg$dma_fifo.v:356$19929 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\dma_fifo.$verific$ram_wr_reg$dma_fifo.v:322$19917 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\dma_fifo.$verific$part_wd_reg$dma_fifo.v:387$19948 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\dma_fifo.$verific$ff_fram_wado_reg$dma_fifo.v:419$19958 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\dma_fifo.$verific$ff_fram_radx_reg$dma_fifo.v:427$19963 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\dma_fifo.$verific$ff_cnv_q_vld_reg$dma_fifo.v:313$19912 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\dma_fifo.$verific$ff_cnt_reg$dma_fifo.v:440$19977 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\dma_fifo.$verific$cnv_bt3_reg$dma_fifo.v:302$19902 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\dma_fifo.$verific$cnv_bt2_reg$dma_fifo.v:296$19899 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\dma_fifo.$verific$cnv_bt1_reg$dma_fifo.v:290$19896 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\dma_fifo.$verific$cnv_bt0_reg$dma_fifo.v:284$19893 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\dma_fifo.$verific$cbe_reg$dma_fifo.v:271$19880 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$upk_cnt1_reg$dma_engine.v:1638$19635 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$upk_cnt0_reg$dma_engine.v:1630$19630 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$tsz_cnt_reg$dma_engine.v:1537$19579 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$st_rd_msk_reg$dma_engine.v:1500$19562 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$st_ed1s_reg$dma_engine.v:858$19257 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$m1_is_llp_reg$dma_engine.v:1096$19393 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$m1_arb_st_reg$dma_engine.v:1269$19456 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$m0_is_llp_reg$dma_engine.v:1081$19389 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$m0_arb_st_reg$dma_engine.v:1122$19410 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$de_st_reg$dma_engine.v:911$19289 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$de_mllp_reg$dma_engine.v:653$19156 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$de_ff_flush_d1_reg$dma_engine.v:1364$19488 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$de_err_notify_reg$dma_engine.v:1473$19548 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$bst_cnt_reg$dma_engine.v:1522$19572 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$swidth_reg$dma_chrf.v:411$18603 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$src_sz_reg$dma_chrf.v:352$18580 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$src_sel_reg$dma_chrf.v:463$18640 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$18636 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$18637 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$prot3_reg$dma_chrf.v:343$18574 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$prot2_reg$dma_chrf.v:343$18575 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$prot1_reg$dma_chrf.v:343$18576 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$mode_reg$dma_chrf.v:431$18611 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$18559 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$18658 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$int_err_msk_reg$dma_chrf.v:500$18657 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$18656 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$dwidth_reg$dma_chrf.v:422$18608 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$dst_sel_reg$dma_chrf.v:463$18641 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$dreqmode_reg$dma_chrf.v:326$18567 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$18638 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$18639 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chtsz_reg$dma_chrf.v:644$18740 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chsad_reg$dma_chrf.v:540$18672 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chpri_reg$dma_chrf.v:316$18564 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chllpen_reg$dma_chrf.v:239$18516 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chllp_reg$dma_chrf.v:621$18721 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chllp_on_reg$dma_chrf.v:267$18528 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$18543 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chdad_reg$dma_chrf.v:580$18698 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chabt_reg$dma_chrf.v:390$18593 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$ch_en_reg$dma_chrf.v:480$18650 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$autold_reg$dma_chrf.v:400$18597 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$swidth_reg$dma_chrf.v:411$18152 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$src_sz_reg$dma_chrf.v:352$18129 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$src_sel_reg$dma_chrf.v:463$18189 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$18185 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$18186 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$prot3_reg$dma_chrf.v:343$18123 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$prot2_reg$dma_chrf.v:343$18124 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$prot1_reg$dma_chrf.v:343$18125 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$mode_reg$dma_chrf.v:431$18160 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$18108 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$18207 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$int_err_msk_reg$dma_chrf.v:500$18206 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$18205 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$dwidth_reg$dma_chrf.v:422$18157 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$dst_sel_reg$dma_chrf.v:463$18190 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$dreqmode_reg$dma_chrf.v:326$18116 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$18187 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$18188 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chtsz_reg$dma_chrf.v:644$18289 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chsad_reg$dma_chrf.v:540$18221 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chpri_reg$dma_chrf.v:316$18113 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chllpen_reg$dma_chrf.v:239$18065 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chllp_reg$dma_chrf.v:621$18270 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chllp_on_reg$dma_chrf.v:267$18077 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$18092 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chdad_reg$dma_chrf.v:580$18247 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chabt_reg$dma_chrf.v:390$18142 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$ch_en_reg$dma_chrf.v:480$18199 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$autold_reg$dma_chrf.v:400$18146 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$swidth_reg$dma_chrf.v:411$17701 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$src_sz_reg$dma_chrf.v:352$17678 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$src_sel_reg$dma_chrf.v:463$17738 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$17734 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$17735 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$prot3_reg$dma_chrf.v:343$17672 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$prot2_reg$dma_chrf.v:343$17673 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$prot1_reg$dma_chrf.v:343$17674 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$mode_reg$dma_chrf.v:431$17709 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$17657 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$17756 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$int_err_msk_reg$dma_chrf.v:500$17755 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$17754 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$dwidth_reg$dma_chrf.v:422$17706 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$dst_sel_reg$dma_chrf.v:463$17739 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$dreqmode_reg$dma_chrf.v:326$17665 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$17736 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$17737 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chtsz_reg$dma_chrf.v:644$17838 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chsad_reg$dma_chrf.v:540$17770 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chpri_reg$dma_chrf.v:316$17662 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chllpen_reg$dma_chrf.v:239$17614 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chllp_reg$dma_chrf.v:621$17819 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chllp_on_reg$dma_chrf.v:267$17626 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$17641 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chdad_reg$dma_chrf.v:580$17796 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chabt_reg$dma_chrf.v:390$17691 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$ch_en_reg$dma_chrf.v:480$17748 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$autold_reg$dma_chrf.v:400$17695 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$swidth_reg$dma_chrf.v:411$17250 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$src_sz_reg$dma_chrf.v:352$17227 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$src_sel_reg$dma_chrf.v:463$17287 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$17283 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$17284 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$prot3_reg$dma_chrf.v:343$17221 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$prot2_reg$dma_chrf.v:343$17222 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$prot1_reg$dma_chrf.v:343$17223 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$mode_reg$dma_chrf.v:431$17258 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$17206 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$17305 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$int_err_msk_reg$dma_chrf.v:500$17304 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$17303 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$dwidth_reg$dma_chrf.v:422$17255 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$dst_sel_reg$dma_chrf.v:463$17288 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$dreqmode_reg$dma_chrf.v:326$17214 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$17285 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$17286 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chtsz_reg$dma_chrf.v:644$17387 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chsad_reg$dma_chrf.v:540$17319 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chpri_reg$dma_chrf.v:316$17211 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chllpen_reg$dma_chrf.v:239$17163 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chllp_reg$dma_chrf.v:621$17368 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chllp_on_reg$dma_chrf.v:267$17175 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$17190 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chdad_reg$dma_chrf.v:580$17345 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chabt_reg$dma_chrf.v:390$17240 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$ch_en_reg$dma_chrf.v:480$17297 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$autold_reg$dma_chrf.v:400$17244 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$swidth_reg$dma_chrf.v:411$16799 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$src_sz_reg$dma_chrf.v:352$16776 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$src_sel_reg$dma_chrf.v:463$16836 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$16832 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$16833 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$prot3_reg$dma_chrf.v:343$16770 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$prot2_reg$dma_chrf.v:343$16771 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$prot1_reg$dma_chrf.v:343$16772 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$mode_reg$dma_chrf.v:431$16807 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$16755 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$16854 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$int_err_msk_reg$dma_chrf.v:500$16853 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$16852 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$dwidth_reg$dma_chrf.v:422$16804 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$dst_sel_reg$dma_chrf.v:463$16837 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$dreqmode_reg$dma_chrf.v:326$16763 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$16834 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$16835 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chtsz_reg$dma_chrf.v:644$16936 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chsad_reg$dma_chrf.v:540$16868 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chpri_reg$dma_chrf.v:316$16760 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chllpen_reg$dma_chrf.v:239$16712 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chllp_reg$dma_chrf.v:621$16917 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chllp_on_reg$dma_chrf.v:267$16724 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$16739 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chdad_reg$dma_chrf.v:580$16894 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chabt_reg$dma_chrf.v:390$16789 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$ch_en_reg$dma_chrf.v:480$16846 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$autold_reg$dma_chrf.v:400$16793 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$swidth_reg$dma_chrf.v:411$16348 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$src_sz_reg$dma_chrf.v:352$16325 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$src_sel_reg$dma_chrf.v:463$16385 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$16381 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$16382 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$prot3_reg$dma_chrf.v:343$16319 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$prot2_reg$dma_chrf.v:343$16320 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$prot1_reg$dma_chrf.v:343$16321 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$mode_reg$dma_chrf.v:431$16356 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$16304 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$16403 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$int_err_msk_reg$dma_chrf.v:500$16402 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$16401 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$hwriteo_reg$dma_ahbmst.v:671$9470 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$dwidth_reg$dma_chrf.v:422$16353 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$dst_sel_reg$dma_chrf.v:463$16386 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$dreqmode_reg$dma_chrf.v:326$16312 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$16383 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$16384 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chtsz_reg$dma_chrf.v:644$16485 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chsad_reg$dma_chrf.v:540$16417 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chpri_reg$dma_chrf.v:316$16309 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chllpen_reg$dma_chrf.v:239$16261 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chllp_reg$dma_chrf.v:621$16466 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chllp_on_reg$dma_chrf.v:267$16273 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$16288 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chdad_reg$dma_chrf.v:580$16443 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chabt_reg$dma_chrf.v:390$16338 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$ch_en_reg$dma_chrf.v:480$16395 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$autold_reg$dma_chrf.v:400$16342 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$swidth_reg$dma_chrf.v:411$15897 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$src_sz_reg$dma_chrf.v:352$15874 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$src_sel_reg$dma_chrf.v:463$15934 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$15930 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$15931 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$prot3_reg$dma_chrf.v:343$15868 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$prot2_reg$dma_chrf.v:343$15869 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$prot1_reg$dma_chrf.v:343$15870 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$mode_reg$dma_chrf.v:431$15905 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$15853 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$15952 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$int_err_msk_reg$dma_chrf.v:500$15951 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$15950 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$hwdatao_reg$dma_ahbmst.v:893$9528 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$hsizeo_reg$dma_ahbmst.v:726$9489 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$hreqo_reg$dma_ahbmst.v:1174$9690 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$dwidth_reg$dma_chrf.v:422$15902 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$dst_sel_reg$dma_chrf.v:463$15935 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$dreqmode_reg$dma_chrf.v:326$15861 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$15932 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$15933 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chtsz_reg$dma_chrf.v:644$16034 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chsad_reg$dma_chrf.v:540$15966 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chpri_reg$dma_chrf.v:316$15858 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chllpen_reg$dma_chrf.v:239$15810 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chllp_reg$dma_chrf.v:621$16015 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chllp_on_reg$dma_chrf.v:267$15822 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$15837 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chdad_reg$dma_chrf.v:580$15992 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chabt_reg$dma_chrf.v:390$15887 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$ch_en_reg$dma_chrf.v:480$15944 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$autold_reg$dma_chrf.v:400$15891 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$swidth_reg$dma_chrf.v:411$15446 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$src_sz_reg$dma_chrf.v:352$15423 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$src_sel_reg$dma_chrf.v:463$15483 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$15479 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$15480 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$prot3_reg$dma_chrf.v:343$15417 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$prot2_reg$dma_chrf.v:343$15418 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$prot1_reg$dma_chrf.v:343$15419 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$mode_reg$dma_chrf.v:431$15454 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$15402 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$15501 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$int_err_msk_reg$dma_chrf.v:500$15500 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$15499 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$hproto_reg$dma_ahbmst.v:783$9494 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$dwidth_reg$dma_chrf.v:422$15451 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$dst_sel_reg$dma_chrf.v:463$15484 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$dreqmode_reg$dma_chrf.v:326$15410 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$15481 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$15482 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chtsz_reg$dma_chrf.v:644$15583 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chsad_reg$dma_chrf.v:540$15515 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chpri_reg$dma_chrf.v:316$15407 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chllpen_reg$dma_chrf.v:239$15359 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chllp_reg$dma_chrf.v:621$15564 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chllp_on_reg$dma_chrf.v:267$15371 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$15386 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chdad_reg$dma_chrf.v:580$15541 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chabt_reg$dma_chrf.v:390$15436 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$ch_en_reg$dma_chrf.v:480$15493 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$autold_reg$dma_chrf.v:400$15440 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$tc_reg$dma_ctlrf.v:1902$12007 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$sync_reg$dma_ctlrf.v:2281$12027 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$rf_sel_d1_reg$dma_ctlrf.v:1475$11554 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$m1end_reg$dma_ctlrf.v:2257$12014 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$m0end_reg$dma_ctlrf.v:2263$12017 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$err_reg$dma_ctlrf.v:2224$11547 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$hbursto_reg$dma_ahbmst.v:811$9506 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$haddro_reg$dma_ahbmst.v:987$9579 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$dmaint_tc_reg$dma_ctlrf.v:1721$11905 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$dmaint_reg$dma_ctlrf.v:1715$11903 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$dmaint_err_reg$dma_ctlrf.v:1727$11907 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$dmacen_reg$dma_ctlrf.v:2269$12020 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c7dmabs_reg$dma_ctlrf.v:2420$12083 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c7brbs_reg$dma_ctlrf.v:2557$12139 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c6dmabs_reg$dma_ctlrf.v:2403$12076 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c6brbs_reg$dma_ctlrf.v:2540$12132 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c5dmabs_reg$dma_ctlrf.v:2386$12069 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c5brbs_reg$dma_ctlrf.v:2523$12125 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c4dmabs_reg$dma_ctlrf.v:2369$12062 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c4brbs_reg$dma_ctlrf.v:2506$12118 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c3dmabs_reg$dma_ctlrf.v:2352$12055 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c3brbs_reg$dma_ctlrf.v:2489$12111 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c2dmabs_reg$dma_ctlrf.v:2335$12048 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c2brbs_reg$dma_ctlrf.v:2472$12104 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c1dmabs_reg$dma_ctlrf.v:2318$12041 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c1brbs_reg$dma_ctlrf.v:2455$12097 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c0dmabs_reg$dma_ctlrf.v:2302$12033 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c0brbs_reg$dma_ctlrf.v:2439$12090 ($aldff) from module wrapper_dma.
Removing never-active async load on $flatten\inst_wrapper.\ctl_rf.$verific$be_d1_reg$dma_ctlrf.v:1469$11550 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$abt_reg$dma_ctlrf.v:2233$12004 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ch_sel.\dma_rrarb3.$verific$state_reg$dma_rrarb.v:74$20139 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ch_sel.\dma_rrarb2.$verific$state_reg$dma_rrarb.v:74$20139 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ch_sel.\dma_rrarb1.$verific$state_reg$dma_rrarb.v:74$20139 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ch_sel.\dma_rrarb0.$verific$state_reg$dma_rrarb.v:74$20139 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ch_sel.$verific$vld_req_any_d1_reg$dma_chsel.v:868$10633 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ch_sel.$verific$fix_pri_sel_reg$dma_chsel.v:848$10612 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ch_sel.$verific$dma_tc_reg$dma_chsel.v:1243$10745 ($aldff) from module wrapper_dma.
Removing never-active async load on $flatten\inst_wrapper.\ch_sel.$verific$dma_reqd2_reg$dma_chsel.v:485$10486 ($aldff) from module wrapper_dma.
Removing never-active async load on $flatten\inst_wrapper.\ch_sel.$verific$dma_reqd1_reg$dma_chsel.v:459$10483 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ch_sel.$verific$dma_ack_reg$dma_chsel.v:1085$10698 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ch_sel.$verific$de_stup_d1_reg$dma_chsel.v:905$10648 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ch_sel.$verific$arb_req_reg$dma_chsel.v:890$10646 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ch_sel.$verific$arb_chcsr_reg_reg$dma_chsel.v:1310$10751 ($aldff) from module wrapper_dma.
Removing never-active CLR on $flatten\inst_wrapper.\ch_sel.$verific$arb_ch_sel_reg$dma_chsel.v:858$10613 ($dlatchsr) from module wrapper_dma.
Removing never-active ARST on $flatten\inst_wrapper.\ch_sel.$verific$arb_ch_sel_reg$dma_chsel.v:858$10613 ($dlatchsr) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_slv.$verific$slv_wr_d1o_reg$dma_ahbslv.v:274$10038 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_slv.$verific$slv_sz_d1o_reg$dma_ahbslv.v:268$10033 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_slv.$verific$slv_pt_d1o_reg$dma_ahbslv.v:268$10034 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_slv.$verific$slv_br_req_reg$dma_ahbslv.v:366$10103 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_slv.$verific$slv_ad_d1o_reg$dma_ahbslv.v:268$10032 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_slv.$verific$hresp_br_reg$dma_ahbslv.v:448$10153 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_slv.$verific$hreadyout_reg_reg$dma_ahbslv.v:315$10067 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_slv.$verific$hreadyout_br_reg$dma_ahbslv.v:435$10146 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_slv.$verific$hrdata_reg_reg$dma_ahbslv.v:346$10093 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_slv.$verific$hrdata_br_reg$dma_ahbslv.v:492$10188 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_slv.$verific$br_st_reg$dma_ahbslv.v:407$10124 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$mx_dtp_reg$dma_ahbmst.v:596$8731 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$mx_dt_st_reg$dma_ahbmst.v:607$8740 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$mx_dma_had_a_rty_reg$dma_ahbmst.v:1209$9005 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$mx_cmd_st_reg$dma_ahbmst.v:586$8726 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$mx_ad1t0x_reg$dma_ahbmst.v:1111$8950 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$m0_m1_diff_tx_reg$dma_ahbmst.v:926$8842 ($aldff) from module wrapper_dma.
Removing never-active async load on $flatten\inst_wrapper.\ahb_mst1.$verific$inc_selx_reg$dma_ahbmst.v:1045$8927 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$hwriteo_reg$dma_ahbmst.v:671$8769 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$hwdatao_reg$dma_ahbmst.v:893$8828 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$hsizeo_reg$dma_ahbmst.v:726$8788 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$hproto_reg$dma_ahbmst.v:783$8794 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$hbursto_reg$dma_ahbmst.v:811$8806 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$haddro_reg$dma_ahbmst.v:987$8879 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$adin_is_neg_reg$dma_ahbmst.v:1094$8938 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$add_cfx_reg$dma_ahbmst.v:1088$8935 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$mx_dtp_reg$dma_ahbmst.v:596$9446 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$mx_dt_st_reg$dma_ahbmst.v:607$9455 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$mx_dma_had_a_rty_reg$dma_ahbmst.v:1209$9702 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$mx_cmd_st_reg$dma_ahbmst.v:586$9441 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$mx_ad1t0x_reg$dma_ahbmst.v:1111$9650 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$m0_m1_diff_tx_reg$dma_ahbmst.v:926$9542 ($aldff) from module wrapper_dma.
Removing never-active async load on $flatten\inst_wrapper.\ahb_mst0.$verific$inc_selx_reg$dma_ahbmst.v:1045$9627 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$adin_is_neg_reg$dma_ahbmst.v:1094$9638 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$add_cfx_reg$dma_ahbmst.v:1088$9635 ($aldff) from module wrapper_dma.

yosys> opt_clean

3.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 14 unused cells and 109 unused wires.
<suppressed ~18 debug messages>

yosys> opt_expr

3.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

3.11.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~531 debug messages>

yosys> opt_reduce

3.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..

yosys> opt_expr

3.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

3.11.16. Finished OPT passes. (There is nothing left to do.)

yosys> fsm -encoding binary

3.12. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.12.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking wrapper_dma.inst_wrapper.ahb_mst0.inc_selx as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking wrapper_dma.inst_wrapper.ahb_mst1.inc_selx as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking wrapper_dma.inst_wrapper.m1_mux.mux_no as FSM state register:
    Users of register don't seem to benefit from recoding.

yosys> fsm_extract

3.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..

yosys> fsm_opt

3.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt -sat

3.13. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

yosys> opt_merge -nomux

3.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~531 debug messages>

yosys> opt_reduce

3.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\inst_wrapper.\m1_mux.$verific$mux_no_reg$dma_ahbmux.v:325$9843 ($adff) from module wrapper_dma (D = \inst_wrapper.m1_mux.mux_noi, Q = \inst_wrapper.m1_mux.mux_no).
Adding EN signal on $flatten\inst_wrapper.\m1_mux.$verific$hrp_df_reg$dma_ahbmux.v:369$9863 ($adff) from module wrapper_dma (D = { 1'0 \inst_wrapper.m1_mux.df_cmd }, Q = \inst_wrapper.m1_mux.hrp_df).
Adding EN signal on $flatten\inst_wrapper.\m1_mux.$verific$hrmxnof_reg$dma_ahbmux.v:341$9851 ($adff) from module wrapper_dma (D = \inst_wrapper.m1_mux.hsel_df, Q = \inst_wrapper.m1_mux.hrmxnof).
Adding EN signal on $flatten\inst_wrapper.\dma_fifo.$verific$part_wd_reg$dma_fifo.v:387$19948 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\dma_fifo.$verific$n539$19759, Q = \inst_wrapper.dma_fifo.part_wd).
Adding EN signal on $flatten\inst_wrapper.\dma_fifo.$verific$ff_fram_wado_reg$dma_fifo.v:419$19958 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\dma_fifo.$verific$n601$19785, Q = \inst_wrapper.dma_fifo.ff_fram_wado).
Adding EN signal on $flatten\inst_wrapper.\dma_fifo.$verific$ff_fram_radx_reg$dma_fifo.v:427$19963 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\dma_fifo.$verific$n633$19789, Q = \inst_wrapper.dma_fifo.ff_fram_radx).
Adding EN signal on $flatten\inst_wrapper.\dma_fifo.$verific$ff_cnv_q_vld_reg$dma_fifo.v:313$19912 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\dma_fifo.$verific$n483$19734, Q = \inst_wrapper.dma_fifo.ff_cnv_q_vld).
Adding EN signal on $flatten\inst_wrapper.\dma_fifo.$verific$ff_cnt_reg$dma_fifo.v:440$19977 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\dma_fifo.$verific$n699$19797, Q = \inst_wrapper.dma_fifo.ff_cnt).
Adding EN signal on $flatten\inst_wrapper.\dma_fifo.$verific$cnv_bt3_reg$dma_fifo.v:302$19902 ($adff) from module wrapper_dma (D = \inst_wrapper.dma_fifo.cb3i, Q = \inst_wrapper.dma_fifo.cnv_bt3).
Adding EN signal on $flatten\inst_wrapper.\dma_fifo.$verific$cnv_bt2_reg$dma_fifo.v:296$19899 ($adff) from module wrapper_dma (D = \inst_wrapper.dma_fifo.cb2i, Q = \inst_wrapper.dma_fifo.cnv_bt2).
Adding EN signal on $flatten\inst_wrapper.\dma_fifo.$verific$cnv_bt1_reg$dma_fifo.v:290$19896 ($adff) from module wrapper_dma (D = \inst_wrapper.dma_fifo.cb1i, Q = \inst_wrapper.dma_fifo.cnv_bt1).
Adding EN signal on $flatten\inst_wrapper.\dma_fifo.$verific$cnv_bt0_reg$dma_fifo.v:284$19893 ($adff) from module wrapper_dma (D = \inst_wrapper.dma_fifo.cb0i, Q = \inst_wrapper.dma_fifo.cnv_bt0).
Adding EN signal on $flatten\inst_wrapper.\dma_fifo.$verific$cbe_reg$dma_fifo.v:271$19880 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\dma_fifo.$verific$n291$19771, Q = \inst_wrapper.dma_fifo.cbe).
Adding EN signal on $flatten\inst_wrapper.\de.$verific$upk_cnt1_reg$dma_engine.v:1638$19635 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\de.$verific$n1788$19114, Q = \inst_wrapper.de.upk_cnt1).
Adding EN signal on $flatten\inst_wrapper.\de.$verific$upk_cnt0_reg$dma_engine.v:1630$19630 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\de.$verific$n1767$19111, Q = \inst_wrapper.de.upk_cnt0).
Adding EN signal on $flatten\inst_wrapper.\de.$verific$tsz_cnt_reg$dma_engine.v:1537$19579 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\de.$verific$n1632$19104, Q = \inst_wrapper.de.tsz_cnt).
Adding EN signal on $flatten\inst_wrapper.\de.$verific$st_rd_msk_reg$dma_engine.v:1500$19562 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\de.$verific$n1488$19011, Q = \inst_wrapper.de.st_rd_msk).
Adding EN signal on $flatten\inst_wrapper.\de.$verific$m1_is_llp_reg$dma_engine.v:1096$19393 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\de.$verific$n760$18920, Q = \inst_wrapper.de.m1_is_llp).
Adding EN signal on $flatten\inst_wrapper.\de.$verific$m0_is_llp_reg$dma_engine.v:1081$19389 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\de.$verific$n750$18917, Q = \inst_wrapper.de.m0_is_llp).
Adding EN signal on $flatten\inst_wrapper.\de.$verific$m0_arb_st_reg$dma_engine.v:1122$19410 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\de.$verific$n783$18932, Q = \inst_wrapper.de.m0_arb_st).
Adding EN signal on $flatten\inst_wrapper.\de.$verific$de_mllp_reg$dma_engine.v:653$19156 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\de.$verific$n217$19058, Q = \inst_wrapper.de.de_mllp).
Adding EN signal on $flatten\inst_wrapper.\de.$verific$de_err_notify_reg$dma_engine.v:1473$19548 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\de.$verific$n1468$19000, Q = \inst_wrapper.de.de_err_notify).
Adding EN signal on $flatten\inst_wrapper.\de.$verific$bst_cnt_reg$dma_engine.v:1522$19572 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\de.$verific$n1556$19099, Q = \inst_wrapper.de.bst_cnt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$swidth_reg$dma_chrf.v:411$18603 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n231$18440, Q = \inst_wrapper.ctl_rf.c7_rf.swidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$src_sz_reg$dma_chrf.v:352$18580 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [2:0], Q = \inst_wrapper.ctl_rf.c7_rf.src_sz).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$src_sel_reg$dma_chrf.v:463$18640 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n308$18394, Q = \inst_wrapper.ctl_rf.c7_rf.src_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$18636 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n304$18390, Q = \inst_wrapper.ctl_rf.c7_rf.sad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$18637 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n305$18391, Q = \inst_wrapper.ctl_rf.c7_rf.sad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$prot3_reg$dma_chrf.v:343$18574 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [5], Q = \inst_wrapper.ctl_rf.c7_rf.prot3).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$prot2_reg$dma_chrf.v:343$18575 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [4], Q = \inst_wrapper.ctl_rf.c7_rf.prot2).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$prot1_reg$dma_chrf.v:343$18576 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [3], Q = \inst_wrapper.ctl_rf.c7_rf.prot1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$mode_reg$dma_chrf.v:431$18611 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [7], Q = \inst_wrapper.ctl_rf.c7_rf.mode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$18559 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n114$18346, Q = \inst_wrapper.ctl_rf.c7_rf.int_tc_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$18658 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [0], Q = \inst_wrapper.ctl_rf.c7_rf.int_tc1_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$int_err_msk_reg$dma_chrf.v:500$18657 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [1], Q = \inst_wrapper.ctl_rf.c7_rf.int_err_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$18656 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [2], Q = \inst_wrapper.ctl_rf.c7_rf.int_abt_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$dwidth_reg$dma_chrf.v:422$18608 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n261$18444, Q = \inst_wrapper.ctl_rf.c7_rf.dwidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$dst_sel_reg$dma_chrf.v:463$18641 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n309$18395, Q = \inst_wrapper.ctl_rf.c7_rf.dst_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$dreqmode_reg$dma_chrf.v:326$18567 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3 [0], Q = \inst_wrapper.ctl_rf.c7_rf.dreqmode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$18638 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n306$18392, Q = \inst_wrapper.ctl_rf.c7_rf.dad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$18639 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n307$18393, Q = \inst_wrapper.ctl_rf.c7_rf.dad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chtsz_reg$dma_chrf.v:644$18740 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1216$18489, Q = \inst_wrapper.ctl_rf.c7_rf.chtsz [11:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chtsz_reg$dma_chrf.v:644$18740 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1218$18491, Q = \inst_wrapper.ctl_rf.c7_rf.chtsz [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chsad_reg$dma_chrf.v:540$18672 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1189$18465, Q = \inst_wrapper.ctl_rf.c7_rf.chsad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chsad_reg$dma_chrf.v:540$18672 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1191$18467, Q = \inst_wrapper.ctl_rf.c7_rf.chsad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chsad_reg$dma_chrf.v:540$18672 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1193$18469, Q = \inst_wrapper.ctl_rf.c7_rf.chsad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chsad_reg$dma_chrf.v:540$18672 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1195$18471, Q = \inst_wrapper.ctl_rf.c7_rf.chsad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chpri_reg$dma_chrf.v:316$18564 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [7:6], Q = \inst_wrapper.ctl_rf.c7_rf.chpri).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chllpen_reg$dma_chrf.v:239$18516 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n28$18319, Q = \inst_wrapper.ctl_rf.c7_rf.chllpen).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chllp_reg$dma_chrf.v:621$18721 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1207$18481, Q = \inst_wrapper.ctl_rf.c7_rf.chllp [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chllp_reg$dma_chrf.v:621$18721 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1209$18483, Q = \inst_wrapper.ctl_rf.c7_rf.chllp [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chllp_reg$dma_chrf.v:621$18721 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1211$18485, Q = \inst_wrapper.ctl_rf.c7_rf.chllp [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chllp_reg$dma_chrf.v:621$18721 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1213$18487, Q = \inst_wrapper.ctl_rf.c7_rf.chllp [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chllp_on_reg$dma_chrf.v:267$18528 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n45$18328, Q = \inst_wrapper.ctl_rf.c7_rf.chllp_on).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$18543 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n86$18429, Q = \inst_wrapper.ctl_rf.c7_rf.chllp_cnt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chdad_reg$dma_chrf.v:580$18698 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1198$18473, Q = \inst_wrapper.ctl_rf.c7_rf.chdad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chdad_reg$dma_chrf.v:580$18698 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1200$18475, Q = \inst_wrapper.ctl_rf.c7_rf.chdad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chdad_reg$dma_chrf.v:580$18698 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1202$18477, Q = \inst_wrapper.ctl_rf.c7_rf.chdad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chdad_reg$dma_chrf.v:580$18698 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1204$18479, Q = \inst_wrapper.ctl_rf.c7_rf.chdad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chabt_reg$dma_chrf.v:390$18593 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n198$18365, Q = \inst_wrapper.ctl_rf.c7_rf.chabt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$ch_en_reg$dma_chrf.v:480$18650 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n334$18401, Q = \inst_wrapper.ctl_rf.c7_rf.ch_en).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$autold_reg$dma_chrf.v:400$18597 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb1 [6], Q = \inst_wrapper.ctl_rf.c7_rf.autold).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$swidth_reg$dma_chrf.v:411$18152 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n231$17989, Q = \inst_wrapper.ctl_rf.c6_rf.swidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$src_sz_reg$dma_chrf.v:352$18129 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [2:0], Q = \inst_wrapper.ctl_rf.c6_rf.src_sz).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$src_sel_reg$dma_chrf.v:463$18189 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n308$17943, Q = \inst_wrapper.ctl_rf.c6_rf.src_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$18185 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n304$17939, Q = \inst_wrapper.ctl_rf.c6_rf.sad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$18186 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n305$17940, Q = \inst_wrapper.ctl_rf.c6_rf.sad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$prot3_reg$dma_chrf.v:343$18123 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [5], Q = \inst_wrapper.ctl_rf.c6_rf.prot3).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$prot2_reg$dma_chrf.v:343$18124 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [4], Q = \inst_wrapper.ctl_rf.c6_rf.prot2).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$prot1_reg$dma_chrf.v:343$18125 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [3], Q = \inst_wrapper.ctl_rf.c6_rf.prot1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$mode_reg$dma_chrf.v:431$18160 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [7], Q = \inst_wrapper.ctl_rf.c6_rf.mode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$18108 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n114$17895, Q = \inst_wrapper.ctl_rf.c6_rf.int_tc_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$18207 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [0], Q = \inst_wrapper.ctl_rf.c6_rf.int_tc1_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$int_err_msk_reg$dma_chrf.v:500$18206 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [1], Q = \inst_wrapper.ctl_rf.c6_rf.int_err_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$18205 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [2], Q = \inst_wrapper.ctl_rf.c6_rf.int_abt_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$dwidth_reg$dma_chrf.v:422$18157 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n261$17993, Q = \inst_wrapper.ctl_rf.c6_rf.dwidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$dst_sel_reg$dma_chrf.v:463$18190 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n309$17944, Q = \inst_wrapper.ctl_rf.c6_rf.dst_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$dreqmode_reg$dma_chrf.v:326$18116 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3 [0], Q = \inst_wrapper.ctl_rf.c6_rf.dreqmode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$18187 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n306$17941, Q = \inst_wrapper.ctl_rf.c6_rf.dad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$18188 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n307$17942, Q = \inst_wrapper.ctl_rf.c6_rf.dad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chtsz_reg$dma_chrf.v:644$18289 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1216$18038, Q = \inst_wrapper.ctl_rf.c6_rf.chtsz [11:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chtsz_reg$dma_chrf.v:644$18289 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1218$18040, Q = \inst_wrapper.ctl_rf.c6_rf.chtsz [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chsad_reg$dma_chrf.v:540$18221 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1189$18014, Q = \inst_wrapper.ctl_rf.c6_rf.chsad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chsad_reg$dma_chrf.v:540$18221 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1191$18016, Q = \inst_wrapper.ctl_rf.c6_rf.chsad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chsad_reg$dma_chrf.v:540$18221 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1193$18018, Q = \inst_wrapper.ctl_rf.c6_rf.chsad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chsad_reg$dma_chrf.v:540$18221 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1195$18020, Q = \inst_wrapper.ctl_rf.c6_rf.chsad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chpri_reg$dma_chrf.v:316$18113 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [7:6], Q = \inst_wrapper.ctl_rf.c6_rf.chpri).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chllpen_reg$dma_chrf.v:239$18065 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n28$17868, Q = \inst_wrapper.ctl_rf.c6_rf.chllpen).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chllp_reg$dma_chrf.v:621$18270 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1207$18030, Q = \inst_wrapper.ctl_rf.c6_rf.chllp [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chllp_reg$dma_chrf.v:621$18270 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1209$18032, Q = \inst_wrapper.ctl_rf.c6_rf.chllp [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chllp_reg$dma_chrf.v:621$18270 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1211$18034, Q = \inst_wrapper.ctl_rf.c6_rf.chllp [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chllp_reg$dma_chrf.v:621$18270 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1213$18036, Q = \inst_wrapper.ctl_rf.c6_rf.chllp [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chllp_on_reg$dma_chrf.v:267$18077 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n45$17877, Q = \inst_wrapper.ctl_rf.c6_rf.chllp_on).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$18092 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n86$17978, Q = \inst_wrapper.ctl_rf.c6_rf.chllp_cnt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chdad_reg$dma_chrf.v:580$18247 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1198$18022, Q = \inst_wrapper.ctl_rf.c6_rf.chdad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chdad_reg$dma_chrf.v:580$18247 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1200$18024, Q = \inst_wrapper.ctl_rf.c6_rf.chdad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chdad_reg$dma_chrf.v:580$18247 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1202$18026, Q = \inst_wrapper.ctl_rf.c6_rf.chdad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chdad_reg$dma_chrf.v:580$18247 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1204$18028, Q = \inst_wrapper.ctl_rf.c6_rf.chdad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chabt_reg$dma_chrf.v:390$18142 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n198$17914, Q = \inst_wrapper.ctl_rf.c6_rf.chabt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$ch_en_reg$dma_chrf.v:480$18199 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n334$17950, Q = \inst_wrapper.ctl_rf.c6_rf.ch_en).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$autold_reg$dma_chrf.v:400$18146 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb1 [6], Q = \inst_wrapper.ctl_rf.c6_rf.autold).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$swidth_reg$dma_chrf.v:411$17701 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n231$17538, Q = \inst_wrapper.ctl_rf.c5_rf.swidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$src_sz_reg$dma_chrf.v:352$17678 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [2:0], Q = \inst_wrapper.ctl_rf.c5_rf.src_sz).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$src_sel_reg$dma_chrf.v:463$17738 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n308$17492, Q = \inst_wrapper.ctl_rf.c5_rf.src_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$17734 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n304$17488, Q = \inst_wrapper.ctl_rf.c5_rf.sad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$17735 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n305$17489, Q = \inst_wrapper.ctl_rf.c5_rf.sad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$prot3_reg$dma_chrf.v:343$17672 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [5], Q = \inst_wrapper.ctl_rf.c5_rf.prot3).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$prot2_reg$dma_chrf.v:343$17673 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [4], Q = \inst_wrapper.ctl_rf.c5_rf.prot2).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$prot1_reg$dma_chrf.v:343$17674 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [3], Q = \inst_wrapper.ctl_rf.c5_rf.prot1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$mode_reg$dma_chrf.v:431$17709 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [7], Q = \inst_wrapper.ctl_rf.c5_rf.mode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$17657 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n114$17444, Q = \inst_wrapper.ctl_rf.c5_rf.int_tc_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$17756 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [0], Q = \inst_wrapper.ctl_rf.c5_rf.int_tc1_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$int_err_msk_reg$dma_chrf.v:500$17755 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [1], Q = \inst_wrapper.ctl_rf.c5_rf.int_err_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$17754 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [2], Q = \inst_wrapper.ctl_rf.c5_rf.int_abt_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$dwidth_reg$dma_chrf.v:422$17706 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n261$17542, Q = \inst_wrapper.ctl_rf.c5_rf.dwidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$dst_sel_reg$dma_chrf.v:463$17739 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n309$17493, Q = \inst_wrapper.ctl_rf.c5_rf.dst_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$dreqmode_reg$dma_chrf.v:326$17665 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3 [0], Q = \inst_wrapper.ctl_rf.c5_rf.dreqmode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$17736 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n306$17490, Q = \inst_wrapper.ctl_rf.c5_rf.dad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$17737 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n307$17491, Q = \inst_wrapper.ctl_rf.c5_rf.dad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chtsz_reg$dma_chrf.v:644$17838 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1216$17587, Q = \inst_wrapper.ctl_rf.c5_rf.chtsz [11:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chtsz_reg$dma_chrf.v:644$17838 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1218$17589, Q = \inst_wrapper.ctl_rf.c5_rf.chtsz [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chsad_reg$dma_chrf.v:540$17770 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1189$17563, Q = \inst_wrapper.ctl_rf.c5_rf.chsad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chsad_reg$dma_chrf.v:540$17770 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1191$17565, Q = \inst_wrapper.ctl_rf.c5_rf.chsad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chsad_reg$dma_chrf.v:540$17770 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1193$17567, Q = \inst_wrapper.ctl_rf.c5_rf.chsad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chsad_reg$dma_chrf.v:540$17770 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1195$17569, Q = \inst_wrapper.ctl_rf.c5_rf.chsad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chpri_reg$dma_chrf.v:316$17662 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [7:6], Q = \inst_wrapper.ctl_rf.c5_rf.chpri).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chllpen_reg$dma_chrf.v:239$17614 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n28$17417, Q = \inst_wrapper.ctl_rf.c5_rf.chllpen).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chllp_reg$dma_chrf.v:621$17819 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1207$17579, Q = \inst_wrapper.ctl_rf.c5_rf.chllp [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chllp_reg$dma_chrf.v:621$17819 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1209$17581, Q = \inst_wrapper.ctl_rf.c5_rf.chllp [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chllp_reg$dma_chrf.v:621$17819 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1211$17583, Q = \inst_wrapper.ctl_rf.c5_rf.chllp [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chllp_reg$dma_chrf.v:621$17819 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1213$17585, Q = \inst_wrapper.ctl_rf.c5_rf.chllp [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chllp_on_reg$dma_chrf.v:267$17626 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n45$17426, Q = \inst_wrapper.ctl_rf.c5_rf.chllp_on).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$17641 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n86$17527, Q = \inst_wrapper.ctl_rf.c5_rf.chllp_cnt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chdad_reg$dma_chrf.v:580$17796 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1198$17571, Q = \inst_wrapper.ctl_rf.c5_rf.chdad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chdad_reg$dma_chrf.v:580$17796 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1200$17573, Q = \inst_wrapper.ctl_rf.c5_rf.chdad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chdad_reg$dma_chrf.v:580$17796 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1202$17575, Q = \inst_wrapper.ctl_rf.c5_rf.chdad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chdad_reg$dma_chrf.v:580$17796 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1204$17577, Q = \inst_wrapper.ctl_rf.c5_rf.chdad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chabt_reg$dma_chrf.v:390$17691 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n198$17463, Q = \inst_wrapper.ctl_rf.c5_rf.chabt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$ch_en_reg$dma_chrf.v:480$17748 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n334$17499, Q = \inst_wrapper.ctl_rf.c5_rf.ch_en).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$autold_reg$dma_chrf.v:400$17695 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb1 [6], Q = \inst_wrapper.ctl_rf.c5_rf.autold).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$swidth_reg$dma_chrf.v:411$17250 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n231$17087, Q = \inst_wrapper.ctl_rf.c4_rf.swidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$src_sz_reg$dma_chrf.v:352$17227 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [2:0], Q = \inst_wrapper.ctl_rf.c4_rf.src_sz).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$src_sel_reg$dma_chrf.v:463$17287 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n308$17041, Q = \inst_wrapper.ctl_rf.c4_rf.src_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$17283 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n304$17037, Q = \inst_wrapper.ctl_rf.c4_rf.sad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$17284 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n305$17038, Q = \inst_wrapper.ctl_rf.c4_rf.sad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$prot3_reg$dma_chrf.v:343$17221 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [5], Q = \inst_wrapper.ctl_rf.c4_rf.prot3).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$prot2_reg$dma_chrf.v:343$17222 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [4], Q = \inst_wrapper.ctl_rf.c4_rf.prot2).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$prot1_reg$dma_chrf.v:343$17223 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [3], Q = \inst_wrapper.ctl_rf.c4_rf.prot1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$mode_reg$dma_chrf.v:431$17258 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [7], Q = \inst_wrapper.ctl_rf.c4_rf.mode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$17206 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n114$16993, Q = \inst_wrapper.ctl_rf.c4_rf.int_tc_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$17305 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [0], Q = \inst_wrapper.ctl_rf.c4_rf.int_tc1_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$int_err_msk_reg$dma_chrf.v:500$17304 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [1], Q = \inst_wrapper.ctl_rf.c4_rf.int_err_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$17303 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [2], Q = \inst_wrapper.ctl_rf.c4_rf.int_abt_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$dwidth_reg$dma_chrf.v:422$17255 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n261$17091, Q = \inst_wrapper.ctl_rf.c4_rf.dwidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$dst_sel_reg$dma_chrf.v:463$17288 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n309$17042, Q = \inst_wrapper.ctl_rf.c4_rf.dst_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$dreqmode_reg$dma_chrf.v:326$17214 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3 [0], Q = \inst_wrapper.ctl_rf.c4_rf.dreqmode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$17285 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n306$17039, Q = \inst_wrapper.ctl_rf.c4_rf.dad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$17286 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n307$17040, Q = \inst_wrapper.ctl_rf.c4_rf.dad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chtsz_reg$dma_chrf.v:644$17387 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1216$17136, Q = \inst_wrapper.ctl_rf.c4_rf.chtsz [11:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chtsz_reg$dma_chrf.v:644$17387 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1218$17138, Q = \inst_wrapper.ctl_rf.c4_rf.chtsz [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chsad_reg$dma_chrf.v:540$17319 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1189$17112, Q = \inst_wrapper.ctl_rf.c4_rf.chsad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chsad_reg$dma_chrf.v:540$17319 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1191$17114, Q = \inst_wrapper.ctl_rf.c4_rf.chsad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chsad_reg$dma_chrf.v:540$17319 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1193$17116, Q = \inst_wrapper.ctl_rf.c4_rf.chsad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chsad_reg$dma_chrf.v:540$17319 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1195$17118, Q = \inst_wrapper.ctl_rf.c4_rf.chsad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chpri_reg$dma_chrf.v:316$17211 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [7:6], Q = \inst_wrapper.ctl_rf.c4_rf.chpri).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chllpen_reg$dma_chrf.v:239$17163 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n28$16966, Q = \inst_wrapper.ctl_rf.c4_rf.chllpen).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chllp_reg$dma_chrf.v:621$17368 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1207$17128, Q = \inst_wrapper.ctl_rf.c4_rf.chllp [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chllp_reg$dma_chrf.v:621$17368 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1209$17130, Q = \inst_wrapper.ctl_rf.c4_rf.chllp [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chllp_reg$dma_chrf.v:621$17368 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1211$17132, Q = \inst_wrapper.ctl_rf.c4_rf.chllp [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chllp_reg$dma_chrf.v:621$17368 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1213$17134, Q = \inst_wrapper.ctl_rf.c4_rf.chllp [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chllp_on_reg$dma_chrf.v:267$17175 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n45$16975, Q = \inst_wrapper.ctl_rf.c4_rf.chllp_on).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$17190 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n86$17076, Q = \inst_wrapper.ctl_rf.c4_rf.chllp_cnt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chdad_reg$dma_chrf.v:580$17345 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1198$17120, Q = \inst_wrapper.ctl_rf.c4_rf.chdad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chdad_reg$dma_chrf.v:580$17345 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1200$17122, Q = \inst_wrapper.ctl_rf.c4_rf.chdad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chdad_reg$dma_chrf.v:580$17345 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1202$17124, Q = \inst_wrapper.ctl_rf.c4_rf.chdad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chdad_reg$dma_chrf.v:580$17345 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1204$17126, Q = \inst_wrapper.ctl_rf.c4_rf.chdad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chabt_reg$dma_chrf.v:390$17240 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n198$17012, Q = \inst_wrapper.ctl_rf.c4_rf.chabt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$ch_en_reg$dma_chrf.v:480$17297 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n334$17048, Q = \inst_wrapper.ctl_rf.c4_rf.ch_en).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$autold_reg$dma_chrf.v:400$17244 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb1 [6], Q = \inst_wrapper.ctl_rf.c4_rf.autold).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$swidth_reg$dma_chrf.v:411$16799 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n231$16636, Q = \inst_wrapper.ctl_rf.c3_rf.swidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$src_sz_reg$dma_chrf.v:352$16776 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [2:0], Q = \inst_wrapper.ctl_rf.c3_rf.src_sz).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$src_sel_reg$dma_chrf.v:463$16836 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n308$16590, Q = \inst_wrapper.ctl_rf.c3_rf.src_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$16832 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n304$16586, Q = \inst_wrapper.ctl_rf.c3_rf.sad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$16833 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n305$16587, Q = \inst_wrapper.ctl_rf.c3_rf.sad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$prot3_reg$dma_chrf.v:343$16770 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [5], Q = \inst_wrapper.ctl_rf.c3_rf.prot3).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$prot2_reg$dma_chrf.v:343$16771 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [4], Q = \inst_wrapper.ctl_rf.c3_rf.prot2).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$prot1_reg$dma_chrf.v:343$16772 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [3], Q = \inst_wrapper.ctl_rf.c3_rf.prot1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$mode_reg$dma_chrf.v:431$16807 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [7], Q = \inst_wrapper.ctl_rf.c3_rf.mode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$16755 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n114$16542, Q = \inst_wrapper.ctl_rf.c3_rf.int_tc_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$16854 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [0], Q = \inst_wrapper.ctl_rf.c3_rf.int_tc1_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$int_err_msk_reg$dma_chrf.v:500$16853 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [1], Q = \inst_wrapper.ctl_rf.c3_rf.int_err_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$16852 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [2], Q = \inst_wrapper.ctl_rf.c3_rf.int_abt_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$dwidth_reg$dma_chrf.v:422$16804 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n261$16640, Q = \inst_wrapper.ctl_rf.c3_rf.dwidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$dst_sel_reg$dma_chrf.v:463$16837 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n309$16591, Q = \inst_wrapper.ctl_rf.c3_rf.dst_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$dreqmode_reg$dma_chrf.v:326$16763 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3 [0], Q = \inst_wrapper.ctl_rf.c3_rf.dreqmode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$16834 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n306$16588, Q = \inst_wrapper.ctl_rf.c3_rf.dad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$16835 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n307$16589, Q = \inst_wrapper.ctl_rf.c3_rf.dad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chtsz_reg$dma_chrf.v:644$16936 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1216$16685, Q = \inst_wrapper.ctl_rf.c3_rf.chtsz [11:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chtsz_reg$dma_chrf.v:644$16936 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1218$16687, Q = \inst_wrapper.ctl_rf.c3_rf.chtsz [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chsad_reg$dma_chrf.v:540$16868 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1189$16661, Q = \inst_wrapper.ctl_rf.c3_rf.chsad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chsad_reg$dma_chrf.v:540$16868 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1191$16663, Q = \inst_wrapper.ctl_rf.c3_rf.chsad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chsad_reg$dma_chrf.v:540$16868 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1193$16665, Q = \inst_wrapper.ctl_rf.c3_rf.chsad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chsad_reg$dma_chrf.v:540$16868 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1195$16667, Q = \inst_wrapper.ctl_rf.c3_rf.chsad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chpri_reg$dma_chrf.v:316$16760 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [7:6], Q = \inst_wrapper.ctl_rf.c3_rf.chpri).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chllpen_reg$dma_chrf.v:239$16712 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n28$16515, Q = \inst_wrapper.ctl_rf.c3_rf.chllpen).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chllp_reg$dma_chrf.v:621$16917 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1207$16677, Q = \inst_wrapper.ctl_rf.c3_rf.chllp [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chllp_reg$dma_chrf.v:621$16917 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1209$16679, Q = \inst_wrapper.ctl_rf.c3_rf.chllp [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chllp_reg$dma_chrf.v:621$16917 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1211$16681, Q = \inst_wrapper.ctl_rf.c3_rf.chllp [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chllp_reg$dma_chrf.v:621$16917 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1213$16683, Q = \inst_wrapper.ctl_rf.c3_rf.chllp [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chllp_on_reg$dma_chrf.v:267$16724 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n45$16524, Q = \inst_wrapper.ctl_rf.c3_rf.chllp_on).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$16739 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n86$16625, Q = \inst_wrapper.ctl_rf.c3_rf.chllp_cnt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chdad_reg$dma_chrf.v:580$16894 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1198$16669, Q = \inst_wrapper.ctl_rf.c3_rf.chdad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chdad_reg$dma_chrf.v:580$16894 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1200$16671, Q = \inst_wrapper.ctl_rf.c3_rf.chdad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chdad_reg$dma_chrf.v:580$16894 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1202$16673, Q = \inst_wrapper.ctl_rf.c3_rf.chdad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chdad_reg$dma_chrf.v:580$16894 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1204$16675, Q = \inst_wrapper.ctl_rf.c3_rf.chdad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chabt_reg$dma_chrf.v:390$16789 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n198$16561, Q = \inst_wrapper.ctl_rf.c3_rf.chabt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$ch_en_reg$dma_chrf.v:480$16846 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n334$16597, Q = \inst_wrapper.ctl_rf.c3_rf.ch_en).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$autold_reg$dma_chrf.v:400$16793 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb1 [6], Q = \inst_wrapper.ctl_rf.c3_rf.autold).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$swidth_reg$dma_chrf.v:411$16348 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n231$16185, Q = \inst_wrapper.ctl_rf.c2_rf.swidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$src_sz_reg$dma_chrf.v:352$16325 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [2:0], Q = \inst_wrapper.ctl_rf.c2_rf.src_sz).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$src_sel_reg$dma_chrf.v:463$16385 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n308$16139, Q = \inst_wrapper.ctl_rf.c2_rf.src_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$16381 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n304$16135, Q = \inst_wrapper.ctl_rf.c2_rf.sad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$16382 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n305$16136, Q = \inst_wrapper.ctl_rf.c2_rf.sad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$prot3_reg$dma_chrf.v:343$16319 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [5], Q = \inst_wrapper.ctl_rf.c2_rf.prot3).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$prot2_reg$dma_chrf.v:343$16320 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [4], Q = \inst_wrapper.ctl_rf.c2_rf.prot2).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$prot1_reg$dma_chrf.v:343$16321 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [3], Q = \inst_wrapper.ctl_rf.c2_rf.prot1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$mode_reg$dma_chrf.v:431$16356 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [7], Q = \inst_wrapper.ctl_rf.c2_rf.mode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$16304 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n114$16091, Q = \inst_wrapper.ctl_rf.c2_rf.int_tc_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$16403 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [0], Q = \inst_wrapper.ctl_rf.c2_rf.int_tc1_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$int_err_msk_reg$dma_chrf.v:500$16402 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [1], Q = \inst_wrapper.ctl_rf.c2_rf.int_err_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$16401 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [2], Q = \inst_wrapper.ctl_rf.c2_rf.int_abt_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$dwidth_reg$dma_chrf.v:422$16353 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n261$16189, Q = \inst_wrapper.ctl_rf.c2_rf.dwidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$dst_sel_reg$dma_chrf.v:463$16386 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n309$16140, Q = \inst_wrapper.ctl_rf.c2_rf.dst_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$dreqmode_reg$dma_chrf.v:326$16312 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3 [0], Q = \inst_wrapper.ctl_rf.c2_rf.dreqmode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$16383 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n306$16137, Q = \inst_wrapper.ctl_rf.c2_rf.dad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$16384 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n307$16138, Q = \inst_wrapper.ctl_rf.c2_rf.dad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chtsz_reg$dma_chrf.v:644$16485 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1216$16234, Q = \inst_wrapper.ctl_rf.c2_rf.chtsz [11:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chtsz_reg$dma_chrf.v:644$16485 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1218$16236, Q = \inst_wrapper.ctl_rf.c2_rf.chtsz [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chsad_reg$dma_chrf.v:540$16417 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1189$16210, Q = \inst_wrapper.ctl_rf.c2_rf.chsad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chsad_reg$dma_chrf.v:540$16417 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1191$16212, Q = \inst_wrapper.ctl_rf.c2_rf.chsad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chsad_reg$dma_chrf.v:540$16417 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1193$16214, Q = \inst_wrapper.ctl_rf.c2_rf.chsad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chsad_reg$dma_chrf.v:540$16417 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1195$16216, Q = \inst_wrapper.ctl_rf.c2_rf.chsad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chpri_reg$dma_chrf.v:316$16309 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [7:6], Q = \inst_wrapper.ctl_rf.c2_rf.chpri).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chllpen_reg$dma_chrf.v:239$16261 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n28$16064, Q = \inst_wrapper.ctl_rf.c2_rf.chllpen).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chllp_reg$dma_chrf.v:621$16466 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1207$16226, Q = \inst_wrapper.ctl_rf.c2_rf.chllp [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chllp_reg$dma_chrf.v:621$16466 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1209$16228, Q = \inst_wrapper.ctl_rf.c2_rf.chllp [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chllp_reg$dma_chrf.v:621$16466 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1211$16230, Q = \inst_wrapper.ctl_rf.c2_rf.chllp [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chllp_reg$dma_chrf.v:621$16466 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1213$16232, Q = \inst_wrapper.ctl_rf.c2_rf.chllp [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chllp_on_reg$dma_chrf.v:267$16273 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n45$16073, Q = \inst_wrapper.ctl_rf.c2_rf.chllp_on).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$16288 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n86$16174, Q = \inst_wrapper.ctl_rf.c2_rf.chllp_cnt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chdad_reg$dma_chrf.v:580$16443 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1198$16218, Q = \inst_wrapper.ctl_rf.c2_rf.chdad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chdad_reg$dma_chrf.v:580$16443 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1200$16220, Q = \inst_wrapper.ctl_rf.c2_rf.chdad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chdad_reg$dma_chrf.v:580$16443 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1202$16222, Q = \inst_wrapper.ctl_rf.c2_rf.chdad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chdad_reg$dma_chrf.v:580$16443 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1204$16224, Q = \inst_wrapper.ctl_rf.c2_rf.chdad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chabt_reg$dma_chrf.v:390$16338 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n198$16110, Q = \inst_wrapper.ctl_rf.c2_rf.chabt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$ch_en_reg$dma_chrf.v:480$16395 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n334$16146, Q = \inst_wrapper.ctl_rf.c2_rf.ch_en).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$autold_reg$dma_chrf.v:400$16342 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb1 [6], Q = \inst_wrapper.ctl_rf.c2_rf.autold).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$swidth_reg$dma_chrf.v:411$15897 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n231$15734, Q = \inst_wrapper.ctl_rf.c1_rf.swidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$src_sz_reg$dma_chrf.v:352$15874 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [2:0], Q = \inst_wrapper.ctl_rf.c1_rf.src_sz).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$src_sel_reg$dma_chrf.v:463$15934 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n308$15688, Q = \inst_wrapper.ctl_rf.c1_rf.src_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$15930 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n304$15684, Q = \inst_wrapper.ctl_rf.c1_rf.sad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$15931 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n305$15685, Q = \inst_wrapper.ctl_rf.c1_rf.sad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$prot3_reg$dma_chrf.v:343$15868 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [5], Q = \inst_wrapper.ctl_rf.c1_rf.prot3).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$prot2_reg$dma_chrf.v:343$15869 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [4], Q = \inst_wrapper.ctl_rf.c1_rf.prot2).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$prot1_reg$dma_chrf.v:343$15870 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [3], Q = \inst_wrapper.ctl_rf.c1_rf.prot1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$mode_reg$dma_chrf.v:431$15905 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [7], Q = \inst_wrapper.ctl_rf.c1_rf.mode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$15853 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n114$15640, Q = \inst_wrapper.ctl_rf.c1_rf.int_tc_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$15952 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [0], Q = \inst_wrapper.ctl_rf.c1_rf.int_tc1_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$int_err_msk_reg$dma_chrf.v:500$15951 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [1], Q = \inst_wrapper.ctl_rf.c1_rf.int_err_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$15950 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [2], Q = \inst_wrapper.ctl_rf.c1_rf.int_abt_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$dwidth_reg$dma_chrf.v:422$15902 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n261$15738, Q = \inst_wrapper.ctl_rf.c1_rf.dwidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$dst_sel_reg$dma_chrf.v:463$15935 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n309$15689, Q = \inst_wrapper.ctl_rf.c1_rf.dst_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$dreqmode_reg$dma_chrf.v:326$15861 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3 [0], Q = \inst_wrapper.ctl_rf.c1_rf.dreqmode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$15932 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n306$15686, Q = \inst_wrapper.ctl_rf.c1_rf.dad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$15933 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n307$15687, Q = \inst_wrapper.ctl_rf.c1_rf.dad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chtsz_reg$dma_chrf.v:644$16034 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1216$15783, Q = \inst_wrapper.ctl_rf.c1_rf.chtsz [11:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chtsz_reg$dma_chrf.v:644$16034 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1218$15785, Q = \inst_wrapper.ctl_rf.c1_rf.chtsz [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chsad_reg$dma_chrf.v:540$15966 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1189$15759, Q = \inst_wrapper.ctl_rf.c1_rf.chsad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chsad_reg$dma_chrf.v:540$15966 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1191$15761, Q = \inst_wrapper.ctl_rf.c1_rf.chsad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chsad_reg$dma_chrf.v:540$15966 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1193$15763, Q = \inst_wrapper.ctl_rf.c1_rf.chsad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chsad_reg$dma_chrf.v:540$15966 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1195$15765, Q = \inst_wrapper.ctl_rf.c1_rf.chsad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chpri_reg$dma_chrf.v:316$15858 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [7:6], Q = \inst_wrapper.ctl_rf.c1_rf.chpri).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chllpen_reg$dma_chrf.v:239$15810 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n28$15613, Q = \inst_wrapper.ctl_rf.c1_rf.chllpen).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chllp_reg$dma_chrf.v:621$16015 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1207$15775, Q = \inst_wrapper.ctl_rf.c1_rf.chllp [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chllp_reg$dma_chrf.v:621$16015 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1209$15777, Q = \inst_wrapper.ctl_rf.c1_rf.chllp [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chllp_reg$dma_chrf.v:621$16015 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1211$15779, Q = \inst_wrapper.ctl_rf.c1_rf.chllp [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chllp_reg$dma_chrf.v:621$16015 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1213$15781, Q = \inst_wrapper.ctl_rf.c1_rf.chllp [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chllp_on_reg$dma_chrf.v:267$15822 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n45$15622, Q = \inst_wrapper.ctl_rf.c1_rf.chllp_on).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$15837 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n86$15723, Q = \inst_wrapper.ctl_rf.c1_rf.chllp_cnt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chdad_reg$dma_chrf.v:580$15992 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1198$15767, Q = \inst_wrapper.ctl_rf.c1_rf.chdad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chdad_reg$dma_chrf.v:580$15992 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1200$15769, Q = \inst_wrapper.ctl_rf.c1_rf.chdad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chdad_reg$dma_chrf.v:580$15992 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1202$15771, Q = \inst_wrapper.ctl_rf.c1_rf.chdad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chdad_reg$dma_chrf.v:580$15992 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1204$15773, Q = \inst_wrapper.ctl_rf.c1_rf.chdad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chabt_reg$dma_chrf.v:390$15887 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n198$15659, Q = \inst_wrapper.ctl_rf.c1_rf.chabt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$ch_en_reg$dma_chrf.v:480$15944 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n334$15695, Q = \inst_wrapper.ctl_rf.c1_rf.ch_en).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$autold_reg$dma_chrf.v:400$15891 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb1 [6], Q = \inst_wrapper.ctl_rf.c1_rf.autold).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$swidth_reg$dma_chrf.v:411$15446 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n231$15283, Q = \inst_wrapper.ctl_rf.c0_rf.swidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$src_sz_reg$dma_chrf.v:352$15423 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [2:0], Q = \inst_wrapper.ctl_rf.c0_rf.src_sz).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$src_sel_reg$dma_chrf.v:463$15483 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n308$15237, Q = \inst_wrapper.ctl_rf.c0_rf.src_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$15479 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n304$15233, Q = \inst_wrapper.ctl_rf.c0_rf.sad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$15480 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n305$15234, Q = \inst_wrapper.ctl_rf.c0_rf.sad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$prot3_reg$dma_chrf.v:343$15417 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [5], Q = \inst_wrapper.ctl_rf.c0_rf.prot3).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$prot2_reg$dma_chrf.v:343$15418 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [4], Q = \inst_wrapper.ctl_rf.c0_rf.prot2).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$prot1_reg$dma_chrf.v:343$15419 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [3], Q = \inst_wrapper.ctl_rf.c0_rf.prot1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$mode_reg$dma_chrf.v:431$15454 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [7], Q = \inst_wrapper.ctl_rf.c0_rf.mode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$15402 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n114$15189, Q = \inst_wrapper.ctl_rf.c0_rf.int_tc_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$15501 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [0], Q = \inst_wrapper.ctl_rf.c0_rf.int_tc1_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$int_err_msk_reg$dma_chrf.v:500$15500 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [1], Q = \inst_wrapper.ctl_rf.c0_rf.int_err_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$15499 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [2], Q = \inst_wrapper.ctl_rf.c0_rf.int_abt_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$dwidth_reg$dma_chrf.v:422$15451 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n261$15287, Q = \inst_wrapper.ctl_rf.c0_rf.dwidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$dst_sel_reg$dma_chrf.v:463$15484 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n309$15238, Q = \inst_wrapper.ctl_rf.c0_rf.dst_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$dreqmode_reg$dma_chrf.v:326$15410 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3 [0], Q = \inst_wrapper.ctl_rf.c0_rf.dreqmode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$15481 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n306$15235, Q = \inst_wrapper.ctl_rf.c0_rf.dad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$15482 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n307$15236, Q = \inst_wrapper.ctl_rf.c0_rf.dad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chtsz_reg$dma_chrf.v:644$15583 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1216$15332, Q = \inst_wrapper.ctl_rf.c0_rf.chtsz [11:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chtsz_reg$dma_chrf.v:644$15583 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1218$15334, Q = \inst_wrapper.ctl_rf.c0_rf.chtsz [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chsad_reg$dma_chrf.v:540$15515 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1189$15308, Q = \inst_wrapper.ctl_rf.c0_rf.chsad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chsad_reg$dma_chrf.v:540$15515 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1191$15310, Q = \inst_wrapper.ctl_rf.c0_rf.chsad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chsad_reg$dma_chrf.v:540$15515 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1193$15312, Q = \inst_wrapper.ctl_rf.c0_rf.chsad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chsad_reg$dma_chrf.v:540$15515 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1195$15314, Q = \inst_wrapper.ctl_rf.c0_rf.chsad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chpri_reg$dma_chrf.v:316$15407 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [7:6], Q = \inst_wrapper.ctl_rf.c0_rf.chpri).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chllpen_reg$dma_chrf.v:239$15359 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n28$15162, Q = \inst_wrapper.ctl_rf.c0_rf.chllpen).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chllp_reg$dma_chrf.v:621$15564 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1207$15324, Q = \inst_wrapper.ctl_rf.c0_rf.chllp [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chllp_reg$dma_chrf.v:621$15564 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1209$15326, Q = \inst_wrapper.ctl_rf.c0_rf.chllp [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chllp_reg$dma_chrf.v:621$15564 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1211$15328, Q = \inst_wrapper.ctl_rf.c0_rf.chllp [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chllp_reg$dma_chrf.v:621$15564 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1213$15330, Q = \inst_wrapper.ctl_rf.c0_rf.chllp [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chllp_on_reg$dma_chrf.v:267$15371 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n45$15171, Q = \inst_wrapper.ctl_rf.c0_rf.chllp_on).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$15386 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n86$15272, Q = \inst_wrapper.ctl_rf.c0_rf.chllp_cnt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chdad_reg$dma_chrf.v:580$15541 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1198$15316, Q = \inst_wrapper.ctl_rf.c0_rf.chdad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chdad_reg$dma_chrf.v:580$15541 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1200$15318, Q = \inst_wrapper.ctl_rf.c0_rf.chdad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chdad_reg$dma_chrf.v:580$15541 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1202$15320, Q = \inst_wrapper.ctl_rf.c0_rf.chdad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chdad_reg$dma_chrf.v:580$15541 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1204$15322, Q = \inst_wrapper.ctl_rf.c0_rf.chdad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chabt_reg$dma_chrf.v:390$15436 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n198$15208, Q = \inst_wrapper.ctl_rf.c0_rf.chabt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$ch_en_reg$dma_chrf.v:480$15493 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n334$15244, Q = \inst_wrapper.ctl_rf.c0_rf.ch_en).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$autold_reg$dma_chrf.v:400$15440 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb1 [6], Q = \inst_wrapper.ctl_rf.c0_rf.autold).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$tc_reg$dma_ctlrf.v:1902$12007 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3755$11243, Q = \inst_wrapper.ctl_rf.tc [0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$tc_reg$dma_ctlrf.v:1902$12007 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3764$11245, Q = \inst_wrapper.ctl_rf.tc [1]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$tc_reg$dma_ctlrf.v:1902$12007 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3773$11247, Q = \inst_wrapper.ctl_rf.tc [2]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$tc_reg$dma_ctlrf.v:1902$12007 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3782$11249, Q = \inst_wrapper.ctl_rf.tc [3]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$tc_reg$dma_ctlrf.v:1902$12007 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3791$11251, Q = \inst_wrapper.ctl_rf.tc [4]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$tc_reg$dma_ctlrf.v:1902$12007 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3800$11253, Q = \inst_wrapper.ctl_rf.tc [5]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$tc_reg$dma_ctlrf.v:1902$12007 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3809$11255, Q = \inst_wrapper.ctl_rf.tc [6]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$tc_reg$dma_ctlrf.v:1902$12007 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3818$11257, Q = \inst_wrapper.ctl_rf.tc [7]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$sync_reg$dma_ctlrf.v:2281$12027 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0, Q = \inst_wrapper.ctl_rf.sync).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$m1end_reg$dma_ctlrf.v:2257$12014 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [2], Q = \inst_wrapper.ctl_rf.m1end).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$m0end_reg$dma_ctlrf.v:2263$12017 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [1], Q = \inst_wrapper.ctl_rf.m0end).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$err_reg$dma_ctlrf.v:2224$11547 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3923$11267, Q = \inst_wrapper.ctl_rf.err [0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$err_reg$dma_ctlrf.v:2224$11547 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3941$11271, Q = \inst_wrapper.ctl_rf.err [1]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$err_reg$dma_ctlrf.v:2224$11547 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3959$11275, Q = \inst_wrapper.ctl_rf.err [2]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$err_reg$dma_ctlrf.v:2224$11547 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3977$11279, Q = \inst_wrapper.ctl_rf.err [3]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$err_reg$dma_ctlrf.v:2224$11547 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3995$11283, Q = \inst_wrapper.ctl_rf.err [4]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$err_reg$dma_ctlrf.v:2224$11547 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n4013$11287, Q = \inst_wrapper.ctl_rf.err [5]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$err_reg$dma_ctlrf.v:2224$11547 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n4031$11291, Q = \inst_wrapper.ctl_rf.err [6]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$err_reg$dma_ctlrf.v:2224$11547 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n4049$11295, Q = \inst_wrapper.ctl_rf.err [7]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$dmacen_reg$dma_ctlrf.v:2269$12020 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [0], Q = \inst_wrapper.ctl_rf.dmacen).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c7dmabs_reg$dma_ctlrf.v:2420$12083 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c7dmabs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c7dmabs_reg$dma_ctlrf.v:2420$12083 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c7dmabs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c7brbs_reg$dma_ctlrf.v:2557$12139 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c7brbs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c7brbs_reg$dma_ctlrf.v:2557$12139 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c7brbs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c6dmabs_reg$dma_ctlrf.v:2403$12076 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c6dmabs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c6dmabs_reg$dma_ctlrf.v:2403$12076 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c6dmabs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c6brbs_reg$dma_ctlrf.v:2540$12132 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c6brbs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c6brbs_reg$dma_ctlrf.v:2540$12132 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c6brbs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c5dmabs_reg$dma_ctlrf.v:2386$12069 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c5dmabs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c5dmabs_reg$dma_ctlrf.v:2386$12069 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c5dmabs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c5brbs_reg$dma_ctlrf.v:2523$12125 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c5brbs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c5brbs_reg$dma_ctlrf.v:2523$12125 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c5brbs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c4dmabs_reg$dma_ctlrf.v:2369$12062 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c4dmabs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c4dmabs_reg$dma_ctlrf.v:2369$12062 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c4dmabs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c4brbs_reg$dma_ctlrf.v:2506$12118 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c4brbs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c4brbs_reg$dma_ctlrf.v:2506$12118 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c4brbs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c3dmabs_reg$dma_ctlrf.v:2352$12055 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c3dmabs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c3dmabs_reg$dma_ctlrf.v:2352$12055 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c3dmabs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c3brbs_reg$dma_ctlrf.v:2489$12111 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c3brbs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c3brbs_reg$dma_ctlrf.v:2489$12111 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c3brbs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c2dmabs_reg$dma_ctlrf.v:2335$12048 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c2dmabs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c2dmabs_reg$dma_ctlrf.v:2335$12048 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c2dmabs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c2brbs_reg$dma_ctlrf.v:2472$12104 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c2brbs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c2brbs_reg$dma_ctlrf.v:2472$12104 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c2brbs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c1dmabs_reg$dma_ctlrf.v:2318$12041 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c1dmabs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c1dmabs_reg$dma_ctlrf.v:2318$12041 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c1dmabs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c1brbs_reg$dma_ctlrf.v:2455$12097 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c1brbs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c1brbs_reg$dma_ctlrf.v:2455$12097 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c1brbs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c0dmabs_reg$dma_ctlrf.v:2302$12033 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c0dmabs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c0dmabs_reg$dma_ctlrf.v:2302$12033 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c0dmabs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c0brbs_reg$dma_ctlrf.v:2439$12090 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c0brbs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c0brbs_reg$dma_ctlrf.v:2439$12090 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c0brbs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$abt_reg$dma_ctlrf.v:2233$12004 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3932$11269, Q = \inst_wrapper.ctl_rf.abt [0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$abt_reg$dma_ctlrf.v:2233$12004 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3950$11273, Q = \inst_wrapper.ctl_rf.abt [1]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$abt_reg$dma_ctlrf.v:2233$12004 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3968$11277, Q = \inst_wrapper.ctl_rf.abt [2]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$abt_reg$dma_ctlrf.v:2233$12004 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3986$11281, Q = \inst_wrapper.ctl_rf.abt [3]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$abt_reg$dma_ctlrf.v:2233$12004 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n4004$11285, Q = \inst_wrapper.ctl_rf.abt [4]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$abt_reg$dma_ctlrf.v:2233$12004 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n4022$11289, Q = \inst_wrapper.ctl_rf.abt [5]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$abt_reg$dma_ctlrf.v:2233$12004 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n4040$11293, Q = \inst_wrapper.ctl_rf.abt [6]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$abt_reg$dma_ctlrf.v:2233$12004 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n4058$11297, Q = \inst_wrapper.ctl_rf.abt [7]).
Adding EN signal on $flatten\inst_wrapper.\ch_sel.$verific$fix_pri_sel_reg$dma_chsel.v:848$10612 ($adff) from module wrapper_dma (D = { 1'0 \inst_wrapper.ch_sel.fix_pri_sx }, Q = \inst_wrapper.ch_sel.fix_pri_sel).
Adding EN signal on $flatten\inst_wrapper.\ch_sel.$verific$arb_req_reg$dma_chsel.v:890$10646 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ch_sel.$verific$n500$10269, Q = \inst_wrapper.ch_sel.arb_req).
Adding EN signal on $flatten\inst_wrapper.\ahb_slv.$verific$slv_wr_d1o_reg$dma_ahbslv.v:274$10038 ($adff) from module wrapper_dma (D = \hwrite, Q = \inst_wrapper.ahb_slv.slv_wr_d1o).
Adding EN signal on $flatten\inst_wrapper.\ahb_slv.$verific$slv_sz_d1o_reg$dma_ahbslv.v:268$10033 ($adff) from module wrapper_dma (D = \hsize, Q = \inst_wrapper.ahb_slv.slv_sz_d1o).
Adding EN signal on $flatten\inst_wrapper.\ahb_slv.$verific$slv_pt_d1o_reg$dma_ahbslv.v:268$10034 ($adff) from module wrapper_dma (D = \hprot, Q = \inst_wrapper.ahb_slv.slv_pt_d1o).
Adding EN signal on $flatten\inst_wrapper.\ahb_slv.$verific$slv_br_req_reg$dma_ahbslv.v:366$10103 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ahb_slv.$verific$n661$9922, Q = \inst_wrapper.ahb_slv.slv_br_req).
Adding EN signal on $flatten\inst_wrapper.\ahb_slv.$verific$slv_ad_d1o_reg$dma_ahbslv.v:268$10032 ($adff) from module wrapper_dma (D = \haddr, Q = \inst_wrapper.ahb_slv.slv_ad_d1o).
Adding EN signal on $flatten\inst_wrapper.\ahb_slv.$verific$hresp_br_reg$dma_ahbslv.v:448$10153 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ahb_slv.$verific$n758$9989, Q = \inst_wrapper.ahb_slv.hresp_br).
Adding EN signal on $flatten\inst_wrapper.\ahb_slv.$verific$hreadyout_br_reg$dma_ahbslv.v:435$10146 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ahb_slv.$verific$n735$9948, Q = \inst_wrapper.ahb_slv.hreadyout_br).
Adding EN signal on $flatten\inst_wrapper.\ahb_slv.$verific$hrdata_reg_reg$dma_ahbslv.v:346$10093 ($adff) from module wrapper_dma (D = { \inst_wrapper.ahb_slv.hrdtgb3 \inst_wrapper.ahb_slv.hrdtgb2 \inst_wrapper.ahb_slv.hrdtgb1 \inst_wrapper.ahb_slv.hrdtgb0 }, Q = \inst_wrapper.ahb_slv.hrdata_reg).
Adding EN signal on $flatten\inst_wrapper.\ahb_slv.$verific$hrdata_br_reg$dma_ahbslv.v:492$10188 ($adff) from module wrapper_dma (D = { \inst_wrapper.ahb_slv.h1rdtib3 \inst_wrapper.ahb_slv.h1rdtib2 \inst_wrapper.ahb_slv.h1rdtib1 \inst_wrapper.ahb_slv.h1rdtib0 }, Q = \inst_wrapper.ahb_slv.hrdata_br).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst1.$verific$mx_dtp_reg$dma_ahbmst.v:596$8731 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst1.mx_cmd_st [1], Q = \inst_wrapper.ahb_mst1.mx_dtp).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst1.$verific$mx_dma_had_a_rty_reg$dma_ahbmst.v:1209$9005 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ahb_mst1.$verific$n4101$8471, Q = \inst_wrapper.ahb_mst1.mx_dma_had_a_rty).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst1.$verific$mx_ad1t0x_reg$dma_ahbmst.v:1111$8950 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst1.haddro [1:0], Q = \inst_wrapper.ahb_mst1.mx_ad1t0x).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst1.$verific$m0_m1_diff_tx_reg$dma_ahbmst.v:926$8842 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ahb_mst1.$verific$n3100$8351, Q = \inst_wrapper.ahb_mst1.m0_m1_diff_tx).
Adding SRST signal on $flatten\inst_wrapper.\ahb_mst1.$verific$inc_selx_reg$dma_ahbmst.v:1045$8927 ($dff) from module wrapper_dma (D = \inst_wrapper.ahb_mst1.inc_sel, Q = \inst_wrapper.ahb_mst1.inc_selx, rval = 3'011).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst1.$verific$hwriteo_reg$dma_ahbmst.v:671$8769 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ahb_mst1.$verific$n2380$8328, Q = \inst_wrapper.ahb_mst1.hwriteo).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst1.$verific$hwdatao_reg$dma_ahbmst.v:893$8828 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst1.mux_wdt, Q = \inst_wrapper.ahb_mst1.hwdatao).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst1.$verific$hsizeo_reg$dma_ahbmst.v:726$8788 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst1.hsizeq [1:0], Q = \inst_wrapper.ahb_mst1.hsizeo [1:0]).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst1.$verific$hsizeo_reg$dma_ahbmst.v:726$8788 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst1.hsizeq [2], Q = \inst_wrapper.ahb_mst1.hsizeo [2]).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst1.$verific$hproto_reg$dma_ahbmst.v:783$8794 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst1.mux_prot, Q = \inst_wrapper.ahb_mst1.hproto).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst1.$verific$hbursto_reg$dma_ahbmst.v:811$8806 ($adff) from module wrapper_dma (D = { 2'00 \inst_wrapper.ahb_mst1.mux_bst [0] }, Q = \inst_wrapper.ahb_mst1.hbursto).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst1.$verific$haddro_reg$dma_ahbmst.v:987$8879 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst1.mux_ad [31:16], Q = \inst_wrapper.ahb_mst1.haddro [31:16]).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst1.$verific$haddro_reg$dma_ahbmst.v:987$8879 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst1.mux_ad [15:0], Q = \inst_wrapper.ahb_mst1.haddro [15:0]).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst1.$verific$adin_is_neg_reg$dma_ahbmst.v:1094$8938 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst1.ad_addin2 [16], Q = \inst_wrapper.ahb_mst1.adin_is_neg).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$mx_dtp_reg$dma_ahbmst.v:596$9446 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst0.mx_cmd_st [1], Q = \inst_wrapper.ahb_mst0.mx_dtp).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$mx_dma_had_a_rty_reg$dma_ahbmst.v:1209$9702 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ahb_mst0.$verific$n3659$9208, Q = \inst_wrapper.ahb_mst0.mx_dma_had_a_rty).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$mx_ad1t0x_reg$dma_ahbmst.v:1111$9650 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst0.haddro [1:0], Q = \inst_wrapper.ahb_mst0.mx_ad1t0x).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$m0_m1_diff_tx_reg$dma_ahbmst.v:926$9542 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ahb_mst0.$verific$n2662$9090, Q = \inst_wrapper.ahb_mst0.m0_m1_diff_tx).
Adding SRST signal on $flatten\inst_wrapper.\ahb_mst0.$verific$inc_selx_reg$dma_ahbmst.v:1045$9627 ($dff) from module wrapper_dma (D = \inst_wrapper.ahb_mst0.inc_sel, Q = \inst_wrapper.ahb_mst0.inc_selx, rval = 3'011).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$hwriteo_reg$dma_ahbmst.v:671$9470 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ahb_mst0.$verific$n1980$9067, Q = \inst_wrapper.ahb_mst0.hwriteo).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$hwdatao_reg$dma_ahbmst.v:893$9528 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst0.mux_wdt, Q = \inst_wrapper.ahb_mst0.hwdatao).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$hsizeo_reg$dma_ahbmst.v:726$9489 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst0.hsizep [1:0], Q = \inst_wrapper.ahb_mst0.hsizeo [1:0]).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$hsizeo_reg$dma_ahbmst.v:726$9489 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst0.hsizep [2], Q = \inst_wrapper.ahb_mst0.hsizeo [2]).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$hreqo_reg$dma_ahbmst.v:1174$9690 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ahb_mst0.$verific$n3638$9200, Q = \inst_wrapper.ahb_mst0.hreqo).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$hproto_reg$dma_ahbmst.v:783$9494 ($adff) from module wrapper_dma (D = { \inst_wrapper.ch_sel.arb_chcsr_reg [20:18] 1'0 }, Q = \inst_wrapper.ahb_mst0.hproto).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$hbursto_reg$dma_ahbmst.v:811$9506 ($adff) from module wrapper_dma (D = { 2'00 \inst_wrapper.ahb_mst0.mux_bst [0] }, Q = \inst_wrapper.ahb_mst0.hbursto).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$haddro_reg$dma_ahbmst.v:987$9579 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst0.mux_ad [15:0], Q = \inst_wrapper.ahb_mst0.haddro [15:0]).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$haddro_reg$dma_ahbmst.v:987$9579 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst0.mux_ad [31:16], Q = \inst_wrapper.ahb_mst0.haddro [31:16]).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$adin_is_neg_reg$dma_ahbmst.v:1094$9638 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst0.ad_addin2 [16], Q = \inst_wrapper.ahb_mst0.adin_is_neg).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$21233 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$21233 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$21232 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 0 on $flatten\inst_wrapper.\ahb_mst0.$verific$mx_dt_st_reg$dma_ahbmst.v:607$9455 ($adff) from module wrapper_dma.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$21196 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$21196 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 0 on $flatten\inst_wrapper.\ahb_mst1.$verific$mx_dt_st_reg$dma_ahbmst.v:607$8740 ($adff) from module wrapper_dma.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$21157 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$20235 ($adffe) from module wrapper_dma.

yosys> opt_clean

3.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 166 unused cells and 166 unused wires.
<suppressed ~173 debug messages>

yosys> opt_expr

3.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~829 debug messages>

3.13.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\inst_wrapper.\ahb_mst0.$verific$mux_429$dma_ahbmst.v:1099$9644.
    dead port 2/2 on $mux $flatten\inst_wrapper.\ahb_mst0.$verific$mux_429$dma_ahbmst.v:1099$9644.
    dead port 1/2 on $mux $flatten\inst_wrapper.\ahb_mst0.$verific$mux_430$dma_ahbmst.v:1100$9645.
    dead port 2/2 on $mux $flatten\inst_wrapper.\ahb_mst0.$verific$mux_430$dma_ahbmst.v:1100$9645.
    dead port 1/2 on $mux $flatten\inst_wrapper.\ahb_mst1.$verific$mux_447$dma_ahbmst.v:1099$8944.
    dead port 2/2 on $mux $flatten\inst_wrapper.\ahb_mst1.$verific$mux_447$dma_ahbmst.v:1099$8944.
    dead port 1/2 on $mux $flatten\inst_wrapper.\ahb_mst1.$verific$mux_448$dma_ahbmst.v:1100$8945.
    dead port 2/2 on $mux $flatten\inst_wrapper.\ahb_mst1.$verific$mux_448$dma_ahbmst.v:1100$8945.
    dead port 1/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_27$dma_engine.v:645$19148.
    dead port 2/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_27$dma_engine.v:645$19148.
    dead port 1/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_461$dma_engine.v:1375$19495.
    dead port 2/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_461$dma_engine.v:1375$19495.
    dead port 1/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_463$dma_engine.v:1376$19497.
    dead port 2/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_463$dma_engine.v:1376$19497.
    dead port 1/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_467$dma_engine.v:1382$19502.
    dead port 2/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_467$dma_engine.v:1382$19502.
    dead port 1/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_470$dma_engine.v:1393$19505.
    dead port 2/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_470$dma_engine.v:1393$19505.
    dead port 1/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_472$dma_engine.v:1398$19507.
    dead port 2/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_472$dma_engine.v:1398$19507.
    dead port 1/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_475$dma_engine.v:1408$19510.
    dead port 2/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_475$dma_engine.v:1408$19510.
Removed 22 multiplexer ports.
<suppressed ~387 debug messages>

yosys> opt_reduce

3.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

yosys> opt_dff -sat

3.13.13. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $auto$ff.cc:262:slice$20253 ($adffe) from module wrapper_dma (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$20255 ($adffe) from module wrapper_dma (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$20254 ($adffe) from module wrapper_dma (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$20252 ($adffe) from module wrapper_dma (removing D path).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$20252 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$20252 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$20252 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$20252 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$20252 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$20252 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$20252 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$20252 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$21211 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$21177 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$20283 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$20254 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$20254 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$20254 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$20254 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$20254 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$20254 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$20254 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$20254 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 3 on $flatten\inst_wrapper.\de.$verific$de_st_reg$dma_engine.v:911$19289 ($adff) from module wrapper_dma.
Setting constant 0-bit at position 4 on $flatten\inst_wrapper.\de.$verific$de_st_reg$dma_engine.v:911$19289 ($adff) from module wrapper_dma.
Setting constant 0-bit at position 7 on $flatten\inst_wrapper.\de.$verific$de_st_reg$dma_engine.v:911$19289 ($adff) from module wrapper_dma.
Setting constant 0-bit at position 8 on $flatten\inst_wrapper.\de.$verific$de_st_reg$dma_engine.v:911$19289 ($adff) from module wrapper_dma.
Setting constant 0-bit at position 9 on $flatten\inst_wrapper.\de.$verific$de_st_reg$dma_engine.v:911$19289 ($adff) from module wrapper_dma.
Setting constant 0-bit at position 10 on $flatten\inst_wrapper.\de.$verific$de_st_reg$dma_engine.v:911$19289 ($adff) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$20255 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$20255 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$20255 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$20255 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$20255 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$20255 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$20255 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$20255 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$20253 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$20253 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$20253 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$20253 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$20253 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$20253 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$20253 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$20253 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$20286 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$20246 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$20237 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$20243 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$20243 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$20243 ($adffe) from module wrapper_dma.
Setting constant 1-bit at position 0 on $flatten\inst_wrapper.\de.$verific$st_ed1s_reg$dma_engine.v:858$19257 ($adff) from module wrapper_dma.
Setting constant 0-bit at position 0 on $flatten\inst_wrapper.\dma_fifo.$verific$ram_wr_reg$dma_fifo.v:322$19917 ($adff) from module wrapper_dma.

yosys> opt_clean

3.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 112 unused cells and 690 unused wires.
<suppressed ~240 debug messages>

yosys> opt_expr

3.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~67 debug messages>

3.13.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_200$dma_engine.v:972$19300.
    dead port 2/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_200$dma_engine.v:972$19300.
    dead port 2/12 on $pmux $flatten\inst_wrapper.\de.$verific$select_221$dma_engine.v:1010$19316.
    dead port 3/12 on $pmux $flatten\inst_wrapper.\de.$verific$select_221$dma_engine.v:1010$19316.
    dead port 4/12 on $pmux $flatten\inst_wrapper.\de.$verific$select_221$dma_engine.v:1010$19316.
    dead port 5/12 on $pmux $flatten\inst_wrapper.\de.$verific$select_221$dma_engine.v:1010$19316.
    dead port 7/12 on $pmux $flatten\inst_wrapper.\de.$verific$select_221$dma_engine.v:1010$19316.
    dead port 8/12 on $pmux $flatten\inst_wrapper.\de.$verific$select_221$dma_engine.v:1010$19316.
Removed 8 multiplexer ports.
<suppressed ~368 debug messages>

yosys> opt_reduce

3.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
    New input vector for $reduce_or cell $flatten\inst_wrapper.\de.$verific$reduce_nor_220$dma_engine.v:1010$19314: { $flatten\inst_wrapper.\de.$verific$n627$18863 $flatten\inst_wrapper.\de.$verific$n626$18862 $flatten\inst_wrapper.\de.$verific$n623$18859 $flatten\inst_wrapper.\de.$verific$n622$18858 $flatten\inst_wrapper.\de.$verific$n621$18857 }
  Optimizing cells in module \wrapper_dma.
Performed a total of 1 changes.

yosys> opt_merge

3.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

yosys> opt_dff -sat

3.13.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$21076 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$21079 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$21082 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$21085 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$21088 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$21091 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$21094 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$21097 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 0 on $flatten\inst_wrapper.\dma_fifo.$verific$ram_wrq_reg$dma_fifo.v:356$19929 ($adff) from module wrapper_dma.

yosys> opt_clean

3.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 37 unused cells and 98 unused wires.
<suppressed ~47 debug messages>

yosys> opt_expr

3.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~9 debug messages>

3.13.23. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~359 debug messages>

yosys> opt_reduce

3.13.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.13.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

yosys> opt_dff -sat

3.13.27. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 4 unused cells and 18 unused wires.
<suppressed ~6 debug messages>

yosys> opt_expr

3.13.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

3.13.30. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~359 debug messages>

yosys> opt_reduce

3.13.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.13.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.34. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$20240 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$20240 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$20240 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$20249 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$20249 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$20249 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$20249 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 0 on $flatten\inst_wrapper.\ctl_rf.$verific$dmaint_err_reg$dma_ctlrf.v:1727$11907 ($adff) from module wrapper_dma.

yosys> opt_clean

3.13.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

yosys> opt_expr

3.13.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~10 debug messages>

3.13.37. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~356 debug messages>

yosys> opt_reduce

3.13.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.13.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.41. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 8 unused cells and 17 unused wires.
<suppressed ~22 debug messages>

yosys> opt_expr

3.13.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

3.13.44. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.45. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~356 debug messages>

yosys> opt_reduce

3.13.46. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.13.47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.48. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..

yosys> opt_expr

3.13.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

3.13.51. Finished OPT passes. (There is nothing left to do.)

yosys> wreduce -keepdc

3.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$21192 ($ne).
Removed top 2 bits (of 3) from mux cell wrapper_dma.$flatten\inst5.$verific$mux_3$wrapper_dma.v:626$20222 ($mux).
Removed top 6 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_mux.$verific$equal_6$dma_ahbmux.v:261$9809 ($eq).
Removed top 5 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_mux.$verific$equal_7$dma_ahbmux.v:264$9810 ($eq).
Removed top 4 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_mux.$verific$equal_8$dma_ahbmux.v:267$9811 ($eq).
Removed top 3 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_mux.$verific$equal_9$dma_ahbmux.v:270$9812 ($eq).
Removed top 2 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_mux.$verific$equal_10$dma_ahbmux.v:273$9813 ($eq).
Removed top 1 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_mux.$verific$equal_11$dma_ahbmux.v:276$9814 ($eq).
Removed top 6 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_mux.$verific$equal_16$dma_ahbmux.v:288$9821 ($eq).
Removed top 5 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_mux.$verific$equal_17$dma_ahbmux.v:291$9822 ($eq).
Removed top 4 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_mux.$verific$equal_18$dma_ahbmux.v:294$9823 ($eq).
Removed top 3 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_mux.$verific$equal_19$dma_ahbmux.v:297$9824 ($eq).
Removed top 2 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_mux.$verific$equal_20$dma_ahbmux.v:300$9825 ($eq).
Removed top 1 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_mux.$verific$equal_21$dma_ahbmux.v:303$9826 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_4$dma_ahbdec.v:201$8046 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_5$dma_ahbdec.v:202$8047 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_6$dma_ahbdec.v:203$8048 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_10$dma_ahbdec.v:211$8054 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_11$dma_ahbdec.v:212$8055 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_12$dma_ahbdec.v:213$8056 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_16$dma_ahbdec.v:222$8062 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_17$dma_ahbdec.v:223$8063 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_18$dma_ahbdec.v:224$8064 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_22$dma_ahbdec.v:233$8070 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_23$dma_ahbdec.v:234$8071 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_24$dma_ahbdec.v:235$8072 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_28$dma_ahbdec.v:244$8078 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_29$dma_ahbdec.v:245$8079 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_30$dma_ahbdec.v:246$8080 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_34$dma_ahbdec.v:255$8086 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_35$dma_ahbdec.v:256$8087 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_36$dma_ahbdec.v:257$8088 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_40$dma_ahbdec.v:266$8094 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_41$dma_ahbdec.v:267$8095 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_42$dma_ahbdec.v:268$8096 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_46$dma_ahbdec.v:277$8102 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_47$dma_ahbdec.v:278$8103 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_48$dma_ahbdec.v:279$8104 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_52$dma_ahbdec.v:288$8110 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_53$dma_ahbdec.v:289$8111 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_54$dma_ahbdec.v:290$8112 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_58$dma_ahbdec.v:298$8118 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_59$dma_ahbdec.v:299$8119 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_60$dma_ahbdec.v:300$8120 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_64$dma_ahbdec.v:309$8126 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_65$dma_ahbdec.v:310$8127 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_66$dma_ahbdec.v:311$8128 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_70$dma_ahbdec.v:320$8134 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_71$dma_ahbdec.v:321$8135 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_72$dma_ahbdec.v:322$8136 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_76$dma_ahbdec.v:331$8142 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_77$dma_ahbdec.v:332$8143 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_78$dma_ahbdec.v:333$8144 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_82$dma_ahbdec.v:342$8150 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_83$dma_ahbdec.v:343$8151 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_84$dma_ahbdec.v:344$8152 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_88$dma_ahbdec.v:353$8158 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_89$dma_ahbdec.v:354$8159 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_90$dma_ahbdec.v:355$8160 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_94$dma_ahbdec.v:364$8166 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_95$dma_ahbdec.v:365$8167 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_96$dma_ahbdec.v:366$8168 ($eq).
Removed top 2 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_slv.$verific$equal_37$dma_ahbslv.v:279$10039 ($eq).
Removed top 2 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_slv.$verific$equal_74$dma_ahbslv.v:324$10071 ($eq).
Removed top 2 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_slv.$verific$equal_131$dma_ahbslv.v:394$10115 ($eq).
Removed top 1 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_slv.$verific$equal_132$dma_ahbslv.v:396$10116 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_slv.$verific$equal_148$dma_ahbslv.v:417$10131 ($eq).
Removed top 2 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$verific$equal_64$dma_chsel.v:519$10497 ($eq).
Removed top 1 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$verific$equal_71$dma_chsel.v:522$10498 ($eq).
Removed top 1 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$verific$equal_78$dma_chsel.v:525$10499 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$verific$equal_176$dma_chsel.v:657$10519 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$verific$equal_184$dma_chsel.v:675$10529 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$verific$equal_192$dma_chsel.v:696$10539 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$verific$equal_200$dma_chsel.v:716$10549 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$verific$equal_208$dma_chsel.v:736$10559 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$verific$equal_216$dma_chsel.v:756$10569 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$verific$equal_224$dma_chsel.v:776$10579 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$verific$equal_232$dma_chsel.v:796$10589 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$verific$equal_262$dma_chsel.v:855$10621 ($eq).
Removed top 4 bits (of 25) from FF cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$verific$arb_chcsr_reg_reg$dma_chsel.v:1310$10751 ($adff).
Removed top 1 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_12$dma_ctlrf.v:984$11482 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_225$dma_ctlrf.v:1292$11516 ($eq).
Removed top 5 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_391$dma_ctlrf.v:1477$11555 ($eq).
Removed top 4 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_394$dma_ctlrf.v:1478$11558 ($eq).
Removed top 3 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_397$dma_ctlrf.v:1479$11561 ($eq).
Removed top 3 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_400$dma_ctlrf.v:1480$11564 ($eq).
Removed top 2 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_403$dma_ctlrf.v:1485$11567 ($eq).
Removed top 1 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_406$dma_ctlrf.v:1486$11570 ($eq).
Removed top 2 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_413$dma_ctlrf.v:1491$11577 ($eq).
Removed top 1 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_416$dma_ctlrf.v:1492$11580 ($eq).
Removed top 2 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_423$dma_ctlrf.v:1498$11587 ($eq).
Removed top 1 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_426$dma_ctlrf.v:1499$11590 ($eq).
Removed top 2 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_433$dma_ctlrf.v:1505$11597 ($eq).
Removed top 1 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_436$dma_ctlrf.v:1506$11600 ($eq).
Removed top 2 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_443$dma_ctlrf.v:1512$11607 ($eq).
Removed top 1 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_446$dma_ctlrf.v:1513$11610 ($eq).
Removed top 2 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_453$dma_ctlrf.v:1519$11617 ($eq).
Removed top 1 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_456$dma_ctlrf.v:1520$11620 ($eq).
Removed top 2 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_463$dma_ctlrf.v:1526$11627 ($eq).
Removed top 1 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_466$dma_ctlrf.v:1527$11630 ($eq).
Removed top 2 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_473$dma_ctlrf.v:1533$11637 ($eq).
Removed top 1 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_476$dma_ctlrf.v:1534$11640 ($eq).
Removed top 7 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$and_1982$dma_ctlrf.v:1786$11925 ($and).
Removed top 2 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$not_equal_974$dma_ctlrf.v:1975$11960 ($ne).
Removed top 1 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$not_equal_986$dma_ctlrf.v:1992$11961 ($ne).
Removed top 1 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$not_equal_998$dma_ctlrf.v:2009$11962 ($ne).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$add_61$dma_chrf.v:279$15382 ($add).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$add_61$dma_chrf.v:279$15833 ($add).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$add_61$dma_chrf.v:279$16284 ($add).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$add_61$dma_chrf.v:279$16735 ($add).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$add_61$dma_chrf.v:279$17186 ($add).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$add_61$dma_chrf.v:279$17637 ($add).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$add_61$dma_chrf.v:279$18088 ($add).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$add_61$dma_chrf.v:279$18539 ($add).
Removed top 2 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\dma_fifo.$verific$equal_70$dma_fifo.v:251$19842 ($eq).
Removed top 1 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\dma_fifo.$verific$equal_71$dma_fifo.v:252$19843 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$equal_21$dma_ahbmst.v:378$8619 ($eq).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_545$dma_ahbmst.v:415$8641 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_547$dma_ahbmst.v:416$8643 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_553$dma_ahbmst.v:420$8649 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_553$dma_ahbmst.v:420$8649 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_553$dma_ahbmst.v:420$8649 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_554$dma_ahbmst.v:422$8650 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_554$dma_ahbmst.v:422$8650 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_554$dma_ahbmst.v:422$8650 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_558$dma_ahbmst.v:464$8655 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_558$dma_ahbmst.v:464$8655 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_558$dma_ahbmst.v:464$8655 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_561$dma_ahbmst.v:465$8670 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_562$dma_ahbmst.v:466$8671 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_562$dma_ahbmst.v:466$8671 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_562$dma_ahbmst.v:466$8671 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_566$dma_ahbmst.v:467$8675 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_568$dma_ahbmst.v:471$8677 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_569$dma_ahbmst.v:476$8678 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_569$dma_ahbmst.v:476$8678 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_569$dma_ahbmst.v:476$8678 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_570$dma_ahbmst.v:476$8679 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_570$dma_ahbmst.v:476$8679 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_570$dma_ahbmst.v:476$8679 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_576$dma_ahbmst.v:520$8693 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_579$dma_ahbmst.v:520$8696 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_583$dma_ahbmst.v:523$8698 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_585$dma_ahbmst.v:526$8700 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_585$dma_ahbmst.v:526$8700 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_585$dma_ahbmst.v:526$8700 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_586$dma_ahbmst.v:526$8701 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_586$dma_ahbmst.v:526$8701 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_586$dma_ahbmst.v:526$8701 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_587$dma_ahbmst.v:526$8702 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_588$dma_ahbmst.v:526$8703 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_590$dma_ahbmst.v:534$8705 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_592$dma_ahbmst.v:539$8707 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_592$dma_ahbmst.v:539$8707 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_592$dma_ahbmst.v:539$8707 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_598$dma_ahbmst.v:625$8719 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_598$dma_ahbmst.v:625$8719 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_598$dma_ahbmst.v:625$8719 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$inv_599$dma_ahbmst.v:626$8742 ($not).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_600$dma_ahbmst.v:626$8743 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_600$dma_ahbmst.v:626$8743 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_600$dma_ahbmst.v:626$8743 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_605$dma_ahbmst.v:644$8749 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_605$dma_ahbmst.v:644$8749 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_605$dma_ahbmst.v:644$8749 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_606$dma_ahbmst.v:645$8751 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_606$dma_ahbmst.v:645$8751 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_606$dma_ahbmst.v:645$8751 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_607$dma_ahbmst.v:651$8753 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_607$dma_ahbmst.v:651$8753 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_607$dma_ahbmst.v:651$8753 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_608$dma_ahbmst.v:652$8754 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_608$dma_ahbmst.v:652$8754 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_608$dma_ahbmst.v:652$8754 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$inv_610$dma_ahbmst.v:660$8757 ($not).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$inv_610$dma_ahbmst.v:660$8757 ($not).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$inv_613$dma_ahbmst.v:793$8761 ($not).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$inv_613$dma_ahbmst.v:793$8761 ($not).
Removed top 2 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$equal_195$dma_ahbmst.v:710$8776 ($eq).
Removed top 1 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$equal_196$dma_ahbmst.v:711$8777 ($eq).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_614$dma_ahbmst.v:793$8795 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_614$dma_ahbmst.v:793$8795 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_614$dma_ahbmst.v:793$8795 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_615$dma_ahbmst.v:794$8796 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_615$dma_ahbmst.v:794$8796 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_615$dma_ahbmst.v:794$8796 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_616$dma_ahbmst.v:794$8797 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_616$dma_ahbmst.v:794$8797 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_616$dma_ahbmst.v:794$8797 ($or).
Removed top 4 bits (of 5) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$equal_358$dma_ahbmst.v:976$8871 ($eq).
Removed top 1 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$equal_411$dma_ahbmst.v:1026$8914 ($eq).
Removed top 2 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$equal_412$dma_ahbmst.v:1027$8915 ($eq).
Removed top 3 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$equal_413$dma_ahbmst.v:1028$8916 ($eq).
Removed top 4 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$equal_414$dma_ahbmst.v:1029$8917 ($eq).
Removed top 5 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$equal_415$dma_ahbmst.v:1030$8918 ($eq).
Removed top 6 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$equal_416$dma_ahbmst.v:1031$8919 ($eq).
Removed top 1 bits (of 17) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$add_425$dma_ahbmst.v:1078$8929 ($add).
Removed top 1 bits (of 17) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$add_425$dma_ahbmst.v:1078$8929 ($add).
Removed top 1 bits (of 17) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$add_425$dma_ahbmst.v:1078$8929 ($add).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_543$dma_ahbmst.v:414$8995 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_543$dma_ahbmst.v:414$8995 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_543$dma_ahbmst.v:414$8995 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$equal_21$dma_ahbmst.v:378$9340 ($eq).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_522$dma_ahbmst.v:415$9360 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$inv_523$dma_ahbmst.v:416$9361 ($not).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_524$dma_ahbmst.v:416$9362 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$inv_525$dma_ahbmst.v:416$9363 ($not).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_529$dma_ahbmst.v:416$9367 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_529$dma_ahbmst.v:416$9367 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_529$dma_ahbmst.v:416$9367 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_530$dma_ahbmst.v:420$9369 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_530$dma_ahbmst.v:420$9369 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_530$dma_ahbmst.v:420$9369 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_533$dma_ahbmst.v:464$9373 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_533$dma_ahbmst.v:464$9373 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_533$dma_ahbmst.v:464$9373 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_534$dma_ahbmst.v:465$9386 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_534$dma_ahbmst.v:465$9386 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_534$dma_ahbmst.v:465$9386 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_535$dma_ahbmst.v:465$9387 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_535$dma_ahbmst.v:465$9387 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_535$dma_ahbmst.v:465$9387 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_536$dma_ahbmst.v:465$9388 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_536$dma_ahbmst.v:465$9388 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_536$dma_ahbmst.v:465$9388 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_537$dma_ahbmst.v:466$9389 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_537$dma_ahbmst.v:466$9389 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_537$dma_ahbmst.v:466$9389 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_540$dma_ahbmst.v:467$9392 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_540$dma_ahbmst.v:467$9392 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_540$dma_ahbmst.v:467$9392 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_541$dma_ahbmst.v:467$9393 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_541$dma_ahbmst.v:467$9393 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_541$dma_ahbmst.v:467$9393 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_542$dma_ahbmst.v:467$9394 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_542$dma_ahbmst.v:467$9394 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_542$dma_ahbmst.v:467$9394 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_543$dma_ahbmst.v:476$9395 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_543$dma_ahbmst.v:476$9395 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_543$dma_ahbmst.v:476$9395 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_544$dma_ahbmst.v:476$9396 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_544$dma_ahbmst.v:476$9396 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_544$dma_ahbmst.v:476$9396 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$inv_549$dma_ahbmst.v:520$9409 ($not).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_551$dma_ahbmst.v:520$9411 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_551$dma_ahbmst.v:520$9411 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_551$dma_ahbmst.v:520$9411 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_552$dma_ahbmst.v:520$9412 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_553$dma_ahbmst.v:520$9413 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$inv_556$dma_ahbmst.v:523$9414 ($not).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_558$dma_ahbmst.v:523$9416 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_559$dma_ahbmst.v:526$9417 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_559$dma_ahbmst.v:526$9417 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_559$dma_ahbmst.v:526$9417 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_560$dma_ahbmst.v:526$9418 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_560$dma_ahbmst.v:526$9418 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_560$dma_ahbmst.v:526$9418 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_561$dma_ahbmst.v:526$9419 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_562$dma_ahbmst.v:526$9420 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_565$dma_ahbmst.v:539$9423 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_565$dma_ahbmst.v:539$9423 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_565$dma_ahbmst.v:539$9423 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$inv_571$dma_ahbmst.v:626$9435 ($not).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_572$dma_ahbmst.v:626$9456 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_572$dma_ahbmst.v:626$9456 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_572$dma_ahbmst.v:626$9456 ($and).
Removed top 2 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$equal_179$dma_ahbmst.v:710$9477 ($eq).
Removed top 1 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$equal_180$dma_ahbmst.v:711$9478 ($eq).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_579$dma_ahbmst.v:793$9495 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_579$dma_ahbmst.v:793$9495 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_579$dma_ahbmst.v:793$9495 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_580$dma_ahbmst.v:794$9497 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_580$dma_ahbmst.v:794$9497 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_580$dma_ahbmst.v:794$9497 ($and).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$equal_340$dma_ahbmst.v:976$9571 ($eq).
Removed top 1 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$equal_393$dma_ahbmst.v:1026$9614 ($eq).
Removed top 2 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$equal_394$dma_ahbmst.v:1027$9615 ($eq).
Removed top 3 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$equal_395$dma_ahbmst.v:1028$9616 ($eq).
Removed top 4 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$equal_396$dma_ahbmst.v:1029$9617 ($eq).
Removed top 5 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$equal_397$dma_ahbmst.v:1030$9618 ($eq).
Removed top 6 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$equal_398$dma_ahbmst.v:1031$9619 ($eq).
Removed top 1 bits (of 17) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$add_407$dma_ahbmst.v:1078$9629 ($add).
Removed top 1 bits (of 17) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$add_407$dma_ahbmst.v:1078$9629 ($add).
Removed top 1 bits (of 17) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$add_407$dma_ahbmst.v:1078$9629 ($add).
Removed top 4 bits (of 5) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_209$dma_engine.v:924$19302 ($eq).
Removed top 3 bits (of 5) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_210$dma_engine.v:941$19303 ($eq).
Removed top 2 bits (of 5) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_211$dma_engine.v:952$19304 ($eq).
Removed top 1 bits (of 5) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_214$dma_engine.v:973$19307 ($eq).
Removed top 4 bits (of 11) from mux cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$select_221$dma_engine.v:1010$19316 ($pmux).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_400$dma_engine.v:1224$19447 ($eq).
Removed top 7 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_696$dma_engine.v:1670$19671 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_580$dma_engine.v:1568$19591 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_631$dma_engine.v:1599$19615 ($eq).
Removed top 1 bits (of 3) from port A of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$sub_643$dma_engine.v:1630$19624 ($sub).
Removed top 2 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$sub_643$dma_engine.v:1630$19624 ($sub).
Removed top 1 bits (of 3) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$sub_643$dma_engine.v:1630$19624 ($sub).
Removed top 1 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_658$dma_engine.v:1643$19636 ($eq).
Removed top 2 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_660$dma_engine.v:1644$19638 ($eq).
Removed top 1 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_664$dma_engine.v:1646$19642 ($eq).
Removed top 2 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_666$dma_engine.v:1647$19644 ($eq).
Removed top 11 bits (of 12) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_690$dma_engine.v:1667$19665 ($eq).
Removed top 10 bits (of 12) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_692$dma_engine.v:1668$19667 ($eq).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_552$dma_ahbmst.v:416$8648 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_552$dma_ahbmst.v:416$8648 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_552$dma_ahbmst.v:416$8648 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_568$dma_ahbmst.v:471$8677 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_568$dma_ahbmst.v:471$8677 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_590$dma_ahbmst.v:534$8705 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_590$dma_ahbmst.v:534$8705 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$inv_599$dma_ahbmst.v:626$8742 ($not).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_522$dma_ahbmst.v:415$9360 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_522$dma_ahbmst.v:415$9360 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_528$dma_ahbmst.v:416$9366 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_528$dma_ahbmst.v:416$9366 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_528$dma_ahbmst.v:416$9366 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_563$dma_ahbmst.v:526$9421 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_563$dma_ahbmst.v:526$9421 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_563$dma_ahbmst.v:526$9421 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$inv_571$dma_ahbmst.v:626$9435 ($not).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_545$dma_ahbmst.v:415$8641 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_545$dma_ahbmst.v:415$8641 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_551$dma_ahbmst.v:416$8647 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_551$dma_ahbmst.v:416$8647 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_551$dma_ahbmst.v:416$8647 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_567$dma_ahbmst.v:467$8676 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_567$dma_ahbmst.v:467$8676 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_567$dma_ahbmst.v:467$8676 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_589$dma_ahbmst.v:526$8704 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_589$dma_ahbmst.v:526$8704 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_589$dma_ahbmst.v:526$8704 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_526$dma_ahbmst.v:416$9364 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_526$dma_ahbmst.v:416$9364 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_526$dma_ahbmst.v:416$9364 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_553$dma_ahbmst.v:520$9413 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_553$dma_ahbmst.v:520$9413 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_562$dma_ahbmst.v:526$9420 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_562$dma_ahbmst.v:526$9420 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_549$dma_ahbmst.v:416$8645 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_549$dma_ahbmst.v:416$8645 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_549$dma_ahbmst.v:416$8645 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_561$dma_ahbmst.v:465$8670 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_561$dma_ahbmst.v:465$8670 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_566$dma_ahbmst.v:467$8675 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_566$dma_ahbmst.v:467$8675 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_579$dma_ahbmst.v:520$8696 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_579$dma_ahbmst.v:520$8696 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_588$dma_ahbmst.v:526$8703 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_588$dma_ahbmst.v:526$8703 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_524$dma_ahbmst.v:416$9362 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_524$dma_ahbmst.v:416$9362 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$inv_525$dma_ahbmst.v:416$9363 ($not).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_552$dma_ahbmst.v:520$9412 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_552$dma_ahbmst.v:520$9412 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_561$dma_ahbmst.v:526$9419 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_561$dma_ahbmst.v:526$9419 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_547$dma_ahbmst.v:416$8643 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_547$dma_ahbmst.v:416$8643 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_576$dma_ahbmst.v:520$8693 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_576$dma_ahbmst.v:520$8693 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_587$dma_ahbmst.v:526$8702 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_587$dma_ahbmst.v:526$8702 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$inv_523$dma_ahbmst.v:416$9361 ($not).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_558$dma_ahbmst.v:523$9416 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_558$dma_ahbmst.v:523$9416 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_583$dma_ahbmst.v:523$8698 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_583$dma_ahbmst.v:523$8698 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$inv_549$dma_ahbmst.v:520$9409 ($not).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$inv_556$dma_ahbmst.v:523$9414 ($not).
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n1020$9242.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n1086$9244.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n109$9216.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n1383$9251.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n1416$9252.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n1449$9253.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n1515$9255.
Removed top 1 bits (of 2) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n1660$9259.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n1705$9263.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n1738$9264.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n1838$9267.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n2128$9281.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n583$9230.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n76$9215.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n110$8479.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n1252$8512.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n1450$8516.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n1483$8517.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n1516$8518.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n1582$8520.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n1648$8522.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n176$8481.
Removed top 1 bits (of 2) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n1826$8527.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n1905$8532.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n2172$8540.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n2238$8542.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n2304$8544.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n2500$8558.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n2566$8560.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n308$8485.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n374$8487.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n440$8489.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n551$8492.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n650$8495.
Removed top 1 bits (of 2) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_slv.$verific$n674$9979.
Removed top 1 bits (of 3) from wire wrapper_dma.$flatten\inst_wrapper.\de.$verific$n1754$19107.
Removed top 6 bits (of 7) from wire wrapper_dma.$flatten\inst_wrapper.\de.$verific$n464$19061.
Removed top 1 bits (of 3) from wire wrapper_dma.$flatten\inst_wrapper.\de.$verific$n488$19064.
Removed top 2 bits (of 3) from wire wrapper_dma.h0burst.
Removed top 2 bits (of 3) from wire wrapper_dma.h1burst.

yosys> peepopt

3.15. Executing PEEPOPT pass (run peephole optimizers).

yosys> pmuxtree

3.16. Executing PMUXTREE pass.

yosys> opt_clean

3.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 90 unused cells and 195 unused wires.
<suppressed ~93 debug messages>

yosys> alumacc

3.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module wrapper_dma:
  creating $macc model for $flatten\inst_wrapper.\ahb_mst0.$verific$add_407$dma_ahbmst.v:1078$9629 ($add).
  creating $macc model for $flatten\inst_wrapper.\ahb_mst1.$verific$add_425$dma_ahbmst.v:1078$8929 ($add).
  creating $macc model for $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$add_61$dma_chrf.v:279$15382 ($add).
  creating $macc model for $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$add_61$dma_chrf.v:279$15833 ($add).
  creating $macc model for $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$add_61$dma_chrf.v:279$16284 ($add).
  creating $macc model for $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$add_61$dma_chrf.v:279$16735 ($add).
  creating $macc model for $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$add_61$dma_chrf.v:279$17186 ($add).
  creating $macc model for $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$add_61$dma_chrf.v:279$17637 ($add).
  creating $macc model for $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$add_61$dma_chrf.v:279$18088 ($add).
  creating $macc model for $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$add_61$dma_chrf.v:279$18539 ($add).
  creating $macc model for $flatten\inst_wrapper.\de.$verific$sub_643$dma_engine.v:1630$19624 ($sub).
  creating $alu model for $macc $flatten\inst_wrapper.\de.$verific$sub_643$dma_engine.v:1630$19624.
  creating $alu model for $macc $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$add_61$dma_chrf.v:279$18539.
  creating $alu model for $macc $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$add_61$dma_chrf.v:279$18088.
  creating $alu model for $macc $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$add_61$dma_chrf.v:279$17637.
  creating $alu model for $macc $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$add_61$dma_chrf.v:279$17186.
  creating $alu model for $macc $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$add_61$dma_chrf.v:279$16735.
  creating $alu model for $macc $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$add_61$dma_chrf.v:279$16284.
  creating $alu model for $macc $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$add_61$dma_chrf.v:279$15833.
  creating $alu model for $macc $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$add_61$dma_chrf.v:279$15382.
  creating $alu model for $macc $flatten\inst_wrapper.\ahb_mst1.$verific$add_425$dma_ahbmst.v:1078$8929.
  creating $alu model for $macc $flatten\inst_wrapper.\ahb_mst0.$verific$add_407$dma_ahbmst.v:1078$9629.
  creating $alu cell for $flatten\inst_wrapper.\ahb_mst0.$verific$add_407$dma_ahbmst.v:1078$9629: $auto$alumacc.cc:485:replace_alu$21946
  creating $alu cell for $flatten\inst_wrapper.\ahb_mst1.$verific$add_425$dma_ahbmst.v:1078$8929: $auto$alumacc.cc:485:replace_alu$21949
  creating $alu cell for $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$add_61$dma_chrf.v:279$15382: $auto$alumacc.cc:485:replace_alu$21952
  creating $alu cell for $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$add_61$dma_chrf.v:279$15833: $auto$alumacc.cc:485:replace_alu$21955
  creating $alu cell for $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$add_61$dma_chrf.v:279$16284: $auto$alumacc.cc:485:replace_alu$21958
  creating $alu cell for $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$add_61$dma_chrf.v:279$16735: $auto$alumacc.cc:485:replace_alu$21961
  creating $alu cell for $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$add_61$dma_chrf.v:279$17186: $auto$alumacc.cc:485:replace_alu$21964
  creating $alu cell for $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$add_61$dma_chrf.v:279$17637: $auto$alumacc.cc:485:replace_alu$21967
  creating $alu cell for $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$add_61$dma_chrf.v:279$18088: $auto$alumacc.cc:485:replace_alu$21970
  creating $alu cell for $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$add_61$dma_chrf.v:279$18539: $auto$alumacc.cc:485:replace_alu$21973
  creating $alu cell for $flatten\inst_wrapper.\de.$verific$sub_643$dma_engine.v:1630$19624: $auto$alumacc.cc:485:replace_alu$21976
  created 11 $alu and 0 $macc cells.

yosys> opt

3.19. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~70 debug messages>

yosys> opt_merge -nomux

3.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
<suppressed ~45 debug messages>
Removed a total of 15 cells.

yosys> opt_muxtree

3.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~356 debug messages>

yosys> opt_reduce

3.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$21648: { $flatten\inst_wrapper.\de.$verific$n632$18868 $flatten\inst_wrapper.\de.$verific$n627$18863 $flatten\inst_wrapper.\de.$verific$n626$18862 $flatten\inst_wrapper.\de.$verific$n623$18859 }
  Optimizing cells in module \wrapper_dma.
Performed a total of 1 changes.

yosys> opt_merge

3.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_dff

3.19.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 39 unused cells and 111 unused wires.
<suppressed ~80 debug messages>

yosys> opt_expr

3.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

3.19.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~354 debug messages>

yosys> opt_reduce

3.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_dff

3.19.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..

yosys> opt_expr

3.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

3.19.16. Finished OPT passes. (There is nothing left to do.)

yosys> stat

3.20. Printing statistics.

=== wrapper_dma ===

   Number of wires:               4202
   Number of wire bits:          21916
   Number of public wires:        2405
   Number of public wire bits:   15567
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2977
     $adff                          19
     $adffe                        406
     $alu                           11
     $and                          803
     $bmux                          85
     $dff                            3
     $dlatch                         1
     $eq                           246
     $logic_not                     37
     $mux                          813
     $ne                             8
     $not                          169
     $or                           234
     $reduce_and                     8
     $reduce_bool                   69
     $reduce_or                     61
     $sdff                           2
     $xor                            2


yosys> memory -nomap

3.21. Executing MEMORY pass.

yosys> opt_mem

3.21.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.21.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.21.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

yosys> memory_bmux2rom

3.21.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.21.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$auto$memory_bmux2rom.cc:63:execute$21985'[0] in module `\wrapper_dma': merging output FF to cell.
Checking read port `$auto$memory_bmux2rom.cc:63:execute$21982'[0] in module `\wrapper_dma': no output FF found.
Checking read port `$auto$memory_bmux2rom.cc:63:execute$21979'[0] in module `\wrapper_dma': no output FF found.
Checking read port address `$auto$memory_bmux2rom.cc:63:execute$21982'[0] in module `\wrapper_dma': merged address FF to cell.
Checking read port address `$auto$memory_bmux2rom.cc:63:execute$21979'[0] in module `\wrapper_dma': merged address FF to cell.

yosys> opt_clean

3.21.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 4 unused cells and 11 unused wires.
<suppressed ~8 debug messages>

yosys> memory_share

3.21.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.21.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.21.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..

yosys> memory_collect

3.21.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.22. Printing statistics.

=== wrapper_dma ===

   Number of wires:               4202
   Number of wire bits:          21908
   Number of public wires:        2402
   Number of public wire bits:   15552
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2976
     $adff                          19
     $adffe                        405
     $alu                           11
     $and                          803
     $bmux                          82
     $dff                            3
     $dlatch                         1
     $eq                           246
     $logic_not                     38
     $mem_v2                         3
     $mux                          814
     $ne                             8
     $not                          169
     $or                           234
     $reduce_and                     8
     $reduce_bool                   69
     $reduce_or                     61
     $xor                            2


yosys> opt_clean

3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..

yosys> stat

3.24. Printing statistics.

=== wrapper_dma ===

   Number of wires:               4202
   Number of wire bits:          21908
   Number of public wires:        2402
   Number of public wire bits:   15552
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2976
     $adff                          19
     $adffe                        405
     $alu                           11
     $and                          803
     $bmux                          82
     $dff                            3
     $dlatch                         1
     $eq                           246
     $logic_not                     38
     $mem_v2                         3
     $mux                          814
     $ne                             8
     $not                          169
     $or                           234
     $reduce_and                     8
     $reduce_bool                   69
     $reduce_or                     61
     $xor                            2


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.25. Executing TECHMAP pass (map to technology primitives).

3.25.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.25.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.25.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $bmux.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $or.
Using template $paramod$74cb0f2a7154d4568d6639654473aff08a0b108d\_80_rs_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $dlatch.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$ba698a254f9a5947e85cbe7beae6b161eefc5386\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~3680 debug messages>

yosys> stat

3.26. Printing statistics.

=== wrapper_dma ===

   Number of wires:               6171
   Number of wire bits:          43772
   Number of public wires:        2402
   Number of public wire bits:   15552
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              19020
     $_AND_                       1097
     $_DFFE_PN0P_                 1694
     $_DFFE_PN1P_                   47
     $_DFF_PN0_                     66
     $_DFF_PN1_                      4
     $_DFF_P_                       20
     $_DLATCH_P_                     3
     $_MUX_                      11977
     $_NOT_                        579
     $_OR_                        2085
     $_XOR_                       1413
     $mem_v2                         3
     adder_carry                    32


yosys> opt

3.27. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~4882 debug messages>

yosys> opt_merge -nomux

3.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
<suppressed ~6033 debug messages>
Removed a total of 2011 cells.

yosys> opt_muxtree

3.27.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.27.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 226 unused cells and 1764 unused wires.
<suppressed ~256 debug messages>

yosys> opt_expr

3.27.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

3.27.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$42778 ($_DFF_PN0_) from module wrapper_dma (D = $auto$simplemap.cc:309:simplemap_bmux$42786 [0], Q = \inst_wrapper.de.m1_arb_st [0]).
Adding EN signal on $auto$ff.cc:262:slice$41891 ($_DFF_PN0_) from module wrapper_dma (D = \inst_wrapper.ahb_mst0.mx_cmd_ns [1], Q = \inst_wrapper.ahb_mst0.mx_cmd_st [1]).
Adding EN signal on $auto$ff.cc:262:slice$41890 ($_DFF_PN0_) from module wrapper_dma (D = \inst_wrapper.ahb_mst0.mx_cmd_ns [0], Q = \inst_wrapper.ahb_mst0.mx_cmd_st [0]).
Adding EN signal on $auto$ff.cc:262:slice$41356 ($_DFF_PN0_) from module wrapper_dma (D = \inst_wrapper.ahb_mst1.mx_cmd_ns [1], Q = \inst_wrapper.ahb_mst1.mx_cmd_st [1]).
Adding EN signal on $auto$ff.cc:262:slice$41355 ($_DFF_PN0_) from module wrapper_dma (D = \inst_wrapper.ahb_mst1.mx_cmd_ns [0], Q = \inst_wrapper.ahb_mst1.mx_cmd_st [0]).
Adding EN signal on $auto$ff.cc:262:slice$34262 ($_DFF_PN0_) from module wrapper_dma (D = \inst_wrapper.ch_sel.dma_rrarb0.next_state [2], Q = \inst_wrapper.ch_sel.dma_rrarb0.state [2]).
Adding EN signal on $auto$ff.cc:262:slice$34261 ($_DFF_PN0_) from module wrapper_dma (D = \inst_wrapper.ch_sel.dma_rrarb0.next_state [1], Q = \inst_wrapper.ch_sel.dma_rrarb0.state [1]).
Adding EN signal on $auto$ff.cc:262:slice$34260 ($_DFF_PN0_) from module wrapper_dma (D = \inst_wrapper.ch_sel.dma_rrarb0.next_state [0], Q = \inst_wrapper.ch_sel.dma_rrarb0.state [0]).
Adding EN signal on $auto$ff.cc:262:slice$34043 ($_DFF_PN0_) from module wrapper_dma (D = \inst_wrapper.ch_sel.dma_rrarb1.next_state [2], Q = \inst_wrapper.ch_sel.dma_rrarb1.state [2]).
Adding EN signal on $auto$ff.cc:262:slice$34042 ($_DFF_PN0_) from module wrapper_dma (D = \inst_wrapper.ch_sel.dma_rrarb1.next_state [1], Q = \inst_wrapper.ch_sel.dma_rrarb1.state [1]).
Adding EN signal on $auto$ff.cc:262:slice$34041 ($_DFF_PN0_) from module wrapper_dma (D = \inst_wrapper.ch_sel.dma_rrarb1.next_state [0], Q = \inst_wrapper.ch_sel.dma_rrarb1.state [0]).
Adding EN signal on $auto$ff.cc:262:slice$33824 ($_DFF_PN0_) from module wrapper_dma (D = \inst_wrapper.ch_sel.dma_rrarb2.next_state [2], Q = \inst_wrapper.ch_sel.dma_rrarb2.state [2]).
Adding EN signal on $auto$ff.cc:262:slice$33823 ($_DFF_PN0_) from module wrapper_dma (D = \inst_wrapper.ch_sel.dma_rrarb2.next_state [1], Q = \inst_wrapper.ch_sel.dma_rrarb2.state [1]).
Adding EN signal on $auto$ff.cc:262:slice$33822 ($_DFF_PN0_) from module wrapper_dma (D = \inst_wrapper.ch_sel.dma_rrarb2.next_state [0], Q = \inst_wrapper.ch_sel.dma_rrarb2.state [0]).
Adding EN signal on $auto$ff.cc:262:slice$33605 ($_DFF_PN0_) from module wrapper_dma (D = \inst_wrapper.ch_sel.dma_rrarb3.next_state [2], Q = \inst_wrapper.ch_sel.dma_rrarb3.state [2]).
Adding EN signal on $auto$ff.cc:262:slice$33604 ($_DFF_PN0_) from module wrapper_dma (D = \inst_wrapper.ch_sel.dma_rrarb3.next_state [1], Q = \inst_wrapper.ch_sel.dma_rrarb3.state [1]).
Adding EN signal on $auto$ff.cc:262:slice$33603 ($_DFF_PN0_) from module wrapper_dma (D = \inst_wrapper.ch_sel.dma_rrarb3.next_state [0], Q = \inst_wrapper.ch_sel.dma_rrarb3.state [0]).

yosys> opt_clean

3.27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 1 unused cells and 208 unused wires.
<suppressed ~2 debug messages>

yosys> opt_expr

3.27.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~1448 debug messages>

3.27.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.27.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
<suppressed ~4749 debug messages>
Removed a total of 1583 cells.

yosys> opt_dff

3.27.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 0 unused cells and 1015 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.27.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

3.27.23. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.27.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.27. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..

yosys> opt_expr

3.27.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

3.27.30. Finished OPT passes. (There is nothing left to do.)

yosys> opt -fast -full

3.28. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~2659 debug messages>

yosys> opt_merge

3.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
<suppressed ~483 debug messages>
Removed a total of 161 cells.

yosys> opt_dff

3.28.3. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 0 unused cells and 361 unused wires.
<suppressed ~1 debug messages>

3.28.5. Finished fast OPT passes.

yosys> memory_map

3.29. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $auto$memory_bmux2rom.cc:63:execute$21979 in module \wrapper_dma:
  created 8 $dff cells and 0 static cells of width 17.
Extracted data FF from read port 0 of wrapper_dma.$auto$memory_bmux2rom.cc:63:execute$21979: $$auto$memory_bmux2rom.cc:63:execute$21979$rdreg[0]
  read interface: 1 $dff and 7 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$memory_bmux2rom.cc:63:execute$21982 in module \wrapper_dma:
  created 8 $dff cells and 0 static cells of width 17.
Extracted data FF from read port 0 of wrapper_dma.$auto$memory_bmux2rom.cc:63:execute$21982: $$auto$memory_bmux2rom.cc:63:execute$21982$rdreg[0]
  read interface: 1 $dff and 7 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$memory_bmux2rom.cc:63:execute$21985 in module \wrapper_dma:
  created 8 $dff cells and 0 static cells of width 9.
Extracted data FF from read port 0 of wrapper_dma.$auto$memory_bmux2rom.cc:63:execute$21985: $$auto$memory_bmux2rom.cc:63:execute$21985$rdreg[0]
  read interface: 1 $dff and 7 $mux cells.
  write interface: 0 write mux blocks.

yosys> opt -full

3.30. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~71 debug messages>

yosys> opt_merge -nomux

3.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

yosys> opt_muxtree

3.30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys> opt_reduce -full

3.30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_share

3.30.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$26771 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$42204
        $auto$simplemap.cc:86:simplemap_bitop$42202

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$26772 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$42203
        $auto$simplemap.cc:86:simplemap_bitop$42199

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$27015 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$41568
        $auto$simplemap.cc:86:simplemap_bitop$41566

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$27016 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$41567
        $auto$simplemap.cc:86:simplemap_bitop$41563

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28809 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23302
        $auto$simplemap.cc:312:simplemap_bmux$23810

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28810 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23303
        $auto$simplemap.cc:312:simplemap_bmux$23811

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28811 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23304
        $auto$simplemap.cc:312:simplemap_bmux$23812

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28812 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23305
        $auto$simplemap.cc:312:simplemap_bmux$23813

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28813 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23306
        $auto$simplemap.cc:312:simplemap_bmux$23814

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28814 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23307
        $auto$simplemap.cc:312:simplemap_bmux$23815

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28815 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23308
        $auto$simplemap.cc:312:simplemap_bmux$23816

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28816 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23309
        $auto$simplemap.cc:312:simplemap_bmux$23817

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28817 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23310
        $auto$simplemap.cc:312:simplemap_bmux$23818

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28818 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23311
        $auto$simplemap.cc:312:simplemap_bmux$23819

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28819 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23312
        $auto$simplemap.cc:312:simplemap_bmux$23820

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28820 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23313
        $auto$simplemap.cc:312:simplemap_bmux$23821

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28821 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23314
        $auto$simplemap.cc:312:simplemap_bmux$23822

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28822 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23315
        $auto$simplemap.cc:312:simplemap_bmux$23823

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28823 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23316
        $auto$simplemap.cc:312:simplemap_bmux$23824

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28824 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23317
        $auto$simplemap.cc:312:simplemap_bmux$23825

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28825 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23318
        $auto$simplemap.cc:312:simplemap_bmux$23826

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28826 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23319
        $auto$simplemap.cc:312:simplemap_bmux$23827

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28827 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23320
        $auto$simplemap.cc:312:simplemap_bmux$23828

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28828 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23321
        $auto$simplemap.cc:312:simplemap_bmux$23829

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28829 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23322
        $auto$simplemap.cc:312:simplemap_bmux$23830

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28830 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23323
        $auto$simplemap.cc:312:simplemap_bmux$23831

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28831 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23324
        $auto$simplemap.cc:312:simplemap_bmux$23832

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28832 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23325
        $auto$simplemap.cc:312:simplemap_bmux$23833

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28833 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23326
        $auto$simplemap.cc:312:simplemap_bmux$23834

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28834 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23327
        $auto$simplemap.cc:312:simplemap_bmux$23835

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28835 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23328
        $auto$simplemap.cc:312:simplemap_bmux$23836

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28836 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23329
        $auto$simplemap.cc:312:simplemap_bmux$23837

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28837 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23330
        $auto$simplemap.cc:312:simplemap_bmux$23838

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28838 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23331
        $auto$simplemap.cc:312:simplemap_bmux$23839

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28839 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23332
        $auto$simplemap.cc:312:simplemap_bmux$23840

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28840 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23333
        $auto$simplemap.cc:312:simplemap_bmux$23841

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28841 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22286
        $auto$simplemap.cc:312:simplemap_bmux$22794

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28842 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22287
        $auto$simplemap.cc:312:simplemap_bmux$22795

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28843 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22288
        $auto$simplemap.cc:312:simplemap_bmux$22796

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28844 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22289
        $auto$simplemap.cc:312:simplemap_bmux$22797

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28845 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22290
        $auto$simplemap.cc:312:simplemap_bmux$22798

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28846 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22291
        $auto$simplemap.cc:312:simplemap_bmux$22799

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28847 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22292
        $auto$simplemap.cc:312:simplemap_bmux$22800

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28848 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22293
        $auto$simplemap.cc:312:simplemap_bmux$22801

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28849 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22294
        $auto$simplemap.cc:312:simplemap_bmux$22802

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28850 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22295
        $auto$simplemap.cc:312:simplemap_bmux$22803

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28851 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22296
        $auto$simplemap.cc:312:simplemap_bmux$22804

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28852 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22297
        $auto$simplemap.cc:312:simplemap_bmux$22805

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28853 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22298
        $auto$simplemap.cc:312:simplemap_bmux$22806

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28854 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22299
        $auto$simplemap.cc:312:simplemap_bmux$22807

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28855 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22300
        $auto$simplemap.cc:312:simplemap_bmux$22808

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28856 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22301
        $auto$simplemap.cc:312:simplemap_bmux$22809

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28857 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22302
        $auto$simplemap.cc:312:simplemap_bmux$22810

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28858 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22303
        $auto$simplemap.cc:312:simplemap_bmux$22811

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28859 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22304
        $auto$simplemap.cc:312:simplemap_bmux$22812

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28860 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22305
        $auto$simplemap.cc:312:simplemap_bmux$22813

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28861 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22306
        $auto$simplemap.cc:312:simplemap_bmux$22814

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28862 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22307
        $auto$simplemap.cc:312:simplemap_bmux$22815

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28863 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22308
        $auto$simplemap.cc:312:simplemap_bmux$22816

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28864 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22309
        $auto$simplemap.cc:312:simplemap_bmux$22817

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28865 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22310
        $auto$simplemap.cc:312:simplemap_bmux$22818

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28866 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22311
        $auto$simplemap.cc:312:simplemap_bmux$22819

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28867 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22312
        $auto$simplemap.cc:312:simplemap_bmux$22820

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28868 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22313
        $auto$simplemap.cc:312:simplemap_bmux$22821

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28869 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22314
        $auto$simplemap.cc:312:simplemap_bmux$22822

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28870 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22315
        $auto$simplemap.cc:312:simplemap_bmux$22823

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28871 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22316
        $auto$simplemap.cc:312:simplemap_bmux$22824

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28872 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22317
        $auto$simplemap.cc:312:simplemap_bmux$22825

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28937 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23556
        $auto$simplemap.cc:312:simplemap_bmux$24064

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28938 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23557
        $auto$simplemap.cc:312:simplemap_bmux$24065

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28939 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23558
        $auto$simplemap.cc:312:simplemap_bmux$24066

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28940 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23559
        $auto$simplemap.cc:312:simplemap_bmux$24067

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28941 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23560
        $auto$simplemap.cc:312:simplemap_bmux$24068

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28942 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23561
        $auto$simplemap.cc:312:simplemap_bmux$24069

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28943 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23562
        $auto$simplemap.cc:312:simplemap_bmux$24070

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28944 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23563
        $auto$simplemap.cc:312:simplemap_bmux$24071

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28945 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23564
        $auto$simplemap.cc:312:simplemap_bmux$24072

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28946 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23565
        $auto$simplemap.cc:312:simplemap_bmux$24073

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28947 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23566
        $auto$simplemap.cc:312:simplemap_bmux$24074

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28948 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23567
        $auto$simplemap.cc:312:simplemap_bmux$24075

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28949 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23568
        $auto$simplemap.cc:312:simplemap_bmux$24076

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28950 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23569
        $auto$simplemap.cc:312:simplemap_bmux$24077

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28951 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23570
        $auto$simplemap.cc:312:simplemap_bmux$24078

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28952 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23571
        $auto$simplemap.cc:312:simplemap_bmux$24079

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28953 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23572
        $auto$simplemap.cc:312:simplemap_bmux$24080

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28954 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23573
        $auto$simplemap.cc:312:simplemap_bmux$24081

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28955 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23574
        $auto$simplemap.cc:312:simplemap_bmux$24082

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28956 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23575
        $auto$simplemap.cc:312:simplemap_bmux$24083

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28957 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23576
        $auto$simplemap.cc:312:simplemap_bmux$24084

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28958 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23577
        $auto$simplemap.cc:312:simplemap_bmux$24085

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28959 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23578
        $auto$simplemap.cc:312:simplemap_bmux$24086

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28960 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23579
        $auto$simplemap.cc:312:simplemap_bmux$24087

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28961 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23580
        $auto$simplemap.cc:312:simplemap_bmux$24088

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28962 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23581
        $auto$simplemap.cc:312:simplemap_bmux$24089

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28963 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23582
        $auto$simplemap.cc:312:simplemap_bmux$24090

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28964 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23583
        $auto$simplemap.cc:312:simplemap_bmux$24091

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28965 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23584
        $auto$simplemap.cc:312:simplemap_bmux$24092

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28966 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23585
        $auto$simplemap.cc:312:simplemap_bmux$24093

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28967 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23586
        $auto$simplemap.cc:312:simplemap_bmux$24094

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28968 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23587
        $auto$simplemap.cc:312:simplemap_bmux$24095

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28969 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22540
        $auto$simplemap.cc:312:simplemap_bmux$23048

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28970 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22541
        $auto$simplemap.cc:312:simplemap_bmux$23049

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28971 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22542
        $auto$simplemap.cc:312:simplemap_bmux$23050

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28972 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22543
        $auto$simplemap.cc:312:simplemap_bmux$23051

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28973 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22544
        $auto$simplemap.cc:312:simplemap_bmux$23052

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28974 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22545
        $auto$simplemap.cc:312:simplemap_bmux$23053

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28975 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22546
        $auto$simplemap.cc:312:simplemap_bmux$23054

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28976 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22547
        $auto$simplemap.cc:312:simplemap_bmux$23055

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28977 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22548
        $auto$simplemap.cc:312:simplemap_bmux$23056

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28978 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22549
        $auto$simplemap.cc:312:simplemap_bmux$23057

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28979 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22550
        $auto$simplemap.cc:312:simplemap_bmux$23058

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28980 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22551
        $auto$simplemap.cc:312:simplemap_bmux$23059

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28981 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22552
        $auto$simplemap.cc:312:simplemap_bmux$23060

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28982 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22553
        $auto$simplemap.cc:312:simplemap_bmux$23061

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28983 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22554
        $auto$simplemap.cc:312:simplemap_bmux$23062

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28984 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22555
        $auto$simplemap.cc:312:simplemap_bmux$23063

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28985 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22556
        $auto$simplemap.cc:312:simplemap_bmux$23064

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28986 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22557
        $auto$simplemap.cc:312:simplemap_bmux$23065

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28987 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22558
        $auto$simplemap.cc:312:simplemap_bmux$23066

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28988 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22559
        $auto$simplemap.cc:312:simplemap_bmux$23067

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28989 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22560
        $auto$simplemap.cc:312:simplemap_bmux$23068

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28990 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22561
        $auto$simplemap.cc:312:simplemap_bmux$23069

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28991 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22562
        $auto$simplemap.cc:312:simplemap_bmux$23070

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28992 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22563
        $auto$simplemap.cc:312:simplemap_bmux$23071

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28993 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22564
        $auto$simplemap.cc:312:simplemap_bmux$23072

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28994 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22565
        $auto$simplemap.cc:312:simplemap_bmux$23073

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28995 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22566
        $auto$simplemap.cc:312:simplemap_bmux$23074

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28996 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22567
        $auto$simplemap.cc:312:simplemap_bmux$23075

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28997 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22568
        $auto$simplemap.cc:312:simplemap_bmux$23076

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28998 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22569
        $auto$simplemap.cc:312:simplemap_bmux$23077

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28999 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22570
        $auto$simplemap.cc:312:simplemap_bmux$23078

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29000 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22571
        $auto$simplemap.cc:312:simplemap_bmux$23079

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29233 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23349
        $auto$simplemap.cc:312:simplemap_bmux$23857

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29234 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23350
        $auto$simplemap.cc:312:simplemap_bmux$23858

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29235 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22333
        $auto$simplemap.cc:312:simplemap_bmux$22841

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29236 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22334
        $auto$simplemap.cc:312:simplemap_bmux$22842

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29241 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23603
        $auto$simplemap.cc:312:simplemap_bmux$24111

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29242 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23604
        $auto$simplemap.cc:312:simplemap_bmux$24112

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29243 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22587
        $auto$simplemap.cc:312:simplemap_bmux$23095

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29244 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22588
        $auto$simplemap.cc:312:simplemap_bmux$23096

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29267 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23360
        $auto$simplemap.cc:312:simplemap_bmux$23868

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29268 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22344
        $auto$simplemap.cc:312:simplemap_bmux$22852

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29271 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23614
        $auto$simplemap.cc:312:simplemap_bmux$24122

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29272 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22598
        $auto$simplemap.cc:312:simplemap_bmux$23106

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$34855 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$34758
        $auto$simplemap.cc:312:simplemap_bmux$34726

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$34856 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$34759
        $auto$simplemap.cc:312:simplemap_bmux$34727

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$34857 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$34760
        $auto$simplemap.cc:312:simplemap_bmux$34728

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$34858 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$34761
        $auto$simplemap.cc:312:simplemap_bmux$34729

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$34859 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$34762
        $auto$simplemap.cc:312:simplemap_bmux$34730

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$34860 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$34763
        $auto$simplemap.cc:312:simplemap_bmux$34731

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$34861 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$34764
        $auto$simplemap.cc:312:simplemap_bmux$34732

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$34862 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$34765
        $auto$simplemap.cc:312:simplemap_bmux$34733


yosys> opt_dff

3.30.7. Executing OPT_DFF pass (perform DFF optimizations).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$21985[6]$49757 ($dff) from module wrapper_dma (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$21985[7]$49759 ($dff) from module wrapper_dma (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$21979[0]$49671 ($dff) from module wrapper_dma (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$21979[1]$49673 ($dff) from module wrapper_dma (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$21979[2]$49675 ($dff) from module wrapper_dma (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$21979[3]$49677 ($dff) from module wrapper_dma (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$21979[4]$49679 ($dff) from module wrapper_dma (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$21979[5]$49681 ($dff) from module wrapper_dma (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$21979[6]$49683 ($dff) from module wrapper_dma (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$21979[7]$49685 ($dff) from module wrapper_dma (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$21982[0]$49708 ($dff) from module wrapper_dma (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$21982[1]$49710 ($dff) from module wrapper_dma (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$21982[2]$49712 ($dff) from module wrapper_dma (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$21982[3]$49714 ($dff) from module wrapper_dma (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$21982[4]$49716 ($dff) from module wrapper_dma (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$21982[5]$49718 ($dff) from module wrapper_dma (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$21982[6]$49720 ($dff) from module wrapper_dma (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$21982[7]$49722 ($dff) from module wrapper_dma (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$21985[0]$49745 ($dff) from module wrapper_dma (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$21985[1]$49747 ($dff) from module wrapper_dma (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$21985[2]$49749 ($dff) from module wrapper_dma (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$21985[3]$49751 ($dff) from module wrapper_dma (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$21985[4]$49753 ($dff) from module wrapper_dma (removing D path).
Handling const CLK on $memory$auto$memory_bmux2rom.cc:63:execute$21985[5]$49755 ($dff) from module wrapper_dma (removing D path).

yosys> opt_clean

3.30.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 1 unused cells and 81 unused wires.
<suppressed ~2 debug messages>

yosys> opt_expr -full

3.30.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~371 debug messages>

3.30.10. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~155 debug messages>

yosys> opt_reduce -full

3.30.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
    Consolidated identical input bits for $mux cell $memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][2][0]$49696:
      Old ports: A=17'00000000000000000, B=17'00000000000000001, Y=$memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][1][0]$a$49691
      New ports: A=1'0, B=1'1, Y=$memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][1][0]$a$49691 [0]
      New connections: $memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][1][0]$a$49691 [16:1] = 16'0000000000000000
    Consolidated identical input bits for $mux cell $memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][2][1]$49699:
      Old ports: A=17'00000000000000010, B=17'00000000000000100, Y=$memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][1][0]$b$49692
      New ports: A=2'01, B=2'10, Y=$memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][1][0]$b$49692 [2:1]
      New connections: { $memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][1][0]$b$49692 [16:3] $memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][1][0]$b$49692 [0] } = 15'000000000000000
    Consolidated identical input bits for $mux cell $memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][2][2]$49702:
      Old ports: A=17'11111111111111111, B=17'11111111111111110, Y=$memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][1][1]$a$49694
      New ports: A=1'1, B=1'0, Y=$memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][1][1]$a$49694 [0]
      New connections: $memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][1][1]$a$49694 [16:1] = 16'1111111111111111
    Consolidated identical input bits for $mux cell $memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][2][3]$49705:
      Old ports: A=17'11111111111111100, B=17'00000000000000000, Y=$memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][1][1]$b$49695
      New ports: A=1'1, B=1'0, Y=$memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][1][1]$b$49695 [2]
      New connections: { $memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][1][1]$b$49695 [16:3] $memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][1][1]$b$49695 [1:0] } = { $memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][1][1]$b$49695 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][1][1]$b$49695 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][1][1]$b$49695 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][1][1]$b$49695 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][1][1]$b$49695 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][1][1]$b$49695 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][1][1]$b$49695 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][1][1]$b$49695 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][1][1]$b$49695 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][1][1]$b$49695 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][1][1]$b$49695 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][1][1]$b$49695 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][1][1]$b$49695 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][1][1]$b$49695 [2] 2'00 }
    Consolidated identical input bits for $mux cell $memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][2][0]$49733:
      Old ports: A=17'00000000000000000, B=17'00000000000000001, Y=$memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][1][0]$a$49728
      New ports: A=1'0, B=1'1, Y=$memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][1][0]$a$49728 [0]
      New connections: $memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][1][0]$a$49728 [16:1] = 16'0000000000000000
    Consolidated identical input bits for $mux cell $memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][2][1]$49736:
      Old ports: A=17'00000000000000010, B=17'00000000000000100, Y=$memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][1][0]$b$49729
      New ports: A=2'01, B=2'10, Y=$memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][1][0]$b$49729 [2:1]
      New connections: { $memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][1][0]$b$49729 [16:3] $memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][1][0]$b$49729 [0] } = 15'000000000000000
    Consolidated identical input bits for $mux cell $memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][2][2]$49739:
      Old ports: A=17'11111111111111111, B=17'11111111111111110, Y=$memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][1][1]$a$49731
      New ports: A=1'1, B=1'0, Y=$memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][1][1]$a$49731 [0]
      New connections: $memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][1][1]$a$49731 [16:1] = 16'1111111111111111
    Consolidated identical input bits for $mux cell $memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][2][3]$49742:
      Old ports: A=17'11111111111111100, B=17'00000000000000000, Y=$memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][1][1]$b$49732
      New ports: A=1'1, B=1'0, Y=$memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][1][1]$b$49732 [2]
      New connections: { $memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][1][1]$b$49732 [16:3] $memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][1][1]$b$49732 [1:0] } = { $memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][1][1]$b$49732 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][1][1]$b$49732 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][1][1]$b$49732 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][1][1]$b$49732 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][1][1]$b$49732 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][1][1]$b$49732 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][1][1]$b$49732 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][1][1]$b$49732 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][1][1]$b$49732 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][1][1]$b$49732 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][1][1]$b$49732 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][1][1]$b$49732 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][1][1]$b$49732 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][1][1]$b$49732 [2] 2'00 }
    Consolidated identical input bits for $mux cell $memory$auto$memory_bmux2rom.cc:63:execute$21985$rdmux[0][2][0]$49770:
      Old ports: A=9'000000001, B=9'000000100, Y=$memory$auto$memory_bmux2rom.cc:63:execute$21985$rdmux[0][1][0]$a$49765
      New ports: A=2'01, B=2'10, Y={ $memory$auto$memory_bmux2rom.cc:63:execute$21985$rdmux[0][1][0]$a$49765 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21985$rdmux[0][1][0]$a$49765 [0] }
      New connections: { $memory$auto$memory_bmux2rom.cc:63:execute$21985$rdmux[0][1][0]$a$49765 [8:3] $memory$auto$memory_bmux2rom.cc:63:execute$21985$rdmux[0][1][0]$a$49765 [1] } = 7'0000000
    Consolidated identical input bits for $mux cell $memory$auto$memory_bmux2rom.cc:63:execute$21985$rdmux[0][2][1]$49773:
      Old ports: A=9'000001000, B=9'000010000, Y=$memory$auto$memory_bmux2rom.cc:63:execute$21985$rdmux[0][1][0]$b$49766
      New ports: A=2'01, B=2'10, Y=$memory$auto$memory_bmux2rom.cc:63:execute$21985$rdmux[0][1][0]$b$49766 [4:3]
      New connections: { $memory$auto$memory_bmux2rom.cc:63:execute$21985$rdmux[0][1][0]$b$49766 [8:5] $memory$auto$memory_bmux2rom.cc:63:execute$21985$rdmux[0][1][0]$b$49766 [2:0] } = 7'0000000
    Consolidated identical input bits for $mux cell $memory$auto$memory_bmux2rom.cc:63:execute$21985$rdmux[0][2][2]$49776:
      Old ports: A=9'000100000, B=9'001000000, Y=$memory$auto$memory_bmux2rom.cc:63:execute$21985$rdmux[0][1][1]$a$49768
      New ports: A=2'01, B=2'10, Y=$memory$auto$memory_bmux2rom.cc:63:execute$21985$rdmux[0][1][1]$a$49768 [6:5]
      New connections: { $memory$auto$memory_bmux2rom.cc:63:execute$21985$rdmux[0][1][1]$a$49768 [8:7] $memory$auto$memory_bmux2rom.cc:63:execute$21985$rdmux[0][1][1]$a$49768 [4:0] } = 7'0000000
    Consolidated identical input bits for $mux cell $memory$auto$memory_bmux2rom.cc:63:execute$21985$rdmux[0][2][3]$49779:
      Old ports: A=9'010000000, B=9'100000000, Y=$memory$auto$memory_bmux2rom.cc:63:execute$21985$rdmux[0][1][1]$b$49769
      New ports: A=2'01, B=2'10, Y=$memory$auto$memory_bmux2rom.cc:63:execute$21985$rdmux[0][1][1]$b$49769 [8:7]
      New connections: $memory$auto$memory_bmux2rom.cc:63:execute$21985$rdmux[0][1][1]$b$49769 [6:0] = 7'0000000
  Optimizing cells in module \wrapper_dma.
    Consolidated identical input bits for $mux cell $memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][1][0]$49690:
      Old ports: A=$memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][1][0]$a$49691, B=$memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][1][0]$b$49692, Y=$memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][0][0]$a$49688
      New ports: A={ 2'00 $memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][1][0]$a$49691 [0] }, B={ $memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][1][0]$b$49692 [2:1] 1'0 }, Y=$memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][0][0]$a$49688 [2:0]
      New connections: $memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][0][0]$a$49688 [16:3] = 14'00000000000000
    Consolidated identical input bits for $mux cell $memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][1][1]$49693:
      Old ports: A=$memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][1][1]$a$49694, B=$memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][1][1]$b$49695, Y=$memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][0][0]$b$49689
      New ports: A={ 2'11 $memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][1][1]$a$49694 [0] }, B={ $memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][1][1]$b$49695 [2] 2'00 }, Y=$memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][0][0]$b$49689 [2:0]
      New connections: $memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][0][0]$b$49689 [16:3] = { $memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][0][0]$b$49689 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][0][0]$b$49689 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][0][0]$b$49689 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][0][0]$b$49689 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][0][0]$b$49689 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][0][0]$b$49689 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][0][0]$b$49689 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][0][0]$b$49689 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][0][0]$b$49689 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][0][0]$b$49689 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][0][0]$b$49689 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][0][0]$b$49689 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][0][0]$b$49689 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][0][0]$b$49689 [2] }
    Consolidated identical input bits for $mux cell $memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][1][0]$49727:
      Old ports: A=$memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][1][0]$a$49728, B=$memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][1][0]$b$49729, Y=$memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][0][0]$a$49725
      New ports: A={ 2'00 $memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][1][0]$a$49728 [0] }, B={ $memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][1][0]$b$49729 [2:1] 1'0 }, Y=$memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][0][0]$a$49725 [2:0]
      New connections: $memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][0][0]$a$49725 [16:3] = 14'00000000000000
    Consolidated identical input bits for $mux cell $memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][1][1]$49730:
      Old ports: A=$memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][1][1]$a$49731, B=$memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][1][1]$b$49732, Y=$memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][0][0]$b$49726
      New ports: A={ 2'11 $memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][1][1]$a$49731 [0] }, B={ $memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][1][1]$b$49732 [2] 2'00 }, Y=$memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][0][0]$b$49726 [2:0]
      New connections: $memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][0][0]$b$49726 [16:3] = { $memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][0][0]$b$49726 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][0][0]$b$49726 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][0][0]$b$49726 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][0][0]$b$49726 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][0][0]$b$49726 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][0][0]$b$49726 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][0][0]$b$49726 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][0][0]$b$49726 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][0][0]$b$49726 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][0][0]$b$49726 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][0][0]$b$49726 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][0][0]$b$49726 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][0][0]$b$49726 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][0][0]$b$49726 [2] }
    Consolidated identical input bits for $mux cell $memory$auto$memory_bmux2rom.cc:63:execute$21985$rdmux[0][1][0]$49764:
      Old ports: A=$memory$auto$memory_bmux2rom.cc:63:execute$21985$rdmux[0][1][0]$a$49765, B=$memory$auto$memory_bmux2rom.cc:63:execute$21985$rdmux[0][1][0]$b$49766, Y=$memory$auto$memory_bmux2rom.cc:63:execute$21985$rdmux[0][0][0]$a$49762
      New ports: A={ 2'00 $memory$auto$memory_bmux2rom.cc:63:execute$21985$rdmux[0][1][0]$a$49765 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21985$rdmux[0][1][0]$a$49765 [0] }, B={ $memory$auto$memory_bmux2rom.cc:63:execute$21985$rdmux[0][1][0]$b$49766 [4:3] 2'00 }, Y={ $memory$auto$memory_bmux2rom.cc:63:execute$21985$rdmux[0][0][0]$a$49762 [4:2] $memory$auto$memory_bmux2rom.cc:63:execute$21985$rdmux[0][0][0]$a$49762 [0] }
      New connections: { $memory$auto$memory_bmux2rom.cc:63:execute$21985$rdmux[0][0][0]$a$49762 [8:5] $memory$auto$memory_bmux2rom.cc:63:execute$21985$rdmux[0][0][0]$a$49762 [1] } = 5'00000
    Consolidated identical input bits for $mux cell $memory$auto$memory_bmux2rom.cc:63:execute$21985$rdmux[0][1][1]$49767:
      Old ports: A=$memory$auto$memory_bmux2rom.cc:63:execute$21985$rdmux[0][1][1]$a$49768, B=$memory$auto$memory_bmux2rom.cc:63:execute$21985$rdmux[0][1][1]$b$49769, Y=$memory$auto$memory_bmux2rom.cc:63:execute$21985$rdmux[0][0][0]$b$49763
      New ports: A={ 2'00 $memory$auto$memory_bmux2rom.cc:63:execute$21985$rdmux[0][1][1]$a$49768 [6:5] }, B={ $memory$auto$memory_bmux2rom.cc:63:execute$21985$rdmux[0][1][1]$b$49769 [8:7] 2'00 }, Y=$memory$auto$memory_bmux2rom.cc:63:execute$21985$rdmux[0][0][0]$b$49763 [8:5]
      New connections: $memory$auto$memory_bmux2rom.cc:63:execute$21985$rdmux[0][0][0]$b$49763 [4:0] = 5'00000
  Optimizing cells in module \wrapper_dma.
    Consolidated identical input bits for $mux cell $memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][0][0]$49687:
      Old ports: A=$memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][0][0]$a$49688, B=$memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][0][0]$b$49689, Y=$$auto$memory_bmux2rom.cc:63:execute$21979$rdreg[0]$d
      New ports: A={ 1'0 $memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][0][0]$a$49688 [2:0] }, B={ $memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][0][0]$b$49689 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][0][0]$b$49689 [2:0] }, Y=$$auto$memory_bmux2rom.cc:63:execute$21979$rdreg[0]$d [3:0]
      New connections: $$auto$memory_bmux2rom.cc:63:execute$21979$rdreg[0]$d [16:4] = { $$auto$memory_bmux2rom.cc:63:execute$21979$rdreg[0]$d [3] $$auto$memory_bmux2rom.cc:63:execute$21979$rdreg[0]$d [3] $$auto$memory_bmux2rom.cc:63:execute$21979$rdreg[0]$d [3] $$auto$memory_bmux2rom.cc:63:execute$21979$rdreg[0]$d [3] $$auto$memory_bmux2rom.cc:63:execute$21979$rdreg[0]$d [3] $$auto$memory_bmux2rom.cc:63:execute$21979$rdreg[0]$d [3] $$auto$memory_bmux2rom.cc:63:execute$21979$rdreg[0]$d [3] $$auto$memory_bmux2rom.cc:63:execute$21979$rdreg[0]$d [3] $$auto$memory_bmux2rom.cc:63:execute$21979$rdreg[0]$d [3] $$auto$memory_bmux2rom.cc:63:execute$21979$rdreg[0]$d [3] $$auto$memory_bmux2rom.cc:63:execute$21979$rdreg[0]$d [3] $$auto$memory_bmux2rom.cc:63:execute$21979$rdreg[0]$d [3] $$auto$memory_bmux2rom.cc:63:execute$21979$rdreg[0]$d [3] }
    Consolidated identical input bits for $mux cell $memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][0][0]$49724:
      Old ports: A=$memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][0][0]$a$49725, B=$memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][0][0]$b$49726, Y=$$auto$memory_bmux2rom.cc:63:execute$21982$rdreg[0]$d
      New ports: A={ 1'0 $memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][0][0]$a$49725 [2:0] }, B={ $memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][0][0]$b$49726 [2] $memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][0][0]$b$49726 [2:0] }, Y=$$auto$memory_bmux2rom.cc:63:execute$21982$rdreg[0]$d [3:0]
      New connections: $$auto$memory_bmux2rom.cc:63:execute$21982$rdreg[0]$d [16:4] = { $$auto$memory_bmux2rom.cc:63:execute$21982$rdreg[0]$d [3] $$auto$memory_bmux2rom.cc:63:execute$21982$rdreg[0]$d [3] $$auto$memory_bmux2rom.cc:63:execute$21982$rdreg[0]$d [3] $$auto$memory_bmux2rom.cc:63:execute$21982$rdreg[0]$d [3] $$auto$memory_bmux2rom.cc:63:execute$21982$rdreg[0]$d [3] $$auto$memory_bmux2rom.cc:63:execute$21982$rdreg[0]$d [3] $$auto$memory_bmux2rom.cc:63:execute$21982$rdreg[0]$d [3] $$auto$memory_bmux2rom.cc:63:execute$21982$rdreg[0]$d [3] $$auto$memory_bmux2rom.cc:63:execute$21982$rdreg[0]$d [3] $$auto$memory_bmux2rom.cc:63:execute$21982$rdreg[0]$d [3] $$auto$memory_bmux2rom.cc:63:execute$21982$rdreg[0]$d [3] $$auto$memory_bmux2rom.cc:63:execute$21982$rdreg[0]$d [3] $$auto$memory_bmux2rom.cc:63:execute$21982$rdreg[0]$d [3] }
    Consolidated identical input bits for $mux cell $memory$auto$memory_bmux2rom.cc:63:execute$21985$rdmux[0][0][0]$49761:
      Old ports: A=$memory$auto$memory_bmux2rom.cc:63:execute$21985$rdmux[0][0][0]$a$49762, B=$memory$auto$memory_bmux2rom.cc:63:execute$21985$rdmux[0][0][0]$b$49763, Y=$$auto$memory_bmux2rom.cc:63:execute$21985$rdreg[0]$d
      New ports: A={ 4'0000 $memory$auto$memory_bmux2rom.cc:63:execute$21985$rdmux[0][0][0]$a$49762 [4:2] $memory$auto$memory_bmux2rom.cc:63:execute$21985$rdmux[0][0][0]$a$49762 [0] }, B={ $memory$auto$memory_bmux2rom.cc:63:execute$21985$rdmux[0][0][0]$b$49763 [8:5] 4'0000 }, Y={ $$auto$memory_bmux2rom.cc:63:execute$21985$rdreg[0]$d [8:2] $$auto$memory_bmux2rom.cc:63:execute$21985$rdreg[0]$d [0] }
      New connections: $$auto$memory_bmux2rom.cc:63:execute$21985$rdreg[0]$d [1] = 1'0
  Optimizing cells in module \wrapper_dma.
Performed a total of 21 changes.

yosys> opt_merge

3.30.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

yosys> opt_share

3.30.14. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29034 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22286
        $auto$simplemap.cc:312:simplemap_bmux$23302

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29035 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22287
        $auto$simplemap.cc:312:simplemap_bmux$23303

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29036 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22288
        $auto$simplemap.cc:312:simplemap_bmux$23304

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29037 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22289
        $auto$simplemap.cc:312:simplemap_bmux$23305

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29038 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22290
        $auto$simplemap.cc:312:simplemap_bmux$23306

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29039 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22291
        $auto$simplemap.cc:312:simplemap_bmux$23307

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29040 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22292
        $auto$simplemap.cc:312:simplemap_bmux$23308

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29041 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22293
        $auto$simplemap.cc:312:simplemap_bmux$23309

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29042 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22294
        $auto$simplemap.cc:312:simplemap_bmux$23310

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29043 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22295
        $auto$simplemap.cc:312:simplemap_bmux$23311

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29044 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22296
        $auto$simplemap.cc:312:simplemap_bmux$23312

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29045 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22297
        $auto$simplemap.cc:312:simplemap_bmux$23313

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29046 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22298
        $auto$simplemap.cc:312:simplemap_bmux$23314

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29047 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22299
        $auto$simplemap.cc:312:simplemap_bmux$23315

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29048 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22300
        $auto$simplemap.cc:312:simplemap_bmux$23316

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29049 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22301
        $auto$simplemap.cc:312:simplemap_bmux$23317

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29050 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22302
        $auto$simplemap.cc:312:simplemap_bmux$23318

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29051 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22303
        $auto$simplemap.cc:312:simplemap_bmux$23319

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29052 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22304
        $auto$simplemap.cc:312:simplemap_bmux$23320

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29053 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22305
        $auto$simplemap.cc:312:simplemap_bmux$23321

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29054 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22306
        $auto$simplemap.cc:312:simplemap_bmux$23322

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29055 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22307
        $auto$simplemap.cc:312:simplemap_bmux$23323

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29056 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22308
        $auto$simplemap.cc:312:simplemap_bmux$23324

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29057 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22309
        $auto$simplemap.cc:312:simplemap_bmux$23325

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29058 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22310
        $auto$simplemap.cc:312:simplemap_bmux$23326

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29059 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22311
        $auto$simplemap.cc:312:simplemap_bmux$23327

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29060 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22312
        $auto$simplemap.cc:312:simplemap_bmux$23328

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29061 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22313
        $auto$simplemap.cc:312:simplemap_bmux$23329

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29062 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22314
        $auto$simplemap.cc:312:simplemap_bmux$23330

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29063 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22315
        $auto$simplemap.cc:312:simplemap_bmux$23331

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29064 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22316
        $auto$simplemap.cc:312:simplemap_bmux$23332

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29065 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22317
        $auto$simplemap.cc:312:simplemap_bmux$23333

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29098 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22540
        $auto$simplemap.cc:312:simplemap_bmux$23556

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29099 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22541
        $auto$simplemap.cc:312:simplemap_bmux$23557

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29100 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22542
        $auto$simplemap.cc:312:simplemap_bmux$23558

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29101 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22543
        $auto$simplemap.cc:312:simplemap_bmux$23559

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29102 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22544
        $auto$simplemap.cc:312:simplemap_bmux$23560

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29103 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22545
        $auto$simplemap.cc:312:simplemap_bmux$23561

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29104 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22546
        $auto$simplemap.cc:312:simplemap_bmux$23562

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29105 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22547
        $auto$simplemap.cc:312:simplemap_bmux$23563

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29106 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22548
        $auto$simplemap.cc:312:simplemap_bmux$23564

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29107 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22549
        $auto$simplemap.cc:312:simplemap_bmux$23565

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29108 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22550
        $auto$simplemap.cc:312:simplemap_bmux$23566

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29109 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22551
        $auto$simplemap.cc:312:simplemap_bmux$23567

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29110 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22552
        $auto$simplemap.cc:312:simplemap_bmux$23568

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29111 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22553
        $auto$simplemap.cc:312:simplemap_bmux$23569

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29112 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22554
        $auto$simplemap.cc:312:simplemap_bmux$23570

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29113 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22555
        $auto$simplemap.cc:312:simplemap_bmux$23571

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29114 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22556
        $auto$simplemap.cc:312:simplemap_bmux$23572

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29115 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22557
        $auto$simplemap.cc:312:simplemap_bmux$23573

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29116 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22558
        $auto$simplemap.cc:312:simplemap_bmux$23574

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29117 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22559
        $auto$simplemap.cc:312:simplemap_bmux$23575

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29118 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22560
        $auto$simplemap.cc:312:simplemap_bmux$23576

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29119 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22561
        $auto$simplemap.cc:312:simplemap_bmux$23577

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29120 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22562
        $auto$simplemap.cc:312:simplemap_bmux$23578

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29121 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22563
        $auto$simplemap.cc:312:simplemap_bmux$23579

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29122 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22564
        $auto$simplemap.cc:312:simplemap_bmux$23580

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29123 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22565
        $auto$simplemap.cc:312:simplemap_bmux$23581

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29124 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22566
        $auto$simplemap.cc:312:simplemap_bmux$23582

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29125 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22567
        $auto$simplemap.cc:312:simplemap_bmux$23583

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29126 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22568
        $auto$simplemap.cc:312:simplemap_bmux$23584

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29127 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22569
        $auto$simplemap.cc:312:simplemap_bmux$23585

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29128 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22570
        $auto$simplemap.cc:312:simplemap_bmux$23586

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29129 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22571
        $auto$simplemap.cc:312:simplemap_bmux$23587

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29248 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22333
        $auto$simplemap.cc:312:simplemap_bmux$23349

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29249 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22334
        $auto$simplemap.cc:312:simplemap_bmux$23350

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29252 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22587
        $auto$simplemap.cc:312:simplemap_bmux$23603

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29253 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22588
        $auto$simplemap.cc:312:simplemap_bmux$23604

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29275 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22344
        $auto$simplemap.cc:312:simplemap_bmux$23360

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29277 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22598
        $auto$simplemap.cc:312:simplemap_bmux$23614


yosys> opt_dff

3.30.15. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 0 unused cells and 146 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr -full

3.30.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~74 debug messages>

3.30.18. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~85 debug messages>

yosys> opt_reduce -full

3.30.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.30.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_share

3.30.22. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.23. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 1 on $$auto$memory_bmux2rom.cc:63:execute$21985$rdreg[0] ($adffe) from module wrapper_dma.

yosys> opt_clean

3.30.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr -full

3.30.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

3.30.26. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~85 debug messages>

yosys> opt_reduce -full

3.30.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.30.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_share

3.30.30. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.31. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..

yosys> opt_expr -full

3.30.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

3.30.34. Finished OPT passes. (There is nothing left to do.)

yosys> techmap -map +/techmap.v

3.31. Executing TECHMAP pass (map to technology primitives).

3.31.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.31.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $adffe.
No more expansions possible.
<suppressed ~309 debug messages>

yosys> opt -sat

3.32. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~3 debug messages>

yosys> opt_merge -nomux

3.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
<suppressed ~84 debug messages>
Removed a total of 28 cells.

yosys> opt_muxtree

3.32.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.32.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.32.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.32.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$50583 ($_DFF_P_) from module wrapper_dma (D = $memory$auto$memory_bmux2rom.cc:63:execute$21979$rdmux[0][0][0]$b$49689 [16], Q = \inst_wrapper.ahb_mst0.ad_addin2 [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$50555 ($_DFF_P_) from module wrapper_dma (D = $memory$auto$memory_bmux2rom.cc:63:execute$21982$rdmux[0][0][0]$b$49726 [16], Q = \inst_wrapper.ahb_mst1.ad_addin2 [15], rval = 1'0).

yosys> opt_clean

3.32.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

yosys> opt_expr

3.32.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

3.32.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.32.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.32.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.32.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.32.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.32.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..

yosys> opt_expr

3.32.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

3.32.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.33. Executing ABC pass (technology mapping using ABC).

3.33.1. Summary of detected clock domains:
  39 cells in clk=\HCLK, en={ }, arst={ }, srst=!$auto$rtlil.cc:2464:Mux$22003 [2]
  39 cells in clk=\HCLK, en={ }, arst={ }, srst=!$auto$rtlil.cc:2464:Mux$22006 [2]
  209 cells in clk=\HCLK, en=$auto$opt_dff.cc:219:make_patterns_logic$48126, arst=!\HRSTn, srst={ }
  190 cells in clk=\HCLK, en=$auto$opt_dff.cc:219:make_patterns_logic$47004, arst=!\HRSTn, srst={ }
  193 cells in clk=\HCLK, en=$auto$opt_dff.cc:219:make_patterns_logic$45882, arst=!\HRSTn, srst={ }
  193 cells in clk=\HCLK, en=$auto$opt_dff.cc:219:make_patterns_logic$44760, arst=!\HRSTn, srst={ }
  32 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$44388, arst=!\HRSTn, srst={ }
  66 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$44368, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=!\inst_wrapper.de.m1_arb_st [1], arst=!\HRSTn, srst={ }
  89 cells in clk=\HCLK, en=\inst_wrapper.de.ld_upk_cnt0, arst=!\HRSTn, srst={ }
  4 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20269, arst=!\HRSTn, srst={ }
  43 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  185 cells in clk=\HCLK, en=\inst_wrapper.de.de_mllp_we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20272, arst=!\HRSTn, srst={ }
  42 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20278, arst=!\HRSTn, srst={ }
  41 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  39 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21182, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21220, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=\inst_wrapper.ahb_mst0.mx_idle2ns, arst=!\HRSTn, srst={ }
  165 cells in clk=\HCLK, en=$auto$opt_dff.cc:219:make_patterns_logic$21237, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21230, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  64 cells in clk=\HCLK, en=\inst_wrapper.ahb_mst0.mx_cmd, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\h0readyin, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21186, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=\inst_wrapper.ahb_mst1.mx_idle2ns, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  378 cells in clk=\HCLK, en=$auto$opt_dff.cc:219:make_patterns_logic$21202, arst=!\HRSTn, srst={ }
  128 cells in clk=\HCLK, en=\inst_wrapper.ahb_mst1.mx_cmd, arst=!\HRSTn, srst={ }
  112 cells in clk=\HCLK, en=\inst_wrapper.ch_sel.dma_rrarb0.next_ch, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  45 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20363, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20345, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20381, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  30 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20307, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20290, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n149$18349, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20378, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20360, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20458, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  5 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20440, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20476, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20402, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20385, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n149$17898, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20473, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20455, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20553, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20535, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20571, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  30 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20497, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20480, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n149$17447, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20568, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20550, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20648, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  5 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20630, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20666, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20592, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20575, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n149$16996, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20663, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20645, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20743, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20725, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20761, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  30 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20687, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20670, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n149$16545, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20758, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20740, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20838, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  5 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20820, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20856, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20782, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20765, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n149$16094, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20853, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20835, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20933, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20915, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20951, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  30 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20877, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20860, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n149$15643, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20948, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20930, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21028, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  35 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21010, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21046, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21050, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20972, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20955, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n149$15192, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21043, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21025, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  45 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6dbs_b2we, arst=!\HRSTn, srst={ }
  45 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5dbs_b2we, arst=!\HRSTn, srst={ }
  37 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4dbs_b2we, arst=!\HRSTn, srst={ }
  45 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3dbs_b2we, arst=!\HRSTn, srst={ }
  37 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2dbs_b2we, arst=!\HRSTn, srst={ }
  45 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1dbs_b2we, arst=!\HRSTn, srst={ }
  37 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0dbs_b2we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21134, arst=!\HRSTn, srst={ }
  45 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7bbs_b2we, arst=!\HRSTn, srst={ }
  37 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6bbs_b2we, arst=!\HRSTn, srst={ }
  45 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5bbs_b2we, arst=!\HRSTn, srst={ }
  37 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4bbs_b2we, arst=!\HRSTn, srst={ }
  45 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3bbs_b2we, arst=!\HRSTn, srst={ }
  37 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2bbs_b2we, arst=!\HRSTn, srst={ }
  45 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1bbs_b2we, arst=!\HRSTn, srst={ }
  37 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0bbs_b2we, arst=!\HRSTn, srst={ }
  37 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7dbs_b2we, arst=!\HRSTn, srst={ }
  39 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.sync_b0we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.csr_b0we, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21159, arst=!\HRSTn, srst={ }
  191 cells in clk=\HCLK, en={ }, arst={ }, srst={ }
  17 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21172, arst=!\HRSTn, srst={ }
  1265 cells in clk=\HCLK, en=\inst_wrapper.ahb_slv.hrdt_we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  98 cells in clk=\HCLK, en=\inst_wrapper.ahb_slv.br_st [2], arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21165, arst=!\HRSTn, srst={ }
  141 cells in clk=\HCLK, en=\inst_wrapper.ahb_slv.ad_d1_we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21169, arst=!\HRSTn, srst={ }
  158 cells in clk=\HCLK, en=\inst_wrapper.ahb_mst1.hreadyini, arst=!\HRSTn, srst={ }
  965 cells in clk=\HCLK, en={ }, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21053, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21056, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21059, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21062, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21065, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21068, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21071, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7dbs_b3we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7bbs_b3we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6dbs_b3we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6bbs_b3we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5dbs_b3we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5bbs_b3we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4dbs_b3we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4bbs_b3we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3dbs_b3we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3bbs_b3we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2dbs_b3we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2bbs_b3we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1dbs_b3we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1bbs_b3we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0dbs_b3we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0bbs_b3we, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21137, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21140, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21143, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21146, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21149, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21152, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21155, arst=!\HRSTn, srst={ }
  3 cells in clk=\HCLK, en=$auto$opt_dff.cc:219:make_patterns_logic$21193, arst=!\HRSTn, srst={ }
  120 cells in clk=\HCLK, en=$auto$opt_dff.cc:219:make_patterns_logic$21207, arst=!\HRSTn, srst={ }
  5 cells in clk=\HCLK, en=$auto$opt_dff.cc:219:make_patterns_logic$21227, arst=!\HRSTn, srst={ }
  57 cells in clk=\HCLK, en=$auto$opt_dff.cc:219:make_patterns_logic$21244, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  1541 cells in clk=\HCLK, en=\inst_wrapper.m1_mux.mux_no_we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chsad_b2we, arst=!\HRSTn, srst={ }

3.33.2. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, synchronously reset by !$auto$rtlil.cc:2464:Mux$22003 [2]
Extracted 27 gates and 53 wires to a netlist network with 24 inputs and 21 outputs.

3.33.2.1. Executing ABC.

3.33.3. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, synchronously reset by !$auto$rtlil.cc:2464:Mux$22006 [2]
Extracted 27 gates and 53 wires to a netlist network with 24 inputs and 21 outputs.

3.33.3.1. Executing ABC.

3.33.4. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:219:make_patterns_logic$48126, asynchronously reset by !\HRSTn
Extracted 209 gates and 246 wires to a netlist network with 36 inputs and 8 outputs.

3.33.4.1. Executing ABC.

3.33.5. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:219:make_patterns_logic$47004, asynchronously reset by !\HRSTn
Extracted 190 gates and 209 wires to a netlist network with 18 inputs and 12 outputs.

3.33.5.1. Executing ABC.

3.33.6. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:219:make_patterns_logic$45882, asynchronously reset by !\HRSTn
Extracted 193 gates and 216 wires to a netlist network with 22 inputs and 12 outputs.

3.33.6.1. Executing ABC.

3.33.7. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:219:make_patterns_logic$44760, asynchronously reset by !\HRSTn
Extracted 193 gates and 213 wires to a netlist network with 19 inputs and 12 outputs.

3.33.7.1. Executing ABC.

3.33.8. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$44388, asynchronously reset by !\HRSTn
Extracted 32 gates and 51 wires to a netlist network with 18 inputs and 11 outputs.

3.33.8.1. Executing ABC.

3.33.9. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$44368, asynchronously reset by !\HRSTn
Extracted 66 gates and 105 wires to a netlist network with 38 inputs and 27 outputs.

3.33.9.1. Executing ABC.

3.33.10. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by !\inst_wrapper.de.m1_arb_st [1], asynchronously reset by !\HRSTn
Extracted 6 gates and 11 wires to a netlist network with 4 inputs and 2 outputs.

3.33.10.1. Executing ABC.

3.33.11. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.de.ld_upk_cnt0, asynchronously reset by !\HRSTn
Extracted 88 gates and 149 wires to a netlist network with 60 inputs and 27 outputs.

3.33.11.1. Executing ABC.

3.33.12. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20269, asynchronously reset by !\HRSTn
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.33.12.1. Executing ABC.

3.33.13. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c6_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 43 gates and 81 wires to a netlist network with 37 inputs and 27 outputs.

3.33.13.1. Executing ABC.

3.33.14. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.de.de_mllp_we, asynchronously reset by !\HRSTn
Extracted 185 gates and 360 wires to a netlist network with 174 inputs and 93 outputs.

3.33.14.1. Executing ABC.

3.33.15. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20272, asynchronously reset by !\HRSTn
Extracted 22 gates and 34 wires to a netlist network with 12 inputs and 12 outputs.

3.33.15.1. Executing ABC.

3.33.16. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20278, asynchronously reset by !\HRSTn
Extracted 42 gates and 84 wires to a netlist network with 41 inputs and 40 outputs.

3.33.16.1. Executing ABC.

3.33.17. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c6_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 41 gates and 87 wires to a netlist network with 46 inputs and 25 outputs.

3.33.17.1. Executing ABC.

3.33.18. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c6_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 29 gates and 50 wires to a netlist network with 20 inputs and 21 outputs.

3.33.18.1. Executing ABC.

3.33.19. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c6_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 39 gates and 72 wires to a netlist network with 32 inputs and 26 outputs.

3.33.19.1. Executing ABC.

3.33.20. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c5_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.33.20.1. Executing ABC.

3.33.21. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21182, asynchronously reset by !\HRSTn
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 7 outputs.

3.33.21.1. Executing ABC.

3.33.22. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21220, asynchronously reset by !\HRSTn
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.33.22.1. Executing ABC.

3.33.23. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c5_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.33.23.1. Executing ABC.

3.33.24. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ahb_mst0.mx_idle2ns, asynchronously reset by !\HRSTn
Extracted 23 gates and 44 wires to a netlist network with 21 inputs and 10 outputs.

3.33.24.1. Executing ABC.

3.33.25. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:219:make_patterns_logic$21237, asynchronously reset by !\HRSTn
Extracted 165 gates and 327 wires to a netlist network with 162 inputs and 68 outputs.

3.33.25.1. Executing ABC.

3.33.26. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21230, asynchronously reset by !\HRSTn
Extracted 9 gates and 15 wires to a netlist network with 6 inputs and 3 outputs.

3.33.26.1. Executing ABC.

3.33.27. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c5_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.33.27.1. Executing ABC.

3.33.28. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$51537$inst_wrapper.ahb_mst0.mx_cmd, asynchronously reset by !\HRSTn
Extracted 64 gates and 129 wires to a netlist network with 65 inputs and 32 outputs.

3.33.28.1. Executing ABC.

3.33.29. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \h0readyin, asynchronously reset by !\HRSTn
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 4 outputs.

3.33.29.1. Executing ABC.

3.33.30. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21186, asynchronously reset by !\HRSTn
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 2 outputs.

3.33.30.1. Executing ABC.

3.33.31. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c5_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 29 gates and 50 wires to a netlist network with 20 inputs and 21 outputs.

3.33.31.1. Executing ABC.

3.33.32. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c5_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 27 gates and 47 wires to a netlist network with 19 inputs and 19 outputs.

3.33.32.1. Executing ABC.

3.33.33. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ahb_mst1.mx_idle2ns, asynchronously reset by !\HRSTn
Extracted 26 gates and 46 wires to a netlist network with 20 inputs and 12 outputs.

3.33.33.1. Executing ABC.

3.33.34. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c5_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.33.34.1. Executing ABC.

3.33.35. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:219:make_patterns_logic$21202, asynchronously reset by !\HRSTn
Extracted 378 gates and 741 wires to a netlist network with 363 inputs and 245 outputs.

3.33.35.1. Executing ABC.

3.33.36. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$51511$inst_wrapper.ahb_mst1.mx_cmd, asynchronously reset by !\HRSTn
Extracted 128 gates and 163 wires to a netlist network with 35 inputs and 64 outputs.

3.33.36.1. Executing ABC.

3.33.37. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ch_sel.dma_rrarb0.next_ch, asynchronously reset by !\HRSTn
Extracted 112 gates and 147 wires to a netlist network with 34 inputs and 6 outputs.

3.33.37.1. Executing ABC.

3.33.38. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c5_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.33.38.1. Executing ABC.

3.33.39. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c5_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.33.39.1. Executing ABC.

3.33.40. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c5_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 29 gates and 50 wires to a netlist network with 20 inputs and 21 outputs.

3.33.40.1. Executing ABC.

3.33.41. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c6_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.33.41.1. Executing ABC.

3.33.42. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c6_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.33.42.1. Executing ABC.

3.33.43. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c7_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 45 gates and 84 wires to a netlist network with 38 inputs and 29 outputs.

3.33.43.1. Executing ABC.

3.33.44. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20363, asynchronously reset by !\HRSTn
Extracted 23 gates and 35 wires to a netlist network with 11 inputs and 5 outputs.

3.33.44.1. Executing ABC.

3.33.45. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c7_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.33.45.1. Executing ABC.

3.33.46. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20345, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 2 outputs.

3.33.46.1. Executing ABC.

3.33.47. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20381, asynchronously reset by !\HRSTn
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 7 outputs.

3.33.47.1. Executing ABC.

3.33.48. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c7_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 13 gates and 29 wires to a netlist network with 16 inputs and 9 outputs.

3.33.48.1. Executing ABC.

3.33.49. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c7_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 30 gates and 55 wires to a netlist network with 24 inputs and 18 outputs.

3.33.49.1. Executing ABC.

3.33.50. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20307, asynchronously reset by !\HRSTn
Extracted 7 gates and 13 wires to a netlist network with 5 inputs and 5 outputs.

3.33.50.1. Executing ABC.

3.33.51. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20290, asynchronously reset by !\HRSTn
Extracted 28 gates and 56 wires to a netlist network with 27 inputs and 18 outputs.

3.33.51.1. Executing ABC.

3.33.52. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c7_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 6 outputs.

3.33.52.1. Executing ABC.

3.33.53. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n149$18349, asynchronously reset by !\HRSTn
Extracted 24 gates and 43 wires to a netlist network with 18 inputs and 20 outputs.

3.33.53.1. Executing ABC.

3.33.54. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20378, asynchronously reset by !\HRSTn
Extracted 13 gates and 25 wires to a netlist network with 11 inputs and 12 outputs.

3.33.54.1. Executing ABC.

3.33.55. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20360, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.33.55.1. Executing ABC.

3.33.56. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c7_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.33.56.1. Executing ABC.

3.33.57. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c6_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 21 gates and 33 wires to a netlist network with 11 inputs and 21 outputs.

3.33.57.1. Executing ABC.

3.33.58. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20458, asynchronously reset by !\HRSTn
Extracted 23 gates and 35 wires to a netlist network with 11 inputs and 5 outputs.

3.33.58.1. Executing ABC.

3.33.59. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c6_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.33.59.1. Executing ABC.

3.33.60. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20440, asynchronously reset by !\HRSTn
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.33.60.1. Executing ABC.

3.33.61. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20476, asynchronously reset by !\HRSTn
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 7 outputs.

3.33.61.1. Executing ABC.

3.33.62. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c6_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 9 gates and 20 wires to a netlist network with 11 inputs and 9 outputs.

3.33.62.1. Executing ABC.

3.33.63. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c6_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 24 gates and 42 wires to a netlist network with 17 inputs and 18 outputs.

3.33.63.1. Executing ABC.

3.33.64. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20402, asynchronously reset by !\HRSTn
Extracted 7 gates and 13 wires to a netlist network with 5 inputs and 5 outputs.

3.33.64.1. Executing ABC.

3.33.65. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20385, asynchronously reset by !\HRSTn
Extracted 16 gates and 29 wires to a netlist network with 12 inputs and 15 outputs.

3.33.65.1. Executing ABC.

3.33.66. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c6_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 6 outputs.

3.33.66.1. Executing ABC.

3.33.67. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n149$17898, asynchronously reset by !\HRSTn
Extracted 18 gates and 30 wires to a netlist network with 11 inputs and 16 outputs.

3.33.67.1. Executing ABC.

3.33.68. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20473, asynchronously reset by !\HRSTn
Extracted 12 gates and 22 wires to a netlist network with 9 inputs and 11 outputs.

3.33.68.1. Executing ABC.

3.33.69. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20455, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.33.69.1. Executing ABC.

3.33.70. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c6_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 9 outputs.

3.33.70.1. Executing ABC.

3.33.71. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c5_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 29 gates and 50 wires to a netlist network with 20 inputs and 21 outputs.

3.33.71.1. Executing ABC.

3.33.72. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20553, asynchronously reset by !\HRSTn
Extracted 23 gates and 35 wires to a netlist network with 11 inputs and 5 outputs.

3.33.72.1. Executing ABC.

3.33.73. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c5_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.33.73.1. Executing ABC.

3.33.74. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20535, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 2 outputs.

3.33.74.1. Executing ABC.

3.33.75. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20571, asynchronously reset by !\HRSTn
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 7 outputs.

3.33.75.1. Executing ABC.

3.33.76. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c5_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 13 gates and 29 wires to a netlist network with 16 inputs and 9 outputs.

3.33.76.1. Executing ABC.

3.33.77. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c5_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 30 gates and 55 wires to a netlist network with 24 inputs and 18 outputs.

3.33.77.1. Executing ABC.

3.33.78. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20497, asynchronously reset by !\HRSTn
Extracted 7 gates and 13 wires to a netlist network with 5 inputs and 5 outputs.

3.33.78.1. Executing ABC.

3.33.79. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20480, asynchronously reset by !\HRSTn
Extracted 22 gates and 42 wires to a netlist network with 19 inputs and 15 outputs.

3.33.79.1. Executing ABC.

3.33.80. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c5_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 6 outputs.

3.33.80.1. Executing ABC.

3.33.81. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n149$17447, asynchronously reset by !\HRSTn
Extracted 24 gates and 43 wires to a netlist network with 18 inputs and 20 outputs.

3.33.81.1. Executing ABC.

3.33.82. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20568, asynchronously reset by !\HRSTn
Extracted 13 gates and 25 wires to a netlist network with 11 inputs and 12 outputs.

3.33.82.1. Executing ABC.

3.33.83. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20550, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.33.83.1. Executing ABC.

3.33.84. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c5_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.33.84.1. Executing ABC.

3.33.85. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c4_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 21 gates and 33 wires to a netlist network with 11 inputs and 21 outputs.

3.33.85.1. Executing ABC.

3.33.86. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20648, asynchronously reset by !\HRSTn
Extracted 23 gates and 35 wires to a netlist network with 11 inputs and 5 outputs.

3.33.86.1. Executing ABC.

3.33.87. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c4_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.33.87.1. Executing ABC.

3.33.88. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20630, asynchronously reset by !\HRSTn
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.33.88.1. Executing ABC.

3.33.89. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20666, asynchronously reset by !\HRSTn
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 7 outputs.

3.33.89.1. Executing ABC.

3.33.90. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c4_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 9 gates and 20 wires to a netlist network with 11 inputs and 9 outputs.

3.33.90.1. Executing ABC.

3.33.91. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c4_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 24 gates and 42 wires to a netlist network with 17 inputs and 18 outputs.

3.33.91.1. Executing ABC.

3.33.92. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20592, asynchronously reset by !\HRSTn
Extracted 7 gates and 13 wires to a netlist network with 5 inputs and 5 outputs.

3.33.92.1. Executing ABC.

3.33.93. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20575, asynchronously reset by !\HRSTn
Extracted 16 gates and 29 wires to a netlist network with 12 inputs and 15 outputs.

3.33.93.1. Executing ABC.

3.33.94. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c4_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 6 outputs.

3.33.94.1. Executing ABC.

3.33.95. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n149$16996, asynchronously reset by !\HRSTn
Extracted 18 gates and 30 wires to a netlist network with 11 inputs and 16 outputs.

3.33.95.1. Executing ABC.

3.33.96. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20663, asynchronously reset by !\HRSTn
Extracted 12 gates and 22 wires to a netlist network with 9 inputs and 11 outputs.

3.33.96.1. Executing ABC.

3.33.97. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20645, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.33.97.1. Executing ABC.

3.33.98. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c4_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 9 outputs.

3.33.98.1. Executing ABC.

3.33.99. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c3_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 29 gates and 50 wires to a netlist network with 20 inputs and 21 outputs.

3.33.99.1. Executing ABC.

3.33.100. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20743, asynchronously reset by !\HRSTn
Extracted 23 gates and 35 wires to a netlist network with 11 inputs and 5 outputs.

3.33.100.1. Executing ABC.

3.33.101. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c3_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.33.101.1. Executing ABC.

3.33.102. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20725, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 2 outputs.

3.33.102.1. Executing ABC.

3.33.103. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20761, asynchronously reset by !\HRSTn
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 7 outputs.

3.33.103.1. Executing ABC.

3.33.104. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c3_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 13 gates and 29 wires to a netlist network with 16 inputs and 9 outputs.

3.33.104.1. Executing ABC.

3.33.105. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c3_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 30 gates and 55 wires to a netlist network with 24 inputs and 18 outputs.

3.33.105.1. Executing ABC.

3.33.106. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20687, asynchronously reset by !\HRSTn
Extracted 7 gates and 13 wires to a netlist network with 5 inputs and 5 outputs.

3.33.106.1. Executing ABC.

3.33.107. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20670, asynchronously reset by !\HRSTn
Extracted 22 gates and 42 wires to a netlist network with 19 inputs and 15 outputs.

3.33.107.1. Executing ABC.

3.33.108. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c3_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 6 outputs.

3.33.108.1. Executing ABC.

3.33.109. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n149$16545, asynchronously reset by !\HRSTn
Extracted 24 gates and 43 wires to a netlist network with 18 inputs and 20 outputs.

3.33.109.1. Executing ABC.

3.33.110. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20758, asynchronously reset by !\HRSTn
Extracted 13 gates and 25 wires to a netlist network with 11 inputs and 12 outputs.

3.33.110.1. Executing ABC.

3.33.111. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20740, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.33.111.1. Executing ABC.

3.33.112. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c3_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.33.112.1. Executing ABC.

3.33.113. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c2_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 21 gates and 33 wires to a netlist network with 11 inputs and 21 outputs.

3.33.113.1. Executing ABC.

3.33.114. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20838, asynchronously reset by !\HRSTn
Extracted 23 gates and 35 wires to a netlist network with 11 inputs and 5 outputs.

3.33.114.1. Executing ABC.

3.33.115. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c2_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.33.115.1. Executing ABC.

3.33.116. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20820, asynchronously reset by !\HRSTn
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.33.116.1. Executing ABC.

3.33.117. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20856, asynchronously reset by !\HRSTn
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 7 outputs.

3.33.117.1. Executing ABC.

3.33.118. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c2_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 9 gates and 20 wires to a netlist network with 11 inputs and 9 outputs.

3.33.118.1. Executing ABC.

3.33.119. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c2_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 24 gates and 42 wires to a netlist network with 17 inputs and 18 outputs.

3.33.119.1. Executing ABC.

3.33.120. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20782, asynchronously reset by !\HRSTn
Extracted 7 gates and 13 wires to a netlist network with 5 inputs and 5 outputs.

3.33.120.1. Executing ABC.

3.33.121. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20765, asynchronously reset by !\HRSTn
Extracted 15 gates and 27 wires to a netlist network with 11 inputs and 14 outputs.

3.33.121.1. Executing ABC.

3.33.122. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c2_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 6 outputs.

3.33.122.1. Executing ABC.

3.33.123. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n149$16094, asynchronously reset by !\HRSTn
Extracted 18 gates and 30 wires to a netlist network with 11 inputs and 16 outputs.

3.33.123.1. Executing ABC.

3.33.124. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20853, asynchronously reset by !\HRSTn
Extracted 12 gates and 22 wires to a netlist network with 9 inputs and 11 outputs.

3.33.124.1. Executing ABC.

3.33.125. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20835, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.33.125.1. Executing ABC.

3.33.126. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c2_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 9 outputs.

3.33.126.1. Executing ABC.

3.33.127. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c1_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 29 gates and 50 wires to a netlist network with 20 inputs and 21 outputs.

3.33.127.1. Executing ABC.

3.33.128. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20933, asynchronously reset by !\HRSTn
Extracted 23 gates and 35 wires to a netlist network with 11 inputs and 5 outputs.

3.33.128.1. Executing ABC.

3.33.129. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c1_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.33.129.1. Executing ABC.

3.33.130. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20915, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 2 outputs.

3.33.130.1. Executing ABC.

3.33.131. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20951, asynchronously reset by !\HRSTn
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 7 outputs.

3.33.131.1. Executing ABC.

3.33.132. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c1_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 13 gates and 29 wires to a netlist network with 16 inputs and 9 outputs.

3.33.132.1. Executing ABC.

3.33.133. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c1_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 30 gates and 55 wires to a netlist network with 24 inputs and 18 outputs.

3.33.133.1. Executing ABC.

3.33.134. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20877, asynchronously reset by !\HRSTn
Extracted 7 gates and 13 wires to a netlist network with 5 inputs and 5 outputs.

3.33.134.1. Executing ABC.

3.33.135. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20860, asynchronously reset by !\HRSTn
Extracted 21 gates and 40 wires to a netlist network with 18 inputs and 14 outputs.

3.33.135.1. Executing ABC.

3.33.136. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c1_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 6 outputs.

3.33.136.1. Executing ABC.

3.33.137. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n149$15643, asynchronously reset by !\HRSTn
Extracted 24 gates and 43 wires to a netlist network with 18 inputs and 20 outputs.

3.33.137.1. Executing ABC.

3.33.138. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20948, asynchronously reset by !\HRSTn
Extracted 13 gates and 24 wires to a netlist network with 10 inputs and 12 outputs.

3.33.138.1. Executing ABC.

3.33.139. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20930, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.33.139.1. Executing ABC.

3.33.140. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c1_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.33.140.1. Executing ABC.

3.33.141. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c0_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 21 gates and 33 wires to a netlist network with 11 inputs and 21 outputs.

3.33.141.1. Executing ABC.

3.33.142. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21028, asynchronously reset by !\HRSTn
Extracted 23 gates and 35 wires to a netlist network with 11 inputs and 5 outputs.

3.33.142.1. Executing ABC.

3.33.143. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c0_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.33.143.1. Executing ABC.

3.33.144. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21010, asynchronously reset by !\HRSTn
Extracted 35 gates and 70 wires to a netlist network with 35 inputs and 3 outputs.

3.33.144.1. Executing ABC.

3.33.145. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21046, asynchronously reset by !\HRSTn
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 7 outputs.

3.33.145.1. Executing ABC.

3.33.146. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21050, asynchronously reset by !\HRSTn
Extracted 8 gates and 17 wires to a netlist network with 9 inputs and 4 outputs.

3.33.146.1. Executing ABC.

3.33.147. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c0_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 9 gates and 20 wires to a netlist network with 11 inputs and 9 outputs.

3.33.147.1. Executing ABC.

3.33.148. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c0_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 24 gates and 42 wires to a netlist network with 17 inputs and 18 outputs.

3.33.148.1. Executing ABC.

3.33.149. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20972, asynchronously reset by !\HRSTn
Extracted 7 gates and 13 wires to a netlist network with 5 inputs and 5 outputs.

3.33.149.1. Executing ABC.

3.33.150. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20955, asynchronously reset by !\HRSTn
Extracted 15 gates and 27 wires to a netlist network with 11 inputs and 14 outputs.

3.33.150.1. Executing ABC.

3.33.151. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c0_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 6 outputs.

3.33.151.1. Executing ABC.

3.33.152. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n149$15192, asynchronously reset by !\HRSTn
Extracted 18 gates and 30 wires to a netlist network with 11 inputs and 16 outputs.

3.33.152.1. Executing ABC.

3.33.153. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21043, asynchronously reset by !\HRSTn
Extracted 17 gates and 31 wires to a netlist network with 13 inputs and 14 outputs.

3.33.153.1. Executing ABC.

3.33.154. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21025, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.33.154.1. Executing ABC.

3.33.155. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c0_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 9 outputs.

3.33.155.1. Executing ABC.

3.33.156. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c6_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.33.156.1. Executing ABC.

3.33.157. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c6_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.33.157.1. Executing ABC.

3.33.158. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c6dbs_b2we, asynchronously reset by !\HRSTn
Extracted 45 gates and 65 wires to a netlist network with 19 inputs and 17 outputs.

3.33.158.1. Executing ABC.

3.33.159. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c5dbs_b2we, asynchronously reset by !\HRSTn
Extracted 45 gates and 65 wires to a netlist network with 19 inputs and 17 outputs.

3.33.159.1. Executing ABC.

3.33.160. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c4dbs_b2we, asynchronously reset by !\HRSTn
Extracted 37 gates and 48 wires to a netlist network with 10 inputs and 17 outputs.

3.33.160.1. Executing ABC.

3.33.161. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c3dbs_b2we, asynchronously reset by !\HRSTn
Extracted 45 gates and 65 wires to a netlist network with 19 inputs and 17 outputs.

3.33.161.1. Executing ABC.

3.33.162. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c2dbs_b2we, asynchronously reset by !\HRSTn
Extracted 37 gates and 48 wires to a netlist network with 10 inputs and 17 outputs.

3.33.162.1. Executing ABC.

3.33.163. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c1dbs_b2we, asynchronously reset by !\HRSTn
Extracted 45 gates and 65 wires to a netlist network with 19 inputs and 17 outputs.

3.33.163.1. Executing ABC.

3.33.164. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c0dbs_b2we, asynchronously reset by !\HRSTn
Extracted 37 gates and 48 wires to a netlist network with 10 inputs and 17 outputs.

3.33.164.1. Executing ABC.

3.33.165. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21134, asynchronously reset by !\HRSTn
Extracted 8 gates and 17 wires to a netlist network with 8 inputs and 4 outputs.

3.33.165.1. Executing ABC.

3.33.166. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c7bbs_b2we, asynchronously reset by !\HRSTn
Extracted 45 gates and 65 wires to a netlist network with 19 inputs and 17 outputs.

3.33.166.1. Executing ABC.

3.33.167. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c6bbs_b2we, asynchronously reset by !\HRSTn
Extracted 37 gates and 48 wires to a netlist network with 10 inputs and 17 outputs.

3.33.167.1. Executing ABC.

3.33.168. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c5bbs_b2we, asynchronously reset by !\HRSTn
Extracted 45 gates and 65 wires to a netlist network with 19 inputs and 17 outputs.

3.33.168.1. Executing ABC.

3.33.169. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c4bbs_b2we, asynchronously reset by !\HRSTn
Extracted 37 gates and 48 wires to a netlist network with 10 inputs and 17 outputs.

3.33.169.1. Executing ABC.

3.33.170. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c3bbs_b2we, asynchronously reset by !\HRSTn
Extracted 45 gates and 65 wires to a netlist network with 19 inputs and 17 outputs.

3.33.170.1. Executing ABC.

3.33.171. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c2bbs_b2we, asynchronously reset by !\HRSTn
Extracted 37 gates and 48 wires to a netlist network with 10 inputs and 17 outputs.

3.33.171.1. Executing ABC.

3.33.172. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c1bbs_b2we, asynchronously reset by !\HRSTn
Extracted 45 gates and 65 wires to a netlist network with 19 inputs and 17 outputs.

3.33.172.1. Executing ABC.

3.33.173. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c0bbs_b2we, asynchronously reset by !\HRSTn
Extracted 37 gates and 48 wires to a netlist network with 10 inputs and 17 outputs.

3.33.173.1. Executing ABC.

3.33.174. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c7dbs_b2we, asynchronously reset by !\HRSTn
Extracted 37 gates and 48 wires to a netlist network with 10 inputs and 17 outputs.

3.33.174.1. Executing ABC.

3.33.175. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.sync_b0we, asynchronously reset by !\HRSTn
Extracted 39 gates and 77 wires to a netlist network with 37 inputs and 25 outputs.

3.33.175.1. Executing ABC.

3.33.176. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.csr_b0we, asynchronously reset by !\HRSTn
Extracted 25 gates and 41 wires to a netlist network with 16 inputs and 17 outputs.

3.33.176.1. Executing ABC.

3.33.177. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21159, asynchronously reset by !\HRSTn
Extracted 9 gates and 13 wires to a netlist network with 4 inputs and 3 outputs.

3.33.177.1. Executing ABC.

3.33.178. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK
Extracted 183 gates and 275 wires to a netlist network with 91 inputs and 145 outputs.

3.33.178.1. Executing ABC.

3.33.179. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21172, asynchronously reset by !\HRSTn
Extracted 17 gates and 26 wires to a netlist network with 8 inputs and 5 outputs.

3.33.179.1. Executing ABC.

3.33.180. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ahb_slv.hrdt_we, asynchronously reset by !\HRSTn
Extracted 1265 gates and 2199 wires to a netlist network with 933 inputs and 33 outputs.

3.33.180.1. Executing ABC.

3.33.181. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c5_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 24 gates and 50 wires to a netlist network with 26 inputs and 16 outputs.

3.33.181.1. Executing ABC.

3.33.182. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ahb_slv.br_st [2], asynchronously reset by !\HRSTn
Extracted 98 gates and 133 wires to a netlist network with 35 inputs and 34 outputs.

3.33.182.1. Executing ABC.

3.33.183. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21165, asynchronously reset by !\HRSTn
Extracted 21 gates and 37 wires to a netlist network with 16 inputs and 9 outputs.

3.33.183.1. Executing ABC.

3.33.184. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ahb_slv.ad_d1_we, asynchronously reset by !\HRSTn
Extracted 141 gates and 250 wires to a netlist network with 109 inputs and 134 outputs.

3.33.184.1. Executing ABC.

3.33.185. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21169, asynchronously reset by !\HRSTn
Extracted 8 gates and 12 wires to a netlist network with 3 inputs and 4 outputs.

3.33.185.1. Executing ABC.

3.33.186. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ahb_mst1.hreadyini, asynchronously reset by !\HRSTn
Extracted 158 gates and 298 wires to a netlist network with 139 inputs and 24 outputs.

3.33.186.1. Executing ABC.

3.33.187. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, asynchronously reset by !\HRSTn
Extracted 964 gates and 1272 wires to a netlist network with 306 inputs and 282 outputs.

3.33.187.1. Executing ABC.

3.33.188. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c6_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 16 outputs.

3.33.188.1. Executing ABC.

3.33.189. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c6_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 24 gates and 50 wires to a netlist network with 26 inputs and 16 outputs.

3.33.189.1. Executing ABC.

3.33.190. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c4_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 16 outputs.

3.33.190.1. Executing ABC.

3.33.191. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c4_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 16 outputs.

3.33.191.1. Executing ABC.

3.33.192. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c4_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 16 outputs.

3.33.192.1. Executing ABC.

3.33.193. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c4_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 16 outputs.

3.33.193.1. Executing ABC.

3.33.194. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c4_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 20 gates and 30 wires to a netlist network with 9 inputs and 20 outputs.

3.33.194.1. Executing ABC.

3.33.195. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c4_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 20 gates and 30 wires to a netlist network with 9 inputs and 20 outputs.

3.33.195.1. Executing ABC.

3.33.196. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c4_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 19 gates and 29 wires to a netlist network with 9 inputs and 18 outputs.

3.33.196.1. Executing ABC.

3.33.197. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c4_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 8 outputs.

3.33.197.1. Executing ABC.

3.33.198. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c4_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 8 outputs.

3.33.198.1. Executing ABC.

3.33.199. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c4_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 8 outputs.

3.33.199.1. Executing ABC.

3.33.200. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c3_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 24 gates and 50 wires to a netlist network with 26 inputs and 16 outputs.

3.33.200.1. Executing ABC.

3.33.201. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c3_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 24 gates and 50 wires to a netlist network with 26 inputs and 16 outputs.

3.33.201.1. Executing ABC.

yosys> abc -dff

3.34. Executing ABC pass (technology mapping using ABC).

3.34.1. Summary of detected clock domains:
  31 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c3_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c3_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$52608$auto$opt_dff.cc:194:make_patterns_logic$21186, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$53856$auto$opt_dff.cc:194:make_patterns_logic$20378, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$54852$auto$opt_dff.cc:194:make_patterns_logic$20645, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$54837$auto$opt_dff.cc:194:make_patterns_logic$20663, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$54525$auto$opt_dff.cc:194:make_patterns_logic$20550, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$54380$inst_wrapper.ctl_rf.c5_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$55178$auto$opt_dff.cc:194:make_patterns_logic$20740, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$54790$inst_wrapper.ctl_rf.c4_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$54677$auto$opt_dff.cc:194:make_patterns_logic$20630, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$54509$auto$opt_dff.cc:194:make_patterns_logic$20568, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$54714$inst_wrapper.ctl_rf.c4_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$53872$auto$opt_dff.cc:194:make_patterns_logic$20360, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$55003$auto$opt_dff.cc:194:make_patterns_logic$20761, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$54760$auto$opt_dff.cc:194:make_patterns_logic$20575, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$54684$auto$opt_dff.cc:194:make_patterns_logic$20666, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$54350$auto$opt_dff.cc:194:make_patterns_logic$20571, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$54416$auto$opt_dff.cc:194:make_patterns_logic$20497, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$54024$auto$opt_dff.cc:194:make_patterns_logic$20440, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$53691$auto$opt_dff.cc:194:make_patterns_logic$20381, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$55162$auto$opt_dff.cc:194:make_patterns_logic$20758, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$54873$inst_wrapper.ctl_rf.c4_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$54750$auto$opt_dff.cc:194:make_patterns_logic$20592, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$54426$auto$opt_dff.cc:194:make_patterns_logic$20480, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$58897$auto$opt_dff.cc:194:make_patterns_logic$21165, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c5_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$56963$auto$opt_dff.cc:194:make_patterns_logic$21159, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$57196$auto$opt_dff.cc:194:make_patterns_logic$21172, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$56018$auto$opt_dff.cc:194:make_patterns_logic$21046, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$56559$auto$opt_dff.cc:194:make_patterns_logic$21134, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$55337$auto$opt_dff.cc:194:make_patterns_logic$20856, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$55981$auto$opt_dff.cc:194:make_patterns_logic$21010, arst=!\HRSTn, srst={ }
  5 cells in clk=\HCLK, en=$abc$55648$auto$opt_dff.cc:194:make_patterns_logic$20915, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$55813$auto$opt_dff.cc:194:make_patterns_logic$20948, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$56030$auto$opt_dff.cc:194:make_patterns_logic$21050, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$56199$auto$opt_dff.cc:194:make_patterns_logic$21025, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$55413$auto$opt_dff.cc:194:make_patterns_logic$20765, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$55330$auto$opt_dff.cc:194:make_patterns_logic$20820, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$55367$inst_wrapper.ctl_rf.c2_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$55721$auto$opt_dff.cc:194:make_patterns_logic$20877, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$56103$auto$opt_dff.cc:194:make_patterns_logic$20955, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$55349$inst_wrapper.ctl_rf.c2_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$55489$auto$opt_dff.cc:194:make_patterns_logic$20853, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$55504$auto$opt_dff.cc:194:make_patterns_logic$20835, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$55655$auto$opt_dff.cc:194:make_patterns_logic$20951, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$55442$inst_wrapper.ctl_rf.c2_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$55271$auto$opt_dff.cc:194:make_patterns_logic$20838, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$55685$inst_wrapper.ctl_rf.c1_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$55829$auto$opt_dff.cc:194:make_patterns_logic$20930, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$56132$inst_wrapper.ctl_rf.c0_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$56093$auto$opt_dff.cc:194:make_patterns_logic$20972, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$56349$inst_wrapper.ctl_rf.c5dbs_b2we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$56489$inst_wrapper.ctl_rf.c1dbs_b2we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$56638$inst_wrapper.ctl_rf.c5bbs_b2we, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$55403$auto$opt_dff.cc:194:make_patterns_logic$20782, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$55525$inst_wrapper.ctl_rf.c2_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$55589$auto$opt_dff.cc:194:make_patterns_logic$20933, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$55667$inst_wrapper.ctl_rf.c1_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$55762$inst_wrapper.ctl_rf.c1_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$55922$auto$opt_dff.cc:194:make_patterns_logic$21028, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$56057$inst_wrapper.ctl_rf.c0_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$56179$auto$opt_dff.cc:194:make_patterns_logic$21043, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$abc$56039$inst_wrapper.ctl_rf.c0_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$56220$inst_wrapper.ctl_rf.c0_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$56246$inst_wrapper.ctl_rf.c6_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$56280$inst_wrapper.ctl_rf.c6_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$56314$inst_wrapper.ctl_rf.c6dbs_b2we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$56384$inst_wrapper.ctl_rf.c4dbs_b2we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$56743$inst_wrapper.ctl_rf.c2bbs_b2we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$56848$inst_wrapper.ctl_rf.c7dbs_b2we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$56813$inst_wrapper.ctl_rf.c0bbs_b2we, arst=!\HRSTn, srst={ }
  160 cells in clk=\HCLK, en=$abc$59146$inst_wrapper.ahb_mst1.hreadyini, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$55731$auto$opt_dff.cc:194:make_patterns_logic$20860, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$55850$inst_wrapper.ctl_rf.c1_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$56419$inst_wrapper.ctl_rf.c3dbs_b2we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$56454$inst_wrapper.ctl_rf.c2dbs_b2we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$56568$inst_wrapper.ctl_rf.c7bbs_b2we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$56603$inst_wrapper.ctl_rf.c6bbs_b2we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$56673$inst_wrapper.ctl_rf.c4bbs_b2we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$56708$inst_wrapper.ctl_rf.c3bbs_b2we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$56778$inst_wrapper.ctl_rf.c1bbs_b2we, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$54696$inst_wrapper.ctl_rf.c4_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$54618$auto$opt_dff.cc:194:make_patterns_logic$20648, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$54546$inst_wrapper.ctl_rf.c5_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$54458$inst_wrapper.ctl_rf.c5_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$54362$inst_wrapper.ctl_rf.c5_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$56883$inst_wrapper.ctl_rf.sync_b0we, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$52618$inst_wrapper.ctl_rf.c5_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c3_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c4_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c4_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c3_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c4_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c4_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c4_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c4_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c4_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c4_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c4_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c4_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$59327$auto$opt_dff.cc:194:make_patterns_logic$21169, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c6_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c6_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c1_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c1_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c0_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c0_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c0_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c0_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c0_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c1_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c2_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c2_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c2_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c2_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c2_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c2_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c2_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c2_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c2_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c2_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c3_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$54061$inst_wrapper.ctl_rf.c6_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$53703$inst_wrapper.ctl_rf.c7_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  5 cells in clk=\HCLK, en=$abc$53684$auto$opt_dff.cc:194:make_patterns_logic$20345, arst=!\HRSTn, srst={ }
  5 cells in clk=\HCLK, en=$abc$54343$auto$opt_dff.cc:194:make_patterns_logic$20535, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$54031$auto$opt_dff.cc:194:make_patterns_logic$20476, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21140, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21149, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21143, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21146, arst=!\HRSTn, srst={ }
  5 cells in clk=\HCLK, en=$auto$opt_dff.cc:219:make_patterns_logic$21193, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c7_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21137, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21152, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c7_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  1555 cells in clk=\HCLK, en=\inst_wrapper.m1_mux.mux_no_we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c7_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$55111$inst_wrapper.ctl_rf.c3_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$55033$inst_wrapper.ctl_rf.c3_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c0_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$54184$auto$opt_dff.cc:194:make_patterns_logic$20473, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$55079$auto$opt_dff.cc:194:make_patterns_logic$20670, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$54937$auto$opt_dff.cc:194:make_patterns_logic$20743, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$54137$inst_wrapper.ctl_rf.c6_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$53805$inst_wrapper.ctl_rf.c7_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$53721$inst_wrapper.ctl_rf.c7_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$53465$inst_wrapper.ctl_rf.c5_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$55199$inst_wrapper.ctl_rf.c3_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$55069$auto$opt_dff.cc:194:make_patterns_logic$20687, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$54199$auto$opt_dff.cc:194:make_patterns_logic$20455, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$53431$inst_wrapper.ctl_rf.c5_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  98 cells in clk=\HCLK, en=$abc$53324$inst_wrapper.ch_sel.dma_rrarb0.next_ch, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$54097$auto$opt_dff.cc:194:make_patterns_logic$20402, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$53757$auto$opt_dff.cc:194:make_patterns_logic$20307, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$53503$inst_wrapper.ctl_rf.c6_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$55015$inst_wrapper.ctl_rf.c3_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  65 cells in clk=\HCLK, en=$abc$54996$auto$opt_dff.cc:194:make_patterns_logic$20725, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c1_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c1_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c1_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c1_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c1_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c1_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$54284$auto$opt_dff.cc:194:make_patterns_logic$20553, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$54220$inst_wrapper.ctl_rf.c6_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$54107$auto$opt_dff.cc:194:make_patterns_logic$20385, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$54043$inst_wrapper.ctl_rf.c6_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$53965$auto$opt_dff.cc:194:make_patterns_logic$20458, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$53893$inst_wrapper.ctl_rf.c7_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$53767$auto$opt_dff.cc:194:make_patterns_logic$20290, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$53625$auto$opt_dff.cc:194:make_patterns_logic$20363, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$53537$inst_wrapper.ctl_rf.c6_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$53397$inst_wrapper.ctl_rf.c5_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  318 cells in clk=\HCLK, en=$abc$52755$auto$opt_dff.cc:219:make_patterns_logic$21202, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$52721$inst_wrapper.ctl_rf.c5_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  31 cells in clk=\HCLK, en=$abc$52692$inst_wrapper.ahb_mst1.mx_idle2ns, arst=!\HRSTn, srst={ }
  1513 cells in clk=\HCLK, en=$abc$57210$inst_wrapper.ahb_slv.hrdt_we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c3_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c7_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c7_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c7_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  3 cells in clk=\HCLK, en=$auto$opt_dff.cc:219:make_patterns_logic$21227, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c2bbs_b3we, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c0dbs_b3we, arst=!\HRSTn, srst={ }
  154 cells in clk=\HCLK, en=$auto$opt_dff.cc:219:make_patterns_logic$21244, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c1bbs_b3we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c0bbs_b3we, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c7_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c2dbs_b3we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c4bbs_b3we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c3bbs_b3we, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c3dbs_b3we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c4dbs_b3we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c5dbs_b3we, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c5bbs_b3we, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c6bbs_b3we, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c6dbs_b3we, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c7bbs_b3we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21065, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21068, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21059, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21062, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21071, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c0_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21056, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c0_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21053, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c7dbs_b3we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c0_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c0_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$53927$inst_wrapper.ctl_rf.c6_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c1_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=$abc$54246$inst_wrapper.ctl_rf.c5_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$54472$flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n149$17447, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$54309$inst_wrapper.ctl_rf.c5_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$53990$inst_wrapper.ctl_rf.c6_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$54151$flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n149$17898, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c3_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  133 cells in clk=\HCLK, en=$auto$opt_dff.cc:219:make_patterns_logic$21207, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21155, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c7_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c7_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c7_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$54643$inst_wrapper.ctl_rf.c4_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$54580$inst_wrapper.ctl_rf.c4_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$54804$flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n149$16996, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$54962$inst_wrapper.ctl_rf.c3_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$54899$inst_wrapper.ctl_rf.c3_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$55125$flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n149$16545, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$55296$inst_wrapper.ctl_rf.c2_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$55233$inst_wrapper.ctl_rf.c2_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$55456$flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n149$16094, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$55614$inst_wrapper.ctl_rf.c1_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  32 cells in clk=\HCLK, en=$abc$55551$inst_wrapper.ctl_rf.c1_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$55776$flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n149$15643, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$55947$inst_wrapper.ctl_rf.c0_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$55884$inst_wrapper.ctl_rf.c0_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$56146$flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n149$15192, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$56524$inst_wrapper.ctl_rf.c0dbs_b2we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$56937$inst_wrapper.ctl_rf.csr_b0we, arst=!\HRSTn, srst={ }
  119 cells in clk=\HCLK, en=$abc$59327$lo04, arst=!\HRSTn, srst={ }
  41 cells in clk=\HCLK, en=$abc$53571$inst_wrapper.ctl_rf.c7_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  31 cells in clk=\HCLK, en=$abc$53819$flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n149$18349, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$53650$inst_wrapper.ctl_rf.c7_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c1dbs_b3we, arst=!\HRSTn, srst={ }
  242 cells in clk=\HCLK, en=$abc$58918$inst_wrapper.ahb_slv.ad_d1_we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c3_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c3_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  107 cells in clk=\HCLK, en=$abc$51511$inst_wrapper.ahb_mst1.mx_cmd, arst=!\HRSTn, srst={ }
  179 cells in clk=\HCLK, en={ }, arst={ }, srst={ }
  71 cells in clk=\HCLK, en={ }, arst={ }, srst=!$abc$50832$auto$rtlil.cc:2464:Mux$22003[2]
  72 cells in clk=\HCLK, en={ }, arst={ }, srst=!$abc$50864$auto$rtlil.cc:2464:Mux$22006[2]
  160 cells in clk=\HCLK, en=$abc$50896$auto$opt_dff.cc:219:make_patterns_logic$48126, arst=!\HRSTn, srst={ }
  141 cells in clk=\HCLK, en=$abc$51055$auto$opt_dff.cc:219:make_patterns_logic$47004, arst=!\HRSTn, srst={ }
  155 cells in clk=\HCLK, en=$abc$51207$auto$opt_dff.cc:219:make_patterns_logic$45882, arst=!\HRSTn, srst={ }
  151 cells in clk=\HCLK, en=$abc$51361$auto$opt_dff.cc:219:make_patterns_logic$44760, arst=!\HRSTn, srst={ }
  79 cells in clk=\HCLK, en=1'1, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=!$abc$59327$lo49, arst=!\HRSTn, srst={ }
  75 cells in clk=\HCLK, en=$abc$51598$inst_wrapper.de.ld_upk_cnt0, arst=!\HRSTn, srst={ }
  3 cells in clk=\HCLK, en=$abc$51680$auto$opt_dff.cc:194:make_patterns_logic$20269, arst=!\HRSTn, srst={ }
  35 cells in clk=\HCLK, en=$abc$51686$inst_wrapper.ctl_rf.c6_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  169 cells in clk=\HCLK, en=$abc$51738$inst_wrapper.de.de_mllp_we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$51954$auto$opt_dff.cc:194:make_patterns_logic$20272, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$51974$auto$opt_dff.cc:194:make_patterns_logic$20278, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$52017$inst_wrapper.ctl_rf.c6_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$52067$inst_wrapper.ctl_rf.c6_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  30 cells in clk=\HCLK, en=$abc$52105$inst_wrapper.ctl_rf.c6_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$52153$inst_wrapper.ctl_rf.c5_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$52187$auto$opt_dff.cc:194:make_patterns_logic$21182, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$52198$auto$opt_dff.cc:194:make_patterns_logic$21220, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$52206$inst_wrapper.ctl_rf.c5_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$52240$inst_wrapper.ahb_mst0.mx_idle2ns, arst=!\HRSTn, srst={ }
  190 cells in clk=\HCLK, en=$abc$52270$auto$opt_dff.cc:219:make_patterns_logic$21237, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$52454$auto$opt_dff.cc:194:make_patterns_logic$21230, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$abc$52464$inst_wrapper.ctl_rf.c5_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$52656$inst_wrapper.ctl_rf.c5_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  109 cells in clk=\HCLK, en=$abc$51537$inst_wrapper.ahb_mst0.mx_cmd, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=\h0readyin, arst=!\HRSTn, srst={ }
  501 cells in clk=\HCLK, en={ }, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c3_rf.chsad_b2we, arst=!\HRSTn, srst={ }

3.34.2. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c3_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 31 gates and 67 wires to a netlist network with 36 inputs and 22 outputs.

3.34.2.1. Executing ABC.

3.34.3. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c3_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.34.3.1. Executing ABC.

3.34.4. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$52608$auto$opt_dff.cc:194:make_patterns_logic$21186, asynchronously reset by !\HRSTn
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 2 outputs.

3.34.4.1. Executing ABC.

3.34.5. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53856$auto$opt_dff.cc:194:make_patterns_logic$20378, asynchronously reset by !\HRSTn
Extracted 16 gates and 29 wires to a netlist network with 13 inputs and 12 outputs.

3.34.5.1. Executing ABC.

3.34.6. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54852$auto$opt_dff.cc:194:make_patterns_logic$20645, asynchronously reset by !\HRSTn
Extracted 20 gates and 38 wires to a netlist network with 18 inputs and 3 outputs.

3.34.6.1. Executing ABC.

3.34.7. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54837$auto$opt_dff.cc:194:make_patterns_logic$20663, asynchronously reset by !\HRSTn
Extracted 16 gates and 29 wires to a netlist network with 13 inputs and 12 outputs.

3.34.7.1. Executing ABC.

3.34.8. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54525$auto$opt_dff.cc:194:make_patterns_logic$20550, asynchronously reset by !\HRSTn
Extracted 20 gates and 38 wires to a netlist network with 18 inputs and 3 outputs.

3.34.8.1. Executing ABC.

3.34.9. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54380$inst_wrapper.ctl_rf.c5_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 23 gates and 43 wires to a netlist network with 20 inputs and 17 outputs.

3.34.9.1. Executing ABC.

3.34.10. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55178$auto$opt_dff.cc:194:make_patterns_logic$20740, asynchronously reset by !\HRSTn
Extracted 20 gates and 38 wires to a netlist network with 18 inputs and 3 outputs.

3.34.10.1. Executing ABC.

3.34.11. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54790$inst_wrapper.ctl_rf.c4_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 6 outputs.

3.34.11.1. Executing ABC.

3.34.12. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54677$auto$opt_dff.cc:194:make_patterns_logic$20630, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 2 outputs.

3.34.12.1. Executing ABC.

3.34.13. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54509$auto$opt_dff.cc:194:make_patterns_logic$20568, asynchronously reset by !\HRSTn
Extracted 15 gates and 27 wires to a netlist network with 12 inputs and 12 outputs.

3.34.13.1. Executing ABC.

3.34.14. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54714$inst_wrapper.ctl_rf.c4_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 19 gates and 35 wires to a netlist network with 16 inputs and 17 outputs.

3.34.14.1. Executing ABC.

3.34.15. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53872$auto$opt_dff.cc:194:make_patterns_logic$20360, asynchronously reset by !\HRSTn
Extracted 20 gates and 38 wires to a netlist network with 18 inputs and 3 outputs.

3.34.15.1. Executing ABC.

3.34.16. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55003$auto$opt_dff.cc:194:make_patterns_logic$20761, asynchronously reset by !\HRSTn
Extracted 11 gates and 20 wires to a netlist network with 9 inputs and 7 outputs.

3.34.16.1. Executing ABC.

3.34.17. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54760$auto$opt_dff.cc:194:make_patterns_logic$20575, asynchronously reset by !\HRSTn
Extracted 21 gates and 34 wires to a netlist network with 13 inputs and 15 outputs.

3.34.17.1. Executing ABC.

3.34.18. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54684$auto$opt_dff.cc:194:make_patterns_logic$20666, asynchronously reset by !\HRSTn
Extracted 11 gates and 20 wires to a netlist network with 9 inputs and 7 outputs.

3.34.18.1. Executing ABC.

3.34.19. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54350$auto$opt_dff.cc:194:make_patterns_logic$20571, asynchronously reset by !\HRSTn
Extracted 11 gates and 20 wires to a netlist network with 9 inputs and 7 outputs.

3.34.19.1. Executing ABC.

3.34.20. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54416$auto$opt_dff.cc:194:make_patterns_logic$20497, asynchronously reset by !\HRSTn
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 7 outputs.

3.34.20.1. Executing ABC.

3.34.21. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54024$auto$opt_dff.cc:194:make_patterns_logic$20440, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 2 outputs.

3.34.21.1. Executing ABC.

3.34.22. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53691$auto$opt_dff.cc:194:make_patterns_logic$20381, asynchronously reset by !\HRSTn
Extracted 11 gates and 20 wires to a netlist network with 9 inputs and 7 outputs.

3.34.22.1. Executing ABC.

3.34.23. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55162$auto$opt_dff.cc:194:make_patterns_logic$20758, asynchronously reset by !\HRSTn
Extracted 15 gates and 28 wires to a netlist network with 13 inputs and 11 outputs.

3.34.23.1. Executing ABC.

3.34.24. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54873$inst_wrapper.ctl_rf.c4_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 18 gates and 39 wires to a netlist network with 21 inputs and 15 outputs.

3.34.24.1. Executing ABC.

3.34.25. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54750$auto$opt_dff.cc:194:make_patterns_logic$20592, asynchronously reset by !\HRSTn
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 5 outputs.

3.34.25.1. Executing ABC.

3.34.26. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54426$auto$opt_dff.cc:194:make_patterns_logic$20480, asynchronously reset by !\HRSTn
Extracted 23 gates and 38 wires to a netlist network with 15 inputs and 15 outputs.

3.34.26.1. Executing ABC.

3.34.27. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$58897$auto$opt_dff.cc:194:make_patterns_logic$21165, asynchronously reset by !\HRSTn
Extracted 14 gates and 28 wires to a netlist network with 14 inputs and 8 outputs.

3.34.27.1. Executing ABC.

3.34.28. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c5_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 21 gates and 45 wires to a netlist network with 24 inputs and 17 outputs.

3.34.28.1. Executing ABC.

3.34.29. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56963$auto$opt_dff.cc:194:make_patterns_logic$21159, asynchronously reset by !\HRSTn
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 4 outputs.

3.34.29.1. Executing ABC.

3.34.30. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$57196$auto$opt_dff.cc:194:make_patterns_logic$21172, asynchronously reset by !\HRSTn
Extracted 9 gates and 16 wires to a netlist network with 7 inputs and 5 outputs.

3.34.30.1. Executing ABC.

3.34.31. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56018$auto$opt_dff.cc:194:make_patterns_logic$21046, asynchronously reset by !\HRSTn
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 7 outputs.

3.34.31.1. Executing ABC.

3.34.32. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56559$auto$opt_dff.cc:194:make_patterns_logic$21134, asynchronously reset by !\HRSTn
Extracted 9 gates and 18 wires to a netlist network with 9 inputs and 4 outputs.

3.34.32.1. Executing ABC.

3.34.33. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55337$auto$opt_dff.cc:194:make_patterns_logic$20856, asynchronously reset by !\HRSTn
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 7 outputs.

3.34.33.1. Executing ABC.

3.34.34. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55981$auto$opt_dff.cc:194:make_patterns_logic$21010, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 2 outputs.

3.34.34.1. Executing ABC.

3.34.35. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55648$auto$opt_dff.cc:194:make_patterns_logic$20915, asynchronously reset by !\HRSTn
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.34.35.1. Executing ABC.

3.34.36. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55813$auto$opt_dff.cc:194:make_patterns_logic$20948, asynchronously reset by !\HRSTn
Extracted 15 gates and 25 wires to a netlist network with 10 inputs and 12 outputs.

3.34.36.1. Executing ABC.

3.34.37. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56030$auto$opt_dff.cc:194:make_patterns_logic$21050, asynchronously reset by !\HRSTn
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 4 outputs.

3.34.37.1. Executing ABC.

3.34.38. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56199$auto$opt_dff.cc:194:make_patterns_logic$21025, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.34.38.1. Executing ABC.

3.34.39. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55413$auto$opt_dff.cc:194:make_patterns_logic$20765, asynchronously reset by !\HRSTn
Extracted 20 gates and 31 wires to a netlist network with 11 inputs and 15 outputs.

3.34.39.1. Executing ABC.

3.34.40. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55330$auto$opt_dff.cc:194:make_patterns_logic$20820, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 2 outputs.

3.34.40.1. Executing ABC.

3.34.41. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55367$inst_wrapper.ctl_rf.c2_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 19 gates and 35 wires to a netlist network with 16 inputs and 17 outputs.

3.34.41.1. Executing ABC.

3.34.42. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55721$auto$opt_dff.cc:194:make_patterns_logic$20877, asynchronously reset by !\HRSTn
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 5 outputs.

3.34.42.1. Executing ABC.

3.34.43. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56103$auto$opt_dff.cc:194:make_patterns_logic$20955, asynchronously reset by !\HRSTn
Extracted 21 gates and 34 wires to a netlist network with 13 inputs and 15 outputs.

3.34.43.1. Executing ABC.

3.34.44. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55349$inst_wrapper.ctl_rf.c2_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 9 gates and 20 wires to a netlist network with 11 inputs and 8 outputs.

3.34.44.1. Executing ABC.

3.34.45. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55489$auto$opt_dff.cc:194:make_patterns_logic$20853, asynchronously reset by !\HRSTn
Extracted 15 gates and 25 wires to a netlist network with 10 inputs and 12 outputs.

3.34.45.1. Executing ABC.

3.34.46. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55504$auto$opt_dff.cc:194:make_patterns_logic$20835, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.34.46.1. Executing ABC.

3.34.47. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55655$auto$opt_dff.cc:194:make_patterns_logic$20951, asynchronously reset by !\HRSTn
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 7 outputs.

3.34.47.1. Executing ABC.

3.34.48. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55442$inst_wrapper.ctl_rf.c2_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 6 outputs.

3.34.48.1. Executing ABC.

3.34.49. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55271$auto$opt_dff.cc:194:make_patterns_logic$20838, asynchronously reset by !\HRSTn
Extracted 20 gates and 26 wires to a netlist network with 6 inputs and 5 outputs.

3.34.49.1. Executing ABC.

3.34.50. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55685$inst_wrapper.ctl_rf.c1_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 23 gates and 43 wires to a netlist network with 20 inputs and 17 outputs.

3.34.50.1. Executing ABC.

3.34.51. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55829$auto$opt_dff.cc:194:make_patterns_logic$20930, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.34.51.1. Executing ABC.

3.34.52. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56132$inst_wrapper.ctl_rf.c0_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 10 gates and 15 wires to a netlist network with 5 inputs and 6 outputs.

3.34.52.1. Executing ABC.

3.34.53. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56093$auto$opt_dff.cc:194:make_patterns_logic$20972, asynchronously reset by !\HRSTn
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 5 outputs.

3.34.53.1. Executing ABC.

3.34.54. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56349$inst_wrapper.ctl_rf.c5dbs_b2we, asynchronously reset by !\HRSTn
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 16 outputs.

3.34.54.1. Executing ABC.

3.34.55. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56489$inst_wrapper.ctl_rf.c1dbs_b2we, asynchronously reset by !\HRSTn
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 16 outputs.

3.34.55.1. Executing ABC.

3.34.56. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56638$inst_wrapper.ctl_rf.c5bbs_b2we, asynchronously reset by !\HRSTn
Extracted 22 gates and 38 wires to a netlist network with 16 inputs and 16 outputs.

3.34.56.1. Executing ABC.

3.34.57. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55403$auto$opt_dff.cc:194:make_patterns_logic$20782, asynchronously reset by !\HRSTn
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 5 outputs.

3.34.57.1. Executing ABC.

3.34.58. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55525$inst_wrapper.ctl_rf.c2_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 17 gates and 37 wires to a netlist network with 20 inputs and 15 outputs.

3.34.58.1. Executing ABC.

3.34.59. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55589$auto$opt_dff.cc:194:make_patterns_logic$20933, asynchronously reset by !\HRSTn
Extracted 20 gates and 26 wires to a netlist network with 6 inputs and 5 outputs.

3.34.59.1. Executing ABC.

3.34.60. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55667$inst_wrapper.ctl_rf.c1_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 12 gates and 26 wires to a netlist network with 14 inputs and 8 outputs.

3.34.60.1. Executing ABC.

3.34.61. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55762$inst_wrapper.ctl_rf.c1_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 6 outputs.

3.34.61.1. Executing ABC.

3.34.62. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55922$auto$opt_dff.cc:194:make_patterns_logic$21028, asynchronously reset by !\HRSTn
Extracted 20 gates and 26 wires to a netlist network with 6 inputs and 5 outputs.

3.34.62.1. Executing ABC.

3.34.63. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56057$inst_wrapper.ctl_rf.c0_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 19 gates and 35 wires to a netlist network with 16 inputs and 17 outputs.

3.34.63.1. Executing ABC.

3.34.64. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56179$auto$opt_dff.cc:194:make_patterns_logic$21043, asynchronously reset by !\HRSTn
Extracted 13 gates and 21 wires to a netlist network with 8 inputs and 10 outputs.

3.34.64.1. Executing ABC.

3.34.65. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56039$inst_wrapper.ctl_rf.c0_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 8 gates and 17 wires to a netlist network with 9 inputs and 8 outputs.

3.34.65.1. Executing ABC.

3.34.66. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56220$inst_wrapper.ctl_rf.c0_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 17 gates and 37 wires to a netlist network with 20 inputs and 15 outputs.

3.34.66.1. Executing ABC.

3.34.67. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56246$inst_wrapper.ctl_rf.c6_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 15 outputs.

3.34.67.1. Executing ABC.

3.34.68. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56280$inst_wrapper.ctl_rf.c6_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 19 gates and 41 wires to a netlist network with 22 inputs and 16 outputs.

3.34.68.1. Executing ABC.

3.34.69. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56314$inst_wrapper.ctl_rf.c6dbs_b2we, asynchronously reset by !\HRSTn
Extracted 19 gates and 32 wires to a netlist network with 13 inputs and 16 outputs.

3.34.69.1. Executing ABC.

3.34.70. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56384$inst_wrapper.ctl_rf.c4dbs_b2we, asynchronously reset by !\HRSTn
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 16 outputs.

3.34.70.1. Executing ABC.

3.34.71. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56743$inst_wrapper.ctl_rf.c2bbs_b2we, asynchronously reset by !\HRSTn
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 16 outputs.

3.34.71.1. Executing ABC.

3.34.72. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56848$inst_wrapper.ctl_rf.c7dbs_b2we, asynchronously reset by !\HRSTn
Extracted 22 gates and 39 wires to a netlist network with 17 inputs and 17 outputs.

3.34.72.1. Executing ABC.

3.34.73. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56813$inst_wrapper.ctl_rf.c0bbs_b2we, asynchronously reset by !\HRSTn
Extracted 23 gates and 41 wires to a netlist network with 18 inputs and 17 outputs.

3.34.73.1. Executing ABC.

3.34.74. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$59146$inst_wrapper.ahb_mst1.hreadyini, asynchronously reset by !\HRSTn
Extracted 160 gates and 303 wires to a netlist network with 143 inputs and 24 outputs.

3.34.74.1. Executing ABC.

3.34.75. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55731$auto$opt_dff.cc:194:make_patterns_logic$20860, asynchronously reset by !\HRSTn
Extracted 23 gates and 38 wires to a netlist network with 15 inputs and 15 outputs.

3.34.75.1. Executing ABC.

3.34.76. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55850$inst_wrapper.ctl_rf.c1_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 18 gates and 39 wires to a netlist network with 21 inputs and 16 outputs.

3.34.76.1. Executing ABC.

3.34.77. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56419$inst_wrapper.ctl_rf.c3dbs_b2we, asynchronously reset by !\HRSTn
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 16 outputs.

3.34.77.1. Executing ABC.

3.34.78. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56454$inst_wrapper.ctl_rf.c2dbs_b2we, asynchronously reset by !\HRSTn
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 16 outputs.

3.34.78.1. Executing ABC.

3.34.79. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56568$inst_wrapper.ctl_rf.c7bbs_b2we, asynchronously reset by !\HRSTn
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 16 outputs.

3.34.79.1. Executing ABC.

3.34.80. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56603$inst_wrapper.ctl_rf.c6bbs_b2we, asynchronously reset by !\HRSTn
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 16 outputs.

3.34.80.1. Executing ABC.

3.34.81. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56673$inst_wrapper.ctl_rf.c4bbs_b2we, asynchronously reset by !\HRSTn
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 16 outputs.

3.34.81.1. Executing ABC.

3.34.82. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56708$inst_wrapper.ctl_rf.c3bbs_b2we, asynchronously reset by !\HRSTn
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 16 outputs.

3.34.82.1. Executing ABC.

3.34.83. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56778$inst_wrapper.ctl_rf.c1bbs_b2we, asynchronously reset by !\HRSTn
Extracted 19 gates and 33 wires to a netlist network with 14 inputs and 17 outputs.

3.34.83.1. Executing ABC.

3.34.84. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54696$inst_wrapper.ctl_rf.c4_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 13 gates and 29 wires to a netlist network with 16 inputs and 9 outputs.

3.34.84.1. Executing ABC.

3.34.85. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54618$auto$opt_dff.cc:194:make_patterns_logic$20648, asynchronously reset by !\HRSTn
Extracted 20 gates and 26 wires to a netlist network with 6 inputs and 5 outputs.

3.34.85.1. Executing ABC.

3.34.86. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54546$inst_wrapper.ctl_rf.c5_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 17 gates and 37 wires to a netlist network with 20 inputs and 16 outputs.

3.34.86.1. Executing ABC.

3.34.87. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54458$inst_wrapper.ctl_rf.c5_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 6 outputs.

3.34.87.1. Executing ABC.

3.34.88. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54362$inst_wrapper.ctl_rf.c5_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 9 gates and 20 wires to a netlist network with 11 inputs and 9 outputs.

3.34.88.1. Executing ABC.

3.34.89. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56883$inst_wrapper.ctl_rf.sync_b0we, asynchronously reset by !\HRSTn
Extracted 27 gates and 51 wires to a netlist network with 24 inputs and 22 outputs.

3.34.89.1. Executing ABC.

3.34.90. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$52618$inst_wrapper.ctl_rf.c5_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 27 gates and 45 wires to a netlist network with 18 inputs and 21 outputs.

3.34.90.1. Executing ABC.

3.34.91. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c3_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.34.91.1. Executing ABC.

3.34.92. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c4_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 23 gates and 49 wires to a netlist network with 26 inputs and 17 outputs.

3.34.92.1. Executing ABC.

3.34.93. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c4_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 20 gates and 43 wires to a netlist network with 23 inputs and 16 outputs.

3.34.93.1. Executing ABC.

3.34.94. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c3_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.34.94.1. Executing ABC.

3.34.95. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c4_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 21 gates and 45 wires to a netlist network with 24 inputs and 17 outputs.

3.34.95.1. Executing ABC.

3.34.96. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c4_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 18 gates and 39 wires to a netlist network with 21 inputs and 15 outputs.

3.34.96.1. Executing ABC.

3.34.97. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c4_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 15 gates and 33 wires to a netlist network with 18 inputs and 14 outputs.

3.34.97.1. Executing ABC.

3.34.98. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c4_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 16 gates and 35 wires to a netlist network with 19 inputs and 14 outputs.

3.34.98.1. Executing ABC.

3.34.99. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c4_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 25 gates and 41 wires to a netlist network with 16 inputs and 21 outputs.

3.34.99.1. Executing ABC.

3.34.100. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c4_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 23 gates and 37 wires to a netlist network with 14 inputs and 21 outputs.

3.34.100.1. Executing ABC.

3.34.101. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c4_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 23 gates and 38 wires to a netlist network with 15 inputs and 19 outputs.

3.34.101.1. Executing ABC.

3.34.102. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c4_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 15 gates and 33 wires to a netlist network with 18 inputs and 13 outputs.

3.34.102.1. Executing ABC.

3.34.103. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$59327$auto$opt_dff.cc:194:make_patterns_logic$21169, asynchronously reset by !\HRSTn
Extracted 9 gates and 16 wires to a netlist network with 7 inputs and 6 outputs.

3.34.103.1. Executing ABC.

3.34.104. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c6_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 24 gates and 51 wires to a netlist network with 27 inputs and 17 outputs.

3.34.104.1. Executing ABC.

3.34.105. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c6_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.34.105.1. Executing ABC.

3.34.106. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c1_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 25 gates and 54 wires to a netlist network with 29 inputs and 18 outputs.

3.34.106.1. Executing ABC.

3.34.107. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c1_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.34.107.1. Executing ABC.

3.34.108. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c0_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.34.108.1. Executing ABC.

3.34.109. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c0_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 24 gates and 50 wires to a netlist network with 26 inputs and 16 outputs.

3.34.109.1. Executing ABC.

3.34.110. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c0_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 16 outputs.

3.34.110.1. Executing ABC.

3.34.111. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c0_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.34.111.1. Executing ABC.

3.34.112. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c0_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 28 gates and 47 wires to a netlist network with 18 inputs and 20 outputs.

3.34.112.1. Executing ABC.

3.34.113. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c1_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.34.113.1. Executing ABC.

3.34.114. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c2_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 19 gates and 41 wires to a netlist network with 22 inputs and 16 outputs.

3.34.114.1. Executing ABC.

3.34.115. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c2_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 14 gates and 29 wires to a netlist network with 15 inputs and 14 outputs.

3.34.115.1. Executing ABC.

3.34.116. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c2_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.34.116.1. Executing ABC.

3.34.117. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c2_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 24 gates and 50 wires to a netlist network with 26 inputs and 16 outputs.

3.34.117.1. Executing ABC.

3.34.118. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c2_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 10 outputs.

3.34.118.1. Executing ABC.

3.34.119. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c2_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 13 gates and 29 wires to a netlist network with 16 inputs and 12 outputs.

3.34.119.1. Executing ABC.

3.34.120. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c2_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 22 gates and 35 wires to a netlist network with 12 inputs and 20 outputs.

3.34.120.1. Executing ABC.

3.34.121. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c2_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 28 gates and 47 wires to a netlist network with 18 inputs and 20 outputs.

3.34.121.1. Executing ABC.

3.34.122. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c2_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 22 gates and 37 wires to a netlist network with 14 inputs and 19 outputs.

3.34.122.1. Executing ABC.

3.34.123. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c2_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 8 outputs.

3.34.123.1. Executing ABC.

3.34.124. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c3_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 20 gates and 30 wires to a netlist network with 9 inputs and 20 outputs.

3.34.124.1. Executing ABC.

3.34.125. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54061$inst_wrapper.ctl_rf.c6_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 19 gates and 35 wires to a netlist network with 16 inputs and 17 outputs.

3.34.125.1. Executing ABC.

3.34.126. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53703$inst_wrapper.ctl_rf.c7_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 12 gates and 27 wires to a netlist network with 15 inputs and 9 outputs.

3.34.126.1. Executing ABC.

3.34.127. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53684$auto$opt_dff.cc:194:make_patterns_logic$20345, asynchronously reset by !\HRSTn
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.34.127.1. Executing ABC.

3.34.128. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54343$auto$opt_dff.cc:194:make_patterns_logic$20535, asynchronously reset by !\HRSTn
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.34.128.1. Executing ABC.

3.34.129. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54031$auto$opt_dff.cc:194:make_patterns_logic$20476, asynchronously reset by !\HRSTn
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 7 outputs.

3.34.129.1. Executing ABC.

3.34.130. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21140, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 6 inputs and 3 outputs.

3.34.130.1. Executing ABC.

3.34.131. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21149, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 6 inputs and 3 outputs.

3.34.131.1. Executing ABC.

3.34.132. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21143, asynchronously reset by !\HRSTn
Extracted 7 gates and 15 wires to a netlist network with 7 inputs and 3 outputs.

3.34.132.1. Executing ABC.

3.34.133. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21146, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 6 inputs and 3 outputs.

3.34.133.1. Executing ABC.

3.34.134. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:219:make_patterns_logic$21193, asynchronously reset by !\HRSTn
Extracted 5 gates and 13 wires to a netlist network with 8 inputs and 2 outputs.

3.34.134.1. Executing ABC.

3.34.135. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c7_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.34.135.1. Executing ABC.

3.34.136. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21137, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 6 inputs and 3 outputs.

3.34.136.1. Executing ABC.

3.34.137. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21152, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 6 inputs and 3 outputs.

3.34.137.1. Executing ABC.

3.34.138. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c7_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 19 gates and 41 wires to a netlist network with 22 inputs and 17 outputs.

3.34.138.1. Executing ABC.

3.34.139. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.m1_mux.mux_no_we, asynchronously reset by !\HRSTn
Extracted 1555 gates and 1774 wires to a netlist network with 218 inputs and 45 outputs.

3.34.139.1. Executing ABC.

3.34.140. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c7_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 12 gates and 26 wires to a netlist network with 14 inputs and 12 outputs.

3.34.140.1. Executing ABC.

3.34.141. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55111$inst_wrapper.ctl_rf.c3_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 11 gates and 17 wires to a netlist network with 6 inputs and 6 outputs.

3.34.141.1. Executing ABC.

3.34.142. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55033$inst_wrapper.ctl_rf.c3_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 23 gates and 43 wires to a netlist network with 20 inputs and 17 outputs.

3.34.142.1. Executing ABC.

3.34.143. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c0_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 28 gates and 47 wires to a netlist network with 18 inputs and 20 outputs.

3.34.143.1. Executing ABC.

3.34.144. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54184$auto$opt_dff.cc:194:make_patterns_logic$20473, asynchronously reset by !\HRSTn
Extracted 16 gates and 27 wires to a netlist network with 11 inputs and 12 outputs.

3.34.144.1. Executing ABC.

3.34.145. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55079$auto$opt_dff.cc:194:make_patterns_logic$20670, asynchronously reset by !\HRSTn
Extracted 24 gates and 40 wires to a netlist network with 16 inputs and 15 outputs.

3.34.145.1. Executing ABC.

3.34.146. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54937$auto$opt_dff.cc:194:make_patterns_logic$20743, asynchronously reset by !\HRSTn
Extracted 20 gates and 26 wires to a netlist network with 6 inputs and 5 outputs.

3.34.146.1. Executing ABC.

3.34.147. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54137$inst_wrapper.ctl_rf.c6_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 6 outputs.

3.34.147.1. Executing ABC.

3.34.148. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53805$inst_wrapper.ctl_rf.c7_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 6 outputs.

3.34.148.1. Executing ABC.

3.34.149. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53721$inst_wrapper.ctl_rf.c7_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 23 gates and 43 wires to a netlist network with 20 inputs and 17 outputs.

3.34.149.1. Executing ABC.

3.34.150. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53465$inst_wrapper.ctl_rf.c5_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 25 gates and 41 wires to a netlist network with 16 inputs and 21 outputs.

3.34.150.1. Executing ABC.

3.34.151. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55199$inst_wrapper.ctl_rf.c3_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 16 gates and 35 wires to a netlist network with 19 inputs and 14 outputs.

3.34.151.1. Executing ABC.

3.34.152. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55069$auto$opt_dff.cc:194:make_patterns_logic$20687, asynchronously reset by !\HRSTn
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 5 outputs.

3.34.152.1. Executing ABC.

3.34.153. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54199$auto$opt_dff.cc:194:make_patterns_logic$20455, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.34.153.1. Executing ABC.

3.34.154. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53431$inst_wrapper.ctl_rf.c5_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 16 gates and 35 wires to a netlist network with 19 inputs and 15 outputs.

3.34.154.1. Executing ABC.

3.34.155. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53324$inst_wrapper.ch_sel.dma_rrarb0.next_ch, asynchronously reset by !\HRSTn
Extracted 98 gates and 134 wires to a netlist network with 36 inputs and 6 outputs.

3.34.155.1. Executing ABC.

3.34.156. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54097$auto$opt_dff.cc:194:make_patterns_logic$20402, asynchronously reset by !\HRSTn
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 5 outputs.

3.34.156.1. Executing ABC.

3.34.157. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53757$auto$opt_dff.cc:194:make_patterns_logic$20307, asynchronously reset by !\HRSTn
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 5 outputs.

3.34.157.1. Executing ABC.

3.34.158. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53503$inst_wrapper.ctl_rf.c6_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 19 gates and 41 wires to a netlist network with 22 inputs and 15 outputs.

3.34.158.1. Executing ABC.

3.34.159. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55015$inst_wrapper.ctl_rf.c3_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 12 gates and 27 wires to a netlist network with 15 inputs and 9 outputs.

3.34.159.1. Executing ABC.

3.34.160. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54996$auto$opt_dff.cc:194:make_patterns_logic$20725, asynchronously reset by !\HRSTn
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 3 outputs.

3.34.160.1. Executing ABC.

3.34.161. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c1_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 21 gates and 45 wires to a netlist network with 24 inputs and 16 outputs.

3.34.161.1. Executing ABC.

3.34.162. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c1_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 12 gates and 27 wires to a netlist network with 15 inputs and 11 outputs.

3.34.162.1. Executing ABC.

3.34.163. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c1_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 9 outputs.

3.34.163.1. Executing ABC.

3.34.164. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c1_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 20 gates and 30 wires to a netlist network with 9 inputs and 20 outputs.

3.34.164.1. Executing ABC.

3.34.165. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c1_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 20 gates and 30 wires to a netlist network with 9 inputs and 20 outputs.

3.34.165.1. Executing ABC.

3.34.166. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c1_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 24 gates and 41 wires to a netlist network with 16 inputs and 19 outputs.

3.34.166.1. Executing ABC.

3.34.167. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54284$auto$opt_dff.cc:194:make_patterns_logic$20553, asynchronously reset by !\HRSTn
Extracted 20 gates and 26 wires to a netlist network with 6 inputs and 5 outputs.

3.34.167.1. Executing ABC.

3.34.168. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54220$inst_wrapper.ctl_rf.c6_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 16 gates and 36 wires to a netlist network with 20 inputs and 14 outputs.

3.34.168.1. Executing ABC.

3.34.169. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54107$auto$opt_dff.cc:194:make_patterns_logic$20385, asynchronously reset by !\HRSTn
Extracted 20 gates and 31 wires to a netlist network with 11 inputs and 15 outputs.

3.34.169.1. Executing ABC.

3.34.170. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54043$inst_wrapper.ctl_rf.c6_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 17 gates and 32 wires to a netlist network with 15 inputs and 10 outputs.

3.34.170.1. Executing ABC.

3.34.171. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53965$auto$opt_dff.cc:194:make_patterns_logic$20458, asynchronously reset by !\HRSTn
Extracted 20 gates and 26 wires to a netlist network with 6 inputs and 5 outputs.

3.34.171.1. Executing ABC.

3.34.172. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53893$inst_wrapper.ctl_rf.c7_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 17 gates and 38 wires to a netlist network with 21 inputs and 15 outputs.

3.34.172.1. Executing ABC.

3.34.173. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53767$auto$opt_dff.cc:194:make_patterns_logic$20290, asynchronously reset by !\HRSTn
Extracted 28 gates and 50 wires to a netlist network with 22 inputs and 17 outputs.

3.34.173.1. Executing ABC.

3.34.174. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53625$auto$opt_dff.cc:194:make_patterns_logic$20363, asynchronously reset by !\HRSTn
Extracted 20 gates and 26 wires to a netlist network with 6 inputs and 5 outputs.

3.34.174.1. Executing ABC.

3.34.175. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53537$inst_wrapper.ctl_rf.c6_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 20 gates and 43 wires to a netlist network with 23 inputs and 16 outputs.

3.34.175.1. Executing ABC.

3.34.176. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53397$inst_wrapper.ctl_rf.c5_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 20 gates and 43 wires to a netlist network with 23 inputs and 17 outputs.

3.34.176.1. Executing ABC.

3.34.177. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$52755$auto$opt_dff.cc:219:make_patterns_logic$21202, asynchronously reset by !\HRSTn
Extracted 318 gates and 575 wires to a netlist network with 257 inputs and 224 outputs.

3.34.177.1. Executing ABC.

3.34.178. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$52721$inst_wrapper.ctl_rf.c5_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 17 gates and 37 wires to a netlist network with 20 inputs and 14 outputs.

3.34.178.1. Executing ABC.

3.34.179. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$52692$inst_wrapper.ahb_mst1.mx_idle2ns, asynchronously reset by !\HRSTn
Extracted 31 gates and 58 wires to a netlist network with 27 inputs and 11 outputs.

3.34.179.1. Executing ABC.

3.34.180. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$57210$inst_wrapper.ahb_slv.hrdt_we, asynchronously reset by !\HRSTn
Extracted 1513 gates and 2432 wires to a netlist network with 919 inputs and 33 outputs.

3.34.180.1. Executing ABC.

3.34.181. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c3_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 28 gates and 50 wires to a netlist network with 21 inputs and 22 outputs.

3.34.181.1. Executing ABC.

3.34.182. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c7_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 27 gates and 47 wires to a netlist network with 19 inputs and 19 outputs.

3.34.182.1. Executing ABC.

3.34.183. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c7_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 10 gates and 22 wires to a netlist network with 12 inputs and 10 outputs.

3.34.183.1. Executing ABC.

3.34.184. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c7_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 28 gates and 47 wires to a netlist network with 18 inputs and 20 outputs.

3.34.184.1. Executing ABC.

3.34.185. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:219:make_patterns_logic$21227, asynchronously reset by !\HRSTn
Extracted 3 gates and 8 wires to a netlist network with 5 inputs and 2 outputs.

3.34.185.1. Executing ABC.

3.34.186. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c2bbs_b3we, asynchronously reset by !\HRSTn
Extracted 17 gates and 35 wires to a netlist network with 18 inputs and 16 outputs.

3.34.186.1. Executing ABC.

3.34.187. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c0dbs_b3we, asynchronously reset by !\HRSTn
Extracted 14 gates and 29 wires to a netlist network with 15 inputs and 14 outputs.

3.34.187.1. Executing ABC.

3.34.188. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:219:make_patterns_logic$21244, asynchronously reset by !\HRSTn
Extracted 154 gates and 308 wires to a netlist network with 154 inputs and 51 outputs.

3.34.188.1. Executing ABC.

3.34.189. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c1bbs_b3we, asynchronously reset by !\HRSTn
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 9 outputs.

3.34.189.1. Executing ABC.

3.34.190. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c0bbs_b3we, asynchronously reset by !\HRSTn
Extracted 17 gates and 35 wires to a netlist network with 18 inputs and 15 outputs.

3.34.190.1. Executing ABC.

3.34.191. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c7_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 29 gates and 50 wires to a netlist network with 20 inputs and 21 outputs.

3.34.191.1. Executing ABC.

3.34.192. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c2dbs_b3we, asynchronously reset by !\HRSTn
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 15 outputs.

3.34.192.1. Executing ABC.

3.34.193. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c4bbs_b3we, asynchronously reset by !\HRSTn
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 11 outputs.

3.34.193.1. Executing ABC.

3.34.194. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c3bbs_b3we, asynchronously reset by !\HRSTn
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 8 outputs.

3.34.194.1. Executing ABC.

3.34.195. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c3dbs_b3we, asynchronously reset by !\HRSTn
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 9 outputs.

3.34.195.1. Executing ABC.

3.34.196. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c4dbs_b3we, asynchronously reset by !\HRSTn
Extracted 17 gates and 35 wires to a netlist network with 18 inputs and 16 outputs.

3.34.196.1. Executing ABC.

3.34.197. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c5dbs_b3we, asynchronously reset by !\HRSTn
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 8 outputs.

3.34.197.1. Executing ABC.

3.34.198. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c5bbs_b3we, asynchronously reset by !\HRSTn
Extracted 14 gates and 29 wires to a netlist network with 15 inputs and 13 outputs.

3.34.198.1. Executing ABC.

3.34.199. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c6bbs_b3we, asynchronously reset by !\HRSTn
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 10 outputs.

3.34.199.1. Executing ABC.

3.34.200. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c6dbs_b3we, asynchronously reset by !\HRSTn
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 11 outputs.

3.34.200.1. Executing ABC.

3.34.201. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c7bbs_b3we, asynchronously reset by !\HRSTn
Extracted 14 gates and 29 wires to a netlist network with 15 inputs and 14 outputs.

3.34.201.1. Executing ABC.

yosys> abc -dff

3.35. Executing ABC pass (technology mapping using ABC).

3.35.1. Summary of detected clock domains:
  42 cells in clk=\HCLK, en=$abc$51974$auto$opt_dff.cc:194:make_patterns_logic$20278, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c3_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  31 cells in clk=\HCLK, en=$abc$60490$abc$56971$inst_wrapper.ctl_rf.c3_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  81 cells in clk=\HCLK, en={ }, arst={ }, srst=!$abc$50832$auto$rtlil.cc:2464:Mux$22003[2]
  17 cells in clk=\HCLK, en=$abc$51954$auto$opt_dff.cc:194:make_patterns_logic$20272, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$52198$auto$opt_dff.cc:194:make_patterns_logic$21220, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$60564$abc$52608$auto$opt_dff.cc:194:make_patterns_logic$21186, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$60575$abc$53856$auto$opt_dff.cc:194:make_patterns_logic$20378, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$60592$abc$54852$auto$opt_dff.cc:194:make_patterns_logic$20645, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$60613$abc$54837$auto$opt_dff.cc:194:make_patterns_logic$20663, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$60630$abc$54525$auto$opt_dff.cc:194:make_patterns_logic$20550, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$60683$abc$55178$auto$opt_dff.cc:194:make_patterns_logic$20740, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$60704$abc$54790$inst_wrapper.ctl_rf.c4_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$60717$abc$54677$auto$opt_dff.cc:194:make_patterns_logic$20630, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$60724$abc$54509$auto$opt_dff.cc:194:make_patterns_logic$20568, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$60773$abc$53872$auto$opt_dff.cc:194:make_patterns_logic$20360, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$60794$abc$55003$auto$opt_dff.cc:194:make_patterns_logic$20761, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$60836$abc$54684$auto$opt_dff.cc:194:make_patterns_logic$20666, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$60848$abc$54350$auto$opt_dff.cc:194:make_patterns_logic$20571, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$60860$abc$54416$auto$opt_dff.cc:194:make_patterns_logic$20497, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$60872$abc$54024$auto$opt_dff.cc:194:make_patterns_logic$20440, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$60879$abc$53691$auto$opt_dff.cc:194:make_patterns_logic$20381, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$60891$abc$55162$auto$opt_dff.cc:194:make_patterns_logic$20758, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$60939$abc$54750$auto$opt_dff.cc:194:make_patterns_logic$20592, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$60979$abc$58897$auto$opt_dff.cc:194:make_patterns_logic$21165, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$61027$abc$56963$auto$opt_dff.cc:194:make_patterns_logic$21159, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$61036$abc$57196$auto$opt_dff.cc:194:make_patterns_logic$21172, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$61046$abc$56018$auto$opt_dff.cc:194:make_patterns_logic$21046, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$61058$abc$56559$auto$opt_dff.cc:194:make_patterns_logic$21134, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$61068$abc$55337$auto$opt_dff.cc:194:make_patterns_logic$20856, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$61080$abc$55981$auto$opt_dff.cc:194:make_patterns_logic$21010, arst=!\HRSTn, srst={ }
  5 cells in clk=\HCLK, en=$abc$61087$abc$55648$auto$opt_dff.cc:194:make_patterns_logic$20915, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$61094$abc$55813$auto$opt_dff.cc:194:make_patterns_logic$20948, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$61110$abc$56030$auto$opt_dff.cc:194:make_patterns_logic$21050, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$61120$abc$56199$auto$opt_dff.cc:194:make_patterns_logic$21025, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$61171$abc$55330$auto$opt_dff.cc:194:make_patterns_logic$20820, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$61210$abc$55721$auto$opt_dff.cc:194:make_patterns_logic$20877, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$61220$abc$56103$auto$opt_dff.cc:194:make_patterns_logic$20955, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$61267$abc$55489$auto$opt_dff.cc:194:make_patterns_logic$20853, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$61283$abc$55504$auto$opt_dff.cc:194:make_patterns_logic$20835, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$61178$abc$55367$inst_wrapper.ctl_rf.c2_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$61304$abc$55655$auto$opt_dff.cc:194:make_patterns_logic$20951, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$61316$abc$55442$inst_wrapper.ctl_rf.c2_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$61329$abc$55271$auto$opt_dff.cc:194:make_patterns_logic$20838, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$61386$abc$55829$auto$opt_dff.cc:194:make_patterns_logic$20930, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$61407$abc$56132$inst_wrapper.ctl_rf.c0_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$61420$abc$56093$auto$opt_dff.cc:194:make_patterns_logic$20972, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$56349$inst_wrapper.ctl_rf.c5dbs_b2we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$56489$inst_wrapper.ctl_rf.c1dbs_b2we, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$61529$abc$55403$auto$opt_dff.cc:194:make_patterns_logic$20782, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$61571$abc$55589$auto$opt_dff.cc:194:make_patterns_logic$20933, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$55667$inst_wrapper.ctl_rf.c1_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$61613$abc$55762$inst_wrapper.ctl_rf.c1_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$60993$abc$56971$inst_wrapper.ctl_rf.c5_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$61626$abc$55922$auto$opt_dff.cc:194:make_patterns_logic$21028, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$61683$abc$56179$auto$opt_dff.cc:194:make_patterns_logic$21043, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$abc$56039$inst_wrapper.ctl_rf.c0_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$61714$abc$56220$inst_wrapper.ctl_rf.c0_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$56246$inst_wrapper.ctl_rf.c6_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$61778$abc$56280$inst_wrapper.ctl_rf.c6_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$56314$inst_wrapper.ctl_rf.c6dbs_b2we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$56384$inst_wrapper.ctl_rf.c4dbs_b2we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$56743$inst_wrapper.ctl_rf.c2bbs_b2we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$61910$abc$56848$inst_wrapper.ctl_rf.c7dbs_b2we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$60949$abc$54426$auto$opt_dff.cc:194:make_patterns_logic$20480, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$61944$abc$56813$inst_wrapper.ctl_rf.c0bbs_b2we, arst=!\HRSTn, srst={ }
  148 cells in clk=\HCLK, en=$abc$61978$abc$59146$inst_wrapper.ahb_mst1.hreadyini, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$62128$abc$55731$auto$opt_dff.cc:194:make_patterns_logic$20860, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$62158$abc$55850$inst_wrapper.ctl_rf.c1_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$56419$inst_wrapper.ctl_rf.c3dbs_b2we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$56454$inst_wrapper.ctl_rf.c2dbs_b2we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$56568$inst_wrapper.ctl_rf.c7bbs_b2we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$56603$inst_wrapper.ctl_rf.c6bbs_b2we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$56673$inst_wrapper.ctl_rf.c4bbs_b2we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$56708$inst_wrapper.ctl_rf.c3bbs_b2we, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$62423$abc$54696$inst_wrapper.ctl_rf.c4_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$62441$abc$54618$auto$opt_dff.cc:194:make_patterns_logic$20648, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$62499$abc$54458$inst_wrapper.ctl_rf.c5_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$abc$62512$abc$54362$inst_wrapper.ctl_rf.c5_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  30 cells in clk=\HCLK, en=$abc$62530$abc$56883$inst_wrapper.ctl_rf.sync_b0we, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=$abc$62570$abc$52618$inst_wrapper.ctl_rf.c5_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$62608$abc$56971$inst_wrapper.ctl_rf.c3_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$62642$abc$56971$inst_wrapper.ctl_rf.c4_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c3_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$62676$abc$56971$inst_wrapper.ctl_rf.c4_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$62709$abc$56971$inst_wrapper.ctl_rf.c3_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$62743$abc$56971$inst_wrapper.ctl_rf.c4_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$62777$abc$56971$inst_wrapper.ctl_rf.c4_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$62809$abc$56971$inst_wrapper.ctl_rf.c4_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$62840$abc$56971$inst_wrapper.ctl_rf.c4_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$62871$abc$56971$inst_wrapper.ctl_rf.c4_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$62909$abc$56971$inst_wrapper.ctl_rf.c4_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$62947$abc$56971$inst_wrapper.ctl_rf.c4_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$abc$63013$abc$59327$auto$opt_dff.cc:194:make_patterns_logic$21169, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$63025$abc$56971$inst_wrapper.ctl_rf.c6_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$63059$abc$56971$inst_wrapper.ctl_rf.c6_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$63093$abc$56971$inst_wrapper.ctl_rf.c1_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$63128$abc$56971$inst_wrapper.ctl_rf.c1_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$63162$abc$56971$inst_wrapper.ctl_rf.c0_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c0_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c0_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$63262$abc$56971$inst_wrapper.ctl_rf.c0_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$61539$abc$55525$inst_wrapper.ctl_rf.c2_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c0_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$63333$abc$56971$inst_wrapper.ctl_rf.c1_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$63367$abc$56971$inst_wrapper.ctl_rf.c2_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c2_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$63431$abc$56971$inst_wrapper.ctl_rf.c2_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c2_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c2_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$63525$abc$56971$inst_wrapper.ctl_rf.c2_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c2_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c2_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$63628$abc$56971$inst_wrapper.ctl_rf.c2_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21071, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$62389$abc$56778$inst_wrapper.ctl_rf.c1bbs_b2we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21056, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$52454$auto$opt_dff.cc:194:make_patterns_logic$21230, arst=!\HRSTn, srst={ }
  163 cells in clk=\HCLK, en=$abc$52270$auto$opt_dff.cc:219:make_patterns_logic$21237, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21062, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21059, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21155, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c0_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21065, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$60530$abc$56971$inst_wrapper.ctl_rf.c3_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\h0readyin, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$52464$inst_wrapper.ctl_rf.c5_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$52240$inst_wrapper.ahb_mst0.mx_idle2ns, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=!$abc$59327$lo49, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$55349$inst_wrapper.ctl_rf.c2_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21068, arst=!\HRSTn, srst={ }
  156 cells in clk=\HCLK, en=$abc$51361$auto$opt_dff.cc:219:make_patterns_logic$44760, arst=!\HRSTn, srst={ }
  3 cells in clk=\HCLK, en=$abc$51680$auto$opt_dff.cc:194:make_patterns_logic$20269, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c2_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$60907$abc$54873$inst_wrapper.ctl_rf.c4_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c3_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$63726$abc$54061$inst_wrapper.ctl_rf.c6_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$63758$abc$53703$inst_wrapper.ctl_rf.c7_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$61354$abc$55685$inst_wrapper.ctl_rf.c1_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  5 cells in clk=\HCLK, en=$abc$63776$abc$53684$auto$opt_dff.cc:194:make_patterns_logic$20345, arst=!\HRSTn, srst={ }
  5 cells in clk=\HCLK, en=$abc$63783$abc$54343$auto$opt_dff.cc:194:make_patterns_logic$20535, arst=!\HRSTn, srst={ }
  43 cells in clk=\HCLK, en=$abc$53571$inst_wrapper.ctl_rf.c7_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$53990$inst_wrapper.ctl_rf.c6_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$54151$flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n149$17898, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$54472$flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n149$17447, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$54643$inst_wrapper.ctl_rf.c4_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$54580$inst_wrapper.ctl_rf.c4_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$54804$flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n149$16996, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$55125$flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n149$16545, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$55456$flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n149$16094, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$61141$abc$55413$auto$opt_dff.cc:194:make_patterns_logic$20765, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$55551$inst_wrapper.ctl_rf.c1_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$55776$flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n149$15643, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$55884$inst_wrapper.ctl_rf.c0_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$56146$flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n149$15192, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$63790$abc$54031$auto$opt_dff.cc:194:make_patterns_logic$20476, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$63802$auto$opt_dff.cc:194:make_patterns_logic$21140, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$63810$auto$opt_dff.cc:194:make_patterns_logic$21149, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$63818$auto$opt_dff.cc:194:make_patterns_logic$21143, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$63826$auto$opt_dff.cc:194:make_patterns_logic$21146, arst=!\HRSTn, srst={ }
  3 cells in clk=\HCLK, en=$abc$63834$auto$opt_dff.cc:219:make_patterns_logic$21193, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$63840$abc$56971$inst_wrapper.ctl_rf.c7_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$63874$auto$opt_dff.cc:194:make_patterns_logic$21137, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$63882$auto$opt_dff.cc:194:make_patterns_logic$21152, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c7_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  253 cells in clk=\HCLK, en=$abc$63924$inst_wrapper.m1_mux.mux_no_we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$61651$abc$56057$inst_wrapper.ctl_rf.c0_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$54962$inst_wrapper.ctl_rf.c3_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c3_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c1_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$56524$inst_wrapper.ctl_rf.c0dbs_b2we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$63890$abc$56971$inst_wrapper.ctl_rf.c7_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=$abc$54899$inst_wrapper.ctl_rf.c3_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$56937$inst_wrapper.ctl_rf.csr_b0we, arst=!\HRSTn, srst={ }
  32 cells in clk=\HCLK, en=$abc$52017$inst_wrapper.ctl_rf.c6_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$55614$inst_wrapper.ctl_rf.c1_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$55947$inst_wrapper.ctl_rf.c0_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$64280$abc$55111$inst_wrapper.ctl_rf.c3_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  493 cells in clk=\HCLK, en={ }, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$52656$inst_wrapper.ctl_rf.c5_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c3_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c0_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$64293$abc$55033$inst_wrapper.ctl_rf.c3_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$54246$inst_wrapper.ctl_rf.c5_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  33 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c0_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  30 cells in clk=\HCLK, en=$abc$53819$flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n149$18349, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$53650$inst_wrapper.ctl_rf.c7_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$62983$abc$56971$inst_wrapper.ctl_rf.c4_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$64362$abc$54184$auto$opt_dff.cc:194:make_patterns_logic$20473, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$64379$abc$55079$auto$opt_dff.cc:194:make_patterns_logic$20670, arst=!\HRSTn, srst={ }
  43 cells in clk=\HCLK, en=$abc$51537$inst_wrapper.ahb_mst0.mx_cmd, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$54309$inst_wrapper.ctl_rf.c5_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$64409$abc$54937$auto$opt_dff.cc:194:make_patterns_logic$20743, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$64434$abc$54137$inst_wrapper.ctl_rf.c6_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$64447$abc$53805$inst_wrapper.ctl_rf.c7_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$64460$abc$53721$inst_wrapper.ctl_rf.c7_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$64492$abc$53465$inst_wrapper.ctl_rf.c5_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c7_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$60806$abc$54760$auto$opt_dff.cc:194:make_patterns_logic$20575, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$62466$abc$54546$inst_wrapper.ctl_rf.c5_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$64561$abc$55069$auto$opt_dff.cc:194:make_patterns_logic$20687, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$60741$abc$54714$inst_wrapper.ctl_rf.c4_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$64571$abc$54199$auto$opt_dff.cc:194:make_patterns_logic$20455, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$64592$abc$53431$inst_wrapper.ctl_rf.c5_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$55233$inst_wrapper.ctl_rf.c2_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  75 cells in clk=\HCLK, en=$abc$64624$abc$53324$inst_wrapper.ch_sel.dma_rrarb0.next_ch, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$64699$abc$54097$auto$opt_dff.cc:194:make_patterns_logic$20402, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$64709$abc$53757$auto$opt_dff.cc:194:make_patterns_logic$20307, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$64719$abc$53503$inst_wrapper.ctl_rf.c6_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$64751$abc$55015$inst_wrapper.ctl_rf.c3_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c0_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$52153$inst_wrapper.ctl_rf.c5_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c0_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  5 cells in clk=\HCLK, en=$abc$52187$auto$opt_dff.cc:194:make_patterns_logic$21182, arst=!\HRSTn, srst={ }
  72 cells in clk=\HCLK, en={ }, arst={ }, srst=!$abc$50864$auto$rtlil.cc:2464:Mux$22006[2]
  69 cells in clk=\HCLK, en=$abc$64769$abc$54996$auto$opt_dff.cc:194:make_patterns_logic$20725, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$64840$abc$56971$inst_wrapper.ctl_rf.c1_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$abc$64873$abc$56971$inst_wrapper.ctl_rf.c1_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$abc$64901$abc$56971$inst_wrapper.ctl_rf.c1_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c1_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c1_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$65001$abc$56971$inst_wrapper.ctl_rf.c1_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$65037$abc$54284$auto$opt_dff.cc:194:make_patterns_logic$20553, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$65062$abc$54220$inst_wrapper.ctl_rf.c6_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$65093$abc$54107$auto$opt_dff.cc:194:make_patterns_logic$20385, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$65123$abc$54043$inst_wrapper.ctl_rf.c6_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$65143$abc$53965$auto$opt_dff.cc:194:make_patterns_logic$20458, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$65168$abc$53893$inst_wrapper.ctl_rf.c7_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=$abc$65200$abc$53767$auto$opt_dff.cc:194:make_patterns_logic$20290, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$65232$abc$53625$auto$opt_dff.cc:194:make_patterns_logic$20363, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$65257$abc$53537$inst_wrapper.ctl_rf.c6_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$abc$65290$abc$53397$inst_wrapper.ctl_rf.c5_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  311 cells in clk=\HCLK, en=$abc$65324$abc$52755$auto$opt_dff.cc:219:make_patterns_logic$21202, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$65645$abc$52721$inst_wrapper.ctl_rf.c5_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$60651$abc$54380$inst_wrapper.ctl_rf.c5_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$64530$abc$55199$inst_wrapper.ctl_rf.c3_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$56638$inst_wrapper.ctl_rf.c5bbs_b2we, arst=!\HRSTn, srst={ }
  32 cells in clk=\HCLK, en=$abc$65676$abc$52692$inst_wrapper.ahb_mst1.mx_idle2ns, arst=!\HRSTn, srst={ }
  149 cells in clk=\HCLK, en=$abc$51055$auto$opt_dff.cc:219:make_patterns_logic$47004, arst=!\HRSTn, srst={ }
  155 cells in clk=\HCLK, en=$abc$51207$auto$opt_dff.cc:219:make_patterns_logic$45882, arst=!\HRSTn, srst={ }
  147 cells in clk=\HCLK, en=$abc$50896$auto$opt_dff.cc:219:make_patterns_logic$48126, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21053, arst=!\HRSTn, srst={ }
  81 cells in clk=\HCLK, en=1'1, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$67476$abc$56971$inst_wrapper.ctl_rf.c3_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c7_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c7_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$53927$inst_wrapper.ctl_rf.c6_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  192 cells in clk=\HCLK, en=$abc$59327$lo04, arst=!\HRSTn, srst={ }
  171 cells in clk=\HCLK, en={ }, arst={ }, srst={ }
  1739 cells in clk=\HCLK, en=$abc$65709$abc$57210$inst_wrapper.ahb_slv.hrdt_we, arst=!\HRSTn, srst={ }
  41 cells in clk=\HCLK, en=$abc$51686$inst_wrapper.ctl_rf.c6_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  31 cells in clk=\HCLK, en=$abc$52067$inst_wrapper.ctl_rf.c6_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  38 cells in clk=\HCLK, en=$abc$52105$inst_wrapper.ctl_rf.c6_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$52206$inst_wrapper.ctl_rf.c5_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  242 cells in clk=\HCLK, en=$abc$58918$inst_wrapper.ahb_slv.ad_d1_we, arst=!\HRSTn, srst={ }
  175 cells in clk=\HCLK, en=$abc$51738$inst_wrapper.de.de_mllp_we, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$55296$inst_wrapper.ctl_rf.c2_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  73 cells in clk=\HCLK, en=$abc$51598$inst_wrapper.de.ld_upk_cnt0, arst=!\HRSTn, srst={ }
  153 cells in clk=\HCLK, en=$abc$51511$inst_wrapper.ahb_mst1.mx_cmd, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$67515$abc$56971$inst_wrapper.ctl_rf.c7_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$67551$abc$56971$inst_wrapper.ctl_rf.c7_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c7_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$67615$auto$opt_dff.cc:219:make_patterns_logic$21227, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c2bbs_b3we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c0dbs_b3we, arst=!\HRSTn, srst={ }
  153 cells in clk=\HCLK, en=$abc$67684$auto$opt_dff.cc:219:make_patterns_logic$21244, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c1bbs_b3we, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c1dbs_b3we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c0bbs_b3we, arst=!\HRSTn, srst={ }
  154 cells in clk=\HCLK, en=$auto$opt_dff.cc:219:make_patterns_logic$21207, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$67910$abc$56971$inst_wrapper.ctl_rf.c7_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c2dbs_b3we, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c4bbs_b3we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c3bbs_b3we, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c3dbs_b3we, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c5bbs_b3we, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c5dbs_b3we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c4dbs_b3we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c6bbs_b3we, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c7dbs_b3we, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c6dbs_b3we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c7bbs_b3we, arst=!\HRSTn, srst={ }

3.35.2. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$51974$auto$opt_dff.cc:194:make_patterns_logic$20278, asynchronously reset by !\HRSTn
Extracted 42 gates and 83 wires to a netlist network with 41 inputs and 40 outputs.

3.35.2.1. Executing ABC.

3.35.3. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c3_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.35.3.1. Executing ABC.

3.35.4. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60490$abc$56971$inst_wrapper.ctl_rf.c3_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 31 gates and 67 wires to a netlist network with 36 inputs and 18 outputs.

3.35.4.1. Executing ABC.

3.35.5. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, synchronously reset by !$abc$50832$auto$rtlil.cc:2464:Mux$22003[2]
Extracted 70 gates and 95 wires to a netlist network with 25 inputs and 14 outputs.

3.35.5.1. Executing ABC.

3.35.6. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$51954$auto$opt_dff.cc:194:make_patterns_logic$20272, asynchronously reset by !\HRSTn
Extracted 17 gates and 29 wires to a netlist network with 12 inputs and 10 outputs.

3.35.6.1. Executing ABC.

3.35.7. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$52198$auto$opt_dff.cc:194:make_patterns_logic$21220, asynchronously reset by !\HRSTn
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.35.7.1. Executing ABC.

3.35.8. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60564$abc$52608$auto$opt_dff.cc:194:make_patterns_logic$21186, asynchronously reset by !\HRSTn
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 2 outputs.

3.35.8.1. Executing ABC.

3.35.9. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60575$abc$53856$auto$opt_dff.cc:194:make_patterns_logic$20378, asynchronously reset by !\HRSTn
Extracted 16 gates and 29 wires to a netlist network with 13 inputs and 12 outputs.

3.35.9.1. Executing ABC.

3.35.10. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60592$abc$54852$auto$opt_dff.cc:194:make_patterns_logic$20645, asynchronously reset by !\HRSTn
Extracted 20 gates and 38 wires to a netlist network with 18 inputs and 3 outputs.

3.35.10.1. Executing ABC.

3.35.11. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60613$abc$54837$auto$opt_dff.cc:194:make_patterns_logic$20663, asynchronously reset by !\HRSTn
Extracted 16 gates and 29 wires to a netlist network with 13 inputs and 12 outputs.

3.35.11.1. Executing ABC.

3.35.12. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60630$abc$54525$auto$opt_dff.cc:194:make_patterns_logic$20550, asynchronously reset by !\HRSTn
Extracted 20 gates and 38 wires to a netlist network with 18 inputs and 3 outputs.

3.35.12.1. Executing ABC.

3.35.13. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60683$abc$55178$auto$opt_dff.cc:194:make_patterns_logic$20740, asynchronously reset by !\HRSTn
Extracted 20 gates and 38 wires to a netlist network with 18 inputs and 3 outputs.

3.35.13.1. Executing ABC.

3.35.14. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60704$abc$54790$inst_wrapper.ctl_rf.c4_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 6 outputs.

3.35.14.1. Executing ABC.

3.35.15. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60717$abc$54677$auto$opt_dff.cc:194:make_patterns_logic$20630, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 2 outputs.

3.35.15.1. Executing ABC.

3.35.16. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60724$abc$54509$auto$opt_dff.cc:194:make_patterns_logic$20568, asynchronously reset by !\HRSTn
Extracted 15 gates and 27 wires to a netlist network with 12 inputs and 12 outputs.

3.35.16.1. Executing ABC.

3.35.17. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60773$abc$53872$auto$opt_dff.cc:194:make_patterns_logic$20360, asynchronously reset by !\HRSTn
Extracted 20 gates and 38 wires to a netlist network with 18 inputs and 3 outputs.

3.35.17.1. Executing ABC.

3.35.18. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60794$abc$55003$auto$opt_dff.cc:194:make_patterns_logic$20761, asynchronously reset by !\HRSTn
Extracted 11 gates and 20 wires to a netlist network with 9 inputs and 7 outputs.

3.35.18.1. Executing ABC.

3.35.19. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60836$abc$54684$auto$opt_dff.cc:194:make_patterns_logic$20666, asynchronously reset by !\HRSTn
Extracted 11 gates and 20 wires to a netlist network with 9 inputs and 7 outputs.

3.35.19.1. Executing ABC.

3.35.20. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60848$abc$54350$auto$opt_dff.cc:194:make_patterns_logic$20571, asynchronously reset by !\HRSTn
Extracted 11 gates and 20 wires to a netlist network with 9 inputs and 7 outputs.

3.35.20.1. Executing ABC.

3.35.21. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60860$abc$54416$auto$opt_dff.cc:194:make_patterns_logic$20497, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 4 outputs.

3.35.21.1. Executing ABC.

3.35.22. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60872$abc$54024$auto$opt_dff.cc:194:make_patterns_logic$20440, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 2 outputs.

3.35.22.1. Executing ABC.

3.35.23. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60879$abc$53691$auto$opt_dff.cc:194:make_patterns_logic$20381, asynchronously reset by !\HRSTn
Extracted 11 gates and 20 wires to a netlist network with 9 inputs and 7 outputs.

3.35.23.1. Executing ABC.

3.35.24. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60891$abc$55162$auto$opt_dff.cc:194:make_patterns_logic$20758, asynchronously reset by !\HRSTn
Extracted 15 gates and 28 wires to a netlist network with 13 inputs and 11 outputs.

3.35.24.1. Executing ABC.

3.35.25. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60939$abc$54750$auto$opt_dff.cc:194:make_patterns_logic$20592, asynchronously reset by !\HRSTn
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 5 outputs.

3.35.25.1. Executing ABC.

3.35.26. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60979$abc$58897$auto$opt_dff.cc:194:make_patterns_logic$21165, asynchronously reset by !\HRSTn
Extracted 14 gates and 27 wires to a netlist network with 13 inputs and 7 outputs.

3.35.26.1. Executing ABC.

3.35.27. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$61027$abc$56963$auto$opt_dff.cc:194:make_patterns_logic$21159, asynchronously reset by !\HRSTn
Extracted 6 gates and 10 wires to a netlist network with 4 inputs and 3 outputs.

3.35.27.1. Executing ABC.

3.35.28. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$61036$abc$57196$auto$opt_dff.cc:194:make_patterns_logic$21172, asynchronously reset by !\HRSTn
Extracted 9 gates and 16 wires to a netlist network with 7 inputs and 5 outputs.

3.35.28.1. Executing ABC.

3.35.29. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$61046$abc$56018$auto$opt_dff.cc:194:make_patterns_logic$21046, asynchronously reset by !\HRSTn
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 7 outputs.

3.35.29.1. Executing ABC.

3.35.30. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$61058$abc$56559$auto$opt_dff.cc:194:make_patterns_logic$21134, asynchronously reset by !\HRSTn
Extracted 9 gates and 18 wires to a netlist network with 9 inputs and 4 outputs.

3.35.30.1. Executing ABC.

3.35.31. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$61068$abc$55337$auto$opt_dff.cc:194:make_patterns_logic$20856, asynchronously reset by !\HRSTn
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 7 outputs.

3.35.31.1. Executing ABC.

3.35.32. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$61080$abc$55981$auto$opt_dff.cc:194:make_patterns_logic$21010, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 2 outputs.

3.35.32.1. Executing ABC.

3.35.33. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$61087$abc$55648$auto$opt_dff.cc:194:make_patterns_logic$20915, asynchronously reset by !\HRSTn
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.35.33.1. Executing ABC.

3.35.34. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$61094$abc$55813$auto$opt_dff.cc:194:make_patterns_logic$20948, asynchronously reset by !\HRSTn
Extracted 14 gates and 24 wires to a netlist network with 10 inputs and 12 outputs.

3.35.34.1. Executing ABC.

3.35.35. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$61110$abc$56030$auto$opt_dff.cc:194:make_patterns_logic$21050, asynchronously reset by !\HRSTn
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 4 outputs.

3.35.35.1. Executing ABC.

3.35.36. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$61120$abc$56199$auto$opt_dff.cc:194:make_patterns_logic$21025, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.35.36.1. Executing ABC.

3.35.37. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$61171$abc$55330$auto$opt_dff.cc:194:make_patterns_logic$20820, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 2 outputs.

3.35.37.1. Executing ABC.

3.35.38. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$61210$abc$55721$auto$opt_dff.cc:194:make_patterns_logic$20877, asynchronously reset by !\HRSTn
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 4 outputs.

3.35.38.1. Executing ABC.

3.35.39. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$61220$abc$56103$auto$opt_dff.cc:194:make_patterns_logic$20955, asynchronously reset by !\HRSTn
Extracted 22 gates and 37 wires to a netlist network with 15 inputs and 14 outputs.

3.35.39.1. Executing ABC.

3.35.40. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$61267$abc$55489$auto$opt_dff.cc:194:make_patterns_logic$20853, asynchronously reset by !\HRSTn
Extracted 14 gates and 24 wires to a netlist network with 10 inputs and 12 outputs.

3.35.40.1. Executing ABC.

3.35.41. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$61283$abc$55504$auto$opt_dff.cc:194:make_patterns_logic$20835, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.35.41.1. Executing ABC.

3.35.42. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$61178$abc$55367$inst_wrapper.ctl_rf.c2_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 25 gates and 46 wires to a netlist network with 21 inputs and 18 outputs.

3.35.42.1. Executing ABC.

3.35.43. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$61304$abc$55655$auto$opt_dff.cc:194:make_patterns_logic$20951, asynchronously reset by !\HRSTn
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 7 outputs.

3.35.43.1. Executing ABC.

3.35.44. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$61316$abc$55442$inst_wrapper.ctl_rf.c2_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 6 outputs.

3.35.44.1. Executing ABC.

3.35.45. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$61329$abc$55271$auto$opt_dff.cc:194:make_patterns_logic$20838, asynchronously reset by !\HRSTn
Extracted 20 gates and 26 wires to a netlist network with 6 inputs and 5 outputs.

3.35.45.1. Executing ABC.

3.35.46. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$61386$abc$55829$auto$opt_dff.cc:194:make_patterns_logic$20930, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.35.46.1. Executing ABC.

3.35.47. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$61407$abc$56132$inst_wrapper.ctl_rf.c0_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 10 gates and 15 wires to a netlist network with 5 inputs and 6 outputs.

3.35.47.1. Executing ABC.

3.35.48. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$61420$abc$56093$auto$opt_dff.cc:194:make_patterns_logic$20972, asynchronously reset by !\HRSTn
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 5 outputs.

3.35.48.1. Executing ABC.

3.35.49. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56349$inst_wrapper.ctl_rf.c5dbs_b2we, asynchronously reset by !\HRSTn
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 16 outputs.

3.35.49.1. Executing ABC.

3.35.50. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56489$inst_wrapper.ctl_rf.c1dbs_b2we, asynchronously reset by !\HRSTn
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 16 outputs.

3.35.50.1. Executing ABC.

3.35.51. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$61529$abc$55403$auto$opt_dff.cc:194:make_patterns_logic$20782, asynchronously reset by !\HRSTn
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 5 outputs.

3.35.51.1. Executing ABC.

3.35.52. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$61571$abc$55589$auto$opt_dff.cc:194:make_patterns_logic$20933, asynchronously reset by !\HRSTn
Extracted 20 gates and 26 wires to a netlist network with 6 inputs and 5 outputs.

3.35.52.1. Executing ABC.

3.35.53. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55667$inst_wrapper.ctl_rf.c1_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 13 gates and 29 wires to a netlist network with 16 inputs and 9 outputs.

3.35.53.1. Executing ABC.

3.35.54. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$61613$abc$55762$inst_wrapper.ctl_rf.c1_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 6 outputs.

3.35.54.1. Executing ABC.

3.35.55. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60993$abc$56971$inst_wrapper.ctl_rf.c5_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 22 gates and 47 wires to a netlist network with 25 inputs and 17 outputs.

3.35.55.1. Executing ABC.

3.35.56. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$61626$abc$55922$auto$opt_dff.cc:194:make_patterns_logic$21028, asynchronously reset by !\HRSTn
Extracted 20 gates and 26 wires to a netlist network with 6 inputs and 5 outputs.

3.35.56.1. Executing ABC.

3.35.57. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$61683$abc$56179$auto$opt_dff.cc:194:make_patterns_logic$21043, asynchronously reset by !\HRSTn
Extracted 12 gates and 20 wires to a netlist network with 8 inputs and 10 outputs.

3.35.57.1. Executing ABC.

3.35.58. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56039$inst_wrapper.ctl_rf.c0_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 8 gates and 17 wires to a netlist network with 9 inputs and 8 outputs.

3.35.58.1. Executing ABC.

3.35.59. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$61714$abc$56220$inst_wrapper.ctl_rf.c0_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 18 gates and 39 wires to a netlist network with 21 inputs and 15 outputs.

3.35.59.1. Executing ABC.

3.35.60. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56246$inst_wrapper.ctl_rf.c6_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 16 gates and 34 wires to a netlist network with 18 inputs and 14 outputs.

3.35.60.1. Executing ABC.

3.35.61. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$61778$abc$56280$inst_wrapper.ctl_rf.c6_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 20 gates and 43 wires to a netlist network with 23 inputs and 16 outputs.

3.35.61.1. Executing ABC.

3.35.62. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56314$inst_wrapper.ctl_rf.c6dbs_b2we, asynchronously reset by !\HRSTn
Extracted 19 gates and 32 wires to a netlist network with 13 inputs and 16 outputs.

3.35.62.1. Executing ABC.

3.35.63. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56384$inst_wrapper.ctl_rf.c4dbs_b2we, asynchronously reset by !\HRSTn
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 16 outputs.

3.35.63.1. Executing ABC.

3.35.64. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56743$inst_wrapper.ctl_rf.c2bbs_b2we, asynchronously reset by !\HRSTn
Extracted 21 gates and 37 wires to a netlist network with 16 inputs and 17 outputs.

3.35.64.1. Executing ABC.

3.35.65. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$61910$abc$56848$inst_wrapper.ctl_rf.c7dbs_b2we, asynchronously reset by !\HRSTn
Extracted 22 gates and 39 wires to a netlist network with 17 inputs and 17 outputs.

3.35.65.1. Executing ABC.

3.35.66. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60949$abc$54426$auto$opt_dff.cc:194:make_patterns_logic$20480, asynchronously reset by !\HRSTn
Extracted 21 gates and 35 wires to a netlist network with 14 inputs and 15 outputs.

3.35.66.1. Executing ABC.

3.35.67. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$61944$abc$56813$inst_wrapper.ctl_rf.c0bbs_b2we, asynchronously reset by !\HRSTn
Extracted 19 gates and 33 wires to a netlist network with 14 inputs and 17 outputs.

3.35.67.1. Executing ABC.

3.35.68. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$61978$abc$59146$inst_wrapper.ahb_mst1.hreadyini, asynchronously reset by !\HRSTn
Extracted 148 gates and 291 wires to a netlist network with 143 inputs and 25 outputs.

3.35.68.1. Executing ABC.

3.35.69. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$62128$abc$55731$auto$opt_dff.cc:194:make_patterns_logic$20860, asynchronously reset by !\HRSTn
Extracted 21 gates and 35 wires to a netlist network with 14 inputs and 15 outputs.

3.35.69.1. Executing ABC.

3.35.70. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$62158$abc$55850$inst_wrapper.ctl_rf.c1_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 15 gates and 33 wires to a netlist network with 18 inputs and 14 outputs.

3.35.70.1. Executing ABC.

3.35.71. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56419$inst_wrapper.ctl_rf.c3dbs_b2we, asynchronously reset by !\HRSTn
Extracted 21 gates and 36 wires to a netlist network with 15 inputs and 16 outputs.

3.35.71.1. Executing ABC.

3.35.72. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56454$inst_wrapper.ctl_rf.c2dbs_b2we, asynchronously reset by !\HRSTn
Extracted 19 gates and 32 wires to a netlist network with 13 inputs and 16 outputs.

3.35.72.1. Executing ABC.

3.35.73. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56568$inst_wrapper.ctl_rf.c7bbs_b2we, asynchronously reset by !\HRSTn
Extracted 21 gates and 36 wires to a netlist network with 15 inputs and 16 outputs.

3.35.73.1. Executing ABC.

3.35.74. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56603$inst_wrapper.ctl_rf.c6bbs_b2we, asynchronously reset by !\HRSTn
Extracted 19 gates and 32 wires to a netlist network with 13 inputs and 16 outputs.

3.35.74.1. Executing ABC.

3.35.75. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56673$inst_wrapper.ctl_rf.c4bbs_b2we, asynchronously reset by !\HRSTn
Extracted 19 gates and 32 wires to a netlist network with 13 inputs and 16 outputs.

3.35.75.1. Executing ABC.

3.35.76. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56708$inst_wrapper.ctl_rf.c3bbs_b2we, asynchronously reset by !\HRSTn
Extracted 21 gates and 37 wires to a netlist network with 16 inputs and 17 outputs.

3.35.76.1. Executing ABC.

3.35.77. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$62423$abc$54696$inst_wrapper.ctl_rf.c4_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 13 gates and 29 wires to a netlist network with 16 inputs and 9 outputs.

3.35.77.1. Executing ABC.

3.35.78. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$62441$abc$54618$auto$opt_dff.cc:194:make_patterns_logic$20648, asynchronously reset by !\HRSTn
Extracted 20 gates and 26 wires to a netlist network with 6 inputs and 5 outputs.

3.35.78.1. Executing ABC.

3.35.79. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$62499$abc$54458$inst_wrapper.ctl_rf.c5_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 6 outputs.

3.35.79.1. Executing ABC.

3.35.80. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$62512$abc$54362$inst_wrapper.ctl_rf.c5_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 8 gates and 17 wires to a netlist network with 9 inputs and 8 outputs.

3.35.80.1. Executing ABC.

3.35.81. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$62530$abc$56883$inst_wrapper.ctl_rf.sync_b0we, asynchronously reset by !\HRSTn
Extracted 30 gates and 58 wires to a netlist network with 28 inputs and 24 outputs.

3.35.81.1. Executing ABC.

3.35.82. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$62570$abc$52618$inst_wrapper.ctl_rf.c5_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 26 gates and 43 wires to a netlist network with 17 inputs and 21 outputs.

3.35.82.1. Executing ABC.

3.35.83. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$62608$abc$56971$inst_wrapper.ctl_rf.c3_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.35.83.1. Executing ABC.

3.35.84. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$62642$abc$56971$inst_wrapper.ctl_rf.c4_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 23 gates and 49 wires to a netlist network with 26 inputs and 17 outputs.

3.35.84.1. Executing ABC.

3.35.85. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c3_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 22 gates and 47 wires to a netlist network with 25 inputs and 17 outputs.

3.35.85.1. Executing ABC.

3.35.86. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$62676$abc$56971$inst_wrapper.ctl_rf.c4_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 19 gates and 41 wires to a netlist network with 22 inputs and 15 outputs.

3.35.86.1. Executing ABC.

3.35.87. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$62709$abc$56971$inst_wrapper.ctl_rf.c3_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.35.87.1. Executing ABC.

3.35.88. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$62743$abc$56971$inst_wrapper.ctl_rf.c4_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 20 gates and 43 wires to a netlist network with 23 inputs and 17 outputs.

3.35.88.1. Executing ABC.

3.35.89. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$62777$abc$56971$inst_wrapper.ctl_rf.c4_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 17 gates and 37 wires to a netlist network with 20 inputs and 15 outputs.

3.35.89.1. Executing ABC.

3.35.90. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$62809$abc$56971$inst_wrapper.ctl_rf.c4_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 14 gates and 31 wires to a netlist network with 17 inputs and 13 outputs.

3.35.90.1. Executing ABC.

3.35.91. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$62840$abc$56971$inst_wrapper.ctl_rf.c4_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 19 gates and 41 wires to a netlist network with 22 inputs and 17 outputs.

3.35.91.1. Executing ABC.

3.35.92. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$62871$abc$56971$inst_wrapper.ctl_rf.c4_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 25 gates and 41 wires to a netlist network with 16 inputs and 21 outputs.

3.35.92.1. Executing ABC.

3.35.93. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$62909$abc$56971$inst_wrapper.ctl_rf.c4_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 24 gates and 39 wires to a netlist network with 15 inputs and 21 outputs.

3.35.93.1. Executing ABC.

3.35.94. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$62947$abc$56971$inst_wrapper.ctl_rf.c4_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 23 gates and 38 wires to a netlist network with 15 inputs and 19 outputs.

3.35.94.1. Executing ABC.

3.35.95. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$63013$abc$59327$auto$opt_dff.cc:194:make_patterns_logic$21169, asynchronously reset by !\HRSTn
Extracted 8 gates and 13 wires to a netlist network with 5 inputs and 5 outputs.

3.35.95.1. Executing ABC.

3.35.96. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$63025$abc$56971$inst_wrapper.ctl_rf.c6_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 20 gates and 43 wires to a netlist network with 23 inputs and 15 outputs.

3.35.96.1. Executing ABC.

3.35.97. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$63059$abc$56971$inst_wrapper.ctl_rf.c6_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 21 gates and 46 wires to a netlist network with 25 inputs and 18 outputs.

3.35.97.1. Executing ABC.

3.35.98. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$63093$abc$56971$inst_wrapper.ctl_rf.c1_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 16 outputs.

3.35.98.1. Executing ABC.

3.35.99. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$63128$abc$56971$inst_wrapper.ctl_rf.c1_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.35.99.1. Executing ABC.

3.35.100. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$63162$abc$56971$inst_wrapper.ctl_rf.c0_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.35.100.1. Executing ABC.

3.35.101. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c0_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 23 gates and 48 wires to a netlist network with 25 inputs and 16 outputs.

3.35.101.1. Executing ABC.

3.35.102. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c0_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 24 gates and 50 wires to a netlist network with 26 inputs and 16 outputs.

3.35.102.1. Executing ABC.

3.35.103. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$63262$abc$56971$inst_wrapper.ctl_rf.c0_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.35.103.1. Executing ABC.

3.35.104. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$61539$abc$55525$inst_wrapper.ctl_rf.c2_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 16 gates and 35 wires to a netlist network with 19 inputs and 14 outputs.

3.35.104.1. Executing ABC.

3.35.105. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c0_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 28 gates and 46 wires to a netlist network with 18 inputs and 20 outputs.

3.35.105.1. Executing ABC.

3.35.106. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$63333$abc$56971$inst_wrapper.ctl_rf.c1_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.35.106.1. Executing ABC.

3.35.107. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$63367$abc$56971$inst_wrapper.ctl_rf.c2_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 18 gates and 39 wires to a netlist network with 21 inputs and 15 outputs.

3.35.107.1. Executing ABC.

3.35.108. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c2_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 13 outputs.

3.35.108.1. Executing ABC.

3.35.109. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$63431$abc$56971$inst_wrapper.ctl_rf.c2_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.35.109.1. Executing ABC.

3.35.110. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c2_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 16 outputs.

3.35.110.1. Executing ABC.

3.35.111. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c2_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 11 outputs.

3.35.111.1. Executing ABC.

3.35.112. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$63525$abc$56971$inst_wrapper.ctl_rf.c2_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 11 gates and 24 wires to a netlist network with 13 inputs and 11 outputs.

3.35.112.1. Executing ABC.

3.35.113. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c2_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 22 gates and 34 wires to a netlist network with 12 inputs and 20 outputs.

3.35.113.1. Executing ABC.

3.35.114. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c2_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 21 gates and 32 wires to a netlist network with 11 inputs and 20 outputs.

3.35.114.1. Executing ABC.

3.35.115. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$63628$abc$56971$inst_wrapper.ctl_rf.c2_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 27 gates and 46 wires to a netlist network with 19 inputs and 19 outputs.

3.35.115.1. Executing ABC.

3.35.116. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21071, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 3 outputs.

3.35.116.1. Executing ABC.

3.35.117. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$62389$abc$56778$inst_wrapper.ctl_rf.c1bbs_b2we, asynchronously reset by !\HRSTn
Extracted 23 gates and 41 wires to a netlist network with 18 inputs and 17 outputs.

3.35.117.1. Executing ABC.

3.35.118. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21056, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 3 outputs.

3.35.118.1. Executing ABC.

3.35.119. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$52454$auto$opt_dff.cc:194:make_patterns_logic$21230, asynchronously reset by !\HRSTn
Extracted 9 gates and 15 wires to a netlist network with 6 inputs and 4 outputs.

3.35.119.1. Executing ABC.

3.35.120. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$52270$auto$opt_dff.cc:219:make_patterns_logic$21237, asynchronously reset by !\HRSTn
Extracted 163 gates and 308 wires to a netlist network with 145 inputs and 64 outputs.

3.35.120.1. Executing ABC.

3.35.121. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21062, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 3 outputs.

3.35.121.1. Executing ABC.

3.35.122. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21059, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 3 outputs.

3.35.122.1. Executing ABC.

3.35.123. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21155, asynchronously reset by !\HRSTn
Extracted 7 gates and 15 wires to a netlist network with 7 inputs and 3 outputs.

3.35.123.1. Executing ABC.

3.35.124. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c0_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 9 outputs.

3.35.124.1. Executing ABC.

3.35.125. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21065, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 3 outputs.

3.35.125.1. Executing ABC.

3.35.126. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60530$abc$56971$inst_wrapper.ctl_rf.c3_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.35.126.1. Executing ABC.

3.35.127. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \h0readyin, asynchronously reset by !\HRSTn
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 4 outputs.

3.35.127.1. Executing ABC.

3.35.128. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$52464$inst_wrapper.ctl_rf.c5_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.35.128.1. Executing ABC.

3.35.129. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$52240$inst_wrapper.ahb_mst0.mx_idle2ns, asynchronously reset by !\HRSTn
Extracted 27 gates and 49 wires to a netlist network with 22 inputs and 12 outputs.

3.35.129.1. Executing ABC.

3.35.130. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by !$abc$59327$lo49, asynchronously reset by !\HRSTn
Extracted 6 gates and 10 wires to a netlist network with 4 inputs and 2 outputs.

3.35.130.1. Executing ABC.

3.35.131. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55349$inst_wrapper.ctl_rf.c2_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 11 gates and 25 wires to a netlist network with 14 inputs and 9 outputs.

3.35.131.1. Executing ABC.

3.35.132. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21068, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 3 outputs.

3.35.132.1. Executing ABC.

3.35.133. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$51361$auto$opt_dff.cc:219:make_patterns_logic$44760, asynchronously reset by !\HRSTn
Extracted 156 gates and 190 wires to a netlist network with 34 inputs and 7 outputs.

3.35.133.1. Executing ABC.

3.35.134. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$51680$auto$opt_dff.cc:194:make_patterns_logic$20269, asynchronously reset by !\HRSTn
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 3 outputs.

3.35.134.1. Executing ABC.

3.35.135. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c2_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 8 outputs.

3.35.135.1. Executing ABC.

3.35.136. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60907$abc$54873$inst_wrapper.ctl_rf.c4_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 15 gates and 33 wires to a netlist network with 18 inputs and 13 outputs.

3.35.136.1. Executing ABC.

3.35.137. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c3_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 28 gates and 47 wires to a netlist network with 19 inputs and 21 outputs.

3.35.137.1. Executing ABC.

3.35.138. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$63726$abc$54061$inst_wrapper.ctl_rf.c6_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 23 gates and 43 wires to a netlist network with 20 inputs and 17 outputs.

3.35.138.1. Executing ABC.

3.35.139. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$63758$abc$53703$inst_wrapper.ctl_rf.c7_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 12 gates and 27 wires to a netlist network with 15 inputs and 9 outputs.

3.35.139.1. Executing ABC.

3.35.140. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$61354$abc$55685$inst_wrapper.ctl_rf.c1_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 21 gates and 38 wires to a netlist network with 17 inputs and 18 outputs.

3.35.140.1. Executing ABC.

3.35.141. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$63776$abc$53684$auto$opt_dff.cc:194:make_patterns_logic$20345, asynchronously reset by !\HRSTn
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.35.141.1. Executing ABC.

3.35.142. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$63783$abc$54343$auto$opt_dff.cc:194:make_patterns_logic$20535, asynchronously reset by !\HRSTn
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.35.142.1. Executing ABC.

3.35.143. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53571$inst_wrapper.ctl_rf.c7_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 43 gates and 79 wires to a netlist network with 36 inputs and 29 outputs.

3.35.143.1. Executing ABC.

3.35.144. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53990$inst_wrapper.ctl_rf.c6_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 15 gates and 33 wires to a netlist network with 18 inputs and 13 outputs.

3.35.144.1. Executing ABC.

3.35.145. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54151$flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n149$17898, asynchronously reset by !\HRSTn
Extracted 23 gates and 38 wires to a netlist network with 15 inputs and 21 outputs.

3.35.145.1. Executing ABC.

3.35.146. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54472$flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n149$17447, asynchronously reset by !\HRSTn
Extracted 28 gates and 50 wires to a netlist network with 22 inputs and 20 outputs.

3.35.146.1. Executing ABC.

3.35.147. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54643$inst_wrapper.ctl_rf.c4_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 17 gates and 37 wires to a netlist network with 20 inputs and 15 outputs.

3.35.147.1. Executing ABC.

3.35.148. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54580$inst_wrapper.ctl_rf.c4_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 25 gates and 41 wires to a netlist network with 16 inputs and 21 outputs.

3.35.148.1. Executing ABC.

3.35.149. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54804$flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n149$16996, asynchronously reset by !\HRSTn
Extracted 22 gates and 37 wires to a netlist network with 15 inputs and 20 outputs.

3.35.149.1. Executing ABC.

3.35.150. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55125$flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n149$16545, asynchronously reset by !\HRSTn
Extracted 28 gates and 50 wires to a netlist network with 22 inputs and 20 outputs.

3.35.150.1. Executing ABC.

3.35.151. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55456$flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n149$16094, asynchronously reset by !\HRSTn
Extracted 22 gates and 37 wires to a netlist network with 15 inputs and 20 outputs.

3.35.151.1. Executing ABC.

3.35.152. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$61141$abc$55413$auto$opt_dff.cc:194:make_patterns_logic$20765, asynchronously reset by !\HRSTn
Extracted 21 gates and 35 wires to a netlist network with 14 inputs and 14 outputs.

3.35.152.1. Executing ABC.

3.35.153. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55551$inst_wrapper.ctl_rf.c1_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 25 gates and 41 wires to a netlist network with 16 inputs and 21 outputs.

3.35.153.1. Executing ABC.

3.35.154. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55776$flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n149$15643, asynchronously reset by !\HRSTn
Extracted 28 gates and 50 wires to a netlist network with 22 inputs and 20 outputs.

3.35.154.1. Executing ABC.

3.35.155. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55884$inst_wrapper.ctl_rf.c0_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 25 gates and 41 wires to a netlist network with 16 inputs and 21 outputs.

3.35.155.1. Executing ABC.

3.35.156. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56146$flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n149$15192, asynchronously reset by !\HRSTn
Extracted 22 gates and 37 wires to a netlist network with 15 inputs and 20 outputs.

3.35.156.1. Executing ABC.

3.35.157. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$63790$abc$54031$auto$opt_dff.cc:194:make_patterns_logic$20476, asynchronously reset by !\HRSTn
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 7 outputs.

3.35.157.1. Executing ABC.

3.35.158. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$63802$auto$opt_dff.cc:194:make_patterns_logic$21140, asynchronously reset by !\HRSTn
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 3 outputs.

3.35.158.1. Executing ABC.

3.35.159. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$63810$auto$opt_dff.cc:194:make_patterns_logic$21149, asynchronously reset by !\HRSTn
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 3 outputs.

3.35.159.1. Executing ABC.

3.35.160. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$63818$auto$opt_dff.cc:194:make_patterns_logic$21143, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 3 outputs.

3.35.160.1. Executing ABC.

3.35.161. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$63826$auto$opt_dff.cc:194:make_patterns_logic$21146, asynchronously reset by !\HRSTn
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 3 outputs.

3.35.161.1. Executing ABC.

3.35.162. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$63834$auto$opt_dff.cc:219:make_patterns_logic$21193, asynchronously reset by !\HRSTn
Extracted 3 gates and 8 wires to a netlist network with 5 inputs and 2 outputs.

3.35.162.1. Executing ABC.

3.35.163. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$63840$abc$56971$inst_wrapper.ctl_rf.c7_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 23 gates and 50 wires to a netlist network with 27 inputs and 18 outputs.

3.35.163.1. Executing ABC.

3.35.164. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$63874$auto$opt_dff.cc:194:make_patterns_logic$21137, asynchronously reset by !\HRSTn
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 3 outputs.

3.35.164.1. Executing ABC.

3.35.165. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$63882$auto$opt_dff.cc:194:make_patterns_logic$21152, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 3 outputs.

3.35.165.1. Executing ABC.

3.35.166. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c7_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 15 gates and 34 wires to a netlist network with 19 inputs and 13 outputs.

3.35.166.1. Executing ABC.

3.35.167. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$63924$inst_wrapper.m1_mux.mux_no_we, asynchronously reset by !\HRSTn
Extracted 253 gates and 469 wires to a netlist network with 216 inputs and 47 outputs.

3.35.167.1. Executing ABC.

3.35.168. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$61651$abc$56057$inst_wrapper.ctl_rf.c0_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 25 gates and 47 wires to a netlist network with 22 inputs and 20 outputs.

3.35.168.1. Executing ABC.

3.35.169. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54962$inst_wrapper.ctl_rf.c3_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 20 gates and 43 wires to a netlist network with 23 inputs and 15 outputs.

3.35.169.1. Executing ABC.

3.35.170. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c3_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 19 gates and 42 wires to a netlist network with 23 inputs and 16 outputs.

3.35.170.1. Executing ABC.

3.35.171. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c1_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 14 gates and 29 wires to a netlist network with 15 inputs and 14 outputs.

3.35.171.1. Executing ABC.

3.35.172. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56524$inst_wrapper.ctl_rf.c0dbs_b2we, asynchronously reset by !\HRSTn
Extracted 21 gates and 37 wires to a netlist network with 16 inputs and 17 outputs.

3.35.172.1. Executing ABC.

3.35.173. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$63890$abc$56971$inst_wrapper.ctl_rf.c7_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 19 gates and 41 wires to a netlist network with 22 inputs and 17 outputs.

3.35.173.1. Executing ABC.

3.35.174. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54899$inst_wrapper.ctl_rf.c3_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 26 gates and 43 wires to a netlist network with 17 inputs and 21 outputs.

3.35.174.1. Executing ABC.

3.35.175. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56937$inst_wrapper.ctl_rf.csr_b0we, asynchronously reset by !\HRSTn
Extracted 21 gates and 41 wires to a netlist network with 20 inputs and 17 outputs.

3.35.175.1. Executing ABC.

3.35.176. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$52017$inst_wrapper.ctl_rf.c6_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 32 gates and 69 wires to a netlist network with 37 inputs and 21 outputs.

3.35.176.1. Executing ABC.

3.35.177. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55614$inst_wrapper.ctl_rf.c1_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 18 gates and 39 wires to a netlist network with 21 inputs and 15 outputs.

3.35.177.1. Executing ABC.

3.35.178. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55947$inst_wrapper.ctl_rf.c0_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 18 gates and 40 wires to a netlist network with 22 inputs and 15 outputs.

3.35.178.1. Executing ABC.

3.35.179. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$64280$abc$55111$inst_wrapper.ctl_rf.c3_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 11 gates and 17 wires to a netlist network with 6 inputs and 6 outputs.

3.35.179.1. Executing ABC.

3.35.180. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, asynchronously reset by !\HRSTn
Extracted 493 gates and 755 wires to a netlist network with 262 inputs and 194 outputs.

3.35.180.1. Executing ABC.

3.35.181. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$52656$inst_wrapper.ctl_rf.c5_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 25 gates and 43 wires to a netlist network with 18 inputs and 20 outputs.

3.35.181.1. Executing ABC.

3.35.182. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c3_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 27 gates and 46 wires to a netlist network with 18 inputs and 21 outputs.

3.35.182.1. Executing ABC.

3.35.183. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c0_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 23 gates and 39 wires to a netlist network with 15 inputs and 19 outputs.

3.35.183.1. Executing ABC.

3.35.184. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$64293$abc$55033$inst_wrapper.ctl_rf.c3_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 19 gates and 33 wires to a netlist network with 14 inputs and 18 outputs.

3.35.184.1. Executing ABC.

3.35.185. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54246$inst_wrapper.ctl_rf.c5_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 25 gates and 41 wires to a netlist network with 16 inputs and 21 outputs.

3.35.185.1. Executing ABC.

3.35.186. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c0_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 33 gates and 58 wires to a netlist network with 25 inputs and 25 outputs.

3.35.186.1. Executing ABC.

3.35.187. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53819$flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n149$18349, asynchronously reset by !\HRSTn
Extracted 30 gates and 55 wires to a netlist network with 25 inputs and 22 outputs.

3.35.187.1. Executing ABC.

3.35.188. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53650$inst_wrapper.ctl_rf.c7_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 21 gates and 46 wires to a netlist network with 25 inputs and 17 outputs.

3.35.188.1. Executing ABC.

3.35.189. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$62983$abc$56971$inst_wrapper.ctl_rf.c4_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 14 gates and 31 wires to a netlist network with 17 inputs and 13 outputs.

3.35.189.1. Executing ABC.

3.35.190. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$64362$abc$54184$auto$opt_dff.cc:194:make_patterns_logic$20473, asynchronously reset by !\HRSTn
Extracted 15 gates and 26 wires to a netlist network with 11 inputs and 12 outputs.

3.35.190.1. Executing ABC.

3.35.191. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$64379$abc$55079$auto$opt_dff.cc:194:make_patterns_logic$20670, asynchronously reset by !\HRSTn
Extracted 21 gates and 35 wires to a netlist network with 14 inputs and 14 outputs.

3.35.191.1. Executing ABC.

3.35.192. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$51537$inst_wrapper.ahb_mst0.mx_cmd, asynchronously reset by !\HRSTn
Extracted 43 gates and 88 wires to a netlist network with 45 inputs and 33 outputs.

3.35.192.1. Executing ABC.

3.35.193. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54309$inst_wrapper.ctl_rf.c5_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 19 gates and 41 wires to a netlist network with 22 inputs and 15 outputs.

3.35.193.1. Executing ABC.

3.35.194. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$64409$abc$54937$auto$opt_dff.cc:194:make_patterns_logic$20743, asynchronously reset by !\HRSTn
Extracted 20 gates and 26 wires to a netlist network with 6 inputs and 5 outputs.

3.35.194.1. Executing ABC.

3.35.195. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$64434$abc$54137$inst_wrapper.ctl_rf.c6_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 11 gates and 17 wires to a netlist network with 6 inputs and 6 outputs.

3.35.195.1. Executing ABC.

3.35.196. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$64447$abc$53805$inst_wrapper.ctl_rf.c7_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 11 gates and 17 wires to a netlist network with 6 inputs and 6 outputs.

3.35.196.1. Executing ABC.

3.35.197. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$64460$abc$53721$inst_wrapper.ctl_rf.c7_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 21 gates and 37 wires to a netlist network with 16 inputs and 19 outputs.

3.35.197.1. Executing ABC.

3.35.198. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$64492$abc$53465$inst_wrapper.ctl_rf.c5_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 25 gates and 41 wires to a netlist network with 16 inputs and 21 outputs.

3.35.198.1. Executing ABC.

3.35.199. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c7_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 18 gates and 39 wires to a netlist network with 21 inputs and 14 outputs.

3.35.199.1. Executing ABC.

3.35.200. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60806$abc$54760$auto$opt_dff.cc:194:make_patterns_logic$20575, asynchronously reset by !\HRSTn
Extracted 22 gates and 37 wires to a netlist network with 15 inputs and 14 outputs.

3.35.200.1. Executing ABC.

3.35.201. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$62466$abc$54546$inst_wrapper.ctl_rf.c5_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 18 gates and 40 wires to a netlist network with 22 inputs and 16 outputs.

3.35.201.1. Executing ABC.

yosys> abc -dff

3.36. Executing ABC pass (technology mapping using ABC).

3.36.1. Summary of detected clock domains:
  37 cells in clk=\HCLK, en=$abc$68233$abc$51974$auto$opt_dff.cc:194:make_patterns_logic$20278, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$68276$abc$56971$inst_wrapper.ctl_rf.c3_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  64 cells in clk=\HCLK, en={ }, arst={ }, srst=!$abc$68345$abc$50832$auto$rtlil.cc:2464:Mux$22003[2]
  26 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c7bbs_b3we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$68408$abc$51954$auto$opt_dff.cc:194:make_patterns_logic$20272, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$68426$abc$52198$auto$opt_dff.cc:194:make_patterns_logic$21220, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$68434$abc$60564$abc$52608$auto$opt_dff.cc:194:make_patterns_logic$21186, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$68445$abc$60575$abc$53856$auto$opt_dff.cc:194:make_patterns_logic$20378, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$68462$abc$60592$abc$54852$auto$opt_dff.cc:194:make_patterns_logic$20645, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$68483$abc$60613$abc$54837$auto$opt_dff.cc:194:make_patterns_logic$20663, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$68500$abc$60630$abc$54525$auto$opt_dff.cc:194:make_patterns_logic$20550, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$68521$abc$60683$abc$55178$auto$opt_dff.cc:194:make_patterns_logic$20740, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$68555$abc$60717$abc$54677$auto$opt_dff.cc:194:make_patterns_logic$20630, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$68562$abc$60724$abc$54509$auto$opt_dff.cc:194:make_patterns_logic$20568, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$68579$abc$60773$abc$53872$auto$opt_dff.cc:194:make_patterns_logic$20360, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$68600$abc$60794$abc$55003$auto$opt_dff.cc:194:make_patterns_logic$20761, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$68612$abc$60836$abc$54684$auto$opt_dff.cc:194:make_patterns_logic$20666, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$68624$abc$60848$abc$54350$auto$opt_dff.cc:194:make_patterns_logic$20571, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$68645$abc$60872$abc$54024$auto$opt_dff.cc:194:make_patterns_logic$20440, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$68652$abc$60879$abc$53691$auto$opt_dff.cc:194:make_patterns_logic$20381, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$68664$abc$60891$abc$55162$auto$opt_dff.cc:194:make_patterns_logic$20758, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$68680$abc$60939$abc$54750$auto$opt_dff.cc:194:make_patterns_logic$20592, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$68690$abc$60979$abc$58897$auto$opt_dff.cc:194:make_patterns_logic$21165, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$68705$abc$61027$abc$56963$auto$opt_dff.cc:194:make_patterns_logic$21159, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$68713$abc$61036$abc$57196$auto$opt_dff.cc:194:make_patterns_logic$21172, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$68723$abc$61046$abc$56018$auto$opt_dff.cc:194:make_patterns_logic$21046, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$68735$abc$61058$abc$56559$auto$opt_dff.cc:194:make_patterns_logic$21134, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$68745$abc$61068$abc$55337$auto$opt_dff.cc:194:make_patterns_logic$20856, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$68757$abc$61080$abc$55981$auto$opt_dff.cc:194:make_patterns_logic$21010, arst=!\HRSTn, srst={ }
  5 cells in clk=\HCLK, en=$abc$68764$abc$61087$abc$55648$auto$opt_dff.cc:194:make_patterns_logic$20915, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$68771$abc$61094$abc$55813$auto$opt_dff.cc:194:make_patterns_logic$20948, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$68787$abc$61110$abc$56030$auto$opt_dff.cc:194:make_patterns_logic$21050, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$68797$abc$61120$abc$56199$auto$opt_dff.cc:194:make_patterns_logic$21025, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$68818$abc$61171$abc$55330$auto$opt_dff.cc:194:make_patterns_logic$20820, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$68825$abc$61210$abc$55721$auto$opt_dff.cc:194:make_patterns_logic$20877, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$68863$abc$61267$abc$55489$auto$opt_dff.cc:194:make_patterns_logic$20853, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$68879$abc$61283$abc$55504$auto$opt_dff.cc:194:make_patterns_logic$20835, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$68933$abc$61304$abc$55655$auto$opt_dff.cc:194:make_patterns_logic$20951, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$68945$abc$61316$abc$55442$inst_wrapper.ctl_rf.c2_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$68983$abc$61386$abc$55829$auto$opt_dff.cc:194:make_patterns_logic$20930, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$69004$abc$61407$abc$56132$inst_wrapper.ctl_rf.c0_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$69017$abc$61420$abc$56093$auto$opt_dff.cc:194:make_patterns_logic$20972, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$56349$inst_wrapper.ctl_rf.c5dbs_b2we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$68900$abc$61178$abc$55367$inst_wrapper.ctl_rf.c2_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$68834$abc$61220$abc$56103$auto$opt_dff.cc:194:make_patterns_logic$20955, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$56489$inst_wrapper.ctl_rf.c1dbs_b2we, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$69093$abc$61529$abc$55403$auto$opt_dff.cc:194:make_patterns_logic$20782, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$69103$abc$61571$abc$55589$auto$opt_dff.cc:194:make_patterns_logic$20933, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$69146$abc$61613$abc$55762$inst_wrapper.ctl_rf.c1_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$69218$abc$61683$abc$56179$auto$opt_dff.cc:194:make_patterns_logic$21043, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$56039$inst_wrapper.ctl_rf.c0_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$69249$abc$61714$abc$56220$inst_wrapper.ctl_rf.c0_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$56246$inst_wrapper.ctl_rf.c6_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$69312$abc$61778$abc$56280$inst_wrapper.ctl_rf.c6_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$56314$inst_wrapper.ctl_rf.c6dbs_b2we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$56384$inst_wrapper.ctl_rf.c4dbs_b2we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$69411$abc$56743$inst_wrapper.ctl_rf.c2bbs_b2we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$69445$abc$61910$abc$56848$inst_wrapper.ctl_rf.c7dbs_b2we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$69479$abc$60949$abc$54426$auto$opt_dff.cc:194:make_patterns_logic$20480, arst=!\HRSTn, srst={ }
  148 cells in clk=\HCLK, en=$abc$69543$abc$61978$abc$59146$inst_wrapper.ahb_mst1.hreadyini, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$69697$abc$62128$abc$55731$auto$opt_dff.cc:194:make_patterns_logic$20860, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$69727$abc$62158$abc$55850$inst_wrapper.ctl_rf.c1_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$56419$inst_wrapper.ctl_rf.c3dbs_b2we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$56454$inst_wrapper.ctl_rf.c2dbs_b2we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$56568$inst_wrapper.ctl_rf.c7bbs_b2we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$56603$inst_wrapper.ctl_rf.c6bbs_b2we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$56673$inst_wrapper.ctl_rf.c4bbs_b2we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$69923$abc$56708$inst_wrapper.ctl_rf.c3bbs_b2we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$69957$abc$62423$abc$54696$inst_wrapper.ctl_rf.c4_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$70000$abc$62499$abc$54458$inst_wrapper.ctl_rf.c5_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$62512$abc$54362$inst_wrapper.ctl_rf.c5_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$70030$abc$62530$abc$56883$inst_wrapper.ctl_rf.sync_b0we, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$70072$abc$62570$abc$52618$inst_wrapper.ctl_rf.c5_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$70110$abc$62608$abc$56971$inst_wrapper.ctl_rf.c3_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$70144$abc$62642$abc$56971$inst_wrapper.ctl_rf.c4_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$70178$abc$56971$inst_wrapper.ctl_rf.c3_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$70212$abc$62676$abc$56971$inst_wrapper.ctl_rf.c4_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$70244$abc$62709$abc$56971$inst_wrapper.ctl_rf.c3_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$70278$abc$62743$abc$56971$inst_wrapper.ctl_rf.c4_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$70312$abc$62777$abc$56971$inst_wrapper.ctl_rf.c4_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$70344$abc$62809$abc$56971$inst_wrapper.ctl_rf.c4_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$70374$abc$62840$abc$56971$inst_wrapper.ctl_rf.c4_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$70408$abc$62871$abc$56971$inst_wrapper.ctl_rf.c4_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$70446$abc$62909$abc$56971$inst_wrapper.ctl_rf.c4_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$73246$abc$63013$abc$59327$auto$opt_dff.cc:194:make_patterns_logic$21169, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$68636$abc$60860$abc$54416$auto$opt_dff.cc:194:make_patterns_logic$20497, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$70531$abc$63025$abc$56971$inst_wrapper.ctl_rf.c6_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$70563$abc$63059$abc$56971$inst_wrapper.ctl_rf.c6_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$63093$abc$56971$inst_wrapper.ctl_rf.c1_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$70631$abc$63128$abc$56971$inst_wrapper.ctl_rf.c1_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$70665$abc$63162$abc$56971$inst_wrapper.ctl_rf.c0_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c0_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c0_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$69159$abc$60993$abc$56971$inst_wrapper.ctl_rf.c5_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$70765$abc$63262$abc$56971$inst_wrapper.ctl_rf.c0_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$70799$abc$61539$abc$55525$inst_wrapper.ctl_rf.c2_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c0_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$70867$abc$63333$abc$56971$inst_wrapper.ctl_rf.c1_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$70901$abc$63367$abc$56971$inst_wrapper.ctl_rf.c2_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c2_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$70963$abc$63431$abc$56971$inst_wrapper.ctl_rf.c2_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c2_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c2_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$71058$abc$63525$abc$56971$inst_wrapper.ctl_rf.c2_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c2_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c2_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$71196$auto$opt_dff.cc:194:make_patterns_logic$21071, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$69509$abc$61944$abc$56813$inst_wrapper.ctl_rf.c0bbs_b2we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$71238$auto$opt_dff.cc:194:make_patterns_logic$21056, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$71246$abc$52454$auto$opt_dff.cc:194:make_patterns_logic$21230, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$71423$auto$opt_dff.cc:194:make_patterns_logic$21062, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$69128$abc$55667$inst_wrapper.ctl_rf.c1_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$71431$auto$opt_dff.cc:194:make_patterns_logic$21059, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$71439$auto$opt_dff.cc:194:make_patterns_logic$21155, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$69193$abc$61626$abc$55922$auto$opt_dff.cc:194:make_patterns_logic$21028, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$71473$auto$opt_dff.cc:194:make_patterns_logic$21065, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$71481$abc$60530$abc$56971$inst_wrapper.ctl_rf.c3_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  5 cells in clk=\HCLK, en=\h0readyin, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$71562$abc$52240$inst_wrapper.ahb_mst0.mx_idle2ns, arst=!\HRSTn, srst={ }
  5 cells in clk=\HCLK, en=!$abc$73246$lo07, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$71597$abc$55349$inst_wrapper.ctl_rf.c2_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$71615$auto$opt_dff.cc:194:make_patterns_logic$21068, arst=!\HRSTn, srst={ }
  160 cells in clk=\HCLK, en=$abc$71623$abc$51361$auto$opt_dff.cc:219:make_patterns_logic$44760, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$69975$abc$62441$abc$54618$auto$opt_dff.cc:194:make_patterns_logic$20648, arst=!\HRSTn, srst={ }
  3 cells in clk=\HCLK, en=$abc$71780$abc$51680$auto$opt_dff.cc:194:make_patterns_logic$20269, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c2_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$71811$abc$60907$abc$54873$inst_wrapper.ctl_rf.c4_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$71841$abc$56971$inst_wrapper.ctl_rf.c3_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$71911$abc$63758$abc$53703$inst_wrapper.ctl_rf.c7_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  5 cells in clk=\HCLK, en=$abc$71962$abc$63776$abc$53684$auto$opt_dff.cc:194:make_patterns_logic$20345, arst=!\HRSTn, srst={ }
  5 cells in clk=\HCLK, en=$abc$71969$abc$63783$abc$54343$auto$opt_dff.cc:194:make_patterns_logic$20535, arst=!\HRSTn, srst={ }
  42 cells in clk=\HCLK, en=$abc$71976$abc$53571$inst_wrapper.ctl_rf.c7_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$72022$abc$53990$inst_wrapper.ctl_rf.c6_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$72052$abc$54151$flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n149$17898, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=$abc$72090$abc$54472$flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n149$17447, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$72127$abc$54643$inst_wrapper.ctl_rf.c4_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=$abc$72159$abc$54580$inst_wrapper.ctl_rf.c4_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$68310$abc$60490$abc$56971$inst_wrapper.ctl_rf.c3_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$72197$abc$54804$flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n149$16996, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$72234$abc$55125$flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n149$16545, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$72271$abc$55456$flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n149$16094, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$72308$abc$61141$abc$55413$auto$opt_dff.cc:194:make_patterns_logic$20765, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$72337$abc$55551$inst_wrapper.ctl_rf.c1_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=$abc$72375$abc$55776$flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n149$15643, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$72412$abc$55884$inst_wrapper.ctl_rf.c0_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$71160$abc$63628$abc$56971$inst_wrapper.ctl_rf.c2_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$72487$abc$63790$abc$54031$auto$opt_dff.cc:194:make_patterns_logic$20476, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$72499$abc$63802$auto$opt_dff.cc:194:make_patterns_logic$21140, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$72507$abc$63810$auto$opt_dff.cc:194:make_patterns_logic$21149, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$72515$abc$63818$auto$opt_dff.cc:194:make_patterns_logic$21143, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$72523$abc$63826$auto$opt_dff.cc:194:make_patterns_logic$21146, arst=!\HRSTn, srst={ }
  3 cells in clk=\HCLK, en=$abc$72531$abc$63834$auto$opt_dff.cc:219:make_patterns_logic$21193, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$72571$abc$63874$auto$opt_dff.cc:194:make_patterns_logic$21137, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$72579$abc$63882$auto$opt_dff.cc:194:make_patterns_logic$21152, arst=!\HRSTn, srst={ }
  250 cells in clk=\HCLK, en=$abc$63924$inst_wrapper.m1_mux.mux_no_we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$72868$abc$61651$abc$56057$inst_wrapper.ctl_rf.c0_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$72903$abc$54962$inst_wrapper.ctl_rf.c3_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$72935$abc$56971$inst_wrapper.ctl_rf.c3_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$71929$abc$61354$abc$55685$inst_wrapper.ctl_rf.c1_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$72587$abc$56971$inst_wrapper.ctl_rf.c7_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c1_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$72999$abc$56524$inst_wrapper.ctl_rf.c0dbs_b2we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$71528$abc$52464$inst_wrapper.ctl_rf.c5_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$72536$abc$63840$abc$56971$inst_wrapper.ctl_rf.c7_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$73033$abc$63890$abc$56971$inst_wrapper.ctl_rf.c7_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$70484$abc$62947$abc$56971$inst_wrapper.ctl_rf.c4_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$68958$abc$61329$abc$55271$auto$opt_dff.cc:194:make_patterns_logic$20838, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$73105$abc$56937$inst_wrapper.ctl_rf.csr_b0we, arst=!\HRSTn, srst={ }
  32 cells in clk=\HCLK, en=$abc$73131$abc$52017$inst_wrapper.ctl_rf.c6_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$73169$abc$55614$inst_wrapper.ctl_rf.c1_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$73201$abc$55947$inst_wrapper.ctl_rf.c0_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$73067$abc$54899$inst_wrapper.ctl_rf.c3_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$73233$abc$64280$abc$55111$inst_wrapper.ctl_rf.c3_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$73698$abc$52656$inst_wrapper.ctl_rf.c5_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$73735$abc$56971$inst_wrapper.ctl_rf.c3_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$73773$abc$56971$inst_wrapper.ctl_rf.c0_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$73809$abc$64293$abc$55033$inst_wrapper.ctl_rf.c3_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$73842$abc$54246$inst_wrapper.ctl_rf.c5_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  33 cells in clk=\HCLK, en=$abc$73880$abc$56971$inst_wrapper.ctl_rf.c0_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=$abc$73922$abc$53819$flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n149$18349, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$73961$abc$53650$inst_wrapper.ctl_rf.c7_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$73995$abc$62983$abc$56971$inst_wrapper.ctl_rf.c4_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$74025$abc$64362$abc$54184$auto$opt_dff.cc:194:make_patterns_logic$20473, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$72450$abc$56146$flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n149$15192, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$71879$abc$63726$abc$54061$inst_wrapper.ctl_rf.c6_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$74042$abc$64379$abc$55079$auto$opt_dff.cc:194:make_patterns_logic$20670, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$74169$abc$54309$inst_wrapper.ctl_rf.c5_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$74201$abc$64409$abc$54937$auto$opt_dff.cc:194:make_patterns_logic$20743, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$74226$abc$64434$abc$54137$inst_wrapper.ctl_rf.c6_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$74239$abc$64447$abc$53805$inst_wrapper.ctl_rf.c7_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$74252$abc$64460$abc$53721$inst_wrapper.ctl_rf.c7_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$74286$abc$64492$abc$53465$inst_wrapper.ctl_rf.c5_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$74324$abc$56971$inst_wrapper.ctl_rf.c7_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$74355$abc$60806$abc$54760$auto$opt_dff.cc:194:make_patterns_logic$20575, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$64561$abc$55069$auto$opt_dff.cc:194:make_patterns_logic$20687, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$60741$abc$54714$inst_wrapper.ctl_rf.c4_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$64571$abc$54199$auto$opt_dff.cc:194:make_patterns_logic$20455, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$64592$abc$53431$inst_wrapper.ctl_rf.c5_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=$abc$55233$inst_wrapper.ctl_rf.c2_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  75 cells in clk=\HCLK, en=$abc$64624$abc$53324$inst_wrapper.ch_sel.dma_rrarb0.next_ch, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$64699$abc$54097$auto$opt_dff.cc:194:make_patterns_logic$20402, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$64709$abc$53757$auto$opt_dff.cc:194:make_patterns_logic$20307, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$64719$abc$53503$inst_wrapper.ctl_rf.c6_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$64751$abc$55015$inst_wrapper.ctl_rf.c3_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c0_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$52153$inst_wrapper.ctl_rf.c5_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c0_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$52187$auto$opt_dff.cc:194:make_patterns_logic$21182, arst=!\HRSTn, srst={ }
  73 cells in clk=\HCLK, en={ }, arst={ }, srst=!$abc$50864$auto$rtlil.cc:2464:Mux$22006[2]
  69 cells in clk=\HCLK, en=$abc$64769$abc$54996$auto$opt_dff.cc:194:make_patterns_logic$20725, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$64840$abc$56971$inst_wrapper.ctl_rf.c1_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$abc$64873$abc$56971$inst_wrapper.ctl_rf.c1_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$abc$64901$abc$56971$inst_wrapper.ctl_rf.c1_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c1_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c1_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$65001$abc$56971$inst_wrapper.ctl_rf.c1_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$65037$abc$54284$auto$opt_dff.cc:194:make_patterns_logic$20553, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$65062$abc$54220$inst_wrapper.ctl_rf.c6_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$65093$abc$54107$auto$opt_dff.cc:194:make_patterns_logic$20385, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$65123$abc$54043$inst_wrapper.ctl_rf.c6_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$65143$abc$53965$auto$opt_dff.cc:194:make_patterns_logic$20458, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$65168$abc$53893$inst_wrapper.ctl_rf.c7_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$65200$abc$53767$auto$opt_dff.cc:194:make_patterns_logic$20290, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$65232$abc$53625$auto$opt_dff.cc:194:make_patterns_logic$20363, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$65257$abc$53537$inst_wrapper.ctl_rf.c6_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$abc$65290$abc$53397$inst_wrapper.ctl_rf.c5_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  304 cells in clk=\HCLK, en=$abc$65324$abc$52755$auto$opt_dff.cc:219:make_patterns_logic$21202, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$65645$abc$52721$inst_wrapper.ctl_rf.c5_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$60651$abc$54380$inst_wrapper.ctl_rf.c5_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$64530$abc$55199$inst_wrapper.ctl_rf.c3_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$56638$inst_wrapper.ctl_rf.c5bbs_b2we, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$65676$abc$52692$inst_wrapper.ahb_mst1.mx_idle2ns, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$71204$abc$62389$abc$56778$inst_wrapper.ctl_rf.c1bbs_b2we, arst=!\HRSTn, srst={ }
  149 cells in clk=\HCLK, en=$abc$51055$auto$opt_dff.cc:219:make_patterns_logic$47004, arst=!\HRSTn, srst={ }
  145 cells in clk=\HCLK, en=$abc$51207$auto$opt_dff.cc:219:make_patterns_logic$45882, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$68542$abc$60704$abc$54790$inst_wrapper.ctl_rf.c4_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  147 cells in clk=\HCLK, en=$abc$50896$auto$opt_dff.cc:219:make_patterns_logic$48126, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21053, arst=!\HRSTn, srst={ }
  81 cells in clk=\HCLK, en=1'1, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$67476$abc$56971$inst_wrapper.ctl_rf.c3_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c7_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c7_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$53927$inst_wrapper.ctl_rf.c6_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  192 cells in clk=\HCLK, en=$abc$73246$lo26, arst=!\HRSTn, srst={ }
  188 cells in clk=\HCLK, en={ }, arst={ }, srst={ }
  1739 cells in clk=\HCLK, en=$abc$65709$abc$57210$inst_wrapper.ahb_slv.hrdt_we, arst=!\HRSTn, srst={ }
  41 cells in clk=\HCLK, en=$abc$51686$inst_wrapper.ctl_rf.c6_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  152 cells in clk=\HCLK, en=$abc$71257$abc$52270$auto$opt_dff.cc:219:make_patterns_logic$21237, arst=!\HRSTn, srst={ }
  31 cells in clk=\HCLK, en=$abc$52067$inst_wrapper.ctl_rf.c6_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  38 cells in clk=\HCLK, en=$abc$52105$inst_wrapper.ctl_rf.c6_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$52206$inst_wrapper.ctl_rf.c5_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  241 cells in clk=\HCLK, en=$abc$58918$inst_wrapper.ahb_slv.ad_d1_we, arst=!\HRSTn, srst={ }
  175 cells in clk=\HCLK, en=$abc$51738$inst_wrapper.de.de_mllp_we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$55296$inst_wrapper.ctl_rf.c2_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  74 cells in clk=\HCLK, en=$abc$51598$inst_wrapper.de.ld_upk_cnt0, arst=!\HRSTn, srst={ }
  146 cells in clk=\HCLK, en=$abc$51511$inst_wrapper.ahb_mst1.mx_cmd, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$71447$abc$56971$inst_wrapper.ctl_rf.c0_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$67515$abc$56971$inst_wrapper.ctl_rf.c7_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$67551$abc$56971$inst_wrapper.ctl_rf.c7_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c7_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  5 cells in clk=\HCLK, en=$abc$67615$auto$opt_dff.cc:219:make_patterns_logic$21227, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c2bbs_b3we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c0dbs_b3we, arst=!\HRSTn, srst={ }
  153 cells in clk=\HCLK, en=$abc$67684$auto$opt_dff.cc:219:make_patterns_logic$21244, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c1bbs_b3we, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c1dbs_b3we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c0bbs_b3we, arst=!\HRSTn, srst={ }
  162 cells in clk=\HCLK, en=$auto$opt_dff.cc:219:make_patterns_logic$21207, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$67910$abc$56971$inst_wrapper.ctl_rf.c7_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c2dbs_b3we, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c4bbs_b3we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c3bbs_b3we, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c3dbs_b3we, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c5bbs_b3we, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c5dbs_b3we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c4dbs_b3we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c6bbs_b3we, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c7dbs_b3we, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$56971$inst_wrapper.ctl_rf.c6dbs_b3we, arst=!\HRSTn, srst={ }
  450 cells in clk=\HCLK, en={ }, arst=!\HRSTn, srst={ }
  54 cells in clk=\HCLK, en=$abc$74071$abc$51537$inst_wrapper.ahb_mst0.mx_cmd, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$74384$abc$62466$abc$54546$inst_wrapper.ctl_rf.c5_rf.chsad_b3we, arst=!\HRSTn, srst={ }

3.36.2. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68233$abc$51974$auto$opt_dff.cc:194:make_patterns_logic$20278, asynchronously reset by !\HRSTn
Extracted 37 gates and 73 wires to a netlist network with 36 inputs and 36 outputs.

3.36.2.1. Executing ABC.

3.36.3. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68276$abc$56971$inst_wrapper.ctl_rf.c3_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 20 gates and 43 wires to a netlist network with 23 inputs and 17 outputs.

3.36.3.1. Executing ABC.

3.36.4. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, synchronously reset by !$abc$68345$abc$50832$auto$rtlil.cc:2464:Mux$22003[2]
Extracted 53 gates and 80 wires to a netlist network with 27 inputs and 22 outputs.

3.36.4.1. Executing ABC.

3.36.5. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c7bbs_b3we, asynchronously reset by !\HRSTn
Extracted 26 gates and 55 wires to a netlist network with 29 inputs and 19 outputs.

3.36.5.1. Executing ABC.

3.36.6. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68408$abc$51954$auto$opt_dff.cc:194:make_patterns_logic$20272, asynchronously reset by !\HRSTn
Extracted 12 gates and 20 wires to a netlist network with 8 inputs and 10 outputs.

3.36.6.1. Executing ABC.

3.36.7. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68426$abc$52198$auto$opt_dff.cc:194:make_patterns_logic$21220, asynchronously reset by !\HRSTn
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.36.7.1. Executing ABC.

3.36.8. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68434$abc$60564$abc$52608$auto$opt_dff.cc:194:make_patterns_logic$21186, asynchronously reset by !\HRSTn
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 2 outputs.

3.36.8.1. Executing ABC.

3.36.9. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68445$abc$60575$abc$53856$auto$opt_dff.cc:194:make_patterns_logic$20378, asynchronously reset by !\HRSTn
Extracted 14 gates and 26 wires to a netlist network with 12 inputs and 10 outputs.

3.36.9.1. Executing ABC.

3.36.10. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68462$abc$60592$abc$54852$auto$opt_dff.cc:194:make_patterns_logic$20645, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.36.10.1. Executing ABC.

3.36.11. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68483$abc$60613$abc$54837$auto$opt_dff.cc:194:make_patterns_logic$20663, asynchronously reset by !\HRSTn
Extracted 17 gates and 29 wires to a netlist network with 12 inputs and 12 outputs.

3.36.11.1. Executing ABC.

3.36.12. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68500$abc$60630$abc$54525$auto$opt_dff.cc:194:make_patterns_logic$20550, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.36.12.1. Executing ABC.

3.36.13. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68521$abc$60683$abc$55178$auto$opt_dff.cc:194:make_patterns_logic$20740, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.36.13.1. Executing ABC.

3.36.14. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68555$abc$60717$abc$54677$auto$opt_dff.cc:194:make_patterns_logic$20630, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 2 outputs.

3.36.14.1. Executing ABC.

3.36.15. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68562$abc$60724$abc$54509$auto$opt_dff.cc:194:make_patterns_logic$20568, asynchronously reset by !\HRSTn
Extracted 16 gates and 27 wires to a netlist network with 11 inputs and 11 outputs.

3.36.15.1. Executing ABC.

3.36.16. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68579$abc$60773$abc$53872$auto$opt_dff.cc:194:make_patterns_logic$20360, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.36.16.1. Executing ABC.

3.36.17. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68600$abc$60794$abc$55003$auto$opt_dff.cc:194:make_patterns_logic$20761, asynchronously reset by !\HRSTn
Extracted 11 gates and 20 wires to a netlist network with 9 inputs and 7 outputs.

3.36.17.1. Executing ABC.

3.36.18. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68612$abc$60836$abc$54684$auto$opt_dff.cc:194:make_patterns_logic$20666, asynchronously reset by !\HRSTn
Extracted 12 gates and 21 wires to a netlist network with 9 inputs and 8 outputs.

3.36.18.1. Executing ABC.

3.36.19. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68624$abc$60848$abc$54350$auto$opt_dff.cc:194:make_patterns_logic$20571, asynchronously reset by !\HRSTn
Extracted 12 gates and 21 wires to a netlist network with 9 inputs and 8 outputs.

3.36.19.1. Executing ABC.

3.36.20. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68645$abc$60872$abc$54024$auto$opt_dff.cc:194:make_patterns_logic$20440, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 2 outputs.

3.36.20.1. Executing ABC.

3.36.21. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68652$abc$60879$abc$53691$auto$opt_dff.cc:194:make_patterns_logic$20381, asynchronously reset by !\HRSTn
Extracted 12 gates and 21 wires to a netlist network with 9 inputs and 8 outputs.

3.36.21.1. Executing ABC.

3.36.22. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68664$abc$60891$abc$55162$auto$opt_dff.cc:194:make_patterns_logic$20758, asynchronously reset by !\HRSTn
Extracted 17 gates and 29 wires to a netlist network with 12 inputs and 12 outputs.

3.36.22.1. Executing ABC.

3.36.23. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68680$abc$60939$abc$54750$auto$opt_dff.cc:194:make_patterns_logic$20592, asynchronously reset by !\HRSTn
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 5 outputs.

3.36.23.1. Executing ABC.

3.36.24. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68690$abc$60979$abc$58897$auto$opt_dff.cc:194:make_patterns_logic$21165, asynchronously reset by !\HRSTn
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 8 outputs.

3.36.24.1. Executing ABC.

3.36.25. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68705$abc$61027$abc$56963$auto$opt_dff.cc:194:make_patterns_logic$21159, asynchronously reset by !\HRSTn
Extracted 6 gates and 10 wires to a netlist network with 4 inputs and 3 outputs.

3.36.25.1. Executing ABC.

3.36.26. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68713$abc$61036$abc$57196$auto$opt_dff.cc:194:make_patterns_logic$21172, asynchronously reset by !\HRSTn
Extracted 9 gates and 16 wires to a netlist network with 7 inputs and 5 outputs.

3.36.26.1. Executing ABC.

3.36.27. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68723$abc$61046$abc$56018$auto$opt_dff.cc:194:make_patterns_logic$21046, asynchronously reset by !\HRSTn
Extracted 11 gates and 20 wires to a netlist network with 9 inputs and 7 outputs.

3.36.27.1. Executing ABC.

3.36.28. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68735$abc$61058$abc$56559$auto$opt_dff.cc:194:make_patterns_logic$21134, asynchronously reset by !\HRSTn
Extracted 9 gates and 18 wires to a netlist network with 9 inputs and 4 outputs.

3.36.28.1. Executing ABC.

3.36.29. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68745$abc$61068$abc$55337$auto$opt_dff.cc:194:make_patterns_logic$20856, asynchronously reset by !\HRSTn
Extracted 12 gates and 21 wires to a netlist network with 9 inputs and 8 outputs.

3.36.29.1. Executing ABC.

3.36.30. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68757$abc$61080$abc$55981$auto$opt_dff.cc:194:make_patterns_logic$21010, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 2 outputs.

3.36.30.1. Executing ABC.

3.36.31. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68764$abc$61087$abc$55648$auto$opt_dff.cc:194:make_patterns_logic$20915, asynchronously reset by !\HRSTn
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.36.31.1. Executing ABC.

3.36.32. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68771$abc$61094$abc$55813$auto$opt_dff.cc:194:make_patterns_logic$20948, asynchronously reset by !\HRSTn
Extracted 14 gates and 24 wires to a netlist network with 10 inputs and 12 outputs.

3.36.32.1. Executing ABC.

3.36.33. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68787$abc$61110$abc$56030$auto$opt_dff.cc:194:make_patterns_logic$21050, asynchronously reset by !\HRSTn
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 4 outputs.

3.36.33.1. Executing ABC.

3.36.34. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68797$abc$61120$abc$56199$auto$opt_dff.cc:194:make_patterns_logic$21025, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.36.34.1. Executing ABC.

3.36.35. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68818$abc$61171$abc$55330$auto$opt_dff.cc:194:make_patterns_logic$20820, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 2 outputs.

3.36.35.1. Executing ABC.

3.36.36. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68825$abc$61210$abc$55721$auto$opt_dff.cc:194:make_patterns_logic$20877, asynchronously reset by !\HRSTn
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 5 outputs.

3.36.36.1. Executing ABC.

3.36.37. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68863$abc$61267$abc$55489$auto$opt_dff.cc:194:make_patterns_logic$20853, asynchronously reset by !\HRSTn
Extracted 14 gates and 24 wires to a netlist network with 10 inputs and 12 outputs.

3.36.37.1. Executing ABC.

3.36.38. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68879$abc$61283$abc$55504$auto$opt_dff.cc:194:make_patterns_logic$20835, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.36.38.1. Executing ABC.

3.36.39. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68933$abc$61304$abc$55655$auto$opt_dff.cc:194:make_patterns_logic$20951, asynchronously reset by !\HRSTn
Extracted 11 gates and 20 wires to a netlist network with 9 inputs and 7 outputs.

3.36.39.1. Executing ABC.

3.36.40. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68945$abc$61316$abc$55442$inst_wrapper.ctl_rf.c2_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 6 outputs.

3.36.40.1. Executing ABC.

3.36.41. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68983$abc$61386$abc$55829$auto$opt_dff.cc:194:make_patterns_logic$20930, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.36.41.1. Executing ABC.

3.36.42. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69004$abc$61407$abc$56132$inst_wrapper.ctl_rf.c0_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 10 gates and 15 wires to a netlist network with 5 inputs and 6 outputs.

3.36.42.1. Executing ABC.

3.36.43. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69017$abc$61420$abc$56093$auto$opt_dff.cc:194:make_patterns_logic$20972, asynchronously reset by !\HRSTn
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 5 outputs.

3.36.43.1. Executing ABC.

3.36.44. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56349$inst_wrapper.ctl_rf.c5dbs_b2we, asynchronously reset by !\HRSTn
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 16 outputs.

3.36.44.1. Executing ABC.

3.36.45. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68900$abc$61178$abc$55367$inst_wrapper.ctl_rf.c2_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 21 gates and 39 wires to a netlist network with 18 inputs and 17 outputs.

3.36.45.1. Executing ABC.

3.36.46. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68834$abc$61220$abc$56103$auto$opt_dff.cc:194:make_patterns_logic$20955, asynchronously reset by !\HRSTn
Extracted 23 gates and 39 wires to a netlist network with 16 inputs and 14 outputs.

3.36.46.1. Executing ABC.

3.36.47. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56489$inst_wrapper.ctl_rf.c1dbs_b2we, asynchronously reset by !\HRSTn
Extracted 24 gates and 43 wires to a netlist network with 19 inputs and 17 outputs.

3.36.47.1. Executing ABC.

3.36.48. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69093$abc$61529$abc$55403$auto$opt_dff.cc:194:make_patterns_logic$20782, asynchronously reset by !\HRSTn
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 5 outputs.

3.36.48.1. Executing ABC.

3.36.49. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69103$abc$61571$abc$55589$auto$opt_dff.cc:194:make_patterns_logic$20933, asynchronously reset by !\HRSTn
Extracted 20 gates and 26 wires to a netlist network with 6 inputs and 5 outputs.

3.36.49.1. Executing ABC.

3.36.50. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69146$abc$61613$abc$55762$inst_wrapper.ctl_rf.c1_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 6 outputs.

3.36.50.1. Executing ABC.

3.36.51. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69218$abc$61683$abc$56179$auto$opt_dff.cc:194:make_patterns_logic$21043, asynchronously reset by !\HRSTn
Extracted 12 gates and 20 wires to a netlist network with 8 inputs and 10 outputs.

3.36.51.1. Executing ABC.

3.36.52. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56039$inst_wrapper.ctl_rf.c0_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 9 gates and 20 wires to a netlist network with 11 inputs and 8 outputs.

3.36.52.1. Executing ABC.

3.36.53. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69249$abc$61714$abc$56220$inst_wrapper.ctl_rf.c0_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 17 gates and 37 wires to a netlist network with 20 inputs and 16 outputs.

3.36.53.1. Executing ABC.

3.36.54. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56246$inst_wrapper.ctl_rf.c6_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 16 gates and 34 wires to a netlist network with 18 inputs and 14 outputs.

3.36.54.1. Executing ABC.

3.36.55. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69312$abc$61778$abc$56280$inst_wrapper.ctl_rf.c6_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 16 gates and 35 wires to a netlist network with 19 inputs and 15 outputs.

3.36.55.1. Executing ABC.

3.36.56. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56314$inst_wrapper.ctl_rf.c6dbs_b2we, asynchronously reset by !\HRSTn
Extracted 17 gates and 28 wires to a netlist network with 11 inputs and 16 outputs.

3.36.56.1. Executing ABC.

3.36.57. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56384$inst_wrapper.ctl_rf.c4dbs_b2we, asynchronously reset by !\HRSTn
Extracted 21 gates and 37 wires to a netlist network with 16 inputs and 17 outputs.

3.36.57.1. Executing ABC.

3.36.58. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69411$abc$56743$inst_wrapper.ctl_rf.c2bbs_b2we, asynchronously reset by !\HRSTn
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 17 outputs.

3.36.58.1. Executing ABC.

3.36.59. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69445$abc$61910$abc$56848$inst_wrapper.ctl_rf.c7dbs_b2we, asynchronously reset by !\HRSTn
Extracted 24 gates and 43 wires to a netlist network with 19 inputs and 17 outputs.

3.36.59.1. Executing ABC.

3.36.60. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69479$abc$60949$abc$54426$auto$opt_dff.cc:194:make_patterns_logic$20480, asynchronously reset by !\HRSTn
Extracted 21 gates and 35 wires to a netlist network with 14 inputs and 15 outputs.

3.36.60.1. Executing ABC.

3.36.61. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69543$abc$61978$abc$59146$inst_wrapper.ahb_mst1.hreadyini, asynchronously reset by !\HRSTn
Extracted 148 gates and 293 wires to a netlist network with 145 inputs and 26 outputs.

3.36.61.1. Executing ABC.

3.36.62. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69697$abc$62128$abc$55731$auto$opt_dff.cc:194:make_patterns_logic$20860, asynchronously reset by !\HRSTn
Extracted 19 gates and 30 wires to a netlist network with 11 inputs and 14 outputs.

3.36.62.1. Executing ABC.

3.36.63. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69727$abc$62158$abc$55850$inst_wrapper.ctl_rf.c1_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 13 gates and 29 wires to a netlist network with 16 inputs and 13 outputs.

3.36.63.1. Executing ABC.

3.36.64. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56419$inst_wrapper.ctl_rf.c3dbs_b2we, asynchronously reset by !\HRSTn
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 16 outputs.

3.36.64.1. Executing ABC.

3.36.65. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56454$inst_wrapper.ctl_rf.c2dbs_b2we, asynchronously reset by !\HRSTn
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 16 outputs.

3.36.65.1. Executing ABC.

3.36.66. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56568$inst_wrapper.ctl_rf.c7bbs_b2we, asynchronously reset by !\HRSTn
Extracted 21 gates and 36 wires to a netlist network with 15 inputs and 16 outputs.

3.36.66.1. Executing ABC.

3.36.67. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56603$inst_wrapper.ctl_rf.c6bbs_b2we, asynchronously reset by !\HRSTn
Extracted 19 gates and 32 wires to a netlist network with 13 inputs and 16 outputs.

3.36.67.1. Executing ABC.

3.36.68. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56673$inst_wrapper.ctl_rf.c4bbs_b2we, asynchronously reset by !\HRSTn
Extracted 19 gates and 33 wires to a netlist network with 14 inputs and 17 outputs.

3.36.68.1. Executing ABC.

3.36.69. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69923$abc$56708$inst_wrapper.ctl_rf.c3bbs_b2we, asynchronously reset by !\HRSTn
Extracted 24 gates and 43 wires to a netlist network with 19 inputs and 17 outputs.

3.36.69.1. Executing ABC.

3.36.70. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69957$abc$62423$abc$54696$inst_wrapper.ctl_rf.c4_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 12 gates and 27 wires to a netlist network with 15 inputs and 9 outputs.

3.36.70.1. Executing ABC.

3.36.71. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70000$abc$62499$abc$54458$inst_wrapper.ctl_rf.c5_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 6 outputs.

3.36.71.1. Executing ABC.

3.36.72. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$62512$abc$54362$inst_wrapper.ctl_rf.c5_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 10 gates and 23 wires to a netlist network with 13 inputs and 9 outputs.

3.36.72.1. Executing ABC.

3.36.73. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70030$abc$62530$abc$56883$inst_wrapper.ctl_rf.sync_b0we, asynchronously reset by !\HRSTn
Extracted 24 gates and 46 wires to a netlist network with 22 inputs and 20 outputs.

3.36.73.1. Executing ABC.

3.36.74. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70072$abc$62570$abc$52618$inst_wrapper.ctl_rf.c5_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 27 gates and 45 wires to a netlist network with 18 inputs and 21 outputs.

3.36.74.1. Executing ABC.

3.36.75. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70110$abc$62608$abc$56971$inst_wrapper.ctl_rf.c3_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.36.75.1. Executing ABC.

3.36.76. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70144$abc$62642$abc$56971$inst_wrapper.ctl_rf.c4_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 25 gates and 54 wires to a netlist network with 29 inputs and 18 outputs.

3.36.76.1. Executing ABC.

3.36.77. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70178$abc$56971$inst_wrapper.ctl_rf.c3_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.36.77.1. Executing ABC.

3.36.78. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70212$abc$62676$abc$56971$inst_wrapper.ctl_rf.c4_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 18 gates and 39 wires to a netlist network with 21 inputs and 14 outputs.

3.36.78.1. Executing ABC.

3.36.79. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70244$abc$62709$abc$56971$inst_wrapper.ctl_rf.c3_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 21 gates and 45 wires to a netlist network with 24 inputs and 17 outputs.

3.36.79.1. Executing ABC.

3.36.80. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70278$abc$62743$abc$56971$inst_wrapper.ctl_rf.c4_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 19 gates and 41 wires to a netlist network with 22 inputs and 17 outputs.

3.36.80.1. Executing ABC.

3.36.81. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70312$abc$62777$abc$56971$inst_wrapper.ctl_rf.c4_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 14 gates and 31 wires to a netlist network with 17 inputs and 13 outputs.

3.36.81.1. Executing ABC.

3.36.82. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70344$abc$62809$abc$56971$inst_wrapper.ctl_rf.c4_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 15 gates and 33 wires to a netlist network with 18 inputs and 14 outputs.

3.36.82.1. Executing ABC.

3.36.83. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70374$abc$62840$abc$56971$inst_wrapper.ctl_rf.c4_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.36.83.1. Executing ABC.

3.36.84. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70408$abc$62871$abc$56971$inst_wrapper.ctl_rf.c4_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 25 gates and 41 wires to a netlist network with 16 inputs and 21 outputs.

3.36.84.1. Executing ABC.

3.36.85. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70446$abc$62909$abc$56971$inst_wrapper.ctl_rf.c4_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 23 gates and 37 wires to a netlist network with 14 inputs and 21 outputs.

3.36.85.1. Executing ABC.

3.36.86. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$73246$abc$63013$abc$59327$auto$opt_dff.cc:194:make_patterns_logic$21169, asynchronously reset by !\HRSTn
Extracted 9 gates and 16 wires to a netlist network with 7 inputs and 6 outputs.

3.36.86.1. Executing ABC.

3.36.87. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68636$abc$60860$abc$54416$auto$opt_dff.cc:194:make_patterns_logic$20497, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 4 outputs.

3.36.87.1. Executing ABC.

3.36.88. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70531$abc$63025$abc$56971$inst_wrapper.ctl_rf.c6_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 19 gates and 42 wires to a netlist network with 23 inputs and 16 outputs.

3.36.88.1. Executing ABC.

3.36.89. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70563$abc$63059$abc$56971$inst_wrapper.ctl_rf.c6_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 22 gates and 48 wires to a netlist network with 26 inputs and 17 outputs.

3.36.89.1. Executing ABC.

3.36.90. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$63093$abc$56971$inst_wrapper.ctl_rf.c1_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 16 outputs.

3.36.90.1. Executing ABC.

3.36.91. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70631$abc$63128$abc$56971$inst_wrapper.ctl_rf.c1_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 20 gates and 43 wires to a netlist network with 23 inputs and 17 outputs.

3.36.91.1. Executing ABC.

3.36.92. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70665$abc$63162$abc$56971$inst_wrapper.ctl_rf.c0_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.36.92.1. Executing ABC.

3.36.93. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c0_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 15 outputs.

3.36.93.1. Executing ABC.

3.36.94. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c0_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 24 gates and 50 wires to a netlist network with 26 inputs and 16 outputs.

3.36.94.1. Executing ABC.

3.36.95. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69159$abc$60993$abc$56971$inst_wrapper.ctl_rf.c5_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 23 gates and 49 wires to a netlist network with 26 inputs and 17 outputs.

3.36.95.1. Executing ABC.

3.36.96. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70765$abc$63262$abc$56971$inst_wrapper.ctl_rf.c0_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 21 gates and 45 wires to a netlist network with 24 inputs and 17 outputs.

3.36.96.1. Executing ABC.

3.36.97. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70799$abc$61539$abc$55525$inst_wrapper.ctl_rf.c2_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 13 gates and 28 wires to a netlist network with 15 inputs and 12 outputs.

3.36.97.1. Executing ABC.

3.36.98. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c0_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 28 gates and 46 wires to a netlist network with 18 inputs and 20 outputs.

3.36.98.1. Executing ABC.

3.36.99. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70867$abc$63333$abc$56971$inst_wrapper.ctl_rf.c1_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.36.99.1. Executing ABC.

3.36.100. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70901$abc$63367$abc$56971$inst_wrapper.ctl_rf.c2_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 16 gates and 35 wires to a netlist network with 19 inputs and 14 outputs.

3.36.100.1. Executing ABC.

3.36.101. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c2_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 14 outputs.

3.36.101.1. Executing ABC.

3.36.102. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70963$abc$63431$abc$56971$inst_wrapper.ctl_rf.c2_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.36.102.1. Executing ABC.

3.36.103. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c2_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 9 outputs.

3.36.103.1. Executing ABC.

3.36.104. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c2_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 11 outputs.

3.36.104.1. Executing ABC.

3.36.105. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$71058$abc$63525$abc$56971$inst_wrapper.ctl_rf.c2_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 12 gates and 26 wires to a netlist network with 14 inputs and 12 outputs.

3.36.105.1. Executing ABC.

3.36.106. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c2_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 25 gates and 40 wires to a netlist network with 15 inputs and 20 outputs.

3.36.106.1. Executing ABC.

3.36.107. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c2_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 22 gates and 34 wires to a netlist network with 12 inputs and 20 outputs.

3.36.107.1. Executing ABC.

3.36.108. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$71196$auto$opt_dff.cc:194:make_patterns_logic$21071, asynchronously reset by !\HRSTn
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 3 outputs.

3.36.108.1. Executing ABC.

3.36.109. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69509$abc$61944$abc$56813$inst_wrapper.ctl_rf.c0bbs_b2we, asynchronously reset by !\HRSTn
Extracted 23 gates and 41 wires to a netlist network with 18 inputs and 17 outputs.

3.36.109.1. Executing ABC.

3.36.110. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$71238$auto$opt_dff.cc:194:make_patterns_logic$21056, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 3 outputs.

3.36.110.1. Executing ABC.

3.36.111. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$71246$abc$52454$auto$opt_dff.cc:194:make_patterns_logic$21230, asynchronously reset by !\HRSTn
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 3 outputs.

3.36.111.1. Executing ABC.

3.36.112. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$71423$auto$opt_dff.cc:194:make_patterns_logic$21062, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 3 outputs.

3.36.112.1. Executing ABC.

3.36.113. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69128$abc$55667$inst_wrapper.ctl_rf.c1_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 11 gates and 24 wires to a netlist network with 13 inputs and 8 outputs.

3.36.113.1. Executing ABC.

3.36.114. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$71431$auto$opt_dff.cc:194:make_patterns_logic$21059, asynchronously reset by !\HRSTn
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 3 outputs.

3.36.114.1. Executing ABC.

3.36.115. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$71439$auto$opt_dff.cc:194:make_patterns_logic$21155, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 3 outputs.

3.36.115.1. Executing ABC.

3.36.116. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69193$abc$61626$abc$55922$auto$opt_dff.cc:194:make_patterns_logic$21028, asynchronously reset by !\HRSTn
Extracted 24 gates and 35 wires to a netlist network with 11 inputs and 5 outputs.

3.36.116.1. Executing ABC.

3.36.117. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$71473$auto$opt_dff.cc:194:make_patterns_logic$21065, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 3 outputs.

3.36.117.1. Executing ABC.

3.36.118. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$71481$abc$60530$abc$56971$inst_wrapper.ctl_rf.c3_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 21 gates and 46 wires to a netlist network with 25 inputs and 16 outputs.

3.36.118.1. Executing ABC.

3.36.119. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \h0readyin, asynchronously reset by !\HRSTn
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 4 outputs.

3.36.119.1. Executing ABC.

3.36.120. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$71562$abc$52240$inst_wrapper.ahb_mst0.mx_idle2ns, asynchronously reset by !\HRSTn
Extracted 22 gates and 43 wires to a netlist network with 21 inputs and 9 outputs.

3.36.120.1. Executing ABC.

3.36.121. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by !$abc$73246$lo07, asynchronously reset by !\HRSTn
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 2 outputs.

3.36.121.1. Executing ABC.

3.36.122. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$71597$abc$55349$inst_wrapper.ctl_rf.c2_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 12 gates and 27 wires to a netlist network with 15 inputs and 9 outputs.

3.36.122.1. Executing ABC.

3.36.123. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$71615$auto$opt_dff.cc:194:make_patterns_logic$21068, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 3 outputs.

3.36.123.1. Executing ABC.

3.36.124. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$71623$abc$51361$auto$opt_dff.cc:219:make_patterns_logic$44760, asynchronously reset by !\HRSTn
Extracted 160 gates and 198 wires to a netlist network with 38 inputs and 8 outputs.

3.36.124.1. Executing ABC.

3.36.125. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69975$abc$62441$abc$54618$auto$opt_dff.cc:194:make_patterns_logic$20648, asynchronously reset by !\HRSTn
Extracted 20 gates and 26 wires to a netlist network with 6 inputs and 5 outputs.

3.36.125.1. Executing ABC.

3.36.126. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$71780$abc$51680$auto$opt_dff.cc:194:make_patterns_logic$20269, asynchronously reset by !\HRSTn
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 3 outputs.

3.36.126.1. Executing ABC.

3.36.127. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c2_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 18 gates and 39 wires to a netlist network with 21 inputs and 16 outputs.

3.36.127.1. Executing ABC.

3.36.128. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$71811$abc$60907$abc$54873$inst_wrapper.ctl_rf.c4_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 22 gates and 47 wires to a netlist network with 25 inputs and 17 outputs.

3.36.128.1. Executing ABC.

3.36.129. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$71841$abc$56971$inst_wrapper.ctl_rf.c3_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 27 gates and 45 wires to a netlist network with 18 inputs and 21 outputs.

3.36.129.1. Executing ABC.

3.36.130. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$71911$abc$63758$abc$53703$inst_wrapper.ctl_rf.c7_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 10 gates and 22 wires to a netlist network with 12 inputs and 8 outputs.

3.36.130.1. Executing ABC.

3.36.131. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$71962$abc$63776$abc$53684$auto$opt_dff.cc:194:make_patterns_logic$20345, asynchronously reset by !\HRSTn
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.36.131.1. Executing ABC.

3.36.132. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$71969$abc$63783$abc$54343$auto$opt_dff.cc:194:make_patterns_logic$20535, asynchronously reset by !\HRSTn
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.36.132.1. Executing ABC.

3.36.133. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$71976$abc$53571$inst_wrapper.ctl_rf.c7_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 42 gates and 77 wires to a netlist network with 35 inputs and 27 outputs.

3.36.133.1. Executing ABC.

3.36.134. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$72022$abc$53990$inst_wrapper.ctl_rf.c6_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 20 gates and 43 wires to a netlist network with 23 inputs and 15 outputs.

3.36.134.1. Executing ABC.

3.36.135. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$72052$abc$54151$flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n149$17898, asynchronously reset by !\HRSTn
Extracted 25 gates and 44 wires to a netlist network with 19 inputs and 20 outputs.

3.36.135.1. Executing ABC.

3.36.136. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$72090$abc$54472$flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n149$17447, asynchronously reset by !\HRSTn
Extracted 26 gates and 46 wires to a netlist network with 20 inputs and 20 outputs.

3.36.136.1. Executing ABC.

3.36.137. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$72127$abc$54643$inst_wrapper.ctl_rf.c4_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 17 gates and 38 wires to a netlist network with 21 inputs and 15 outputs.

3.36.137.1. Executing ABC.

3.36.138. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$72159$abc$54580$inst_wrapper.ctl_rf.c4_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 26 gates and 44 wires to a netlist network with 18 inputs and 22 outputs.

3.36.138.1. Executing ABC.

3.36.139. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68310$abc$60490$abc$56971$inst_wrapper.ctl_rf.c3_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 24 gates and 53 wires to a netlist network with 29 inputs and 15 outputs.

3.36.139.1. Executing ABC.

3.36.140. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$72197$abc$54804$flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n149$16996, asynchronously reset by !\HRSTn
Extracted 24 gates and 42 wires to a netlist network with 18 inputs and 20 outputs.

3.36.140.1. Executing ABC.

3.36.141. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$72234$abc$55125$flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n149$16545, asynchronously reset by !\HRSTn
Extracted 25 gates and 43 wires to a netlist network with 18 inputs and 20 outputs.

3.36.141.1. Executing ABC.

3.36.142. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$72271$abc$55456$flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n149$16094, asynchronously reset by !\HRSTn
Extracted 27 gates and 47 wires to a netlist network with 20 inputs and 20 outputs.

3.36.142.1. Executing ABC.

3.36.143. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$72308$abc$61141$abc$55413$auto$opt_dff.cc:194:make_patterns_logic$20765, asynchronously reset by !\HRSTn
Extracted 23 gates and 39 wires to a netlist network with 16 inputs and 14 outputs.

3.36.143.1. Executing ABC.

3.36.144. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$72337$abc$55551$inst_wrapper.ctl_rf.c1_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 27 gates and 45 wires to a netlist network with 18 inputs and 21 outputs.

3.36.144.1. Executing ABC.

3.36.145. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$72375$abc$55776$flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n149$15643, asynchronously reset by !\HRSTn
Extracted 29 gates and 52 wires to a netlist network with 23 inputs and 21 outputs.

3.36.145.1. Executing ABC.

3.36.146. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$72412$abc$55884$inst_wrapper.ctl_rf.c0_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 23 gates and 37 wires to a netlist network with 14 inputs and 21 outputs.

3.36.146.1. Executing ABC.

3.36.147. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$71160$abc$63628$abc$56971$inst_wrapper.ctl_rf.c2_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 28 gates and 49 wires to a netlist network with 21 inputs and 20 outputs.

3.36.147.1. Executing ABC.

3.36.148. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$72487$abc$63790$abc$54031$auto$opt_dff.cc:194:make_patterns_logic$20476, asynchronously reset by !\HRSTn
Extracted 11 gates and 19 wires to a netlist network with 8 inputs and 8 outputs.

3.36.148.1. Executing ABC.

3.36.149. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$72499$abc$63802$auto$opt_dff.cc:194:make_patterns_logic$21140, asynchronously reset by !\HRSTn
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 3 outputs.

3.36.149.1. Executing ABC.

3.36.150. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$72507$abc$63810$auto$opt_dff.cc:194:make_patterns_logic$21149, asynchronously reset by !\HRSTn
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 3 outputs.

3.36.150.1. Executing ABC.

3.36.151. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$72515$abc$63818$auto$opt_dff.cc:194:make_patterns_logic$21143, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 3 outputs.

3.36.151.1. Executing ABC.

3.36.152. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$72523$abc$63826$auto$opt_dff.cc:194:make_patterns_logic$21146, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 3 outputs.

3.36.152.1. Executing ABC.

3.36.153. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$72531$abc$63834$auto$opt_dff.cc:219:make_patterns_logic$21193, asynchronously reset by !\HRSTn
Extracted 3 gates and 8 wires to a netlist network with 5 inputs and 2 outputs.

3.36.153.1. Executing ABC.

3.36.154. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$72571$abc$63874$auto$opt_dff.cc:194:make_patterns_logic$21137, asynchronously reset by !\HRSTn
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 3 outputs.

3.36.154.1. Executing ABC.

3.36.155. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$72579$abc$63882$auto$opt_dff.cc:194:make_patterns_logic$21152, asynchronously reset by !\HRSTn
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 3 outputs.

3.36.155.1. Executing ABC.

3.36.156. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$63924$inst_wrapper.m1_mux.mux_no_we, asynchronously reset by !\HRSTn
Extracted 250 gates and 468 wires to a netlist network with 218 inputs and 49 outputs.

3.36.156.1. Executing ABC.

3.36.157. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$72868$abc$61651$abc$56057$inst_wrapper.ctl_rf.c0_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 25 gates and 47 wires to a netlist network with 22 inputs and 18 outputs.

3.36.157.1. Executing ABC.

3.36.158. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$72903$abc$54962$inst_wrapper.ctl_rf.c3_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 18 gates and 39 wires to a netlist network with 21 inputs and 15 outputs.

3.36.158.1. Executing ABC.

3.36.159. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$72935$abc$56971$inst_wrapper.ctl_rf.c3_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 17 gates and 37 wires to a netlist network with 20 inputs and 15 outputs.

3.36.159.1. Executing ABC.

3.36.160. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$71929$abc$61354$abc$55685$inst_wrapper.ctl_rf.c1_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 22 gates and 41 wires to a netlist network with 19 inputs and 19 outputs.

3.36.160.1. Executing ABC.

3.36.161. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$72587$abc$56971$inst_wrapper.ctl_rf.c7_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 16 gates and 37 wires to a netlist network with 21 inputs and 13 outputs.

3.36.161.1. Executing ABC.

3.36.162. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56971$inst_wrapper.ctl_rf.c1_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 22 gates and 47 wires to a netlist network with 25 inputs and 17 outputs.

3.36.162.1. Executing ABC.

3.36.163. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$72999$abc$56524$inst_wrapper.ctl_rf.c0dbs_b2we, asynchronously reset by !\HRSTn
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 17 outputs.

3.36.163.1. Executing ABC.

3.36.164. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$71528$abc$52464$inst_wrapper.ctl_rf.c5_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 18 gates and 39 wires to a netlist network with 21 inputs and 17 outputs.

3.36.164.1. Executing ABC.

3.36.165. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$72536$abc$63840$abc$56971$inst_wrapper.ctl_rf.c7_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 23 gates and 50 wires to a netlist network with 27 inputs and 18 outputs.

3.36.165.1. Executing ABC.

3.36.166. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$73033$abc$63890$abc$56971$inst_wrapper.ctl_rf.c7_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 24 gates and 52 wires to a netlist network with 28 inputs and 18 outputs.

3.36.166.1. Executing ABC.

3.36.167. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70484$abc$62947$abc$56971$inst_wrapper.ctl_rf.c4_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 22 gates and 36 wires to a netlist network with 14 inputs and 19 outputs.

3.36.167.1. Executing ABC.

3.36.168. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68958$abc$61329$abc$55271$auto$opt_dff.cc:194:make_patterns_logic$20838, asynchronously reset by !\HRSTn
Extracted 20 gates and 26 wires to a netlist network with 6 inputs and 5 outputs.

3.36.168.1. Executing ABC.

3.36.169. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$73105$abc$56937$inst_wrapper.ctl_rf.csr_b0we, asynchronously reset by !\HRSTn
Extracted 18 gates and 35 wires to a netlist network with 17 inputs and 14 outputs.

3.36.169.1. Executing ABC.

3.36.170. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$73131$abc$52017$inst_wrapper.ctl_rf.c6_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 32 gates and 69 wires to a netlist network with 37 inputs and 21 outputs.

3.36.170.1. Executing ABC.

3.36.171. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$73169$abc$55614$inst_wrapper.ctl_rf.c1_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 22 gates and 48 wires to a netlist network with 26 inputs and 17 outputs.

3.36.171.1. Executing ABC.

3.36.172. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$73201$abc$55947$inst_wrapper.ctl_rf.c0_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 18 gates and 40 wires to a netlist network with 22 inputs and 15 outputs.

3.36.172.1. Executing ABC.

3.36.173. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$73067$abc$54899$inst_wrapper.ctl_rf.c3_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 24 gates and 39 wires to a netlist network with 15 inputs and 21 outputs.

3.36.173.1. Executing ABC.

3.36.174. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$73233$abc$64280$abc$55111$inst_wrapper.ctl_rf.c3_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 9 gates and 12 wires to a netlist network with 3 inputs and 5 outputs.

3.36.174.1. Executing ABC.

3.36.175. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$73698$abc$52656$inst_wrapper.ctl_rf.c5_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 27 gates and 47 wires to a netlist network with 20 inputs and 20 outputs.

3.36.175.1. Executing ABC.

3.36.176. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$73735$abc$56971$inst_wrapper.ctl_rf.c3_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 24 gates and 39 wires to a netlist network with 15 inputs and 21 outputs.

3.36.176.1. Executing ABC.

3.36.177. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$73773$abc$56971$inst_wrapper.ctl_rf.c0_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 22 gates and 36 wires to a netlist network with 14 inputs and 19 outputs.

3.36.177.1. Executing ABC.

3.36.178. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$73809$abc$64293$abc$55033$inst_wrapper.ctl_rf.c3_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 22 gates and 40 wires to a netlist network with 18 inputs and 18 outputs.

3.36.178.1. Executing ABC.

3.36.179. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$73842$abc$54246$inst_wrapper.ctl_rf.c5_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 27 gates and 46 wires to a netlist network with 19 inputs and 23 outputs.

3.36.179.1. Executing ABC.

3.36.180. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$73880$abc$56971$inst_wrapper.ctl_rf.c0_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 33 gates and 58 wires to a netlist network with 25 inputs and 21 outputs.

3.36.180.1. Executing ABC.

3.36.181. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$73922$abc$53819$flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n149$18349, asynchronously reset by !\HRSTn
Extracted 29 gates and 52 wires to a netlist network with 23 inputs and 21 outputs.

3.36.181.1. Executing ABC.

3.36.182. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$73961$abc$53650$inst_wrapper.ctl_rf.c7_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 14 gates and 32 wires to a netlist network with 18 inputs and 12 outputs.

3.36.182.1. Executing ABC.

3.36.183. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$73995$abc$62983$abc$56971$inst_wrapper.ctl_rf.c4_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 18 gates and 39 wires to a netlist network with 21 inputs and 16 outputs.

3.36.183.1. Executing ABC.

3.36.184. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$74025$abc$64362$abc$54184$auto$opt_dff.cc:194:make_patterns_logic$20473, asynchronously reset by !\HRSTn
Extracted 15 gates and 26 wires to a netlist network with 11 inputs and 12 outputs.

3.36.184.1. Executing ABC.

3.36.185. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$72450$abc$56146$flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n149$15192, asynchronously reset by !\HRSTn
Extracted 20 gates and 33 wires to a netlist network with 13 inputs and 16 outputs.

3.36.185.1. Executing ABC.

3.36.186. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$71879$abc$63726$abc$54061$inst_wrapper.ctl_rf.c6_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 24 gates and 45 wires to a netlist network with 21 inputs and 18 outputs.

3.36.186.1. Executing ABC.

3.36.187. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$74042$abc$64379$abc$55079$auto$opt_dff.cc:194:make_patterns_logic$20670, asynchronously reset by !\HRSTn
Extracted 20 gates and 32 wires to a netlist network with 12 inputs and 15 outputs.

3.36.187.1. Executing ABC.

3.36.188. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$74169$abc$54309$inst_wrapper.ctl_rf.c5_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 21 gates and 45 wires to a netlist network with 24 inputs and 17 outputs.

3.36.188.1. Executing ABC.

3.36.189. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$74201$abc$64409$abc$54937$auto$opt_dff.cc:194:make_patterns_logic$20743, asynchronously reset by !\HRSTn
Extracted 20 gates and 26 wires to a netlist network with 6 inputs and 5 outputs.

3.36.189.1. Executing ABC.

3.36.190. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$74226$abc$64434$abc$54137$inst_wrapper.ctl_rf.c6_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 6 outputs.

3.36.190.1. Executing ABC.

3.36.191. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$74239$abc$64447$abc$53805$inst_wrapper.ctl_rf.c7_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 9 gates and 12 wires to a netlist network with 3 inputs and 5 outputs.

3.36.191.1. Executing ABC.

3.36.192. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$74252$abc$64460$abc$53721$inst_wrapper.ctl_rf.c7_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 21 gates and 39 wires to a netlist network with 18 inputs and 18 outputs.

3.36.192.1. Executing ABC.

3.36.193. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$74286$abc$64492$abc$53465$inst_wrapper.ctl_rf.c5_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 25 gates and 41 wires to a netlist network with 16 inputs and 21 outputs.

3.36.193.1. Executing ABC.

3.36.194. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$74324$abc$56971$inst_wrapper.ctl_rf.c7_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 21 gates and 46 wires to a netlist network with 25 inputs and 16 outputs.

3.36.194.1. Executing ABC.

3.36.195. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$74355$abc$60806$abc$54760$auto$opt_dff.cc:194:make_patterns_logic$20575, asynchronously reset by !\HRSTn
Extracted 22 gates and 37 wires to a netlist network with 15 inputs and 14 outputs.

3.36.195.1. Executing ABC.

3.36.196. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$64561$abc$55069$auto$opt_dff.cc:194:make_patterns_logic$20687, asynchronously reset by !\HRSTn
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 4 outputs.

3.36.196.1. Executing ABC.

3.36.197. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60741$abc$54714$inst_wrapper.ctl_rf.c4_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 24 gates and 44 wires to a netlist network with 20 inputs and 18 outputs.

3.36.197.1. Executing ABC.

3.36.198. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$64571$abc$54199$auto$opt_dff.cc:194:make_patterns_logic$20455, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.36.198.1. Executing ABC.

3.36.199. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$64592$abc$53431$inst_wrapper.ctl_rf.c5_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 16 gates and 35 wires to a netlist network with 19 inputs and 15 outputs.

3.36.199.1. Executing ABC.

3.36.200. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55233$inst_wrapper.ctl_rf.c2_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 26 gates and 43 wires to a netlist network with 17 inputs and 21 outputs.

3.36.200.1. Executing ABC.

3.36.201. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$64624$abc$53324$inst_wrapper.ch_sel.dma_rrarb0.next_ch, asynchronously reset by !\HRSTn
Extracted 75 gates and 112 wires to a netlist network with 37 inputs and 7 outputs.

3.36.201.1. Executing ABC.

yosys> opt_ffinv

3.37. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 8 inverters.

yosys> opt -sat

3.38. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.38.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~71 debug messages>

yosys> opt_merge -nomux

3.38.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
<suppressed ~471 debug messages>
Removed a total of 157 cells.

yosys> opt_muxtree

3.38.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.38.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.38.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.38.6. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $abc$51537$auto$blifparse.cc:362:parse_blif$51539 ($_DFFE_PN0P_) from module wrapper_dma.
Removing always-active EN on $abc$51511$auto$blifparse.cc:362:parse_blif$51512 ($_DFFE_PN0P_) from module wrapper_dma.
Adding EN signal on $abc$77328$auto$blifparse.cc:362:parse_blif$77329 ($_DFFE_PN0P_) from module wrapper_dma (D = $abc$77328$li0_li0, Q = $abc$77328$lo0).
Removing always-active EN on $abc$51537$auto$blifparse.cc:362:parse_blif$51538 ($_DFFE_PN0P_) from module wrapper_dma.
Removing always-active EN on $abc$51511$auto$blifparse.cc:362:parse_blif$51513 ($_DFFE_PN0P_) from module wrapper_dma.

yosys> opt_clean

3.38.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 5 unused cells and 40633 unused wires.
<suppressed ~419 debug messages>

yosys> opt_expr

3.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~2 debug messages>

3.38.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.38.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.38.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.38.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.38.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.38.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.38.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

3.38.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.38.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.38.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.38.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.38.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.38.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..

yosys> opt_expr

3.38.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

3.38.23. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /home/users/temp_dir/yosys_fmj87b/abc_tmp_1.scr

3.39. Executing ABC pass (technology mapping using ABC).

3.39.1. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Extracted 7727 gates and 9724 wires to a netlist network with 1996 inputs and 899 outputs.

3.39.1.1. Executing ABC.
DE:   #PIs = 1996  #Luts =  2656  Max Lvl =  11  Avg Lvl =   3.08  [   0.37 sec. at Pass 0]
DE:   #PIs = 1996  #Luts =  2416  Max Lvl =  11  Avg Lvl =   3.10  [  12.85 sec. at Pass 1]
DE:   #PIs = 1996  #Luts =  2363  Max Lvl =  10  Avg Lvl =   3.08  [   3.11 sec. at Pass 2]
DE:   #PIs = 1996  #Luts =  2363  Max Lvl =  10  Avg Lvl =   3.08  [   5.46 sec. at Pass 3]
DE:   #PIs = 1996  #Luts =  2334  Max Lvl =   9  Avg Lvl =   3.06  [   4.32 sec. at Pass 4]
DE:   #PIs = 1996  #Luts =  2329  Max Lvl =   9  Avg Lvl =   3.05  [   6.72 sec. at Pass 5]
DE:   #PIs = 1996  #Luts =  2315  Max Lvl =   9  Avg Lvl =   2.95  [   5.33 sec. at Pass 6]
DE:   #PIs = 1996  #Luts =  2315  Max Lvl =   9  Avg Lvl =   2.95  [   8.13 sec. at Pass 7]
DE:   #PIs = 1996  #Luts =  2310  Max Lvl =   9  Avg Lvl =   2.96  [   5.67 sec. at Pass 8]
DE:   #PIs = 1996  #Luts =  2310  Max Lvl =   9  Avg Lvl =   2.96  [   6.61 sec. at Pass 9]
DE:   #PIs = 1996  #Luts =  2304  Max Lvl =   9  Avg Lvl =   3.00  [   5.42 sec. at Pass 10]
DE:   #PIs = 1996  #Luts =  2302  Max Lvl =  10  Avg Lvl =   2.99  [   7.23 sec. at Pass 11]
DE:   #PIs = 1996  #Luts =  2300  Max Lvl =  10  Avg Lvl =   3.02  [   4.19 sec. at Pass 12]
DE:   #PIs = 1996  #Luts =  2300  Max Lvl =  10  Avg Lvl =   3.02  [   8.48 sec. at Pass 13]
DE:   #PIs = 1996  #Luts =  2299  Max Lvl =  10  Avg Lvl =   3.07  [   5.13 sec. at Pass 14]
DE:   #PIs = 1996  #Luts =  2299  Max Lvl =  10  Avg Lvl =   3.07  [   7.35 sec. at Pass 15]
DE:   #PIs = 1996  #Luts =  2294  Max Lvl =  10  Avg Lvl =   3.11  [   1.29 sec. at Pass 16]

yosys> opt

3.40. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.40.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

yosys> opt_merge -nomux

3.40.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.40.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.40.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.40.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_dff

3.40.6. Executing OPT_DFF pass (perform DFF optimizations).
Handling always-active async load on $auto$ff.cc:262:slice$32050 ($_DLATCH_P_) from module wrapper_dma (changing to combinatorial circuit).
Handling always-active async load on $auto$ff.cc:262:slice$32049 ($_DLATCH_P_) from module wrapper_dma (changing to combinatorial circuit).
Handling always-active async load on $auto$ff.cc:262:slice$32048 ($_DLATCH_P_) from module wrapper_dma (changing to combinatorial circuit).
Handling never-active EN on $auto$ff.cc:262:slice$27321 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$27320 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$27319 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$27318 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$27317 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$27316 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$27315 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$27314 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$27313 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$27312 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$27311 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$27310 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$27309 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$27308 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$27307 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$27306 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$65324$auto$blifparse.cc:362:parse_blif$65340 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$65324$auto$blifparse.cc:362:parse_blif$65339 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$65324$auto$blifparse.cc:362:parse_blif$65338 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$65324$auto$blifparse.cc:362:parse_blif$65337 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$65324$auto$blifparse.cc:362:parse_blif$65336 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$65324$auto$blifparse.cc:362:parse_blif$65335 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$65324$auto$blifparse.cc:362:parse_blif$65334 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$65324$auto$blifparse.cc:362:parse_blif$65333 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$65324$auto$blifparse.cc:362:parse_blif$65332 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$65324$auto$blifparse.cc:362:parse_blif$65331 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$65324$auto$blifparse.cc:362:parse_blif$65330 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$65324$auto$blifparse.cc:362:parse_blif$65329 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$65324$auto$blifparse.cc:362:parse_blif$65328 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$65324$auto$blifparse.cc:362:parse_blif$65327 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$65324$auto$blifparse.cc:362:parse_blif$65326 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$65324$auto$blifparse.cc:362:parse_blif$65325 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$67684$auto$blifparse.cc:362:parse_blif$67700 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$67684$auto$blifparse.cc:362:parse_blif$67699 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$67684$auto$blifparse.cc:362:parse_blif$67698 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$67684$auto$blifparse.cc:362:parse_blif$67697 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$67684$auto$blifparse.cc:362:parse_blif$67696 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$67684$auto$blifparse.cc:362:parse_blif$67695 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$67684$auto$blifparse.cc:362:parse_blif$67694 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$67684$auto$blifparse.cc:362:parse_blif$67693 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$67684$auto$blifparse.cc:362:parse_blif$67692 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$67684$auto$blifparse.cc:362:parse_blif$67691 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$67684$auto$blifparse.cc:362:parse_blif$67690 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$67684$auto$blifparse.cc:362:parse_blif$67689 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$67684$auto$blifparse.cc:362:parse_blif$67688 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$67684$auto$blifparse.cc:362:parse_blif$67687 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$67684$auto$blifparse.cc:362:parse_blif$67686 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$67684$auto$blifparse.cc:362:parse_blif$67685 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$71257$auto$blifparse.cc:362:parse_blif$71273 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$71257$auto$blifparse.cc:362:parse_blif$71272 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$71257$auto$blifparse.cc:362:parse_blif$71271 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$71257$auto$blifparse.cc:362:parse_blif$71270 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$71257$auto$blifparse.cc:362:parse_blif$71269 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$71257$auto$blifparse.cc:362:parse_blif$71268 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$71257$auto$blifparse.cc:362:parse_blif$71267 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$71257$auto$blifparse.cc:362:parse_blif$71266 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$71257$auto$blifparse.cc:362:parse_blif$71265 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$71257$auto$blifparse.cc:362:parse_blif$71264 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$71257$auto$blifparse.cc:362:parse_blif$71263 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$71257$auto$blifparse.cc:362:parse_blif$71262 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$71257$auto$blifparse.cc:362:parse_blif$71261 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$71257$auto$blifparse.cc:362:parse_blif$71260 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$71257$auto$blifparse.cc:362:parse_blif$71259 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$71257$auto$blifparse.cc:362:parse_blif$71258 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Setting constant 0-bit at position 0 on $abc$71257$auto$blifparse.cc:362:parse_blif$71258 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$71257$auto$blifparse.cc:362:parse_blif$71259 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$71257$auto$blifparse.cc:362:parse_blif$71260 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$71257$auto$blifparse.cc:362:parse_blif$71261 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$71257$auto$blifparse.cc:362:parse_blif$71262 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$71257$auto$blifparse.cc:362:parse_blif$71263 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$71257$auto$blifparse.cc:362:parse_blif$71264 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$71257$auto$blifparse.cc:362:parse_blif$71265 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$71257$auto$blifparse.cc:362:parse_blif$71266 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$71257$auto$blifparse.cc:362:parse_blif$71267 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$71257$auto$blifparse.cc:362:parse_blif$71268 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$71257$auto$blifparse.cc:362:parse_blif$71269 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$71257$auto$blifparse.cc:362:parse_blif$71270 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$71257$auto$blifparse.cc:362:parse_blif$71271 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$71257$auto$blifparse.cc:362:parse_blif$71272 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$71257$auto$blifparse.cc:362:parse_blif$71273 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$67684$auto$blifparse.cc:362:parse_blif$67685 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$67684$auto$blifparse.cc:362:parse_blif$67686 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$67684$auto$blifparse.cc:362:parse_blif$67687 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$67684$auto$blifparse.cc:362:parse_blif$67688 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$67684$auto$blifparse.cc:362:parse_blif$67689 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$67684$auto$blifparse.cc:362:parse_blif$67690 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$67684$auto$blifparse.cc:362:parse_blif$67691 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$67684$auto$blifparse.cc:362:parse_blif$67692 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$67684$auto$blifparse.cc:362:parse_blif$67693 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$67684$auto$blifparse.cc:362:parse_blif$67694 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$67684$auto$blifparse.cc:362:parse_blif$67695 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$67684$auto$blifparse.cc:362:parse_blif$67696 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$67684$auto$blifparse.cc:362:parse_blif$67697 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$67684$auto$blifparse.cc:362:parse_blif$67698 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$67684$auto$blifparse.cc:362:parse_blif$67699 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$67684$auto$blifparse.cc:362:parse_blif$67700 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$65324$auto$blifparse.cc:362:parse_blif$65325 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$65324$auto$blifparse.cc:362:parse_blif$65326 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$65324$auto$blifparse.cc:362:parse_blif$65327 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$65324$auto$blifparse.cc:362:parse_blif$65328 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$65324$auto$blifparse.cc:362:parse_blif$65329 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$65324$auto$blifparse.cc:362:parse_blif$65330 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$65324$auto$blifparse.cc:362:parse_blif$65331 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$65324$auto$blifparse.cc:362:parse_blif$65332 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$65324$auto$blifparse.cc:362:parse_blif$65333 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$65324$auto$blifparse.cc:362:parse_blif$65334 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$65324$auto$blifparse.cc:362:parse_blif$65335 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$65324$auto$blifparse.cc:362:parse_blif$65336 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$65324$auto$blifparse.cc:362:parse_blif$65337 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$65324$auto$blifparse.cc:362:parse_blif$65338 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$65324$auto$blifparse.cc:362:parse_blif$65339 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$65324$auto$blifparse.cc:362:parse_blif$65340 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$27306 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$27307 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$27308 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$27309 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$27310 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$27311 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$27312 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$27313 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$27314 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$27315 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$27316 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$27317 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$27318 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$27319 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$27320 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$27321 ($_DLATCH_N_) from module wrapper_dma.

yosys> opt_clean

3.40.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 481 unused cells and 9908 unused wires.
<suppressed ~889 debug messages>

yosys> opt_expr

3.40.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

3.40.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.40.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.40.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.40.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
<suppressed ~96 debug messages>
Removed a total of 32 cells.

yosys> opt_dff

3.40.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.40.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.40.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

3.40.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.40.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.40.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.40.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_dff

3.40.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.40.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..

yosys> opt_expr

3.40.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

3.40.23. Finished OPT passes. (There is nothing left to do.)

yosys> opt_ffinv

3.41. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 2 inverters.

yosys> stat

3.42. Printing statistics.

=== wrapper_dma ===

   Number of wires:               4150
   Number of wire bits:          15046
   Number of public wires:        1553
   Number of public wire bits:   12449
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3575
     $_DFFE_PN0N_                    1
     $_DFFE_PN0P_                 1622
     $_DFFE_PN1P_                    9
     $_DFF_PN0_                     53
     $_DFF_PN1_                      1
     $_DFF_P_                       20
     $lut                         1869


yosys> shregmap -minlen 8 -maxlen 20

3.43. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.44. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.45. Printing statistics.

=== wrapper_dma ===

   Number of wires:               4150
   Number of wire bits:          15046
   Number of public wires:        1553
   Number of public wire bits:   12449
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3575
     $_DFFE_PN0N_                    1
     $_DFFE_PN0P_                 1622
     $_DFFE_PN1P_                    9
     $_DFF_PN0_                     53
     $_DFF_PN1_                      1
     $_DFF_P_                       20
     $lut                         1869


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.46. Executing TECHMAP pass (map to technology primitives).

3.46.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.46.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.46.3. Continuing TECHMAP pass.
Using template \$_DFFE_PN0P_ for cells of type $_DFFE_PN0P_.
Using template \$_DFF_PN0_ for cells of type $_DFF_PN0_.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFFE_PN1P_ for cells of type $_DFFE_PN1P_.
Using template \$_DFFE_PN0N_ for cells of type $_DFFE_PN0N_.
Using template \$_DFF_PN1_ for cells of type $_DFF_PN1_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~3712 debug messages>

yosys> opt_expr -mux_undef

3.47. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~54619 debug messages>

yosys> simplemap

3.48. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.49. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

yosys> opt_merge

3.50. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
<suppressed ~27864 debug messages>
Removed a total of 9288 cells.

yosys> opt_dff -nodffe -nosdff

3.51. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.52. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 13 unused cells and 12813 unused wires.
<suppressed ~14 debug messages>

yosys> opt -nodffe -nosdff

3.53. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.53.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~2660 debug messages>

yosys> opt_merge -nomux

3.53.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_muxtree

3.53.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.53.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.53.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.53.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.53.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 0 unused cells and 337 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.53.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

3.53.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.53.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.53.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.53.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.53.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.53.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..

yosys> opt_expr

3.53.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

3.53.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /home/users/temp_dir/yosys_fmj87b/abc_tmp_2.scr

3.54. Executing ABC pass (technology mapping using ABC).

3.54.1. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Extracted 7035 gates and 8872 wires to a netlist network with 1835 inputs and 724 outputs.

3.54.1.1. Executing ABC.
DE:   #PIs = 1835  #Luts =  1836  Max Lvl =  11  Avg Lvl =   3.42  [   0.44 sec. at Pass 0]
DE:   #PIs = 1835  #Luts =  1783  Max Lvl =  11  Avg Lvl =   3.27  [  14.03 sec. at Pass 1]
DE:   #PIs = 1835  #Luts =  1753  Max Lvl =  11  Avg Lvl =   3.44  [   3.73 sec. at Pass 2]
DE:   #PIs = 1835  #Luts =  1745  Max Lvl =  11  Avg Lvl =   3.25  [   5.61 sec. at Pass 3]
DE:   #PIs = 1835  #Luts =  1744  Max Lvl =  11  Avg Lvl =   3.27  [   4.74 sec. at Pass 4]
DE:   #PIs = 1835  #Luts =  1744  Max Lvl =  11  Avg Lvl =   3.27  [   5.83 sec. at Pass 5]
DE:   #PIs = 1835  #Luts =  1743  Max Lvl =  10  Avg Lvl =   3.30  [   3.53 sec. at Pass 6]
DE:   #PIs = 1835  #Luts =  1742  Max Lvl =  12  Avg Lvl =   3.27  [   8.01 sec. at Pass 7]
DE:   #PIs = 1835  #Luts =  1741  Max Lvl =  10  Avg Lvl =   3.33  [   5.07 sec. at Pass 8]
DE:   #PIs = 1835  #Luts =  1740  Max Lvl =  10  Avg Lvl =   3.32  [   8.94 sec. at Pass 9]
DE:   #PIs = 1835  #Luts =  1740  Max Lvl =  10  Avg Lvl =   3.32  [   5.94 sec. at Pass 10]
DE:   #PIs = 1835  #Luts =  1739  Max Lvl =  10  Avg Lvl =   3.34  [   9.55 sec. at Pass 11]
DE:   #PIs = 1835  #Luts =  1739  Max Lvl =  10  Avg Lvl =   3.34  [   6.68 sec. at Pass 12]
DE:   #PIs = 1835  #Luts =  1739  Max Lvl =  10  Avg Lvl =   3.34  [   9.31 sec. at Pass 13]
DE:   #PIs = 1835  #Luts =  1738  Max Lvl =  11  Avg Lvl =   3.23  [   5.72 sec. at Pass 14]
DE:   #PIs = 1835  #Luts =  1738  Max Lvl =  11  Avg Lvl =   3.23  [   8.52 sec. at Pass 15]
DE:   #PIs = 1835  #Luts =  1737  Max Lvl =  11  Avg Lvl =   3.22  [   5.36 sec. at Pass 16]
DE:   #PIs = 1835  #Luts =  1737  Max Lvl =  11  Avg Lvl =   3.22  [   7.54 sec. at Pass 17]
DE:   #PIs = 1835  #Luts =  1737  Max Lvl =  11  Avg Lvl =   3.22  [   5.83 sec. at Pass 18]
DE:   #PIs = 1835  #Luts =  1737  Max Lvl =  11  Avg Lvl =   3.22  [   8.16 sec. at Pass 19]
DE:   #PIs = 1835  #Luts =  1736  Max Lvl =  11  Avg Lvl =   3.26  [   1.53 sec. at Pass 20]

yosys> opt

3.55. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.55.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

yosys> opt_merge -nomux

3.55.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.55.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.55.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.55.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_dff

3.55.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.55.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 0 unused cells and 7970 unused wires.
<suppressed ~13 debug messages>

yosys> opt_expr

3.55.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

3.55.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.55.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.55.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.55.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_dff

3.55.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.55.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..

yosys> opt_expr

3.55.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

3.55.16. Finished OPT passes. (There is nothing left to do.)

yosys> hierarchy -check

3.56. Executing HIERARCHY pass (managing design hierarchy).

3.56.1. Analyzing design hierarchy..
Top module:  \wrapper_dma

3.56.2. Analyzing design hierarchy..
Top module:  \wrapper_dma
Removed 0 unused modules.

yosys> stat

3.57. Printing statistics.

=== wrapper_dma ===

   Number of wires:               4009
   Number of wire bits:          14883
   Number of public wires:        1541
   Number of public wire bits:   12415
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3442
     $lut                         1736
     dffsre                       1706


yosys> opt_clean -purge

3.58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 0 unused cells and 1204 unused wires.
<suppressed ~1204 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.59. Executing Verilog backend.

yosys> bmuxmap

3.59.1. Executing BMUXMAP pass.

yosys> demuxmap

3.59.2. Executing DEMUXMAP pass.

yosys> clean_zerowidth
Dumping module `\wrapper_dma'.

Warnings: 17 unique messages, 32 total
End of script. Logfile hash: d74e2fa5ee, CPU: user 169.04s system 7.44s, MEM: 180.67 MB peak
Yosys 0.17+76 (git sha1 ba67c2ec9, gcc 9.1.0 -fPIC -Os)
Time spent: 93% 6x abc (1943 sec), 2% 35x opt_dff (57 sec), ...
real 508.93
user 1915.62
sys 156.46
