# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab0_PaoloLauricella2024.srcs/sources_1/new/design.vhd" \
"../../../../lab0_PaoloLauricella2024.srcs/sim_1/new/sim.vhd" \

# Do not sort compile order
nosort
