# Register bit description for CTRL_RESET

**Source**: Page 49, Chunk 188  
**Category**: Register bit description for CTRL_RESET  
**Chunk Index**: 188

---

Table 72 CTRL_RESET register bit description
Reset
Bit Name Bit Description Bits
Value
SOFTRESET_CTRL Writing 4b1010 to this field generates a SPI soft reset. SPI Communication is not [3:0] 4b0000
allowed during 2ms after SPI SOFTRESET.

---

**AI Reasoning**: The content describes the bit fields and their functions for the CTRL_RESET register, which is a technical specification detail. Placing it under 'specifications' makes it easily accessible for those looking for detailed register information. The filename captures the essence of the content by specifying the register name and its purpose.
