#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000201895cdae0 .scope module, "twenty_bit_bitwise_xor_tb" "twenty_bit_bitwise_xor_tb" 2 3;
 .timescale 0 0;
v000002018962b2a0_0 .var "i0", 19 0;
v0000020189629b80_0 .var "i1", 19 0;
v0000020189629ea0_0 .net "s", 19 0, L_000002018962fb60;  1 drivers
S_00000201895cdc70 .scope module, "bwxor" "twenty_bit_bitwise_xor" 2 8, 3 1 0, S_00000201895cdae0;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "i0";
    .port_info 1 /INPUT 20 "i1";
    .port_info 2 /OUTPUT 20 "s";
v000002018962a620_0 .net *"_ivl_0", 0 0, L_00000201895c3d30;  1 drivers
v000002018962abc0_0 .net *"_ivl_12", 0 0, L_00000201895c3da0;  1 drivers
v000002018962b020_0 .net *"_ivl_16", 0 0, L_00000201895c3fd0;  1 drivers
v0000020189629fe0_0 .net *"_ivl_20", 0 0, L_000002018962e820;  1 drivers
v000002018962a940_0 .net *"_ivl_24", 0 0, L_000002018962e970;  1 drivers
v000002018962ad00_0 .net *"_ivl_28", 0 0, L_000002018962e190;  1 drivers
v000002018962b520_0 .net *"_ivl_32", 0 0, L_000002018962e2e0;  1 drivers
v0000020189629900_0 .net *"_ivl_36", 0 0, L_000002018962e9e0;  1 drivers
v0000020189629cc0_0 .net *"_ivl_4", 0 0, L_00000201895c3940;  1 drivers
v000002018962a120_0 .net *"_ivl_40", 0 0, L_000002018962ea50;  1 drivers
v000002018962b3e0_0 .net *"_ivl_44", 0 0, L_000002018962dcc0;  1 drivers
v000002018962ada0_0 .net *"_ivl_48", 0 0, L_000002018962df60;  1 drivers
v000002018962ae40_0 .net *"_ivl_52", 0 0, L_000002018962e580;  1 drivers
v0000020189629e00_0 .net *"_ivl_56", 0 0, L_000002018962e660;  1 drivers
v0000020189629f40_0 .net *"_ivl_60", 0 0, L_000002018962dfd0;  1 drivers
v0000020189629d60_0 .net *"_ivl_64", 0 0, L_000002018962e200;  1 drivers
v000002018962aee0_0 .net *"_ivl_68", 0 0, L_000002018962e040;  1 drivers
v000002018962a440_0 .net *"_ivl_72", 0 0, L_000002018962e5f0;  1 drivers
v000002018962a1c0_0 .net *"_ivl_76", 0 0, L_000002018962eac0;  1 drivers
v000002018962a300_0 .net *"_ivl_8", 0 0, L_00000201895c3e10;  1 drivers
v0000020189629a40_0 .net "i0", 19 0, v000002018962b2a0_0;  1 drivers
v000002018962b340_0 .net "i1", 19 0, v0000020189629b80_0;  1 drivers
v000002018962b0c0_0 .net "s", 19 0, L_000002018962fb60;  alias, 1 drivers
L_000002018962b160 .part v000002018962b2a0_0, 0, 1;
L_000002018962b200 .part v0000020189629b80_0, 0, 1;
L_00000201896297c0 .part v000002018962b2a0_0, 1, 1;
L_000002018962a4e0 .part v0000020189629b80_0, 1, 1;
L_0000020189629680 .part v000002018962b2a0_0, 2, 1;
L_000002018962a3a0 .part v0000020189629b80_0, 2, 1;
L_0000020189629c20 .part v000002018962b2a0_0, 3, 1;
L_000002018962a580 .part v0000020189629b80_0, 3, 1;
L_000002018962a6c0 .part v000002018962b2a0_0, 4, 1;
L_000002018962a760 .part v0000020189629b80_0, 4, 1;
L_000002018962a800 .part v000002018962b2a0_0, 5, 1;
L_000002018962fc00 .part v0000020189629b80_0, 5, 1;
L_000002018962fd40 .part v000002018962b2a0_0, 6, 1;
L_000002018962ed00 .part v0000020189629b80_0, 6, 1;
L_0000020189630380 .part v000002018962b2a0_0, 7, 1;
L_0000020189630100 .part v0000020189629b80_0, 7, 1;
L_0000020189630560 .part v000002018962b2a0_0, 8, 1;
L_000002018962f8e0 .part v0000020189629b80_0, 8, 1;
L_000002018962fa20 .part v000002018962b2a0_0, 9, 1;
L_000002018962ffc0 .part v0000020189629b80_0, 9, 1;
L_00000201896301a0 .part v000002018962b2a0_0, 10, 1;
L_000002018962f840 .part v0000020189629b80_0, 10, 1;
L_000002018962f7a0 .part v000002018962b2a0_0, 11, 1;
L_000002018962f3e0 .part v0000020189629b80_0, 11, 1;
L_000002018962f0c0 .part v000002018962b2a0_0, 12, 1;
L_0000020189630060 .part v0000020189629b80_0, 12, 1;
L_000002018962fca0 .part v000002018962b2a0_0, 13, 1;
L_000002018962f020 .part v0000020189629b80_0, 13, 1;
L_000002018962f700 .part v000002018962b2a0_0, 14, 1;
L_000002018962f5c0 .part v0000020189629b80_0, 14, 1;
L_000002018962fde0 .part v000002018962b2a0_0, 15, 1;
L_0000020189630a60 .part v0000020189629b80_0, 15, 1;
L_0000020189630920 .part v000002018962b2a0_0, 16, 1;
L_000002018962f980 .part v0000020189629b80_0, 16, 1;
L_0000020189630420 .part v000002018962b2a0_0, 17, 1;
L_00000201896304c0 .part v0000020189629b80_0, 17, 1;
L_000002018962fac0 .part v000002018962b2a0_0, 18, 1;
L_0000020189630b00 .part v0000020189629b80_0, 18, 1;
LS_000002018962fb60_0_0 .concat8 [ 1 1 1 1], L_00000201895c3d30, L_00000201895c3940, L_00000201895c3e10, L_00000201895c3da0;
LS_000002018962fb60_0_4 .concat8 [ 1 1 1 1], L_00000201895c3fd0, L_000002018962e820, L_000002018962e970, L_000002018962e190;
LS_000002018962fb60_0_8 .concat8 [ 1 1 1 1], L_000002018962e2e0, L_000002018962e9e0, L_000002018962ea50, L_000002018962dcc0;
LS_000002018962fb60_0_12 .concat8 [ 1 1 1 1], L_000002018962df60, L_000002018962e580, L_000002018962e660, L_000002018962dfd0;
LS_000002018962fb60_0_16 .concat8 [ 1 1 1 1], L_000002018962e200, L_000002018962e040, L_000002018962e5f0, L_000002018962eac0;
LS_000002018962fb60_1_0 .concat8 [ 4 4 4 4], LS_000002018962fb60_0_0, LS_000002018962fb60_0_4, LS_000002018962fb60_0_8, LS_000002018962fb60_0_12;
LS_000002018962fb60_1_4 .concat8 [ 4 0 0 0], LS_000002018962fb60_0_16;
L_000002018962fb60 .concat8 [ 16 4 0 0], LS_000002018962fb60_1_0, LS_000002018962fb60_1_4;
L_0000020189630240 .part v000002018962b2a0_0, 19, 1;
L_000002018962f480 .part v0000020189629b80_0, 19, 1;
S_00000201895c5fc0 .scope generate, "genblk1[0]" "genblk1[0]" 3 8, 3 8 0, S_00000201895cdc70;
 .timescale 0 0;
P_00000201895bf4f0 .param/l "i" 0 3 8, +C4<00>;
L_00000201895c3d30 .functor XOR 1, L_000002018962b160, L_000002018962b200, C4<0>, C4<0>;
v00000201895c7160_0 .net *"_ivl_0", 0 0, L_000002018962b160;  1 drivers
v00000201895c84c0_0 .net *"_ivl_1", 0 0, L_000002018962b200;  1 drivers
S_00000201895c6150 .scope generate, "genblk1[1]" "genblk1[1]" 3 8, 3 8 0, S_00000201895cdc70;
 .timescale 0 0;
P_00000201895beb70 .param/l "i" 0 3 8, +C4<01>;
L_00000201895c3940 .functor XOR 1, L_00000201896297c0, L_000002018962a4e0, C4<0>, C4<0>;
v00000201895c7520_0 .net *"_ivl_0", 0 0, L_00000201896297c0;  1 drivers
v00000201895c7840_0 .net *"_ivl_1", 0 0, L_000002018962a4e0;  1 drivers
S_0000020189627360 .scope generate, "genblk1[2]" "genblk1[2]" 3 8, 3 8 0, S_00000201895cdc70;
 .timescale 0 0;
P_00000201895bebb0 .param/l "i" 0 3 8, +C4<010>;
L_00000201895c3e10 .functor XOR 1, L_0000020189629680, L_000002018962a3a0, C4<0>, C4<0>;
v00000201895c7fc0_0 .net *"_ivl_0", 0 0, L_0000020189629680;  1 drivers
v00000201895c72a0_0 .net *"_ivl_1", 0 0, L_000002018962a3a0;  1 drivers
S_00000201896274f0 .scope generate, "genblk1[3]" "genblk1[3]" 3 8, 3 8 0, S_00000201895cdc70;
 .timescale 0 0;
P_00000201895c5300 .param/l "i" 0 3 8, +C4<011>;
L_00000201895c3da0 .functor XOR 1, L_0000020189629c20, L_000002018962a580, C4<0>, C4<0>;
v00000201895c75c0_0 .net *"_ivl_0", 0 0, L_0000020189629c20;  1 drivers
v00000201895c86a0_0 .net *"_ivl_1", 0 0, L_000002018962a580;  1 drivers
S_0000020189627680 .scope generate, "genblk1[4]" "genblk1[4]" 3 8, 3 8 0, S_00000201895cdc70;
 .timescale 0 0;
P_00000201895c5600 .param/l "i" 0 3 8, +C4<0100>;
L_00000201895c3fd0 .functor XOR 1, L_000002018962a6c0, L_000002018962a760, C4<0>, C4<0>;
v00000201895c89c0_0 .net *"_ivl_0", 0 0, L_000002018962a6c0;  1 drivers
v00000201895c7700_0 .net *"_ivl_1", 0 0, L_000002018962a760;  1 drivers
S_0000020189627810 .scope generate, "genblk1[5]" "genblk1[5]" 3 8, 3 8 0, S_00000201895cdc70;
 .timescale 0 0;
P_00000201895c5080 .param/l "i" 0 3 8, +C4<0101>;
L_000002018962e820 .functor XOR 1, L_000002018962a800, L_000002018962fc00, C4<0>, C4<0>;
v00000201895c77a0_0 .net *"_ivl_0", 0 0, L_000002018962a800;  1 drivers
v00000201895c7a20_0 .net *"_ivl_1", 0 0, L_000002018962fc00;  1 drivers
S_00000201896279a0 .scope generate, "genblk1[6]" "genblk1[6]" 3 8, 3 8 0, S_00000201895cdc70;
 .timescale 0 0;
P_00000201895c51c0 .param/l "i" 0 3 8, +C4<0110>;
L_000002018962e970 .functor XOR 1, L_000002018962fd40, L_000002018962ed00, C4<0>, C4<0>;
v00000201895c7de0_0 .net *"_ivl_0", 0 0, L_000002018962fd40;  1 drivers
v00000201895c7c00_0 .net *"_ivl_1", 0 0, L_000002018962ed00;  1 drivers
S_0000020189627b30 .scope generate, "genblk1[7]" "genblk1[7]" 3 8, 3 8 0, S_00000201895cdc70;
 .timescale 0 0;
P_00000201895c5200 .param/l "i" 0 3 8, +C4<0111>;
L_000002018962e190 .functor XOR 1, L_0000020189630380, L_0000020189630100, C4<0>, C4<0>;
v00000201895c7ca0_0 .net *"_ivl_0", 0 0, L_0000020189630380;  1 drivers
v00000201895c7f20_0 .net *"_ivl_1", 0 0, L_0000020189630100;  1 drivers
S_0000020189627cc0 .scope generate, "genblk1[8]" "genblk1[8]" 3 8, 3 8 0, S_00000201895cdc70;
 .timescale 0 0;
P_00000201895c5240 .param/l "i" 0 3 8, +C4<01000>;
L_000002018962e2e0 .functor XOR 1, L_0000020189630560, L_000002018962f8e0, C4<0>, C4<0>;
v00000201895c8060_0 .net *"_ivl_0", 0 0, L_0000020189630560;  1 drivers
v00000201895c8100_0 .net *"_ivl_1", 0 0, L_000002018962f8e0;  1 drivers
S_0000020189627e50 .scope generate, "genblk1[9]" "genblk1[9]" 3 8, 3 8 0, S_00000201895cdc70;
 .timescale 0 0;
P_00000201895c5440 .param/l "i" 0 3 8, +C4<01001>;
L_000002018962e9e0 .functor XOR 1, L_000002018962fa20, L_000002018962ffc0, C4<0>, C4<0>;
v00000201895c81a0_0 .net *"_ivl_0", 0 0, L_000002018962fa20;  1 drivers
v00000201895c8240_0 .net *"_ivl_1", 0 0, L_000002018962ffc0;  1 drivers
S_0000020189627fe0 .scope generate, "genblk1[10]" "genblk1[10]" 3 8, 3 8 0, S_00000201895cdc70;
 .timescale 0 0;
P_00000201895c5480 .param/l "i" 0 3 8, +C4<01010>;
L_000002018962ea50 .functor XOR 1, L_00000201896301a0, L_000002018962f840, C4<0>, C4<0>;
v00000201895c82e0_0 .net *"_ivl_0", 0 0, L_00000201896301a0;  1 drivers
v00000201895bd700_0 .net *"_ivl_1", 0 0, L_000002018962f840;  1 drivers
S_0000020189628170 .scope generate, "genblk1[11]" "genblk1[11]" 3 8, 3 8 0, S_00000201895cdc70;
 .timescale 0 0;
P_000002018931c380 .param/l "i" 0 3 8, +C4<01011>;
L_000002018962dcc0 .functor XOR 1, L_000002018962f7a0, L_000002018962f3e0, C4<0>, C4<0>;
v00000201895be100_0 .net *"_ivl_0", 0 0, L_000002018962f7a0;  1 drivers
v00000201895bdc00_0 .net *"_ivl_1", 0 0, L_000002018962f3e0;  1 drivers
S_0000020189629310 .scope generate, "genblk1[12]" "genblk1[12]" 3 8, 3 8 0, S_00000201895cdc70;
 .timescale 0 0;
P_000002018931ca40 .param/l "i" 0 3 8, +C4<01100>;
L_000002018962df60 .functor XOR 1, L_000002018962f0c0, L_0000020189630060, C4<0>, C4<0>;
v00000201895bdca0_0 .net *"_ivl_0", 0 0, L_000002018962f0c0;  1 drivers
v00000201895bdde0_0 .net *"_ivl_1", 0 0, L_0000020189630060;  1 drivers
S_00000201896294a0 .scope generate, "genblk1[13]" "genblk1[13]" 3 8, 3 8 0, S_00000201895cdc70;
 .timescale 0 0;
P_000002018931ca80 .param/l "i" 0 3 8, +C4<01101>;
L_000002018962e580 .functor XOR 1, L_000002018962fca0, L_000002018962f020, C4<0>, C4<0>;
v00000201895bdf20_0 .net *"_ivl_0", 0 0, L_000002018962fca0;  1 drivers
v0000020189629ae0_0 .net *"_ivl_1", 0 0, L_000002018962f020;  1 drivers
S_000002018962b640 .scope generate, "genblk1[14]" "genblk1[14]" 3 8, 3 8 0, S_00000201895cdc70;
 .timescale 0 0;
P_000002018931c3c0 .param/l "i" 0 3 8, +C4<01110>;
L_000002018962e660 .functor XOR 1, L_000002018962f700, L_000002018962f5c0, C4<0>, C4<0>;
v000002018962a260_0 .net *"_ivl_0", 0 0, L_000002018962f700;  1 drivers
v000002018962a8a0_0 .net *"_ivl_1", 0 0, L_000002018962f5c0;  1 drivers
S_000002018962c720 .scope generate, "genblk1[15]" "genblk1[15]" 3 8, 3 8 0, S_00000201895cdc70;
 .timescale 0 0;
P_000002018931cd00 .param/l "i" 0 3 8, +C4<01111>;
L_000002018962dfd0 .functor XOR 1, L_000002018962fde0, L_0000020189630a60, C4<0>, C4<0>;
v000002018962b480_0 .net *"_ivl_0", 0 0, L_000002018962fde0;  1 drivers
v000002018962a080_0 .net *"_ivl_1", 0 0, L_0000020189630a60;  1 drivers
S_000002018962c400 .scope generate, "genblk1[16]" "genblk1[16]" 3 8, 3 8 0, S_00000201895cdc70;
 .timescale 0 0;
P_000002018962cdc0 .param/l "i" 0 3 8, +C4<010000>;
L_000002018962e200 .functor XOR 1, L_0000020189630920, L_000002018962f980, C4<0>, C4<0>;
v0000020189629860_0 .net *"_ivl_0", 0 0, L_0000020189630920;  1 drivers
v000002018962ac60_0 .net *"_ivl_1", 0 0, L_000002018962f980;  1 drivers
S_000002018962c270 .scope generate, "genblk1[17]" "genblk1[17]" 3 8, 3 8 0, S_00000201895cdc70;
 .timescale 0 0;
P_000002018962cd40 .param/l "i" 0 3 8, +C4<010001>;
L_000002018962e040 .functor XOR 1, L_0000020189630420, L_00000201896304c0, C4<0>, C4<0>;
v000002018962a9e0_0 .net *"_ivl_0", 0 0, L_0000020189630420;  1 drivers
v0000020189629720_0 .net *"_ivl_1", 0 0, L_00000201896304c0;  1 drivers
S_000002018962c590 .scope generate, "genblk1[18]" "genblk1[18]" 3 8, 3 8 0, S_00000201895cdc70;
 .timescale 0 0;
P_000002018962cf80 .param/l "i" 0 3 8, +C4<010010>;
L_000002018962e5f0 .functor XOR 1, L_000002018962fac0, L_0000020189630b00, C4<0>, C4<0>;
v00000201896299a0_0 .net *"_ivl_0", 0 0, L_000002018962fac0;  1 drivers
v000002018962af80_0 .net *"_ivl_1", 0 0, L_0000020189630b00;  1 drivers
S_000002018962c8b0 .scope generate, "genblk1[19]" "genblk1[19]" 3 8, 3 8 0, S_00000201895cdc70;
 .timescale 0 0;
P_000002018962cd80 .param/l "i" 0 3 8, +C4<010011>;
L_000002018962eac0 .functor XOR 1, L_0000020189630240, L_000002018962f480, C4<0>, C4<0>;
v000002018962aa80_0 .net *"_ivl_0", 0 0, L_0000020189630240;  1 drivers
v000002018962ab20_0 .net *"_ivl_1", 0 0, L_000002018962f480;  1 drivers
    .scope S_00000201895cdae0;
T_0 ;
    %vpi_call 2 11 "$dumpfile", "twenty_bit_bitwise_xor_tb.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000201895cdae0 {0 0 0};
    %pushi/vec4 0, 0, 20;
    %store/vec4 v000002018962b2a0_0, 0, 20;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0000020189629b80_0, 0, 20;
    %delay 1, 0;
    %pushi/vec4 95, 0, 20;
    %store/vec4 v000002018962b2a0_0, 0, 20;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0000020189629b80_0, 0, 20;
    %delay 1, 0;
    %pushi/vec4 786435, 0, 20;
    %store/vec4 v000002018962b2a0_0, 0, 20;
    %pushi/vec4 786435, 0, 20;
    %store/vec4 v0000020189629b80_0, 0, 20;
    %delay 1, 0;
    %pushi/vec4 1048575, 0, 20;
    %store/vec4 v000002018962b2a0_0, 0, 20;
    %pushi/vec4 1048575, 0, 20;
    %store/vec4 v0000020189629b80_0, 0, 20;
    %delay 1, 0;
    %pushi/vec4 1048575, 0, 20;
    %store/vec4 v000002018962b2a0_0, 0, 20;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0000020189629b80_0, 0, 20;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\Bitwise Xor\twenty_bit_bitwise_xor_tb.v";
    "./Bitwise Xor/twenty_bit_bitwise_xor.v";
