 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : CONV
Version: S-2021.06-SP2
Date   : Wed Feb 15 18:58:30 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: idata[0] (input port clocked by clk)
  Endpoint: resultAcc_reg[41]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CONV               tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     5.00       5.50 f
  idata[0] (in)                            0.03       5.53 f
  U2379/Y (NAND2X6)                        0.09       5.61 r
  U2635/Y (INVX20)                         0.15       5.77 f
  U2239/Y (NAND2BX2)                       0.22       5.99 f
  U2728/Y (OAI22X4)                        0.17       6.15 r
  U1488/S (ADDHX2)                         0.25       6.40 r
  U2739/S (ADDFHX4)                        0.32       6.72 f
  U2287/S (ADDFHX2)                        0.34       7.05 r
  U2396/Y (OR2X6)                          0.18       7.23 r
  U2288/Y (NAND2X2)                        0.11       7.34 f
  U2463/Y (OAI21X4)                        0.23       7.57 r
  U2087/Y (INVX6)                          0.13       7.70 f
  U2506/Y (OAI21X4)                        0.14       7.84 r
  U2921/Y (XNOR2X4)                        0.18       8.01 r
  U2079/Y (NOR2X6)                         0.15       8.16 f
  U1357/Y (NOR2X4)                         0.17       8.33 r
  U2542/Y (NAND2X2)                        0.12       8.45 f
  U2477/Y (OAI21X4)                        0.21       8.66 r
  U2391/Y (NAND2X6)                        0.10       8.76 f
  U1843/Y (INVX8)                          0.07       8.82 r
  U2476/Y (NOR2X8)                         0.06       8.88 f
  U2474/Y (OAI21X4)                        0.17       9.05 r
  U2478/Y (AND2X8)                         0.16       9.22 r
  U2929/Y (NOR2X8)                         0.07       9.28 f
  U2973/Y (OAI21X4)                        0.20       9.48 r
  U2129/Y (AND2X8)                         0.17       9.65 r
  U3058/Y (NOR2X8)                         0.12       9.77 f
  U3060/Y (OAI21X4)                        0.15       9.93 r
  U3061/Y (XNOR2X4)                        0.13      10.06 r
  U3082/Y (OAI2BB1X4)                      0.18      10.24 r
  resultAcc_reg[41]/D (DFFRX2)             0.00      10.24 r
  data arrival time                                  10.24

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  resultAcc_reg[41]/CK (DFFRX2)            0.00      10.40 r
  library setup time                      -0.16      10.24
  data required time                                 10.24
  -----------------------------------------------------------
  data required time                                 10.24
  data arrival time                                 -10.24
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
