ieic tran fundament decemb paper special vlsi design cad algorithm voltag level shifter assign driven floorplan bei nonmemb sheqin dong song chen member satoshi goto fellow summari low power design quirement cmos technolog enter nanomet era multipl suppli voltag msv popular effect method dynam static power reduct main tain perform level shifter area intercon nect length overhead ilo consid floorplan post floorplan stage paper propos phase algorithm framework call vlsaf solv voltag level shifter assign problem floorplan ning phase convex cost network flow algorithm assign voltag minimum cost flow algorithm handl level shifter assign post floorplan phase heurist method adopt redistribut white space calcul posit shape level shifter experiment saf effect key voltag island voltag assign convex net work flow level shifter assign white space redistribu tion introduct low power design requir ment cmos technolog enter nanom ter era hand hundr million transistor integr chip ing system chip soc design system multimedia system lsi includ interest univers waseda professor japan societi engin academi member fellow ieee univers waseda engin receiv siti univ waseda engin cation communi electron degre receiv goto satoshi synthesi level high placement floorplan autom design tronic elec aspect includ interest professor assist japan univers waseda school graduat sociat visit april august china univers tsinghua scienc comput degre china univers tong jiao xian scienc comput degre receiv chen song design hardwar asic timedia mul algorithm placement plan floor vlsi cad includ interest current univers inghua technolog scienc comput depart lab eda sor profe associ current autom control mechantron degre devic physic semiconductor degre scienc comput degre receiv dong sheqin design power low gorithm floorplan vlsi cad includ interest china univers tsinghua technolog scienc puter depart lab eda didat current china uestc mathemat depart degre receiv bei pearson hall prentic applic algorithm theori flow network iccad generat island voltag 