// Seed: 578146671
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_1 = id_3;
endmodule
module module_1 (
    output supply1 id_0
    , id_9,
    input tri1 id_1,
    output supply1 id_2,
    input uwire id_3,
    output tri1 id_4,
    input supply0 id_5,
    input tri0 id_6,
    input supply0 id_7
);
  wire id_10;
  assign id_4 = 1;
  wire id_11;
  tri1 id_12;
  assign id_12 = 1;
  wire id_13;
  module_0 modCall_1 (
      id_11,
      id_11
  );
  wire id_14;
  assign id_0 = id_10;
  id_15(
      ~1, id_0, 1
  );
endmodule
