<profile>

<section name = "Vitis HLS Report for 'full_pipeline_Pipeline_VITIS_LOOP_6_2'" level="0">
<item name = "Date">Thu May 15 15:32:06 2025
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">HLS_Eindoefening</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">25, ?, 0.250 us, ?, 18, 0, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_6_2">23, ?, 24, 9, 1, 1 ~ ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 793, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 3, 165, 50, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 253, -</column>
<column name="Register">-, -, 827, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_32s_32s_32_2_1_U1">mul_32s_32s_32_2_1, 0, 3, 165, 50, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln11_10_fu_443_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln11_11_fu_433_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln11_12_fu_423_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln11_13_fu_427_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln11_14_fu_438_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln11_1_fu_365_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln11_2_fu_301_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln11_3_fu_277_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln11_4_fu_335_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln11_5_fu_339_p2">+, 0, 0, 41, 34, 15</column>
<column name="add_ln11_6_fu_355_p2">+, 0, 0, 41, 34, 14</column>
<column name="add_ln11_7_fu_295_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln11_8_fu_411_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln11_9_fu_417_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln11_fu_349_p2">+, 0, 0, 71, 64, 64</column>
<column name="sum_fu_447_p2">+, 0, 0, 32, 32, 32</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage5_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage6_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage8_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln6_fu_271_p2">icmp, 0, 0, 38, 31, 31</column>
<column name="ap_block_pp0_stage1_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage5_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage7_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">53, 10, 1, 10</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_j_1">9, 2, 31, 62</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="grp_fu_228_p0">37, 7, 32, 224</column>
<column name="grp_fu_228_p1">53, 10, 32, 320</column>
<column name="j_fu_102">9, 2, 31, 62</column>
<column name="m_axi_gmem_ARADDR">20, 4, 64, 256</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln11_13_reg_592">32, 0, 32, 0</column>
<column name="add_ln11_14_reg_597">32, 0, 32, 0</column>
<column name="add_ln11_8_reg_562">32, 0, 32, 0</column>
<column name="add_ln11_9_reg_567">32, 0, 32, 0</column>
<column name="ap_CS_fsm">9, 0, 9, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="gmem_addr_1_read_1_reg_552">32, 0, 32, 0</column>
<column name="gmem_addr_1_reg_534">64, 0, 64, 0</column>
<column name="gmem_addr_2_read_1_reg_557">32, 0, 32, 0</column>
<column name="gmem_addr_2_reg_540">64, 0, 64, 0</column>
<column name="gmem_addr_3_read_1_reg_572">32, 0, 32, 0</column>
<column name="gmem_addr_3_reg_546">64, 0, 64, 0</column>
<column name="icmp_ln6_reg_525">1, 0, 1, 0</column>
<column name="icmp_ln6_reg_525_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="j_fu_102">31, 0, 31, 0</column>
<column name="mul_ln11_1_reg_577">32, 0, 32, 0</column>
<column name="mul_ln11_3_reg_587">32, 0, 32, 0</column>
<column name="mul_ln11_8_reg_582">32, 0, 32, 0</column>
<column name="reg_232">32, 0, 32, 0</column>
<column name="reg_237">32, 0, 32, 0</column>
<column name="reg_241">32, 0, 32, 0</column>
<column name="reg_246">32, 0, 32, 0</column>
<column name="reg_250">32, 0, 32, 0</column>
<column name="shl_ln_reg_529">31, 0, 33, 2</column>
<column name="sum_reg_602">32, 0, 32, 0</column>
<column name="zext_ln5_2_cast_reg_515">45, 0, 64, 19</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, full_pipeline_Pipeline_VITIS_LOOP_6_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, full_pipeline_Pipeline_VITIS_LOOP_6_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, full_pipeline_Pipeline_VITIS_LOOP_6_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, full_pipeline_Pipeline_VITIS_LOOP_6_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, full_pipeline_Pipeline_VITIS_LOOP_6_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, full_pipeline_Pipeline_VITIS_LOOP_6_2, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RFIFONUM">in, 9, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="sub2_i">in, 31, ap_none, sub2_i, scalar</column>
<column name="sext_ln6">in, 62, ap_none, sext_ln6, scalar</column>
<column name="zext_ln5_2">in, 45, ap_none, zext_ln5_2, scalar</column>
<column name="input_r">in, 64, ap_none, input_r, scalar</column>
<column name="gmem_addr_read_2">in, 32, ap_none, gmem_addr_read_2, scalar</column>
<column name="gmem_addr_read_5">in, 32, ap_none, gmem_addr_read_5, scalar</column>
<column name="gmem_addr_read_1">in, 32, ap_none, gmem_addr_read_1, scalar</column>
<column name="gmem_addr_read_8">in, 32, ap_none, gmem_addr_read_8, scalar</column>
<column name="gmem_addr_read">in, 32, ap_none, gmem_addr_read, scalar</column>
<column name="gmem_addr_read_6">in, 32, ap_none, gmem_addr_read_6, scalar</column>
<column name="gmem_addr_read_4">in, 32, ap_none, gmem_addr_read_4, scalar</column>
<column name="gmem_addr_read_3">in, 32, ap_none, gmem_addr_read_3, scalar</column>
<column name="gmem_addr_read_7">in, 32, ap_none, gmem_addr_read_7, scalar</column>
</table>
</item>
</section>
</profile>
