# Verilog-HDL
Laboratory Exercise in Verilog

Lab 1: MODULE INSTANTIATION AND TEST BENCHES
Lab 2: GATE-LEVEL MODELLING PART 1 – COMBINATIONAL LOGIC GATES
Lab 3: GATE-LEVEL MODELLING PART 2 – ARITHMETIC AND LOGIC FUNCTION CIRCUITS
Lab 4: GATE-LEVEL MODELLING PART 3 – CODE CONVERTER CIRCUITS
Lab 5: GATE-LEVEL MODELLING PART 4 – DATA TRANSMISSION CIRCUITS
Lab 6: GATE-LEVEL MODELLING PART 5 – LATCHES AND FLIP-FLOPS
Lab 7: DATA FLOW LEVEL MODELLING
Lab 8: BEHAVIORAL LEVEL MODELLING - CLC
