<HTML><HEAD><TITLE>Device Usage Statistics Report</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'><H3>Device Usage Page (usage_statistics_webtalk.html)</H3>This HTML page displays the device usage statistics that will be sent to Xilinx.<BR>To see the actual file transmitted to Xilinx, please click <A HREF="./usage_statistics_webtalk.xml">here</A>.<BR><BR><HR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>software_version_and_target_device</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>beta</B></TD><TD>FALSE</TD>
  <TD BGCOLOR='#DBE5F1'><B>build_version</B></TD><TD>3064766</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>date_generated</B></TD><TD>Tue Feb  8 11:47:27 2022</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_platform</B></TD><TD>LIN64</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>product_version</B></TD><TD>Vivado v2020.2 (64-bit)</TD>
  <TD BGCOLOR='#DBE5F1'><B>project_id</B></TD><TD>c5fcf0bf6e904047880e152918d46c8a</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>project_iteration</B></TD><TD>62</TD>
  <TD BGCOLOR='#DBE5F1'><B>random_id</B></TD><TD>f237e6e824f7526999527296c7d35a17</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>registration_id</B></TD><TD>174133714_174133715_210726465_409</TD>
  <TD BGCOLOR='#DBE5F1'><B>route_design</B></TD><TD>TRUE</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_device</B></TD><TD>xcku040</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_family</B></TD><TD>kintexu</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_package</B></TD><TD>ffva1156</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_speed</B></TD><TD>-2</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>tool_flow</B></TD><TD>Vivado</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>user_environment</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>cpu_name</B></TD><TD>AMD Ryzen 5 3600X 6-Core Processor</TD>
  <TD BGCOLOR='#DBE5F1'><B>cpu_speed</B></TD><TD>2200.000 MHz</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>os_name</B></TD><TD>Ubuntu</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_release</B></TD><TD>Ubuntu 20.04.3 LTS</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>system_ram</B></TD><TD>16.000 GB</TD>
  <TD BGCOLOR='#DBE5F1'><B>total_processors</B></TD><TD>2</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>vivado_usage</B></TD></TR>
<TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>gui_handlers</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>addilaprobespopup_ok=6</TD>
   <TD>addrepositoryinfodialog_ok=1</TD>
   <TD>applyrsbmultiautomationdialog_checkbox_tree=6</TD>
   <TD>basedialog_cancel=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>basedialog_ok=595</TD>
   <TD>basedialog_yes=2</TD>
   <TD>basereporttab_rerun=2</TD>
   <TD>boardchooser_board_table=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>boardchooser_name=1</TD>
   <TD>boardinterfaceconnectiondialog_tree_table=7</TD>
   <TD>boardtreepanel_board_tree_panel=50</TD>
   <TD>boardtreepanel_connect_board_component=8</TD>
</TR><TR ALIGN='LEFT'>   <TD>boardtreepanel_disconnect_board_component=1</TD>
   <TD>cmdmsgdialog_copy_message=1</TD>
   <TD>cmdmsgdialog_messages=3</TD>
   <TD>cmdmsgdialog_ok=142</TD>
</TR><TR ALIGN='LEFT'>   <TD>cmdmsgdialog_open_messages_view=3</TD>
   <TD>commandsinput_type_tcl_command_here=3</TD>
   <TD>coretreetablepanel_core_tree_table=112</TD>
   <TD>designtimingsumsectionpanel_worst_negative_slack=6</TD>
</TR><TR ALIGN='LEFT'>   <TD>exportrsbtclscriptdialog_specify_file=5</TD>
   <TD>expreporttreepanel_exp_report_tree_table=1</TD>
   <TD>expruntreepanel_exp_run_tree_table=85</TD>
   <TD>filesetpanel_file_set_panel_tree=4</TD>
</TR><TR ALIGN='LEFT'>   <TD>flownavigatortreepanel_flow_navigator_tree=245</TD>
   <TD>gettingstartedview_create_new_project=1</TD>
   <TD>gettingstartedview_open_project=38</TD>
   <TD>graphicalview_zoom_in=6</TD>
</TR><TR ALIGN='LEFT'>   <TD>hacgccoefilewidget_browse=3</TD>
   <TD>hacgcipsymbol_show_disabled_ports=1</TD>
   <TD>hardwareilawaveformview_run_trigger_for_this_ila_core=25</TD>
   <TD>hardwareilawaveformview_stop_trigger_for_this_ila_core=20</TD>
</TR><TR ALIGN='LEFT'>   <TD>hardwareilawaveformview_toggle_auto_re_trigger_mode=39</TD>
   <TD>hardwaretreepanel_hardware_tree_table=172</TD>
   <TD>hpopuptitle_close=2</TD>
   <TD>ilaprobetablepanel_add_probe=6</TD>
</TR><TR ALIGN='LEFT'>   <TD>ilaprobetablepanel_add_probes=1</TD>
   <TD>ilaprobetablepanel_remove_selected_probe=3</TD>
   <TD>ilaprobetablepanel_set_trigger_condition_to_global=6</TD>
   <TD>ipstatussectionpanel_upgrade_selected=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>launchrunmsgdialog_cancel_run=2</TD>
   <TD>mainmenumgr_checkpoint=9</TD>
   <TD>mainmenumgr_constraints=2</TD>
   <TD>mainmenumgr_design_hubs=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_edit=2</TD>
   <TD>mainmenumgr_export=8</TD>
   <TD>mainmenumgr_file=18</TD>
   <TD>mainmenumgr_help=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_import=1</TD>
   <TD>mainmenumgr_ip=7</TD>
   <TD>mainmenumgr_project=9</TD>
   <TD>mainmenumgr_text_editor=5</TD>
</TR><TR ALIGN='LEFT'>   <TD>msgtreepanel_message_view_tree=13</TD>
   <TD>msgview_critical_warnings=4</TD>
   <TD>msgview_information_messages=1</TD>
   <TD>msgview_warning_messages=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>navigabletimingreporttab_timing_report_navigation_tree=67</TD>
   <TD>netlisttreeview_netlist_tree=18</TD>
   <TD>pacommandnames_auto_connect_ports=5</TD>
   <TD>pacommandnames_auto_connect_target=75</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_create_top_hdl=1</TD>
   <TD>pacommandnames_disconnect_rsb_pin=12</TD>
   <TD>pacommandnames_export_bd_tcl=5</TD>
   <TD>pacommandnames_goto_implemented_design=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_license_manage=1</TD>
   <TD>pacommandnames_open_hardware_manager=19</TD>
   <TD>pacommandnames_open_project=1</TD>
   <TD>pacommandnames_program_fpga=82</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_refresh_server=1</TD>
   <TD>pacommandnames_regenerate_layout=121</TD>
   <TD>pacommandnames_save_rsb_design=104</TD>
   <TD>pacommandnames_validate_rsb_design=18</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_verify_device=3</TD>
   <TD>pacommandnames_zoom_in=1</TD>
   <TD>pathreporttableview_description=3</TD>
   <TD>paviews_address_editor=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>paviews_code=1</TD>
   <TD>paviews_dashboard=26</TD>
   <TD>paviews_device=1</TD>
   <TD>paviews_path_table=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>paviews_project_summary=54</TD>
   <TD>paviews_system=1</TD>
   <TD>probesview_probes_tree=9</TD>
   <TD>programdebugtab_open_target=80</TD>
</TR><TR ALIGN='LEFT'>   <TD>programdebugtab_program_device=1</TD>
   <TD>programfpgadialog_program=80</TD>
   <TD>programfpgadialog_specify_debug_probes_file=6</TD>
   <TD>progressdialog_cancel=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>projectnamechooser_choose_project_location=1</TD>
   <TD>projectnamechooser_project_name=1</TD>
   <TD>rdicommands_delete=78</TD>
   <TD>rdicommands_paste=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>rdiviews_waveform_viewer=129</TD>
   <TD>reporttimingsummarydialog_report_timing_summary_dialog_tabbed=7</TD>
   <TD>rsbapplyautomationbar_run_block_automation=4</TD>
   <TD>rsbapplyautomationbar_run_connection_automation=7</TD>
</TR><TR ALIGN='LEFT'>   <TD>saveprojectutils_save=10</TD>
   <TD>selectmenu_highlight=31</TD>
   <TD>settingsdialog_project_tree=4</TD>
   <TD>settingsprojectgeneralpage_choose_device_for_your_project=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>settingsprojectiprepositorypage_add_repository=1</TD>
   <TD>signalsview_group_by_interface_and_bus=2</TD>
   <TD>simpleoutputproductdialog_close_dialog_unsaved_changes_will=1</TD>
   <TD>statemonitor_reset_run=8</TD>
</TR><TR ALIGN='LEFT'>   <TD>syntheticastatemonitor_cancel=16</TD>
   <TD>systembuildermenu_cell_name=4</TD>
   <TD>systembuildermenu_clear_debug=7</TD>
   <TD>systembuildermenu_create_hierarchy=4</TD>
</TR><TR ALIGN='LEFT'>   <TD>systembuildermenu_debug=8</TD>
   <TD>systembuildermenu_ip_documentation=3</TD>
   <TD>systembuildermenu_run_block_automation=1</TD>
   <TD>systembuilderview_add_ip=38</TD>
</TR><TR ALIGN='LEFT'>   <TD>systembuilderview_expand_collapse=4</TD>
   <TD>systembuilderview_optimize_routing=1</TD>
   <TD>systembuilderview_orientation=4</TD>
   <TD>systembuilderview_pinning=41</TD>
</TR><TR ALIGN='LEFT'>   <TD>systemtab_report_ip_status=2</TD>
   <TD>taskbanner_close=51</TD>
   <TD>timingitemflattablepanel_table=47</TD>
   <TD>timingsumresultstab_show_only_failing_checks=7</TD>
</TR><TR ALIGN='LEFT'>   <TD>triggersetuppanel_table=13</TD>
   <TD>waveformfindbar_close=1</TD>
   <TD>waveformfindbar_radix=1</TD>
   <TD>waveformnametree_waveform_name_tree=35</TD>
</TR><TR ALIGN='LEFT'>   <TD>waveformview_add=3</TD>
   <TD>waveformview_goto_last_time=5</TD>
   <TD>waveformview_goto_time_0=14</TD>
   <TD>waveformview_next_transition=57</TD>
</TR><TR ALIGN='LEFT'>   <TD>waveformview_previous_transition=10</TD>
</TR>  </TABLE>
  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>java_command_handlers</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>autoconnectboardcomp=7</TD>
   <TD>autoconnectport=5</TD>
   <TD>autoconnecttarget=75</TD>
   <TD>createblockdesign=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>createtophdl=1</TD>
   <TD>customizersbblock=507</TD>
   <TD>disconnectrsbpin=12</TD>
   <TD>editdelete=78</TD>
</TR><TR ALIGN='LEFT'>   <TD>editundo=2</TD>
   <TD>exitapp=36</TD>
   <TD>exportrsbtclscript=5</TD>
   <TD>launchprogramfpga=83</TD>
</TR><TR ALIGN='LEFT'>   <TD>newproject=1</TD>
   <TD>openblockdesign=63</TD>
   <TD>openhardwaremanager=79</TD>
   <TD>openproject=38</TD>
</TR><TR ALIGN='LEFT'>   <TD>refreshserver=1</TD>
   <TD>regeneratersblayout=120</TD>
   <TD>reportipstatus=2</TD>
   <TD>reporttimingsummary=8</TD>
</TR><TR ALIGN='LEFT'>   <TD>runbitgen=96</TD>
   <TD>runsynthesis=3</TD>
   <TD>runtrigger=25</TD>
   <TD>saversbdesign=86</TD>
</TR><TR ALIGN='LEFT'>   <TD>showview=6</TD>
   <TD>stoptrigger=20</TD>
   <TD>toolssettings=4</TD>
   <TD>updateregid=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>upgradeip=2</TD>
   <TD>validatersbdesign=18</TD>
   <TD>verifydevice=2</TD>
   <TD>viewtaskimplementation=8</TD>
</TR><TR ALIGN='LEFT'>   <TD>viewtasksynthesis=1</TD>
   <TD>zoomin=1</TD>
</TR>  </TABLE>
</TR><TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>other_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>guimode=44</TD>
</TR>  </TABLE>
  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>project_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>constraintsetcount=0</TD>
   <TD>core_container=false</TD>
   <TD>currentimplrun=impl_1</TD>
   <TD>currentsynthesisrun=synth_1</TD>
</TR><TR ALIGN='LEFT'>   <TD>default_library=xil_defaultlib</TD>
   <TD>designmode=RTL</TD>
   <TD>export_simulation_activehdl=0</TD>
   <TD>export_simulation_ies=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>export_simulation_modelsim=0</TD>
   <TD>export_simulation_questa=0</TD>
   <TD>export_simulation_riviera=0</TD>
   <TD>export_simulation_vcs=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>export_simulation_xsim=0</TD>
   <TD>implstrategy=Vivado Implementation Defaults</TD>
   <TD>launch_simulation_activehdl=0</TD>
   <TD>launch_simulation_ies=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>launch_simulation_modelsim=0</TD>
   <TD>launch_simulation_questa=0</TD>
   <TD>launch_simulation_riviera=0</TD>
   <TD>launch_simulation_vcs=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>launch_simulation_xsim=0</TD>
   <TD>simulator_language=VHDL</TD>
   <TD>srcsetcount=3</TD>
   <TD>synthesisstrategy=Vivado Synthesis Defaults</TD>
</TR><TR ALIGN='LEFT'>   <TD>target_language=VHDL</TD>
   <TD>target_simulator=XSim</TD>
   <TD>totalimplruns=31</TD>
   <TD>totalsynthesisruns=31</TD>
</TR>  </TABLE>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>unisim_transformation</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>post_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufgce=3</TD>
    <TD>carry8=2710</TD>
    <TD>diffinbuf=1</TD>
    <TD>dsp_a_b_data=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>dsp_alu=1</TD>
    <TD>dsp_c_data=1</TD>
    <TD>dsp_m_data=1</TD>
    <TD>dsp_multiplier=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>dsp_output=1</TD>
    <TD>dsp_preadd=1</TD>
    <TD>dsp_preadd_data=1</TD>
    <TD>fdce=25733</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdpe=8</TD>
    <TD>fdre=33671</TD>
    <TD>fdse=771</TD>
    <TD>gnd=1661</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufctrl=9</TD>
    <TD>inbuf=8</TD>
    <TD>ldce=65</TD>
    <TD>lut1=915</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut2=8477</TD>
    <TD>lut3=5717</TD>
    <TD>lut4=15883</TD>
    <TD>lut5=4287</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut6=13114</TD>
    <TD>mmcme3_adv=1</TD>
    <TD>muxf7=573</TD>
    <TD>muxf8=109</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuf=1</TD>
    <TD>obuft=7</TD>
    <TD>ramb18e2=5</TD>
    <TD>ramb36e2=70</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramd32=840</TD>
    <TD>ramd64e=424</TD>
    <TD>rams32=124</TD>
    <TD>srl16e=383</TD>
</TR><TR ALIGN='LEFT'>    <TD>srlc32e=214</TD>
    <TD>startupe3=1</TD>
    <TD>sysmone1=1</TD>
    <TD>vcc=6951</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>pre_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufgce=3</TD>
    <TD>carry8=2710</TD>
    <TD>dsp48e2=1</TD>
    <TD>fdce=25733</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdpe=8</TD>
    <TD>fdre=33671</TD>
    <TD>fdse=771</TD>
    <TD>gnd=1661</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibuf=1</TD>
    <TD>ibufds=1</TD>
    <TD>iobuf=7</TD>
    <TD>ldce=65</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut1=915</TD>
    <TD>lut2=8477</TD>
    <TD>lut3=5717</TD>
    <TD>lut4=15883</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut5=4287</TD>
    <TD>lut6=13114</TD>
    <TD>mmcme3_adv=1</TD>
    <TD>muxf7=573</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf8=109</TD>
    <TD>obuf=1</TD>
    <TD>ram32m16=60</TD>
    <TD>ram32x1s=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>ram64m8=36</TD>
    <TD>ram64x1d=68</TD>
    <TD>ramb18e2=5</TD>
    <TD>ramb36e2=70</TD>
</TR><TR ALIGN='LEFT'>    <TD>srl16e=383</TD>
    <TD>srlc32e=214</TD>
    <TD>startupe3=1</TD>
    <TD>sysmone1=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc=6951</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>phys_opt_design_post_place</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-aggressive_hold_fix=default::[not_specified]</TD>
    <TD>-bram_register_opt=default::[not_specified]</TD>
    <TD>-clock_opt=default::[not_specified]</TD>
    <TD>-critical_cell_opt=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-critical_pin_opt=default::[not_specified]</TD>
    <TD>-directive=default::[not_specified]</TD>
    <TD>-dsp_register_opt=default::[not_specified]</TD>
    <TD>-effort_level=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-fanout_opt=default::[not_specified]</TD>
    <TD>-hold_fix=default::[not_specified]</TD>
    <TD>-insert_negative_edge_ffs=default::[not_specified]</TD>
    <TD>-multi_clock_opt=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-placement_opt=default::[not_specified]</TD>
    <TD>-restruct_opt=default::[not_specified]</TD>
    <TD>-retime=default::[not_specified]</TD>
    <TD>-rewire=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-shift_register_opt=default::[not_specified]</TD>
    <TD>-uram_register_opt=default::[not_specified]</TD>
    <TD>-verbose=default::[not_specified]</TD>
    <TD>-vhfn=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>postths=0.000000</TD>
    <TD>posttns=-2.959331</TD>
    <TD>postwhs=0.000000</TD>
    <TD>postwns=-0.358998</TD>
</TR><TR ALIGN='LEFT'>    <TD>preths=0.000000</TD>
    <TD>pretns=-4.121415</TD>
    <TD>prewhs=0.000000</TD>
    <TD>prewns=-0.825028</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>power_opt_design</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options_spo</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-cell_types=default::all</TD>
    <TD>-clocks=default::[not_specified]</TD>
    <TD>-exclude_cells=default::[not_specified]</TD>
    <TD>-include_cells=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bram_ports_augmented=12</TD>
    <TD>bram_ports_newly_gated=61</TD>
    <TD>bram_ports_total=150</TD>
    <TD>flow_state=default</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_registers_augmented=0</TD>
    <TD>slice_registers_newly_gated=0</TD>
    <TD>slice_registers_total=56902</TD>
    <TD>srls_augmented=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>srls_newly_gated=0</TD>
    <TD>srls_total=532</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>ip_statistics</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>IP_Integrator/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bdsource=SBD</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>maxhierdepth=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>numblks=21</TD>
    <TD>numhdlrefblks=0</TD>
    <TD>numhierblks=10</TD>
    <TD>numhlsblks=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>numnonxlnxblks=6</TD>
    <TD>numpkgbdblks=0</TD>
    <TD>numreposblks=11</TD>
    <TD>numsysgenblks=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>synth_mode=Global</TD>
    <TD>x_iplanguage=VHDL</TD>
    <TD>x_iplibrary=BlockDiagram</TD>
    <TD>x_ipname=bd_cd85</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.00.a</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>IP_Integrator/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bdsource=USER</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>maxhierdepth=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>numblks=97</TD>
    <TD>numhdlrefblks=0</TD>
    <TD>numhierblks=26</TD>
    <TD>numhlsblks=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>numnonxlnxblks=38</TD>
    <TD>numpkgbdblks=0</TD>
    <TD>numreposblks=71</TD>
    <TD>numsysgenblks=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>synth_mode=OOC_per_IP</TD>
    <TD>x_iplanguage=VHDL</TD>
    <TD>x_iplibrary=BlockDiagram</TD>
    <TD>x_ipname=design_1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.00.a</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_bram_ctrl/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_bram_addr_width=10</TD>
    <TD>c_bram_inst_mode=EXTERNAL</TD>
    <TD>c_ecc=0</TD>
    <TD>c_ecc_onoff_reset_value=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ecc_type=0</TD>
    <TD>c_family=kintexu</TD>
    <TD>c_fault_inject=0</TD>
    <TD>c_memory_depth=1024</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rd_cmd_optimization=0</TD>
    <TD>c_read_latency=1</TD>
    <TD>c_s_axi_addr_width=12</TD>
    <TD>c_s_axi_ctrl_addr_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_ctrl_data_width=32</TD>
    <TD>c_s_axi_data_width=32</TD>
    <TD>c_s_axi_id_width=5</TD>
    <TD>c_s_axi_protocol=AXI4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_supports_narrow_burst=0</TD>
    <TD>c_single_port_bram=1</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipcorerevision=4</TD>
    <TD>x_iplanguage=VHDL</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_bram_ctrl</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=VHDL</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=4.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_crossbar_v2_1_23_axi_crossbar/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=31</TD>
    <TD>c_axi_aruser_width=4</TD>
    <TD>c_axi_awuser_width=4</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=32</TD>
    <TD>c_axi_id_width=5</TD>
    <TD>c_axi_protocol=0</TD>
    <TD>c_axi_ruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_user_signals=1</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_connectivity_mode=1</TD>
    <TD>c_family=kintexu</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_addr_width=0x00000010000000100000001000000015000000100000001000000010000000100000000c</TD>
    <TD>c_m_axi_base_addr=0x0000000044a600000000000044a500000000000044a3000000000000002000000000000044a400000000000044a200000000000044a100000000000044a000000000000000000000</TD>
    <TD>c_m_axi_read_connectivity=0x000000010000000100000001000000010000000100000001000000010000000100000001</TD>
    <TD>c_m_axi_read_issuing=0x000000020000000200000002000000020000000200000002000000020000000200000002</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_secure=0x000000000000000000000000000000000000000000000000000000000000000000000000</TD>
    <TD>c_m_axi_write_connectivity=0x000000020000000200000002000000020000000200000002000000020000000200000002</TD>
    <TD>c_m_axi_write_issuing=0x000000020000000200000002000000020000000200000002000000020000000200000002</TD>
    <TD>c_num_addr_ranges=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_master_slots=9</TD>
    <TD>c_num_slave_slots=2</TD>
    <TD>c_r_register=0</TD>
    <TD>c_s_axi_arb_priority=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_base_id=0x0000001000000000</TD>
    <TD>c_s_axi_read_acceptance=0x0000000200000002</TD>
    <TD>c_s_axi_single_thread=0x0000000000000000</TD>
    <TD>c_s_axi_thread_id_width=0x0000000400000004</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_write_acceptance=0x0000000200000002</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=23</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VHDL</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_crossbar</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=VHDL</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_datamover/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_cmd_width=72</TD>
    <TD>c_enable_cache_user=0</TD>
    <TD>c_enable_mm2s_adv_sig=0</TD>
    <TD>c_enable_mm2s_tkeep=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_enable_s2mm_adv_sig=0</TD>
    <TD>c_enable_s2mm_tkeep=1</TD>
    <TD>c_enable_skid_buf=11111</TD>
    <TD>c_family=kintexu</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_include_mm2s=1</TD>
    <TD>c_include_mm2s_dre=0</TD>
    <TD>c_include_mm2s_stsfifo=1</TD>
    <TD>c_include_s2mm=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_include_s2mm_dre=0</TD>
    <TD>c_include_s2mm_stsfifo=1</TD>
    <TD>c_m_axi_mm2s_addr_width=32</TD>
    <TD>c_m_axi_mm2s_arid=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_mm2s_data_width=32</TD>
    <TD>c_m_axi_mm2s_id_width=4</TD>
    <TD>c_m_axi_s2mm_addr_width=32</TD>
    <TD>c_m_axi_s2mm_awid=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_s2mm_data_width=32</TD>
    <TD>c_m_axi_s2mm_id_width=4</TD>
    <TD>c_m_axis_mm2s_tdata_width=32</TD>
    <TD>c_mm2s_addr_pipe_depth=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mm2s_btt_used=23</TD>
    <TD>c_mm2s_burst_size=256</TD>
    <TD>c_mm2s_include_sf=1</TD>
    <TD>c_mm2s_stscmd_fifo_depth=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mm2s_stscmd_is_async=0</TD>
    <TD>c_s2mm_addr_pipe_depth=4</TD>
    <TD>c_s2mm_btt_used=23</TD>
    <TD>c_s2mm_burst_size=256</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s2mm_include_sf=1</TD>
    <TD>c_s2mm_stscmd_fifo_depth=4</TD>
    <TD>c_s2mm_stscmd_is_async=0</TD>
    <TD>c_s2mm_support_indet_btt=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axis_s2mm_tdata_width=32</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=24</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VHDL</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_datamover</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=VHDL</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=5.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_iic/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_default_value=0x00</TD>
    <TD>c_disable_setup_violation_check=0</TD>
    <TD>c_family=kintexu</TD>
    <TD>c_gpo_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_iic_freq=100000</TD>
    <TD>c_s_axi_aclk_freq_hz=100000000</TD>
    <TD>c_s_axi_addr_width=9</TD>
    <TD>c_s_axi_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_scl_inertial_delay=0</TD>
    <TD>c_sda_inertial_delay=0</TD>
    <TD>c_sda_level=1</TD>
    <TD>c_smbus_pmbus_host=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_static_timing_reg_width=0</TD>
    <TD>c_ten_bit_adr=0</TD>
    <TD>c_timing_reg_width=32</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=25</TD>
    <TD>x_iplanguage=VHDL</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=axi_iic</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=VHDL</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=2.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_protocol_converter_v2_1_22_axi_protocol_converter/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=12</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=32</TD>
    <TD>c_axi_id_width=5</TD>
    <TD>c_axi_ruser_width=1</TD>
    <TD>c_axi_supports_read=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_supports_write=1</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_family=kintexu</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ignore_id=0</TD>
    <TD>c_m_axi_protocol=2</TD>
    <TD>c_s_axi_protocol=0</TD>
    <TD>c_translation_mode=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=3</TD>
    <TD>x_ipcorerevision=22</TD>
    <TD>x_iplanguage=VHDL</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_protocol_converter</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=VHDL</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_protocol_converter_v2_1_22_axi_protocol_converter/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=13</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=32</TD>
    <TD>c_axi_id_width=5</TD>
    <TD>c_axi_ruser_width=1</TD>
    <TD>c_axi_supports_read=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_supports_write=1</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_family=kintexu</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ignore_id=0</TD>
    <TD>c_m_axi_protocol=2</TD>
    <TD>c_s_axi_protocol=0</TD>
    <TD>c_translation_mode=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=22</TD>
    <TD>x_iplanguage=VHDL</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_protocol_converter</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=VHDL</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_quad_spi/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>async_clk=0</TD>
    <TD>c_dual_quad_mode=1</TD>
    <TD>c_family=kintexu</TD>
    <TD>c_fifo_depth=256</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_instance=axi_quad_spi_inst</TD>
    <TD>c_lsb_stup=0</TD>
    <TD>c_new_seq_en=1</TD>
    <TD>c_num_ss_bits=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_transfer_bits=8</TD>
    <TD>c_s_axi4_addr_width=24</TD>
    <TD>c_s_axi4_baseaddr=0x44A00000</TD>
    <TD>c_s_axi4_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi4_highaddr=0x44A0FFFF</TD>
    <TD>c_s_axi4_id_width=1</TD>
    <TD>c_s_axi_addr_width=7</TD>
    <TD>c_s_axi_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sck_ratio=2</TD>
    <TD>c_select_xpm=1</TD>
    <TD>c_shared_startup=0</TD>
    <TD>c_spi_mem_addr_bits=24</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_spi_memory=2</TD>
    <TD>c_spi_mode=2</TD>
    <TD>c_sub_family=kintexu</TD>
    <TD>c_type_of_axi4_interface=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_uc_family=1</TD>
    <TD>c_use_startup=1</TD>
    <TD>c_use_startup_ext=0</TD>
    <TD>c_xip_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_xip_perf_mode=1</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=21</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VHDL</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_quad_spi</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=VHDL</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=3.2</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axis_dwidth_converter_v1_1_21_axis_dwidth_converter/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axis_signal_set=0b00000000000000000000000000010011</TD>
    <TD>c_axis_tdest_width=1</TD>
    <TD>c_axis_tid_width=1</TD>
    <TD>c_family=kintexu</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axis_tdata_width=8</TD>
    <TD>c_m_axis_tuser_width=1</TD>
    <TD>c_s_axis_tdata_width=32</TD>
    <TD>c_s_axis_tuser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=21</TD>
    <TD>x_iplanguage=VHDL</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axis_dwidth_converter</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=VHDL</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axis_switch_v1_1_22_axis_switch/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_arb_algorithm=0</TD>
    <TD>c_arb_on_max_xfers=1</TD>
    <TD>c_arb_on_num_cycles=0</TD>
    <TD>c_arb_on_tlast=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_signal_set=0b00000000000000000000000001010011</TD>
    <TD>c_axis_tdata_width=32</TD>
    <TD>c_axis_tdest_width=8</TD>
    <TD>c_axis_tid_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tuser_width=1</TD>
    <TD>c_common_clock=0</TD>
    <TD>c_decoder_reg=1</TD>
    <TD>c_family=kintexu</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_include_arbiter=1</TD>
    <TD>c_log_si_slots=1</TD>
    <TD>c_m_axis_basetdest_array=0b000000100000000100000000</TD>
    <TD>c_m_axis_connectivity_array=0b111</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axis_hightdest_array=0b111111110000000100000000</TD>
    <TD>c_num_mi_slots=3</TD>
    <TD>c_num_si_slots=1</TD>
    <TD>c_output_reg=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_routing_mode=0</TD>
    <TD>c_s_axi_ctrl_addr_width=7</TD>
    <TD>c_s_axi_ctrl_data_width=32</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=22</TD>
    <TD>x_iplanguage=VHDL</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=axis_switch</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=VHDL</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=1.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axis_switch_v1_1_22_axis_switch/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_arb_algorithm=3</TD>
    <TD>c_arb_on_max_xfers=0</TD>
    <TD>c_arb_on_num_cycles=0</TD>
    <TD>c_arb_on_tlast=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_signal_set=0b00000000000000000000000001010011</TD>
    <TD>c_axis_tdata_width=32</TD>
    <TD>c_axis_tdest_width=8</TD>
    <TD>c_axis_tid_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tuser_width=1</TD>
    <TD>c_common_clock=0</TD>
    <TD>c_decoder_reg=0</TD>
    <TD>c_family=kintexu</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_include_arbiter=1</TD>
    <TD>c_log_si_slots=2</TD>
    <TD>c_m_axis_basetdest_array=0b00000000</TD>
    <TD>c_m_axis_connectivity_array=0b111</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axis_hightdest_array=0b11111111</TD>
    <TD>c_num_mi_slots=1</TD>
    <TD>c_num_si_slots=3</TD>
    <TD>c_output_reg=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_routing_mode=0</TD>
    <TD>c_s_axi_ctrl_addr_width=7</TD>
    <TD>c_s_axi_ctrl_data_width=32</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=22</TD>
    <TD>x_iplanguage=VHDL</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=axis_switch</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=VHDL</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=1.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axis_switch_v1_1_22_axis_switch/3</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_arb_algorithm=0</TD>
    <TD>c_arb_on_max_xfers=1</TD>
    <TD>c_arb_on_num_cycles=0</TD>
    <TD>c_arb_on_tlast=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_signal_set=0b00000000000000000000000000000011</TD>
    <TD>c_axis_tdata_width=56</TD>
    <TD>c_axis_tdest_width=1</TD>
    <TD>c_axis_tid_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tuser_width=1</TD>
    <TD>c_common_clock=0</TD>
    <TD>c_decoder_reg=0</TD>
    <TD>c_family=kintexu</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_include_arbiter=1</TD>
    <TD>c_log_si_slots=2</TD>
    <TD>c_m_axis_basetdest_array=0b0</TD>
    <TD>c_m_axis_connectivity_array=0b1111</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axis_hightdest_array=0b0</TD>
    <TD>c_num_mi_slots=1</TD>
    <TD>c_num_si_slots=4</TD>
    <TD>c_output_reg=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_routing_mode=0</TD>
    <TD>c_s_axi_ctrl_addr_width=7</TD>
    <TD>c_s_axi_ctrl_data_width=32</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=22</TD>
    <TD>x_iplanguage=VHDL</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=axis_switch</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=VHDL</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=1.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>blk_mem_gen_v8_4_4/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_addra_width=32</TD>
    <TD>c_addrb_width=32</TD>
    <TD>c_algorithm=1</TD>
    <TD>c_axi_id_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_slave_type=0</TD>
    <TD>c_axi_type=1</TD>
    <TD>c_byte_size=8</TD>
    <TD>c_common_clk=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_count_18k_bram=0</TD>
    <TD>c_count_36k_bram=1</TD>
    <TD>c_ctrl_ecc_algo=NONE</TD>
    <TD>c_default_data=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_disable_warn_bhv_coll=0</TD>
    <TD>c_disable_warn_bhv_range=0</TD>
    <TD>c_elaboration_dir=./</TD>
    <TD>c_en_deepsleep_pin=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_ecc_pipe=0</TD>
    <TD>c_en_rdaddra_chg=0</TD>
    <TD>c_en_rdaddrb_chg=0</TD>
    <TD>c_en_safety_ckt=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_shutdown_pin=0</TD>
    <TD>c_en_sleep_pin=0</TD>
    <TD>c_enable_32bit_address=1</TD>
    <TD>c_est_power_summary=Estimated Power for IP     _     2.787241 mW</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=kintexu</TD>
    <TD>c_has_axi_id=0</TD>
    <TD>c_has_ena=1</TD>
    <TD>c_has_enb=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_injecterr=0</TD>
    <TD>c_has_mem_output_regs_a=0</TD>
    <TD>c_has_mem_output_regs_b=0</TD>
    <TD>c_has_mux_output_regs_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_mux_output_regs_b=0</TD>
    <TD>c_has_regcea=0</TD>
    <TD>c_has_regceb=0</TD>
    <TD>c_has_rsta=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_rstb=0</TD>
    <TD>c_has_softecc_input_regs_a=0</TD>
    <TD>c_has_softecc_output_regs_b=0</TD>
    <TD>c_init_file=NONE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_init_file_name=[user-defined]</TD>
    <TD>c_inita_val=0</TD>
    <TD>c_initb_val=0</TD>
    <TD>c_interface_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_load_init_file=1</TD>
    <TD>c_mem_type=3</TD>
    <TD>c_mux_pipeline_stages=0</TD>
    <TD>c_prim_type=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_read_depth_a=1024</TD>
    <TD>c_read_depth_b=1024</TD>
    <TD>c_read_latency_a=1</TD>
    <TD>c_read_latency_b=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_read_width_a=32</TD>
    <TD>c_read_width_b=32</TD>
    <TD>c_rst_priority_a=CE</TD>
    <TD>c_rst_priority_b=CE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rstram_a=0</TD>
    <TD>c_rstram_b=0</TD>
    <TD>c_sim_collision_check=ALL</TD>
    <TD>c_use_bram_block=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_byte_wea=0</TD>
    <TD>c_use_byte_web=0</TD>
    <TD>c_use_default_data=0</TD>
    <TD>c_use_ecc=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_softecc=0</TD>
    <TD>c_use_uram=0</TD>
    <TD>c_wea_width=1</TD>
    <TD>c_web_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_write_depth_a=1024</TD>
    <TD>c_write_depth_b=1024</TD>
    <TD>c_write_mode_a=WRITE_FIRST</TD>
    <TD>c_write_mode_b=WRITE_FIRST</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_write_width_a=32</TD>
    <TD>c_write_width_b=32</TD>
    <TD>c_xdevicefamily=kintexu</TD>
    <TD>core_container=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=4</TD>
    <TD>x_iplanguage=VHDL</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=blk_mem_gen</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=VHDL</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=8.4</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>clk_wiz_v6_0_6_0_0/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>clkin1_period=8.000</TD>
    <TD>clkin2_period=6.400</TD>
    <TD>clock_mgr_type=NA</TD>
    <TD>component_name=design_1_clk_wiz_0_1</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>enable_axi=0</TD>
    <TD>feedback_source=FDBK_AUTO</TD>
    <TD>feedback_type=SINGLE</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>manual_override=false</TD>
    <TD>num_out_clk=2</TD>
    <TD>primitive=MMCM</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_dyn_phase_shift=false</TD>
    <TD>use_dyn_reconfig=false</TD>
    <TD>use_inclk_stopped=false</TD>
    <TD>use_inclk_switchover=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_locked=true</TD>
    <TD>use_max_i_jitter=false</TD>
    <TD>use_min_o_jitter=false</TD>
    <TD>use_phase_alignment=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_power_down=false</TD>
    <TD>use_reset=false</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>proc_sys_reset/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_aux_reset_high=0</TD>
    <TD>c_aux_rst_width=4</TD>
    <TD>c_ext_reset_high=1</TD>
    <TD>c_ext_rst_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=kintexu</TD>
    <TD>c_num_bus_rst=1</TD>
    <TD>c_num_interconnect_aresetn=1</TD>
    <TD>c_num_perp_aresetn=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_perp_rst=1</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=13</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VHDL</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=proc_sys_reset</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=VHDL</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=5.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>system_management_wiz_v1_3_13/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_alarm_limit_r0=46883</TD>
    <TD>c_alarm_limit_r1=20097</TD>
    <TD>c_alarm_limit_r10=18787</TD>
    <TD>c_alarm_limit_r11=17694</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_alarm_limit_r12=18787</TD>
    <TD>c_alarm_limit_r13=17694</TD>
    <TD>c_alarm_limit_r14=39540</TD>
    <TD>c_alarm_limit_r15=37355</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_alarm_limit_r2=41287</TD>
    <TD>c_alarm_limit_r3=52115</TD>
    <TD>c_alarm_limit_r4=43615</TD>
    <TD>c_alarm_limit_r5=18787</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_alarm_limit_r6=38229</TD>
    <TD>c_alarm_limit_r7=44923</TD>
    <TD>c_alarm_limit_r8=20097</TD>
    <TD>c_alarm_limit_r9=18787</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_alarm_limit_slave0_ssit_usl1=39103</TD>
    <TD>c_alarm_limit_slave0_ssit_usl2=19442</TD>
    <TD>c_alarm_limit_slave0_ssit_usl3=39103</TD>
    <TD>c_alarm_limit_slave0_ssit_usl4=19550</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_alarm_limit_slave0_ssit_usu1=39540</TD>
    <TD>c_alarm_limit_slave0_ssit_usu2=19879</TD>
    <TD>c_alarm_limit_slave0_ssit_usu3=39540</TD>
    <TD>c_alarm_limit_slave0_ssit_usu4=19769</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_alarm_limit_slave1_ssit_usl1=39103</TD>
    <TD>c_alarm_limit_slave1_ssit_usl2=19442</TD>
    <TD>c_alarm_limit_slave1_ssit_usl3=39103</TD>
    <TD>c_alarm_limit_slave1_ssit_usl4=19550</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_alarm_limit_slave1_ssit_usu1=39540</TD>
    <TD>c_alarm_limit_slave1_ssit_usu2=19879</TD>
    <TD>c_alarm_limit_slave1_ssit_usu3=39540</TD>
    <TD>c_alarm_limit_slave1_ssit_usu4=19769</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_alarm_limit_slave2_ssit_usl1=39103</TD>
    <TD>c_alarm_limit_slave2_ssit_usl2=19442</TD>
    <TD>c_alarm_limit_slave2_ssit_usl3=39103</TD>
    <TD>c_alarm_limit_slave2_ssit_usl4=19550</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_alarm_limit_slave2_ssit_usu1=39540</TD>
    <TD>c_alarm_limit_slave2_ssit_usu2=19879</TD>
    <TD>c_alarm_limit_slave2_ssit_usu3=39540</TD>
    <TD>c_alarm_limit_slave2_ssit_usu4=19769</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_alarm_limit_usl1=39103</TD>
    <TD>c_alarm_limit_usl2=19442</TD>
    <TD>c_alarm_limit_usl3=39103</TD>
    <TD>c_alarm_limit_usl4=19550</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_alarm_limit_usu1=39540</TD>
    <TD>c_alarm_limit_usu2=19879</TD>
    <TD>c_alarm_limit_usu3=39540</TD>
    <TD>c_alarm_limit_usu4=19769</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_average_en_slave0_ssit_vuser0=0</TD>
    <TD>c_average_en_slave0_ssit_vuser1=0</TD>
    <TD>c_average_en_slave0_ssit_vuser2=0</TD>
    <TD>c_average_en_slave0_ssit_vuser3=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_average_en_slave1_ssit_vuser0=0</TD>
    <TD>c_average_en_slave1_ssit_vuser1=0</TD>
    <TD>c_average_en_slave1_ssit_vuser2=0</TD>
    <TD>c_average_en_slave1_ssit_vuser3=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_average_en_slave2_ssit_vuser0=0</TD>
    <TD>c_average_en_slave2_ssit_vuser1=0</TD>
    <TD>c_average_en_slave2_ssit_vuser2=0</TD>
    <TD>c_average_en_slave2_ssit_vuser3=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_average_en_vuser0=0</TD>
    <TD>c_average_en_vuser1=0</TD>
    <TD>c_average_en_vuser2=0</TD>
    <TD>c_average_en_vuser3=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_avg_slave0_ssit_vuser=0</TD>
    <TD>c_avg_slave1_ssit_vuser=0</TD>
    <TD>c_avg_slave2_ssit_vuser=0</TD>
    <TD>c_avg_vuser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_channel_cnt=2</TD>
    <TD>c_common_n_source=Null</TD>
    <TD>c_component_name=design_1_system_management_wiz_0_0</TD>
    <TD>c_configuration_r0=12288</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_configuration_r1=12191</TD>
    <TD>c_configuration_r2=2048</TD>
    <TD>c_configuration_r3=15</TD>
    <TD>c_configuration_r4=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_configuration_r4_1=12</TD>
    <TD>c_configuration_r4_2=13</TD>
    <TD>c_configuration_r4_3=14</TD>
    <TD>c_configuration_r4_4=13</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_configuration_slave0_ssit_r3=15</TD>
    <TD>c_configuration_slave0_ssit_r4_1=12</TD>
    <TD>c_configuration_slave0_ssit_r4_2=13</TD>
    <TD>c_configuration_slave0_ssit_r4_3=14</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_configuration_slave0_ssit_r4_4=12</TD>
    <TD>c_configuration_slave1_ssit_r3=15</TD>
    <TD>c_configuration_slave1_ssit_r4_1=12</TD>
    <TD>c_configuration_slave1_ssit_r4_2=13</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_configuration_slave1_ssit_r4_3=14</TD>
    <TD>c_configuration_slave1_ssit_r4_4=12</TD>
    <TD>c_configuration_slave2_ssit_r3=15</TD>
    <TD>c_configuration_slave2_ssit_r4_1=12</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_configuration_slave2_ssit_r4_2=13</TD>
    <TD>c_configuration_slave2_ssit_r4_3=14</TD>
    <TD>c_configuration_slave2_ssit_r4_4=12</TD>
    <TD>c_dclk_frequency=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_div_vuser0=3</TD>
    <TD>c_div_vuser0_slave0=3</TD>
    <TD>c_div_vuser0_slave1=3</TD>
    <TD>c_div_vuser0_slave2=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_div_vuser1=3</TD>
    <TD>c_div_vuser1_slave0=3</TD>
    <TD>c_div_vuser1_slave1=3</TD>
    <TD>c_div_vuser1_slave2=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_div_vuser2=3</TD>
    <TD>c_div_vuser2_slave0=3</TD>
    <TD>c_div_vuser2_slave1=3</TD>
    <TD>c_div_vuser2_slave2=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_div_vuser3=6</TD>
    <TD>c_div_vuser3_slave0=6</TD>
    <TD>c_div_vuser3_slave1=6</TD>
    <TD>c_div_vuser3_slave2=6</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dual0_register=0</TD>
    <TD>c_dual1_register=0</TD>
    <TD>c_dual2_register=0</TD>
    <TD>c_dual3_register=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dual_seq=0</TD>
    <TD>c_dual_sequence_r0=0</TD>
    <TD>c_dual_sequence_r1=0</TD>
    <TD>c_dual_sequence_r2=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_enable_adc_data_out_master=0</TD>
    <TD>c_enable_adc_data_out_slave0=0</TD>
    <TD>c_enable_adc_data_out_slave1=0</TD>
    <TD>c_enable_adc_data_out_slave2=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_enable_dual_sequence_mode=0</TD>
    <TD>c_enable_slave0=0</TD>
    <TD>c_enable_slave1=0</TD>
    <TD>c_enable_slave2=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_external_mux_channel=VP_VN</TD>
    <TD>c_external_muxaddr_enable=0</TD>
    <TD>c_family=kintexu</TD>
    <TD>c_fifo_depth=7</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axi=1</TD>
    <TD>c_has_axi4stream=0</TD>
    <TD>c_has_busy=1</TD>
    <TD>c_has_channel=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_convst=0</TD>
    <TD>c_has_convstclk=0</TD>
    <TD>c_has_dclk=1</TD>
    <TD>c_has_drp=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_eoc=1</TD>
    <TD>c_has_eos=1</TD>
    <TD>c_has_external_mux=0</TD>
    <TD>c_has_i2c=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_i2c_slave=0</TD>
    <TD>c_has_jtagbusy=0</TD>
    <TD>c_has_jtaglocked=0</TD>
    <TD>c_has_jtagmodified=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_ot_alarm=0</TD>
    <TD>c_has_pmbus=0</TD>
    <TD>c_has_pmc=0</TD>
    <TD>c_has_pmc_master=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_reset=0</TD>
    <TD>c_has_slave0_ssit_temp_ch=1</TD>
    <TD>c_has_slave0_ssit_vuser0=0</TD>
    <TD>c_has_slave0_ssit_vuser1=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_slave0_ssit_vuser2=0</TD>
    <TD>c_has_slave0_ssit_vuser3=0</TD>
    <TD>c_has_slave1_ssit_temp_ch=1</TD>
    <TD>c_has_slave1_ssit_vuser0=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_slave1_ssit_vuser1=0</TD>
    <TD>c_has_slave1_ssit_vuser2=0</TD>
    <TD>c_has_slave1_ssit_vuser3=0</TD>
    <TD>c_has_slave2_ssit_temp_ch=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_slave2_ssit_vuser0=0</TD>
    <TD>c_has_slave2_ssit_vuser1=0</TD>
    <TD>c_has_slave2_ssit_vuser2=0</TD>
    <TD>c_has_slave2_ssit_vuser3=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_temp_bus=0</TD>
    <TD>c_has_under_ot_alarm=0</TD>
    <TD>c_has_under_temp_alarm=0</TD>
    <TD>c_has_user_supply0_alarm=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_user_supply0_slave0_ssit_alarm=0</TD>
    <TD>c_has_user_supply0_slave1_ssit_alarm=0</TD>
    <TD>c_has_user_supply0_slave2_ssit_alarm=0</TD>
    <TD>c_has_user_supply1_alarm=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_user_supply1_slave0_ssit_alarm=0</TD>
    <TD>c_has_user_supply1_slave1_ssit_alarm=0</TD>
    <TD>c_has_user_supply1_slave2_ssit_alarm=0</TD>
    <TD>c_has_user_supply2_alarm=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_user_supply2_slave0_ssit_alarm=0</TD>
    <TD>c_has_user_supply2_slave1_ssit_alarm=0</TD>
    <TD>c_has_user_supply2_slave2_ssit_alarm=0</TD>
    <TD>c_has_user_supply3_alarm=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_user_supply3_slave0_ssit_alarm=0</TD>
    <TD>c_has_user_supply3_slave1_ssit_alarm=0</TD>
    <TD>c_has_user_supply3_slave2_ssit_alarm=0</TD>
    <TD>c_has_user_temp_alarm=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_vbram_alarm=0</TD>
    <TD>c_has_vccaux_alarm=0</TD>
    <TD>c_has_vccddro_alarm=0</TD>
    <TD>c_has_vccint_alarm=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_vccpaux_alarm=0</TD>
    <TD>c_has_vccpint_alarm=0</TD>
    <TD>c_has_vccpsaux_alarm=0</TD>
    <TD>c_has_vccpsintfp_alarm=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_vccpsintlp_alarm=0</TD>
    <TD>c_has_vn=1</TD>
    <TD>c_has_vp=1</TD>
    <TD>c_has_vuser0=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_vuser1=0</TD>
    <TD>c_has_vuser2=0</TD>
    <TD>c_has_vuser3=0</TD>
    <TD>c_i2c_clk_period=2500.000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_i2c_sclk_loc=N21</TD>
    <TD>c_i2c_sda_loc=M21</TD>
    <TD>c_i2c_slave0_address=32</TD>
    <TD>c_i2c_slave1_address=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_i2c_slave2_address=32</TD>
    <TD>c_i2c_slave_address=32</TD>
    <TD>c_include_intr=1</TD>
    <TD>c_is_diablo=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_is_ssit_slave0=0</TD>
    <TD>c_is_ssit_slave0_analog_bank=0</TD>
    <TD>c_is_ssit_slave1=0</TD>
    <TD>c_is_ssit_slave1_analog_bank=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_is_ssit_slave2=0</TD>
    <TD>c_is_ssit_slave2_analog_bank=0</TD>
    <TD>c_sampling_rate=38461.53846153846</TD>
    <TD>c_sequence_r0=2304</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sequence_r1=0</TD>
    <TD>c_sequence_r2=0</TD>
    <TD>c_sequence_r3=0</TD>
    <TD>c_sequence_r4=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sequence_r5=0</TD>
    <TD>c_sequence_r6=0</TD>
    <TD>c_sequence_r7=0</TD>
    <TD>c_sequence_r8=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sequence_slave0_ssit_r0=256</TD>
    <TD>c_sequence_slave0_ssit_r8=0</TD>
    <TD>c_sequence_slave1_ssit_r0=256</TD>
    <TD>c_sequence_slave1_ssit_r8=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sequence_slave2_ssit_r0=256</TD>
    <TD>c_sequence_slave2_ssit_r8=0</TD>
    <TD>c_sim_device=NULL</TD>
    <TD>c_sim_file_name=design</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sim_file_rel_path=./</TD>
    <TD>c_sim_file_sel=Default</TD>
    <TD>c_user_supply0_bank=44</TD>
    <TD>c_user_supply0_slave0_ssit_bank=44</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_user_supply0_slave0_ssit_source=VCCO</TD>
    <TD>c_user_supply0_slave1_ssit_bank=44</TD>
    <TD>c_user_supply0_slave1_ssit_source=VCCO</TD>
    <TD>c_user_supply0_slave2_ssit_bank=44</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_user_supply0_slave2_ssit_source=VCCO</TD>
    <TD>c_user_supply0_source=VCCO</TD>
    <TD>c_user_supply1_bank=44</TD>
    <TD>c_user_supply1_slave0_ssit_bank=44</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_user_supply1_slave0_ssit_source=VCCINT</TD>
    <TD>c_user_supply1_slave1_ssit_bank=44</TD>
    <TD>c_user_supply1_slave1_ssit_source=VCCINT</TD>
    <TD>c_user_supply1_slave2_ssit_bank=44</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_user_supply1_slave2_ssit_source=VCCINT</TD>
    <TD>c_user_supply1_source=VCCINT</TD>
    <TD>c_user_supply2_bank=44</TD>
    <TD>c_user_supply2_slave0_ssit_bank=44</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_user_supply2_slave0_ssit_source=VCCAUX</TD>
    <TD>c_user_supply2_slave1_ssit_bank=44</TD>
    <TD>c_user_supply2_slave1_ssit_source=VCCAUX</TD>
    <TD>c_user_supply2_slave2_ssit_bank=44</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_user_supply2_slave2_ssit_source=VCCAUX</TD>
    <TD>c_user_supply2_source=VCCAUX</TD>
    <TD>c_user_supply3_bank=65</TD>
    <TD>c_user_supply3_slave0_ssit_bank=65</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_user_supply3_slave0_ssit_source=VCCO_TOP</TD>
    <TD>c_user_supply3_slave1_ssit_bank=65</TD>
    <TD>c_user_supply3_slave1_ssit_source=VCCO_TOP</TD>
    <TD>c_user_supply3_slave2_ssit_bank=65</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_user_supply3_slave2_ssit_source=VCCO_TOP</TD>
    <TD>c_user_supply3_source=VCCO_BOT</TD>
    <TD>c_vaux0=0</TD>
    <TD>c_vaux1=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_vaux10=0</TD>
    <TD>c_vaux11=0</TD>
    <TD>c_vaux12=0</TD>
    <TD>c_vaux13=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_vaux14=0</TD>
    <TD>c_vaux15=0</TD>
    <TD>c_vaux2=0</TD>
    <TD>c_vaux3=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_vaux4=0</TD>
    <TD>c_vaux5=0</TD>
    <TD>c_vaux6=0</TD>
    <TD>c_vaux7=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_vaux8=0</TD>
    <TD>c_vaux9=0</TD>
    <TD>c_vauxn0_loc=AP21</TD>
    <TD>c_vauxn10_loc=AL23</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_vauxn11_loc=AM20</TD>
    <TD>c_vauxn12_loc=AG25</TD>
    <TD>c_vauxn13_loc=AE26</TD>
    <TD>c_vauxn14_loc=AE23</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_vauxn15_loc=AE20</TD>
    <TD>c_vauxn1_loc=AN22</TD>
    <TD>c_vauxn2_loc=AL25</TD>
    <TD>c_vauxn3_loc=AK20</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_vauxn4_loc=AJ25</TD>
    <TD>c_vauxn5_loc=AF24</TD>
    <TD>c_vauxn6_loc=AG22</TD>
    <TD>c_vauxn7_loc=AH21</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_vauxn8_loc=AN24</TD>
    <TD>c_vauxn9_loc=AN21</TD>
    <TD>c_vauxp0_loc=AP20</TD>
    <TD>c_vauxp10_loc=AL22</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_vauxp11_loc=AL20</TD>
    <TD>c_vauxp12_loc=AG24</TD>
    <TD>c_vauxp13_loc=AE25</TD>
    <TD>c_vauxp14_loc=AE22</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_vauxp15_loc=AD20</TD>
    <TD>c_vauxp1_loc=AM22</TD>
    <TD>c_vauxp2_loc=AL24</TD>
    <TD>c_vauxp3_loc=AJ20</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_vauxp4_loc=AH24</TD>
    <TD>c_vauxp5_loc=AF23</TD>
    <TD>c_vauxp6_loc=AF22</TD>
    <TD>c_vauxp7_loc=AG21</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_vauxp8_loc=AM24</TD>
    <TD>c_vauxp9_loc=AM21</TD>
    <TD>c_vpvn=1</TD>
    <TD>core_container=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=13</TD>
    <TD>x_iplanguage=VHDL</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=system_management_wiz</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=VHDL</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=1.3</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>top_design_1_auto_ss_slidr_0/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_default_tlast=0</TD>
    <TD>c_family=kintexu</TD>
    <TD>c_m_axis_signal_set=0b00000000000000000000000001000011</TD>
    <TD>c_m_axis_tdata_width=56</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axis_tdest_width=8</TD>
    <TD>c_m_axis_tid_width=1</TD>
    <TD>c_m_axis_tuser_width=1</TD>
    <TD>c_s_axis_signal_set=0b00000000000000000000000000000011</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axis_tdata_width=56</TD>
    <TD>c_s_axis_tdest_width=1</TD>
    <TD>c_s_axis_tid_width=1</TD>
    <TD>c_s_axis_tuser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=22</TD>
    <TD>x_iplanguage=VHDL</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axis_subset_converter</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=VHDL</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>top_design_1_axis_broadcaster_0_0/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axis_signal_set=0b00000000000000000000000000000010</TD>
    <TD>c_axis_tdest_width=1</TD>
    <TD>c_axis_tid_width=1</TD>
    <TD>c_family=kintexu</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axis_tdata_width=40</TD>
    <TD>c_m_axis_tuser_width=1</TD>
    <TD>c_num_mi_slots=2</TD>
    <TD>c_s_axis_tdata_width=40</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axis_tuser_width=1</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=21</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VHDL</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axis_broadcaster</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=VHDL</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>top_design_1_axis_broadcaster_0_1/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axis_signal_set=0b00000000000000000000000000000010</TD>
    <TD>c_axis_tdest_width=1</TD>
    <TD>c_axis_tid_width=1</TD>
    <TD>c_family=kintexu</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axis_tdata_width=32</TD>
    <TD>c_m_axis_tuser_width=1</TD>
    <TD>c_num_mi_slots=5</TD>
    <TD>c_s_axis_tdata_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axis_tuser_width=1</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=21</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VHDL</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axis_broadcaster</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=VHDL</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>top_design_1_axis_broadcaster_1_0/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axis_signal_set=0b00000000000000000000000000000010</TD>
    <TD>c_axis_tdest_width=1</TD>
    <TD>c_axis_tid_width=1</TD>
    <TD>c_family=kintexu</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axis_tdata_width=40</TD>
    <TD>c_m_axis_tuser_width=1</TD>
    <TD>c_num_mi_slots=2</TD>
    <TD>c_s_axis_tdata_width=40</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axis_tuser_width=1</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=21</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VHDL</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axis_broadcaster</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=VHDL</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>util_vector_logic_v2_0_1_util_vector_logic/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_operation=not</TD>
    <TD>c_size=1</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VHDL</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=util_vector_logic</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=VHDL</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xlconcat_v2_1_4_xlconcat/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>dout_width=195</TD>
    <TD>in0_width=65</TD>
    <TD>in100_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in101_width=1</TD>
    <TD>in102_width=1</TD>
    <TD>in103_width=1</TD>
    <TD>in104_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in105_width=1</TD>
    <TD>in106_width=1</TD>
    <TD>in107_width=1</TD>
    <TD>in108_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in109_width=1</TD>
    <TD>in10_width=1</TD>
    <TD>in110_width=1</TD>
    <TD>in111_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in112_width=1</TD>
    <TD>in113_width=1</TD>
    <TD>in114_width=1</TD>
    <TD>in115_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in116_width=1</TD>
    <TD>in117_width=1</TD>
    <TD>in118_width=1</TD>
    <TD>in119_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in11_width=1</TD>
    <TD>in120_width=1</TD>
    <TD>in121_width=1</TD>
    <TD>in122_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in123_width=1</TD>
    <TD>in124_width=1</TD>
    <TD>in125_width=1</TD>
    <TD>in126_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in127_width=1</TD>
    <TD>in12_width=1</TD>
    <TD>in13_width=1</TD>
    <TD>in14_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in15_width=1</TD>
    <TD>in16_width=1</TD>
    <TD>in17_width=1</TD>
    <TD>in18_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in19_width=1</TD>
    <TD>in1_width=65</TD>
    <TD>in20_width=1</TD>
    <TD>in21_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in22_width=1</TD>
    <TD>in23_width=1</TD>
    <TD>in24_width=1</TD>
    <TD>in25_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in26_width=1</TD>
    <TD>in27_width=1</TD>
    <TD>in28_width=1</TD>
    <TD>in29_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in2_width=65</TD>
    <TD>in30_width=1</TD>
    <TD>in31_width=1</TD>
    <TD>in32_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in33_width=1</TD>
    <TD>in34_width=1</TD>
    <TD>in35_width=1</TD>
    <TD>in36_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in37_width=1</TD>
    <TD>in38_width=1</TD>
    <TD>in39_width=1</TD>
    <TD>in3_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in40_width=1</TD>
    <TD>in41_width=1</TD>
    <TD>in42_width=1</TD>
    <TD>in43_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in44_width=1</TD>
    <TD>in45_width=1</TD>
    <TD>in46_width=1</TD>
    <TD>in47_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in48_width=1</TD>
    <TD>in49_width=1</TD>
    <TD>in4_width=1</TD>
    <TD>in50_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in51_width=1</TD>
    <TD>in52_width=1</TD>
    <TD>in53_width=1</TD>
    <TD>in54_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in55_width=1</TD>
    <TD>in56_width=1</TD>
    <TD>in57_width=1</TD>
    <TD>in58_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in59_width=1</TD>
    <TD>in5_width=1</TD>
    <TD>in60_width=1</TD>
    <TD>in61_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in62_width=1</TD>
    <TD>in63_width=1</TD>
    <TD>in64_width=1</TD>
    <TD>in65_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in66_width=1</TD>
    <TD>in67_width=1</TD>
    <TD>in68_width=1</TD>
    <TD>in69_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in6_width=1</TD>
    <TD>in70_width=1</TD>
    <TD>in71_width=1</TD>
    <TD>in72_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in73_width=1</TD>
    <TD>in74_width=1</TD>
    <TD>in75_width=1</TD>
    <TD>in76_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in77_width=1</TD>
    <TD>in78_width=1</TD>
    <TD>in79_width=1</TD>
    <TD>in7_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in80_width=1</TD>
    <TD>in81_width=1</TD>
    <TD>in82_width=1</TD>
    <TD>in83_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in84_width=1</TD>
    <TD>in85_width=1</TD>
    <TD>in86_width=1</TD>
    <TD>in87_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in88_width=1</TD>
    <TD>in89_width=1</TD>
    <TD>in8_width=1</TD>
    <TD>in90_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in91_width=1</TD>
    <TD>in92_width=1</TD>
    <TD>in93_width=1</TD>
    <TD>in94_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in95_width=1</TD>
    <TD>in96_width=1</TD>
    <TD>in97_width=1</TD>
    <TD>in98_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in99_width=1</TD>
    <TD>in9_width=1</TD>
    <TD>iptotal=1</TD>
    <TD>num_ports=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipcorerevision=4</TD>
    <TD>x_iplanguage=VHDL</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=xlconcat</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=VHDL</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xlslice_v1_0_2_xlslice/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>din_from=73</TD>
    <TD>din_to=0</TD>
    <TD>din_width=222</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=2</TD>
    <TD>x_iplanguage=VHDL</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=xlslice</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=VHDL</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xlslice_v1_0_2_xlslice/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>din_from=147</TD>
    <TD>din_to=74</TD>
    <TD>din_width=222</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=2</TD>
    <TD>x_iplanguage=VHDL</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=xlslice</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=VHDL</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xlslice_v1_0_2_xlslice/3</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>din_from=221</TD>
    <TD>din_to=148</TD>
    <TD>din_width=222</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=2</TD>
    <TD>x_iplanguage=VHDL</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=xlslice</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=VHDL</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_cdc_gray/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>dest_sync_ff=4</TD>
    <TD>init_sync_ff=1</TD>
    <TD>iptotal=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>reg_output=0</TD>
    <TD>sim_assert_chk=0</TD>
    <TD>sim_lossless_gray_chk=0</TD>
    <TD>version=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>width=4</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_cdc_handshake/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>dest_ext_hsk=0</TD>
    <TD>dest_sync_ff=2</TD>
    <TD>init_sync_ff=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=13</TD>
    <TD>sim_assert_chk=0</TD>
    <TD>src_sync_ff=2</TD>
    <TD>version=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>width=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_cdc_single/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>dest_sync_ff=2</TD>
    <TD>init_sync_ff=1</TD>
    <TD>iptotal=28</TD>
</TR><TR ALIGN='LEFT'>    <TD>sim_assert_chk=0</TD>
    <TD>src_input_reg=0</TD>
    <TD>version=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_cdc_sync_rst/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>def_val=1&apos;b0</TD>
    <TD>dest_sync_ff=4</TD>
    <TD>init=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>init_sync_ff=1</TD>
    <TD>iptotal=32</TD>
    <TD>sim_assert_chk=0</TD>
    <TD>version=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_fifo_async/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>cascade_height=0</TD>
    <TD>cdc_sync_stages=4</TD>
    <TD>core_container=NA</TD>
    <TD>dout_reset_value=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>ecc_mode=no_ecc</TD>
    <TD>en_adv_feature_async=16&apos;b0001110000001100</TD>
    <TD>fifo_memory_type=distributed</TD>
    <TD>fifo_read_latency=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>fifo_write_depth=16</TD>
    <TD>full_reset_value=1</TD>
    <TD>iptotal=16</TD>
    <TD>p_common_clock=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_ecc_mode=0</TD>
    <TD>p_fifo_memory_type=1</TD>
    <TD>p_read_mode=1</TD>
    <TD>p_wakeup_time=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>prog_empty_thresh=6</TD>
    <TD>prog_full_thresh=10</TD>
    <TD>rd_data_count_width=1</TD>
    <TD>read_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>read_mode=fwft</TD>
    <TD>related_clocks=0</TD>
    <TD>sim_assert_chk=0</TD>
    <TD>use_adv_features=1c0c</TD>
</TR><TR ALIGN='LEFT'>    <TD>wakeup_time=0</TD>
    <TD>wr_data_count_width=1</TD>
    <TD>write_data_width=32</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_fifo_base/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>both_stages_valid=3</TD>
    <TD>cascade_height=0</TD>
    <TD>cdc_dest_sync_ff=2</TD>
    <TD>common_clock=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>dout_reset_value=0</TD>
    <TD>ecc_mode=0</TD>
    <TD>en_adv_feature=16&apos;b0001000000001000</TD>
</TR><TR ALIGN='LEFT'>    <TD>en_ae=1&apos;b0</TD>
    <TD>en_af=1&apos;b1</TD>
    <TD>en_dvld=1&apos;b1</TD>
    <TD>en_of=1&apos;b0</TD>
</TR><TR ALIGN='LEFT'>    <TD>en_pe=1&apos;b0</TD>
    <TD>en_pf=1&apos;b0</TD>
    <TD>en_rdc=1&apos;b0</TD>
    <TD>en_uf=1&apos;b0</TD>
</TR><TR ALIGN='LEFT'>    <TD>en_wack=1&apos;b0</TD>
    <TD>en_wdc=1&apos;b0</TD>
    <TD>enable_ecc=0</TD>
    <TD>fg_eq_asym_dout=1&apos;b0</TD>
</TR><TR ALIGN='LEFT'>    <TD>fifo_mem_type=1</TD>
    <TD>fifo_memory_type=1</TD>
    <TD>fifo_read_depth=32</TD>
    <TD>fifo_read_latency=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>fifo_size=1024</TD>
    <TD>fifo_write_depth=32</TD>
    <TD>full_reset_value=0</TD>
    <TD>full_rst_val=1&apos;b0</TD>
</TR><TR ALIGN='LEFT'>    <TD>invalid=0</TD>
    <TD>iptotal=40</TD>
    <TD>pe_thresh_adj=6</TD>
    <TD>pe_thresh_max=27</TD>
</TR><TR ALIGN='LEFT'>    <TD>pe_thresh_min=5</TD>
    <TD>pf_thresh_adj=6</TD>
    <TD>pf_thresh_max=27</TD>
    <TD>pf_thresh_min=5</TD>
</TR><TR ALIGN='LEFT'>    <TD>prog_empty_thresh=8</TD>
    <TD>prog_full_thresh=8</TD>
    <TD>rd_data_count_width=1</TD>
    <TD>rd_dc_width_ext=6</TD>
</TR><TR ALIGN='LEFT'>    <TD>rd_latency=2</TD>
    <TD>rd_mode=1</TD>
    <TD>rd_pntr_width=5</TD>
    <TD>read_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>read_mode=1</TD>
    <TD>read_mode_ll=1</TD>
    <TD>related_clocks=0</TD>
    <TD>remove_wr_rd_prot_logic=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sim_assert_chk=0</TD>
    <TD>stage1_valid=2</TD>
    <TD>stage2_valid=1</TD>
    <TD>use_adv_features=1008</TD>
</TR><TR ALIGN='LEFT'>    <TD>version=0</TD>
    <TD>wakeup_time=0</TD>
    <TD>width_ratio=1</TD>
    <TD>wr_data_count_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>wr_dc_width_ext=6</TD>
    <TD>wr_depth_log=5</TD>
    <TD>wr_pntr_width=5</TD>
    <TD>wr_rd_ratio=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>wr_width_log=5</TD>
    <TD>write_data_width=32</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_fifo_sync/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>cascade_height=0</TD>
    <TD>core_container=NA</TD>
    <TD>dout_reset_value=0</TD>
    <TD>ecc_mode=no_ecc</TD>
</TR><TR ALIGN='LEFT'>    <TD>en_adv_feature_sync=16&apos;b0001000000001000</TD>
    <TD>fifo_memory_type=distributed</TD>
    <TD>fifo_read_latency=0</TD>
    <TD>fifo_write_depth=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>full_reset_value=0</TD>
    <TD>iptotal=24</TD>
    <TD>p_common_clock=1</TD>
    <TD>p_ecc_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_fifo_memory_type=1</TD>
    <TD>p_read_mode=1</TD>
    <TD>p_wakeup_time=2</TD>
    <TD>prog_empty_thresh=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>prog_full_thresh=8</TD>
    <TD>rd_data_count_width=1</TD>
    <TD>read_data_width=32</TD>
    <TD>read_mode=fwft</TD>
</TR><TR ALIGN='LEFT'>    <TD>sim_assert_chk=0</TD>
    <TD>use_adv_features=1008</TD>
    <TD>wakeup_time=0</TD>
    <TD>wr_data_count_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>write_data_width=32</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_memory_base/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>write_data_width=32</TD>
    <TD>addr_width_a=5</TD>
    <TD>addr_width_b=5</TD>
    <TD>auto_sleep_time=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>byte_write_width_a=32</TD>
    <TD>byte_write_width_b=32</TD>
    <TD>cascade_height=0</TD>
    <TD>clocking_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>ecc_mode=0</TD>
    <TD>iptotal=53</TD>
    <TD>max_num_char=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>memory_optimization=true</TD>
    <TD>memory_primitive=1</TD>
    <TD>memory_size=1024</TD>
    <TD>memory_type=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>message_control=0</TD>
    <TD>num_char_loc=0</TD>
    <TD>p_ecc_mode=no_ecc</TD>
    <TD>p_enable_byte_write_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_enable_byte_write_b=0</TD>
    <TD>p_max_depth_data=32</TD>
    <TD>p_memory_opt=yes</TD>
    <TD>p_memory_primitive=distributed</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_min_width_data=32</TD>
    <TD>p_min_width_data_a=32</TD>
    <TD>p_min_width_data_b=32</TD>
    <TD>p_min_width_data_ecc=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_min_width_data_ldw=4</TD>
    <TD>p_min_width_data_shft=32</TD>
    <TD>p_num_cols_write_a=1</TD>
    <TD>p_num_cols_write_b=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_num_rows_read_a=1</TD>
    <TD>p_num_rows_read_b=1</TD>
    <TD>p_num_rows_write_a=1</TD>
    <TD>p_num_rows_write_b=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_sdp_write_mode=yes</TD>
    <TD>p_width_addr_lsb_read_a=0</TD>
    <TD>p_width_addr_lsb_read_b=0</TD>
    <TD>p_width_addr_lsb_write_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_width_addr_lsb_write_b=0</TD>
    <TD>p_width_addr_read_a=5</TD>
    <TD>p_width_addr_read_b=5</TD>
    <TD>p_width_addr_write_a=5</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_width_addr_write_b=5</TD>
    <TD>p_width_col_write_a=32</TD>
    <TD>p_width_col_write_b=32</TD>
    <TD>read_data_width_a=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>read_data_width_b=32</TD>
    <TD>read_latency_a=2</TD>
    <TD>read_latency_b=2</TD>
    <TD>read_reset_value_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>read_reset_value_b=0</TD>
    <TD>rst_mode_a=SYNC</TD>
    <TD>rst_mode_b=SYNC</TD>
    <TD>rsta_loop_iter=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>rstb_loop_iter=32</TD>
    <TD>sim_assert_chk=0</TD>
    <TD>use_embedded_constraint=0</TD>
    <TD>use_mem_init=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_mem_init_mmi=0</TD>
    <TD>version=0</TD>
    <TD>wakeup_time=0</TD>
    <TD>write_data_width_a=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>write_data_width_b=32</TD>
    <TD>write_mode_a=2</TD>
    <TD>write_mode_b=1</TD>
    <TD>write_protect=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_memory_sdpram/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>write_protect=1</TD>
    <TD>addr_width_a=12</TD>
    <TD>addr_width_b=12</TD>
    <TD>auto_sleep_time=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>byte_write_width_a=24</TD>
    <TD>cascade_height=0</TD>
    <TD>clocking_mode=common_clock</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>ecc_mode=no_ecc</TD>
    <TD>iptotal=7</TD>
    <TD>memory_optimization=true</TD>
    <TD>memory_primitive=auto</TD>
</TR><TR ALIGN='LEFT'>    <TD>memory_size=98304</TD>
    <TD>message_control=0</TD>
    <TD>p_clocking_mode=0</TD>
    <TD>p_ecc_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_memory_optimization=1</TD>
    <TD>p_memory_primitive=0</TD>
    <TD>p_wakeup_time=0</TD>
    <TD>p_write_mode_b=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>read_data_width_b=24</TD>
    <TD>read_latency_b=2</TD>
    <TD>read_reset_value_b=0</TD>
    <TD>rst_mode_a=SYNC</TD>
</TR><TR ALIGN='LEFT'>    <TD>rst_mode_b=SYNC</TD>
    <TD>sim_assert_chk=0</TD>
    <TD>use_embedded_constraint=0</TD>
    <TD>use_mem_init=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_mem_init_mmi=0</TD>
    <TD>wakeup_time=disable_sleep</TD>
    <TD>write_data_width_a=24</TD>
    <TD>write_mode_b=write_first</TD>
</TR><TR ALIGN='LEFT'>    <TD>write_protect=1</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_drc</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-append=default::[not_specified]</TD>
    <TD>-checks=default::[not_specified]</TD>
    <TD>-fail_on=default::[not_specified]</TD>
    <TD>-force=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-format=default::[not_specified]</TD>
    <TD>-internal=default::[not_specified]</TD>
    <TD>-internal_only=default::[not_specified]</TD>
    <TD>-max_msgs_per_check=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-messages=default::[not_specified]</TD>
    <TD>-name=default::[not_specified]</TD>
    <TD>-no_waivers=default::[not_specified]</TD>
    <TD>-return_string=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-ruledecks=default::[not_specified]</TD>
    <TD>-upgrade_cw=default::[not_specified]</TD>
    <TD>-waived=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>results</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufc-1=1</TD>
    <TD>cfgbvs-1=1</TD>
    <TD>dpip-2=1</TD>
    <TD>dpop-3=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>dpop-4=1</TD>
    <TD>pdrc-153=1</TD>
    <TD>rtstat-10=1</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_methodology</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-append=default::[not_specified]</TD>
    <TD>-checks=default::[not_specified]</TD>
    <TD>-fail_on=default::[not_specified]</TD>
    <TD>-force=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-format=default::[not_specified]</TD>
    <TD>-messages=default::[not_specified]</TD>
    <TD>-name=default::[not_specified]</TD>
    <TD>-return_string=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-slack_lesser_than=default::[not_specified]</TD>
    <TD>-waived=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>results</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>lutar-1=2</TD>
    <TD>timing-16=3</TD>
    <TD>timing-17=8</TD>
    <TD>timing-20=65</TD>
</TR><TR ALIGN='LEFT'>    <TD>timing-23=1</TD>
    <TD>timing-27=2</TD>
    <TD>timing-4=2</TD>
    <TD>timing-6=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>timing-7=4</TD>
    <TD>xdcb-6=1</TD>
    <TD>xdcc-1=4</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_power</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-advisory=default::[not_specified]</TD>
    <TD>-append=default::[not_specified]</TD>
    <TD>-file=[specified]</TD>
    <TD>-format=default::text</TD>
</TR><TR ALIGN='LEFT'>    <TD>-hier=default::power</TD>
    <TD>-hierarchical_depth=default::4</TD>
    <TD>-l=default::[not_specified]</TD>
    <TD>-name=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-no_propagation=default::[not_specified]</TD>
    <TD>-return_string=default::[not_specified]</TD>
    <TD>-rpx=[specified]</TD>
    <TD>-verbose=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-vid=default::[not_specified]</TD>
    <TD>-xpe=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>airflow=250 (LFM)</TD>
    <TD>ambient_temp=25.0 (C)</TD>
    <TD>bi-dir_toggle=12.500000</TD>
    <TD>bidir_output_enable=1.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>board_layers=12to15 (12 to 15 Layers)</TD>
    <TD>board_selection=medium (10&quot;x10&quot;)</TD>
    <TD>bram=0.098631</TD>
    <TD>clocks=0.608284</TD>
</TR><TR ALIGN='LEFT'>    <TD>confidence_level_clock_activity=High</TD>
    <TD>confidence_level_design_state=High</TD>
    <TD>confidence_level_device_models=High</TD>
    <TD>confidence_level_internal_activity=Medium</TD>
</TR><TR ALIGN='LEFT'>    <TD>confidence_level_io_activity=Low</TD>
    <TD>confidence_level_overall=Low</TD>
    <TD>customer=TBD</TD>
    <TD>customer_class=TBD</TD>
</TR><TR ALIGN='LEFT'>    <TD>devstatic=0.488682</TD>
    <TD>die=xcku040-ffva1156-2-e</TD>
    <TD>dsp=0.000070</TD>
    <TD>dsp_output_toggle=12.500000</TD>
</TR><TR ALIGN='LEFT'>    <TD>dynamic=1.213286</TD>
    <TD>effective_thetaja=1.42</TD>
    <TD>enable_probability=0.990000</TD>
    <TD>family=kintexu</TD>
</TR><TR ALIGN='LEFT'>    <TD>ff_toggle=12.500000</TD>
    <TD>flow_state=routed</TD>
    <TD>heatsink=medium (Medium Profile)</TD>
    <TD>i/o=0.004954</TD>
</TR><TR ALIGN='LEFT'>    <TD>input_toggle=12.500000</TD>
    <TD>junction_temp=27.4 (C)</TD>
    <TD>logic=0.202095</TD>
    <TD>mgtavcc_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtavcc_static_current=0.000000</TD>
    <TD>mgtavcc_total_current=0.000000</TD>
    <TD>mgtavcc_voltage=1.000000</TD>
    <TD>mgtavtt_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtavtt_static_current=0.000000</TD>
    <TD>mgtavtt_total_current=0.000000</TD>
    <TD>mgtavtt_voltage=1.200000</TD>
    <TD>mgtvccaux_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtvccaux_static_current=0.000000</TD>
    <TD>mgtvccaux_total_current=0.000000</TD>
    <TD>mgtvccaux_voltage=1.800000</TD>
    <TD>mgtyavcc_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtyavcc_static_current=0.000000</TD>
    <TD>mgtyavcc_total_current=0.000000</TD>
    <TD>mgtyavcc_voltage=1.000000</TD>
    <TD>mgtyavtt_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtyavtt_static_current=0.000000</TD>
    <TD>mgtyavtt_total_current=0.000000</TD>
    <TD>mgtyavtt_voltage=1.200000</TD>
    <TD>mgtyvccaux_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtyvccaux_static_current=0.000000</TD>
    <TD>mgtyvccaux_total_current=0.000000</TD>
    <TD>mgtyvccaux_voltage=1.800000</TD>
    <TD>mmcm=0.114768</TD>
</TR><TR ALIGN='LEFT'>    <TD>netlist_net_matched=NA</TD>
    <TD>off-chip_power=0.000000</TD>
    <TD>on-chip_power=1.701968</TD>
    <TD>output_enable=1.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>output_load=5.000000</TD>
    <TD>output_toggle=12.500000</TD>
    <TD>package=ffva1156</TD>
    <TD>pct_clock_constrained=37.779999</TD>
</TR><TR ALIGN='LEFT'>    <TD>pct_inputs_defined=11</TD>
    <TD>platform=lin64</TD>
    <TD>process=typical</TD>
    <TD>ram_enable=50.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>ram_write=50.000000</TD>
    <TD>read_saif=False</TD>
    <TD>set/reset_probability=0.000000</TD>
    <TD>signal_rate=False</TD>
</TR><TR ALIGN='LEFT'>    <TD>signals=0.182311</TD>
    <TD>simulation_file=None</TD>
    <TD>speedgrade=-2</TD>
    <TD>static_prob=False</TD>
</TR><TR ALIGN='LEFT'>    <TD>sysmon=0.002173</TD>
    <TD>temp_grade=extended</TD>
    <TD>thetajb=2.5 (C/W)</TD>
    <TD>thetasa=2.4 (C/W)</TD>
</TR><TR ALIGN='LEFT'>    <TD>toggle_rate=False</TD>
    <TD>user_board_temp=25.0 (C)</TD>
    <TD>user_effective_thetaja=1.42</TD>
    <TD>user_junc_temp=27.4 (C)</TD>
</TR><TR ALIGN='LEFT'>    <TD>user_thetajb=2.5 (C/W)</TD>
    <TD>user_thetasa=2.4 (C/W)</TD>
    <TD>vccadc_dynamic_current=0.000120</TD>
    <TD>vccadc_static_current=0.013800</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccadc_total_current=0.013920</TD>
    <TD>vccadc_voltage=1.800000</TD>
    <TD>vccaux_dynamic_current=0.063360</TD>
    <TD>vccaux_io_dynamic_current=0.001312</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccaux_io_static_current=0.064927</TD>
    <TD>vccaux_io_total_current=0.066239</TD>
    <TD>vccaux_io_voltage=1.800000</TD>
    <TD>vccaux_static_current=0.096253</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccaux_total_current=0.159613</TD>
    <TD>vccaux_voltage=1.800000</TD>
    <TD>vccbram_dynamic_current=0.003269</TD>
    <TD>vccbram_static_current=0.012258</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccbram_total_current=0.015527</TD>
    <TD>vccbram_voltage=0.950000</TD>
    <TD>vccint_dynamic_current=1.148382</TD>
    <TD>vccint_io_dynamic_current=0.001145</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccint_io_static_current=0.016207</TD>
    <TD>vccint_io_total_current=0.017352</TD>
    <TD>vccint_io_voltage=0.950000</TD>
    <TD>vccint_static_current=0.154320</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccint_total_current=1.302702</TD>
    <TD>vccint_voltage=0.950000</TD>
    <TD>vcco10_dynamic_current=0.000000</TD>
    <TD>vcco10_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco10_total_current=0.000000</TD>
    <TD>vcco10_voltage=1.000000</TD>
    <TD>vcco12_dynamic_current=0.000000</TD>
    <TD>vcco12_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco12_total_current=0.000000</TD>
    <TD>vcco12_voltage=1.200000</TD>
    <TD>vcco135_dynamic_current=0.000000</TD>
    <TD>vcco135_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco135_total_current=0.000000</TD>
    <TD>vcco135_voltage=1.350000</TD>
    <TD>vcco15_dynamic_current=0.000000</TD>
    <TD>vcco15_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco15_total_current=0.000000</TD>
    <TD>vcco15_voltage=1.500000</TD>
    <TD>vcco18_dynamic_current=0.000836</TD>
    <TD>vcco18_static_current=0.000040</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco18_total_current=0.000876</TD>
    <TD>vcco18_voltage=1.800000</TD>
    <TD>vcco25_dynamic_current=0.000000</TD>
    <TD>vcco25_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco25_total_current=0.000000</TD>
    <TD>vcco25_voltage=2.500000</TD>
    <TD>vcco33_dynamic_current=0.000000</TD>
    <TD>vcco33_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco33_total_current=0.000000</TD>
    <TD>vcco33_voltage=3.300000</TD>
    <TD>version=2020.2</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_utilization</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>io_standard</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>analog=0</TD>
    <TD>blvds_25=0</TD>
    <TD>diff_hstl_i=0</TD>
    <TD>diff_hstl_i_12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_i_18=0</TD>
    <TD>diff_hstl_i_dci=0</TD>
    <TD>diff_hstl_i_dci_12=0</TD>
    <TD>diff_hstl_i_dci_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_ii=0</TD>
    <TD>diff_hstl_ii_18=0</TD>
    <TD>diff_hsul_12=0</TD>
    <TD>diff_hsul_12_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_pod10=0</TD>
    <TD>diff_pod10_dci=0</TD>
    <TD>diff_pod12=0</TD>
    <TD>diff_pod12_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl12=0</TD>
    <TD>diff_sstl12_dci=0</TD>
    <TD>diff_sstl135=0</TD>
    <TD>diff_sstl135_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl135_r=0</TD>
    <TD>diff_sstl15=0</TD>
    <TD>diff_sstl15_dci=0</TD>
    <TD>diff_sstl15_r=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl18_i=0</TD>
    <TD>diff_sstl18_i_dci=0</TD>
    <TD>diff_sstl18_ii=0</TD>
    <TD>hslvdci_15=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hslvdci_18=0</TD>
    <TD>hstl_i=0</TD>
    <TD>hstl_i_12=0</TD>
    <TD>hstl_i_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_i_dci=0</TD>
    <TD>hstl_i_dci_12=0</TD>
    <TD>hstl_i_dci_18=0</TD>
    <TD>hstl_ii=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_ii_18=0</TD>
    <TD>hsul_12=0</TD>
    <TD>hsul_12_dci=0</TD>
    <TD>lvcmos12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvcmos15=0</TD>
    <TD>lvcmos18=1</TD>
    <TD>lvcmos25=0</TD>
    <TD>lvcmos33=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvdci_15=0</TD>
    <TD>lvdci_18=0</TD>
    <TD>lvds=1</TD>
    <TD>lvds_25=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvpecl=0</TD>
    <TD>lvttl=0</TD>
    <TD>mini_lvds_25=0</TD>
    <TD>pod10=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pod10_dci=0</TD>
    <TD>pod12=0</TD>
    <TD>pod12_dci=0</TD>
    <TD>ppds_25=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>rsds_25=0</TD>
    <TD>slvs_400_18=0</TD>
    <TD>slvs_400_25=0</TD>
    <TD>sstl12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl12_dci=0</TD>
    <TD>sstl135=0</TD>
    <TD>sstl135_dci=0</TD>
    <TD>sstl135_r=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl15=0</TD>
    <TD>sstl15_dci=0</TD>
    <TD>sstl15_r=0</TD>
    <TD>sstl18_i=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl18_i_dci=0</TD>
    <TD>sstl18_ii=0</TD>
    <TD>sub_lvds=0</TD>
    <TD>tmds_33=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>primitives</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufgce_functional_category=Clock</TD>
    <TD>bufgce_used=6</TD>
    <TD>carry8_functional_category=CLB</TD>
    <TD>carry8_used=2680</TD>
</TR><TR ALIGN='LEFT'>    <TD>diffinbuf_functional_category=I/O</TD>
    <TD>diffinbuf_used=1</TD>
    <TD>dsp48e2_functional_category=Arithmetic</TD>
    <TD>dsp48e2_used=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdce_functional_category=Register</TD>
    <TD>fdce_used=25714</TD>
    <TD>fdpe_functional_category=Register</TD>
    <TD>fdpe_used=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdre_functional_category=Register</TD>
    <TD>fdre_used=30468</TD>
    <TD>fdse_functional_category=Register</TD>
    <TD>fdse_used=713</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufctrl_functional_category=Others</TD>
    <TD>ibufctrl_used=9</TD>
    <TD>inbuf_functional_category=I/O</TD>
    <TD>inbuf_used=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>ldce_functional_category=Register</TD>
    <TD>ldce_used=65</TD>
    <TD>lut1_functional_category=CLB</TD>
    <TD>lut1_used=818</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut2_functional_category=CLB</TD>
    <TD>lut2_used=8010</TD>
    <TD>lut3_functional_category=CLB</TD>
    <TD>lut3_used=5450</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut4_functional_category=CLB</TD>
    <TD>lut4_used=15653</TD>
    <TD>lut5_functional_category=CLB</TD>
    <TD>lut5_used=3901</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut6_functional_category=CLB</TD>
    <TD>lut6_used=12065</TD>
    <TD>mmcme3_adv_functional_category=Clock</TD>
    <TD>mmcme3_adv_used=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf7_functional_category=CLB</TD>
    <TD>muxf7_used=573</TD>
    <TD>muxf8_functional_category=CLB</TD>
    <TD>muxf8_used=109</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuf_functional_category=I/O</TD>
    <TD>obuf_used=1</TD>
    <TD>obuft_functional_category=I/O</TD>
    <TD>obuft_used=7</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb18e2_functional_category=BLOCKRAM</TD>
    <TD>ramb18e2_used=5</TD>
    <TD>ramb36e2_functional_category=BLOCKRAM</TD>
    <TD>ramb36e2_used=70</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramd32_functional_category=CLB</TD>
    <TD>ramd32_used=798</TD>
    <TD>ramd64e_functional_category=CLB</TD>
    <TD>ramd64e_used=424</TD>
</TR><TR ALIGN='LEFT'>    <TD>rams32_functional_category=CLB</TD>
    <TD>rams32_used=118</TD>
    <TD>srl16e_functional_category=CLB</TD>
    <TD>srl16e_used=355</TD>
</TR><TR ALIGN='LEFT'>    <TD>srlc32e_functional_category=CLB</TD>
    <TD>srlc32e_used=177</TD>
    <TD>startupe3_functional_category=Configuration</TD>
    <TD>startupe3_used=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>sysmone1_functional_category=Advanced</TD>
    <TD>sysmone1_used=1</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>synthesis</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-assert=default::[not_specified]</TD>
    <TD>-bufg=default::12</TD>
    <TD>-cascade_dsp=default::auto</TD>
    <TD>-constrset=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-control_set_opt_threshold=default::auto</TD>
    <TD>-debug_log=default::[not_specified]</TD>
    <TD>-directive=default::default</TD>
    <TD>-fanout_limit=default::10000</TD>
</TR><TR ALIGN='LEFT'>    <TD>-flatten_hierarchy=default::rebuilt</TD>
    <TD>-fsm_extraction=default::auto</TD>
    <TD>-gated_clock_conversion=default::off</TD>
    <TD>-generic=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-include_dirs=default::[not_specified]</TD>
    <TD>-keep_equivalent_registers=default::[not_specified]</TD>
    <TD>-lint=default::[not_specified]</TD>
    <TD>-max_bram=default::-1</TD>
</TR><TR ALIGN='LEFT'>    <TD>-max_bram_cascade_height=default::-1</TD>
    <TD>-max_dsp=default::-1</TD>
    <TD>-max_uram=default::-1</TD>
    <TD>-max_uram_cascade_height=default::-1</TD>
</TR><TR ALIGN='LEFT'>    <TD>-mode=default::default</TD>
    <TD>-name=default::[not_specified]</TD>
    <TD>-no_lc=default::[not_specified]</TD>
    <TD>-no_srlextract=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-no_timing_driven=default::[not_specified]</TD>
    <TD>-os=default::[not_specified]</TD>
    <TD>-part=xcku040-ffva1156-2-e</TD>
    <TD>-resource_sharing=default::auto</TD>
</TR><TR ALIGN='LEFT'>    <TD>-retiming=default::[not_specified]</TD>
    <TD>-rtl=default::[not_specified]</TD>
    <TD>-rtl_skip_constraints=default::[not_specified]</TD>
    <TD>-rtl_skip_ip=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-seu_protect=default::none</TD>
    <TD>-sfcu=default::[not_specified]</TD>
    <TD>-shreg_min_size=default::3</TD>
    <TD>-top=design_1_wrapper</TD>
</TR><TR ALIGN='LEFT'>    <TD>-verilog_define=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>elapsed=00:00:19s</TD>
    <TD>hls_ip=0</TD>
    <TD>memory_gain=486.266MB</TD>
    <TD>memory_peak=2912.234MB</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
</BODY>
</HTML>
