Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed Mar 19 07:23:06 2025
| Host         : Helmwige running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_control_sets -verbose -file red_pitaya_top_control_sets_placed.rpt
| Design       : red_pitaya_top
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   867 |
|    Minimum number of control sets                        |   867 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2592 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   867 |
| >= 0 to < 4        |    40 |
| >= 4 to < 6        |   112 |
| >= 6 to < 8        |    59 |
| >= 8 to < 10       |   121 |
| >= 10 to < 12      |    48 |
| >= 12 to < 14      |    40 |
| >= 14 to < 16      |    34 |
| >= 16              |   413 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2383 |          441 |
| No           | No                    | Yes                    |             213 |           50 |
| No           | Yes                   | No                     |            2099 |          560 |
| Yes          | No                    | No                     |            1763 |          418 |
| Yes          | No                    | Yes                    |             300 |           63 |
| Yes          | Yes                   | No                     |           11882 |         2729 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                  |                                                                                                                          Enable Signal                                                                                                                          |                                                                                                                                 Set/Reset Signal                                                                                                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                           | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                1 |              1 |         1.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                           | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_m_valid_out_reg_0[0]                                                                             | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[8]_i_1_n_0                                                                                                                                        |                1 |              1 |         1.00 |
|  pdm_clk                                       |                                                                                                                                                                                                                                                                 | ps/top_rst                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  dac_clk_1x                                    |                                                                                                                                                                                                                                                                 | ps/top_rst                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                   | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                               | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                  |                1 |              1 |         1.00 |
|  adc_clk                                       |                                                                                                                                                                                                                                                                 | ps/top_rst                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                      |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                               |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                              |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                      |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                              |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                      |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                              |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                      |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                               |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                         |                1 |              3 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_wr_fifo                                                                                                                            |                                                                                                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                               | ps/system_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                               | ps/system_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_wr_fifo                                                                                                                            |                                                                                                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                               |                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                         |                1 |              3 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                         |                1 |              3 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                               |                                                                                                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_4/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                               | ps/system_i/axi_interconnect_4/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                       |                1 |              3 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                         |                1 |              3 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                 |                1 |              3 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                       |                1 |              3 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                 |                1 |              3 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_3/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                               | ps/system_i/axi_interconnect_3/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |         2.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                      | ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                     |                1 |              4 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2mstr_cmd_ready                                                                                                                | ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_i_1_n_0                                                                                                                              |                1 |              4 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                                | ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                 | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                              | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                | ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                     |                1 |              4 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/GEN_ASYNC_RESET.halt_i_reg                                                                                                                           | ps/system_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                   | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_reg_full_reg_0[0]                                                                                                                                     | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/proc_sys_reset/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                 | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                              | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0][0]                                       | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                                                           |                1 |              4 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                2 |              4 |         2.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                  |                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                1 |              4 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                      | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                                                                   |                2 |              4 |         2.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GEN_ASYNC_WRITE.rdy_back_reg                                                                                                                                             |                2 |              4 |         2.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                               | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                                                                   |                1 |              4 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                         | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GEN_ASYNC_WRITE.rdy_back_reg                                                                                                                                             |                1 |              4 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                                | ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                                                        |                1 |              4 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_3/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GEN_ASYNC_WRITE.rdy_back_reg                                                                                                                                             |                1 |              4 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GEN_ASYNC_WRITE.rdy_back_reg                                                                                                                                             |                1 |              4 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                                                                   |                1 |              4 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_data2mstr_cmd_ready                                                                                                             | ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                                                                                       |                1 |              4 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_3/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                                                                   |                1 |              4 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                 | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                             | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                                | ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | ps/system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |         2.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2mstr_cmd_ready                                                                                                                | ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_i_1_n_0                                                                                                                              |                2 |              4 |         2.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                      | ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                     |                1 |              4 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                                | ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                                                        |                2 |              4 |         2.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.last_rr_hot[3]_i_1_n_0                                                                                                                                          | ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[3]_i_1_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                             | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                1 |              4 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                         | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                2 |              4 |         2.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                 | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_data2mstr_cmd_ready                                                                                                             | ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                                                                                       |                2 |              4 |         2.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |         2.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                           | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                2 |              4 |         2.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                | ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                     |                1 |              4 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                               | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                1 |              4 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/GEN_ASYNC_RESET.halt_i_reg                                                                                                                           | ps/system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/xadc/inst/AXI_XADC_CORE_I/D[6]                                                                                                                                                                                                                      | ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | ps/system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                  |                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                  |                                                                                                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                          |                2 |              5 |         2.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2__0_n_0                                                                                                                                        | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1__0_n_0                                                                                                                                                         |                1 |              5 |         5.00 |
|  adc_clk                                       | ps/axi_slave_gp0/ack_cnt[5]_i_2_n_0                                                                                                                                                                                                                             | ps/axi_slave_gp0/ack_cnt[5]                                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                           | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                          |                                                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2__0_n_0                                                                                                                                        | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1__0_n_0                                                                                                                                                         |                1 |              5 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_2/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/GEN_ASYNC_RESET.halt_i_reg                                                                                                                           | ps/system_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_1                                                                                                                                                                             |                2 |              5 |         2.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg[0]_i_1_n_0                                                                                                                                                        |                2 |              5 |         2.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                       | ps/system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                             |                1 |              5 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                          |                1 |              5 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                 | ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_decerr_reg_i_1__0_n_0                                                                                                                     |                1 |              5 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/GEN_ASYNC_RESET.halt_i_reg                                                                                                                           | ps/system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_1                                                                                                                                                                             |                1 |              5 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_sts_reg_1[0]                                                                                                             | ps/system_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                             |                1 |              5 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_sts_reg_1[0]                                                                                                             | ps/system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                             |                2 |              5 |         2.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_3/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                      |                3 |              5 |         1.67 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                    | ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                                                    |                1 |              5 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_4/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | ps/system_i/axi_interconnect_4/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                               | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg[0]_i_1_n_0                                                                                                                                                      |                1 |              5 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                          | ps/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                               | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                          |                                                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                  |                                                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                           | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                3 |              5 |         1.67 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                               | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                2 |              5 |         2.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                                  |                2 |              5 |         2.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                 | ps/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                 | ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_decerr_reg_i_1__0_n_0                                                                                                                     |                1 |              5 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                      |                3 |              5 |         1.67 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              5 |         1.67 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                               | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg[0]_i_1_n_0                                                                                                                                                      |                1 |              5 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                    | ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                                                    |                1 |              5 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                       | ps/system_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                             |                1 |              5 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  adc_clk                                       |                                                                                                                                                                                                                                                                 | ps/system_i/axis_clock_converter_2/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                        |                2 |              6 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_5/s00_mmu/inst/register_slice_inst/aw.aw_pipe/gen_write.aw_cnt_reg[5][0]                                                                                                                                                           | ps/system_i/axi_interconnect_5/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_1                                                                                                                                                                                    |                3 |              6 |         2.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_5/s00_mmu/inst/gen_write.w_cnt[5]_i_1_n_0                                                                                                                                                                                          | ps/system_i/axi_interconnect_5/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_1                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_5/s01_mmu/inst/gen_write.w_cnt[5]_i_1_n_0                                                                                                                                                                                          | ps/system_i/axi_interconnect_5/s01_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_1                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_rden                                                                                                                                      | ps/system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                             |                1 |              6 |         6.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_5/s01_mmu/inst/register_slice_inst/aw.aw_pipe/gen_write.aw_cnt_reg[5][0]                                                                                                                                                           | ps/system_i/axi_interconnect_5/s01_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_1                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                            | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg[0]_i_1_n_0                                                                                                                                                   |                1 |              6 |         6.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  adc_clk                                       |                                                                                                                                                                                                                                                                 | ps/system_i/axis_clock_converter_6/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                  |                2 |              6 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                            | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg[0]_i_1_n_0                                                                                                                                                   |                2 |              6 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_5/s01_mmu/inst/register_slice_inst/ar.ar_pipe/gen_read.ar_cnt_reg[3][0]                                                                                                                                                            | ps/system_i/axi_interconnect_5/s01_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_1                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast_0[0]                                                                                         | ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_5/s00_mmu/inst/register_slice_inst/ar.ar_pipe/gen_read.ar_cnt_reg[3][0]                                                                                                                                                            | ps/system_i/axi_interconnect_5/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_1                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg               | ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_coelsc_tag_reg0                                                                                                    |                1 |              6 |         6.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg               | ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1__0_n_0                                                                                                  |                2 |              6 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                                          | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[1]_i_1_n_0                                                                                                                                |                2 |              6 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.updt_sts_reg_1[0]                                                                                         | ps/system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                             |                1 |              6 |         6.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/proc_sys_reset/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                    | ps/system_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | ps/system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_5/s03_mmu/inst/register_slice_inst/ar.ar_pipe/gen_read.ar_cnt_reg[3][0]                                                                                                                                                            | ps/system_i/axi_interconnect_5/s03_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_1                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast_0[0]                                                                                         | ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.last_rr_hot[3]_i_1_n_0                                                                                                                                          | ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | ps/system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast_0[0]                                                                                         | ps/system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast_0[0]                                                                                         | ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast_0[0]                                                                                         | ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                1 |              6 |         6.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_rden                                                                                                                                      | ps/system_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                             |                1 |              6 |         6.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_5/s03_mmu/inst/register_slice_inst/aw.aw_pipe/gen_write.aw_cnt_reg[5][0]                                                                                                                                                           | ps/system_i/axi_interconnect_5/s03_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_1                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_5/s02_mmu/inst/gen_write.w_cnt[5]_i_1_n_0                                                                                                                                                                                          | ps/system_i/axi_interconnect_5/s02_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_1                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_burst_dbeat_cntr_reg[5][0]                                                                                        |                2 |              6 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg               | ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_coelsc_tag_reg0                                                                                                    |                1 |              6 |         6.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_5/s02_mmu/inst/register_slice_inst/aw.aw_pipe/gen_write.aw_cnt_reg[5][0]                                                                                                                                                           | ps/system_i/axi_interconnect_5/s02_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_1                                                                                                                                                                                    |                3 |              6 |         2.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                              | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg[0]_i_1_n_0                                                                                                                                                     |                4 |              6 |         1.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                                          | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[1]_i_1_n_0                                                                                                                                |                3 |              6 |         2.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.updt_sts_reg_1[0]                                                                                         | ps/system_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                             |                1 |              6 |         6.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg               | ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1__0_n_0                                                                                                  |                1 |              6 |         6.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_5/s02_mmu/inst/register_slice_inst/ar.ar_pipe/gen_read.ar_cnt_reg[3][0]                                                                                                                                                            | ps/system_i/axi_interconnect_5/s02_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_1                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                                                                                 |                2 |              6 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                3 |              6 |         2.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_5/s03_mmu/inst/gen_write.w_cnt[5]_i_1_n_0                                                                                                                                                                                          | ps/system_i/axi_interconnect_5/s03_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_1                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axis_clock_converter_6/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                        |                2 |              6 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_2[0]                                                                                 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0                                                                                                                                             |                2 |              6 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_1                                                                                                                                                          |                2 |              6 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                              | ps/system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                1 |              7 |         7.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/dpto_cnt0                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                                   | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                                    |                2 |              7 |         3.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_2[0]                                                                                                                                         |                1 |              7 |         7.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                              | ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                1 |              7 |         7.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                              | ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                1 |              7 |         7.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                              | ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              7 |         3.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_4/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                      | ps/system_i/axi_interconnect_4/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                1 |              7 |         7.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                              | ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              7 |         3.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                      | ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              7 |         3.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                      | ps/system_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/SS[0]                                                                                                                                                            |                2 |              8 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_5/s01_mmu/inst/decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                              | ps/system_i/axi_interconnect_5/s01_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_1                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_5/s03_mmu/inst/decerr_slave_inst/s_axi_rvalid                                                                                                                                                                                      | ps/system_i/axi_dma_3/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_sg_rvalid_0[0]                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0         | ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_5/s01_mmu/inst/decerr_slave_inst/s_axi_rvalid                                                                                                                                                                                      | ps/system_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_sg_rlast_0[0]                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_5/s03_mmu/inst/decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                              | ps/system_i/axi_interconnect_5/s03_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_1                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[2]                                                                                                                                                                      | ps/system_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GEN_ASYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                           |                2 |              8 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/E[0]                                                                                                                                                                     | ps/system_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg[0]                                                                                                                            |                2 |              8 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_0[0]                                                                                 | ps/system_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg[0]                                                                                                                            |                2 |              8 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_5/s02_mmu/inst/decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                              | ps/system_i/axi_interconnect_5/s02_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_1                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_5/s02_mmu/inst/decerr_slave_inst/s_axi_rvalid                                                                                                                                                                                      | ps/system_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_sg_rvalid_0[0]                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__1_n_0                                                                                                           | ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                     |                2 |              8 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                        | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                              | ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                     |                3 |              8 |         2.67 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[2]                                                                                                                                                                      | ps/system_i/axi_dma_3/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GEN_ASYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                           |                1 |              8 |         8.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                      | ps/system_i/axi_dma_3/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GEN_ASYNC_WRITE.axi2ip_wrce_reg[0][0]                                                                                                                            |                1 |              8 |         8.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqthresh_wren_reg_0[0]                                                                                                                                                    | ps/system_i/axi_dma_3/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                3 |              8 |         2.67 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqthresh_wren_reg_0[0]                                                                                                                                                    | ps/system_i/axi_dma_3/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                3 |              8 |         2.67 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                          | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_5/s00_mmu/inst/decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                              | ps/system_i/axi_interconnect_5/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_1                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_2[0]                                                                                 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                              |                2 |              8 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                          | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                3 |              8 |         2.67 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                       | ps/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                      | ps/system_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/E[0]                                                                                                                                                                     | ps/system_i/axi_dma_3/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                                      |                2 |              8 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0         | ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                      | ps/system_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0         | ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0         | ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0         | ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_3/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                      | ps/system_i/axi_interconnect_3/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0         | ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0         | ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0          | ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_4/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0         | ps/system_i/axi_interconnect_4/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/E[0]                                                                                                                                                                     | ps/system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg[0]                                                                                                                            |                2 |              8 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_1[0]                                                                                                                      | ps/system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                             |                2 |              8 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__1_n_0                                                                                                           | ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                     |                2 |              8 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg_1[0]                                                                                                                      | ps/system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                             |                2 |              8 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_1[0]                                                                                                                      | ps/system_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                             |                3 |              8 |         2.67 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg_1[0]                                                                                                                      | ps/system_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                             |                2 |              8 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_0[0]                                                                                 | ps/system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg[0]                                                                                                                            |                3 |              8 |         2.67 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[2]                                                                                                                                                                      | ps/system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GEN_ASYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                           |                1 |              8 |         8.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                      | ps/system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/SS[0]                                                                                                                                                            |                1 |              8 |         8.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_4/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0         | ps/system_i/axi_interconnect_4/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[2]                                                                                                                                                                      | ps/system_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GEN_ASYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                           |                1 |              8 |         8.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                      | ps/system_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GEN_ASYNC_WRITE.axi2ip_wrce_reg[0][0]                                                                                                                            |                2 |              8 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqthresh_wren_reg_0[0]                                                                                                                                                    | ps/system_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                4 |              8 |         2.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqthresh_wren_reg_0[0]                                                                                                                                                    | ps/system_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                2 |              8 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                        | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_4/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0         | ps/system_i/axi_interconnect_4/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_4/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0         | ps/system_i/axi_interconnect_4/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_4/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0         | ps/system_i/axi_interconnect_4/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                          | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_4/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0         | ps/system_i/axi_interconnect_4/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_4/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                      | ps/system_i/axi_interconnect_4/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_4/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0         | ps/system_i/axi_interconnect_4/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                     | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                              |                2 |              8 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_4/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0          | ps/system_i/axi_interconnect_4/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_m_valid_out_reg_0[0]                                                                             | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_clr_dbc_reg_reg[0]                                                                                                |                2 |              8 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_5/s00_mmu/inst/decerr_slave_inst/s_axi_rvalid                                                                                                                                                                                      | ps/system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_sg_rlast_0[0]                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                          | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_0[0]                                                                                 | ps/system_i/axi_dma_3/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                                      |                2 |              8 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                        | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  adc_clk                                       | la/acq/E[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  adc_clk                                       | la/acq/E[0]                                                                                                                                                                                                                                                     | ps/axi_slave_gp0/wr_wdata_reg[0]_10[0]                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  adc_clk                                       | la/la_trg/align_reg/stt\\.TVALID                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  adc_clk                                       | ps/axi_slave_gp0/wr_wdata_reg[0]_11[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                          |                3 |              8 |         2.67 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                          |                4 |              8 |         2.00 |
|  pdm_clk                                       |                                                                                                                                                                                                                                                                 | pdm/cnt[7]_i_1_n_0                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  adc_clk                                       | ps/axi_slave_gp0/E[0]                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  adc_clk                                       | ps/axi_slave_gp0/bus\\.wen_reg_1[0]                                                                                                                                                                                                                             | la/axi4_stream_cnt/SR[0]                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  adc_clk                                       | ps/axi_slave_gp0/bus\\.wen_reg_2[0]                                                                                                                                                                                                                             | la/axi4_stream_cnt/SR[0]                                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                        | ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/E[0]                                                                                                                                                                     | ps/system_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                                      |                2 |              8 |         4.00 |
|  adc_clk                                       | ps/axi_slave_gp0/bus\\.wen_reg_3[0]                                                                                                                                                                                                                             | la/axi4_stream_cnt/SR[0]                                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  adc_clk                                       | ps/axi_slave_gp0/bus\\.wen_reg_4[0]                                                                                                                                                                                                                             | la/axi4_stream_cnt/SR[0]                                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                        | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg[3]_i_1_n_0                                                                                                                                                                     |                2 |              8 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                              | ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                     |                2 |              8 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_0[0]                                                                                 | ps/system_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                                      |                2 |              8 |         4.00 |
|  adc_clk                                       | id/sel                                                                                                                                                                                                                                                          | la/axi4_stream_cnt/SR[0]                                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                         | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  adc_clk                                       | la/acq/align_reg/E[0]                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                |                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/p_3_in                                                                                                                | ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              9 |         4.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                             | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                2 |              9 |         4.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                     | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                3 |              9 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                       | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                2 |              9 |         4.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                            | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                       |                2 |              9 |         4.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/p_3_in                                                                                                                | ps/system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              9 |         4.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                3 |              9 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                                      |                2 |              9 |         4.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                                      |                2 |              9 |         4.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/ch1_dly_fast_cnt0                                                                                                                                                                           |                3 |              9 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/p_3_in                                                                                                                | ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                3 |              9 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_s_ready_out_reg                                           | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]                                    |                3 |              9 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/p_3_in                                                                                                                | ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              9 |         4.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/ch2_dly_fast_cnt0                                                                                                                                                                           |                3 |              9 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                4 |              9 |         2.25 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/p_3_in                                                                                                                | ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              9 |         4.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                                      |                2 |              9 |         4.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                                      |                2 |              9 |         4.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                         | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                     | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                3 |              9 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                3 |              9 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                             | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_3/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/ch1_dly_fast_cnt0                                                                                                                                                                           |                2 |              9 |         4.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_3/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/ch2_dly_fast_cnt0                                                                                                                                                                           |                2 |              9 |         4.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |         3.33 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/E[0]                                                                                                                                            | ps/system_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/E[0]                                                                                                                                            | ps/system_i/axi_dma_3/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | ps/system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |         3.33 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                            |                                                                                                                                                                                                                                                                                  |                2 |             10 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_0_[6]                                                                                                                                                                         | ps/system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                             |                2 |             10 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/E[0]                                                                                                                                            | ps/system_i/axi_dma_2/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                3 |             10 |         3.33 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  adc_clk                                       | ps/system_i/axis_clock_converter_6/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                     | ps/system_i/axis_clock_converter_6/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                  |                2 |             10 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                3 |             10 |         3.33 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                3 |             10 |         3.33 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axis_clock_converter_2/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                  |                2 |             10 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | ps/system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |         3.33 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_0_[6]                                                                                                                                                                         | ps/system_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                             |                2 |             10 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | ps/system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | ps/system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/E[0]                                                                                                                                            | ps/system_i/axi_dma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | ps/system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axis_clock_converter_2/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                     | ps/system_i/axis_clock_converter_2/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                  |                2 |             10 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | ps/system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                       | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                2 |             11 |         5.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                      |                4 |             11 |         2.75 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                      |                2 |             11 |         5.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                3 |             11 |         3.67 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                |                                                                                                                                                                                                                                                                                  |                2 |             11 |         5.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             12 |         6.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             12 |         6.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             12 |         6.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             12 |         6.00 |
|  adc_clk                                       | ps/axi_slave_gp0/rd_araddr_reg[2]_8[0]                                                                                                                                                                                                                          | la/axi4_stream_cnt/SR[0]                                                                                                                                                                                                                                                         |                5 |             12 |         2.40 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_interconnect_3/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                6 |             12 |         2.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             12 |         6.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             12 |         6.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             12 |         6.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                4 |             12 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             12 |         6.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             12 |         6.00 |
|  adc_clk                                       | ps/axi_slave_gp0/rd_araddr_reg[4]_7[0]                                                                                                                                                                                                                          | la/axi4_stream_cnt/SR[0]                                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_interconnect_4/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |         4.00 |
|  adc_clk                                       | ps/axi_slave_gp0/rd_araddr_reg[4]_9[0]                                                                                                                                                                                                                          | la/axi4_stream_cnt/SR[0]                                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                              |                                                                                                                                                                                                                                                                                  |                2 |             12 |         6.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                     |                                                                                                                                                                                                                                                                                  |                4 |             12 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                  |                2 |             12 |         6.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                                                  |                2 |             12 |         6.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                4 |             12 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                3 |             12 |         4.00 |
|  adc_clk                                       | ps/axi_slave_gp0/rd_araddr_reg[4]_5[0]                                                                                                                                                                                                                          | la/axi4_stream_cnt/SR[0]                                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[2]                                                                                                                                                                      | ps/system_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                             |                3 |             13 |         4.33 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[2]                                                                                                                                                                      | ps/system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                             |                3 |             13 |         4.33 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[2]                                                                                                                                                                      | ps/system_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                4 |             13 |         3.25 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                      | ps/system_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                4 |             13 |         3.25 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                      | ps/system_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                             |                2 |             13 |         6.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                      | ps/system_i/axi_dma_3/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                3 |             13 |         4.33 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[2]                                                                                                                                                                      | ps/system_i/axi_dma_3/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                3 |             13 |         4.33 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                      | ps/system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                             |                3 |             13 |         4.33 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                4 |             13 |         3.25 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |                3 |             13 |         4.33 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |                3 |             13 |         4.33 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                5 |             13 |         2.60 |
|  adc_clk                                       | bus\\.rdata_reg[31]_i_3__0_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                4 |             14 |         3.50 |
|  adc_clk                                       | lg/asg/sts_aen_reg_n_0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                4 |             14 |         3.50 |
|  adc_clk                                       | ps/axi_slave_gp0/rd_araddr_reg[3]_3[0]                                                                                                                                                                                                                          | la/axi4_stream_cnt/SR[0]                                                                                                                                                                                                                                                         |                2 |             14 |         7.00 |
|  adc_clk                                       |                                                                                                                                                                                                                                                                 | ps/axi_slave_gp0/rd_araddr_reg[1]_1                                                                                                                                                                                                                                              |                6 |             14 |         2.33 |
|  adc_clk                                       | for_gen[1].asg/asg/sts_aen_reg_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                3 |             14 |         4.67 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                  | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                          |                3 |             14 |         4.67 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                                     | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |                4 |             14 |         3.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                       | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                          |                3 |             14 |         4.67 |
|  adc_clk                                       | for_gen[1].asg/en_lin.lin_add/str\\.transf                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                3 |             14 |         4.67 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                  | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |                3 |             14 |         4.67 |
|  adc_clk                                       | bus\\.rdata_reg[31]_i_3_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                6 |             14 |         2.33 |
|  adc_clk                                       | for_gen[0].asg/asg/sts_aen_reg_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                5 |             14 |         2.80 |
|  adc_clk                                       | for_gen[0].asg/en_lin.lin_add/str\\.transf                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                3 |             14 |         4.67 |
|  adc_clk                                       | ps/axi_slave_gp0/rd_do_reg_11[0]                                                                                                                                                                                                                                | la/axi4_stream_cnt/SR[0]                                                                                                                                                                                                                                                         |                3 |             14 |         4.67 |
|  adc_clk                                       | ps/axi_slave_gp0/rd_do_reg_4[0]                                                                                                                                                                                                                                 | la/axi4_stream_cnt/SR[0]                                                                                                                                                                                                                                                         |                4 |             14 |         3.50 |
|  adc_clk                                       | ps/axi_slave_gp0/rd_araddr_reg[4]_8[0]                                                                                                                                                                                                                          | la/axi4_stream_cnt/SR[0]                                                                                                                                                                                                                                                         |                3 |             14 |         4.67 |
|  adc_clk                                       | ps/axi_slave_gp0/rd_araddr_reg[4]_6[0]                                                                                                                                                                                                                          | la/axi4_stream_cnt/SR[0]                                                                                                                                                                                                                                                         |                4 |             14 |         3.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_interconnect_5/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_1                                                                                                                                                                                    |                4 |             14 |         3.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |             14 |         7.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                2 |             14 |         7.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_interconnect_5/s03_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_1                                                                                                                                                                                    |                7 |             14 |         2.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_interconnect_5/s01_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_1                                                                                                                                                                                    |                4 |             14 |         3.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_interconnect_5/s02_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_1                                                                                                                                                                                    |                7 |             14 |         2.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                5 |             15 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                               | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                3 |             15 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                     | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0                                                                                                                                             |                4 |             15 |         3.75 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axis_clock_converter_6/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                                                  | ps/system_i/axis_clock_converter_6/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                        |                3 |             15 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                5 |             15 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                6 |             15 |         2.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                6 |             15 |         2.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                          | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                4 |             15 |         3.75 |
|  adc_clk                                       | ps/system_i/axis_clock_converter_2/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                                                  | ps/system_i/axis_clock_converter_2/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                        |                3 |             15 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                7 |             15 |         2.14 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                  | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |                3 |             15 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                        | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |                4 |             16 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/mm2s_all_idle                                                                                                                                                               | ps/system_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/mm2s_all_idle                                                                                                                    | ps/system_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/s2mm_all_idle                                                                                                                                                     | ps/system_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  adc_clk                                       | ps/axi_slave_gp0/bus\\.wen_reg_6[0]                                                                                                                                                                                                                             | la/axi4_stream_cnt/SR[0]                                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  adc_clk                                       | ps/axi_slave_gp0/rd_araddr_reg[2]_7[0]                                                                                                                                                                                                                          | la/axi4_stream_cnt/SR[0]                                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  adc_clk                                       | lg/asg/sts_bnm[0]_i_2__1_n_0                                                                                                                                                                                                                                    | ps/axi_slave_gp0/cfg_ben_reg                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/s2mm_all_idle                                                                                                                    | ps/system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                     |                                                                                                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                        | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |                4 |             16 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                     |                                                                                                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  adc_clk                                       | ps/axi_slave_gp0/rd_araddr_reg[2]_6[0]                                                                                                                                                                                                                          | la/axi4_stream_cnt/SR[0]                                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_2/U0/I_RST_MODULE/p_0_in_0                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  adc_clk                                       | for_gen[0].asg/asg/sts_bnm[0]_i_2_n_0                                                                                                                                                                                                                           | for_gen[0].asg/asg/sts_bnm[0]_i_1__0_n_0                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                           | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                            |                4 |             16 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                           | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                            |                4 |             16 |         4.00 |
|  adc_clk                                       | ps/axi_slave_gp0/rd_araddr_reg[5]_2[0]                                                                                                                                                                                                                          | la/axi4_stream_cnt/SR[0]                                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  adc_clk                                       | bus\\.rdata_reg[15]_i_2_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  adc_clk                                       | ps/axi_slave_gp0/rd_do_reg_12[0]                                                                                                                                                                                                                                | la/axi4_stream_cnt/SR[0]                                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_0/U0/I_RST_MODULE/p_0_in_0                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s2mm_all_idle                                                                                                                                                               | ps/system_i/axi_dma_3/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                     |                                                                                                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  adc_clk                                       | ps/axi_slave_gp0/bus\\.wen_reg_14[0]                                                                                                                                                                                                                            | la/axi4_stream_cnt/SR[0]                                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/s2mm_all_idle                                                                                                                    | ps/system_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                           | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |                4 |             16 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                           | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |                4 |             16 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/mm2s_all_idle                                                                                                                    | ps/system_i/axi_dma_3/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  adc_clk                                       | ps/axi_slave_gp0/rd_araddr_reg[5]_1[0]                                                                                                                                                                                                                          | la/axi4_stream_cnt/SR[0]                                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                         |                                                                                                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  adc_clk                                       | la/dec/E[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  adc_clk                                       | ps/axi_slave_gp0/rd_do_reg_13[0]                                                                                                                                                                                                                                | la/axi4_stream_cnt/SR[0]                                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  adc_clk                                       | ps/axi_slave_gp0/rd_araddr_reg[3]_4[0]                                                                                                                                                                                                                          | la/axi4_stream_cnt/SR[0]                                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  adc_clk                                       | ps/axi_slave_gp0/rd_do_reg_5[0]                                                                                                                                                                                                                                 | la/axi4_stream_cnt/SR[0]                                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/xadc/inst/AXI_XADC_CORE_I/do_reg[15]_i_1_n_0                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  adc_clk                                       | ps/axi_slave_gp0/rd_araddr_reg[3]_5[0]                                                                                                                                                                                                                          | la/axi4_stream_cnt/SR[0]                                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_1/U0/I_RST_MODULE/p_0_in_0                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                     |                                                                                                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/mm2s_all_idle                                                                                                                                                               | ps/system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_3/U0/I_RST_MODULE/p_0_in_0                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                         |                                                                                                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  adc_clk                                       | for_gen[1].asg/asg/sts_bnm[0]_i_2__0_n_0                                                                                                                                                                                                                        | for_gen[1].asg/asg/sts_bnm[0]_i_1__1_n_0                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  adc_clk                                       | ps/axi_slave_gp0/rd_do_reg_6[0]                                                                                                                                                                                                                                 | la/axi4_stream_cnt/SR[0]                                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  adc_clk                                       |                                                                                                                                                                                                                                                                 | ps/axi_slave_gp0/rd_araddr_reg[1]_0                                                                                                                                                                                                                                              |                6 |             17 |         2.83 |
|  adc_clk                                       | ps/axi_slave_gp0/rd_do_reg_2[0]                                                                                                                                                                                                                                 | la/axi4_stream_cnt/SR[0]                                                                                                                                                                                                                                                         |                3 |             17 |         5.67 |
|  adc_clk                                       | la/rle/TVALID_reg__0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                3 |             17 |         5.67 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                          |                                                                                                                                                                                                                                                                                  |                3 |             17 |         5.67 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                       |                                                                                                                                                                                                                                                                                  |                3 |             17 |         5.67 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                         | ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                                          |                4 |             17 |         4.25 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                     | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |                3 |             18 |         6.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                         | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                          |                5 |             18 |         3.60 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                  | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                          |                4 |             18 |         4.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                   | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                3 |             18 |         6.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                               | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                  |                7 |             19 |         2.71 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                   | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                       |                9 |             19 |         2.11 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[30]_i_1_n_0                                                         | ps/system_i/axi_dma_3/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/updt_data1                                                                                                                                                                                                      |                4 |             19 |         4.75 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                    | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                             |                7 |             19 |         2.71 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                          | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                5 |             19 |         3.80 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                    | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                             |                5 |             19 |         3.80 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                5 |             19 |         3.80 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                     | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                          |                3 |             19 |         6.33 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                              | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                5 |             19 |         3.80 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axis_clock_converter_2/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                     |                                                                                                                                                                                                                                                                                  |                3 |             19 |         6.33 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                              | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                5 |             19 |         3.80 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axis_clock_converter_2/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                            | ps/system_i/axis_clock_converter_2/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                  |                4 |             19 |         4.75 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                                       | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0                                                                                                                                |                3 |             20 |         6.67 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0[0]                                                 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                7 |             20 |         2.86 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg[0]                                                   | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                4 |             20 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.updt_sts_reg_1[0]                                                                                         | ps/system_i/axi_dma_3/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                4 |             20 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_rden                                                                                                                                      | ps/system_i/axi_dma_3/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                4 |             20 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                   | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                6 |             20 |         3.33 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg[0]                                                   | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                6 |             20 |         3.33 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                          | ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                   |                5 |             20 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                                          |                5 |             20 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                                          |                5 |             20 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                     | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                   |                4 |             22 |         5.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                     | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                   |                4 |             22 |         5.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_4/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                                  |                6 |             22 |         3.67 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                     | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                           |                4 |             22 |         5.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                        | ps/system_i/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                          |                6 |             22 |         3.67 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                        | ps/system_i/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                          |                6 |             22 |         3.67 |
|  adc_clk                                       |                                                                                                                                                                                                                                                                 | ps/axi_slave_gp0/wr_wdata_reg[0]_12                                                                                                                                                                                                                                              |                8 |             22 |         2.75 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                     | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                           |                4 |             22 |         5.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                   | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                             |                4 |             23 |         5.75 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_4/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | ps/system_i/axi_interconnect_4/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                7 |             23 |         3.29 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[22]_i_1_n_0                                                                                                                     | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                            |                6 |             23 |         3.83 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                       | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                                          |                4 |             23 |         5.75 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                  |                6 |             24 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_1                                                                                                                                                                             |                7 |             24 |         3.43 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                                  |                7 |             24 |         3.43 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_1                                                                                                                                                                             |                4 |             24 |         6.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                8 |             24 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                8 |             24 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_interconnect_4/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                7 |             24 |         3.43 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                                                        | ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                8 |             25 |         3.12 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                            |                                                                                                                                                                                                                                                                                  |                4 |             25 |         6.25 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                          |                                                                                                                                                                                                                                                                                  |                4 |             25 |         6.25 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                          |                                                                                                                                                                                                                                                                                  |                4 |             25 |         6.25 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                     | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |                5 |             25 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                          |                                                                                                                                                                                                                                                                                  |                4 |             25 |         6.25 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                          |                                                                                                                                                                                                                                                                                  |                4 |             25 |         6.25 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                | ps/system_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                6 |             26 |         4.33 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc0                                                                                                                                  | ps/system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                             |                4 |             26 |         6.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_reg_0                                                                                                                                      | ps/system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                                          |                6 |             26 |         4.33 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_reg_0[0]                                                                                                                                            | ps/system_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                             |                7 |             26 |         3.71 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_reg_0                                                                                                                                      | ps/system_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                                          |                4 |             26 |         6.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_valid_reg_0                                                                                                                                     | ps/system_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_1                                                                                                                                                                             |                4 |             26 |         6.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_valid_reg_0                                                                                                                                     | ps/system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_1                                                                                                                                                                             |                6 |             26 |         4.33 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_data_reg_1[0]                                                                                                            | ps/system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                             |                5 |             26 |         5.20 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                           | ps/system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                             |                4 |             26 |         6.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                | ps/system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                             |                6 |             26 |         4.33 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_reg_0                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                4 |             26 |         6.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_reg_0                                                                                                                                      | ps/system_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                                          |                4 |             26 |         6.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_valid_reg_0                                                                                                                                     | ps/system_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/updt_data1                                                                                                                                                                                                      |                4 |             26 |         6.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_error_addr[31]_i_1__0_n_0                                                                                                                                                     | ps/system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                             |                4 |             26 |         6.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[4]                                                                                                                                                                      | ps/system_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                7 |             26 |         3.71 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                   |                6 |             26 |         4.33 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_3/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                                          |                8 |             26 |         3.25 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                | ps/system_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                             |                5 |             26 |         5.20 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0[0]                                                                                                                        | ps/system_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                4 |             26 |         6.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc0                                                                                                                                  | ps/system_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                             |                4 |             26 |         6.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                                      | ps/system_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                5 |             26 |         5.20 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                                          |                5 |             26 |         5.20 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_1[0]                                                                                                                        | ps/system_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                             |                4 |             26 |         6.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_data_reg_1[0]                                                                                                            | ps/system_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                             |                5 |             26 |         5.20 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                           | ps/system_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                6 |             26 |         4.33 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc0                                                                                                                                  | ps/system_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                4 |             26 |         6.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_data_reg_2[0]                                                                                                            | ps/system_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                             |                4 |             26 |         6.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0                                                                                                                            | ps/system_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                7 |             26 |         3.71 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0                                                                                                                            | ps/system_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                7 |             26 |         3.71 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0[0]                                                                                                                                            | ps/system_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                             |                8 |             26 |         3.25 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_data_reg_1[0]                                                                                                            | ps/system_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                4 |             26 |         6.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_cmnd_wr                                                                                                                                                                       | ps/system_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                6 |             26 |         4.33 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/E[0]                                                                                                                                                                               | ps/system_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                6 |             26 |         4.33 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/E[0]                                                                                                                                                                               | ps/system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                             |                5 |             26 |         5.20 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_1[0]                                                                                                                        | ps/system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                             |                4 |             26 |         6.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                  | ps/system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                9 |             26 |         2.89 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/E[0]                                                                                                                                                                               | ps/system_i/axi_dma_3/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                5 |             26 |         5.20 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_data_reg_2[0]                                                                                                            | ps/system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                             |                5 |             26 |         5.20 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                           | ps/system_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                             |                5 |             26 |         5.20 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                                      | ps/system_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                             |                5 |             26 |         5.20 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                                      | ps/system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                             |                4 |             26 |         6.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0[0]                                                                                                                                            | ps/system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                             |                7 |             26 |         3.71 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_reg_0[0]                                                                                                                                            | ps/system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                             |                7 |             26 |         3.71 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[4]                                                                                                                                                                      | ps/system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                             |                6 |             26 |         4.33 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_cmnd_wr                                                                                                                                                                       | ps/system_i/axi_dma_3/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                4 |             26 |         6.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                             |                                                                                                                                                                                                                                                                                  |                4 |             26 |         6.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_data_reg_1[0]                                                                                                            | ps/system_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                4 |             26 |         6.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc0                                                                                                                                  | ps/system_i/axi_dma_3/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                6 |             26 |         4.33 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[4]                                                                                                                                                                      | ps/system_i/axi_dma_3/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                5 |             26 |         5.20 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_error_addr[31]_i_1__0_n_0                                                                                                                                                     | ps/system_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                             |                4 |             26 |         6.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/E[0]                                                                                                                                                                               | ps/system_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                             |                5 |             26 |         5.20 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                | ps/system_i/axi_dma_3/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                5 |             26 |         5.20 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_data_reg_2[0]                                                                                                            | ps/system_i/axi_dma_3/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                5 |             26 |         5.20 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[4]                                                                                                                                                                      | ps/system_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                             |                5 |             26 |         5.20 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_data_reg_1[0]                                                                                                            | ps/system_i/axi_dma_3/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                4 |             26 |         6.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                           | ps/system_i/axi_dma_3/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                4 |             26 |         6.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                          |                                                                                                                                                                                                                                                                                  |                4 |             26 |         6.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                                      | ps/system_i/axi_dma_3/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                4 |             26 |         6.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0                                                                                                                            | ps/system_i/axi_dma_3/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                8 |             26 |         3.25 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0                                                                                                                            | ps/system_i/axi_dma_3/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                7 |             26 |         3.71 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_valid_reg_0                                                                                                                                     | ps/system_i/axi_dma_3/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/updt_data1                                                                                                                                                                                                      |                6 |             26 |         4.33 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_reg_0                                                                                                                                      | ps/system_i/axi_dma_3/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                                          |                5 |             26 |         5.20 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0[0]                                                                                                                        | ps/system_i/axi_dma_3/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                4 |             26 |         6.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_reg_0                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                4 |             26 |         6.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                              | ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                     |                5 |             27 |         5.40 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                              | ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                     |                5 |             27 |         5.40 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                              | ps/system_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                             |                9 |             27 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                              | ps/system_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                             |                9 |             27 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                              | ps/system_i/axi_dma_3/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                8 |             27 |         3.38 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/E[0]                                                                                                                                           | ps/system_i/axi_dma_3/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                7 |             27 |         3.86 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                              | ps/system_i/axi_dma_3/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                8 |             27 |         3.38 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/E[0]                                                                                                                                           | ps/system_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                6 |             27 |         4.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/E[0]                                                                                                                                           | ps/system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                             |                5 |             27 |         5.40 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tvalid_reg_0[0]                                                                                                                                             | ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                     |                4 |             27 |         6.75 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tvalid_reg_0[0]                                                                                                                                             | ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                     |                7 |             27 |         3.86 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                              |                                                                                                                                                                                                                                                                                  |                4 |             27 |         6.75 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/E[0]                                                                                                                                           | ps/system_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                             |                6 |             27 |         4.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                              | ps/system_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                8 |             27 |         3.38 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                              | ps/system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                             |                8 |             27 |         3.38 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                              | ps/system_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                8 |             27 |         3.38 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                   | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                8 |             27 |         3.38 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                              | ps/system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                             |                8 |             27 |         3.38 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                     | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                               |                6 |             28 |         4.67 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                     | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                          |                6 |             28 |         4.67 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_0_[6]                                                                                                                                                                         | ps/system_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                6 |             28 |         4.67 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tvalid_reg_0[0]                                                                                                                            | ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                     |                5 |             28 |         5.60 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_0_[6]                                                                                                                                                                         | ps/system_i/axi_dma_3/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                5 |             28 |         5.60 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tvalid_reg_0[0]                                                                                                                            | ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                     |                6 |             28 |         4.67 |
|  adc_clk                                       |                                                                                                                                                                                                                                                                 | clear                                                                                                                                                                                                                                                                            |                7 |             28 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                              | ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                     |                5 |             28 |         5.60 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                              | ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                     |                8 |             28 |         3.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/GEN_ASYNC_RESET.halt_i_reg                                                                                                                           | ps/system_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/updt_data1                                                                                                                                                                                                      |                4 |             28 |         7.00 |
|  adc_clk                                       | for_gen[0].asg/en_lin.lin_mul/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                7 |             29 |         4.14 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg             | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg0                                                                                                                                                               |                5 |             29 |         5.80 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_rden                                                                                                                                      | ps/system_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                5 |             29 |         5.80 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.updt_sts_reg_1[0]                                                                                         | ps/system_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                4 |             29 |         7.25 |
|  adc_clk                                       | for_gen[1].asg/en_lin.lin_mul/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                6 |             29 |         4.83 |
|  adc_clk                                       | ps/axi_slave_gp0/rd_do_reg_8[0]                                                                                                                                                                                                                                 | la/axi4_stream_cnt/SR[0]                                                                                                                                                                                                                                                         |               10 |             30 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/GEN_ASYNC_RESET.halt_i_reg                                                                                                                           | ps/system_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                                          |                6 |             30 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                       | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |                9 |             30 |         3.33 |
|  adc_clk                                       | ps/axi_slave_gp0/rd_do_reg_16[0]                                                                                                                                                                                                                                | la/axi4_stream_cnt/SR[0]                                                                                                                                                                                                                                                         |                6 |             30 |         5.00 |
|  adc_clk                                       | ps/axi_slave_gp0/rd_do_reg_17[0]                                                                                                                                                                                                                                | la/axi4_stream_cnt/SR[0]                                                                                                                                                                                                                                                         |                5 |             30 |         6.00 |
|  adc_clk                                       | ps/axi_slave_gp0/rd_do_reg_15[0]                                                                                                                                                                                                                                | la/axi4_stream_cnt/SR[0]                                                                                                                                                                                                                                                         |                8 |             30 |         3.75 |
|  adc_clk                                       | ps/axi_slave_gp0/rd_do_reg_18[0]                                                                                                                                                                                                                                | la/axi4_stream_cnt/SR[0]                                                                                                                                                                                                                                                         |                9 |             30 |         3.33 |
|  adc_clk                                       | ps/axi_slave_gp0/bus\\.wen_reg_15[0]                                                                                                                                                                                                                            | la/axi4_stream_cnt/SR[0]                                                                                                                                                                                                                                                         |               11 |             30 |         2.73 |
|  adc_clk                                       | ps/axi_slave_gp0/rd_do_reg_10[0]                                                                                                                                                                                                                                | la/axi4_stream_cnt/SR[0]                                                                                                                                                                                                                                                         |               10 |             30 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/GEN_ASYNC_RESET.halt_i_reg                                                                                                                           | ps/system_i/axi_dma_3/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                                          |                5 |             30 |         6.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                            | ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty_reg_0                                                                                                                                   |                6 |             30 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                            | ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty_reg_0                                                                                                                                   |                6 |             30 |         5.00 |
|  adc_clk                                       | for_gen[1].asg/asg/ptr_cur_0                                                                                                                                                                                                                                    | ps/axi_slave_gp0/wr_wdata_reg[0]_6                                                                                                                                                                                                                                               |                8 |             30 |         3.75 |
|  adc_clk                                       | ps/axi_slave_gp0/rd_do_reg_9[0]                                                                                                                                                                                                                                 | la/axi4_stream_cnt/SR[0]                                                                                                                                                                                                                                                         |                9 |             30 |         3.33 |
|  adc_clk                                       | for_gen[0].asg/asg/ptr_cur_0                                                                                                                                                                                                                                    | ps/axi_slave_gp0/wr_wdata_reg[0]_4                                                                                                                                                                                                                                               |                9 |             30 |         3.33 |
|  adc_clk                                       | lg/asg/ptr_cur[29]_i_2_n_0                                                                                                                                                                                                                                      | ps/axi_slave_gp0/wr_wdata_reg[0]_0                                                                                                                                                                                                                                               |                8 |             30 |         3.75 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                            | ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty_reg_0                                                                                                                                   |                5 |             30 |         6.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                            | ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty_reg_0                                                                                                                                   |                5 |             30 |         6.00 |
|  adc_clk                                       | ps/axi_slave_gp0/bus\\.wen_reg_5[0]                                                                                                                                                                                                                             | la/axi4_stream_cnt/SR[0]                                                                                                                                                                                                                                                         |                8 |             30 |         3.75 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                    | ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                         |                5 |             31 |         6.20 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                    | ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                         |                5 |             31 |         6.20 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                7 |             31 |         4.43 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                       | ps/system_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                6 |             31 |         5.17 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                            | ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/SR[0]                                                                                                                                                   |                9 |             31 |         3.44 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                    | ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                              |                6 |             31 |         5.17 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                            | ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty_reg_0                                                                                                                                   |                8 |             31 |         3.88 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_sts_reg_1[0]                                                                                                             | ps/system_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                7 |             31 |         4.43 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                       | ps/system_i/axi_dma_3/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                7 |             31 |         4.43 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_sts_reg_1[0]                                                                                                             | ps/system_i/axi_dma_3/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                5 |             31 |         6.20 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                    | ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                              |                6 |             31 |         5.17 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                8 |             31 |         3.88 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                            | ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/SR[0]                                                                                                                                                   |                6 |             31 |         5.17 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                            | ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty_reg_0                                                                                                                                   |                5 |             31 |         6.20 |
|  adc_clk                                       | ps/system_i/axis_clock_converter_2/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                                                  |                                                                                                                                                                                                                                                                                  |                4 |             32 |         8.00 |
|  adc_clk                                       | la/acq/sts_trg_reg_0[0]                                                                                                                                                                                                                                         | ps/axi_slave_gp0/wr_wdata_reg[0]_12                                                                                                                                                                                                                                              |               10 |             32 |         3.20 |
|  adc_clk                                       | for_gen[1].asg/asg/sts_bln[0]_i_2__1_n_0                                                                                                                                                                                                                        | for_gen[1].asg/en_lin.lin_mul/cfg_ben_reg                                                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  adc_clk                                       | lg/asg/sts_bln[0]_i_2_n_0                                                                                                                                                                                                                                       | lg/asg/sts_bln[0]_i_1__1_n_0                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arready_d12                                                                                                                                                                         | ps/system_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                          |                6 |             32 |         5.33 |
|  adc_clk                                       | la/acq/sts_pre[31]_i_1_n_0                                                                                                                                                                                                                                      | ps/axi_slave_gp0/wr_wdata_reg[0]_12                                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  adc_clk                                       | for_gen[0].asg/asg/sts_bln[0]_i_2__0_n_0                                                                                                                                                                                                                        | for_gen[0].asg/en_lin.lin_mul/cfg_ben_reg                                                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_1_in                                                                                                                                                                                      | ps/system_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                6 |             32 |         5.33 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                              | ps/system_i/axi_dma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                      |                9 |             32 |         3.56 |
|  adc_clk                                       | la/acq/cts_trg[31]_i_1_n_0                                                                                                                                                                                                                                      | ps/axi_slave_gp0/wr_wdata_reg[0]_12                                                                                                                                                                                                                                              |               13 |             32 |         2.46 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_1_in                                                                                                                                                                                      | ps/system_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                             |                8 |             32 |         4.00 |
|  adc_clk                                       | la/rle/sel                                                                                                                                                                                                                                                      | ps/axi_slave_gp0/wr_wdata_reg[0]_13                                                                                                                                                                                                                                              |                9 |             32 |         3.56 |
|  adc_clk                                       | ps/axi_slave_gp0/wr_wdata                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               12 |             32 |         2.67 |
|  adc_clk                                       | ps/axi_slave_gp0/wr_wdata_reg[2]_0                                                                                                                                                                                                                              | ps/axi_slave_gp0/wr_wdata_reg[0]_12                                                                                                                                                                                                                                              |               10 |             32 |         3.20 |
|  adc_clk                                       | ps/axi_slave_gp0/rd_do_reg_1[0]                                                                                                                                                                                                                                 | la/axi4_stream_cnt/SR[0]                                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  adc_clk                                       | la/acq/sts_pst[31]_i_1_n_0                                                                                                                                                                                                                                      | ps/axi_slave_gp0/wr_wdata_reg[0]_12                                                                                                                                                                                                                                              |               10 |             32 |         3.20 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |                5 |             32 |         6.40 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                6 |             32 |         5.33 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               10 |             32 |         3.20 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_1_in                                                                                                                                                                                      | ps/system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                             |                5 |             32 |         6.40 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arready_d12                                                                                                                                                                         | ps/system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                          |                7 |             32 |         4.57 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                              | ps/system_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                      |               10 |             32 |         3.20 |
|  adc_clk                                       | ps/axi_slave_gp0/rd_do_reg_7[0]                                                                                                                                                                                                                                 | la/axi4_stream_cnt/SR[0]                                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arready_d12                                                                                                                                                                         | ps/system_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                          |                7 |             32 |         4.57 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                              | ps/system_i/axi_dma_2/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                      |               11 |             32 |         2.91 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |                8 |             32 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                     |               10 |             32 |         3.20 |
|  adc_clk                                       | ps/axi_slave_gp0/wr_wdata_reg[0]_14[0]                                                                                                                                                                                                                          | la/axi4_stream_cnt/SR[0]                                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  adc_clk                                       | ps/axi_slave_gp0/rd_araddr_reg[2]_5[0]                                                                                                                                                                                                                          | la/axi4_stream_cnt/SR[0]                                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               10 |             32 |         3.20 |
|  pdm_clk                                       |                                                                                                                                                                                                                                                                 | pdm/for_chn[0].dat[7]_i_1_n_0                                                                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                6 |             32 |         5.33 |
|  pdm_clk                                       | pdm/for_chn[0].dat[7]_i_2_n_0                                                                                                                                                                                                                                   | pdm/for_chn[0].dat[7]_i_1_n_0                                                                                                                                                                                                                                                    |               10 |             32 |         3.20 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                     |                7 |             32 |         4.57 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                     |               10 |             32 |         3.20 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                              | ps/system_i/axi_dma_3/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arready_d12                                                                                                                                                                         | ps/system_i/axi_dma_3/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                          |                5 |             32 |         6.40 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                     |                7 |             32 |         4.57 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_1_in                                                                                                                                                                                      | ps/system_i/axi_dma_3/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                6 |             32 |         5.33 |
|  adc_clk                                       | ps/axi_slave_gp0/rd_do_reg_14[0]                                                                                                                                                                                                                                | la/axi4_stream_cnt/SR[0]                                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_cc.axis_pkt_cnt[0]_i_1_n_0                                                                                                                                                         | ps/system_i/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[3]                                                                                                                                                              |                8 |             32 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_cc.axis_pkt_cnt[0]_i_1_n_0                                                                                                                                                         | ps/system_i/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[3]                                                                                                                                                              |                8 |             32 |         4.00 |
|  adc_clk                                       | ps/axi_slave_gp0/rd_araddr_reg[5]_0[0]                                                                                                                                                                                                                          | la/axi4_stream_cnt/SR[0]                                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                         | ps/system_i/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                          |                9 |             33 |         3.67 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |         3.67 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | ps/system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             33 |         4.12 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_addr_reg1_out                                                                                                                 | ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                         |                8 |             33 |         4.12 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | ps/system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             33 |         4.12 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_addr_reg1_out                                                                                                                 | ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                         |                8 |             33 |         4.12 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_push_addr_reg1_out                                                                                                                     | ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                           |                7 |             33 |         4.71 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             33 |         4.12 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                       |               10 |             33 |         3.30 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |         3.67 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                   | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |               10 |             33 |         3.30 |
|  adc_clk                                       | ps/axi_slave_gp0/wr_awid                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |               10 |             33 |         3.30 |
|  adc_clk                                       | ps/axi_slave_gp0/rd_arid                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                8 |             33 |         4.12 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                       |                9 |             33 |         3.67 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                         | ps/system_i/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                          |                9 |             33 |         3.67 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                   | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |               11 |             33 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |         3.67 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             33 |         4.12 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |         3.67 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_push_addr_reg1_out                                                                                                                     | ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                           |                6 |             33 |         5.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                     | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                                                         |                6 |             34 |         5.67 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_5/s03_mmu/inst/register_slice_inst/ar.ar_pipe/mr_axi_arvalid                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                7 |             34 |         4.86 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_5/s03_mmu/inst/register_slice_inst/aw.aw_pipe/m_valid_i_reg_inv_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                6 |             34 |         5.67 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_5/s02_mmu/inst/register_slice_inst/ar.ar_pipe/mr_axi_arvalid                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                9 |             34 |         3.78 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                     | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_2[0]                                                                                                                                                       |                7 |             34 |         4.86 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_5/s01_mmu/inst/register_slice_inst/aw.aw_pipe/m_valid_i_reg_inv_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                6 |             34 |         5.67 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_5/s01_mmu/inst/register_slice_inst/ar.ar_pipe/mr_axi_arvalid                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                6 |             34 |         5.67 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_5/s02_mmu/inst/register_slice_inst/aw.aw_pipe/m_valid_i_reg_inv_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |               10 |             34 |         3.40 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_5/s00_mmu/inst/register_slice_inst/aw.aw_pipe/m_valid_i_reg_inv_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                5 |             34 |         6.80 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_5/s00_mmu/inst/register_slice_inst/ar.ar_pipe/mr_axi_arvalid                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                6 |             34 |         5.67 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                              |                                                                                                                                                                                                                                                                                  |               10 |             34 |         3.40 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |                7 |             34 |         4.86 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                      | ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |               12 |             36 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                         | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/SR[0]                                                                                                                                                                       |                7 |             36 |         5.14 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                            |               11 |             36 |         3.27 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                         | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_3[0]                                                                                                                                         |                6 |             36 |         6.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                7 |             37 |         5.29 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             37 |         4.62 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_3/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/updt_data1                                                                                                                                                                                                      |                9 |             38 |         4.22 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                       | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |               11 |             39 |         3.55 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                    |                                                                                                                                                                                                                                                                                  |                5 |             40 |         8.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                    |                                                                                                                                                                                                                                                                                  |                5 |             40 |         8.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                      | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |               11 |             41 |         3.73 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                              | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                           |                8 |             41 |         5.12 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                          | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                7 |             41 |         5.86 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                      | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |               11 |             41 |         3.73 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                  |                                                                                                                                                                                                                                                                                  |                6 |             41 |         6.83 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                          | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                8 |             41 |         5.12 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                  |                                                                                                                                                                                                                                                                                  |                6 |             41 |         6.83 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                  |                                                                                                                                                                                                                                                                                  |                6 |             41 |         6.83 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_4/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                                  |                7 |             41 |         5.86 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                  |                                                                                                                                                                                                                                                                                  |                6 |             41 |         6.83 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                         | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                7 |             42 |         6.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                         | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                7 |             42 |         6.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                      |                                                                                                                                                                                                                                                                                  |                6 |             42 |         7.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                      |                                                                                                                                                                                                                                                                                  |                6 |             42 |         7.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                         | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                8 |             42 |         5.25 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                         | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                8 |             42 |         5.25 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                      | ps/system_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |               13 |             42 |         3.23 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                      | ps/system_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |               11 |             42 |         3.82 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__2_n_0                                                                                                                                                        |                7 |             43 |         6.14 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                      | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                      |                6 |             43 |         7.17 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_4/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                      | ps/system_i/axi_interconnect_4/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |               12 |             43 |         3.58 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                                  |                8 |             43 |         5.38 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                              | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                           |               10 |             43 |         4.30 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_0                                         | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__2_n_0                                                                                                                                                      |                7 |             44 |         6.29 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                              | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__1_n_0                                                                                                                                                      |                7 |             44 |         6.29 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_0                                         | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__2_n_0                                                                                                                                                      |                7 |             44 |         6.29 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                              | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__1_n_0                                                                                                                                                      |                7 |             44 |         6.29 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                      | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__2_n_0                                                                                                                                                        |                7 |             45 |         6.43 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                      |                7 |             45 |         6.43 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_3/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                      | ps/system_i/axi_interconnect_3/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |               14 |             45 |         3.21 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                     | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr0                                                                                            |                9 |             46 |         5.11 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_load_input_cmd                                                                                                                                                    | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg0                                                                                                                                                                       |                8 |             46 |         5.75 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |               10 |             46 |         4.60 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |               11 |             46 |         4.18 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_load_input_cmd                                                                                                                                                    | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg0                                                                                                                                                                       |                8 |             46 |         5.75 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_load_input_cmd                                                                                                                                                    | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg0                                                                                                                                                                       |                8 |             46 |         5.75 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_load_input_cmd                                                                                                                                                    | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg0                                                                                                                                                                       |               10 |             46 |         4.60 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/updt_data1                                                                                                                                                                                                      |                8 |             47 |         5.88 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                           | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                8 |             47 |         5.88 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                  |               12 |             47 |         3.92 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                7 |             47 |         6.71 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                8 |             48 |         6.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                8 |             48 |         6.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/E[0]                                                                                                                                                 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                       |                8 |             48 |         6.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                9 |             48 |         5.33 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                   |                                                                                                                                                                                                                                                                                  |                8 |             48 |         6.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                           | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                8 |             56 |         7.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                       | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                       |               11 |             57 |         5.18 |
|  adc_clk                                       | id/dna_value[56]_i_1_n_0                                                                                                                                                                                                                                        | la/axi4_stream_cnt/SR[0]                                                                                                                                                                                                                                                         |               13 |             57 |         4.38 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |               16 |             60 |         3.75 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | ps/system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               12 |             63 |         5.25 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | ps/system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               11 |             63 |         5.73 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               11 |             63 |         5.73 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               11 |             63 |         5.73 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               17 |             64 |         3.76 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                         |                                                                                                                                                                                                                                                                                  |               20 |             64 |         3.20 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               11 |             64 |         5.82 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                         |                                                                                                                                                                                                                                                                                  |               24 |             64 |         2.67 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               11 |             64 |         5.82 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               14 |             64 |         4.57 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               14 |             66 |         4.71 |
|  adc_clk                                       | adc_rstn                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |               28 |             66 |         2.36 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               16 |             66 |         4.12 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/queue_rden2_new                                                                                                                  | ps/system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg[0]                                                                                                                                                                   |               12 |             68 |         5.67 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/queue_rden2_new                                                                                                                  | ps/system_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg[0]                                                                                                                                                                   |               11 |             68 |         6.18 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                                      | ps/system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg[0]                                                                                                                                                                   |                9 |             68 |         7.56 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                                      | ps/system_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg[0]                                                                                                                                                                   |               12 |             68 |         5.67 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren_new                                                                                                                                                       | ps/system_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/packet_in_progress_reg[0]                                                                                                                                                                                       |               16 |             69 |         4.31 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden_new                                                                                                                                                       | ps/system_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/packet_in_progress_reg[0]                                                                                                                                                                                       |               13 |             69 |         5.31 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |               17 |             69 |         4.06 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden_new                                                                                                                                                       | ps/system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/packet_in_progress_reg[0]                                                                                                                                                                                       |               11 |             69 |         6.27 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren_new                                                                                                                                                       | ps/system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/packet_in_progress_reg[0]                                                                                                                                                                                       |                9 |             69 |         7.67 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/E[0]                                                                                                                                                              | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                           |               24 |             73 |         3.04 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/queue_rden2_new                                                                                                                                                             | ps/system_i/axi_dma_3/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit20_out                                                                                                                                                                                               |               14 |             73 |         5.21 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                 | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |               13 |             73 |         5.62 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                             | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                |               26 |             73 |         2.81 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                                      | ps/system_i/axi_dma_3/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit20_out                                                                                                                                                                                               |               12 |             73 |         6.08 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/E[0]                                                                                                                                                              | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                           |               26 |             73 |         2.81 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                            | ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |               13 |             73 |         5.62 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                            | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |               18 |             73 |         4.06 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                 | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |               18 |             73 |         4.06 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                             | ps/system_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                |               29 |             73 |         2.52 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_3/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |               18 |             80 |         4.44 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |               21 |             80 |         3.81 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/queue_rden2_new                                                                                                               | ps/system_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit20_out                                                                                                                                                                                               |               12 |             82 |         6.83 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                                      | ps/system_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit20_out                                                                                                                                                                                               |               11 |             82 |         7.45 |
|  adc_clk                                       |                                                                                                                                                                                                                                                                 | la/axi4_stream_cnt/SR[0]                                                                                                                                                                                                                                                         |               26 |             82 |         3.15 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/E[0]                                                                                                                                                                 | ps/system_i/axi_dma_3/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_1[0]                                                                                                                                                                          |               14 |             87 |         6.21 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_3/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/queue_rden_new                                         | ps/system_i/axi_dma_3/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_1[0]                                                                                                                                                                          |               16 |             87 |         5.44 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/queue_rden_new                                         | ps/system_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_1[0]                                                                                                                                                                          |               12 |             87 |         7.25 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 | ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/E[0]                                                                                                                                                                 | ps/system_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_1[0]                                                                                                                                                                          |               13 |             87 |         6.69 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                             |               22 |             90 |         4.09 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                             |               19 |             90 |         4.74 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 | ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                                          |               18 |            115 |         6.39 |
|  adc_clk                                       |                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |               54 |            167 |         3.09 |
|  ps/system_i/processing_system7/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |              388 |           2217 |         5.71 |
+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


