

================================================================
== Vivado HLS Report for 'QIO_accel_hw_int_s'
================================================================
* Date:           Thu Jan 28 19:04:06 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        QIO
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.621 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  8543650517|  8543650517| 85.437 sec | 85.437 sec |  8543650517|  8543650517|   none  |
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                 |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance            |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Galois_LFSR_32_33_hw_fu_477  |Galois_LFSR_32_33_hw  |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------------+------------+------------+----------+-----------+-----------+-------+----------+
        |                |     Latency (cycles)    | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name   |     min    |     max    |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------+------------+------------+----------+-----------+-----------+-------+----------+
        |- QIO_hw_loop1  |         256|         256|         2|          1|          1|    256|    yes   |
        |- QIO_hw_loop2  |  8543650000|  8543650000|    854365|          -|          -|  10000|    no    |
        | + QIO_loop1    |      854272|      854272|      3337|          -|          -|    256|    no    |
        |  ++ QIO_loop2  |        3328|        3328|        26|          -|          -|    128|    no    |
        |- QIO_hw_loop3  |         256|         256|         2|          1|          1|    256|    yes   |
        +----------------+------------+------------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 133
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 131 132 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 131 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 88 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 54 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 62 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 5 
131 --> 133 132 
132 --> 131 
133 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%seed_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %seed)"   --->   Operation 134 'read' 'seed_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (3.25ns)   --->   "%current_val_0 = alloca [128 x i32], align 4" [QIO/QIO_accel.cpp:4]   --->   Operation 135 'alloca' 'current_val_0' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 136 [1/1] (3.25ns)   --->   "%current_val_1 = alloca [128 x i32], align 4" [QIO/QIO_accel.cpp:4]   --->   Operation 136 'alloca' 'current_val_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 137 [1/1] (3.25ns)   --->   "%new_val = alloca [256 x i32], align 16" [QIO/QIO_accel.cpp:5]   --->   Operation 137 'alloca' 'new_val' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%rnd_input = shl i32 %seed_read, 14" [QIO/QIO_accel.cpp:9]   --->   Operation 138 'shl' 'rnd_input' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (1.76ns)   --->   "br label %1" [QIO/QIO_accel.cpp:17]   --->   Operation 139 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%i_0 = phi i9 [ 0, %0 ], [ %i, %QIO_hw_loop1_end ]"   --->   Operation 140 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (1.66ns)   --->   "%icmp_ln17 = icmp eq i9 %i_0, -256" [QIO/QIO_accel.cpp:17]   --->   Operation 141 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 142 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (1.82ns)   --->   "%i = add i9 %i_0, 1" [QIO/QIO_accel.cpp:17]   --->   Operation 143 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %.preheader18.preheader, label %QIO_hw_loop1_begin" [QIO/QIO_accel.cpp:17]   --->   Operation 144 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i9 %i_0 to i64" [QIO/QIO_accel.cpp:18]   --->   Operation 145 'zext' 'zext_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%init_val_addr = getelementptr [256 x i32]* %init_val, i64 0, i64 %zext_ln18" [QIO/QIO_accel.cpp:18]   --->   Operation 146 'getelementptr' 'init_val_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 147 [2/2] (3.25ns)   --->   "%init_val_load = load i32* %init_val_addr, align 4" [QIO/QIO_accel.cpp:18]   --->   Operation 147 'load' 'init_val_load' <Predicate = (!icmp_ln17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i9 %i_0 to i7" [QIO/QIO_accel.cpp:18]   --->   Operation 148 'trunc' 'trunc_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_19 = call i2 @_ssdm_op_PartSelect.i2.i9.i32.i32(i9 %i_0, i32 7, i32 8)" [QIO/QIO_accel.cpp:18]   --->   Operation 149 'partselect' 'tmp_19' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.95ns)   --->   "%icmp_ln18 = icmp eq i2 %tmp_19, 0" [QIO/QIO_accel.cpp:18]   --->   Operation 150 'icmp' 'icmp_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %branch12, label %branch13" [QIO/QIO_accel.cpp:18]   --->   Operation 151 'br' <Predicate = (!icmp_ln17)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [QIO/QIO_accel.cpp:17]   --->   Operation 152 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str6)" [QIO/QIO_accel.cpp:17]   --->   Operation 153 'specregionbegin' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [QIO/QIO_accel.cpp:18]   --->   Operation 154 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/2] (3.25ns)   --->   "%init_val_load = load i32* %init_val_addr, align 4" [QIO/QIO_accel.cpp:18]   --->   Operation 155 'load' 'init_val_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i7 %trunc_ln18 to i64" [QIO/QIO_accel.cpp:18]   --->   Operation 156 'zext' 'zext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%current_val_0_addr = getelementptr [128 x i32]* %current_val_0, i64 0, i64 %zext_ln18_1" [QIO/QIO_accel.cpp:18]   --->   Operation 157 'getelementptr' 'current_val_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%current_val_1_addr = getelementptr [128 x i32]* %current_val_1, i64 0, i64 %zext_ln18_1" [QIO/QIO_accel.cpp:18]   --->   Operation 158 'getelementptr' 'current_val_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (3.25ns)   --->   "store i32 %init_val_load, i32* %current_val_1_addr, align 4" [QIO/QIO_accel.cpp:18]   --->   Operation 159 'store' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "br label %QIO_hw_loop1_end" [QIO/QIO_accel.cpp:18]   --->   Operation 160 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (3.25ns)   --->   "store i32 %init_val_load, i32* %current_val_0_addr, align 4" [QIO/QIO_accel.cpp:18]   --->   Operation 161 'store' <Predicate = (icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "br label %QIO_hw_loop1_end" [QIO/QIO_accel.cpp:18]   --->   Operation 162 'br' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%new_val_addr = getelementptr inbounds [256 x i32]* %new_val, i64 0, i64 %zext_ln18" [QIO/QIO_accel.cpp:19]   --->   Operation 163 'getelementptr' 'new_val_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (3.25ns)   --->   "store i32 %init_val_load, i32* %new_val_addr, align 4" [QIO/QIO_accel.cpp:19]   --->   Operation 164 'store' <Predicate = (!icmp_ln17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str6, i32 %tmp_1)" [QIO/QIO_accel.cpp:20]   --->   Operation 165 'specregionend' 'empty_38' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "br label %1" [QIO/QIO_accel.cpp:17]   --->   Operation 166 'br' <Predicate = (!icmp_ln17)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.76>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%cost_old_1 = alloca float"   --->   Operation 167 'alloca' 'cost_old_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (1.76ns)   --->   "store float 1.000000e+09, float* %cost_old_1" [QIO/QIO_accel.cpp:22]   --->   Operation 168 'store' <Predicate = true> <Delay = 1.76>
ST_4 : Operation 169 [1/1] (1.76ns)   --->   "br label %.preheader18" [QIO/QIO_accel.cpp:22]   --->   Operation 169 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 3> <Delay = 2.20>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%rnd_input_0 = phi i32 [ %rnd_out_3, %QIO_hw_loop2_end ], [ %rnd_input, %.preheader18.preheader ]"   --->   Operation 170 'phi' 'rnd_input_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%i1_0 = phi i14 [ %i_3, %QIO_hw_loop2_end ], [ 0, %.preheader18.preheader ]"   --->   Operation 171 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (2.20ns)   --->   "%icmp_ln22 = icmp eq i14 %i1_0, -6384" [QIO/QIO_accel.cpp:22]   --->   Operation 172 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10000, i64 10000, i64 10000)"   --->   Operation 173 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (1.81ns)   --->   "%i_3 = add i14 %i1_0, 1" [QIO/QIO_accel.cpp:22]   --->   Operation 174 'add' 'i_3' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %.preheader.preheader, label %QIO_hw_loop2_begin" [QIO/QIO_accel.cpp:22]   --->   Operation 175 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (1.76ns)   --->   "br label %.preheader" [QIO/QIO_accel.cpp:64]   --->   Operation 176 'br' <Predicate = (icmp_ln22)> <Delay = 1.76>

State 6 <SV = 4> <Delay = 4.65>
ST_6 : Operation 177 [1/1] (4.65ns)   --->   "%rnd_out = call fastcc i32 @Galois_LFSR_32_33_hw(i32 %rnd_input_0, i32 %seed_read)" [QIO/QIO_accel.cpp:26]   --->   Operation 177 'call' 'rnd_out' <Predicate = true> <Delay = 4.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 5> <Delay = 6.28>
ST_7 : Operation 178 [6/6] (6.28ns)   --->   "%tmp = uitofp i32 %rnd_out to double" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 178 'uitodp' 'tmp' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 179 [1/1] (4.65ns)   --->   "%rnd_out_1 = call fastcc i32 @Galois_LFSR_32_33_hw(i32 %rnd_out, i32 %seed_read)" [QIO/QIO_accel.cpp:30]   --->   Operation 179 'call' 'rnd_out_1' <Predicate = true> <Delay = 4.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 6> <Delay = 6.28>
ST_8 : Operation 180 [5/6] (6.28ns)   --->   "%tmp = uitofp i32 %rnd_out to double" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 180 'uitodp' 'tmp' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 181 [1/1] (4.65ns)   --->   "%rnd_out_2 = call fastcc i32 @Galois_LFSR_32_33_hw(i32 %rnd_out_1, i32 %seed_read)" [QIO/QIO_accel.cpp:33]   --->   Operation 181 'call' 'rnd_out_2' <Predicate = true> <Delay = 4.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 7> <Delay = 6.28>
ST_9 : Operation 182 [4/6] (6.28ns)   --->   "%tmp = uitofp i32 %rnd_out to double" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 182 'uitodp' 'tmp' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 183 [6/6] (6.28ns)   --->   "%tmp_6 = uitofp i32 %rnd_out_1 to double" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 183 'uitodp' 'tmp_6' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 184 [6/6] (6.28ns)   --->   "%tmp_9 = uitofp i32 %rnd_out_2 to double" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 184 'uitodp' 'tmp_9' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 8> <Delay = 6.28>
ST_10 : Operation 185 [3/6] (6.28ns)   --->   "%tmp = uitofp i32 %rnd_out to double" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 185 'uitodp' 'tmp' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 186 [5/6] (6.28ns)   --->   "%tmp_6 = uitofp i32 %rnd_out_1 to double" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 186 'uitodp' 'tmp_6' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 187 [5/6] (6.28ns)   --->   "%tmp_9 = uitofp i32 %rnd_out_2 to double" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 187 'uitodp' 'tmp_9' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 9> <Delay = 6.28>
ST_11 : Operation 188 [2/6] (6.28ns)   --->   "%tmp = uitofp i32 %rnd_out to double" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 188 'uitodp' 'tmp' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 189 [4/6] (6.28ns)   --->   "%tmp_6 = uitofp i32 %rnd_out_1 to double" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 189 'uitodp' 'tmp_6' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 190 [4/6] (6.28ns)   --->   "%tmp_9 = uitofp i32 %rnd_out_2 to double" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 190 'uitodp' 'tmp_9' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 10> <Delay = 6.28>
ST_12 : Operation 191 [1/6] (6.28ns)   --->   "%tmp = uitofp i32 %rnd_out to double" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 191 'uitodp' 'tmp' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 192 [3/6] (6.28ns)   --->   "%tmp_6 = uitofp i32 %rnd_out_1 to double" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 192 'uitodp' 'tmp_6' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 193 [3/6] (6.28ns)   --->   "%tmp_9 = uitofp i32 %rnd_out_2 to double" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 193 'uitodp' 'tmp_9' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 11> <Delay = 7.78>
ST_13 : Operation 194 [6/6] (7.78ns)   --->   "%tmp_3 = fmul double %tmp, 2.560000e+02" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 194 'dmul' 'tmp_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 195 [2/6] (6.28ns)   --->   "%tmp_6 = uitofp i32 %rnd_out_1 to double" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 195 'uitodp' 'tmp_6' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 196 [2/6] (6.28ns)   --->   "%tmp_9 = uitofp i32 %rnd_out_2 to double" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 196 'uitodp' 'tmp_9' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 12> <Delay = 7.78>
ST_14 : Operation 197 [5/6] (7.78ns)   --->   "%tmp_3 = fmul double %tmp, 2.560000e+02" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 197 'dmul' 'tmp_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 198 [1/6] (6.28ns)   --->   "%tmp_6 = uitofp i32 %rnd_out_1 to double" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 198 'uitodp' 'tmp_6' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 199 [1/6] (6.28ns)   --->   "%tmp_9 = uitofp i32 %rnd_out_2 to double" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 199 'uitodp' 'tmp_9' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 13> <Delay = 7.78>
ST_15 : Operation 200 [4/6] (7.78ns)   --->   "%tmp_3 = fmul double %tmp, 2.560000e+02" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 200 'dmul' 'tmp_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 201 [6/6] (7.78ns)   --->   "%tmp_7 = fmul double %tmp_6, 5.000000e+00" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 201 'dmul' 'tmp_7' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 202 [6/6] (7.78ns)   --->   "%tmp_s = fmul double %tmp_9, 2.000000e+00" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 202 'dmul' 'tmp_s' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 7.78>
ST_16 : Operation 203 [3/6] (7.78ns)   --->   "%tmp_3 = fmul double %tmp, 2.560000e+02" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 203 'dmul' 'tmp_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 204 [5/6] (7.78ns)   --->   "%tmp_7 = fmul double %tmp_6, 5.000000e+00" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 204 'dmul' 'tmp_7' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 205 [5/6] (7.78ns)   --->   "%tmp_s = fmul double %tmp_9, 2.000000e+00" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 205 'dmul' 'tmp_s' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 7.78>
ST_17 : Operation 206 [2/6] (7.78ns)   --->   "%tmp_3 = fmul double %tmp, 2.560000e+02" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 206 'dmul' 'tmp_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 207 [4/6] (7.78ns)   --->   "%tmp_7 = fmul double %tmp_6, 5.000000e+00" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 207 'dmul' 'tmp_7' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 208 [4/6] (7.78ns)   --->   "%tmp_s = fmul double %tmp_9, 2.000000e+00" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 208 'dmul' 'tmp_s' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 7.78>
ST_18 : Operation 209 [1/6] (7.78ns)   --->   "%tmp_3 = fmul double %tmp, 2.560000e+02" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 209 'dmul' 'tmp_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 210 [3/6] (7.78ns)   --->   "%tmp_7 = fmul double %tmp_6, 5.000000e+00" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 210 'dmul' 'tmp_7' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 211 [3/6] (7.78ns)   --->   "%tmp_s = fmul double %tmp_9, 2.000000e+00" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 211 'dmul' 'tmp_s' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 8.62>
ST_19 : Operation 212 [31/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 212 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 213 [2/6] (7.78ns)   --->   "%tmp_7 = fmul double %tmp_6, 5.000000e+00" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 213 'dmul' 'tmp_7' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 214 [2/6] (7.78ns)   --->   "%tmp_s = fmul double %tmp_9, 2.000000e+00" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 214 'dmul' 'tmp_s' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 8.62>
ST_20 : Operation 215 [30/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 215 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 216 [1/6] (7.78ns)   --->   "%tmp_7 = fmul double %tmp_6, 5.000000e+00" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 216 'dmul' 'tmp_7' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 217 [1/6] (7.78ns)   --->   "%tmp_s = fmul double %tmp_9, 2.000000e+00" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 217 'dmul' 'tmp_s' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 19> <Delay = 8.62>
ST_21 : Operation 218 [29/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 218 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 219 [31/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 219 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 220 [31/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 220 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 20> <Delay = 8.62>
ST_22 : Operation 221 [28/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 221 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 222 [30/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 222 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 223 [30/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 223 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 21> <Delay = 8.62>
ST_23 : Operation 224 [27/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 224 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 225 [29/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 225 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 226 [29/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 226 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 22> <Delay = 8.62>
ST_24 : Operation 227 [26/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 227 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 228 [28/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 228 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 229 [28/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 229 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 23> <Delay = 8.62>
ST_25 : Operation 230 [25/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 230 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 231 [27/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 231 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 232 [27/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 232 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 24> <Delay = 8.62>
ST_26 : Operation 233 [24/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 233 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 234 [26/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 234 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 235 [26/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 235 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 25> <Delay = 8.62>
ST_27 : Operation 236 [23/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 236 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 237 [25/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 237 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 238 [25/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 238 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 26> <Delay = 8.62>
ST_28 : Operation 239 [22/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 239 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 240 [24/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 240 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 241 [24/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 241 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 27> <Delay = 8.62>
ST_29 : Operation 242 [21/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 242 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 243 [23/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 243 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 244 [23/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 244 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 28> <Delay = 8.62>
ST_30 : Operation 245 [20/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 245 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 246 [22/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 246 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 247 [22/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 247 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 29> <Delay = 8.62>
ST_31 : Operation 248 [19/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 248 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 249 [21/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 249 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 250 [21/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 250 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 30> <Delay = 8.62>
ST_32 : Operation 251 [18/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 251 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 252 [20/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 252 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 253 [20/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 253 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 31> <Delay = 8.62>
ST_33 : Operation 254 [17/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 254 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 255 [19/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 255 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 256 [19/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 256 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 32> <Delay = 8.62>
ST_34 : Operation 257 [16/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 257 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 258 [18/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 258 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 259 [18/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 259 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 33> <Delay = 8.62>
ST_35 : Operation 260 [15/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 260 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 261 [17/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 261 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 262 [17/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 262 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 34> <Delay = 8.62>
ST_36 : Operation 263 [14/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 263 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 264 [16/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 264 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 265 [16/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 265 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 35> <Delay = 8.62>
ST_37 : Operation 266 [13/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 266 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 267 [15/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 267 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 268 [15/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 268 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 36> <Delay = 8.62>
ST_38 : Operation 269 [12/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 269 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 270 [14/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 270 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 271 [14/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 271 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 37> <Delay = 8.62>
ST_39 : Operation 272 [11/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 272 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 273 [13/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 273 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 274 [13/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 274 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 38> <Delay = 8.62>
ST_40 : Operation 275 [10/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 275 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 276 [12/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 276 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 277 [12/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 277 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 39> <Delay = 8.62>
ST_41 : Operation 278 [9/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 278 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 279 [11/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 279 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 280 [11/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 280 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 40> <Delay = 8.62>
ST_42 : Operation 281 [8/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 281 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 282 [10/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 282 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 283 [10/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 283 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 41> <Delay = 8.62>
ST_43 : Operation 284 [7/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 284 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 285 [9/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 285 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 286 [9/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 286 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 42> <Delay = 8.62>
ST_44 : Operation 287 [6/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 287 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 288 [8/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 288 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 289 [8/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 289 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 43> <Delay = 8.62>
ST_45 : Operation 290 [5/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 290 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 291 [7/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 291 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 292 [7/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 292 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 44> <Delay = 8.62>
ST_46 : Operation 293 [4/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 293 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 294 [6/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 294 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 295 [6/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 295 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 45> <Delay = 8.62>
ST_47 : Operation 296 [3/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 296 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 297 [5/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 297 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 298 [5/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 298 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 46> <Delay = 8.62>
ST_48 : Operation 299 [2/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 299 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 300 [4/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 300 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 301 [4/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 301 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 47> <Delay = 8.62>
ST_49 : Operation 302 [1/31] (8.62ns)   --->   "%x_assign = fdiv double %tmp_3, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 302 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 303 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %x_assign to i64" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:475->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 303 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:477->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 304 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_V_1 = trunc i64 %p_Val2_s to i52" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:478->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 305 'trunc' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 306 [3/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 306 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 307 [3/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 307 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 48> <Delay = 8.62>
ST_50 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln502 = zext i11 %tmp_V to i12" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 308 'zext' 'zext_ln502' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 309 [1/1] (1.63ns)   --->   "%add_ln502 = add i12 -1023, %zext_ln502" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 309 'add' 'add_ln502' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 310 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln502, i32 11)" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 310 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 311 [1/1] (1.63ns)   --->   "%sub_ln1311 = sub i11 1023, %tmp_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 311 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311 to i12" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 312 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 313 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln502" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 313 'select' 'ush' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 314 [2/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 314 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 315 [2/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 315 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 49> <Delay = 8.62>
ST_51 : Operation 316 [1/1] (0.00ns)   --->   "%mantissa_V = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %tmp_V_1, i1 false)" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 316 'bitconcatenate' 'mantissa_V' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node r_V_7)   --->   "%zext_ln682 = zext i54 %mantissa_V to i137" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 317 'zext' 'zext_ln682' <Predicate = (!isNeg)> <Delay = 0.00>
ST_51 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln1311_1 = sext i12 %ush to i32" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 318 'sext' 'sext_ln1311_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node r_V_7)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_1 to i137" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 319 'zext' 'zext_ln1287' <Predicate = (!isNeg)> <Delay = 0.00>
ST_51 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node r_V_7)   --->   "%zext_ln1285 = zext i32 %sext_ln1311_1 to i54" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 320 'zext' 'zext_ln1285' <Predicate = (isNeg)> <Delay = 0.00>
ST_51 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node r_V_7)   --->   "%r_V = lshr i54 %mantissa_V, %zext_ln1285" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 321 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node r_V_7)   --->   "%zext_ln1287_3 = zext i54 %r_V to i137" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 322 'zext' 'zext_ln1287_3' <Predicate = (isNeg)> <Delay = 0.00>
ST_51 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node r_V_7)   --->   "%r_V_1 = shl i137 %zext_ln682, %zext_ln1287" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 323 'shl' 'r_V_1' <Predicate = (!isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 324 [1/1] (4.61ns) (out node of the LUT)   --->   "%r_V_7 = select i1 %isNeg, i137 %zext_ln1287_3, i137 %r_V_1" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 324 'select' 'r_V_7' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 325 [1/1] (0.00ns)   --->   "%val_V = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %r_V_7, i32 53, i32 84)" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:27]   --->   Operation 325 'partselect' 'val_V' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 326 [1/31] (8.62ns)   --->   "%x_assign_1 = fdiv double %tmp_7, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 326 'ddiv' 'x_assign_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 327 [1/1] (0.00ns)   --->   "%p_Val2_5 = bitcast double %x_assign_1 to i64" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:475->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 327 'bitcast' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_5, i32 52, i32 62) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:477->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 328 'partselect' 'tmp_V_2' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_V_3 = trunc i64 %p_Val2_5 to i52" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:478->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 329 'trunc' 'tmp_V_3' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 330 [1/31] (8.62ns)   --->   "%x_assign_2 = fdiv double %tmp_s, 0x41EFFFFFFFE00000" [QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 330 'ddiv' 'x_assign_2' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 331 [1/1] (0.00ns)   --->   "%p_Val2_9 = bitcast double %x_assign_2 to i64" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:475->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 331 'bitcast' 'p_Val2_9' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_V_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_9, i32 52, i32 62) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:477->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 332 'partselect' 'tmp_V_4' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_V_5 = trunc i64 %p_Val2_9 to i52" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:478->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 333 'trunc' 'tmp_V_5' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln37_1 = call i25 @_ssdm_op_PartSelect.i25.i137.i32.i32(i137 %r_V_7, i32 60, i32 84)" [QIO/QIO_accel.cpp:37]   --->   Operation 334 'partselect' 'trunc_ln37_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 335 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i7 @_ssdm_op_PartSelect.i7.i137.i32.i32(i137 %r_V_7, i32 53, i32 59)" [QIO/QIO_accel.cpp:37]   --->   Operation 335 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln37_1 = zext i7 %trunc_ln1 to i64" [QIO/QIO_accel.cpp:37]   --->   Operation 336 'zext' 'zext_ln37_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 337 [1/1] (0.00ns)   --->   "%current_val_0_addr_1 = getelementptr [128 x i32]* %current_val_0, i64 0, i64 %zext_ln37_1" [QIO/QIO_accel.cpp:37]   --->   Operation 337 'getelementptr' 'current_val_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 338 [1/1] (0.00ns)   --->   "%current_val_1_addr_1 = getelementptr [128 x i32]* %current_val_1, i64 0, i64 %zext_ln37_1" [QIO/QIO_accel.cpp:37]   --->   Operation 338 'getelementptr' 'current_val_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 339 [1/1] (2.45ns)   --->   "%icmp_ln37 = icmp eq i25 %trunc_ln37_1, 0" [QIO/QIO_accel.cpp:37]   --->   Operation 339 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 340 [2/2] (3.25ns)   --->   "%current_val_0_load = load i32* %current_val_0_addr_1, align 4" [QIO/QIO_accel.cpp:37]   --->   Operation 340 'load' 'current_val_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_51 : Operation 341 [2/2] (3.25ns)   --->   "%current_val_1_load = load i32* %current_val_1_addr_1, align 4" [QIO/QIO_accel.cpp:37]   --->   Operation 341 'load' 'current_val_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 52 <SV = 50> <Delay = 6.94>
ST_52 : Operation 342 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str7) nounwind" [QIO/QIO_accel.cpp:22]   --->   Operation 342 'specloopname' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str7)" [QIO/QIO_accel.cpp:22]   --->   Operation 343 'specregionbegin' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 344 [1/1] (0.00ns)   --->   "%mantissa_V_1 = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %tmp_V_3, i1 false)" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 344 'bitconcatenate' 'mantissa_V_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node val_V_1)   --->   "%zext_ln682_1 = zext i54 %mantissa_V_1 to i137" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 345 'zext' 'zext_ln682_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln502_1 = zext i11 %tmp_V_2 to i12" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 346 'zext' 'zext_ln502_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 347 [1/1] (1.63ns)   --->   "%add_ln502_1 = add i12 -1023, %zext_ln502_1" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 347 'add' 'add_ln502_1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 348 [1/1] (0.00ns)   --->   "%isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln502_1, i32 11)" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 348 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 349 [1/1] (1.63ns)   --->   "%sub_ln1311_1 = sub i11 1023, %tmp_V_2" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 349 'sub' 'sub_ln1311_1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln1311_2 = sext i11 %sub_ln1311_1 to i12" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 350 'sext' 'sext_ln1311_2' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 351 [1/1] (0.69ns)   --->   "%ush_1 = select i1 %isNeg_1, i12 %sext_ln1311_2, i12 %add_ln502_1" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 351 'select' 'ush_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln1311_3 = sext i12 %ush_1 to i32" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 352 'sext' 'sext_ln1311_3' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node val_V_1)   --->   "%zext_ln1287_1 = zext i32 %sext_ln1311_3 to i137" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 353 'zext' 'zext_ln1287_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node val_V_1)   --->   "%zext_ln1285_1 = zext i32 %sext_ln1311_3 to i54" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 354 'zext' 'zext_ln1285_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node val_V_1)   --->   "%r_V_3 = lshr i54 %mantissa_V_1, %zext_ln1285_1" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 355 'lshr' 'r_V_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node val_V_1)   --->   "%r_V_4 = shl i137 %zext_ln682_1, %zext_ln1287_1" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 356 'shl' 'r_V_4' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node val_V_1)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %r_V_3, i32 53)" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 357 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node val_V_1)   --->   "%zext_ln662 = zext i1 %tmp_24 to i32" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 358 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node val_V_1)   --->   "%tmp_20 = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %r_V_4, i32 53, i32 84)" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 359 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 360 [1/1] (4.61ns) (out node of the LUT)   --->   "%val_V_1 = select i1 %isNeg_1, i32 %zext_ln662, i32 %tmp_20" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:31]   --->   Operation 360 'select' 'val_V_1' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 361 [1/1] (0.00ns)   --->   "%mantissa_V_2 = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %tmp_V_5, i1 false)" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 361 'bitconcatenate' 'mantissa_V_2' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln36)   --->   "%zext_ln682_2 = zext i54 %mantissa_V_2 to i137" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 362 'zext' 'zext_ln682_2' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln502_2 = zext i11 %tmp_V_4 to i12" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 363 'zext' 'zext_ln502_2' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 364 [1/1] (1.63ns)   --->   "%add_ln502_2 = add i12 -1023, %zext_ln502_2" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 364 'add' 'add_ln502_2' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 365 [1/1] (0.00ns)   --->   "%isNeg_2 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln502_2, i32 11)" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 365 'bitselect' 'isNeg_2' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 366 [1/1] (1.63ns)   --->   "%sub_ln1311_2 = sub i11 1023, %tmp_V_4" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 366 'sub' 'sub_ln1311_2' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 367 [1/1] (0.00ns)   --->   "%sext_ln1311_4 = sext i11 %sub_ln1311_2 to i12" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 367 'sext' 'sext_ln1311_4' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 368 [1/1] (0.69ns)   --->   "%ush_2 = select i1 %isNeg_2, i12 %sext_ln1311_4, i12 %add_ln502_2" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 368 'select' 'ush_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln1311_5 = sext i12 %ush_2 to i32" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 369 'sext' 'sext_ln1311_5' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln36)   --->   "%zext_ln1287_2 = zext i32 %sext_ln1311_5 to i137" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 370 'zext' 'zext_ln1287_2' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln36)   --->   "%zext_ln1285_2 = zext i32 %sext_ln1311_5 to i54" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 371 'zext' 'zext_ln1285_2' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln36)   --->   "%r_V_5 = lshr i54 %mantissa_V_2, %zext_ln1285_2" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 372 'lshr' 'r_V_5' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln36)   --->   "%r_V_6 = shl i137 %zext_ln682_2, %zext_ln1287_2" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 373 'shl' 'r_V_6' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln36)   --->   "%tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %r_V_5, i32 53)" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 374 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln36)   --->   "%zext_ln662_1 = zext i1 %tmp_28 to i32" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 375 'zext' 'zext_ln662_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln36)   --->   "%tmp_21 = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %r_V_6, i32 53, i32 84)" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 376 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln36)   --->   "%val_V_2 = select i1 %isNeg_2, i32 %zext_ln662_1, i32 %tmp_21" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->QIO/LFSR.h:34->QIO/QIO_accel.cpp:34]   --->   Operation 377 'select' 'val_V_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 378 [1/1] (4.61ns) (out node of the LUT)   --->   "%icmp_ln36 = icmp eq i32 %val_V_2, 0" [QIO/QIO_accel.cpp:36]   --->   Operation 378 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 4.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i32 %val_V to i64" [QIO/QIO_accel.cpp:37]   --->   Operation 379 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 380 [1/2] (3.25ns)   --->   "%current_val_0_load = load i32* %current_val_0_addr_1, align 4" [QIO/QIO_accel.cpp:37]   --->   Operation 380 'load' 'current_val_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_52 : Operation 381 [1/2] (3.25ns)   --->   "%current_val_1_load = load i32* %current_val_1_addr_1, align 4" [QIO/QIO_accel.cpp:37]   --->   Operation 381 'load' 'current_val_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_52 : Operation 382 [1/1] (0.69ns)   --->   "%select_ln37 = select i1 %icmp_ln37, i32 %current_val_0_load, i32 %current_val_1_load" [QIO/QIO_accel.cpp:37]   --->   Operation 382 'select' 'select_ln37' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 383 [1/1] (0.00ns)   --->   "br i1 %icmp_ln36, label %2, label %3" [QIO/QIO_accel.cpp:36]   --->   Operation 383 'br' <Predicate = true> <Delay = 0.00>

State 53 <SV = 51> <Delay = 5.80>
ST_53 : Operation 384 [1/1] (2.55ns)   --->   "%sub_ln40 = sub i32 %select_ln37, %val_V_1" [QIO/QIO_accel.cpp:40]   --->   Operation 384 'sub' 'sub_ln40' <Predicate = (!icmp_ln36)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 385 [1/1] (0.00ns)   --->   "%new_val_addr_2 = getelementptr inbounds [256 x i32]* %new_val, i64 0, i64 %zext_ln37" [QIO/QIO_accel.cpp:40]   --->   Operation 385 'getelementptr' 'new_val_addr_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_53 : Operation 386 [1/1] (3.25ns)   --->   "store i32 %sub_ln40, i32* %new_val_addr_2, align 4" [QIO/QIO_accel.cpp:40]   --->   Operation 386 'store' <Predicate = (!icmp_ln36)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_53 : Operation 387 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 387 'br' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_53 : Operation 388 [1/1] (2.55ns)   --->   "%add_ln37 = add i32 %select_ln37, %val_V_1" [QIO/QIO_accel.cpp:37]   --->   Operation 388 'add' 'add_ln37' <Predicate = (icmp_ln36)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 389 [1/1] (0.00ns)   --->   "%new_val_addr_1 = getelementptr inbounds [256 x i32]* %new_val, i64 0, i64 %zext_ln37" [QIO/QIO_accel.cpp:37]   --->   Operation 389 'getelementptr' 'new_val_addr_1' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_53 : Operation 390 [1/1] (3.25ns)   --->   "store i32 %add_ln37, i32* %new_val_addr_1, align 4" [QIO/QIO_accel.cpp:37]   --->   Operation 390 'store' <Predicate = (icmp_ln36)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_53 : Operation 391 [1/1] (0.00ns)   --->   "br label %4" [QIO/QIO_accel.cpp:38]   --->   Operation 391 'br' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_53 : Operation 392 [1/1] (1.76ns)   --->   "br label %5" [QIO/QIO_accel.cpp:47]   --->   Operation 392 'br' <Predicate = true> <Delay = 1.76>

State 54 <SV = 52> <Delay = 3.25>
ST_54 : Operation 393 [1/1] (0.00ns)   --->   "%cost_old = phi float [ 0.000000e+00, %4 ], [ %cost_new2_1_0, %QIO_loop1_end ]" [QIO/QIO_accel.cpp:51]   --->   Operation 393 'phi' 'cost_old' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 394 [1/1] (0.00ns)   --->   "%i3_0 = phi i9 [ 0, %4 ], [ %i_2, %QIO_loop1_end ]"   --->   Operation 394 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 395 [1/1] (1.66ns)   --->   "%icmp_ln47 = icmp eq i9 %i3_0, -256" [QIO/QIO_accel.cpp:47]   --->   Operation 395 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 396 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 396 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 397 [1/1] (1.82ns)   --->   "%i_2 = add i9 %i3_0, 1" [QIO/QIO_accel.cpp:47]   --->   Operation 397 'add' 'i_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 398 [1/1] (0.00ns)   --->   "br i1 %icmp_ln47, label %7, label %QIO_loop1_begin" [QIO/QIO_accel.cpp:47]   --->   Operation 398 'br' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 399 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i9 %i3_0 to i7" [QIO/QIO_accel.cpp:48]   --->   Operation 399 'trunc' 'trunc_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_54 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i7 %trunc_ln48 to i64" [QIO/QIO_accel.cpp:48]   --->   Operation 400 'zext' 'zext_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_54 : Operation 401 [1/1] (0.00ns)   --->   "%current_val_0_addr_3 = getelementptr [128 x i32]* %current_val_0, i64 0, i64 %zext_ln48" [QIO/QIO_accel.cpp:48]   --->   Operation 401 'getelementptr' 'current_val_0_addr_3' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_54 : Operation 402 [1/1] (0.00ns)   --->   "%current_val_1_addr_3 = getelementptr [128 x i32]* %current_val_1, i64 0, i64 %zext_ln48" [QIO/QIO_accel.cpp:48]   --->   Operation 402 'getelementptr' 'current_val_1_addr_3' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_54 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_30 = call i2 @_ssdm_op_PartSelect.i2.i9.i32.i32(i9 %i3_0, i32 7, i32 8)" [QIO/QIO_accel.cpp:48]   --->   Operation 403 'partselect' 'tmp_30' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_54 : Operation 404 [1/1] (0.95ns)   --->   "%icmp_ln48 = icmp eq i2 %tmp_30, 0" [QIO/QIO_accel.cpp:48]   --->   Operation 404 'icmp' 'icmp_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 405 [2/2] (3.25ns)   --->   "%current_val_0_load_2 = load i32* %current_val_0_addr_3, align 4" [QIO/QIO_accel.cpp:48]   --->   Operation 405 'load' 'current_val_0_load_2' <Predicate = (!icmp_ln47)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_54 : Operation 406 [2/2] (3.25ns)   --->   "%current_val_1_load_2 = load i32* %current_val_1_addr_3, align 4" [QIO/QIO_accel.cpp:48]   --->   Operation 406 'load' 'current_val_1_load_2' <Predicate = (!icmp_ln47)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 55 <SV = 53> <Delay = 3.95>
ST_55 : Operation 407 [1/2] (3.25ns)   --->   "%current_val_0_load_2 = load i32* %current_val_0_addr_3, align 4" [QIO/QIO_accel.cpp:48]   --->   Operation 407 'load' 'current_val_0_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_55 : Operation 408 [1/2] (3.25ns)   --->   "%current_val_1_load_2 = load i32* %current_val_1_addr_3, align 4" [QIO/QIO_accel.cpp:48]   --->   Operation 408 'load' 'current_val_1_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_55 : Operation 409 [1/1] (0.69ns)   --->   "%current_val_cash = select i1 %icmp_ln48, i32 %current_val_0_load_2, i32 %current_val_1_load_2" [QIO/QIO_accel.cpp:48]   --->   Operation 409 'select' 'current_val_cash' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 56 <SV = 54> <Delay = 6.41>
ST_56 : Operation 410 [6/6] (6.41ns)   --->   "%tmp_12 = sitofp i32 %current_val_cash to float" [QIO/QIO_accel.cpp:51]   --->   Operation 410 'sitofp' 'tmp_12' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 57 <SV = 55> <Delay = 6.41>
ST_57 : Operation 411 [5/6] (6.41ns)   --->   "%tmp_12 = sitofp i32 %current_val_cash to float" [QIO/QIO_accel.cpp:51]   --->   Operation 411 'sitofp' 'tmp_12' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 58 <SV = 56> <Delay = 6.41>
ST_58 : Operation 412 [4/6] (6.41ns)   --->   "%tmp_12 = sitofp i32 %current_val_cash to float" [QIO/QIO_accel.cpp:51]   --->   Operation 412 'sitofp' 'tmp_12' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 59 <SV = 57> <Delay = 6.41>
ST_59 : Operation 413 [3/6] (6.41ns)   --->   "%tmp_12 = sitofp i32 %current_val_cash to float" [QIO/QIO_accel.cpp:51]   --->   Operation 413 'sitofp' 'tmp_12' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 60 <SV = 58> <Delay = 6.41>
ST_60 : Operation 414 [2/6] (6.41ns)   --->   "%tmp_12 = sitofp i32 %current_val_cash to float" [QIO/QIO_accel.cpp:51]   --->   Operation 414 'sitofp' 'tmp_12' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 61 <SV = 59> <Delay = 6.41>
ST_61 : Operation 415 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str8) nounwind" [QIO/QIO_accel.cpp:47]   --->   Operation 415 'specloopname' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str8)" [QIO/QIO_accel.cpp:47]   --->   Operation 416 'specregionbegin' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 417 [1/1] (0.00ns)   --->   "%tmp_22 = call i15 @_ssdm_op_BitConcatenate.i15.i7.i8(i7 %trunc_ln48, i8 0)" [QIO/QIO_accel.cpp:51]   --->   Operation 417 'bitconcatenate' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i15 %tmp_22 to i16" [QIO/QIO_accel.cpp:48]   --->   Operation 418 'zext' 'zext_ln48_1' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 419 [1/6] (6.41ns)   --->   "%tmp_12 = sitofp i32 %current_val_cash to float" [QIO/QIO_accel.cpp:51]   --->   Operation 419 'sitofp' 'tmp_12' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 420 [1/1] (1.76ns)   --->   "br label %6" [QIO/QIO_accel.cpp:50]   --->   Operation 420 'br' <Predicate = true> <Delay = 1.76>

State 62 <SV = 60> <Delay = 3.25>
ST_62 : Operation 421 [1/1] (0.00ns)   --->   "%cost_new2_1_0 = phi float [ %cost_old, %QIO_loop1_begin ], [ %cost_new_1, %_ifconv ]"   --->   Operation 421 'phi' 'cost_new2_1_0' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 422 [1/1] (0.00ns)   --->   "%j_0_0 = phi i9 [ 0, %QIO_loop1_begin ], [ %add_ln50, %_ifconv ]" [QIO/QIO_accel.cpp:50]   --->   Operation 422 'phi' 'j_0_0' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 423 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 423 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 424 [1/1] (1.66ns)   --->   "%icmp_ln50 = icmp eq i9 %j_0_0, -256" [QIO/QIO_accel.cpp:50]   --->   Operation 424 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 425 [1/1] (0.00ns)   --->   "br i1 %icmp_ln50, label %QIO_loop1_end, label %_ifconv" [QIO/QIO_accel.cpp:50]   --->   Operation 425 'br' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 426 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i9 %j_0_0 to i7" [QIO/QIO_accel.cpp:51]   --->   Operation 426 'trunc' 'trunc_ln51' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_62 : Operation 427 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i7 %trunc_ln51 to i64" [QIO/QIO_accel.cpp:51]   --->   Operation 427 'zext' 'zext_ln51_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_62 : Operation 428 [1/1] (0.00ns)   --->   "%current_val_0_addr_4 = getelementptr [128 x i32]* %current_val_0, i64 0, i64 %zext_ln51_1" [QIO/QIO_accel.cpp:51]   --->   Operation 428 'getelementptr' 'current_val_0_addr_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_62 : Operation 429 [1/1] (0.00ns)   --->   "%current_val_1_addr_4 = getelementptr [128 x i32]* %current_val_1, i64 0, i64 %zext_ln51_1" [QIO/QIO_accel.cpp:51]   --->   Operation 429 'getelementptr' 'current_val_1_addr_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_62 : Operation 430 [2/2] (3.25ns)   --->   "%current_val_0_load_3 = load i32* %current_val_0_addr_4, align 8" [QIO/QIO_accel.cpp:51]   --->   Operation 430 'load' 'current_val_0_load_3' <Predicate = (!icmp_ln50)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_62 : Operation 431 [2/2] (3.25ns)   --->   "%current_val_1_load_3 = load i32* %current_val_1_addr_4, align 8" [QIO/QIO_accel.cpp:51]   --->   Operation 431 'load' 'current_val_1_load_3' <Predicate = (!icmp_ln50)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_62 : Operation 432 [1/1] (0.00ns)   --->   "%or_ln51 = or i7 %trunc_ln51, 1" [QIO/QIO_accel.cpp:51]   --->   Operation 432 'or' 'or_ln51' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_62 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln51_3 = zext i7 %or_ln51 to i64" [QIO/QIO_accel.cpp:51]   --->   Operation 433 'zext' 'zext_ln51_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_62 : Operation 434 [1/1] (0.00ns)   --->   "%current_val_0_addr_5 = getelementptr [128 x i32]* %current_val_0, i64 0, i64 %zext_ln51_3" [QIO/QIO_accel.cpp:51]   --->   Operation 434 'getelementptr' 'current_val_0_addr_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_62 : Operation 435 [1/1] (0.00ns)   --->   "%current_val_1_addr_5 = getelementptr [128 x i32]* %current_val_1, i64 0, i64 %zext_ln51_3" [QIO/QIO_accel.cpp:51]   --->   Operation 435 'getelementptr' 'current_val_1_addr_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_62 : Operation 436 [2/2] (3.25ns)   --->   "%current_val_0_load_4 = load i32* %current_val_0_addr_5, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 436 'load' 'current_val_0_load_4' <Predicate = (!icmp_ln50)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_62 : Operation 437 [2/2] (3.25ns)   --->   "%current_val_1_load_4 = load i32* %current_val_1_addr_5, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 437 'load' 'current_val_1_load_4' <Predicate = (!icmp_ln50)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_62 : Operation 438 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str8, i32 %tmp_15)" [QIO/QIO_accel.cpp:53]   --->   Operation 438 'specregionend' 'empty_43' <Predicate = (icmp_ln50)> <Delay = 0.00>
ST_62 : Operation 439 [1/1] (0.00ns)   --->   "br label %5" [QIO/QIO_accel.cpp:47]   --->   Operation 439 'br' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 63 <SV = 61> <Delay = 3.95>
ST_63 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i9 %j_0_0 to i16" [QIO/QIO_accel.cpp:51]   --->   Operation 440 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 441 [1/1] (1.94ns)   --->   "%add_ln51 = add i16 %zext_ln51, %zext_ln48_1" [QIO/QIO_accel.cpp:51]   --->   Operation 441 'add' 'add_ln51' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_31 = call i2 @_ssdm_op_PartSelect.i2.i9.i32.i32(i9 %j_0_0, i32 7, i32 8)" [QIO/QIO_accel.cpp:51]   --->   Operation 442 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 443 [1/1] (0.95ns)   --->   "%icmp_ln51 = icmp eq i2 %tmp_31, 0" [QIO/QIO_accel.cpp:51]   --->   Operation 443 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 444 [1/2] (3.25ns)   --->   "%current_val_0_load_3 = load i32* %current_val_0_addr_4, align 8" [QIO/QIO_accel.cpp:51]   --->   Operation 444 'load' 'current_val_0_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_63 : Operation 445 [1/2] (3.25ns)   --->   "%current_val_1_load_3 = load i32* %current_val_1_addr_4, align 8" [QIO/QIO_accel.cpp:51]   --->   Operation 445 'load' 'current_val_1_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_63 : Operation 446 [1/1] (0.69ns)   --->   "%select_ln51 = select i1 %icmp_ln51, i32 %current_val_0_load_3, i32 %current_val_1_load_3" [QIO/QIO_accel.cpp:51]   --->   Operation 446 'select' 'select_ln51' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 447 [1/1] (0.00ns)   --->   "%empty_42 = trunc i9 %j_0_0 to i8" [QIO/QIO_accel.cpp:50]   --->   Operation 447 'trunc' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 448 [1/2] (3.25ns)   --->   "%current_val_0_load_4 = load i32* %current_val_0_addr_5, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 448 'load' 'current_val_0_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_63 : Operation 449 [1/2] (3.25ns)   --->   "%current_val_1_load_4 = load i32* %current_val_1_addr_5, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 449 'load' 'current_val_1_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_63 : Operation 450 [1/1] (0.69ns)   --->   "%select_ln51_1 = select i1 %icmp_ln51, i32 %current_val_0_load_4, i32 %current_val_1_load_4" [QIO/QIO_accel.cpp:51]   --->   Operation 450 'select' 'select_ln51_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 451 [1/1] (1.82ns)   --->   "%add_ln50 = add i9 2, %j_0_0" [QIO/QIO_accel.cpp:50]   --->   Operation 451 'add' 'add_ln50' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 62> <Delay = 6.41>
ST_64 : Operation 452 [6/6] (6.41ns)   --->   "%tmp_16 = sitofp i32 %select_ln51 to float" [QIO/QIO_accel.cpp:51]   --->   Operation 452 'sitofp' 'tmp_16' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 453 [6/6] (6.41ns)   --->   "%tmp_13_1 = sitofp i32 %select_ln51_1 to float" [QIO/QIO_accel.cpp:51]   --->   Operation 453 'sitofp' 'tmp_13_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 65 <SV = 63> <Delay = 6.41>
ST_65 : Operation 454 [5/6] (6.41ns)   --->   "%tmp_16 = sitofp i32 %select_ln51 to float" [QIO/QIO_accel.cpp:51]   --->   Operation 454 'sitofp' 'tmp_16' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 455 [5/6] (6.41ns)   --->   "%tmp_13_1 = sitofp i32 %select_ln51_1 to float" [QIO/QIO_accel.cpp:51]   --->   Operation 455 'sitofp' 'tmp_13_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 66 <SV = 64> <Delay = 6.41>
ST_66 : Operation 456 [4/6] (6.41ns)   --->   "%tmp_16 = sitofp i32 %select_ln51 to float" [QIO/QIO_accel.cpp:51]   --->   Operation 456 'sitofp' 'tmp_16' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 457 [4/6] (6.41ns)   --->   "%tmp_13_1 = sitofp i32 %select_ln51_1 to float" [QIO/QIO_accel.cpp:51]   --->   Operation 457 'sitofp' 'tmp_13_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 67 <SV = 65> <Delay = 6.41>
ST_67 : Operation 458 [3/6] (6.41ns)   --->   "%tmp_16 = sitofp i32 %select_ln51 to float" [QIO/QIO_accel.cpp:51]   --->   Operation 458 'sitofp' 'tmp_16' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 459 [3/6] (6.41ns)   --->   "%tmp_13_1 = sitofp i32 %select_ln51_1 to float" [QIO/QIO_accel.cpp:51]   --->   Operation 459 'sitofp' 'tmp_13_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 68 <SV = 66> <Delay = 6.41>
ST_68 : Operation 460 [2/6] (6.41ns)   --->   "%tmp_16 = sitofp i32 %select_ln51 to float" [QIO/QIO_accel.cpp:51]   --->   Operation 460 'sitofp' 'tmp_16' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 461 [2/6] (6.41ns)   --->   "%tmp_13_1 = sitofp i32 %select_ln51_1 to float" [QIO/QIO_accel.cpp:51]   --->   Operation 461 'sitofp' 'tmp_13_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 69 <SV = 67> <Delay = 6.41>
ST_69 : Operation 462 [1/6] (6.41ns)   --->   "%tmp_16 = sitofp i32 %select_ln51 to float" [QIO/QIO_accel.cpp:51]   --->   Operation 462 'sitofp' 'tmp_16' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 463 [1/6] (6.41ns)   --->   "%tmp_13_1 = sitofp i32 %select_ln51_1 to float" [QIO/QIO_accel.cpp:51]   --->   Operation 463 'sitofp' 'tmp_13_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 70 <SV = 68> <Delay = 5.70>
ST_70 : Operation 464 [4/4] (5.70ns)   --->   "%tmp_17 = fmul float %tmp_12, %tmp_16" [QIO/QIO_accel.cpp:51]   --->   Operation 464 'fmul' 'tmp_17' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 465 [4/4] (5.70ns)   --->   "%tmp_14_1 = fmul float %tmp_12, %tmp_13_1" [QIO/QIO_accel.cpp:51]   --->   Operation 465 'fmul' 'tmp_14_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 69> <Delay = 5.70>
ST_71 : Operation 466 [3/4] (5.70ns)   --->   "%tmp_17 = fmul float %tmp_12, %tmp_16" [QIO/QIO_accel.cpp:51]   --->   Operation 466 'fmul' 'tmp_17' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 467 [3/4] (5.70ns)   --->   "%tmp_14_1 = fmul float %tmp_12, %tmp_13_1" [QIO/QIO_accel.cpp:51]   --->   Operation 467 'fmul' 'tmp_14_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 70> <Delay = 5.70>
ST_72 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln51_2 = zext i16 %add_ln51 to i64" [QIO/QIO_accel.cpp:51]   --->   Operation 468 'zext' 'zext_ln51_2' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 469 [1/1] (0.00ns)   --->   "%coef_list_0_addr = getelementptr [32768 x float]* %coef_list_0, i64 0, i64 %zext_ln51_2" [QIO/QIO_accel.cpp:51]   --->   Operation 469 'getelementptr' 'coef_list_0_addr' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_72 : Operation 470 [1/1] (0.00ns)   --->   "%coef_list_1_addr = getelementptr [32768 x float]* %coef_list_1, i64 0, i64 %zext_ln51_2" [QIO/QIO_accel.cpp:51]   --->   Operation 470 'getelementptr' 'coef_list_1_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_72 : Operation 471 [2/4] (5.70ns)   --->   "%tmp_17 = fmul float %tmp_12, %tmp_16" [QIO/QIO_accel.cpp:51]   --->   Operation 471 'fmul' 'tmp_17' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 472 [2/2] (3.25ns)   --->   "%coef_list_0_load = load float* %coef_list_0_addr, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 472 'load' 'coef_list_0_load' <Predicate = (icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_72 : Operation 473 [2/2] (3.25ns)   --->   "%coef_list_1_load = load float* %coef_list_1_addr, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 473 'load' 'coef_list_1_load' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_72 : Operation 474 [1/1] (0.00ns)   --->   "%or_ln50 = or i8 %empty_42, 1" [QIO/QIO_accel.cpp:50]   --->   Operation 474 'or' 'or_ln50' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 475 [1/1] (0.00ns)   --->   "%tmp_23 = call i15 @_ssdm_op_BitConcatenate.i15.i7.i8(i7 %trunc_ln48, i8 %or_ln50)" [QIO/QIO_accel.cpp:51]   --->   Operation 475 'bitconcatenate' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln51_4 = zext i15 %tmp_23 to i64" [QIO/QIO_accel.cpp:51]   --->   Operation 476 'zext' 'zext_ln51_4' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 477 [1/1] (0.00ns)   --->   "%coef_list_0_addr_1 = getelementptr [32768 x float]* %coef_list_0, i64 0, i64 %zext_ln51_4" [QIO/QIO_accel.cpp:51]   --->   Operation 477 'getelementptr' 'coef_list_0_addr_1' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_72 : Operation 478 [1/1] (0.00ns)   --->   "%coef_list_1_addr_1 = getelementptr [32768 x float]* %coef_list_1, i64 0, i64 %zext_ln51_4" [QIO/QIO_accel.cpp:51]   --->   Operation 478 'getelementptr' 'coef_list_1_addr_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_72 : Operation 479 [2/4] (5.70ns)   --->   "%tmp_14_1 = fmul float %tmp_12, %tmp_13_1" [QIO/QIO_accel.cpp:51]   --->   Operation 479 'fmul' 'tmp_14_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 480 [2/2] (3.25ns)   --->   "%coef_list_0_load_1 = load float* %coef_list_0_addr_1, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 480 'load' 'coef_list_0_load_1' <Predicate = (icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_72 : Operation 481 [2/2] (3.25ns)   --->   "%coef_list_1_load_1 = load float* %coef_list_1_addr_1, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 481 'load' 'coef_list_1_load_1' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 73 <SV = 71> <Delay = 5.70>
ST_73 : Operation 482 [1/4] (5.70ns)   --->   "%tmp_17 = fmul float %tmp_12, %tmp_16" [QIO/QIO_accel.cpp:51]   --->   Operation 482 'fmul' 'tmp_17' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 483 [1/2] (3.25ns)   --->   "%coef_list_0_load = load float* %coef_list_0_addr, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 483 'load' 'coef_list_0_load' <Predicate = (icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_73 : Operation 484 [1/2] (3.25ns)   --->   "%coef_list_1_load = load float* %coef_list_1_addr, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 484 'load' 'coef_list_1_load' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_73 : Operation 485 [1/1] (0.69ns)   --->   "%select_ln48 = select i1 %icmp_ln48, float %coef_list_0_load, float %coef_list_1_load" [QIO/QIO_accel.cpp:48]   --->   Operation 485 'select' 'select_ln48' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 486 [1/4] (5.70ns)   --->   "%tmp_14_1 = fmul float %tmp_12, %tmp_13_1" [QIO/QIO_accel.cpp:51]   --->   Operation 486 'fmul' 'tmp_14_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 487 [1/2] (3.25ns)   --->   "%coef_list_0_load_1 = load float* %coef_list_0_addr_1, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 487 'load' 'coef_list_0_load_1' <Predicate = (icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_73 : Operation 488 [1/2] (3.25ns)   --->   "%coef_list_1_load_1 = load float* %coef_list_1_addr_1, align 4" [QIO/QIO_accel.cpp:51]   --->   Operation 488 'load' 'coef_list_1_load_1' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_73 : Operation 489 [1/1] (0.69ns)   --->   "%select_ln48_1 = select i1 %icmp_ln48, float %coef_list_0_load_1, float %coef_list_1_load_1" [QIO/QIO_accel.cpp:48]   --->   Operation 489 'select' 'select_ln48_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 74 <SV = 72> <Delay = 5.70>
ST_74 : Operation 490 [4/4] (5.70ns)   --->   "%tmp_18 = fmul float %tmp_17, %select_ln48" [QIO/QIO_accel.cpp:51]   --->   Operation 490 'fmul' 'tmp_18' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 491 [4/4] (5.70ns)   --->   "%tmp_15_1 = fmul float %tmp_14_1, %select_ln48_1" [QIO/QIO_accel.cpp:51]   --->   Operation 491 'fmul' 'tmp_15_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 73> <Delay = 5.70>
ST_75 : Operation 492 [3/4] (5.70ns)   --->   "%tmp_18 = fmul float %tmp_17, %select_ln48" [QIO/QIO_accel.cpp:51]   --->   Operation 492 'fmul' 'tmp_18' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 493 [3/4] (5.70ns)   --->   "%tmp_15_1 = fmul float %tmp_14_1, %select_ln48_1" [QIO/QIO_accel.cpp:51]   --->   Operation 493 'fmul' 'tmp_15_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 74> <Delay = 5.70>
ST_76 : Operation 494 [2/4] (5.70ns)   --->   "%tmp_18 = fmul float %tmp_17, %select_ln48" [QIO/QIO_accel.cpp:51]   --->   Operation 494 'fmul' 'tmp_18' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 495 [2/4] (5.70ns)   --->   "%tmp_15_1 = fmul float %tmp_14_1, %select_ln48_1" [QIO/QIO_accel.cpp:51]   --->   Operation 495 'fmul' 'tmp_15_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 75> <Delay = 5.70>
ST_77 : Operation 496 [1/4] (5.70ns)   --->   "%tmp_18 = fmul float %tmp_17, %select_ln48" [QIO/QIO_accel.cpp:51]   --->   Operation 496 'fmul' 'tmp_18' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 497 [1/4] (5.70ns)   --->   "%tmp_15_1 = fmul float %tmp_14_1, %select_ln48_1" [QIO/QIO_accel.cpp:51]   --->   Operation 497 'fmul' 'tmp_15_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 76> <Delay = 7.25>
ST_78 : Operation 498 [5/5] (7.25ns)   --->   "%cost_new = fadd float %cost_new2_1_0, %tmp_18" [QIO/QIO_accel.cpp:51]   --->   Operation 498 'fadd' 'cost_new' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 77> <Delay = 7.25>
ST_79 : Operation 499 [4/5] (7.25ns)   --->   "%cost_new = fadd float %cost_new2_1_0, %tmp_18" [QIO/QIO_accel.cpp:51]   --->   Operation 499 'fadd' 'cost_new' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 78> <Delay = 7.25>
ST_80 : Operation 500 [3/5] (7.25ns)   --->   "%cost_new = fadd float %cost_new2_1_0, %tmp_18" [QIO/QIO_accel.cpp:51]   --->   Operation 500 'fadd' 'cost_new' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 79> <Delay = 7.25>
ST_81 : Operation 501 [2/5] (7.25ns)   --->   "%cost_new = fadd float %cost_new2_1_0, %tmp_18" [QIO/QIO_accel.cpp:51]   --->   Operation 501 'fadd' 'cost_new' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 80> <Delay = 7.25>
ST_82 : Operation 502 [1/5] (7.25ns)   --->   "%cost_new = fadd float %cost_new2_1_0, %tmp_18" [QIO/QIO_accel.cpp:51]   --->   Operation 502 'fadd' 'cost_new' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 81> <Delay = 7.25>
ST_83 : Operation 503 [5/5] (7.25ns)   --->   "%cost_new_1 = fadd float %cost_new, %tmp_15_1" [QIO/QIO_accel.cpp:51]   --->   Operation 503 'fadd' 'cost_new_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 82> <Delay = 7.25>
ST_84 : Operation 504 [4/5] (7.25ns)   --->   "%cost_new_1 = fadd float %cost_new, %tmp_15_1" [QIO/QIO_accel.cpp:51]   --->   Operation 504 'fadd' 'cost_new_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 83> <Delay = 7.25>
ST_85 : Operation 505 [3/5] (7.25ns)   --->   "%cost_new_1 = fadd float %cost_new, %tmp_15_1" [QIO/QIO_accel.cpp:51]   --->   Operation 505 'fadd' 'cost_new_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 84> <Delay = 7.25>
ST_86 : Operation 506 [2/5] (7.25ns)   --->   "%cost_new_1 = fadd float %cost_new, %tmp_15_1" [QIO/QIO_accel.cpp:51]   --->   Operation 506 'fadd' 'cost_new_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 85> <Delay = 7.25>
ST_87 : Operation 507 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str9) nounwind" [QIO/QIO_accel.cpp:50]   --->   Operation 507 'specloopname' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 508 [1/5] (7.25ns)   --->   "%cost_new_1 = fadd float %cost_new, %tmp_15_1" [QIO/QIO_accel.cpp:51]   --->   Operation 508 'fadd' 'cost_new_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 509 [1/1] (0.00ns)   --->   "br label %6" [QIO/QIO_accel.cpp:50]   --->   Operation 509 'br' <Predicate = true> <Delay = 0.00>

State 88 <SV = 53> <Delay = 4.65>
ST_88 : Operation 510 [1/1] (4.65ns)   --->   "%rnd_out_3 = call fastcc i32 @Galois_LFSR_32_33_hw(i32 %rnd_out_2, i32 %seed_read)" [QIO/QIO_accel.cpp:55]   --->   Operation 510 'call' 'rnd_out_3' <Predicate = true> <Delay = 4.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 89 <SV = 54> <Delay = 6.28>
ST_89 : Operation 511 [6/6] (6.28ns)   --->   "%tmp_2 = uitofp i32 %rnd_out_3 to double" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 511 'uitodp' 'tmp_2' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 90 <SV = 55> <Delay = 6.28>
ST_90 : Operation 512 [5/6] (6.28ns)   --->   "%tmp_2 = uitofp i32 %rnd_out_3 to double" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 512 'uitodp' 'tmp_2' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 91 <SV = 56> <Delay = 6.28>
ST_91 : Operation 513 [4/6] (6.28ns)   --->   "%tmp_2 = uitofp i32 %rnd_out_3 to double" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 513 'uitodp' 'tmp_2' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 92 <SV = 57> <Delay = 6.28>
ST_92 : Operation 514 [3/6] (6.28ns)   --->   "%tmp_2 = uitofp i32 %rnd_out_3 to double" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 514 'uitodp' 'tmp_2' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 93 <SV = 58> <Delay = 6.28>
ST_93 : Operation 515 [2/6] (6.28ns)   --->   "%tmp_2 = uitofp i32 %rnd_out_3 to double" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 515 'uitodp' 'tmp_2' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 94 <SV = 59> <Delay = 6.28>
ST_94 : Operation 516 [1/6] (6.28ns)   --->   "%tmp_2 = uitofp i32 %rnd_out_3 to double" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 516 'uitodp' 'tmp_2' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 95 <SV = 60> <Delay = 8.62>
ST_95 : Operation 517 [31/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 517 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 61> <Delay = 8.62>
ST_96 : Operation 518 [30/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 518 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 62> <Delay = 8.62>
ST_97 : Operation 519 [29/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 519 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 63> <Delay = 8.62>
ST_98 : Operation 520 [28/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 520 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 64> <Delay = 8.62>
ST_99 : Operation 521 [27/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 521 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 65> <Delay = 8.62>
ST_100 : Operation 522 [26/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 522 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 66> <Delay = 8.62>
ST_101 : Operation 523 [25/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 523 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 67> <Delay = 8.62>
ST_102 : Operation 524 [24/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 524 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 68> <Delay = 8.62>
ST_103 : Operation 525 [23/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 525 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 69> <Delay = 8.62>
ST_104 : Operation 526 [22/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 526 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 70> <Delay = 8.62>
ST_105 : Operation 527 [21/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 527 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 71> <Delay = 8.62>
ST_106 : Operation 528 [20/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 528 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 72> <Delay = 8.62>
ST_107 : Operation 529 [19/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 529 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 73> <Delay = 8.62>
ST_108 : Operation 530 [18/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 530 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 74> <Delay = 8.62>
ST_109 : Operation 531 [17/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 531 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 75> <Delay = 8.62>
ST_110 : Operation 532 [16/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 532 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 76> <Delay = 8.62>
ST_111 : Operation 533 [15/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 533 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 77> <Delay = 8.62>
ST_112 : Operation 534 [1/1] (0.00ns)   --->   "%cost_old_1_load = load float* %cost_old_1" [QIO/QIO_accel.cpp:58]   --->   Operation 534 'load' 'cost_old_1_load' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 535 [14/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 535 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 536 [16/16] (6.07ns)   --->   "%tmp_10 = fdiv float %cost_old, %cost_old_1_load" [QIO/QIO_accel.cpp:58]   --->   Operation 536 'fdiv' 'tmp_10' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 78> <Delay = 8.62>
ST_113 : Operation 537 [13/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 537 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 538 [15/16] (6.07ns)   --->   "%tmp_10 = fdiv float %cost_old, %cost_old_1_load" [QIO/QIO_accel.cpp:58]   --->   Operation 538 'fdiv' 'tmp_10' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 79> <Delay = 8.62>
ST_114 : Operation 539 [12/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 539 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 540 [14/16] (6.07ns)   --->   "%tmp_10 = fdiv float %cost_old, %cost_old_1_load" [QIO/QIO_accel.cpp:58]   --->   Operation 540 'fdiv' 'tmp_10' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 80> <Delay = 8.62>
ST_115 : Operation 541 [11/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 541 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 542 [13/16] (6.07ns)   --->   "%tmp_10 = fdiv float %cost_old, %cost_old_1_load" [QIO/QIO_accel.cpp:58]   --->   Operation 542 'fdiv' 'tmp_10' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 81> <Delay = 8.62>
ST_116 : Operation 543 [10/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 543 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 544 [12/16] (6.07ns)   --->   "%tmp_10 = fdiv float %cost_old, %cost_old_1_load" [QIO/QIO_accel.cpp:58]   --->   Operation 544 'fdiv' 'tmp_10' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 82> <Delay = 8.62>
ST_117 : Operation 545 [9/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 545 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 546 [11/16] (6.07ns)   --->   "%tmp_10 = fdiv float %cost_old, %cost_old_1_load" [QIO/QIO_accel.cpp:58]   --->   Operation 546 'fdiv' 'tmp_10' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 83> <Delay = 8.62>
ST_118 : Operation 547 [8/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 547 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 548 [10/16] (6.07ns)   --->   "%tmp_10 = fdiv float %cost_old, %cost_old_1_load" [QIO/QIO_accel.cpp:58]   --->   Operation 548 'fdiv' 'tmp_10' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 84> <Delay = 8.62>
ST_119 : Operation 549 [7/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 549 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 550 [9/16] (6.07ns)   --->   "%tmp_10 = fdiv float %cost_old, %cost_old_1_load" [QIO/QIO_accel.cpp:58]   --->   Operation 550 'fdiv' 'tmp_10' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 85> <Delay = 8.62>
ST_120 : Operation 551 [6/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 551 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 552 [8/16] (6.07ns)   --->   "%tmp_10 = fdiv float %cost_old, %cost_old_1_load" [QIO/QIO_accel.cpp:58]   --->   Operation 552 'fdiv' 'tmp_10' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 86> <Delay = 8.62>
ST_121 : Operation 553 [5/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 553 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 554 [7/16] (6.07ns)   --->   "%tmp_10 = fdiv float %cost_old, %cost_old_1_load" [QIO/QIO_accel.cpp:58]   --->   Operation 554 'fdiv' 'tmp_10' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 87> <Delay = 8.62>
ST_122 : Operation 555 [4/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 555 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 556 [6/16] (6.07ns)   --->   "%tmp_10 = fdiv float %cost_old, %cost_old_1_load" [QIO/QIO_accel.cpp:58]   --->   Operation 556 'fdiv' 'tmp_10' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 88> <Delay = 8.62>
ST_123 : Operation 557 [3/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 557 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 558 [5/16] (6.07ns)   --->   "%tmp_10 = fdiv float %cost_old, %cost_old_1_load" [QIO/QIO_accel.cpp:58]   --->   Operation 558 'fdiv' 'tmp_10' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 89> <Delay = 8.62>
ST_124 : Operation 559 [2/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 559 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 560 [4/16] (6.07ns)   --->   "%tmp_10 = fdiv float %cost_old, %cost_old_1_load" [QIO/QIO_accel.cpp:58]   --->   Operation 560 'fdiv' 'tmp_10' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 90> <Delay = 8.62>
ST_125 : Operation 561 [1/31] (8.62ns)   --->   "%tmp_5 = fdiv double %tmp_2, 0x41EFFFFFFFE00000" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 561 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 562 [3/16] (6.07ns)   --->   "%tmp_10 = fdiv float %cost_old, %cost_old_1_load" [QIO/QIO_accel.cpp:58]   --->   Operation 562 'fdiv' 'tmp_10' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 91> <Delay = 6.07>
ST_126 : Operation 563 [2/2] (5.20ns)   --->   "%random = fptrunc double %tmp_5 to float" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 563 'fptrunc' 'random' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_126 : Operation 564 [2/16] (6.07ns)   --->   "%tmp_10 = fdiv float %cost_old, %cost_old_1_load" [QIO/QIO_accel.cpp:58]   --->   Operation 564 'fdiv' 'tmp_10' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 92> <Delay = 6.07>
ST_127 : Operation 565 [1/2] (5.20ns)   --->   "%random = fptrunc double %tmp_5 to float" [QIO/LFSR.h:28->QIO/QIO_accel.cpp:56]   --->   Operation 565 'fptrunc' 'random' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_127 : Operation 566 [1/16] (6.07ns)   --->   "%tmp_10 = fdiv float %cost_old, %cost_old_1_load" [QIO/QIO_accel.cpp:58]   --->   Operation 566 'fdiv' 'tmp_10' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 93> <Delay = 5.43>
ST_128 : Operation 567 [1/1] (0.00ns)   --->   "%bitcast_ln58 = bitcast float %random to i32" [QIO/QIO_accel.cpp:58]   --->   Operation 567 'bitcast' 'bitcast_ln58' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 568 [1/1] (0.00ns)   --->   "%tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln58, i32 23, i32 30)" [QIO/QIO_accel.cpp:58]   --->   Operation 568 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 569 [1/1] (0.00ns)   --->   "%trunc_ln58 = trunc i32 %bitcast_ln58 to i23" [QIO/QIO_accel.cpp:58]   --->   Operation 569 'trunc' 'trunc_ln58' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 570 [1/1] (0.00ns)   --->   "%bitcast_ln58_1 = bitcast float %tmp_10 to i32" [QIO/QIO_accel.cpp:58]   --->   Operation 570 'bitcast' 'bitcast_ln58_1' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 571 [1/1] (0.00ns)   --->   "%tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln58_1, i32 23, i32 30)" [QIO/QIO_accel.cpp:58]   --->   Operation 571 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 572 [1/1] (0.00ns)   --->   "%trunc_ln58_1 = trunc i32 %bitcast_ln58_1 to i23" [QIO/QIO_accel.cpp:58]   --->   Operation 572 'trunc' 'trunc_ln58_1' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 573 [1/1] (1.55ns)   --->   "%icmp_ln58 = icmp ne i8 %tmp_11, -1" [QIO/QIO_accel.cpp:58]   --->   Operation 573 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 574 [1/1] (2.44ns)   --->   "%icmp_ln58_1 = icmp eq i23 %trunc_ln58, 0" [QIO/QIO_accel.cpp:58]   --->   Operation 574 'icmp' 'icmp_ln58_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 575 [1/1] (1.55ns)   --->   "%icmp_ln58_2 = icmp ne i8 %tmp_13, -1" [QIO/QIO_accel.cpp:58]   --->   Operation 575 'icmp' 'icmp_ln58_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 576 [1/1] (2.44ns)   --->   "%icmp_ln58_3 = icmp eq i23 %trunc_ln58_1, 0" [QIO/QIO_accel.cpp:58]   --->   Operation 576 'icmp' 'icmp_ln58_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 577 [2/2] (5.43ns)   --->   "%tmp_14 = fcmp ole float %random, %tmp_10" [QIO/QIO_accel.cpp:58]   --->   Operation 577 'fcmp' 'tmp_14' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 94> <Delay = 6.40>
ST_129 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node and_ln58_1)   --->   "%or_ln58 = or i1 %icmp_ln58_1, %icmp_ln58" [QIO/QIO_accel.cpp:58]   --->   Operation 578 'or' 'or_ln58' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node and_ln58_1)   --->   "%or_ln58_1 = or i1 %icmp_ln58_3, %icmp_ln58_2" [QIO/QIO_accel.cpp:58]   --->   Operation 579 'or' 'or_ln58_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node and_ln58_1)   --->   "%and_ln58 = and i1 %or_ln58, %or_ln58_1" [QIO/QIO_accel.cpp:58]   --->   Operation 580 'and' 'and_ln58' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 581 [1/2] (5.43ns)   --->   "%tmp_14 = fcmp ole float %random, %tmp_10" [QIO/QIO_accel.cpp:58]   --->   Operation 581 'fcmp' 'tmp_14' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 582 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln58_1 = and i1 %and_ln58, %tmp_14" [QIO/QIO_accel.cpp:58]   --->   Operation 582 'and' 'and_ln58_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 583 [1/1] (0.00ns)   --->   "br i1 %and_ln58_1, label %8, label %QIO_hw_loop2_end" [QIO/QIO_accel.cpp:58]   --->   Operation 583 'br' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 584 [1/1] (0.00ns)   --->   "%new_val_addr_3 = getelementptr inbounds [256 x i32]* %new_val, i64 0, i64 %zext_ln37" [QIO/QIO_accel.cpp:60]   --->   Operation 584 'getelementptr' 'new_val_addr_3' <Predicate = (and_ln58_1)> <Delay = 0.00>
ST_129 : Operation 585 [2/2] (3.25ns)   --->   "%new_val_load = load i32* %new_val_addr_3, align 4" [QIO/QIO_accel.cpp:60]   --->   Operation 585 'load' 'new_val_load' <Predicate = (and_ln58_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 130 <SV = 95> <Delay = 6.50>
ST_130 : Operation 586 [1/2] (3.25ns)   --->   "%new_val_load = load i32* %new_val_addr_3, align 4" [QIO/QIO_accel.cpp:60]   --->   Operation 586 'load' 'new_val_load' <Predicate = (and_ln58_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_130 : Operation 587 [1/1] (0.00ns)   --->   "br i1 %icmp_ln37, label %branch8, label %branch9" [QIO/QIO_accel.cpp:60]   --->   Operation 587 'br' <Predicate = (and_ln58_1)> <Delay = 0.00>
ST_130 : Operation 588 [1/1] (3.25ns)   --->   "store i32 %new_val_load, i32* %current_val_1_addr_1, align 4" [QIO/QIO_accel.cpp:60]   --->   Operation 588 'store' <Predicate = (and_ln58_1 & !icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_130 : Operation 589 [1/1] (0.00ns)   --->   "br label %9" [QIO/QIO_accel.cpp:60]   --->   Operation 589 'br' <Predicate = (and_ln58_1 & !icmp_ln37)> <Delay = 0.00>
ST_130 : Operation 590 [1/1] (3.25ns)   --->   "store i32 %new_val_load, i32* %current_val_0_addr_1, align 4" [QIO/QIO_accel.cpp:60]   --->   Operation 590 'store' <Predicate = (and_ln58_1 & icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_130 : Operation 591 [1/1] (0.00ns)   --->   "br label %9" [QIO/QIO_accel.cpp:60]   --->   Operation 591 'br' <Predicate = (and_ln58_1 & icmp_ln37)> <Delay = 0.00>
ST_130 : Operation 592 [1/1] (1.76ns)   --->   "store float %cost_old, float* %cost_old_1" [QIO/QIO_accel.cpp:61]   --->   Operation 592 'store' <Predicate = (and_ln58_1)> <Delay = 1.76>
ST_130 : Operation 593 [1/1] (0.00ns)   --->   "br label %QIO_hw_loop2_end" [QIO/QIO_accel.cpp:61]   --->   Operation 593 'br' <Predicate = (and_ln58_1)> <Delay = 0.00>
ST_130 : Operation 594 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str7, i32 %tmp_4)" [QIO/QIO_accel.cpp:62]   --->   Operation 594 'specregionend' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 595 [1/1] (0.00ns)   --->   "br label %.preheader18" [QIO/QIO_accel.cpp:22]   --->   Operation 595 'br' <Predicate = true> <Delay = 0.00>

State 131 <SV = 4> <Delay = 3.25>
ST_131 : Operation 596 [1/1] (0.00ns)   --->   "%i4_0 = phi i9 [ %i_1, %QIO_hw_loop3 ], [ 0, %.preheader.preheader ]"   --->   Operation 596 'phi' 'i4_0' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 597 [1/1] (1.66ns)   --->   "%icmp_ln64 = icmp eq i9 %i4_0, -256" [QIO/QIO_accel.cpp:64]   --->   Operation 597 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 598 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 598 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 599 [1/1] (1.82ns)   --->   "%i_1 = add i9 %i4_0, 1" [QIO/QIO_accel.cpp:64]   --->   Operation 599 'add' 'i_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 600 [1/1] (0.00ns)   --->   "br i1 %icmp_ln64, label %10, label %QIO_hw_loop3" [QIO/QIO_accel.cpp:64]   --->   Operation 600 'br' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 601 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i9 %i4_0 to i7" [QIO/QIO_accel.cpp:66]   --->   Operation 601 'trunc' 'trunc_ln66' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_131 : Operation 602 [1/1] (0.00ns)   --->   "%zext_ln66_1 = zext i7 %trunc_ln66 to i64" [QIO/QIO_accel.cpp:66]   --->   Operation 602 'zext' 'zext_ln66_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_131 : Operation 603 [1/1] (0.00ns)   --->   "%current_val_0_addr_2 = getelementptr [128 x i32]* %current_val_0, i64 0, i64 %zext_ln66_1" [QIO/QIO_accel.cpp:66]   --->   Operation 603 'getelementptr' 'current_val_0_addr_2' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_131 : Operation 604 [1/1] (0.00ns)   --->   "%current_val_1_addr_2 = getelementptr [128 x i32]* %current_val_1, i64 0, i64 %zext_ln66_1" [QIO/QIO_accel.cpp:66]   --->   Operation 604 'getelementptr' 'current_val_1_addr_2' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_131 : Operation 605 [2/2] (3.25ns)   --->   "%current_val_0_load_1 = load i32* %current_val_0_addr_2, align 4" [QIO/QIO_accel.cpp:66]   --->   Operation 605 'load' 'current_val_0_load_1' <Predicate = (!icmp_ln64)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_131 : Operation 606 [2/2] (3.25ns)   --->   "%current_val_1_load_1 = load i32* %current_val_1_addr_2, align 4" [QIO/QIO_accel.cpp:66]   --->   Operation 606 'load' 'current_val_1_load_1' <Predicate = (!icmp_ln64)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 132 <SV = 5> <Delay = 7.20>
ST_132 : Operation 607 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str10) nounwind" [QIO/QIO_accel.cpp:64]   --->   Operation 607 'specloopname' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_132 : Operation 608 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str10)" [QIO/QIO_accel.cpp:64]   --->   Operation 608 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_132 : Operation 609 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [QIO/QIO_accel.cpp:65]   --->   Operation 609 'specpipeline' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_132 : Operation 610 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i9 %i4_0 to i64" [QIO/QIO_accel.cpp:66]   --->   Operation 610 'zext' 'zext_ln66' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_132 : Operation 611 [1/1] (0.00ns)   --->   "%tmp_29 = call i2 @_ssdm_op_PartSelect.i2.i9.i32.i32(i9 %i4_0, i32 7, i32 8)" [QIO/QIO_accel.cpp:66]   --->   Operation 611 'partselect' 'tmp_29' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_132 : Operation 612 [1/1] (0.95ns)   --->   "%icmp_ln66 = icmp eq i2 %tmp_29, 0" [QIO/QIO_accel.cpp:66]   --->   Operation 612 'icmp' 'icmp_ln66' <Predicate = (!icmp_ln64)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 613 [1/2] (3.25ns)   --->   "%current_val_0_load_1 = load i32* %current_val_0_addr_2, align 4" [QIO/QIO_accel.cpp:66]   --->   Operation 613 'load' 'current_val_0_load_1' <Predicate = (!icmp_ln64)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_132 : Operation 614 [1/2] (3.25ns)   --->   "%current_val_1_load_1 = load i32* %current_val_1_addr_2, align 4" [QIO/QIO_accel.cpp:66]   --->   Operation 614 'load' 'current_val_1_load_1' <Predicate = (!icmp_ln64)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_132 : Operation 615 [1/1] (0.69ns)   --->   "%select_ln66 = select i1 %icmp_ln66, i32 %current_val_0_load_1, i32 %current_val_1_load_1" [QIO/QIO_accel.cpp:66]   --->   Operation 615 'select' 'select_ln66' <Predicate = (!icmp_ln64)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_132 : Operation 616 [1/1] (0.00ns)   --->   "%final_val_addr = getelementptr [256 x i32]* %final_val, i64 0, i64 %zext_ln66" [QIO/QIO_accel.cpp:66]   --->   Operation 616 'getelementptr' 'final_val_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_132 : Operation 617 [1/1] (3.25ns)   --->   "store i32 %select_ln66, i32* %final_val_addr, align 4" [QIO/QIO_accel.cpp:66]   --->   Operation 617 'store' <Predicate = (!icmp_ln64)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_132 : Operation 618 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str10, i32 %tmp_8)" [QIO/QIO_accel.cpp:67]   --->   Operation 618 'specregionend' 'empty_46' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_132 : Operation 619 [1/1] (0.00ns)   --->   "br label %.preheader" [QIO/QIO_accel.cpp:64]   --->   Operation 619 'br' <Predicate = (!icmp_ln64)> <Delay = 0.00>

State 133 <SV = 5> <Delay = 0.00>
ST_133 : Operation 620 [1/1] (0.00ns)   --->   "ret void" [QIO/QIO_accel.cpp:68]   --->   Operation 620 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ init_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ coef_list_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ coef_list_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ seed]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ final_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ guard_variable_for_v]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ lfsr33_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
seed_read            (read             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000]
current_val_0        (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
current_val_1        (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
new_val              (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000]
rnd_input            (shl              ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000]
br_ln17              (br               ) [ 01110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_0                  (phi              ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln17            (icmp             ) [ 00110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty                (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i                    (add              ) [ 01110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln17              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln18            (zext             ) [ 00110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
init_val_addr        (getelementptr    ) [ 00110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln18           (trunc            ) [ 00110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_19               (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln18            (icmp             ) [ 00110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln18              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln17    (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln18    (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
init_val_load        (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln18_1          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
current_val_0_addr   (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
current_val_1_addr   (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln18           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln18              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln18           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln18              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
new_val_addr         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln19           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_38             (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln17              (br               ) [ 01110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
cost_old_1           (alloca           ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000]
store_ln22           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln22              (br               ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000]
rnd_input_0          (phi              ) [ 00000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i1_0                 (phi              ) [ 00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln22            (icmp             ) [ 00000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
empty_39             (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_3                  (add              ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000]
br_ln22              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln64              (br               ) [ 00000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
rnd_out              (call             ) [ 00000001111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
rnd_out_1            (call             ) [ 00000000111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
rnd_out_2            (call             ) [ 00000000011111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000]
tmp                  (uitodp           ) [ 00000000000001111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6                (uitodp           ) [ 00000000000000011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9                (uitodp           ) [ 00000000000000011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3                (dmul             ) [ 00000000000000000001111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7                (dmul             ) [ 00000000000000000000011111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s                (dmul             ) [ 00000000000000000000011111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_assign             (ddiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_s             (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_V                (partselect       ) [ 00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_V_1              (trunc            ) [ 00000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln502           (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln502            (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg                (bitselect        ) [ 00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln1311           (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1311          (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush                  (select           ) [ 00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mantissa_V           (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln682           (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1311_1        (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1287          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1285          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V                  (lshr             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1287_3        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_1                (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_7                (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
val_V                (partselect       ) [ 00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_assign_1           (ddiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_5             (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_V_2              (partselect       ) [ 00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_V_3              (trunc            ) [ 00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_assign_2           (ddiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_9             (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_V_4              (partselect       ) [ 00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_V_5              (trunc            ) [ 00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln37_1         (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln1            (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln37_1          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
current_val_0_addr_1 (getelementptr    ) [ 00000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111000]
current_val_1_addr_1 (getelementptr    ) [ 00000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111000]
icmp_ln37            (icmp             ) [ 00000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111000]
specloopname_ln22    (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4                (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111000]
mantissa_V_1         (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln682_1         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln502_1         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln502_1          (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg_1              (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln1311_1         (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1311_2        (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush_1                (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1311_3        (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1287_1        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1285_1        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_3                (lshr             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_4                (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_24               (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln662           (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_20               (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
val_V_1              (select           ) [ 00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000]
mantissa_V_2         (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln682_2         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln502_2         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln502_2          (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg_2              (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln1311_2         (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1311_4        (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush_2                (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1311_5        (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1287_2        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1285_2        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_5                (lshr             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_6                (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_28               (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln662_1         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_21               (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
val_V_2              (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln36            (icmp             ) [ 00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln37            (zext             ) [ 00000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111110000]
current_val_0_load   (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
current_val_1_load   (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln37          (select           ) [ 00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln36              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln40             (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
new_val_addr_2       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln40           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln37             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
new_val_addr_1       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln37           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln38              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln47              (br               ) [ 00000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000]
cost_old             (phi              ) [ 00000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111000]
i3_0                 (phi              ) [ 00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln47            (icmp             ) [ 00000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000]
empty_40             (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_2                  (add              ) [ 00000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000]
br_ln47              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln48           (trunc            ) [ 00000000000000000000000000000000000000000000000000000001111111111111111111111111111111110000000000000000000000000000000000000000000000]
zext_ln48            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
current_val_0_addr_3 (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000]
current_val_1_addr_3 (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_30               (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln48            (icmp             ) [ 00000000000000000000000000000000000000000000000000000001111111111111111111111111111111110000000000000000000000000000000000000000000000]
current_val_0_load_2 (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
current_val_1_load_2 (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
current_val_cash     (select           ) [ 00000000000000000000000000000000000000000000000000000000111111000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln47    (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_15               (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000000000000111111111111111111111111110000000000000000000000000000000000000000000000]
tmp_22               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln48_1          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000111111111111111111111111110000000000000000000000000000000000000000000000]
tmp_12               (sitofp           ) [ 00000000000000000000000000000000000000000000000000000000000000111111111111111111111111110000000000000000000000000000000000000000000000]
br_ln50              (br               ) [ 00000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000]
cost_new2_1_0        (phi              ) [ 00000111111111111111111111111111111111111111111111111110000000111111111111111111111000001111111111111111111111111111111111111111111000]
j_0_0                (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000]
empty_41             (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln50            (icmp             ) [ 00000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000]
br_ln50              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln51           (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln51_1          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
current_val_0_addr_4 (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000]
current_val_1_addr_4 (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000]
or_ln51              (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln51_3          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
current_val_0_addr_5 (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000]
current_val_1_addr_5 (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000]
empty_43             (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln47              (br               ) [ 00000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000]
zext_ln51            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln51             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000000000000000000]
tmp_31               (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln51            (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
current_val_0_load_3 (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
current_val_1_load_3 (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln51          (select           ) [ 00000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000000000000]
empty_42             (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000000000000000000]
current_val_0_load_4 (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
current_val_1_load_4 (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln51_1        (select           ) [ 00000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000000000000]
add_ln50             (add              ) [ 00000111111111111111111111111111111111111111111111111111111111101111111111111111111111111111111111111111111111111111111111111111111000]
tmp_16               (sitofp           ) [ 00000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000]
tmp_13_1             (sitofp           ) [ 00000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000]
zext_ln51_2          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
coef_list_0_addr     (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000]
coef_list_1_addr     (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000]
or_ln50              (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_23               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln51_4          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
coef_list_0_addr_1   (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000]
coef_list_1_addr_1   (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000]
tmp_17               (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000]
coef_list_0_load     (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
coef_list_1_load     (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln48          (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000]
tmp_14_1             (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000]
coef_list_0_load_1   (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
coef_list_1_load_1   (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln48_1        (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000]
tmp_18               (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000]
tmp_15_1             (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000011111111110000000000000000000000000000000000000000000000]
cost_new             (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000]
specloopname_ln50    (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
cost_new_1           (fadd             ) [ 00000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000]
br_ln50              (br               ) [ 00000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000]
rnd_out_3            (call             ) [ 00001100000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111000]
tmp_2                (uitodp           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111100000000]
cost_old_1_load      (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111000000]
tmp_5                (ddiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000]
random               (fptrunc          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000]
tmp_10               (fdiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000]
bitcast_ln58         (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_11               (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln58           (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln58_1       (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_13               (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln58_1         (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln58            (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000]
icmp_ln58_1          (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000]
icmp_ln58_2          (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000]
icmp_ln58_3          (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000]
or_ln58              (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln58_1            (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln58             (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_14               (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln58_1           (and              ) [ 00000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000]
br_ln58              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
new_val_addr_3       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000]
new_val_load         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln60              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln60           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln60              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln60           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln60              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln61           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln61              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_44             (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln22              (br               ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000]
i4_0                 (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110]
icmp_ln64            (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110]
empty_45             (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_1                  (add              ) [ 00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110]
br_ln64              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln66           (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln66_1          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
current_val_0_addr_2 (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110]
current_val_1_addr_2 (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110]
specloopname_ln64    (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8                (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln65    (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln66            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_29               (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln66            (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
current_val_0_load_1 (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
current_val_1_load_1 (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln66          (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
final_val_addr       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln66           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_46             (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln64              (br               ) [ 00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110]
ret_ln68             (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="init_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_val"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="coef_list_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coef_list_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="coef_list_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coef_list_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="seed">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seed"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="final_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="final_val"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="guard_variable_for_v">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="guard_variable_for_v"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="lfsr33_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lfsr33_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Galois_LFSR_32_33_hw"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i137.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i137.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i137.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i54.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i7.i8"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="148" class="1004" name="current_val_0_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="current_val_0/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="current_val_1_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="current_val_1/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="new_val_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="new_val/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="cost_old_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cost_old_1/4 "/>
</bind>
</comp>

<comp id="164" class="1004" name="seed_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="seed_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="init_val_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="9" slack="0"/>
<pin id="174" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_val_addr/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="init_val_load/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="current_val_0_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="7" slack="0"/>
<pin id="187" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_val_0_addr/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="current_val_1_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="7" slack="0"/>
<pin id="193" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_val_1_addr/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="7" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="0" index="2" bw="0" slack="0"/>
<pin id="295" dir="0" index="4" bw="7" slack="0"/>
<pin id="296" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="297" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="32" slack="0"/>
<pin id="298" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln18/3 current_val_1_load/51 current_val_1_load_2/54 current_val_1_load_3/62 current_val_1_load_4/62 store_ln60/130 current_val_1_load_1/131 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="7" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="0" index="2" bw="0" slack="0"/>
<pin id="290" dir="0" index="4" bw="7" slack="0"/>
<pin id="291" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="292" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="32" slack="0"/>
<pin id="293" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln18/3 current_val_0_load/51 current_val_0_load_2/54 current_val_0_load_3/62 current_val_0_load_4/62 store_ln60/130 current_val_0_load_1/131 "/>
</bind>
</comp>

<comp id="209" class="1004" name="new_val_addr_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="9" slack="1"/>
<pin id="213" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="new_val_addr/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_access_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln19/3 store_ln40/53 store_ln37/53 new_val_load/129 "/>
</bind>
</comp>

<comp id="222" class="1004" name="current_val_0_addr_1_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="7" slack="0"/>
<pin id="226" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_val_0_addr_1/51 "/>
</bind>
</comp>

<comp id="228" class="1004" name="current_val_1_addr_1_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="7" slack="0"/>
<pin id="232" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_val_1_addr_1/51 "/>
</bind>
</comp>

<comp id="236" class="1004" name="new_val_addr_2_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="32" slack="1"/>
<pin id="240" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="new_val_addr_2/53 "/>
</bind>
</comp>

<comp id="243" class="1004" name="new_val_addr_1_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="32" slack="1"/>
<pin id="247" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="new_val_addr_1/53 "/>
</bind>
</comp>

<comp id="250" class="1004" name="current_val_0_addr_3_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="7" slack="0"/>
<pin id="254" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_val_0_addr_3/54 "/>
</bind>
</comp>

<comp id="256" class="1004" name="current_val_1_addr_3_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="7" slack="0"/>
<pin id="260" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_val_1_addr_3/54 "/>
</bind>
</comp>

<comp id="264" class="1004" name="current_val_0_addr_4_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="7" slack="0"/>
<pin id="268" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_val_0_addr_4/62 "/>
</bind>
</comp>

<comp id="270" class="1004" name="current_val_1_addr_4_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="7" slack="0"/>
<pin id="274" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_val_1_addr_4/62 "/>
</bind>
</comp>

<comp id="278" class="1004" name="current_val_0_addr_5_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="7" slack="0"/>
<pin id="282" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_val_0_addr_5/62 "/>
</bind>
</comp>

<comp id="284" class="1004" name="current_val_1_addr_5_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="7" slack="0"/>
<pin id="288" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_val_1_addr_5/62 "/>
</bind>
</comp>

<comp id="300" class="1004" name="coef_list_0_addr_gep_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="16" slack="0"/>
<pin id="304" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coef_list_0_addr/72 "/>
</bind>
</comp>

<comp id="307" class="1004" name="coef_list_1_addr_gep_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="0" index="2" bw="16" slack="0"/>
<pin id="311" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coef_list_1_addr/72 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_access_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="15" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="0" slack="0"/>
<pin id="340" dir="0" index="4" bw="15" slack="2147483647"/>
<pin id="341" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="342" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="3" bw="32" slack="0"/>
<pin id="343" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coef_list_0_load/72 coef_list_0_load_1/72 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_access_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="15" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="0" slack="0"/>
<pin id="345" dir="0" index="4" bw="15" slack="2147483647"/>
<pin id="346" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="347" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="3" bw="32" slack="0"/>
<pin id="348" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coef_list_1_load/72 coef_list_1_load_1/72 "/>
</bind>
</comp>

<comp id="326" class="1004" name="coef_list_0_addr_1_gep_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="0" index="2" bw="15" slack="0"/>
<pin id="330" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coef_list_0_addr_1/72 "/>
</bind>
</comp>

<comp id="333" class="1004" name="coef_list_1_addr_1_gep_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="0" index="2" bw="15" slack="0"/>
<pin id="337" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coef_list_1_addr_1/72 "/>
</bind>
</comp>

<comp id="350" class="1004" name="new_val_addr_3_gep_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="0" index="2" bw="32" slack="44"/>
<pin id="354" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="new_val_addr_3/129 "/>
</bind>
</comp>

<comp id="359" class="1004" name="current_val_0_addr_2_gep_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="7" slack="0"/>
<pin id="363" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_val_0_addr_2/131 "/>
</bind>
</comp>

<comp id="365" class="1004" name="current_val_1_addr_2_gep_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="0" index="2" bw="7" slack="0"/>
<pin id="369" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_val_1_addr_2/131 "/>
</bind>
</comp>

<comp id="373" class="1004" name="final_val_addr_gep_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="0" index="2" bw="9" slack="0"/>
<pin id="377" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="final_val_addr/132 "/>
</bind>
</comp>

<comp id="380" class="1004" name="store_ln66_access_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="384" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/132 "/>
</bind>
</comp>

<comp id="386" class="1005" name="i_0_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="9" slack="1"/>
<pin id="388" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="390" class="1004" name="i_0_phi_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="1"/>
<pin id="392" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="393" dir="0" index="2" bw="9" slack="0"/>
<pin id="394" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="395" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="397" class="1005" name="rnd_input_0_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="1"/>
<pin id="399" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rnd_input_0 (phireg) "/>
</bind>
</comp>

<comp id="400" class="1004" name="rnd_input_0_phi_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="1"/>
<pin id="402" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="403" dir="0" index="2" bw="32" slack="3"/>
<pin id="404" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="405" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rnd_input_0/5 "/>
</bind>
</comp>

<comp id="407" class="1005" name="i1_0_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="14" slack="1"/>
<pin id="409" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="411" class="1004" name="i1_0_phi_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="14" slack="0"/>
<pin id="413" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="414" dir="0" index="2" bw="1" slack="1"/>
<pin id="415" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="416" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/5 "/>
</bind>
</comp>

<comp id="418" class="1005" name="cost_old_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="1"/>
<pin id="420" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cost_old (phireg) "/>
</bind>
</comp>

<comp id="422" class="1004" name="cost_old_phi_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="1"/>
<pin id="424" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="425" dir="0" index="2" bw="32" slack="1"/>
<pin id="426" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="427" dir="1" index="4" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cost_old/54 "/>
</bind>
</comp>

<comp id="430" class="1005" name="i3_0_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="9" slack="1"/>
<pin id="432" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i3_0 (phireg) "/>
</bind>
</comp>

<comp id="434" class="1004" name="i3_0_phi_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="1"/>
<pin id="436" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="437" dir="0" index="2" bw="9" slack="0"/>
<pin id="438" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="439" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3_0/54 "/>
</bind>
</comp>

<comp id="441" class="1005" name="cost_new2_1_0_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="1"/>
<pin id="443" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cost_new2_1_0 (phireg) "/>
</bind>
</comp>

<comp id="445" class="1004" name="cost_new2_1_0_phi_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="8"/>
<pin id="447" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="448" dir="0" index="2" bw="32" slack="1"/>
<pin id="449" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="450" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cost_new2_1_0/62 "/>
</bind>
</comp>

<comp id="453" class="1005" name="j_0_0_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="9" slack="1"/>
<pin id="455" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j_0_0 (phireg) "/>
</bind>
</comp>

<comp id="457" class="1004" name="j_0_0_phi_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="1"/>
<pin id="459" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="460" dir="0" index="2" bw="9" slack="1"/>
<pin id="461" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="462" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_0/62 "/>
</bind>
</comp>

<comp id="465" class="1005" name="i4_0_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="9" slack="1"/>
<pin id="467" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i4_0 (phireg) "/>
</bind>
</comp>

<comp id="469" class="1004" name="i4_0_phi_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="9" slack="0"/>
<pin id="471" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="472" dir="0" index="2" bw="1" slack="1"/>
<pin id="473" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="474" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i4_0/131 "/>
</bind>
</comp>

<comp id="477" class="1004" name="grp_Galois_LFSR_32_33_hw_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="0"/>
<pin id="479" dir="0" index="1" bw="32" slack="1"/>
<pin id="480" dir="0" index="2" bw="32" slack="4"/>
<pin id="481" dir="0" index="3" bw="1" slack="0"/>
<pin id="482" dir="0" index="4" bw="33" slack="0"/>
<pin id="483" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="rnd_out/6 rnd_out_1/7 rnd_out_2/8 rnd_out_3/88 "/>
</bind>
</comp>

<comp id="488" class="1004" name="grp_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="1"/>
<pin id="490" dir="0" index="1" bw="32" slack="1"/>
<pin id="491" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="cost_new/78 cost_new_1/83 "/>
</bind>
</comp>

<comp id="493" class="1004" name="grp_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="1"/>
<pin id="495" dir="0" index="1" bw="32" slack="1"/>
<pin id="496" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_17/70 tmp_18/74 "/>
</bind>
</comp>

<comp id="497" class="1004" name="grp_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="1"/>
<pin id="499" dir="0" index="1" bw="32" slack="1"/>
<pin id="500" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_14_1/70 tmp_15_1/74 "/>
</bind>
</comp>

<comp id="501" class="1004" name="grp_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="25"/>
<pin id="503" dir="0" index="1" bw="32" slack="0"/>
<pin id="504" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="tmp_10/112 "/>
</bind>
</comp>

<comp id="506" class="1004" name="grp_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="1"/>
<pin id="508" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp_12/56 tmp_16/64 "/>
</bind>
</comp>

<comp id="509" class="1004" name="grp_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="1"/>
<pin id="511" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp_13_1/64 "/>
</bind>
</comp>

<comp id="512" class="1004" name="grp_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="64" slack="1"/>
<pin id="514" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="random/126 "/>
</bind>
</comp>

<comp id="515" class="1004" name="grp_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="1"/>
<pin id="517" dir="0" index="1" bw="32" slack="1"/>
<pin id="518" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_14/128 "/>
</bind>
</comp>

<comp id="519" class="1004" name="grp_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="64" slack="1"/>
<pin id="521" dir="0" index="1" bw="64" slack="0"/>
<pin id="522" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_3/13 tmp_7/15 "/>
</bind>
</comp>

<comp id="525" class="1004" name="grp_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="64" slack="1"/>
<pin id="527" dir="0" index="1" bw="64" slack="0"/>
<pin id="528" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_s/15 "/>
</bind>
</comp>

<comp id="530" class="1004" name="grp_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="64" slack="1"/>
<pin id="532" dir="0" index="1" bw="64" slack="0"/>
<pin id="533" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="x_assign/19 x_assign_1/21 tmp_5/95 "/>
</bind>
</comp>

<comp id="535" class="1004" name="grp_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="64" slack="1"/>
<pin id="537" dir="0" index="1" bw="64" slack="0"/>
<pin id="538" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="x_assign_2/21 "/>
</bind>
</comp>

<comp id="540" class="1004" name="grp_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="1"/>
<pin id="542" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="uitodp(516) " fcode="uitodp"/>
<opset="tmp/7 tmp_6/9 tmp_2/89 "/>
</bind>
</comp>

<comp id="543" class="1004" name="grp_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="1"/>
<pin id="545" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="uitodp(516) " fcode="uitodp"/>
<opset="tmp_9/9 "/>
</bind>
</comp>

<comp id="546" class="1005" name="reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="1"/>
<pin id="548" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rnd_out rnd_out_3 "/>
</bind>
</comp>

<comp id="553" class="1005" name="reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="64" slack="1"/>
<pin id="555" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp tmp_2 "/>
</bind>
</comp>

<comp id="559" class="1005" name="reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="1"/>
<pin id="561" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 tmp_18 "/>
</bind>
</comp>

<comp id="565" class="1005" name="reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="1"/>
<pin id="567" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14_1 tmp_15_1 "/>
</bind>
</comp>

<comp id="571" class="1004" name="rnd_input_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="0"/>
<pin id="573" dir="0" index="1" bw="5" slack="0"/>
<pin id="574" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="rnd_input/1 "/>
</bind>
</comp>

<comp id="577" class="1004" name="icmp_ln17_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="9" slack="0"/>
<pin id="579" dir="0" index="1" bw="9" slack="0"/>
<pin id="580" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/2 "/>
</bind>
</comp>

<comp id="583" class="1004" name="i_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="9" slack="0"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="589" class="1004" name="zext_ln18_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="9" slack="0"/>
<pin id="591" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="trunc_ln18_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="9" slack="0"/>
<pin id="596" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln18/2 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_19_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="2" slack="0"/>
<pin id="600" dir="0" index="1" bw="9" slack="0"/>
<pin id="601" dir="0" index="2" bw="4" slack="0"/>
<pin id="602" dir="0" index="3" bw="5" slack="0"/>
<pin id="603" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/2 "/>
</bind>
</comp>

<comp id="608" class="1004" name="icmp_ln18_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="2" slack="0"/>
<pin id="610" dir="0" index="1" bw="1" slack="0"/>
<pin id="611" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/2 "/>
</bind>
</comp>

<comp id="614" class="1004" name="zext_ln18_1_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="7" slack="1"/>
<pin id="616" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_1/3 "/>
</bind>
</comp>

<comp id="619" class="1004" name="store_ln22_store_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="32" slack="0"/>
<pin id="621" dir="0" index="1" bw="32" slack="0"/>
<pin id="622" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/4 "/>
</bind>
</comp>

<comp id="624" class="1004" name="icmp_ln22_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="14" slack="0"/>
<pin id="626" dir="0" index="1" bw="14" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/5 "/>
</bind>
</comp>

<comp id="630" class="1004" name="i_3_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="14" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/5 "/>
</bind>
</comp>

<comp id="636" class="1004" name="p_Val2_s_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="64" slack="0"/>
<pin id="638" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/49 "/>
</bind>
</comp>

<comp id="640" class="1004" name="tmp_V_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="11" slack="0"/>
<pin id="642" dir="0" index="1" bw="64" slack="0"/>
<pin id="643" dir="0" index="2" bw="7" slack="0"/>
<pin id="644" dir="0" index="3" bw="7" slack="0"/>
<pin id="645" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/49 "/>
</bind>
</comp>

<comp id="650" class="1004" name="tmp_V_1_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="64" slack="0"/>
<pin id="652" dir="1" index="1" bw="52" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_1/49 "/>
</bind>
</comp>

<comp id="654" class="1004" name="zext_ln502_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="11" slack="1"/>
<pin id="656" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln502/50 "/>
</bind>
</comp>

<comp id="657" class="1004" name="add_ln502_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="11" slack="0"/>
<pin id="659" dir="0" index="1" bw="11" slack="0"/>
<pin id="660" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln502/50 "/>
</bind>
</comp>

<comp id="663" class="1004" name="isNeg_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="0"/>
<pin id="665" dir="0" index="1" bw="12" slack="0"/>
<pin id="666" dir="0" index="2" bw="5" slack="0"/>
<pin id="667" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/50 "/>
</bind>
</comp>

<comp id="671" class="1004" name="sub_ln1311_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="11" slack="0"/>
<pin id="673" dir="0" index="1" bw="11" slack="1"/>
<pin id="674" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/50 "/>
</bind>
</comp>

<comp id="676" class="1004" name="sext_ln1311_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="11" slack="0"/>
<pin id="678" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/50 "/>
</bind>
</comp>

<comp id="680" class="1004" name="ush_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="0"/>
<pin id="682" dir="0" index="1" bw="11" slack="0"/>
<pin id="683" dir="0" index="2" bw="12" slack="0"/>
<pin id="684" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/50 "/>
</bind>
</comp>

<comp id="688" class="1004" name="mantissa_V_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="54" slack="0"/>
<pin id="690" dir="0" index="1" bw="1" slack="0"/>
<pin id="691" dir="0" index="2" bw="52" slack="2"/>
<pin id="692" dir="0" index="3" bw="1" slack="0"/>
<pin id="693" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_V/51 "/>
</bind>
</comp>

<comp id="697" class="1004" name="zext_ln682_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="54" slack="0"/>
<pin id="699" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln682/51 "/>
</bind>
</comp>

<comp id="701" class="1004" name="sext_ln1311_1_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="12" slack="1"/>
<pin id="703" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_1/51 "/>
</bind>
</comp>

<comp id="704" class="1004" name="zext_ln1287_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="12" slack="0"/>
<pin id="706" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1287/51 "/>
</bind>
</comp>

<comp id="708" class="1004" name="zext_ln1285_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="12" slack="0"/>
<pin id="710" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1285/51 "/>
</bind>
</comp>

<comp id="712" class="1004" name="r_V_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="54" slack="0"/>
<pin id="714" dir="0" index="1" bw="32" slack="0"/>
<pin id="715" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/51 "/>
</bind>
</comp>

<comp id="718" class="1004" name="zext_ln1287_3_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="54" slack="0"/>
<pin id="720" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1287_3/51 "/>
</bind>
</comp>

<comp id="722" class="1004" name="r_V_1_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="54" slack="0"/>
<pin id="724" dir="0" index="1" bw="32" slack="0"/>
<pin id="725" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/51 "/>
</bind>
</comp>

<comp id="728" class="1004" name="r_V_7_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="1"/>
<pin id="730" dir="0" index="1" bw="54" slack="0"/>
<pin id="731" dir="0" index="2" bw="137" slack="0"/>
<pin id="732" dir="1" index="3" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_7/51 "/>
</bind>
</comp>

<comp id="735" class="1004" name="val_V_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="0"/>
<pin id="737" dir="0" index="1" bw="137" slack="0"/>
<pin id="738" dir="0" index="2" bw="7" slack="0"/>
<pin id="739" dir="0" index="3" bw="8" slack="0"/>
<pin id="740" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="val_V/51 "/>
</bind>
</comp>

<comp id="745" class="1004" name="p_Val2_5_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="64" slack="0"/>
<pin id="747" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_5/51 "/>
</bind>
</comp>

<comp id="749" class="1004" name="tmp_V_2_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="11" slack="0"/>
<pin id="751" dir="0" index="1" bw="64" slack="0"/>
<pin id="752" dir="0" index="2" bw="7" slack="0"/>
<pin id="753" dir="0" index="3" bw="7" slack="0"/>
<pin id="754" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_2/51 "/>
</bind>
</comp>

<comp id="759" class="1004" name="tmp_V_3_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="64" slack="0"/>
<pin id="761" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_3/51 "/>
</bind>
</comp>

<comp id="763" class="1004" name="p_Val2_9_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="64" slack="0"/>
<pin id="765" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_9/51 "/>
</bind>
</comp>

<comp id="767" class="1004" name="tmp_V_4_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="11" slack="0"/>
<pin id="769" dir="0" index="1" bw="64" slack="0"/>
<pin id="770" dir="0" index="2" bw="7" slack="0"/>
<pin id="771" dir="0" index="3" bw="7" slack="0"/>
<pin id="772" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_4/51 "/>
</bind>
</comp>

<comp id="777" class="1004" name="tmp_V_5_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="64" slack="0"/>
<pin id="779" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_5/51 "/>
</bind>
</comp>

<comp id="781" class="1004" name="trunc_ln37_1_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="25" slack="0"/>
<pin id="783" dir="0" index="1" bw="137" slack="0"/>
<pin id="784" dir="0" index="2" bw="7" slack="0"/>
<pin id="785" dir="0" index="3" bw="8" slack="0"/>
<pin id="786" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln37_1/51 "/>
</bind>
</comp>

<comp id="791" class="1004" name="trunc_ln1_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="7" slack="0"/>
<pin id="793" dir="0" index="1" bw="137" slack="0"/>
<pin id="794" dir="0" index="2" bw="7" slack="0"/>
<pin id="795" dir="0" index="3" bw="7" slack="0"/>
<pin id="796" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/51 "/>
</bind>
</comp>

<comp id="801" class="1004" name="zext_ln37_1_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="7" slack="0"/>
<pin id="803" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_1/51 "/>
</bind>
</comp>

<comp id="807" class="1004" name="icmp_ln37_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="25" slack="0"/>
<pin id="809" dir="0" index="1" bw="1" slack="0"/>
<pin id="810" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/51 "/>
</bind>
</comp>

<comp id="813" class="1004" name="mantissa_V_1_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="54" slack="0"/>
<pin id="815" dir="0" index="1" bw="1" slack="0"/>
<pin id="816" dir="0" index="2" bw="52" slack="1"/>
<pin id="817" dir="0" index="3" bw="1" slack="0"/>
<pin id="818" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_V_1/52 "/>
</bind>
</comp>

<comp id="822" class="1004" name="zext_ln682_1_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="54" slack="0"/>
<pin id="824" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln682_1/52 "/>
</bind>
</comp>

<comp id="826" class="1004" name="zext_ln502_1_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="11" slack="1"/>
<pin id="828" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln502_1/52 "/>
</bind>
</comp>

<comp id="829" class="1004" name="add_ln502_1_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="11" slack="0"/>
<pin id="831" dir="0" index="1" bw="11" slack="0"/>
<pin id="832" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln502_1/52 "/>
</bind>
</comp>

<comp id="835" class="1004" name="isNeg_1_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="0"/>
<pin id="837" dir="0" index="1" bw="12" slack="0"/>
<pin id="838" dir="0" index="2" bw="5" slack="0"/>
<pin id="839" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_1/52 "/>
</bind>
</comp>

<comp id="843" class="1004" name="sub_ln1311_1_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="11" slack="0"/>
<pin id="845" dir="0" index="1" bw="11" slack="1"/>
<pin id="846" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311_1/52 "/>
</bind>
</comp>

<comp id="848" class="1004" name="sext_ln1311_2_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="11" slack="0"/>
<pin id="850" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_2/52 "/>
</bind>
</comp>

<comp id="852" class="1004" name="ush_1_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="1" slack="0"/>
<pin id="854" dir="0" index="1" bw="11" slack="0"/>
<pin id="855" dir="0" index="2" bw="12" slack="0"/>
<pin id="856" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_1/52 "/>
</bind>
</comp>

<comp id="860" class="1004" name="sext_ln1311_3_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="12" slack="0"/>
<pin id="862" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_3/52 "/>
</bind>
</comp>

<comp id="864" class="1004" name="zext_ln1287_1_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="12" slack="0"/>
<pin id="866" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1287_1/52 "/>
</bind>
</comp>

<comp id="868" class="1004" name="zext_ln1285_1_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="12" slack="0"/>
<pin id="870" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1285_1/52 "/>
</bind>
</comp>

<comp id="872" class="1004" name="r_V_3_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="54" slack="0"/>
<pin id="874" dir="0" index="1" bw="32" slack="0"/>
<pin id="875" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_3/52 "/>
</bind>
</comp>

<comp id="878" class="1004" name="r_V_4_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="54" slack="0"/>
<pin id="880" dir="0" index="1" bw="32" slack="0"/>
<pin id="881" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_4/52 "/>
</bind>
</comp>

<comp id="884" class="1004" name="tmp_24_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="1" slack="0"/>
<pin id="886" dir="0" index="1" bw="54" slack="0"/>
<pin id="887" dir="0" index="2" bw="7" slack="0"/>
<pin id="888" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_24/52 "/>
</bind>
</comp>

<comp id="892" class="1004" name="zext_ln662_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="1" slack="0"/>
<pin id="894" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/52 "/>
</bind>
</comp>

<comp id="896" class="1004" name="tmp_20_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="32" slack="0"/>
<pin id="898" dir="0" index="1" bw="137" slack="0"/>
<pin id="899" dir="0" index="2" bw="7" slack="0"/>
<pin id="900" dir="0" index="3" bw="8" slack="0"/>
<pin id="901" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/52 "/>
</bind>
</comp>

<comp id="906" class="1004" name="val_V_1_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="1" slack="0"/>
<pin id="908" dir="0" index="1" bw="1" slack="0"/>
<pin id="909" dir="0" index="2" bw="32" slack="0"/>
<pin id="910" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_V_1/52 "/>
</bind>
</comp>

<comp id="914" class="1004" name="mantissa_V_2_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="54" slack="0"/>
<pin id="916" dir="0" index="1" bw="1" slack="0"/>
<pin id="917" dir="0" index="2" bw="52" slack="1"/>
<pin id="918" dir="0" index="3" bw="1" slack="0"/>
<pin id="919" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_V_2/52 "/>
</bind>
</comp>

<comp id="923" class="1004" name="zext_ln682_2_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="54" slack="0"/>
<pin id="925" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln682_2/52 "/>
</bind>
</comp>

<comp id="927" class="1004" name="zext_ln502_2_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="11" slack="1"/>
<pin id="929" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln502_2/52 "/>
</bind>
</comp>

<comp id="930" class="1004" name="add_ln502_2_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="11" slack="0"/>
<pin id="932" dir="0" index="1" bw="11" slack="0"/>
<pin id="933" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln502_2/52 "/>
</bind>
</comp>

<comp id="936" class="1004" name="isNeg_2_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="0"/>
<pin id="938" dir="0" index="1" bw="12" slack="0"/>
<pin id="939" dir="0" index="2" bw="5" slack="0"/>
<pin id="940" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_2/52 "/>
</bind>
</comp>

<comp id="944" class="1004" name="sub_ln1311_2_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="11" slack="0"/>
<pin id="946" dir="0" index="1" bw="11" slack="1"/>
<pin id="947" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311_2/52 "/>
</bind>
</comp>

<comp id="949" class="1004" name="sext_ln1311_4_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="11" slack="0"/>
<pin id="951" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_4/52 "/>
</bind>
</comp>

<comp id="953" class="1004" name="ush_2_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="1" slack="0"/>
<pin id="955" dir="0" index="1" bw="11" slack="0"/>
<pin id="956" dir="0" index="2" bw="12" slack="0"/>
<pin id="957" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_2/52 "/>
</bind>
</comp>

<comp id="961" class="1004" name="sext_ln1311_5_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="12" slack="0"/>
<pin id="963" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_5/52 "/>
</bind>
</comp>

<comp id="965" class="1004" name="zext_ln1287_2_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="12" slack="0"/>
<pin id="967" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1287_2/52 "/>
</bind>
</comp>

<comp id="969" class="1004" name="zext_ln1285_2_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="12" slack="0"/>
<pin id="971" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1285_2/52 "/>
</bind>
</comp>

<comp id="973" class="1004" name="r_V_5_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="54" slack="0"/>
<pin id="975" dir="0" index="1" bw="32" slack="0"/>
<pin id="976" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_5/52 "/>
</bind>
</comp>

<comp id="979" class="1004" name="r_V_6_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="54" slack="0"/>
<pin id="981" dir="0" index="1" bw="32" slack="0"/>
<pin id="982" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_6/52 "/>
</bind>
</comp>

<comp id="985" class="1004" name="tmp_28_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="1" slack="0"/>
<pin id="987" dir="0" index="1" bw="54" slack="0"/>
<pin id="988" dir="0" index="2" bw="7" slack="0"/>
<pin id="989" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_28/52 "/>
</bind>
</comp>

<comp id="993" class="1004" name="zext_ln662_1_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="1" slack="0"/>
<pin id="995" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662_1/52 "/>
</bind>
</comp>

<comp id="997" class="1004" name="tmp_21_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="32" slack="0"/>
<pin id="999" dir="0" index="1" bw="137" slack="0"/>
<pin id="1000" dir="0" index="2" bw="7" slack="0"/>
<pin id="1001" dir="0" index="3" bw="8" slack="0"/>
<pin id="1002" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/52 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="val_V_2_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="1" slack="0"/>
<pin id="1009" dir="0" index="1" bw="1" slack="0"/>
<pin id="1010" dir="0" index="2" bw="32" slack="0"/>
<pin id="1011" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_V_2/52 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="icmp_ln36_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="32" slack="0"/>
<pin id="1017" dir="0" index="1" bw="1" slack="0"/>
<pin id="1018" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/52 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="zext_ln37_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="32" slack="1"/>
<pin id="1023" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/52 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="select_ln37_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="1" slack="1"/>
<pin id="1026" dir="0" index="1" bw="32" slack="0"/>
<pin id="1027" dir="0" index="2" bw="32" slack="0"/>
<pin id="1028" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37/52 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="sub_ln40_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="32" slack="1"/>
<pin id="1033" dir="0" index="1" bw="32" slack="1"/>
<pin id="1034" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln40/53 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="add_ln37_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="32" slack="1"/>
<pin id="1038" dir="0" index="1" bw="32" slack="1"/>
<pin id="1039" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/53 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="icmp_ln47_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="9" slack="0"/>
<pin id="1043" dir="0" index="1" bw="9" slack="0"/>
<pin id="1044" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/54 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="i_2_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="9" slack="0"/>
<pin id="1049" dir="0" index="1" bw="1" slack="0"/>
<pin id="1050" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/54 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="trunc_ln48_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="9" slack="0"/>
<pin id="1055" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln48/54 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="zext_ln48_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="7" slack="0"/>
<pin id="1059" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/54 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="tmp_30_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="2" slack="0"/>
<pin id="1065" dir="0" index="1" bw="9" slack="0"/>
<pin id="1066" dir="0" index="2" bw="4" slack="0"/>
<pin id="1067" dir="0" index="3" bw="5" slack="0"/>
<pin id="1068" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_30/54 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="icmp_ln48_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="2" slack="0"/>
<pin id="1075" dir="0" index="1" bw="1" slack="0"/>
<pin id="1076" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/54 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="current_val_cash_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="1" slack="1"/>
<pin id="1081" dir="0" index="1" bw="32" slack="0"/>
<pin id="1082" dir="0" index="2" bw="32" slack="0"/>
<pin id="1083" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="current_val_cash/55 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="tmp_22_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="15" slack="0"/>
<pin id="1088" dir="0" index="1" bw="7" slack="7"/>
<pin id="1089" dir="0" index="2" bw="1" slack="0"/>
<pin id="1090" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22/61 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="zext_ln48_1_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="15" slack="0"/>
<pin id="1095" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_1/61 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="icmp_ln50_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="9" slack="0"/>
<pin id="1099" dir="0" index="1" bw="9" slack="0"/>
<pin id="1100" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/62 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="trunc_ln51_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="9" slack="0"/>
<pin id="1105" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln51/62 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="zext_ln51_1_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="7" slack="0"/>
<pin id="1109" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_1/62 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="or_ln51_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="7" slack="0"/>
<pin id="1115" dir="0" index="1" bw="1" slack="0"/>
<pin id="1116" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln51/62 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="zext_ln51_3_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="7" slack="0"/>
<pin id="1121" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_3/62 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="zext_ln51_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="9" slack="1"/>
<pin id="1127" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/63 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="add_ln51_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="9" slack="0"/>
<pin id="1131" dir="0" index="1" bw="15" slack="2"/>
<pin id="1132" dir="1" index="2" bw="16" slack="9"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/63 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="tmp_31_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="2" slack="0"/>
<pin id="1136" dir="0" index="1" bw="9" slack="1"/>
<pin id="1137" dir="0" index="2" bw="4" slack="0"/>
<pin id="1138" dir="0" index="3" bw="5" slack="0"/>
<pin id="1139" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_31/63 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="icmp_ln51_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="2" slack="0"/>
<pin id="1146" dir="0" index="1" bw="1" slack="0"/>
<pin id="1147" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/63 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="select_ln51_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="1" slack="0"/>
<pin id="1152" dir="0" index="1" bw="32" slack="0"/>
<pin id="1153" dir="0" index="2" bw="32" slack="0"/>
<pin id="1154" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51/63 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="empty_42_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="9" slack="1"/>
<pin id="1160" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_42/63 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="select_ln51_1_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="1" slack="0"/>
<pin id="1164" dir="0" index="1" bw="32" slack="0"/>
<pin id="1165" dir="0" index="2" bw="32" slack="0"/>
<pin id="1166" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51_1/63 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="add_ln50_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="3" slack="0"/>
<pin id="1172" dir="0" index="1" bw="9" slack="1"/>
<pin id="1173" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/63 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="zext_ln51_2_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="16" slack="9"/>
<pin id="1178" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_2/72 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="or_ln50_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="8" slack="9"/>
<pin id="1183" dir="0" index="1" bw="1" slack="0"/>
<pin id="1184" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln50/72 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="tmp_23_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="15" slack="0"/>
<pin id="1188" dir="0" index="1" bw="7" slack="18"/>
<pin id="1189" dir="0" index="2" bw="8" slack="0"/>
<pin id="1190" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_23/72 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="zext_ln51_4_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="15" slack="0"/>
<pin id="1195" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_4/72 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="select_ln48_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="1" slack="19"/>
<pin id="1201" dir="0" index="1" bw="32" slack="0"/>
<pin id="1202" dir="0" index="2" bw="32" slack="0"/>
<pin id="1203" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln48/73 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="select_ln48_1_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="1" slack="19"/>
<pin id="1208" dir="0" index="1" bw="32" slack="0"/>
<pin id="1209" dir="0" index="2" bw="32" slack="0"/>
<pin id="1210" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln48_1/73 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="cost_old_1_load_load_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="32" slack="75"/>
<pin id="1215" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cost_old_1_load/112 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="bitcast_ln58_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="32" slack="1"/>
<pin id="1219" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln58/128 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="tmp_11_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="8" slack="0"/>
<pin id="1222" dir="0" index="1" bw="32" slack="0"/>
<pin id="1223" dir="0" index="2" bw="6" slack="0"/>
<pin id="1224" dir="0" index="3" bw="6" slack="0"/>
<pin id="1225" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/128 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="trunc_ln58_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="32" slack="0"/>
<pin id="1232" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln58/128 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="bitcast_ln58_1_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="32" slack="1"/>
<pin id="1236" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln58_1/128 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="tmp_13_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="8" slack="0"/>
<pin id="1239" dir="0" index="1" bw="32" slack="0"/>
<pin id="1240" dir="0" index="2" bw="6" slack="0"/>
<pin id="1241" dir="0" index="3" bw="6" slack="0"/>
<pin id="1242" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/128 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="trunc_ln58_1_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="32" slack="0"/>
<pin id="1249" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln58_1/128 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="icmp_ln58_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="8" slack="0"/>
<pin id="1253" dir="0" index="1" bw="1" slack="0"/>
<pin id="1254" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58/128 "/>
</bind>
</comp>

<comp id="1257" class="1004" name="icmp_ln58_1_fu_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="23" slack="0"/>
<pin id="1259" dir="0" index="1" bw="1" slack="0"/>
<pin id="1260" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58_1/128 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="icmp_ln58_2_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="8" slack="0"/>
<pin id="1265" dir="0" index="1" bw="1" slack="0"/>
<pin id="1266" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58_2/128 "/>
</bind>
</comp>

<comp id="1269" class="1004" name="icmp_ln58_3_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="23" slack="0"/>
<pin id="1271" dir="0" index="1" bw="1" slack="0"/>
<pin id="1272" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58_3/128 "/>
</bind>
</comp>

<comp id="1275" class="1004" name="or_ln58_fu_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="1" slack="1"/>
<pin id="1277" dir="0" index="1" bw="1" slack="1"/>
<pin id="1278" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln58/129 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="or_ln58_1_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="1" slack="1"/>
<pin id="1281" dir="0" index="1" bw="1" slack="1"/>
<pin id="1282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln58_1/129 "/>
</bind>
</comp>

<comp id="1283" class="1004" name="and_ln58_fu_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="1" slack="0"/>
<pin id="1285" dir="0" index="1" bw="1" slack="0"/>
<pin id="1286" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln58/129 "/>
</bind>
</comp>

<comp id="1289" class="1004" name="and_ln58_1_fu_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="1" slack="0"/>
<pin id="1291" dir="0" index="1" bw="1" slack="0"/>
<pin id="1292" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln58_1/129 "/>
</bind>
</comp>

<comp id="1295" class="1004" name="store_ln61_store_fu_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="32" slack="43"/>
<pin id="1297" dir="0" index="1" bw="32" slack="93"/>
<pin id="1298" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/130 "/>
</bind>
</comp>

<comp id="1300" class="1004" name="icmp_ln64_fu_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="9" slack="0"/>
<pin id="1302" dir="0" index="1" bw="9" slack="0"/>
<pin id="1303" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64/131 "/>
</bind>
</comp>

<comp id="1306" class="1004" name="i_1_fu_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="9" slack="0"/>
<pin id="1308" dir="0" index="1" bw="1" slack="0"/>
<pin id="1309" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/131 "/>
</bind>
</comp>

<comp id="1312" class="1004" name="trunc_ln66_fu_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="9" slack="0"/>
<pin id="1314" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66/131 "/>
</bind>
</comp>

<comp id="1316" class="1004" name="zext_ln66_1_fu_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="7" slack="0"/>
<pin id="1318" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_1/131 "/>
</bind>
</comp>

<comp id="1322" class="1004" name="zext_ln66_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="9" slack="1"/>
<pin id="1324" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/132 "/>
</bind>
</comp>

<comp id="1327" class="1004" name="tmp_29_fu_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="2" slack="0"/>
<pin id="1329" dir="0" index="1" bw="9" slack="1"/>
<pin id="1330" dir="0" index="2" bw="4" slack="0"/>
<pin id="1331" dir="0" index="3" bw="5" slack="0"/>
<pin id="1332" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_29/132 "/>
</bind>
</comp>

<comp id="1337" class="1004" name="icmp_ln66_fu_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="2" slack="0"/>
<pin id="1339" dir="0" index="1" bw="1" slack="0"/>
<pin id="1340" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/132 "/>
</bind>
</comp>

<comp id="1343" class="1004" name="select_ln66_fu_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="1" slack="0"/>
<pin id="1345" dir="0" index="1" bw="32" slack="0"/>
<pin id="1346" dir="0" index="2" bw="32" slack="0"/>
<pin id="1347" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66/132 "/>
</bind>
</comp>

<comp id="1352" class="1005" name="seed_read_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="32" slack="4"/>
<pin id="1354" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="seed_read "/>
</bind>
</comp>

<comp id="1357" class="1005" name="rnd_input_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="32" slack="3"/>
<pin id="1359" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="rnd_input "/>
</bind>
</comp>

<comp id="1362" class="1005" name="icmp_ln17_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="1" slack="1"/>
<pin id="1364" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln17 "/>
</bind>
</comp>

<comp id="1366" class="1005" name="i_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="9" slack="0"/>
<pin id="1368" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1371" class="1005" name="zext_ln18_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="64" slack="1"/>
<pin id="1373" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18 "/>
</bind>
</comp>

<comp id="1376" class="1005" name="init_val_addr_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="8" slack="1"/>
<pin id="1378" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="init_val_addr "/>
</bind>
</comp>

<comp id="1381" class="1005" name="trunc_ln18_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="7" slack="1"/>
<pin id="1383" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln18 "/>
</bind>
</comp>

<comp id="1386" class="1005" name="icmp_ln18_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="1" slack="1"/>
<pin id="1388" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln18 "/>
</bind>
</comp>

<comp id="1390" class="1005" name="cost_old_1_reg_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="32" slack="0"/>
<pin id="1392" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="cost_old_1 "/>
</bind>
</comp>

<comp id="1397" class="1005" name="icmp_ln22_reg_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="1" slack="1"/>
<pin id="1399" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln22 "/>
</bind>
</comp>

<comp id="1401" class="1005" name="i_3_reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="14" slack="0"/>
<pin id="1403" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="1406" class="1005" name="rnd_out_1_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="32" slack="1"/>
<pin id="1408" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rnd_out_1 "/>
</bind>
</comp>

<comp id="1412" class="1005" name="rnd_out_2_reg_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="32" slack="1"/>
<pin id="1414" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rnd_out_2 "/>
</bind>
</comp>

<comp id="1418" class="1005" name="tmp_6_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="64" slack="1"/>
<pin id="1420" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1423" class="1005" name="tmp_9_reg_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="64" slack="1"/>
<pin id="1425" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1428" class="1005" name="tmp_3_reg_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="64" slack="1"/>
<pin id="1430" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1433" class="1005" name="tmp_7_reg_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="64" slack="1"/>
<pin id="1435" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1438" class="1005" name="tmp_s_reg_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="64" slack="1"/>
<pin id="1440" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1443" class="1005" name="tmp_V_reg_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="11" slack="1"/>
<pin id="1445" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="1449" class="1005" name="tmp_V_1_reg_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="52" slack="2"/>
<pin id="1451" dir="1" index="1" bw="52" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_1 "/>
</bind>
</comp>

<comp id="1454" class="1005" name="isNeg_reg_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="1" slack="1"/>
<pin id="1456" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="1459" class="1005" name="ush_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="12" slack="1"/>
<pin id="1461" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="ush "/>
</bind>
</comp>

<comp id="1464" class="1005" name="val_V_reg_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="32" slack="1"/>
<pin id="1466" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_V "/>
</bind>
</comp>

<comp id="1469" class="1005" name="tmp_V_2_reg_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="11" slack="1"/>
<pin id="1471" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_2 "/>
</bind>
</comp>

<comp id="1475" class="1005" name="tmp_V_3_reg_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="52" slack="1"/>
<pin id="1477" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_3 "/>
</bind>
</comp>

<comp id="1480" class="1005" name="tmp_V_4_reg_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="11" slack="1"/>
<pin id="1482" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_4 "/>
</bind>
</comp>

<comp id="1486" class="1005" name="tmp_V_5_reg_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="52" slack="1"/>
<pin id="1488" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_5 "/>
</bind>
</comp>

<comp id="1491" class="1005" name="current_val_0_addr_1_reg_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="7" slack="1"/>
<pin id="1493" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="current_val_0_addr_1 "/>
</bind>
</comp>

<comp id="1497" class="1005" name="current_val_1_addr_1_reg_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="7" slack="1"/>
<pin id="1499" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="current_val_1_addr_1 "/>
</bind>
</comp>

<comp id="1503" class="1005" name="icmp_ln37_reg_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="1" slack="1"/>
<pin id="1505" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln37 "/>
</bind>
</comp>

<comp id="1508" class="1005" name="val_V_1_reg_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="32" slack="1"/>
<pin id="1510" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_V_1 "/>
</bind>
</comp>

<comp id="1514" class="1005" name="icmp_ln36_reg_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="1" slack="1"/>
<pin id="1516" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln36 "/>
</bind>
</comp>

<comp id="1518" class="1005" name="zext_ln37_reg_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="64" slack="1"/>
<pin id="1520" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln37 "/>
</bind>
</comp>

<comp id="1525" class="1005" name="select_ln37_reg_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="32" slack="1"/>
<pin id="1527" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln37 "/>
</bind>
</comp>

<comp id="1534" class="1005" name="i_2_reg_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="9" slack="0"/>
<pin id="1536" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="1539" class="1005" name="trunc_ln48_reg_1539">
<pin_list>
<pin id="1540" dir="0" index="0" bw="7" slack="7"/>
<pin id="1541" dir="1" index="1" bw="7" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln48 "/>
</bind>
</comp>

<comp id="1545" class="1005" name="current_val_0_addr_3_reg_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="7" slack="1"/>
<pin id="1547" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="current_val_0_addr_3 "/>
</bind>
</comp>

<comp id="1550" class="1005" name="current_val_1_addr_3_reg_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="7" slack="1"/>
<pin id="1552" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="current_val_1_addr_3 "/>
</bind>
</comp>

<comp id="1555" class="1005" name="icmp_ln48_reg_1555">
<pin_list>
<pin id="1556" dir="0" index="0" bw="1" slack="1"/>
<pin id="1557" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln48 "/>
</bind>
</comp>

<comp id="1562" class="1005" name="current_val_cash_reg_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="32" slack="1"/>
<pin id="1564" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="current_val_cash "/>
</bind>
</comp>

<comp id="1567" class="1005" name="zext_ln48_1_reg_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="16" slack="2"/>
<pin id="1569" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln48_1 "/>
</bind>
</comp>

<comp id="1572" class="1005" name="tmp_12_reg_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="32" slack="9"/>
<pin id="1574" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1581" class="1005" name="current_val_0_addr_4_reg_1581">
<pin_list>
<pin id="1582" dir="0" index="0" bw="7" slack="1"/>
<pin id="1583" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="current_val_0_addr_4 "/>
</bind>
</comp>

<comp id="1586" class="1005" name="current_val_1_addr_4_reg_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="7" slack="1"/>
<pin id="1588" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="current_val_1_addr_4 "/>
</bind>
</comp>

<comp id="1591" class="1005" name="current_val_0_addr_5_reg_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="7" slack="1"/>
<pin id="1593" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="current_val_0_addr_5 "/>
</bind>
</comp>

<comp id="1596" class="1005" name="current_val_1_addr_5_reg_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="7" slack="1"/>
<pin id="1598" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="current_val_1_addr_5 "/>
</bind>
</comp>

<comp id="1601" class="1005" name="add_ln51_reg_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="16" slack="9"/>
<pin id="1603" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="add_ln51 "/>
</bind>
</comp>

<comp id="1606" class="1005" name="select_ln51_reg_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="32" slack="1"/>
<pin id="1608" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln51 "/>
</bind>
</comp>

<comp id="1611" class="1005" name="empty_42_reg_1611">
<pin_list>
<pin id="1612" dir="0" index="0" bw="8" slack="9"/>
<pin id="1613" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="empty_42 "/>
</bind>
</comp>

<comp id="1616" class="1005" name="select_ln51_1_reg_1616">
<pin_list>
<pin id="1617" dir="0" index="0" bw="32" slack="1"/>
<pin id="1618" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln51_1 "/>
</bind>
</comp>

<comp id="1621" class="1005" name="add_ln50_reg_1621">
<pin_list>
<pin id="1622" dir="0" index="0" bw="9" slack="1"/>
<pin id="1623" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln50 "/>
</bind>
</comp>

<comp id="1626" class="1005" name="tmp_16_reg_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="32" slack="1"/>
<pin id="1628" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1631" class="1005" name="tmp_13_1_reg_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="32" slack="1"/>
<pin id="1633" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13_1 "/>
</bind>
</comp>

<comp id="1636" class="1005" name="coef_list_0_addr_reg_1636">
<pin_list>
<pin id="1637" dir="0" index="0" bw="15" slack="1"/>
<pin id="1638" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="coef_list_0_addr "/>
</bind>
</comp>

<comp id="1641" class="1005" name="coef_list_1_addr_reg_1641">
<pin_list>
<pin id="1642" dir="0" index="0" bw="15" slack="1"/>
<pin id="1643" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="coef_list_1_addr "/>
</bind>
</comp>

<comp id="1646" class="1005" name="coef_list_0_addr_1_reg_1646">
<pin_list>
<pin id="1647" dir="0" index="0" bw="15" slack="1"/>
<pin id="1648" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="coef_list_0_addr_1 "/>
</bind>
</comp>

<comp id="1651" class="1005" name="coef_list_1_addr_1_reg_1651">
<pin_list>
<pin id="1652" dir="0" index="0" bw="15" slack="1"/>
<pin id="1653" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="coef_list_1_addr_1 "/>
</bind>
</comp>

<comp id="1656" class="1005" name="select_ln48_reg_1656">
<pin_list>
<pin id="1657" dir="0" index="0" bw="32" slack="1"/>
<pin id="1658" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln48 "/>
</bind>
</comp>

<comp id="1661" class="1005" name="select_ln48_1_reg_1661">
<pin_list>
<pin id="1662" dir="0" index="0" bw="32" slack="1"/>
<pin id="1663" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln48_1 "/>
</bind>
</comp>

<comp id="1666" class="1005" name="cost_new_reg_1666">
<pin_list>
<pin id="1667" dir="0" index="0" bw="32" slack="1"/>
<pin id="1668" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cost_new "/>
</bind>
</comp>

<comp id="1671" class="1005" name="cost_new_1_reg_1671">
<pin_list>
<pin id="1672" dir="0" index="0" bw="32" slack="1"/>
<pin id="1673" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cost_new_1 "/>
</bind>
</comp>

<comp id="1676" class="1005" name="cost_old_1_load_reg_1676">
<pin_list>
<pin id="1677" dir="0" index="0" bw="32" slack="1"/>
<pin id="1678" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cost_old_1_load "/>
</bind>
</comp>

<comp id="1681" class="1005" name="tmp_5_reg_1681">
<pin_list>
<pin id="1682" dir="0" index="0" bw="64" slack="1"/>
<pin id="1683" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1686" class="1005" name="random_reg_1686">
<pin_list>
<pin id="1687" dir="0" index="0" bw="32" slack="1"/>
<pin id="1688" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="random "/>
</bind>
</comp>

<comp id="1692" class="1005" name="tmp_10_reg_1692">
<pin_list>
<pin id="1693" dir="0" index="0" bw="32" slack="1"/>
<pin id="1694" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="1698" class="1005" name="icmp_ln58_reg_1698">
<pin_list>
<pin id="1699" dir="0" index="0" bw="1" slack="1"/>
<pin id="1700" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln58 "/>
</bind>
</comp>

<comp id="1703" class="1005" name="icmp_ln58_1_reg_1703">
<pin_list>
<pin id="1704" dir="0" index="0" bw="1" slack="1"/>
<pin id="1705" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln58_1 "/>
</bind>
</comp>

<comp id="1708" class="1005" name="icmp_ln58_2_reg_1708">
<pin_list>
<pin id="1709" dir="0" index="0" bw="1" slack="1"/>
<pin id="1710" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln58_2 "/>
</bind>
</comp>

<comp id="1713" class="1005" name="icmp_ln58_3_reg_1713">
<pin_list>
<pin id="1714" dir="0" index="0" bw="1" slack="1"/>
<pin id="1715" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln58_3 "/>
</bind>
</comp>

<comp id="1718" class="1005" name="and_ln58_1_reg_1718">
<pin_list>
<pin id="1719" dir="0" index="0" bw="1" slack="1"/>
<pin id="1720" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln58_1 "/>
</bind>
</comp>

<comp id="1722" class="1005" name="new_val_addr_3_reg_1722">
<pin_list>
<pin id="1723" dir="0" index="0" bw="8" slack="1"/>
<pin id="1724" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="new_val_addr_3 "/>
</bind>
</comp>

<comp id="1727" class="1005" name="icmp_ln64_reg_1727">
<pin_list>
<pin id="1728" dir="0" index="0" bw="1" slack="1"/>
<pin id="1729" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln64 "/>
</bind>
</comp>

<comp id="1731" class="1005" name="i_1_reg_1731">
<pin_list>
<pin id="1732" dir="0" index="0" bw="9" slack="0"/>
<pin id="1733" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1736" class="1005" name="current_val_0_addr_2_reg_1736">
<pin_list>
<pin id="1737" dir="0" index="0" bw="7" slack="1"/>
<pin id="1738" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="current_val_0_addr_2 "/>
</bind>
</comp>

<comp id="1741" class="1005" name="current_val_1_addr_2_reg_1741">
<pin_list>
<pin id="1742" dir="0" index="0" bw="7" slack="1"/>
<pin id="1743" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="current_val_1_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="151"><net_src comp="16" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="50" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="14" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="6" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="0" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="30" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="170" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="188"><net_src comp="30" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="194"><net_src comp="30" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="200"><net_src comp="177" pin="3"/><net_sink comp="195" pin=1"/></net>

<net id="201"><net_src comp="189" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="207"><net_src comp="177" pin="3"/><net_sink comp="202" pin=1"/></net>

<net id="208"><net_src comp="183" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="214"><net_src comp="30" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="220"><net_src comp="177" pin="3"/><net_sink comp="215" pin=1"/></net>

<net id="221"><net_src comp="209" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="227"><net_src comp="30" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="30" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="234"><net_src comp="222" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="235"><net_src comp="228" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="241"><net_src comp="30" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="242"><net_src comp="236" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="248"><net_src comp="30" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="249"><net_src comp="243" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="255"><net_src comp="30" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="261"><net_src comp="30" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="262"><net_src comp="250" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="263"><net_src comp="256" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="269"><net_src comp="30" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="275"><net_src comp="30" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="276"><net_src comp="264" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="277"><net_src comp="270" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="283"><net_src comp="30" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="289"><net_src comp="30" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="278" pin="3"/><net_sink comp="202" pin=2"/></net>

<net id="299"><net_src comp="284" pin="3"/><net_sink comp="195" pin=2"/></net>

<net id="305"><net_src comp="2" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="30" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="312"><net_src comp="4" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="30" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="319"><net_src comp="300" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="325"><net_src comp="307" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="331"><net_src comp="2" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="30" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="338"><net_src comp="4" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="30" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="344"><net_src comp="326" pin="3"/><net_sink comp="314" pin=2"/></net>

<net id="349"><net_src comp="333" pin="3"/><net_sink comp="320" pin=2"/></net>

<net id="355"><net_src comp="30" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="356"><net_src comp="350" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="357"><net_src comp="215" pin="3"/><net_sink comp="195" pin=4"/></net>

<net id="358"><net_src comp="215" pin="3"/><net_sink comp="202" pin=4"/></net>

<net id="364"><net_src comp="30" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="370"><net_src comp="30" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="371"><net_src comp="359" pin="3"/><net_sink comp="202" pin=2"/></net>

<net id="372"><net_src comp="365" pin="3"/><net_sink comp="195" pin=2"/></net>

<net id="378"><net_src comp="8" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="30" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="385"><net_src comp="373" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="389"><net_src comp="20" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="396"><net_src comp="386" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="406"><net_src comp="400" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="410"><net_src comp="60" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="417"><net_src comp="407" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="421"><net_src comp="118" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="428"><net_src comp="418" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="422" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="433"><net_src comp="20" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="440"><net_src comp="430" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="444"><net_src comp="441" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="451"><net_src comp="418" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="445" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="456"><net_src comp="20" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="463"><net_src comp="453" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="457" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="468"><net_src comp="20" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="475"><net_src comp="465" pin="1"/><net_sink comp="469" pin=2"/></net>

<net id="476"><net_src comp="469" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="484"><net_src comp="68" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="485"><net_src comp="397" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="486"><net_src comp="10" pin="0"/><net_sink comp="477" pin=3"/></net>

<net id="487"><net_src comp="12" pin="0"/><net_sink comp="477" pin=4"/></net>

<net id="492"><net_src comp="441" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="505"><net_src comp="418" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="523"><net_src comp="70" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="524"><net_src comp="72" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="74" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="534"><net_src comp="76" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="539"><net_src comp="76" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="549"><net_src comp="477" pin="5"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="552"><net_src comp="546" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="556"><net_src comp="540" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="558"><net_src comp="553" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="562"><net_src comp="493" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="564"><net_src comp="559" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="568"><net_src comp="497" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="570"><net_src comp="565" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="575"><net_src comp="164" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="18" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="390" pin="4"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="22" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="390" pin="4"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="28" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="592"><net_src comp="390" pin="4"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="597"><net_src comp="390" pin="4"/><net_sink comp="594" pin=0"/></net>

<net id="604"><net_src comp="32" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="605"><net_src comp="390" pin="4"/><net_sink comp="598" pin=1"/></net>

<net id="606"><net_src comp="34" pin="0"/><net_sink comp="598" pin=2"/></net>

<net id="607"><net_src comp="36" pin="0"/><net_sink comp="598" pin=3"/></net>

<net id="612"><net_src comp="598" pin="4"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="38" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="617"><net_src comp="614" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="623"><net_src comp="58" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="628"><net_src comp="411" pin="4"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="62" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="411" pin="4"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="66" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="639"><net_src comp="530" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="646"><net_src comp="78" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="647"><net_src comp="636" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="648"><net_src comp="80" pin="0"/><net_sink comp="640" pin=2"/></net>

<net id="649"><net_src comp="82" pin="0"/><net_sink comp="640" pin=3"/></net>

<net id="653"><net_src comp="636" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="661"><net_src comp="84" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="654" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="668"><net_src comp="86" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="669"><net_src comp="657" pin="2"/><net_sink comp="663" pin=1"/></net>

<net id="670"><net_src comp="88" pin="0"/><net_sink comp="663" pin=2"/></net>

<net id="675"><net_src comp="90" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="679"><net_src comp="671" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="685"><net_src comp="663" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="686"><net_src comp="676" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="687"><net_src comp="657" pin="2"/><net_sink comp="680" pin=2"/></net>

<net id="694"><net_src comp="92" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="695"><net_src comp="94" pin="0"/><net_sink comp="688" pin=1"/></net>

<net id="696"><net_src comp="96" pin="0"/><net_sink comp="688" pin=3"/></net>

<net id="700"><net_src comp="688" pin="4"/><net_sink comp="697" pin=0"/></net>

<net id="707"><net_src comp="701" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="711"><net_src comp="701" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="716"><net_src comp="688" pin="4"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="708" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="721"><net_src comp="712" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="726"><net_src comp="697" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="704" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="733"><net_src comp="718" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="734"><net_src comp="722" pin="2"/><net_sink comp="728" pin=2"/></net>

<net id="741"><net_src comp="98" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="742"><net_src comp="728" pin="3"/><net_sink comp="735" pin=1"/></net>

<net id="743"><net_src comp="100" pin="0"/><net_sink comp="735" pin=2"/></net>

<net id="744"><net_src comp="102" pin="0"/><net_sink comp="735" pin=3"/></net>

<net id="748"><net_src comp="530" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="755"><net_src comp="78" pin="0"/><net_sink comp="749" pin=0"/></net>

<net id="756"><net_src comp="745" pin="1"/><net_sink comp="749" pin=1"/></net>

<net id="757"><net_src comp="80" pin="0"/><net_sink comp="749" pin=2"/></net>

<net id="758"><net_src comp="82" pin="0"/><net_sink comp="749" pin=3"/></net>

<net id="762"><net_src comp="745" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="766"><net_src comp="535" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="773"><net_src comp="78" pin="0"/><net_sink comp="767" pin=0"/></net>

<net id="774"><net_src comp="763" pin="1"/><net_sink comp="767" pin=1"/></net>

<net id="775"><net_src comp="80" pin="0"/><net_sink comp="767" pin=2"/></net>

<net id="776"><net_src comp="82" pin="0"/><net_sink comp="767" pin=3"/></net>

<net id="780"><net_src comp="763" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="787"><net_src comp="104" pin="0"/><net_sink comp="781" pin=0"/></net>

<net id="788"><net_src comp="728" pin="3"/><net_sink comp="781" pin=1"/></net>

<net id="789"><net_src comp="106" pin="0"/><net_sink comp="781" pin=2"/></net>

<net id="790"><net_src comp="102" pin="0"/><net_sink comp="781" pin=3"/></net>

<net id="797"><net_src comp="108" pin="0"/><net_sink comp="791" pin=0"/></net>

<net id="798"><net_src comp="728" pin="3"/><net_sink comp="791" pin=1"/></net>

<net id="799"><net_src comp="100" pin="0"/><net_sink comp="791" pin=2"/></net>

<net id="800"><net_src comp="110" pin="0"/><net_sink comp="791" pin=3"/></net>

<net id="804"><net_src comp="791" pin="4"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="806"><net_src comp="801" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="811"><net_src comp="781" pin="4"/><net_sink comp="807" pin=0"/></net>

<net id="812"><net_src comp="112" pin="0"/><net_sink comp="807" pin=1"/></net>

<net id="819"><net_src comp="92" pin="0"/><net_sink comp="813" pin=0"/></net>

<net id="820"><net_src comp="94" pin="0"/><net_sink comp="813" pin=1"/></net>

<net id="821"><net_src comp="96" pin="0"/><net_sink comp="813" pin=3"/></net>

<net id="825"><net_src comp="813" pin="4"/><net_sink comp="822" pin=0"/></net>

<net id="833"><net_src comp="84" pin="0"/><net_sink comp="829" pin=0"/></net>

<net id="834"><net_src comp="826" pin="1"/><net_sink comp="829" pin=1"/></net>

<net id="840"><net_src comp="86" pin="0"/><net_sink comp="835" pin=0"/></net>

<net id="841"><net_src comp="829" pin="2"/><net_sink comp="835" pin=1"/></net>

<net id="842"><net_src comp="88" pin="0"/><net_sink comp="835" pin=2"/></net>

<net id="847"><net_src comp="90" pin="0"/><net_sink comp="843" pin=0"/></net>

<net id="851"><net_src comp="843" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="857"><net_src comp="835" pin="3"/><net_sink comp="852" pin=0"/></net>

<net id="858"><net_src comp="848" pin="1"/><net_sink comp="852" pin=1"/></net>

<net id="859"><net_src comp="829" pin="2"/><net_sink comp="852" pin=2"/></net>

<net id="863"><net_src comp="852" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="867"><net_src comp="860" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="871"><net_src comp="860" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="876"><net_src comp="813" pin="4"/><net_sink comp="872" pin=0"/></net>

<net id="877"><net_src comp="868" pin="1"/><net_sink comp="872" pin=1"/></net>

<net id="882"><net_src comp="822" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="883"><net_src comp="864" pin="1"/><net_sink comp="878" pin=1"/></net>

<net id="889"><net_src comp="116" pin="0"/><net_sink comp="884" pin=0"/></net>

<net id="890"><net_src comp="872" pin="2"/><net_sink comp="884" pin=1"/></net>

<net id="891"><net_src comp="100" pin="0"/><net_sink comp="884" pin=2"/></net>

<net id="895"><net_src comp="884" pin="3"/><net_sink comp="892" pin=0"/></net>

<net id="902"><net_src comp="98" pin="0"/><net_sink comp="896" pin=0"/></net>

<net id="903"><net_src comp="878" pin="2"/><net_sink comp="896" pin=1"/></net>

<net id="904"><net_src comp="100" pin="0"/><net_sink comp="896" pin=2"/></net>

<net id="905"><net_src comp="102" pin="0"/><net_sink comp="896" pin=3"/></net>

<net id="911"><net_src comp="835" pin="3"/><net_sink comp="906" pin=0"/></net>

<net id="912"><net_src comp="892" pin="1"/><net_sink comp="906" pin=1"/></net>

<net id="913"><net_src comp="896" pin="4"/><net_sink comp="906" pin=2"/></net>

<net id="920"><net_src comp="92" pin="0"/><net_sink comp="914" pin=0"/></net>

<net id="921"><net_src comp="94" pin="0"/><net_sink comp="914" pin=1"/></net>

<net id="922"><net_src comp="96" pin="0"/><net_sink comp="914" pin=3"/></net>

<net id="926"><net_src comp="914" pin="4"/><net_sink comp="923" pin=0"/></net>

<net id="934"><net_src comp="84" pin="0"/><net_sink comp="930" pin=0"/></net>

<net id="935"><net_src comp="927" pin="1"/><net_sink comp="930" pin=1"/></net>

<net id="941"><net_src comp="86" pin="0"/><net_sink comp="936" pin=0"/></net>

<net id="942"><net_src comp="930" pin="2"/><net_sink comp="936" pin=1"/></net>

<net id="943"><net_src comp="88" pin="0"/><net_sink comp="936" pin=2"/></net>

<net id="948"><net_src comp="90" pin="0"/><net_sink comp="944" pin=0"/></net>

<net id="952"><net_src comp="944" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="958"><net_src comp="936" pin="3"/><net_sink comp="953" pin=0"/></net>

<net id="959"><net_src comp="949" pin="1"/><net_sink comp="953" pin=1"/></net>

<net id="960"><net_src comp="930" pin="2"/><net_sink comp="953" pin=2"/></net>

<net id="964"><net_src comp="953" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="968"><net_src comp="961" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="972"><net_src comp="961" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="977"><net_src comp="914" pin="4"/><net_sink comp="973" pin=0"/></net>

<net id="978"><net_src comp="969" pin="1"/><net_sink comp="973" pin=1"/></net>

<net id="983"><net_src comp="923" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="984"><net_src comp="965" pin="1"/><net_sink comp="979" pin=1"/></net>

<net id="990"><net_src comp="116" pin="0"/><net_sink comp="985" pin=0"/></net>

<net id="991"><net_src comp="973" pin="2"/><net_sink comp="985" pin=1"/></net>

<net id="992"><net_src comp="100" pin="0"/><net_sink comp="985" pin=2"/></net>

<net id="996"><net_src comp="985" pin="3"/><net_sink comp="993" pin=0"/></net>

<net id="1003"><net_src comp="98" pin="0"/><net_sink comp="997" pin=0"/></net>

<net id="1004"><net_src comp="979" pin="2"/><net_sink comp="997" pin=1"/></net>

<net id="1005"><net_src comp="100" pin="0"/><net_sink comp="997" pin=2"/></net>

<net id="1006"><net_src comp="102" pin="0"/><net_sink comp="997" pin=3"/></net>

<net id="1012"><net_src comp="936" pin="3"/><net_sink comp="1007" pin=0"/></net>

<net id="1013"><net_src comp="993" pin="1"/><net_sink comp="1007" pin=1"/></net>

<net id="1014"><net_src comp="997" pin="4"/><net_sink comp="1007" pin=2"/></net>

<net id="1019"><net_src comp="1007" pin="3"/><net_sink comp="1015" pin=0"/></net>

<net id="1020"><net_src comp="52" pin="0"/><net_sink comp="1015" pin=1"/></net>

<net id="1029"><net_src comp="202" pin="3"/><net_sink comp="1024" pin=1"/></net>

<net id="1030"><net_src comp="195" pin="3"/><net_sink comp="1024" pin=2"/></net>

<net id="1035"><net_src comp="1031" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="1040"><net_src comp="1036" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="1045"><net_src comp="434" pin="4"/><net_sink comp="1041" pin=0"/></net>

<net id="1046"><net_src comp="22" pin="0"/><net_sink comp="1041" pin=1"/></net>

<net id="1051"><net_src comp="434" pin="4"/><net_sink comp="1047" pin=0"/></net>

<net id="1052"><net_src comp="28" pin="0"/><net_sink comp="1047" pin=1"/></net>

<net id="1056"><net_src comp="434" pin="4"/><net_sink comp="1053" pin=0"/></net>

<net id="1060"><net_src comp="1053" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="1062"><net_src comp="1057" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="1069"><net_src comp="32" pin="0"/><net_sink comp="1063" pin=0"/></net>

<net id="1070"><net_src comp="434" pin="4"/><net_sink comp="1063" pin=1"/></net>

<net id="1071"><net_src comp="34" pin="0"/><net_sink comp="1063" pin=2"/></net>

<net id="1072"><net_src comp="36" pin="0"/><net_sink comp="1063" pin=3"/></net>

<net id="1077"><net_src comp="1063" pin="4"/><net_sink comp="1073" pin=0"/></net>

<net id="1078"><net_src comp="38" pin="0"/><net_sink comp="1073" pin=1"/></net>

<net id="1084"><net_src comp="202" pin="3"/><net_sink comp="1079" pin=1"/></net>

<net id="1085"><net_src comp="195" pin="3"/><net_sink comp="1079" pin=2"/></net>

<net id="1091"><net_src comp="122" pin="0"/><net_sink comp="1086" pin=0"/></net>

<net id="1092"><net_src comp="124" pin="0"/><net_sink comp="1086" pin=2"/></net>

<net id="1096"><net_src comp="1086" pin="3"/><net_sink comp="1093" pin=0"/></net>

<net id="1101"><net_src comp="457" pin="4"/><net_sink comp="1097" pin=0"/></net>

<net id="1102"><net_src comp="22" pin="0"/><net_sink comp="1097" pin=1"/></net>

<net id="1106"><net_src comp="457" pin="4"/><net_sink comp="1103" pin=0"/></net>

<net id="1110"><net_src comp="1103" pin="1"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="1112"><net_src comp="1107" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="1117"><net_src comp="1103" pin="1"/><net_sink comp="1113" pin=0"/></net>

<net id="1118"><net_src comp="128" pin="0"/><net_sink comp="1113" pin=1"/></net>

<net id="1122"><net_src comp="1113" pin="2"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="1124"><net_src comp="1119" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="1128"><net_src comp="453" pin="1"/><net_sink comp="1125" pin=0"/></net>

<net id="1133"><net_src comp="1125" pin="1"/><net_sink comp="1129" pin=0"/></net>

<net id="1140"><net_src comp="32" pin="0"/><net_sink comp="1134" pin=0"/></net>

<net id="1141"><net_src comp="453" pin="1"/><net_sink comp="1134" pin=1"/></net>

<net id="1142"><net_src comp="34" pin="0"/><net_sink comp="1134" pin=2"/></net>

<net id="1143"><net_src comp="36" pin="0"/><net_sink comp="1134" pin=3"/></net>

<net id="1148"><net_src comp="1134" pin="4"/><net_sink comp="1144" pin=0"/></net>

<net id="1149"><net_src comp="38" pin="0"/><net_sink comp="1144" pin=1"/></net>

<net id="1155"><net_src comp="1144" pin="2"/><net_sink comp="1150" pin=0"/></net>

<net id="1156"><net_src comp="202" pin="3"/><net_sink comp="1150" pin=1"/></net>

<net id="1157"><net_src comp="195" pin="3"/><net_sink comp="1150" pin=2"/></net>

<net id="1161"><net_src comp="453" pin="1"/><net_sink comp="1158" pin=0"/></net>

<net id="1167"><net_src comp="1144" pin="2"/><net_sink comp="1162" pin=0"/></net>

<net id="1168"><net_src comp="202" pin="7"/><net_sink comp="1162" pin=1"/></net>

<net id="1169"><net_src comp="195" pin="7"/><net_sink comp="1162" pin=2"/></net>

<net id="1174"><net_src comp="130" pin="0"/><net_sink comp="1170" pin=0"/></net>

<net id="1175"><net_src comp="453" pin="1"/><net_sink comp="1170" pin=1"/></net>

<net id="1179"><net_src comp="1176" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="1185"><net_src comp="132" pin="0"/><net_sink comp="1181" pin=1"/></net>

<net id="1191"><net_src comp="122" pin="0"/><net_sink comp="1186" pin=0"/></net>

<net id="1192"><net_src comp="1181" pin="2"/><net_sink comp="1186" pin=2"/></net>

<net id="1196"><net_src comp="1186" pin="3"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="1198"><net_src comp="1193" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="1204"><net_src comp="314" pin="3"/><net_sink comp="1199" pin=1"/></net>

<net id="1205"><net_src comp="320" pin="3"/><net_sink comp="1199" pin=2"/></net>

<net id="1211"><net_src comp="314" pin="7"/><net_sink comp="1206" pin=1"/></net>

<net id="1212"><net_src comp="320" pin="7"/><net_sink comp="1206" pin=2"/></net>

<net id="1216"><net_src comp="1213" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="1226"><net_src comp="136" pin="0"/><net_sink comp="1220" pin=0"/></net>

<net id="1227"><net_src comp="1217" pin="1"/><net_sink comp="1220" pin=1"/></net>

<net id="1228"><net_src comp="138" pin="0"/><net_sink comp="1220" pin=2"/></net>

<net id="1229"><net_src comp="140" pin="0"/><net_sink comp="1220" pin=3"/></net>

<net id="1233"><net_src comp="1217" pin="1"/><net_sink comp="1230" pin=0"/></net>

<net id="1243"><net_src comp="136" pin="0"/><net_sink comp="1237" pin=0"/></net>

<net id="1244"><net_src comp="1234" pin="1"/><net_sink comp="1237" pin=1"/></net>

<net id="1245"><net_src comp="138" pin="0"/><net_sink comp="1237" pin=2"/></net>

<net id="1246"><net_src comp="140" pin="0"/><net_sink comp="1237" pin=3"/></net>

<net id="1250"><net_src comp="1234" pin="1"/><net_sink comp="1247" pin=0"/></net>

<net id="1255"><net_src comp="1220" pin="4"/><net_sink comp="1251" pin=0"/></net>

<net id="1256"><net_src comp="142" pin="0"/><net_sink comp="1251" pin=1"/></net>

<net id="1261"><net_src comp="1230" pin="1"/><net_sink comp="1257" pin=0"/></net>

<net id="1262"><net_src comp="144" pin="0"/><net_sink comp="1257" pin=1"/></net>

<net id="1267"><net_src comp="1237" pin="4"/><net_sink comp="1263" pin=0"/></net>

<net id="1268"><net_src comp="142" pin="0"/><net_sink comp="1263" pin=1"/></net>

<net id="1273"><net_src comp="1247" pin="1"/><net_sink comp="1269" pin=0"/></net>

<net id="1274"><net_src comp="144" pin="0"/><net_sink comp="1269" pin=1"/></net>

<net id="1287"><net_src comp="1275" pin="2"/><net_sink comp="1283" pin=0"/></net>

<net id="1288"><net_src comp="1279" pin="2"/><net_sink comp="1283" pin=1"/></net>

<net id="1293"><net_src comp="1283" pin="2"/><net_sink comp="1289" pin=0"/></net>

<net id="1294"><net_src comp="515" pin="2"/><net_sink comp="1289" pin=1"/></net>

<net id="1299"><net_src comp="418" pin="1"/><net_sink comp="1295" pin=0"/></net>

<net id="1304"><net_src comp="469" pin="4"/><net_sink comp="1300" pin=0"/></net>

<net id="1305"><net_src comp="22" pin="0"/><net_sink comp="1300" pin=1"/></net>

<net id="1310"><net_src comp="469" pin="4"/><net_sink comp="1306" pin=0"/></net>

<net id="1311"><net_src comp="28" pin="0"/><net_sink comp="1306" pin=1"/></net>

<net id="1315"><net_src comp="469" pin="4"/><net_sink comp="1312" pin=0"/></net>

<net id="1319"><net_src comp="1312" pin="1"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="1321"><net_src comp="1316" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="1325"><net_src comp="465" pin="1"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="1333"><net_src comp="32" pin="0"/><net_sink comp="1327" pin=0"/></net>

<net id="1334"><net_src comp="465" pin="1"/><net_sink comp="1327" pin=1"/></net>

<net id="1335"><net_src comp="34" pin="0"/><net_sink comp="1327" pin=2"/></net>

<net id="1336"><net_src comp="36" pin="0"/><net_sink comp="1327" pin=3"/></net>

<net id="1341"><net_src comp="1327" pin="4"/><net_sink comp="1337" pin=0"/></net>

<net id="1342"><net_src comp="38" pin="0"/><net_sink comp="1337" pin=1"/></net>

<net id="1348"><net_src comp="1337" pin="2"/><net_sink comp="1343" pin=0"/></net>

<net id="1349"><net_src comp="202" pin="7"/><net_sink comp="1343" pin=1"/></net>

<net id="1350"><net_src comp="195" pin="7"/><net_sink comp="1343" pin=2"/></net>

<net id="1351"><net_src comp="1343" pin="3"/><net_sink comp="380" pin=1"/></net>

<net id="1355"><net_src comp="164" pin="2"/><net_sink comp="1352" pin=0"/></net>

<net id="1356"><net_src comp="1352" pin="1"/><net_sink comp="477" pin=2"/></net>

<net id="1360"><net_src comp="571" pin="2"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="1365"><net_src comp="577" pin="2"/><net_sink comp="1362" pin=0"/></net>

<net id="1369"><net_src comp="583" pin="2"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="1374"><net_src comp="589" pin="1"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="1379"><net_src comp="170" pin="3"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="1384"><net_src comp="594" pin="1"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="1389"><net_src comp="608" pin="2"/><net_sink comp="1386" pin=0"/></net>

<net id="1393"><net_src comp="160" pin="1"/><net_sink comp="1390" pin=0"/></net>

<net id="1394"><net_src comp="1390" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="1395"><net_src comp="1390" pin="1"/><net_sink comp="1213" pin=0"/></net>

<net id="1396"><net_src comp="1390" pin="1"/><net_sink comp="1295" pin=1"/></net>

<net id="1400"><net_src comp="624" pin="2"/><net_sink comp="1397" pin=0"/></net>

<net id="1404"><net_src comp="630" pin="2"/><net_sink comp="1401" pin=0"/></net>

<net id="1405"><net_src comp="1401" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="1409"><net_src comp="477" pin="5"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="1411"><net_src comp="1406" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="1415"><net_src comp="477" pin="5"/><net_sink comp="1412" pin=0"/></net>

<net id="1416"><net_src comp="1412" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="1417"><net_src comp="1412" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="1421"><net_src comp="540" pin="1"/><net_sink comp="1418" pin=0"/></net>

<net id="1422"><net_src comp="1418" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="1426"><net_src comp="543" pin="1"/><net_sink comp="1423" pin=0"/></net>

<net id="1427"><net_src comp="1423" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="1431"><net_src comp="519" pin="2"/><net_sink comp="1428" pin=0"/></net>

<net id="1432"><net_src comp="1428" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="1436"><net_src comp="519" pin="2"/><net_sink comp="1433" pin=0"/></net>

<net id="1437"><net_src comp="1433" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="1441"><net_src comp="525" pin="2"/><net_sink comp="1438" pin=0"/></net>

<net id="1442"><net_src comp="1438" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="1446"><net_src comp="640" pin="4"/><net_sink comp="1443" pin=0"/></net>

<net id="1447"><net_src comp="1443" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="1448"><net_src comp="1443" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="1452"><net_src comp="650" pin="1"/><net_sink comp="1449" pin=0"/></net>

<net id="1453"><net_src comp="1449" pin="1"/><net_sink comp="688" pin=2"/></net>

<net id="1457"><net_src comp="663" pin="3"/><net_sink comp="1454" pin=0"/></net>

<net id="1458"><net_src comp="1454" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="1462"><net_src comp="680" pin="3"/><net_sink comp="1459" pin=0"/></net>

<net id="1463"><net_src comp="1459" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="1467"><net_src comp="735" pin="4"/><net_sink comp="1464" pin=0"/></net>

<net id="1468"><net_src comp="1464" pin="1"/><net_sink comp="1021" pin=0"/></net>

<net id="1472"><net_src comp="749" pin="4"/><net_sink comp="1469" pin=0"/></net>

<net id="1473"><net_src comp="1469" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="1474"><net_src comp="1469" pin="1"/><net_sink comp="843" pin=1"/></net>

<net id="1478"><net_src comp="759" pin="1"/><net_sink comp="1475" pin=0"/></net>

<net id="1479"><net_src comp="1475" pin="1"/><net_sink comp="813" pin=2"/></net>

<net id="1483"><net_src comp="767" pin="4"/><net_sink comp="1480" pin=0"/></net>

<net id="1484"><net_src comp="1480" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="1485"><net_src comp="1480" pin="1"/><net_sink comp="944" pin=1"/></net>

<net id="1489"><net_src comp="777" pin="1"/><net_sink comp="1486" pin=0"/></net>

<net id="1490"><net_src comp="1486" pin="1"/><net_sink comp="914" pin=2"/></net>

<net id="1494"><net_src comp="222" pin="3"/><net_sink comp="1491" pin=0"/></net>

<net id="1495"><net_src comp="1491" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="1496"><net_src comp="1491" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="1500"><net_src comp="228" pin="3"/><net_sink comp="1497" pin=0"/></net>

<net id="1501"><net_src comp="1497" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="1502"><net_src comp="1497" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="1506"><net_src comp="807" pin="2"/><net_sink comp="1503" pin=0"/></net>

<net id="1507"><net_src comp="1503" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1511"><net_src comp="906" pin="3"/><net_sink comp="1508" pin=0"/></net>

<net id="1512"><net_src comp="1508" pin="1"/><net_sink comp="1031" pin=1"/></net>

<net id="1513"><net_src comp="1508" pin="1"/><net_sink comp="1036" pin=1"/></net>

<net id="1517"><net_src comp="1015" pin="2"/><net_sink comp="1514" pin=0"/></net>

<net id="1521"><net_src comp="1021" pin="1"/><net_sink comp="1518" pin=0"/></net>

<net id="1522"><net_src comp="1518" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="1523"><net_src comp="1518" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="1524"><net_src comp="1518" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="1528"><net_src comp="1024" pin="3"/><net_sink comp="1525" pin=0"/></net>

<net id="1529"><net_src comp="1525" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1530"><net_src comp="1525" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1537"><net_src comp="1047" pin="2"/><net_sink comp="1534" pin=0"/></net>

<net id="1538"><net_src comp="1534" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="1542"><net_src comp="1053" pin="1"/><net_sink comp="1539" pin=0"/></net>

<net id="1543"><net_src comp="1539" pin="1"/><net_sink comp="1086" pin=1"/></net>

<net id="1544"><net_src comp="1539" pin="1"/><net_sink comp="1186" pin=1"/></net>

<net id="1548"><net_src comp="250" pin="3"/><net_sink comp="1545" pin=0"/></net>

<net id="1549"><net_src comp="1545" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="1553"><net_src comp="256" pin="3"/><net_sink comp="1550" pin=0"/></net>

<net id="1554"><net_src comp="1550" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="1558"><net_src comp="1073" pin="2"/><net_sink comp="1555" pin=0"/></net>

<net id="1559"><net_src comp="1555" pin="1"/><net_sink comp="1079" pin=0"/></net>

<net id="1560"><net_src comp="1555" pin="1"/><net_sink comp="1199" pin=0"/></net>

<net id="1561"><net_src comp="1555" pin="1"/><net_sink comp="1206" pin=0"/></net>

<net id="1565"><net_src comp="1079" pin="3"/><net_sink comp="1562" pin=0"/></net>

<net id="1566"><net_src comp="1562" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="1570"><net_src comp="1093" pin="1"/><net_sink comp="1567" pin=0"/></net>

<net id="1571"><net_src comp="1567" pin="1"/><net_sink comp="1129" pin=1"/></net>

<net id="1575"><net_src comp="506" pin="1"/><net_sink comp="1572" pin=0"/></net>

<net id="1576"><net_src comp="1572" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="1577"><net_src comp="1572" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="1584"><net_src comp="264" pin="3"/><net_sink comp="1581" pin=0"/></net>

<net id="1585"><net_src comp="1581" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="1589"><net_src comp="270" pin="3"/><net_sink comp="1586" pin=0"/></net>

<net id="1590"><net_src comp="1586" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="1594"><net_src comp="278" pin="3"/><net_sink comp="1591" pin=0"/></net>

<net id="1595"><net_src comp="1591" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="1599"><net_src comp="284" pin="3"/><net_sink comp="1596" pin=0"/></net>

<net id="1600"><net_src comp="1596" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="1604"><net_src comp="1129" pin="2"/><net_sink comp="1601" pin=0"/></net>

<net id="1605"><net_src comp="1601" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="1609"><net_src comp="1150" pin="3"/><net_sink comp="1606" pin=0"/></net>

<net id="1610"><net_src comp="1606" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="1614"><net_src comp="1158" pin="1"/><net_sink comp="1611" pin=0"/></net>

<net id="1615"><net_src comp="1611" pin="1"/><net_sink comp="1181" pin=0"/></net>

<net id="1619"><net_src comp="1162" pin="3"/><net_sink comp="1616" pin=0"/></net>

<net id="1620"><net_src comp="1616" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="1624"><net_src comp="1170" pin="2"/><net_sink comp="1621" pin=0"/></net>

<net id="1625"><net_src comp="1621" pin="1"/><net_sink comp="457" pin=2"/></net>

<net id="1629"><net_src comp="506" pin="1"/><net_sink comp="1626" pin=0"/></net>

<net id="1630"><net_src comp="1626" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="1634"><net_src comp="509" pin="1"/><net_sink comp="1631" pin=0"/></net>

<net id="1635"><net_src comp="1631" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="1639"><net_src comp="300" pin="3"/><net_sink comp="1636" pin=0"/></net>

<net id="1640"><net_src comp="1636" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="1644"><net_src comp="307" pin="3"/><net_sink comp="1641" pin=0"/></net>

<net id="1645"><net_src comp="1641" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="1649"><net_src comp="326" pin="3"/><net_sink comp="1646" pin=0"/></net>

<net id="1650"><net_src comp="1646" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="1654"><net_src comp="333" pin="3"/><net_sink comp="1651" pin=0"/></net>

<net id="1655"><net_src comp="1651" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="1659"><net_src comp="1199" pin="3"/><net_sink comp="1656" pin=0"/></net>

<net id="1660"><net_src comp="1656" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="1664"><net_src comp="1206" pin="3"/><net_sink comp="1661" pin=0"/></net>

<net id="1665"><net_src comp="1661" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="1669"><net_src comp="488" pin="2"/><net_sink comp="1666" pin=0"/></net>

<net id="1670"><net_src comp="1666" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="1674"><net_src comp="488" pin="2"/><net_sink comp="1671" pin=0"/></net>

<net id="1675"><net_src comp="1671" pin="1"/><net_sink comp="445" pin=2"/></net>

<net id="1679"><net_src comp="1213" pin="1"/><net_sink comp="1676" pin=0"/></net>

<net id="1680"><net_src comp="1676" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="1684"><net_src comp="530" pin="2"/><net_sink comp="1681" pin=0"/></net>

<net id="1685"><net_src comp="1681" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="1689"><net_src comp="512" pin="1"/><net_sink comp="1686" pin=0"/></net>

<net id="1690"><net_src comp="1686" pin="1"/><net_sink comp="1217" pin=0"/></net>

<net id="1691"><net_src comp="1686" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="1695"><net_src comp="501" pin="2"/><net_sink comp="1692" pin=0"/></net>

<net id="1696"><net_src comp="1692" pin="1"/><net_sink comp="1234" pin=0"/></net>

<net id="1697"><net_src comp="1692" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="1701"><net_src comp="1251" pin="2"/><net_sink comp="1698" pin=0"/></net>

<net id="1702"><net_src comp="1698" pin="1"/><net_sink comp="1275" pin=1"/></net>

<net id="1706"><net_src comp="1257" pin="2"/><net_sink comp="1703" pin=0"/></net>

<net id="1707"><net_src comp="1703" pin="1"/><net_sink comp="1275" pin=0"/></net>

<net id="1711"><net_src comp="1263" pin="2"/><net_sink comp="1708" pin=0"/></net>

<net id="1712"><net_src comp="1708" pin="1"/><net_sink comp="1279" pin=1"/></net>

<net id="1716"><net_src comp="1269" pin="2"/><net_sink comp="1713" pin=0"/></net>

<net id="1717"><net_src comp="1713" pin="1"/><net_sink comp="1279" pin=0"/></net>

<net id="1721"><net_src comp="1289" pin="2"/><net_sink comp="1718" pin=0"/></net>

<net id="1725"><net_src comp="350" pin="3"/><net_sink comp="1722" pin=0"/></net>

<net id="1726"><net_src comp="1722" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="1730"><net_src comp="1300" pin="2"/><net_sink comp="1727" pin=0"/></net>

<net id="1734"><net_src comp="1306" pin="2"/><net_sink comp="1731" pin=0"/></net>

<net id="1735"><net_src comp="1731" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="1739"><net_src comp="359" pin="3"/><net_sink comp="1736" pin=0"/></net>

<net id="1740"><net_src comp="1736" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="1744"><net_src comp="365" pin="3"/><net_sink comp="1741" pin=0"/></net>

<net id="1745"><net_src comp="1741" pin="1"/><net_sink comp="195" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: final_val | {132 }
	Port: lfsr33_V | {6 7 8 88 }
 - Input state : 
	Port: QIO_accel_hw<int> : init_val | {2 3 }
	Port: QIO_accel_hw<int> : coef_list_0 | {72 73 }
	Port: QIO_accel_hw<int> : coef_list_1 | {72 73 }
	Port: QIO_accel_hw<int> : seed | {1 }
	Port: QIO_accel_hw<int> : guard_variable_for_v | {6 7 8 88 }
	Port: QIO_accel_hw<int> : lfsr33_V | {6 7 8 88 }
  - Chain level:
	State 1
	State 2
		icmp_ln17 : 1
		i : 1
		br_ln17 : 2
		zext_ln18 : 1
		init_val_addr : 2
		init_val_load : 3
		trunc_ln18 : 1
		tmp_19 : 1
		icmp_ln18 : 2
		br_ln18 : 3
	State 3
		current_val_0_addr : 1
		current_val_1_addr : 1
		store_ln18 : 2
		store_ln18 : 2
		store_ln19 : 1
		empty_38 : 1
	State 4
		store_ln22 : 1
	State 5
		icmp_ln22 : 1
		i_3 : 1
		br_ln22 : 2
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
		p_Val2_s : 1
		tmp_V : 2
		tmp_V_1 : 2
	State 50
		add_ln502 : 1
		isNeg : 2
		sext_ln1311 : 1
		ush : 3
	State 51
		zext_ln682 : 1
		zext_ln1287 : 1
		zext_ln1285 : 1
		r_V : 2
		zext_ln1287_3 : 3
		r_V_1 : 2
		r_V_7 : 4
		val_V : 5
		p_Val2_5 : 1
		tmp_V_2 : 2
		tmp_V_3 : 2
		p_Val2_9 : 1
		tmp_V_4 : 2
		tmp_V_5 : 2
		trunc_ln37_1 : 5
		trunc_ln1 : 5
		zext_ln37_1 : 6
		current_val_0_addr_1 : 7
		current_val_1_addr_1 : 7
		icmp_ln37 : 6
		current_val_0_load : 8
		current_val_1_load : 8
	State 52
		zext_ln682_1 : 1
		add_ln502_1 : 1
		isNeg_1 : 2
		sext_ln1311_2 : 1
		ush_1 : 3
		sext_ln1311_3 : 4
		zext_ln1287_1 : 5
		zext_ln1285_1 : 5
		r_V_3 : 6
		r_V_4 : 6
		tmp_24 : 7
		zext_ln662 : 8
		tmp_20 : 7
		val_V_1 : 9
		zext_ln682_2 : 1
		add_ln502_2 : 1
		isNeg_2 : 2
		sext_ln1311_4 : 1
		ush_2 : 3
		sext_ln1311_5 : 4
		zext_ln1287_2 : 5
		zext_ln1285_2 : 5
		r_V_5 : 6
		r_V_6 : 6
		tmp_28 : 7
		zext_ln662_1 : 8
		tmp_21 : 7
		val_V_2 : 9
		icmp_ln36 : 10
		select_ln37 : 1
		br_ln36 : 11
	State 53
		store_ln40 : 1
		store_ln37 : 1
	State 54
		icmp_ln47 : 1
		i_2 : 1
		br_ln47 : 2
		trunc_ln48 : 1
		zext_ln48 : 2
		current_val_0_addr_3 : 3
		current_val_1_addr_3 : 3
		tmp_30 : 1
		icmp_ln48 : 2
		current_val_0_load_2 : 4
		current_val_1_load_2 : 4
	State 55
		current_val_cash : 1
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
		zext_ln48_1 : 1
	State 62
		icmp_ln50 : 1
		br_ln50 : 2
		trunc_ln51 : 1
		zext_ln51_1 : 2
		current_val_0_addr_4 : 3
		current_val_1_addr_4 : 3
		current_val_0_load_3 : 4
		current_val_1_load_3 : 4
		or_ln51 : 2
		zext_ln51_3 : 2
		current_val_0_addr_5 : 3
		current_val_1_addr_5 : 3
		current_val_0_load_4 : 4
		current_val_1_load_4 : 4
	State 63
		add_ln51 : 1
		icmp_ln51 : 1
		select_ln51 : 2
		select_ln51_1 : 2
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
		coef_list_0_addr : 1
		coef_list_1_addr : 1
		coef_list_0_load : 2
		coef_list_1_load : 2
		zext_ln51_4 : 1
		coef_list_0_addr_1 : 2
		coef_list_1_addr_1 : 2
		coef_list_0_load_1 : 3
		coef_list_1_load_1 : 3
	State 73
		select_ln48 : 1
		select_ln48_1 : 1
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
		tmp_10 : 1
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
		tmp_11 : 1
		trunc_ln58 : 1
		tmp_13 : 1
		trunc_ln58_1 : 1
		icmp_ln58 : 2
		icmp_ln58_1 : 2
		icmp_ln58_2 : 2
		icmp_ln58_3 : 2
	State 129
		new_val_load : 1
	State 130
		store_ln60 : 1
		store_ln60 : 1
	State 131
		icmp_ln64 : 1
		i_1 : 1
		br_ln64 : 2
		trunc_ln66 : 1
		zext_ln66_1 : 2
		current_val_0_addr_2 : 3
		current_val_1_addr_2 : 3
		current_val_0_load_1 : 4
		current_val_1_load_1 : 4
	State 132
		icmp_ln66 : 1
		select_ln66 : 2
		final_val_addr : 1
		store_ln66 : 3
		empty_46 : 1
	State 133


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|   ddiv   |            grp_fu_530           |    0    |   3211  |   3658  |
|          |            grp_fu_535           |    0    |   3211  |   3658  |
|----------|---------------------------------|---------|---------|---------|
|  uitodp  |            grp_fu_540           |    0    |   412   |   645   |
|          |            grp_fu_543           |    0    |   412   |   645   |
|----------|---------------------------------|---------|---------|---------|
|   dmul   |            grp_fu_519           |    11   |   317   |   578   |
|          |            grp_fu_525           |    11   |   317   |   578   |
|----------|---------------------------------|---------|---------|---------|
|  sitofp  |            grp_fu_506           |    0    |   340   |   554   |
|          |            grp_fu_509           |    0    |   340   |   554   |
|----------|---------------------------------|---------|---------|---------|
|   fdiv   |            grp_fu_501           |    0    |   761   |   994   |
|----------|---------------------------------|---------|---------|---------|
|   fmul   |            grp_fu_493           |    3    |   143   |   321   |
|          |            grp_fu_497           |    3    |   143   |   321   |
|----------|---------------------------------|---------|---------|---------|
|   fadd   |            grp_fu_488           |    2    |   205   |   390   |
|----------|---------------------------------|---------|---------|---------|
|          |         rnd_input_fu_571        |    0    |    0    |    0    |
|    shl   |           r_V_1_fu_722          |    0    |    0    |   162   |
|          |           r_V_4_fu_878          |    0    |    0    |   162   |
|          |           r_V_6_fu_979          |    0    |    0    |   162   |
|----------|---------------------------------|---------|---------|---------|
|          |            r_V_fu_712           |    0    |    0    |   162   |
|   lshr   |           r_V_3_fu_872          |    0    |    0    |   162   |
|          |           r_V_5_fu_973          |    0    |    0    |   162   |
|----------|---------------------------------|---------|---------|---------|
|          |            ush_fu_680           |    0    |    0    |    12   |
|          |           r_V_7_fu_728          |    0    |    0    |   137   |
|          |           ush_1_fu_852          |    0    |    0    |    12   |
|          |          val_V_1_fu_906         |    0    |    0    |    32   |
|          |           ush_2_fu_953          |    0    |    0    |    12   |
|          |         val_V_2_fu_1007         |    0    |    0    |    32   |
|  select  |       select_ln37_fu_1024       |    0    |    0    |    32   |
|          |     current_val_cash_fu_1079    |    0    |    0    |    32   |
|          |       select_ln51_fu_1150       |    0    |    0    |    32   |
|          |      select_ln51_1_fu_1162      |    0    |    0    |    32   |
|          |       select_ln48_fu_1199       |    0    |    0    |    32   |
|          |      select_ln48_1_fu_1206      |    0    |    0    |    32   |
|          |       select_ln66_fu_1343       |    0    |    0    |    32   |
|----------|---------------------------------|---------|---------|---------|
|  fptrunc |            grp_fu_512           |    0    |   128   |   277   |
|----------|---------------------------------|---------|---------|---------|
|   fcmp   |            grp_fu_515           |    0    |    66   |   239   |
|----------|---------------------------------|---------|---------|---------|
|   call   | grp_Galois_LFSR_32_33_hw_fu_477 |    0    |    0    |   194   |
|----------|---------------------------------|---------|---------|---------|
|          |         icmp_ln17_fu_577        |    0    |    0    |    13   |
|          |         icmp_ln18_fu_608        |    0    |    0    |    8    |
|          |         icmp_ln22_fu_624        |    0    |    0    |    13   |
|          |         icmp_ln37_fu_807        |    0    |    0    |    18   |
|          |        icmp_ln36_fu_1015        |    0    |    0    |    18   |
|          |        icmp_ln47_fu_1041        |    0    |    0    |    13   |
|          |        icmp_ln48_fu_1073        |    0    |    0    |    8    |
|   icmp   |        icmp_ln50_fu_1097        |    0    |    0    |    13   |
|          |        icmp_ln51_fu_1144        |    0    |    0    |    8    |
|          |        icmp_ln58_fu_1251        |    0    |    0    |    11   |
|          |       icmp_ln58_1_fu_1257       |    0    |    0    |    18   |
|          |       icmp_ln58_2_fu_1263       |    0    |    0    |    11   |
|          |       icmp_ln58_3_fu_1269       |    0    |    0    |    18   |
|          |        icmp_ln64_fu_1300        |    0    |    0    |    13   |
|          |        icmp_ln66_fu_1337        |    0    |    0    |    8    |
|----------|---------------------------------|---------|---------|---------|
|          |             i_fu_583            |    0    |    0    |    15   |
|          |            i_3_fu_630           |    0    |    0    |    19   |
|          |         add_ln502_fu_657        |    0    |    0    |    13   |
|          |        add_ln502_1_fu_829       |    0    |    0    |    13   |
|    add   |        add_ln502_2_fu_930       |    0    |    0    |    13   |
|          |         add_ln37_fu_1036        |    0    |    0    |    39   |
|          |           i_2_fu_1047           |    0    |    0    |    15   |
|          |         add_ln51_fu_1129        |    0    |    0    |    21   |
|          |         add_ln50_fu_1170        |    0    |    0    |    15   |
|          |           i_1_fu_1306           |    0    |    0    |    15   |
|----------|---------------------------------|---------|---------|---------|
|          |        sub_ln1311_fu_671        |    0    |    0    |    13   |
|    sub   |       sub_ln1311_1_fu_843       |    0    |    0    |    13   |
|          |       sub_ln1311_2_fu_944       |    0    |    0    |    13   |
|          |         sub_ln40_fu_1031        |    0    |    0    |    39   |
|----------|---------------------------------|---------|---------|---------|
|          |         or_ln51_fu_1113         |    0    |    0    |    0    |
|    or    |         or_ln50_fu_1181         |    0    |    0    |    0    |
|          |         or_ln58_fu_1275         |    0    |    0    |    2    |
|          |        or_ln58_1_fu_1279        |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|
|    and   |         and_ln58_fu_1283        |    0    |    0    |    2    |
|          |        and_ln58_1_fu_1289       |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|
|   read   |      seed_read_read_fu_164      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |         zext_ln18_fu_589        |    0    |    0    |    0    |
|          |        zext_ln18_1_fu_614       |    0    |    0    |    0    |
|          |        zext_ln502_fu_654        |    0    |    0    |    0    |
|          |        zext_ln682_fu_697        |    0    |    0    |    0    |
|          |        zext_ln1287_fu_704       |    0    |    0    |    0    |
|          |        zext_ln1285_fu_708       |    0    |    0    |    0    |
|          |       zext_ln1287_3_fu_718      |    0    |    0    |    0    |
|          |        zext_ln37_1_fu_801       |    0    |    0    |    0    |
|          |       zext_ln682_1_fu_822       |    0    |    0    |    0    |
|          |       zext_ln502_1_fu_826       |    0    |    0    |    0    |
|          |       zext_ln1287_1_fu_864      |    0    |    0    |    0    |
|          |       zext_ln1285_1_fu_868      |    0    |    0    |    0    |
|          |        zext_ln662_fu_892        |    0    |    0    |    0    |
|   zext   |       zext_ln682_2_fu_923       |    0    |    0    |    0    |
|          |       zext_ln502_2_fu_927       |    0    |    0    |    0    |
|          |       zext_ln1287_2_fu_965      |    0    |    0    |    0    |
|          |       zext_ln1285_2_fu_969      |    0    |    0    |    0    |
|          |       zext_ln662_1_fu_993       |    0    |    0    |    0    |
|          |        zext_ln37_fu_1021        |    0    |    0    |    0    |
|          |        zext_ln48_fu_1057        |    0    |    0    |    0    |
|          |       zext_ln48_1_fu_1093       |    0    |    0    |    0    |
|          |       zext_ln51_1_fu_1107       |    0    |    0    |    0    |
|          |       zext_ln51_3_fu_1119       |    0    |    0    |    0    |
|          |        zext_ln51_fu_1125        |    0    |    0    |    0    |
|          |       zext_ln51_2_fu_1176       |    0    |    0    |    0    |
|          |       zext_ln51_4_fu_1193       |    0    |    0    |    0    |
|          |       zext_ln66_1_fu_1316       |    0    |    0    |    0    |
|          |        zext_ln66_fu_1322        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |        trunc_ln18_fu_594        |    0    |    0    |    0    |
|          |          tmp_V_1_fu_650         |    0    |    0    |    0    |
|          |          tmp_V_3_fu_759         |    0    |    0    |    0    |
|          |          tmp_V_5_fu_777         |    0    |    0    |    0    |
|   trunc  |        trunc_ln48_fu_1053       |    0    |    0    |    0    |
|          |        trunc_ln51_fu_1103       |    0    |    0    |    0    |
|          |         empty_42_fu_1158        |    0    |    0    |    0    |
|          |        trunc_ln58_fu_1230       |    0    |    0    |    0    |
|          |       trunc_ln58_1_fu_1247      |    0    |    0    |    0    |
|          |        trunc_ln66_fu_1312       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |          tmp_19_fu_598          |    0    |    0    |    0    |
|          |           tmp_V_fu_640          |    0    |    0    |    0    |
|          |           val_V_fu_735          |    0    |    0    |    0    |
|          |          tmp_V_2_fu_749         |    0    |    0    |    0    |
|          |          tmp_V_4_fu_767         |    0    |    0    |    0    |
|          |       trunc_ln37_1_fu_781       |    0    |    0    |    0    |
|partselect|         trunc_ln1_fu_791        |    0    |    0    |    0    |
|          |          tmp_20_fu_896          |    0    |    0    |    0    |
|          |          tmp_21_fu_997          |    0    |    0    |    0    |
|          |          tmp_30_fu_1063         |    0    |    0    |    0    |
|          |          tmp_31_fu_1134         |    0    |    0    |    0    |
|          |          tmp_11_fu_1220         |    0    |    0    |    0    |
|          |          tmp_13_fu_1237         |    0    |    0    |    0    |
|          |          tmp_29_fu_1327         |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |           isNeg_fu_663          |    0    |    0    |    0    |
|          |          isNeg_1_fu_835         |    0    |    0    |    0    |
| bitselect|          tmp_24_fu_884          |    0    |    0    |    0    |
|          |          isNeg_2_fu_936         |    0    |    0    |    0    |
|          |          tmp_28_fu_985          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |        sext_ln1311_fu_676       |    0    |    0    |    0    |
|          |       sext_ln1311_1_fu_701      |    0    |    0    |    0    |
|   sext   |       sext_ln1311_2_fu_848      |    0    |    0    |    0    |
|          |       sext_ln1311_3_fu_860      |    0    |    0    |    0    |
|          |       sext_ln1311_4_fu_949      |    0    |    0    |    0    |
|          |       sext_ln1311_5_fu_961      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |        mantissa_V_fu_688        |    0    |    0    |    0    |
|          |       mantissa_V_1_fu_813       |    0    |    0    |    0    |
|bitconcatenate|       mantissa_V_2_fu_914       |    0    |    0    |    0    |
|          |          tmp_22_fu_1086         |    0    |    0    |    0    |
|          |          tmp_23_fu_1186         |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    30   |  10006  |  15494  |
|----------|---------------------------------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------+--------+--------+--------+--------+
|current_val_0|    2   |    0   |    0   |    0   |
|current_val_1|    2   |    0   |    0   |    0   |
|   new_val   |    1   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+
|    Total    |    5   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln50_reg_1621      |    9   |
|      add_ln51_reg_1601      |   16   |
|     and_ln58_1_reg_1718     |    1   |
| coef_list_0_addr_1_reg_1646 |   15   |
|  coef_list_0_addr_reg_1636  |   15   |
| coef_list_1_addr_1_reg_1651 |   15   |
|  coef_list_1_addr_reg_1641  |   15   |
|    cost_new2_1_0_reg_441    |   32   |
|     cost_new_1_reg_1671     |   32   |
|      cost_new_reg_1666      |   32   |
|   cost_old_1_load_reg_1676  |   32   |
|     cost_old_1_reg_1390     |   32   |
|       cost_old_reg_418      |   32   |
|current_val_0_addr_1_reg_1491|    7   |
|current_val_0_addr_2_reg_1736|    7   |
|current_val_0_addr_3_reg_1545|    7   |
|current_val_0_addr_4_reg_1581|    7   |
|current_val_0_addr_5_reg_1591|    7   |
|current_val_1_addr_1_reg_1497|    7   |
|current_val_1_addr_2_reg_1741|    7   |
|current_val_1_addr_3_reg_1550|    7   |
|current_val_1_addr_4_reg_1586|    7   |
|current_val_1_addr_5_reg_1596|    7   |
|  current_val_cash_reg_1562  |   32   |
|      empty_42_reg_1611      |    8   |
|         i1_0_reg_407        |   14   |
|         i3_0_reg_430        |    9   |
|         i4_0_reg_465        |    9   |
|         i_0_reg_386         |    9   |
|         i_1_reg_1731        |    9   |
|         i_2_reg_1534        |    9   |
|         i_3_reg_1401        |   14   |
|          i_reg_1366         |    9   |
|      icmp_ln17_reg_1362     |    1   |
|      icmp_ln18_reg_1386     |    1   |
|      icmp_ln22_reg_1397     |    1   |
|      icmp_ln36_reg_1514     |    1   |
|      icmp_ln37_reg_1503     |    1   |
|      icmp_ln48_reg_1555     |    1   |
|     icmp_ln58_1_reg_1703    |    1   |
|     icmp_ln58_2_reg_1708    |    1   |
|     icmp_ln58_3_reg_1713    |    1   |
|      icmp_ln58_reg_1698     |    1   |
|      icmp_ln64_reg_1727     |    1   |
|    init_val_addr_reg_1376   |    8   |
|        isNeg_reg_1454       |    1   |
|        j_0_0_reg_453        |    9   |
|   new_val_addr_3_reg_1722   |    8   |
|       random_reg_1686       |   32   |
|           reg_546           |   32   |
|           reg_553           |   64   |
|           reg_559           |   32   |
|           reg_565           |   32   |
|     rnd_input_0_reg_397     |   32   |
|      rnd_input_reg_1357     |   32   |
|      rnd_out_1_reg_1406     |   32   |
|      rnd_out_2_reg_1412     |   32   |
|      seed_read_reg_1352     |   32   |
|     select_ln37_reg_1525    |   32   |
|    select_ln48_1_reg_1661   |   32   |
|     select_ln48_reg_1656    |   32   |
|    select_ln51_1_reg_1616   |   32   |
|     select_ln51_reg_1606    |   32   |
|       tmp_10_reg_1692       |   32   |
|       tmp_12_reg_1572       |   32   |
|      tmp_13_1_reg_1631      |   32   |
|       tmp_16_reg_1626       |   32   |
|        tmp_3_reg_1428       |   64   |
|        tmp_5_reg_1681       |   64   |
|        tmp_6_reg_1418       |   64   |
|        tmp_7_reg_1433       |   64   |
|        tmp_9_reg_1423       |   64   |
|       tmp_V_1_reg_1449      |   52   |
|       tmp_V_2_reg_1469      |   11   |
|       tmp_V_3_reg_1475      |   52   |
|       tmp_V_4_reg_1480      |   11   |
|       tmp_V_5_reg_1486      |   52   |
|        tmp_V_reg_1443       |   11   |
|        tmp_s_reg_1438       |   64   |
|     trunc_ln18_reg_1381     |    7   |
|     trunc_ln48_reg_1539     |    7   |
|         ush_reg_1459        |   12   |
|       val_V_1_reg_1508      |   32   |
|        val_V_reg_1464       |   32   |
|      zext_ln18_reg_1371     |   64   |
|      zext_ln37_reg_1518     |   64   |
|     zext_ln48_1_reg_1567    |   16   |
+-----------------------------+--------+
|            Total            |  1954  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
|        grp_access_fu_177        |  p0  |   2  |   8  |   16   ||    9    |
|        grp_access_fu_195        |  p0  |   7  |   7  |   49   ||    38   |
|        grp_access_fu_195        |  p2  |   5  |   0  |    0   ||    27   |
|        grp_access_fu_202        |  p0  |   7  |   7  |   49   ||    38   |
|        grp_access_fu_202        |  p2  |   5  |   0  |    0   ||    27   |
|        grp_access_fu_215        |  p0  |   5  |   8  |   40   ||    27   |
|        grp_access_fu_215        |  p1  |   3  |  32  |   96   ||    15   |
|        grp_access_fu_314        |  p0  |   2  |  15  |   30   ||    9    |
|        grp_access_fu_314        |  p2  |   2  |   0  |    0   ||    9    |
|        grp_access_fu_320        |  p0  |   2  |  15  |   30   ||    9    |
|        grp_access_fu_320        |  p2  |   2  |   0  |    0   ||    9    |
|         cost_old_reg_418        |  p0  |   2  |  32  |   64   ||    9    |
|          j_0_0_reg_453          |  p0  |   2  |   9  |   18   ||    9    |
|           i4_0_reg_465          |  p0  |   2  |   9  |   18   ||    9    |
| grp_Galois_LFSR_32_33_hw_fu_477 |  p1  |   4  |  32  |   128  ||    21   |
|            grp_fu_488           |  p0  |   2  |  32  |   64   ||    9    |
|            grp_fu_488           |  p1  |   2  |  32  |   64   ||    9    |
|            grp_fu_493           |  p0  |   2  |  32  |   64   ||    9    |
|            grp_fu_493           |  p1  |   2  |  32  |   64   ||    9    |
|            grp_fu_497           |  p0  |   2  |  32  |   64   ||    9    |
|            grp_fu_497           |  p1  |   2  |  32  |   64   ||    9    |
|            grp_fu_501           |  p1  |   2  |  32  |   64   ||    9    |
|            grp_fu_506           |  p0  |   2  |  32  |   64   ||    9    |
|            grp_fu_519           |  p0  |   2  |  64  |   128  ||    9    |
|            grp_fu_519           |  p1  |   2  |  64  |   128  |
|            grp_fu_530           |  p0  |   3  |  64  |   192  ||    15   |
|            grp_fu_540           |  p0  |   2  |  32  |   64   ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |  1562  || 48.7731 ||   370   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   30   |    -   |  10006 |  15494 |    -   |
|   Memory  |    5   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   48   |    -   |   370  |    -   |
|  Register |    -   |    -   |    -   |  1954  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    5   |   30   |   48   |  11960 |  15864 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
