{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1448379465404 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1448379465404 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 24 13:37:45 2015 " "Processing started: Tue Nov 24 13:37:45 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1448379465404 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1448379465404 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TrabalhoFinalCDBeep -c beep " "Command: quartus_map --read_settings_files=on --write_settings_files=off TrabalhoFinalCDBeep -c beep" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1448379465404 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1448379466121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beep.vhd 2 1 " "Found 2 design units, including 1 entities, in source file beep.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 beep-comportamento " "Found design unit 1: beep-comportamento" {  } { { "beep.vhd" "" { Text "E:/Trabalho Final de Circuitos Digitais 2015-2 - Circuito Beep - Levindo G e Felipe T/beep/beep.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448379466917 ""} { "Info" "ISGN_ENTITY_NAME" "1 beep " "Found entity 1: beep" {  } { { "beep.vhd" "" { Text "E:/Trabalho Final de Circuitos Digitais 2015-2 - Circuito Beep - Levindo G e Felipe T/beep/beep.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448379466917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448379466917 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "display.vhd " "Can't analyze file -- file display.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1448379466979 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "beep " "Elaborating entity \"beep\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1448379467104 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FREQ beep.vhd(43) " "VHDL Process Statement warning at beep.vhd(43): signal \"FREQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "beep.vhd" "" { Text "E:/Trabalho Final de Circuitos Digitais 2015-2 - Circuito Beep - Levindo G e Felipe T/beep/beep.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1448379467104 "|beep"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ENA beep.vhd(67) " "VHDL Process Statement warning at beep.vhd(67): signal \"ENA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "beep.vhd" "" { Text "E:/Trabalho Final de Circuitos Digitais 2015-2 - Circuito Beep - Levindo G e Felipe T/beep/beep.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1448379467104 "|beep"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LIGABUZR beep.vhd(86) " "VHDL Process Statement warning at beep.vhd(86): signal \"LIGABUZR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "beep.vhd" "" { Text "E:/Trabalho Final de Circuitos Digitais 2015-2 - Circuito Beep - Levindo G e Felipe T/beep/beep.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1448379467104 "|beep"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DISPLAY beep.vhd(88) " "VHDL Process Statement warning at beep.vhd(88): signal \"DISPLAY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "beep.vhd" "" { Text "E:/Trabalho Final de Circuitos Digitais 2015-2 - Circuito Beep - Levindo G e Felipe T/beep/beep.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1448379467120 "|beep"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DISPLAY beep.vhd(89) " "VHDL Process Statement warning at beep.vhd(89): signal \"DISPLAY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "beep.vhd" "" { Text "E:/Trabalho Final de Circuitos Digitais 2015-2 - Circuito Beep - Levindo G e Felipe T/beep/beep.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1448379467120 "|beep"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DISPLAY beep.vhd(90) " "VHDL Process Statement warning at beep.vhd(90): signal \"DISPLAY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "beep.vhd" "" { Text "E:/Trabalho Final de Circuitos Digitais 2015-2 - Circuito Beep - Levindo G e Felipe T/beep/beep.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1448379467120 "|beep"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DISPLAY beep.vhd(91) " "VHDL Process Statement warning at beep.vhd(91): signal \"DISPLAY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "beep.vhd" "" { Text "E:/Trabalho Final de Circuitos Digitais 2015-2 - Circuito Beep - Levindo G e Felipe T/beep/beep.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1448379467120 "|beep"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DISPLAY beep.vhd(92) " "VHDL Process Statement warning at beep.vhd(92): signal \"DISPLAY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "beep.vhd" "" { Text "E:/Trabalho Final de Circuitos Digitais 2015-2 - Circuito Beep - Levindo G e Felipe T/beep/beep.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1448379467120 "|beep"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DISPLAY beep.vhd(93) " "VHDL Process Statement warning at beep.vhd(93): signal \"DISPLAY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "beep.vhd" "" { Text "E:/Trabalho Final de Circuitos Digitais 2015-2 - Circuito Beep - Levindo G e Felipe T/beep/beep.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1448379467120 "|beep"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DISPLAY beep.vhd(94) " "VHDL Process Statement warning at beep.vhd(94): signal \"DISPLAY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "beep.vhd" "" { Text "E:/Trabalho Final de Circuitos Digitais 2015-2 - Circuito Beep - Levindo G e Felipe T/beep/beep.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1448379467120 "|beep"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1448379468758 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1448379472361 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448379472361 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "113 " "Implemented 113 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1448379472783 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1448379472783 ""} { "Info" "ICUT_CUT_TM_LCELLS" "99 " "Implemented 99 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1448379472783 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1448379472783 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "508 " "Peak virtual memory: 508 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1448379475450 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 24 13:37:55 2015 " "Processing ended: Tue Nov 24 13:37:55 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1448379475450 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1448379475450 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1448379475450 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1448379475450 ""}
