#--  Synopsys, Inc.
#--  Version U-2023.03LR-1
#--  Project file C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\impl_1\run_options.txt
#--  Written on Mon Nov 20 14:10:20 2023


#project files
add_file -constraint "comm_protocols_impl_1_cpe.ldc"
add_file -verilog "C:/lscc/radiant/2023.1/ip/pmi/pmi_lfmxo5.v"
add_file -vhdl -lib pmi "C:/lscc/radiant/2023.1/ip/pmi/pmi_lfmxo5.vhd"
add_file -verilog -vlog_std v2001 "C:/code/FpgaRefDesigns/PropelBuilder/comm_protocols/comm_protocols/comm_protocols/lib/latticesemi.com/module/axil2apb1/0.1.0/rtl/axil2apb1.v"
add_file -verilog -vlog_std v2001 "C:/code/FpgaRefDesigns/PropelBuilder/comm_protocols/comm_protocols/comm_protocols/lib/latticesemi.com/ip/s0_apb_gpio/1.6.1/rtl/s0_apb_gpio.v"
add_file -verilog -vlog_std sysv "C:/code/FpgaRefDesigns/PropelBuilder/comm_protocols/comm_protocols/comm_protocols/lib/latticesemi.com/ip/cpu0/2.2.0/rtl/cpu0.sv"
add_file -verilog -vlog_std v2001 "C:/code/FpgaRefDesigns/PropelBuilder/comm_protocols/comm_protocols/comm_protocols/lib/latticesemi.com/module/axi1x2/0.2.0/lib/latticesemi.com/module/axi_crossbarNxM/0.1.0/rtl/axi_crossbarNxM.v"
add_file -verilog -vlog_std v2001 "C:/code/FpgaRefDesigns/PropelBuilder/comm_protocols/comm_protocols/comm_protocols/comm_protocols.v"
add_file -verilog -vlog_std v2001 "C:/code/FpgaRefDesigns/PropelBuilder/comm_protocols/comm_protocols/comm_protocols/lib/latticesemi.com/module/axi1x2/0.2.0/lib/latticesemi.com/module/axi2axil_M00/0.1.0/rtl/axi2axil_M00.v"
add_file -verilog -vlog_std v2001 "C:/code/FpgaRefDesigns/PropelBuilder/comm_protocols/comm_protocols/comm_protocols/lib/latticesemi.com/module/pll0/1.7.0/rtl/pll0.v"
add_file -verilog -vlog_std v2001 "C:/code/FpgaRefDesigns/PropelBuilder/comm_protocols/comm_protocols/comm_protocols/lib/latticesemi.com/module/axi1x2/0.2.0/lib/latticesemi.com/module/axi2axil_M01/0.1.0/rtl/axi2axil_M01.v"
add_file -verilog -vlog_std v2001 "C:/code/FpgaRefDesigns/PropelBuilder/comm_protocols/comm_protocols/comm_protocols/lib/latticesemi.com/ip/tcm0/1.3.9/rtl/tcm0.v"
add_file -verilog -vlog_std v2001 "C:/code/FpgaRefDesigns/PropelBuilder/comm_protocols/comm_protocols/comm_protocols/lib/latticesemi.com/module/osc0/1.4.0/rtl/osc0.v"
add_file -verilog -vlog_std v2001 "C:/code/FpgaRefDesigns/PropelBuilder/comm_protocols/comm_protocols/comm_protocols/lib/latticesemi.com/ip/system0/2.0.0/rtl/system0.v"
add_file -verilog -vlog_std v2001 "C:/code/FpgaRefDesigns/PropelBuilder/comm_protocols/comm_protocols/comm_protocols/lib/latticesemi.com/ip/s1_apb_uart/1.3.0/rtl/s1_apb_uart.v"
add_file -verilog -vlog_std v2001 "C:/code/FpgaRefDesigns/PropelBuilder/comm_protocols/comm_protocols/comm_protocols/lib/latticesemi.com/module/axi1x2/0.2.0/rtl/axi1x2.v"
add_file -verilog -vlog_std v2001 "C:/code/FpgaRefDesigns/PropelBuilder/comm_protocols/comm_protocols/comm_protocols/lib/latticesemi.com/module/axil2apb0/0.1.0/rtl/axil2apb0.v"


#implementation: "impl_1"
impl -add impl_1 -type fpga

#
#implementation attributes

set_option -vlog_std v2001
set_option -project_relative_includes 1
set_option -include_path {C:/code/FpgaRefDesigns/PropelBuilder/comm_protocols/comm_protocols;C:/code/FpgaRefDesigns/PropelBuilder/comm_protocols/comm_protocols/comm_protocols/lib/latticesemi.com/ip/cpu0/2.2.0;C:/code/FpgaRefDesigns/PropelBuilder/comm_protocols/comm_protocols/comm_protocols/lib/latticesemi.com/ip/s0_apb_gpio/1.6.1;C:/code/FpgaRefDesigns/PropelBuilder/comm_protocols/comm_protocols/comm_protocols/lib/latticesemi.com/ip/s1_apb_uart/1.3.0;C:/code/FpgaRefDesigns/PropelBuilder/comm_protocols/comm_protocols/comm_protocols/lib/latticesemi.com/ip/system0/2.0.0;C:/code/FpgaRefDesigns/PropelBuilder/comm_protocols/comm_protocols/comm_protocols/lib/latticesemi.com/ip/tcm0/1.3.9;C:/code/FpgaRefDesigns/PropelBuilder/comm_protocols/comm_protocols/comm_protocols/lib/latticesemi.com/module/axi1x2/0.2.0;C:/code/FpgaRefDesigns/PropelBuilder/comm_protocols/comm_protocols/comm_protocols/lib/latticesemi.com/module/axi1x2/0.2.0/lib/latticesemi.com/module/axi2axil_M00/0.1.0;C:/code/FpgaRefDesigns/PropelBuilder/comm_protocols/comm_protocols/comm_protocols/lib/latticesemi.com/module/axi1x2/0.2.0/lib/latticesemi.com/module/axi2axil_M01/0.1.0;C:/code/FpgaRefDesigns/PropelBuilder/comm_protocols/comm_protocols/comm_protocols/lib/latticesemi.com/module/axi1x2/0.2.0/lib/latticesemi.com/module/axi_crossbarNxM/0.1.0;C:/code/FpgaRefDesigns/PropelBuilder/comm_protocols/comm_protocols/comm_protocols/lib/latticesemi.com/module/axil2apb0/0.1.0;C:/code/FpgaRefDesigns/PropelBuilder/comm_protocols/comm_protocols/comm_protocols/lib/latticesemi.com/module/axil2apb1/0.1.0;C:/code/FpgaRefDesigns/PropelBuilder/comm_protocols/comm_protocols/comm_protocols/lib/latticesemi.com/module/osc0/1.4.0;C:/code/FpgaRefDesigns/PropelBuilder/comm_protocols/comm_protocols/comm_protocols/lib/latticesemi.com/module/pll0/1.7.0}

#device options
set_option -technology LFMXO5
set_option -part LFMXO5_25
set_option -package BBG400C
set_option -speed_grade -7
set_option -part_companion ""

#compilation/mapping options
set_option -top_module "comm_protocols"

# hdl_compiler_options
set_option -distributed_compile 0
set_option -scm2hydra 0
set_option -scm2hydra_preserve_rtl_sig 1
set_option -hdl_strict_syntax 0
set_option -rtl_xmr_naming 0
set_option -use_module_idb 1

# mapper_without_write_options
set_option -frequency 200
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 0
set_option -write_structural_verilog 0
set_option -write_vhdl 0

# Lattice XP
set_option -maxfan 1000
set_option -disable_io_insertion 0
set_option -retiming 0
set_option -pipe 1
set_option -forcegsr auto
set_option -fix_gated_and_generated_clocks 0
set_option -rw_check_on_ram 0
set_option -update_models_cp 0
set_option -syn_edif_array_rename 0
set_option -Write_declared_clocks_only 1
set_option -seqshift_no_replicate 0

# Lattice LFMXO5
set_option -s44_optimization 0
set_option -infer_widefn 1
set_option -pack_rst_largeram 1

# NFilter
set_option -no_sequential_opt 0

# common_options
set_option -add_dut_hierarchy 0
set_option -prepare_readback 0

# flow_options
set_option -use_unified_compile 0
set_option -slr_aware_debug 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1
set_option -multi_file_compilation_unit 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "./comm_protocols_impl_1.vm"

#set log file 
set_option log_file "C:/code/FpgaRefDesigns/PropelBuilder/comm_protocols/comm_protocols/impl_1/comm_protocols_impl_1.srf" 
impl -active "impl_1"
