-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity nnlayer is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 16;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_local_block : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of nnlayer is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "nnlayer_nnlayer,hls_ip_2021_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.526000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=21,HLS_SYN_DSP=0,HLS_SYN_FF=14365,HLS_SYN_LUT=11541,HLS_VERSION=2021_2}";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (13 downto 0) := "00000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (13 downto 0) := "00000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (13 downto 0) := "00000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (13 downto 0) := "00000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (13 downto 0) := "00000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (13 downto 0) := "00000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (13 downto 0) := "00001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (13 downto 0) := "00010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (13 downto 0) := "00100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (13 downto 0) := "01000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (13 downto 0) := "10000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv8_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000011";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_boolean_0 : BOOLEAN := false;

    signal ap_local_deadlock : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal input_r_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal output_r_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_r_ce0 : STD_LOGIC;
    signal output_r_we0 : STD_LOGIC;
    signal output_r_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal bias_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal bias_ce0 : STD_LOGIC;
    signal bias_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal weights_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal numOfInputNeurons : STD_LOGIC_VECTOR (15 downto 0);
    signal numOfOutputNeurons : STD_LOGIC_VECTOR (15 downto 0);
    signal activation : STD_LOGIC_VECTOR (7 downto 0);
    signal output_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_V_ce0 : STD_LOGIC;
    signal output_V_we0 : STD_LOGIC;
    signal output_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal output_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal output_V_ce1 : STD_LOGIC;
    signal output_V_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_read_reg_325 : STD_LOGIC_VECTOR (7 downto 0);
    signal numOfOutputNeurons_read_reg_329 : STD_LOGIC_VECTOR (15 downto 0);
    signal numOfInputNeurons_read_reg_340 : STD_LOGIC_VECTOR (15 downto 0);
    signal empty_fu_244_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal empty_reg_363 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln83_fu_248_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln83_reg_368 : STD_LOGIC_VECTOR (0 downto 0);
    signal outNeurons_1_reg_372 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln83_1_fu_262_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln85_fu_282_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln85_reg_385 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_fu_313_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_i_reg_395 : STD_LOGIC_VECTOR (13 downto 0);
    signal bias_load_reg_400 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal rhs_2_fu_293_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal rhs_2_reg_405 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal icmp_ln1547_fu_307_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1547_reg_414 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal resArray_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal resArray_V_ce0 : STD_LOGIC;
    signal resArray_V_we0 : STD_LOGIC;
    signal resArray_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal resArray_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_ap_start : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_ap_done : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_ap_idle : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_ap_ready : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_overflow_4_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_overflow_4_out_ap_vld : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_output_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_output_V_ce0 : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_ap_start : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_ap_done : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_ap_idle : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_ap_ready : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_output_r_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_output_r_ce0 : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_output_r_we0 : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_output_r_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_output_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_output_V_ce0 : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_ap_start : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_ap_done : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_ap_idle : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_ap_ready : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_output_r_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_output_r_ce0 : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_output_r_we0 : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_output_r_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_output_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_output_V_ce0 : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_ap_start : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_ap_done : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_ap_idle : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_ap_ready : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_output_r_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_output_r_ce0 : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_output_r_we0 : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_output_r_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_output_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_output_V_ce0 : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_ap_start : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_ap_done : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_ap_idle : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_ap_ready : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_weights_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_weights_ce0 : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_input_r_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_input_r_ce0 : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_lhs_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_lhs_out_ap_vld : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_ap_start : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_ap_done : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_ap_idle : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_ap_ready : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_resArray_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_resArray_V_ce0 : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_resArray_V_we0 : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_resArray_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_sum_V_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_sum_V_out_ap_vld : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_output_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_output_V_ce0 : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_output_V_we0 : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_output_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_output_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_output_V_ce1 : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_ap_start : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_ap_done : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_ap_idle : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_ap_ready : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_resArray_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_resArray_V_ce0 : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_output_r_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_output_r_ce0 : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_output_r_we0 : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_output_r_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_ap_start_reg : STD_LOGIC := '0';
    signal grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_ap_start_reg : STD_LOGIC := '0';
    signal grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal outNeurons_fu_98 : STD_LOGIC_VECTOR (15 downto 0);
    signal outNeurons_2_fu_267_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_313_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_predicate_op92_call_state13 : BOOLEAN;
    signal ap_block_state13_on_subcall_done : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_predicate_op102_call_state14 : BOOLEAN;
    signal ap_block_state14_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component nnlayer_nnlayer_Pipeline_VITIS_LOOP_45_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        numOfOutputNeurons : IN STD_LOGIC_VECTOR (15 downto 0);
        overflow_4_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        overflow_4_out_ap_vld : OUT STD_LOGIC;
        output_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_V_ce0 : OUT STD_LOGIC;
        output_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component nnlayer_nnlayer_Pipeline_VITIS_LOOP_30_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        numOfOutputNeurons : IN STD_LOGIC_VECTOR (15 downto 0);
        output_r_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_r_ce0 : OUT STD_LOGIC;
        output_r_we0 : OUT STD_LOGIC;
        output_r_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_V_ce0 : OUT STD_LOGIC;
        output_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component nnlayer_nnlayer_Pipeline_VITIS_LOOP_16_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        numOfOutputNeurons : IN STD_LOGIC_VECTOR (15 downto 0);
        output_r_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_r_ce0 : OUT STD_LOGIC;
        output_r_we0 : OUT STD_LOGIC;
        output_r_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_V_ce0 : OUT STD_LOGIC;
        output_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component nnlayer_nnlayer_Pipeline_VITIS_LOOP_105_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        numOfOutputNeurons : IN STD_LOGIC_VECTOR (15 downto 0);
        output_r_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_r_ce0 : OUT STD_LOGIC;
        output_r_we0 : OUT STD_LOGIC;
        output_r_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_V_ce0 : OUT STD_LOGIC;
        output_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component nnlayer_nnlayer_Pipeline_VITIS_LOOP_86_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        bias_load : IN STD_LOGIC_VECTOR (15 downto 0);
        numOfInputNeurons : IN STD_LOGIC_VECTOR (15 downto 0);
        mul_i : IN STD_LOGIC_VECTOR (13 downto 0);
        weights_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        weights_ce0 : OUT STD_LOGIC;
        weights_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        input_r_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_r_ce0 : OUT STD_LOGIC;
        input_r_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        lhs_out_ap_vld : OUT STD_LOGIC );
    end component;


    component nnlayer_nnlayer_Pipeline_VITIS_LOOP_51_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        numOfOutputNeurons : IN STD_LOGIC_VECTOR (15 downto 0);
        rhs_2 : IN STD_LOGIC_VECTOR (15 downto 0);
        resArray_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        resArray_V_ce0 : OUT STD_LOGIC;
        resArray_V_we0 : OUT STD_LOGIC;
        resArray_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        sext_ln51 : IN STD_LOGIC_VECTOR (15 downto 0);
        sum_V_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        sum_V_out_ap_vld : OUT STD_LOGIC;
        output_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_V_ce0 : OUT STD_LOGIC;
        output_V_we0 : OUT STD_LOGIC;
        output_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        output_V_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_V_ce1 : OUT STD_LOGIC;
        output_V_q1 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component nnlayer_nnlayer_Pipeline_VITIS_LOOP_74_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        numOfOutputNeurons : IN STD_LOGIC_VECTOR (15 downto 0);
        resArray_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        resArray_V_ce0 : OUT STD_LOGIC;
        resArray_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sum_V_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        output_r_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_r_ce0 : OUT STD_LOGIC;
        output_r_we0 : OUT STD_LOGIC;
        output_r_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component nnlayer_mul_mul_14s_14s_14_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component nnlayer_output_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component nnlayer_resArray_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component nnlayer_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        numOfInputNeurons : OUT STD_LOGIC_VECTOR (15 downto 0);
        numOfOutputNeurons : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation : OUT STD_LOGIC_VECTOR (7 downto 0);
        input_r_address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        input_r_ce0 : IN STD_LOGIC;
        input_r_q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_r_address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        output_r_ce0 : IN STD_LOGIC;
        output_r_we0 : IN STD_LOGIC;
        output_r_d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        bias_address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        bias_ce0 : IN STD_LOGIC;
        bias_q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weights_address0 : IN STD_LOGIC_VECTOR (13 downto 0);
        weights_ce0 : IN STD_LOGIC;
        weights_q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC;
        ap_local_deadlock : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    output_V_U : component nnlayer_output_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_V_address0,
        ce0 => output_V_ce0,
        we0 => output_V_we0,
        d0 => output_V_d0,
        q0 => output_V_q0,
        address1 => grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_output_V_address1,
        ce1 => output_V_ce1,
        q1 => output_V_q1);

    resArray_V_U : component nnlayer_resArray_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => resArray_V_address0,
        ce0 => resArray_V_ce0,
        we0 => resArray_V_we0,
        d0 => resArray_V_d0,
        q0 => resArray_V_q0);

    grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176 : component nnlayer_nnlayer_Pipeline_VITIS_LOOP_45_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_ap_start,
        ap_done => grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_ap_done,
        ap_idle => grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_ap_idle,
        ap_ready => grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_ap_ready,
        numOfOutputNeurons => numOfOutputNeurons_read_reg_329,
        overflow_4_out => grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_overflow_4_out,
        overflow_4_out_ap_vld => grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_overflow_4_out_ap_vld,
        output_V_address0 => grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_output_V_address0,
        output_V_ce0 => grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_output_V_ce0,
        output_V_q0 => output_V_q0);

    grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184 : component nnlayer_nnlayer_Pipeline_VITIS_LOOP_30_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_ap_start,
        ap_done => grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_ap_done,
        ap_idle => grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_ap_idle,
        ap_ready => grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_ap_ready,
        numOfOutputNeurons => numOfOutputNeurons_read_reg_329,
        output_r_address0 => grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_output_r_address0,
        output_r_ce0 => grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_output_r_ce0,
        output_r_we0 => grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_output_r_we0,
        output_r_d0 => grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_output_r_d0,
        output_V_address0 => grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_output_V_address0,
        output_V_ce0 => grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_output_V_ce0,
        output_V_q0 => output_V_q0);

    grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193 : component nnlayer_nnlayer_Pipeline_VITIS_LOOP_16_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_ap_start,
        ap_done => grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_ap_done,
        ap_idle => grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_ap_idle,
        ap_ready => grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_ap_ready,
        numOfOutputNeurons => numOfOutputNeurons_read_reg_329,
        output_r_address0 => grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_output_r_address0,
        output_r_ce0 => grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_output_r_ce0,
        output_r_we0 => grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_output_r_we0,
        output_r_d0 => grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_output_r_d0,
        output_V_address0 => grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_output_V_address0,
        output_V_ce0 => grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_output_V_ce0,
        output_V_q0 => output_V_q0);

    grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202 : component nnlayer_nnlayer_Pipeline_VITIS_LOOP_105_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_ap_start,
        ap_done => grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_ap_done,
        ap_idle => grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_ap_idle,
        ap_ready => grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_ap_ready,
        numOfOutputNeurons => numOfOutputNeurons_read_reg_329,
        output_r_address0 => grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_output_r_address0,
        output_r_ce0 => grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_output_r_ce0,
        output_r_we0 => grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_output_r_we0,
        output_r_d0 => grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_output_r_d0,
        output_V_address0 => grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_output_V_address0,
        output_V_ce0 => grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_output_V_ce0,
        output_V_q0 => output_V_q0);

    grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211 : component nnlayer_nnlayer_Pipeline_VITIS_LOOP_86_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_ap_start,
        ap_done => grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_ap_done,
        ap_idle => grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_ap_idle,
        ap_ready => grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_ap_ready,
        bias_load => bias_load_reg_400,
        numOfInputNeurons => numOfInputNeurons_read_reg_340,
        mul_i => mul_i_reg_395,
        weights_address0 => grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_weights_address0,
        weights_ce0 => grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_weights_ce0,
        weights_q0 => weights_q0,
        input_r_address0 => grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_input_r_address0,
        input_r_ce0 => grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_input_r_ce0,
        input_r_q0 => input_r_q0,
        lhs_out => grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_lhs_out,
        lhs_out_ap_vld => grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_lhs_out_ap_vld);

    grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224 : component nnlayer_nnlayer_Pipeline_VITIS_LOOP_51_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_ap_start,
        ap_done => grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_ap_done,
        ap_idle => grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_ap_idle,
        ap_ready => grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_ap_ready,
        numOfOutputNeurons => numOfOutputNeurons_read_reg_329,
        rhs_2 => rhs_2_reg_405,
        resArray_V_address0 => grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_resArray_V_address0,
        resArray_V_ce0 => grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_resArray_V_ce0,
        resArray_V_we0 => grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_resArray_V_we0,
        resArray_V_d0 => grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_resArray_V_d0,
        sext_ln51 => rhs_2_reg_405,
        sum_V_out => grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_sum_V_out,
        sum_V_out_ap_vld => grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_sum_V_out_ap_vld,
        output_V_address0 => grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_output_V_address0,
        output_V_ce0 => grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_output_V_ce0,
        output_V_we0 => grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_output_V_we0,
        output_V_d0 => grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_output_V_d0,
        output_V_q0 => output_V_q0,
        output_V_address1 => grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_output_V_address1,
        output_V_ce1 => grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_output_V_ce1,
        output_V_q1 => output_V_q1);

    grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235 : component nnlayer_nnlayer_Pipeline_VITIS_LOOP_74_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_ap_start,
        ap_done => grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_ap_done,
        ap_idle => grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_ap_idle,
        ap_ready => grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_ap_ready,
        numOfOutputNeurons => numOfOutputNeurons_read_reg_329,
        resArray_V_address0 => grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_resArray_V_address0,
        resArray_V_ce0 => grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_resArray_V_ce0,
        resArray_V_q0 => resArray_V_q0,
        sum_V_reload => grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_sum_V_out,
        output_r_address0 => grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_output_r_address0,
        output_r_ce0 => grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_output_r_ce0,
        output_r_we0 => grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_output_r_we0,
        output_r_d0 => grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_output_r_d0);

    control_s_axi_U : component nnlayer_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        numOfInputNeurons => numOfInputNeurons,
        numOfOutputNeurons => numOfOutputNeurons,
        activation => activation,
        input_r_address0 => grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_input_r_address0,
        input_r_ce0 => grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_input_r_ce0,
        input_r_q0 => input_r_q0,
        output_r_address0 => output_r_address0,
        output_r_ce0 => output_r_ce0,
        output_r_we0 => output_r_we0,
        output_r_d0 => output_r_d0,
        bias_address0 => bias_address0,
        bias_ce0 => bias_ce0,
        bias_q0 => bias_q0,
        weights_address0 => grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_weights_address0,
        weights_ce0 => grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_weights_ce0,
        weights_q0 => weights_q0,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle,
        ap_local_deadlock => ap_local_deadlock);

    mul_mul_14s_14s_14_4_1_U41 : component nnlayer_mul_mul_14s_14s_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_313_p0,
        din1 => empty_reg_363,
        ce => ap_const_logic_1,
        dout => grp_fu_313_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_ap_start_reg <= ap_const_logic_0;
            else
                if ((not((ap_const_lv8_1 = activation_read_reg_325)) and not((ap_const_lv8_2 = activation_read_reg_325)) and not((ap_const_lv8_3 = activation_read_reg_325)) and (icmp_ln83_1_fu_262_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_ap_ready = ap_const_logic_1)) then 
                    grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln83_1_fu_262_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv8_1 = activation_read_reg_325))) then 
                    grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_ap_ready = ap_const_logic_1)) then 
                    grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln83_1_fu_262_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv8_2 = activation_read_reg_325))) then 
                    grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_ap_ready = ap_const_logic_1)) then 
                    grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln83_1_fu_262_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv8_3 = activation_read_reg_325))) then 
                    grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_ap_ready = ap_const_logic_1)) then 
                    grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln83_reg_368 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                    grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_ap_ready = ap_const_logic_1)) then 
                    grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln1547_fu_307_p2 = ap_const_lv1_0))) then 
                    grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_ap_ready = ap_const_logic_1)) then 
                    grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_ap_ready = ap_const_logic_1)) then 
                    grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    outNeurons_fu_98_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                outNeurons_fu_98 <= ap_const_lv16_0;
            elsif (((icmp_ln83_1_fu_262_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                outNeurons_fu_98 <= outNeurons_2_fu_267_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                activation_read_reg_325 <= activation;
                empty_reg_363 <= empty_fu_244_p1;
                icmp_ln83_reg_368 <= icmp_ln83_fu_248_p2;
                numOfInputNeurons_read_reg_340 <= numOfInputNeurons;
                numOfOutputNeurons_read_reg_329 <= numOfOutputNeurons;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                bias_load_reg_400 <= bias_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                icmp_ln1547_reg_414 <= icmp_ln1547_fu_307_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                mul_i_reg_395 <= grp_fu_313_p2;
                    zext_ln85_reg_385(15 downto 0) <= zext_ln85_fu_282_p1(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                outNeurons_1_reg_372 <= outNeurons_fu_98;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                    rhs_2_reg_405(15 downto 8) <= rhs_2_fu_293_p3(15 downto 8);
            end if;
        end if;
    end process;
    zext_ln85_reg_385(63 downto 16) <= "000000000000000000000000000000000000000000000000";
    rhs_2_reg_405(7 downto 0) <= "00000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, activation_read_reg_325, icmp_ln83_reg_368, ap_CS_fsm_state2, icmp_ln83_1_fu_262_p2, ap_CS_fsm_state10, grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_ap_done, grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_ap_done, grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_ap_done, ap_CS_fsm_state9, ap_CS_fsm_state14, ap_CS_fsm_state7, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_block_state13_on_subcall_done, ap_block_state14_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if ((not((ap_const_lv8_3 = activation_read_reg_325)) and (icmp_ln83_1_fu_262_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                elsif (((icmp_ln83_1_fu_262_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv8_3 = activation_read_reg_325))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                if (((icmp_ln83_reg_368 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state13) and (ap_const_boolean_0 = ap_block_state13_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                if ((not((ap_const_lv8_3 = activation_read_reg_325)) and (ap_const_logic_1 = ap_CS_fsm_state14) and (ap_const_boolean_0 = ap_block_state14_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_ap_done)
    begin
        if ((grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(ap_block_state13_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state13_on_subcall_done)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state14_blk_assign_proc : process(ap_block_state14_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state14_on_subcall_done)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_ap_done)
    begin
        if ((grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_ap_done)
    begin
        if ((grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state13_on_subcall_done_assign_proc : process(grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_ap_done, ap_predicate_op92_call_state13)
    begin
                ap_block_state13_on_subcall_done <= ((ap_predicate_op92_call_state13 = ap_const_boolean_1) and (grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_ap_done = ap_const_logic_0));
    end process;


    ap_block_state14_on_subcall_done_assign_proc : process(activation_read_reg_325, grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_ap_done, grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_ap_done, grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_ap_done, ap_predicate_op102_call_state14)
    begin
                ap_block_state14_on_subcall_done <= (((ap_predicate_op102_call_state14 = ap_const_boolean_1) and (grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_ap_done = ap_const_logic_0)) or ((ap_const_lv8_1 = activation_read_reg_325) and (grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_ap_done = ap_const_logic_0)) or ((ap_const_lv8_2 = activation_read_reg_325) and (grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_ap_done = ap_const_logic_0)));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state13, ap_block_state13_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) and (ap_const_boolean_0 = ap_block_state13_on_subcall_done))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_local_block <= ap_const_logic_0;
    ap_local_deadlock <= ap_const_lv1_0;

    ap_predicate_op102_call_state14_assign_proc : process(activation_read_reg_325)
    begin
                ap_predicate_op102_call_state14 <= (not((ap_const_lv8_1 = activation_read_reg_325)) and not((ap_const_lv8_2 = activation_read_reg_325)) and not((ap_const_lv8_3 = activation_read_reg_325)));
    end process;


    ap_predicate_op92_call_state13_assign_proc : process(activation_read_reg_325, icmp_ln83_reg_368, icmp_ln1547_reg_414)
    begin
                ap_predicate_op92_call_state13 <= ((icmp_ln83_reg_368 = ap_const_lv1_0) and (ap_const_lv8_3 = activation_read_reg_325) and (icmp_ln1547_reg_414 = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state13, ap_block_state13_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) and (ap_const_boolean_0 = ap_block_state13_on_subcall_done))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    bias_address0 <= zext_ln85_fu_282_p1(7 - 1 downto 0);

    bias_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            bias_ce0 <= ap_const_logic_1;
        else 
            bias_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    empty_fu_244_p1 <= numOfInputNeurons(14 - 1 downto 0);
    grp_fu_313_p0 <= outNeurons_fu_98(14 - 1 downto 0);
    grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_ap_start <= grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_ap_start_reg;
    grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_ap_start <= grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_ap_start_reg;
    grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_ap_start <= grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_ap_start_reg;
    grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_ap_start <= grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_ap_start_reg;
    grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_ap_start <= grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_ap_start_reg;
    grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_ap_start <= grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_ap_start_reg;
    grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_ap_start <= grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_ap_start_reg;
    icmp_ln1547_fu_307_p2 <= "1" when (grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_sum_V_out = ap_const_lv64_0) else "0";
    icmp_ln83_1_fu_262_p2 <= "1" when (outNeurons_fu_98 = numOfOutputNeurons_read_reg_329) else "0";
    icmp_ln83_fu_248_p2 <= "1" when (numOfOutputNeurons = ap_const_lv16_0) else "0";
    outNeurons_2_fu_267_p2 <= std_logic_vector(unsigned(outNeurons_fu_98) + unsigned(ap_const_lv16_1));

    output_V_address0_assign_proc : process(activation_read_reg_325, zext_ln85_reg_385, grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_output_V_address0, grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_output_V_address0, grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_output_V_address0, grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_output_V_address0, grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_output_V_address0, ap_CS_fsm_state9, ap_CS_fsm_state14, ap_CS_fsm_state11, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_V_address0 <= zext_ln85_reg_385(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            output_V_address0 <= grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_output_V_address0;
        elsif ((not((ap_const_lv8_1 = activation_read_reg_325)) and not((ap_const_lv8_2 = activation_read_reg_325)) and not((ap_const_lv8_3 = activation_read_reg_325)) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            output_V_address0 <= grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_output_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state14) and (ap_const_lv8_1 = activation_read_reg_325))) then 
            output_V_address0 <= grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_output_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state14) and (ap_const_lv8_2 = activation_read_reg_325))) then 
            output_V_address0 <= grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_output_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            output_V_address0 <= grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_output_V_address0;
        else 
            output_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_V_ce0_assign_proc : process(activation_read_reg_325, grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_output_V_ce0, grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_output_V_ce0, grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_output_V_ce0, grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_output_V_ce0, grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_output_V_ce0, ap_CS_fsm_state9, ap_CS_fsm_state14, ap_CS_fsm_state11, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            output_V_ce0 <= grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_output_V_ce0;
        elsif ((not((ap_const_lv8_1 = activation_read_reg_325)) and not((ap_const_lv8_2 = activation_read_reg_325)) and not((ap_const_lv8_3 = activation_read_reg_325)) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            output_V_ce0 <= grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_output_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state14) and (ap_const_lv8_1 = activation_read_reg_325))) then 
            output_V_ce0 <= grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_output_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state14) and (ap_const_lv8_2 = activation_read_reg_325))) then 
            output_V_ce0 <= grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_output_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            output_V_ce0 <= grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_output_V_ce0;
        else 
            output_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_V_ce1_assign_proc : process(grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_output_V_ce1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            output_V_ce1 <= grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_output_V_ce1;
        else 
            output_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    output_V_d0_assign_proc : process(grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_lhs_out, grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_output_V_d0, ap_CS_fsm_state11, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_V_d0 <= grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_lhs_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            output_V_d0 <= grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_output_V_d0;
        else 
            output_V_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_V_we0_assign_proc : process(grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_output_V_we0, ap_CS_fsm_state11, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            output_V_we0 <= grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_output_V_we0;
        else 
            output_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_r_address0_assign_proc : process(activation_read_reg_325, icmp_ln83_reg_368, icmp_ln1547_reg_414, grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_output_r_address0, grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_output_r_address0, grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_output_r_address0, grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_output_r_address0, ap_CS_fsm_state14, ap_CS_fsm_state13)
    begin
        if (((icmp_ln83_reg_368 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13) and (ap_const_lv8_3 = activation_read_reg_325) and (icmp_ln1547_reg_414 = ap_const_lv1_0))) then 
            output_r_address0 <= grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_output_r_address0;
        elsif ((not((ap_const_lv8_1 = activation_read_reg_325)) and not((ap_const_lv8_2 = activation_read_reg_325)) and not((ap_const_lv8_3 = activation_read_reg_325)) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            output_r_address0 <= grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_output_r_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state14) and (ap_const_lv8_1 = activation_read_reg_325))) then 
            output_r_address0 <= grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_output_r_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state14) and (ap_const_lv8_2 = activation_read_reg_325))) then 
            output_r_address0 <= grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_output_r_address0;
        else 
            output_r_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_r_ce0_assign_proc : process(activation_read_reg_325, icmp_ln83_reg_368, icmp_ln1547_reg_414, grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_output_r_ce0, grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_output_r_ce0, grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_output_r_ce0, grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_output_r_ce0, ap_CS_fsm_state14, ap_CS_fsm_state13)
    begin
        if (((icmp_ln83_reg_368 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13) and (ap_const_lv8_3 = activation_read_reg_325) and (icmp_ln1547_reg_414 = ap_const_lv1_0))) then 
            output_r_ce0 <= grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_output_r_ce0;
        elsif ((not((ap_const_lv8_1 = activation_read_reg_325)) and not((ap_const_lv8_2 = activation_read_reg_325)) and not((ap_const_lv8_3 = activation_read_reg_325)) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            output_r_ce0 <= grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_output_r_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state14) and (ap_const_lv8_1 = activation_read_reg_325))) then 
            output_r_ce0 <= grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_output_r_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state14) and (ap_const_lv8_2 = activation_read_reg_325))) then 
            output_r_ce0 <= grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_output_r_ce0;
        else 
            output_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_r_d0_assign_proc : process(activation_read_reg_325, icmp_ln83_reg_368, icmp_ln1547_reg_414, grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_output_r_d0, grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_output_r_d0, grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_output_r_d0, grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_output_r_d0, ap_CS_fsm_state14, ap_CS_fsm_state13)
    begin
        if (((icmp_ln83_reg_368 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13) and (ap_const_lv8_3 = activation_read_reg_325) and (icmp_ln1547_reg_414 = ap_const_lv1_0))) then 
            output_r_d0 <= grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_output_r_d0;
        elsif ((not((ap_const_lv8_1 = activation_read_reg_325)) and not((ap_const_lv8_2 = activation_read_reg_325)) and not((ap_const_lv8_3 = activation_read_reg_325)) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            output_r_d0 <= grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_output_r_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state14) and (ap_const_lv8_1 = activation_read_reg_325))) then 
            output_r_d0 <= grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_output_r_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state14) and (ap_const_lv8_2 = activation_read_reg_325))) then 
            output_r_d0 <= grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_output_r_d0;
        else 
            output_r_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_r_we0_assign_proc : process(activation_read_reg_325, icmp_ln83_reg_368, icmp_ln1547_reg_414, grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_output_r_we0, grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_output_r_we0, grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_output_r_we0, grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_output_r_we0, ap_CS_fsm_state14, ap_CS_fsm_state13)
    begin
        if (((icmp_ln83_reg_368 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13) and (ap_const_lv8_3 = activation_read_reg_325) and (icmp_ln1547_reg_414 = ap_const_lv1_0))) then 
            output_r_we0 <= grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_output_r_we0;
        elsif ((not((ap_const_lv8_1 = activation_read_reg_325)) and not((ap_const_lv8_2 = activation_read_reg_325)) and not((ap_const_lv8_3 = activation_read_reg_325)) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            output_r_we0 <= grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_output_r_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state14) and (ap_const_lv8_1 = activation_read_reg_325))) then 
            output_r_we0 <= grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_output_r_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state14) and (ap_const_lv8_2 = activation_read_reg_325))) then 
            output_r_we0 <= grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_output_r_we0;
        else 
            output_r_we0 <= ap_const_logic_0;
        end if; 
    end process;


    resArray_V_address0_assign_proc : process(activation_read_reg_325, icmp_ln83_reg_368, ap_CS_fsm_state2, icmp_ln1547_reg_414, grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_resArray_V_address0, grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_resArray_V_address0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            resArray_V_address0 <= ap_const_lv64_0(7 - 1 downto 0);
        elsif (((icmp_ln83_reg_368 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13) and (ap_const_lv8_3 = activation_read_reg_325) and (icmp_ln1547_reg_414 = ap_const_lv1_0))) then 
            resArray_V_address0 <= grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_resArray_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            resArray_V_address0 <= grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_resArray_V_address0;
        else 
            resArray_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    resArray_V_ce0_assign_proc : process(activation_read_reg_325, icmp_ln83_reg_368, ap_CS_fsm_state2, icmp_ln1547_reg_414, grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_resArray_V_ce0, grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_resArray_V_ce0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            resArray_V_ce0 <= ap_const_logic_1;
        elsif (((icmp_ln83_reg_368 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13) and (ap_const_lv8_3 = activation_read_reg_325) and (icmp_ln1547_reg_414 = ap_const_lv1_0))) then 
            resArray_V_ce0 <= grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_resArray_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            resArray_V_ce0 <= grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_resArray_V_ce0;
        else 
            resArray_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    resArray_V_d0_assign_proc : process(ap_CS_fsm_state2, grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_resArray_V_d0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            resArray_V_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            resArray_V_d0 <= grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_resArray_V_d0;
        else 
            resArray_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    resArray_V_we0_assign_proc : process(activation_read_reg_325, ap_CS_fsm_state2, icmp_ln83_1_fu_262_p2, grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_resArray_V_we0, ap_CS_fsm_state11)
    begin
        if (((icmp_ln83_1_fu_262_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv8_3 = activation_read_reg_325))) then 
            resArray_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            resArray_V_we0 <= grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_resArray_V_we0;
        else 
            resArray_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    rhs_2_fu_293_p3 <= (grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_overflow_4_out & ap_const_lv8_0);
    zext_ln85_fu_282_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(outNeurons_1_reg_372),64));
end behav;
