#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Nov 22 17:59:55 2020
# Process ID: 5696
# Current directory: /home/caohy/work/tpu_total/tpu_double/tpu_receive
# Command line: vivado
# Log file: /home/caohy/work/tpu_total/tpu_double/tpu_receive/vivado.log
# Journal file: /home/caohy/work/tpu_total/tpu_double/tpu_receive/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 6702.258 ; gain = 167.840 ; free physical = 58639 ; free virtual = 62723
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.sim/sim_1/behav/xsim'
xelab -wto 16f5c0a827b3417c995c443c9b99b977 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 16f5c0a827b3417c995c443c9b99b977 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 8 into 'm_axis_outputADI_tvalid' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sim_1/new/tb.sv:153]
WARNING: [VRFC 10-3705] select index 8 into 'm_axis_outputADI_tdata' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sim_1/new/tb.sv:154]
WARNING: [VRFC 10-3705] select index 8 into 'm_axis_outputADI_tlast' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sim_1/new/tb.sv:155]
WARNING: [VRFC 10-3705] select index 8 into 'm_axis_outputADI_tlast' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sim_1/new/tb.sv:156]
WARNING: [VRFC 10-3705] select index 8 into 'm_axis_outputADQ_tvalid' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sim_1/new/tb.sv:158]
WARNING: [VRFC 10-3705] select index 8 into 'm_axis_outputADQ_tdata' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sim_1/new/tb.sv:159]
WARNING: [VRFC 10-3705] select index 8 into 'm_axis_outputADQ_tlast' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sim_1/new/tb.sv:160]
WARNING: [VRFC 10-3705] select index 8 into 'm_axis_outputADQ_tlast' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sim_1/new/tb.sv:161]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Nov 22 18:45:06 2020. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:05 . Memory (MB): peak = 412.887 ; gain = 0.000 ; free physical = 56856 ; free virtual = 61358
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 22 18:45:06 2020...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 6843.754 ; gain = 0.000 ; free physical = 56912 ; free virtual = 61414
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[                   0] : System Reset Asserted...
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 7032.613 ; gain = 188.859 ; free physical = 56818 ; free virtual = 61328
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/m_axis_outputADI_tvalid}} {{/tb/m_axis_outputADQ_tvalid}} {{/tb/m_axis_outputADI_tlast}} {{/tb/m_axis_outputADQ_tlast}} {{/tb/m_axis_outputADI_tdata}} {{/tb/m_axis_outputADQ_tdata}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
[                   0] : System Reset Asserted...
run: Time (s): cpu = 00:04:11 ; elapsed = 00:03:43 . Memory (MB): peak = 7106.098 ; gain = 0.000 ; free physical = 56722 ; free virtual = 61499
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.sim/sim_1/behav/xsim'
xelab -wto 16f5c0a827b3417c995c443c9b99b977 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 16f5c0a827b3417c995c443c9b99b977 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 8 into 'm_axis_outputADI_tvalid' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sim_1/new/tb.sv:154]
WARNING: [VRFC 10-3705] select index 8 into 'm_axis_outputADI_tdata' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sim_1/new/tb.sv:155]
WARNING: [VRFC 10-3705] select index 8 into 'm_axis_outputADI_tlast' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sim_1/new/tb.sv:156]
WARNING: [VRFC 10-3705] select index 8 into 'm_axis_outputADI_tlast' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sim_1/new/tb.sv:157]
WARNING: [VRFC 10-3705] select index 8 into 'm_axis_outputADQ_tvalid' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sim_1/new/tb.sv:159]
WARNING: [VRFC 10-3705] select index 8 into 'm_axis_outputADQ_tdata' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sim_1/new/tb.sv:160]
WARNING: [VRFC 10-3705] select index 8 into 'm_axis_outputADQ_tlast' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sim_1/new/tb.sv:161]
WARNING: [VRFC 10-3705] select index 8 into 'm_axis_outputADQ_tlast' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sim_1/new/tb.sv:162]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
[                   0] : System Reset Asserted...
relaunch_sim: Time (s): cpu = 00:01:00 ; elapsed = 00:00:07 . Memory (MB): peak = 7124.105 ; gain = 18.008 ; free physical = 56725 ; free virtual = 61481
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
[                   0] : System Reset Asserted...
[             3184000] : System Reset De-asserted...
[             3504000] : Speed Up Asserted...
run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 7124.105 ; gain = 0.000 ; free physical = 56342 ; free virtual = 61461
add_bp {/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sim_1/new/tb.sv} 163
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
[                   0] : System Reset Asserted...
Stopped at time : 2 ns : File "/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sim_1/new/tb.sv" Line 163
add_bp {/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sim_1/new/tb.sv} 166
remove_bps -file {/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sim_1/new/tb.sv} -line 163
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
[                   0] : System Reset Asserted...
Stopped at time : 1358 ns : File "/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sim_1/new/tb.sv" Line 166
remove_bps -file {/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sim_1/new/tb.sv} -line 166
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.sim/sim_1/behav/xsim'
xelab -wto 16f5c0a827b3417c995c443c9b99b977 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 16f5c0a827b3417c995c443c9b99b977 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 8 into 'm_axis_outputADI_tvalid' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sim_1/new/tb.sv:154]
WARNING: [VRFC 10-3705] select index 8 into 'm_axis_outputADI_tdata' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sim_1/new/tb.sv:155]
WARNING: [VRFC 10-3705] select index 8 into 'm_axis_outputADI_tlast' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sim_1/new/tb.sv:156]
WARNING: [VRFC 10-3705] select index 8 into 'm_axis_outputADI_tlast' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sim_1/new/tb.sv:157]
WARNING: [VRFC 10-3705] select index 8 into 'm_axis_outputADQ_tvalid' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sim_1/new/tb.sv:159]
WARNING: [VRFC 10-3705] select index 8 into 'm_axis_outputADQ_tdata' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sim_1/new/tb.sv:160]
WARNING: [VRFC 10-3705] select index 8 into 'm_axis_outputADQ_tlast' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sim_1/new/tb.sv:161]
WARNING: [VRFC 10-3705] select index 8 into 'm_axis_outputADQ_tlast' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sim_1/new/tb.sv:162]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
[                   0] : System Reset Asserted...
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 7132.109 ; gain = 8.004 ; free physical = 56710 ; free virtual = 61471
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.sim/sim_1/behav/xsim'
xelab -wto 16f5c0a827b3417c995c443c9b99b977 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 16f5c0a827b3417c995c443c9b99b977 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 8 into 'm_axis_outputADI_tvalid' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sim_1/new/tb.sv:154]
WARNING: [VRFC 10-3705] select index 8 into 'm_axis_outputADI_tdata' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sim_1/new/tb.sv:155]
WARNING: [VRFC 10-3705] select index 8 into 'm_axis_outputADI_tlast' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sim_1/new/tb.sv:156]
WARNING: [VRFC 10-3705] select index 8 into 'm_axis_outputADI_tlast' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sim_1/new/tb.sv:157]
WARNING: [VRFC 10-3705] select index 8 into 'm_axis_outputADQ_tvalid' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sim_1/new/tb.sv:159]
WARNING: [VRFC 10-3705] select index 8 into 'm_axis_outputADQ_tdata' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sim_1/new/tb.sv:160]
WARNING: [VRFC 10-3705] select index 8 into 'm_axis_outputADQ_tlast' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sim_1/new/tb.sv:161]
WARNING: [VRFC 10-3705] select index 8 into 'm_axis_outputADQ_tlast' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sim_1/new/tb.sv:162]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
[                   0] : System Reset Asserted...
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7132.109 ; gain = 0.000 ; free physical = 56691 ; free virtual = 61452
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
[                   0] : System Reset Asserted...
[             3184000] : System Reset De-asserted...
[             3504000] : Speed Up Asserted...
run: Time (s): cpu = 00:00:33 ; elapsed = 00:00:55 . Memory (MB): peak = 7132.109 ; gain = 0.000 ; free physical = 55462 ; free virtual = 61400
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.sim/sim_1/behav/xsim'
xelab -wto 16f5c0a827b3417c995c443c9b99b977 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 16f5c0a827b3417c995c443c9b99b977 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 8 into 'm_axis_outputADI_tvalid' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sim_1/new/tb.sv:154]
WARNING: [VRFC 10-3705] select index 8 into 'm_axis_outputADI_tdata' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sim_1/new/tb.sv:155]
WARNING: [VRFC 10-3705] select index 8 into 'm_axis_outputADI_tlast' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sim_1/new/tb.sv:156]
WARNING: [VRFC 10-3705] select index 8 into 'm_axis_outputADI_tlast' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sim_1/new/tb.sv:157]
WARNING: [VRFC 10-3705] select index 8 into 'm_axis_outputADQ_tvalid' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sim_1/new/tb.sv:159]
WARNING: [VRFC 10-3705] select index 8 into 'm_axis_outputADQ_tdata' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sim_1/new/tb.sv:160]
WARNING: [VRFC 10-3705] select index 8 into 'm_axis_outputADQ_tlast' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sim_1/new/tb.sv:161]
WARNING: [VRFC 10-3705] select index 8 into 'm_axis_outputADQ_tlast' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_receive/tpu_receive.srcs/sim_1/new/tb.sv:162]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
[                   0] : System Reset Asserted...
relaunch_sim: Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 7132.109 ; gain = 0.000 ; free physical = 56664 ; free virtual = 61428
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
[                   0] : System Reset Asserted...
[             3184000] : System Reset De-asserted...
[             3504000] : Speed Up Asserted...
run: Time (s): cpu = 00:01:57 ; elapsed = 00:04:00 . Memory (MB): peak = 7132.109 ; gain = 0.000 ; free physical = 51440 ; free virtual = 61275
relaunch_sim
