{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "core_clock: 3200.0000"
  ],
  "cts__clock__skew__hold": 910.496,
  "cts__clock__skew__hold__post_repair": 903.994,
  "cts__clock__skew__hold__pre_repair": 903.994,
  "cts__clock__skew__setup": 910.49,
  "cts__clock__skew__setup__post_repair": 903.988,
  "cts__clock__skew__setup__pre_repair": 903.988,
  "cts__design__core__area": 30384.5,
  "cts__design__core__area__post_repair": 30384.5,
  "cts__design__core__area__pre_repair": 30384.5,
  "cts__design__die__area": 32000.6,
  "cts__design__die__area__post_repair": 32000.6,
  "cts__design__die__area__pre_repair": 32000.6,
  "cts__design__instance__area": 14386,
  "cts__design__instance__area__macros": 0,
  "cts__design__instance__area__macros__post_repair": 0,
  "cts__design__instance__area__macros__pre_repair": 0,
  "cts__design__instance__area__post_repair": 12982.2,
  "cts__design__instance__area__pre_repair": 12982.2,
  "cts__design__instance__area__stdcell": 14386,
  "cts__design__instance__area__stdcell__post_repair": 12982.2,
  "cts__design__instance__area__stdcell__pre_repair": 12982.2,
  "cts__design__instance__count": 17551,
  "cts__design__instance__count__hold_buffer": 800.0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 15865,
  "cts__design__instance__count__pre_repair": 15865,
  "cts__design__instance__count__setup_buffer": 886.0,
  "cts__design__instance__count__stdcell": 17551,
  "cts__design__instance__count__stdcell__post_repair": 15865,
  "cts__design__instance__count__stdcell__pre_repair": 15865,
  "cts__design__instance__displacement__max": 11.664,
  "cts__design__instance__displacement__mean": 0.3125,
  "cts__design__instance__displacement__total": 5791.1,
  "cts__design__instance__utilization": 0.473467,
  "cts__design__instance__utilization__post_repair": 0.427265,
  "cts__design__instance__utilization__pre_repair": 0.427265,
  "cts__design__instance__utilization__stdcell": 0.473467,
  "cts__design__instance__utilization__stdcell__post_repair": 0.427265,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.427265,
  "cts__design__io": 264,
  "cts__design__io__post_repair": 264,
  "cts__design__io__pre_repair": 264,
  "cts__design__violations": 0,
  "cts__power__internal__total": 0.0194447,
  "cts__power__internal__total__post_repair": 0.0185349,
  "cts__power__internal__total__pre_repair": 0.0185349,
  "cts__power__leakage__total": 2.06637e-08,
  "cts__power__leakage__total__post_repair": 1.78075e-08,
  "cts__power__leakage__total__pre_repair": 1.78075e-08,
  "cts__power__switching__total": 0.0174358,
  "cts__power__switching__total__post_repair": 0.0177246,
  "cts__power__switching__total__pre_repair": 0.0177246,
  "cts__power__total": 0.0368806,
  "cts__power__total__post_repair": 0.0362595,
  "cts__power__total__pre_repair": 0.0362595,
  "cts__route__wirelength__estimated": 195904,
  "cts__timing__drv__hold_violation_count": 1,
  "cts__timing__drv__hold_violation_count__post_repair": 1473,
  "cts__timing__drv__hold_violation_count__pre_repair": 1473,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.947881,
  "cts__timing__drv__max_cap_limit__post_repair": 0.944931,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.944931,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.390742,
  "cts__timing__drv__max_slew_limit__post_repair": 0.0662054,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.0662054,
  "cts__timing__drv__setup_violation_count": 1556,
  "cts__timing__drv__setup_violation_count__post_repair": 1890,
  "cts__timing__drv__setup_violation_count__pre_repair": 1890,
  "cts__timing__setup__tns": -1350700.0,
  "cts__timing__setup__tns__post_repair": -4578420.0,
  "cts__timing__setup__tns__pre_repair": -4578420.0,
  "cts__timing__setup__ws": -1185.84,
  "cts__timing__setup__ws__post_repair": -3522.43,
  "cts__timing__setup__ws__pre_repair": -3522.43,
  "detailedplace__cpu__total": 17.42,
  "detailedplace__design__core__area": 30384.5,
  "detailedplace__design__die__area": 32000.6,
  "detailedplace__design__instance__area": 12852.4,
  "detailedplace__design__instance__area__macros": 0,
  "detailedplace__design__instance__area__stdcell": 12852.4,
  "detailedplace__design__instance__count": 15653,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 15653,
  "detailedplace__design__instance__displacement__max": 14.3055,
  "detailedplace__design__instance__displacement__mean": 0.85,
  "detailedplace__design__instance__displacement__total": 14130.7,
  "detailedplace__design__instance__utilization": 0.422993,
  "detailedplace__design__instance__utilization__stdcell": 0.422993,
  "detailedplace__design__io": 264,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 344636.0,
  "detailedplace__power__internal__total": 0.0183926,
  "detailedplace__power__leakage__total": 1.75289e-08,
  "detailedplace__power__switching__total": 0.017529,
  "detailedplace__power__total": 0.0359217,
  "detailedplace__route__wirelength__estimated": 159198,
  "detailedplace__runtime__total": "0:17.74",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.944931,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.0651875,
  "detailedplace__timing__drv__setup_violation_count": 1882,
  "detailedplace__timing__setup__tns": -3575380.0,
  "detailedplace__timing__setup__ws": -2670.14,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 20473,
  "detailedroute__route__drc_errors__iter:10": 2,
  "detailedroute__route__drc_errors__iter:11": 1,
  "detailedroute__route__drc_errors__iter:12": 0,
  "detailedroute__route__drc_errors__iter:2": 5005,
  "detailedroute__route__drc_errors__iter:3": 4735,
  "detailedroute__route__drc_errors__iter:4": 692,
  "detailedroute__route__drc_errors__iter:5": 120,
  "detailedroute__route__drc_errors__iter:6": 38,
  "detailedroute__route__drc_errors__iter:7": 15,
  "detailedroute__route__drc_errors__iter:8": 6,
  "detailedroute__route__drc_errors__iter:9": 3,
  "detailedroute__route__net": 17710,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 175516,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 175516,
  "detailedroute__route__wirelength": 256917,
  "detailedroute__route__wirelength__iter:1": 257962,
  "detailedroute__route__wirelength__iter:10": 256915,
  "detailedroute__route__wirelength__iter:11": 256917,
  "detailedroute__route__wirelength__iter:12": 256917,
  "detailedroute__route__wirelength__iter:2": 257717,
  "detailedroute__route__wirelength__iter:3": 257174,
  "detailedroute__route__wirelength__iter:4": 256995,
  "detailedroute__route__wirelength__iter:5": 256946,
  "detailedroute__route__wirelength__iter:6": 256922,
  "detailedroute__route__wirelength__iter:7": 256913,
  "detailedroute__route__wirelength__iter:8": 256916,
  "detailedroute__route__wirelength__iter:9": 256915,
  "finish__clock__skew__hold": 82.9476,
  "finish__clock__skew__setup": 79.245,
  "finish__cpu__total": 57.93,
  "finish__design__core__area": 30384.5,
  "finish__design__die__area": 32000.6,
  "finish__design__instance__area": 14386,
  "finish__design__instance__area__macros": 0,
  "finish__design__instance__area__stdcell": 14386,
  "finish__design__instance__count": 17551,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 17551,
  "finish__design__instance__utilization": 0.473467,
  "finish__design__instance__utilization__stdcell": 0.473467,
  "finish__design__io": 264,
  "finish__mem__peak": 1435048.0,
  "finish__power__internal__total": 0.0205112,
  "finish__power__leakage__total": 2.06637e-08,
  "finish__power__switching__total": 0.0108765,
  "finish__power__total": 0.0313877,
  "finish__runtime__total": "1:00.62",
  "finish__timing__drv__hold_violation_count": 0.0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.96255,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.429,
  "finish__timing__drv__setup_violation_count": 1.0,
  "finish__timing__setup__tns": -2468.53,
  "finish__timing__setup__ws": -392.826,
  "finish__timing__wns_percent_delay": -10.098722,
  "floorplan__cpu__total": 3.55,
  "floorplan__design__core__area": 30384.5,
  "floorplan__design__die__area": 32000.6,
  "floorplan__design__instance__area": 8719.39,
  "floorplan__design__instance__area__macros": 0,
  "floorplan__design__instance__area__stdcell": 8719.39,
  "floorplan__design__instance__count": 15366,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 15366,
  "floorplan__design__instance__utilization": 0.286969,
  "floorplan__design__instance__utilization__stdcell": 0.286969,
  "floorplan__design__io": 264,
  "floorplan__mem__peak": 274040.0,
  "floorplan__power__internal__total": 0.00822864,
  "floorplan__power__leakage__total": 8.63457e-09,
  "floorplan__power__switching__total": 0.00470709,
  "floorplan__power__total": 0.0129357,
  "floorplan__runtime__total": "0:03.77",
  "floorplan__timing__setup__tns": -11524300.0,
  "floorplan__timing__setup__ws": -8234.62,
  "globalplace__cpu__total": 21.06,
  "globalplace__design__core__area": 30384.5,
  "globalplace__design__die__area": 32000.6,
  "globalplace__design__instance__area": 8719.39,
  "globalplace__design__instance__area__macros": 0,
  "globalplace__design__instance__area__stdcell": 8719.39,
  "globalplace__design__instance__count": 15366,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 15366,
  "globalplace__design__instance__utilization": 0.286969,
  "globalplace__design__instance__utilization__stdcell": 0.286969,
  "globalplace__design__io": 264,
  "globalplace__mem__peak": 362340.0,
  "globalplace__power__internal__total": 0.00813015,
  "globalplace__power__leakage__total": 8.63457e-09,
  "globalplace__power__switching__total": 0.0116131,
  "globalplace__power__total": 0.0197432,
  "globalplace__runtime__total": "0:21.44",
  "globalplace__timing__setup__tns": -36392500.0,
  "globalplace__timing__setup__ws": -22120.9,
  "globalroute__antenna__violating__nets": 0,
  "globalroute__antenna__violating__pins": 0,
  "globalroute__clock__skew__hold": 927.419,
  "globalroute__clock__skew__setup": 927.413,
  "globalroute__design__core__area": 30384.5,
  "globalroute__design__die__area": 32000.6,
  "globalroute__design__instance__area": 14386,
  "globalroute__design__instance__area__macros": 0,
  "globalroute__design__instance__area__stdcell": 14386,
  "globalroute__design__instance__count": 17551,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__stdcell": 17551,
  "globalroute__design__instance__utilization": 0.473467,
  "globalroute__design__instance__utilization__stdcell": 0.473467,
  "globalroute__design__io": 264,
  "globalroute__power__internal__total": 0.0204311,
  "globalroute__power__leakage__total": 2.06637e-08,
  "globalroute__power__switching__total": 0.0208722,
  "globalroute__power__total": 0.0413034,
  "globalroute__timing__clock__slack": -1604.443,
  "globalroute__timing__drv__hold_violation_count": 1,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.937675,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1e+30,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.375878,
  "globalroute__timing__drv__setup_violation_count": 1885,
  "globalroute__timing__setup__tns": -1724170.0,
  "globalroute__timing__setup__ws": -1604.44,
  "placeopt__cpu__total": 21.06,
  "placeopt__design__core__area": 30384.5,
  "placeopt__design__core__area__pre_opt": 30384.5,
  "placeopt__design__die__area": 32000.6,
  "placeopt__design__die__area__pre_opt": 32000.6,
  "placeopt__design__instance__area": 12852.4,
  "placeopt__design__instance__area__macros": 0,
  "placeopt__design__instance__area__macros__pre_opt": 0,
  "placeopt__design__instance__area__pre_opt": 8719.39,
  "placeopt__design__instance__area__stdcell": 12852.4,
  "placeopt__design__instance__area__stdcell__pre_opt": 8719.39,
  "placeopt__design__instance__count": 15653,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 15366,
  "placeopt__design__instance__count__stdcell": 15653,
  "placeopt__design__instance__count__stdcell__pre_opt": 15366,
  "placeopt__design__instance__utilization": 0.422993,
  "placeopt__design__instance__utilization__pre_opt": 0.286969,
  "placeopt__design__instance__utilization__stdcell": 0.422993,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.286969,
  "placeopt__design__io": 264,
  "placeopt__design__io__pre_opt": 264,
  "placeopt__mem__peak": 362340.0,
  "placeopt__power__internal__total": 0.0183327,
  "placeopt__power__internal__total__pre_opt": 0.00813015,
  "placeopt__power__leakage__total": 1.75289e-08,
  "placeopt__power__leakage__total__pre_opt": 8.63457e-09,
  "placeopt__power__switching__total": 0.017104,
  "placeopt__power__switching__total__pre_opt": 0.0116131,
  "placeopt__power__total": 0.0354367,
  "placeopt__power__total__pre_opt": 0.0197432,
  "placeopt__runtime__total": "0:21.44",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.954845,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.0346096,
  "placeopt__timing__drv__setup_violation_count": 1885,
  "placeopt__timing__setup__tns": -3491890.0,
  "placeopt__timing__setup__tns__pre_opt": -36392500.0,
  "placeopt__timing__setup__ws": -2641.67,
  "placeopt__timing__setup__ws__pre_opt": -22120.9,
  "run__flow__design": "ibex",
  "run__flow__generate_date": "2023-03-22 03:25",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-7349-gc2178765e",
  "run__flow__platform": "intel22",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1uW",
  "run__flow__platform__resistance_units": "1ohm",
  "run__flow__platform__time_units": "1ps",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "a607544f23c3722265255b1a06084a4de3ddd4f9",
  "run__flow__scripts_commit": "757898df221d1e001060985202fc05b49aaa248e",
  "run__flow__uuid": "cc7e46e2-5a7d-45cf-86a9-5efeef938310",
  "run__flow__variant": "base",
  "synth__cpu__total": 125.15,
  "synth__design__instance__area__stdcell": 9175.67028,
  "synth__design__instance__count__stdcell": 16702.0,
  "synth__mem__peak": 370380.0,
  "synth__runtime__total": "2:10.46",
  "total_time": "0:04:15.470000"
}