// Seed: 3455664069
module module_0 ();
  always @* begin
    if (id_1) begin
      while (id_1)
      @(1) begin
        if (1) begin
          id_1 = id_1 - id_1++;
        end else $display(id_1);
        #1;
        release id_1;
      end
    end
  end
endmodule
module module_1 (
    output logic module_1,
    input tri0 id_1,
    input tri0 id_2,
    input supply1 id_3,
    input tri0 id_4
);
  always @(id_2) begin
    id_0 <= 1;
  end
  module_0();
  tri0 id_6;
  wire id_7;
  assign id_6 = 1'h0;
endmodule
