module wrapper (
  // inputs
  input  logic [17:0] SW,
  input logic [3:0] KEY,
  
  // outputs
  output logic [17:0] LEDR,
  output logic [7:0] LEDG,
  
);

  design_1 dut (
    .data0_i (  SW[2:0]),
    .data1_i (  SW[5:3]),
    .sel_i   (  SW[7:6]),
    .result_o(LEDR[2:0])
  );

endmodule : wrapper​17:22/-strong/-heart:>:o:-((:-h 19:57  Hôm qua