RISC-V VECTOR EXTENSION TEST SUITE REFERENCE
============================================

External Test Repository: riscv-vector-tests
Source: github.com/chipsalliance/riscv-vector-tests
Location: configs/v/*.toml

Total Tests: 629 instruction test configurations

Test Format
-----------
Each .toml file defines test cases for one instruction variant:
- Test vectors for different SEW (e8, e16, e32, e64)
- Edge cases and corner values
- Self-checking assembly generated using Spike as reference
- Configurable for different LMUL (mf8 to m8) and VLEN (64-65536)

Test Organization by Category
==============================

CONFIGURATION (3 tests)
-----------------------
vsetvli.toml, vsetivli.toml, vsetvl.toml

MEMORY OPERATIONS (130 tests)
------------------------------
Unit-stride loads/stores (10 tests):
  vle8.v, vle16.v, vle32.v, vle64.v, vlm.v
  vse8.v, vse16.v, vse32.v, vse64.v, vsm.v

Strided loads/stores (8 tests):
  vlse8.v, vlse16.v, vlse32.v, vlse64.v
  vsse8.v, vsse16.v, vsse32.v, vsse64.v

Indexed loads/stores (16 tests):
  vluxei8.v, vluxei16.v, vluxei32.v, vluxei64.v
  vloxei8.v, vloxei16.v, vloxei32.v, vloxei64.v
  vsuxei8.v, vsuxei16.v, vsuxei32.v, vsuxei64.v
  vsoxei8.v, vsoxei16.v, vsoxei32.v, vsoxei64.v

Fault-only-first loads (4 tests):
  vle8ff.v, vle16ff.v, vle32ff.v, vle64ff.v

Whole register loads/stores (16 tests):
  vl1re8.v, vl1re16.v, vl1re32.v, vl1re64.v
  vl2re8.v, vl2re16.v, vl2re32.v, vl2re64.v
  vl4re8.v, vl4re16.v, vl4re32.v, vl4re64.v
  vl8re8.v, vl8re16.v, vl8re32.v, vl8re64.v
  vs1r.v, vs2r.v, vs4r.v, vs8r.v

Segment loads/stores (76 tests):
  vlseg[2-8]e[8,16,32,64].v (28 unit-stride segment loads)
  vsseg[2-8]e[8,16,32,64].v (28 unit-stride segment stores)
  vlseg[2-8]e[8,16,32,64]ff.v (28 fault-only-first segment loads)
  vlsseg[2-8]e[8,16,32,64].v (28 strided segment loads)
  vssseg[2-8]e[8,16,32,64].v (28 strided segment stores)
  vluxseg[2-8]ei[8,16,32,64].v (112 indexed unordered segment loads)
  vloxseg[2-8]ei[8,16,32,64].v (112 indexed ordered segment loads)
  vsuxseg[2-8]ei[8,16,32,64].v (112 indexed unordered segment stores)
  vsoxseg[2-8]ei[8,16,32,64].v (112 indexed ordered segment stores)

INTEGER ARITHMETIC (77 tests)
------------------------------
Add/subtract (7 tests):
  vadd.vv, vadd.vx, vadd.vi
  vsub.vv, vsub.vx
  vrsub.vx, vrsub.vi

Bitwise logical (9 tests):
  vand.vv, vand.vx, vand.vi
  vor.vv, vor.vx, vor.vi
  vxor.vv, vxor.vx, vxor.vi

Shifts (9 tests):
  vsll.vv, vsll.vx, vsll.vi
  vsrl.vv, vsrl.vx, vsrl.vi
  vsra.vv, vsra.vx, vsra.vi

Comparisons (18 tests):
  vmseq.vv, vmseq.vx, vmseq.vi
  vmsne.vv, vmsne.vx, vmsne.vi
  vmsltu.vv, vmsltu.vx
  vmslt.vv, vmslt.vx
  vmsleu.vv, vmsleu.vx, vmsleu.vi
  vmsle.vv, vmsle.vx, vmsle.vi
  vmsgtu.vv, vmsgtu.vx, vmsgtu.vi
  vmsgt.vv, vmsgt.vx, vmsgt.vi

Min/max (8 tests):
  vminu.vv, vminu.vx
  vmin.vv, vmin.vx
  vmaxu.vv, vmaxu.vx
  vmax.vv, vmax.vx

Multiply (10 tests):
  vmul.vv, vmul.vx
  vmulh.vv, vmulh.vx
  vmulhu.vv, vmulhu.vx
  vmulhsu.vv, vmulhsu.vx
  vmacc.vv, vmacc.vx

Divide/remainder (8 tests):
  vdivu.vv, vdivu.vx
  vdiv.vv, vdiv.vx
  vremu.vv, vremu.vx
  vrem.vv, vrem.vx

Multiply-add (8 tests):
  vmadd.vv, vmadd.vx
  vnmsac.vv, vnmsac.vx
  vnmsub.vv, vnmsub.vx

Carry/borrow (14 tests):
  vadc.vvm, vadc.vxm, vadc.vim
  vmadc.vvm, vmadc.vxm, vmadc.vim
  vmadc.vv, vmadc.vx
  vsbc.vvm, vsbc.vxm
  vmsbc.vvm, vmsbc.vxm
  vmsbc.vv, vmsbc.vx

Merge/move (13 tests):
  vmerge.vvm, vmerge.vxm, vmerge.vim
  vmv.v.v, vmv.v.x, vmv.v.i
  vmv.x.s, vmv.s.x
  vmv1r.v, vmv2r.v, vmv4r.v, vmv8r.v

Extension (6 tests):
  vzext.vf2, vzext.vf4, vzext.vf8
  vsext.vf2, vsext.vf4, vsext.vf8

WIDENING/NARROWING INTEGER (27 tests)
--------------------------------------
Widening add/subtract (8 tests):
  vwaddu.vv, vwaddu.vx, vwaddu.wv, vwaddu.wx
  vwadd.vv, vwadd.vx, vwadd.wv, vwadd.wx
  vwsubu.vv, vwsubu.vx, vwsubu.wv, vwsubu.wx
  vwsub.vv, vwsub.vx, vwsub.wv, vwsub.wx

Widening multiply (12 tests):
  vwmulu.vv, vwmulu.vx
  vwmul.vv, vwmul.vx
  vwmulsu.vv, vwmulsu.vx
  vwmaccu.vv, vwmaccu.vx
  vwmacc.vv, vwmacc.vx
  vwmaccsu.vv, vwmaccsu.vx
  vwmaccus.vx

Narrowing shifts (6 tests):
  vnsrl.wv, vnsrl.wx, vnsrl.wi
  vnsra.wv, vnsra.wx, vnsra.wi

FIXED-POINT (32 tests)
-----------------------
Saturating add/subtract (10 tests):
  vsaddu.vv, vsaddu.vx, vsaddu.vi
  vsadd.vv, vsadd.vx, vsadd.vi
  vssubu.vv, vssubu.vx
  vssub.vv, vssub.vx

Averaging add/subtract (8 tests):
  vaaddu.vv, vaaddu.vx
  vaadd.vv, vaadd.vx
  vasubu.vv, vasubu.vx
  vasub.vv, vasub.vx

Fractional multiply (2 tests):
  vsmul.vv, vsmul.vx

Scaling shifts (6 tests):
  vssrl.vv, vssrl.vx, vssrl.vi
  vssra.vv, vssra.vx, vssra.vi

Narrowing clips (6 tests):
  vnclipu.wv, vnclipu.wx, vnclipu.wi
  vnclip.wv, vnclip.wx, vnclip.wi

FLOATING-POINT (119 tests)
---------------------------
Single-width arithmetic (24 tests):
  vfadd.vv, vfadd.vf
  vfsub.vv, vfsub.vf
  vfrsub.vf
  vfmul.vv, vfmul.vf
  vfdiv.vv, vfdiv.vf
  vfrdiv.vf
  vfmacc.vv, vfmacc.vf
  vfnmacc.vv, vfnmacc.vf
  vfmsac.vv, vfmsac.vf
  vfnmsac.vv, vfnmsac.vf
  vfmadd.vv, vfmadd.vf
  vfnmadd.vv, vfnmadd.vf
  vfmsub.vv, vfmsub.vf
  vfnmsub.vv, vfnmsub.vf

Square-root and reciprocal (4 tests):
  vfsqrt.v
  vfrec7.v
  vfrsqrt7.v

Min/max (4 tests):
  vfmin.vv, vfmin.vf
  vfmax.vv, vfmax.vf

Sign injection (6 tests):
  vfsgnj.vv, vfsgnj.vf
  vfsgnjn.vv, vfsgnjn.vf
  vfsgnjx.vv, vfsgnjx.vf

Compare (10 tests):
  vmfeq.vv, vmfeq.vf
  vmfne.vv, vmfne.vf
  vmflt.vv, vmflt.vf
  vmfle.vv, vmfle.vf
  vmfgt.vf
  vmfge.vf

Classify (1 test):
  vfclass.v

Merge/move (3 tests):
  vfmerge.vfm
  vfmv.v.f
  vfmv.f.s, vfmv.s.f

Conversions (14 tests):
  vfcvt.xu.f.v, vfcvt.x.f.v
  vfcvt.rtz.xu.f.v, vfcvt.rtz.x.f.v
  vfcvt.f.xu.v, vfcvt.f.x.v

Widening operations (26 tests):
  vfwadd.vv, vfwadd.vf, vfwadd.wv, vfwadd.wf
  vfwsub.vv, vfwsub.vf, vfwsub.wv, vfwsub.wf
  vfwmul.vv, vfwmul.vf
  vfwmacc.vv, vfwmacc.vf
  vfwmsac.vv, vfwmsac.vf
  vfwnmacc.vv, vfwnmacc.vf
  vfwnmsac.vv, vfwnmsac.vf
  vfwcvt.xu.f.v, vfwcvt.x.f.v
  vfwcvt.rtz.xu.f.v, vfwcvt.rtz.x.f.v
  vfwcvt.f.xu.v, vfwcvt.f.x.v
  vfwcvt.f.f.v

Narrowing operations (9 tests):
  vfncvt.xu.f.w, vfncvt.x.f.w
  vfncvt.rtz.xu.f.w, vfncvt.rtz.x.f.w
  vfncvt.f.xu.w, vfncvt.f.x.w
  vfncvt.f.f.w
  vfncvt.rod.f.f.w

Slides (2 tests):
  vfslide1up.vf
  vfslide1down.vf

REDUCTIONS (16 tests)
---------------------
Integer reductions (10 tests):
  vredsum.vs
  vredand.vs
  vredor.vs
  vredxor.vs
  vredminu.vs
  vredmin.vs
  vredmaxu.vs
  vredmax.vs
  vwredsumu.vs
  vwredsum.vs

Floating-point reductions (6 tests):
  vfredosum.vs
  vfredusum.vs
  vfredmin.vs
  vfredmax.vs
  vfwredosum.vs
  vfwredusum.vs

MASK OPERATIONS (16 tests)
---------------------------
Mask logical (8 tests):
  vmand.mm
  vmnand.mm
  vmandn.mm
  vmxor.mm
  vmor.mm
  vmnor.mm
  vmorn.mm
  vmxnor.mm

Mask manipulation (5 tests):
  vcpop.m
  vfirst.m
  vmsbf.m
  vmsif.m
  vmsof.m

Mask index operations (2 tests):
  viota.m
  vid.v

PERMUTATIONS (21 tests)
------------------------
Slides (6 tests):
  vslideup.vx, vslideup.vi
  vslidedown.vx, vslidedown.vi
  vslide1up.vx
  vslide1down.vx

Gather (4 tests):
  vrgather.vv, vrgather.vx, vrgather.vi
  vrgatherei16.vv

Compress (1 test):
  vcompress.vm

Summary by Plan File
====================
01_configuration.txt: 3 tests
02_memory_unit_stride.txt: 10 tests
03_memory_strided_indexed.txt: 24 tests
04_memory_segment.txt: 96 tests
05_integer_arithmetic.txt: 77 tests
06_integer_widening_narrowing.txt: 27 tests
07_float_arithmetic.txt: 119 tests
08_float_widening_conversions.txt: (included in FP count)
09_reductions.txt: 16 tests
10_mask_operations.txt: 16 tests
11_permutations.txt: 21 tests
12_fixed_point.txt: 32 tests

Notes
-----
- Some plan files (like 08_float_widening_conversions.txt) share tests with
  related files (07_float_arithmetic.txt)
- Tests are self-checking: they compare results against Spike simulator
- Each test can be configured for different SEW, LMUL, and VLEN parameters
- Test generation is automated via Go-based generator
- Test coverage is comprehensive: all documented instruction variants in the
  plan files have corresponding test configs in the repository
