#! 
:ivl_version "13.0 (devel)" "(s20221226-533-g676b36e45-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "d:\Senior_Project_Local\oss-cad-suite\lib\ivl\system.vpi";
:vpi_module "d:\Senior_Project_Local\oss-cad-suite\lib\ivl\vhdl_sys.vpi";
:vpi_module "d:\Senior_Project_Local\oss-cad-suite\lib\ivl\vhdl_textio.vpi";
:vpi_module "d:\Senior_Project_Local\oss-cad-suite\lib\ivl\v2005_math.vpi";
:vpi_module "d:\Senior_Project_Local\oss-cad-suite\lib\ivl\va_math.vpi";
S_00000203f973b980 .scope module, "test" "test" 2 1;
 .timescale 0 0;
L_00000203f979c028 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000203f979bf00_0 .net *"_ivl_3", 3 0, L_00000203f979c028;  1 drivers
L_00000203f979c070 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000203f979a880_0 .net *"_ivl_8", 3 0, L_00000203f979c070;  1 drivers
v00000203f979ae20_0 .net "angle_done", 0 0, v00000203f9738e90_0;  1 drivers
v00000203f979a420_0 .var "angle_update", 0 0;
v00000203f979b3c0_0 .var "clock", 0 0;
v00000203f979aba0_0 .var "current_angle", 7 0;
v00000203f979bd20_0 .var "done", 0 0;
v00000203f979b640_0 .net "pwm_direction", 0 0, L_00000203f979a6a0;  1 drivers
v00000203f979a4c0_0 .net "pwm_done", 0 0, v00000203f9738cb0_0;  1 drivers
v00000203f979bdc0_0 .net "pwm_enable", 0 0, v00000203f979a380_0;  1 drivers
v00000203f979b960_0 .net "pwm_ratio", 7 0, v00000203f979bb40_0;  1 drivers
v00000203f979a100_0 .net "pwm_signal", 0 0, L_00000203f9728340;  1 drivers
v00000203f979baa0_0 .net "pwm_update", 0 0, v00000203f979a560_0;  1 drivers
v00000203f979a600_0 .var "reset_n", 0 0;
v00000203f979bbe0_0 .var "target_angle", 7 0;
v00000203f979be60_0 .var "timeout", 7 0;
L_00000203f979a9c0 .concat [ 8 4 0 0], v00000203f979bbe0_0, L_00000203f979c028;
L_00000203f979ac40 .concat [ 8 4 0 0], v00000203f979aba0_0, L_00000203f979c070;
S_00000203f973bb10 .scope module, "dut" "pwm" 2 95, 3 4 0, S_00000203f973b980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset_n";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "pwm_enable";
    .port_info 3 /INPUT 8 "pwm_ratio";
    .port_info 4 /INPUT 1 "pwm_update";
    .port_info 5 /OUTPUT 1 "pwm_done";
    .port_info 6 /OUTPUT 1 "pwm_signal";
L_00000203f9728340 .functor AND 1, v00000203f979a380_0, L_00000203f979b500, C4<1>, C4<1>;
v00000203f97385d0_0 .net *"_ivl_0", 0 0, L_00000203f979b500;  1 drivers
v00000203f9738d50_0 .net "clock", 0 0, v00000203f979b3c0_0;  1 drivers
v00000203f9738ad0_0 .var "pwm_counter", 7 0;
v00000203f9738cb0_0 .var "pwm_done", 0 0;
v00000203f9738710_0 .net "pwm_enable", 0 0, v00000203f979a380_0;  alias, 1 drivers
v00000203f9737f90_0 .net "pwm_ratio", 7 0, v00000203f979bb40_0;  alias, 1 drivers
v00000203f9738b70_0 .net "pwm_signal", 0 0, L_00000203f9728340;  alias, 1 drivers
v00000203f9738df0_0 .var "pwm_target", 7 0;
v00000203f97387b0_0 .net "pwm_update", 0 0, v00000203f979a560_0;  alias, 1 drivers
v00000203f9738990_0 .net "reset_n", 0 0, v00000203f979a600_0;  1 drivers
E_00000203f96bfba0/0 .event negedge, v00000203f9738990_0;
E_00000203f96bfba0/1 .event posedge, v00000203f9738d50_0;
E_00000203f96bfba0 .event/or E_00000203f96bfba0/0, E_00000203f96bfba0/1;
L_00000203f979b500 .cmp/ge 8, v00000203f9738df0_0, v00000203f9738ad0_0;
S_00000203f96cedf0 .scope module, "dut0" "angle_to_pwm" 2 81, 4 6 0, S_00000203f973b980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset_n";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 12 "target_angle";
    .port_info 3 /INPUT 12 "current_angle";
    .port_info 4 /INPUT 1 "pwm_done";
    .port_info 5 /INPUT 1 "angle_update";
    .port_info 6 /OUTPUT 1 "angle_done";
    .port_info 7 /OUTPUT 1 "pwm_enable";
    .port_info 8 /OUTPUT 1 "pwm_update";
    .port_info 9 /OUTPUT 8 "pwm_ratio";
    .port_info 10 /OUTPUT 1 "pwm_direction";
P_00000203f96cef80 .param/l "ACCEL" 1 4 22, C4<01>;
P_00000203f96cefb8 .param/l "BIG_DELTA" 1 4 28, C4<11111111>;
P_00000203f96ceff0 .param/l "CRUISE" 1 4 23, C4<10>;
P_00000203f96cf028 .param/l "DECCEL" 1 4 24, C4<11>;
P_00000203f96cf060 .param/l "IDLE" 1 4 21, C4<00>;
P_00000203f96cf098 .param/l "MED_DELTA" 1 4 27, C4<01111000>;
P_00000203f96cf0d0 .param/l "PROFILE_DELAY_TARGET" 1 4 30, C4<000000000011>;
P_00000203f96cf108 .param/l "SMALL_DELTA" 1 4 26, C4<00110010>;
P_00000203f96cf140 .param/l "TARGET_TOLERANCE" 1 4 31, C4<0000000000010>;
v00000203f9738e90_0 .var "angle_done", 0 0;
v00000203f9738030_0 .net "angle_update", 0 0, v00000203f979a420_0;  1 drivers
v00000203f97380d0_0 .net "clock", 0 0, v00000203f979b3c0_0;  alias, 1 drivers
v00000203f9738170_0 .var "curr_step", 7 0;
v00000203f97382b0_0 .net "current_angle", 11 0, L_00000203f979ac40;  1 drivers
v00000203f9738350_0 .var "delta_angle", 12 0;
v00000203f97388f0_0 .var "ns", 1 0;
v00000203f97383f0_0 .var "num_steps", 7 0;
v00000203f9738490 .array "profile", 0 15, 7 0;
v00000203f9738530_0 .var "profile_delay", 11 0;
v00000203f979ad80_0 .var "ps", 1 0;
v00000203f979a1a0_0 .net "pwm_direction", 0 0, L_00000203f979a6a0;  alias, 1 drivers
v00000203f979a060_0 .net "pwm_done", 0 0, v00000203f9738cb0_0;  alias, 1 drivers
v00000203f979a380_0 .var "pwm_enable", 0 0;
v00000203f979bb40_0 .var "pwm_ratio", 7 0;
v00000203f979a560_0 .var "pwm_update", 0 0;
v00000203f979ab00_0 .net "reset_n", 0 0, v00000203f979a600_0;  alias, 1 drivers
v00000203f979b5a0_0 .net "target_angle", 11 0, L_00000203f979a9c0;  1 drivers
E_00000203f96c0260/0 .event anyedge, v00000203f979ad80_0, v00000203f9738350_0, v00000203f9738030_0, v00000203f9738170_0;
E_00000203f96c0260/1 .event anyedge, v00000203f97383f0_0;
E_00000203f96c0260 .event/or E_00000203f96c0260/0, E_00000203f96c0260/1;
E_00000203f96c0ba0 .event negedge, v00000203f9738990_0;
L_00000203f979a6a0 .part v00000203f9738350_0, 12, 1;
    .scope S_00000203f96cedf0;
T_0 ;
    %wait E_00000203f96c0ba0;
    %pushi/vec4 6, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000203f9738490, 4, 0;
    %pushi/vec4 18, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000203f9738490, 4, 0;
    %pushi/vec4 29, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000203f9738490, 4, 0;
    %pushi/vec4 39, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000203f9738490, 4, 0;
    %pushi/vec4 49, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000203f9738490, 4, 0;
    %pushi/vec4 59, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000203f9738490, 4, 0;
    %pushi/vec4 68, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000203f9738490, 4, 0;
    %pushi/vec4 76, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000203f9738490, 4, 0;
    %pushi/vec4 84, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000203f9738490, 4, 0;
    %pushi/vec4 91, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000203f9738490, 4, 0;
    %pushi/vec4 98, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000203f9738490, 4, 0;
    %pushi/vec4 104, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000203f9738490, 4, 0;
    %pushi/vec4 110, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000203f9738490, 4, 0;
    %pushi/vec4 115, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000203f9738490, 4, 0;
    %pushi/vec4 119, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000203f9738490, 4, 0;
    %pushi/vec4 123, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000203f9738490, 4, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_00000203f96cedf0;
T_1 ;
    %wait E_00000203f96bfba0;
    %load/vec4 v00000203f979ab00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000203f979ad80_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000203f9738350_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000203f9738170_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v00000203f979bb40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000203f979a380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000203f979a560_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000203f9738530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000203f9738e90_0, 0;
    %pushi/vec4 120, 0, 8;
    %assign/vec4 v00000203f97383f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000203f97388f0_0;
    %assign/vec4 v00000203f979ad80_0, 0;
    %load/vec4 v00000203f97382b0_0;
    %load/vec4 v00000203f979b5a0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.2, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000203f979b5a0_0;
    %load/vec4 v00000203f97382b0_0;
    %sub;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000203f9738350_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000203f97382b0_0;
    %load/vec4 v00000203f979b5a0_0;
    %sub;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000203f9738350_0, 0;
T_1.3 ;
    %load/vec4 v00000203f979ad80_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000203f9738170_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v00000203f979bb40_0, 0;
    %load/vec4 v00000203f979a060_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000203f979a560_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000203f979a560_0, 0;
T_1.7 ;
    %load/vec4 v00000203f9738350_0;
    %cmpi/u 10, 0, 13;
    %jmp/0xz  T_1.8, 5;
    %pushi/vec4 50, 0, 8;
    %assign/vec4 v00000203f97383f0_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v00000203f9738350_0;
    %cmpi/u 30, 0, 13;
    %jmp/0xz  T_1.10, 5;
    %pushi/vec4 120, 0, 8;
    %assign/vec4 v00000203f97383f0_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v00000203f97383f0_0, 0;
T_1.11 ;
T_1.9 ;
T_1.4 ;
    %load/vec4 v00000203f979ad80_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_1.12, 4;
    %load/vec4 v00000203f9738350_0;
    %parti/s 1, 12, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 128, 0, 8;
    %load/vec4 v00000203f9738170_0;
    %parti/s 4, 4, 4;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000203f9738490, 4;
    %sub;
    %assign/vec4 v00000203f979bb40_0, 0;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 128, 0, 8;
    %load/vec4 v00000203f9738170_0;
    %parti/s 4, 4, 4;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000203f9738490, 4;
    %add;
    %assign/vec4 v00000203f979bb40_0, 0;
T_1.15 ;
    %load/vec4 v00000203f979a060_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.16, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000203f979a560_0, 0;
    %jmp T_1.17;
T_1.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000203f979a560_0, 0;
    %load/vec4 v00000203f9738530_0;
    %addi 1, 0, 12;
    %assign/vec4 v00000203f9738530_0, 0;
T_1.17 ;
    %load/vec4 v00000203f9738530_0;
    %cmpi/e 3, 0, 12;
    %jmp/0xz  T_1.18, 4;
    %load/vec4 v00000203f9738170_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000203f9738170_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000203f9738530_0, 0;
T_1.18 ;
    %jmp T_1.13;
T_1.12 ;
    %load/vec4 v00000203f979ad80_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_1.20, 4;
    %load/vec4 v00000203f9738350_0;
    %parti/s 1, 12, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.22, 4;
    %pushi/vec4 128, 0, 8;
    %load/vec4 v00000203f9738170_0;
    %parti/s 4, 4, 4;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000203f9738490, 4;
    %sub;
    %assign/vec4 v00000203f979bb40_0, 0;
    %jmp T_1.23;
T_1.22 ;
    %pushi/vec4 128, 0, 8;
    %load/vec4 v00000203f9738170_0;
    %parti/s 4, 4, 4;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000203f9738490, 4;
    %add;
    %assign/vec4 v00000203f979bb40_0, 0;
T_1.23 ;
    %load/vec4 v00000203f979a060_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.24, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000203f979a560_0, 0;
    %jmp T_1.25;
T_1.24 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000203f979a560_0, 0;
    %load/vec4 v00000203f9738530_0;
    %addi 1, 0, 12;
    %assign/vec4 v00000203f9738530_0, 0;
T_1.25 ;
    %load/vec4 v00000203f9738530_0;
    %cmpi/e 3, 0, 12;
    %jmp/0xz  T_1.26, 4;
    %load/vec4 v00000203f9738170_0;
    %cmpi/u 1, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_1.28, 5;
    %load/vec4 v00000203f9738170_0;
    %subi 1, 0, 8;
    %assign/vec4 v00000203f9738170_0, 0;
T_1.28 ;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000203f9738530_0, 0;
T_1.26 ;
T_1.20 ;
T_1.13 ;
    %load/vec4 v00000203f979ad80_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000203f97388f0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.30, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000203f9738e90_0, 0;
    %jmp T_1.31;
T_1.30 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000203f9738e90_0, 0;
T_1.31 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000203f96cedf0;
T_2 ;
    %wait E_00000203f96c0260;
    %load/vec4 v00000203f979ad80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203f97388f0_0, 0, 2;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 2, 0, 13;
    %load/vec4 v00000203f9738350_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v00000203f9738030_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000203f97388f0_0, 0, 2;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203f97388f0_0, 0, 2;
T_2.7 ;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v00000203f9738170_0;
    %load/vec4 v00000203f97383f0_0;
    %cmp/e;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000203f97388f0_0, 0, 2;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000203f97388f0_0, 0, 2;
T_2.9 ;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v00000203f97383f0_0;
    %cmpi/e 50, 0, 8;
    %jmp/0xz  T_2.10, 4;
    %load/vec4 v00000203f9738350_0;
    %cmpi/u 4, 0, 13;
    %jmp/0xz  T_2.12, 5;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000203f97388f0_0, 0, 2;
    %jmp T_2.13;
T_2.12 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000203f97388f0_0, 0, 2;
T_2.13 ;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v00000203f97383f0_0;
    %cmpi/e 120, 0, 8;
    %jmp/0xz  T_2.14, 4;
    %load/vec4 v00000203f9738350_0;
    %cmpi/u 6, 0, 13;
    %jmp/0xz  T_2.16, 5;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000203f97388f0_0, 0, 2;
    %jmp T_2.17;
T_2.16 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000203f97388f0_0, 0, 2;
T_2.17 ;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v00000203f9738350_0;
    %cmpi/u 8, 0, 13;
    %jmp/0xz  T_2.18, 5;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000203f97388f0_0, 0, 2;
    %jmp T_2.19;
T_2.18 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000203f97388f0_0, 0, 2;
T_2.19 ;
T_2.15 ;
T_2.11 ;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v00000203f9738350_0;
    %cmpi/u 2, 0, 13;
    %jmp/0xz  T_2.20, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000203f97388f0_0, 0, 2;
    %jmp T_2.21;
T_2.20 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000203f97388f0_0, 0, 2;
T_2.21 ;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000203f973bb10;
T_3 ;
    %wait E_00000203f96bfba0;
    %load/vec4 v00000203f9738990_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000203f9738ad0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000203f9738df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000203f9738cb0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000203f9738ad0_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000203f9738ad0_0, 0;
    %load/vec4 v00000203f97387b0_0;
    %load/vec4 v00000203f9738ad0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v00000203f9737f90_0;
    %assign/vec4 v00000203f9738df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000203f9738cb0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000203f9738cb0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000203f973b980;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203f979a600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203f979b3c0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203f979bbe0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000203f979aba0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000203f979a420_0, 0, 1;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v00000203f979be60_0, 0, 8;
    %end;
    .thread T_4;
    .scope S_00000203f973b980;
T_5 ;
    %delay 1, 0;
    %load/vec4 v00000203f979b3c0_0;
    %inv;
    %store/vec4 v00000203f979b3c0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_00000203f973b980;
T_6 ;
    %wait E_00000203f96bfba0;
    %load/vec4 v00000203f979a600_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000203f979bd20_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000203f979ae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v00000203f979bd20_0;
    %inv;
    %assign/vec4 v00000203f979bd20_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000203f973b980;
T_7 ;
    %vpi_call 2 27 "$display", "Starting angle_to_pwm test" {0 0 0};
    %vpi_call 2 29 "$display", "Setting reset" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203f979a600_0, 0, 1;
    %vpi_call 2 32 "$display", "---------------------------------" {0 0 0};
    %vpi_call 2 33 "$display", "--- Starting Small Angle Test ---" {0 0 0};
    %vpi_call 2 34 "$display", "---------------------------------" {0 0 0};
    %pushi/vec4 18, 0, 8;
    %store/vec4 v00000203f979bbe0_0, 0, 8;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v00000203f979aba0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203f979a420_0, 0, 1;
T_7.0 ;
    %load/vec4 v00000203f979bd20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_7.1, 8;
    %delay 4000, 0;
    %load/vec4 v00000203f979aba0_0;
    %addi 1, 0, 8;
    %store/vec4 v00000203f979aba0_0, 0, 8;
    %load/vec4 v00000203f979be60_0;
    %subi 1, 0, 8;
    %store/vec4 v00000203f979be60_0, 0, 8;
    %jmp T_7.0;
T_7.1 ;
    %delay 10000, 0;
    %vpi_call 2 44 "$display", "---------------------------------" {0 0 0};
    %vpi_call 2 45 "$display", "--- Starting Small Angle Test ---" {0 0 0};
    %vpi_call 2 46 "$display", "---------------------------------" {0 0 0};
    %pushi/vec4 10, 0, 8;
    %store/vec4 v00000203f979bbe0_0, 0, 8;
    %pushi/vec4 18, 0, 8;
    %store/vec4 v00000203f979aba0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000203f979a420_0, 0, 1;
T_7.2 ;
    %load/vec4 v00000203f979bd20_0;
    %flag_set/vec4 8;
    %jmp/0xz T_7.3, 8;
    %delay 4000, 0;
    %load/vec4 v00000203f979aba0_0;
    %subi 1, 0, 8;
    %store/vec4 v00000203f979aba0_0, 0, 8;
    %load/vec4 v00000203f979be60_0;
    %subi 1, 0, 8;
    %store/vec4 v00000203f979be60_0, 0, 8;
    %jmp T_7.2;
T_7.3 ;
    %delay 10000, 0;
    %vpi_call 2 78 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_00000203f973b980;
T_8 ;
    %vpi_call 2 106 "$dumpfile", "a_to_p.vcd" {0 0 0};
    %vpi_call 2 107 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000203f973b980 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "d:\Senior_Project_Local\Senior_Project\fpga\pwm_ctrl\angle_to_pwm_tb.v";
    "d:\Senior_Project_Local\Senior_Project\fpga\pwm_ctrl\pwm.v";
    "d:\Senior_Project_Local\Senior_Project\fpga\pwm_ctrl\angle_to_pwm.v";
