Release 7.1.02i - xst H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "microblaze_0_wrapper_xst.prj"

---- Target Parameters
Target Device                      : xc3s100etq144-4
Output File Name                   : "../implementation/microblaze_0_wrapper/microblaze_0_wrapper.ngc"

---- Source Options
Top Module Name                    : microblaze_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
RTL Output                         : YES
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation/microblaze_0_wrapper}

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
The following parameters have been added:
Optimization Effort                : 1

=========================================================================

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/microblaze_types_pkg.vhd" in Library microblaze_v4_00_a.
Package <MicroBlaze_Types> compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/microblaze_types_pkg_body.vhd" in Library microblaze_v4_00_a.
Package body <MicroBlaze_Types> compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/microblaze_isa_be_pkg.vhd" in Library microblaze_v4_00_a.
Package <MicroBlaze_ISA> compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/pc_bit.vhd" in Library microblaze_v4_00_a.
Entity <PC_Bit> compiled.
Entity <PC_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/msr_reg_bit.vhd" in Library microblaze_v4_00_a.
Entity <MSR_Reg_Bit> compiled.
Entity <MSR_Reg_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" in Library microblaze_v4_00_a.
Entity <Result_Mux_Bit> compiled.
Entity <Result_Mux_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/all_zero_detect.vhd" in Library microblaze_v4_00_a.
Entity <all_zero_detect> compiled.
Entity <all_zero_detect> (Architecture <IMP>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/all_one_detect.vhd" in Library microblaze_v4_00_a.
Entity <all_one_detect> compiled.
Entity <all_one_detect> (Architecture <IMP>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/mux4.vhd" in Library microblaze_v4_00_a.
Entity <mux4> compiled.
Entity <mux4> (Architecture <IMP>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/add_sub_with_const.vhd" in Library microblaze_v4_00_a.
Entity <add_sub_with_const> compiled.
Entity <add_sub_with_const> (Architecture <IMP>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/carry_and_or.vhd" in Library microblaze_v4_00_a.
Entity <carry_and_or> compiled.
Entity <carry_and_or> (Architecture <IMP>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/find_first_bit.vhd" in Library microblaze_v4_00_a.
Entity <find_first_bit> compiled.
Entity <find_first_bit> (Architecture <IMP>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/carry_or.vhd" in Library microblaze_v4_00_a.
Entity <carry_or> compiled.
Entity <carry_or> (Architecture <IMP>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/subtract_with_borrow.vhd" in Library microblaze_v4_00_a.
Entity <subtract_with_borrow> compiled.
Entity <subtract_with_borrow> (Architecture <IMP>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" in Library microblaze_v4_00_a.
Entity <Shift_Logic_Bit> compiled.
Entity <Shift_Logic_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/carry_equal.vhd" in Library microblaze_v4_00_a.
Entity <carry_equal> compiled.
Entity <carry_equal> (Architecture <IMP>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/alu_bit.vhd" in Library microblaze_v4_00_a.
Entity <ALU_Bit> compiled.
Entity <ALU_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" in Library microblaze_v4_00_a.
Entity <Operand_Select_Bit> compiled.
Entity <Operand_Select_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/register_file_bit.vhd" in Library microblaze_v4_00_a.
Entity <Register_File_Bit> compiled.
Entity <Register_File_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/address_hit.vhd" in Library microblaze_v4_00_a.
Entity <address_hit> compiled.
Entity <address_hit> (Architecture <IMP>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/address_data_hit.vhd" in Library microblaze_v4_00_a.
Entity <address_data_hit> compiled.
Entity <address_data_hit> (Architecture <IMP>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/opb_data_mux.vhd" in Library microblaze_v4_00_a.
Entity <OPB_Data_Mux> compiled.
Entity <OPB_Data_Mux> (Architecture <imp>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/data_read_steering.vhd" in Library microblaze_v4_00_a.
Entity <Data_Read_Steering> compiled.
Entity <Data_Read_Steering> (Architecture <IMP>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/mux4_8.vhd" in Library microblaze_v4_00_a.
Entity <mux4_8> compiled.
Entity <mux4_8> (Architecture <IMP>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/mux2_8.vhd" in Library microblaze_v4_00_a.
Entity <mux2_8> compiled.
Entity <mux2_8> (Architecture <IMP>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/register_file.vhd" in Library microblaze_v4_00_a.
Entity <Register_File> compiled.
Entity <Register_File> (Architecture <IMP>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select.vhd" in Library microblaze_v4_00_a.
Entity <Operand_Select> compiled.
Entity <Operand_Select> (Architecture <IMP>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/alu.vhd" in Library microblaze_v4_00_a.
Entity <ALU> compiled.
Entity <ALU> (Architecture <IMP>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic.vhd" in Library microblaze_v4_00_a.
Entity <Shift_Logic_Module> compiled.
Entity <Shift_Logic_Module> (Architecture <IMP>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/barrel_shifter.vhd" in Library microblaze_v4_00_a.
Entity <barrel_shift> compiled.
Entity <barrel_shift> (Architecture <IMP>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/div_unit.vhd" in Library microblaze_v4_00_a.
Entity <Div_unit> compiled.
Entity <Div_unit> (Architecture <IMP>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/fpu.vhd" in Library microblaze_v4_00_a.
Entity <fpu> compiled.
Entity <fpu> (Architecture <IMP>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/mul_unit.vhd" in Library microblaze_v4_00_a.
Entity <MUL_Unit> compiled.
Entity <MUL_Unit> (Architecture <IMP>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux.vhd" in Library microblaze_v4_00_a.
Entity <Result_Mux> compiled.
Entity <Result_Mux> (Architecture <IMP>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/zero_detect.vhd" in Library microblaze_v4_00_a.
Entity <Zero_Detect> compiled.
Entity <Zero_Detect> (Architecture <IMP>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/msr_reg.vhd" in Library microblaze_v4_00_a.
Entity <MSR_Reg> compiled.
Entity <MSR_Reg> (Architecture <IMP>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/pc_module.vhd" in Library microblaze_v4_00_a.
Entity <PC_Module> compiled.
Entity <PC_Module> (Architecture <IMP>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/prefetch_buffer.vhd" in Library microblaze_v4_00_a.
Entity <PreFetch_Buffer> compiled.
Entity <PreFetch_Buffer> (Architecture <IMP>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/decode.vhd" in Library microblaze_v4_00_a.
Entity <Decode> compiled.
Entity <Decode> (Architecture <IMP>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/data_flow.vhd" in Library microblaze_v4_00_a.
Entity <Data_Flow> compiled.
Entity <Data_Flow> (Architecture <IMP>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/byte_doublet_handle.vhd" in Library microblaze_v4_00_a.
Entity <Byte_Doublet_Handle> compiled.
Entity <Byte_Doublet_Handle> (Architecture <IMP>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/dopb_interface.vhd" in Library microblaze_v4_00_a.
Entity <DOPB_Interface> compiled.
Entity <DOPB_Interface> (Architecture <IMP>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/iopb_interface.vhd" in Library microblaze_v4_00_a.
Entity <IOPB_Interface> compiled.
Entity <IOPB_Interface> (Architecture <IMP>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/debug.vhd" in Library microblaze_v4_00_a.
Entity <Debug> compiled.
Entity <Debug> (Architecture <IMP>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/fsl_module.vhd" in Library microblaze_v4_00_a.
Entity <FSL_Module> compiled.
Entity <FSL_Module> (Architecture <IMP>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/icache.vhd" in Library microblaze_v4_00_a.
Entity <ICache> compiled.
Entity <ICache> (Architecture <IMP>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/dcache.vhd" in Library microblaze_v4_00_a.
Entity <DCache> compiled.
Entity <DCache> (Architecture <IMP>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/exception_registers.vhd" in Library microblaze_v4_00_a.
Entity <exception_registers> compiled.
Entity <exception_registers> (Architecture <IMP>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/instr_mux.vhd" in Library microblaze_v4_00_a.
Entity <instr_mux> compiled.
Entity <instr_mux> (Architecture <IMP>) compiled.
Compiling vhdl file "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/microblaze.vhd" in Library microblaze_v4_00_a.
Entity <MicroBlaze> compiled.
Entity <MicroBlaze> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/temp/rufino/flashwriter/synthesis/../hdl/microblaze_0_wrapper.vhd" in Library work.
Entity <microblaze_0_wrapper> compiled.
Entity <microblaze_0_wrapper> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <microblaze_0_wrapper> (Architecture <STRUCTURE>).
    Set user-defined property "X_CORE_INFO =  microblaze_v4_00_a" for unit <microblaze_0_wrapper>.
Instantiating component <microblaze> from Library <microblaze_v4_00_a>.
WARNING:Xst:1542 - "C:/temp/rufino/flashwriter/synthesis/../hdl/microblaze_0_wrapper.vhd" line 432: No default binding for component: <microblaze>. Generic <C_DATA_SIZE> is not on the component.
WARNING:Xst:1542 - "C:/temp/rufino/flashwriter/synthesis/../hdl/microblaze_0_wrapper.vhd" line 432: No default binding for component: <microblaze>. Generic <C_DYNAMIC_BUS_SIZING> is not on the component.
Entity <microblaze_0_wrapper> analyzed. Unit <microblaze_0_wrapper> generated.

Analyzing generic Entity <microblaze> (Architecture <imp>).
	C_FAMILY = "spartan3e"
	C_INSTANCE = "microblaze_0"
	C_D_OPB = 1
	C_D_LMB = 0
	C_I_OPB = 1
	C_I_LMB = 0
	C_USE_BARREL = 0
	C_USE_DIV = 0
	C_USE_HW_MUL = 0
	C_USE_FPU = 0
	C_USE_MSR_INSTR = 0
	C_USE_PCMP_INSTR = 0
	C_UNALIGNED_EXCEPTIONS = 0
	C_ILL_OPCODE_EXCEPTION = 0
	C_IOPB_BUS_EXCEPTION = 0
	C_DOPB_BUS_EXCEPTION = 0
	C_DIV_ZERO_EXCEPTION = 0
	C_FPU_EXCEPTION = 0
	C_DEBUG_ENABLED = 1
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_INTERRUPT_IS_EDGE = 0
	C_EDGE_IS_POSITIVE = 1
	C_FSL_LINKS = 0
	C_FSL_DATA_SIZE = 32
	C_ICACHE_BASEADDR = <u>00000000000000000000000000000000
	C_ICACHE_HIGHADDR = <u>00111111111111111111111111111111
	C_USE_ICACHE = 0
	C_ALLOW_ICACHE_WR = 1
	C_ADDR_TAG_BITS = 0
	C_CACHE_BYTE_SIZE = 8192
	C_ICACHE_USE_FSL = 0
	C_DCACHE_BASEADDR = <u>00000000000000000000000000000000
	C_DCACHE_HIGHADDR = <u>00111111111111111111111111111111
	C_USE_DCACHE = 0
	C_ALLOW_DCACHE_WR = 1
	C_DCACHE_ADDR_TAG = 0
	C_DCACHE_BYTE_SIZE = 8192
	C_DCACHE_USE_FSL = 0
    Set property "syn_keep = TRUE" for signal <alu_Op>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Data_Flow_I> in unit <microblaze>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Dopb_Interface_I> in unit <microblaze>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Iopb_Interface_I> in unit <microblaze>.
Entity <microblaze> analyzed. Unit <microblaze> generated.

Analyzing generic Entity <Decode> (Architecture <imp>).
	C_DATA_SIZE = 32
	C_TARGET = 6
	C_U_SET = "microblaze_0"
	C_DEBUG_ENABLED = 1
	C_USE_ICACHE = 0
	C_USE_DCACHE = 0
	C_USE_BARREL = 0
	C_USE_MSR_INSTR = 0
	C_USE_DIV = 0
	C_USE_FPU_bool = <u>0
	C_FSL_LINKS = 0
	C_UNALIGNED_EXCEPTIONS = 0
	C_ILL_OPCODE_EXCEPTION = 0
	C_IOPB_BUS_EXCEPTION = 0
	C_DOPB_BUS_EXCEPTION = 0
	C_DIV_ZERO_EXCEPTION = 0
	C_FPU_EXCEPTION = 0
	C_USE_MUL_INSTR = <u>0
	C_USE_PCMP_INSTR = <u>0
    Set user-defined property "KEEP =  true" for signal <of_PipeRun_s_I>.
    Set user-defined property "U_SET =  microblaze_0" for instance <clean_iReady_MuxCY> in unit <Decode>.
    Set user-defined property "RLOC =  X6Y25" for instance <clean_iReady_MuxCY> in unit <Decode>.
    Set user-defined property "U_SET =  microblaze_0" for instance <iFetch_MuxCY_1> in unit <Decode>.
    Set user-defined property "RLOC =  X6Y34" for instance <iFetch_MuxCY_1> in unit <Decode>.
    Set user-defined property "U_SET =  microblaze_0" for instance <iFetch_MuxCY_2> in unit <Decode>.
    Set user-defined property "RLOC =  X6Y34" for instance <iFetch_MuxCY_2> in unit <Decode>.
    Set user-defined property "U_SET =  microblaze_0" for instance <iFetch_MuxCY_3> in unit <Decode>.
    Set user-defined property "RLOC =  X6Y35" for instance <iFetch_MuxCY_3> in unit <Decode>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/decode.vhd" line 2381: Conflict on property <INIT> of instance <of_PipeRun_Select_LUT4> between generic and attribute.
    Set user-defined property "U_SET =  microblaze_0" for instance <of_PipeRun_Select_LUT4> in unit <Decode>.
    Set user-defined property "RLOC =  X13Y23" for instance <of_PipeRun_Select_LUT4> in unit <Decode>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/decode.vhd" line 2393: Conflict on property <INIT> of instance <of_PipeRun_without_dready_LUT4> between generic and attribute.
    Set user-defined property "U_SET =  microblaze_0" for instance <of_PipeRun_without_dready_LUT4> in unit <Decode>.
    Set user-defined property "U_SET =  microblaze_0" for instance <of_PipeRun_MuxCY_1> in unit <Decode>.
    Set user-defined property "RLOC =  X13Y23" for instance <of_PipeRun_MuxCY_1> in unit <Decode>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/decode.vhd" line 2507: Conflict on property <INIT> of instance <OpSel1_SPR_Select_LUT_1> between generic and attribute.
    Set user-defined property "U_SET =  microblaze_0" for instance <OpSel1_SPR_Select_LUT_1> in unit <Decode>.
    Set user-defined property "RLOC =  X13Y27" for instance <OpSel1_SPR_Select_LUT_1> in unit <Decode>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/decode.vhd" line 2517: Conflict on property <INIT> of instance <OpSel1_SPR_Select_LUT_2> between generic and attribute.
    Set user-defined property "U_SET =  microblaze_0" for instance <OpSel1_SPR_Select_LUT_2> in unit <Decode>.
    Set user-defined property "RLOC =  X13Y27" for instance <OpSel1_SPR_Select_LUT_2> in unit <Decode>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/decode.vhd" line 2527: Conflict on property <INIT> of instance <OpSel1_SPR_Select_LUT_3> between generic and attribute.
    Set user-defined property "U_SET =  microblaze_0" for instance <OpSel1_SPR_Select_LUT_3> in unit <Decode>.
    Set user-defined property "RLOC =  X13Y26" for instance <OpSel1_SPR_Select_LUT_3> in unit <Decode>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/decode.vhd" line 2536: Conflict on property <INIT> of instance <OpSel1_SPR_Select_LUT_4> between generic and attribute.
    Set user-defined property "U_SET =  microblaze_0" for instance <OpSel1_SPR_Select_LUT_4> in unit <Decode>.
    Set user-defined property "RLOC =  X13Y25" for instance <OpSel1_SPR_Select_LUT_4> in unit <Decode>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/decode.vhd" line 2557: Conflict on property <INIT> of instance <Res_Forward1_LUT1> between generic and attribute.
    Set user-defined property "U_SET =  microblaze_0" for instance <Res_Forward1_LUT1> in unit <Decode>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/decode.vhd" line 2567: Conflict on property <INIT> of instance <Res_Forward1_LUT2> between generic and attribute.
    Set user-defined property "U_SET =  microblaze_0" for instance <Res_Forward1_LUT2> in unit <Decode>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/decode.vhd" line 2577: Conflict on property <INIT> of instance <Res_Forward1_LUT3> between generic and attribute.
    Set user-defined property "U_SET =  microblaze_0" for instance <Res_Forward1_LUT3> in unit <Decode>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/decode.vhd" line 2587: Conflict on property <INIT> of instance <Res_Forward1_LUT4> between generic and attribute.
    Set user-defined property "U_SET =  microblaze_0" for instance <Res_Forward1_LUT4> in unit <Decode>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/decode.vhd" line 2606: Conflict on property <INIT> of instance <Res_Forward2_LUT1> between generic and attribute.
    Set user-defined property "U_SET =  microblaze_0" for instance <Res_Forward2_LUT1> in unit <Decode>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/decode.vhd" line 2616: Conflict on property <INIT> of instance <Res_Forward2_LUT2> between generic and attribute.
    Set user-defined property "U_SET =  microblaze_0" for instance <Res_Forward2_LUT2> in unit <Decode>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/decode.vhd" line 2626: Conflict on property <INIT> of instance <Res_Forward2_LUT3> between generic and attribute.
    Set user-defined property "U_SET =  microblaze_0" for instance <Res_Forward2_LUT3> in unit <Decode>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/decode.vhd" line 2636: Conflict on property <INIT> of instance <Res_Forward2_LUT4> between generic and attribute.
    Set user-defined property "U_SET =  microblaze_0" for instance <Res_Forward2_LUT4> in unit <Decode>.
    Set user-defined property "RLOC =  X6Y16" for instance <New_Carry_MUXCY> in unit <Decode>.
    Set user-defined property "U_SET =  microblaze_0" for instance <New_Carry_MUXCY> in unit <Decode>.
    Set user-defined property "RLOC =  X6Y17" for instance <Correct_Carry_MUXCY> in unit <Decode>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Correct_Carry_MUXCY> in unit <Decode>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/decode.vhd" line 3027: Conflict on property <INIT> of instance <force_jump1_LUT3> between generic and attribute.
    Set user-defined property "U_SET =  microblaze_0" for instance <force_jump1_LUT3> in unit <Decode>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/decode.vhd" line 3060: Conflict on property <INIT> of instance <force_di1_LUT3> between generic and attribute.
    Set user-defined property "U_SET =  microblaze_0" for instance <force_di1_LUT3> in unit <Decode>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/decode.vhd" line 3075: Conflict on property <INIT> of instance <force_jump2_LUT4> between generic and attribute.
    Set user-defined property "U_SET =  microblaze_0" for instance <force_jump2_LUT4> in unit <Decode>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/decode.vhd" line 3085: Conflict on property <INIT> of instance <force_di2_LUT4> between generic and attribute.
    Set user-defined property "U_SET =  microblaze_0" for instance <force_di2_LUT4> in unit <Decode>.
    Set user-defined property "U_SET =  microblaze_0" for instance <MUXCY_JUMP_CARRY> in unit <Decode>.
    Set user-defined property "RLOC =  X6Y32" for instance <MUXCY_JUMP_CARRY> in unit <Decode>.
    Set user-defined property "U_SET =  microblaze_0" for instance <MUXCY_JUMP_CARRY2> in unit <Decode>.
    Set user-defined property "RLOC =  X6Y33" for instance <MUXCY_JUMP_CARRY2> in unit <Decode>.
    Set user-defined property "U_SET =  microblaze_0" for instance <MUXCY_JUMP_CARRY3> in unit <Decode>.
    Set user-defined property "RLOC =  X6Y33" for instance <MUXCY_JUMP_CARRY3> in unit <Decode>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Take_Intr_MUXCY_1> in unit <Decode>.
    Set user-defined property "RLOC =  X13Y24" for instance <Take_Intr_MUXCY_1> in unit <Decode>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Take_Intr_MUXCY_2> in unit <Decode>.
    Set user-defined property "RLOC =  X13Y24" for instance <Take_Intr_MUXCY_2> in unit <Decode>.
    Set user-defined property "U_SET =  microblaze_0" for instance <OpSel1_SPR_MUXCY_1> in unit <Decode>.
    Set user-defined property "RLOC =  X13Y25" for instance <OpSel1_SPR_MUXCY_1> in unit <Decode>.
Entity <Decode> analyzed. Unit <Decode> generated.

Analyzing generic Entity <PreFetch_Buffer> (Architecture <imp>).
	C_TARGET = 6
	C_U_SET = "microblaze_0"
	C_X = 0
	C_Y = 0
	C_IOPB_BUS_EXCEPTION = 0
    Set user-defined property "U_SET =  microblaze_0" for instance <SRL16E_I0> in unit <PreFetch_Buffer>.
    Set user-defined property "RLOC =  X16Y16" for instance <SRL16E_I0> in unit <PreFetch_Buffer>.
    Set user-defined property "U_SET =  microblaze_0" for instance <SRL16E_I1> in unit <PreFetch_Buffer>.
    Set user-defined property "RLOC =  X16Y16" for instance <SRL16E_I1> in unit <PreFetch_Buffer>.
    Set user-defined property "U_SET =  microblaze_0" for instance <SRL16E_I2> in unit <PreFetch_Buffer>.
    Set user-defined property "RLOC =  X16Y17" for instance <SRL16E_I2> in unit <PreFetch_Buffer>.
    Set user-defined property "U_SET =  microblaze_0" for instance <SRL16E_I3> in unit <PreFetch_Buffer>.
    Set user-defined property "RLOC =  X16Y17" for instance <SRL16E_I3> in unit <PreFetch_Buffer>.
    Set user-defined property "U_SET =  microblaze_0" for instance <SRL16E_I4> in unit <PreFetch_Buffer>.
    Set user-defined property "RLOC =  X16Y18" for instance <SRL16E_I4> in unit <PreFetch_Buffer>.
    Set user-defined property "U_SET =  microblaze_0" for instance <SRL16E_I5> in unit <PreFetch_Buffer>.
    Set user-defined property "RLOC =  X16Y18" for instance <SRL16E_I5> in unit <PreFetch_Buffer>.
    Set user-defined property "U_SET =  microblaze_0" for instance <SRL16E_I6> in unit <PreFetch_Buffer>.
    Set user-defined property "RLOC =  X16Y19" for instance <SRL16E_I6> in unit <PreFetch_Buffer>.
    Set user-defined property "U_SET =  microblaze_0" for instance <SRL16E_I7> in unit <PreFetch_Buffer>.
    Set user-defined property "RLOC =  X16Y19" for instance <SRL16E_I7> in unit <PreFetch_Buffer>.
    Set user-defined property "U_SET =  microblaze_0" for instance <SRL16E_I8> in unit <PreFetch_Buffer>.
    Set user-defined property "RLOC =  X16Y20" for instance <SRL16E_I8> in unit <PreFetch_Buffer>.
    Set user-defined property "U_SET =  microblaze_0" for instance <SRL16E_I9> in unit <PreFetch_Buffer>.
    Set user-defined property "RLOC =  X16Y20" for instance <SRL16E_I9> in unit <PreFetch_Buffer>.
    Set user-defined property "U_SET =  microblaze_0" for instance <SRL16E_I10> in unit <PreFetch_Buffer>.
    Set user-defined property "RLOC =  X16Y21" for instance <SRL16E_I10> in unit <PreFetch_Buffer>.
    Set user-defined property "U_SET =  microblaze_0" for instance <SRL16E_I11> in unit <PreFetch_Buffer>.
    Set user-defined property "RLOC =  X16Y21" for instance <SRL16E_I11> in unit <PreFetch_Buffer>.
    Set user-defined property "U_SET =  microblaze_0" for instance <SRL16E_I12> in unit <PreFetch_Buffer>.
    Set user-defined property "RLOC =  X16Y22" for instance <SRL16E_I12> in unit <PreFetch_Buffer>.
    Set user-defined property "U_SET =  microblaze_0" for instance <SRL16E_I13> in unit <PreFetch_Buffer>.
    Set user-defined property "RLOC =  X16Y22" for instance <SRL16E_I13> in unit <PreFetch_Buffer>.
    Set user-defined property "U_SET =  microblaze_0" for instance <SRL16E_I14> in unit <PreFetch_Buffer>.
    Set user-defined property "RLOC =  X16Y23" for instance <SRL16E_I14> in unit <PreFetch_Buffer>.
    Set user-defined property "U_SET =  microblaze_0" for instance <SRL16E_I15> in unit <PreFetch_Buffer>.
    Set user-defined property "RLOC =  X16Y23" for instance <SRL16E_I15> in unit <PreFetch_Buffer>.
    Set user-defined property "U_SET =  microblaze_0" for instance <SRL16E_I16> in unit <PreFetch_Buffer>.
    Set user-defined property "RLOC =  X16Y24" for instance <SRL16E_I16> in unit <PreFetch_Buffer>.
    Set user-defined property "U_SET =  microblaze_0" for instance <SRL16E_I17> in unit <PreFetch_Buffer>.
    Set user-defined property "RLOC =  X16Y24" for instance <SRL16E_I17> in unit <PreFetch_Buffer>.
    Set user-defined property "U_SET =  microblaze_0" for instance <SRL16E_I18> in unit <PreFetch_Buffer>.
    Set user-defined property "RLOC =  X16Y25" for instance <SRL16E_I18> in unit <PreFetch_Buffer>.
    Set user-defined property "U_SET =  microblaze_0" for instance <SRL16E_I19> in unit <PreFetch_Buffer>.
    Set user-defined property "RLOC =  X16Y25" for instance <SRL16E_I19> in unit <PreFetch_Buffer>.
    Set user-defined property "U_SET =  microblaze_0" for instance <SRL16E_I20> in unit <PreFetch_Buffer>.
    Set user-defined property "RLOC =  X16Y26" for instance <SRL16E_I20> in unit <PreFetch_Buffer>.
    Set user-defined property "U_SET =  microblaze_0" for instance <SRL16E_I21> in unit <PreFetch_Buffer>.
    Set user-defined property "RLOC =  X16Y26" for instance <SRL16E_I21> in unit <PreFetch_Buffer>.
    Set user-defined property "U_SET =  microblaze_0" for instance <SRL16E_I22> in unit <PreFetch_Buffer>.
    Set user-defined property "RLOC =  X16Y27" for instance <SRL16E_I22> in unit <PreFetch_Buffer>.
    Set user-defined property "U_SET =  microblaze_0" for instance <SRL16E_I23> in unit <PreFetch_Buffer>.
    Set user-defined property "RLOC =  X16Y27" for instance <SRL16E_I23> in unit <PreFetch_Buffer>.
    Set user-defined property "U_SET =  microblaze_0" for instance <SRL16E_I24> in unit <PreFetch_Buffer>.
    Set user-defined property "RLOC =  X16Y28" for instance <SRL16E_I24> in unit <PreFetch_Buffer>.
    Set user-defined property "U_SET =  microblaze_0" for instance <SRL16E_I25> in unit <PreFetch_Buffer>.
    Set user-defined property "RLOC =  X16Y28" for instance <SRL16E_I25> in unit <PreFetch_Buffer>.
    Set user-defined property "U_SET =  microblaze_0" for instance <SRL16E_I26> in unit <PreFetch_Buffer>.
    Set user-defined property "RLOC =  X16Y29" for instance <SRL16E_I26> in unit <PreFetch_Buffer>.
    Set user-defined property "U_SET =  microblaze_0" for instance <SRL16E_I27> in unit <PreFetch_Buffer>.
    Set user-defined property "RLOC =  X16Y29" for instance <SRL16E_I27> in unit <PreFetch_Buffer>.
    Set user-defined property "U_SET =  microblaze_0" for instance <SRL16E_I28> in unit <PreFetch_Buffer>.
    Set user-defined property "RLOC =  X16Y30" for instance <SRL16E_I28> in unit <PreFetch_Buffer>.
    Set user-defined property "U_SET =  microblaze_0" for instance <SRL16E_I29> in unit <PreFetch_Buffer>.
    Set user-defined property "RLOC =  X16Y30" for instance <SRL16E_I29> in unit <PreFetch_Buffer>.
    Set user-defined property "U_SET =  microblaze_0" for instance <SRL16E_I30> in unit <PreFetch_Buffer>.
    Set user-defined property "RLOC =  X16Y31" for instance <SRL16E_I30> in unit <PreFetch_Buffer>.
    Set user-defined property "U_SET =  microblaze_0" for instance <SRL16E_I31> in unit <PreFetch_Buffer>.
    Set user-defined property "RLOC =  X16Y31" for instance <SRL16E_I31> in unit <PreFetch_Buffer>.
    Set user-defined property "U_SET =  microblaze_0" for instance <buffer_Addr_MUXCY_L1> in unit <PreFetch_Buffer>.
    Set user-defined property "RLOC =  X6Y27" for instance <buffer_Addr_MUXCY_L1> in unit <PreFetch_Buffer>.
    Set user-defined property "U_SET =  microblaze_0" for instance <buffer_Addr_XORCY_I1> in unit <PreFetch_Buffer>.
    Set user-defined property "RLOC =  X6Y27" for instance <buffer_Addr_XORCY_I1> in unit <PreFetch_Buffer>.
    Set user-defined property "U_SET =  microblaze_0" for instance <buffer_Addr_MUXCY_L2> in unit <PreFetch_Buffer>.
    Set user-defined property "RLOC =  X6Y26" for instance <buffer_Addr_MUXCY_L2> in unit <PreFetch_Buffer>.
    Set user-defined property "U_SET =  microblaze_0" for instance <buffer_Addr_XORCY_I2> in unit <PreFetch_Buffer>.
    Set user-defined property "RLOC =  X6Y26" for instance <buffer_Addr_XORCY_I2> in unit <PreFetch_Buffer>.
    Set user-defined property "U_SET =  microblaze_0" for instance <buffer_Addr_MUXCY_L3> in unit <PreFetch_Buffer>.
    Set user-defined property "RLOC =  X6Y26" for instance <buffer_Addr_MUXCY_L3> in unit <PreFetch_Buffer>.
    Set user-defined property "U_SET =  microblaze_0" for instance <buffer_Addr_XORCY_I3> in unit <PreFetch_Buffer>.
    Set user-defined property "RLOC =  X6Y26" for instance <buffer_Addr_XORCY_I3> in unit <PreFetch_Buffer>.
Entity <PreFetch_Buffer> analyzed. Unit <PreFetch_Buffer> generated.

Analyzing generic Entity <Data_Flow> (Architecture <imp>).
	C_DATA_SIZE = 32
	C_TARGET = 6
	C_U_SET = "microblaze_0"
	C_PC_START_ADDR = "00000000"
	C_EXCEPTION_ADDR = "00000020"
	C_INTERRUPT_ADDR = "00000010"
	C_EXT_BRK_ADDR = "00000018"
	C_USE_EXCEPTIONS = <u>0
	C_USE_BARREL = 0
	C_USE_DIV = 0
	C_USE_HW_MUL = 0
	C_USE_FPU_bool = <u>0
	C_USE_PCMP_INSTR = <u>0
	C_USE_MSR_INSTR = 0
	C_BUFFER_SIZE = 16
	C_DEBUG_ENABLED = 1
	C_FSL_LINKS = 0
    Set property "syn_keep = TRUE" for signal <op2_i>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Register_File_I> in unit <Data_Flow>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Operand_Select_I> in unit <Data_Flow>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ALU_I> in unit <Data_Flow>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Shift_Logic_Module_I> in unit <Data_Flow>.
    Set user-defined property "U_SET =  microblaze_0" for instance <MUL_Unit_I> in unit <Data_Flow>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Result_Mux_I> in unit <Data_Flow>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Zero_Detect_I> in unit <Data_Flow>.
    Set user-defined property "U_SET =  microblaze_0" for instance <MSR_Reg_I> in unit <Data_Flow>.
    Set user-defined property "U_SET =  microblaze_0" for instance <PC_Module_I> in unit <Data_Flow>.
Entity <Data_Flow> analyzed. Unit <Data_Flow> generated.

Analyzing generic Entity <Register_File> (Architecture <imp>).
	C_DATA_SIZE = 32
	C_TARGET = 6
	C_U_SET = "microblaze_0"
    Set user-defined property "U_SET =  microblaze_0" for instance <Register_File_Bit_I31> in unit <Register_File>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Register_File_Bit_I30> in unit <Register_File>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Register_File_Bit_I29> in unit <Register_File>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Register_File_Bit_I28> in unit <Register_File>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Register_File_Bit_I27> in unit <Register_File>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Register_File_Bit_I26> in unit <Register_File>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Register_File_Bit_I25> in unit <Register_File>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Register_File_Bit_I24> in unit <Register_File>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Register_File_Bit_I23> in unit <Register_File>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Register_File_Bit_I22> in unit <Register_File>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Register_File_Bit_I21> in unit <Register_File>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Register_File_Bit_I20> in unit <Register_File>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Register_File_Bit_I19> in unit <Register_File>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Register_File_Bit_I18> in unit <Register_File>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Register_File_Bit_I17> in unit <Register_File>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Register_File_Bit_I16> in unit <Register_File>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Register_File_Bit_I15> in unit <Register_File>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Register_File_Bit_I14> in unit <Register_File>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Register_File_Bit_I13> in unit <Register_File>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Register_File_Bit_I12> in unit <Register_File>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Register_File_Bit_I11> in unit <Register_File>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Register_File_Bit_I10> in unit <Register_File>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Register_File_Bit_I9> in unit <Register_File>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Register_File_Bit_I8> in unit <Register_File>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Register_File_Bit_I7> in unit <Register_File>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Register_File_Bit_I6> in unit <Register_File>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Register_File_Bit_I5> in unit <Register_File>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Register_File_Bit_I4> in unit <Register_File>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Register_File_Bit_I3> in unit <Register_File>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Register_File_Bit_I2> in unit <Register_File>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Register_File_Bit_I1> in unit <Register_File>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Register_File_Bit_I0> in unit <Register_File>.
Entity <Register_File> analyzed. Unit <Register_File> generated.

Analyzing generic Entity <Register_File_Bit> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 0
	C_X = 0
	C_U_SET = "microblaze_0"
    Set user-defined property "RLOC =  X0Y0" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit>.
    Set user-defined property "RLOC =  X0Y1" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit>.
    Set user-defined property "RLOC =  X1Y0" for instance <Data_Write_Mux> in unit <Register_File_Bit>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Data_Write_Mux> in unit <Register_File_Bit>.
    Set user-defined property "RLOC =  X1Y0" for instance <Reg1_Mux> in unit <Register_File_Bit>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg1_Mux> in unit <Register_File_Bit>.
    Set user-defined property "RLOC =  X2Y0" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit>.
    Set user-defined property "RLOC =  X2Y1" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit>.
    Set user-defined property "RLOC =  X1Y1" for instance <Reg2_Mux> in unit <Register_File_Bit>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg2_Mux> in unit <Register_File_Bit>.
Entity <Register_File_Bit> analyzed. Unit <Register_File_Bit> generated.

Analyzing generic Entity <Register_File_Bit.0> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 4
	C_X = 0
	C_U_SET = "microblaze_0"
    Set user-defined property "RLOC =  X0Y4" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.0>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.0>.
    Set user-defined property "RLOC =  X0Y5" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.0>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.0>.
    Set user-defined property "RLOC =  X1Y4" for instance <Data_Write_Mux> in unit <Register_File_Bit.0>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Data_Write_Mux> in unit <Register_File_Bit.0>.
    Set user-defined property "RLOC =  X1Y4" for instance <Reg1_Mux> in unit <Register_File_Bit.0>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg1_Mux> in unit <Register_File_Bit.0>.
    Set user-defined property "RLOC =  X2Y4" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.0>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.0>.
    Set user-defined property "RLOC =  X2Y5" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.0>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.0>.
    Set user-defined property "RLOC =  X1Y5" for instance <Reg2_Mux> in unit <Register_File_Bit.0>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg2_Mux> in unit <Register_File_Bit.0>.
Entity <Register_File_Bit.0> analyzed. Unit <Register_File_Bit.0> generated.

Analyzing generic Entity <Register_File_Bit.1> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 8
	C_X = 0
	C_U_SET = "microblaze_0"
    Set user-defined property "RLOC =  X0Y8" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.1>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.1>.
    Set user-defined property "RLOC =  X0Y9" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.1>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.1>.
    Set user-defined property "RLOC =  X1Y8" for instance <Data_Write_Mux> in unit <Register_File_Bit.1>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Data_Write_Mux> in unit <Register_File_Bit.1>.
    Set user-defined property "RLOC =  X1Y8" for instance <Reg1_Mux> in unit <Register_File_Bit.1>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg1_Mux> in unit <Register_File_Bit.1>.
    Set user-defined property "RLOC =  X2Y8" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.1>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.1>.
    Set user-defined property "RLOC =  X2Y9" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.1>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.1>.
    Set user-defined property "RLOC =  X1Y9" for instance <Reg2_Mux> in unit <Register_File_Bit.1>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg2_Mux> in unit <Register_File_Bit.1>.
Entity <Register_File_Bit.1> analyzed. Unit <Register_File_Bit.1> generated.

Analyzing generic Entity <Register_File_Bit.2> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 12
	C_X = 0
	C_U_SET = "microblaze_0"
    Set user-defined property "RLOC =  X0Y12" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.2>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.2>.
    Set user-defined property "RLOC =  X0Y13" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.2>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.2>.
    Set user-defined property "RLOC =  X1Y12" for instance <Data_Write_Mux> in unit <Register_File_Bit.2>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Data_Write_Mux> in unit <Register_File_Bit.2>.
    Set user-defined property "RLOC =  X1Y12" for instance <Reg1_Mux> in unit <Register_File_Bit.2>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg1_Mux> in unit <Register_File_Bit.2>.
    Set user-defined property "RLOC =  X2Y12" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.2>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.2>.
    Set user-defined property "RLOC =  X2Y13" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.2>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.2>.
    Set user-defined property "RLOC =  X1Y13" for instance <Reg2_Mux> in unit <Register_File_Bit.2>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg2_Mux> in unit <Register_File_Bit.2>.
Entity <Register_File_Bit.2> analyzed. Unit <Register_File_Bit.2> generated.

Analyzing generic Entity <Register_File_Bit.3> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 16
	C_X = 0
	C_U_SET = "microblaze_0"
    Set user-defined property "RLOC =  X0Y16" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.3>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.3>.
    Set user-defined property "RLOC =  X0Y17" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.3>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.3>.
    Set user-defined property "RLOC =  X1Y16" for instance <Data_Write_Mux> in unit <Register_File_Bit.3>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Data_Write_Mux> in unit <Register_File_Bit.3>.
    Set user-defined property "RLOC =  X1Y16" for instance <Reg1_Mux> in unit <Register_File_Bit.3>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg1_Mux> in unit <Register_File_Bit.3>.
    Set user-defined property "RLOC =  X2Y16" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.3>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.3>.
    Set user-defined property "RLOC =  X2Y17" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.3>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.3>.
    Set user-defined property "RLOC =  X1Y17" for instance <Reg2_Mux> in unit <Register_File_Bit.3>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg2_Mux> in unit <Register_File_Bit.3>.
Entity <Register_File_Bit.3> analyzed. Unit <Register_File_Bit.3> generated.

Analyzing generic Entity <Register_File_Bit.4> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 20
	C_X = 0
	C_U_SET = "microblaze_0"
    Set user-defined property "RLOC =  X0Y20" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.4>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.4>.
    Set user-defined property "RLOC =  X0Y21" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.4>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.4>.
    Set user-defined property "RLOC =  X1Y20" for instance <Data_Write_Mux> in unit <Register_File_Bit.4>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Data_Write_Mux> in unit <Register_File_Bit.4>.
    Set user-defined property "RLOC =  X1Y20" for instance <Reg1_Mux> in unit <Register_File_Bit.4>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg1_Mux> in unit <Register_File_Bit.4>.
    Set user-defined property "RLOC =  X2Y20" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.4>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.4>.
    Set user-defined property "RLOC =  X2Y21" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.4>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.4>.
    Set user-defined property "RLOC =  X1Y21" for instance <Reg2_Mux> in unit <Register_File_Bit.4>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg2_Mux> in unit <Register_File_Bit.4>.
Entity <Register_File_Bit.4> analyzed. Unit <Register_File_Bit.4> generated.

Analyzing generic Entity <Register_File_Bit.5> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 24
	C_X = 0
	C_U_SET = "microblaze_0"
    Set user-defined property "RLOC =  X0Y24" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.5>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.5>.
    Set user-defined property "RLOC =  X0Y25" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.5>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.5>.
    Set user-defined property "RLOC =  X1Y24" for instance <Data_Write_Mux> in unit <Register_File_Bit.5>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Data_Write_Mux> in unit <Register_File_Bit.5>.
    Set user-defined property "RLOC =  X1Y24" for instance <Reg1_Mux> in unit <Register_File_Bit.5>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg1_Mux> in unit <Register_File_Bit.5>.
    Set user-defined property "RLOC =  X2Y24" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.5>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.5>.
    Set user-defined property "RLOC =  X2Y25" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.5>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.5>.
    Set user-defined property "RLOC =  X1Y25" for instance <Reg2_Mux> in unit <Register_File_Bit.5>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg2_Mux> in unit <Register_File_Bit.5>.
Entity <Register_File_Bit.5> analyzed. Unit <Register_File_Bit.5> generated.

Analyzing generic Entity <Register_File_Bit.6> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 28
	C_X = 0
	C_U_SET = "microblaze_0"
    Set user-defined property "RLOC =  X0Y28" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.6>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.6>.
    Set user-defined property "RLOC =  X0Y29" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.6>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.6>.
    Set user-defined property "RLOC =  X1Y28" for instance <Data_Write_Mux> in unit <Register_File_Bit.6>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Data_Write_Mux> in unit <Register_File_Bit.6>.
    Set user-defined property "RLOC =  X1Y28" for instance <Reg1_Mux> in unit <Register_File_Bit.6>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg1_Mux> in unit <Register_File_Bit.6>.
    Set user-defined property "RLOC =  X2Y28" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.6>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.6>.
    Set user-defined property "RLOC =  X2Y29" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.6>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.6>.
    Set user-defined property "RLOC =  X1Y29" for instance <Reg2_Mux> in unit <Register_File_Bit.6>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg2_Mux> in unit <Register_File_Bit.6>.
Entity <Register_File_Bit.6> analyzed. Unit <Register_File_Bit.6> generated.

Analyzing generic Entity <Register_File_Bit.7> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 0
	C_X = 8
	C_U_SET = "microblaze_0"
    Set user-defined property "RLOC =  X8Y0" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.7>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.7>.
    Set user-defined property "RLOC =  X8Y1" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.7>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.7>.
    Set user-defined property "RLOC =  X9Y0" for instance <Data_Write_Mux> in unit <Register_File_Bit.7>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Data_Write_Mux> in unit <Register_File_Bit.7>.
    Set user-defined property "RLOC =  X9Y0" for instance <Reg1_Mux> in unit <Register_File_Bit.7>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg1_Mux> in unit <Register_File_Bit.7>.
    Set user-defined property "RLOC =  X10Y0" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.7>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.7>.
    Set user-defined property "RLOC =  X10Y1" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.7>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.7>.
    Set user-defined property "RLOC =  X9Y1" for instance <Reg2_Mux> in unit <Register_File_Bit.7>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg2_Mux> in unit <Register_File_Bit.7>.
Entity <Register_File_Bit.7> analyzed. Unit <Register_File_Bit.7> generated.

Analyzing generic Entity <Register_File_Bit.8> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 4
	C_X = 8
	C_U_SET = "microblaze_0"
    Set user-defined property "RLOC =  X8Y4" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.8>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.8>.
    Set user-defined property "RLOC =  X8Y5" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.8>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.8>.
    Set user-defined property "RLOC =  X9Y4" for instance <Data_Write_Mux> in unit <Register_File_Bit.8>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Data_Write_Mux> in unit <Register_File_Bit.8>.
    Set user-defined property "RLOC =  X9Y4" for instance <Reg1_Mux> in unit <Register_File_Bit.8>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg1_Mux> in unit <Register_File_Bit.8>.
    Set user-defined property "RLOC =  X10Y4" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.8>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.8>.
    Set user-defined property "RLOC =  X10Y5" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.8>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.8>.
    Set user-defined property "RLOC =  X9Y5" for instance <Reg2_Mux> in unit <Register_File_Bit.8>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg2_Mux> in unit <Register_File_Bit.8>.
Entity <Register_File_Bit.8> analyzed. Unit <Register_File_Bit.8> generated.

Analyzing generic Entity <Register_File_Bit.9> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 8
	C_X = 8
	C_U_SET = "microblaze_0"
    Set user-defined property "RLOC =  X8Y8" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.9>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.9>.
    Set user-defined property "RLOC =  X8Y9" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.9>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.9>.
    Set user-defined property "RLOC =  X9Y8" for instance <Data_Write_Mux> in unit <Register_File_Bit.9>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Data_Write_Mux> in unit <Register_File_Bit.9>.
    Set user-defined property "RLOC =  X9Y8" for instance <Reg1_Mux> in unit <Register_File_Bit.9>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg1_Mux> in unit <Register_File_Bit.9>.
    Set user-defined property "RLOC =  X10Y8" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.9>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.9>.
    Set user-defined property "RLOC =  X10Y9" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.9>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.9>.
    Set user-defined property "RLOC =  X9Y9" for instance <Reg2_Mux> in unit <Register_File_Bit.9>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg2_Mux> in unit <Register_File_Bit.9>.
Entity <Register_File_Bit.9> analyzed. Unit <Register_File_Bit.9> generated.

Analyzing generic Entity <Register_File_Bit.10> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 12
	C_X = 8
	C_U_SET = "microblaze_0"
    Set user-defined property "RLOC =  X8Y12" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.10>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.10>.
    Set user-defined property "RLOC =  X8Y13" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.10>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.10>.
    Set user-defined property "RLOC =  X9Y12" for instance <Data_Write_Mux> in unit <Register_File_Bit.10>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Data_Write_Mux> in unit <Register_File_Bit.10>.
    Set user-defined property "RLOC =  X9Y12" for instance <Reg1_Mux> in unit <Register_File_Bit.10>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg1_Mux> in unit <Register_File_Bit.10>.
    Set user-defined property "RLOC =  X10Y12" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.10>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.10>.
    Set user-defined property "RLOC =  X10Y13" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.10>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.10>.
    Set user-defined property "RLOC =  X9Y13" for instance <Reg2_Mux> in unit <Register_File_Bit.10>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg2_Mux> in unit <Register_File_Bit.10>.
Entity <Register_File_Bit.10> analyzed. Unit <Register_File_Bit.10> generated.

Analyzing generic Entity <Register_File_Bit.11> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 16
	C_X = 8
	C_U_SET = "microblaze_0"
    Set user-defined property "RLOC =  X8Y16" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.11>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.11>.
    Set user-defined property "RLOC =  X8Y17" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.11>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.11>.
    Set user-defined property "RLOC =  X9Y16" for instance <Data_Write_Mux> in unit <Register_File_Bit.11>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Data_Write_Mux> in unit <Register_File_Bit.11>.
    Set user-defined property "RLOC =  X9Y16" for instance <Reg1_Mux> in unit <Register_File_Bit.11>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg1_Mux> in unit <Register_File_Bit.11>.
    Set user-defined property "RLOC =  X10Y16" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.11>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.11>.
    Set user-defined property "RLOC =  X10Y17" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.11>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.11>.
    Set user-defined property "RLOC =  X9Y17" for instance <Reg2_Mux> in unit <Register_File_Bit.11>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg2_Mux> in unit <Register_File_Bit.11>.
Entity <Register_File_Bit.11> analyzed. Unit <Register_File_Bit.11> generated.

Analyzing generic Entity <Register_File_Bit.12> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 20
	C_X = 8
	C_U_SET = "microblaze_0"
    Set user-defined property "RLOC =  X8Y20" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.12>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.12>.
    Set user-defined property "RLOC =  X8Y21" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.12>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.12>.
    Set user-defined property "RLOC =  X9Y20" for instance <Data_Write_Mux> in unit <Register_File_Bit.12>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Data_Write_Mux> in unit <Register_File_Bit.12>.
    Set user-defined property "RLOC =  X9Y20" for instance <Reg1_Mux> in unit <Register_File_Bit.12>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg1_Mux> in unit <Register_File_Bit.12>.
    Set user-defined property "RLOC =  X10Y20" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.12>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.12>.
    Set user-defined property "RLOC =  X10Y21" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.12>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.12>.
    Set user-defined property "RLOC =  X9Y21" for instance <Reg2_Mux> in unit <Register_File_Bit.12>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg2_Mux> in unit <Register_File_Bit.12>.
Entity <Register_File_Bit.12> analyzed. Unit <Register_File_Bit.12> generated.

Analyzing generic Entity <Register_File_Bit.13> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 24
	C_X = 8
	C_U_SET = "microblaze_0"
    Set user-defined property "RLOC =  X8Y24" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.13>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.13>.
    Set user-defined property "RLOC =  X8Y25" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.13>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.13>.
    Set user-defined property "RLOC =  X9Y24" for instance <Data_Write_Mux> in unit <Register_File_Bit.13>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Data_Write_Mux> in unit <Register_File_Bit.13>.
    Set user-defined property "RLOC =  X9Y24" for instance <Reg1_Mux> in unit <Register_File_Bit.13>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg1_Mux> in unit <Register_File_Bit.13>.
    Set user-defined property "RLOC =  X10Y24" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.13>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.13>.
    Set user-defined property "RLOC =  X10Y25" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.13>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.13>.
    Set user-defined property "RLOC =  X9Y25" for instance <Reg2_Mux> in unit <Register_File_Bit.13>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg2_Mux> in unit <Register_File_Bit.13>.
Entity <Register_File_Bit.13> analyzed. Unit <Register_File_Bit.13> generated.

Analyzing generic Entity <Register_File_Bit.14> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 28
	C_X = 8
	C_U_SET = "microblaze_0"
    Set user-defined property "RLOC =  X8Y28" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.14>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.14>.
    Set user-defined property "RLOC =  X8Y29" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.14>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.14>.
    Set user-defined property "RLOC =  X9Y28" for instance <Data_Write_Mux> in unit <Register_File_Bit.14>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Data_Write_Mux> in unit <Register_File_Bit.14>.
    Set user-defined property "RLOC =  X9Y28" for instance <Reg1_Mux> in unit <Register_File_Bit.14>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg1_Mux> in unit <Register_File_Bit.14>.
    Set user-defined property "RLOC =  X10Y28" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.14>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.14>.
    Set user-defined property "RLOC =  X10Y29" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.14>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.14>.
    Set user-defined property "RLOC =  X9Y29" for instance <Reg2_Mux> in unit <Register_File_Bit.14>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg2_Mux> in unit <Register_File_Bit.14>.
Entity <Register_File_Bit.14> analyzed. Unit <Register_File_Bit.14> generated.

Analyzing generic Entity <Register_File_Bit.15> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 2
	C_X = 0
	C_U_SET = "microblaze_0"
    Set user-defined property "RLOC =  X0Y2" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.15>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.15>.
    Set user-defined property "RLOC =  X0Y3" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.15>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.15>.
    Set user-defined property "RLOC =  X1Y2" for instance <Data_Write_Mux> in unit <Register_File_Bit.15>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Data_Write_Mux> in unit <Register_File_Bit.15>.
    Set user-defined property "RLOC =  X1Y2" for instance <Reg1_Mux> in unit <Register_File_Bit.15>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg1_Mux> in unit <Register_File_Bit.15>.
    Set user-defined property "RLOC =  X2Y2" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.15>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.15>.
    Set user-defined property "RLOC =  X2Y3" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.15>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.15>.
    Set user-defined property "RLOC =  X1Y3" for instance <Reg2_Mux> in unit <Register_File_Bit.15>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg2_Mux> in unit <Register_File_Bit.15>.
Entity <Register_File_Bit.15> analyzed. Unit <Register_File_Bit.15> generated.

Analyzing generic Entity <Register_File_Bit.16> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 6
	C_X = 0
	C_U_SET = "microblaze_0"
    Set user-defined property "RLOC =  X0Y6" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.16>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.16>.
    Set user-defined property "RLOC =  X0Y7" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.16>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.16>.
    Set user-defined property "RLOC =  X1Y6" for instance <Data_Write_Mux> in unit <Register_File_Bit.16>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Data_Write_Mux> in unit <Register_File_Bit.16>.
    Set user-defined property "RLOC =  X1Y6" for instance <Reg1_Mux> in unit <Register_File_Bit.16>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg1_Mux> in unit <Register_File_Bit.16>.
    Set user-defined property "RLOC =  X2Y6" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.16>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.16>.
    Set user-defined property "RLOC =  X2Y7" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.16>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.16>.
    Set user-defined property "RLOC =  X1Y7" for instance <Reg2_Mux> in unit <Register_File_Bit.16>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg2_Mux> in unit <Register_File_Bit.16>.
Entity <Register_File_Bit.16> analyzed. Unit <Register_File_Bit.16> generated.

Analyzing generic Entity <Register_File_Bit.17> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 10
	C_X = 0
	C_U_SET = "microblaze_0"
    Set user-defined property "RLOC =  X0Y10" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.17>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.17>.
    Set user-defined property "RLOC =  X0Y11" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.17>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.17>.
    Set user-defined property "RLOC =  X1Y10" for instance <Data_Write_Mux> in unit <Register_File_Bit.17>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Data_Write_Mux> in unit <Register_File_Bit.17>.
    Set user-defined property "RLOC =  X1Y10" for instance <Reg1_Mux> in unit <Register_File_Bit.17>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg1_Mux> in unit <Register_File_Bit.17>.
    Set user-defined property "RLOC =  X2Y10" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.17>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.17>.
    Set user-defined property "RLOC =  X2Y11" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.17>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.17>.
    Set user-defined property "RLOC =  X1Y11" for instance <Reg2_Mux> in unit <Register_File_Bit.17>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg2_Mux> in unit <Register_File_Bit.17>.
Entity <Register_File_Bit.17> analyzed. Unit <Register_File_Bit.17> generated.

Analyzing generic Entity <Register_File_Bit.18> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 14
	C_X = 0
	C_U_SET = "microblaze_0"
    Set user-defined property "RLOC =  X0Y14" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.18>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.18>.
    Set user-defined property "RLOC =  X0Y15" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.18>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.18>.
    Set user-defined property "RLOC =  X1Y14" for instance <Data_Write_Mux> in unit <Register_File_Bit.18>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Data_Write_Mux> in unit <Register_File_Bit.18>.
    Set user-defined property "RLOC =  X1Y14" for instance <Reg1_Mux> in unit <Register_File_Bit.18>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg1_Mux> in unit <Register_File_Bit.18>.
    Set user-defined property "RLOC =  X2Y14" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.18>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.18>.
    Set user-defined property "RLOC =  X2Y15" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.18>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.18>.
    Set user-defined property "RLOC =  X1Y15" for instance <Reg2_Mux> in unit <Register_File_Bit.18>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg2_Mux> in unit <Register_File_Bit.18>.
Entity <Register_File_Bit.18> analyzed. Unit <Register_File_Bit.18> generated.

Analyzing generic Entity <Register_File_Bit.19> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 18
	C_X = 0
	C_U_SET = "microblaze_0"
    Set user-defined property "RLOC =  X0Y18" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.19>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.19>.
    Set user-defined property "RLOC =  X0Y19" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.19>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.19>.
    Set user-defined property "RLOC =  X1Y18" for instance <Data_Write_Mux> in unit <Register_File_Bit.19>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Data_Write_Mux> in unit <Register_File_Bit.19>.
    Set user-defined property "RLOC =  X1Y18" for instance <Reg1_Mux> in unit <Register_File_Bit.19>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg1_Mux> in unit <Register_File_Bit.19>.
    Set user-defined property "RLOC =  X2Y18" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.19>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.19>.
    Set user-defined property "RLOC =  X2Y19" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.19>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.19>.
    Set user-defined property "RLOC =  X1Y19" for instance <Reg2_Mux> in unit <Register_File_Bit.19>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg2_Mux> in unit <Register_File_Bit.19>.
Entity <Register_File_Bit.19> analyzed. Unit <Register_File_Bit.19> generated.

Analyzing generic Entity <Register_File_Bit.20> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 22
	C_X = 0
	C_U_SET = "microblaze_0"
    Set user-defined property "RLOC =  X0Y22" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.20>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.20>.
    Set user-defined property "RLOC =  X0Y23" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.20>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.20>.
    Set user-defined property "RLOC =  X1Y22" for instance <Data_Write_Mux> in unit <Register_File_Bit.20>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Data_Write_Mux> in unit <Register_File_Bit.20>.
    Set user-defined property "RLOC =  X1Y22" for instance <Reg1_Mux> in unit <Register_File_Bit.20>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg1_Mux> in unit <Register_File_Bit.20>.
    Set user-defined property "RLOC =  X2Y22" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.20>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.20>.
    Set user-defined property "RLOC =  X2Y23" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.20>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.20>.
    Set user-defined property "RLOC =  X1Y23" for instance <Reg2_Mux> in unit <Register_File_Bit.20>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg2_Mux> in unit <Register_File_Bit.20>.
Entity <Register_File_Bit.20> analyzed. Unit <Register_File_Bit.20> generated.

Analyzing generic Entity <Register_File_Bit.21> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 26
	C_X = 0
	C_U_SET = "microblaze_0"
    Set user-defined property "RLOC =  X0Y26" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.21>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.21>.
    Set user-defined property "RLOC =  X0Y27" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.21>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.21>.
    Set user-defined property "RLOC =  X1Y26" for instance <Data_Write_Mux> in unit <Register_File_Bit.21>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Data_Write_Mux> in unit <Register_File_Bit.21>.
    Set user-defined property "RLOC =  X1Y26" for instance <Reg1_Mux> in unit <Register_File_Bit.21>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg1_Mux> in unit <Register_File_Bit.21>.
    Set user-defined property "RLOC =  X2Y26" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.21>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.21>.
    Set user-defined property "RLOC =  X2Y27" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.21>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.21>.
    Set user-defined property "RLOC =  X1Y27" for instance <Reg2_Mux> in unit <Register_File_Bit.21>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg2_Mux> in unit <Register_File_Bit.21>.
Entity <Register_File_Bit.21> analyzed. Unit <Register_File_Bit.21> generated.

Analyzing generic Entity <Register_File_Bit.22> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 30
	C_X = 0
	C_U_SET = "microblaze_0"
    Set user-defined property "RLOC =  X0Y30" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.22>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.22>.
    Set user-defined property "RLOC =  X0Y31" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.22>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.22>.
    Set user-defined property "RLOC =  X1Y30" for instance <Data_Write_Mux> in unit <Register_File_Bit.22>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Data_Write_Mux> in unit <Register_File_Bit.22>.
    Set user-defined property "RLOC =  X1Y30" for instance <Reg1_Mux> in unit <Register_File_Bit.22>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg1_Mux> in unit <Register_File_Bit.22>.
    Set user-defined property "RLOC =  X2Y30" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.22>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.22>.
    Set user-defined property "RLOC =  X2Y31" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.22>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.22>.
    Set user-defined property "RLOC =  X1Y31" for instance <Reg2_Mux> in unit <Register_File_Bit.22>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg2_Mux> in unit <Register_File_Bit.22>.
Entity <Register_File_Bit.22> analyzed. Unit <Register_File_Bit.22> generated.

Analyzing generic Entity <Register_File_Bit.23> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 2
	C_X = 8
	C_U_SET = "microblaze_0"
    Set user-defined property "RLOC =  X8Y2" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.23>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.23>.
    Set user-defined property "RLOC =  X8Y3" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.23>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.23>.
    Set user-defined property "RLOC =  X9Y2" for instance <Data_Write_Mux> in unit <Register_File_Bit.23>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Data_Write_Mux> in unit <Register_File_Bit.23>.
    Set user-defined property "RLOC =  X9Y2" for instance <Reg1_Mux> in unit <Register_File_Bit.23>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg1_Mux> in unit <Register_File_Bit.23>.
    Set user-defined property "RLOC =  X10Y2" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.23>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.23>.
    Set user-defined property "RLOC =  X10Y3" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.23>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.23>.
    Set user-defined property "RLOC =  X9Y3" for instance <Reg2_Mux> in unit <Register_File_Bit.23>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg2_Mux> in unit <Register_File_Bit.23>.
Entity <Register_File_Bit.23> analyzed. Unit <Register_File_Bit.23> generated.

Analyzing generic Entity <Register_File_Bit.24> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 6
	C_X = 8
	C_U_SET = "microblaze_0"
    Set user-defined property "RLOC =  X8Y6" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.24>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.24>.
    Set user-defined property "RLOC =  X8Y7" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.24>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.24>.
    Set user-defined property "RLOC =  X9Y6" for instance <Data_Write_Mux> in unit <Register_File_Bit.24>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Data_Write_Mux> in unit <Register_File_Bit.24>.
    Set user-defined property "RLOC =  X9Y6" for instance <Reg1_Mux> in unit <Register_File_Bit.24>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg1_Mux> in unit <Register_File_Bit.24>.
    Set user-defined property "RLOC =  X10Y6" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.24>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.24>.
    Set user-defined property "RLOC =  X10Y7" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.24>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.24>.
    Set user-defined property "RLOC =  X9Y7" for instance <Reg2_Mux> in unit <Register_File_Bit.24>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg2_Mux> in unit <Register_File_Bit.24>.
Entity <Register_File_Bit.24> analyzed. Unit <Register_File_Bit.24> generated.

Analyzing generic Entity <Register_File_Bit.25> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 10
	C_X = 8
	C_U_SET = "microblaze_0"
    Set user-defined property "RLOC =  X8Y10" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.25>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.25>.
    Set user-defined property "RLOC =  X8Y11" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.25>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.25>.
    Set user-defined property "RLOC =  X9Y10" for instance <Data_Write_Mux> in unit <Register_File_Bit.25>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Data_Write_Mux> in unit <Register_File_Bit.25>.
    Set user-defined property "RLOC =  X9Y10" for instance <Reg1_Mux> in unit <Register_File_Bit.25>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg1_Mux> in unit <Register_File_Bit.25>.
    Set user-defined property "RLOC =  X10Y10" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.25>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.25>.
    Set user-defined property "RLOC =  X10Y11" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.25>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.25>.
    Set user-defined property "RLOC =  X9Y11" for instance <Reg2_Mux> in unit <Register_File_Bit.25>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg2_Mux> in unit <Register_File_Bit.25>.
Entity <Register_File_Bit.25> analyzed. Unit <Register_File_Bit.25> generated.

Analyzing generic Entity <Register_File_Bit.26> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 14
	C_X = 8
	C_U_SET = "microblaze_0"
    Set user-defined property "RLOC =  X8Y14" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.26>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.26>.
    Set user-defined property "RLOC =  X8Y15" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.26>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.26>.
    Set user-defined property "RLOC =  X9Y14" for instance <Data_Write_Mux> in unit <Register_File_Bit.26>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Data_Write_Mux> in unit <Register_File_Bit.26>.
    Set user-defined property "RLOC =  X9Y14" for instance <Reg1_Mux> in unit <Register_File_Bit.26>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg1_Mux> in unit <Register_File_Bit.26>.
    Set user-defined property "RLOC =  X10Y14" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.26>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.26>.
    Set user-defined property "RLOC =  X10Y15" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.26>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.26>.
    Set user-defined property "RLOC =  X9Y15" for instance <Reg2_Mux> in unit <Register_File_Bit.26>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg2_Mux> in unit <Register_File_Bit.26>.
Entity <Register_File_Bit.26> analyzed. Unit <Register_File_Bit.26> generated.

Analyzing generic Entity <Register_File_Bit.27> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 18
	C_X = 8
	C_U_SET = "microblaze_0"
    Set user-defined property "RLOC =  X8Y18" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.27>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.27>.
    Set user-defined property "RLOC =  X8Y19" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.27>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.27>.
    Set user-defined property "RLOC =  X9Y18" for instance <Data_Write_Mux> in unit <Register_File_Bit.27>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Data_Write_Mux> in unit <Register_File_Bit.27>.
    Set user-defined property "RLOC =  X9Y18" for instance <Reg1_Mux> in unit <Register_File_Bit.27>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg1_Mux> in unit <Register_File_Bit.27>.
    Set user-defined property "RLOC =  X10Y18" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.27>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.27>.
    Set user-defined property "RLOC =  X10Y19" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.27>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.27>.
    Set user-defined property "RLOC =  X9Y19" for instance <Reg2_Mux> in unit <Register_File_Bit.27>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg2_Mux> in unit <Register_File_Bit.27>.
Entity <Register_File_Bit.27> analyzed. Unit <Register_File_Bit.27> generated.

Analyzing generic Entity <Register_File_Bit.28> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 22
	C_X = 8
	C_U_SET = "microblaze_0"
    Set user-defined property "RLOC =  X8Y22" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.28>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.28>.
    Set user-defined property "RLOC =  X8Y23" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.28>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.28>.
    Set user-defined property "RLOC =  X9Y22" for instance <Data_Write_Mux> in unit <Register_File_Bit.28>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Data_Write_Mux> in unit <Register_File_Bit.28>.
    Set user-defined property "RLOC =  X9Y22" for instance <Reg1_Mux> in unit <Register_File_Bit.28>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg1_Mux> in unit <Register_File_Bit.28>.
    Set user-defined property "RLOC =  X10Y22" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.28>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.28>.
    Set user-defined property "RLOC =  X10Y23" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.28>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.28>.
    Set user-defined property "RLOC =  X9Y23" for instance <Reg2_Mux> in unit <Register_File_Bit.28>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg2_Mux> in unit <Register_File_Bit.28>.
Entity <Register_File_Bit.28> analyzed. Unit <Register_File_Bit.28> generated.

Analyzing generic Entity <Register_File_Bit.29> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 26
	C_X = 8
	C_U_SET = "microblaze_0"
    Set user-defined property "RLOC =  X8Y26" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.29>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.29>.
    Set user-defined property "RLOC =  X8Y27" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.29>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.29>.
    Set user-defined property "RLOC =  X9Y26" for instance <Data_Write_Mux> in unit <Register_File_Bit.29>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Data_Write_Mux> in unit <Register_File_Bit.29>.
    Set user-defined property "RLOC =  X9Y26" for instance <Reg1_Mux> in unit <Register_File_Bit.29>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg1_Mux> in unit <Register_File_Bit.29>.
    Set user-defined property "RLOC =  X10Y26" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.29>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.29>.
    Set user-defined property "RLOC =  X10Y27" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.29>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.29>.
    Set user-defined property "RLOC =  X9Y27" for instance <Reg2_Mux> in unit <Register_File_Bit.29>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg2_Mux> in unit <Register_File_Bit.29>.
Entity <Register_File_Bit.29> analyzed. Unit <Register_File_Bit.29> generated.

Analyzing generic Entity <Register_File_Bit.30> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 30
	C_X = 8
	C_U_SET = "microblaze_0"
    Set user-defined property "RLOC =  X8Y30" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.30>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_Low> in unit <Register_File_Bit.30>.
    Set user-defined property "RLOC =  X8Y31" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.30>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg1_High> in unit <Register_File_Bit.30>.
    Set user-defined property "RLOC =  X9Y30" for instance <Data_Write_Mux> in unit <Register_File_Bit.30>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Data_Write_Mux> in unit <Register_File_Bit.30>.
    Set user-defined property "RLOC =  X9Y30" for instance <Reg1_Mux> in unit <Register_File_Bit.30>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg1_Mux> in unit <Register_File_Bit.30>.
    Set user-defined property "RLOC =  X10Y30" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.30>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_Low> in unit <Register_File_Bit.30>.
    Set user-defined property "RLOC =  X10Y31" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.30>.
    Set user-defined property "U_SET =  microblaze_0" for instance <RAM16x1D_Reg2_High> in unit <Register_File_Bit.30>.
    Set user-defined property "RLOC =  X9Y31" for instance <Reg2_Mux> in unit <Register_File_Bit.30>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Reg2_Mux> in unit <Register_File_Bit.30>.
Entity <Register_File_Bit.30> analyzed. Unit <Register_File_Bit.30> generated.

Analyzing generic Entity <Operand_Select> (Architecture <imp>).
	C_DATA_SIZE = 32
	C_DEBUG_ENABLED = 1
	C_USE_EXCEPTIONS = <u>0
	C_USE_FPU_bool = <u>0
	C_TARGET = 6
	C_U_SET = "microblaze_0"
	C_INTERRUPT_ADDR = "00000010"
	C_EXT_BRK_ADDR = "00000018"
	C_EXCEPTION_ADDR = "00000020"
    Set user-defined property "U_SET =  microblaze_0" for instance <Operand_Select_Bit_I31> in unit <Operand_Select>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Operand_Select_Bit_I30> in unit <Operand_Select>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Operand_Select_Bit_I29> in unit <Operand_Select>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Operand_Select_Bit_I28> in unit <Operand_Select>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Operand_Select_Bit_I27> in unit <Operand_Select>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Operand_Select_Bit_I26> in unit <Operand_Select>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Operand_Select_Bit_I25> in unit <Operand_Select>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Operand_Select_Bit_I24> in unit <Operand_Select>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Operand_Select_Bit_I23> in unit <Operand_Select>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Operand_Select_Bit_I22> in unit <Operand_Select>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Operand_Select_Bit_I21> in unit <Operand_Select>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Operand_Select_Bit_I20> in unit <Operand_Select>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Operand_Select_Bit_I19> in unit <Operand_Select>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Operand_Select_Bit_I18> in unit <Operand_Select>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Operand_Select_Bit_I17> in unit <Operand_Select>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Operand_Select_Bit_I16> in unit <Operand_Select>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Operand_Select_Bit_I15> in unit <Operand_Select>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Operand_Select_Bit_I14> in unit <Operand_Select>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Operand_Select_Bit_I13> in unit <Operand_Select>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Operand_Select_Bit_I12> in unit <Operand_Select>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Operand_Select_Bit_I11> in unit <Operand_Select>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Operand_Select_Bit_I10> in unit <Operand_Select>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Operand_Select_Bit_I9> in unit <Operand_Select>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Operand_Select_Bit_I8> in unit <Operand_Select>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Operand_Select_Bit_I7> in unit <Operand_Select>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Operand_Select_Bit_I6> in unit <Operand_Select>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Operand_Select_Bit_I5> in unit <Operand_Select>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Operand_Select_Bit_I4> in unit <Operand_Select>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Operand_Select_Bit_I3> in unit <Operand_Select>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Operand_Select_Bit_I2> in unit <Operand_Select>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Operand_Select_Bit_I1> in unit <Operand_Select>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Operand_Select_Bit_I0> in unit <Operand_Select>.
Entity <Operand_Select> analyzed. Unit <Operand_Select> generated.

Analyzing generic Entity <Operand_Select_Bit> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 0
	C_X = 4
	C_U_SET = "microblaze_0"
	C_EXCEPTION_ADDR_BIT = <u>0
	C_INTERRUPT_ADDR_BIT = <u>0
	C_EXT_BRK_ADDR_BIT = <u>0
	C_ONLY_PC = <u>0
	C_DEBUG_ENABLED = 1
	C_LOWER_HALFWORD = <u>1
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 329: Conflict on property <INIT> of instance <Op1_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X4Y0" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 356: Conflict on property <INIT> of instance <Op1_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X4Y0" for instance <Op1_Mux2_2> in unit <Operand_Select_Bit>.
    Set user-defined property "RLOC =  X4Y0" for instance <Op1_MUXF5> in unit <Operand_Select_Bit>.
    Set user-defined property "RLOC =  X4Y0" for instance <Op1_DFF> in unit <Operand_Select_Bit>.
    Set user-defined property "RLOC =  X4Y0" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 417: Conflict on property <INIT> of instance <Op2_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X4Y1" for instance <Op2_Mux2_1> in unit <Operand_Select_Bit>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 460: Conflict on property <INIT> of instance <Op2_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X4Y1" for instance <Op2_Mux2_2> in unit <Operand_Select_Bit>.
    Set user-defined property "RLOC =  X4Y1" for instance <Op2_MUXF5> in unit <Operand_Select_Bit>.
    Set user-defined property "RLOC =  X4Y1" for instance <Op2_DFF> in unit <Operand_Select_Bit>.
Entity <Operand_Select_Bit> analyzed. Unit <Operand_Select_Bit> generated.

Analyzing generic Entity <Operand_Select_Bit.31> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 4
	C_X = 4
	C_U_SET = "microblaze_0"
	C_EXCEPTION_ADDR_BIT = <u>0
	C_INTERRUPT_ADDR_BIT = <u>0
	C_EXT_BRK_ADDR_BIT = <u>0
	C_ONLY_PC = <u>0
	C_DEBUG_ENABLED = 1
	C_LOWER_HALFWORD = <u>1
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 329: Conflict on property <INIT> of instance <Op1_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X4Y4" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.31>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 356: Conflict on property <INIT> of instance <Op1_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X4Y4" for instance <Op1_Mux2_2> in unit <Operand_Select_Bit.31>.
    Set user-defined property "RLOC =  X4Y4" for instance <Op1_MUXF5> in unit <Operand_Select_Bit.31>.
    Set user-defined property "RLOC =  X4Y4" for instance <Op1_DFF> in unit <Operand_Select_Bit.31>.
    Set user-defined property "RLOC =  X4Y4" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.31>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 417: Conflict on property <INIT> of instance <Op2_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X4Y5" for instance <Op2_Mux2_1> in unit <Operand_Select_Bit.31>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 460: Conflict on property <INIT> of instance <Op2_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X4Y5" for instance <Op2_Mux2_2> in unit <Operand_Select_Bit.31>.
    Set user-defined property "RLOC =  X4Y5" for instance <Op2_MUXF5> in unit <Operand_Select_Bit.31>.
    Set user-defined property "RLOC =  X4Y5" for instance <Op2_DFF> in unit <Operand_Select_Bit.31>.
Entity <Operand_Select_Bit.31> analyzed. Unit <Operand_Select_Bit.31> generated.

Analyzing generic Entity <Operand_Select_Bit.32> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 8
	C_X = 4
	C_U_SET = "microblaze_0"
	C_EXCEPTION_ADDR_BIT = <u>0
	C_INTERRUPT_ADDR_BIT = <u>0
	C_EXT_BRK_ADDR_BIT = <u>0
	C_ONLY_PC = <u>0
	C_DEBUG_ENABLED = 1
	C_LOWER_HALFWORD = <u>1
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 329: Conflict on property <INIT> of instance <Op1_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X4Y8" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.32>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 356: Conflict on property <INIT> of instance <Op1_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X4Y8" for instance <Op1_Mux2_2> in unit <Operand_Select_Bit.32>.
    Set user-defined property "RLOC =  X4Y8" for instance <Op1_MUXF5> in unit <Operand_Select_Bit.32>.
    Set user-defined property "RLOC =  X4Y8" for instance <Op1_DFF> in unit <Operand_Select_Bit.32>.
    Set user-defined property "RLOC =  X4Y8" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.32>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 417: Conflict on property <INIT> of instance <Op2_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X4Y9" for instance <Op2_Mux2_1> in unit <Operand_Select_Bit.32>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 460: Conflict on property <INIT> of instance <Op2_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X4Y9" for instance <Op2_Mux2_2> in unit <Operand_Select_Bit.32>.
    Set user-defined property "RLOC =  X4Y9" for instance <Op2_MUXF5> in unit <Operand_Select_Bit.32>.
    Set user-defined property "RLOC =  X4Y9" for instance <Op2_DFF> in unit <Operand_Select_Bit.32>.
Entity <Operand_Select_Bit.32> analyzed. Unit <Operand_Select_Bit.32> generated.

Analyzing generic Entity <Operand_Select_Bit.33> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 12
	C_X = 4
	C_U_SET = "microblaze_0"
	C_EXCEPTION_ADDR_BIT = <u>0
	C_INTERRUPT_ADDR_BIT = <u>0
	C_EXT_BRK_ADDR_BIT = <u>1
	C_ONLY_PC = <u>0
	C_DEBUG_ENABLED = 1
	C_LOWER_HALFWORD = <u>1
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 329: Conflict on property <INIT> of instance <Op1_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X4Y12" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.33>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 356: Conflict on property <INIT> of instance <Op1_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X4Y12" for instance <Op1_Mux2_2> in unit <Operand_Select_Bit.33>.
    Set user-defined property "RLOC =  X4Y12" for instance <Op1_MUXF5> in unit <Operand_Select_Bit.33>.
    Set user-defined property "RLOC =  X4Y12" for instance <Op1_DFF> in unit <Operand_Select_Bit.33>.
    Set user-defined property "RLOC =  X4Y12" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.33>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 417: Conflict on property <INIT> of instance <Op2_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X4Y13" for instance <Op2_Mux2_1> in unit <Operand_Select_Bit.33>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 460: Conflict on property <INIT> of instance <Op2_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X4Y13" for instance <Op2_Mux2_2> in unit <Operand_Select_Bit.33>.
    Set user-defined property "RLOC =  X4Y13" for instance <Op2_MUXF5> in unit <Operand_Select_Bit.33>.
    Set user-defined property "RLOC =  X4Y13" for instance <Op2_DFF> in unit <Operand_Select_Bit.33>.
Entity <Operand_Select_Bit.33> analyzed. Unit <Operand_Select_Bit.33> generated.

Analyzing generic Entity <Operand_Select_Bit.34> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 16
	C_X = 4
	C_U_SET = "microblaze_0"
	C_EXCEPTION_ADDR_BIT = <u>0
	C_INTERRUPT_ADDR_BIT = <u>1
	C_EXT_BRK_ADDR_BIT = <u>1
	C_ONLY_PC = <u>0
	C_DEBUG_ENABLED = 1
	C_LOWER_HALFWORD = <u>1
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 329: Conflict on property <INIT> of instance <Op1_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X4Y16" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.34>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 356: Conflict on property <INIT> of instance <Op1_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X4Y16" for instance <Op1_Mux2_2> in unit <Operand_Select_Bit.34>.
    Set user-defined property "RLOC =  X4Y16" for instance <Op1_MUXF5> in unit <Operand_Select_Bit.34>.
    Set user-defined property "RLOC =  X4Y16" for instance <Op1_DFF> in unit <Operand_Select_Bit.34>.
    Set user-defined property "RLOC =  X4Y16" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.34>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 433: Conflict on property <INIT> of instance <Op2_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X4Y17" for instance <Op2_Mux2_1> in unit <Operand_Select_Bit.34>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 460: Conflict on property <INIT> of instance <Op2_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X4Y17" for instance <Op2_Mux2_2> in unit <Operand_Select_Bit.34>.
    Set user-defined property "RLOC =  X4Y17" for instance <Op2_MUXF5> in unit <Operand_Select_Bit.34>.
    Set user-defined property "RLOC =  X4Y17" for instance <Op2_DFF> in unit <Operand_Select_Bit.34>.
Entity <Operand_Select_Bit.34> analyzed. Unit <Operand_Select_Bit.34> generated.

Analyzing generic Entity <Operand_Select_Bit.35> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 20
	C_X = 4
	C_U_SET = "microblaze_0"
	C_EXCEPTION_ADDR_BIT = <u>1
	C_INTERRUPT_ADDR_BIT = <u>0
	C_EXT_BRK_ADDR_BIT = <u>0
	C_ONLY_PC = <u>0
	C_DEBUG_ENABLED = 1
	C_LOWER_HALFWORD = <u>1
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 329: Conflict on property <INIT> of instance <Op1_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X4Y20" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.35>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 356: Conflict on property <INIT> of instance <Op1_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X4Y20" for instance <Op1_Mux2_2> in unit <Operand_Select_Bit.35>.
    Set user-defined property "RLOC =  X4Y20" for instance <Op1_MUXF5> in unit <Operand_Select_Bit.35>.
    Set user-defined property "RLOC =  X4Y20" for instance <Op1_DFF> in unit <Operand_Select_Bit.35>.
    Set user-defined property "RLOC =  X4Y20" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.35>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 417: Conflict on property <INIT> of instance <Op2_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X4Y21" for instance <Op2_Mux2_1> in unit <Operand_Select_Bit.35>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 460: Conflict on property <INIT> of instance <Op2_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X4Y21" for instance <Op2_Mux2_2> in unit <Operand_Select_Bit.35>.
    Set user-defined property "RLOC =  X4Y21" for instance <Op2_MUXF5> in unit <Operand_Select_Bit.35>.
    Set user-defined property "RLOC =  X4Y21" for instance <Op2_DFF> in unit <Operand_Select_Bit.35>.
Entity <Operand_Select_Bit.35> analyzed. Unit <Operand_Select_Bit.35> generated.

Analyzing generic Entity <Operand_Select_Bit.36> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 24
	C_X = 4
	C_U_SET = "microblaze_0"
	C_EXCEPTION_ADDR_BIT = <u>0
	C_INTERRUPT_ADDR_BIT = <u>0
	C_EXT_BRK_ADDR_BIT = <u>0
	C_ONLY_PC = <u>0
	C_DEBUG_ENABLED = 1
	C_LOWER_HALFWORD = <u>1
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 329: Conflict on property <INIT> of instance <Op1_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X4Y24" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.36>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 356: Conflict on property <INIT> of instance <Op1_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X4Y24" for instance <Op1_Mux2_2> in unit <Operand_Select_Bit.36>.
    Set user-defined property "RLOC =  X4Y24" for instance <Op1_MUXF5> in unit <Operand_Select_Bit.36>.
    Set user-defined property "RLOC =  X4Y24" for instance <Op1_DFF> in unit <Operand_Select_Bit.36>.
    Set user-defined property "RLOC =  X4Y24" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.36>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 417: Conflict on property <INIT> of instance <Op2_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X4Y25" for instance <Op2_Mux2_1> in unit <Operand_Select_Bit.36>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 460: Conflict on property <INIT> of instance <Op2_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X4Y25" for instance <Op2_Mux2_2> in unit <Operand_Select_Bit.36>.
    Set user-defined property "RLOC =  X4Y25" for instance <Op2_MUXF5> in unit <Operand_Select_Bit.36>.
    Set user-defined property "RLOC =  X4Y25" for instance <Op2_DFF> in unit <Operand_Select_Bit.36>.
Entity <Operand_Select_Bit.36> analyzed. Unit <Operand_Select_Bit.36> generated.

Analyzing generic Entity <Operand_Select_Bit.37> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 28
	C_X = 4
	C_U_SET = "microblaze_0"
	C_EXCEPTION_ADDR_BIT = <u>0
	C_INTERRUPT_ADDR_BIT = <u>0
	C_EXT_BRK_ADDR_BIT = <u>0
	C_ONLY_PC = <u>0
	C_DEBUG_ENABLED = 1
	C_LOWER_HALFWORD = <u>1
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 329: Conflict on property <INIT> of instance <Op1_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X4Y28" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.37>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 356: Conflict on property <INIT> of instance <Op1_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X4Y28" for instance <Op1_Mux2_2> in unit <Operand_Select_Bit.37>.
    Set user-defined property "RLOC =  X4Y28" for instance <Op1_MUXF5> in unit <Operand_Select_Bit.37>.
    Set user-defined property "RLOC =  X4Y28" for instance <Op1_DFF> in unit <Operand_Select_Bit.37>.
    Set user-defined property "RLOC =  X4Y28" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.37>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 417: Conflict on property <INIT> of instance <Op2_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X4Y29" for instance <Op2_Mux2_1> in unit <Operand_Select_Bit.37>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 460: Conflict on property <INIT> of instance <Op2_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X4Y29" for instance <Op2_Mux2_2> in unit <Operand_Select_Bit.37>.
    Set user-defined property "RLOC =  X4Y29" for instance <Op2_MUXF5> in unit <Operand_Select_Bit.37>.
    Set user-defined property "RLOC =  X4Y29" for instance <Op2_DFF> in unit <Operand_Select_Bit.37>.
Entity <Operand_Select_Bit.37> analyzed. Unit <Operand_Select_Bit.37> generated.

Analyzing generic Entity <Operand_Select_Bit.38> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 0
	C_X = 5
	C_U_SET = "microblaze_0"
	C_EXCEPTION_ADDR_BIT = <u>0
	C_INTERRUPT_ADDR_BIT = <u>0
	C_EXT_BRK_ADDR_BIT = <u>0
	C_ONLY_PC = <u>1
	C_DEBUG_ENABLED = 1
	C_LOWER_HALFWORD = <u>1
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 329: Conflict on property <INIT> of instance <Op1_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X5Y0" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.38>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 343: Conflict on property <INIT> of instance <Op1_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X5Y0" for instance <Op1_Mux2_2> in unit <Operand_Select_Bit.38>.
    Set user-defined property "RLOC =  X5Y0" for instance <Op1_MUXF5> in unit <Operand_Select_Bit.38>.
    Set user-defined property "RLOC =  X5Y0" for instance <Op1_DFF> in unit <Operand_Select_Bit.38>.
    Set user-defined property "RLOC =  X5Y0" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.38>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 417: Conflict on property <INIT> of instance <Op2_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X5Y1" for instance <Op2_Mux2_1> in unit <Operand_Select_Bit.38>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 460: Conflict on property <INIT> of instance <Op2_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X5Y1" for instance <Op2_Mux2_2> in unit <Operand_Select_Bit.38>.
    Set user-defined property "RLOC =  X5Y1" for instance <Op2_MUXF5> in unit <Operand_Select_Bit.38>.
    Set user-defined property "RLOC =  X5Y1" for instance <Op2_DFF> in unit <Operand_Select_Bit.38>.
Entity <Operand_Select_Bit.38> analyzed. Unit <Operand_Select_Bit.38> generated.

Analyzing generic Entity <Operand_Select_Bit.39> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 4
	C_X = 5
	C_U_SET = "microblaze_0"
	C_EXCEPTION_ADDR_BIT = <u>0
	C_INTERRUPT_ADDR_BIT = <u>0
	C_EXT_BRK_ADDR_BIT = <u>0
	C_ONLY_PC = <u>1
	C_DEBUG_ENABLED = 1
	C_LOWER_HALFWORD = <u>1
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 329: Conflict on property <INIT> of instance <Op1_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X5Y4" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.39>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 343: Conflict on property <INIT> of instance <Op1_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X5Y4" for instance <Op1_Mux2_2> in unit <Operand_Select_Bit.39>.
    Set user-defined property "RLOC =  X5Y4" for instance <Op1_MUXF5> in unit <Operand_Select_Bit.39>.
    Set user-defined property "RLOC =  X5Y4" for instance <Op1_DFF> in unit <Operand_Select_Bit.39>.
    Set user-defined property "RLOC =  X5Y4" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.39>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 417: Conflict on property <INIT> of instance <Op2_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X5Y5" for instance <Op2_Mux2_1> in unit <Operand_Select_Bit.39>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 460: Conflict on property <INIT> of instance <Op2_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X5Y5" for instance <Op2_Mux2_2> in unit <Operand_Select_Bit.39>.
    Set user-defined property "RLOC =  X5Y5" for instance <Op2_MUXF5> in unit <Operand_Select_Bit.39>.
    Set user-defined property "RLOC =  X5Y5" for instance <Op2_DFF> in unit <Operand_Select_Bit.39>.
Entity <Operand_Select_Bit.39> analyzed. Unit <Operand_Select_Bit.39> generated.

Analyzing generic Entity <Operand_Select_Bit.40> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 8
	C_X = 5
	C_U_SET = "microblaze_0"
	C_EXCEPTION_ADDR_BIT = <u>0
	C_INTERRUPT_ADDR_BIT = <u>0
	C_EXT_BRK_ADDR_BIT = <u>0
	C_ONLY_PC = <u>1
	C_DEBUG_ENABLED = 1
	C_LOWER_HALFWORD = <u>1
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 329: Conflict on property <INIT> of instance <Op1_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X5Y8" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.40>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 343: Conflict on property <INIT> of instance <Op1_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X5Y8" for instance <Op1_Mux2_2> in unit <Operand_Select_Bit.40>.
    Set user-defined property "RLOC =  X5Y8" for instance <Op1_MUXF5> in unit <Operand_Select_Bit.40>.
    Set user-defined property "RLOC =  X5Y8" for instance <Op1_DFF> in unit <Operand_Select_Bit.40>.
    Set user-defined property "RLOC =  X5Y8" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.40>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 417: Conflict on property <INIT> of instance <Op2_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X5Y9" for instance <Op2_Mux2_1> in unit <Operand_Select_Bit.40>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 460: Conflict on property <INIT> of instance <Op2_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X5Y9" for instance <Op2_Mux2_2> in unit <Operand_Select_Bit.40>.
    Set user-defined property "RLOC =  X5Y9" for instance <Op2_MUXF5> in unit <Operand_Select_Bit.40>.
    Set user-defined property "RLOC =  X5Y9" for instance <Op2_DFF> in unit <Operand_Select_Bit.40>.
Entity <Operand_Select_Bit.40> analyzed. Unit <Operand_Select_Bit.40> generated.

Analyzing generic Entity <Operand_Select_Bit.41> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 12
	C_X = 5
	C_U_SET = "microblaze_0"
	C_EXCEPTION_ADDR_BIT = <u>0
	C_INTERRUPT_ADDR_BIT = <u>0
	C_EXT_BRK_ADDR_BIT = <u>0
	C_ONLY_PC = <u>1
	C_DEBUG_ENABLED = 1
	C_LOWER_HALFWORD = <u>1
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 329: Conflict on property <INIT> of instance <Op1_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X5Y12" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.41>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 343: Conflict on property <INIT> of instance <Op1_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X5Y12" for instance <Op1_Mux2_2> in unit <Operand_Select_Bit.41>.
    Set user-defined property "RLOC =  X5Y12" for instance <Op1_MUXF5> in unit <Operand_Select_Bit.41>.
    Set user-defined property "RLOC =  X5Y12" for instance <Op1_DFF> in unit <Operand_Select_Bit.41>.
    Set user-defined property "RLOC =  X5Y12" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.41>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 417: Conflict on property <INIT> of instance <Op2_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X5Y13" for instance <Op2_Mux2_1> in unit <Operand_Select_Bit.41>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 460: Conflict on property <INIT> of instance <Op2_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X5Y13" for instance <Op2_Mux2_2> in unit <Operand_Select_Bit.41>.
    Set user-defined property "RLOC =  X5Y13" for instance <Op2_MUXF5> in unit <Operand_Select_Bit.41>.
    Set user-defined property "RLOC =  X5Y13" for instance <Op2_DFF> in unit <Operand_Select_Bit.41>.
Entity <Operand_Select_Bit.41> analyzed. Unit <Operand_Select_Bit.41> generated.

Analyzing generic Entity <Operand_Select_Bit.42> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 16
	C_X = 5
	C_U_SET = "microblaze_0"
	C_EXCEPTION_ADDR_BIT = <u>0
	C_INTERRUPT_ADDR_BIT = <u>0
	C_EXT_BRK_ADDR_BIT = <u>0
	C_ONLY_PC = <u>1
	C_DEBUG_ENABLED = 1
	C_LOWER_HALFWORD = <u>1
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 329: Conflict on property <INIT> of instance <Op1_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X5Y16" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.42>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 343: Conflict on property <INIT> of instance <Op1_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X5Y16" for instance <Op1_Mux2_2> in unit <Operand_Select_Bit.42>.
    Set user-defined property "RLOC =  X5Y16" for instance <Op1_MUXF5> in unit <Operand_Select_Bit.42>.
    Set user-defined property "RLOC =  X5Y16" for instance <Op1_DFF> in unit <Operand_Select_Bit.42>.
    Set user-defined property "RLOC =  X5Y16" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.42>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 417: Conflict on property <INIT> of instance <Op2_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X5Y17" for instance <Op2_Mux2_1> in unit <Operand_Select_Bit.42>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 460: Conflict on property <INIT> of instance <Op2_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X5Y17" for instance <Op2_Mux2_2> in unit <Operand_Select_Bit.42>.
    Set user-defined property "RLOC =  X5Y17" for instance <Op2_MUXF5> in unit <Operand_Select_Bit.42>.
    Set user-defined property "RLOC =  X5Y17" for instance <Op2_DFF> in unit <Operand_Select_Bit.42>.
Entity <Operand_Select_Bit.42> analyzed. Unit <Operand_Select_Bit.42> generated.

Analyzing generic Entity <Operand_Select_Bit.43> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 20
	C_X = 5
	C_U_SET = "microblaze_0"
	C_EXCEPTION_ADDR_BIT = <u>0
	C_INTERRUPT_ADDR_BIT = <u>0
	C_EXT_BRK_ADDR_BIT = <u>0
	C_ONLY_PC = <u>1
	C_DEBUG_ENABLED = 1
	C_LOWER_HALFWORD = <u>1
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 329: Conflict on property <INIT> of instance <Op1_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X5Y20" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.43>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 343: Conflict on property <INIT> of instance <Op1_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X5Y20" for instance <Op1_Mux2_2> in unit <Operand_Select_Bit.43>.
    Set user-defined property "RLOC =  X5Y20" for instance <Op1_MUXF5> in unit <Operand_Select_Bit.43>.
    Set user-defined property "RLOC =  X5Y20" for instance <Op1_DFF> in unit <Operand_Select_Bit.43>.
    Set user-defined property "RLOC =  X5Y20" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.43>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 417: Conflict on property <INIT> of instance <Op2_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X5Y21" for instance <Op2_Mux2_1> in unit <Operand_Select_Bit.43>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 460: Conflict on property <INIT> of instance <Op2_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X5Y21" for instance <Op2_Mux2_2> in unit <Operand_Select_Bit.43>.
    Set user-defined property "RLOC =  X5Y21" for instance <Op2_MUXF5> in unit <Operand_Select_Bit.43>.
    Set user-defined property "RLOC =  X5Y21" for instance <Op2_DFF> in unit <Operand_Select_Bit.43>.
Entity <Operand_Select_Bit.43> analyzed. Unit <Operand_Select_Bit.43> generated.

Analyzing generic Entity <Operand_Select_Bit.44> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 24
	C_X = 5
	C_U_SET = "microblaze_0"
	C_EXCEPTION_ADDR_BIT = <u>0
	C_INTERRUPT_ADDR_BIT = <u>0
	C_EXT_BRK_ADDR_BIT = <u>0
	C_ONLY_PC = <u>1
	C_DEBUG_ENABLED = 1
	C_LOWER_HALFWORD = <u>1
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 329: Conflict on property <INIT> of instance <Op1_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X5Y24" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.44>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 343: Conflict on property <INIT> of instance <Op1_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X5Y24" for instance <Op1_Mux2_2> in unit <Operand_Select_Bit.44>.
    Set user-defined property "RLOC =  X5Y24" for instance <Op1_MUXF5> in unit <Operand_Select_Bit.44>.
    Set user-defined property "RLOC =  X5Y24" for instance <Op1_DFF> in unit <Operand_Select_Bit.44>.
    Set user-defined property "RLOC =  X5Y24" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.44>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 417: Conflict on property <INIT> of instance <Op2_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X5Y25" for instance <Op2_Mux2_1> in unit <Operand_Select_Bit.44>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 460: Conflict on property <INIT> of instance <Op2_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X5Y25" for instance <Op2_Mux2_2> in unit <Operand_Select_Bit.44>.
    Set user-defined property "RLOC =  X5Y25" for instance <Op2_MUXF5> in unit <Operand_Select_Bit.44>.
    Set user-defined property "RLOC =  X5Y25" for instance <Op2_DFF> in unit <Operand_Select_Bit.44>.
Entity <Operand_Select_Bit.44> analyzed. Unit <Operand_Select_Bit.44> generated.

Analyzing generic Entity <Operand_Select_Bit.45> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 28
	C_X = 5
	C_U_SET = "microblaze_0"
	C_EXCEPTION_ADDR_BIT = <u>0
	C_INTERRUPT_ADDR_BIT = <u>0
	C_EXT_BRK_ADDR_BIT = <u>0
	C_ONLY_PC = <u>1
	C_DEBUG_ENABLED = 1
	C_LOWER_HALFWORD = <u>1
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 329: Conflict on property <INIT> of instance <Op1_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X5Y28" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.45>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 343: Conflict on property <INIT> of instance <Op1_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X5Y28" for instance <Op1_Mux2_2> in unit <Operand_Select_Bit.45>.
    Set user-defined property "RLOC =  X5Y28" for instance <Op1_MUXF5> in unit <Operand_Select_Bit.45>.
    Set user-defined property "RLOC =  X5Y28" for instance <Op1_DFF> in unit <Operand_Select_Bit.45>.
    Set user-defined property "RLOC =  X5Y28" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.45>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 417: Conflict on property <INIT> of instance <Op2_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X5Y29" for instance <Op2_Mux2_1> in unit <Operand_Select_Bit.45>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 460: Conflict on property <INIT> of instance <Op2_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X5Y29" for instance <Op2_Mux2_2> in unit <Operand_Select_Bit.45>.
    Set user-defined property "RLOC =  X5Y29" for instance <Op2_MUXF5> in unit <Operand_Select_Bit.45>.
    Set user-defined property "RLOC =  X5Y29" for instance <Op2_DFF> in unit <Operand_Select_Bit.45>.
Entity <Operand_Select_Bit.45> analyzed. Unit <Operand_Select_Bit.45> generated.

Analyzing generic Entity <Operand_Select_Bit.46> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 2
	C_X = 4
	C_U_SET = "microblaze_0"
	C_EXCEPTION_ADDR_BIT = <u>0
	C_INTERRUPT_ADDR_BIT = <u>0
	C_EXT_BRK_ADDR_BIT = <u>0
	C_ONLY_PC = <u>1
	C_DEBUG_ENABLED = 1
	C_LOWER_HALFWORD = <u>0
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 329: Conflict on property <INIT> of instance <Op1_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X4Y2" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.46>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 343: Conflict on property <INIT> of instance <Op1_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X4Y2" for instance <Op1_Mux2_2> in unit <Operand_Select_Bit.46>.
    Set user-defined property "RLOC =  X4Y2" for instance <Op1_MUXF5> in unit <Operand_Select_Bit.46>.
    Set user-defined property "RLOC =  X4Y2" for instance <Op1_DFF> in unit <Operand_Select_Bit.46>.
    Set user-defined property "RLOC =  X4Y2" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.46>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 417: Conflict on property <INIT> of instance <Op2_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X4Y3" for instance <Op2_Mux2_1> in unit <Operand_Select_Bit.46>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 481: Conflict on property <INIT> of instance <Op2_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X4Y3" for instance <Op2_Mux2_2> in unit <Operand_Select_Bit.46>.
    Set user-defined property "RLOC =  X4Y3" for instance <Op2_MUXF5> in unit <Operand_Select_Bit.46>.
    Set user-defined property "RLOC =  X4Y3" for instance <Op2_DFF> in unit <Operand_Select_Bit.46>.
Entity <Operand_Select_Bit.46> analyzed. Unit <Operand_Select_Bit.46> generated.

Analyzing generic Entity <Operand_Select_Bit.47> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 6
	C_X = 4
	C_U_SET = "microblaze_0"
	C_EXCEPTION_ADDR_BIT = <u>0
	C_INTERRUPT_ADDR_BIT = <u>0
	C_EXT_BRK_ADDR_BIT = <u>0
	C_ONLY_PC = <u>1
	C_DEBUG_ENABLED = 1
	C_LOWER_HALFWORD = <u>0
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 329: Conflict on property <INIT> of instance <Op1_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X4Y6" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.47>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 343: Conflict on property <INIT> of instance <Op1_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X4Y6" for instance <Op1_Mux2_2> in unit <Operand_Select_Bit.47>.
    Set user-defined property "RLOC =  X4Y6" for instance <Op1_MUXF5> in unit <Operand_Select_Bit.47>.
    Set user-defined property "RLOC =  X4Y6" for instance <Op1_DFF> in unit <Operand_Select_Bit.47>.
    Set user-defined property "RLOC =  X4Y6" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.47>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 417: Conflict on property <INIT> of instance <Op2_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X4Y7" for instance <Op2_Mux2_1> in unit <Operand_Select_Bit.47>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 481: Conflict on property <INIT> of instance <Op2_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X4Y7" for instance <Op2_Mux2_2> in unit <Operand_Select_Bit.47>.
    Set user-defined property "RLOC =  X4Y7" for instance <Op2_MUXF5> in unit <Operand_Select_Bit.47>.
    Set user-defined property "RLOC =  X4Y7" for instance <Op2_DFF> in unit <Operand_Select_Bit.47>.
Entity <Operand_Select_Bit.47> analyzed. Unit <Operand_Select_Bit.47> generated.

Analyzing generic Entity <Operand_Select_Bit.48> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 10
	C_X = 4
	C_U_SET = "microblaze_0"
	C_EXCEPTION_ADDR_BIT = <u>0
	C_INTERRUPT_ADDR_BIT = <u>0
	C_EXT_BRK_ADDR_BIT = <u>0
	C_ONLY_PC = <u>1
	C_DEBUG_ENABLED = 1
	C_LOWER_HALFWORD = <u>0
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 329: Conflict on property <INIT> of instance <Op1_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X4Y10" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.48>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 343: Conflict on property <INIT> of instance <Op1_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X4Y10" for instance <Op1_Mux2_2> in unit <Operand_Select_Bit.48>.
    Set user-defined property "RLOC =  X4Y10" for instance <Op1_MUXF5> in unit <Operand_Select_Bit.48>.
    Set user-defined property "RLOC =  X4Y10" for instance <Op1_DFF> in unit <Operand_Select_Bit.48>.
    Set user-defined property "RLOC =  X4Y10" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.48>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 417: Conflict on property <INIT> of instance <Op2_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X4Y11" for instance <Op2_Mux2_1> in unit <Operand_Select_Bit.48>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 481: Conflict on property <INIT> of instance <Op2_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X4Y11" for instance <Op2_Mux2_2> in unit <Operand_Select_Bit.48>.
    Set user-defined property "RLOC =  X4Y11" for instance <Op2_MUXF5> in unit <Operand_Select_Bit.48>.
    Set user-defined property "RLOC =  X4Y11" for instance <Op2_DFF> in unit <Operand_Select_Bit.48>.
Entity <Operand_Select_Bit.48> analyzed. Unit <Operand_Select_Bit.48> generated.

Analyzing generic Entity <Operand_Select_Bit.49> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 14
	C_X = 4
	C_U_SET = "microblaze_0"
	C_EXCEPTION_ADDR_BIT = <u>0
	C_INTERRUPT_ADDR_BIT = <u>0
	C_EXT_BRK_ADDR_BIT = <u>0
	C_ONLY_PC = <u>1
	C_DEBUG_ENABLED = 1
	C_LOWER_HALFWORD = <u>0
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 329: Conflict on property <INIT> of instance <Op1_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X4Y14" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.49>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 343: Conflict on property <INIT> of instance <Op1_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X4Y14" for instance <Op1_Mux2_2> in unit <Operand_Select_Bit.49>.
    Set user-defined property "RLOC =  X4Y14" for instance <Op1_MUXF5> in unit <Operand_Select_Bit.49>.
    Set user-defined property "RLOC =  X4Y14" for instance <Op1_DFF> in unit <Operand_Select_Bit.49>.
    Set user-defined property "RLOC =  X4Y14" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.49>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 417: Conflict on property <INIT> of instance <Op2_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X4Y15" for instance <Op2_Mux2_1> in unit <Operand_Select_Bit.49>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 481: Conflict on property <INIT> of instance <Op2_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X4Y15" for instance <Op2_Mux2_2> in unit <Operand_Select_Bit.49>.
    Set user-defined property "RLOC =  X4Y15" for instance <Op2_MUXF5> in unit <Operand_Select_Bit.49>.
    Set user-defined property "RLOC =  X4Y15" for instance <Op2_DFF> in unit <Operand_Select_Bit.49>.
Entity <Operand_Select_Bit.49> analyzed. Unit <Operand_Select_Bit.49> generated.

Analyzing generic Entity <Operand_Select_Bit.50> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 18
	C_X = 4
	C_U_SET = "microblaze_0"
	C_EXCEPTION_ADDR_BIT = <u>0
	C_INTERRUPT_ADDR_BIT = <u>0
	C_EXT_BRK_ADDR_BIT = <u>0
	C_ONLY_PC = <u>1
	C_DEBUG_ENABLED = 1
	C_LOWER_HALFWORD = <u>0
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 329: Conflict on property <INIT> of instance <Op1_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X4Y18" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.50>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 343: Conflict on property <INIT> of instance <Op1_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X4Y18" for instance <Op1_Mux2_2> in unit <Operand_Select_Bit.50>.
    Set user-defined property "RLOC =  X4Y18" for instance <Op1_MUXF5> in unit <Operand_Select_Bit.50>.
    Set user-defined property "RLOC =  X4Y18" for instance <Op1_DFF> in unit <Operand_Select_Bit.50>.
    Set user-defined property "RLOC =  X4Y18" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.50>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 417: Conflict on property <INIT> of instance <Op2_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X4Y19" for instance <Op2_Mux2_1> in unit <Operand_Select_Bit.50>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 481: Conflict on property <INIT> of instance <Op2_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X4Y19" for instance <Op2_Mux2_2> in unit <Operand_Select_Bit.50>.
    Set user-defined property "RLOC =  X4Y19" for instance <Op2_MUXF5> in unit <Operand_Select_Bit.50>.
    Set user-defined property "RLOC =  X4Y19" for instance <Op2_DFF> in unit <Operand_Select_Bit.50>.
Entity <Operand_Select_Bit.50> analyzed. Unit <Operand_Select_Bit.50> generated.

Analyzing generic Entity <Operand_Select_Bit.51> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 22
	C_X = 4
	C_U_SET = "microblaze_0"
	C_EXCEPTION_ADDR_BIT = <u>0
	C_INTERRUPT_ADDR_BIT = <u>0
	C_EXT_BRK_ADDR_BIT = <u>0
	C_ONLY_PC = <u>1
	C_DEBUG_ENABLED = 1
	C_LOWER_HALFWORD = <u>0
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 329: Conflict on property <INIT> of instance <Op1_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X4Y22" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.51>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 343: Conflict on property <INIT> of instance <Op1_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X4Y22" for instance <Op1_Mux2_2> in unit <Operand_Select_Bit.51>.
    Set user-defined property "RLOC =  X4Y22" for instance <Op1_MUXF5> in unit <Operand_Select_Bit.51>.
    Set user-defined property "RLOC =  X4Y22" for instance <Op1_DFF> in unit <Operand_Select_Bit.51>.
    Set user-defined property "RLOC =  X4Y22" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.51>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 417: Conflict on property <INIT> of instance <Op2_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X4Y23" for instance <Op2_Mux2_1> in unit <Operand_Select_Bit.51>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 481: Conflict on property <INIT> of instance <Op2_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X4Y23" for instance <Op2_Mux2_2> in unit <Operand_Select_Bit.51>.
    Set user-defined property "RLOC =  X4Y23" for instance <Op2_MUXF5> in unit <Operand_Select_Bit.51>.
    Set user-defined property "RLOC =  X4Y23" for instance <Op2_DFF> in unit <Operand_Select_Bit.51>.
Entity <Operand_Select_Bit.51> analyzed. Unit <Operand_Select_Bit.51> generated.

Analyzing generic Entity <Operand_Select_Bit.52> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 26
	C_X = 4
	C_U_SET = "microblaze_0"
	C_EXCEPTION_ADDR_BIT = <u>0
	C_INTERRUPT_ADDR_BIT = <u>0
	C_EXT_BRK_ADDR_BIT = <u>0
	C_ONLY_PC = <u>1
	C_DEBUG_ENABLED = 1
	C_LOWER_HALFWORD = <u>0
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 329: Conflict on property <INIT> of instance <Op1_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X4Y26" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.52>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 343: Conflict on property <INIT> of instance <Op1_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X4Y26" for instance <Op1_Mux2_2> in unit <Operand_Select_Bit.52>.
    Set user-defined property "RLOC =  X4Y26" for instance <Op1_MUXF5> in unit <Operand_Select_Bit.52>.
    Set user-defined property "RLOC =  X4Y26" for instance <Op1_DFF> in unit <Operand_Select_Bit.52>.
    Set user-defined property "RLOC =  X4Y26" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.52>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 417: Conflict on property <INIT> of instance <Op2_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X4Y27" for instance <Op2_Mux2_1> in unit <Operand_Select_Bit.52>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 481: Conflict on property <INIT> of instance <Op2_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X4Y27" for instance <Op2_Mux2_2> in unit <Operand_Select_Bit.52>.
    Set user-defined property "RLOC =  X4Y27" for instance <Op2_MUXF5> in unit <Operand_Select_Bit.52>.
    Set user-defined property "RLOC =  X4Y27" for instance <Op2_DFF> in unit <Operand_Select_Bit.52>.
Entity <Operand_Select_Bit.52> analyzed. Unit <Operand_Select_Bit.52> generated.

Analyzing generic Entity <Operand_Select_Bit.53> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 30
	C_X = 4
	C_U_SET = "microblaze_0"
	C_EXCEPTION_ADDR_BIT = <u>0
	C_INTERRUPT_ADDR_BIT = <u>0
	C_EXT_BRK_ADDR_BIT = <u>0
	C_ONLY_PC = <u>1
	C_DEBUG_ENABLED = 1
	C_LOWER_HALFWORD = <u>0
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 329: Conflict on property <INIT> of instance <Op1_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X4Y30" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.53>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 343: Conflict on property <INIT> of instance <Op1_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X4Y30" for instance <Op1_Mux2_2> in unit <Operand_Select_Bit.53>.
    Set user-defined property "RLOC =  X4Y30" for instance <Op1_MUXF5> in unit <Operand_Select_Bit.53>.
    Set user-defined property "RLOC =  X4Y30" for instance <Op1_DFF> in unit <Operand_Select_Bit.53>.
    Set user-defined property "RLOC =  X4Y30" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.53>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 417: Conflict on property <INIT> of instance <Op2_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X4Y31" for instance <Op2_Mux2_1> in unit <Operand_Select_Bit.53>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 481: Conflict on property <INIT> of instance <Op2_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X4Y31" for instance <Op2_Mux2_2> in unit <Operand_Select_Bit.53>.
    Set user-defined property "RLOC =  X4Y31" for instance <Op2_MUXF5> in unit <Operand_Select_Bit.53>.
    Set user-defined property "RLOC =  X4Y31" for instance <Op2_DFF> in unit <Operand_Select_Bit.53>.
Entity <Operand_Select_Bit.53> analyzed. Unit <Operand_Select_Bit.53> generated.

Analyzing generic Entity <Operand_Select_Bit.54> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 2
	C_X = 5
	C_U_SET = "microblaze_0"
	C_EXCEPTION_ADDR_BIT = <u>0
	C_INTERRUPT_ADDR_BIT = <u>0
	C_EXT_BRK_ADDR_BIT = <u>0
	C_ONLY_PC = <u>1
	C_DEBUG_ENABLED = 1
	C_LOWER_HALFWORD = <u>0
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 329: Conflict on property <INIT> of instance <Op1_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X5Y2" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.54>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 343: Conflict on property <INIT> of instance <Op1_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X5Y2" for instance <Op1_Mux2_2> in unit <Operand_Select_Bit.54>.
    Set user-defined property "RLOC =  X5Y2" for instance <Op1_MUXF5> in unit <Operand_Select_Bit.54>.
    Set user-defined property "RLOC =  X5Y2" for instance <Op1_DFF> in unit <Operand_Select_Bit.54>.
    Set user-defined property "RLOC =  X5Y2" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.54>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 417: Conflict on property <INIT> of instance <Op2_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X5Y3" for instance <Op2_Mux2_1> in unit <Operand_Select_Bit.54>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 481: Conflict on property <INIT> of instance <Op2_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X5Y3" for instance <Op2_Mux2_2> in unit <Operand_Select_Bit.54>.
    Set user-defined property "RLOC =  X5Y3" for instance <Op2_MUXF5> in unit <Operand_Select_Bit.54>.
    Set user-defined property "RLOC =  X5Y3" for instance <Op2_DFF> in unit <Operand_Select_Bit.54>.
Entity <Operand_Select_Bit.54> analyzed. Unit <Operand_Select_Bit.54> generated.

Analyzing generic Entity <Operand_Select_Bit.55> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 6
	C_X = 5
	C_U_SET = "microblaze_0"
	C_EXCEPTION_ADDR_BIT = <u>0
	C_INTERRUPT_ADDR_BIT = <u>0
	C_EXT_BRK_ADDR_BIT = <u>0
	C_ONLY_PC = <u>1
	C_DEBUG_ENABLED = 1
	C_LOWER_HALFWORD = <u>0
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 329: Conflict on property <INIT> of instance <Op1_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X5Y6" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.55>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 343: Conflict on property <INIT> of instance <Op1_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X5Y6" for instance <Op1_Mux2_2> in unit <Operand_Select_Bit.55>.
    Set user-defined property "RLOC =  X5Y6" for instance <Op1_MUXF5> in unit <Operand_Select_Bit.55>.
    Set user-defined property "RLOC =  X5Y6" for instance <Op1_DFF> in unit <Operand_Select_Bit.55>.
    Set user-defined property "RLOC =  X5Y6" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.55>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 417: Conflict on property <INIT> of instance <Op2_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X5Y7" for instance <Op2_Mux2_1> in unit <Operand_Select_Bit.55>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 481: Conflict on property <INIT> of instance <Op2_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X5Y7" for instance <Op2_Mux2_2> in unit <Operand_Select_Bit.55>.
    Set user-defined property "RLOC =  X5Y7" for instance <Op2_MUXF5> in unit <Operand_Select_Bit.55>.
    Set user-defined property "RLOC =  X5Y7" for instance <Op2_DFF> in unit <Operand_Select_Bit.55>.
Entity <Operand_Select_Bit.55> analyzed. Unit <Operand_Select_Bit.55> generated.

Analyzing generic Entity <Operand_Select_Bit.56> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 10
	C_X = 5
	C_U_SET = "microblaze_0"
	C_EXCEPTION_ADDR_BIT = <u>0
	C_INTERRUPT_ADDR_BIT = <u>0
	C_EXT_BRK_ADDR_BIT = <u>0
	C_ONLY_PC = <u>1
	C_DEBUG_ENABLED = 1
	C_LOWER_HALFWORD = <u>0
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 329: Conflict on property <INIT> of instance <Op1_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X5Y10" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.56>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 343: Conflict on property <INIT> of instance <Op1_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X5Y10" for instance <Op1_Mux2_2> in unit <Operand_Select_Bit.56>.
    Set user-defined property "RLOC =  X5Y10" for instance <Op1_MUXF5> in unit <Operand_Select_Bit.56>.
    Set user-defined property "RLOC =  X5Y10" for instance <Op1_DFF> in unit <Operand_Select_Bit.56>.
    Set user-defined property "RLOC =  X5Y10" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.56>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 417: Conflict on property <INIT> of instance <Op2_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X5Y11" for instance <Op2_Mux2_1> in unit <Operand_Select_Bit.56>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 481: Conflict on property <INIT> of instance <Op2_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X5Y11" for instance <Op2_Mux2_2> in unit <Operand_Select_Bit.56>.
    Set user-defined property "RLOC =  X5Y11" for instance <Op2_MUXF5> in unit <Operand_Select_Bit.56>.
    Set user-defined property "RLOC =  X5Y11" for instance <Op2_DFF> in unit <Operand_Select_Bit.56>.
Entity <Operand_Select_Bit.56> analyzed. Unit <Operand_Select_Bit.56> generated.

Analyzing generic Entity <Operand_Select_Bit.57> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 14
	C_X = 5
	C_U_SET = "microblaze_0"
	C_EXCEPTION_ADDR_BIT = <u>0
	C_INTERRUPT_ADDR_BIT = <u>0
	C_EXT_BRK_ADDR_BIT = <u>0
	C_ONLY_PC = <u>1
	C_DEBUG_ENABLED = 1
	C_LOWER_HALFWORD = <u>0
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 329: Conflict on property <INIT> of instance <Op1_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X5Y14" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.57>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 343: Conflict on property <INIT> of instance <Op1_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X5Y14" for instance <Op1_Mux2_2> in unit <Operand_Select_Bit.57>.
    Set user-defined property "RLOC =  X5Y14" for instance <Op1_MUXF5> in unit <Operand_Select_Bit.57>.
    Set user-defined property "RLOC =  X5Y14" for instance <Op1_DFF> in unit <Operand_Select_Bit.57>.
    Set user-defined property "RLOC =  X5Y14" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.57>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 417: Conflict on property <INIT> of instance <Op2_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X5Y15" for instance <Op2_Mux2_1> in unit <Operand_Select_Bit.57>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 481: Conflict on property <INIT> of instance <Op2_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X5Y15" for instance <Op2_Mux2_2> in unit <Operand_Select_Bit.57>.
    Set user-defined property "RLOC =  X5Y15" for instance <Op2_MUXF5> in unit <Operand_Select_Bit.57>.
    Set user-defined property "RLOC =  X5Y15" for instance <Op2_DFF> in unit <Operand_Select_Bit.57>.
Entity <Operand_Select_Bit.57> analyzed. Unit <Operand_Select_Bit.57> generated.

Analyzing generic Entity <Operand_Select_Bit.58> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 18
	C_X = 5
	C_U_SET = "microblaze_0"
	C_EXCEPTION_ADDR_BIT = <u>0
	C_INTERRUPT_ADDR_BIT = <u>0
	C_EXT_BRK_ADDR_BIT = <u>0
	C_ONLY_PC = <u>1
	C_DEBUG_ENABLED = 1
	C_LOWER_HALFWORD = <u>0
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 329: Conflict on property <INIT> of instance <Op1_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X5Y18" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.58>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 343: Conflict on property <INIT> of instance <Op1_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X5Y18" for instance <Op1_Mux2_2> in unit <Operand_Select_Bit.58>.
    Set user-defined property "RLOC =  X5Y18" for instance <Op1_MUXF5> in unit <Operand_Select_Bit.58>.
    Set user-defined property "RLOC =  X5Y18" for instance <Op1_DFF> in unit <Operand_Select_Bit.58>.
    Set user-defined property "RLOC =  X5Y18" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.58>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 417: Conflict on property <INIT> of instance <Op2_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X5Y19" for instance <Op2_Mux2_1> in unit <Operand_Select_Bit.58>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 481: Conflict on property <INIT> of instance <Op2_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X5Y19" for instance <Op2_Mux2_2> in unit <Operand_Select_Bit.58>.
    Set user-defined property "RLOC =  X5Y19" for instance <Op2_MUXF5> in unit <Operand_Select_Bit.58>.
    Set user-defined property "RLOC =  X5Y19" for instance <Op2_DFF> in unit <Operand_Select_Bit.58>.
Entity <Operand_Select_Bit.58> analyzed. Unit <Operand_Select_Bit.58> generated.

Analyzing generic Entity <Operand_Select_Bit.59> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 22
	C_X = 5
	C_U_SET = "microblaze_0"
	C_EXCEPTION_ADDR_BIT = <u>0
	C_INTERRUPT_ADDR_BIT = <u>0
	C_EXT_BRK_ADDR_BIT = <u>0
	C_ONLY_PC = <u>1
	C_DEBUG_ENABLED = 1
	C_LOWER_HALFWORD = <u>0
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 329: Conflict on property <INIT> of instance <Op1_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X5Y22" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.59>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 343: Conflict on property <INIT> of instance <Op1_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X5Y22" for instance <Op1_Mux2_2> in unit <Operand_Select_Bit.59>.
    Set user-defined property "RLOC =  X5Y22" for instance <Op1_MUXF5> in unit <Operand_Select_Bit.59>.
    Set user-defined property "RLOC =  X5Y22" for instance <Op1_DFF> in unit <Operand_Select_Bit.59>.
    Set user-defined property "RLOC =  X5Y22" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.59>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 417: Conflict on property <INIT> of instance <Op2_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X5Y23" for instance <Op2_Mux2_1> in unit <Operand_Select_Bit.59>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 481: Conflict on property <INIT> of instance <Op2_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X5Y23" for instance <Op2_Mux2_2> in unit <Operand_Select_Bit.59>.
    Set user-defined property "RLOC =  X5Y23" for instance <Op2_MUXF5> in unit <Operand_Select_Bit.59>.
    Set user-defined property "RLOC =  X5Y23" for instance <Op2_DFF> in unit <Operand_Select_Bit.59>.
Entity <Operand_Select_Bit.59> analyzed. Unit <Operand_Select_Bit.59> generated.

Analyzing generic Entity <Operand_Select_Bit.60> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 26
	C_X = 5
	C_U_SET = "microblaze_0"
	C_EXCEPTION_ADDR_BIT = <u>0
	C_INTERRUPT_ADDR_BIT = <u>0
	C_EXT_BRK_ADDR_BIT = <u>0
	C_ONLY_PC = <u>1
	C_DEBUG_ENABLED = 1
	C_LOWER_HALFWORD = <u>0
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 329: Conflict on property <INIT> of instance <Op1_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X5Y26" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.60>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 343: Conflict on property <INIT> of instance <Op1_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X5Y26" for instance <Op1_Mux2_2> in unit <Operand_Select_Bit.60>.
    Set user-defined property "RLOC =  X5Y26" for instance <Op1_MUXF5> in unit <Operand_Select_Bit.60>.
    Set user-defined property "RLOC =  X5Y26" for instance <Op1_DFF> in unit <Operand_Select_Bit.60>.
    Set user-defined property "RLOC =  X5Y26" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.60>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 417: Conflict on property <INIT> of instance <Op2_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X5Y27" for instance <Op2_Mux2_1> in unit <Operand_Select_Bit.60>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 481: Conflict on property <INIT> of instance <Op2_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X5Y27" for instance <Op2_Mux2_2> in unit <Operand_Select_Bit.60>.
    Set user-defined property "RLOC =  X5Y27" for instance <Op2_MUXF5> in unit <Operand_Select_Bit.60>.
    Set user-defined property "RLOC =  X5Y27" for instance <Op2_DFF> in unit <Operand_Select_Bit.60>.
Entity <Operand_Select_Bit.60> analyzed. Unit <Operand_Select_Bit.60> generated.

Analyzing generic Entity <Operand_Select_Bit.61> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 30
	C_X = 5
	C_U_SET = "microblaze_0"
	C_EXCEPTION_ADDR_BIT = <u>0
	C_INTERRUPT_ADDR_BIT = <u>0
	C_EXT_BRK_ADDR_BIT = <u>0
	C_ONLY_PC = <u>0
	C_DEBUG_ENABLED = 1
	C_LOWER_HALFWORD = <u>0
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 329: Conflict on property <INIT> of instance <Op1_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X5Y30" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.61>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 356: Conflict on property <INIT> of instance <Op1_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X5Y30" for instance <Op1_Mux2_2> in unit <Operand_Select_Bit.61>.
    Set user-defined property "RLOC =  X5Y30" for instance <Op1_MUXF5> in unit <Operand_Select_Bit.61>.
    Set user-defined property "RLOC =  X5Y30" for instance <Op1_DFF> in unit <Operand_Select_Bit.61>.
    Set user-defined property "RLOC =  X5Y30" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.61>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 417: Conflict on property <INIT> of instance <Op2_Mux2_1> between generic and attribute.
    Set user-defined property "RLOC =  X5Y31" for instance <Op2_Mux2_1> in unit <Operand_Select_Bit.61>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd" line 481: Conflict on property <INIT> of instance <Op2_Mux2_2> between generic and attribute.
    Set user-defined property "RLOC =  X5Y31" for instance <Op2_Mux2_2> in unit <Operand_Select_Bit.61>.
    Set user-defined property "RLOC =  X5Y31" for instance <Op2_MUXF5> in unit <Operand_Select_Bit.61>.
    Set user-defined property "RLOC =  X5Y31" for instance <Op2_DFF> in unit <Operand_Select_Bit.61>.
Entity <Operand_Select_Bit.61> analyzed. Unit <Operand_Select_Bit.61> generated.

Analyzing generic Entity <ALU> (Architecture <imp>).
	C_DATA_SIZE = 32
	C_TARGET = 6
	C_U_SET = "microblaze_0"
    Set user-defined property "U_SET =  microblaze_0" for instance <ALU_Bit_I31> in unit <ALU>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ALU_Bit_I30> in unit <ALU>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ALU_Bit_I29> in unit <ALU>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ALU_Bit_I28> in unit <ALU>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ALU_Bit_I27> in unit <ALU>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ALU_Bit_I26> in unit <ALU>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ALU_Bit_I25> in unit <ALU>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ALU_Bit_I24> in unit <ALU>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ALU_Bit_I23> in unit <ALU>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ALU_Bit_I22> in unit <ALU>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ALU_Bit_I21> in unit <ALU>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ALU_Bit_I20> in unit <ALU>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ALU_Bit_I19> in unit <ALU>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ALU_Bit_I18> in unit <ALU>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ALU_Bit_I17> in unit <ALU>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ALU_Bit_I16> in unit <ALU>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ALU_Bit_I15> in unit <ALU>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ALU_Bit_I14> in unit <ALU>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ALU_Bit_I13> in unit <ALU>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ALU_Bit_I12> in unit <ALU>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ALU_Bit_I11> in unit <ALU>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ALU_Bit_I10> in unit <ALU>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ALU_Bit_I9> in unit <ALU>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ALU_Bit_I8> in unit <ALU>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ALU_Bit_I7> in unit <ALU>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ALU_Bit_I6> in unit <ALU>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ALU_Bit_I5> in unit <ALU>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ALU_Bit_I4> in unit <ALU>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ALU_Bit_I3> in unit <ALU>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ALU_Bit_I2> in unit <ALU>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ALU_Bit_I1> in unit <ALU>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ALU_Bit_I0> in unit <ALU>.
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing generic Entity <ALU_Bit> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 0
	C_X = 6
	C_U_SET = "microblaze_0"
	C_LAST_BIT = <u>0
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/alu_bit.vhd" line 227: Conflict on property <INIT> of instance <I_ALU_LUT> between generic and attribute.
    Set user-defined property "RLOC =  X6Y0" for instance <I_ALU_LUT> in unit <ALU_Bit>.
    Set user-defined property "RLOC =  X6Y0" for instance <MULT_AND_I> in unit <ALU_Bit>.
    Set user-defined property "RLOC =  X6Y0" for instance <MUXCY_I> in unit <ALU_Bit>.
    Set user-defined property "RLOC =  X6Y0" for instance <XOR_I> in unit <ALU_Bit>.
    Set user-defined property "RLOC =  X6Y0" for instance <I_ABus_DFF> in unit <ALU_Bit>.
Entity <ALU_Bit> analyzed. Unit <ALU_Bit> generated.

Analyzing generic Entity <ALU_Bit.62> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 1
	C_X = 6
	C_U_SET = "microblaze_0"
	C_LAST_BIT = <u>0
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/alu_bit.vhd" line 227: Conflict on property <INIT> of instance <I_ALU_LUT> between generic and attribute.
    Set user-defined property "RLOC =  X6Y1" for instance <I_ALU_LUT> in unit <ALU_Bit.62>.
    Set user-defined property "RLOC =  X6Y1" for instance <MULT_AND_I> in unit <ALU_Bit.62>.
    Set user-defined property "RLOC =  X6Y1" for instance <MUXCY_I> in unit <ALU_Bit.62>.
    Set user-defined property "RLOC =  X6Y1" for instance <XOR_I> in unit <ALU_Bit.62>.
    Set user-defined property "RLOC =  X6Y1" for instance <I_ABus_DFF> in unit <ALU_Bit.62>.
Entity <ALU_Bit.62> analyzed. Unit <ALU_Bit.62> generated.

Analyzing generic Entity <ALU_Bit.63> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 2
	C_X = 6
	C_U_SET = "microblaze_0"
	C_LAST_BIT = <u>0
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/alu_bit.vhd" line 227: Conflict on property <INIT> of instance <I_ALU_LUT> between generic and attribute.
    Set user-defined property "RLOC =  X6Y2" for instance <I_ALU_LUT> in unit <ALU_Bit.63>.
    Set user-defined property "RLOC =  X6Y2" for instance <MULT_AND_I> in unit <ALU_Bit.63>.
    Set user-defined property "RLOC =  X6Y2" for instance <MUXCY_I> in unit <ALU_Bit.63>.
    Set user-defined property "RLOC =  X6Y2" for instance <XOR_I> in unit <ALU_Bit.63>.
    Set user-defined property "RLOC =  X6Y2" for instance <I_ABus_DFF> in unit <ALU_Bit.63>.
Entity <ALU_Bit.63> analyzed. Unit <ALU_Bit.63> generated.

Analyzing generic Entity <ALU_Bit.64> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 3
	C_X = 6
	C_U_SET = "microblaze_0"
	C_LAST_BIT = <u>0
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/alu_bit.vhd" line 227: Conflict on property <INIT> of instance <I_ALU_LUT> between generic and attribute.
    Set user-defined property "RLOC =  X6Y3" for instance <I_ALU_LUT> in unit <ALU_Bit.64>.
    Set user-defined property "RLOC =  X6Y3" for instance <MULT_AND_I> in unit <ALU_Bit.64>.
    Set user-defined property "RLOC =  X6Y3" for instance <MUXCY_I> in unit <ALU_Bit.64>.
    Set user-defined property "RLOC =  X6Y3" for instance <XOR_I> in unit <ALU_Bit.64>.
    Set user-defined property "RLOC =  X6Y3" for instance <I_ABus_DFF> in unit <ALU_Bit.64>.
Entity <ALU_Bit.64> analyzed. Unit <ALU_Bit.64> generated.

Analyzing generic Entity <ALU_Bit.65> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 4
	C_X = 6
	C_U_SET = "microblaze_0"
	C_LAST_BIT = <u>0
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/alu_bit.vhd" line 227: Conflict on property <INIT> of instance <I_ALU_LUT> between generic and attribute.
    Set user-defined property "RLOC =  X6Y4" for instance <I_ALU_LUT> in unit <ALU_Bit.65>.
    Set user-defined property "RLOC =  X6Y4" for instance <MULT_AND_I> in unit <ALU_Bit.65>.
    Set user-defined property "RLOC =  X6Y4" for instance <MUXCY_I> in unit <ALU_Bit.65>.
    Set user-defined property "RLOC =  X6Y4" for instance <XOR_I> in unit <ALU_Bit.65>.
    Set user-defined property "RLOC =  X6Y4" for instance <I_ABus_DFF> in unit <ALU_Bit.65>.
Entity <ALU_Bit.65> analyzed. Unit <ALU_Bit.65> generated.

Analyzing generic Entity <ALU_Bit.66> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 5
	C_X = 6
	C_U_SET = "microblaze_0"
	C_LAST_BIT = <u>0
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/alu_bit.vhd" line 227: Conflict on property <INIT> of instance <I_ALU_LUT> between generic and attribute.
    Set user-defined property "RLOC =  X6Y5" for instance <I_ALU_LUT> in unit <ALU_Bit.66>.
    Set user-defined property "RLOC =  X6Y5" for instance <MULT_AND_I> in unit <ALU_Bit.66>.
    Set user-defined property "RLOC =  X6Y5" for instance <MUXCY_I> in unit <ALU_Bit.66>.
    Set user-defined property "RLOC =  X6Y5" for instance <XOR_I> in unit <ALU_Bit.66>.
    Set user-defined property "RLOC =  X6Y5" for instance <I_ABus_DFF> in unit <ALU_Bit.66>.
Entity <ALU_Bit.66> analyzed. Unit <ALU_Bit.66> generated.

Analyzing generic Entity <ALU_Bit.67> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 6
	C_X = 6
	C_U_SET = "microblaze_0"
	C_LAST_BIT = <u>0
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/alu_bit.vhd" line 227: Conflict on property <INIT> of instance <I_ALU_LUT> between generic and attribute.
    Set user-defined property "RLOC =  X6Y6" for instance <I_ALU_LUT> in unit <ALU_Bit.67>.
    Set user-defined property "RLOC =  X6Y6" for instance <MULT_AND_I> in unit <ALU_Bit.67>.
    Set user-defined property "RLOC =  X6Y6" for instance <MUXCY_I> in unit <ALU_Bit.67>.
    Set user-defined property "RLOC =  X6Y6" for instance <XOR_I> in unit <ALU_Bit.67>.
    Set user-defined property "RLOC =  X6Y6" for instance <I_ABus_DFF> in unit <ALU_Bit.67>.
Entity <ALU_Bit.67> analyzed. Unit <ALU_Bit.67> generated.

Analyzing generic Entity <ALU_Bit.68> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 7
	C_X = 6
	C_U_SET = "microblaze_0"
	C_LAST_BIT = <u>0
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/alu_bit.vhd" line 227: Conflict on property <INIT> of instance <I_ALU_LUT> between generic and attribute.
    Set user-defined property "RLOC =  X6Y7" for instance <I_ALU_LUT> in unit <ALU_Bit.68>.
    Set user-defined property "RLOC =  X6Y7" for instance <MULT_AND_I> in unit <ALU_Bit.68>.
    Set user-defined property "RLOC =  X6Y7" for instance <MUXCY_I> in unit <ALU_Bit.68>.
    Set user-defined property "RLOC =  X6Y7" for instance <XOR_I> in unit <ALU_Bit.68>.
    Set user-defined property "RLOC =  X6Y7" for instance <I_ABus_DFF> in unit <ALU_Bit.68>.
Entity <ALU_Bit.68> analyzed. Unit <ALU_Bit.68> generated.

Analyzing generic Entity <ALU_Bit.69> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 8
	C_X = 6
	C_U_SET = "microblaze_0"
	C_LAST_BIT = <u>0
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/alu_bit.vhd" line 227: Conflict on property <INIT> of instance <I_ALU_LUT> between generic and attribute.
    Set user-defined property "RLOC =  X6Y8" for instance <I_ALU_LUT> in unit <ALU_Bit.69>.
    Set user-defined property "RLOC =  X6Y8" for instance <MULT_AND_I> in unit <ALU_Bit.69>.
    Set user-defined property "RLOC =  X6Y8" for instance <MUXCY_I> in unit <ALU_Bit.69>.
    Set user-defined property "RLOC =  X6Y8" for instance <XOR_I> in unit <ALU_Bit.69>.
    Set user-defined property "RLOC =  X6Y8" for instance <I_ABus_DFF> in unit <ALU_Bit.69>.
Entity <ALU_Bit.69> analyzed. Unit <ALU_Bit.69> generated.

Analyzing generic Entity <ALU_Bit.70> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 9
	C_X = 6
	C_U_SET = "microblaze_0"
	C_LAST_BIT = <u>0
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/alu_bit.vhd" line 227: Conflict on property <INIT> of instance <I_ALU_LUT> between generic and attribute.
    Set user-defined property "RLOC =  X6Y9" for instance <I_ALU_LUT> in unit <ALU_Bit.70>.
    Set user-defined property "RLOC =  X6Y9" for instance <MULT_AND_I> in unit <ALU_Bit.70>.
    Set user-defined property "RLOC =  X6Y9" for instance <MUXCY_I> in unit <ALU_Bit.70>.
    Set user-defined property "RLOC =  X6Y9" for instance <XOR_I> in unit <ALU_Bit.70>.
    Set user-defined property "RLOC =  X6Y9" for instance <I_ABus_DFF> in unit <ALU_Bit.70>.
Entity <ALU_Bit.70> analyzed. Unit <ALU_Bit.70> generated.

Analyzing generic Entity <ALU_Bit.71> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 10
	C_X = 6
	C_U_SET = "microblaze_0"
	C_LAST_BIT = <u>0
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/alu_bit.vhd" line 227: Conflict on property <INIT> of instance <I_ALU_LUT> between generic and attribute.
    Set user-defined property "RLOC =  X6Y10" for instance <I_ALU_LUT> in unit <ALU_Bit.71>.
    Set user-defined property "RLOC =  X6Y10" for instance <MULT_AND_I> in unit <ALU_Bit.71>.
    Set user-defined property "RLOC =  X6Y10" for instance <MUXCY_I> in unit <ALU_Bit.71>.
    Set user-defined property "RLOC =  X6Y10" for instance <XOR_I> in unit <ALU_Bit.71>.
    Set user-defined property "RLOC =  X6Y10" for instance <I_ABus_DFF> in unit <ALU_Bit.71>.
Entity <ALU_Bit.71> analyzed. Unit <ALU_Bit.71> generated.

Analyzing generic Entity <ALU_Bit.72> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 11
	C_X = 6
	C_U_SET = "microblaze_0"
	C_LAST_BIT = <u>0
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/alu_bit.vhd" line 227: Conflict on property <INIT> of instance <I_ALU_LUT> between generic and attribute.
    Set user-defined property "RLOC =  X6Y11" for instance <I_ALU_LUT> in unit <ALU_Bit.72>.
    Set user-defined property "RLOC =  X6Y11" for instance <MULT_AND_I> in unit <ALU_Bit.72>.
    Set user-defined property "RLOC =  X6Y11" for instance <MUXCY_I> in unit <ALU_Bit.72>.
    Set user-defined property "RLOC =  X6Y11" for instance <XOR_I> in unit <ALU_Bit.72>.
    Set user-defined property "RLOC =  X6Y11" for instance <I_ABus_DFF> in unit <ALU_Bit.72>.
Entity <ALU_Bit.72> analyzed. Unit <ALU_Bit.72> generated.

Analyzing generic Entity <ALU_Bit.73> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 12
	C_X = 6
	C_U_SET = "microblaze_0"
	C_LAST_BIT = <u>0
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/alu_bit.vhd" line 227: Conflict on property <INIT> of instance <I_ALU_LUT> between generic and attribute.
    Set user-defined property "RLOC =  X6Y12" for instance <I_ALU_LUT> in unit <ALU_Bit.73>.
    Set user-defined property "RLOC =  X6Y12" for instance <MULT_AND_I> in unit <ALU_Bit.73>.
    Set user-defined property "RLOC =  X6Y12" for instance <MUXCY_I> in unit <ALU_Bit.73>.
    Set user-defined property "RLOC =  X6Y12" for instance <XOR_I> in unit <ALU_Bit.73>.
    Set user-defined property "RLOC =  X6Y12" for instance <I_ABus_DFF> in unit <ALU_Bit.73>.
Entity <ALU_Bit.73> analyzed. Unit <ALU_Bit.73> generated.

Analyzing generic Entity <ALU_Bit.74> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 13
	C_X = 6
	C_U_SET = "microblaze_0"
	C_LAST_BIT = <u>0
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/alu_bit.vhd" line 227: Conflict on property <INIT> of instance <I_ALU_LUT> between generic and attribute.
    Set user-defined property "RLOC =  X6Y13" for instance <I_ALU_LUT> in unit <ALU_Bit.74>.
    Set user-defined property "RLOC =  X6Y13" for instance <MULT_AND_I> in unit <ALU_Bit.74>.
    Set user-defined property "RLOC =  X6Y13" for instance <MUXCY_I> in unit <ALU_Bit.74>.
    Set user-defined property "RLOC =  X6Y13" for instance <XOR_I> in unit <ALU_Bit.74>.
    Set user-defined property "RLOC =  X6Y13" for instance <I_ABus_DFF> in unit <ALU_Bit.74>.
Entity <ALU_Bit.74> analyzed. Unit <ALU_Bit.74> generated.

Analyzing generic Entity <ALU_Bit.75> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 14
	C_X = 6
	C_U_SET = "microblaze_0"
	C_LAST_BIT = <u>0
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/alu_bit.vhd" line 227: Conflict on property <INIT> of instance <I_ALU_LUT> between generic and attribute.
    Set user-defined property "RLOC =  X6Y14" for instance <I_ALU_LUT> in unit <ALU_Bit.75>.
    Set user-defined property "RLOC =  X6Y14" for instance <MULT_AND_I> in unit <ALU_Bit.75>.
    Set user-defined property "RLOC =  X6Y14" for instance <MUXCY_I> in unit <ALU_Bit.75>.
    Set user-defined property "RLOC =  X6Y14" for instance <XOR_I> in unit <ALU_Bit.75>.
    Set user-defined property "RLOC =  X6Y14" for instance <I_ABus_DFF> in unit <ALU_Bit.75>.
Entity <ALU_Bit.75> analyzed. Unit <ALU_Bit.75> generated.

Analyzing generic Entity <ALU_Bit.76> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 15
	C_X = 6
	C_U_SET = "microblaze_0"
	C_LAST_BIT = <u>0
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/alu_bit.vhd" line 227: Conflict on property <INIT> of instance <I_ALU_LUT> between generic and attribute.
    Set user-defined property "RLOC =  X6Y15" for instance <I_ALU_LUT> in unit <ALU_Bit.76>.
    Set user-defined property "RLOC =  X6Y15" for instance <MULT_AND_I> in unit <ALU_Bit.76>.
    Set user-defined property "RLOC =  X6Y15" for instance <MUXCY_I> in unit <ALU_Bit.76>.
    Set user-defined property "RLOC =  X6Y15" for instance <XOR_I> in unit <ALU_Bit.76>.
    Set user-defined property "RLOC =  X6Y15" for instance <I_ABus_DFF> in unit <ALU_Bit.76>.
Entity <ALU_Bit.76> analyzed. Unit <ALU_Bit.76> generated.

Analyzing generic Entity <ALU_Bit.77> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 15
	C_X = 6
	C_U_SET = "microblaze_0"
	C_LAST_BIT = <u>1
    Set user-defined property "RLOC =  X6Y15" for instance <Pre_MUXCY_I> in unit <ALU_Bit.77>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/alu_bit.vhd" line 299: Conflict on property <INIT> of instance <I_ALU_LUT_1> between generic and attribute.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/alu_bit.vhd" line 327: Conflict on property <INIT> of instance <I_ALU_LUT_2> between generic and attribute.
    Set user-defined property "RLOC =  X6Y16" for instance <I_ALU_LUT_2> in unit <ALU_Bit.77>.
    Set user-defined property "RLOC =  X6Y16" for instance <MULT_AND_I> in unit <ALU_Bit.77>.
    Set user-defined property "RLOC =  X6Y16" for instance <MUXCY_I> in unit <ALU_Bit.77>.
    Set user-defined property "RLOC =  X6Y16" for instance <XOR_I> in unit <ALU_Bit.77>.
    Set user-defined property "RLOC =  X6Y16" for instance <I_ABus_DFF> in unit <ALU_Bit.77>.
Entity <ALU_Bit.77> analyzed. Unit <ALU_Bit.77> generated.

Analyzing generic Entity <Shift_Logic_Module> (Architecture <imp>).
	C_USE_PCMP_INSTR = <u>0
	C_DATA_SIZE = 32
	C_TARGET = 6
	C_U_SET = "microblaze_0"
    Set user-defined property "U_SET =  microblaze_0" for instance <Shift_Logic_Bit_I31> in unit <Shift_Logic_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Shift_Logic_Bit_I30> in unit <Shift_Logic_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Shift_Logic_Bit_I29> in unit <Shift_Logic_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Shift_Logic_Bit_I28> in unit <Shift_Logic_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Shift_Logic_Bit_I27> in unit <Shift_Logic_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Shift_Logic_Bit_I26> in unit <Shift_Logic_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Shift_Logic_Bit_I25> in unit <Shift_Logic_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Shift_Logic_Bit_I24> in unit <Shift_Logic_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Shift_Logic_Bit_I23> in unit <Shift_Logic_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Shift_Logic_Bit_I22> in unit <Shift_Logic_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Shift_Logic_Bit_I21> in unit <Shift_Logic_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Shift_Logic_Bit_I20> in unit <Shift_Logic_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Shift_Logic_Bit_I19> in unit <Shift_Logic_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Shift_Logic_Bit_I18> in unit <Shift_Logic_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Shift_Logic_Bit_I17> in unit <Shift_Logic_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Shift_Logic_Bit_I16> in unit <Shift_Logic_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Shift_Logic_Bit_I15> in unit <Shift_Logic_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Shift_Logic_Bit_I14> in unit <Shift_Logic_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Shift_Logic_Bit_I13> in unit <Shift_Logic_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Shift_Logic_Bit_I12> in unit <Shift_Logic_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Shift_Logic_Bit_I11> in unit <Shift_Logic_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Shift_Logic_Bit_I10> in unit <Shift_Logic_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Shift_Logic_Bit_I9> in unit <Shift_Logic_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Shift_Logic_Bit_I8> in unit <Shift_Logic_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Shift_Logic_Bit_I7> in unit <Shift_Logic_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Shift_Logic_Bit_I6> in unit <Shift_Logic_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Shift_Logic_Bit_I5> in unit <Shift_Logic_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Shift_Logic_Bit_I4> in unit <Shift_Logic_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Shift_Logic_Bit_I3> in unit <Shift_Logic_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Shift_Logic_Bit_I2> in unit <Shift_Logic_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Shift_Logic_Bit_I1> in unit <Shift_Logic_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Shift_Logic_Bit_I0> in unit <Shift_Logic_Module>.
Entity <Shift_Logic_Module> analyzed. Unit <Shift_Logic_Module> generated.

Analyzing generic Entity <Shift_Logic_Bit> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 0
	C_X = 11
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 159: Conflict on property <INIT> of instance <Logic_LUT> between generic and attribute.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 184: Conflict on property <INIT> of instance <Shift_LUT> between generic and attribute.
    Set user-defined property "RLOC =  X11Y0" for instance <Shift_LUT> in unit <Shift_Logic_Bit>.
    Set user-defined property "RLOC =  X11Y0" for instance <Shift_Logic_Mux> in unit <Shift_Logic_Bit>.
Entity <Shift_Logic_Bit> analyzed. Unit <Shift_Logic_Bit> generated.

Analyzing generic Entity <Shift_Logic_Bit.78> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 4
	C_X = 11
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 159: Conflict on property <INIT> of instance <Logic_LUT> between generic and attribute.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 184: Conflict on property <INIT> of instance <Shift_LUT> between generic and attribute.
    Set user-defined property "RLOC =  X11Y4" for instance <Shift_LUT> in unit <Shift_Logic_Bit.78>.
    Set user-defined property "RLOC =  X11Y4" for instance <Shift_Logic_Mux> in unit <Shift_Logic_Bit.78>.
Entity <Shift_Logic_Bit.78> analyzed. Unit <Shift_Logic_Bit.78> generated.

Analyzing generic Entity <Shift_Logic_Bit.79> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 8
	C_X = 11
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 159: Conflict on property <INIT> of instance <Logic_LUT> between generic and attribute.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 184: Conflict on property <INIT> of instance <Shift_LUT> between generic and attribute.
    Set user-defined property "RLOC =  X11Y8" for instance <Shift_LUT> in unit <Shift_Logic_Bit.79>.
    Set user-defined property "RLOC =  X11Y8" for instance <Shift_Logic_Mux> in unit <Shift_Logic_Bit.79>.
Entity <Shift_Logic_Bit.79> analyzed. Unit <Shift_Logic_Bit.79> generated.

Analyzing generic Entity <Shift_Logic_Bit.80> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 12
	C_X = 11
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 159: Conflict on property <INIT> of instance <Logic_LUT> between generic and attribute.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 184: Conflict on property <INIT> of instance <Shift_LUT> between generic and attribute.
    Set user-defined property "RLOC =  X11Y12" for instance <Shift_LUT> in unit <Shift_Logic_Bit.80>.
    Set user-defined property "RLOC =  X11Y12" for instance <Shift_Logic_Mux> in unit <Shift_Logic_Bit.80>.
Entity <Shift_Logic_Bit.80> analyzed. Unit <Shift_Logic_Bit.80> generated.

Analyzing generic Entity <Shift_Logic_Bit.81> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 16
	C_X = 11
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 159: Conflict on property <INIT> of instance <Logic_LUT> between generic and attribute.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 184: Conflict on property <INIT> of instance <Shift_LUT> between generic and attribute.
    Set user-defined property "RLOC =  X11Y16" for instance <Shift_LUT> in unit <Shift_Logic_Bit.81>.
    Set user-defined property "RLOC =  X11Y16" for instance <Shift_Logic_Mux> in unit <Shift_Logic_Bit.81>.
Entity <Shift_Logic_Bit.81> analyzed. Unit <Shift_Logic_Bit.81> generated.

Analyzing generic Entity <Shift_Logic_Bit.82> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 20
	C_X = 11
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 159: Conflict on property <INIT> of instance <Logic_LUT> between generic and attribute.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 184: Conflict on property <INIT> of instance <Shift_LUT> between generic and attribute.
    Set user-defined property "RLOC =  X11Y20" for instance <Shift_LUT> in unit <Shift_Logic_Bit.82>.
    Set user-defined property "RLOC =  X11Y20" for instance <Shift_Logic_Mux> in unit <Shift_Logic_Bit.82>.
Entity <Shift_Logic_Bit.82> analyzed. Unit <Shift_Logic_Bit.82> generated.

Analyzing generic Entity <Shift_Logic_Bit.83> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 24
	C_X = 11
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 159: Conflict on property <INIT> of instance <Logic_LUT> between generic and attribute.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 184: Conflict on property <INIT> of instance <Shift_LUT> between generic and attribute.
    Set user-defined property "RLOC =  X11Y24" for instance <Shift_LUT> in unit <Shift_Logic_Bit.83>.
    Set user-defined property "RLOC =  X11Y24" for instance <Shift_Logic_Mux> in unit <Shift_Logic_Bit.83>.
Entity <Shift_Logic_Bit.83> analyzed. Unit <Shift_Logic_Bit.83> generated.

Analyzing generic Entity <Shift_Logic_Bit.84> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 28
	C_X = 11
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 159: Conflict on property <INIT> of instance <Logic_LUT> between generic and attribute.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 184: Conflict on property <INIT> of instance <Shift_LUT> between generic and attribute.
    Set user-defined property "RLOC =  X11Y28" for instance <Shift_LUT> in unit <Shift_Logic_Bit.84>.
    Set user-defined property "RLOC =  X11Y28" for instance <Shift_Logic_Mux> in unit <Shift_Logic_Bit.84>.
Entity <Shift_Logic_Bit.84> analyzed. Unit <Shift_Logic_Bit.84> generated.

Analyzing generic Entity <Shift_Logic_Bit.85> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 1
	C_X = 11
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 159: Conflict on property <INIT> of instance <Logic_LUT> between generic and attribute.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 184: Conflict on property <INIT> of instance <Shift_LUT> between generic and attribute.
    Set user-defined property "RLOC =  X11Y1" for instance <Shift_LUT> in unit <Shift_Logic_Bit.85>.
    Set user-defined property "RLOC =  X11Y1" for instance <Shift_Logic_Mux> in unit <Shift_Logic_Bit.85>.
Entity <Shift_Logic_Bit.85> analyzed. Unit <Shift_Logic_Bit.85> generated.

Analyzing generic Entity <Shift_Logic_Bit.86> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 5
	C_X = 11
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 159: Conflict on property <INIT> of instance <Logic_LUT> between generic and attribute.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 184: Conflict on property <INIT> of instance <Shift_LUT> between generic and attribute.
    Set user-defined property "RLOC =  X11Y5" for instance <Shift_LUT> in unit <Shift_Logic_Bit.86>.
    Set user-defined property "RLOC =  X11Y5" for instance <Shift_Logic_Mux> in unit <Shift_Logic_Bit.86>.
Entity <Shift_Logic_Bit.86> analyzed. Unit <Shift_Logic_Bit.86> generated.

Analyzing generic Entity <Shift_Logic_Bit.87> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 9
	C_X = 11
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 159: Conflict on property <INIT> of instance <Logic_LUT> between generic and attribute.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 184: Conflict on property <INIT> of instance <Shift_LUT> between generic and attribute.
    Set user-defined property "RLOC =  X11Y9" for instance <Shift_LUT> in unit <Shift_Logic_Bit.87>.
    Set user-defined property "RLOC =  X11Y9" for instance <Shift_Logic_Mux> in unit <Shift_Logic_Bit.87>.
Entity <Shift_Logic_Bit.87> analyzed. Unit <Shift_Logic_Bit.87> generated.

Analyzing generic Entity <Shift_Logic_Bit.88> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 13
	C_X = 11
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 159: Conflict on property <INIT> of instance <Logic_LUT> between generic and attribute.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 184: Conflict on property <INIT> of instance <Shift_LUT> between generic and attribute.
    Set user-defined property "RLOC =  X11Y13" for instance <Shift_LUT> in unit <Shift_Logic_Bit.88>.
    Set user-defined property "RLOC =  X11Y13" for instance <Shift_Logic_Mux> in unit <Shift_Logic_Bit.88>.
Entity <Shift_Logic_Bit.88> analyzed. Unit <Shift_Logic_Bit.88> generated.

Analyzing generic Entity <Shift_Logic_Bit.89> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 17
	C_X = 11
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 159: Conflict on property <INIT> of instance <Logic_LUT> between generic and attribute.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 184: Conflict on property <INIT> of instance <Shift_LUT> between generic and attribute.
    Set user-defined property "RLOC =  X11Y17" for instance <Shift_LUT> in unit <Shift_Logic_Bit.89>.
    Set user-defined property "RLOC =  X11Y17" for instance <Shift_Logic_Mux> in unit <Shift_Logic_Bit.89>.
Entity <Shift_Logic_Bit.89> analyzed. Unit <Shift_Logic_Bit.89> generated.

Analyzing generic Entity <Shift_Logic_Bit.90> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 21
	C_X = 11
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 159: Conflict on property <INIT> of instance <Logic_LUT> between generic and attribute.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 184: Conflict on property <INIT> of instance <Shift_LUT> between generic and attribute.
    Set user-defined property "RLOC =  X11Y21" for instance <Shift_LUT> in unit <Shift_Logic_Bit.90>.
    Set user-defined property "RLOC =  X11Y21" for instance <Shift_Logic_Mux> in unit <Shift_Logic_Bit.90>.
Entity <Shift_Logic_Bit.90> analyzed. Unit <Shift_Logic_Bit.90> generated.

Analyzing generic Entity <Shift_Logic_Bit.91> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 25
	C_X = 11
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 159: Conflict on property <INIT> of instance <Logic_LUT> between generic and attribute.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 184: Conflict on property <INIT> of instance <Shift_LUT> between generic and attribute.
    Set user-defined property "RLOC =  X11Y25" for instance <Shift_LUT> in unit <Shift_Logic_Bit.91>.
    Set user-defined property "RLOC =  X11Y25" for instance <Shift_Logic_Mux> in unit <Shift_Logic_Bit.91>.
Entity <Shift_Logic_Bit.91> analyzed. Unit <Shift_Logic_Bit.91> generated.

Analyzing generic Entity <Shift_Logic_Bit.92> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 29
	C_X = 11
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 159: Conflict on property <INIT> of instance <Logic_LUT> between generic and attribute.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 184: Conflict on property <INIT> of instance <Shift_LUT> between generic and attribute.
    Set user-defined property "RLOC =  X11Y29" for instance <Shift_LUT> in unit <Shift_Logic_Bit.92>.
    Set user-defined property "RLOC =  X11Y29" for instance <Shift_Logic_Mux> in unit <Shift_Logic_Bit.92>.
Entity <Shift_Logic_Bit.92> analyzed. Unit <Shift_Logic_Bit.92> generated.

Analyzing generic Entity <Shift_Logic_Bit.93> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 2
	C_X = 11
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 159: Conflict on property <INIT> of instance <Logic_LUT> between generic and attribute.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 184: Conflict on property <INIT> of instance <Shift_LUT> between generic and attribute.
    Set user-defined property "RLOC =  X11Y2" for instance <Shift_LUT> in unit <Shift_Logic_Bit.93>.
    Set user-defined property "RLOC =  X11Y2" for instance <Shift_Logic_Mux> in unit <Shift_Logic_Bit.93>.
Entity <Shift_Logic_Bit.93> analyzed. Unit <Shift_Logic_Bit.93> generated.

Analyzing generic Entity <Shift_Logic_Bit.94> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 6
	C_X = 11
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 159: Conflict on property <INIT> of instance <Logic_LUT> between generic and attribute.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 184: Conflict on property <INIT> of instance <Shift_LUT> between generic and attribute.
    Set user-defined property "RLOC =  X11Y6" for instance <Shift_LUT> in unit <Shift_Logic_Bit.94>.
    Set user-defined property "RLOC =  X11Y6" for instance <Shift_Logic_Mux> in unit <Shift_Logic_Bit.94>.
Entity <Shift_Logic_Bit.94> analyzed. Unit <Shift_Logic_Bit.94> generated.

Analyzing generic Entity <Shift_Logic_Bit.95> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 10
	C_X = 11
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 159: Conflict on property <INIT> of instance <Logic_LUT> between generic and attribute.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 184: Conflict on property <INIT> of instance <Shift_LUT> between generic and attribute.
    Set user-defined property "RLOC =  X11Y10" for instance <Shift_LUT> in unit <Shift_Logic_Bit.95>.
    Set user-defined property "RLOC =  X11Y10" for instance <Shift_Logic_Mux> in unit <Shift_Logic_Bit.95>.
Entity <Shift_Logic_Bit.95> analyzed. Unit <Shift_Logic_Bit.95> generated.

Analyzing generic Entity <Shift_Logic_Bit.96> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 14
	C_X = 11
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 159: Conflict on property <INIT> of instance <Logic_LUT> between generic and attribute.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 184: Conflict on property <INIT> of instance <Shift_LUT> between generic and attribute.
    Set user-defined property "RLOC =  X11Y14" for instance <Shift_LUT> in unit <Shift_Logic_Bit.96>.
    Set user-defined property "RLOC =  X11Y14" for instance <Shift_Logic_Mux> in unit <Shift_Logic_Bit.96>.
Entity <Shift_Logic_Bit.96> analyzed. Unit <Shift_Logic_Bit.96> generated.

Analyzing generic Entity <Shift_Logic_Bit.97> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 18
	C_X = 11
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 159: Conflict on property <INIT> of instance <Logic_LUT> between generic and attribute.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 184: Conflict on property <INIT> of instance <Shift_LUT> between generic and attribute.
    Set user-defined property "RLOC =  X11Y18" for instance <Shift_LUT> in unit <Shift_Logic_Bit.97>.
    Set user-defined property "RLOC =  X11Y18" for instance <Shift_Logic_Mux> in unit <Shift_Logic_Bit.97>.
Entity <Shift_Logic_Bit.97> analyzed. Unit <Shift_Logic_Bit.97> generated.

Analyzing generic Entity <Shift_Logic_Bit.98> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 22
	C_X = 11
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 159: Conflict on property <INIT> of instance <Logic_LUT> between generic and attribute.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 184: Conflict on property <INIT> of instance <Shift_LUT> between generic and attribute.
    Set user-defined property "RLOC =  X11Y22" for instance <Shift_LUT> in unit <Shift_Logic_Bit.98>.
    Set user-defined property "RLOC =  X11Y22" for instance <Shift_Logic_Mux> in unit <Shift_Logic_Bit.98>.
Entity <Shift_Logic_Bit.98> analyzed. Unit <Shift_Logic_Bit.98> generated.

Analyzing generic Entity <Shift_Logic_Bit.99> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 26
	C_X = 11
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 159: Conflict on property <INIT> of instance <Logic_LUT> between generic and attribute.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 184: Conflict on property <INIT> of instance <Shift_LUT> between generic and attribute.
    Set user-defined property "RLOC =  X11Y26" for instance <Shift_LUT> in unit <Shift_Logic_Bit.99>.
    Set user-defined property "RLOC =  X11Y26" for instance <Shift_Logic_Mux> in unit <Shift_Logic_Bit.99>.
Entity <Shift_Logic_Bit.99> analyzed. Unit <Shift_Logic_Bit.99> generated.

Analyzing generic Entity <Shift_Logic_Bit.100> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 30
	C_X = 11
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 159: Conflict on property <INIT> of instance <Logic_LUT> between generic and attribute.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 184: Conflict on property <INIT> of instance <Shift_LUT> between generic and attribute.
    Set user-defined property "RLOC =  X11Y30" for instance <Shift_LUT> in unit <Shift_Logic_Bit.100>.
    Set user-defined property "RLOC =  X11Y30" for instance <Shift_Logic_Mux> in unit <Shift_Logic_Bit.100>.
Entity <Shift_Logic_Bit.100> analyzed. Unit <Shift_Logic_Bit.100> generated.

Analyzing generic Entity <Shift_Logic_Bit.101> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 3
	C_X = 11
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 159: Conflict on property <INIT> of instance <Logic_LUT> between generic and attribute.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 184: Conflict on property <INIT> of instance <Shift_LUT> between generic and attribute.
    Set user-defined property "RLOC =  X11Y3" for instance <Shift_LUT> in unit <Shift_Logic_Bit.101>.
    Set user-defined property "RLOC =  X11Y3" for instance <Shift_Logic_Mux> in unit <Shift_Logic_Bit.101>.
Entity <Shift_Logic_Bit.101> analyzed. Unit <Shift_Logic_Bit.101> generated.

Analyzing generic Entity <Shift_Logic_Bit.102> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 7
	C_X = 11
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 159: Conflict on property <INIT> of instance <Logic_LUT> between generic and attribute.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 184: Conflict on property <INIT> of instance <Shift_LUT> between generic and attribute.
    Set user-defined property "RLOC =  X11Y7" for instance <Shift_LUT> in unit <Shift_Logic_Bit.102>.
    Set user-defined property "RLOC =  X11Y7" for instance <Shift_Logic_Mux> in unit <Shift_Logic_Bit.102>.
Entity <Shift_Logic_Bit.102> analyzed. Unit <Shift_Logic_Bit.102> generated.

Analyzing generic Entity <Shift_Logic_Bit.103> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 11
	C_X = 11
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 159: Conflict on property <INIT> of instance <Logic_LUT> between generic and attribute.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 184: Conflict on property <INIT> of instance <Shift_LUT> between generic and attribute.
    Set user-defined property "RLOC =  X11Y11" for instance <Shift_LUT> in unit <Shift_Logic_Bit.103>.
    Set user-defined property "RLOC =  X11Y11" for instance <Shift_Logic_Mux> in unit <Shift_Logic_Bit.103>.
Entity <Shift_Logic_Bit.103> analyzed. Unit <Shift_Logic_Bit.103> generated.

Analyzing generic Entity <Shift_Logic_Bit.104> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 15
	C_X = 11
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 159: Conflict on property <INIT> of instance <Logic_LUT> between generic and attribute.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 184: Conflict on property <INIT> of instance <Shift_LUT> between generic and attribute.
    Set user-defined property "RLOC =  X11Y15" for instance <Shift_LUT> in unit <Shift_Logic_Bit.104>.
    Set user-defined property "RLOC =  X11Y15" for instance <Shift_Logic_Mux> in unit <Shift_Logic_Bit.104>.
Entity <Shift_Logic_Bit.104> analyzed. Unit <Shift_Logic_Bit.104> generated.

Analyzing generic Entity <Shift_Logic_Bit.105> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 19
	C_X = 11
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 159: Conflict on property <INIT> of instance <Logic_LUT> between generic and attribute.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 184: Conflict on property <INIT> of instance <Shift_LUT> between generic and attribute.
    Set user-defined property "RLOC =  X11Y19" for instance <Shift_LUT> in unit <Shift_Logic_Bit.105>.
    Set user-defined property "RLOC =  X11Y19" for instance <Shift_Logic_Mux> in unit <Shift_Logic_Bit.105>.
Entity <Shift_Logic_Bit.105> analyzed. Unit <Shift_Logic_Bit.105> generated.

Analyzing generic Entity <Shift_Logic_Bit.106> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 23
	C_X = 11
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 159: Conflict on property <INIT> of instance <Logic_LUT> between generic and attribute.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 184: Conflict on property <INIT> of instance <Shift_LUT> between generic and attribute.
    Set user-defined property "RLOC =  X11Y23" for instance <Shift_LUT> in unit <Shift_Logic_Bit.106>.
    Set user-defined property "RLOC =  X11Y23" for instance <Shift_Logic_Mux> in unit <Shift_Logic_Bit.106>.
Entity <Shift_Logic_Bit.106> analyzed. Unit <Shift_Logic_Bit.106> generated.

Analyzing generic Entity <Shift_Logic_Bit.107> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 27
	C_X = 11
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 159: Conflict on property <INIT> of instance <Logic_LUT> between generic and attribute.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 184: Conflict on property <INIT> of instance <Shift_LUT> between generic and attribute.
    Set user-defined property "RLOC =  X11Y27" for instance <Shift_LUT> in unit <Shift_Logic_Bit.107>.
    Set user-defined property "RLOC =  X11Y27" for instance <Shift_Logic_Mux> in unit <Shift_Logic_Bit.107>.
Entity <Shift_Logic_Bit.107> analyzed. Unit <Shift_Logic_Bit.107> generated.

Analyzing generic Entity <Shift_Logic_Bit.108> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 31
	C_X = 11
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 159: Conflict on property <INIT> of instance <Logic_LUT> between generic and attribute.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd" line 184: Conflict on property <INIT> of instance <Shift_LUT> between generic and attribute.
    Set user-defined property "RLOC =  X11Y31" for instance <Shift_LUT> in unit <Shift_Logic_Bit.108>.
    Set user-defined property "RLOC =  X11Y31" for instance <Shift_Logic_Mux> in unit <Shift_Logic_Bit.108>.
Entity <Shift_Logic_Bit.108> analyzed. Unit <Shift_Logic_Bit.108> generated.

Analyzing generic Entity <MUL_Unit> (Architecture <imp>).
	C_TARGET = 6
	C_USE_HW_MUL = 0
	C_DATA_SIZE = 32
Entity <MUL_Unit> analyzed. Unit <MUL_Unit> generated.

Analyzing generic Entity <Result_Mux> (Architecture <imp>).
	C_DATA_SIZE = 32
	C_TARGET = 6
	C_U_SET = "microblaze_0"
    Set user-defined property "U_SET =  microblaze_0" for instance <Result_Mux_Bit_I31> in unit <Result_Mux>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Result_Mux_Bit_I30> in unit <Result_Mux>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Result_Mux_Bit_I29> in unit <Result_Mux>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Result_Mux_Bit_I28> in unit <Result_Mux>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Result_Mux_Bit_I27> in unit <Result_Mux>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Result_Mux_Bit_I26> in unit <Result_Mux>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Result_Mux_Bit_I25> in unit <Result_Mux>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Result_Mux_Bit_I24> in unit <Result_Mux>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Result_Mux_Bit_I23> in unit <Result_Mux>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Result_Mux_Bit_I22> in unit <Result_Mux>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Result_Mux_Bit_I21> in unit <Result_Mux>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Result_Mux_Bit_I20> in unit <Result_Mux>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Result_Mux_Bit_I19> in unit <Result_Mux>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Result_Mux_Bit_I18> in unit <Result_Mux>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Result_Mux_Bit_I17> in unit <Result_Mux>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Result_Mux_Bit_I16> in unit <Result_Mux>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Result_Mux_Bit_I15> in unit <Result_Mux>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Result_Mux_Bit_I14> in unit <Result_Mux>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Result_Mux_Bit_I13> in unit <Result_Mux>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Result_Mux_Bit_I12> in unit <Result_Mux>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Result_Mux_Bit_I11> in unit <Result_Mux>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Result_Mux_Bit_I10> in unit <Result_Mux>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Result_Mux_Bit_I9> in unit <Result_Mux>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Result_Mux_Bit_I8> in unit <Result_Mux>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Result_Mux_Bit_I7> in unit <Result_Mux>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Result_Mux_Bit_I6> in unit <Result_Mux>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Result_Mux_Bit_I5> in unit <Result_Mux>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Result_Mux_Bit_I4> in unit <Result_Mux>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Result_Mux_Bit_I3> in unit <Result_Mux>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Result_Mux_Bit_I2> in unit <Result_Mux>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Result_Mux_Bit_I1> in unit <Result_Mux>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Result_Mux_Bit_I0> in unit <Result_Mux>.
Entity <Result_Mux> analyzed. Unit <Result_Mux> generated.

Analyzing generic Entity <Result_Mux_Bit> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 0
	C_X = 3
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 184: Conflict on property <INIT> of instance <Mul_ALU_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X3Y0" for instance <Mul_ALU_Mux> in unit <Result_Mux_Bit>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 217: Conflict on property <INIT> of instance <Data_Shift_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X3Y0" for instance <Data_Shift_Mux> in unit <Result_Mux_Bit>.
    Set user-defined property "RLOC =  X3Y0" for instance <Result_MUXF5> in unit <Result_Mux_Bit>.
    Set user-defined property "RLOC =  X3Y0" for instance <EX_Result_DFF> in unit <Result_Mux_Bit>.
Entity <Result_Mux_Bit> analyzed. Unit <Result_Mux_Bit> generated.

Analyzing generic Entity <Result_Mux_Bit.109> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 4
	C_X = 3
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 184: Conflict on property <INIT> of instance <Mul_ALU_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X3Y4" for instance <Mul_ALU_Mux> in unit <Result_Mux_Bit.109>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 217: Conflict on property <INIT> of instance <Data_Shift_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X3Y4" for instance <Data_Shift_Mux> in unit <Result_Mux_Bit.109>.
    Set user-defined property "RLOC =  X3Y4" for instance <Result_MUXF5> in unit <Result_Mux_Bit.109>.
    Set user-defined property "RLOC =  X3Y4" for instance <EX_Result_DFF> in unit <Result_Mux_Bit.109>.
Entity <Result_Mux_Bit.109> analyzed. Unit <Result_Mux_Bit.109> generated.

Analyzing generic Entity <Result_Mux_Bit.110> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 8
	C_X = 3
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 184: Conflict on property <INIT> of instance <Mul_ALU_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X3Y8" for instance <Mul_ALU_Mux> in unit <Result_Mux_Bit.110>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 217: Conflict on property <INIT> of instance <Data_Shift_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X3Y8" for instance <Data_Shift_Mux> in unit <Result_Mux_Bit.110>.
    Set user-defined property "RLOC =  X3Y8" for instance <Result_MUXF5> in unit <Result_Mux_Bit.110>.
    Set user-defined property "RLOC =  X3Y8" for instance <EX_Result_DFF> in unit <Result_Mux_Bit.110>.
Entity <Result_Mux_Bit.110> analyzed. Unit <Result_Mux_Bit.110> generated.

Analyzing generic Entity <Result_Mux_Bit.111> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 12
	C_X = 3
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 184: Conflict on property <INIT> of instance <Mul_ALU_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X3Y12" for instance <Mul_ALU_Mux> in unit <Result_Mux_Bit.111>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 217: Conflict on property <INIT> of instance <Data_Shift_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X3Y12" for instance <Data_Shift_Mux> in unit <Result_Mux_Bit.111>.
    Set user-defined property "RLOC =  X3Y12" for instance <Result_MUXF5> in unit <Result_Mux_Bit.111>.
    Set user-defined property "RLOC =  X3Y12" for instance <EX_Result_DFF> in unit <Result_Mux_Bit.111>.
Entity <Result_Mux_Bit.111> analyzed. Unit <Result_Mux_Bit.111> generated.

Analyzing generic Entity <Result_Mux_Bit.112> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 16
	C_X = 3
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 184: Conflict on property <INIT> of instance <Mul_ALU_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X3Y16" for instance <Mul_ALU_Mux> in unit <Result_Mux_Bit.112>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 217: Conflict on property <INIT> of instance <Data_Shift_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X3Y16" for instance <Data_Shift_Mux> in unit <Result_Mux_Bit.112>.
    Set user-defined property "RLOC =  X3Y16" for instance <Result_MUXF5> in unit <Result_Mux_Bit.112>.
    Set user-defined property "RLOC =  X3Y16" for instance <EX_Result_DFF> in unit <Result_Mux_Bit.112>.
Entity <Result_Mux_Bit.112> analyzed. Unit <Result_Mux_Bit.112> generated.

Analyzing generic Entity <Result_Mux_Bit.113> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 20
	C_X = 3
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 184: Conflict on property <INIT> of instance <Mul_ALU_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X3Y20" for instance <Mul_ALU_Mux> in unit <Result_Mux_Bit.113>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 217: Conflict on property <INIT> of instance <Data_Shift_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X3Y20" for instance <Data_Shift_Mux> in unit <Result_Mux_Bit.113>.
    Set user-defined property "RLOC =  X3Y20" for instance <Result_MUXF5> in unit <Result_Mux_Bit.113>.
    Set user-defined property "RLOC =  X3Y20" for instance <EX_Result_DFF> in unit <Result_Mux_Bit.113>.
Entity <Result_Mux_Bit.113> analyzed. Unit <Result_Mux_Bit.113> generated.

Analyzing generic Entity <Result_Mux_Bit.114> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 24
	C_X = 3
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 184: Conflict on property <INIT> of instance <Mul_ALU_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X3Y24" for instance <Mul_ALU_Mux> in unit <Result_Mux_Bit.114>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 217: Conflict on property <INIT> of instance <Data_Shift_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X3Y24" for instance <Data_Shift_Mux> in unit <Result_Mux_Bit.114>.
    Set user-defined property "RLOC =  X3Y24" for instance <Result_MUXF5> in unit <Result_Mux_Bit.114>.
    Set user-defined property "RLOC =  X3Y24" for instance <EX_Result_DFF> in unit <Result_Mux_Bit.114>.
Entity <Result_Mux_Bit.114> analyzed. Unit <Result_Mux_Bit.114> generated.

Analyzing generic Entity <Result_Mux_Bit.115> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 28
	C_X = 3
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 184: Conflict on property <INIT> of instance <Mul_ALU_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X3Y28" for instance <Mul_ALU_Mux> in unit <Result_Mux_Bit.115>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 217: Conflict on property <INIT> of instance <Data_Shift_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X3Y28" for instance <Data_Shift_Mux> in unit <Result_Mux_Bit.115>.
    Set user-defined property "RLOC =  X3Y28" for instance <Result_MUXF5> in unit <Result_Mux_Bit.115>.
    Set user-defined property "RLOC =  X3Y28" for instance <EX_Result_DFF> in unit <Result_Mux_Bit.115>.
Entity <Result_Mux_Bit.115> analyzed. Unit <Result_Mux_Bit.115> generated.

Analyzing generic Entity <Result_Mux_Bit.116> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 0
	C_X = 7
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 184: Conflict on property <INIT> of instance <Mul_ALU_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X7Y0" for instance <Mul_ALU_Mux> in unit <Result_Mux_Bit.116>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 217: Conflict on property <INIT> of instance <Data_Shift_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X7Y0" for instance <Data_Shift_Mux> in unit <Result_Mux_Bit.116>.
    Set user-defined property "RLOC =  X7Y0" for instance <Result_MUXF5> in unit <Result_Mux_Bit.116>.
    Set user-defined property "RLOC =  X7Y0" for instance <EX_Result_DFF> in unit <Result_Mux_Bit.116>.
Entity <Result_Mux_Bit.116> analyzed. Unit <Result_Mux_Bit.116> generated.

Analyzing generic Entity <Result_Mux_Bit.117> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 4
	C_X = 7
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 184: Conflict on property <INIT> of instance <Mul_ALU_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X7Y4" for instance <Mul_ALU_Mux> in unit <Result_Mux_Bit.117>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 217: Conflict on property <INIT> of instance <Data_Shift_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X7Y4" for instance <Data_Shift_Mux> in unit <Result_Mux_Bit.117>.
    Set user-defined property "RLOC =  X7Y4" for instance <Result_MUXF5> in unit <Result_Mux_Bit.117>.
    Set user-defined property "RLOC =  X7Y4" for instance <EX_Result_DFF> in unit <Result_Mux_Bit.117>.
Entity <Result_Mux_Bit.117> analyzed. Unit <Result_Mux_Bit.117> generated.

Analyzing generic Entity <Result_Mux_Bit.118> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 8
	C_X = 7
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 184: Conflict on property <INIT> of instance <Mul_ALU_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X7Y8" for instance <Mul_ALU_Mux> in unit <Result_Mux_Bit.118>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 217: Conflict on property <INIT> of instance <Data_Shift_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X7Y8" for instance <Data_Shift_Mux> in unit <Result_Mux_Bit.118>.
    Set user-defined property "RLOC =  X7Y8" for instance <Result_MUXF5> in unit <Result_Mux_Bit.118>.
    Set user-defined property "RLOC =  X7Y8" for instance <EX_Result_DFF> in unit <Result_Mux_Bit.118>.
Entity <Result_Mux_Bit.118> analyzed. Unit <Result_Mux_Bit.118> generated.

Analyzing generic Entity <Result_Mux_Bit.119> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 12
	C_X = 7
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 184: Conflict on property <INIT> of instance <Mul_ALU_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X7Y12" for instance <Mul_ALU_Mux> in unit <Result_Mux_Bit.119>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 217: Conflict on property <INIT> of instance <Data_Shift_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X7Y12" for instance <Data_Shift_Mux> in unit <Result_Mux_Bit.119>.
    Set user-defined property "RLOC =  X7Y12" for instance <Result_MUXF5> in unit <Result_Mux_Bit.119>.
    Set user-defined property "RLOC =  X7Y12" for instance <EX_Result_DFF> in unit <Result_Mux_Bit.119>.
Entity <Result_Mux_Bit.119> analyzed. Unit <Result_Mux_Bit.119> generated.

Analyzing generic Entity <Result_Mux_Bit.120> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 16
	C_X = 7
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 184: Conflict on property <INIT> of instance <Mul_ALU_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X7Y16" for instance <Mul_ALU_Mux> in unit <Result_Mux_Bit.120>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 217: Conflict on property <INIT> of instance <Data_Shift_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X7Y16" for instance <Data_Shift_Mux> in unit <Result_Mux_Bit.120>.
    Set user-defined property "RLOC =  X7Y16" for instance <Result_MUXF5> in unit <Result_Mux_Bit.120>.
    Set user-defined property "RLOC =  X7Y16" for instance <EX_Result_DFF> in unit <Result_Mux_Bit.120>.
Entity <Result_Mux_Bit.120> analyzed. Unit <Result_Mux_Bit.120> generated.

Analyzing generic Entity <Result_Mux_Bit.121> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 20
	C_X = 7
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 184: Conflict on property <INIT> of instance <Mul_ALU_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X7Y20" for instance <Mul_ALU_Mux> in unit <Result_Mux_Bit.121>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 217: Conflict on property <INIT> of instance <Data_Shift_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X7Y20" for instance <Data_Shift_Mux> in unit <Result_Mux_Bit.121>.
    Set user-defined property "RLOC =  X7Y20" for instance <Result_MUXF5> in unit <Result_Mux_Bit.121>.
    Set user-defined property "RLOC =  X7Y20" for instance <EX_Result_DFF> in unit <Result_Mux_Bit.121>.
Entity <Result_Mux_Bit.121> analyzed. Unit <Result_Mux_Bit.121> generated.

Analyzing generic Entity <Result_Mux_Bit.122> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 24
	C_X = 7
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 184: Conflict on property <INIT> of instance <Mul_ALU_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X7Y24" for instance <Mul_ALU_Mux> in unit <Result_Mux_Bit.122>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 217: Conflict on property <INIT> of instance <Data_Shift_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X7Y24" for instance <Data_Shift_Mux> in unit <Result_Mux_Bit.122>.
    Set user-defined property "RLOC =  X7Y24" for instance <Result_MUXF5> in unit <Result_Mux_Bit.122>.
    Set user-defined property "RLOC =  X7Y24" for instance <EX_Result_DFF> in unit <Result_Mux_Bit.122>.
Entity <Result_Mux_Bit.122> analyzed. Unit <Result_Mux_Bit.122> generated.

Analyzing generic Entity <Result_Mux_Bit.123> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 28
	C_X = 7
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 184: Conflict on property <INIT> of instance <Mul_ALU_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X7Y28" for instance <Mul_ALU_Mux> in unit <Result_Mux_Bit.123>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 217: Conflict on property <INIT> of instance <Data_Shift_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X7Y28" for instance <Data_Shift_Mux> in unit <Result_Mux_Bit.123>.
    Set user-defined property "RLOC =  X7Y28" for instance <Result_MUXF5> in unit <Result_Mux_Bit.123>.
    Set user-defined property "RLOC =  X7Y28" for instance <EX_Result_DFF> in unit <Result_Mux_Bit.123>.
Entity <Result_Mux_Bit.123> analyzed. Unit <Result_Mux_Bit.123> generated.

Analyzing generic Entity <Result_Mux_Bit.124> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 2
	C_X = 3
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 184: Conflict on property <INIT> of instance <Mul_ALU_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X3Y2" for instance <Mul_ALU_Mux> in unit <Result_Mux_Bit.124>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 217: Conflict on property <INIT> of instance <Data_Shift_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X3Y2" for instance <Data_Shift_Mux> in unit <Result_Mux_Bit.124>.
    Set user-defined property "RLOC =  X3Y2" for instance <Result_MUXF5> in unit <Result_Mux_Bit.124>.
    Set user-defined property "RLOC =  X3Y2" for instance <EX_Result_DFF> in unit <Result_Mux_Bit.124>.
Entity <Result_Mux_Bit.124> analyzed. Unit <Result_Mux_Bit.124> generated.

Analyzing generic Entity <Result_Mux_Bit.125> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 6
	C_X = 3
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 184: Conflict on property <INIT> of instance <Mul_ALU_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X3Y6" for instance <Mul_ALU_Mux> in unit <Result_Mux_Bit.125>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 217: Conflict on property <INIT> of instance <Data_Shift_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X3Y6" for instance <Data_Shift_Mux> in unit <Result_Mux_Bit.125>.
    Set user-defined property "RLOC =  X3Y6" for instance <Result_MUXF5> in unit <Result_Mux_Bit.125>.
    Set user-defined property "RLOC =  X3Y6" for instance <EX_Result_DFF> in unit <Result_Mux_Bit.125>.
Entity <Result_Mux_Bit.125> analyzed. Unit <Result_Mux_Bit.125> generated.

Analyzing generic Entity <Result_Mux_Bit.126> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 10
	C_X = 3
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 184: Conflict on property <INIT> of instance <Mul_ALU_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X3Y10" for instance <Mul_ALU_Mux> in unit <Result_Mux_Bit.126>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 217: Conflict on property <INIT> of instance <Data_Shift_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X3Y10" for instance <Data_Shift_Mux> in unit <Result_Mux_Bit.126>.
    Set user-defined property "RLOC =  X3Y10" for instance <Result_MUXF5> in unit <Result_Mux_Bit.126>.
    Set user-defined property "RLOC =  X3Y10" for instance <EX_Result_DFF> in unit <Result_Mux_Bit.126>.
Entity <Result_Mux_Bit.126> analyzed. Unit <Result_Mux_Bit.126> generated.

Analyzing generic Entity <Result_Mux_Bit.127> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 14
	C_X = 3
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 184: Conflict on property <INIT> of instance <Mul_ALU_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X3Y14" for instance <Mul_ALU_Mux> in unit <Result_Mux_Bit.127>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 217: Conflict on property <INIT> of instance <Data_Shift_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X3Y14" for instance <Data_Shift_Mux> in unit <Result_Mux_Bit.127>.
    Set user-defined property "RLOC =  X3Y14" for instance <Result_MUXF5> in unit <Result_Mux_Bit.127>.
    Set user-defined property "RLOC =  X3Y14" for instance <EX_Result_DFF> in unit <Result_Mux_Bit.127>.
Entity <Result_Mux_Bit.127> analyzed. Unit <Result_Mux_Bit.127> generated.

Analyzing generic Entity <Result_Mux_Bit.128> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 18
	C_X = 3
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 184: Conflict on property <INIT> of instance <Mul_ALU_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X3Y18" for instance <Mul_ALU_Mux> in unit <Result_Mux_Bit.128>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 217: Conflict on property <INIT> of instance <Data_Shift_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X3Y18" for instance <Data_Shift_Mux> in unit <Result_Mux_Bit.128>.
    Set user-defined property "RLOC =  X3Y18" for instance <Result_MUXF5> in unit <Result_Mux_Bit.128>.
    Set user-defined property "RLOC =  X3Y18" for instance <EX_Result_DFF> in unit <Result_Mux_Bit.128>.
Entity <Result_Mux_Bit.128> analyzed. Unit <Result_Mux_Bit.128> generated.

Analyzing generic Entity <Result_Mux_Bit.129> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 22
	C_X = 3
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 184: Conflict on property <INIT> of instance <Mul_ALU_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X3Y22" for instance <Mul_ALU_Mux> in unit <Result_Mux_Bit.129>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 217: Conflict on property <INIT> of instance <Data_Shift_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X3Y22" for instance <Data_Shift_Mux> in unit <Result_Mux_Bit.129>.
    Set user-defined property "RLOC =  X3Y22" for instance <Result_MUXF5> in unit <Result_Mux_Bit.129>.
    Set user-defined property "RLOC =  X3Y22" for instance <EX_Result_DFF> in unit <Result_Mux_Bit.129>.
Entity <Result_Mux_Bit.129> analyzed. Unit <Result_Mux_Bit.129> generated.

Analyzing generic Entity <Result_Mux_Bit.130> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 26
	C_X = 3
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 184: Conflict on property <INIT> of instance <Mul_ALU_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X3Y26" for instance <Mul_ALU_Mux> in unit <Result_Mux_Bit.130>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 217: Conflict on property <INIT> of instance <Data_Shift_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X3Y26" for instance <Data_Shift_Mux> in unit <Result_Mux_Bit.130>.
    Set user-defined property "RLOC =  X3Y26" for instance <Result_MUXF5> in unit <Result_Mux_Bit.130>.
    Set user-defined property "RLOC =  X3Y26" for instance <EX_Result_DFF> in unit <Result_Mux_Bit.130>.
Entity <Result_Mux_Bit.130> analyzed. Unit <Result_Mux_Bit.130> generated.

Analyzing generic Entity <Result_Mux_Bit.131> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 30
	C_X = 3
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 184: Conflict on property <INIT> of instance <Mul_ALU_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X3Y30" for instance <Mul_ALU_Mux> in unit <Result_Mux_Bit.131>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 217: Conflict on property <INIT> of instance <Data_Shift_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X3Y30" for instance <Data_Shift_Mux> in unit <Result_Mux_Bit.131>.
    Set user-defined property "RLOC =  X3Y30" for instance <Result_MUXF5> in unit <Result_Mux_Bit.131>.
    Set user-defined property "RLOC =  X3Y30" for instance <EX_Result_DFF> in unit <Result_Mux_Bit.131>.
Entity <Result_Mux_Bit.131> analyzed. Unit <Result_Mux_Bit.131> generated.

Analyzing generic Entity <Result_Mux_Bit.132> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 2
	C_X = 7
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 184: Conflict on property <INIT> of instance <Mul_ALU_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X7Y2" for instance <Mul_ALU_Mux> in unit <Result_Mux_Bit.132>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 217: Conflict on property <INIT> of instance <Data_Shift_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X7Y2" for instance <Data_Shift_Mux> in unit <Result_Mux_Bit.132>.
    Set user-defined property "RLOC =  X7Y2" for instance <Result_MUXF5> in unit <Result_Mux_Bit.132>.
    Set user-defined property "RLOC =  X7Y2" for instance <EX_Result_DFF> in unit <Result_Mux_Bit.132>.
Entity <Result_Mux_Bit.132> analyzed. Unit <Result_Mux_Bit.132> generated.

Analyzing generic Entity <Result_Mux_Bit.133> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 6
	C_X = 7
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 184: Conflict on property <INIT> of instance <Mul_ALU_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X7Y6" for instance <Mul_ALU_Mux> in unit <Result_Mux_Bit.133>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 217: Conflict on property <INIT> of instance <Data_Shift_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X7Y6" for instance <Data_Shift_Mux> in unit <Result_Mux_Bit.133>.
    Set user-defined property "RLOC =  X7Y6" for instance <Result_MUXF5> in unit <Result_Mux_Bit.133>.
    Set user-defined property "RLOC =  X7Y6" for instance <EX_Result_DFF> in unit <Result_Mux_Bit.133>.
Entity <Result_Mux_Bit.133> analyzed. Unit <Result_Mux_Bit.133> generated.

Analyzing generic Entity <Result_Mux_Bit.134> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 10
	C_X = 7
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 184: Conflict on property <INIT> of instance <Mul_ALU_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X7Y10" for instance <Mul_ALU_Mux> in unit <Result_Mux_Bit.134>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 217: Conflict on property <INIT> of instance <Data_Shift_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X7Y10" for instance <Data_Shift_Mux> in unit <Result_Mux_Bit.134>.
    Set user-defined property "RLOC =  X7Y10" for instance <Result_MUXF5> in unit <Result_Mux_Bit.134>.
    Set user-defined property "RLOC =  X7Y10" for instance <EX_Result_DFF> in unit <Result_Mux_Bit.134>.
Entity <Result_Mux_Bit.134> analyzed. Unit <Result_Mux_Bit.134> generated.

Analyzing generic Entity <Result_Mux_Bit.135> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 14
	C_X = 7
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 184: Conflict on property <INIT> of instance <Mul_ALU_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X7Y14" for instance <Mul_ALU_Mux> in unit <Result_Mux_Bit.135>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 217: Conflict on property <INIT> of instance <Data_Shift_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X7Y14" for instance <Data_Shift_Mux> in unit <Result_Mux_Bit.135>.
    Set user-defined property "RLOC =  X7Y14" for instance <Result_MUXF5> in unit <Result_Mux_Bit.135>.
    Set user-defined property "RLOC =  X7Y14" for instance <EX_Result_DFF> in unit <Result_Mux_Bit.135>.
Entity <Result_Mux_Bit.135> analyzed. Unit <Result_Mux_Bit.135> generated.

Analyzing generic Entity <Result_Mux_Bit.136> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 18
	C_X = 7
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 184: Conflict on property <INIT> of instance <Mul_ALU_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X7Y18" for instance <Mul_ALU_Mux> in unit <Result_Mux_Bit.136>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 217: Conflict on property <INIT> of instance <Data_Shift_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X7Y18" for instance <Data_Shift_Mux> in unit <Result_Mux_Bit.136>.
    Set user-defined property "RLOC =  X7Y18" for instance <Result_MUXF5> in unit <Result_Mux_Bit.136>.
    Set user-defined property "RLOC =  X7Y18" for instance <EX_Result_DFF> in unit <Result_Mux_Bit.136>.
Entity <Result_Mux_Bit.136> analyzed. Unit <Result_Mux_Bit.136> generated.

Analyzing generic Entity <Result_Mux_Bit.137> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 22
	C_X = 7
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 184: Conflict on property <INIT> of instance <Mul_ALU_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X7Y22" for instance <Mul_ALU_Mux> in unit <Result_Mux_Bit.137>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 217: Conflict on property <INIT> of instance <Data_Shift_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X7Y22" for instance <Data_Shift_Mux> in unit <Result_Mux_Bit.137>.
    Set user-defined property "RLOC =  X7Y22" for instance <Result_MUXF5> in unit <Result_Mux_Bit.137>.
    Set user-defined property "RLOC =  X7Y22" for instance <EX_Result_DFF> in unit <Result_Mux_Bit.137>.
Entity <Result_Mux_Bit.137> analyzed. Unit <Result_Mux_Bit.137> generated.

Analyzing generic Entity <Result_Mux_Bit.138> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 26
	C_X = 7
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 184: Conflict on property <INIT> of instance <Mul_ALU_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X7Y26" for instance <Mul_ALU_Mux> in unit <Result_Mux_Bit.138>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 217: Conflict on property <INIT> of instance <Data_Shift_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X7Y26" for instance <Data_Shift_Mux> in unit <Result_Mux_Bit.138>.
    Set user-defined property "RLOC =  X7Y26" for instance <Result_MUXF5> in unit <Result_Mux_Bit.138>.
    Set user-defined property "RLOC =  X7Y26" for instance <EX_Result_DFF> in unit <Result_Mux_Bit.138>.
Entity <Result_Mux_Bit.138> analyzed. Unit <Result_Mux_Bit.138> generated.

Analyzing generic Entity <Result_Mux_Bit.139> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 30
	C_X = 7
	C_U_SET = "microblaze_0"
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 184: Conflict on property <INIT> of instance <Mul_ALU_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X7Y30" for instance <Mul_ALU_Mux> in unit <Result_Mux_Bit.139>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd" line 217: Conflict on property <INIT> of instance <Data_Shift_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X7Y30" for instance <Data_Shift_Mux> in unit <Result_Mux_Bit.139>.
    Set user-defined property "RLOC =  X7Y30" for instance <Result_MUXF5> in unit <Result_Mux_Bit.139>.
    Set user-defined property "RLOC =  X7Y30" for instance <EX_Result_DFF> in unit <Result_Mux_Bit.139>.
Entity <Result_Mux_Bit.139> analyzed. Unit <Result_Mux_Bit.139> generated.

Analyzing generic Entity <Zero_Detect> (Architecture <imp>).
	C_DATA_SIZE = 32
	C_TARGET = 6
	C_U_SET = "microblaze_0"
    Set user-defined property "U_SET =  microblaze_0" for instance <Part_Of_Zero_Carry_Start> in unit <Zero_Detect>.
    Set user-defined property "RLOC =  X6Y28" for instance <Part_Of_Zero_Carry_Start> in unit <Zero_Detect>.
    Set user-defined property "U_SET =  microblaze_0" for instance <I_Part_Of_Zero_Detect0> in unit <Zero_Detect>.
    Set user-defined property "RLOC =  X6Y28" for instance <I_Part_Of_Zero_Detect0> in unit <Zero_Detect>.
    Set user-defined property "U_SET =  microblaze_0" for instance <I_Part_Of_Zero_Detect1> in unit <Zero_Detect>.
    Set user-defined property "RLOC =  X6Y29" for instance <I_Part_Of_Zero_Detect1> in unit <Zero_Detect>.
    Set user-defined property "U_SET =  microblaze_0" for instance <I_Part_Of_Zero_Detect2> in unit <Zero_Detect>.
    Set user-defined property "RLOC =  X6Y29" for instance <I_Part_Of_Zero_Detect2> in unit <Zero_Detect>.
    Set user-defined property "U_SET =  microblaze_0" for instance <I_Part_Of_Zero_Detect3> in unit <Zero_Detect>.
    Set user-defined property "RLOC =  X6Y30" for instance <I_Part_Of_Zero_Detect3> in unit <Zero_Detect>.
    Set user-defined property "U_SET =  microblaze_0" for instance <I_Part_Of_Zero_Detect4> in unit <Zero_Detect>.
    Set user-defined property "RLOC =  X6Y30" for instance <I_Part_Of_Zero_Detect4> in unit <Zero_Detect>.
    Set user-defined property "U_SET =  microblaze_0" for instance <I_Part_Of_Zero_Detect5> in unit <Zero_Detect>.
    Set user-defined property "RLOC =  X6Y31" for instance <I_Part_Of_Zero_Detect5> in unit <Zero_Detect>.
    Set user-defined property "U_SET =  microblaze_0" for instance <I_Part_Of_Zero_Detect6> in unit <Zero_Detect>.
    Set user-defined property "RLOC =  X6Y31" for instance <I_Part_Of_Zero_Detect6> in unit <Zero_Detect>.
    Set user-defined property "U_SET =  microblaze_0" for instance <I_Part_Of_Zero_Detect7> in unit <Zero_Detect>.
    Set user-defined property "RLOC =  X6Y32" for instance <I_Part_Of_Zero_Detect7> in unit <Zero_Detect>.
Entity <Zero_Detect> analyzed. Unit <Zero_Detect> generated.

Analyzing generic Entity <MSR_Reg> (Architecture <imp>).
	C_TARGET = 6
	C_U_SET = "microblaze_0"
	C_DATA_SIZE = 32
	C_USE_MSR_INSTR = 0
	C_USE_EXCEPTIONS = <u>0
    Set user-defined property "U_SET =  microblaze_0" for instance <MSR_Reg_Bit_I31> in unit <MSR_Reg>.
    Set user-defined property "U_SET =  microblaze_0" for instance <MSR_Reg_Bit_I30> in unit <MSR_Reg>.
    Set user-defined property "U_SET =  microblaze_0" for instance <MSR_Reg_Bit_I29> in unit <MSR_Reg>.
    Set user-defined property "U_SET =  microblaze_0" for instance <MSR_Reg_Bit_I28> in unit <MSR_Reg>.
    Set user-defined property "U_SET =  microblaze_0" for instance <MSR_Reg_Bit_I27> in unit <MSR_Reg>.
    Set user-defined property "U_SET =  microblaze_0" for instance <MSR_Reg_Bit_I26> in unit <MSR_Reg>.
    Set user-defined property "U_SET =  microblaze_0" for instance <MSR_Reg_Bit_I25> in unit <MSR_Reg>.
    Set user-defined property "U_SET =  microblaze_0" for instance <MSR_Reg_Bit_I24> in unit <MSR_Reg>.
Entity <MSR_Reg> analyzed. Unit <MSR_Reg> generated.

Analyzing generic Entity <MSR_Reg_Bit> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 16
	C_X = -12
	C_U_SET = "microblaze_0"
Entity <MSR_Reg_Bit> analyzed. Unit <MSR_Reg_Bit> generated.

Analyzing generic Entity <MSR_Reg_Bit.140> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 16
	C_X = -11
	C_U_SET = "microblaze_0"
Entity <MSR_Reg_Bit.140> analyzed. Unit <MSR_Reg_Bit.140> generated.

Analyzing generic Entity <MSR_Reg_Bit.141> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 16
	C_X = -10
	C_U_SET = "microblaze_0"
Entity <MSR_Reg_Bit.141> analyzed. Unit <MSR_Reg_Bit.141> generated.

Analyzing generic Entity <MSR_Reg_Bit.142> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 16
	C_X = -9
	C_U_SET = "microblaze_0"
Entity <MSR_Reg_Bit.142> analyzed. Unit <MSR_Reg_Bit.142> generated.

Analyzing generic Entity <MSR_Reg_Bit.143> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 16
	C_X = -8
	C_U_SET = "microblaze_0"
Entity <MSR_Reg_Bit.143> analyzed. Unit <MSR_Reg_Bit.143> generated.

Analyzing generic Entity <MSR_Reg_Bit.144> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 16
	C_X = -7
	C_U_SET = "microblaze_0"
Entity <MSR_Reg_Bit.144> analyzed. Unit <MSR_Reg_Bit.144> generated.

Analyzing generic Entity <MSR_Reg_Bit.145> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 16
	C_X = -6
	C_U_SET = "microblaze_0"
Entity <MSR_Reg_Bit.145> analyzed. Unit <MSR_Reg_Bit.145> generated.

Analyzing generic Entity <MSR_Reg_Bit.146> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 16
	C_X = -5
	C_U_SET = "microblaze_0"
Entity <MSR_Reg_Bit.146> analyzed. Unit <MSR_Reg_Bit.146> generated.

Analyzing generic Entity <PC_Module> (Architecture <imp>).
	C_DATA_SIZE = 32
	C_TARGET = 6
	C_U_SET = "microblaze_0"
	C_PC_START_ADDR = "00000000"
    Set property "MAX_FANOUT = 1000" for signal <normal_piperun>.
    Set user-defined property "USELOWSKEWLINES =  yes" for signal <pc_write_I>.
    Set property "MAX_FANOUT = 1000" for signal <pc_write_I>.
    Set user-defined property "U_SET =  microblaze_0" for instance <PC_Bit_I31> in unit <PC_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <PC_Bit_I30> in unit <PC_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <PC_Bit_I29> in unit <PC_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <PC_Bit_I28> in unit <PC_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <PC_Bit_I27> in unit <PC_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <PC_Bit_I26> in unit <PC_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <PC_Bit_I25> in unit <PC_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <PC_Bit_I24> in unit <PC_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <PC_Bit_I23> in unit <PC_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <PC_Bit_I22> in unit <PC_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <PC_Bit_I21> in unit <PC_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <PC_Bit_I20> in unit <PC_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <PC_Bit_I19> in unit <PC_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <PC_Bit_I18> in unit <PC_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <PC_Bit_I17> in unit <PC_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <PC_Bit_I16> in unit <PC_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <PC_Bit_I15> in unit <PC_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <PC_Bit_I14> in unit <PC_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <PC_Bit_I13> in unit <PC_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <PC_Bit_I12> in unit <PC_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <PC_Bit_I11> in unit <PC_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <PC_Bit_I10> in unit <PC_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <PC_Bit_I9> in unit <PC_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <PC_Bit_I8> in unit <PC_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <PC_Bit_I7> in unit <PC_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <PC_Bit_I6> in unit <PC_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <PC_Bit_I5> in unit <PC_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <PC_Bit_I4> in unit <PC_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <PC_Bit_I3> in unit <PC_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <PC_Bit_I2> in unit <PC_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <PC_Bit_I1> in unit <PC_Module>.
    Set user-defined property "U_SET =  microblaze_0" for instance <PC_Bit_I0> in unit <PC_Module>.
Entity <PC_Module> analyzed. Unit <PC_Module> generated.

Analyzing generic Entity <PC_Bit> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 0
	C_X = 12
	C_U_SET = "microblaze_0"
	C_RESET_VALUE = <u>0
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/pc_bit.vhd" line 290: Conflict on property <INIT> of instance <Sum_I> between generic and attribute.
    Set user-defined property "RLOC =  X12Y0" for instance <Sum_I> in unit <PC_Bit>.
    Set user-defined property "RLOC =  X12Y0" for instance <MUXCY_X> in unit <PC_Bit>.
    Set user-defined property "RLOC =  X12Y0" for instance <XOR_X> in unit <PC_Bit>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/pc_bit.vhd" line 314: Conflict on property <INIT> of instance <NewPC_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X13Y0" for instance <NewPC_Mux> in unit <PC_Bit>.
    Set user-defined property "RLOC =  X13Y0" for instance <PC_IF_DFF> in unit <PC_Bit>.
    Set user-defined property "RLOC =  X14Y0" for instance <PC_OF_Buffer> in unit <PC_Bit>.
    Set user-defined property "RLOC =  X14Y0" for instance <PC_EX_DFF> in unit <PC_Bit>.
Entity <PC_Bit> analyzed. Unit <PC_Bit> generated.

Analyzing generic Entity <PC_Bit.147> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 1
	C_X = 12
	C_U_SET = "microblaze_0"
	C_RESET_VALUE = <u>1
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/pc_bit.vhd" line 290: Conflict on property <INIT> of instance <Sum_I> between generic and attribute.
    Set user-defined property "RLOC =  X12Y1" for instance <Sum_I> in unit <PC_Bit.147>.
    Set user-defined property "RLOC =  X12Y1" for instance <MUXCY_X> in unit <PC_Bit.147>.
    Set user-defined property "RLOC =  X12Y1" for instance <XOR_X> in unit <PC_Bit.147>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/pc_bit.vhd" line 314: Conflict on property <INIT> of instance <NewPC_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X13Y1" for instance <NewPC_Mux> in unit <PC_Bit.147>.
    Set user-defined property "RLOC =  X13Y1" for instance <PC_IF_DFF> in unit <PC_Bit.147>.
    Set user-defined property "RLOC =  X14Y1" for instance <PC_OF_Buffer> in unit <PC_Bit.147>.
    Set user-defined property "RLOC =  X14Y1" for instance <PC_EX_DFF> in unit <PC_Bit.147>.
Entity <PC_Bit.147> analyzed. Unit <PC_Bit.147> generated.

Analyzing generic Entity <PC_Bit.148> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 2
	C_X = 12
	C_U_SET = "microblaze_0"
	C_RESET_VALUE = <u>1
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/pc_bit.vhd" line 290: Conflict on property <INIT> of instance <Sum_I> between generic and attribute.
    Set user-defined property "RLOC =  X12Y2" for instance <Sum_I> in unit <PC_Bit.148>.
    Set user-defined property "RLOC =  X12Y2" for instance <MUXCY_X> in unit <PC_Bit.148>.
    Set user-defined property "RLOC =  X12Y2" for instance <XOR_X> in unit <PC_Bit.148>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/pc_bit.vhd" line 314: Conflict on property <INIT> of instance <NewPC_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X13Y2" for instance <NewPC_Mux> in unit <PC_Bit.148>.
    Set user-defined property "RLOC =  X13Y2" for instance <PC_IF_DFF> in unit <PC_Bit.148>.
    Set user-defined property "RLOC =  X14Y2" for instance <PC_OF_Buffer> in unit <PC_Bit.148>.
    Set user-defined property "RLOC =  X14Y2" for instance <PC_EX_DFF> in unit <PC_Bit.148>.
Entity <PC_Bit.148> analyzed. Unit <PC_Bit.148> generated.

Analyzing generic Entity <PC_Bit.149> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 3
	C_X = 12
	C_U_SET = "microblaze_0"
	C_RESET_VALUE = <u>1
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/pc_bit.vhd" line 290: Conflict on property <INIT> of instance <Sum_I> between generic and attribute.
    Set user-defined property "RLOC =  X12Y3" for instance <Sum_I> in unit <PC_Bit.149>.
    Set user-defined property "RLOC =  X12Y3" for instance <MUXCY_X> in unit <PC_Bit.149>.
    Set user-defined property "RLOC =  X12Y3" for instance <XOR_X> in unit <PC_Bit.149>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/pc_bit.vhd" line 314: Conflict on property <INIT> of instance <NewPC_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X13Y3" for instance <NewPC_Mux> in unit <PC_Bit.149>.
    Set user-defined property "RLOC =  X13Y3" for instance <PC_IF_DFF> in unit <PC_Bit.149>.
    Set user-defined property "RLOC =  X14Y3" for instance <PC_OF_Buffer> in unit <PC_Bit.149>.
    Set user-defined property "RLOC =  X14Y3" for instance <PC_EX_DFF> in unit <PC_Bit.149>.
Entity <PC_Bit.149> analyzed. Unit <PC_Bit.149> generated.

Analyzing generic Entity <PC_Bit.150> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 4
	C_X = 12
	C_U_SET = "microblaze_0"
	C_RESET_VALUE = <u>1
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/pc_bit.vhd" line 290: Conflict on property <INIT> of instance <Sum_I> between generic and attribute.
    Set user-defined property "RLOC =  X12Y4" for instance <Sum_I> in unit <PC_Bit.150>.
    Set user-defined property "RLOC =  X12Y4" for instance <MUXCY_X> in unit <PC_Bit.150>.
    Set user-defined property "RLOC =  X12Y4" for instance <XOR_X> in unit <PC_Bit.150>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/pc_bit.vhd" line 314: Conflict on property <INIT> of instance <NewPC_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X13Y4" for instance <NewPC_Mux> in unit <PC_Bit.150>.
    Set user-defined property "RLOC =  X13Y4" for instance <PC_IF_DFF> in unit <PC_Bit.150>.
    Set user-defined property "RLOC =  X14Y4" for instance <PC_OF_Buffer> in unit <PC_Bit.150>.
    Set user-defined property "RLOC =  X14Y4" for instance <PC_EX_DFF> in unit <PC_Bit.150>.
Entity <PC_Bit.150> analyzed. Unit <PC_Bit.150> generated.

Analyzing generic Entity <PC_Bit.151> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 5
	C_X = 12
	C_U_SET = "microblaze_0"
	C_RESET_VALUE = <u>1
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/pc_bit.vhd" line 290: Conflict on property <INIT> of instance <Sum_I> between generic and attribute.
    Set user-defined property "RLOC =  X12Y5" for instance <Sum_I> in unit <PC_Bit.151>.
    Set user-defined property "RLOC =  X12Y5" for instance <MUXCY_X> in unit <PC_Bit.151>.
    Set user-defined property "RLOC =  X12Y5" for instance <XOR_X> in unit <PC_Bit.151>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/pc_bit.vhd" line 314: Conflict on property <INIT> of instance <NewPC_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X13Y5" for instance <NewPC_Mux> in unit <PC_Bit.151>.
    Set user-defined property "RLOC =  X13Y5" for instance <PC_IF_DFF> in unit <PC_Bit.151>.
    Set user-defined property "RLOC =  X14Y5" for instance <PC_OF_Buffer> in unit <PC_Bit.151>.
    Set user-defined property "RLOC =  X14Y5" for instance <PC_EX_DFF> in unit <PC_Bit.151>.
Entity <PC_Bit.151> analyzed. Unit <PC_Bit.151> generated.

Analyzing generic Entity <PC_Bit.152> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 6
	C_X = 12
	C_U_SET = "microblaze_0"
	C_RESET_VALUE = <u>1
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/pc_bit.vhd" line 290: Conflict on property <INIT> of instance <Sum_I> between generic and attribute.
    Set user-defined property "RLOC =  X12Y6" for instance <Sum_I> in unit <PC_Bit.152>.
    Set user-defined property "RLOC =  X12Y6" for instance <MUXCY_X> in unit <PC_Bit.152>.
    Set user-defined property "RLOC =  X12Y6" for instance <XOR_X> in unit <PC_Bit.152>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/pc_bit.vhd" line 314: Conflict on property <INIT> of instance <NewPC_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X13Y6" for instance <NewPC_Mux> in unit <PC_Bit.152>.
    Set user-defined property "RLOC =  X13Y6" for instance <PC_IF_DFF> in unit <PC_Bit.152>.
    Set user-defined property "RLOC =  X14Y6" for instance <PC_OF_Buffer> in unit <PC_Bit.152>.
    Set user-defined property "RLOC =  X14Y6" for instance <PC_EX_DFF> in unit <PC_Bit.152>.
Entity <PC_Bit.152> analyzed. Unit <PC_Bit.152> generated.

Analyzing generic Entity <PC_Bit.153> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 7
	C_X = 12
	C_U_SET = "microblaze_0"
	C_RESET_VALUE = <u>1
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/pc_bit.vhd" line 290: Conflict on property <INIT> of instance <Sum_I> between generic and attribute.
    Set user-defined property "RLOC =  X12Y7" for instance <Sum_I> in unit <PC_Bit.153>.
    Set user-defined property "RLOC =  X12Y7" for instance <MUXCY_X> in unit <PC_Bit.153>.
    Set user-defined property "RLOC =  X12Y7" for instance <XOR_X> in unit <PC_Bit.153>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/pc_bit.vhd" line 314: Conflict on property <INIT> of instance <NewPC_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X13Y7" for instance <NewPC_Mux> in unit <PC_Bit.153>.
    Set user-defined property "RLOC =  X13Y7" for instance <PC_IF_DFF> in unit <PC_Bit.153>.
    Set user-defined property "RLOC =  X14Y7" for instance <PC_OF_Buffer> in unit <PC_Bit.153>.
    Set user-defined property "RLOC =  X14Y7" for instance <PC_EX_DFF> in unit <PC_Bit.153>.
Entity <PC_Bit.153> analyzed. Unit <PC_Bit.153> generated.

Analyzing generic Entity <PC_Bit.154> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 8
	C_X = 12
	C_U_SET = "microblaze_0"
	C_RESET_VALUE = <u>1
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/pc_bit.vhd" line 290: Conflict on property <INIT> of instance <Sum_I> between generic and attribute.
    Set user-defined property "RLOC =  X12Y8" for instance <Sum_I> in unit <PC_Bit.154>.
    Set user-defined property "RLOC =  X12Y8" for instance <MUXCY_X> in unit <PC_Bit.154>.
    Set user-defined property "RLOC =  X12Y8" for instance <XOR_X> in unit <PC_Bit.154>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/pc_bit.vhd" line 314: Conflict on property <INIT> of instance <NewPC_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X13Y8" for instance <NewPC_Mux> in unit <PC_Bit.154>.
    Set user-defined property "RLOC =  X13Y8" for instance <PC_IF_DFF> in unit <PC_Bit.154>.
    Set user-defined property "RLOC =  X14Y8" for instance <PC_OF_Buffer> in unit <PC_Bit.154>.
    Set user-defined property "RLOC =  X14Y8" for instance <PC_EX_DFF> in unit <PC_Bit.154>.
Entity <PC_Bit.154> analyzed. Unit <PC_Bit.154> generated.

Analyzing generic Entity <PC_Bit.155> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 9
	C_X = 12
	C_U_SET = "microblaze_0"
	C_RESET_VALUE = <u>1
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/pc_bit.vhd" line 290: Conflict on property <INIT> of instance <Sum_I> between generic and attribute.
    Set user-defined property "RLOC =  X12Y9" for instance <Sum_I> in unit <PC_Bit.155>.
    Set user-defined property "RLOC =  X12Y9" for instance <MUXCY_X> in unit <PC_Bit.155>.
    Set user-defined property "RLOC =  X12Y9" for instance <XOR_X> in unit <PC_Bit.155>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/pc_bit.vhd" line 314: Conflict on property <INIT> of instance <NewPC_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X13Y9" for instance <NewPC_Mux> in unit <PC_Bit.155>.
    Set user-defined property "RLOC =  X13Y9" for instance <PC_IF_DFF> in unit <PC_Bit.155>.
    Set user-defined property "RLOC =  X14Y9" for instance <PC_OF_Buffer> in unit <PC_Bit.155>.
    Set user-defined property "RLOC =  X14Y9" for instance <PC_EX_DFF> in unit <PC_Bit.155>.
Entity <PC_Bit.155> analyzed. Unit <PC_Bit.155> generated.

Analyzing generic Entity <PC_Bit.156> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 10
	C_X = 12
	C_U_SET = "microblaze_0"
	C_RESET_VALUE = <u>1
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/pc_bit.vhd" line 290: Conflict on property <INIT> of instance <Sum_I> between generic and attribute.
    Set user-defined property "RLOC =  X12Y10" for instance <Sum_I> in unit <PC_Bit.156>.
    Set user-defined property "RLOC =  X12Y10" for instance <MUXCY_X> in unit <PC_Bit.156>.
    Set user-defined property "RLOC =  X12Y10" for instance <XOR_X> in unit <PC_Bit.156>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/pc_bit.vhd" line 314: Conflict on property <INIT> of instance <NewPC_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X13Y10" for instance <NewPC_Mux> in unit <PC_Bit.156>.
    Set user-defined property "RLOC =  X13Y10" for instance <PC_IF_DFF> in unit <PC_Bit.156>.
    Set user-defined property "RLOC =  X14Y10" for instance <PC_OF_Buffer> in unit <PC_Bit.156>.
    Set user-defined property "RLOC =  X14Y10" for instance <PC_EX_DFF> in unit <PC_Bit.156>.
Entity <PC_Bit.156> analyzed. Unit <PC_Bit.156> generated.

Analyzing generic Entity <PC_Bit.157> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 11
	C_X = 12
	C_U_SET = "microblaze_0"
	C_RESET_VALUE = <u>1
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/pc_bit.vhd" line 290: Conflict on property <INIT> of instance <Sum_I> between generic and attribute.
    Set user-defined property "RLOC =  X12Y11" for instance <Sum_I> in unit <PC_Bit.157>.
    Set user-defined property "RLOC =  X12Y11" for instance <MUXCY_X> in unit <PC_Bit.157>.
    Set user-defined property "RLOC =  X12Y11" for instance <XOR_X> in unit <PC_Bit.157>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/pc_bit.vhd" line 314: Conflict on property <INIT> of instance <NewPC_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X13Y11" for instance <NewPC_Mux> in unit <PC_Bit.157>.
    Set user-defined property "RLOC =  X13Y11" for instance <PC_IF_DFF> in unit <PC_Bit.157>.
    Set user-defined property "RLOC =  X14Y11" for instance <PC_OF_Buffer> in unit <PC_Bit.157>.
    Set user-defined property "RLOC =  X14Y11" for instance <PC_EX_DFF> in unit <PC_Bit.157>.
Entity <PC_Bit.157> analyzed. Unit <PC_Bit.157> generated.

Analyzing generic Entity <PC_Bit.158> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 12
	C_X = 12
	C_U_SET = "microblaze_0"
	C_RESET_VALUE = <u>1
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/pc_bit.vhd" line 290: Conflict on property <INIT> of instance <Sum_I> between generic and attribute.
    Set user-defined property "RLOC =  X12Y12" for instance <Sum_I> in unit <PC_Bit.158>.
    Set user-defined property "RLOC =  X12Y12" for instance <MUXCY_X> in unit <PC_Bit.158>.
    Set user-defined property "RLOC =  X12Y12" for instance <XOR_X> in unit <PC_Bit.158>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/pc_bit.vhd" line 314: Conflict on property <INIT> of instance <NewPC_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X13Y12" for instance <NewPC_Mux> in unit <PC_Bit.158>.
    Set user-defined property "RLOC =  X13Y12" for instance <PC_IF_DFF> in unit <PC_Bit.158>.
    Set user-defined property "RLOC =  X14Y12" for instance <PC_OF_Buffer> in unit <PC_Bit.158>.
    Set user-defined property "RLOC =  X14Y12" for instance <PC_EX_DFF> in unit <PC_Bit.158>.
Entity <PC_Bit.158> analyzed. Unit <PC_Bit.158> generated.

Analyzing generic Entity <PC_Bit.159> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 13
	C_X = 12
	C_U_SET = "microblaze_0"
	C_RESET_VALUE = <u>1
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/pc_bit.vhd" line 290: Conflict on property <INIT> of instance <Sum_I> between generic and attribute.
    Set user-defined property "RLOC =  X12Y13" for instance <Sum_I> in unit <PC_Bit.159>.
    Set user-defined property "RLOC =  X12Y13" for instance <MUXCY_X> in unit <PC_Bit.159>.
    Set user-defined property "RLOC =  X12Y13" for instance <XOR_X> in unit <PC_Bit.159>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/pc_bit.vhd" line 314: Conflict on property <INIT> of instance <NewPC_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X13Y13" for instance <NewPC_Mux> in unit <PC_Bit.159>.
    Set user-defined property "RLOC =  X13Y13" for instance <PC_IF_DFF> in unit <PC_Bit.159>.
    Set user-defined property "RLOC =  X14Y13" for instance <PC_OF_Buffer> in unit <PC_Bit.159>.
    Set user-defined property "RLOC =  X14Y13" for instance <PC_EX_DFF> in unit <PC_Bit.159>.
Entity <PC_Bit.159> analyzed. Unit <PC_Bit.159> generated.

Analyzing generic Entity <PC_Bit.160> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 14
	C_X = 12
	C_U_SET = "microblaze_0"
	C_RESET_VALUE = <u>1
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/pc_bit.vhd" line 290: Conflict on property <INIT> of instance <Sum_I> between generic and attribute.
    Set user-defined property "RLOC =  X12Y14" for instance <Sum_I> in unit <PC_Bit.160>.
    Set user-defined property "RLOC =  X12Y14" for instance <MUXCY_X> in unit <PC_Bit.160>.
    Set user-defined property "RLOC =  X12Y14" for instance <XOR_X> in unit <PC_Bit.160>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/pc_bit.vhd" line 314: Conflict on property <INIT> of instance <NewPC_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X13Y14" for instance <NewPC_Mux> in unit <PC_Bit.160>.
    Set user-defined property "RLOC =  X13Y14" for instance <PC_IF_DFF> in unit <PC_Bit.160>.
    Set user-defined property "RLOC =  X14Y14" for instance <PC_OF_Buffer> in unit <PC_Bit.160>.
    Set user-defined property "RLOC =  X14Y14" for instance <PC_EX_DFF> in unit <PC_Bit.160>.
Entity <PC_Bit.160> analyzed. Unit <PC_Bit.160> generated.

Analyzing generic Entity <PC_Bit.161> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 15
	C_X = 12
	C_U_SET = "microblaze_0"
	C_RESET_VALUE = <u>1
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/pc_bit.vhd" line 290: Conflict on property <INIT> of instance <Sum_I> between generic and attribute.
    Set user-defined property "RLOC =  X12Y15" for instance <Sum_I> in unit <PC_Bit.161>.
    Set user-defined property "RLOC =  X12Y15" for instance <MUXCY_X> in unit <PC_Bit.161>.
    Set user-defined property "RLOC =  X12Y15" for instance <XOR_X> in unit <PC_Bit.161>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/pc_bit.vhd" line 314: Conflict on property <INIT> of instance <NewPC_Mux> between generic and attribute.
    Set user-defined property "RLOC =  X13Y15" for instance <NewPC_Mux> in unit <PC_Bit.161>.
    Set user-defined property "RLOC =  X13Y15" for instance <PC_IF_DFF> in unit <PC_Bit.161>.
    Set user-defined property "RLOC =  X14Y15" for instance <PC_OF_Buffer> in unit <PC_Bit.161>.
    Set user-defined property "RLOC =  X14Y15" for instance <PC_EX_DFF> in unit <PC_Bit.161>.
Entity <PC_Bit.161> analyzed. Unit <PC_Bit.161> generated.

Analyzing generic Entity <Byte_Doublet_Handle> (Architecture <imp>).
	C_TARGET = 6
	C_U_SET = "microblaze_0"
	C_DYNAMIC_BUS_SIZING = <u>1
	C_D_OPB = 1
	C_OPB_WIDTH = 32
	C_DATA_SIZE = 32
    Set user-defined property "U_SET =  microblaze_0" for instance <BYTE_0_I> in unit <Byte_Doublet_Handle>.
    Set user-defined property "U_SET =  microblaze_0" for instance <BYTE_1_I> in unit <Byte_Doublet_Handle>.
    Set user-defined property "U_SET =  microblaze_0" for instance <BYTE_2_I> in unit <Byte_Doublet_Handle>.
    Set user-defined property "U_SET =  microblaze_0" for instance <BYTE_3_I> in unit <Byte_Doublet_Handle>.
    Set user-defined property "RLOC =  X15Y0" for instance <READ_SEL_LEFT_I> in unit <Byte_Doublet_Handle>.
    Set user-defined property "U_SET =  microblaze_0" for instance <READ_SEL_LEFT_I> in unit <Byte_Doublet_Handle>.
    Set user-defined property "RLOC =  X15Y1" for instance <READ_SEL_RIGHT_I> in unit <Byte_Doublet_Handle>.
    Set user-defined property "U_SET =  microblaze_0" for instance <READ_SEL_RIGHT_I> in unit <Byte_Doublet_Handle>.
    Set user-defined property "RLOC =  X15Y2" for instance <WRITE_MSB_SEL_LEFT_I> in unit <Byte_Doublet_Handle>.
    Set user-defined property "U_SET =  microblaze_0" for instance <WRITE_MSB_SEL_LEFT_I> in unit <Byte_Doublet_Handle>.
    Set user-defined property "U_SET =  microblaze_0" for instance <LOW_ADDR_OUT_LEFT_I> in unit <Byte_Doublet_Handle>.
    Set user-defined property "U_SET =  microblaze_0" for instance <LOW_ADDR_OUT_RIGHT_I> in unit <Byte_Doublet_Handle>.
Entity <Byte_Doublet_Handle> analyzed. Unit <Byte_Doublet_Handle> generated.

Analyzing generic Entity <Data_Read_Steering> (Architecture <imp>).
	C_TARGET = 6
	C_U_SET = "microblaze_0"
    Set user-defined property "RLOC =  X3Y1" for instance <LUT30_I0> in unit <Data_Read_Steering>.
    Set user-defined property "U_SET =  microblaze_0" for instance <LUT30_I0> in unit <Data_Read_Steering>.
    Set user-defined property "RLOC =  X3Y1" for instance <LUT31_I0> in unit <Data_Read_Steering>.
    Set user-defined property "U_SET =  microblaze_0" for instance <LUT31_I0> in unit <Data_Read_Steering>.
    Set user-defined property "RLOC =  X3Y1" for instance <MUXF5_I0> in unit <Data_Read_Steering>.
    Set user-defined property "U_SET =  microblaze_0" for instance <MUXF5_I0> in unit <Data_Read_Steering>.
    Set user-defined property "RLOC =  X3Y5" for instance <LUT30_I1> in unit <Data_Read_Steering>.
    Set user-defined property "U_SET =  microblaze_0" for instance <LUT30_I1> in unit <Data_Read_Steering>.
    Set user-defined property "RLOC =  X3Y5" for instance <LUT31_I1> in unit <Data_Read_Steering>.
    Set user-defined property "U_SET =  microblaze_0" for instance <LUT31_I1> in unit <Data_Read_Steering>.
    Set user-defined property "RLOC =  X3Y5" for instance <MUXF5_I1> in unit <Data_Read_Steering>.
    Set user-defined property "U_SET =  microblaze_0" for instance <MUXF5_I1> in unit <Data_Read_Steering>.
    Set user-defined property "RLOC =  X3Y9" for instance <LUT30_I2> in unit <Data_Read_Steering>.
    Set user-defined property "U_SET =  microblaze_0" for instance <LUT30_I2> in unit <Data_Read_Steering>.
    Set user-defined property "RLOC =  X3Y9" for instance <LUT31_I2> in unit <Data_Read_Steering>.
    Set user-defined property "U_SET =  microblaze_0" for instance <LUT31_I2> in unit <Data_Read_Steering>.
    Set user-defined property "RLOC =  X3Y9" for instance <MUXF5_I2> in unit <Data_Read_Steering>.
    Set user-defined property "U_SET =  microblaze_0" for instance <MUXF5_I2> in unit <Data_Read_Steering>.
    Set user-defined property "RLOC =  X3Y13" for instance <LUT30_I3> in unit <Data_Read_Steering>.
    Set user-defined property "U_SET =  microblaze_0" for instance <LUT30_I3> in unit <Data_Read_Steering>.
    Set user-defined property "RLOC =  X3Y13" for instance <LUT31_I3> in unit <Data_Read_Steering>.
    Set user-defined property "U_SET =  microblaze_0" for instance <LUT31_I3> in unit <Data_Read_Steering>.
    Set user-defined property "RLOC =  X3Y13" for instance <MUXF5_I3> in unit <Data_Read_Steering>.
    Set user-defined property "U_SET =  microblaze_0" for instance <MUXF5_I3> in unit <Data_Read_Steering>.
    Set user-defined property "RLOC =  X3Y17" for instance <LUT30_I4> in unit <Data_Read_Steering>.
    Set user-defined property "U_SET =  microblaze_0" for instance <LUT30_I4> in unit <Data_Read_Steering>.
    Set user-defined property "RLOC =  X3Y17" for instance <LUT31_I4> in unit <Data_Read_Steering>.
    Set user-defined property "U_SET =  microblaze_0" for instance <LUT31_I4> in unit <Data_Read_Steering>.
    Set user-defined property "RLOC =  X3Y17" for instance <MUXF5_I4> in unit <Data_Read_Steering>.
    Set user-defined property "U_SET =  microblaze_0" for instance <MUXF5_I4> in unit <Data_Read_Steering>.
    Set user-defined property "RLOC =  X3Y21" for instance <LUT30_I5> in unit <Data_Read_Steering>.
    Set user-defined property "U_SET =  microblaze_0" for instance <LUT30_I5> in unit <Data_Read_Steering>.
    Set user-defined property "RLOC =  X3Y21" for instance <LUT31_I5> in unit <Data_Read_Steering>.
    Set user-defined property "U_SET =  microblaze_0" for instance <LUT31_I5> in unit <Data_Read_Steering>.
    Set user-defined property "RLOC =  X3Y21" for instance <MUXF5_I5> in unit <Data_Read_Steering>.
    Set user-defined property "U_SET =  microblaze_0" for instance <MUXF5_I5> in unit <Data_Read_Steering>.
    Set user-defined property "RLOC =  X3Y25" for instance <LUT30_I6> in unit <Data_Read_Steering>.
    Set user-defined property "U_SET =  microblaze_0" for instance <LUT30_I6> in unit <Data_Read_Steering>.
    Set user-defined property "RLOC =  X3Y25" for instance <LUT31_I6> in unit <Data_Read_Steering>.
    Set user-defined property "U_SET =  microblaze_0" for instance <LUT31_I6> in unit <Data_Read_Steering>.
    Set user-defined property "RLOC =  X3Y25" for instance <MUXF5_I6> in unit <Data_Read_Steering>.
    Set user-defined property "U_SET =  microblaze_0" for instance <MUXF5_I6> in unit <Data_Read_Steering>.
    Set user-defined property "RLOC =  X3Y29" for instance <LUT30_I7> in unit <Data_Read_Steering>.
    Set user-defined property "U_SET =  microblaze_0" for instance <LUT30_I7> in unit <Data_Read_Steering>.
    Set user-defined property "RLOC =  X3Y29" for instance <LUT31_I7> in unit <Data_Read_Steering>.
    Set user-defined property "U_SET =  microblaze_0" for instance <LUT31_I7> in unit <Data_Read_Steering>.
    Set user-defined property "RLOC =  X3Y29" for instance <MUXF5_I7> in unit <Data_Read_Steering>.
    Set user-defined property "U_SET =  microblaze_0" for instance <MUXF5_I7> in unit <Data_Read_Steering>.
Entity <Data_Read_Steering> analyzed. Unit <Data_Read_Steering> generated.

Analyzing generic Entity <mux4_8> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 4
	C_X = 15
	C_U_SET = "microblaze_0"
	C_BE = <u>1
    Set user-defined property "RLOC =  X15Y11" for instance <LUT30_I0> in unit <mux4_8>.
    Set user-defined property "U_SET =  microblaze_0" for instance <LUT30_I0> in unit <mux4_8>.
    Set user-defined property "RLOC =  X15Y11" for instance <LUT31_I0> in unit <mux4_8>.
    Set user-defined property "U_SET =  microblaze_0" for instance <LUT31_I0> in unit <mux4_8>.
    Set user-defined property "RLOC =  X15Y11" for instance <MUXF5_I0> in unit <mux4_8>.
    Set user-defined property "U_SET =  microblaze_0" for instance <MUXF5_I0> in unit <mux4_8>.
    Set user-defined property "RLOC =  X15Y10" for instance <LUT30_I1> in unit <mux4_8>.
    Set user-defined property "U_SET =  microblaze_0" for instance <LUT30_I1> in unit <mux4_8>.
    Set user-defined property "RLOC =  X15Y10" for instance <LUT31_I1> in unit <mux4_8>.
    Set user-defined property "U_SET =  microblaze_0" for instance <LUT31_I1> in unit <mux4_8>.
    Set user-defined property "RLOC =  X15Y10" for instance <MUXF5_I1> in unit <mux4_8>.
    Set user-defined property "U_SET =  microblaze_0" for instance <MUXF5_I1> in unit <mux4_8>.
    Set user-defined property "RLOC =  X15Y9" for instance <LUT30_I2> in unit <mux4_8>.
    Set user-defined property "U_SET =  microblaze_0" for instance <LUT30_I2> in unit <mux4_8>.
    Set user-defined property "RLOC =  X15Y9" for instance <LUT31_I2> in unit <mux4_8>.
    Set user-defined property "U_SET =  microblaze_0" for instance <LUT31_I2> in unit <mux4_8>.
    Set user-defined property "RLOC =  X15Y9" for instance <MUXF5_I2> in unit <mux4_8>.
    Set user-defined property "U_SET =  microblaze_0" for instance <MUXF5_I2> in unit <mux4_8>.
    Set user-defined property "RLOC =  X15Y8" for instance <LUT30_I3> in unit <mux4_8>.
    Set user-defined property "U_SET =  microblaze_0" for instance <LUT30_I3> in unit <mux4_8>.
    Set user-defined property "RLOC =  X15Y8" for instance <LUT31_I3> in unit <mux4_8>.
    Set user-defined property "U_SET =  microblaze_0" for instance <LUT31_I3> in unit <mux4_8>.
    Set user-defined property "RLOC =  X15Y8" for instance <MUXF5_I3> in unit <mux4_8>.
    Set user-defined property "U_SET =  microblaze_0" for instance <MUXF5_I3> in unit <mux4_8>.
    Set user-defined property "RLOC =  X15Y7" for instance <LUT30_I4> in unit <mux4_8>.
    Set user-defined property "U_SET =  microblaze_0" for instance <LUT30_I4> in unit <mux4_8>.
    Set user-defined property "RLOC =  X15Y7" for instance <LUT31_I4> in unit <mux4_8>.
    Set user-defined property "U_SET =  microblaze_0" for instance <LUT31_I4> in unit <mux4_8>.
    Set user-defined property "RLOC =  X15Y7" for instance <MUXF5_I4> in unit <mux4_8>.
    Set user-defined property "U_SET =  microblaze_0" for instance <MUXF5_I4> in unit <mux4_8>.
    Set user-defined property "RLOC =  X15Y6" for instance <LUT30_I5> in unit <mux4_8>.
    Set user-defined property "U_SET =  microblaze_0" for instance <LUT30_I5> in unit <mux4_8>.
    Set user-defined property "RLOC =  X15Y6" for instance <LUT31_I5> in unit <mux4_8>.
    Set user-defined property "U_SET =  microblaze_0" for instance <LUT31_I5> in unit <mux4_8>.
    Set user-defined property "RLOC =  X15Y6" for instance <MUXF5_I5> in unit <mux4_8>.
    Set user-defined property "U_SET =  microblaze_0" for instance <MUXF5_I5> in unit <mux4_8>.
    Set user-defined property "RLOC =  X15Y5" for instance <LUT30_I6> in unit <mux4_8>.
    Set user-defined property "U_SET =  microblaze_0" for instance <LUT30_I6> in unit <mux4_8>.
    Set user-defined property "RLOC =  X15Y5" for instance <LUT31_I6> in unit <mux4_8>.
    Set user-defined property "U_SET =  microblaze_0" for instance <LUT31_I6> in unit <mux4_8>.
    Set user-defined property "RLOC =  X15Y5" for instance <MUXF5_I6> in unit <mux4_8>.
    Set user-defined property "U_SET =  microblaze_0" for instance <MUXF5_I6> in unit <mux4_8>.
    Set user-defined property "RLOC =  X15Y4" for instance <LUT30_I7> in unit <mux4_8>.
    Set user-defined property "U_SET =  microblaze_0" for instance <LUT30_I7> in unit <mux4_8>.
    Set user-defined property "RLOC =  X15Y4" for instance <LUT31_I7> in unit <mux4_8>.
    Set user-defined property "U_SET =  microblaze_0" for instance <LUT31_I7> in unit <mux4_8>.
    Set user-defined property "RLOC =  X15Y4" for instance <MUXF5_I7> in unit <mux4_8>.
    Set user-defined property "U_SET =  microblaze_0" for instance <MUXF5_I7> in unit <mux4_8>.
Entity <mux4_8> analyzed. Unit <mux4_8> generated.

Analyzing generic Entity <mux2_8> (Architecture <imp>).
	C_TARGET = 6
	C_Y = 12
	C_X = 15
	C_U_SET = "microblaze_0"
	C_BE = <u>1
    Set user-defined property "RLOC =  X15Y15" for instance <LUT3_I0> in unit <mux2_8>.
    Set user-defined property "U_SET =  microblaze_0" for instance <LUT3_I0> in unit <mux2_8>.
    Set user-defined property "RLOC =  X15Y15" for instance <LUT3_I1> in unit <mux2_8>.
    Set user-defined property "U_SET =  microblaze_0" for instance <LUT3_I1> in unit <mux2_8>.
    Set user-defined property "RLOC =  X15Y14" for instance <LUT3_I2> in unit <mux2_8>.
    Set user-defined property "U_SET =  microblaze_0" for instance <LUT3_I2> in unit <mux2_8>.
    Set user-defined property "RLOC =  X15Y14" for instance <LUT3_I3> in unit <mux2_8>.
    Set user-defined property "U_SET =  microblaze_0" for instance <LUT3_I3> in unit <mux2_8>.
    Set user-defined property "RLOC =  X15Y13" for instance <LUT3_I4> in unit <mux2_8>.
    Set user-defined property "U_SET =  microblaze_0" for instance <LUT3_I4> in unit <mux2_8>.
    Set user-defined property "RLOC =  X15Y13" for instance <LUT3_I5> in unit <mux2_8>.
    Set user-defined property "U_SET =  microblaze_0" for instance <LUT3_I5> in unit <mux2_8>.
    Set user-defined property "RLOC =  X15Y12" for instance <LUT3_I6> in unit <mux2_8>.
    Set user-defined property "U_SET =  microblaze_0" for instance <LUT3_I6> in unit <mux2_8>.
    Set user-defined property "RLOC =  X15Y12" for instance <LUT3_I7> in unit <mux2_8>.
    Set user-defined property "U_SET =  microblaze_0" for instance <LUT3_I7> in unit <mux2_8>.
Entity <mux2_8> analyzed. Unit <mux2_8> generated.

Analyzing generic Entity <DOPB_Interface> (Architecture <imp>).
	C_D_OPB = 1
	C_D_LMB = 0
	C_DATA_SIZE = 32
	C_OPB_WIDTH = 32
	C_USE_DCACHE = 0
	C_DOPB_BUS_EXCEPTION = 0
	C_TARGET = 6
	C_U_SET = "microblaze_0"
    Set user-defined property "RLOC =  X18Y0" for instance <DM_request_I> in unit <DOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <DM_request_I> in unit <DOPB_Interface>.
    Set user-defined property "RLOC =  X18Y1" for instance <Request_Drop_In_I> in unit <DOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Request_Drop_In_I> in unit <DOPB_Interface>.
    Set user-defined property "RLOC =  X18Y8" for instance <Request_Drop_I> in unit <DOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Request_Drop_I> in unit <DOPB_Interface>.
    Set user-defined property "RLOC =  X18Y2" for instance <OPB_RESPONSE_I> in unit <DOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <OPB_RESPONSE_I> in unit <DOPB_Interface>.
    Set user-defined property "RLOC =  X18Y1" for instance <dOPB_MGrant_Rst_I> in unit <DOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <dOPB_MGrant_Rst_I> in unit <DOPB_Interface>.
    Set user-defined property "RLOC =  X18Y8" for instance <dOPB_MGrant_d_In_I> in unit <DOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <dOPB_MGrant_d_In_I> in unit <DOPB_Interface>.
    Set user-defined property "RLOC =  X18Y2" for instance <dOPB_MGrant_d_I> in unit <DOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <dOPB_MGrant_d_I> in unit <DOPB_Interface>.
    Set user-defined property "RLOC =  X18Y1" for instance <DM_select_I> in unit <DOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <DM_select_I> in unit <DOPB_Interface>.
WARNING:Xst:2189 - "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/dopb_interface.vhd" line 585: Conflict on property <INIT> of instance <dopb_DReady_I> between generic and attribute.
    Set user-defined property "RLOC =  X13Y23" for instance <dopb_DReady_I> in unit <DOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <dopb_DReady_I> in unit <DOPB_Interface>.
    Set user-defined property "RLOC =  X13Y23" for instance <Mux_DReady_I> in unit <DOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Mux_DReady_I> in unit <DOPB_Interface>.
    Set user-defined property "RLOC =  X18Y3" for instance <DOPB_Interrupt_I> in unit <DOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <DOPB_Interrupt_I> in unit <DOPB_Interface>.
Entity <DOPB_Interface> analyzed. Unit <DOPB_Interface> generated.

Analyzing generic Entity <IOPB_Interface> (Architecture <imp>).
	C_I_OPB = 1
	C_I_LMB = 0
	C_DEBUG_ENABLED = 1
	C_DATA_SIZE = 32
	C_OPB_WIDTH = 32
	C_USE_NEW_LMB = 0
	C_ICACHE_USE_FSL = 0
	C_TARGET = 6
	C_U_SET = "microblaze_0"
    Set user-defined property "U_SET =  microblaze_0" for instance <ABus_FF_I31> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y0" for instance <ABus_FF_I31> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <IM_ABus_I31> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y0" for instance <IM_ABus_I31> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ABus_FF_I30> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y0" for instance <ABus_FF_I30> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <IM_ABus_I30> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y0" for instance <IM_ABus_I30> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ABus_FF_I29> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y1" for instance <ABus_FF_I29> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <IM_ABus_I29> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y1" for instance <IM_ABus_I29> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ABus_FF_I28> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y1" for instance <ABus_FF_I28> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <IM_ABus_I28> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y1" for instance <IM_ABus_I28> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ABus_FF_I27> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y2" for instance <ABus_FF_I27> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <IM_ABus_I27> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y2" for instance <IM_ABus_I27> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ABus_FF_I26> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y2" for instance <ABus_FF_I26> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <IM_ABus_I26> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y2" for instance <IM_ABus_I26> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ABus_FF_I25> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y3" for instance <ABus_FF_I25> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <IM_ABus_I25> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y3" for instance <IM_ABus_I25> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ABus_FF_I24> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y3" for instance <ABus_FF_I24> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <IM_ABus_I24> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y3" for instance <IM_ABus_I24> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ABus_FF_I23> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y4" for instance <ABus_FF_I23> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <IM_ABus_I23> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y4" for instance <IM_ABus_I23> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ABus_FF_I22> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y4" for instance <ABus_FF_I22> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <IM_ABus_I22> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y4" for instance <IM_ABus_I22> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ABus_FF_I21> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y5" for instance <ABus_FF_I21> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <IM_ABus_I21> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y5" for instance <IM_ABus_I21> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ABus_FF_I20> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y5" for instance <ABus_FF_I20> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <IM_ABus_I20> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y5" for instance <IM_ABus_I20> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ABus_FF_I19> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y6" for instance <ABus_FF_I19> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <IM_ABus_I19> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y6" for instance <IM_ABus_I19> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ABus_FF_I18> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y6" for instance <ABus_FF_I18> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <IM_ABus_I18> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y6" for instance <IM_ABus_I18> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ABus_FF_I17> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y7" for instance <ABus_FF_I17> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <IM_ABus_I17> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y7" for instance <IM_ABus_I17> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ABus_FF_I16> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y7" for instance <ABus_FF_I16> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <IM_ABus_I16> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y7" for instance <IM_ABus_I16> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ABus_FF_I15> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y8" for instance <ABus_FF_I15> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <IM_ABus_I15> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y8" for instance <IM_ABus_I15> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ABus_FF_I14> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y8" for instance <ABus_FF_I14> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <IM_ABus_I14> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y8" for instance <IM_ABus_I14> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ABus_FF_I13> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y9" for instance <ABus_FF_I13> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <IM_ABus_I13> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y9" for instance <IM_ABus_I13> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ABus_FF_I12> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y9" for instance <ABus_FF_I12> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <IM_ABus_I12> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y9" for instance <IM_ABus_I12> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ABus_FF_I11> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y10" for instance <ABus_FF_I11> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <IM_ABus_I11> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y10" for instance <IM_ABus_I11> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ABus_FF_I10> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y10" for instance <ABus_FF_I10> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <IM_ABus_I10> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y10" for instance <IM_ABus_I10> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ABus_FF_I9> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y11" for instance <ABus_FF_I9> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <IM_ABus_I9> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y11" for instance <IM_ABus_I9> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ABus_FF_I8> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y11" for instance <ABus_FF_I8> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <IM_ABus_I8> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y11" for instance <IM_ABus_I8> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ABus_FF_I7> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y12" for instance <ABus_FF_I7> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <IM_ABus_I7> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y12" for instance <IM_ABus_I7> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ABus_FF_I6> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y12" for instance <ABus_FF_I6> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <IM_ABus_I6> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y12" for instance <IM_ABus_I6> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ABus_FF_I5> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y13" for instance <ABus_FF_I5> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <IM_ABus_I5> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y13" for instance <IM_ABus_I5> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ABus_FF_I4> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y13" for instance <ABus_FF_I4> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <IM_ABus_I4> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y13" for instance <IM_ABus_I4> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ABus_FF_I3> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y14" for instance <ABus_FF_I3> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <IM_ABus_I3> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y14" for instance <IM_ABus_I3> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ABus_FF_I2> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y14" for instance <ABus_FF_I2> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <IM_ABus_I2> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y14" for instance <IM_ABus_I2> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ABus_FF_I1> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y15" for instance <ABus_FF_I1> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <IM_ABus_I1> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y15" for instance <IM_ABus_I1> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <ABus_FF_I0> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y15" for instance <ABus_FF_I0> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <IM_ABus_I0> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X17Y15" for instance <IM_ABus_I0> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X6Y35" for instance <IM_request_I> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <IM_request_I> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X19Y7" for instance <Request_Drop_In_I> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Request_Drop_In_I> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X19Y7" for instance <Request_Drop_I> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Request_Drop_I> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X19Y6" for instance <OPB_RESPONSE_I> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <OPB_RESPONSE_I> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X19Y5" for instance <IOPB_MGrant_Rst_I> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <IOPB_MGrant_Rst_I> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X19Y6" for instance <iOPB_MGrant_d_In_I> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <iOPB_MGrant_d_In_I> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X19Y6" for instance <iOPB_MGrant_d_I> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <iOPB_MGrant_d_I> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X19Y6" for instance <IM_select_I> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <IM_select_I> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X6Y25" for instance <Mux_IReady_I> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <Mux_IReady_I> in unit <IOPB_Interface>.
    Set user-defined property "RLOC =  X19Y5" for instance <IOPB_Interrupt_I> in unit <IOPB_Interface>.
    Set user-defined property "U_SET =  microblaze_0" for instance <IOPB_Interrupt_I> in unit <IOPB_Interface>.
Entity <IOPB_Interface> analyzed. Unit <IOPB_Interface> generated.

Analyzing generic Entity <Debug> (Architecture <imp>).
	C_USE_BARREL = 0
	C_USE_DIV = 0
	C_USE_HW_MUL = 0
	C_USE_FPU = 0
	C_USE_MSR_INSTR = 0
	C_USE_PCMP_INSTR = 0
	C_UNALIGNED_EXCEPTIONS = 0
	C_ILL_OPCODE_EXCEPTION = 0
	C_IOPB_BUS_EXCEPTION = 0
	C_DOPB_BUS_EXCEPTION = 0
	C_DIV_ZERO_EXCEPTION = 0
	C_FPU_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_USE_ICACHE = 0
	C_ICACHE_USE_FSL = 0
	C_ICACHE_BASEADDR = <u>00000000000000000000000000000000
	C_ICACHE_HIGHADDR = <u>00111111111111111111111111111111
	C_USE_DCACHE = 0
	C_DCACHE_USE_FSL = 0
	C_DCACHE_BASEADDR = <u>00000000000000000000000000000000
	C_DCACHE_HIGHADDR = <u>00111111111111111111111111111111
	C_TARGET = 6
	C_U_SET = "microblaze_0"
	C_DATA_SIZE = 32
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
    Set user-defined property "INIT =  0014" for instance <SRL16E_1> in unit <Debug>.
    Set user-defined property "INIT =  0000" for instance <SRL16E_2> in unit <Debug>.
    Set user-defined property "INIT =  FFFF" for instance <SRL16E_Cache_I1> in unit <Debug>.
    Set user-defined property "INIT =  3FFF" for instance <SRL16E_Cache_I2> in unit <Debug>.
    Set user-defined property "INIT =  0000" for instance <SRL16E_Cache_I3> in unit <Debug>.
    Set user-defined property "INIT =  0000" for instance <SRL16E_Cache_I4> in unit <Debug>.
    Set user-defined property "INIT =  FFFF" for instance <SRL16E_Cache_I5> in unit <Debug>.
    Set user-defined property "INIT =  3FFF" for instance <SRL16E_Cache_I6> in unit <Debug>.
    Set user-defined property "INIT =  0000" for instance <SRL16E_Cache_I7> in unit <Debug>.
    Set user-defined property "INIT =  0000" for instance <SRL16E_Cache_I8> in unit <Debug>.
    Set user-defined property "INIT =  0" for instance <Stop_CPU_FDRSE> in unit <Debug>.
INFO:Xst:1304 - Contents of register <pc_hit<1>> in unit <Debug> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <pc_hit<2>> in unit <Debug> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <pc_hit<3>> in unit <Debug> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <pc_hit<4>> in unit <Debug> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <pc_hit<5>> in unit <Debug> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <pc_hit<6>> in unit <Debug> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <pc_hit<7>> in unit <Debug> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <pc_hit<8>> in unit <Debug> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <pc_hit<9>> in unit <Debug> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <pc_hit<10>> in unit <Debug> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <pc_hit<11>> in unit <Debug> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <pc_hit<12>> in unit <Debug> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <pc_hit<13>> in unit <Debug> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <pc_hit<14>> in unit <Debug> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <pc_hit<15>> in unit <Debug> never changes during circuit operation. The register is replaced by logic.
Entity <Debug> analyzed. Unit <Debug> generated.

Analyzing generic Entity <address_hit> (Architecture <imp>).
	C_TARGET = 6
	C_U_SET = "microblaze_0_address_hit00"
	C_FIRST = <u>1
	No_Bits = 32
    Set user-defined property "U_SET =  microblaze_0_address_hit00" for instance <MUXCY_Pre> in unit <address_hit>.
    Set user-defined property "RLOC =  X0Y0" for instance <MUXCY_Pre> in unit <address_hit>.
    Set user-defined property "RLOC =  X0Y1" for instance <SRL16E_23> in unit <address_hit>.
    Set user-defined property "U_SET =  microblaze_0_address_hit00" for instance <SRL16E_23> in unit <address_hit>.
    Set user-defined property "RLOC =  X0Y1" for instance <SRL16E_13> in unit <address_hit>.
    Set user-defined property "U_SET =  microblaze_0_address_hit00" for instance <SRL16E_13> in unit <address_hit>.
    Set user-defined property "RLOC =  X0Y1" for instance <MUXCY_13> in unit <address_hit>.
    Set user-defined property "U_SET =  microblaze_0_address_hit00" for instance <MUXCY_13> in unit <address_hit>.
    Set user-defined property "RLOC =  X0Y1" for instance <MUXCY_23> in unit <address_hit>.
    Set user-defined property "U_SET =  microblaze_0_address_hit00" for instance <MUXCY_23> in unit <address_hit>.
    Set user-defined property "RLOC =  X0Y2" for instance <SRL16E_22> in unit <address_hit>.
    Set user-defined property "U_SET =  microblaze_0_address_hit00" for instance <SRL16E_22> in unit <address_hit>.
    Set user-defined property "RLOC =  X0Y2" for instance <SRL16E_12> in unit <address_hit>.
    Set user-defined property "U_SET =  microblaze_0_address_hit00" for instance <SRL16E_12> in unit <address_hit>.
    Set user-defined property "RLOC =  X0Y2" for instance <MUXCY_12> in unit <address_hit>.
    Set user-defined property "U_SET =  microblaze_0_address_hit00" for instance <MUXCY_12> in unit <address_hit>.
    Set user-defined property "RLOC =  X0Y2" for instance <MUXCY_22> in unit <address_hit>.
    Set user-defined property "U_SET =  microblaze_0_address_hit00" for instance <MUXCY_22> in unit <address_hit>.
    Set user-defined property "RLOC =  X0Y3" for instance <SRL16E_21> in unit <address_hit>.
    Set user-defined property "U_SET =  microblaze_0_address_hit00" for instance <SRL16E_21> in unit <address_hit>.
    Set user-defined property "RLOC =  X0Y3" for instance <SRL16E_11> in unit <address_hit>.
    Set user-defined property "U_SET =  microblaze_0_address_hit00" for instance <SRL16E_11> in unit <address_hit>.
    Set user-defined property "RLOC =  X0Y3" for instance <MUXCY_11> in unit <address_hit>.
    Set user-defined property "U_SET =  microblaze_0_address_hit00" for instance <MUXCY_11> in unit <address_hit>.
    Set user-defined property "RLOC =  X0Y3" for instance <MUXCY_21> in unit <address_hit>.
    Set user-defined property "U_SET =  microblaze_0_address_hit00" for instance <MUXCY_21> in unit <address_hit>.
    Set user-defined property "RLOC =  X0Y4" for instance <SRL16E_20> in unit <address_hit>.
    Set user-defined property "U_SET =  microblaze_0_address_hit00" for instance <SRL16E_20> in unit <address_hit>.
    Set user-defined property "RLOC =  X0Y4" for instance <SRL16E_10> in unit <address_hit>.
    Set user-defined property "U_SET =  microblaze_0_address_hit00" for instance <SRL16E_10> in unit <address_hit>.
    Set user-defined property "RLOC =  X0Y4" for instance <MUXCY_10> in unit <address_hit>.
    Set user-defined property "U_SET =  microblaze_0_address_hit00" for instance <MUXCY_10> in unit <address_hit>.
    Set user-defined property "RLOC =  X0Y4" for instance <MUXCY_20> in unit <address_hit>.
    Set user-defined property "U_SET =  microblaze_0_address_hit00" for instance <MUXCY_20> in unit <address_hit>.
    Set user-defined property "U_SET =  microblaze_0_address_hit00" for instance <MUXCY_Post> in unit <address_hit>.
    Set user-defined property "RLOC =  X0Y5" for instance <MUXCY_Post> in unit <address_hit>.
Entity <address_hit> analyzed. Unit <address_hit> generated.

Analyzing generic Entity <instr_mux> (Architecture <imp>).
	C_I_OPB_bool = <u>1
	C_I_LMB_bool = <u>0
	C_USE_ICACHE_bool = <u>0
	C_DEBUG_ENABLED_bool = <u>1
Entity <instr_mux> analyzed. Unit <instr_mux> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <address_hit>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/address_hit.vhd".
Unit <address_hit> synthesized.


Synthesizing Unit <mux2_8>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/mux2_8.vhd".
Unit <mux2_8> synthesized.


Synthesizing Unit <mux4_8>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/mux4_8.vhd".
Unit <mux4_8> synthesized.


Synthesizing Unit <Data_Read_Steering>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/data_read_steering.vhd".
Unit <Data_Read_Steering> synthesized.


Synthesizing Unit <PC_Bit_14>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/pc_bit.vhd".
Unit <PC_Bit_14> synthesized.


Synthesizing Unit <PC_Bit_13>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/pc_bit.vhd".
Unit <PC_Bit_13> synthesized.


Synthesizing Unit <PC_Bit_12>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/pc_bit.vhd".
Unit <PC_Bit_12> synthesized.


Synthesizing Unit <PC_Bit_11>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/pc_bit.vhd".
Unit <PC_Bit_11> synthesized.


Synthesizing Unit <PC_Bit_10>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/pc_bit.vhd".
Unit <PC_Bit_10> synthesized.


Synthesizing Unit <PC_Bit_9>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/pc_bit.vhd".
Unit <PC_Bit_9> synthesized.


Synthesizing Unit <PC_Bit_8>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/pc_bit.vhd".
Unit <PC_Bit_8> synthesized.


Synthesizing Unit <PC_Bit_7>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/pc_bit.vhd".
Unit <PC_Bit_7> synthesized.


Synthesizing Unit <PC_Bit_6>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/pc_bit.vhd".
Unit <PC_Bit_6> synthesized.


Synthesizing Unit <PC_Bit_5>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/pc_bit.vhd".
Unit <PC_Bit_5> synthesized.


Synthesizing Unit <PC_Bit_4>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/pc_bit.vhd".
Unit <PC_Bit_4> synthesized.


Synthesizing Unit <PC_Bit_3>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/pc_bit.vhd".
Unit <PC_Bit_3> synthesized.


Synthesizing Unit <PC_Bit_2>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/pc_bit.vhd".
Unit <PC_Bit_2> synthesized.


Synthesizing Unit <PC_Bit_1>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/pc_bit.vhd".
Unit <PC_Bit_1> synthesized.


Synthesizing Unit <PC_Bit_0>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/pc_bit.vhd".
Unit <PC_Bit_0> synthesized.


Synthesizing Unit <PC_Bit>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/pc_bit.vhd".
Unit <PC_Bit> synthesized.


Synthesizing Unit <MSR_Reg_Bit_6>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/msr_reg_bit.vhd".
Unit <MSR_Reg_Bit_6> synthesized.


Synthesizing Unit <MSR_Reg_Bit_5>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/msr_reg_bit.vhd".
Unit <MSR_Reg_Bit_5> synthesized.


Synthesizing Unit <MSR_Reg_Bit_4>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/msr_reg_bit.vhd".
Unit <MSR_Reg_Bit_4> synthesized.


Synthesizing Unit <MSR_Reg_Bit_3>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/msr_reg_bit.vhd".
Unit <MSR_Reg_Bit_3> synthesized.


Synthesizing Unit <MSR_Reg_Bit_2>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/msr_reg_bit.vhd".
Unit <MSR_Reg_Bit_2> synthesized.


Synthesizing Unit <MSR_Reg_Bit_1>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/msr_reg_bit.vhd".
Unit <MSR_Reg_Bit_1> synthesized.


Synthesizing Unit <MSR_Reg_Bit_0>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/msr_reg_bit.vhd".
Unit <MSR_Reg_Bit_0> synthesized.


Synthesizing Unit <MSR_Reg_Bit>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/msr_reg_bit.vhd".
Unit <MSR_Reg_Bit> synthesized.


Synthesizing Unit <Result_Mux_Bit_30>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd".
Unit <Result_Mux_Bit_30> synthesized.


Synthesizing Unit <Result_Mux_Bit_29>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd".
Unit <Result_Mux_Bit_29> synthesized.


Synthesizing Unit <Result_Mux_Bit_28>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd".
Unit <Result_Mux_Bit_28> synthesized.


Synthesizing Unit <Result_Mux_Bit_27>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd".
Unit <Result_Mux_Bit_27> synthesized.


Synthesizing Unit <Result_Mux_Bit_26>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd".
Unit <Result_Mux_Bit_26> synthesized.


Synthesizing Unit <Result_Mux_Bit_25>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd".
Unit <Result_Mux_Bit_25> synthesized.


Synthesizing Unit <Result_Mux_Bit_24>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd".
Unit <Result_Mux_Bit_24> synthesized.


Synthesizing Unit <Result_Mux_Bit_23>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd".
Unit <Result_Mux_Bit_23> synthesized.


Synthesizing Unit <Result_Mux_Bit_22>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd".
Unit <Result_Mux_Bit_22> synthesized.


Synthesizing Unit <Result_Mux_Bit_21>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd".
Unit <Result_Mux_Bit_21> synthesized.


Synthesizing Unit <Result_Mux_Bit_20>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd".
Unit <Result_Mux_Bit_20> synthesized.


Synthesizing Unit <Result_Mux_Bit_19>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd".
Unit <Result_Mux_Bit_19> synthesized.


Synthesizing Unit <Result_Mux_Bit_18>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd".
Unit <Result_Mux_Bit_18> synthesized.


Synthesizing Unit <Result_Mux_Bit_17>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd".
Unit <Result_Mux_Bit_17> synthesized.


Synthesizing Unit <Result_Mux_Bit_16>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd".
Unit <Result_Mux_Bit_16> synthesized.


Synthesizing Unit <Result_Mux_Bit_15>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd".
Unit <Result_Mux_Bit_15> synthesized.


Synthesizing Unit <Result_Mux_Bit_14>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd".
Unit <Result_Mux_Bit_14> synthesized.


Synthesizing Unit <Result_Mux_Bit_13>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd".
Unit <Result_Mux_Bit_13> synthesized.


Synthesizing Unit <Result_Mux_Bit_12>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd".
Unit <Result_Mux_Bit_12> synthesized.


Synthesizing Unit <Result_Mux_Bit_11>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd".
Unit <Result_Mux_Bit_11> synthesized.


Synthesizing Unit <Result_Mux_Bit_10>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd".
Unit <Result_Mux_Bit_10> synthesized.


Synthesizing Unit <Result_Mux_Bit_9>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd".
Unit <Result_Mux_Bit_9> synthesized.


Synthesizing Unit <Result_Mux_Bit_8>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd".
Unit <Result_Mux_Bit_8> synthesized.


Synthesizing Unit <Result_Mux_Bit_7>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd".
Unit <Result_Mux_Bit_7> synthesized.


Synthesizing Unit <Result_Mux_Bit_6>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd".
Unit <Result_Mux_Bit_6> synthesized.


Synthesizing Unit <Result_Mux_Bit_5>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd".
Unit <Result_Mux_Bit_5> synthesized.


Synthesizing Unit <Result_Mux_Bit_4>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd".
Unit <Result_Mux_Bit_4> synthesized.


Synthesizing Unit <Result_Mux_Bit_3>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd".
Unit <Result_Mux_Bit_3> synthesized.


Synthesizing Unit <Result_Mux_Bit_2>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd".
Unit <Result_Mux_Bit_2> synthesized.


Synthesizing Unit <Result_Mux_Bit_1>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd".
Unit <Result_Mux_Bit_1> synthesized.


Synthesizing Unit <Result_Mux_Bit_0>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd".
Unit <Result_Mux_Bit_0> synthesized.


Synthesizing Unit <Result_Mux_Bit>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux_bit.vhd".
Unit <Result_Mux_Bit> synthesized.


Synthesizing Unit <Shift_Logic_Bit_30>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd".
Unit <Shift_Logic_Bit_30> synthesized.


Synthesizing Unit <Shift_Logic_Bit_29>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd".
Unit <Shift_Logic_Bit_29> synthesized.


Synthesizing Unit <Shift_Logic_Bit_28>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd".
Unit <Shift_Logic_Bit_28> synthesized.


Synthesizing Unit <Shift_Logic_Bit_27>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd".
Unit <Shift_Logic_Bit_27> synthesized.


Synthesizing Unit <Shift_Logic_Bit_26>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd".
Unit <Shift_Logic_Bit_26> synthesized.


Synthesizing Unit <Shift_Logic_Bit_25>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd".
Unit <Shift_Logic_Bit_25> synthesized.


Synthesizing Unit <Shift_Logic_Bit_24>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd".
Unit <Shift_Logic_Bit_24> synthesized.


Synthesizing Unit <Shift_Logic_Bit_23>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd".
Unit <Shift_Logic_Bit_23> synthesized.


Synthesizing Unit <Shift_Logic_Bit_22>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd".
Unit <Shift_Logic_Bit_22> synthesized.


Synthesizing Unit <Shift_Logic_Bit_21>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd".
Unit <Shift_Logic_Bit_21> synthesized.


Synthesizing Unit <Shift_Logic_Bit_20>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd".
Unit <Shift_Logic_Bit_20> synthesized.


Synthesizing Unit <Shift_Logic_Bit_19>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd".
Unit <Shift_Logic_Bit_19> synthesized.


Synthesizing Unit <Shift_Logic_Bit_18>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd".
Unit <Shift_Logic_Bit_18> synthesized.


Synthesizing Unit <Shift_Logic_Bit_17>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd".
Unit <Shift_Logic_Bit_17> synthesized.


Synthesizing Unit <Shift_Logic_Bit_16>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd".
Unit <Shift_Logic_Bit_16> synthesized.


Synthesizing Unit <Shift_Logic_Bit_15>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd".
Unit <Shift_Logic_Bit_15> synthesized.


Synthesizing Unit <Shift_Logic_Bit_14>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd".
Unit <Shift_Logic_Bit_14> synthesized.


Synthesizing Unit <Shift_Logic_Bit_13>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd".
Unit <Shift_Logic_Bit_13> synthesized.


Synthesizing Unit <Shift_Logic_Bit_12>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd".
Unit <Shift_Logic_Bit_12> synthesized.


Synthesizing Unit <Shift_Logic_Bit_11>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd".
Unit <Shift_Logic_Bit_11> synthesized.


Synthesizing Unit <Shift_Logic_Bit_10>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd".
Unit <Shift_Logic_Bit_10> synthesized.


Synthesizing Unit <Shift_Logic_Bit_9>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd".
Unit <Shift_Logic_Bit_9> synthesized.


Synthesizing Unit <Shift_Logic_Bit_8>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd".
Unit <Shift_Logic_Bit_8> synthesized.


Synthesizing Unit <Shift_Logic_Bit_7>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd".
Unit <Shift_Logic_Bit_7> synthesized.


Synthesizing Unit <Shift_Logic_Bit_6>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd".
Unit <Shift_Logic_Bit_6> synthesized.


Synthesizing Unit <Shift_Logic_Bit_5>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd".
Unit <Shift_Logic_Bit_5> synthesized.


Synthesizing Unit <Shift_Logic_Bit_4>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd".
Unit <Shift_Logic_Bit_4> synthesized.


Synthesizing Unit <Shift_Logic_Bit_3>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd".
Unit <Shift_Logic_Bit_3> synthesized.


Synthesizing Unit <Shift_Logic_Bit_2>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd".
Unit <Shift_Logic_Bit_2> synthesized.


Synthesizing Unit <Shift_Logic_Bit_1>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd".
Unit <Shift_Logic_Bit_1> synthesized.


Synthesizing Unit <Shift_Logic_Bit_0>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd".
Unit <Shift_Logic_Bit_0> synthesized.


Synthesizing Unit <Shift_Logic_Bit>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic_bit.vhd".
Unit <Shift_Logic_Bit> synthesized.


Synthesizing Unit <ALU_Bit_15>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/alu_bit.vhd".
    Found 1-bit xor2 for signal <$n0001> created at line 290.
Unit <ALU_Bit_15> synthesized.


Synthesizing Unit <ALU_Bit_14>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/alu_bit.vhd".
WARNING:Xst:647 - Input <Compare_Instr> is never used.
WARNING:Xst:647 - Input <Unsigned_Op> is never used.
Unit <ALU_Bit_14> synthesized.


Synthesizing Unit <ALU_Bit_13>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/alu_bit.vhd".
WARNING:Xst:647 - Input <Compare_Instr> is never used.
WARNING:Xst:647 - Input <Unsigned_Op> is never used.
Unit <ALU_Bit_13> synthesized.


Synthesizing Unit <ALU_Bit_12>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/alu_bit.vhd".
WARNING:Xst:647 - Input <Compare_Instr> is never used.
WARNING:Xst:647 - Input <Unsigned_Op> is never used.
Unit <ALU_Bit_12> synthesized.


Synthesizing Unit <ALU_Bit_11>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/alu_bit.vhd".
WARNING:Xst:647 - Input <Compare_Instr> is never used.
WARNING:Xst:647 - Input <Unsigned_Op> is never used.
Unit <ALU_Bit_11> synthesized.


Synthesizing Unit <ALU_Bit_10>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/alu_bit.vhd".
WARNING:Xst:647 - Input <Compare_Instr> is never used.
WARNING:Xst:647 - Input <Unsigned_Op> is never used.
Unit <ALU_Bit_10> synthesized.


Synthesizing Unit <ALU_Bit_9>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/alu_bit.vhd".
WARNING:Xst:647 - Input <Compare_Instr> is never used.
WARNING:Xst:647 - Input <Unsigned_Op> is never used.
Unit <ALU_Bit_9> synthesized.


Synthesizing Unit <ALU_Bit_8>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/alu_bit.vhd".
WARNING:Xst:647 - Input <Compare_Instr> is never used.
WARNING:Xst:647 - Input <Unsigned_Op> is never used.
Unit <ALU_Bit_8> synthesized.


Synthesizing Unit <ALU_Bit_7>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/alu_bit.vhd".
WARNING:Xst:647 - Input <Compare_Instr> is never used.
WARNING:Xst:647 - Input <Unsigned_Op> is never used.
Unit <ALU_Bit_7> synthesized.


Synthesizing Unit <ALU_Bit_6>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/alu_bit.vhd".
WARNING:Xst:647 - Input <Compare_Instr> is never used.
WARNING:Xst:647 - Input <Unsigned_Op> is never used.
Unit <ALU_Bit_6> synthesized.


Synthesizing Unit <ALU_Bit_5>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/alu_bit.vhd".
WARNING:Xst:647 - Input <Compare_Instr> is never used.
WARNING:Xst:647 - Input <Unsigned_Op> is never used.
Unit <ALU_Bit_5> synthesized.


Synthesizing Unit <ALU_Bit_4>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/alu_bit.vhd".
WARNING:Xst:647 - Input <Compare_Instr> is never used.
WARNING:Xst:647 - Input <Unsigned_Op> is never used.
Unit <ALU_Bit_4> synthesized.


Synthesizing Unit <ALU_Bit_3>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/alu_bit.vhd".
WARNING:Xst:647 - Input <Compare_Instr> is never used.
WARNING:Xst:647 - Input <Unsigned_Op> is never used.
Unit <ALU_Bit_3> synthesized.


Synthesizing Unit <ALU_Bit_2>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/alu_bit.vhd".
WARNING:Xst:647 - Input <Compare_Instr> is never used.
WARNING:Xst:647 - Input <Unsigned_Op> is never used.
Unit <ALU_Bit_2> synthesized.


Synthesizing Unit <ALU_Bit_1>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/alu_bit.vhd".
WARNING:Xst:647 - Input <Compare_Instr> is never used.
WARNING:Xst:647 - Input <Unsigned_Op> is never used.
Unit <ALU_Bit_1> synthesized.


Synthesizing Unit <ALU_Bit_0>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/alu_bit.vhd".
WARNING:Xst:647 - Input <Compare_Instr> is never used.
WARNING:Xst:647 - Input <Unsigned_Op> is never used.
Unit <ALU_Bit_0> synthesized.


Synthesizing Unit <ALU_Bit>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/alu_bit.vhd".
WARNING:Xst:647 - Input <Compare_Instr> is never used.
WARNING:Xst:647 - Input <Unsigned_Op> is never used.
Unit <ALU_Bit> synthesized.


Synthesizing Unit <Operand_Select_Bit_30>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Reset<0>> is never used.
WARNING:Xst:647 - Input <Take_Ext_BRK<0>> is never used.
Unit <Operand_Select_Bit_30> synthesized.


Synthesizing Unit <Operand_Select_Bit_29>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Reset<0>> is never used.
WARNING:Xst:647 - Input <Take_Ext_BRK<0>> is never used.
WARNING:Xst:647 - Input <Enable_MSR> is never used.
WARNING:Xst:647 - Input <MSR> is never used.
Unit <Operand_Select_Bit_29> synthesized.


Synthesizing Unit <Operand_Select_Bit_28>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Reset<0>> is never used.
WARNING:Xst:647 - Input <Take_Ext_BRK<0>> is never used.
WARNING:Xst:647 - Input <Enable_MSR> is never used.
WARNING:Xst:647 - Input <MSR> is never used.
Unit <Operand_Select_Bit_28> synthesized.


Synthesizing Unit <Operand_Select_Bit_27>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Reset<0>> is never used.
WARNING:Xst:647 - Input <Take_Ext_BRK<0>> is never used.
WARNING:Xst:647 - Input <Enable_MSR> is never used.
WARNING:Xst:647 - Input <MSR> is never used.
Unit <Operand_Select_Bit_27> synthesized.


Synthesizing Unit <Operand_Select_Bit_26>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Reset<0>> is never used.
WARNING:Xst:647 - Input <Take_Ext_BRK<0>> is never used.
WARNING:Xst:647 - Input <Enable_MSR> is never used.
WARNING:Xst:647 - Input <MSR> is never used.
Unit <Operand_Select_Bit_26> synthesized.


Synthesizing Unit <Operand_Select_Bit_25>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Reset<0>> is never used.
WARNING:Xst:647 - Input <Take_Ext_BRK<0>> is never used.
WARNING:Xst:647 - Input <Enable_MSR> is never used.
WARNING:Xst:647 - Input <MSR> is never used.
Unit <Operand_Select_Bit_25> synthesized.


Synthesizing Unit <Operand_Select_Bit_24>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Reset<0>> is never used.
WARNING:Xst:647 - Input <Take_Ext_BRK<0>> is never used.
WARNING:Xst:647 - Input <Enable_MSR> is never used.
WARNING:Xst:647 - Input <MSR> is never used.
Unit <Operand_Select_Bit_24> synthesized.


Synthesizing Unit <Operand_Select_Bit_23>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Reset<0>> is never used.
WARNING:Xst:647 - Input <Take_Ext_BRK<0>> is never used.
WARNING:Xst:647 - Input <Enable_MSR> is never used.
WARNING:Xst:647 - Input <MSR> is never used.
Unit <Operand_Select_Bit_23> synthesized.


Synthesizing Unit <Operand_Select_Bit_22>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Reset<0>> is never used.
WARNING:Xst:647 - Input <Take_Ext_BRK<0>> is never used.
WARNING:Xst:647 - Input <Enable_MSR> is never used.
WARNING:Xst:647 - Input <MSR> is never used.
Unit <Operand_Select_Bit_22> synthesized.


Synthesizing Unit <Operand_Select_Bit_21>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Reset<0>> is never used.
WARNING:Xst:647 - Input <Take_Ext_BRK<0>> is never used.
WARNING:Xst:647 - Input <Enable_MSR> is never used.
WARNING:Xst:647 - Input <MSR> is never used.
Unit <Operand_Select_Bit_21> synthesized.


Synthesizing Unit <Operand_Select_Bit_20>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Reset<0>> is never used.
WARNING:Xst:647 - Input <Take_Ext_BRK<0>> is never used.
WARNING:Xst:647 - Input <Enable_MSR> is never used.
WARNING:Xst:647 - Input <MSR> is never used.
Unit <Operand_Select_Bit_20> synthesized.


Synthesizing Unit <Operand_Select_Bit_19>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Reset<0>> is never used.
WARNING:Xst:647 - Input <Take_Ext_BRK<0>> is never used.
WARNING:Xst:647 - Input <Enable_MSR> is never used.
WARNING:Xst:647 - Input <MSR> is never used.
Unit <Operand_Select_Bit_19> synthesized.


Synthesizing Unit <Operand_Select_Bit_18>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Reset<0>> is never used.
WARNING:Xst:647 - Input <Take_Ext_BRK<0>> is never used.
WARNING:Xst:647 - Input <Enable_MSR> is never used.
WARNING:Xst:647 - Input <MSR> is never used.
Unit <Operand_Select_Bit_18> synthesized.


Synthesizing Unit <Operand_Select_Bit_17>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Reset<0>> is never used.
WARNING:Xst:647 - Input <Take_Ext_BRK<0>> is never used.
WARNING:Xst:647 - Input <Enable_MSR> is never used.
WARNING:Xst:647 - Input <MSR> is never used.
Unit <Operand_Select_Bit_17> synthesized.


Synthesizing Unit <Operand_Select_Bit_16>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Reset<0>> is never used.
WARNING:Xst:647 - Input <Take_Ext_BRK<0>> is never used.
WARNING:Xst:647 - Input <Enable_MSR> is never used.
WARNING:Xst:647 - Input <MSR> is never used.
Unit <Operand_Select_Bit_16> synthesized.


Synthesizing Unit <Operand_Select_Bit_15>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Reset<0>> is never used.
WARNING:Xst:647 - Input <Take_Ext_BRK<0>> is never used.
WARNING:Xst:647 - Input <Enable_MSR> is never used.
WARNING:Xst:647 - Input <MSR> is never used.
Unit <Operand_Select_Bit_15> synthesized.


Synthesizing Unit <Operand_Select_Bit_14>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Use_Imm_Reg<0>> is never used.
WARNING:Xst:647 - Input <Reset<0>> is never used.
WARNING:Xst:647 - Input <Sign_Imm> is never used.
WARNING:Xst:647 - Input <Enable_MSR> is never used.
WARNING:Xst:647 - Input <MSR> is never used.
Unit <Operand_Select_Bit_14> synthesized.


Synthesizing Unit <Operand_Select_Bit_13>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Use_Imm_Reg<0>> is never used.
WARNING:Xst:647 - Input <Reset<0>> is never used.
WARNING:Xst:647 - Input <Sign_Imm> is never used.
WARNING:Xst:647 - Input <Enable_MSR> is never used.
WARNING:Xst:647 - Input <MSR> is never used.
Unit <Operand_Select_Bit_13> synthesized.


Synthesizing Unit <Operand_Select_Bit_12>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Use_Imm_Reg<0>> is never used.
WARNING:Xst:647 - Input <Reset<0>> is never used.
WARNING:Xst:647 - Input <Sign_Imm> is never used.
WARNING:Xst:647 - Input <Enable_MSR> is never used.
WARNING:Xst:647 - Input <MSR> is never used.
Unit <Operand_Select_Bit_12> synthesized.


Synthesizing Unit <Operand_Select_Bit_11>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Use_Imm_Reg<0>> is never used.
WARNING:Xst:647 - Input <Reset<0>> is never used.
WARNING:Xst:647 - Input <Sign_Imm> is never used.
WARNING:Xst:647 - Input <Enable_MSR> is never used.
WARNING:Xst:647 - Input <MSR> is never used.
Unit <Operand_Select_Bit_11> synthesized.


Synthesizing Unit <Operand_Select_Bit_10>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Use_Imm_Reg<0>> is never used.
WARNING:Xst:647 - Input <Reset<0>> is never used.
WARNING:Xst:647 - Input <Sign_Imm> is never used.
WARNING:Xst:647 - Input <Enable_MSR> is never used.
WARNING:Xst:647 - Input <MSR> is never used.
Unit <Operand_Select_Bit_10> synthesized.


Synthesizing Unit <Operand_Select_Bit_9>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Use_Imm_Reg<0>> is never used.
WARNING:Xst:647 - Input <Reset<0>> is never used.
WARNING:Xst:647 - Input <Sign_Imm> is never used.
WARNING:Xst:647 - Input <Enable_MSR> is never used.
WARNING:Xst:647 - Input <MSR> is never used.
Unit <Operand_Select_Bit_9> synthesized.


Synthesizing Unit <Operand_Select_Bit_8>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Use_Imm_Reg<0>> is never used.
WARNING:Xst:647 - Input <Reset<0>> is never used.
WARNING:Xst:647 - Input <Sign_Imm> is never used.
WARNING:Xst:647 - Input <Enable_MSR> is never used.
WARNING:Xst:647 - Input <MSR> is never used.
Unit <Operand_Select_Bit_8> synthesized.


Synthesizing Unit <Operand_Select_Bit_7>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Use_Imm_Reg<0>> is never used.
WARNING:Xst:647 - Input <Reset<0>> is never used.
WARNING:Xst:647 - Input <Sign_Imm> is never used.
WARNING:Xst:647 - Input <Enable_MSR> is never used.
WARNING:Xst:647 - Input <MSR> is never used.
Unit <Operand_Select_Bit_7> synthesized.


Synthesizing Unit <Operand_Select_Bit_6>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Use_Imm_Reg<0>> is never used.
WARNING:Xst:647 - Input <Reset<0>> is never used.
WARNING:Xst:647 - Input <Sign_Imm> is never used.
Unit <Operand_Select_Bit_6> synthesized.


Synthesizing Unit <Operand_Select_Bit_5>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Use_Imm_Reg<0>> is never used.
WARNING:Xst:647 - Input <Reset<0>> is never used.
WARNING:Xst:647 - Input <Sign_Imm> is never used.
Unit <Operand_Select_Bit_5> synthesized.


Synthesizing Unit <Operand_Select_Bit_4>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Use_Imm_Reg<0>> is never used.
WARNING:Xst:647 - Input <Reset<0>> is never used.
WARNING:Xst:647 - Input <Sign_Imm> is never used.
Unit <Operand_Select_Bit_4> synthesized.


Synthesizing Unit <Operand_Select_Bit_3>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Use_Imm_Reg<0>> is never used.
WARNING:Xst:647 - Input <Reset<0>> is never used.
WARNING:Xst:647 - Input <Sign_Imm> is never used.
Unit <Operand_Select_Bit_3> synthesized.


Synthesizing Unit <Operand_Select_Bit_2>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Use_Imm_Reg<0>> is never used.
WARNING:Xst:647 - Input <Reset<0>> is never used.
WARNING:Xst:647 - Input <Sign_Imm> is never used.
Unit <Operand_Select_Bit_2> synthesized.


Synthesizing Unit <Operand_Select_Bit_1>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Use_Imm_Reg<0>> is never used.
WARNING:Xst:647 - Input <Reset<0>> is never used.
WARNING:Xst:647 - Input <Sign_Imm> is never used.
Unit <Operand_Select_Bit_1> synthesized.


Synthesizing Unit <Operand_Select_Bit_0>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Use_Imm_Reg<0>> is never used.
WARNING:Xst:647 - Input <Reset<0>> is never used.
WARNING:Xst:647 - Input <Sign_Imm> is never used.
Unit <Operand_Select_Bit_0> synthesized.


Synthesizing Unit <Operand_Select_Bit>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Use_Imm_Reg<0>> is never used.
WARNING:Xst:647 - Input <Reset<0>> is never used.
WARNING:Xst:647 - Input <Sign_Imm> is never used.
Unit <Operand_Select_Bit> synthesized.


Synthesizing Unit <Register_File_Bit_30>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/register_file_bit.vhd".
Unit <Register_File_Bit_30> synthesized.


Synthesizing Unit <Register_File_Bit_29>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/register_file_bit.vhd".
Unit <Register_File_Bit_29> synthesized.


Synthesizing Unit <Register_File_Bit_28>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/register_file_bit.vhd".
Unit <Register_File_Bit_28> synthesized.


Synthesizing Unit <Register_File_Bit_27>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/register_file_bit.vhd".
Unit <Register_File_Bit_27> synthesized.


Synthesizing Unit <Register_File_Bit_26>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/register_file_bit.vhd".
Unit <Register_File_Bit_26> synthesized.


Synthesizing Unit <Register_File_Bit_25>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/register_file_bit.vhd".
Unit <Register_File_Bit_25> synthesized.


Synthesizing Unit <Register_File_Bit_24>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/register_file_bit.vhd".
Unit <Register_File_Bit_24> synthesized.


Synthesizing Unit <Register_File_Bit_23>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/register_file_bit.vhd".
Unit <Register_File_Bit_23> synthesized.


Synthesizing Unit <Register_File_Bit_22>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/register_file_bit.vhd".
Unit <Register_File_Bit_22> synthesized.


Synthesizing Unit <Register_File_Bit_21>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/register_file_bit.vhd".
Unit <Register_File_Bit_21> synthesized.


Synthesizing Unit <Register_File_Bit_20>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/register_file_bit.vhd".
Unit <Register_File_Bit_20> synthesized.


Synthesizing Unit <Register_File_Bit_19>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/register_file_bit.vhd".
Unit <Register_File_Bit_19> synthesized.


Synthesizing Unit <Register_File_Bit_18>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/register_file_bit.vhd".
Unit <Register_File_Bit_18> synthesized.


Synthesizing Unit <Register_File_Bit_17>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/register_file_bit.vhd".
Unit <Register_File_Bit_17> synthesized.


Synthesizing Unit <Register_File_Bit_16>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/register_file_bit.vhd".
Unit <Register_File_Bit_16> synthesized.


Synthesizing Unit <Register_File_Bit_15>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/register_file_bit.vhd".
Unit <Register_File_Bit_15> synthesized.


Synthesizing Unit <Register_File_Bit_14>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/register_file_bit.vhd".
Unit <Register_File_Bit_14> synthesized.


Synthesizing Unit <Register_File_Bit_13>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/register_file_bit.vhd".
Unit <Register_File_Bit_13> synthesized.


Synthesizing Unit <Register_File_Bit_12>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/register_file_bit.vhd".
Unit <Register_File_Bit_12> synthesized.


Synthesizing Unit <Register_File_Bit_11>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/register_file_bit.vhd".
Unit <Register_File_Bit_11> synthesized.


Synthesizing Unit <Register_File_Bit_10>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/register_file_bit.vhd".
Unit <Register_File_Bit_10> synthesized.


Synthesizing Unit <Register_File_Bit_9>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/register_file_bit.vhd".
Unit <Register_File_Bit_9> synthesized.


Synthesizing Unit <Register_File_Bit_8>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/register_file_bit.vhd".
Unit <Register_File_Bit_8> synthesized.


Synthesizing Unit <Register_File_Bit_7>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/register_file_bit.vhd".
Unit <Register_File_Bit_7> synthesized.


Synthesizing Unit <Register_File_Bit_6>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/register_file_bit.vhd".
Unit <Register_File_Bit_6> synthesized.


Synthesizing Unit <Register_File_Bit_5>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/register_file_bit.vhd".
Unit <Register_File_Bit_5> synthesized.


Synthesizing Unit <Register_File_Bit_4>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/register_file_bit.vhd".
Unit <Register_File_Bit_4> synthesized.


Synthesizing Unit <Register_File_Bit_3>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/register_file_bit.vhd".
Unit <Register_File_Bit_3> synthesized.


Synthesizing Unit <Register_File_Bit_2>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/register_file_bit.vhd".
Unit <Register_File_Bit_2> synthesized.


Synthesizing Unit <Register_File_Bit_1>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/register_file_bit.vhd".
Unit <Register_File_Bit_1> synthesized.


Synthesizing Unit <Register_File_Bit_0>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/register_file_bit.vhd".
Unit <Register_File_Bit_0> synthesized.


Synthesizing Unit <Register_File_Bit>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/register_file_bit.vhd".
Unit <Register_File_Bit> synthesized.


Synthesizing Unit <PC_Module>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/pc_module.vhd".
WARNING:Xst:646 - Signal <Carry<0>> is assigned but never used.
Unit <PC_Module> synthesized.


Synthesizing Unit <MSR_Reg>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/msr_reg.vhd".
WARNING:Xst:647 - Input <Enable_Exceptions<0>> is never used.
WARNING:Xst:647 - Input <MSRclr_Instr<0>> is never used.
WARNING:Xst:647 - Input <Reset_EIP<0>> is never used.
WARNING:Xst:647 - Input <Disable_Exceptions<0>> is never used.
WARNING:Xst:647 - Input <Op1<22:23>> is never used.
WARNING:Xst:647 - Input <Op2> is never used.
WARNING:Xst:647 - Input <Set_EIP<0>> is never used.
WARNING:Xst:647 - Input <MSRxxx_Instr<0>> is never used.
WARNING:Xst:646 - Signal <rst_Values<29>> is assigned but never used.
    Found 1-bit 4-to-1 multiplexer for signal <we_Bits<29>>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MSR_Reg> synthesized.


Synthesizing Unit <Zero_Detect>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/zero_detect.vhd".
Unit <Zero_Detect> synthesized.


Synthesizing Unit <Result_Mux>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/result_mux.vhd".
WARNING:Xst:647 - Input <Reset<0>> is never used.
WARNING:Xst:647 - Input <Op1<0:15>> is never used.
WARNING:Xst:647 - Input <Op1<17:23>> is never used.
WARNING:Xst:647 - Input <Op1<25:31>> is never used.
Unit <Result_Mux> synthesized.


Synthesizing Unit <MUL_Unit>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/mul_unit.vhd".
WARNING:Xst:647 - Input <Clk> is never used.
WARNING:Xst:647 - Input <Reset<0>> is never used.
WARNING:Xst:647 - Input <Op1> is never used.
WARNING:Xst:647 - Input <Op2> is never used.
WARNING:Xst:647 - Input <Not_Mul_Op> is never used.
WARNING:Xst:1780 - Signal <b_Oper> is never used or assigned.
WARNING:Xst:646 - Signal <CE> is assigned but never used.
WARNING:Xst:1780 - Signal <sign_A> is never used or assigned.
WARNING:Xst:1780 - Signal <sign_C> is never used or assigned.
WARNING:Xst:1780 - Signal <C_OPER> is never used or assigned.
WARNING:Xst:1780 - Signal <d_Oper> is never used or assigned.
WARNING:Xst:1780 - Signal <a_Oper> is never used or assigned.
Unit <MUL_Unit> synthesized.


Synthesizing Unit <Shift_Logic_Module>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/shift_logic.vhd".
WARNING:Xst:647 - Input <PCMP_Instr<0>> is never used.
    Found 1-bit 4-to-1 multiplexer for signal <msb>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <Shift_Logic_Module> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/alu.vhd".
Unit <ALU> synthesized.


Synthesizing Unit <Operand_Select>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/operand_select.vhd".
WARNING:Xst:647 - Input <EAR> is never used.
WARNING:Xst:647 - Input <ESR> is never used.
    Found 16-bit register for signal <imm_Reg>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <Operand_Select> synthesized.


Synthesizing Unit <Register_File>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/register_file.vhd".
WARNING:Xst:647 - Input <Reset<0>> is never used.
Unit <Register_File> synthesized.


Synthesizing Unit <PreFetch_Buffer>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/prefetch_buffer.vhd".
WARNING:Xst:646 - Signal <buffer_Addr_Carry<1>> is assigned but never used.
    Found 3-bit xor2 for signal <buffer_Addr_Sum>.
Unit <PreFetch_Buffer> synthesized.


Synthesizing Unit <instr_mux>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/instr_mux.vhd".
WARNING:Xst:647 - Input <Instr_Cache> is never used.
WARNING:Xst:647 - Input <Instr_LMB> is never used.
WARNING:Xst:647 - Input <Cache_Ready> is never used.
WARNING:Xst:647 - Input <LMB_Ready> is never used.
WARNING:Xst:647 - Input <OPB_Ready> is never used.
Unit <instr_mux> synthesized.


Synthesizing Unit <Debug>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/debug.vhd".
WARNING:Xst:647 - Input <Data_Write> is never used.
WARNING:Xst:647 - Input <Data_Addr> is never used.
WARNING:Xst:647 - Input <Write_Instr> is never used.
WARNING:Xst:647 - Input <Read_Instr> is never used.
WARNING:Xst:647 - Input <DReady> is never used.
WARNING:Xst:1780 - Signal <temp9<0>> is never used or assigned.
WARNING:Xst:1780 - Signal <temp10<0>> is never used or assigned.
WARNING:Xst:646 - Signal <PC_BRK_Sel<0:3>> is assigned but never used.
WARNING:Xst:1780 - Signal <read_instr_i> is never used or assigned.
    Found 1-bit 4-to-1 multiplexer for signal <TDO>.
    Found 1-bit register for signal <MB_Halted>.
    Found 1-bit 8-to-1 multiplexer for signal <$n0028>.
    Found 1-bit 8-to-1 multiplexer for signal <$n0029>.
    Found 1-bit 8-to-1 multiplexer for signal <$n0030>.
    Found 1-bit 8-to-1 multiplexer for signal <$n0031>.
    Found 1-bit 8-to-1 multiplexer for signal <$n0034>.
    Found 1-bit 8-to-1 multiplexer for signal <$n0035>.
    Found 1-bit 8-to-1 multiplexer for signal <$n0037>.
    Found 1-bit 8-to-1 multiplexer for signal <$n0038>.
    Found 1-bit 8-to-1 multiplexer for signal <$n0040>.
    Found 1-bit 8-to-1 multiplexer for signal <$n0041>.
    Found 1-bit 8-to-1 multiplexer for signal <$n0043>.
    Found 1-bit 8-to-1 multiplexer for signal <$n0044>.
    Found 1-bit 8-to-1 multiplexer for signal <$n0046>.
    Found 1-bit 8-to-1 multiplexer for signal <$n0047>.
    Found 1-bit 8-to-1 multiplexer for signal <$n0050>.
    Found 1-bit 8-to-1 multiplexer for signal <$n0054>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0074>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0102>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0106>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0107>.
    Found 1-bit 8-to-1 multiplexer for signal <$n0114>.
    Found 1-bit 8-to-1 multiplexer for signal <$n0115>.
    Found 1-bit 8-to-1 multiplexer for signal <$n0118>.
    Found 1-bit 8-to-1 multiplexer for signal <$n0119>.
    Found 1-bit 8-to-1 multiplexer for signal <$n0120>.
    Found 1-bit 8-to-1 multiplexer for signal <$n0121>.
    Found 2-bit 4-to-1 multiplexer for signal <$n0122>.
    Found 1-bit 8-to-1 multiplexer for signal <$n0123>.
    Found 1-bit 8-to-1 multiplexer for signal <$n0127>.
    Found 1-bit 8-to-1 multiplexer for signal <$n0128>.
    Found 1-bit 8-to-1 multiplexer for signal <$n0129>.
    Found 1-bit 8-to-1 multiplexer for signal <$n0130>.
    Found 1-bit 8-to-1 multiplexer for signal <$n0131>.
    Found 1-bit 8-to-1 multiplexer for signal <$n0132>.
    Found 1-bit 8-to-1 multiplexer for signal <$n0135>.
    Found 1-bit 8-to-1 multiplexer for signal <$n0136>.
    Found 1-bit 8-to-1 multiplexer for signal <$n0137>.
    Found 1-bit 8-to-1 multiplexer for signal <$n0138>.
    Found 2-bit subtractor for signal <$n0139> created at line 663.
    Found 2-bit register for signal <command_reg>.
    Found 1-bit register for signal <Command_Reg_Rst>.
    Found 1-bit register for signal <continue_from_brk>.
    Found 1-bit register for signal <continue_from_brk_TClk>.
    Found 6-bit register for signal <control_reg>.
    Found 33-bit register for signal <data_rd_reg>.
    Found 33-bit register for signal <data_read_reg>.
    Found 1-bit register for signal <dbg_stop_i>.
    Found 1-bit register for signal <Debug_Ready_i>.
    Found 1-bit register for signal <delay_slot_instr_i>.
    Found 1-bit register for signal <Full_32_bit>.
    Found 1-bit register for signal <Full_32_bit_1>.
    Found 32-bit register for signal <instr_insert_reg>.
    Found 1-bit register for signal <Instr_Insert_Reg_En_1>.
    Found 1-bit register for signal <Instr_Insert_Reg_En_Clk>.
    Found 1-bit register for signal <New_Dbg_Instr2_CLK>.
    Found 1-bit register for signal <New_Dbg_Instr2_TCK>.
    Found 1-bit register for signal <New_Dbg_Instr_CLK>.
    Found 1-bit register for signal <New_Dbg_Instr_TCK>.
    Found 32-bit register for signal <New_Instr_Reg_TCK>.
    Found 4-bit 8-to-1 multiplexer for signal <PC_BRK_Sel<4:7>>.
    Found 1-bit register for signal <pc_hit<0>>.
    Found 16-bit register for signal <pc_hit_1>.
    Found 1-bit register for signal <prev>.
    Found 1-bit register for signal <prev0>.
    Found 2-bit register for signal <prev1>.
    Found 1-bit register for signal <prev_1>.
    Found 1-bit register for signal <prev_10>.
    Found 2-bit register for signal <prev_11>.
    Found 1-bit register for signal <read_pc>.
    Found 1-bit register for signal <read_register_MSR>.
    Found 1-bit register for signal <read_register_MSR_1>.
    Found 1-bit register for signal <read_register_PC>.
    Found 1-bit register for signal <read_register_PC_1>.
    Found 8-bit up counter for signal <shift_Count>.
    Found 2-bit register for signal <single_step_count>.
    Found 1-bit register for signal <single_Step_N>.
    Found 1-bit register for signal <single_Step_TClk>.
    Found 1-bit register for signal <Start_Dbg_Exec>.
    Found 1-bit register for signal <start_single_step>.
    Found 21-bit register for signal <status_reg>.
    Found 1-bit register for signal <stop_CPU_1>.
    Found 1-bit register for signal <tdi_1>.
    Found 1-bit register for signal <temp10<1>>.
    Found 5-bit register for signal <temp9<1:5>>.
    Found 1-bit register for signal <Want_to_Stop>.
    Found 1-bit 4-to-1 multiplexer for signal <which_pc<0>>.
    Summary:
	inferred   1 Counter(s).
	inferred 219 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  45 Multiplexer(s).
Unit <Debug> synthesized.


Synthesizing Unit <IOPB_Interface>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/iopb_interface.vhd".
    Found 1-bit register for signal <abort_Access_hold>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <IOPB_Interface> synthesized.


Synthesizing Unit <DOPB_Interface>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/dopb_interface.vhd".
WARNING:Xst:647 - Input <Data_Mux_Sel> is never used.
WARNING:Xst:647 - Input <Data_Read> is never used.
WARNING:Xst:646 - Signal <dready_din> is assigned but never used.
    Found 1-bit register for signal <DM_busLock>.
    Found 1-bit register for signal <abort_Access_hold>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <DOPB_Interface> synthesized.


Synthesizing Unit <Byte_Doublet_Handle>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/byte_doublet_handle.vhd".
    Found 1-bit xor3 for signal <Low_Addr<0>>.
    Found 1-bit xor2 for signal <Low_Addr<1>>.
    Summary:
	inferred   1 Xor(s).
Unit <Byte_Doublet_Handle> synthesized.


Synthesizing Unit <Data_Flow>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/data_flow.vhd".
WARNING:Xst:647 - Input <Left_Shift> is never used.
WARNING:Xst:647 - Input <FPU_Cond> is never used.
WARNING:Xst:647 - Input <Start_Div> is never used.
WARNING:Xst:647 - Input <FPU_Op> is never used.
WARNING:Xst:647 - Input <Arith_Shift> is never used.
WARNING:Xst:647 - Input <Start_FPU> is never used.
WARNING:Xst:647 - Input <FSR_Write<0>> is never used.
WARNING:Xst:646 - Signal <not_Barrel_Op_i> is assigned but never used.
WARNING:Xst:646 - Signal <FPU_Result> is assigned but never used.
WARNING:Xst:646 - Signal <Div_Result> is assigned but never used.
WARNING:Xst:646 - Signal <not_Div_Op_i> is assigned but never used.
WARNING:Xst:646 - Signal <barrel_Result> is assigned but never used.
WARNING:Xst:646 - Signal <not_FPU_Op_i> is assigned but never used.
Unit <Data_Flow> synthesized.


Synthesizing Unit <Decode>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/decode.vhd".
WARNING:Xst:647 - Input <Div_By_Zero> is never used.
WARNING:Xst:647 - Input <word_r1_r2_unalignment> is never used.
WARNING:Xst:647 - Input <MB_Get_Control> is never used.
WARNING:Xst:647 - Input <MB_Put_Full> is never used.
WARNING:Xst:647 - Input <EIP_Active<0>> is never used.
WARNING:Xst:647 - Input <D_Exception> is never used.
WARNING:Xst:647 - Input <Enable_BusLock<0>> is never used.
WARNING:Xst:647 - Input <word_r1_imm_unalignment> is never used.
WARNING:Xst:647 - Input <MB_Get_Exists> is never used.
WARNING:Xst:647 - Input <halfword_unalignment> is never used.
WARNING:Xst:647 - Input <Exceptions_Enabled<0>> is never used.
WARNING:Xst:647 - Input <Div_Done> is never used.
WARNING:Xst:647 - Input <I_Exception> is never used.
WARNING:Xst:647 - Input <FPU_Done> is never used.
WARNING:Xst:647 - Input <FPU_Excep> is never used.
WARNING:Xst:1780 - Signal <MB_Put> is never used or assigned.
WARNING:Xst:646 - Signal <Div_Exception> is assigned but never used.
WARNING:Xst:646 - Signal <IOPB_Exception_EX> is assigned but never used.
WARNING:Xst:646 - Signal <Illegal_Opcode_I> is assigned but never used.
WARNING:Xst:646 - Signal <DOPB_Exception> is assigned but never used.
WARNING:Xst:646 - Signal <msrxxx_carry> is assigned but never used.
WARNING:Xst:646 - Signal <unalignment_exc> is assigned but never used.
WARNING:Xst:646 - Signal <quadlet_i<0>> is assigned but never used.
WARNING:Xst:1780 - Signal <MB_Get> is never used or assigned.
WARNING:Xst:646 - Signal <Illegal_Opcode_EX> is assigned but never used.
    Found 1-bit register for signal <Valid_Instr>.
    Found 1-bit register for signal <Interrupt_Taken>.
    Found 3-bit register for signal <FPU_Cond>.
    Found 32-bit register for signal <Instr_EX>.
    Found 1-bit register for signal <Use_Store_Instr_Addr>.
    Found 3-bit register for signal <FPU_Op>.
    Found 1-bit register for signal <Sext8<0>>.
    Found 1-bit register for signal <Branch_Instr>.
    Found 1-bit register for signal <Not_Div_Op>.
    Found 1-bit register for signal <Shift_Carry_In>.
    Found 1-bit register for signal <Not_Mul_Op>.
    Found 1-bit register for signal <Sign_Extend<0>>.
    Found 1-bit register for signal <Compare_Instr>.
    Found 1-bit register for signal <Sext16<0>>.
    Found 2-bit register for signal <Shift_Oper>.
    Found 2-bit register for signal <Logic_Oper>.
    Found 1-bit register for signal <Select_Logic<0>>.
    Found 1-bit register for signal <Unsigned_Op>.
    Found 1-bit register for signal <Carry_In>.
    Found 1-bit register for signal <Not_FPU_Op>.
    Found 2-bit register for signal <Result_Sel>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0069>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0072>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0076>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0077>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0088>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0090>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0093>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0097>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0100>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0104>.
    Found 5-bit 4-to-1 multiplexer for signal <$n0108>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0113>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0115>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0118>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0137>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0140>.
    Found 1-bit register for signal <break_Pipe_i<0>>.
    Found 1-bit register for signal <bs_first<0>>.
    Found 1-bit register for signal <byte_i<0>>.
    Found 1-bit register for signal <d_AS_I>.
    Found 1-bit register for signal <div_first<0>>.
    Found 1-bit register for signal <div_started>.
    Found 1-bit register for signal <doublet_i<0>>.
    Found 1-bit register for signal <doublet_Read_i<0>>.
    Found 1-bit register for signal <enable_Interrupts_I<0>>.
    Found 1-bit register for signal <ex_Valid<0>>.
    Found 1-bit 4-to-1 multiplexer for signal <force_Val2_n_i>.
    Found 1-bit register for signal <fpu_first<0>>.
    Found 1-bit register for signal <fpu_started>.
    Found 1-bit register for signal <iFetch_In_Progress<0>>.
    Found 1-bit register for signal <inHibit_EX<0>>.
    Found 1-bit register for signal <jump2_I<0>>.
    Found 1-bit register for signal <load_Store_i<0>>.
    Found 1-bit register for signal <Load_Store_Instr_Addr_Stored>.
    Found 1-bit register for signal <missed_IFetch<0>>.
    Found 1-bit register for signal <mtsmsr_write_i<0>>.
    Found 1-bit register for signal <mul_Executing<0>>.
    Found 1-bit register for signal <mul_first<0>>.
    Found 1-bit register for signal <mul_second<0>>.
    Found 1-bit register for signal <nonvalid_IFetch_n>.
    Found 1-bit register for signal <quadlet_Read_i<0>>.
    Found 1-bit 4-to-1 multiplexer for signal <Reg_Test_Equal_i>.
    Found 1-bit 4-to-1 multiplexer for signal <Reg_Test_Equal_N_i>.
    Found 1-bit register for signal <reset_BIP_I<0>>.
    Found 1-bit register for signal <select_ALU_Carry<0>>.
    Found 1-bit register for signal <set_BIP_I<0>>.
    Found 1-bit register for signal <Start_Div_i>.
    Found 1-bit register for signal <Start_FPU_i>.
    Found 1-bit register for signal <take_Break<0>>.
    Found 1-bit register for signal <take_intr<0>>.
    Found 1-bit register for signal <take_NM_Break<0>>.
    Found 1-bit 4-to-1 multiplexer for signal <use_ALU_Carry<0>>.
    Found 1-bit 4-to-1 multiplexer for signal <use_Reg_Neg_DI_i>.
    Found 1-bit 4-to-1 multiplexer for signal <use_Reg_Neg_S_i>.
    Found 1-bit register for signal <using_Imm<0>>.
    Found 5-bit register for signal <write_Addr_I>.
    Found 1-bit register for signal <write_Carry_I<0>>.
    Found 1-bit register for signal <Write_DCache_I<0>>.
    Found 1-bit register for signal <write_FSR_I<0>>.
    Found 1-bit register for signal <Write_ICache_I<0>>.
    Found 1-bit register for signal <write_Reg<0>>.
    Found 1-bit register for signal <writing<0>>.
    Summary:
	inferred 103 D-type flip-flop(s).
	inferred  26 Multiplexer(s).
Unit <Decode> synthesized.


Synthesizing Unit <microblaze>.
    Related source file is "c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/hdl/vhdl/microblaze.vhd".
WARNING:Xst:647 - Input <FSL0_S_Control> is never used.
WARNING:Xst:647 - Input <FSL4_S_Exists> is never used.
WARNING:Xst:647 - Input <FSL1_S_Control> is never used.
WARNING:Xst:647 - Input <FSL4_M_Full> is never used.
WARNING:Xst:647 - Input <FSL6_S_Data> is never used.
WARNING:Xst:647 - Input <FSL1_S_Data> is never used.
WARNING:Xst:647 - Input <FSL2_S_Control> is never used.
WARNING:Xst:647 - Input <FSL3_S_Exists> is never used.
WARNING:Xst:647 - Input <ICACHE_FSL_IN_Exists> is never used.
WARNING:Xst:647 - Input <FSL3_S_Control> is never used.
WARNING:Xst:647 - Input <FSL3_M_Full> is never used.
WARNING:Xst:647 - Input <FSL5_S_Data> is never used.
WARNING:Xst:647 - Input <ICACHE_FSL_IN_Data> is never used.
WARNING:Xst:647 - Input <DCACHE_FSL_IN_Control> is never used.
WARNING:Xst:647 - Input <FSL0_S_Data> is never used.
WARNING:Xst:647 - Input <FSL4_S_Control> is never used.
WARNING:Xst:647 - Input <FSL2_S_Exists> is never used.
WARNING:Xst:647 - Input <ICACHE_FSL_IN_Control> is never used.
WARNING:Xst:647 - Input <FSL5_S_Control> is never used.
WARNING:Xst:647 - Input <FSL7_S_Exists> is never used.
WARNING:Xst:647 - Input <FSL7_M_Full> is never used.
WARNING:Xst:647 - Input <ICACHE_FSL_OUT_Full> is never used.
WARNING:Xst:647 - Input <FSL2_M_Full> is never used.
WARNING:Xst:647 - Input <FSL4_S_Data> is never used.
WARNING:Xst:647 - Input <FSL6_S_Control> is never used.
WARNING:Xst:647 - Input <FSL1_S_Exists> is never used.
WARNING:Xst:647 - Input <DCACHE_FSL_IN_Exists> is never used.
WARNING:Xst:647 - Input <FSL7_S_Control> is never used.
WARNING:Xst:647 - Input <FSL6_S_Exists> is never used.
WARNING:Xst:647 - Input <FSL6_M_Full> is never used.
WARNING:Xst:647 - Input <FSL1_M_Full> is never used.
WARNING:Xst:647 - Input <FSL3_S_Data> is never used.
WARNING:Xst:647 - Input <FSL0_S_Exists> is never used.
WARNING:Xst:647 - Input <FSL5_S_Exists> is never used.
WARNING:Xst:647 - Input <DCACHE_FSL_OUT_Full> is never used.
WARNING:Xst:647 - Input <FSL5_M_Full> is never used.
WARNING:Xst:647 - Input <FSL7_S_Data> is never used.
WARNING:Xst:647 - Input <DCACHE_FSL_IN_Data> is never used.
WARNING:Xst:647 - Input <FSL0_M_Full> is never used.
WARNING:Xst:647 - Input <FSL2_S_Data> is never used.
WARNING:Xst:646 - Signal <Command_Reg_D> is assigned but never used.
WARNING:Xst:646 - Signal <SW_Instr> is assigned but never used.
WARNING:Xst:646 - Signal <iRead_Strobe_No_Dbg> is assigned but never used.
WARNING:Xst:646 - Signal <Write_ICache<0>> is assigned but never used.
WARNING:Xst:646 - Signal <IOPB_Bus_Exception> is assigned but never used.
WARNING:Xst:646 - Signal <Load_EAR<0>> is assigned but never used.
WARNING:Xst:646 - Signal <Word_Access> is assigned but never used.
WARNING:Xst:646 - Signal <DCache_Enabled<0>> is assigned but never used.
WARNING:Xst:646 - Signal <op1> is assigned but never used.
WARNING:Xst:646 - Signal <op2> is assigned but never used.
WARNING:Xst:646 - Signal <iWrite_Strobe_No_Dbg> is assigned but never used.
WARNING:Xst:1780 - Signal <FSL_S_Exists> is never used or assigned.
WARNING:Xst:646 - Signal <Load_ESR<0>> is assigned but never used.
WARNING:Xst:1780 - Signal <FSL_S_Read> is never used or assigned.
WARNING:Xst:1780 - Signal <FSL_S_Control> is never used or assigned.
WARNING:Xst:646 - Signal <Unaligned_Exception> is assigned but never used.
WARNING:Xst:1780 - Signal <FSL_M_Full> is never used or assigned.
WARNING:Xst:646 - Signal <FSL_Control_Bit> is assigned but never used.
WARNING:Xst:646 - Signal <Not_MB_Get_Op> is assigned but never used.
WARNING:Xst:646 - Signal <Illegal_Opcode_Exception> is assigned but never used.
WARNING:Xst:646 - Signal <MB_Put_Write> is assigned but never used.
WARNING:Xst:1780 - Signal <FSL_M_Data> is never used or assigned.
WARNING:Xst:646 - Signal <ICache_Enabled<0>> is assigned but never used.
WARNING:Xst:646 - Signal <Clr_ESR<0>> is assigned but never used.
WARNING:Xst:646 - Signal <FPU_Exception> is assigned but never used.
WARNING:Xst:646 - Signal <Div_Zero_Exception> is assigned but never used.
WARNING:Xst:646 - Signal <DOPB_Bus_Exception> is assigned but never used.
WARNING:Xst:646 - Signal <Control_Reg_D> is assigned but never used.
WARNING:Xst:1780 - Signal <FSL_S_Data> is never used or assigned.
WARNING:Xst:646 - Signal <MB_Get_Read> is assigned but never used.
WARNING:Xst:646 - Signal <Write_DCache<0>> is assigned but never used.
WARNING:Xst:1780 - Signal <FSL_M_Write> is never used or assigned.
    Found 1-bit register for signal <Trace_Data_Write>.
    Found 5-bit register for signal <Reg_Addr>.
    Found 4-bit register for signal <Prefetch_Addr>.
    Found 1-bit register for signal <Trace_AS>.
    Found 1-bit register for signal <Trace_Data_Read>.
    Found 32-bit register for signal <Trace_Data_Address>.
    Found 32-bit register for signal <Instr_Addr_Stored_1>.
    Found 10-bit register for signal <msr_2>.
    Found 1-bit register for signal <reg_Write_dbg_S>.
    Found 1-bit register for signal <reg_Write_S>.
    Found 1-bit register for signal <reset_i<0>>.
    Summary:
	inferred  89 D-type flip-flop(s).
Unit <microblaze> synthesized.


Synthesizing Unit <microblaze_0_wrapper>.
    Related source file is "C:/temp/rufino/flashwriter/synthesis/../hdl/microblaze_0_wrapper.vhd".
Unit <microblaze_0_wrapper> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 2-bit subtractor                  : 1
# Counters                         : 1
 8-bit up counter                  : 1
# Registers                        : 271
 1-bit register                    : 252
 10-bit register                   : 1
 16-bit register                   : 2
 2-bit register                    : 7
 3-bit register                    : 2
 32-bit register                   : 3
 4-bit register                    : 1
 5-bit register                    : 2
 6-bit register                    : 1
# Multiplexers                     : 68
 1-bit 4-to-1 multiplexer          : 29
 1-bit 8-to-1 multiplexer          : 37
 2-bit 4-to-1 multiplexer          : 1
 5-bit 4-to-1 multiplexer          : 1
# Xors                             : 6
 1-bit xor2                        : 5
 1-bit xor3                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch  <bs_first_0> has a constant value of 0 in block <Decode>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <mul_second_0> has a constant value of 0 in block <Decode>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <fpu_first_0> has a constant value of 0 in block <Decode>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <div_first_0> has a constant value of 0 in block <Decode>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <mul_first_0> has a constant value of 0 in block <Decode>.
Register <Instr_EX_4> equivalent to <Logic_Oper_0> has been removed
Register <Instr_EX_25> equivalent to <FPU_Cond_0> has been removed
Register <Instr_EX_22> equivalent to <FPU_Op_0> has been removed
Register <FPU_Cond_0> equivalent to <Shift_Oper_0> has been removed
Register <Instr_EX_5> equivalent to <Logic_Oper_1> has been removed
Register <FPU_Cond_1> equivalent to <Shift_Oper_1> has been removed
Register <Instr_EX_26> equivalent to <Shift_Oper_1> has been removed
Register <Instr_EX_27> equivalent to <FPU_Cond_2> has been removed
Register <Instr_EX_24> equivalent to <FPU_Op_2> has been removed
Register <Instr_EX_23> equivalent to <FPU_Op_1> has been removed
WARNING:Xst:1710 - FF/Latch  <pc_hit_1_15> (without init value) has a constant value of 0 in block <Debug>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pc_hit_1_14> (without init value) has a constant value of 0 in block <Debug>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pc_hit_1_13> (without init value) has a constant value of 0 in block <Debug>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pc_hit_1_12> (without init value) has a constant value of 0 in block <Debug>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pc_hit_1_11> (without init value) has a constant value of 0 in block <Debug>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pc_hit_1_10> (without init value) has a constant value of 0 in block <Debug>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pc_hit_1_9> (without init value) has a constant value of 0 in block <Debug>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pc_hit_1_8> (without init value) has a constant value of 0 in block <Debug>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pc_hit_1_7> (without init value) has a constant value of 0 in block <Debug>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pc_hit_1_6> (without init value) has a constant value of 0 in block <Debug>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pc_hit_1_5> (without init value) has a constant value of 0 in block <Debug>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pc_hit_1_4> (without init value) has a constant value of 0 in block <Debug>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pc_hit_1_3> (without init value) has a constant value of 0 in block <Debug>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pc_hit_1_2> (without init value) has a constant value of 0 in block <Debug>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pc_hit_1_1> (without init value) has a constant value of 0 in block <Debug>.
WARNING:Xst:1291 - FF/Latch <read_pc> is unconnected in block <Debug_I>.
WARNING:Xst:1291 - FF/Latch <control_reg_1> is unconnected in block <Debug_I>.
WARNING:Xst:1291 - FF/Latch <control_reg_2> is unconnected in block <Debug_I>.
WARNING:Xst:1291 - FF/Latch <Not_Div_Op> is unconnected in block <Decode_I>.
WARNING:Xst:1291 - FF/Latch <div_started> is unconnected in block <Decode_I>.
WARNING:Xst:1291 - FF/Latch <Write_ICache_I_0> is unconnected in block <Decode_I>.
WARNING:Xst:1291 - FF/Latch <fpu_started> is unconnected in block <Decode_I>.
WARNING:Xst:1291 - FF/Latch <Not_Mul_Op> is unconnected in block <Decode_I>.
WARNING:Xst:1291 - FF/Latch <Write_DCache_I_0> is unconnected in block <Decode_I>.
WARNING:Xst:1291 - FF/Latch <Not_FPU_Op> is unconnected in block <Decode_I>.
WARNING:Xst:1291 - FF/Latch <write_FSR_I_0> is unconnected in block <Decode_I>.
WARNING:Xst:1291 - FF/Latch <Start_FPU_i> is unconnected in block <Decode_I>.
WARNING:Xst:1291 - FF/Latch <Start_Div_i> is unconnected in block <Decode_I>.
Loading device for application Rf_Device from file '3s100e.nph' in environment c:/xilinx71.

Optimizing unit <microblaze_0_wrapper> ...

Optimizing unit <microblaze> ...

Optimizing unit <instr_mux> ...

Optimizing unit <MUL_Unit> ...

Optimizing unit <Data_Flow> ...

Optimizing unit <PC_Module> ...

Optimizing unit <DOPB_Interface> ...

Optimizing unit <IOPB_Interface> ...

Optimizing unit <PreFetch_Buffer> ...

Optimizing unit <Zero_Detect> ...

Optimizing unit <Register_File_Bit> ...

Optimizing unit <Register_File_Bit_0> ...

Optimizing unit <Register_File_Bit_1> ...

Optimizing unit <Register_File_Bit_2> ...

Optimizing unit <Register_File_Bit_3> ...

Optimizing unit <Register_File_Bit_4> ...

Optimizing unit <Register_File_Bit_5> ...

Optimizing unit <Register_File_Bit_6> ...

Optimizing unit <Register_File_Bit_7> ...

Optimizing unit <Register_File_Bit_8> ...

Optimizing unit <Register_File_Bit_9> ...

Optimizing unit <Register_File_Bit_10> ...

Optimizing unit <Register_File_Bit_11> ...

Optimizing unit <Register_File_Bit_12> ...

Optimizing unit <Register_File_Bit_13> ...

Optimizing unit <Register_File_Bit_14> ...

Optimizing unit <Register_File_Bit_15> ...

Optimizing unit <Register_File_Bit_16> ...

Optimizing unit <Register_File_Bit_17> ...

Optimizing unit <Register_File_Bit_18> ...

Optimizing unit <Register_File_Bit_19> ...

Optimizing unit <Register_File_Bit_20> ...

Optimizing unit <Register_File_Bit_21> ...

Optimizing unit <Register_File_Bit_22> ...

Optimizing unit <Register_File_Bit_23> ...

Optimizing unit <Register_File_Bit_24> ...

Optimizing unit <Register_File_Bit_25> ...

Optimizing unit <Register_File_Bit_26> ...

Optimizing unit <Register_File_Bit_27> ...

Optimizing unit <Register_File_Bit_28> ...

Optimizing unit <Register_File_Bit_29> ...

Optimizing unit <Register_File_Bit_30> ...

Optimizing unit <Operand_Select_Bit> ...

Optimizing unit <Operand_Select_Bit_0> ...

Optimizing unit <Operand_Select_Bit_1> ...

Optimizing unit <Operand_Select_Bit_2> ...

Optimizing unit <Operand_Select_Bit_3> ...

Optimizing unit <Operand_Select_Bit_4> ...

Optimizing unit <Operand_Select_Bit_5> ...

Optimizing unit <Operand_Select_Bit_6> ...

Optimizing unit <Operand_Select_Bit_7> ...

Optimizing unit <Operand_Select_Bit_8> ...

Optimizing unit <Operand_Select_Bit_9> ...

Optimizing unit <Operand_Select_Bit_10> ...

Optimizing unit <Operand_Select_Bit_11> ...

Optimizing unit <Operand_Select_Bit_12> ...

Optimizing unit <Operand_Select_Bit_13> ...

Optimizing unit <Operand_Select_Bit_14> ...

Optimizing unit <Operand_Select_Bit_15> ...

Optimizing unit <Operand_Select_Bit_16> ...

Optimizing unit <Operand_Select_Bit_17> ...

Optimizing unit <Operand_Select_Bit_18> ...

Optimizing unit <Operand_Select_Bit_19> ...

Optimizing unit <Operand_Select_Bit_20> ...

Optimizing unit <Operand_Select_Bit_21> ...

Optimizing unit <Operand_Select_Bit_22> ...

Optimizing unit <Operand_Select_Bit_23> ...

Optimizing unit <Operand_Select_Bit_24> ...

Optimizing unit <Operand_Select_Bit_25> ...

Optimizing unit <Operand_Select_Bit_26> ...

Optimizing unit <Operand_Select_Bit_27> ...

Optimizing unit <Operand_Select_Bit_28> ...

Optimizing unit <Operand_Select_Bit_29> ...

Optimizing unit <Operand_Select_Bit_30> ...

Optimizing unit <ALU_Bit> ...

Optimizing unit <ALU_Bit_0> ...

Optimizing unit <ALU_Bit_1> ...

Optimizing unit <ALU_Bit_2> ...

Optimizing unit <ALU_Bit_3> ...

Optimizing unit <ALU_Bit_4> ...

Optimizing unit <ALU_Bit_5> ...

Optimizing unit <ALU_Bit_6> ...

Optimizing unit <ALU_Bit_7> ...

Optimizing unit <ALU_Bit_8> ...

Optimizing unit <ALU_Bit_9> ...

Optimizing unit <ALU_Bit_10> ...

Optimizing unit <ALU_Bit_11> ...

Optimizing unit <ALU_Bit_12> ...

Optimizing unit <ALU_Bit_13> ...

Optimizing unit <ALU_Bit_14> ...

Optimizing unit <ALU_Bit_15> ...

Optimizing unit <Shift_Logic_Bit> ...

Optimizing unit <Shift_Logic_Bit_0> ...

Optimizing unit <Shift_Logic_Bit_1> ...

Optimizing unit <Shift_Logic_Bit_2> ...

Optimizing unit <Shift_Logic_Bit_3> ...

Optimizing unit <Shift_Logic_Bit_4> ...

Optimizing unit <Shift_Logic_Bit_5> ...

Optimizing unit <Shift_Logic_Bit_6> ...

Optimizing unit <Shift_Logic_Bit_7> ...

Optimizing unit <Shift_Logic_Bit_8> ...

Optimizing unit <Shift_Logic_Bit_9> ...

Optimizing unit <Shift_Logic_Bit_10> ...

Optimizing unit <Shift_Logic_Bit_11> ...

Optimizing unit <Shift_Logic_Bit_12> ...

Optimizing unit <Shift_Logic_Bit_13> ...

Optimizing unit <Shift_Logic_Bit_14> ...

Optimizing unit <Shift_Logic_Bit_15> ...

Optimizing unit <Shift_Logic_Bit_16> ...

Optimizing unit <Shift_Logic_Bit_17> ...

Optimizing unit <Shift_Logic_Bit_18> ...

Optimizing unit <Shift_Logic_Bit_19> ...

Optimizing unit <Shift_Logic_Bit_20> ...

Optimizing unit <Shift_Logic_Bit_21> ...

Optimizing unit <Shift_Logic_Bit_22> ...

Optimizing unit <Shift_Logic_Bit_23> ...

Optimizing unit <Shift_Logic_Bit_24> ...

Optimizing unit <Shift_Logic_Bit_25> ...

Optimizing unit <Shift_Logic_Bit_26> ...

Optimizing unit <Shift_Logic_Bit_27> ...

Optimizing unit <Shift_Logic_Bit_28> ...

Optimizing unit <Shift_Logic_Bit_29> ...

Optimizing unit <Shift_Logic_Bit_30> ...

Optimizing unit <Result_Mux_Bit> ...

Optimizing unit <Result_Mux_Bit_0> ...

Optimizing unit <Result_Mux_Bit_1> ...

Optimizing unit <Result_Mux_Bit_2> ...

Optimizing unit <Result_Mux_Bit_3> ...

Optimizing unit <Result_Mux_Bit_4> ...

Optimizing unit <Result_Mux_Bit_5> ...

Optimizing unit <Result_Mux_Bit_6> ...

Optimizing unit <Result_Mux_Bit_7> ...

Optimizing unit <Result_Mux_Bit_8> ...

Optimizing unit <Result_Mux_Bit_9> ...

Optimizing unit <Result_Mux_Bit_10> ...

Optimizing unit <Result_Mux_Bit_11> ...

Optimizing unit <Result_Mux_Bit_12> ...

Optimizing unit <Result_Mux_Bit_13> ...

Optimizing unit <Result_Mux_Bit_14> ...

Optimizing unit <Result_Mux_Bit_15> ...

Optimizing unit <Result_Mux_Bit_16> ...

Optimizing unit <Result_Mux_Bit_17> ...

Optimizing unit <Result_Mux_Bit_18> ...

Optimizing unit <Result_Mux_Bit_19> ...

Optimizing unit <Result_Mux_Bit_20> ...

Optimizing unit <Result_Mux_Bit_21> ...

Optimizing unit <Result_Mux_Bit_22> ...

Optimizing unit <Result_Mux_Bit_23> ...

Optimizing unit <Result_Mux_Bit_24> ...

Optimizing unit <Result_Mux_Bit_25> ...

Optimizing unit <Result_Mux_Bit_26> ...

Optimizing unit <Result_Mux_Bit_27> ...

Optimizing unit <Result_Mux_Bit_28> ...

Optimizing unit <Result_Mux_Bit_29> ...

Optimizing unit <Result_Mux_Bit_30> ...

Optimizing unit <MSR_Reg_Bit_I26> ...

Optimizing unit <MSR_Reg_Bit_I27> ...

Optimizing unit <MSR_Reg_Bit_I29> ...

Optimizing unit <MSR_Reg_Bit_I24> ...

Optimizing unit <MSR_Reg_Bit_I28> ...

Optimizing unit <MSR_Reg_Bit_I25> ...

Optimizing unit <MSR_Reg_Bit_I31> ...

Optimizing unit <MSR_Reg_Bit_I30> ...

Optimizing unit <MSR_Reg> ...

Optimizing unit <Result_Mux> ...

Optimizing unit <Shift_Logic_Module> ...

Optimizing unit <ALU> ...

Optimizing unit <Operand_Select> ...

Optimizing unit <Register_File> ...

Optimizing unit <Debug> ...

Optimizing unit <Byte_Doublet_Handle> ...

Optimizing unit <PC_Bit> ...

Optimizing unit <PC_Bit_0> ...

Optimizing unit <PC_Bit_1> ...

Optimizing unit <PC_Bit_2> ...

Optimizing unit <PC_Bit_3> ...

Optimizing unit <PC_Bit_4> ...

Optimizing unit <PC_Bit_5> ...

Optimizing unit <PC_Bit_6> ...

Optimizing unit <PC_Bit_7> ...

Optimizing unit <PC_Bit_8> ...

Optimizing unit <PC_Bit_9> ...

Optimizing unit <PC_Bit_10> ...

Optimizing unit <PC_Bit_11> ...

Optimizing unit <PC_Bit_12> ...

Optimizing unit <PC_Bit_13> ...

Optimizing unit <PC_Bit_14> ...

Optimizing unit <Data_Read_Steering> ...

Optimizing unit <mux4_8> ...

Optimizing unit <Decode> ...

Optimizing unit <address_hit> ...

Mapping all equations...
WARNING:Xst:1710 - FF/Latch  <microblaze_0/msr_2_0> (without init value) has a constant value of 0 in block <microblaze_0_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <microblaze_0/Prefetch_Addr_0> (without init value) has a constant value of 0 in block <microblaze_0_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <microblaze_0/msr_2_1> (without init value) has a constant value of 0 in block <microblaze_0_wrapper>.
WARNING:Xst:1291 - FF/Latch <microblaze_0/Debug_I/control_reg_2> is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:1291 - FF/Latch <microblaze_0/Debug_I/control_reg_1> is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:1291 - FF/Latch <microblaze_0/Debug_I/read_pc> is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:1291 - FF/Latch <microblaze_0/Decode_I/Not_Div_Op> is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:1291 - FF/Latch <microblaze_0/Decode_I/div_started> is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:1291 - FF/Latch <microblaze_0/Decode_I/Write_ICache_I_0> is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:1291 - FF/Latch <microblaze_0/Decode_I/fpu_started> is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:1291 - FF/Latch <microblaze_0/Decode_I/Not_Mul_Op> is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:1291 - FF/Latch <microblaze_0/Decode_I/Write_DCache_I_0> is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:1291 - FF/Latch <microblaze_0/Decode_I/Not_FPU_Op> is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:1291 - FF/Latch <microblaze_0/Decode_I/write_FSR_I_0> is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:1291 - FF/Latch <microblaze_0/Decode_I/Start_FPU_i> is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:1291 - FF/Latch <microblaze_0/Decode_I/Start_Div_i> is unconnected in block <microblaze_0_wrapper>.
Building and optimizing final netlist ...
WARNING:Xst:382 - Register IM_select_I is equivalent to iOPB_MGrant_d_I
WARNING:Xst:382 - Register DM_select_I is equivalent to dOPB_MGrant_d_I
WARNING:Xst:382 - Register IM_select_I is equivalent to iOPB_MGrant_d_I
WARNING:Xst:382 - Register DM_select_I is equivalent to dOPB_MGrant_d_I
PACKER Warning: Lut microblaze_0/Decode_I/force_jump2_LUT4 driving carry microblaze_0/Decode_I/MUXCY_JUMP_CARRY2 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut microblaze_0/Decode_I/of_PipeRun_Select_LUT4 driving carry microblaze_0/Decode_I/of_PipeRun_MuxCY_1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ../implementation/microblaze_0_wrapper/microblaze_0_wrapper.ngr
Top Level Output File Name         : ../implementation/microblaze_0_wrapper/microblaze_0_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 1300

Macro Statistics :
# Registers                        : 272
#      1-bit register              : 252
#      10-bit register             : 1
#      16-bit register             : 2
#      2-bit register              : 7
#      3-bit register              : 2
#      32-bit register             : 3
#      4-bit register              : 1
#      5-bit register              : 2
#      6-bit register              : 1
#      8-bit register              : 1
# Multiplexers                     : 68
#      1-bit 4-to-1 multiplexer    : 29
#      1-bit 8-to-1 multiplexer    : 37
#      2-bit 4-to-1 multiplexer    : 1
#      5-bit 4-to-1 multiplexer    : 1
# Adders/Subtractors               : 1
#      8-bit adder                 : 1
# Xors                             : 1
#      1-bit xor3                  : 1

Cell Usage :
# BELS                             : 1476
#      GND                         : 41
#      INV                         : 6
#      LUT1                        : 13
#      LUT1_L                      : 1
#      LUT2                        : 209
#      LUT2_D                      : 4
#      LUT2_L                      : 20
#      LUT3                        : 360
#      LUT3_D                      : 4
#      LUT3_L                      : 9
#      LUT4                        : 398
#      LUT4_D                      : 8
#      LUT4_L                      : 35
#      MULT_AND                    : 32
#      MUXCY                       : 20
#      MUXCY_L                     : 90
#      MUXF5                       : 146
#      VCC                         : 6
#      XORCY                       : 74
# FlipFlops/Latches                : 713
#      FD                          : 88
#      FDC                         : 22
#      FDCE                        : 125
#      FDE                         : 288
#      FDPE                        : 2
#      FDR                         : 21
#      FDRE                        : 115
#      FDRSE                       : 17
#      FDS                         : 4
#      FDSE                        : 31
# RAMS                             : 128
#      RAM16X1D                    : 128
# Shifters                         : 82
#      SRL16E                      : 82
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100etq144-4 

 Number of Slices:                     896  out of    960    93%  
 Number of Slice Flip Flops:           713  out of   1920    37%  
 Number of 4 input LUTs:              1271  out of   1920    66%  
 Number of bonded IOBs:               1300  out of    108   1203% (*) 

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | NONE                   | 759   |
DBG_CLK                            | NONE                   | 164   |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 13.695ns (Maximum Frequency: 73.022MHz)
   Minimum input arrival time before clock: 11.136ns
   Maximum output required time after clock: 11.214ns
   Maximum combinational path delay: 4.487ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 13.695ns (frequency: 73.022MHz)
  Total number of paths / destination ports: 75912 / 2708
-------------------------------------------------------------------------
Delay:               13.695ns (Levels of Logic = 8)
  Source:            microblaze_0/Decode_I/write_Addr_I_3 (FF)
  Destination:       microblaze_0/Data_Flow_I/Operand_Select_I/Operand_Select_Bit_I0/Op2_DFF (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: microblaze_0/Decode_I/write_Addr_I_3 to microblaze_0/Data_Flow_I/Operand_Select_I/Operand_Select_Bit_I0/Op2_DFF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q           388   0.455   4.022  microblaze_0/Decode_I/write_Addr_I_3 (microblaze_0/Decode_I/write_Addr_I_3)
     LUT3:I1->O            1   0.778   0.802  microblaze_0/Decode_I/_n0434_SW0 (N160)
     LUT4_D:I3->O          3   0.778   0.961  microblaze_0/Decode_I/_n0434 (microblaze_0/Decode_I/write_Reg_I)
     LUT4:I2->O            1   0.757   0.855  microblaze_0/Decode_I/Res_Forward1_LUT3 (microblaze_0/Decode_I/res_forward1_3)
     LUT3:I2->O           32   0.757   1.907  microblaze_0/Decode_I/Res_Forward1_LUT4 (microblaze_0/res_Forward1)
     begin scope: 'microblaze_0/Data_Flow_I'
     begin scope: 'Operand_Select_I'
     begin scope: 'Operand_Select_Bit_I24'
     LUT3:I2->O            2   0.757   0.000  Op1_Mux2_1 (op1_Reg)
     MUXF5:I0->O           1   0.447   0.000  Op1_MUXF5 (op1_I)
     FDE:D                     0.418          Op1_DFF
    ----------------------------------------
    Total                     13.695ns (5.147ns logic, 8.548ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DBG_CLK'
  Clock period: 5.764ns (frequency: 173.491MHz)
  Total number of paths / destination ports: 291 / 233
-------------------------------------------------------------------------
Delay:               5.764ns (Levels of Logic = 2)
  Source:            microblaze_0/Debug_I/shift_Count_1 (FF)
  Destination:       microblaze_0/Debug_I/New_Dbg_Instr_TCK (FF)
  Source Clock:      DBG_CLK rising
  Destination Clock: DBG_CLK rising

  Data Path: microblaze_0/Debug_I/shift_Count_1 to microblaze_0/Debug_I/New_Dbg_Instr_TCK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             12   0.455   1.172  microblaze_0/Debug_I/shift_Count_1 (microblaze_0/Debug_I/shift_Count_1)
     LUT4:I2->O            1   0.757   0.855  microblaze_0/Debug_I/_n0083_SW0 (N151)
     LUT4:I2->O            1   0.757   0.801  microblaze_0/Debug_I/_n0083 (microblaze_0/Debug_I/_n0083)
     FDR:R                     0.967          microblaze_0/Debug_I/New_Dbg_Instr_TCK
    ----------------------------------------
    Total                      5.764ns (2.936ns logic, 2.828ns route)
                                       (50.9% logic, 49.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 3219 / 867
-------------------------------------------------------------------------
Offset:              11.136ns (Levels of Logic = 6)
  Source:            DREADY (PAD)
  Destination:       microblaze_0/Byte_Doublet_Handle_I/M_DBus_DFF27 (FF)
  Destination Clock: CLK rising

  Data Path: DREADY to microblaze_0/Byte_Doublet_Handle_I/M_DBus_DFF27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O            2   0.757   1.082  microblaze_0/stop_Data_OPB1 (microblaze_0/stop_Data_OPB)
     begin scope: 'microblaze_0/Dopb_Interface_I'
     LUT2:I0->O            3   0.757   1.112  abort_Access_i1 (abort_Access_i)
     LUT4:I0->O            1   0.757   1.006  OPB_RESPONSE_I (opb_Response)
     LUT4:I0->O            5   0.757   1.126  dOPB_MGrant_Rst_I (dOPB_MGrant_Rst)
     LUT4:I0->O           32   0.757   1.853  Rst_DM_DBus1 (Rst_DM_DBus)
     end scope: 'microblaze_0/Dopb_Interface_I'
     FDRE:R                    0.967          microblaze_0/Byte_Doublet_Handle_I/M_DBus_DFF0
    ----------------------------------------
    Total                     11.136ns (4.957ns logic, 6.179ns route)
                                       (44.5% logic, 55.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DBG_CLK'
  Total number of paths / destination ports: 705 / 176
-------------------------------------------------------------------------
Offset:              7.078ns (Levels of Logic = 4)
  Source:            DBG_REG_EN<1> (PAD)
  Destination:       microblaze_0/Debug_I/address_hit_I0/SRL16E_12 (FF)
  Destination Clock: DBG_CLK rising

  Data Path: DBG_REG_EN<1> to microblaze_0/Debug_I/address_hit_I0/SRL16E_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O            1   0.757   0.802  microblaze_0/Debug_I/which_pc_SW0 (N9)
     LUT4:I3->O            2   0.778   1.082  microblaze_0/Debug_I/which_pc (microblaze_0/Debug_I/which_pc)
     LUT4:I0->O            2   0.757   1.007  microblaze_0/Debug_I/Ker161 (microblaze_0/Debug_I/N16)
     LUT2:I1->O            2   0.778   0.877  microblaze_0/Debug_I/SRL16_EN_I<3>1 (microblaze_0/Debug_I/SRL16_EN_I<3>)
     SRL16E:CE                 0.035          microblaze_0/Debug_I/address_hit_I0/SRL16E_20
    ----------------------------------------
    Total                      7.078ns (3.310ns logic, 3.768ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 10302 / 371
-------------------------------------------------------------------------
Offset:              10.482ns (Levels of Logic = 65)
  Source:            microblaze_0/Decode_I/PreFetch_Buffer_I/FDS_I1 (FF)
  Destination:       INSTR_ADDR<0> (PAD)
  Source Clock:      CLK rising

  Data Path: microblaze_0/Decode_I/PreFetch_Buffer_I/FDS_I1 to INSTR_ADDR<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             68   0.455   2.264  microblaze_0/Decode_I/PreFetch_Buffer_I/FDS_I1 (microblaze_0/buffer_Addr<1>)
     LUT3:I0->O            1   0.757   1.006  microblaze_0/Decode_I/_n04191 (microblaze_0/pc_Incr)
     begin scope: 'microblaze_0/Data_Flow_I'
     begin scope: 'PC_Module_I'
     begin scope: 'PC_Bit_I29'
     LUT4:I0->O            1   0.757   0.000  Sum_I (xor_Sum)
     MUXCY_L:S->LO         1   0.476   0.000  MUXCY_X (Carry_Out)
     end scope: 'PC_Bit_I29'
     begin scope: 'PC_Bit_I28'
     MUXCY_L:CI->LO        1   0.073   0.000  MUXCY_X (Carry_Out)
     end scope: 'PC_Bit_I28'
     begin scope: 'PC_Bit_I27'
     MUXCY_L:CI->LO        1   0.073   0.000  MUXCY_X (Carry_Out)
     end scope: 'PC_Bit_I27'
     begin scope: 'PC_Bit_I26'
     MUXCY_L:CI->LO        1   0.073   0.000  MUXCY_X (Carry_Out)
     end scope: 'PC_Bit_I26'
     begin scope: 'PC_Bit_I25'
     MUXCY_L:CI->LO        1   0.073   0.000  MUXCY_X (Carry_Out)
     end scope: 'PC_Bit_I25'
     begin scope: 'PC_Bit_I24'
     MUXCY_L:CI->LO        1   0.073   0.000  MUXCY_X (Carry_Out)
     end scope: 'PC_Bit_I24'
     begin scope: 'PC_Bit_I23'
     MUXCY_L:CI->LO        1   0.073   0.000  MUXCY_X (Carry_Out)
     end scope: 'PC_Bit_I23'
     begin scope: 'PC_Bit_I22'
     MUXCY_L:CI->LO        1   0.073   0.000  MUXCY_X (Carry_Out)
     end scope: 'PC_Bit_I22'
     begin scope: 'PC_Bit_I21'
     MUXCY_L:CI->LO        1   0.073   0.000  MUXCY_X (Carry_Out)
     end scope: 'PC_Bit_I21'
     begin scope: 'PC_Bit_I20'
     MUXCY_L:CI->LO        1   0.073   0.000  MUXCY_X (Carry_Out)
     end scope: 'PC_Bit_I20'
     begin scope: 'PC_Bit_I19'
     MUXCY_L:CI->LO        1   0.073   0.000  MUXCY_X (Carry_Out)
     end scope: 'PC_Bit_I19'
     begin scope: 'PC_Bit_I18'
     MUXCY_L:CI->LO        1   0.072   0.000  MUXCY_X (Carry_Out)
     end scope: 'PC_Bit_I18'
     begin scope: 'PC_Bit_I17'
     MUXCY_L:CI->LO        1   0.072   0.000  MUXCY_X (Carry_Out)
     end scope: 'PC_Bit_I17'
     begin scope: 'PC_Bit_I16'
     MUXCY_L:CI->LO        1   0.072   0.000  MUXCY_X (Carry_Out)
     end scope: 'PC_Bit_I16'
     begin scope: 'PC_Bit_I15'
     MUXCY_L:CI->LO        1   0.072   0.000  MUXCY_X (Carry_Out)
     end scope: 'PC_Bit_I15'
     begin scope: 'PC_Bit_I14'
     MUXCY_L:CI->LO        1   0.072   0.000  MUXCY_X (Carry_Out)
     end scope: 'PC_Bit_I14'
     begin scope: 'PC_Bit_I13'
     MUXCY_L:CI->LO        1   0.072   0.000  MUXCY_X (Carry_Out)
     end scope: 'PC_Bit_I13'
     begin scope: 'PC_Bit_I12'
     MUXCY_L:CI->LO        1   0.072   0.000  MUXCY_X (Carry_Out)
     end scope: 'PC_Bit_I12'
     begin scope: 'PC_Bit_I11'
     MUXCY_L:CI->LO        1   0.072   0.000  MUXCY_X (Carry_Out)
     end scope: 'PC_Bit_I11'
     begin scope: 'PC_Bit_I10'
     MUXCY_L:CI->LO        1   0.072   0.000  MUXCY_X (Carry_Out)
     end scope: 'PC_Bit_I10'
     begin scope: 'PC_Bit_I9'
     MUXCY_L:CI->LO        1   0.072   0.000  MUXCY_X (Carry_Out)
     end scope: 'PC_Bit_I9'
     begin scope: 'PC_Bit_I8'
     MUXCY_L:CI->LO        1   0.072   0.000  MUXCY_X (Carry_Out)
     end scope: 'PC_Bit_I8'
     begin scope: 'PC_Bit_I7'
     MUXCY_L:CI->LO        1   0.072   0.000  MUXCY_X (Carry_Out)
     end scope: 'PC_Bit_I7'
     begin scope: 'PC_Bit_I6'
     MUXCY_L:CI->LO        1   0.072   0.000  MUXCY_X (Carry_Out)
     end scope: 'PC_Bit_I6'
     begin scope: 'PC_Bit_I5'
     MUXCY_L:CI->LO        1   0.072   0.000  MUXCY_X (Carry_Out)
     end scope: 'PC_Bit_I5'
     begin scope: 'PC_Bit_I4'
     MUXCY_L:CI->LO        1   0.072   0.000  MUXCY_X (Carry_Out)
     end scope: 'PC_Bit_I4'
     begin scope: 'PC_Bit_I3'
     MUXCY_L:CI->LO        1   0.072   0.000  MUXCY_X (Carry_Out)
     end scope: 'PC_Bit_I3'
     begin scope: 'PC_Bit_I2'
     MUXCY_L:CI->LO        1   0.072   0.000  MUXCY_X (Carry_Out)
     end scope: 'PC_Bit_I2'
     begin scope: 'PC_Bit_I1'
     MUXCY_L:CI->LO        1   0.072   0.000  MUXCY_X (Carry_Out)
     end scope: 'PC_Bit_I1'
     begin scope: 'PC_Bit_I0'
     XORCY:CI->O           1   0.974   1.006  XOR_X (pc_Sum)
     LUT4:I0->O            2   0.757   0.000  NewPC_Mux (Instr_Addr)
     end scope: 'PC_Bit_I0'
     end scope: 'PC_Module_I'
     end scope: 'microblaze_0/Data_Flow_I'
    ----------------------------------------
    Total                     10.482ns (6.206ns logic, 4.276ns route)
                                       (59.2% logic, 40.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DBG_CLK'
  Total number of paths / destination ports: 29 / 1
-------------------------------------------------------------------------
Offset:              11.214ns (Levels of Logic = 6)
  Source:            microblaze_0/Debug_I/SRL16E_1 (FF)
  Destination:       DBG_TDO (PAD)
  Source Clock:      DBG_CLK rising

  Data Path: microblaze_0/Debug_I/SRL16E_1 to DBG_TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         2   3.580   0.931  microblaze_0/Debug_I/SRL16E_1 (microblaze_0/Debug_I/_n0198)
     LUT4:I2->O            1   0.757   0.000  microblaze_0/Debug_I/TDO101_F (N347)
     MUXF5:I0->O           1   0.447   0.802  microblaze_0/Debug_I/TDO101 (CHOICE289)
     LUT4:I3->O            1   0.778   0.000  microblaze_0/Debug_I/TDO186_F (N349)
     MUXF5:I0->O           1   0.447   1.006  microblaze_0/Debug_I/TDO186 (CHOICE304)
     LUT4:I0->O            1   0.757   0.931  microblaze_0/Debug_I/TDO241_SW0 (N342)
     LUT4:I1->O            0   0.778   0.000  microblaze_0/Debug_I/TDO241 (DBG_TDO)
    ----------------------------------------
    Total                     11.214ns (7.544ns logic, 3.670ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 39 / 24
-------------------------------------------------------------------------
Delay:               4.487ns (Levels of Logic = 4)
  Source:            DREADY (PAD)
  Destination:       DM_REQUEST (PAD)

  Data Path: DREADY to DM_REQUEST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O            2   0.757   1.082  microblaze_0/stop_Data_OPB1 (microblaze_0/stop_Data_OPB)
     begin scope: 'microblaze_0/Dopb_Interface_I'
     LUT2:I0->O            3   0.757   0.908  abort_Access_i1 (abort_Access_i)
     LUT4:I3->O            1   0.778   0.000  DM_request_I (DM_request)
     end scope: 'microblaze_0/Dopb_Interface_I'
    ----------------------------------------
    Total                      4.487ns (2.497ns logic, 1.990ns route)
                                       (55.6% logic, 44.4% route)

=========================================================================
CPU : 82.71 / 83.60 s | Elapsed : 83.00 / 83.00 s
 
--> 

Total memory usage is 188984 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  698 (   0 filtered)
Number of infos    :   16 (   0 filtered)

