Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:56:48 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postplace_timing_min.rpt
| Design       : or1200_flat
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 or1200_except/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_except/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.067ns (60.043%)  route 0.045ns (39.957%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_except/clk
    SLICE_X53Y121                                                     r  or1200_except/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y121        FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  or1200_except/FSM_sequential_state_reg[1]/Q
                         net (fo=11, estimated)       0.029     0.081    or1200_except/state[1]
    SLICE_X53Y121                                                     r  or1200_except/FSM_sequential_state[2]_i_2/I2
    SLICE_X53Y121        LUT3 (Prop_LUT3_I2_O)        0.015     0.096 r  or1200_except/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.016     0.112    or1200_except/n_0_FSM_sequential_state[2]_i_2
    SLICE_X53Y121        FDRE                                         r  or1200_except/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_except/clk
    SLICE_X53Y121                                                     r  or1200_except/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.000     0.000    
    SLICE_X53Y121        FDRE (Hold_FDRE_C_D)         0.056     0.056    or1200_except/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 or1200_except/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_except/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.068ns (60.622%)  route 0.044ns (39.378%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_except/clk
    SLICE_X53Y121                                                     r  or1200_except/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y121        FDRE (Prop_FDRE_C_Q)         0.052     0.052 f  or1200_except/FSM_sequential_state_reg[0]/Q
                         net (fo=10, estimated)       0.029     0.081    or1200_except/state[0]
    SLICE_X53Y121                                                     f  or1200_except/FSM_sequential_state[0]_i_1/I2
    SLICE_X53Y121        LUT3 (Prop_LUT3_I2_O)        0.016     0.097 r  or1200_except/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.015     0.112    or1200_except/n_0_FSM_sequential_state[0]_i_1
    SLICE_X53Y121        FDRE                                         r  or1200_except/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_except/clk
    SLICE_X53Y121                                                     r  or1200_except/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.000     0.000    
    SLICE_X53Y121        FDRE (Hold_FDRE_C_D)         0.056     0.056    or1200_except/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 or1200_mult_mac/div_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_mult_mac/div_cntr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.081ns (64.199%)  route 0.045ns (35.801%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_mult_mac/clk
    SLICE_X68Y123                                                     r  or1200_mult_mac/div_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y123        FDRE (Prop_FDRE_C_Q)         0.051     0.051 r  or1200_mult_mac/div_cntr_reg[2]/Q
                         net (fo=5, estimated)        0.029     0.080    or1200_mult_mac/div_cntr[2]
    SLICE_X68Y123                                                     r  or1200_mult_mac/div_cntr[2]_i_1/I2
    SLICE_X68Y123        LUT3 (Prop_LUT3_I2_O)        0.030     0.110 r  or1200_mult_mac/div_cntr[2]_i_1/O
                         net (fo=1, routed)           0.016     0.126    or1200_mult_mac/n_0_div_cntr[2]_i_1
    SLICE_X68Y123        FDRE                                         r  or1200_mult_mac/div_cntr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_mult_mac/clk
    SLICE_X68Y123                                                     r  or1200_mult_mac/div_cntr_reg[2]/C
                         clock pessimism              0.000     0.000    
    SLICE_X68Y123        FDRE (Hold_FDRE_C_D)         0.056     0.056    or1200_mult_mac/div_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 or1200_except/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_except/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.083ns (64.464%)  route 0.046ns (35.536%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_except/clk
    SLICE_X53Y121                                                     r  or1200_except/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y121        FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  or1200_except/FSM_sequential_state_reg[0]/Q
                         net (fo=10, estimated)       0.030     0.082    or1200_except/state[0]
    SLICE_X53Y121                                                     r  or1200_except/FSM_sequential_state[1]_i_1/I1
    SLICE_X53Y121        LUT3 (Prop_LUT3_I1_O)        0.031     0.113 r  or1200_except/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.016     0.129    or1200_except/n_0_FSM_sequential_state[1]_i_1
    SLICE_X53Y121        FDRE                                         r  or1200_except/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_except/clk
    SLICE_X53Y121                                                     r  or1200_except/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.000     0.000    
    SLICE_X53Y121        FDRE (Hold_FDRE_C_D)         0.056     0.056    or1200_except/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 or1200_ctrl/id_insn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_ctrl/spr_addrimm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.051ns (33.330%)  route 0.102ns (66.670%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_ctrl/clk
    SLICE_X55Y115                                                     r  or1200_ctrl/id_insn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y115        FDRE (Prop_FDRE_C_Q)         0.051     0.051 r  or1200_ctrl/id_insn_reg[1]/Q
                         net (fo=4, estimated)        0.102     0.153    or1200_ctrl/simm[1]
    SLICE_X56Y115        FDRE                                         r  or1200_ctrl/spr_addrimm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_ctrl/clk
    SLICE_X56Y115                                                     r  or1200_ctrl/spr_addrimm_reg[1]/C
                         clock pessimism              0.000     0.000    
    SLICE_X56Y115        FDRE (Hold_FDRE_C_D)         0.056     0.056    or1200_ctrl/spr_addrimm_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 or1200_except/id_pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_except/ex_pc_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.052ns (33.259%)  route 0.104ns (66.741%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_except/clk
    SLICE_X57Y130                                                     r  or1200_except/id_pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y130        FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  or1200_except/id_pc_reg[26]/Q
                         net (fo=3, estimated)        0.104     0.156    or1200_except/O9[26]
    SLICE_X56Y130        FDRE                                         r  or1200_except/ex_pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_except/clk
    SLICE_X56Y130                                                     r  or1200_except/ex_pc_reg[26]/C
                         clock pessimism              0.000     0.000    
    SLICE_X56Y130        FDRE (Hold_FDRE_C_D)         0.056     0.056    or1200_except/ex_pc_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 or1200_if/insn_saved_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_ctrl/id_insn_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.081ns (51.074%)  route 0.078ns (48.926%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_if/clk
    SLICE_X53Y119                                                     r  or1200_if/insn_saved_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y119        FDSE (Prop_FDSE_C_Q)         0.051     0.051 r  or1200_if/insn_saved_reg[22]/Q
                         net (fo=1, estimated)        0.064     0.115    or1200_if/insn_saved[22]
    SLICE_X54Y119                                                     r  or1200_if/id_insn[22]_i_1/I3
    SLICE_X54Y119        LUT5 (Prop_LUT5_I3_O)        0.030     0.145 r  or1200_if/id_insn[22]_i_1/O
                         net (fo=1, routed)           0.014     0.159    or1200_ctrl/if_insn[22]
    SLICE_X54Y119        FDSE                                         r  or1200_ctrl/id_insn_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_ctrl/clk
    SLICE_X54Y119                                                     r  or1200_ctrl/id_insn_reg[22]/C
                         clock pessimism              0.000     0.000    
    SLICE_X54Y119        FDSE (Hold_FDSE_C_D)         0.056     0.056    or1200_ctrl/id_insn_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 or1200_except/ex_pc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_except/wb_pc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.051ns (31.822%)  route 0.109ns (68.178%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_except/clk
    SLICE_X53Y129                                                     r  or1200_except/ex_pc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y129        FDRE (Prop_FDRE_C_Q)         0.051     0.051 r  or1200_except/ex_pc_reg[15]/Q
                         net (fo=6, estimated)        0.109     0.160    or1200_except/Q[15]
    SLICE_X53Y128        FDRE                                         r  or1200_except/wb_pc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_except/clk
    SLICE_X53Y128                                                     r  or1200_except/wb_pc_reg[15]/C
                         clock pessimism              0.000     0.000    
    SLICE_X53Y128        FDRE (Hold_FDRE_C_D)         0.056     0.056    or1200_except/wb_pc_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 or1200_if/insn_saved_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_ctrl/id_insn_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.082ns (50.876%)  route 0.079ns (49.124%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_if/clk
    SLICE_X55Y113                                                     r  or1200_if/insn_saved_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  or1200_if/insn_saved_reg[9]/Q
                         net (fo=1, estimated)        0.064     0.116    or1200_if/insn_saved[9]
    SLICE_X56Y113                                                     r  or1200_if/id_insn[9]_i_1/I4
    SLICE_X56Y113        LUT5 (Prop_LUT5_I4_O)        0.030     0.146 r  or1200_if/id_insn[9]_i_1/O
                         net (fo=1, routed)           0.015     0.161    or1200_ctrl/if_insn[9]
    SLICE_X56Y113        FDRE                                         r  or1200_ctrl/id_insn_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_ctrl/clk
    SLICE_X56Y113                                                     r  or1200_ctrl/id_insn_reg[9]/C
                         clock pessimism              0.000     0.000    
    SLICE_X56Y113        FDRE (Hold_FDRE_C_D)         0.056     0.056    or1200_ctrl/id_insn_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 or1200_ctrl/id_insn_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_ctrl/ex_insn_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.051ns (31.302%)  route 0.112ns (68.698%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_ctrl/clk
    SLICE_X56Y119                                                     r  or1200_ctrl/id_insn_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y119        FDRE (Prop_FDRE_C_Q)         0.051     0.051 r  or1200_ctrl/id_insn_reg[18]/Q
                         net (fo=3, estimated)        0.112     0.163    or1200_ctrl/p_0_in0_in[2]
    SLICE_X56Y121        FDRE                                         r  or1200_ctrl/ex_insn_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_ctrl/clk
    SLICE_X56Y121                                                     r  or1200_ctrl/ex_insn_reg[18]/C
                         clock pessimism              0.000     0.000    
    SLICE_X56Y121        FDRE (Hold_FDRE_C_D)         0.056     0.056    or1200_ctrl/ex_insn_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.107    




