--------------------------------------------------------------------------------
Release 14.5 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml topMod.twx topMod.ncd -o topMod.twr topMod.pcf

Design file:              topMod.ncd
Physical constraint file: topMod.pcf
Device,package,speed:     xc3s50,pq208,-5 (PRODUCTION 1.39 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
StartEverything|    3.529(R)|    0.557(R)|clk_IBUF          |   0.000|
---------------+------------+------------+------------------+--------+

Clock clk to Pad
--------------+------------+------------------+--------+
              | clk (edge) |                  | Clock  |
Destination   |   to PAD   |Internal Clock(s) | Phase  |
--------------+------------+------------------+--------+
ACCout<0>     |    7.762(R)|clk_IBUF          |   0.000|
ACCout<1>     |    7.907(R)|clk_IBUF          |   0.000|
ACCout<2>     |    8.026(R)|clk_IBUF          |   0.000|
ACCout<3>     |    8.040(R)|clk_IBUF          |   0.000|
ACCout<4>     |    8.028(R)|clk_IBUF          |   0.000|
ACCout<5>     |    8.366(R)|clk_IBUF          |   0.000|
ACCout<6>     |    7.720(R)|clk_IBUF          |   0.000|
ACCout<7>     |    8.016(R)|clk_IBUF          |   0.000|
coutRegout    |    7.934(R)|clk_IBUF          |   0.000|
overflowRegout|    8.991(R)|clk_IBUF          |   0.000|
zeroRegout    |    7.921(R)|clk_IBUF          |   0.000|
--------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.003|    3.361|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun May 04 22:00:16 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 119 MB



