*****************************************************************

  Operator   [GTP_IOCLKDIV_E3]

  Author      [jiangtao]

  Abstract    []

  Copyright 2014 (c). SHENZHEN PANGO MICROSYSTEMS CO.,LTD.
  All Right Reserved.

  Revision History:
     06/18/14 - Initial version.

********************************************************************************/
implementation impl of GTP_IOCLKDIV_E3
{          
    bit cp_phase[2:0] = 3'b010;
    bit cp_div[2:0] = 3'b111;   
    if (DIV_FACTOR=="4")
    {
        if (PHASE_SHIFT=="0")
        {
            cp_phase = 3'b010;
        }
        else if (PHASE_SHIFT=="1")
        {
            cp_phase = 3'b001;
        }
        else if (PHASE_SHIFT=="2")
        {
            cp_phase = 3'b000;
        }
        else if (PHASE_SHIFT=="3")
        {
            cp_phase = 3'b011;
        }
        else
        {
            cp_phase = 3'b010;
        }
    }
    else if (DIV_FACTOR=="8")
    {
        if (PHASE_SHIFT=="0")
        {
            cp_phase = 3'b100;
        }
        else if (PHASE_SHIFT=="1")
        {
            cp_phase = 3'b011;
        }
        else if (PHASE_SHIFT=="2")
        {
            cp_phase = 3'b010;
        }
        else if (PHASE_SHIFT=="3")
        {
            cp_phase = 3'b001;
        }
        else if (PHASE_SHIFT=="4")
        {
            cp_phase = 3'b000;
        }
        else if (PHASE_SHIFT=="5")
        {
            cp_phase = 3'b111;
        }
        else if (PHASE_SHIFT=="6")
        {
            cp_phase = 3'b110;
        }
        else if (PHASE_SHIFT=="7")
        {
            cp_phase = 3'b101;
        }
        else
        {
            cp_phase = 3'b100;
        }
    }
    
    if (DIV_FACTOR=="4")
    {
        cp_div = 3'b011;
    }
    else if (DIV_FACTOR=="8")
    {
        cp_div = 3'b111;
    }
    
    operator gopDDRPHY_IOCLKDIV ddrphy_ioclk_div_inst
        parameter map 
        (    
            CP_PHASE_SHIFT  => cp_phase,
            CP_DIV_FACTOR   => cp_div  
        )
        port map
        (
            CLKIN  => CLKIN,
            RST    => RST,
            CLKOUT => CLKDIVOUT      
        );
};
