verilog work ../../../../../bench/verilog/ram_d1.sv
verilog work ../../../../../bench/verilog/ram_d2.sv
verilog work ../../../../../bench/verilog/ram_dp.sv
verilog work ../../../../../bench/verilog/ram_p2.sv
verilog work ../../../../../bench/verilog/ram_sp.sv
verilog work ../../../../../bench/verilog/glbl.sv
verilog work ../../../../../bench/verilog/msp430_debug.sv
verilog work ../../../../../bench/verilog/msp430_testbench.sv

verilog work ../../../../../rtl/verilog/pu/msp430_pu0.sv
verilog work ../../../../../rtl/verilog/pu/msp430_pu1.sv

verilog work ../../../../../rtl/verilog/soc/msp430_soc.sv
vhdl work ../../../../../rtl/vhdl/soc/msp430_io_cell.vhd

verilog work ../../../../../pu/rtl/verilog/core/fuse/msp430_and_gate.sv
verilog work ../../../../../pu/rtl/verilog/core/fuse/msp430_clock_gate.sv
verilog work ../../../../../pu/rtl/verilog/core/fuse/msp430_clock_mux.sv
verilog work ../../../../../pu/rtl/verilog/core/fuse/msp430_scan_mux.sv
verilog work ../../../../../pu/rtl/verilog/core/fuse/msp430_sync_cell.sv
verilog work ../../../../../pu/rtl/verilog/core/fuse/msp430_sync_reset.sv
verilog work ../../../../../pu/rtl/verilog/core/fuse/msp430_wakeup_cell.sv

verilog work ../../../../../pu/rtl/verilog/core/omsp/msp430_alu.sv
verilog work ../../../../../pu/rtl/verilog/core/omsp/msp430_dbg_hwbrk.sv
verilog work ../../../../../pu/rtl/verilog/core/omsp/msp430_dbg_i2c.sv
verilog work ../../../../../pu/rtl/verilog/core/omsp/msp430_dbg_uart.sv
verilog work ../../../../../pu/rtl/verilog/core/omsp/msp430_register_file.sv

verilog work ../../../../../pu/rtl/verilog/core/main/msp430_bcm.sv
verilog work ../../../../../pu/rtl/verilog/core/main/msp430_dbg.sv
verilog work ../../../../../pu/rtl/verilog/core/main/msp430_execution.sv
verilog work ../../../../../pu/rtl/verilog/core/main/msp430_gpio.sv
verilog work ../../../../../pu/rtl/verilog/core/main/msp430_memory.sv
verilog work ../../../../../pu/rtl/verilog/core/main/msp430_multiplier.sv
verilog work ../../../../../pu/rtl/verilog/core/main/msp430_template08.sv
verilog work ../../../../../pu/rtl/verilog/core/main/msp430_template16.sv
verilog work ../../../../../pu/rtl/verilog/core/main/msp430_uart.sv

verilog work ../../../../../pu/rtl/verilog/core/main/msp430_frontend.sv
verilog work ../../../../../pu/rtl/verilog/core/main/msp430_sfr.sv
verilog work ../../../../../pu/rtl/verilog/core/main/msp430_ta.sv
verilog work ../../../../../pu/rtl/verilog/core/main/msp430_watchdog.sv

verilog work ../../../../../pu/rtl/verilog/pu/msp430_core.sv

