{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1711358153192 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1711358153192 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 25 10:15:52 2024 " "Processing started: Mon Mar 25 10:15:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1711358153192 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1711358153192 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VeekMT2 -c VeekMT2 " "Command: quartus_sta VeekMT2 -c VeekMT2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1711358153192 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1711358153328 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "VEEK_MT2 " "Ignored assignments for entity \"VEEK_MT2\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity VEEK_MT2 -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity VEEK_MT2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1711358153432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity VEEK_MT2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity VEEK_MT2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1711358153432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity VEEK_MT2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity VEEK_MT2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1711358153432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity VEEK_MT2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity VEEK_MT2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1711358153432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity VEEK_MT2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity VEEK_MT2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1711358153432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity VEEK_MT2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity VEEK_MT2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1711358153432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity VEEK_MT2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity VEEK_MT2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1711358153432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity VEEK_MT2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity VEEK_MT2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1711358153432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity VEEK_MT2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity VEEK_MT2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1711358153432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity VEEK_MT2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity VEEK_MT2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1711358153432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity VEEK_MT2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity VEEK_MT2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1711358153432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity VEEK_MT2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity VEEK_MT2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1711358153432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity VEEK_MT2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity VEEK_MT2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1711358153432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity VEEK_MT2 -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity VEEK_MT2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1711358153432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity VEEK_MT2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity VEEK_MT2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1711358153432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity VEEK_MT2 -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity VEEK_MT2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1711358153432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity VEEK_MT2 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity VEEK_MT2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1711358153432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity VEEK_MT2 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity VEEK_MT2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1711358153432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity VEEK_MT2 -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity VEEK_MT2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1711358153432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity VEEK_MT2 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity VEEK_MT2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1711358153432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity VEEK_MT2 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity VEEK_MT2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1711358153432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity VEEK_MT2 -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity VEEK_MT2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1711358153432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity VEEK_MT2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity VEEK_MT2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1711358153432 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1711358153432 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1711358153619 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1711358153687 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1711358153687 ""}
{ "Info" "ISTA_SDC_FOUND" "VeekMT2.sdc " "Reading SDC File: 'VeekMT2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1711358154136 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "VeekMT2.sdc 10 CLOCK2_50 port " "Ignored filter at VeekMT2.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "C:/SPS/Morse/VeekMT2.sdc" "" { Text "C:/SPS/Morse/VeekMT2.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1711358154140 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock VeekMT2.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at VeekMT2.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK2_50\] " "create_clock -period 20.000ns \[get_ports CLOCK2_50\]" {  } { { "C:/SPS/Morse/VeekMT2.sdc" "" { Text "C:/SPS/Morse/VeekMT2.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1711358154140 ""}  } { { "C:/SPS/Morse/VeekMT2.sdc" "" { Text "C:/SPS/Morse/VeekMT2.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1711358154140 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "VeekMT2.sdc 11 CLOCK3_50 port " "Ignored filter at VeekMT2.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "C:/SPS/Morse/VeekMT2.sdc" "" { Text "C:/SPS/Morse/VeekMT2.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1711358154140 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock VeekMT2.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at VeekMT2.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK3_50\] " "create_clock -period 20.000ns \[get_ports CLOCK3_50\]" {  } { { "C:/SPS/Morse/VeekMT2.sdc" "" { Text "C:/SPS/Morse/VeekMT2.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1711358154140 ""}  } { { "C:/SPS/Morse/VeekMT2.sdc" "" { Text "C:/SPS/Morse/VeekMT2.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1711358154140 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "VeekMT2.sdc 12 LCD_DCLK port " "Ignored filter at VeekMT2.sdc(12): LCD_DCLK could not be matched with a port" {  } { { "C:/SPS/Morse/VeekMT2.sdc" "" { Text "C:/SPS/Morse/VeekMT2.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1711358154140 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock VeekMT2.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at VeekMT2.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 30.303ns -name \"LCD_DCLK\" \[get_ports LCD_DCLK\] " "create_clock -period 30.303ns -name \"LCD_DCLK\" \[get_ports LCD_DCLK\]" {  } { { "C:/SPS/Morse/VeekMT2.sdc" "" { Text "C:/SPS/Morse/VeekMT2.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1711358154140 ""}  } { { "C:/SPS/Morse/VeekMT2.sdc" "" { Text "C:/SPS/Morse/VeekMT2.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1711358154140 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst8\|inst_Buzzer\|b2v_inst_clockGenrator\|audioPllClockGen\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 217 -multiply_by 80 -duty_cycle 50.00 -name \{inst8\|inst_Buzzer\|b2v_inst_clockGenrator\|audioPllClockGen\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst8\|inst_Buzzer\|b2v_inst_clockGenrator\|audioPllClockGen\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst8\|inst_Buzzer\|b2v_inst_clockGenrator\|audioPllClockGen\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 217 -multiply_by 80 -duty_cycle 50.00 -name \{inst8\|inst_Buzzer\|b2v_inst_clockGenrator\|audioPllClockGen\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst8\|inst_Buzzer\|b2v_inst_clockGenrator\|audioPllClockGen\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1711358154140 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1711358154140 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1711358154140 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "VeekMT2.sdc 49 LCD_DE port " "Ignored filter at VeekMT2.sdc(49): LCD_DE could not be matched with a port" {  } { { "C:/SPS/Morse/VeekMT2.sdc" "" { Text "C:/SPS/Morse/VeekMT2.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1711358154144 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "VeekMT2.sdc 49 LCD_DCLK clock " "Ignored filter at VeekMT2.sdc(49): LCD_DCLK could not be matched with a clock" {  } { { "C:/SPS/Morse/VeekMT2.sdc" "" { Text "C:/SPS/Morse/VeekMT2.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1711358154144 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay VeekMT2.sdc 49 Argument <targets> is an empty collection " "Ignored set_output_delay at VeekMT2.sdc(49): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock  \"LCD_DCLK\" 1.0  \[get_ports LCD_DE\]  " "set_output_delay -clock  \"LCD_DCLK\" 1.0  \[get_ports LCD_DE\] " {  } { { "C:/SPS/Morse/VeekMT2.sdc" "" { Text "C:/SPS/Morse/VeekMT2.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1711358154144 ""}  } { { "C:/SPS/Morse/VeekMT2.sdc" "" { Text "C:/SPS/Morse/VeekMT2.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1711358154144 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay VeekMT2.sdc 49 Argument -clock is not an object ID " "Ignored set_output_delay at VeekMT2.sdc(49): Argument -clock is not an object ID" {  } { { "C:/SPS/Morse/VeekMT2.sdc" "" { Text "C:/SPS/Morse/VeekMT2.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1711358154144 ""}
{ "Info" "ISTA_SDC_FOUND" "VeekMT2_LCD.sdc " "Reading SDC File: 'VeekMT2_LCD.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1711358154144 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "CLOCK_50 " "Overwriting existing clock: CLOCK_50" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1711358154148 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock VeekMT2_LCD.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at VeekMT2_LCD.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{LCD_DCLK\} -period 30.303 -waveform \{ 0.000 15.151 \} \[get_ports \{LCD_DCLK\}\] " "create_clock -name \{LCD_DCLK\} -period 30.303 -waveform \{ 0.000 15.151 \} \[get_ports \{LCD_DCLK\}\]" {  } { { "C:/SPS/Morse/VeekMT2_LCD.sdc" "" { Text "C:/SPS/Morse/VeekMT2_LCD.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1711358154148 ""}  } { { "C:/SPS/Morse/VeekMT2_LCD.sdc" "" { Text "C:/SPS/Morse/VeekMT2_LCD.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1711358154148 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "VeekMT2_LCD.sdc 49 iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|inclk\[0\] pin " "Ignored filter at VeekMT2_LCD.sdc(49): iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|inclk\[0\] could not be matched with a pin" {  } { { "C:/SPS/Morse/VeekMT2_LCD.sdc" "" { Text "C:/SPS/Morse/VeekMT2_LCD.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1711358154148 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "VeekMT2_LCD.sdc 49 iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\] pin " "Ignored filter at VeekMT2_LCD.sdc(49): iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a pin" {  } { { "C:/SPS/Morse/VeekMT2_LCD.sdc" "" { Text "C:/SPS/Morse/VeekMT2_LCD.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1711358154148 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock VeekMT2_LCD.sdc 49 Argument <targets> is an empty collection " "Ignored create_generated_clock at VeekMT2_LCD.sdc(49): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} -source \[get_pins \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 33 -divide_by 50 -master_clock \{CLOCK_50\} \[get_pins \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  " "create_generated_clock -name \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} -source \[get_pins \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 33 -divide_by 50 -master_clock \{CLOCK_50\} \[get_pins \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " {  } { { "C:/SPS/Morse/VeekMT2_LCD.sdc" "" { Text "C:/SPS/Morse/VeekMT2_LCD.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1711358154148 ""}  } { { "C:/SPS/Morse/VeekMT2_LCD.sdc" "" { Text "C:/SPS/Morse/VeekMT2_LCD.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1711358154148 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock VeekMT2_LCD.sdc 49 Argument -source is an empty collection " "Ignored create_generated_clock at VeekMT2_LCD.sdc(49): Argument -source is an empty collection" {  } { { "C:/SPS/Morse/VeekMT2_LCD.sdc" "" { Text "C:/SPS/Morse/VeekMT2_LCD.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1711358154148 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "VeekMT2_LCD.sdc 62 iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\] clock " "Ignored filter at VeekMT2_LCD.sdc(62): iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a clock" {  } { { "C:/SPS/Morse/VeekMT2_LCD.sdc" "" { Text "C:/SPS/Morse/VeekMT2_LCD.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1711358154148 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VeekMT2_LCD.sdc 62 Argument -rise_from with value \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VeekMT2_LCD.sdc(62): Argument -rise_from with value \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "C:/SPS/Morse/VeekMT2_LCD.sdc" "" { Text "C:/SPS/Morse/VeekMT2_LCD.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1711358154148 ""}  } { { "C:/SPS/Morse/VeekMT2_LCD.sdc" "" { Text "C:/SPS/Morse/VeekMT2_LCD.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1711358154148 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VeekMT2_LCD.sdc 62 Argument -rise_to with value \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VeekMT2_LCD.sdc(62): Argument -rise_to with value \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "C:/SPS/Morse/VeekMT2_LCD.sdc" "" { Text "C:/SPS/Morse/VeekMT2_LCD.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1711358154148 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VeekMT2_LCD.sdc 63 Argument -rise_from with value \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VeekMT2_LCD.sdc(63): Argument -rise_from with value \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "C:/SPS/Morse/VeekMT2_LCD.sdc" "" { Text "C:/SPS/Morse/VeekMT2_LCD.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1711358154148 ""}  } { { "C:/SPS/Morse/VeekMT2_LCD.sdc" "" { Text "C:/SPS/Morse/VeekMT2_LCD.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1711358154148 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VeekMT2_LCD.sdc 63 Argument -fall_to with value \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VeekMT2_LCD.sdc(63): Argument -fall_to with value \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "C:/SPS/Morse/VeekMT2_LCD.sdc" "" { Text "C:/SPS/Morse/VeekMT2_LCD.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1711358154152 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "VeekMT2_LCD.sdc 64 LCD_DCLK clock " "Ignored filter at VeekMT2_LCD.sdc(64): LCD_DCLK could not be matched with a clock" {  } { { "C:/SPS/Morse/VeekMT2_LCD.sdc" "" { Text "C:/SPS/Morse/VeekMT2_LCD.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1711358154152 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VeekMT2_LCD.sdc 64 Argument -rise_from with value \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VeekMT2_LCD.sdc(64): Argument -rise_from with value \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{LCD_DCLK\}\] -setup 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{LCD_DCLK\}\] -setup 0.100  " {  } { { "C:/SPS/Morse/VeekMT2_LCD.sdc" "" { Text "C:/SPS/Morse/VeekMT2_LCD.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1711358154152 ""}  } { { "C:/SPS/Morse/VeekMT2_LCD.sdc" "" { Text "C:/SPS/Morse/VeekMT2_LCD.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1711358154152 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VeekMT2_LCD.sdc 64 Argument -rise_to with value \[get_clocks \{LCD_DCLK\}\] contains zero elements " "Ignored set_clock_uncertainty at VeekMT2_LCD.sdc(64): Argument -rise_to with value \[get_clocks \{LCD_DCLK\}\] contains zero elements" {  } { { "C:/SPS/Morse/VeekMT2_LCD.sdc" "" { Text "C:/SPS/Morse/VeekMT2_LCD.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1711358154152 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VeekMT2_LCD.sdc 65 Argument -rise_from with value \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VeekMT2_LCD.sdc(65): Argument -rise_from with value \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{LCD_DCLK\}\] -hold 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{LCD_DCLK\}\] -hold 0.080  " {  } { { "C:/SPS/Morse/VeekMT2_LCD.sdc" "" { Text "C:/SPS/Morse/VeekMT2_LCD.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1711358154152 ""}  } { { "C:/SPS/Morse/VeekMT2_LCD.sdc" "" { Text "C:/SPS/Morse/VeekMT2_LCD.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1711358154152 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VeekMT2_LCD.sdc 65 Argument -rise_to with value \[get_clocks \{LCD_DCLK\}\] contains zero elements " "Ignored set_clock_uncertainty at VeekMT2_LCD.sdc(65): Argument -rise_to with value \[get_clocks \{LCD_DCLK\}\] contains zero elements" {  } { { "C:/SPS/Morse/VeekMT2_LCD.sdc" "" { Text "C:/SPS/Morse/VeekMT2_LCD.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1711358154152 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VeekMT2_LCD.sdc 66 Argument -rise_from with value \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VeekMT2_LCD.sdc(66): Argument -rise_from with value \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{LCD_DCLK\}\] -setup 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{LCD_DCLK\}\] -setup 0.100  " {  } { { "C:/SPS/Morse/VeekMT2_LCD.sdc" "" { Text "C:/SPS/Morse/VeekMT2_LCD.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1711358154152 ""}  } { { "C:/SPS/Morse/VeekMT2_LCD.sdc" "" { Text "C:/SPS/Morse/VeekMT2_LCD.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1711358154152 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VeekMT2_LCD.sdc 66 Argument -fall_to with value \[get_clocks \{LCD_DCLK\}\] contains zero elements " "Ignored set_clock_uncertainty at VeekMT2_LCD.sdc(66): Argument -fall_to with value \[get_clocks \{LCD_DCLK\}\] contains zero elements" {  } { { "C:/SPS/Morse/VeekMT2_LCD.sdc" "" { Text "C:/SPS/Morse/VeekMT2_LCD.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1711358154152 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VeekMT2_LCD.sdc 67 Argument -rise_from with value \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VeekMT2_LCD.sdc(67): Argument -rise_from with value \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{LCD_DCLK\}\] -hold 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{LCD_DCLK\}\] -hold 0.080  " {  } { { "C:/SPS/Morse/VeekMT2_LCD.sdc" "" { Text "C:/SPS/Morse/VeekMT2_LCD.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1711358154152 ""}  } { { "C:/SPS/Morse/VeekMT2_LCD.sdc" "" { Text "C:/SPS/Morse/VeekMT2_LCD.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1711358154152 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VeekMT2_LCD.sdc 67 Argument -fall_to with value \[get_clocks \{LCD_DCLK\}\] contains zero elements " "Ignored set_clock_uncertainty at VeekMT2_LCD.sdc(67): Argument -fall_to with value \[get_clocks \{LCD_DCLK\}\] contains zero elements" {  } { { "C:/SPS/Morse/VeekMT2_LCD.sdc" "" { Text "C:/SPS/Morse/VeekMT2_LCD.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1711358154152 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VeekMT2_LCD.sdc 68 Argument -fall_from with value \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VeekMT2_LCD.sdc(68): Argument -fall_from with value \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "C:/SPS/Morse/VeekMT2_LCD.sdc" "" { Text "C:/SPS/Morse/VeekMT2_LCD.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1711358154152 ""}  } { { "C:/SPS/Morse/VeekMT2_LCD.sdc" "" { Text "C:/SPS/Morse/VeekMT2_LCD.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1711358154152 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VeekMT2_LCD.sdc 68 Argument -rise_to with value \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VeekMT2_LCD.sdc(68): Argument -rise_to with value \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "C:/SPS/Morse/VeekMT2_LCD.sdc" "" { Text "C:/SPS/Morse/VeekMT2_LCD.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1711358154152 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VeekMT2_LCD.sdc 69 Argument -fall_from with value \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VeekMT2_LCD.sdc(69): Argument -fall_from with value \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "C:/SPS/Morse/VeekMT2_LCD.sdc" "" { Text "C:/SPS/Morse/VeekMT2_LCD.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1711358154152 ""}  } { { "C:/SPS/Morse/VeekMT2_LCD.sdc" "" { Text "C:/SPS/Morse/VeekMT2_LCD.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1711358154152 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VeekMT2_LCD.sdc 69 Argument -fall_to with value \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VeekMT2_LCD.sdc(69): Argument -fall_to with value \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "C:/SPS/Morse/VeekMT2_LCD.sdc" "" { Text "C:/SPS/Morse/VeekMT2_LCD.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1711358154152 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VeekMT2_LCD.sdc 70 Argument -fall_from with value \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VeekMT2_LCD.sdc(70): Argument -fall_from with value \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{LCD_DCLK\}\] -setup 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{LCD_DCLK\}\] -setup 0.100  " {  } { { "C:/SPS/Morse/VeekMT2_LCD.sdc" "" { Text "C:/SPS/Morse/VeekMT2_LCD.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1711358154152 ""}  } { { "C:/SPS/Morse/VeekMT2_LCD.sdc" "" { Text "C:/SPS/Morse/VeekMT2_LCD.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1711358154152 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VeekMT2_LCD.sdc 70 Argument -rise_to with value \[get_clocks \{LCD_DCLK\}\] contains zero elements " "Ignored set_clock_uncertainty at VeekMT2_LCD.sdc(70): Argument -rise_to with value \[get_clocks \{LCD_DCLK\}\] contains zero elements" {  } { { "C:/SPS/Morse/VeekMT2_LCD.sdc" "" { Text "C:/SPS/Morse/VeekMT2_LCD.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1711358154152 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VeekMT2_LCD.sdc 71 Argument -fall_from with value \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VeekMT2_LCD.sdc(71): Argument -fall_from with value \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{LCD_DCLK\}\] -hold 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{LCD_DCLK\}\] -hold 0.080  " {  } { { "C:/SPS/Morse/VeekMT2_LCD.sdc" "" { Text "C:/SPS/Morse/VeekMT2_LCD.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1711358154152 ""}  } { { "C:/SPS/Morse/VeekMT2_LCD.sdc" "" { Text "C:/SPS/Morse/VeekMT2_LCD.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1711358154152 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VeekMT2_LCD.sdc 71 Argument -rise_to with value \[get_clocks \{LCD_DCLK\}\] contains zero elements " "Ignored set_clock_uncertainty at VeekMT2_LCD.sdc(71): Argument -rise_to with value \[get_clocks \{LCD_DCLK\}\] contains zero elements" {  } { { "C:/SPS/Morse/VeekMT2_LCD.sdc" "" { Text "C:/SPS/Morse/VeekMT2_LCD.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1711358154152 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VeekMT2_LCD.sdc 72 Argument -fall_from with value \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VeekMT2_LCD.sdc(72): Argument -fall_from with value \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{LCD_DCLK\}\] -setup 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{LCD_DCLK\}\] -setup 0.100  " {  } { { "C:/SPS/Morse/VeekMT2_LCD.sdc" "" { Text "C:/SPS/Morse/VeekMT2_LCD.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1711358154152 ""}  } { { "C:/SPS/Morse/VeekMT2_LCD.sdc" "" { Text "C:/SPS/Morse/VeekMT2_LCD.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1711358154152 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VeekMT2_LCD.sdc 72 Argument -fall_to with value \[get_clocks \{LCD_DCLK\}\] contains zero elements " "Ignored set_clock_uncertainty at VeekMT2_LCD.sdc(72): Argument -fall_to with value \[get_clocks \{LCD_DCLK\}\] contains zero elements" {  } { { "C:/SPS/Morse/VeekMT2_LCD.sdc" "" { Text "C:/SPS/Morse/VeekMT2_LCD.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1711358154152 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VeekMT2_LCD.sdc 73 Argument -fall_from with value \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VeekMT2_LCD.sdc(73): Argument -fall_from with value \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{LCD_DCLK\}\] -hold 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{iLCDgenerator\|iLCDpll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{LCD_DCLK\}\] -hold 0.080  " {  } { { "C:/SPS/Morse/VeekMT2_LCD.sdc" "" { Text "C:/SPS/Morse/VeekMT2_LCD.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1711358154152 ""}  } { { "C:/SPS/Morse/VeekMT2_LCD.sdc" "" { Text "C:/SPS/Morse/VeekMT2_LCD.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1711358154152 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VeekMT2_LCD.sdc 73 Argument -fall_to with value \[get_clocks \{LCD_DCLK\}\] contains zero elements " "Ignored set_clock_uncertainty at VeekMT2_LCD.sdc(73): Argument -fall_to with value \[get_clocks \{LCD_DCLK\}\] contains zero elements" {  } { { "C:/SPS/Morse/VeekMT2_LCD.sdc" "" { Text "C:/SPS/Morse/VeekMT2_LCD.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1711358154156 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay VeekMT2_LCD.sdc 86 Argument <targets> is an empty collection " "Ignored set_output_delay at VeekMT2_LCD.sdc(86): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{LCD_DCLK\}\]  1.000 \[get_ports \{LCD_DE\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{LCD_DCLK\}\]  1.000 \[get_ports \{LCD_DE\}\]" {  } { { "C:/SPS/Morse/VeekMT2_LCD.sdc" "" { Text "C:/SPS/Morse/VeekMT2_LCD.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1711358154156 ""}  } { { "C:/SPS/Morse/VeekMT2_LCD.sdc" "" { Text "C:/SPS/Morse/VeekMT2_LCD.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1711358154156 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay VeekMT2_LCD.sdc 86 Argument -clock is an empty collection " "Ignored set_output_delay at VeekMT2_LCD.sdc(86): Argument -clock is an empty collection" {  } { { "C:/SPS/Morse/VeekMT2_LCD.sdc" "" { Text "C:/SPS/Morse/VeekMT2_LCD.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1711358154156 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Buzzer750Hz:inst8\|Buzzer:inst_Buzzer\|Buzzer_AudioCodec:b2v_inst_audioCodecController\|i2cClock20KHz " "Node: Buzzer750Hz:inst8\|Buzzer:inst_Buzzer\|Buzzer_AudioCodec:b2v_inst_audioCodecController\|i2cClock20KHz was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1711358154156 "|MorseZhytnboh|Buzzer750Hz:inst8|Buzzer:inst_Buzzer|Buzzer_AudioCodec:b2v_inst_audioCodecController|i2cClock20KHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Buzzer750Hz:inst8\|Buzzer:inst_Buzzer\|Buzzer_AudioCodec:b2v_inst_audioCodecController\|currentState.incrementMuxSelectBits " "Node: Buzzer750Hz:inst8\|Buzzer:inst_Buzzer\|Buzzer_AudioCodec:b2v_inst_audioCodecController\|currentState.incrementMuxSelectBits was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1711358154156 "|MorseZhytnboh|Buzzer750Hz:inst8|Buzzer:inst_Buzzer|Buzzer_AudioCodec:b2v_inst_audioCodecController|currentState.incrementMuxSelectBits"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ClockDivider:inst11\|q2 " "Node: ClockDivider:inst11\|q2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1711358154156 "|MorseZhytnboh|ClockDivider:inst11|q2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ClockDivider:inst10\|q2 " "Node: ClockDivider:inst10\|q2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1711358154156 "|MorseZhytnboh|ClockDivider:inst10|q2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Buzzer750Hz:inst8\|Buzzer:inst_Buzzer\|Buzzer_AdcDac:b2v_inst_adcDacController\|internalBitClock " "Node: Buzzer750Hz:inst8\|Buzzer:inst_Buzzer\|Buzzer_AdcDac:b2v_inst_adcDacController\|internalBitClock was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1711358154156 "|MorseZhytnboh|Buzzer750Hz:inst8|Buzzer:inst_Buzzer|Buzzer_AdcDac:b2v_inst_adcDacController|internalBitClock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Lcd16x2Text:inst20\|LcdController:b2v_inst2\|\\divider:toggle " "Node: Lcd16x2Text:inst20\|LcdController:b2v_inst2\|\\divider:toggle was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1711358154156 "|MorseZhytnboh|Lcd16x2Text:inst20|LcdController:b2v_inst2|\divider:toggle"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Buzzer750Hz:inst8\|Buzzer:inst_Buzzer\|Buzzer_SinGen:b2v_inst_sinGen\|clk2 " "Node: Buzzer750Hz:inst8\|Buzzer:inst_Buzzer\|Buzzer_SinGen:b2v_inst_sinGen\|clk2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1711358154160 "|MorseZhytnboh|Buzzer750Hz:inst8|Buzzer:inst_Buzzer|Buzzer_SinGen:b2v_inst_sinGen|clk2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Buzzer750Hz:inst8\|Buzzer:inst_Buzzer\|Buzzer_AdcDac:b2v_inst_adcDacController\|dataInClock " "Node: Buzzer750Hz:inst8\|Buzzer:inst_Buzzer\|Buzzer_AdcDac:b2v_inst_adcDacController\|dataInClock was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1711358154160 "|MorseZhytnboh|Buzzer750Hz:inst8|Buzzer:inst_Buzzer|Buzzer_AdcDac:b2v_inst_adcDacController|dataInClock"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1711358154540 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1711358154544 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1711358154591 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.543 " "Worst-case setup slack is 14.543" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711358154611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711358154611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.543         0.000 CLOCK_50  " "   14.543         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711358154611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   51.035         0.000 inst8\|inst_Buzzer\|b2v_inst_clockGenrator\|audioPllClockGen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   51.035         0.000 inst8\|inst_Buzzer\|b2v_inst_clockGenrator\|audioPllClockGen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711358154611 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1711358154611 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711358154619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711358154619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402         0.000 CLOCK_50  " "    0.402         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711358154619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403         0.000 inst8\|inst_Buzzer\|b2v_inst_clockGenrator\|audioPllClockGen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.403         0.000 inst8\|inst_Buzzer\|b2v_inst_clockGenrator\|audioPllClockGen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711358154619 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1711358154619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 52.103 " "Worst-case recovery slack is 52.103" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711358154623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711358154623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   52.103         0.000 inst8\|inst_Buzzer\|b2v_inst_clockGenrator\|audioPllClockGen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   52.103         0.000 inst8\|inst_Buzzer\|b2v_inst_clockGenrator\|audioPllClockGen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711358154623 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1711358154623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.667 " "Worst-case removal slack is 1.667" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711358154627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711358154627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.667         0.000 inst8\|inst_Buzzer\|b2v_inst_clockGenrator\|audioPllClockGen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.667         0.000 inst8\|inst_Buzzer\|b2v_inst_clockGenrator\|audioPllClockGen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711358154627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1711358154627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.606 " "Worst-case minimum pulse width slack is 9.606" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711358154635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711358154635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.606         0.000 CLOCK_50  " "    9.606         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711358154635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.834         0.000 inst8\|inst_Buzzer\|b2v_inst_clockGenrator\|audioPllClockGen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   26.834         0.000 inst8\|inst_Buzzer\|b2v_inst_clockGenrator\|audioPllClockGen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711358154635 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1711358154635 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1711358154715 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1711358154747 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1711358155366 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Buzzer750Hz:inst8\|Buzzer:inst_Buzzer\|Buzzer_AudioCodec:b2v_inst_audioCodecController\|i2cClock20KHz " "Node: Buzzer750Hz:inst8\|Buzzer:inst_Buzzer\|Buzzer_AudioCodec:b2v_inst_audioCodecController\|i2cClock20KHz was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1711358155542 "|MorseZhytnboh|Buzzer750Hz:inst8|Buzzer:inst_Buzzer|Buzzer_AudioCodec:b2v_inst_audioCodecController|i2cClock20KHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Buzzer750Hz:inst8\|Buzzer:inst_Buzzer\|Buzzer_AudioCodec:b2v_inst_audioCodecController\|currentState.incrementMuxSelectBits " "Node: Buzzer750Hz:inst8\|Buzzer:inst_Buzzer\|Buzzer_AudioCodec:b2v_inst_audioCodecController\|currentState.incrementMuxSelectBits was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1711358155542 "|MorseZhytnboh|Buzzer750Hz:inst8|Buzzer:inst_Buzzer|Buzzer_AudioCodec:b2v_inst_audioCodecController|currentState.incrementMuxSelectBits"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ClockDivider:inst11\|q2 " "Node: ClockDivider:inst11\|q2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1711358155542 "|MorseZhytnboh|ClockDivider:inst11|q2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ClockDivider:inst10\|q2 " "Node: ClockDivider:inst10\|q2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1711358155542 "|MorseZhytnboh|ClockDivider:inst10|q2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Buzzer750Hz:inst8\|Buzzer:inst_Buzzer\|Buzzer_AdcDac:b2v_inst_adcDacController\|internalBitClock " "Node: Buzzer750Hz:inst8\|Buzzer:inst_Buzzer\|Buzzer_AdcDac:b2v_inst_adcDacController\|internalBitClock was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1711358155542 "|MorseZhytnboh|Buzzer750Hz:inst8|Buzzer:inst_Buzzer|Buzzer_AdcDac:b2v_inst_adcDacController|internalBitClock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Lcd16x2Text:inst20\|LcdController:b2v_inst2\|\\divider:toggle " "Node: Lcd16x2Text:inst20\|LcdController:b2v_inst2\|\\divider:toggle was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1711358155542 "|MorseZhytnboh|Lcd16x2Text:inst20|LcdController:b2v_inst2|\divider:toggle"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Buzzer750Hz:inst8\|Buzzer:inst_Buzzer\|Buzzer_SinGen:b2v_inst_sinGen\|clk2 " "Node: Buzzer750Hz:inst8\|Buzzer:inst_Buzzer\|Buzzer_SinGen:b2v_inst_sinGen\|clk2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1711358155542 "|MorseZhytnboh|Buzzer750Hz:inst8|Buzzer:inst_Buzzer|Buzzer_SinGen:b2v_inst_sinGen|clk2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Buzzer750Hz:inst8\|Buzzer:inst_Buzzer\|Buzzer_AdcDac:b2v_inst_adcDacController\|dataInClock " "Node: Buzzer750Hz:inst8\|Buzzer:inst_Buzzer\|Buzzer_AdcDac:b2v_inst_adcDacController\|dataInClock was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1711358155542 "|MorseZhytnboh|Buzzer750Hz:inst8|Buzzer:inst_Buzzer|Buzzer_AdcDac:b2v_inst_adcDacController|dataInClock"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1711358155546 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.044 " "Worst-case setup slack is 15.044" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711358155570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711358155570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.044         0.000 CLOCK_50  " "   15.044         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711358155570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   51.358         0.000 inst8\|inst_Buzzer\|b2v_inst_clockGenrator\|audioPllClockGen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   51.358         0.000 inst8\|inst_Buzzer\|b2v_inst_clockGenrator\|audioPllClockGen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711358155570 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1711358155570 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711358155578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711358155578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354         0.000 CLOCK_50  " "    0.354         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711358155578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354         0.000 inst8\|inst_Buzzer\|b2v_inst_clockGenrator\|audioPllClockGen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.354         0.000 inst8\|inst_Buzzer\|b2v_inst_clockGenrator\|audioPllClockGen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711358155578 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1711358155578 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 52.271 " "Worst-case recovery slack is 52.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711358155586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711358155586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   52.271         0.000 inst8\|inst_Buzzer\|b2v_inst_clockGenrator\|audioPllClockGen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   52.271         0.000 inst8\|inst_Buzzer\|b2v_inst_clockGenrator\|audioPllClockGen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711358155586 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1711358155586 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.490 " "Worst-case removal slack is 1.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711358155598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711358155598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.490         0.000 inst8\|inst_Buzzer\|b2v_inst_clockGenrator\|audioPllClockGen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.490         0.000 inst8\|inst_Buzzer\|b2v_inst_clockGenrator\|audioPllClockGen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711358155598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1711358155598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.593 " "Worst-case minimum pulse width slack is 9.593" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711358155602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711358155602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.593         0.000 CLOCK_50  " "    9.593         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711358155602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.836         0.000 inst8\|inst_Buzzer\|b2v_inst_clockGenrator\|audioPllClockGen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   26.836         0.000 inst8\|inst_Buzzer\|b2v_inst_clockGenrator\|audioPllClockGen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711358155602 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1711358155602 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1711358155678 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Buzzer750Hz:inst8\|Buzzer:inst_Buzzer\|Buzzer_AudioCodec:b2v_inst_audioCodecController\|i2cClock20KHz " "Node: Buzzer750Hz:inst8\|Buzzer:inst_Buzzer\|Buzzer_AudioCodec:b2v_inst_audioCodecController\|i2cClock20KHz was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1711358155846 "|MorseZhytnboh|Buzzer750Hz:inst8|Buzzer:inst_Buzzer|Buzzer_AudioCodec:b2v_inst_audioCodecController|i2cClock20KHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Buzzer750Hz:inst8\|Buzzer:inst_Buzzer\|Buzzer_AudioCodec:b2v_inst_audioCodecController\|currentState.incrementMuxSelectBits " "Node: Buzzer750Hz:inst8\|Buzzer:inst_Buzzer\|Buzzer_AudioCodec:b2v_inst_audioCodecController\|currentState.incrementMuxSelectBits was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1711358155846 "|MorseZhytnboh|Buzzer750Hz:inst8|Buzzer:inst_Buzzer|Buzzer_AudioCodec:b2v_inst_audioCodecController|currentState.incrementMuxSelectBits"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ClockDivider:inst11\|q2 " "Node: ClockDivider:inst11\|q2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1711358155846 "|MorseZhytnboh|ClockDivider:inst11|q2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ClockDivider:inst10\|q2 " "Node: ClockDivider:inst10\|q2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1711358155846 "|MorseZhytnboh|ClockDivider:inst10|q2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Buzzer750Hz:inst8\|Buzzer:inst_Buzzer\|Buzzer_AdcDac:b2v_inst_adcDacController\|internalBitClock " "Node: Buzzer750Hz:inst8\|Buzzer:inst_Buzzer\|Buzzer_AdcDac:b2v_inst_adcDacController\|internalBitClock was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1711358155846 "|MorseZhytnboh|Buzzer750Hz:inst8|Buzzer:inst_Buzzer|Buzzer_AdcDac:b2v_inst_adcDacController|internalBitClock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Lcd16x2Text:inst20\|LcdController:b2v_inst2\|\\divider:toggle " "Node: Lcd16x2Text:inst20\|LcdController:b2v_inst2\|\\divider:toggle was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1711358155846 "|MorseZhytnboh|Lcd16x2Text:inst20|LcdController:b2v_inst2|\divider:toggle"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Buzzer750Hz:inst8\|Buzzer:inst_Buzzer\|Buzzer_SinGen:b2v_inst_sinGen\|clk2 " "Node: Buzzer750Hz:inst8\|Buzzer:inst_Buzzer\|Buzzer_SinGen:b2v_inst_sinGen\|clk2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1711358155846 "|MorseZhytnboh|Buzzer750Hz:inst8|Buzzer:inst_Buzzer|Buzzer_SinGen:b2v_inst_sinGen|clk2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Buzzer750Hz:inst8\|Buzzer:inst_Buzzer\|Buzzer_AdcDac:b2v_inst_adcDacController\|dataInClock " "Node: Buzzer750Hz:inst8\|Buzzer:inst_Buzzer\|Buzzer_AdcDac:b2v_inst_adcDacController\|dataInClock was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1711358155846 "|MorseZhytnboh|Buzzer750Hz:inst8|Buzzer:inst_Buzzer|Buzzer_AdcDac:b2v_inst_adcDacController|dataInClock"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1711358155850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.259 " "Worst-case setup slack is 17.259" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711358155894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711358155894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.259         0.000 CLOCK_50  " "   17.259         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711358155894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   52.636         0.000 inst8\|inst_Buzzer\|b2v_inst_clockGenrator\|audioPllClockGen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   52.636         0.000 inst8\|inst_Buzzer\|b2v_inst_clockGenrator\|audioPllClockGen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711358155894 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1711358155894 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.182 " "Worst-case hold slack is 0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711358155910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711358155910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182         0.000 CLOCK_50  " "    0.182         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711358155910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182         0.000 inst8\|inst_Buzzer\|b2v_inst_clockGenrator\|audioPllClockGen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.182         0.000 inst8\|inst_Buzzer\|b2v_inst_clockGenrator\|audioPllClockGen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711358155910 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1711358155910 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 53.143 " "Worst-case recovery slack is 53.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711358155922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711358155922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   53.143         0.000 inst8\|inst_Buzzer\|b2v_inst_clockGenrator\|audioPllClockGen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   53.143         0.000 inst8\|inst_Buzzer\|b2v_inst_clockGenrator\|audioPllClockGen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711358155922 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1711358155922 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.786 " "Worst-case removal slack is 0.786" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711358155934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711358155934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.786         0.000 inst8\|inst_Buzzer\|b2v_inst_clockGenrator\|audioPllClockGen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.786         0.000 inst8\|inst_Buzzer\|b2v_inst_clockGenrator\|audioPllClockGen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711358155934 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1711358155934 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.265 " "Worst-case minimum pulse width slack is 9.265" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711358155946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711358155946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.265         0.000 CLOCK_50  " "    9.265         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711358155946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.905         0.000 inst8\|inst_Buzzer\|b2v_inst_clockGenrator\|audioPllClockGen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   26.905         0.000 inst8\|inst_Buzzer\|b2v_inst_clockGenrator\|audioPllClockGen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711358155946 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1711358155946 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1711358156879 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1711358156879 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 93 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4664 " "Peak virtual memory: 4664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1711358157039 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 25 10:15:57 2024 " "Processing ended: Mon Mar 25 10:15:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1711358157039 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1711358157039 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1711358157039 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1711358157039 ""}
