<stg><name>myproject</name>


<trans_list>

<trans id="267" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:10  %x_V_read = call i128 @_ssdm_op_Read.ap_vld.i128P(i128* %x_V)

]]></Node>
<StgValue><ssdm name="x_V_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:11  %p_Val2_8 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %x_V_read, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:13  %r_V_9 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %p_Val2_8, i1 false)

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:14  %p_Val2_s = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %x_V_read, i32 112, i32 119)

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:16  %lhs_V = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %p_Val2_s, i2 0)

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:17  %sext_ln1193 = sext i9 %r_V_9 to i10

]]></Node>
<StgValue><ssdm name="sext_ln1193"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:18  %ret_V_21 = sub i10 %lhs_V, %sext_ln1193

]]></Node>
<StgValue><ssdm name="ret_V_21"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:19  %trunc_ln = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %ret_V_21, i32 2, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:20  %p_s = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln)

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:25  %p_Val2_1 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %x_V_read, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:26  %sext_ln1118 = sext i8 %p_Val2_1 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:27  %tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %x_V_read, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:28  %sext_ln1192 = sext i8 %tmp_8 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1192"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:29  %mul_ln1192 = mul i12 %sext_ln1118, %sext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:30  %mul_ln1192_1 = mul i12 %sext_ln1192, %mul_ln1192

]]></Node>
<StgValue><ssdm name="mul_ln1192_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:31  %p_Val2_2 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %x_V_read, i32 120, i32 127)

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:32  %lhs_V_1 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %p_Val2_2, i4 0)

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:33  %ret_V_22 = add i12 %mul_ln1192_1, %lhs_V_1

]]></Node>
<StgValue><ssdm name="ret_V_22"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:34  %trunc_ln708_1 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %ret_V_22, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:46  %sext_ln1192_4 = sext i8 %tmp_8 to i10

]]></Node>
<StgValue><ssdm name="sext_ln1192_4"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:61  %mul_ln1192_2 = mul i10 %sext_ln1192_4, %sext_ln1192_4

]]></Node>
<StgValue><ssdm name="mul_ln1192_2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="7" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:73  %tmp_9 = call i7 @_ssdm_op_PartSelect.i7.i128.i32.i32(i128 %x_V_read, i32 24, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:74  %r_V_s = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_9, i3 0)

]]></Node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:75  %add_ln1192_7 = add i10 -4, %r_V_s

]]></Node>
<StgValue><ssdm name="add_ln1192_7"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:76  %trunc_ln708_5 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %add_ln1192_7, i32 2, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln708_5"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:77  %p_5 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_5)

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="12" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:103  %sext_ln700_2 = sext i8 %p_Val2_s to i12

]]></Node>
<StgValue><ssdm name="sext_ln700_2"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:104  %sext_ln1118_3 = sext i8 %p_Val2_s to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:105  %r_V_12 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %p_Val2_s, i1 false)

]]></Node>
<StgValue><ssdm name="r_V_12"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:106  %sext_ln703_3 = sext i9 %r_V_12 to i10

]]></Node>
<StgValue><ssdm name="sext_ln703_3"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:107  %ret_V_30 = sub i10 %sext_ln703_3, %sext_ln1193

]]></Node>
<StgValue><ssdm name="ret_V_30"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:108  %sext_ln1193_1 = sext i10 %ret_V_30 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1193_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:109  %add_ln1192_13 = add i11 16, %sext_ln1193_1

]]></Node>
<StgValue><ssdm name="add_ln1192_13"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:110  %sext_ln1118_4 = sext i11 %add_ln1192_13 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_4"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:111  %mul_ln1118 = mul i16 %sext_ln1118_4, %sext_ln1118_4

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:124  %mul_ln700_1 = mul i12 %sext_ln700_2, %sext_ln700_2

]]></Node>
<StgValue><ssdm name="mul_ln700_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:148  %add_ln1192_21 = add i10 -28, %r_V_s

]]></Node>
<StgValue><ssdm name="add_ln1192_21"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:149  %add_ln1192_22 = add i10 %lhs_V, %add_ln1192_21

]]></Node>
<StgValue><ssdm name="add_ln1192_22"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:150  %trunc_ln708_10 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %add_ln1192_22, i32 2, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln708_10"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:151  %p_1 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_10)

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:155  %sext_ln1118_5 = sext i10 %lhs_V to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_5"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:156  %r_V_16 = sub i11 %sext_ln1118_5, %sext_ln1118_3

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:157  %add_ln1192_23 = add i11 16, %r_V_16

]]></Node>
<StgValue><ssdm name="add_ln1192_23"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:158  %sext_ln1118_6 = sext i11 %add_ln1192_23 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_6"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:159  %mul_ln1118_3 = mul i16 %sext_ln1118_6, %sext_ln1118_6

]]></Node>
<StgValue><ssdm name="mul_ln1118_3"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:160  %shl_ln1118_1 = shl i16 %mul_ln1118_3, 4

]]></Node>
<StgValue><ssdm name="shl_ln1118_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:161  %shl_ln1118_2 = shl i16 %mul_ln1118_3, 1

]]></Node>
<StgValue><ssdm name="shl_ln1118_2"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:162  %r_V_17 = add i16 %shl_ln1118_2, %shl_ln1118_1

]]></Node>
<StgValue><ssdm name="r_V_17"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:163  %trunc_ln708_11 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %r_V_17, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln708_11"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="59" st_id="2" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:20  %p_s = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln)

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:35  %p_Val2_3 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_1)

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:43  %sext_ln1192_3 = sext i8 %p_Val2_2 to i10

]]></Node>
<StgValue><ssdm name="sext_ln1192_3"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:44  %lhs_V_2 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %p_Val2_2, i2 0)

]]></Node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:45  %sub_ln1192_3 = sub i10 %sext_ln1192_3, %lhs_V_2

]]></Node>
<StgValue><ssdm name="sub_ln1192_3"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:47  %shl_ln1 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_8, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:48  %sub_ln1192 = sub i10 %shl_ln1, %sext_ln1192_4

]]></Node>
<StgValue><ssdm name="sub_ln1192"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:49  %add_ln1192_2 = add i10 %sub_ln1192, %sub_ln1192_3

]]></Node>
<StgValue><ssdm name="add_ln1192_2"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:50  %ret_V_24 = add i10 12, %add_ln1192_2

]]></Node>
<StgValue><ssdm name="ret_V_24"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:51  %trunc_ln708_2 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %ret_V_24, i32 2, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln708_2"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:52  %p_Val2_4 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_2)

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:58  %p_Val2_5 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %tmp_8)

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:62  %add_ln1192_5 = add i10 %mul_ln1192_2, %lhs_V_2

]]></Node>
<StgValue><ssdm name="add_ln1192_5"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:63  %rhs_V_1 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %p_Val2_8, i2 0)

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:64  %sub_ln1192_1 = sub i10 %add_ln1192_5, %rhs_V_1

]]></Node>
<StgValue><ssdm name="sub_ln1192_1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:65  %ret_V_26 = add i10 -28, %sub_ln1192_1

]]></Node>
<StgValue><ssdm name="ret_V_26"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:66  %trunc_ln708_4 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %ret_V_26, i32 2, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln708_4"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:67  %p_Val2_s_26 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_4)

]]></Node>
<StgValue><ssdm name="p_Val2_s_26"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:77  %p_5 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_5)

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:83  %p_6 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %p_Val2_s)

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:91  %ret_V_28 = add i10 -20, %mul_ln1192_2

]]></Node>
<StgValue><ssdm name="ret_V_28"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:92  %trunc_ln708_7 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %ret_V_28, i32 2, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln708_7"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:93  %p_064 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_7)

]]></Node>
<StgValue><ssdm name="p_064"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:112  %shl_ln1118 = shl i16 %mul_ln1118, 3

]]></Node>
<StgValue><ssdm name="shl_ln1118"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:113  %r_V_13 = add i16 %mul_ln1118, %shl_ln1118

]]></Node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:114  %trunc_ln708_8 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %r_V_13, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln708_8"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:115  %p_7 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_8)

]]></Node>
<StgValue><ssdm name="p_7"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:125  %mul_ln700_2 = mul i12 13, %mul_ln700_1

]]></Node>
<StgValue><ssdm name="mul_ln700_2"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:126  %mul_ln700_3 = mul i12 52, %sext_ln700_2

]]></Node>
<StgValue><ssdm name="mul_ln700_3"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:127  %add_ln700_1 = add i12 %mul_ln700_2, %mul_ln700_3

]]></Node>
<StgValue><ssdm name="add_ln700_1"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:151  %p_1 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_10)

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:164  %p_Val2_9 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_11)

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="10" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:165  %sext_ln1118_7 = sext i8 %p_Val2_8 to i10

]]></Node>
<StgValue><ssdm name="sext_ln1118_7"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:166  %mul_ln1192_5 = mul i10 %sext_ln1118_7, %sext_ln1118_7

]]></Node>
<StgValue><ssdm name="mul_ln1192_5"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:167  %ret_V_35 = add i10 -12, %mul_ln1192_5

]]></Node>
<StgValue><ssdm name="ret_V_35"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:168  %trunc_ln708_12 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %ret_V_35, i32 2, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln708_12"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="12" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:12  %sext_ln727 = sext i8 %p_Val2_8 to i12

]]></Node>
<StgValue><ssdm name="sext_ln727"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:20  %p_s = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln)

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:35  %p_Val2_3 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_1)

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:52  %p_Val2_4 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_2)

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:58  %p_Val2_5 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %tmp_8)

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:67  %p_Val2_s_26 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_4)

]]></Node>
<StgValue><ssdm name="p_Val2_s_26"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:77  %p_5 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_5)

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:83  %p_6 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %p_Val2_s)

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:93  %p_064 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_7)

]]></Node>
<StgValue><ssdm name="p_064"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:115  %p_7 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_8)

]]></Node>
<StgValue><ssdm name="p_7"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:122  %add_ln703 = add i8 -3, %p_Val2_8

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:123  %p_060 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %add_ln703)

]]></Node>
<StgValue><ssdm name="p_060"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:128  %rhs_V_3 = mul i12 104, %sext_ln727

]]></Node>
<StgValue><ssdm name="rhs_V_3"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:129  %ret_V_32 = add i12 %add_ln700_1, %rhs_V_3

]]></Node>
<StgValue><ssdm name="ret_V_32"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:130  %trunc_ln708_s = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %ret_V_32, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:138  %add_ln703_1 = add i8 %p_Val2_8, %p_Val2_2

]]></Node>
<StgValue><ssdm name="add_ln703_1"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:139  %p_Val2_7 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %add_ln703_1)

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:151  %p_1 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_10)

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:164  %p_Val2_9 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_11)

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:169  %p_Val2_6 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_12)

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="115" st_id="4" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:20  %p_s = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln)

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:35  %p_Val2_3 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_1)

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:52  %p_Val2_4 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_2)

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:58  %p_Val2_5 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %tmp_8)

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:67  %p_Val2_s_26 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_4)

]]></Node>
<StgValue><ssdm name="p_Val2_s_26"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:77  %p_5 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_5)

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:83  %p_6 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %p_Val2_s)

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:93  %p_064 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_7)

]]></Node>
<StgValue><ssdm name="p_064"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:115  %p_7 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_8)

]]></Node>
<StgValue><ssdm name="p_7"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:123  %p_060 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %add_ln703)

]]></Node>
<StgValue><ssdm name="p_060"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:131  %p_059 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_s)

]]></Node>
<StgValue><ssdm name="p_059"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:139  %p_Val2_7 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %add_ln703_1)

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:151  %p_1 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_10)

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:164  %p_Val2_9 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_11)

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:169  %p_Val2_6 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_12)

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:176  %add_ln703_2 = add i8 5, %p_Val2_s

]]></Node>
<StgValue><ssdm name="add_ln703_2"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:177  %p_0 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %add_ln703_2)

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="132" st_id="5" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:20  %p_s = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln)

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:35  %p_Val2_3 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_1)

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:52  %p_Val2_4 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_2)

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:58  %p_Val2_5 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %tmp_8)

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:67  %p_Val2_s_26 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_4)

]]></Node>
<StgValue><ssdm name="p_Val2_s_26"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:77  %p_5 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_5)

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:83  %p_6 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %p_Val2_s)

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:93  %p_064 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_7)

]]></Node>
<StgValue><ssdm name="p_064"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:115  %p_7 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_8)

]]></Node>
<StgValue><ssdm name="p_7"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:123  %p_060 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %add_ln703)

]]></Node>
<StgValue><ssdm name="p_060"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:131  %p_059 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_s)

]]></Node>
<StgValue><ssdm name="p_059"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:139  %p_Val2_7 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %add_ln703_1)

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:151  %p_1 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_10)

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:164  %p_Val2_9 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_11)

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:169  %p_Val2_6 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_12)

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:177  %p_0 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %add_ln703_2)

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:15  %lhs_V_4 = sext i8 %p_Val2_s to i9

]]></Node>
<StgValue><ssdm name="lhs_V_4"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:21  %sext_ln1116 = sext i4 %p_s to i8

]]></Node>
<StgValue><ssdm name="sext_ln1116"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:22  %r_V_10 = mul i8 %sext_ln1116, %sext_ln1116

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:23  %add_ln700 = add i8 -4, %r_V_10

]]></Node>
<StgValue><ssdm name="add_ln700"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:35  %p_Val2_3 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_1)

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:36  %sext_ln1192_1 = sext i8 %p_Val2_1 to i9

]]></Node>
<StgValue><ssdm name="sext_ln1192_1"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:37  %sext_ln1192_2 = sext i4 %p_Val2_3 to i9

]]></Node>
<StgValue><ssdm name="sext_ln1192_2"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:38  %ret_V_23 = sub i9 %sext_ln1192_2, %sext_ln1192_1

]]></Node>
<StgValue><ssdm name="ret_V_23"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:39  %add_ln1192 = add i9 15, %ret_V_23

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:52  %p_Val2_4 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_2)

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:58  %p_Val2_5 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %tmp_8)

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:67  %p_Val2_s_26 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_4)

]]></Node>
<StgValue><ssdm name="p_Val2_s_26"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:83  %p_6 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %p_Val2_s)

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:90  %r_V_11 = sub i9 0, %lhs_V_4

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:93  %p_064 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_7)

]]></Node>
<StgValue><ssdm name="p_064"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="13" op_0_bw="13" op_1_bw="9" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:94  %lhs_V_6 = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %r_V_11, i4 0)

]]></Node>
<StgValue><ssdm name="lhs_V_6"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="14" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:95  %sext_ln703_2 = sext i13 %lhs_V_6 to i14

]]></Node>
<StgValue><ssdm name="sext_ln703_2"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:96  %rhs_V_2 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_8, i5 0)

]]></Node>
<StgValue><ssdm name="rhs_V_2"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="14" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:97  %sext_ln728 = sext i13 %rhs_V_2 to i14

]]></Node>
<StgValue><ssdm name="sext_ln728"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:98  %ret_V_29 = add i14 %sext_ln703_2, %sext_ln728

]]></Node>
<StgValue><ssdm name="ret_V_29"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:100  %tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %p_6, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="14" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:101  %sext_ln1192_9 = sext i9 %tmp_s to i14

]]></Node>
<StgValue><ssdm name="sext_ln1192_9"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:102  %add_ln1192_14 = add i14 %ret_V_29, %sext_ln1192_9

]]></Node>
<StgValue><ssdm name="add_ln1192_14"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:115  %p_7 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_8)

]]></Node>
<StgValue><ssdm name="p_7"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:116  %tmp_1 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %p_7, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="14" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:117  %sext_ln1192_10 = sext i9 %tmp_1 to i14

]]></Node>
<StgValue><ssdm name="sext_ln1192_10"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:118  %add_ln1192_15 = add i14 %add_ln1192_14, %sext_ln1192_10

]]></Node>
<StgValue><ssdm name="add_ln1192_15"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:119  %ret_V_31 = add i14 -192, %add_ln1192_15

]]></Node>
<StgValue><ssdm name="ret_V_31"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:120  %trunc_ln708_9 = call i8 @_ssdm_op_PartSelect.i8.i14.i32.i32(i14 %ret_V_31, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="trunc_ln708_9"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:123  %p_060 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %add_ln703)

]]></Node>
<StgValue><ssdm name="p_060"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:131  %p_059 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_s)

]]></Node>
<StgValue><ssdm name="p_059"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="9" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:132  %rhs_V_4 = sext i8 %p_Val2_2 to i9

]]></Node>
<StgValue><ssdm name="rhs_V_4"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:133  %ret_V_33 = add nsw i9 %rhs_V_4, %lhs_V_4

]]></Node>
<StgValue><ssdm name="ret_V_33"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:139  %p_Val2_7 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %add_ln703_1)

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:164  %p_Val2_9 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_11)

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:169  %p_Val2_6 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_12)

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:177  %p_0 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %add_ln703_2)

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="185" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="14" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:24  %sext_ln700 = sext i8 %add_ln700 to i14

]]></Node>
<StgValue><ssdm name="sext_ln700"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="14" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:40  %sext_ln700_1 = sext i9 %add_ln1192 to i14

]]></Node>
<StgValue><ssdm name="sext_ln700_1"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:41  %mul_ln700 = mul i14 %sext_ln700, %sext_ln700_1

]]></Node>
<StgValue><ssdm name="mul_ln700"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="18" op_0_bw="18" op_1_bw="14" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:42  %shl_ln = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %mul_ln700, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:53  %tmp_5 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %p_Val2_4, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="18" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:54  %rhs_V = sext i14 %tmp_5 to i18

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:55  %ret_V_25 = sub i18 %shl_ln, %rhs_V

]]></Node>
<StgValue><ssdm name="ret_V_25"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:56  %trunc_ln708_3 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %ret_V_25, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:59  %sext_ln703 = sext i4 %p_Val2_5 to i5

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:60  %ret_V = add i5 -6, %sext_ln703

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:68  %sext_ln703_1 = sext i4 %p_Val2_s_26 to i5

]]></Node>
<StgValue><ssdm name="sext_ln703_1"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:69  %ret_V_7 = add i5 -4, %sext_ln703_1

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:70  %sext_ln1116_1 = sext i5 %ret_V to i10

]]></Node>
<StgValue><ssdm name="sext_ln1116_1"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:71  %sext_ln1118_1 = sext i5 %ret_V_7 to i10

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:72  %r_V = mul i10 %sext_ln1118_1, %sext_ln1116_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:99  %sext_ln1118_2 = sext i4 %p_6 to i8

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:123  %p_060 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %add_ln703)

]]></Node>
<StgValue><ssdm name="p_060"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:131  %p_059 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_s)

]]></Node>
<StgValue><ssdm name="p_059"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:134  %r_V_14 = mul i8 %sext_ln1118_2, %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:135  %lhs_V_5 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %ret_V_33, i2 0)

]]></Node>
<StgValue><ssdm name="lhs_V_5"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="12" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:136  %sext_ln1192_11 = sext i8 %r_V_14 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1192_11"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="12" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:137  %sext_ln1192_12 = sext i11 %lhs_V_5 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1192_12"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:139  %p_Val2_7 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %add_ln703_1)

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:140  %tmp_2 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %p_Val2_7, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:141  %sext_ln1192_13 = sext i6 %tmp_2 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1192_13"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:142  %add_ln1192_19 = add i12 %sext_ln1192_12, %sext_ln1192_11

]]></Node>
<StgValue><ssdm name="add_ln1192_19"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:143  %add_ln1192_20 = add i12 %sext_ln1192_13, %add_ln1192_19

]]></Node>
<StgValue><ssdm name="add_ln1192_20"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:144  %shl_ln2 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %add_ln1192_20, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:145  %ret_V_34 = sub i14 -16, %shl_ln2

]]></Node>
<StgValue><ssdm name="ret_V_34"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:146  %trunc_ln708_6 = call i8 @_ssdm_op_PartSelect.i8.i14.i32.i32(i14 %ret_V_34, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="trunc_ln708_6"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:169  %p_Val2_6 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_12)

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:177  %p_0 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %add_ln703_2)

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="217" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:78  %sext_ln1192_5 = sext i4 %p_5 to i5

]]></Node>
<StgValue><ssdm name="sext_ln1192_5"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:79  %ret_V_8 = add i5 -4, %sext_ln1192_5

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="15" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:80  %sext_ln1192_6 = sext i10 %r_V to i15

]]></Node>
<StgValue><ssdm name="sext_ln1192_6"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="15" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:81  %sext_ln1192_7 = sext i5 %ret_V_8 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1192_7"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:82  %mul_ln1192_3 = mul i15 %sext_ln1192_7, %sext_ln1192_6

]]></Node>
<StgValue><ssdm name="mul_ln1192_3"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:131  %p_059 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %trunc_ln708_s)

]]></Node>
<StgValue><ssdm name="p_059"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:152  %sext_ln1116_2 = sext i4 %p_1 to i8

]]></Node>
<StgValue><ssdm name="sext_ln1116_2"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:153  %r_V_15 = mul i8 %sext_ln1116_2, %sext_ln1116_2

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="13" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:154  %sext_ln1118_8 = sext i8 %r_V_15 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1118_8"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="5" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:170  %sext_ln703_5 = sext i4 %p_Val2_9 to i5

]]></Node>
<StgValue><ssdm name="sext_ln703_5"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="5" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:171  %sext_ln703_6 = sext i4 %p_Val2_6 to i5

]]></Node>
<StgValue><ssdm name="sext_ln703_6"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:172  %ret_V_36 = sub i5 %sext_ln703_5, %sext_ln703_6

]]></Node>
<StgValue><ssdm name="ret_V_36"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="13" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:173  %sext_ln1192_14 = sext i5 %ret_V_36 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1192_14"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:174  %mul_ln1192_6 = mul i13 %sext_ln1192_14, %sext_ln1118_8

]]></Node>
<StgValue><ssdm name="mul_ln1192_6"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:177  %p_0 = call fastcc i4 @"sin_lut<ap_fixed<8, 6, 5, 3, 0> >"(i8 %add_ln703_2)

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="232" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:0  call void (...)* @_ssdm_op_SpecBitsMap(i8* %y_4_V), !map !169

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:1  call void (...)* @_ssdm_op_SpecBitsMap(i8* %y_3_V), !map !175

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="234" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:2  call void (...)* @_ssdm_op_SpecBitsMap(i8* %y_2_V), !map !181

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="235" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:3  call void (...)* @_ssdm_op_SpecBitsMap(i8* %y_1_V), !map !187

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="236" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:4  call void (...)* @_ssdm_op_SpecBitsMap(i8* %y_0_V), !map !193

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="237" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:5  call void (...)* @_ssdm_op_SpecBitsMap(i128* %x_V), !map !199

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="238" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:6  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="239" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:7  call void (...)* @_ssdm_op_SpecInterface(i128* %x_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="240" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="0" op_20_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:8  call void (...)* @_ssdm_op_SpecInterface(i8* %y_0_V, i8* %y_1_V, i8* %y_2_V, i8* %y_3_V, i8* %y_4_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln32"/></StgValue>
</operation>

<operation id="241" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:9  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln33"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:57  call void @_ssdm_op_Write.ap_vld.i8P(i8* %y_0_V, i8 %trunc_ln708_3)

]]></Node>
<StgValue><ssdm name="write_ln50"/></StgValue>
</operation>

<operation id="243" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="15" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:84  %sext_ln1192_8 = sext i4 %p_6 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1192_8"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:85  %mul_ln1192_4 = mul i15 %sext_ln1192_8, %mul_ln1192_3

]]></Node>
<StgValue><ssdm name="mul_ln1192_4"/></StgValue>
</operation>

<operation id="245" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:86  %ret_V_27 = add i15 -1024, %mul_ln1192_4

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="7" op_0_bw="7" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:87  %tmp = call i7 @_ssdm_op_PartSelect.i7.i15.i32.i32(i15 %ret_V_27, i32 8, i32 14)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:88  %sext_ln708 = sext i7 %tmp to i8

]]></Node>
<StgValue><ssdm name="sext_ln708"/></StgValue>
</operation>

<operation id="248" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:89  call void @_ssdm_op_Write.ap_vld.i8P(i8* %y_1_V, i8 %sext_ln708)

]]></Node>
<StgValue><ssdm name="write_ln51"/></StgValue>
</operation>

<operation id="249" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:121  call void @_ssdm_op_Write.ap_vld.i8P(i8* %y_2_V, i8 %trunc_ln708_9)

]]></Node>
<StgValue><ssdm name="write_ln52"/></StgValue>
</operation>

<operation id="250" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:147  call void @_ssdm_op_Write.ap_vld.i8P(i8* %y_3_V, i8 %trunc_ln708_6)

]]></Node>
<StgValue><ssdm name="write_ln53"/></StgValue>
</operation>

<operation id="251" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="14" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:175  %sext_ln1192_15 = sext i13 %mul_ln1192_6 to i14

]]></Node>
<StgValue><ssdm name="sext_ln1192_15"/></StgValue>
</operation>

<operation id="252" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="14" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:178  %sext_ln1192_16 = sext i4 %p_0 to i14

]]></Node>
<StgValue><ssdm name="sext_ln1192_16"/></StgValue>
</operation>

<operation id="253" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:179  %mul_ln1192_7 = mul i14 %sext_ln1192_16, %sext_ln1192_15

]]></Node>
<StgValue><ssdm name="mul_ln1192_7"/></StgValue>
</operation>

<operation id="254" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:180  %ret_V_37 = add i14 -256, %mul_ln1192_7

]]></Node>
<StgValue><ssdm name="ret_V_37"/></StgValue>
</operation>

<operation id="255" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:181  %trunc_ln708_13 = call i8 @_ssdm_op_PartSelect.i8.i14.i32.i32(i14 %ret_V_37, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="trunc_ln708_13"/></StgValue>
</operation>

<operation id="256" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:182  call void @_ssdm_op_Write.ap_vld.i8P(i8* %y_4_V, i8 %trunc_ln708_13)

]]></Node>
<StgValue><ssdm name="write_ln54"/></StgValue>
</operation>

<operation id="257" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:183  ret void

]]></Node>
<StgValue><ssdm name="ret_ln56"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
