ARM GAS  /tmp/ccu598KY.s 			page 1


   1              		.cpu cortex-m33
   2              		.arch armv8-m.main
   3              		.fpu fpv4-sp-d16
   4              		.arch_extension dsp
   5              		.eabi_attribute 27, 1
   6              		.eabi_attribute 28, 1
   7              		.eabi_attribute 20, 1
   8              		.eabi_attribute 21, 1
   9              		.eabi_attribute 23, 3
  10              		.eabi_attribute 24, 1
  11              		.eabi_attribute 25, 1
  12              		.eabi_attribute 26, 1
  13              		.eabi_attribute 30, 1
  14              		.eabi_attribute 34, 1
  15              		.eabi_attribute 18, 4
  16              		.file	"stm32u5xx_hal_adc_ex.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.HAL_ADCEx_Calibration_Start,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_ADCEx_Calibration_Start
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_ADCEx_Calibration_Start:
  28              	.LVL0:
  29              	.LFB345:
  30              		.file 1 "Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c"
   1:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** /**
   2:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   ******************************************************************************
   3:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @file    stm32u5xx_hal_adc_ex.c
   4:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @author  MCD Application Team
   5:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @brief   This file provides firmware functions to manage the following
   6:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *          functionalities of the Analog to Digital Converter (ADC)
   7:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *          peripheral:
   8:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *           + Operation functions
   9:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *             ++ Start, stop, get result of conversions of ADC group injected,
  10:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *                using 2 possible modes: polling, interruption.
  11:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *             ++ Calibration
  12:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *               +++ ADC automatic self-calibration
  13:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *               +++ Calibration factors get or set
  14:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *             ++ Multimode feature when available
  15:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *           + Control functions
  16:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *             ++ Channels configuration on ADC group injected
  17:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *           + State functions
  18:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *             ++ ADC group injected contexts queue management
  19:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *          Other functions (generic functions) are available in file
  20:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *          "stm32u5xx_hal_adc.c".
  21:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *
  22:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   ******************************************************************************
  23:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @attention
  24:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *
  25:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * Copyright (c) 2021 STMicroelectronics.
  26:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * All rights reserved.
  27:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *
  28:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * This software is licensed under terms that can be found in the LICENSE file
ARM GAS  /tmp/ccu598KY.s 			page 2


  29:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * in the root directory of this software component.
  30:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  31:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *
  32:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   ******************************************************************************
  33:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   @verbatim
  34:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   [..]
  35:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   (@) Sections "ADC peripheral features" and "How to use this driver" are
  36:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       available in file of generic functions "stm32u5xx_hal_adc.c".
  37:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   [..]
  38:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   @endverbatim
  39:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   ******************************************************************************
  40:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   */
  41:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
  42:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** /* Includes ------------------------------------------------------------------*/
  43:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** #include "stm32u5xx_hal.h"
  44:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
  45:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** /** @addtogroup STM32U5xx_HAL_Driver
  46:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @{
  47:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   */
  48:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
  49:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** /** @defgroup ADCEx ADCEx
  50:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @brief ADC Extended HAL module driver
  51:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @{
  52:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   */
  53:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
  54:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** #ifdef HAL_ADC_MODULE_ENABLED
  55:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
  56:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** /* Private typedef -----------------------------------------------------------*/
  57:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** /* Private define ------------------------------------------------------------*/
  58:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
  59:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** /** @defgroup ADCEx_Private_Constants ADC Extended Private Constants
  60:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @{
  61:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   */
  62:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
  63:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** #define ADC_JSQR_FIELDS  ((ADC_JSQR_JL | ADC_JSQR_JEXTSEL | ADC_JSQR_JEXTEN |\
  64:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                            ADC_JSQR_JSQ1  | ADC_JSQR_JSQ2 |\
  65:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                            ADC_JSQR_JSQ3 | ADC_JSQR_JSQ4 ))  /*!< ADC_JSQR fields of parameters tha
  66:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** once the ADC is enabled */
  67:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
  68:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** /* Fixed timeout value for ADC calibration.                                   */
  69:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** /* Values defined to be higher than worst cases: maximum ratio between ADC    */
  70:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** /* and CPU clock frequencies.                                                 */
  71:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** /* Example of profile low frequency : ADC frequency minimum 140kHz (cf        */
  72:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** /* datasheet for ADC4), CPU frequency 160MHz.                                 */
  73:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** /* Calibration time max = 25502 / fADC (refer to datasheet)                   */
  74:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** /*                      = 29M CPU cycles                                      */
  75:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** #define ADC_CALIBRATION_TIMEOUT         (29000000U)   /*!< ADC calibration time-out value */
  76:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
  77:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** /**
  78:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @}
  79:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   */
  80:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
  81:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** /* Private macro -------------------------------------------------------------*/
  82:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** /* Private variables ---------------------------------------------------------*/
  83:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** /* Private function prototypes -----------------------------------------------*/
  84:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** /* Exported functions --------------------------------------------------------*/
  85:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
ARM GAS  /tmp/ccu598KY.s 			page 3


  86:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** /** @defgroup ADCEx_Exported_Functions ADC Extended Exported Functions
  87:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @{
  88:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   */
  89:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
  90:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** /** @defgroup ADCEx_Exported_Functions_Group1 Extended Input and Output operation functions
  91:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @brief    Extended IO operation functions
  92:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *
  93:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** @verbatim
  94:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****  ===============================================================================
  95:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                       ##### IO operation functions #####
  96:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****  ===============================================================================
  97:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     [..]  This section provides functions allowing to:
  98:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
  99:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       (+) Perform the ADC self-calibration for single or differential ending.
 100:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       (+) Get calibration factors for single or differential ending.
 101:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       (+) Set calibration factors for single or differential ending.
 102:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 103:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       (+) Start conversion of ADC group injected.
 104:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       (+) Stop conversion of ADC group injected.
 105:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       (+) Poll for conversion complete on ADC group injected.
 106:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       (+) Get result of ADC group injected channel conversion.
 107:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       (+) Start conversion of ADC group injected and enable interruptions.
 108:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       (+) Stop conversion of ADC group injected and disable interruptions.
 109:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 110:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       (+) When multimode feature is available, start multimode and enable DMA transfer.
 111:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       (+) Stop multimode and disable ADC DMA transfer.
 112:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       (+) Get result of multimode conversion.
 113:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 114:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** @endverbatim
 115:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @{
 116:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   */
 117:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 118:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** /**
 119:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @brief  Perform an ADC automatic self-calibration
 120:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         Calibration prerequisite: ADC must be disabled (execute this
 121:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         function before HAL_ADC_Start() or after HAL_ADC_Stop() ).
 122:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @param  hadc       ADC handle
 123:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @param  CalibrationMode       Selection of calibration offset or
 124:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         linear calibration offset.
 125:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *           @arg ADC_CALIB_OFFSET       Channel in mode calibration offset
 126:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *           @arg ADC_CALIB_OFFSET_LINEARITY Channel in mode linear calibration offset
 127:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @param  SingleDiff Selection of single-ended or differential input
 128:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         This parameter can be one of the following values:
 129:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
 130:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
 131:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @retval HAL status
 132:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   */
 133:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, ui
 134:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** {
  31              		.loc 1 134 1 view -0
  32              		.cfi_startproc
  33              		@ args = 0, pretend = 0, frame = 8
  34              		@ frame_needed = 0, uses_anonymous_args = 0
  35              		.loc 1 134 1 is_stmt 0 view .LVU1
  36 0000 70B5     		push	{r4, r5, r6, lr}
  37              	.LCFI0:
  38              		.cfi_def_cfa_offset 16
ARM GAS  /tmp/ccu598KY.s 			page 4


  39              		.cfi_offset 4, -16
  40              		.cfi_offset 5, -12
  41              		.cfi_offset 6, -8
  42              		.cfi_offset 14, -4
  43 0002 82B0     		sub	sp, sp, #8
  44              	.LCFI1:
  45              		.cfi_def_cfa_offset 24
 135:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hal_status;
  46              		.loc 1 135 3 is_stmt 1 view .LVU2
 136:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   __IO uint32_t wait_loop_index = 0UL;
  47              		.loc 1 136 3 view .LVU3
  48              		.loc 1 136 17 is_stmt 0 view .LVU4
  49 0004 0023     		movs	r3, #0
  50 0006 0193     		str	r3, [sp, #4]
 137:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   uint32_t backup_setting_cfgr1;
  51              		.loc 1 137 3 is_stmt 1 view .LVU5
 138:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   uint32_t backup_setting_pwrr;
  52              		.loc 1 138 3 view .LVU6
 139:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 140:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   UNUSED(SingleDiff); /* STM32U5 calibration is not making difference between Single and Diff ended
  53              		.loc 1 140 3 view .LVU7
 141:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* We keep this to be inligne with old products API and for any further use */
 142:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 143:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Check the parameters */
 144:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  54              		.loc 1 144 3 view .LVU8
 145:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));
  55              		.loc 1 145 3 view .LVU9
 146:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 147:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   __HAL_LOCK(hadc);
  56              		.loc 1 147 3 view .LVU10
  57              		.loc 1 147 3 view .LVU11
  58 0008 90F87430 		ldrb	r3, [r0, #116]	@ zero_extendqisi2
  59 000c 012B     		cmp	r3, #1
  60 000e 00F0F280 		beq	.L21
  61 0012 0446     		mov	r4, r0
  62 0014 0D46     		mov	r5, r1
  63              		.loc 1 147 3 discriminator 2 view .LVU12
  64 0016 0123     		movs	r3, #1
  65 0018 80F87430 		strb	r3, [r0, #116]
  66              		.loc 1 147 3 discriminator 2 view .LVU13
 148:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 149:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Calibration prerequisite: ADC must be disabled. */
 150:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 151:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Disable the ADC (if not already disabled) */
 152:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   tmp_hal_status = ADC_Disable(hadc);
  67              		.loc 1 152 3 discriminator 2 view .LVU14
  68              		.loc 1 152 20 is_stmt 0 discriminator 2 view .LVU15
  69 001c FFF7FEFF 		bl	ADC_Disable
  70              	.LVL1:
 153:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 154:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Check if ADC is effectively disabled */
 155:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   if (tmp_hal_status == HAL_OK)
  71              		.loc 1 155 3 is_stmt 1 discriminator 2 view .LVU16
  72              		.loc 1 155 6 is_stmt 0 discriminator 2 view .LVU17
  73 0020 0028     		cmp	r0, #0
  74 0022 40F0DF80 		bne	.L3
ARM GAS  /tmp/ccu598KY.s 			page 5


 156:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   {
 157:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Set ADC state */
 158:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY, HAL_ADC_STATE_B
  75              		.loc 1 158 5 is_stmt 1 view .LVU18
  76 0026 A36F     		ldr	r3, [r4, #120]
  77 0028 23F48853 		bic	r3, r3, #4352
  78 002c 23F00203 		bic	r3, r3, #2
  79 0030 43F00203 		orr	r3, r3, #2
  80 0034 A367     		str	r3, [r4, #120]
 159:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 160:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     if (hadc->Instance == ADC4)
  81              		.loc 1 160 5 view .LVU19
  82              		.loc 1 160 13 is_stmt 0 view .LVU20
  83 0036 2268     		ldr	r2, [r4]
  84              		.loc 1 160 8 view .LVU21
  85 0038 704B     		ldr	r3, .L27
  86 003a 9A42     		cmp	r2, r3
  87 003c 22D0     		beq	.L23
  88              	.LBB243:
 161:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
 162:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Manage settings impacting calibration                                  */
 163:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* - Disable ADC mode auto power-off                                      */
 164:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* - Disable ADC DMA transfer request during calibration                  */
 165:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Note: Specificity of this STM32 series: Calibration factor is          */
 166:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /*       available in data register and also transferred by DMA.          */
 167:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /*       To not insert ADC calibration factor among ADC conversion data   */
 168:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /*       in array variable, DMA transfer must be disabled during          */
 169:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /*       calibration.                                                     */
 170:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       backup_setting_pwrr  = READ_BIT(hadc->Instance->PWRR, ADC4_PWRR_AUTOFF);
 171:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC4_CFGR1_DMAEN | ADC4_CFGR1_DMACFG);
 172:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       CLEAR_BIT(hadc->Instance->CFGR1, ADC4_CFGR1_DMAEN | ADC4_CFGR1_DMACFG);
 173:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       CLEAR_BIT(hadc->Instance->PWRR, ADC4_PWRR_AUTOFF);
 174:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 175:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Start ADC calibration in mode single-ended */
 176:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       LL_ADC_StartCalibration(hadc->Instance, LL_ADC_CALIB_OFFSET);
 177:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 178:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Wait for calibration completion */
 179:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 180:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
 181:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         wait_loop_index++;
 182:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 183:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         {
 184:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           /* Update ADC state machine to error */
 185:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_ERROR_INTERNAL)
 186:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 187:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           __HAL_UNLOCK(hadc);
 188:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 189:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           return HAL_ERROR;
 190:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         }
 191:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
 192:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 193:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Restore configuration after calibration */
 194:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 195:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       SET_BIT(hadc->Instance->PWRR, backup_setting_pwrr);
 196:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
 197:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     else /* ADC instance ADC1 or ADC2 */
 198:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
ARM GAS  /tmp/ccu598KY.s 			page 6


 199:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Get device information */
 200:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       uint32_t dev_id = READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID);
  89              		.loc 1 200 7 is_stmt 1 view .LVU22
  90              		.loc 1 200 25 is_stmt 0 view .LVU23
  91 003e 7049     		ldr	r1, .L27+4
  92 0040 0B68     		ldr	r3, [r1]
  93              		.loc 1 200 16 view .LVU24
  94 0042 C3F30B03 		ubfx	r3, r3, #0, #12
  95              	.LVL2:
 201:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       uint32_t rev_id = READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos;
  96              		.loc 1 201 7 is_stmt 1 view .LVU25
  97              		.loc 1 201 25 is_stmt 0 view .LVU26
  98 0046 0968     		ldr	r1, [r1]
  99              		.loc 1 201 72 view .LVU27
 100 0048 090C     		lsrs	r1, r1, #16
 101              	.LVL3:
 202:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 203:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Assess whether extended calibration is available on the selected device */
 204:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       if ((dev_id == 0x455UL) || (dev_id == 0x476UL)
 102              		.loc 1 204 7 is_stmt 1 view .LVU28
 103              		.loc 1 204 10 is_stmt 0 view .LVU29
 104 004a 40F2554C 		movw	ip, #1109
 105 004e 6345     		cmp	r3, ip
 106 0050 0CD0     		beq	.L11
 107              		.loc 1 204 31 discriminator 1 view .LVU30
 108 0052 40F2764C 		movw	ip, #1142
 109 0056 6345     		cmp	r3, ip
 110 0058 08D0     		beq	.L11
 205:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           || (((dev_id == 0x481UL) || (dev_id == 0x482UL)) && (rev_id >= 0x3000UL)))
 111              		.loc 1 205 36 view .LVU31
 112 005a A3F28143 		subw	r3, r3, #1153
 113              	.LVL4:
 114              		.loc 1 205 11 view .LVU32
 115 005e 012B     		cmp	r3, #1
 116 0060 00F29480 		bhi	.L12
 117              		.loc 1 205 60 discriminator 1 view .LVU33
 118 0064 B1F5405F 		cmp	r1, #12288
 119 0068 C0F09080 		bcc	.L12
 120              	.LVL5:
 121              	.L11:
 206:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
 207:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         /* Perform extended calibration */
 208:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         /* Refer to ref manual for extended calibration procedure details */
 209:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         tmp_hal_status = ADC_Enable(hadc);
 122              		.loc 1 209 9 is_stmt 1 view .LVU34
 123              		.loc 1 209 26 is_stmt 0 view .LVU35
 124 006c 2046     		mov	r0, r4
 125              	.LVL6:
 126              		.loc 1 209 26 view .LVU36
 127 006e FFF7FEFF 		bl	ADC_Enable
 128              	.LVL7:
 210:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 211:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         if (tmp_hal_status == HAL_OK)
 129              		.loc 1 211 9 is_stmt 1 view .LVU37
 130              		.loc 1 211 12 is_stmt 0 view .LVU38
 131 0072 0028     		cmp	r0, #0
 132 0074 46D0     		beq	.L24
ARM GAS  /tmp/ccu598KY.s 			page 7


 133              	.LVL8:
 134              	.L10:
 135              		.loc 1 211 12 view .LVU39
 136              	.LBE243:
 212:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         {
 213:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           MODIFY_REG(hadc->Instance->CR, ADC_CR_CALINDEX, 0x9UL << ADC_CR_CALINDEX_Pos);
 214:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           MODIFY_REG(hadc->Instance->CALFACT2, 0x00FF0000UL, 0x00020000UL);
 215:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           SET_BIT(hadc->Instance->CALFACT, ADC_CALFACT_LATCH_COEF);
 216:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 217:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           tmp_hal_status = ADC_Disable(hadc);
 218:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 219:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           if (CalibrationMode == ADC_CALIB_OFFSET_LINEARITY)
 220:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           {
 221:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             MODIFY_REG(hadc->Instance->CR, ADC_CR_ADCALLIN | ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADCALL
 222:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           }
 223:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 224:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           MODIFY_REG(hadc->Instance->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADCAL);
 225:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 226:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           /* Wait for calibration completion */
 227:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 228:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           {
 229:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             wait_loop_index++;
 230:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 231:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             {
 232:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****               /* Update ADC state machine to error */
 233:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****               ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_ERROR_INTER
 234:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 235:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****               __HAL_UNLOCK(hadc);
 236:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 237:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****               return HAL_ERROR;
 238:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             }
 239:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           }
 240:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         }
 241:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
 242:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       else
 243:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
 244:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         /* Start ADC calibration in mode single-ended or differential */
 245:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         LL_ADC_StartCalibration(hadc->Instance, CalibrationMode);
 246:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 247:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         /* Wait for calibration completion */
 248:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 249:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         {
 250:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           wait_loop_index++;
 251:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 252:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           {
 253:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             /* Update ADC state machine to error */
 254:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_ERROR_INTERNA
 255:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 256:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             __HAL_UNLOCK(hadc);
 257:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 258:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             return HAL_ERROR;
 259:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           }
 260:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         }
 261:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
 262:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
 263:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 264:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Set ADC state */
ARM GAS  /tmp/ccu598KY.s 			page 8


 265:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 137              		.loc 1 265 5 is_stmt 1 view .LVU40
 138 0076 A36F     		ldr	r3, [r4, #120]
 139 0078 23F00303 		bic	r3, r3, #3
 140 007c 43F00103 		orr	r3, r3, #1
 141 0080 A367     		str	r3, [r4, #120]
 142 0082 B3E0     		b	.L20
 143              	.LVL9:
 144              	.L23:
 170:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC4_CFGR1_DMAEN | ADC4_CFGR1_DMACFG);
 145              		.loc 1 170 7 view .LVU41
 170:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC4_CFGR1_DMAEN | ADC4_CFGR1_DMACFG);
 146              		.loc 1 170 30 is_stmt 0 view .LVU42
 147 0084 516C     		ldr	r1, [r2, #68]
 170:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC4_CFGR1_DMAEN | ADC4_CFGR1_DMACFG);
 148              		.loc 1 170 28 view .LVU43
 149 0086 01F00101 		and	r1, r1, #1
 150              	.LVL10:
 171:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       CLEAR_BIT(hadc->Instance->CFGR1, ADC4_CFGR1_DMAEN | ADC4_CFGR1_DMACFG);
 151              		.loc 1 171 7 is_stmt 1 view .LVU44
 171:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       CLEAR_BIT(hadc->Instance->CFGR1, ADC4_CFGR1_DMAEN | ADC4_CFGR1_DMACFG);
 152              		.loc 1 171 30 is_stmt 0 view .LVU45
 153 008a D568     		ldr	r5, [r2, #12]
 154              	.LVL11:
 171:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       CLEAR_BIT(hadc->Instance->CFGR1, ADC4_CFGR1_DMAEN | ADC4_CFGR1_DMACFG);
 155              		.loc 1 171 28 view .LVU46
 156 008c 05F00305 		and	r5, r5, #3
 157              	.LVL12:
 172:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       CLEAR_BIT(hadc->Instance->PWRR, ADC4_PWRR_AUTOFF);
 158              		.loc 1 172 7 is_stmt 1 view .LVU47
 159 0090 D368     		ldr	r3, [r2, #12]
 160 0092 23F00303 		bic	r3, r3, #3
 161 0096 D360     		str	r3, [r2, #12]
 173:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 162              		.loc 1 173 7 view .LVU48
 163 0098 2268     		ldr	r2, [r4]
 164 009a 536C     		ldr	r3, [r2, #68]
 165 009c 23F00103 		bic	r3, r3, #1
 166 00a0 5364     		str	r3, [r2, #68]
 176:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 167              		.loc 1 176 7 view .LVU49
 168 00a2 2268     		ldr	r2, [r4]
 169              	.LVL13:
 170              	.LBB252:
 171              	.LBI252:
 172              		.file 2 "Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h"
   1:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
   2:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   ******************************************************************************
   3:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @file    stm32u5xx_ll_adc.h
   4:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @author  MCD Application Team
   5:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief   Header file of ADC LL module.
   6:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   ******************************************************************************
   7:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @attention
   8:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *
   9:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * Copyright (c) 2021 STMicroelectronics.
  10:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * All rights reserved.
  11:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *
ARM GAS  /tmp/ccu598KY.s 			page 9


  12:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * in the root directory of this software component.
  14:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *
  16:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   ******************************************************************************
  17:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
  18:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
  19:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  20:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #ifndef STM32U5xx_LL_ADC_H
  21:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define STM32U5xx_LL_ADC_H
  22:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
  23:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #ifdef __cplusplus
  24:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** extern "C" {
  25:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #endif
  26:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
  27:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Includes ------------------------------------------------------------------*/
  28:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #include "stm32u5xx.h"
  29:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
  30:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @addtogroup STM32U5xx_LL_Driver
  31:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
  32:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
  33:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
  34:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #if defined (ADC1) || defined (ADC2) || defined (ADC4)
  35:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
  36:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL ADC
  37:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
  38:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
  39:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
  40:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Private types -------------------------------------------------------------*/
  41:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Private variables ---------------------------------------------------------*/
  42:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
  43:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Private constants ---------------------------------------------------------*/
  44:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_Private_Constants ADC Private Constants
  45:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
  46:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
  47:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
  48:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Internal mask for ADC calibration:                                         */
  49:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Internal register offset for ADC calibration factors configuration */
  50:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
  51:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* To select into literals LL_ADC_CALIB_OFFSET, LL_ADC_CALIB_LINEARITY, ...   */
  52:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* the relevant bits for:                                                     */
  53:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* (concatenation of multiple bits used in different registers)               */
  54:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* - ADC calibration configuration: configuration before calibration start    */
  55:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* - ADC calibration factors: register offset                                 */
  56:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CALIB_FACTOR_OFFSET_REGOFFSET    (0x00000000UL) /* Register CALFACT defined as referenc
  57:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CALIB_FACTOR_LINEARITY_REGOFFSET (0x00000001UL) /* Register CALFACT2 offset vs register
  58:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CALIB_FACTOR_REGOFFSET_MASK      (ADC_CALIB_FACTOR_OFFSET_REGOFFSET | ADC_CALIB_FACTOR_
  59:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CALIB_MODE_MASK                  (ADC_CR_ADCALLIN)
  60:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CALIB_MODE_BINARY_MASK           (ADC_CALIB_FACTOR_REGOFFSET_MASK) /* Mask to get binar
  61:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                   calibration mode:
  62:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                                    
  63:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Internal algorithm for resolution parameters */
  64:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* ADC instances ADC1, ADC2 and ADC4 do not have same resolution and same bitfield value for equiva
  65:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****    in ADC bitfield ADC_CFGR1_RES_1 */
  66:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_RESOLUTION_ADC4_PROCESSING        (1UL) /* Value to be subtracted to literals LL_ADC_RE
  67:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                        to have equivalent setting for ADC4 */
  68:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
ARM GAS  /tmp/ccu598KY.s 			page 10


  69:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Internal mask for ADC group regular sequencer:                             */
  70:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* To select into literal LL_ADC_REG_RANK_x the relevant bits for:            */
  71:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* - sequencer register offset                                                */
  72:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* - sequencer rank bits position into the selected register                  */
  73:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
  74:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Internal register offset for ADC group regular sequencer configuration */
  75:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* (offset placed into a spare area of literal definition) */
  76:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_SQR1_REGOFFSET              (0x00000000UL)
  77:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_SQR2_REGOFFSET              (0x00000100UL)
  78:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_SQR3_REGOFFSET              (0x00000200UL)
  79:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_SQR4_REGOFFSET              (0x00000300UL)
  80:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
  81:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_REG_SQRX_REGOFFSET_MASK     (ADC_SQR1_REGOFFSET\
  82:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                          | ADC_SQR2_REGOFFSET | ADC_SQR3_REGOFFSET | ADC_SQR4_REGOF
  83:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_SQRX_REGOFFSET_POS          (8UL) /* Position of bits ADC_SQRx_REGOFFSET in ADC_REG_SQR
  84:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_REG_RANK_ID_SQRX_MASK       (ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0)
  85:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
  86:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Definition of ADC group regular sequencer bits information to be inserted  */
  87:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* into ADC group regular sequencer ranks literals definition.                */
  88:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_REG_RANK_1_SQRX_BITOFFSET_POS  ( 6UL) /* Equivalent to bitfield "ADC_SQR1_SQ1" position
  89:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_REG_RANK_2_SQRX_BITOFFSET_POS  (12UL) /* Equivalent to bitfield "ADC_SQR1_SQ2" position
  90:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_REG_RANK_3_SQRX_BITOFFSET_POS  (18UL) /* Equivalent to bitfield "ADC_SQR1_SQ3" position
  91:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_REG_RANK_4_SQRX_BITOFFSET_POS  (24UL) /* Equivalent to bitfield "ADC_SQR1_SQ4" position
  92:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_REG_RANK_5_SQRX_BITOFFSET_POS  ( 0UL) /* Equivalent to bitfield "ADC_SQR2_SQ5" position
  93:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_REG_RANK_6_SQRX_BITOFFSET_POS  ( 6UL) /* Equivalent to bitfield "ADC_SQR2_SQ6" position
  94:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_REG_RANK_7_SQRX_BITOFFSET_POS  (12UL) /* Equivalent to bitfield "ADC_SQR2_SQ7" position
  95:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_REG_RANK_8_SQRX_BITOFFSET_POS  (18UL) /* Equivalent to bitfield "ADC_SQR2_SQ8" position
  96:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_REG_RANK_9_SQRX_BITOFFSET_POS  (24UL) /* Equivalent to bitfield "ADC_SQR2_SQ9" position
  97:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_REG_RANK_10_SQRX_BITOFFSET_POS ( 0UL) /* Equivalent to bitfield "ADC_SQR3_SQ10" positio
  98:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_REG_RANK_11_SQRX_BITOFFSET_POS ( 6UL) /* Equivalent to bitfield "ADC_SQR3_SQ11" positio
  99:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_REG_RANK_12_SQRX_BITOFFSET_POS (12UL) /* Equivalent to bitfield "ADC_SQR3_SQ12" positio
 100:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_REG_RANK_13_SQRX_BITOFFSET_POS (18UL) /* Equivalent to bitfield "ADC_SQR3_SQ13" positio
 101:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_REG_RANK_14_SQRX_BITOFFSET_POS (24UL) /* Equivalent to bitfield "ADC_SQR3_SQ14" positio
 102:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_REG_RANK_15_SQRX_BITOFFSET_POS ( 0UL) /* Equivalent to bitfield "ADC_SQR4_SQ15" positio
 103:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_REG_RANK_16_SQRX_BITOFFSET_POS ( 6UL) /* Equivalent to bitfield "ADC_SQR4_SQ16" positio
 104:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 105:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_REG_RANK_1_SQRX_BITOFFSET_POS ( 0UL) /* Equivalent to bitfield "ADC4_CHSELR_SQ1" posit
 106:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_REG_RANK_2_SQRX_BITOFFSET_POS ( 4UL) /* Equivalent to bitfield "ADC4_CHSELR_SQ2" posit
 107:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_REG_RANK_3_SQRX_BITOFFSET_POS ( 8UL) /* Equivalent to bitfield "ADC4_CHSELR_SQ3" posit
 108:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_REG_RANK_4_SQRX_BITOFFSET_POS (12UL) /* Equivalent to bitfield "ADC4_CHSELR_SQ4" posit
 109:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_REG_RANK_5_SQRX_BITOFFSET_POS (16UL) /* Equivalent to bitfield "ADC4_CHSELR_SQ5" posit
 110:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_REG_RANK_6_SQRX_BITOFFSET_POS (20UL) /* Equivalent to bitfield "ADC4_CHSELR_SQ6" posit
 111:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_REG_RANK_7_SQRX_BITOFFSET_POS (24UL) /* Equivalent to bitfield "ADC4_CHSELR_SQ7" posit
 112:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_REG_RANK_8_SQRX_BITOFFSET_POS (28UL) /* Equivalent to bitfield "ADC4_CHSELR_SQ8" posit
 113:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 114:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Internal mask for ADC group injected sequencer:                            */
 115:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* To select into literal LL_ADC_INJ_RANK_x the relevant bits for:            */
 116:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* - data register offset                                                     */
 117:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* - sequencer rank bits position into the selected register                  */
 118:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 119:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Internal register offset for ADC group injected data register */
 120:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* (offset placed into a spare area of literal definition) */
 121:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_JDR1_REGOFFSET             (0x00000000UL)
 122:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_JDR2_REGOFFSET             (0x00000100UL)
 123:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_JDR3_REGOFFSET             (0x00000200UL)
 124:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_JDR4_REGOFFSET             (0x00000300UL)
 125:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
ARM GAS  /tmp/ccu598KY.s 			page 11


 126:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_INJ_JDRX_REGOFFSET_MASK    (ADC_JDR1_REGOFFSET\
 127:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                         | ADC_JDR2_REGOFFSET | ADC_JDR3_REGOFFSET | ADC_JDR4_REGOFF
 128:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_INJ_RANK_ID_JSQR_MASK      (ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0)
 129:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_JDRX_REGOFFSET_POS         (8UL) /* Position of bits ADC_JDRx_REGOFFSET in ADC_INJ_JDRX
 130:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 131:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Definition of ADC group injected sequencer bits information to be inserted */
 132:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* into ADC group injected sequencer ranks literals definition.               */
 133:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_INJ_RANK_1_JSQR_BITOFFSET_POS  (ADC_JSQR_JSQ1_Pos)
 134:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_INJ_RANK_2_JSQR_BITOFFSET_POS  (ADC_JSQR_JSQ2_Pos)
 135:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_INJ_RANK_3_JSQR_BITOFFSET_POS  (ADC_JSQR_JSQ3_Pos)
 136:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_INJ_RANK_4_JSQR_BITOFFSET_POS  (ADC_JSQR_JSQ4_Pos)
 137:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 138:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_TR1_HT1_BITOFFSET_POS         (16UL) /* Equivalent to bitfield "ADC4_TR1_HT1" position 
 139:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_CHSELR_CHSEL0_BITOFFSET_POS  ( 0UL) /* Equivalent to bitfield "ADC4_CHSELR_CHSEL0" pos
 140:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_CHSELR_CHSEL1_BITOFFSET_POS  ( 1UL) /* Equivalent to bitfield "ADC4_CHSELR_CHSEL1" pos
 141:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_CHSELR_CHSEL2_BITOFFSET_POS  ( 2UL) /* Equivalent to bitfield "ADC4_CHSELR_CHSEL2" pos
 142:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_CHSELR_CHSEL3_BITOFFSET_POS  ( 3UL) /* Equivalent to bitfield "ADC4_CHSELR_CHSEL3" pos
 143:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_CHSELR_CHSEL4_BITOFFSET_POS  ( 4UL) /* Equivalent to bitfield "ADC4_CHSELR_CHSEL4" pos
 144:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_CHSELR_CHSEL5_BITOFFSET_POS  ( 5UL) /* Equivalent to bitfield "ADC4_CHSELR_CHSEL5" pos
 145:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_CHSELR_CHSEL6_BITOFFSET_POS  ( 6UL) /* Equivalent to bitfield "ADC4_CHSELR_CHSEL6" pos
 146:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_CHSELR_CHSEL7_BITOFFSET_POS  ( 7UL) /* Equivalent to bitfield "ADC4_CHSELR_CHSEL7" pos
 147:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_CHSELR_CHSEL8_BITOFFSET_POS  ( 8UL) /* Equivalent to bitfield "ADC4_CHSELR_CHSEL8" pos
 148:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_CHSELR_CHSEL9_BITOFFSET_POS  ( 9UL) /* Equivalent to bitfield "ADC4_CHSELR_CHSEL9" pos
 149:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_CHSELR_CHSEL10_BITOFFSET_POS (10UL) /* Equivalent to bitfield "ADC4_CHSELR_CHSEL10" po
 150:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_CHSELR_CHSEL11_BITOFFSET_POS (11UL) /* Equivalent to bitfield "ADC4_CHSELR_CHSEL11" po
 151:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_CHSELR_CHSEL12_BITOFFSET_POS (12UL) /* Equivalent to bitfield "ADC4_CHSELR_CHSEL12" po
 152:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_CHSELR_CHSEL13_BITOFFSET_POS (13UL) /* Equivalent to bitfield "ADC4_CHSELR_CHSEL13" po
 153:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_CHSELR_CHSEL14_BITOFFSET_POS (14UL) /* Equivalent to bitfield "ADC4_CHSELR_CHSEL14" po
 154:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_CHSELR_CHSEL15_BITOFFSET_POS (15UL) /* Equivalent to bitfield "ADC4_CHSELR_CHSEL15" po
 155:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_CHSELR_CHSEL16_BITOFFSET_POS (16UL) /* Equivalent to bitfield "ADC4_CHSELR_CHSEL16" po
 156:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_CHSELR_CHSEL17_BITOFFSET_POS (17UL) /* Equivalent to bitfield "ADC4_CHSELR_CHSEL17" po
 157:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_CHSELR_CHSEL18_BITOFFSET_POS (18UL) /* Equivalent to bitfield "ADC4_CHSELR_CHSEL18" po
 158:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_CHSELR_CHSEL19_BITOFFSET_POS (19UL) /* Equivalent to bitfield "ADC4_CHSELR_CHSEL19" po
 159:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_CHSELR_CHSEL20_BITOFFSET_POS (20UL) /* Equivalent to bitfield "ADC4_CHSELR_CHSEL20" po
 160:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_CHSELR_CHSEL21_BITOFFSET_POS (21UL) /* Equivalent to bitfield "ADC4_CHSELR_CHSEL21" po
 161:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_CHSELR_CHSEL22_BITOFFSET_POS (22UL) /* Equivalent to bitfield "ADC4_CHSELR_CHSEL22" po
 162:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_CHSELR_CHSEL23_BITOFFSET_POS (23UL) /* Equivalent to bitfield "ADC4_CHSELR_CHSEL23" po
 163:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_SMPR_SMP1_BITOFFSET_POS      ( 0UL) /* Equivalent to bitfield "ADC4_SMPR_SMP1" positio
 164:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_SMPR_SMP2_BITOFFSET_POS      ( 4UL) /* Equivalent to bitfield "ADC4_SMPR_SMP2" positio
 165:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_SMPR_SMPSEL0_BITOFFSET_POS   ( 8UL) /* Equivalent to bitfield "ADC4_SMPR_SMPSEL0" posi
 166:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 167:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Internal mask for ADC group regular trigger:                               */
 168:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* To select into literal LL_ADC_REG_TRIG_x the relevant bits for:            */
 169:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* - regular trigger source                                                   */
 170:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* - regular trigger edge                                                     */
 171:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_REG_TRIG_EXT_EDGE_DEFAULT   (ADC_CFGR1_EXTEN_0) /* Trigger edge set to rising edge (def
 172:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                for compatibility with some ADC on o
 173:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                families having this setting set by 
 174:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 175:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Mask containing trigger source masks for each of possible                  */
 176:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */
 177:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */
 178:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_REG_TRIG_SOURCE_MASK            (((LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTSEL) << (4U 
 179:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              ((ADC_CFGR1_EXTSEL)                            << (4U 
 180:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              ((ADC_CFGR1_EXTSEL)                            << (4U 
 181:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              ((ADC_CFGR1_EXTSEL)                            << (4U 
 182:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
ARM GAS  /tmp/ccu598KY.s 			page 12


 183:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_REG_TRIG_SOURCE_MASK            (((LL_ADC_REG_TRIG_SOFTWARE & ADC4_CFGR1_EXTSEL) << (4
 184:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                               ((ADC4_CFGR1_EXTSEL)                            << (4
 185:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                               ((ADC4_CFGR1_EXTSEL)                            << (4
 186:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                               ((ADC4_CFGR1_EXTSEL)                            << (4
 187:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 188:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Mask containing trigger edge masks for each of possible                    */
 189:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */
 190:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */
 191:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_REG_TRIG_EDGE_MASK              (((LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN) << (4U *
 192:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              ((ADC_REG_TRIG_EXT_EDGE_DEFAULT)             << (4U * 
 193:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              ((ADC_REG_TRIG_EXT_EDGE_DEFAULT)             << (4U * 
 194:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              ((ADC_REG_TRIG_EXT_EDGE_DEFAULT)             << (4U * 
 195:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 196:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Definition of ADC group regular trigger bits information.                  */
 197:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_REG_TRIG_EXTSEL_BITOFFSET_POS   ( 6UL) /* Value equivalent to bitfield "ADC_CFGR1_EXTSE
 198:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                       position in register */
 199:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_REG_TRIG_EXTEN_BITOFFSET_POS    (10UL) /* Value equivalent to bitfield "ADC_CFGR1_EXTEN
 200:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                       position in register */
 201:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 202:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Internal mask for ADC group injected trigger:                              */
 203:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* To select into literal LL_ADC_INJ_TRIG_x the relevant bits for:            */
 204:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* - injected trigger source                                                  */
 205:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* - injected trigger edge                                                    */
 206:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_INJ_TRIG_EXT_EDGE_DEFAULT      (ADC_JSQR_JEXTEN_0) /* Trigger edge set to rising edge (
 207:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                   compatibility with some ADC on ot
 208:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                   having this setting set by HW def
 209:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 210:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Mask containing trigger source masks for each of possible                  */
 211:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */
 212:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */
 213:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_INJ_TRIG_SOURCE_MASK            (((LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTSEL) << (4U 
 214:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              ((ADC_JSQR_JEXTSEL)                             << (4U
 215:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              ((ADC_JSQR_JEXTSEL)                             << (4U
 216:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              ((ADC_JSQR_JEXTSEL)                             << (4U
 217:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 218:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Mask containing trigger edge masks for each of possible                    */
 219:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */
 220:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */
 221:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_INJ_TRIG_EDGE_MASK              (((LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN) << (4U *
 222:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT)              << (4U *
 223:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT)              << (4U *
 224:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT)              << (4U *
 225:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 226:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Definition of ADC group injected trigger bits information.                 */
 227:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_INJ_TRIG_EXTSEL_BITOFFSET_POS  ( 2UL) /* Value equivalent to bitfield "ADC_JSQR_JEXTSEL
 228:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                      position in register */
 229:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_INJ_TRIG_EXTEN_BITOFFSET_POS   ( 6UL) /* Value equivalent to bitfield "ADC_JSQR_JEXTEN"
 230:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                      position in register */
 231:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 232:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Internal mask for ADC channel:                                             */
 233:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* To select into literal LL_ADC_CHANNEL_x the relevant bits for:             */
 234:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* - channel identifier defined by number                                     */
 235:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* - channel identifier defined by bitfield                                   */
 236:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* - channel differentiation between external channels (connected to          */
 237:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /*   GPIO pins) and internal channels (connected to internal paths)           */
 238:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* - channel sampling time defined by SMPRx register offset                   */
 239:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /*   and SMPx bits positions into SMPRx register                              */
ARM GAS  /tmp/ccu598KY.s 			page 13


 240:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_ID_NUMBER_MASK         (ADC_CFGR1_AWD1CH)
 241:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_ID_BITFIELD_MASK       (ADC_AWD2CR_AWD2CH)
 242:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_ID_OFFSET_NUMBER_MASK  (ADC_OFR1_OFFSET1_CH)
 243:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS (26UL)  /* Value equivalent to bitfield "ADC_CHANNEL_ID
 244:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                        position in register                        
 245:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_ID_MASK    (ADC_CHANNEL_ID_NUMBER_MASK | ADC_CHANNEL_ID_BITFIELD_MASK \
 246:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                 | ADC_CHANNEL_ID_INTERNAL_CH_MASK) /* Equivalent mask of ADC_CHANNE
 247:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                       aligned on register LSB (bit 
 248:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 (ADC_SQR2_SQ5) /* Equivalent to shift: (ADC_CHANNEL_NUMB
 249:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                             [Position of bitfield "ADC_CHANNEL_NUMB
 250:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                              in register])                         
 251:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 252:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Channel differentiation between external and internal channels */
 253:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_ID_INTERNAL_CH         (0x80000000UL) /* Marker of internal channel */
 254:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_ID_INTERNAL_CH_MASK    (ADC_CHANNEL_ID_INTERNAL_CH)
 255:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 256:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Internal register offset for ADC channel sampling time configuration */
 257:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* (offset placed into a spare area of literal definition) */
 258:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_SMPR1_REGOFFSET                (0x00000000UL)
 259:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_SMPR2_REGOFFSET                (0x02000000UL)
 260:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_SMPRX_REGOFFSET_MASK   (ADC_SMPR1_REGOFFSET | ADC_SMPR2_REGOFFSET)
 261:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_SMPRX_REGOFFSET_POS            (25UL) /* Position of bits ADC_SMPRx_REGOFFSET in
 262:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                      ADC_CHANNEL_SMPRX_REGOFFSET_MASK */
 263:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 264:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_CHANNEL_ID_BITFIELD_MASK   (ADC_CHSELR_CHSEL)
 265:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_SAMPLING_TIME_CH_MASK      (ADC4_CHANNEL_ID_BITFIELD_MASK << ADC4_SMPR_SMPSEL0_BITOFFS
 266:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_CHANNEL_ID_NUMBER_MASK_SEQ (ADC_CHSELR_SQ1 \
 267:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                          << ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) /* Value equivalen
 268:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                     ADC_CHANNEL_ID_
 269:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                     reduced range: 
 270:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                     ADC group regul
 271:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                     to mode "fully 
 272:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                     contain channel
 273:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                     channel number.
 274:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 275:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Definition of channels ID number information to be inserted into           */
 276:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* channels literals definition.                                              */
 277:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_0_NUMBER      (0x00000000UL)
 278:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_1_NUMBER      (ADC_CFGR1_AWD1CH_0)
 279:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_2_NUMBER      (ADC_CFGR1_AWD1CH_1)
 280:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_3_NUMBER      (ADC_CFGR1_AWD1CH_1 | ADC_CFGR1_AWD1CH_0)
 281:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_4_NUMBER      (ADC_CFGR1_AWD1CH_2)
 282:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_5_NUMBER      (ADC_CFGR1_AWD1CH_2 | ADC_CFGR1_AWD1CH_0)
 283:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_6_NUMBER      (ADC_CFGR1_AWD1CH_2 | ADC_CFGR1_AWD1CH_1)
 284:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_7_NUMBER      (ADC_CFGR1_AWD1CH_2 | ADC_CFGR1_AWD1CH_1 | ADC_CFGR1_AWD1CH_0)
 285:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_8_NUMBER      (ADC_CFGR1_AWD1CH_3)
 286:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_9_NUMBER      (ADC_CFGR1_AWD1CH_3 | ADC_CFGR1_AWD1CH_0)
 287:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_10_NUMBER     (ADC_CFGR1_AWD1CH_3 | ADC_CFGR1_AWD1CH_1)
 288:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_11_NUMBER     (ADC_CFGR1_AWD1CH_3 | ADC_CFGR1_AWD1CH_1 | ADC_CFGR1_AWD1CH_0)
 289:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_12_NUMBER     (ADC_CFGR1_AWD1CH_3 | ADC_CFGR1_AWD1CH_2)
 290:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_13_NUMBER     (ADC_CFGR1_AWD1CH_3 | ADC_CFGR1_AWD1CH_2 | ADC_CFGR1_AWD1CH_0)
 291:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_14_NUMBER     (ADC_CFGR1_AWD1CH_3 | ADC_CFGR1_AWD1CH_2 | ADC_CFGR1_AWD1CH_1)
 292:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_15_NUMBER     (ADC_CFGR1_AWD1CH_3 | ADC_CFGR1_AWD1CH_2 | ADC_CFGR1_AWD1CH_1 | A
 293:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_16_NUMBER     (ADC_CFGR1_AWD1CH_4)
 294:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_17_NUMBER     (ADC_CFGR1_AWD1CH_4 | ADC_CFGR1_AWD1CH_0)
 295:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_18_NUMBER     (ADC_CFGR1_AWD1CH_4 | ADC_CFGR1_AWD1CH_1)
 296:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_19_NUMBER     (ADC_CFGR1_AWD1CH_4 | ADC_CFGR1_AWD1CH_1 | ADC_CFGR1_AWD1CH_0)
ARM GAS  /tmp/ccu598KY.s 			page 14


 297:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #if defined(ADC4)
 298:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_20_NUMBER     (ADC_CFGR1_AWD1CH_4 | ADC_CFGR1_AWD1CH_2 )
 299:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_21_NUMBER     (ADC_CFGR1_AWD1CH_4 | ADC_CFGR1_AWD1CH_2 | ADC_CFGR1_AWD1CH_0)
 300:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_22_NUMBER     (ADC_CFGR1_AWD1CH_4 | ADC_CFGR1_AWD1CH_2 | ADC_CFGR1_AWD1CH_1)
 301:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_23_NUMBER     (ADC_CFGR1_AWD1CH_4 | ADC_CFGR1_AWD1CH_2 | ADC_CFGR1_AWD1CH_1 | A
 302:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #endif /* ADC4 */
 303:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Definition of channels ID bitfield information to be inserted into         */
 304:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* channels literals definition.                                              */
 305:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_0_BITFIELD             (ADC_AWD2CR_AWD2CH_0)
 306:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_1_BITFIELD             (ADC_AWD2CR_AWD2CH_1)
 307:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_2_BITFIELD             (ADC_AWD2CR_AWD2CH_2)
 308:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_3_BITFIELD             (ADC_AWD2CR_AWD2CH_3)
 309:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_4_BITFIELD             (ADC_AWD2CR_AWD2CH_4)
 310:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_5_BITFIELD             (ADC_AWD2CR_AWD2CH_5)
 311:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_6_BITFIELD             (ADC_AWD2CR_AWD2CH_6)
 312:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_7_BITFIELD             (ADC_AWD2CR_AWD2CH_7)
 313:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_8_BITFIELD             (ADC_AWD2CR_AWD2CH_8)
 314:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_9_BITFIELD             (ADC_AWD2CR_AWD2CH_9)
 315:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_10_BITFIELD            (ADC_AWD2CR_AWD2CH_10)
 316:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_11_BITFIELD            (ADC_AWD2CR_AWD2CH_11)
 317:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_12_BITFIELD            (ADC_AWD2CR_AWD2CH_12)
 318:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_13_BITFIELD            (ADC_AWD2CR_AWD2CH_13)
 319:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_14_BITFIELD            (ADC_AWD2CR_AWD2CH_14)
 320:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_15_BITFIELD            (ADC_AWD2CR_AWD2CH_15)
 321:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_16_BITFIELD            (ADC_AWD2CR_AWD2CH_16)
 322:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_17_BITFIELD            (ADC_AWD2CR_AWD2CH_17)
 323:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_18_BITFIELD            (ADC_AWD2CR_AWD2CH_18)
 324:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_19_BITFIELD            (ADC_AWD2CR_AWD2CH_19)
 325:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_20_BITFIELD            (ADC_AWD2CR_AWD2CH_20)
 326:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_21_BITFIELD            (ADC_AWD2CR_AWD2CH_21)
 327:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_22_BITFIELD            (ADC_AWD2CR_AWD2CH_22)
 328:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_23_BITFIELD            (ADC_AWD2CR_AWD2CH_23)
 329:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 330:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_CHANNEL_0_BITFIELD             (ADC_CHSELR_CHSEL0)
 331:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_CHANNEL_1_BITFIELD             (ADC_CHSELR_CHSEL1)
 332:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_CHANNEL_2_BITFIELD             (ADC_CHSELR_CHSEL2)
 333:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_CHANNEL_3_BITFIELD             (ADC_CHSELR_CHSEL3)
 334:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_CHANNEL_4_BITFIELD             (ADC_CHSELR_CHSEL4)
 335:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_CHANNEL_5_BITFIELD             (ADC_CHSELR_CHSEL5)
 336:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_CHANNEL_6_BITFIELD             (ADC_CHSELR_CHSEL6)
 337:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_CHANNEL_7_BITFIELD             (ADC_CHSELR_CHSEL7)
 338:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_CHANNEL_8_BITFIELD             (ADC_CHSELR_CHSEL8)
 339:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_CHANNEL_9_BITFIELD             (ADC_CHSELR_CHSEL9)
 340:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_CHANNEL_10_BITFIELD            (ADC_CHSELR_CHSEL10)
 341:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_CHANNEL_11_BITFIELD            (ADC_CHSELR_CHSEL11)
 342:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_CHANNEL_12_BITFIELD            (ADC_CHSELR_CHSEL12)
 343:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_CHANNEL_13_BITFIELD            (ADC_CHSELR_CHSEL13)
 344:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_CHANNEL_14_BITFIELD            (ADC_CHSELR_CHSEL14)
 345:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_CHANNEL_15_BITFIELD            (ADC_CHSELR_CHSEL15)
 346:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_CHANNEL_16_BITFIELD            (ADC_CHSELR_CHSEL16)
 347:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_CHANNEL_17_BITFIELD            (ADC_CHSELR_CHSEL17)
 348:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_CHANNEL_18_BITFIELD            (ADC_CHSELR_CHSEL18)
 349:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_CHANNEL_19_BITFIELD            (ADC_CHSELR_CHSEL19)
 350:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_CHANNEL_20_BITFIELD            (ADC_CHSELR_CHSEL20)
 351:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_CHANNEL_21_BITFIELD            (ADC_CHSELR_CHSEL21)
 352:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_CHANNEL_22_BITFIELD            (ADC_CHSELR_CHSEL22)
 353:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_CHANNEL_23_BITFIELD            (ADC_CHSELR_CHSEL23)
ARM GAS  /tmp/ccu598KY.s 			page 15


 354:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 355:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Definition of channels sampling time information to be inserted into       */
 356:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* channels literals definition.                                              */
 357:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_0_SMP    (ADC_SMPR1_REGOFFSET ) /* Channel is with "ADC_SMPR1_SMP0" register  *
 358:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_1_SMP    (ADC_SMPR1_REGOFFSET ) /* Channel is with "ADC_SMPR1_SMP1" register  *
 359:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_2_SMP    (ADC_SMPR1_REGOFFSET ) /* Channel is with "ADC_SMPR1_SMP2" register  *
 360:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_3_SMP    (ADC_SMPR1_REGOFFSET ) /* Channel is with "ADC_SMPR1_SMP3" register  *
 361:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_4_SMP    (ADC_SMPR1_REGOFFSET ) /* Channel is with "ADC_SMPR1_SMP4" register  *
 362:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_5_SMP    (ADC_SMPR1_REGOFFSET ) /* Channel is with "ADC_SMPR1_SMP5" register  *
 363:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_6_SMP    (ADC_SMPR1_REGOFFSET ) /* Channel is with "ADC_SMPR1_SMP6" register  *
 364:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_7_SMP    (ADC_SMPR1_REGOFFSET ) /* Channel is with "ADC_SMPR1_SMP7" register  *
 365:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_8_SMP    (ADC_SMPR1_REGOFFSET ) /* Channel is with "ADC_SMPR1_SMP8" register  *
 366:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_9_SMP    (ADC_SMPR1_REGOFFSET ) /* Channel is with "ADC_SMPR1_SMP9" register  *
 367:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_10_SMP   (ADC_SMPR2_REGOFFSET ) /* Channel is with "ADC_SMPR2_SMP10" register *
 368:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_11_SMP   (ADC_SMPR2_REGOFFSET ) /* Channel is with "ADC_SMPR2_SMP11" register *
 369:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_12_SMP   (ADC_SMPR2_REGOFFSET ) /* Channel is with "ADC_SMPR2_SMP12" register *
 370:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_13_SMP   (ADC_SMPR2_REGOFFSET ) /* Channel is with "ADC_SMPR2_SMP13" register *
 371:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_14_SMP   (ADC_SMPR2_REGOFFSET ) /* Channel is with "ADC_SMPR2_SMP14" register *
 372:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_15_SMP   (ADC_SMPR2_REGOFFSET ) /* Channel is with "ADC_SMPR2_SMP15" register *
 373:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_16_SMP   (ADC_SMPR2_REGOFFSET ) /* Channel is with "ADC_SMPR2_SMP16" register *
 374:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_17_SMP   (ADC_SMPR2_REGOFFSET ) /* Channel is with "ADC_SMPR2_SMP17" register *
 375:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_18_SMP   (ADC_SMPR2_REGOFFSET ) /* Channel is with "ADC_SMPR2_SMP18" register *
 376:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_19_SMP   (ADC_SMPR2_REGOFFSET ) /* Channel is with "ADC_SMPR2_SMP19" register *
 377:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_20_SMP   (ADC_SMPR2_REGOFFSET ) /* Channel is with "ADC_SMPR2_SMP20" register *
 378:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_21_SMP   (ADC_SMPR2_REGOFFSET ) /* Channel is with "ADC_SMPR2_SMP21" register *
 379:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_22_SMP   (ADC_SMPR2_REGOFFSET ) /* Channel is with "ADC_SMPR2_SMP22" register *
 380:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CHANNEL_23_SMP   (ADC_SMPR2_REGOFFSET ) /* Channel is with "ADC_SMPR2_SMP23" register *
 381:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 382:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Internal mask for ADC mode single or differential ended:                   */
 383:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* To select into literals LL_ADC_SINGLE_ENDED or LL_ADC_SINGLE_DIFFERENTIAL  */
 384:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* the relevant bits for:                                                     */
 385:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* (concatenation of multiple bits used in different registers)               */
 386:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* - ADC calibration: calibration start, calibration factor get or set        */
 387:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* - ADC channels: set each ADC channel ending mode                           */
 388:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_SINGLEDIFF_CALIB_FACTOR_MASK   (ADC_CALFACT2_CALFACT)
 389:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CALFACT2_CALFACT_S   (0x0000FFFFUL)
 390:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CALFACT2_CALFACT_D   (0xFFFF0000UL)
 391:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_SINGLEDIFF_CHANNEL_MASK        (ADC_CHANNEL_ID_BITFIELD_MASK) /* Equivalent to ADC_DIFS
 392:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK  (ADC_CALFACT_I_APB_ADDR_4   \
 393:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CALFACT_I_APB_ADDR_3)  /* Bits chosen to perform 
 394:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                             mode is selected, shift
 395:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                             channels bits range. */
 396:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_SINGLEDIFF_CALIB_F_BIT_D_MASK   (0x00010000UL)   /* Selection of 1 bit to discriminate 
 397:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                 mask of bit                        
 398:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_SINGLEDIFF_CALIB_F_BIT_D_POS    (16UL)           /* Selection of 1 bit to discriminate 
 399:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                 position of bit                    
 400:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_SINGLEDIFF_CALIB_F_BIT_D_SHIFT4 (ADC_SINGLEDIFF_CALIB_F_BIT_D_POS - 4UL) /* Shift of bi
 401:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                         ADC_SINGLED
 402:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                         to position
 403:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                         of 4 ranks 
 404:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 405:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Internal mask for ADC analog watchdog:                                     */
 406:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* To select into literals LL_ADC_AWD_CHANNELx_xxx the relevant bits for:     */
 407:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* (concatenation of multiple bits used in different analog watchdogs,        */
 408:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* (feature of several watchdogs not available on all STM32 families)).       */
 409:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* - analog watchdog 1: monitored channel defined by number,                  */
 410:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /*   selection of ADC group (ADC groups regular and-or injected).             */
ARM GAS  /tmp/ccu598KY.s 			page 16


 411:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* - analog watchdog 2 and 3: monitored channel defined by bitfield, no       */
 412:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /*   selection on groups.                                                     */
 413:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 414:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Internal register offset for ADC analog watchdog channel configuration */
 415:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_AWD_CR1_REGOFFSET          (0x00000000UL)
 416:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_AWD_CR2_REGOFFSET          (0x01000000UL)
 417:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_AWD_CR3_REGOFFSET          (0x02000000UL)
 418:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 419:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Register offset gap between AWD1 and AWD2-AWD3 configuration registers */
 420:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* (Set separately as ADC_AWD_CRX_REGOFFSET to spare 32 bits space */
 421:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_AWD_CR12_REGOFFSETGAP_MASK (ADC_AWD2CR_AWD2CH_0)
 422:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_AWD_CR12_REGOFFSETGAP_VAL  (0x00000024UL)
 423:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 424:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_AWD_CRX_REGOFFSET_MASK     (ADC_AWD_CR1_REGOFFSET | ADC_AWD_CR2_REGOFFSET | ADC_AWD_CR3
 425:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 426:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_AWD_CR1_CHANNEL_MASK       (ADC_CFGR1_AWD1CH | ADC_CFGR1_JAWD1EN | ADC_CFGR1_AWD1EN | A
 427:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_AWD_CHANNEL_MASK           (ADC_CHANNEL_ID_NUMBER_MASK)
 428:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_AWD_CR23_CHANNEL_MASK      (ADC_AWD2CR_AWD2CH)
 429:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_AWD_CR_ALL_CHANNEL_MASK    (ADC_AWD_CR1_CHANNEL_MASK | ADC_AWD_CR23_CHANNEL_MASK)
 430:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 431:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_AWD_CRX_REGOFFSET_POS      (24UL) /* Position of bits ADC_AWD_CRx_REGOFFSET in ADC_AWD_
 432:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 433:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Internal register offset for ADC analog watchdog threshold configuration */
 434:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_AWD_TR1_REGOFFSET          (ADC_AWD_CR1_REGOFFSET)
 435:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_AWD_TR2_REGOFFSET          (ADC_AWD_CR2_REGOFFSET)
 436:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_AWD_TR3_REGOFFSET          (ADC_AWD_CR3_REGOFFSET)
 437:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_AWD_TRX_REGOFFSET_MASK     (ADC_AWD_TR1_REGOFFSET | ADC_AWD_TR2_REGOFFSET | ADC_AWD_TR3
 438:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_AWD_TRX_REGOFFSET_POS      (ADC_AWD_CRX_REGOFFSET_POS)   /* Position of bits ADC_TRx_RE
 439:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                         ADC_AWD_TRX_REGOFFSET_MASK 
 440:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 441:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_AWD_TRX_BIT_HIGH_MASK      (0x00010000UL)                   /* Selection of 1 bit to di
 442:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                            threshold high: mask of 
 443:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_AWD_TRX_BIT_HIGH_POS       (16UL)                           /* Selection of 1 bit to di
 444:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                            threshold high: position
 445:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_AWD_TRX_BIT_HIGH_SHIFT4    (ADC_AWD_TRX_BIT_HIGH_POS - 4UL) /* Shift of bit ADC_AWD_TRX
 446:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                            to position to perform a
 447:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_AWD_TRX_REGOFFSET_BITOFFSET_POS (20UL)
 448:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 449:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Register offset gap between AWD1 and AWD2-AWD3 thresholds registers */
 450:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* (Set separately as ADC_AWD_TRX_REGOFFSET to spare 32 bits space */
 451:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_AWD_TR12_REGOFFSETGAP_MASK     (ADC_AWD2CR_AWD2CH_0)
 452:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_AWD_TR12_REGOFFSETGAP_VAL      (0x00000022UL)
 453:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 454:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Legacy literals */
 455:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD1_TR                      LL_ADC_AWD1
 456:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD2_TR                      LL_ADC_AWD2
 457:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD3_TR                      LL_ADC_AWD3
 458:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 459:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Internal mask for ADC offset:                                              */
 460:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Internal register offset for ADC offset number configuration */
 461:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_OFR1_REGOFFSET                 (0x00000000UL)
 462:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_OFR2_REGOFFSET                 (0x00000001UL)
 463:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_OFR3_REGOFFSET                 (0x00000002UL)
 464:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_OFR4_REGOFFSET                 (0x00000003UL)
 465:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_OFRx_REGOFFSET_MASK            (ADC_OFR1_REGOFFSET\
 466:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_OFR2_REGOFFSET | ADC_OFR3_REGOFFSET | ADC_OFR4_RE
 467:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
ARM GAS  /tmp/ccu598KY.s 			page 17


 468:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* ADC registers bits positions */
 469:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CFGR_RES_BITOFFSET_POS     (ADC_CFGR1_RES_Pos)
 470:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CFGR_AWD1SGL_BITOFFSET_POS (ADC_CFGR1_AWD1SGL_Pos)
 471:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CFGR_AWD1EN_BITOFFSET_POS  (ADC_CFGR1_AWD1EN_Pos)
 472:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CFGR_JAWD1EN_BITOFFSET_POS (ADC_CFGR1_JAWD1EN_Pos)
 473:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 474:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* ADC instance differentiation between ADC1 and ADC4 oversampling ratio */
 475:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_OVERSAMPLING_RATIO_PARAMETER        (0x80000000UL)
 476:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_OVERSAMPLING_RATIO_PARAMETER_MASK   (ADC4_OVERSAMPLING_RATIO_PARAMETER)
 477:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 478:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* ADC registers bits groups */
 479:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_CR_BITS_PROPERTY_RS     ( ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART
 480:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                       | ADC_CR_ADDIS | ADC_CR_ADEN) /* ADC register CR bits with HW
 481:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                        Software can read as well as
 482:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                        Writing '0' has no effect on
 483:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 484:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* ADC internal channels related definitions */
 485:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Internal voltage reference VrefInt */
 486:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define VREFINT_CAL_ADDR            ((uint16_t*) (0x0BFA07A5UL)) /* Internal voltage reference, add
 487:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                     VREFINT_CAL: VrefInt ADC raw da
 488:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                     temperature 30 DegC (tolerance:
 489:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                     Vref+ = 3.0 V (tolerance: +-10 
 490:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define VREFINT_CAL_VREF            (3000UL)                     /* Analog voltage reference (Vref+
 491:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                     VrefInt has been calibrated in 
 492:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                     (tolerance: +-10 mV) (unit: mV)
 493:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Temperature sensor */
 494:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define TEMPSENSOR_CAL1_ADDR        ((uint16_t*) (0x0BFA0710UL)) /* Internal temperature sensor, ad
 495:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                     TS_CAL1: On STM32U5, temperatur
 496:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                              data acquired at tempe
 497:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                              (tolerance: +-5 DegC),
 498:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                              (tolerance: +-10 mV). 
 499:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define TEMPSENSOR_CAL2_ADDR        ((uint16_t*) (0x0BFA0742UL)) /* Internal temperature sensor, ad
 500:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                     TS_CAL2: On STM32U5, temperatur
 501:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                              data acquired at tempe
 502:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                              (tolerance: +-5 DegC),
 503:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                              (tolerance: +-10 mV). 
 504:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define TEMPSENSOR_CAL1_TEMP        (30L)                        /* Internal temperature sensor, te
 505:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                     temperature sensor has been cal
 506:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                     production for data into TEMPSE
 507:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                     (tolerance: +-5 DegC) (unit: De
 508:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define TEMPSENSOR_CAL2_TEMP        (130L)                       /* Internal temperature sensor, te
 509:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                     temperature sensor has been cal
 510:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                     production for data into TEMPSE
 511:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                     (tolerance: +-5 DegC) (unit: De
 512:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define TEMPSENSOR_CAL_VREFANALOG   (3000UL)                     /* Analog voltage reference (Vref+
 513:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                     which temperature sensor has be
 514:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                     production (+-10 mV) (unit: mV)
 515:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 516:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
 517:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
 518:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
 519:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 520:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Private macros ------------------------------------------------------------*/
 521:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_Private_Macros ADC Private Macros
 522:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
 523:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
 524:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
ARM GAS  /tmp/ccu598KY.s 			page 18


 525:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
 526:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Driver macro reserved for internal use: isolate bits with the
 527:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         selected mask and shift them to the register LSB
 528:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (shift mask on register position bit 0).
 529:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  __BITS__ Bits in register 32 bits
 530:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  __MASK__ Mask in register 32 bits
 531:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Bits in register 32 bits
 532:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
 533:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define __ADC_MASK_SHIFT(__BITS__, __MASK__)                                   \
 534:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   (((__BITS__) & (__MASK__)) >> POSITION_VAL((__MASK__)))
 535:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 536:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
 537:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Driver macro reserved for internal use: set a pointer to
 538:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         a register from a register basis from which an offset
 539:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         is applied.
 540:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  __REG__ Register basis from which the offset is applied.
 541:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  __REG_OFFFSET__ Offset to be applied (unit: number of registers).
 542:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Pointer to register address
 543:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
 544:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define __ADC_PTR_REG_OFFSET(__REG__, __REG_OFFFSET__)                         \
 545:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   ((__IO uint32_t *)((uint32_t) ((uint32_t)(&(__REG__)) + ((__REG_OFFFSET__) << 2UL))))
 546:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 547:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
 548:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
 549:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
 550:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 551:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Exported types ------------------------------------------------------------*/
 552:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #if defined(USE_FULL_LL_DRIVER)
 553:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_ES_INIT ADC Exported Init structure
 554:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
 555:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
 556:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 557:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
 558:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Structure definition of some features of ADC common parameters
 559:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         and multimode
 560:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (all ADC instances belonging to the same ADC common instance).
 561:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   The setting of these parameters by function @ref LL_ADC_CommonInit()
 562:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         is conditioned to ADC instances state (all ADC instances
 563:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         sharing the same ADC common instance):
 564:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         All ADC instances sharing the same ADC common instance must be
 565:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         disabled.
 566:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
 567:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** typedef struct
 568:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
 569:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   uint32_t CommonClock;                 /*!< Set parameter common to several ADC: Clock source and 
 570:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_COMMON
 571:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 572:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              @ref LL_ADC_SetCommonClock(). */
 573:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 574:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
 575:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   uint32_t Multimode;                   /*!< Set ADC multimode configuration to operate in independ
 576:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   or multimode (for devices with several ADC instances).
 577:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_MULTI_
 578:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 579:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 580:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              @ref LL_ADC_SetMultimode(). */
 581:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
ARM GAS  /tmp/ccu598KY.s 			page 19


 582:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   uint32_t MultiDMATransfer;            /*!< Set ADC multimode conversion data transfer: no transfe
 583:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_MULTI_
 584:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 585:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 586:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              @ref LL_ADC_SetMultiDMATransfer(). */
 587:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 588:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   uint32_t MultiTwoSamplingDelay;       /*!< Set ADC multimode delay between 2 sampling phases.
 589:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_MULTI_
 590:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 591:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 592:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              @ref LL_ADC_SetMultiTwoSamplingDelay(). */
 593:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #endif /* ADC_MULTIMODE_SUPPORT */
 594:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 595:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** } LL_ADC_CommonInitTypeDef;
 596:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 597:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
 598:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Structure definition of some features of ADC instance.
 599:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   These parameters have an impact on ADC scope: ADC instance.
 600:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Affects both group regular and group injected (availability
 601:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         of ADC group injected depends on STM32 families).
 602:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Refer to corresponding unitary functions into
 603:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @ref ADC_LL_EF_Configuration_ADC_Instance .
 604:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   The setting of these parameters by function @ref LL_ADC_Init()
 605:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         is conditioned to ADC state:
 606:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC instance must be disabled.
 607:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         This condition is applied to all ADC features, for efficiency
 608:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         and compatibility over all STM32 families. However, the different
 609:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         features can be set under different ADC state conditions
 610:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (setting possible with ADC enabled without conversion on going,
 611:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC enabled with conversion on going, ...)
 612:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Each feature can be updated afterwards with a unitary function
 613:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         and potentially with ADC in a different state than disabled,
 614:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         refer to description of each function for setting
 615:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         conditioned to ADC state.
 616:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
 617:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** typedef struct
 618:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
 619:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   uint32_t Resolution;      /*!< Set ADC resolution.
 620:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                  This parameter can be a value of @ref ADC_LL_EC_RESOLUTION
 621:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                  This feature can be modified afterwards using unitary function
 622:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                  @ref LL_ADC_SetResolution(). */
 623:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 624:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   uint32_t LeftBitShift;    /*!< Configures the left shifting applied to the final result with or w
 625:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                  This parameter can be a value of @ref ADC_LL_EC_LEFT_BIT_SHIFT. */
 626:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 627:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   uint32_t DataAlignment;   /*!< Set ADC conversion data alignment.
 628:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                  This parameter can be a value of @ref ADC_LL_EC_DATA_ALIGN
 629:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                  This feature can be modified afterwards using unitary function
 630:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                  @ref LL_ADC_SetDataAlignment(). */
 631:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 632:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   uint32_t LowPowerMode;    /*!< Set ADC low power mode.
 633:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                  This parameter can be a value of @ref ADC_LL_EC_LP_MODE
 634:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                  This feature can be modified afterwards using unitary function
 635:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                  @ref LL_ADC_SetLowPowerMode(). */
 636:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 637:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** } LL_ADC_InitTypeDef;
 638:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
ARM GAS  /tmp/ccu598KY.s 			page 20


 639:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
 640:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Structure definition of some features of ADC group regular.
 641:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   These parameters have an impact on ADC scope: ADC group regular.
 642:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Refer to corresponding unitary functions into
 643:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @ref ADC_LL_EF_Configuration_ADC_Group_Regular
 644:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (functions with prefix "REG").
 645:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   The setting of these parameters by function @ref LL_ADC_REG_Init()
 646:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         is conditioned to ADC state:
 647:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC instance must be disabled.
 648:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         This condition is applied to all ADC features, for efficiency
 649:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         and compatibility over all STM32 families. However, the different
 650:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         features can be set under different ADC state conditions
 651:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (setting possible with ADC enabled without conversion on going,
 652:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC enabled with conversion on going, ...)
 653:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Each feature can be updated afterwards with a unitary function
 654:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         and potentially with ADC in a different state than disabled,
 655:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         refer to description of each function for setting
 656:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         conditioned to ADC state.
 657:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
 658:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** typedef struct
 659:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
 660:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   uint32_t TriggerSource;               /*!< Set ADC group regular conversion trigger source: inter
 661:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              or from external peripheral (timer event, external int
 662:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_REG_TR
 663:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              @note On this STM32 series, setting trigger source to 
 664:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                    also set trigger polarity to rising edge (defaul
 665:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                    compatibility with some ADC on other STM32 famil
 666:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                    setting set by HW default value).
 667:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                    In case of need to modify trigger edge, use func
 668:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                    @ref LL_ADC_REG_SetTriggerEdge().
 669:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 670:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              @ref LL_ADC_REG_SetTriggerSource(). */
 671:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 672:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   uint32_t SequencerLength;             /*!< Set ADC group regular sequencer length.
 673:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_REG_SE
 674:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 675:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              @ref LL_ADC_REG_SetSequencerLength(). */
 676:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 677:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   uint32_t SequencerDiscont;            /*!< Set ADC group regular sequencer discontinuous mode: se
 678:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              and scan conversions interrupted every selected number
 679:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_REG_SE
 680:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              @note This parameter has an effect only if group regul
 681:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                    enabled (scan length of 2 ranks or more).
 682:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 683:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              @ref LL_ADC_REG_SetSequencerDiscont(). */
 684:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 685:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   uint32_t ContinuousMode;              /*!< Set ADC continuous conversion mode on ADC group regula
 686:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              whether ADC conversions are performed in single mode (
 687:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              trigger) or in continuous mode (after the first trigge
 688:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              conversions launched successively automatically).
 689:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_REG_CO
 690:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              Note: It is not possible to enable both ADC group regu
 691:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                    mode and discontinuous mode.
 692:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 693:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              @ref LL_ADC_REG_SetContinuousMode(). */
 694:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 695:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   uint32_t DataTransferMode;            /*!< Set ADC group regular conversion data transfer mode: n
ARM GAS  /tmp/ccu598KY.s 			page 21


 696:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              transfer by DMA (Limited/Unlimited) or MDF.
 697:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_REG_DA
 698:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 699:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              @ref LL_ADC_REG_SetDataTransferMode(). */
 700:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 701:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   uint32_t DMATransfer;                 /*!< Set ADC group regular conversion data transfer: no tra
 702:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              by DMA, and DMA requests mode.
 703:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_REG_DM
 704:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 705:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              @ref LL_ADC_REG_SetDMATransfer(). */
 706:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 707:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   uint32_t Overrun;                     /*!< Set ADC group regular behavior in case of overrun:
 708:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              data preserved or overwritten.
 709:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_REG_OV
 710:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 711:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              @ref LL_ADC_REG_SetOverrun(). */
 712:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 713:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** } LL_ADC_REG_InitTypeDef;
 714:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 715:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
 716:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Structure definition of some features of ADC group injected.
 717:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   These parameters have an impact on ADC scope: ADC group injected.
 718:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Refer to corresponding unitary functions into
 719:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @ref ADC_LL_EF_Configuration_ADC_Group_Regular
 720:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (functions with prefix "INJ").
 721:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   The setting of these parameters by function @ref LL_ADC_INJ_Init()
 722:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         is conditioned to ADC state:
 723:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC instance must be disabled.
 724:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         This condition is applied to all ADC features, for efficiency
 725:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         and compatibility over all STM32 families. However, the different
 726:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         features can be set under different ADC state conditions
 727:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (setting possible with ADC enabled without conversion on going,
 728:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC enabled with conversion on going, ...)
 729:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Each feature can be updated afterwards with a unitary function
 730:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         and potentially with ADC in a different state than disabled,
 731:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         refer to description of each function for setting
 732:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         conditioned to ADC state.
 733:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
 734:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** typedef struct
 735:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
 736:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   uint32_t TriggerSource;        /*!< Set ADC group injected conversion trigger source: internal (S
 737:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                       or from external peripheral (timer event, external interrupt 
 738:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                       This parameter can be a value of @ref ADC_LL_EC_INJ_TRIGGER_S
 739:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                       @note On this STM32 series, setting trigger source to externa
 740:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             also set trigger polarity to rising edge (default setti
 741:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             compatibility with some ADC on other STM32 families hav
 742:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             setting set by HW default value).
 743:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             In case of need to modify trigger edge, use function
 744:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             @ref LL_ADC_INJ_SetTriggerEdge().
 745:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                       This feature can be modified afterwards using unitary functio
 746:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                       @ref LL_ADC_INJ_SetTriggerSource(). */
 747:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 748:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   uint32_t SequencerLength;      /*!< Set ADC group injected sequencer length.
 749:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                       This parameter can be a value of @ref ADC_LL_EC_INJ_SEQ_SCAN_
 750:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                       This feature can be modified afterwards using unitary functio
 751:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                       @ref LL_ADC_INJ_SetSequencerLength(). */
 752:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
ARM GAS  /tmp/ccu598KY.s 			page 22


 753:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   uint32_t SequencerDiscont;     /*!< Set ADC group injected sequencer discontinuous mode: sequence
 754:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                       and scan conversions interrupted every selected number of ran
 755:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                       This parameter can be a value of @ref ADC_LL_EC_INJ_SEQ_DISCO
 756:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                       @note This parameter has an effect only if group injected seq
 757:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             is enabled (scan length of 2 ranks or more).
 758:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                       This feature can be modified afterwards using unitary functio
 759:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                       @ref LL_ADC_INJ_SetSequencerDiscont(). */
 760:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 761:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   uint32_t TrigAuto;             /*!< Set ADC group injected conversion trigger: independent or fro
 762:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                       This parameter can be a value of @ref ADC_LL_EC_INJ_TRIG_AUTO
 763:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                       Note: This parameter must be set to set to independent trigge
 764:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             trigger source is set to an external trigger.
 765:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                       This feature can be modified afterwards using unitary functio
 766:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                       @ref LL_ADC_INJ_SetTrigAuto(). */
 767:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 768:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** } LL_ADC_INJ_InitTypeDef;
 769:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 770:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
 771:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
 772:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
 773:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #endif /* USE_FULL_LL_DRIVER */
 774:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 775:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Exported constants --------------------------------------------------------*/
 776:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_Exported_Constants ADC Exported Constants
 777:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
 778:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
 779:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 780:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_FLAG ADC flags
 781:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief    Flags defines which can be used with LL_ADC_ReadReg function
 782:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
 783:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
 784:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_FLAG_ADRDY            ADC_ISR_ADRDY      /*!< ADC flag ADC instance ready */
 785:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_FLAG_EOC              ADC_ISR_EOC        /*!< ADC flag ADC group regular end of unit
 786:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_FLAG_EOS              ADC_ISR_EOS        /*!< ADC flag ADC group regular end of sequ
 787:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_FLAG_OVR              ADC_ISR_OVR        /*!< ADC flag ADC group regular overrun */
 788:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_FLAG_EOSMP            ADC_ISR_EOSMP      /*!< ADC flag ADC group regular end of samp
 789:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_FLAG_JEOC             ADC_ISR_JEOC       /*!< ADC flag ADC group injected end of uni
 790:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_FLAG_JEOS             ADC_ISR_JEOS       /*!< ADC flag ADC group injected end of seq
 791:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_FLAG_AWD1             ADC_ISR_AWD1       /*!< ADC flag ADC analog watchdog 1 */
 792:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_FLAG_AWD2             ADC_ISR_AWD2       /*!< ADC flag ADC analog watchdog 2 */
 793:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_FLAG_AWD3             ADC_ISR_AWD3       /*!< ADC flag ADC analog watchdog 3 */
 794:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_FLAG_EOCAL            ADC_ISR_EOCAL      /*!< ADC flag end of calibration */
 795:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_FLAG_LDORDY           ADC_ISR_LDORDY     /*!< ADC flag Voltage Regulator (LDO) Ready
 796:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 797:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_FLAG_ADRDY_MST        ADC_CSR_ADRDY_MST  /*!< ADC flag ADC multimode master instance
 798:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_FLAG_ADRDY_SLV        ADC_CSR_ADRDY_SLV  /*!< ADC flag ADC multimode slave instance 
 799:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_FLAG_EOC_MST          ADC_CSR_EOC_MST    /*!< ADC flag ADC multimode master group re
 800:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                              of unitary conversion */
 801:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_FLAG_EOC_SLV          ADC_CSR_EOC_SLV    /*!< ADC flag ADC multimode slave group reg
 802:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                              of unitary conversion */
 803:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_FLAG_EOS_MST          ADC_CSR_EOS_MST    /*!< ADC flag ADC multimode master group re
 804:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                              of sequence conversions */
 805:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_FLAG_EOS_SLV          ADC_CSR_EOS_SLV    /*!< ADC flag ADC multimode slave group reg
 806:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                              of sequence conversions */
 807:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_FLAG_OVR_MST          ADC_CSR_OVR_MST    /*!< ADC flag ADC multimode master group re
 808:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_FLAG_OVR_SLV          ADC_CSR_OVR_SLV    /*!< ADC flag ADC multimode slave group reg
 809:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_FLAG_EOSMP_MST        ADC_CSR_EOSMP_MST  /*!< ADC flag ADC multimode master group re
ARM GAS  /tmp/ccu598KY.s 			page 23


 810:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                              of sampling phase */
 811:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_FLAG_EOSMP_SLV        ADC_CSR_EOSMP_SLV  /*!< ADC flag ADC multimode slave group reg
 812:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                              of sampling phase */
 813:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_FLAG_JEOC_MST         ADC_CSR_JEOC_MST   /*!< ADC flag ADC multimode master group in
 814:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                              of unitary conversion */
 815:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_FLAG_JEOC_SLV         ADC_CSR_JEOC_SLV   /*!< ADC flag ADC multimode slave group inj
 816:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                              of unitary conversion */
 817:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_FLAG_JEOS_MST         ADC_CSR_JEOS_MST   /*!< ADC flag ADC multimode master group in
 818:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                              of sequence conversions */
 819:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_FLAG_JEOS_SLV         ADC_CSR_JEOS_SLV   /*!< ADC flag ADC multimode slave group inj
 820:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                              of sequence conversions */
 821:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_FLAG_AWD1_MST         ADC_CSR_AWD1_MST   /*!< ADC flag ADC multimode master analog w
 822:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                              of the ADC master */
 823:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_FLAG_AWD1_SLV         ADC_CSR_AWD1_SLV   /*!< ADC flag ADC multimode slave analog wa
 824:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                              of the ADC slave */
 825:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_FLAG_AWD2_MST         ADC_CSR_AWD2_MST   /*!< ADC flag ADC multimode master analog w
 826:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                              of the ADC master */
 827:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_FLAG_AWD2_SLV         ADC_CSR_AWD2_SLV   /*!< ADC flag ADC multimode slave analog wa
 828:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                              of the ADC slave */
 829:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_FLAG_AWD3_MST         ADC_CSR_AWD3_MST   /*!< ADC flag ADC multimode master analog w
 830:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                              of the ADC master */
 831:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_FLAG_AWD3_SLV         ADC_CSR_AWD3_SLV   /*!< ADC flag ADC multimode slave analog wa
 832:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                              of the ADC slave */
 833:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
 834:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
 835:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
 836:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 837:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_IT ADC interruptions for configuration (interruption enable or disable)
 838:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief    IT defines which can be used with LL_ADC_ReadReg and  LL_ADC_WriteReg functions
 839:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
 840:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
 841:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_IT_ADRDY                 ADC_IER_ADRDYIE    /*!< ADC interruption ADC instance ready
 842:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_IT_EOC                   ADC_IER_EOCIE      /*!< ADC interruption ADC group regular 
 843:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                 unitary conversion */
 844:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_IT_EOS                   ADC_IER_EOSIE      /*!< ADC interruption ADC group regular 
 845:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                 sequence conversions */
 846:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_IT_OVR                   ADC_IER_OVRIE      /*!< ADC interruption ADC group regular 
 847:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_IT_EOSMP                 ADC_IER_EOSMPIE    /*!< ADC interruption ADC group regular 
 848:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                 sampling phase */
 849:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_IT_JEOC                  ADC_IER_JEOCIE     /*!< ADC interruption ADC group injected
 850:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                 unitary conversion */
 851:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_IT_JEOS                  ADC_IER_JEOSIE     /*!< ADC interruption ADC group injected
 852:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                 sequence conversions */
 853:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_IT_AWD1                  ADC_IER_AWD1IE     /*!< ADC interruption ADC analog watchdo
 854:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_IT_AWD2                  ADC_IER_AWD2IE     /*!< ADC interruption ADC analog watchdo
 855:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_IT_AWD3                  ADC_IER_AWD3IE     /*!< ADC interruption ADC analog watchdo
 856:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_IT_EOCAL                 ADC_IER_EOCALIE    /*!< ADC interruption ADC end of calibra
 857:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_IT_LDORDY                ADC_IER_LDORDYIE   /*!< ADC interruption ADC Voltage Regula
 858:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
 859:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
 860:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
 861:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 862:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REGISTERS  ADC registers compliant with specific purpose
 863:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
 864:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
 865:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* List of ADC registers intended to be used (most commonly) with             */
 866:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* DMA transfer.                                                              */
ARM GAS  /tmp/ccu598KY.s 			page 24


 867:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Refer to function @ref LL_ADC_DMA_GetRegAddr().                            */
 868:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_DMA_REG_REGULAR_DATA       (0x00000000UL) /* ADC group regular conversion data regis
 869:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                             (corresponding to register DR) to be us
 870:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                              configured in independent mode. Withou
 871:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                              register accessed by LL function
 872:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                              @ref LL_ADC_REG_ReadConversionData32()
 873:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                              other functions @ref LL_ADC_REG_ReadCo
 874:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
 875:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_DMA_REG_REGULAR_DATA_MULTI    (0x00000001UL) /* ADC group regular conversion data re
 876:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                (corresponding to register CDR) to b
 877:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                ADC configured in multimode (availab
 878:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                with several ADC instances). Without
 879:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                register accessed by LL function
 880:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                @ref LL_ADC_REG_ReadMultiConversionD
 881:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #endif /* ADC_MULTIMODE_SUPPORT */
 882:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
 883:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
 884:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
 885:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 886:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_COMMON_CLOCK_SOURCE  ADC common - Clock source
 887:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
 888:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
 889:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV1    (0x00000000UL)                                        /*!< ADC a
 890:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                               witho
 891:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV2    (ADC_CCR_PRESC_0)                                     /*!< ADC a
 892:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                               with 
 893:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                               by 2 
 894:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV4    (ADC_CCR_PRESC_1)                                     /*!< ADC a
 895:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                               with 
 896:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                               by 4 
 897:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV6    (ADC_CCR_PRESC_1 | ADC_CCR_PRESC_0)                   /*!< ADC a
 898:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                               with 
 899:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                                by 6
 900:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV8    (ADC_CCR_PRESC_2)                                     /*!< ADC a
 901:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                               with 
 902:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                               by 8 
 903:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV10   (ADC_CCR_PRESC_2 | ADC_CCR_PRESC_0)                   /*!< ADC a
 904:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                               with 
 905:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                               by 10
 906:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV12   (ADC_CCR_PRESC_2 | ADC_CCR_PRESC_1)                   /*!< ADC a
 907:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                               with 
 908:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                               by 12
 909:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV16   (ADC_CCR_PRESC_2 | ADC_CCR_PRESC_1 | ADC_CCR_PRESC_0) /*!< ADC a
 910:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                               with 
 911:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                               by 16
 912:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV32   (ADC_CCR_PRESC_3)                                     /*!< ADC a
 913:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                               with 
 914:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                               by 32
 915:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV64   (ADC_CCR_PRESC_3 | ADC_CCR_PRESC_0)                   /*!< ADC a
 916:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                               with 
 917:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                               by 64
 918:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV128  (ADC_CCR_PRESC_3 | ADC_CCR_PRESC_1)                   /*!< ADC a
 919:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                               with 
 920:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                               by 12
 921:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV256  (ADC_CCR_PRESC_3 | ADC_CCR_PRESC_1 | ADC_CCR_PRESC_0) /*!< ADC a
 922:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                               with 
 923:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                               by 25
ARM GAS  /tmp/ccu598KY.s 			page 25


 924:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
 925:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
 926:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
 927:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 928:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_COMMON_PATH_INTERNAL  ADC common - Measurement path to internal channels
 929:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
 930:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
 931:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Note: Other measurement paths to internal channels may be available        */
 932:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /*       (connections to other peripherals).                                  */
 933:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /*       If they are not listed below, they do not require any specific       */
 934:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /*       path enable. In this case, Access to measurement path is done        */
 935:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /*       only by selecting the corresponding ADC internal channel.            */
 936:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_PATH_INTERNAL_NONE        (0x00000000UL)     /*!< ADC measurement paths all disabled
 937:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_PATH_INTERNAL_VREFINT     (ADC_CCR_VREFEN)   /*!< ADC measurement path to internal c
 938:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_PATH_INTERNAL_TEMPSENSOR  (ADC_CCR_VSENSEEN) /*!< ADC measurement path to internal c
 939:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                               temperature sensor */
 940:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_PATH_INTERNAL_VBAT        (ADC_CCR_VBATEN)   /*!< ADC measurement path to internal c
 941:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 942:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_PATH_INTERNAL_VCORE       (LL_ADC_PATH_INTERNAL_VREFINT \
 943:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                           | LL_ADC_CHANNEL_DIFFERENCIATION_VREFINT_VCORE)  /*!< ADC
 944:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** to internal channel VCore */
 945:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
 946:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
 947:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
 948:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 949:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_CALIBRATION_OFFSET_LINEARITY  ADC instance - Calibration mode for offset an
 950:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
 951:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
 952:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CALIB_OFFSET          (ADC_CALIB_FACTOR_OFFSET_REGOFFSET)   /*!< Calibration of ADC 
 953:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                 Duration of calibra
 954:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                 duration: 1280 ADC 
 955:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                 For devices with di
 956:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                 available: Calibrat
 957:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                 is specific to each
 958:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                 and differential mo
 959:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CALIB_LINEARITY       (ADC_CALIB_FACTOR_LINEARITY_REGOFFSET)/*!< Calibration of ADC 
 960:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                 Duration of calibra
 961:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                 linearity: 15104 AD
 962:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                 For devices with di
 963:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                 available: Calibrat
 964:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                 is common to both s
 965:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                 differential modes.
 966:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CALIB_OFFSET_LINEARITY (ADC_CALIB_FACTOR_LINEARITY_REGOFFSET \
 967:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                        | ADC_CR_ADCALLIN)                  /*!< Calibration of ADC 
 968:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                 linearity. Duration
 969:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                 of offset and linea
 970:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                 clock cycles. For d
 971:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                 differential mode a
 972:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                 Calibration of offs
 973:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                 to each of single-e
 974:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                 differential modes,
 975:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                 linearity is common
 976:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** single-ended and differential modes. */
 977:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
 978:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
 979:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
 980:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
ARM GAS  /tmp/ccu598KY.s 			page 26


 981:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_CALIBRATION_LINEARITY_INDEX ADC indexes for linear calibration
 982:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
 983:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
 984:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CALIB_OFFSET_INDEX        (0x00000000UL)                          /*!< Offset Calibr
 985:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CALIB_LINEARITY_INDEX1    (ADC_CR_CALINDEX0)                      /*!< Linearity Cal
 986:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CALIB_LINEARITY_INDEX2    (ADC_CR_CALINDEX1)                      /*!< Linearity Cal
 987:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CALIB_LINEARITY_INDEX3    (ADC_CR_CALINDEX1 | ADC_CR_CALINDEX0)   /*!< Linearity Cal
 988:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CALIB_LINEARITY_INDEX4    (ADC_CR_CALINDEX2)                      /*!< Linearity Cal
 989:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CALIB_LINEARITY_INDEX5    (ADC_CR_CALINDEX2 | ADC_CR_CALINDEX0)   /*!< Linearity Cal
 990:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CALIB_LINEARITY_INDEX6    (ADC_CR_CALINDEX2 | ADC_CR_CALINDEX1)   /*!< Linearity Cal
 991:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CALIB_LINEARITY_INDEX7    (ADC_CR_CALINDEX2 | ADC_CR_CALINDEX1 \
 992:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                           | ADC_CR_CALINDEX0)                    /*!< Linearity Cal
 993:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CALIB_INTEROFFSET_INDEX   (ADC_CR_CALINDEX3)                      /*!< Linearity Cal
 994:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
 995:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
 996:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
 997:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 998:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_RESOLUTION  ADC instance - Resolution
 999:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
1000:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1001:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_RESOLUTION_14B       (0x00000000UL)                      /*!< ADC resolution 14 bits
1002:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_RESOLUTION_12B       (                  ADC_CFGR1_RES_0) /*!< ADC resolution 12 bits
1003:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_RESOLUTION_10B       (ADC_CFGR1_RES_1                  ) /*!< ADC resolution 10 bits
1004:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_RESOLUTION_8B        (ADC_CFGR1_RES_1 | ADC_CFGR1_RES_0) /*!< ADC resolution 8 bits 
1005:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_RESOLUTION_6B        (ADC_CFGR1_RES_1 \
1006:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                      << ADC_RESOLUTION_ADC4_PROCESSING) /*!< ADC resolution 6 bits 
1007:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                             (value shift out of ADC
1008:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                              post-processing when a
1009:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1010:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Legacy literals */
1011:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_RESOLUTION_12B_ADC4  LL_ADC_RESOLUTION_12B
1012:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_RESOLUTION_10B_ADC4  LL_ADC_RESOLUTION_10B
1013:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_RESOLUTION_8B_ADC4   LL_ADC_RESOLUTION_8B
1014:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_RESOLUTION_6B_ADC4   LL_ADC_RESOLUTION_6B
1015:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
1016:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
1017:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1018:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_DATA_ALIGN  ADC instance - Data alignment
1019:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
1020:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1021:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_DATA_ALIGN_RIGHT            (0x00000000UL)         /*!< ADC conversion data alignmen
1022:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                       (alignment on data register L
1023:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_DATA_ALIGN_LEFT             (ADC4_CFGR1_ALIGN)      /*!< ADC conversion data alignme
1024:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                        (alignment on data register 
1025:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
1026:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
1027:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1028:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1029:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_LEFT_BIT_SHIFT   ADC left Shift
1030:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
1031:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1032:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_LEFT_BIT_SHIFT_NONE  (0x00000000UL)                                                 
1033:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_LEFT_BIT_SHIFT_1     (ADC_CFGR2_LSHIFT_0)                                           
1034:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_LEFT_BIT_SHIFT_2     (ADC_CFGR2_LSHIFT_1)                                           
1035:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_LEFT_BIT_SHIFT_3     (ADC_CFGR2_LSHIFT_1 | ADC_CFGR2_LSHIFT_0)                      
1036:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_LEFT_BIT_SHIFT_4     (ADC_CFGR2_LSHIFT_2)                                           
1037:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_LEFT_BIT_SHIFT_5     (ADC_CFGR2_LSHIFT_2 | ADC_CFGR2_LSHIFT_0)                      
ARM GAS  /tmp/ccu598KY.s 			page 27


1038:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_LEFT_BIT_SHIFT_6     (ADC_CFGR2_LSHIFT_2 | ADC_CFGR2_LSHIFT_1)                      
1039:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_LEFT_BIT_SHIFT_7     (ADC_CFGR2_LSHIFT_2 | ADC_CFGR2_LSHIFT_1 | ADC_CFGR2_LSHIFT_0) 
1040:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_LEFT_BIT_SHIFT_8     (ADC_CFGR2_LSHIFT_3)                                           
1041:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_LEFT_BIT_SHIFT_9     (ADC_CFGR2_LSHIFT_3 | ADC_CFGR2_LSHIFT_0)                      
1042:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_LEFT_BIT_SHIFT_10    (ADC_CFGR2_LSHIFT_3 | ADC_CFGR2_LSHIFT_1)                      
1043:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_LEFT_BIT_SHIFT_11    (ADC_CFGR2_LSHIFT_3 | ADC_CFGR2_LSHIFT_1 | ADC_CFGR2_LSHIFT_0) 
1044:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_LEFT_BIT_SHIFT_12    (ADC_CFGR2_LSHIFT_3 | ADC_CFGR2_LSHIFT_2)                      
1045:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_LEFT_BIT_SHIFT_13    (ADC_CFGR2_LSHIFT_3 | ADC_CFGR2_LSHIFT_2 | ADC_CFGR2_LSHIFT_0) 
1046:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_LEFT_BIT_SHIFT_14    (ADC_CFGR2_LSHIFT_3 | ADC_CFGR2_LSHIFT_2 | ADC_CFGR2_LSHIFT_1) 
1047:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_LEFT_BIT_SHIFT_15    (ADC_CFGR2_LSHIFT_3 | ADC_CFGR2_LSHIFT_2 | ADC_CFGR2_LSHIFT_1 |
1048:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
1049:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
1050:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1051:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1052:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_LP_MODE  ADC instance - Low power mode
1053:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
1054:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1055:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_LP_MODE_NONE                (0x00000000UL)                       /*!< No ADC low pow
1056:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_LP_AUTOWAIT                 (ADC_CFGR1_AUTDLY)                   /*!< ADC low power 
1057:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
1058:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
1059:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1060:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1061:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_AUTOPOWEROFF_MODE  ADC instance - Low power mode auto power-off
1062:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
1063:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1064:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_LP_AUTOPOWEROFF_DISABLE      (0x00000000UL)                      /*!< ADC low power 
1065:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_LP_AUTOPOWEROFF_ENABLE       (ADC4_PWRR_AUTOFF)                  /*!< ADC low power 
1066:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
1067:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
1068:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1069:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1070:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_AUTONOMOUS_DEEP_POWER_DOWN_MODE  ADC instance - Autonomous deep power down 
1071:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
1072:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1073:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_LP_AUTONOMOUS_DPD_DISABLE      (0x00000000UL)        /*!< ADC deep power down in aut
1074:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_LP_AUTONOMOUS_DPD_ENABLE       (ADC4_PWRR_DPD)       /*!< ADC deep power down in aut
1075:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
1076:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
1077:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1078:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1079:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_VREF_PROTECTION_MODE  ADC instance - VREF protection mode
1080:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
1081:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1082:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_VREF_PROT_DISABLE              (0x00000000UL)                              /*!< ADC 
1083:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_VREF_PROT_FIRST_SAMP_ENABLE    (ADC4_PWRR_VREFPROT)                        /*!< ADC 
1084:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_VREF_PROT_SECOND_SAMP_ENABLE   (ADC4_PWRR_VREFPROT | ADC4_PWRR_VREFSECSMP) /*!< ADC 
1085:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
1086:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
1087:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1088:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1089:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_OFFSET_NB  ADC instance - Offset number
1090:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
1091:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1092:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_OFFSET_1                    ADC_OFR1_REGOFFSET /*!< ADC offset number 1: ADC channel
1093:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_OFFSET_2                    ADC_OFR2_REGOFFSET /*!< ADC offset number 2: ADC channel
1094:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_OFFSET_3                    ADC_OFR3_REGOFFSET /*!< ADC offset number 3: ADC channel
ARM GAS  /tmp/ccu598KY.s 			page 28


1095:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_OFFSET_4                    ADC_OFR4_REGOFFSET /*!< ADC offset number 4: ADC channel
1096:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
1097:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
1098:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1099:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1100:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_OFFSET_SIGNED_SATURATION ADC instance - Offset signed saturation mode
1101:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
1102:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1103:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE   (0x00000000UL)   /*!< ADC offset signed saturatio
1104:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE    (ADC_OFR1_SSAT) /*!< ADC offset signed saturation
1105:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
1106:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
1107:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1108:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1109:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_OFFSET_UNSIGNED_SATURATION ADC instance - Offset unsigned saturation mode
1110:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
1111:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1112:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_OFFSET_UNSIGNED_SATURATION_DISABLE   (0x00000000UL)   /*!< ADC offset unsigned satur
1113:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_OFFSET_UNSIGNED_SATURATION_ENABLE    (ADC_OFR1_USAT) /*!< ADC offset unsigned satura
1114:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
1115:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
1116:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1117:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1118:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_OFFSET_SIGN ADC instance - Offset sign
1119:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
1120:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1121:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_OFFSET_SIGN_NEGATIVE        (0x00000000UL)       /*!< ADC offset is negative (among 
1122:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_OFFSET_SIGN_POSITIVE        (ADC_OFR1_OFFSETPOS) /*!< ADC offset is positive (among 
1123:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
1124:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
1125:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1126:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1127:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_GROUPS  ADC instance - Groups
1128:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
1129:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1130:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_GROUP_REGULAR               (0x00000001UL) /*!< ADC group regular (available on all 
1131:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_GROUP_INJECTED              (0x00000002UL) /*!< ADC group injected (not available on
1132:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_GROUP_REGULAR_INJECTED      (0x00000003UL) /*!< ADC both groups regular and injected
1133:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
1134:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
1135:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1136:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1137:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_SAMPLINGTIME_COMMON  ADC instance - Sampling time common to a group of chan
1138:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
1139:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1140:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_COMMON_1       (ADC4_SMPR_SMP1_BITOFFSET_POS)                          
1141:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_COMMON_2       (ADC4_SMPR_SMP2_BITOFFSET_POS | ADC4_SAMPLING_TIME_CH_MA
1142:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Internal mask for ADC channel sampling time:                               */
1143:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* To select into literals LL_ADC_SAMPLINGTIME_x                              */
1144:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* the relevant bits for:                                                     */
1145:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* (concatenation of multiple bits used in register SMPR)                     */
1146:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* - ADC channels sampling time: setting channel wise, to map each channel    */
1147:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /*   on one of the common sampling time available.                            */
1148:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* - ADC channels common sampling time: set a sampling time into one of the   */
1149:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /*   common sampling time available.                                          */
1150:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_SAMPLING_TIME_SMP_MASK         (ADC4_SMPR_SMP2 | ADC4_SMPR_SMP1)
1151:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC4_SAMPLING_TIME_SMP_SHIFT_MASK   (ADC4_SMPR_SMP2_BITOFFSET_POS | ADC4_SMPR_SMP1_BITOFFSE
ARM GAS  /tmp/ccu598KY.s 			page 29


1152:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1153:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
1154:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
1155:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1156:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1157:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_TRIGGER_FREQ  ADC group regular - Trigger frequency mode
1158:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
1159:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1160:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_TRIGGER_FREQ_HIGH           (0x00000000UL)            /*!< ADC trigger frequency mod
1161:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_TRIGGER_FREQ_LOW            (ADC4_CFGR2_LFTRIG)        /*!< ADC trigger frequency mo
1162:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
1163:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
1164:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1165:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1166:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_CHANNEL  ADC instance - Channel number
1167:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
1168:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1169:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CHANNEL_0                   (ADC_CHANNEL_0_NUMBER  | ADC_CHANNEL_0_SMP  | ADC_CHANNE
1170:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CHANNEL_1                   (ADC_CHANNEL_1_NUMBER  | ADC_CHANNEL_1_SMP  | ADC_CHANNE
1171:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CHANNEL_2                   (ADC_CHANNEL_2_NUMBER  | ADC_CHANNEL_2_SMP  | ADC_CHANNE
1172:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CHANNEL_3                   (ADC_CHANNEL_3_NUMBER  | ADC_CHANNEL_3_SMP  | ADC_CHANNE
1173:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CHANNEL_4                   (ADC_CHANNEL_4_NUMBER  | ADC_CHANNEL_4_SMP  | ADC_CHANNE
1174:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CHANNEL_5                   (ADC_CHANNEL_5_NUMBER  | ADC_CHANNEL_5_SMP  | ADC_CHANNE
1175:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CHANNEL_6                   (ADC_CHANNEL_6_NUMBER  | ADC_CHANNEL_6_SMP  | ADC_CHANNE
1176:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CHANNEL_7                   (ADC_CHANNEL_7_NUMBER  | ADC_CHANNEL_7_SMP  | ADC_CHANNE
1177:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CHANNEL_8                   (ADC_CHANNEL_8_NUMBER  | ADC_CHANNEL_8_SMP  | ADC_CHANNE
1178:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CHANNEL_9                   (ADC_CHANNEL_9_NUMBER  | ADC_CHANNEL_9_SMP  | ADC_CHANNE
1179:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CHANNEL_10                  (ADC_CHANNEL_10_NUMBER | ADC_CHANNEL_10_SMP | ADC_CHANNE
1180:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CHANNEL_11                  (ADC_CHANNEL_11_NUMBER | ADC_CHANNEL_11_SMP | ADC_CHANNE
1181:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CHANNEL_12                  (ADC_CHANNEL_12_NUMBER | ADC_CHANNEL_12_SMP | ADC_CHANNE
1182:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CHANNEL_13                  (ADC_CHANNEL_13_NUMBER | ADC_CHANNEL_13_SMP | ADC_CHANNE
1183:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CHANNEL_14                  (ADC_CHANNEL_14_NUMBER | ADC_CHANNEL_14_SMP | ADC_CHANNE
1184:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CHANNEL_15                  (ADC_CHANNEL_15_NUMBER | ADC_CHANNEL_15_SMP | ADC_CHANNE
1185:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CHANNEL_16                  (ADC_CHANNEL_16_NUMBER | ADC_CHANNEL_16_SMP | ADC_CHANNE
1186:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CHANNEL_17                  (ADC_CHANNEL_17_NUMBER | ADC_CHANNEL_17_SMP | ADC_CHANNE
1187:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CHANNEL_18                  (ADC_CHANNEL_18_NUMBER | ADC_CHANNEL_18_SMP | ADC_CHANNE
1188:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CHANNEL_19                  (ADC_CHANNEL_19_NUMBER | ADC_CHANNEL_19_SMP | ADC_CHANNE
1189:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CHANNEL_20                  (ADC_CHANNEL_20_NUMBER | ADC_CHANNEL_20_SMP | ADC_CHANNE
1190:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CHANNEL_21                  (ADC_CHANNEL_21_NUMBER | ADC_CHANNEL_21_SMP | ADC_CHANNE
1191:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CHANNEL_22                  (ADC_CHANNEL_22_NUMBER | ADC_CHANNEL_22_SMP | ADC_CHANNE
1192:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CHANNEL_23                  (ADC_CHANNEL_23_NUMBER | ADC_CHANNEL_23_SMP | ADC_CHANNE
1193:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1194:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CHANNEL_VREFINT             (LL_ADC_CHANNEL_0 | ADC_CHANNEL_ID_INTERNAL_CH) /*!< ADC
1195:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CHANNEL_TEMPSENSOR          (LL_ADC_CHANNEL_19 | ADC_CHANNEL_ID_INTERNAL_CH) /*!< AD
1196:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CHANNEL_VBAT                (LL_ADC_CHANNEL_18 | ADC_CHANNEL_ID_INTERNAL_CH) /*!< AD
1197:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1198:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CHANNEL_VCORE               (LL_ADC_CHANNEL_12 | ADC_CHANNEL_ID_INTERNAL_CH) /*!< AD
1199:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CHANNEL_TEMPSENSOR_ADC4     (LL_ADC_CHANNEL_13 | ADC_CHANNEL_ID_INTERNAL_CH) /*!< AD
1200:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CHANNEL_VBAT_ADC4           (LL_ADC_CHANNEL_14 | ADC_CHANNEL_ID_INTERNAL_CH) /*!< AD
1201:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CHANNEL_DAC1CH1_ADC4        (LL_ADC_CHANNEL_21 | ADC_CHANNEL_ID_INTERNAL_CH) /*!< AD
1202:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CHANNEL_DAC1CH2_ADC4        (LL_ADC_CHANNEL_DAC1CH1_ADC4 | LL_ADC_CHANNEL_DIFFERENCI
1203:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1204:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_CHANNEL_DIFFERENCIATION_VREFINT_VCORE (0x01000000UL)                 /*!< Dummy bit 
1205:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1206:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
1207:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
1208:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
ARM GAS  /tmp/ccu598KY.s 			page 30


1209:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1210:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_TRIGGER_SOURCE  ADC group regular - Trigger source
1211:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
1212:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1213:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_SOFTWARE        (0x00000000UL)                                             
1214:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_CH1    (ADC_REG_TRIG_EXT_EDGE_DEFAULT)                            
1215:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_CH2    (ADC_CFGR1_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)       
1216:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_CH3    (ADC_CFGR1_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)       
1217:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM2_CH2    (ADC_CFGR1_EXTSEL_1 | ADC_CFGR1_EXTSEL_0 | ADC_REG_TRIG_EXT
1218:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM3_TRGO   (ADC_CFGR1_EXTSEL_2 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)       
1219:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM4_CH4    (ADC_CFGR1_EXTSEL_2 | ADC_CFGR1_EXTSEL_0 | ADC_REG_TRIG_EXT
1220:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_EXTI_LINE11 (ADC_CFGR1_EXTSEL_2 | ADC_CFGR1_EXTSEL_1 | ADC_REG_TRIG_EXT
1221:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM8_TRGO   (ADC_CFGR1_EXTSEL_2 | ADC_CFGR1_EXTSEL_1 | ADC_CFGR1_EXTSEL
1222:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                          | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                          
1223:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM8_TRGO2  (ADC_CFGR1_EXTSEL_3 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)       
1224:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_TRGO   (ADC_CFGR1_EXTSEL_3 | ADC_CFGR1_EXTSEL_0 | ADC_REG_TRIG_EXT
1225:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_TRGO2  (ADC_CFGR1_EXTSEL_3 | ADC_CFGR1_EXTSEL_1 | ADC_REG_TRIG_EXT
1226:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM2_TRGO   (ADC_CFGR1_EXTSEL_3 | ADC_CFGR1_EXTSEL_1 | ADC_CFGR1_EXTSEL
1227:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                          | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                          
1228:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM4_TRGO   (ADC_CFGR1_EXTSEL_3 | ADC_CFGR1_EXTSEL_2 | ADC_REG_TRIG_EXT
1229:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM6_TRGO   (ADC_CFGR1_EXTSEL_3 | ADC_CFGR1_EXTSEL_2 | ADC_CFGR1_EXTSEL
1230:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                          | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                          
1231:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM15_TRGO  (ADC_CFGR1_EXTSEL_3 | ADC_CFGR1_EXTSEL_2 | ADC_CFGR1_EXTSEL
1232:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                          | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                          
1233:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM3_CH4    (ADC_CFGR1_EXTSEL_3 | ADC_CFGR1_EXTSEL_2 | ADC_CFGR1_EXTSEL
1234:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                          | ADC_CFGR1_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)     
1235:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_EXTI_LINE15 (ADC_CFGR1_EXTSEL_4 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)       
1236:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_LPTIM1_CH1  (ADC_CFGR1_EXTSEL_4 | ADC_CFGR1_EXTSEL_1 | ADC_REG_TRIG_EXT
1237:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_LPTIM2_CH1  (ADC_CFGR1_EXTSEL_4 | ADC_CFGR1_EXTSEL_1 | ADC_CFGR1_EXTSEL
1238:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                          | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                          
1239:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_LPTIM3_CH1  (ADC_CFGR1_EXTSEL_4 | ADC_CFGR1_EXTSEL_2 | ADC_REG_TRIG_EXT
1240:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_LPTIM4_OUT  (ADC_CFGR1_EXTSEL_4 | ADC_CFGR1_EXTSEL_2 | ADC_CFGR1_EXTSEL
1241:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                          | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                          
1242:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1243:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_TRGO2_ADC4     (ADC_REG_TRIG_EXT_EDGE_DEFAULT)                    
1244:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_CH4_ADC4       (ADC4_CFGR1_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAUL
1245:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #if defined(TIM2)
1246:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM2_TRGO_ADC4      (ADC4_CFGR1_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAUL
1247:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #endif /* TIM2 */
1248:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #if defined(TIM15)
1249:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM15_TRGO_ADC4     (ADC4_CFGR1_EXTSEL_1 | ADC4_CFGR1_EXTSEL_0         
1250:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                  | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                  
1251:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #endif /* TIM5 */
1252:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #if defined(TIM6)
1253:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM6_TRGO_ADC4      (ADC4_CFGR1_EXTSEL_2 | ADC_REG_TRIG_EXT_EDGE_DEFAUL
1254:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #endif  /* TIM6 */
1255:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #if defined(LPTIM1)
1256:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_LPTIM1_CH1_ADC4    (ADC4_CFGR1_EXTSEL_2 | ADC4_CFGR1_EXTSEL_0          
1257:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                   
1258:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #endif /* LPTIM1 */
1259:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #if defined(LPTIM3)
1260:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_LPTIM3_CH2_ADC4    (ADC4_CFGR1_EXTSEL_2 | ADC4_CFGR1_EXTSEL_1          
1261:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                   
1262:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #endif  /* LPTIM3 */
1263:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_EXTI_LINE15_ADC4   (ADC4_CFGR1_EXTSEL_2 | ADC4_CFGR1_EXTSEL_1          
1264:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                 | ADC4_CFGR1_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAU
1265:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
ARM GAS  /tmp/ccu598KY.s 			page 31


1266:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
1267:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
1268:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1269:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1270:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_TRIGGER_EDGE  ADC group regular - Trigger edge
1271:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
1272:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1273:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_RISING         (                   ADC_CFGR1_EXTEN_0)   /*!< ADC group 
1274:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_FALLING        (ADC_CFGR1_EXTEN_1                   )   /*!< ADC group 
1275:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_RISINGFALLING  (ADC_CFGR1_EXTEN_1 | ADC_CFGR1_EXTEN_0)   /*!< ADC group
1276:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
1277:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
1278:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1279:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1280:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_CONTINUOUS_MODE  ADC group regular - Continuous mode
1281:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
1282:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1283:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_CONV_SINGLE             (0x00000000UL)          /*!< ADC conversions are perform
1284:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_CONV_CONTINUOUS         (ADC_CFGR1_CONT)         /*!< ADC conversions are perfor
1285:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
1286:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
1287:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1288:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1289:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_DATA_TRANSFER_MODE  ADC group regular - Data transfer mode of ADC conve
1290:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
1291:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1292:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_DR_TRANSFER             (0x00000000UL)                          /*!< ADC convers
1293:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_DMA_TRANSFER_NONE       (0x00000000UL)                          /*!< ADC convers
1294:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_DMA_TRANSFER_LIMITED    (                    ADC_CFGR1_DMNGT_0) /*!< ADC convers
1295:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_DMA_TRANSFER_UNLIMITED  (ADC_CFGR1_DMNGT_1 | ADC_CFGR1_DMNGT_0) /*!< ADC convers
1296:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_MDF_TRANSFER            (ADC_CFGR1_DMNGT_1                    ) /*!< ADC convers
1297:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
1298:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
1299:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1300:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_DMA_TRANSFER  ADC group regular - DMA transfer of ADC conversion data
1301:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
1302:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1303:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_DMA_TRANSFER_NONE_ADC4       (0x00000000UL)                        /*!< ADC conv
1304:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_DMA_TRANSFER_LIMITED_ADC4    (                   ADC4_CFGR1_DMAEN)  /*!< ADC con
1305:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_DMA_TRANSFER_UNLIMITED_ADC4  (ADC4_CFGR1_DMACFG | ADC4_CFGR1_DMAEN)  /*!< ADC co
1306:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
1307:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
1308:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1309:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1310:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_OVR_DATA_BEHAVIOR  ADC group regular - Overrun behavior on conversion d
1311:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
1312:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1313:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_OVR_DATA_PRESERVED      (0x00000000UL)         /*!< ADC group regular behavior i
1314:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_OVR_DATA_OVERWRITTEN    (ADC_CFGR1_OVRMOD)      /*!< ADC group regular behavior 
1315:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
1316:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
1317:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1318:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1319:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_SEQ_MODE  ADC group regular - Sequencer configuration flexibility
1320:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
1321:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1322:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_SEQ_FIXED               (0x00000000UL)         /*!< Sequencer configured to not 
ARM GAS  /tmp/ccu598KY.s 			page 32


1323:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_SEQ_CONFIGURABLE        (ADC4_CFGR1_CHSELRMOD)  /*!< Sequencer configured to ful
1324:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
1325:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
1326:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1327:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1328:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_SEQ_SCAN_LENGTH  ADC group regular - Sequencer scan length
1329:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
1330:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1331:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_DISABLE        (0x00000000UL)                                          
1332:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS  (                                             ADC_SQR1_L
1333:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS  (                              ADC_SQR1_L_1             
1334:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS  (                              ADC_SQR1_L_1 | ADC_SQR1_L
1335:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS  (               ADC_SQR1_L_2                            
1336:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS  (               ADC_SQR1_L_2                | ADC_SQR1_L
1337:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS  (               ADC_SQR1_L_2 | ADC_SQR1_L_1             
1338:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS  (               ADC_SQR1_L_2 | ADC_SQR1_L_1 | ADC_SQR1_L
1339:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS  (ADC_SQR1_L_3                                           
1340:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS (ADC_SQR1_L_3                               | ADC_SQR1_L
1341:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS (ADC_SQR1_L_3                | ADC_SQR1_L_1             
1342:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS (ADC_SQR1_L_3                | ADC_SQR1_L_1 | ADC_SQR1_L
1343:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2                            
1344:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2                | ADC_SQR1_L
1345:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2 | ADC_SQR1_L_1             
1346:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2 | ADC_SQR1_L_1 | ADC_SQR1_L
1347:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
1348:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
1349:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1350:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_SEQ_SCAN_LENGTH  ADC group regular - Sequencer scan length
1351:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
1352:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1353:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC4_REG_SEQ_SCAN_DISABLE        (ADC_CHSELR_SQ2)       /*!< ADC group regular sequencer
1354:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC4_REG_SEQ_SCAN_ENABLE_2RANKS  (ADC_CHSELR_SQ3)       /*!< ADC group regular sequencer
1355:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC4_REG_SEQ_SCAN_ENABLE_3RANKS  (ADC_CHSELR_SQ4)       /*!< ADC group regular sequencer
1356:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC4_REG_SEQ_SCAN_ENABLE_4RANKS  (ADC_CHSELR_SQ5)       /*!< ADC group regular sequencer
1357:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC4_REG_SEQ_SCAN_ENABLE_5RANKS  (ADC_CHSELR_SQ6)       /*!< ADC group regular sequencer
1358:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC4_REG_SEQ_SCAN_ENABLE_6RANKS  (ADC_CHSELR_SQ7)       /*!< ADC group regular sequencer
1359:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC4_REG_SEQ_SCAN_ENABLE_7RANKS  (ADC_CHSELR_SQ8)       /*!< ADC group regular sequencer
1360:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC4_REG_SEQ_SCAN_ENABLE_8RANKS  (0x00000000UL)         /*!< ADC group regular sequencer
1361:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
1362:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
1363:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1364:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1365:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_SEQ_DISCONT_MODE  ADC group regular - Sequencer discontinuous mode
1366:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
1367:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1368:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_DISABLE     (0x00000000UL)                                          
1369:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_1RANK       (ADC_CFGR1_DISCEN)                                      
1370:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_2RANKS      (ADC_CFGR1_DISCNUM_0 | ADC_CFGR1_DISCEN)                
1371:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_3RANKS      (ADC_CFGR1_DISCNUM_1 | ADC_CFGR1_DISCEN)                
1372:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_4RANKS      (ADC_CFGR1_DISCNUM_1 | ADC_CFGR1_DISCNUM_0 | ADC_CFGR1_D
1373:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_5RANKS      (ADC_CFGR1_DISCNUM_2 | ADC_CFGR1_DISCEN)                
1374:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_6RANKS      (ADC_CFGR1_DISCNUM_2 | ADC_CFGR1_DISCNUM_0 | ADC_CFGR1_D
1375:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_7RANKS      (ADC_CFGR1_DISCNUM_2 | ADC_CFGR1_DISCNUM_1 | ADC_CFGR1_D
1376:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_8RANKS      (ADC_CFGR1_DISCNUM_2 | ADC_CFGR1_DISCNUM_1 | ADC_CFGR1_D
1377:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_DISCEN)                                    
1378:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
1379:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
ARM GAS  /tmp/ccu598KY.s 			page 33


1380:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1381:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1382:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_SEQ_SCAN_DIRECTION  ADC group regular - Sequencer scan direction
1383:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
1384:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1385:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_DIR_FORWARD    (0x00000000UL)         /*!< On this STM32 series, parame
1386:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_DIR_BACKWARD   (ADC4_CFGR1_SCANDIR)   /*!< On this STM32 series, parame
1387:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
1388:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
1389:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1390:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1391:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_SEQ_RANKS  ADC group regular - Sequencer ranks
1392:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
1393:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1394:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_RANK_1                  (ADC_SQR1_REGOFFSET | ADC_REG_RANK_1_SQRX_BITOFFSET_POS)
1395:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_RANK_2                  (ADC_SQR1_REGOFFSET | ADC_REG_RANK_2_SQRX_BITOFFSET_POS)
1396:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_RANK_3                  (ADC_SQR1_REGOFFSET | ADC_REG_RANK_3_SQRX_BITOFFSET_POS)
1397:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_RANK_4                  (ADC_SQR1_REGOFFSET | ADC_REG_RANK_4_SQRX_BITOFFSET_POS)
1398:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_RANK_5                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_5_SQRX_BITOFFSET_POS)
1399:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_RANK_6                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_6_SQRX_BITOFFSET_POS)
1400:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_RANK_7                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_7_SQRX_BITOFFSET_POS)
1401:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_RANK_8                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_8_SQRX_BITOFFSET_POS)
1402:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_RANK_9                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_9_SQRX_BITOFFSET_POS)
1403:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_RANK_10                 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_10_SQRX_BITOFFSET_POS
1404:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_RANK_11                 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_11_SQRX_BITOFFSET_POS
1405:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_RANK_12                 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_12_SQRX_BITOFFSET_POS
1406:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_RANK_13                 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_13_SQRX_BITOFFSET_POS
1407:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_RANK_14                 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_14_SQRX_BITOFFSET_POS
1408:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_RANK_15                 (ADC_SQR4_REGOFFSET | ADC_REG_RANK_15_SQRX_BITOFFSET_POS
1409:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_RANK_16                 (ADC_SQR4_REGOFFSET | ADC_REG_RANK_16_SQRX_BITOFFSET_POS
1410:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1411:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_RANK_1_ADC4              (ADC4_REG_RANK_1_SQRX_BITOFFSET_POS)  /*!< ADC group re
1412:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_RANK_2_ADC4              (ADC4_REG_RANK_2_SQRX_BITOFFSET_POS)  /*!< ADC group re
1413:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_RANK_3_ADC4              (ADC4_REG_RANK_3_SQRX_BITOFFSET_POS)  /*!< ADC group re
1414:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_RANK_4_ADC4              (ADC4_REG_RANK_4_SQRX_BITOFFSET_POS)  /*!< ADC group re
1415:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_RANK_5_ADC4              (ADC4_REG_RANK_5_SQRX_BITOFFSET_POS)  /*!< ADC group re
1416:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_RANK_6_ADC4              (ADC4_REG_RANK_6_SQRX_BITOFFSET_POS)  /*!< ADC group re
1417:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_RANK_7_ADC4              (ADC4_REG_RANK_7_SQRX_BITOFFSET_POS)  /*!< ADC group re
1418:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_RANK_8_ADC4              (ADC4_REG_RANK_8_SQRX_BITOFFSET_POS)  /*!< ADC group re
1419:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
1420:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
1421:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1422:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1423:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_INJ_TRIGGER_SOURCE  ADC group injected - Trigger source
1424:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
1425:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1426:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_SOFTWARE           (0x00000000UL)                                          
1427:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO      (ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                         
1428:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM1_CH4       (ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)    
1429:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM2_TRGO      (ADC_JSQR_JEXTSEL_1 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)    
1430:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM2_CH1       (ADC_JSQR_JEXTSEL_1 | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_
1431:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM3_CH4       (ADC_JSQR_JEXTSEL_2 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)    
1432:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM4_TRGO      (ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_
1433:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_EXTI_LINE15    (ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_1 | ADC_INJ_TRIG_
1434:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM8_CH4       (ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_1 | ADC_JSQR_JEXT
1435:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                       
1436:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2     (ADC_JSQR_JEXTSEL_3 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)    
ARM GAS  /tmp/ccu598KY.s 			page 34


1437:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM8_TRGO      (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_
1438:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2     (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_1 | ADC_INJ_TRIG_
1439:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM3_CH3       (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_1 | ADC_JSQR_JEXT
1440:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                       
1441:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM3_TRGO      (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 | ADC_INJ_TRIG_
1442:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM3_CH1       (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXT
1443:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                       
1444:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM6_TRGO      (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXT
1445:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                       
1446:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM15_TRGO     (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXT
1447:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)  
1448:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_LPTIM1_CH2     (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_1 | ADC_INJ_TRIG_
1449:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_LPTIM2_CH2     (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_1 | ADC_JSQR_JEXT
1450:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                       
1451:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_LPTIM3_CH1     (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_2 | ADC_INJ_TRIG_
1452:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_LPTIM4_OUT     (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXT
1453:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                       
1454:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1455:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
1456:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
1457:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1458:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1459:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_INJ_TRIGGER_EDGE  ADC group injected - Trigger edge
1460:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
1461:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1462:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_RISING         (                    ADC_JSQR_JEXTEN_0) /*!< ADC group i
1463:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_FALLING        (ADC_JSQR_JEXTEN_1                    ) /*!< ADC group i
1464:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_RISINGFALLING  (ADC_JSQR_JEXTEN_1 | ADC_JSQR_JEXTEN_0) /*!< ADC group i
1465:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
1466:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
1467:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1468:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1469:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_INJ_TRIG_AUTO  ADC group injected - Automatic trigger mode
1470:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
1471:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1472:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_INDEPENDENT        (0x00000000UL)         /*!< ADC group injected conversio
1473:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_FROM_GRP_REGULAR   (ADC_CFGR1_JAUTO)       /*!< ADC group injected conversi
1474:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
1475:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
1476:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1477:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1478:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_SAMPLING_MODE  ADC group regular - Sampling mode
1479:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
1480:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1481:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_SAMPLING_MODE_NORMAL             (0x00000000UL)     /*!< ADC conversions samplin
1482:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_SAMPLING_MODE_BULB               (ADC_CFGR2_BULB)   /*!< ADC conversions samplin
1483:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                             Note: First conversion 
1484:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                   sampling time (se
1485:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                   ADC_LL_EC_CHANNEL
1486:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_REG_SAMPLING_MODE_TRIGGER_CONTROLED  (ADC_CFGR2_SMPTRIG)/*!< ADC conversions samplin
1487:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                             Trigger rising edge  = 
1488:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                             Trigger falling edge = 
1489:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                             start conversion. */
1490:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
1491:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
1492:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1493:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
ARM GAS  /tmp/ccu598KY.s 			page 35


1494:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_INJ_SEQ_SCAN_LENGTH  ADC group injected - Sequencer scan length
1495:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
1496:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1497:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_INJ_SEQ_SCAN_DISABLE        (0x00000000UL)                  /*!< ADC group injected 
1498:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS  (                ADC_JSQR_JL_0) /*!< ADC group injected 
1499:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS  (ADC_JSQR_JL_1                ) /*!< ADC group injected 
1500:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS  (ADC_JSQR_JL_1 | ADC_JSQR_JL_0) /*!< ADC group injected 
1501:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
1502:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
1503:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1504:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1505:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_INJ_SEQ_DISCONT_MODE  ADC group injected - Sequencer discontinuous mode
1506:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
1507:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1508:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_INJ_SEQ_DISCONT_DISABLE     (0x00000000UL)         /*!< ADC group injected sequencer
1509:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_INJ_SEQ_DISCONT_1RANK       (ADC_CFGR1_JDISCEN)     /*!< ADC group injected sequence
1510:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
1511:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
1512:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1513:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1514:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_INJ_SEQ_RANKS  ADC group injected - Sequencer ranks
1515:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
1516:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1517:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_INJ_RANK_1                  (ADC_JDR1_REGOFFSET | ADC_INJ_RANK_1_JSQR_BITOFFSET_POS)
1518:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_INJ_RANK_2                  (ADC_JDR2_REGOFFSET | ADC_INJ_RANK_2_JSQR_BITOFFSET_POS)
1519:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_INJ_RANK_3                  (ADC_JDR3_REGOFFSET | ADC_INJ_RANK_3_JSQR_BITOFFSET_POS)
1520:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_INJ_RANK_4                  (ADC_JDR4_REGOFFSET | ADC_INJ_RANK_4_JSQR_BITOFFSET_POS)
1521:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
1522:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
1523:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1524:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1525:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_CHANNEL_SAMPLINGTIME  Channel - Sampling time
1526:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
1527:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1528:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_5CYCLES      (0x00000000UL)                                            
1529:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_6CYCLES      (                                        ADC_SMPR2_SMP10_0
1530:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_12CYCLES     (                    ADC_SMPR2_SMP10_1                    
1531:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_20CYCLES     (                    ADC_SMPR2_SMP10_1 | ADC_SMPR2_SMP10_0
1532:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_36CYCLES     (ADC_SMPR2_SMP10_2                                        
1533:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_68CYCLES     (ADC_SMPR2_SMP10_2                     | ADC_SMPR2_SMP10_0
1534:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_391CYCLES    (ADC_SMPR2_SMP10_2 | ADC_SMPR2_SMP10_1                    
1535:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_814CYCLES    (ADC_SMPR2_SMP10_2 | ADC_SMPR2_SMP10_1 | ADC_SMPR2_SMP10_0
1536:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1537:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_5CYCLE       LL_ADC_SAMPLINGTIME_5CYCLES   /*!< Keep old definition for
1538:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_391CYCLES_5  LL_ADC_SAMPLINGTIME_391CYCLES /*!< Keep old definition for
1539:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
1540:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
1541:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1542:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1543:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_CHANNEL_SAMPLINGTIME  Channel - Sampling time
1544:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
1545:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1546:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC4_SAMPLINGTIME_1CYCLE_5       (0x00000000UL)                                        /
1547:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC4_SAMPLINGTIME_3CYCLES_5      (ADC4_SMPR_SMP1_0)                                     
1548:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC4_SAMPLINGTIME_7CYCLES_5      (ADC4_SMPR_SMP1_1)                                     
1549:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC4_SAMPLINGTIME_12CYCLES_5     (ADC4_SMPR_SMP1_1 | ADC4_SMPR_SMP1_0)                  
1550:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC4_SAMPLINGTIME_19CYCLES_5     (ADC4_SMPR_SMP1_2)                                     
ARM GAS  /tmp/ccu598KY.s 			page 36


1551:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC4_SAMPLINGTIME_39CYCLES_5     (ADC4_SMPR_SMP1_2 | ADC4_SMPR_SMP1_0)                  
1552:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC4_SAMPLINGTIME_79CYCLES_5     (ADC4_SMPR_SMP1_2 | ADC4_SMPR_SMP1_1)                  
1553:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC4_SAMPLINGTIME_814CYCLES_5    (ADC4_SMPR_SMP1_2 | ADC4_SMPR_SMP1_1 | ADC4_SMPR_SMP1_0
1554:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1555:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC4_SAMPLINGTIME_160CYCLES_5    LL_ADC4_SAMPLINGTIME_814CYCLES_5  /*!< Keep old definit
1556:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
1557:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
1558:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1559:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1560:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_CHANNEL_SINGLE_DIFF_ENDING  Channel - Single or differential ending
1561:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
1562:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1563:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_SINGLE_ENDED                (0x0000FFFFUL)                                    /*!< A
1564:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_DIFFERENTIAL_ENDED          (0xFFFF0000UL)                                    /*!< A
1565:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_BOTH_SINGLE_DIFF_ENDED      (LL_ADC_SINGLE_ENDED | LL_ADC_DIFFERENTIAL_ENDED) /*!< A
1566:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
1567:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
1568:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1569:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1570:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_AWD_NUMBER Analog watchdog - Analog watchdog number
1571:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
1572:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1573:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD1                        (ADC_AWD_CR1_CHANNEL_MASK  | ADC_AWD_CR1_REGOFFSET) /*!<
1574:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD2                        (ADC_AWD_CR23_CHANNEL_MASK | ADC_AWD_CR2_REGOFFSET) /*!<
1575:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD3                        (ADC_AWD_CR23_CHANNEL_MASK | ADC_AWD_CR3_REGOFFSET) /*!<
1576:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
1577:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
1578:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1579:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1580:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_AWD_CHANNELS  Analog watchdog - Monitored channels
1581:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
1582:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1583:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_DISABLE                 (0x00000000UL)                                          
1584:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_ALL_CHANNELS_REG        ((0x000FFFFFUL) | ADC_CFGR1_AWD1EN)                     
1585:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_ALL_CHANNELS_INJ        ((0x000FFFFFUL) | ADC_CFGR1_JAWD1EN)                    
1586:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_ALL_CHANNELS_REG_INJ    ((0x000FFFFFUL) | ADC_CFGR1_JAWD1EN | ADC_CFGR1_AWD1EN) 
1587:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_0_REG           ((LL_ADC_CHANNEL_0  & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1588:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1SGL)                                   
1589:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_0_INJ           ((LL_ADC_CHANNEL_0  & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1590:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1SGL)                                   
1591:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_0_REG_INJ       ((LL_ADC_CHANNEL_0  & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1592:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL)                
1593:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_1_REG           ((LL_ADC_CHANNEL_1  & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1594:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1SGL)                                   
1595:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_1_INJ           ((LL_ADC_CHANNEL_1  & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1596:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1SGL)                                   
1597:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_1_REG_INJ       ((LL_ADC_CHANNEL_1  & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1598:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL)                
1599:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_2_REG           ((LL_ADC_CHANNEL_2  & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1600:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1SGL)                                   
1601:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_2_INJ           ((LL_ADC_CHANNEL_2  & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1602:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1SGL)                                   
1603:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_2_REG_INJ       ((LL_ADC_CHANNEL_2  & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1604:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL)                
1605:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_3_REG           ((LL_ADC_CHANNEL_3  & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1606:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1SGL)                                   
1607:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_3_INJ           ((LL_ADC_CHANNEL_3  & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
ARM GAS  /tmp/ccu598KY.s 			page 37


1608:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1SGL)                                   
1609:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_3_REG_INJ       ((LL_ADC_CHANNEL_3  & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1610:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL)                
1611:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_4_REG           ((LL_ADC_CHANNEL_4  & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1612:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1SGL)                                   
1613:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_4_INJ           ((LL_ADC_CHANNEL_4  & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1614:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1SGL)                                   
1615:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_4_REG_INJ       ((LL_ADC_CHANNEL_4  & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1616:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL)                
1617:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_5_REG           ((LL_ADC_CHANNEL_5  & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1618:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1SGL)                                   
1619:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_5_INJ           ((LL_ADC_CHANNEL_5  & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1620:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1SGL)                                   
1621:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_5_REG_INJ       ((LL_ADC_CHANNEL_5  & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1622:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL)                
1623:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_6_REG           ((LL_ADC_CHANNEL_6  & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1624:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1SGL)                                   
1625:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_6_INJ           ((LL_ADC_CHANNEL_6  & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1626:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1SGL)                                   
1627:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_6_REG_INJ       ((LL_ADC_CHANNEL_6  & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1628:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL)                
1629:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_7_REG           ((LL_ADC_CHANNEL_7  & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1630:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1SGL)                                   
1631:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_7_INJ           ((LL_ADC_CHANNEL_7  & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1632:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1SGL)                                   
1633:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_7_REG_INJ       ((LL_ADC_CHANNEL_7  & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1634:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL)                
1635:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_8_REG           ((LL_ADC_CHANNEL_8  & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1636:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1SGL)                                   
1637:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_8_INJ           ((LL_ADC_CHANNEL_8  & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1638:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1SGL)                                   
1639:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_8_REG_INJ       ((LL_ADC_CHANNEL_8  & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1640:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL)                
1641:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_9_REG           ((LL_ADC_CHANNEL_9  & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1642:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1SGL)                                   
1643:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_9_INJ           ((LL_ADC_CHANNEL_9  & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1644:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1SGL)                                   
1645:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_9_REG_INJ       ((LL_ADC_CHANNEL_9  & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1646:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL)                
1647:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_10_REG          ((LL_ADC_CHANNEL_10 & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1648:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1SGL)                                   
1649:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_10_INJ          ((LL_ADC_CHANNEL_10 & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1650:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1SGL)                                   
1651:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_10_REG_INJ      ((LL_ADC_CHANNEL_10 & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1652:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL)                
1653:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_11_REG          ((LL_ADC_CHANNEL_11 & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1654:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1SGL)                                   
1655:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_11_INJ          ((LL_ADC_CHANNEL_11 & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1656:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1SGL)                                   
1657:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_11_REG_INJ      ((LL_ADC_CHANNEL_11 & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1658:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL)                
1659:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_12_REG          ((LL_ADC_CHANNEL_12 & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1660:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1SGL)                                   
1661:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_12_INJ          ((LL_ADC_CHANNEL_12 & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1662:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1SGL)                                   
1663:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_12_REG_INJ      ((LL_ADC_CHANNEL_12 & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1664:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL)                
ARM GAS  /tmp/ccu598KY.s 			page 38


1665:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_13_REG          ((LL_ADC_CHANNEL_13 & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1666:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1SGL)                                   
1667:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_13_INJ          ((LL_ADC_CHANNEL_13 & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1668:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1SGL)                                   
1669:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_13_REG_INJ      ((LL_ADC_CHANNEL_13 & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1670:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL)                
1671:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_14_REG          ((LL_ADC_CHANNEL_14 & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1672:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1SGL)                                   
1673:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_14_INJ          ((LL_ADC_CHANNEL_14 & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1674:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1SGL)                                   
1675:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_14_REG_INJ      ((LL_ADC_CHANNEL_14 & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1676:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL)                
1677:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_15_REG          ((LL_ADC_CHANNEL_15 & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1678:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1SGL)                                   
1679:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_15_INJ          ((LL_ADC_CHANNEL_15 & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1680:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1SGL)                                   
1681:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_15_REG_INJ      ((LL_ADC_CHANNEL_15 & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1682:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL)                
1683:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_16_REG          ((LL_ADC_CHANNEL_16 & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1684:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1SGL)                                   
1685:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_16_INJ          ((LL_ADC_CHANNEL_16 & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1686:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1SGL)                                   
1687:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_16_REG_INJ      ((LL_ADC_CHANNEL_16 & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1688:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL)                
1689:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_17_REG          ((LL_ADC_CHANNEL_17 & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1690:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1SGL)                                   
1691:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_17_INJ          ((LL_ADC_CHANNEL_17 & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1692:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1SGL)                                   
1693:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_17_REG_INJ      ((LL_ADC_CHANNEL_17 & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1694:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL)                
1695:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_18_REG          ((LL_ADC_CHANNEL_18 & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1696:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1SGL)                                   
1697:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_18_INJ          ((LL_ADC_CHANNEL_18 & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1698:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1SGL)                                   
1699:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_18_REG_INJ      ((LL_ADC_CHANNEL_18 & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1700:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL)                
1701:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_19_REG          ((LL_ADC_CHANNEL_19 & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1702:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1SGL)                                   
1703:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_19_INJ          ((LL_ADC_CHANNEL_19 & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1704:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1SGL)                                   
1705:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_19_REG_INJ      ((LL_ADC_CHANNEL_19 & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1706:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL)                
1707:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_20_REG          ((LL_ADC_CHANNEL_20 & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1708:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1SGL)                                   
1709:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_20_INJ          ((LL_ADC_CHANNEL_20 & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1710:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1SGL)                                   
1711:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_20_REG_INJ      ((LL_ADC_CHANNEL_20 & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1712:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL)                
1713:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_21_REG          ((LL_ADC_CHANNEL_21 & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1714:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1SGL)                                   
1715:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_21_INJ          ((LL_ADC_CHANNEL_21 & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1716:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1SGL)                                   
1717:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_21_REG_INJ      ((LL_ADC_CHANNEL_21 & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1718:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL)                
1719:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_22_REG          ((LL_ADC_CHANNEL_22 & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1720:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1SGL)                                   
1721:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_22_INJ          ((LL_ADC_CHANNEL_22 & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
ARM GAS  /tmp/ccu598KY.s 			page 39


1722:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1SGL)                                   
1723:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_22_REG_INJ      ((LL_ADC_CHANNEL_22 & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1724:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL)                
1725:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_23_REG          ((LL_ADC_CHANNEL_23 & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1726:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1SGL)                                   
1727:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_23_INJ          ((LL_ADC_CHANNEL_23 & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1728:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1SGL)                                   
1729:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_23_REG_INJ      ((LL_ADC_CHANNEL_23 & ADC_CHANNEL_ID_NUMBER_MASK) | ADC_
1730:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL)                
1731:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CH_VREFINT_REG          ((LL_ADC_CHANNEL_VREFINT          & ADC_CHANNEL_ID_NUMBE
1732:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL)                
1733:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CH_VREFINT_INJ          ((LL_ADC_CHANNEL_VREFINT          & ADC_CHANNEL_ID_NUMBE
1734:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_JAWD1EN | ADC_CFGR1_AWD1SGL)               
1735:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CH_VREFINT_REG_INJ      ((LL_ADC_CHANNEL_VREFINT          & ADC_CHANNEL_ID_NUMBE
1736:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_JAWD1EN | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1
1737:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CH_TEMPSENSOR_REG       ((LL_ADC_CHANNEL_TEMPSENSOR       & ADC_CHANNEL_ID_NUMBE
1738:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL)                
1739:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CH_TEMPSENSOR_INJ       ((LL_ADC_CHANNEL_TEMPSENSOR       & ADC_CHANNEL_ID_NUMBE
1740:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_JAWD1EN | ADC_CFGR1_AWD1SGL)               
1741:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CH_TEMPSENSOR_REG_INJ   ((LL_ADC_CHANNEL_TEMPSENSOR       & ADC_CHANNEL_ID_NUMBE
1742:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_JAWD1EN | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1
1743:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CH_VBAT_REG             ((LL_ADC_CHANNEL_VBAT             & ADC_CHANNEL_ID_NUMBE
1744:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL)                
1745:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CH_VBAT_INJ             ((LL_ADC_CHANNEL_VBAT             & ADC_CHANNEL_ID_NUMBE
1746:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_JAWD1EN | ADC_CFGR1_AWD1SGL)               
1747:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CH_VBAT_REG_INJ         ((LL_ADC_CHANNEL_VBAT             & ADC_CHANNEL_ID_NUMBE
1748:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_JAWD1EN | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1
1749:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CH_VCORE_REG            ((LL_ADC_CHANNEL_VCORE            & ADC_CHANNEL_ID_NUMBE
1750:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL)                
1751:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CH_VCORE_INJ            ((LL_ADC_CHANNEL_VCORE            & ADC_CHANNEL_ID_NUMBE
1752:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_JAWD1EN  | ADC_CFGR1_AWD1SGL)              
1753:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CH_VCORE_REG_INJ        ((LL_ADC_CHANNEL_VCORE            & ADC_CHANNEL_ID_NUMBE
1754:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_JAWD1EN | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1
1755:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1756:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CH_DAC1CH1_ADC4_REG     ((LL_ADC_CHANNEL_DAC1CH1_ADC4     & ADC_CHANNEL_ID_NUMBE
1757:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL)                
1758:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CH_DAC1CH2_ADC4_REG     ((LL_ADC_CHANNEL_DAC1CH2_ADC4     & ADC_CHANNEL_ID_NUMBE
1759:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL)                
1760:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CH_TEMPSENSOR_ADC4_REG  ((LL_ADC_CHANNEL_TEMPSENSOR_ADC4  & ADC_CHANNEL_ID_NUMBE
1761:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL)                
1762:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_CH_VBAT_ADC4_REG        ((LL_ADC_CHANNEL_VBAT_ADC4        & ADC_CHANNEL_ID_NUMBE
1763:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                             | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL)                
1764:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
1765:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
1766:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1767:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1768:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_AWD_THRESHOLDS  Analog watchdog - Thresholds
1769:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
1770:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1771:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_THRESHOLD_HIGH          (0x1UL)                     /*!< ADC analog watchdog thr
1772:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_THRESHOLD_LOW           (0x0UL)                     /*!< ADC analog watchdog thr
1773:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
1774:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
1775:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1776:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1777:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_AWD_FILTERING_CONFIG  Analog watchdog - filtering config
1778:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
ARM GAS  /tmp/ccu598KY.s 			page 40


1779:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1780:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_FILTERING_NONE          (0x00000000UL)                                          
1781:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_FILTERING_2SAMPLES      (                                        ADC_HTR_AWDFILT
1782:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_FILTERING_3SAMPLES      (                    ADC_HTR_AWDFILT_1                  
1783:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_FILTERING_4SAMPLES      (                    ADC_HTR_AWDFILT_1 | ADC_HTR_AWDFILT
1784:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_FILTERING_5SAMPLES      (ADC_HTR_AWDFILT_2                                      
1785:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_FILTERING_6SAMPLES      (ADC_HTR_AWDFILT_2 |                     ADC_HTR_AWDFILT
1786:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_FILTERING_7SAMPLES      (ADC_HTR_AWDFILT_2 | ADC_HTR_AWDFILT_1                  
1787:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_AWD_FILTERING_8SAMPLES      (ADC_HTR_AWDFILT_2 | ADC_HTR_AWDFILT_1 | ADC_HTR_AWDFILT
1788:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
1789:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
1790:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1791:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1792:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_OVS_SCOPE  Oversampling - Oversampling scope
1793:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
1794:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1795:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_OVS_DISABLE                 (0x00000000UL)                                        /*
1796:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_OVS_GRP_REGULAR_CONTINUED   (                                    ADC_CFGR2_ROVSE) /*
1797:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_OVS_GRP_REGULAR_RESUMED     (ADC_CFGR2_ROVSM |                   ADC_CFGR2_ROVSE) /*
1798:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_OVS_GRP_INJECTED            (                  ADC_CFGR2_JOVSE                  ) /*
1799:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_OVS_GRP_INJ_REG_RESUMED     (                  ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSE) /*
1800:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
1801:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
1802:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1803:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1804:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_OVS_DISCONT_MODE  Oversampling - Discontinuous mode
1805:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
1806:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1807:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_OVS_REG_CONT                (0x00000000UL)         /*!< ADC oversampling discontinuo
1808:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_OVS_REG_DISCONT             (ADC_CFGR2_TROVS)      /*!< ADC oversampling discontinuo
1809:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
1810:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
1811:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1812:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_OVS_RATIO  Oversampling - Ratio
1813:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
1814:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1815:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_2                 (ADC4_OVERSAMPLING_RATIO_PARAMETER | 0x00000000UL)      
1816:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_4                 (ADC4_OVERSAMPLING_RATIO_PARAMETER |                    
1817:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_8                 (ADC4_OVERSAMPLING_RATIO_PARAMETER |                    
1818:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_16                (ADC4_OVERSAMPLING_RATIO_PARAMETER |                    
1819:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_32                (ADC4_OVERSAMPLING_RATIO_PARAMETER | ADC4_CFGR2_OVSR_2  
1820:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_64                (ADC4_OVERSAMPLING_RATIO_PARAMETER | ADC4_CFGR2_OVSR_2  
1821:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_128               (ADC4_OVERSAMPLING_RATIO_PARAMETER | ADC4_CFGR2_OVSR_2 |
1822:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_256               (ADC4_OVERSAMPLING_RATIO_PARAMETER | ADC4_CFGR2_OVSR_2 |
1823:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
1824:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
1825:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1826:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1827:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_OVS_SHIFT  Oversampling - Data shift
1828:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
1829:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1830:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_NONE              (0x00000000UL)                                          
1831:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_1           (                                                       
1832:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_2           (                                      ADC_CFGR2_OVSS_1 
1833:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_3           (                                      ADC_CFGR2_OVSS_1 
1834:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_4           (                   ADC_CFGR2_OVSS_2                    
1835:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_5           (                   ADC_CFGR2_OVSS_2                    
ARM GAS  /tmp/ccu598KY.s 			page 41


1836:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_6           (                   ADC_CFGR2_OVSS_2 | ADC_CFGR2_OVSS_1 
1837:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_7           (                   ADC_CFGR2_OVSS_2 | ADC_CFGR2_OVSS_1 
1838:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_8           (ADC_CFGR2_OVSS_3                                       
1839:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_9           (ADC_CFGR2_OVSS_3                                       
1840:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_10          (ADC_CFGR2_OVSS_3                    | ADC_CFGR2_OVSS_1 
1841:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_11          (ADC_CFGR2_OVSS_3                    | ADC_CFGR2_OVSS_1 
1842:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
1843:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
1844:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1845:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1846:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
1847:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_MULTI_MODE  Multimode - Mode
1848:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
1849:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1850:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_MULTI_INDEPENDENT           (0x00000000UL)                                          
1851:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_REG_SIMULT       (                 ADC_CCR_DUAL_2 | ADC_CCR_DUAL_1       
1852:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_REG_INTERL       (                 ADC_CCR_DUAL_2 | ADC_CCR_DUAL_1 | ADC_
1853:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_INJ_SIMULT       (                 ADC_CCR_DUAL_2                  | ADC_
1854:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_INJ_ALTERN       (ADC_CCR_DUAL_3                                   | ADC_
1855:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM  (                                                   ADC_
1856:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT  (                                  ADC_CCR_DUAL_1       
1857:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM  (                                  ADC_CCR_DUAL_1 | ADC_
1858:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
1859:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
1860:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1861:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1862:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_MULTI_DMA_TRANSFER  Multimode - DMA transfer
1863:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
1864:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1865:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_MULTI_REG_DMA_EACH_ADC        (0x00000000UL)                      /*!< ADC multimode
1866:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_MULTI_REG_DMA_RES_32_10B      (ADC_CCR_DAMDF_1                  ) /*!< ADC multimode
1867:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_MULTI_REG_DMA_RES_8B          (ADC_CCR_DAMDF_1 | ADC_CCR_DAMDF_0) /*!< ADC multimode
1868:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
1869:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
1870:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1871:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1872:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_MULTI_TWOSMP_DELAY  Multimode - Delay between two sampling phases
1873:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
1874:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1875:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_1CYCLE            (0x00000000UL)                                 
1876:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_2CYCLES           (                                              
1877:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_3CYCLES           (                                ADC_CCR_DELAY_
1878:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_4CYCLES           (                                ADC_CCR_DELAY_
1879:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES           (                ADC_CCR_DELAY_2               
1880:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES           (                ADC_CCR_DELAY_2               
1881:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_7CYCLES           (                ADC_CCR_DELAY_2|ADC_CCR_DELAY_
1882:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_8CYCLES           (                ADC_CCR_DELAY_2|ADC_CCR_DELAY_
1883:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_9CYCLES           (ADC_CCR_DELAY_3                               
1884:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_10CYCLES          (ADC_CCR_DELAY_3                               
1885:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_11CYCLES          (ADC_CCR_DELAY_3                |ADC_CCR_DELAY_
1886:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_12CYCLES          (ADC_CCR_DELAY_3                |ADC_CCR_DELAY_
1887:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_13CYCLES          (ADC_CCR_DELAY_3|ADC_CCR_DELAY_2               
1888:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_13CYCLES_8_BITS   (ADC_CCR_DELAY_3|ADC_CCR_DELAY_2|ADC_CCR_DELAY_
1889:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_14CYCLES          (ADC_CCR_DELAY_3|ADC_CCR_DELAY_2               
1890:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_15CYCLES          (ADC_CCR_DELAY_3|ADC_CCR_DELAY_2|ADC_CCR_DELAY_
1891:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_15CYCLES_10_BITS  (ADC_CCR_DELAY_3|ADC_CCR_DELAY_2|ADC_CCR_DELAY_
1892:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_16CYCLES          (ADC_CCR_DELAY_3|ADC_CCR_DELAY_2|ADC_CCR_DELAY_
ARM GAS  /tmp/ccu598KY.s 			page 42


1893:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
1894:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
1895:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1896:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1897:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_MULTI_MASTER_SLAVE  Multimode - ADC master or slave
1898:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
1899:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1900:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_MULTI_MASTER                (                    ADC_CDR_RDATA_MST) /*!< In multimod
1901:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_MULTI_SLAVE                 (ADC_CDR_RDATA_SLV                    ) /*!< In multimod
1902:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_MULTI_MASTER_SLAVE          (ADC_CDR_RDATA_SLV | ADC_CDR_RDATA_MST) /*!< In multimod
1903:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
1904:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
1905:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1906:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1907:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #endif /* ADC_MULTIMODE_SUPPORT */
1908:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1909:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_HW_DELAYS  Definitions of ADC hardware constraints delays
1910:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Only ADC peripheral HW delays are defined in ADC LL driver driver,
1911:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         not timeout values.
1912:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         For details on delays values, refer to descriptions in source code
1913:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         above each literal definition.
1914:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
1915:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1916:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1917:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Note: Only ADC peripheral HW delays are defined in ADC LL driver driver,   */
1918:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /*       not timeout values.                                                  */
1919:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /*       Timeout values for ADC operations are dependent to device clock      */
1920:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /*       configuration (system clock versus ADC clock),                       */
1921:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /*       and therefore must be defined in user application.                   */
1922:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /*       Indications for estimation of ADC timeout delays, for this           */
1923:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /*       STM32 series:                                                        */
1924:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /*       - ADC calibration time: maximum delay is 16384/fADC.                 */
1925:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /*         (refer to device datasheet, parameter "tCAL")                      */
1926:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /*       - ADC enable time: maximum delay is 1 conversion cycle.              */
1927:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /*         (refer to device datasheet, parameter "tSTAB")                     */
1928:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /*       - ADC disable time: maximum delay should be a few ADC clock cycles   */
1929:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /*       - ADC stop conversion time: maximum delay should be a few ADC clock  */
1930:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /*         cycles                                                             */
1931:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /*       - ADC conversion time: duration depending on ADC clock and ADC       */
1932:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /*         configuration.                                                     */
1933:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /*         (refer to device reference manual, section "Timing")               */
1934:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1935:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Delay for ADC stabilization time (ADC voltage regulator start-up time)     */
1936:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Delay set to maximum value (refer to device datasheet,                     */
1937:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* parameter "tADCVREG_STUP").                                                */
1938:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Unit: us                                                                   */
1939:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_DELAY_INTERNAL_REGUL_STAB_US ( 20UL)  /*!< Delay for ADC stabilization time (ADC vol
1940:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1941:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Delay for internal voltage reference stabilization time.                   */
1942:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Delay set to maximum value (refer to device datasheet,                     */
1943:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* parameter "ts_vrefint").                                                   */
1944:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Unit: us                                                                   */
1945:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_DELAY_VREFINT_STAB_US       (5UL)  /*!< Delay for internal voltage reference stabili
1946:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1947:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Delay for temperature sensor stabilization time.                           */
1948:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Literal set to maximum value (refer to device datasheet,                   */
1949:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* parameter "tSTART_RUN").                                                   */
ARM GAS  /tmp/ccu598KY.s 			page 43


1950:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Unit: us                                                                   */
1951:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_DELAY_TEMPSENSOR_STAB_US    ( 26UL)  /*!< Delay for temperature sensor stabilization
1952:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1953:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Delay required between ADC end of calibration and ADC enable.              */
1954:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Note: On this STM32 series, a minimum number of ADC clock cycles           */
1955:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /*       are required between ADC end of calibration and ADC enable.          */
1956:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /*       Wait time can be computed in user application by waiting for the     */
1957:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /*       equivalent number of CPU cycles, by taking into account              */
1958:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /*       ratio of CPU clock versus ADC clock prescalers.                      */
1959:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Unit: ADC clock cycles.                                                    */
1960:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_DELAY_CALIB_ENABLE_ADC_CYCLES (  4UL)  /*!< Delay required between ADC end of calibr
1961:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1962:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Fixed timeout value for ADC linearity word bit set/clear delay.            */
1963:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Values defined to be higher than worst cases: maximum ratio between ADC    */
1964:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* and CPU clock frequencies.                                                 */
1965:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Example of profile low frequency : ADC frequency minimum 140kHz (cf        */
1966:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* datasheet for ADC4), CPU frequency 160MHz.                                 */
1967:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Calibration time max = 25502 / fADC (refer to datasheet)                   */
1968:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /*                      = 29M CPU cycles                                      */
1969:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define ADC_LINEARITY_BIT_TOGGLE_TIMEOUT         (29000000UL)      /*!< ADC linearity calibration s
1970:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1971:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
1972:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
1973:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1974:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1975:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
1976:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
1977:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1978:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1979:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Exported macro ------------------------------------------------------------*/
1980:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_Exported_Macros ADC Exported Macros
1981:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
1982:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1983:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1984:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EM_WRITE_READ Common write and read registers Macros
1985:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
1986:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1987:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1988:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
1989:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Write a value in ADC register
1990:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  __INSTANCE__ ADC Instance
1991:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  __REG__ Register to be written
1992:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  __VALUE__ Value to be written in the register
1993:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
1994:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
1995:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE
1996:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
1997:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
1998:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Read a value in ADC register
1999:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  __INSTANCE__ ADC Instance
2000:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  __REG__ Register to be read
2001:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Register value
2002:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
2003:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define LL_ADC_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
2004:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
2005:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
2006:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
ARM GAS  /tmp/ccu598KY.s 			page 44


2007:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
2008:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EM_HELPER_MACRO ADC helper macro
2009:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
2010:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
2011:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
2012:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
2013:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Helper macro to get ADC channel number in decimal format
2014:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         from literals LL_ADC_CHANNEL_x.
2015:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Example:
2016:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           __LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_CHANNEL_4)
2017:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           will return decimal number "4".
2018:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   The input can be a value from functions where a channel
2019:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         number is returned, either defined with number
2020:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         or with bitfield (only one bit must be set).
2021:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  __CHANNEL__ This parameter can be one of the following values:
2022:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0           (3)
2023:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1           (3)
2024:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2           (3)
2025:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3           (3)
2026:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4           (3)
2027:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5           (3)
2028:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
2029:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
2030:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
2031:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
2032:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
2033:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
2034:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
2035:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
2036:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
2037:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
2038:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
2039:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
2040:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
2041:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_19
2042:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT
2043:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR      (1)
2044:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT            (1)
2045:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC4    (2)
2046:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC4    (2)
2047:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC4 (2)
2048:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT_ADC4       (2)
2049:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VCORE           (2)
2050:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *
2051:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (1) On STM32U5, parameter available only on ADC instance: ADC1/ADC2.
2052:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (2) On STM32U5, parameter available only on ADC instance: ADC4.
2053:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (3) On STM32U5, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to
2054:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             Other channels are slow channels (conversion rate: refer to reference manual).
2055:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Value between Min_Data=0 and Max_Data=18
2056:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
2057:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define __LL_ADC_CHANNEL_TO_DECIMAL_NB(__CHANNEL__)                                          \
2058:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   ((((__CHANNEL__) & ADC_CHANNEL_ID_BITFIELD_MASK) == 0UL)                                   \
2059:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****    ? ( ((__CHANNEL__) & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS ) \
2060:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****    : ( (uint32_t)POSITION_VAL((__CHANNEL__)) )                                               \
2061:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   )
2062:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
2063:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
ARM GAS  /tmp/ccu598KY.s 			page 45


2064:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Helper macro to get ADC channel in literal format LL_ADC_CHANNEL_x
2065:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         from number in decimal format.
2066:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Example:
2067:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           __LL_ADC_DECIMAL_NB_TO_CHANNEL(4)
2068:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           will return a data equivalent to "LL_ADC_CHANNEL_4".
2069:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  __DECIMAL_NB__ Value between Min_Data=0 and Max_Data=18
2070:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
2071:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0           (3)
2072:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1           (3)
2073:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2           (3)
2074:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3           (3)
2075:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4           (3)
2076:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5           (3)
2077:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
2078:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
2079:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
2080:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
2081:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
2082:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
2083:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
2084:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
2085:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
2086:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
2087:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
2088:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
2089:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
2090:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_19
2091:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT
2092:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR      (1)
2093:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT            (1)
2094:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC4    (2)
2095:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC4    (2)
2096:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC4 (2)
2097:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT_ADC4       (2)
2098:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VCORE           (2)
2099:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *
2100:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (1) On STM32U5, parameter available only on ADC instance: ADC1/ADC2.
2101:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (2) On STM32U5, parameter available only on ADC instance: ADC4.
2102:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (3) On STM32U5, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to
2103:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             Other channels are slow channels (conversion rate: refer to reference manual).
2104:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (1, 2) For ADC channel read back from ADC register,
2105:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                comparison with internal channel parameter to be done
2106:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
2107:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
2108:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define __LL_ADC_DECIMAL_NB_TO_CHANNEL(__DECIMAL_NB__)                                             
2109:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   (((__DECIMAL_NB__) <= 9UL)                                                                       
2110:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****    ? (((__DECIMAL_NB__) << ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)                              |     
2111:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****       (ADC_AWD2CR_AWD2CH_0 << (__DECIMAL_NB__))                                              |     
2112:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****       (ADC_SMPR1_REGOFFSET))                                                                       
2113:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****    : (((__DECIMAL_NB__) << ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)                              |     
2114:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****       (ADC_AWD2CR_AWD2CH_0 << (__DECIMAL_NB__))                                              |     
2115:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****       (ADC_SMPR2_REGOFFSET))                                                                       
2116:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   )
2117:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
2118:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
2119:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Helper macro to determine whether the selected channel
2120:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         corresponds to literal definitions of driver.
ARM GAS  /tmp/ccu598KY.s 			page 46


2121:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   The different literal definitions of ADC channels are:
2122:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - ADC internal channel:
2123:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           LL_ADC_CHANNEL_VREFINT, LL_ADC_CHANNEL_TEMPSENSOR, ...
2124:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - ADC external channel (channel connected to a GPIO pin):
2125:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...
2126:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   The channel parameter must be a value defined from literal
2127:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         definition of a ADC internal channel (LL_ADC_CHANNEL_VREFINT,
2128:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         LL_ADC_CHANNEL_TEMPSENSOR, ...),
2129:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC external channel (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...),
2130:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         must not be a value from functions where a channel number is
2131:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         returned from ADC registers,
2132:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         because internal and external channels share the same channel
2133:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         number in ADC registers. The differentiation is made only with
2134:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         parameters definitions of driver.
2135:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  __CHANNEL__ This parameter can be one of the following values:
2136:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0           (3)
2137:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1           (3)
2138:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2           (3)
2139:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3           (3)
2140:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4           (3)
2141:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5           (3)
2142:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
2143:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
2144:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
2145:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
2146:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
2147:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
2148:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
2149:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
2150:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
2151:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
2152:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
2153:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
2154:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
2155:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_19
2156:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT
2157:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR      (1)
2158:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT            (1)
2159:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC4    (2)
2160:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC4    (2)
2161:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC4 (2)
2162:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT_ADC4       (2)
2163:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VCORE           (2)
2164:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *
2165:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (1) On STM32U5, parameter available only on ADC instance: ADC1/ADC2.
2166:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (2) On STM32U5, parameter available only on ADC instance: ADC4.
2167:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (3) On STM32U5, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to
2168:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             Other channels are slow channels (conversion rate: refer to reference manual).
2169:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Value "0" if the channel corresponds to a parameter definition of a ADC external channe
2170:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****    *        (channel connected to a GPIO pin).
2171:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Value "1" if the channel corresponds to a parameter definition of a ADC internal channe
2172:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
2173:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define __LL_ADC_IS_CHANNEL_INTERNAL(__CHANNEL__)                              \
2174:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   (((__CHANNEL__) & ADC_CHANNEL_ID_INTERNAL_CH_MASK) != 0UL)
2175:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
2176:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
2177:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Helper macro to convert a channel defined from parameter
ARM GAS  /tmp/ccu598KY.s 			page 47


2178:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         definition of a ADC internal channel (LL_ADC_CHANNEL_VREFINT,
2179:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         LL_ADC_CHANNEL_TEMPSENSOR, ...),
2180:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         to its equivalent parameter definition of a ADC external channel
2181:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...).
2182:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   The channel parameter can be, additionally to a value
2183:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         defined from parameter definition of a ADC internal channel
2184:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (LL_ADC_CHANNEL_VREFINT, LL_ADC_CHANNEL_TEMPSENSOR, ...),
2185:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         a value defined from parameter definition of
2186:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC external channel (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...)
2187:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         or a value from functions where a channel number is returned
2188:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         from ADC registers.
2189:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  __CHANNEL__ This parameter can be one of the following values:
2190:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0           (3)
2191:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1           (3)
2192:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2           (3)
2193:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3           (3)
2194:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4           (3)
2195:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5           (3)
2196:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
2197:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
2198:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
2199:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
2200:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
2201:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
2202:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
2203:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
2204:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
2205:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
2206:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
2207:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
2208:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
2209:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_19
2210:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT
2211:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR      (1)
2212:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT            (1)
2213:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC4    (2)
2214:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC4    (2)
2215:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC4 (2)
2216:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT_ADC4       (2)
2217:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VCORE           (2)
2218:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *
2219:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (1) On STM32U5, parameter available only on ADC instance: ADC1/ADC2.
2220:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (2) On STM32U5, parameter available only on ADC instance: ADC4.
2221:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (3) On STM32U5, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to
2222:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             Other channels are slow channels (conversion rate: refer to reference manual).
2223:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
2224:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
2225:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1
2226:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2
2227:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3
2228:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4
2229:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5
2230:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
2231:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
2232:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
2233:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
2234:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
ARM GAS  /tmp/ccu598KY.s 			page 48


2235:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
2236:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
2237:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
2238:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
2239:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
2240:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
2241:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
2242:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
2243:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_19
2244:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
2245:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL(__CHANNEL__)                     \
2246:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   ((__CHANNEL__) & ~ADC_CHANNEL_ID_INTERNAL_CH_MASK)
2247:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
2248:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
2249:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Helper macro to determine whether the internal channel
2250:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         selected is available on the ADC instance selected.
2251:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   The channel parameter must be a value defined from parameter
2252:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         definition of a ADC internal channel (LL_ADC_CHANNEL_VREFINT,
2253:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         LL_ADC_CHANNEL_TEMPSENSOR, ...),
2254:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         must not be a value defined from parameter definition of
2255:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC external channel (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...)
2256:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         or a value from functions where a channel number is
2257:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         returned from ADC registers,
2258:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         because internal and external channels share the same channel
2259:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         number in ADC registers. The differentiation is made only with
2260:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         parameters definitions of driver.
2261:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  __ADC_INSTANCE__ ADC instance
2262:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  __CHANNEL__ This parameter can be one of the following values:
2263:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT
2264:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR      (1)
2265:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT            (1)
2266:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC4    (2)
2267:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC4    (2)
2268:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC4 (2)
2269:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT_ADC4       (2)
2270:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VCORE           (2)
2271:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *
2272:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (1) On STM32U5, parameter available only on ADC instance: ADC1/ADC2.
2273:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (2) On STM32U5, parameter available only on ADC instance: ADC4.
2274:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Value "0" if the internal channel selected is not available on the ADC instance selecte
2275:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Value "1" if the internal channel selected is available on the ADC instance selected.
2276:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
2277:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #if defined(ADC2)
2278:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(__ADC_INSTANCE__, __CHANNEL__)  \
2279:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   ((((__ADC_INSTANCE__) == ADC4)                                               \
2280:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     &&(((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)         ||                    \
2281:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_DAC1CH1_ADC4)    ||                    \
2282:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_DAC1CH2_ADC4)    ||                    \
2283:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR_ADC4) ||                    \
2284:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT_ADC4) )                           \
2285:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****    )                                                                           \
2286:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****    ||                                                                          \
2287:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****    (((__ADC_INSTANCE__) == ADC1) ||  ((__ADC_INSTANCE__) == ADC2)              \
2288:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     &&(((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR)   ||                       \
2289:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT)         ||                       \
2290:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT) )                             \
2291:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****    )                                                                           \
ARM GAS  /tmp/ccu598KY.s 			page 49


2292:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   )
2293:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #else
2294:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(__ADC_INSTANCE__, __CHANNEL__)  \
2295:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   ((((__ADC_INSTANCE__) == ADC4)                                               \
2296:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     &&(((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)         ||                    \
2297:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_DAC1CH1_ADC4)    ||                    \
2298:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_DAC1CH2_ADC4)    ||                    \
2299:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR_ADC4) ||                    \
2300:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT_ADC4) )                           \
2301:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****    )                                                                           \
2302:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****    ||                                                                          \
2303:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****    (((__ADC_INSTANCE__) == ADC1)                                               \
2304:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     &&(((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR)   ||                       \
2305:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT)         ||                       \
2306:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)  )                            \
2307:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****    )                                                                           \
2308:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   )
2309:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #endif /* ADC2 */
2310:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
2311:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Helper macro to define ADC analog watchdog parameter:
2312:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         define a single channel to monitor with analog watchdog
2313:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         from sequencer channel and groups definition.
2314:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   To be used with function @ref LL_ADC_SetAnalogWDMonitChannels().
2315:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Example:
2316:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           LL_ADC_SetAnalogWDMonitChannels(
2317:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             ADC1, LL_ADC_AWD1,
2318:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             __LL_ADC_ANALOGWD_CHANNEL_GROUP(LL_ADC_CHANNEL4, LL_ADC_GROUP_REGULAR))
2319:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  __CHANNEL__ This parameter can be one of the following values:
2320:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0           (3)
2321:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1           (3)
2322:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2           (3)
2323:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3           (3)
2324:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4           (3)
2325:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5           (3)
2326:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
2327:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
2328:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
2329:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
2330:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
2331:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
2332:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
2333:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
2334:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
2335:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
2336:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
2337:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
2338:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
2339:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_19
2340:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT
2341:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR      (1)
2342:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT            (1)
2343:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC4    (2)
2344:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC4    (2)
2345:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC4 (2)
2346:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT_ADC4       (2)
2347:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VCORE           (2)
2348:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *
ARM GAS  /tmp/ccu598KY.s 			page 50


2349:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (1) On STM32U5, parameter available only on ADC instance: ADC1/ADC2.
2350:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (2) On STM32U5, parameter available only on ADC instance: ADC4.
2351:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (3) On STM32U5, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to
2352:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             Other channels are slow channels (conversion rate: refer to reference manual).
2353:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (1, 2) For ADC channel read back from ADC register,
2354:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                comparison with internal channel parameter to be done
2355:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
2356:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  __GROUP__ This parameter can be one of the following values:
2357:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_GROUP_REGULAR
2358:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_GROUP_INJECTED
2359:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_GROUP_REGULAR_INJECTED
2360:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
2361:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_DISABLE
2362:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG        (0)
2363:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_INJ        (0)
2364:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG_INJ
2365:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG           (0)
2366:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_INJ           (0)
2367:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG_INJ
2368:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG           (0)
2369:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_INJ           (0)
2370:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG_INJ
2371:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG           (0)
2372:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_INJ           (0)
2373:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG_INJ
2374:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG           (0)
2375:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_INJ           (0)
2376:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG_INJ
2377:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG           (0)
2378:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_INJ           (0)
2379:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG_INJ
2380:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG           (0)
2381:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_INJ           (0)
2382:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG_INJ
2383:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG           (0)
2384:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_INJ           (0)
2385:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG_INJ
2386:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG           (0)
2387:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_INJ           (0)
2388:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG_INJ
2389:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG           (0)
2390:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_INJ           (0)
2391:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG_INJ
2392:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG           (0)
2393:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_INJ           (0)
2394:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG_INJ
2395:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG          (0)
2396:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_INJ          (0)
2397:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG_INJ
2398:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG          (0)
2399:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_INJ          (0)
2400:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG_INJ
2401:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG          (0)
2402:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_INJ          (0)
2403:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG_INJ
2404:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG          (0)
2405:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_INJ          (0)
ARM GAS  /tmp/ccu598KY.s 			page 51


2406:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG_INJ
2407:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG          (0)
2408:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_INJ          (0)
2409:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG_INJ
2410:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG          (0)
2411:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_INJ          (0)
2412:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG_INJ
2413:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG          (0)
2414:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_INJ          (0)
2415:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG_INJ
2416:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG          (0)
2417:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_INJ          (0)
2418:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG_INJ
2419:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG          (0)
2420:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_INJ          (0)
2421:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG_INJ
2422:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_19_REG          (0)
2423:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_19_INJ          (0)
2424:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_19_REG_INJ
2425:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VREFINT_REG          (0)(1)
2426:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VREFINT_INJ          (0)(1)
2427:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VREFINT_REG_INJ         (1)
2428:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_REG       (0)(1)
2429:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_INJ       (0)(1)
2430:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_REG_INJ      (1)
2431:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VBAT_REG             (0)(1)
2432:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VBAT_INJ             (0)(1)
2433:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VBAT_REG_INJ            (1)
2434:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH1_ADC4_REG     (0)(2)
2435:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH2_ADC4_REG     (0)(2)
2436:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_ADC4_REG  (2)
2437:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VBAT_ADC4_REG        (2)
2438:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VCORE_REG            (2)
2439:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *
2440:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (0) On STM32U5, parameter available only on analog watchdog number: AWD1.
2441:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (1) On STM32U5, parameter available only on ADC instance: ADC1, ADC2.
2442:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (2) On STM32U5, parameter available only on ADC instance: ADC4.
2443:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
2444:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define __LL_ADC_ANALOGWD_CHANNEL_GROUP(__CHANNEL__, __GROUP__)                                    
2445:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   (((__GROUP__) == LL_ADC_GROUP_REGULAR)                                                           
2446:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****    ? (((__CHANNEL__) & ADC_AWD_CHANNEL_MASK) | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL)               
2447:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****    :                                                                                               
2448:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****    ((__GROUP__) == LL_ADC_GROUP_INJECTED)                                                          
2449:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****    ? (((__CHANNEL__) & ADC_AWD_CHANNEL_MASK) | ADC_CFGR1_JAWD1EN | ADC_CFGR1_AWD1SGL)              
2450:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****    :                                                                                               
2451:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****    (((__CHANNEL__) & ADC_AWD_CHANNEL_MASK) | ADC_CFGR1_JAWD1EN | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1S
2452:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   )
2453:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
2454:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
2455:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Helper macro to set the value of ADC analog watchdog threshold high
2456:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         or low in function of ADC resolution, when ADC resolution is
2457:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         different of 14 bits in case of ADC1 or ADC2, 12 bits in case of ADC4.
2458:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   To be used with function @ref LL_ADC_SetAnalogWDThresholds().
2459:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Example, with a ADC resolution of 8 bits, to set the value of
2460:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         analog watchdog threshold high (on 8 bits):
2461:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           LL_ADC_SetAnalogWDThresholds
2462:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *            (< ADCx param >,
ARM GAS  /tmp/ccu598KY.s 			page 52


2463:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION(LL_ADC_RESOLUTION_8B, <threshold_value_8
2464:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *            );
2465:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  __ADC_INSTANCE__ ADC instance
2466:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:
2467:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_14B (1)
2468:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2469:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2470:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2471:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B  (2)
2472:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (1): Specific to ADC instance: ADC1, ADC2
2473:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (2): Specific to ADC instance: ADC4
2474:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  __AWD_THRESHOLD__ Value between Min_Data=0x000000 and Max_Data=0x1FFFFFF, In case of AD
2475:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         __AWD_THRESHOLD__ Value between Min_Data=0x000 and Max_Data=0xFFF, In case of ADC4 inst
2476:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval In case of ADC1 instance, Value between Min_Data=0x000000 and Max_Data=0x1FFFFFF
2477:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         In case of ADC4 instance, Value between Min_Data=0x000 and Max_Data=0xFFF
2478:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
2479:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION(__ADC_INSTANCE__, __ADC_RESOLUTION__, __AWD_THRE
2480:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   (((__ADC_INSTANCE__) == ADC4)                                                                    
2481:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****    ?                                                                                               
2482:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****    ((__AWD_THRESHOLD__) << (((((__ADC_RESOLUTION__) - ADC_RESOLUTION_ADC4_PROCESSING) & ADC_CFGR1_R
2483:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                             >> (ADC_CFGR_RES_BITOFFSET_POS - 1U )))                                
2484:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****    :                                                                                               
2485:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****    ((__AWD_THRESHOLD__) << ((__ADC_RESOLUTION__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1U )))           
2486:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   )
2487:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
2488:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
2489:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Helper macro to get the value of ADC analog watchdog threshold high
2490:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         or low in function of ADC resolution, when ADC resolution is
2491:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         different of 14 bits in case of ADC1 or ADC2, 12 bits in case of ADC4.
2492:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   To be used with function @ref LL_ADC_GetAnalogWDThresholds().
2493:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Example, with a ADC resolution of 8 bits, to get the value of
2494:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         analog watchdog threshold high (on 8 bits):
2495:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           < threshold_value_8_bits > = __LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION
2496:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *            (LL_ADC_RESOLUTION_8B,
2497:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             LL_ADC_GetAnalogWDThresholds(<ADCx param>, LL_ADC_AWD_THRESHOLD_HIGH)
2498:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *            );
2499:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  __ADC_INSTANCE__ ADC instance
2500:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:
2501:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_14B (1)
2502:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2503:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2504:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2505:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B  (2)
2506:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (1): Specific to ADC instance: ADC1, ADC2
2507:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (2): Specific to ADC instance: ADC4
2508:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  __AWD_THRESHOLD__ Value between Min_Data=0x000000 and Max_Data=0x1FFFFFF, In case of AD
2509:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         __AWD_THRESHOLD__ Value between Min_Data=0x000 and Max_Data=0xFFF, In case of ADC4 inst
2510:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval In case of ADC1 instance, Value between Min_Data=0x000000 and Max_Data=0x1FFFFFF
2511:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         In case of ADC4 instance, Value between Min_Data=0x000 and Max_Data=0xFFF
2512:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
2513:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define __LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION(__ADC_INSTANCE__, __ADC_RESOLUTION__, __AWD_THRE
2514:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   (((__ADC_INSTANCE__) == ADC4)                                                                    
2515:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****    ?                                                                                               
2516:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****    ((__AWD_THRESHOLD__) >> (((((__ADC_RESOLUTION__) - ADC_RESOLUTION_ADC4_PROCESSING) & ADC_CFGR1_R
2517:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                             >> (ADC_CFGR_RES_BITOFFSET_POS - 1U )))                                
2518:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****    :                                                                                               
2519:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****    ((__AWD_THRESHOLD__) >> ((__ADC_RESOLUTION__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1U )))           
ARM GAS  /tmp/ccu598KY.s 			page 53


2520:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   )
2521:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
2522:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
2523:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Helper macro to set the ADC calibration value with both single ended
2524:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         and differential modes calibration factors concatenated.
2525:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   To be used with function @ref LL_ADC_SetCalibrationOffsetFactor().
2526:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Example, to set calibration factors single ended to 0x55
2527:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         and differential ended to 0x2A:
2528:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           LL_ADC_SetCalibrationOffsetFactor(
2529:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             ADC1,
2530:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             __LL_ADC_CALIB_FACTOR_SINGLE_DIFF(0x55, 0x2A))
2531:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  __CALIB_FACTOR_SINGLE_ENDED__ Value between Min_Data=0x00 and Max_Data=0x7F
2532:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  __CALIB_FACTOR_DIFFERENTIAL__ Value between Min_Data=0x00 and Max_Data=0x7F
2533:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Value between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
2534:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
2535:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define __LL_ADC_CALIB_FACTOR_SINGLE_DIFF(__CALIB_FACTOR_SINGLE_ENDED__, __CALIB_FACTOR_DIFFERENTIA
2536:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   (((__CALIB_FACTOR_DIFFERENTIAL__) << ADC_SINGLEDIFF_CALIB_F_BIT_D_POS) | (__CALIB_FACTOR_SINGLE_E
2537:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
2538:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
2539:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
2540:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Helper macro to get the ADC multimode conversion data of ADC master
2541:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         or ADC slave from raw value with both ADC conversion data concatenated.
2542:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   This macro is intended to be used when multimode transfer by DMA
2543:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         is enabled: refer to function @ref LL_ADC_SetMultiDMATransfer().
2544:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         In this case the transferred data need to processed with this macro
2545:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         to separate the conversion data of ADC master and ADC slave.
2546:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  __ADC_MULTI_MASTER_SLAVE__ This parameter can be one of the following values:
2547:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_MASTER
2548:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_SLAVE
2549:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  __ADC_MULTI_CONV_DATA__ Value between Min_Data=0x000 and Max_Data=0xFFF
2550:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
2551:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
2552:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define __LL_ADC_MULTI_CONV_DATA_MASTER_SLAVE(__ADC_MULTI_MASTER_SLAVE__, __ADC_MULTI_CONV_DATA__) 
2553:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   (((__ADC_MULTI_CONV_DATA__) >> ((ADC_CDR_RDATA_SLV_Pos) & ~(__ADC_MULTI_MASTER_SLAVE__))) & ADC_C
2554:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #endif /* ADC_MULTIMODE_SUPPORT */
2555:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
2556:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
2557:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Helper macro to select, from a ADC instance, to which ADC instance
2558:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         it has a dependence in multimode (ADC master of the corresponding
2559:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC common instance).
2560:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   In case of device with multimode available and a mix of
2561:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC instances compliant and not compliant with multimode feature,
2562:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC instances not compliant with multimode feature are
2563:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         considered as master instances (do not depend to
2564:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         any other ADC instance).
2565:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  __ADCx__ ADC instance
2566:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval __ADCx__ ADC instance master of the corresponding ADC common instance
2567:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
2568:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #if defined(ADC2)
2569:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define __LL_ADC_MULTI_INSTANCE_MASTER(__ADCx__) \
2570:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   (((__ADCx__) == ADC2) ? (ADC1) : (__ADCx__))
2571:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #else
2572:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define __LL_ADC_MULTI_INSTANCE_MASTER(__ADCx__) (__ADCx__)
2573:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #endif /* ADC2 */
2574:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
2575:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Helper macro to select the ADC common instance
2576:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         to which is belonging the selected ADC instance.
ARM GAS  /tmp/ccu598KY.s 			page 54


2577:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   ADC common register instance can be used for:
2578:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - Set parameters common to several ADC instances
2579:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - Multimode (for devices with several ADC instances)
2580:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Refer to functions having argument "ADCxy_COMMON" as parameter.
2581:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  __ADCx__ ADC instance
2582:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval ADC common register instance
2583:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
2584:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #if defined(ADC2)
2585:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define __LL_ADC_COMMON_INSTANCE(__ADCx__)                                     \
2586:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   ((((__ADCx__) == ADC1) || ((__ADCx__) == ADC2)) ? (ADC12_COMMON) : (ADC4_COMMON))
2587:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #else
2588:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define __LL_ADC_COMMON_INSTANCE(__ADCx__)                                     \
2589:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   (((__ADCx__) == ADC1) ? (ADC12_COMMON) : (ADC4_COMMON))
2590:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #endif /* ADC2 */
2591:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
2592:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
2593:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Helper macro to check if all ADC instances sharing the same
2594:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC common instance are disabled.
2595:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   This check is required by functions with setting conditioned to
2596:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
2597:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         All ADC instances of the ADC common group must be disabled.
2598:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Refer to functions having argument "ADCxy_COMMON" as parameter.
2599:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On devices with only 1 ADC common instance, parameter of this macro
2600:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         is useless and can be ignored (parameter kept for compatibility
2601:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         with devices featuring several ADC common instances).
2602:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  __ADCXY_COMMON__ ADC common instance
2603:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
2604:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Value "0" if all ADC instances sharing the same ADC common instance
2605:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         are disabled.
2606:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Value "1" if at least one ADC instance sharing the same ADC common instance
2607:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         is enabled.
2608:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
2609:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #if defined(ADC2)
2610:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__)              \
2611:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   (((__ADCXY_COMMON__) == ADC12_COMMON) ? (LL_ADC_IsEnabled(ADC1) | LL_ADC_IsEnabled(ADC2)) : (LL_A
2612:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #else
2613:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__)              \
2614:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   (((__ADCXY_COMMON__) == ADC12_COMMON) ? (LL_ADC_IsEnabled(ADC1)) : (LL_ADC_IsEnabled(ADC4)))
2615:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #endif /* ADC2 */
2616:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
2617:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
2618:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Helper macro to define the ADC conversion data full-scale digital
2619:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         value corresponding to the selected ADC resolution.
2620:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   ADC conversion data full-scale corresponds to voltage range
2621:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         determined by analog voltage references Vref+ and Vref-
2622:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (refer to reference manual).
2623:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  __ADC_INSTANCE__ ADC instance
2624:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:
2625:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_14B
2626:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2627:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2628:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2629:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2630:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval ADC conversion data full-scale digital value (unit: digital value of ADC conversion dat
2631:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
2632:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define __LL_ADC_DIGITAL_SCALE(__ADC_INSTANCE__, __ADC_RESOLUTION__)                               
2633:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   (0x3FFFUL >> ((__ADC_RESOLUTION__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1UL)))
ARM GAS  /tmp/ccu598KY.s 			page 55


2634:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
2635:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
2636:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Helper macro to convert the ADC conversion data from
2637:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         a resolution to another resolution.
2638:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  __ADC_INSTANCE__ ADC instance
2639:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  __DATA__ ADC conversion data to be converted
2640:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  __ADC_RESOLUTION_CURRENT__ Resolution of the data to be converted
2641:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         This parameter can be one of the following values:
2642:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_14B
2643:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2644:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2645:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2646:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2647:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  __ADC_RESOLUTION_TARGET__ Resolution of the data after conversion
2648:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         This parameter can be one of the following values:
2649:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_14B
2650:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2651:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2652:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2653:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2654:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval ADC conversion data to the requested resolution
2655:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
2656:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define __LL_ADC_CONVERT_DATA_RESOLUTION(__ADC_INSTANCE__, __DATA__,\
2657:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                          __ADC_RESOLUTION_CURRENT__,\
2658:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                          __ADC_RESOLUTION_TARGET__)          \
2659:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** (((__DATA__)                                                                 \
2660:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   << ((__ADC_RESOLUTION_CURRENT__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1UL)))   \
2661:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****  >> ((__ADC_RESOLUTION_TARGET__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1UL))      \
2662:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** )
2663:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
2664:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
2665:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Helper macro to calculate the voltage (unit: mVolt)
2666:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         corresponding to a ADC conversion data (unit: digital value).
2667:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Analog reference voltage (Vref+) must be either known from
2668:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         user board environment or can be calculated using ADC measurement
2669:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         and ADC helper macro @ref __LL_ADC_CALC_VREFANALOG_VOLTAGE().
2670:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  __VREFANALOG_VOLTAGE__ Analog reference voltage (unit: mV)
2671:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  __ADC_DATA__ ADC conversion data (resolution 16 bits)
2672:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                       (unit: digital value).
2673:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  __ADC_INSTANCE__ ADC instance
2674:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:
2675:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_14B (1)
2676:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2677:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2678:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2679:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B  (2)
2680:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (1): Specific to ADC instance: ADC1, ADC2
2681:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (2): Specific to ADC instance: ADC4
2682:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval ADC conversion data equivalent voltage value (unit: mVolt)
2683:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
2684:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define __LL_ADC_CALC_DATA_TO_VOLTAGE(__ADC_INSTANCE__, __VREFANALOG_VOLTAGE__,\
2685:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                       __ADC_DATA__,                            \
2686:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                       __ADC_RESOLUTION__)                      \
2687:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** ((__ADC_DATA__) * (__VREFANALOG_VOLTAGE__)                                   \
2688:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****  / __LL_ADC_DIGITAL_SCALE(__ADC_INSTANCE__, __ADC_RESOLUTION__)              \
2689:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** )
2690:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
ARM GAS  /tmp/ccu598KY.s 			page 56


2691:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
2692:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Helper macro to calculate analog reference voltage (Vref+)
2693:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (unit: mVolt) from ADC conversion data of internal voltage
2694:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         reference VrefInt.
2695:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Computation is using VrefInt calibration value
2696:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         stored in system memory for each device during production.
2697:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   This voltage depends on user board environment: voltage level
2698:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         connected to pin Vref+.
2699:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         On devices with small package, the pin Vref+ is not present
2700:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         and internally bonded to pin Vdda.
2701:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, calibration data of internal voltage reference
2702:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         VrefInt corresponds to a resolution of 16 bits,
2703:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         this is the recommended ADC resolution to convert voltage of
2704:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         internal voltage reference VrefInt.
2705:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Otherwise, this macro performs the processing to scale
2706:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC conversion data to 14 bits.
2707:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  __ADC_INSTANCE__ ADC instance
2708:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  __VREFINT_ADC_DATA__ ADC conversion data (resolution 16 bits)
2709:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         of internal voltage reference VrefInt (unit: digital value).
2710:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:
2711:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_14B (1)
2712:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2713:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2714:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2715:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B  (2)
2716:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (1): Specific to ADC instance: ADC1, ADC2
2717:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (2): Specific to ADC instance: ADC4
2718:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Analog reference voltage (unit: mV)
2719:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
2720:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define __LL_ADC_CALC_VREFANALOG_VOLTAGE(__ADC_INSTANCE__, __VREFINT_ADC_DATA__,    \
2721:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                          __ADC_RESOLUTION__)                        \
2722:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** (((uint32_t)(*VREFINT_CAL_ADDR) * VREFINT_CAL_VREF)                                 \
2723:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****  / __LL_ADC_CONVERT_DATA_RESOLUTION((__ADC_INSTANCE__),                             \
2724:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                     (__VREFINT_ADC_DATA__),                         \
2725:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                     (__ADC_RESOLUTION__),                           \
2726:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                     LL_ADC_RESOLUTION_14B)                          \
2727:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** )
2728:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
2729:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
2730:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Helper macro to calculate the temperature (unit: degree Celsius)
2731:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         from ADC conversion data of internal temperature sensor.
2732:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Computation is using temperature sensor calibration values
2733:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         stored in system memory for each device during production.
2734:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Calculation formula:
2735:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           Temperature = ((TS_ADC_DATA - TS_CAL1)
2736:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                           * (TS_CAL2_TEMP - TS_CAL1_TEMP))
2737:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                         / (TS_CAL2 - TS_CAL1) + TS_CAL1_TEMP
2738:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           with TS_ADC_DATA = temperature sensor raw data measured by ADC
2739:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                Avg_Slope = (TS_CAL2 - TS_CAL1)
2740:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                            / (TS_CAL2_TEMP - TS_CAL1_TEMP)
2741:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                TS_CAL1   = equivalent TS_ADC_DATA at temperature
2742:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                            TEMP_DEGC_CAL1 (calibrated in factory)
2743:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                TS_CAL2   = equivalent TS_ADC_DATA at temperature
2744:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                            TEMP_DEGC_CAL2 (calibrated in factory)
2745:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Caution: Calculation relevancy under reserve that calibration
2746:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                  parameters are correct (address and data).
2747:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                  To calculate temperature using temperature sensor
ARM GAS  /tmp/ccu598KY.s 			page 57


2748:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                  datasheet typical values (generic values less, therefore
2749:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                  less accurate than calibrated values),
2750:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                  use helper macro @ref __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS().
2751:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   As calculation input, the analog reference voltage (Vref+) must be
2752:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         defined as it impacts the ADC LSB equivalent voltage.
2753:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Analog reference voltage (Vref+) must be either known from
2754:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         user board environment or can be calculated using ADC measurement
2755:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         and ADC helper macro @ref __LL_ADC_CALC_VREFANALOG_VOLTAGE().
2756:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, calibration data of temperature sensor
2757:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         corresponds to a resolution of 14 bits,
2758:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         this is the recommended ADC resolution to convert voltage of
2759:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         temperature sensor.
2760:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Otherwise, this macro performs the processing to scale
2761:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC conversion data to 14 bits.
2762:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  __ADC_INSTANCE__ ADC instance
2763:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  __VREFANALOG_VOLTAGE__  Analog reference voltage (unit: mV)
2764:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  __TEMPSENSOR_ADC_DATA__ ADC conversion data of internal
2765:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                                 temperature sensor (unit: digital value).
2766:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__      ADC resolution at which internal temperature
2767:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                                 sensor voltage has been measured.
2768:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         This parameter can be one of the following values:
2769:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_14B (1)
2770:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2771:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2772:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2773:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B  (2)
2774:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (1): Specific to ADC instance: ADC1, ADC2
2775:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (2): Specific to ADC instance: ADC4
2776:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Temperature (unit: degree Celsius)
2777:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
2778:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define __LL_ADC_CALC_TEMPERATURE(__ADC_INSTANCE__, __VREFANALOG_VOLTAGE__,\
2779:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                   __TEMPSENSOR_ADC_DATA__,\
2780:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                   __ADC_RESOLUTION__)                            \
2781:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** (((( ((int32_t)((__LL_ADC_CONVERT_DATA_RESOLUTION((__ADC_INSTANCE__),            \
2782:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                   (__TEMPSENSOR_ADC_DATA__),     \
2783:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                   (__ADC_RESOLUTION__),          \
2784:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                   LL_ADC_RESOLUTION_14B)         \
2785:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                  * (__VREFANALOG_VOLTAGE__))                                     \
2786:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                 / TEMPSENSOR_CAL_VREFANALOG)                                     \
2787:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****       - (int32_t) *TEMPSENSOR_CAL1_ADDR)                                         \
2788:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****    ) * (int32_t)(TEMPSENSOR_CAL2_TEMP - TEMPSENSOR_CAL1_TEMP)                    \
2789:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   ) / (int32_t)((int32_t)*TEMPSENSOR_CAL2_ADDR - (int32_t)*TEMPSENSOR_CAL1_ADDR) \
2790:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****  ) + TEMPSENSOR_CAL1_TEMP                                                        \
2791:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** )
2792:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
2793:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
2794:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Helper macro to calculate the temperature (unit: degree Celsius)
2795:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         from ADC conversion data of internal temperature sensor.
2796:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Computation is using temperature sensor typical values
2797:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (refer to device datasheet).
2798:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Calculation formula:
2799:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           Temperature = (TS_TYP_CALx_VOLT(uV) - TS_ADC_DATA * Conversion_uV)
2800:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                         / Avg_Slope + CALx_TEMP
2801:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           with TS_ADC_DATA      = temperature sensor raw data measured by ADC
2802:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                                   (unit: digital value)
2803:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                Avg_Slope        = temperature sensor slope
2804:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                                   (unit: uV/Degree Celsius)
ARM GAS  /tmp/ccu598KY.s 			page 58


2805:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                TS_TYP_CALx_VOLT = temperature sensor digital value at
2806:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                                   temperature CALx_TEMP (unit: mV)
2807:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Caution: Calculation relevancy under reserve the temperature sensor
2808:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                  of the current device has characteristics in line with
2809:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                  datasheet typical values.
2810:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                  If temperature sensor calibration values are available on
2811:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                  on this device (presence of macro __LL_ADC_CALC_TEMPERATURE()),
2812:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                  temperature calculation will be more accurate using
2813:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                  helper macro @ref __LL_ADC_CALC_TEMPERATURE().
2814:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   As calculation input, the analog reference voltage (Vref+) must be
2815:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         defined as it impacts the ADC LSB equivalent voltage.
2816:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Analog reference voltage (Vref+) must be either known from
2817:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         user board environment or can be calculated using ADC measurement
2818:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         and ADC helper macro @ref __LL_ADC_CALC_VREFANALOG_VOLTAGE().
2819:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   ADC measurement data must correspond to a resolution of 14 bits
2820:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (full scale digital value 4095). If not the case, the data must be
2821:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         preliminarily rescaled to an equivalent resolution of 14 bits.
2822:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  __ADC_INSTANCE__ ADC instance
2823:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  __TEMPSENSOR_TYP_AVGSLOPE__  Device datasheet data: Temperature sensor slope typical va
2824:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                                      (unit: uV/DegCelsius).
2825:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                                      On STM32U5, refer to device datasheet parameter "Avg_Slope
2826:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  __TEMPSENSOR_TYP_CALX_V__    Device datasheet data: Temperature sensor voltage typical 
2827:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                                      (at temperature and Vref+ defined in parameters below) (un
2828:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                                      On STM32U5, refer to device datasheet parameter "V30"
2829:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                                      (corresponding to TS_CAL1).
2830:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  __TEMPSENSOR_CALX_TEMP__     Device datasheet data: Temperature at which temperature se
2831:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                                      see parameter above) is corresponding (unit: mV)
2832:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  __VREFANALOG_VOLTAGE__       Analog voltage reference (Vref+) voltage (unit: mV)
2833:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  __TEMPSENSOR_ADC_DATA__      ADC conversion data of internal temperature sensor (unit: 
2834:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__           ADC resolution at which internal temperature sensor voltag
2835:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         This parameter can be one of the following values:
2836:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_14B (1)
2837:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2838:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2839:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2840:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B  (2)
2841:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (1): Specific to ADC instance: ADC1, ADC2
2842:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (2): Specific to ADC instance: ADC4
2843:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Temperature (unit: degree Celsius)
2844:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
2845:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #define __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS(__ADC_INSTANCE__, __TEMPSENSOR_TYP_AVGSLOPE__,   \
2846:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              __TEMPSENSOR_TYP_CALX_V__,                       \
2847:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              __TEMPSENSOR_CALX_TEMP__,                        \
2848:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              __VREFANALOG_VOLTAGE__,                          \
2849:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              __TEMPSENSOR_ADC_DATA__,                         \
2850:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                              __ADC_RESOLUTION__)                              \
2851:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** ((( ((int32_t)((((__TEMPSENSOR_ADC_DATA__) * (__VREFANALOG_VOLTAGE__))                        \
2852:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                 / __LL_ADC_DIGITAL_SCALE(__ADC_INSTANCE__, __ADC_RESOLUTION__))               \
2853:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                * 1000UL)                                                                      \
2854:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****      -                                                                                        \
2855:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****      (int32_t)(((__TEMPSENSOR_TYP_CALX_V__))                                                  \
2856:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                * 1000UL)                                                                      \
2857:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     )                                                                                         \
2858:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   ) / (int32_t)(__TEMPSENSOR_TYP_AVGSLOPE__)                                                  \
2859:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****  ) + (int32_t)(__TEMPSENSOR_CALX_TEMP__)                                                      \
2860:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** )
2861:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
ARM GAS  /tmp/ccu598KY.s 			page 59


2862:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
2863:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
2864:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
2865:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
2866:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
2867:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
2868:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
2869:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
2870:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /* Exported functions --------------------------------------------------------*/
2871:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_Exported_Functions ADC Exported Functions
2872:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
2873:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
2874:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
2875:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EF_DMA_Management ADC DMA management
2876:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
2877:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
2878:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
2879:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
2880:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Function to help to configure DMA transfer from ADC: retrieve the
2881:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC register address from ADC instance and a list of ADC registers
2882:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         intended to be used (most commonly) with DMA transfer.
2883:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   These ADC registers are data registers:
2884:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         when ADC conversion data is available in ADC data registers,
2885:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC generates a DMA transfer request.
2886:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   This macro is intended to be used with LL DMA driver, refer to
2887:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         function "LL_DMA_ConfigAddresses()".
2888:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Example:
2889:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           LL_DMA_ConfigAddresses(DMA1,
2890:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                                  LL_DMA_CHANNEL_1,
2891:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                                  LL_ADC_DMA_GetRegAddr(ADC1, LL_ADC_DMA_REG_REGULAR_DATA),
2892:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                                  (uint32_t)&< array or variable >,
2893:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                                  LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
2894:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   For devices with several ADC: in multimode, some devices
2895:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         use a different data register outside of ADC instance scope
2896:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (common data register). This macro manages this register difference,
2897:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         only ADC instance has to be set as parameter.
2898:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll DR       RDATA          LL_ADC_DMA_GetRegAddr
2899:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CDR      RDATA_MST      LL_ADC_DMA_GetRegAddr
2900:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CDR      RDATA_SLV      LL_ADC_DMA_GetRegAddr
2901:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
2902:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  RegisterValue This parameter can be one of the following values:
2903:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_DMA_REG_REGULAR_DATA
2904:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_DMA_REG_REGULAR_DATA_MULTI (1)
2905:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *
2906:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (1) Available on devices with several ADC instances.
2907:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval ADC register address
2908:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
2909:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_DMA_GetRegAddr(const ADC_TypeDef *ADCx, uint32_t RegisterValue)
2910:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
2911:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   uint32_t data_reg_addr;
2912:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
2913:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   if (RegisterValue == LL_ADC_DMA_REG_REGULAR_DATA)
2914:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
2915:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     /* Retrieve address of register DR */
2916:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     data_reg_addr = (uint32_t) &(ADCx->DR);
2917:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
2918:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   else /* (RegisterValue == LL_ADC_DMA_REG_REGULAR_DATA_MULTI) */
ARM GAS  /tmp/ccu598KY.s 			page 60


2919:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
2920:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     /* Retrieve address of register CDR */
2921:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     data_reg_addr = (uint32_t) &((__LL_ADC_COMMON_INSTANCE(ADCx))->CDR);
2922:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
2923:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
2924:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return data_reg_addr;
2925:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
2926:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #else
2927:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
2928:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Function to help to configure DMA transfer from ADC: retrieve the
2929:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC register address from ADC instance and a list of ADC registers
2930:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         intended to be used (most commonly) with DMA transfer.
2931:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   These ADC registers are data registers:
2932:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         when ADC conversion data is available in ADC data registers,
2933:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC generates a DMA transfer request.
2934:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   This macro is intended to be used with LL DMA driver, refer to
2935:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         function "LL_DMA_ConfigAddresses()".
2936:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Example:
2937:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           LL_DMA_ConfigAddresses(DMA1,
2938:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                                  LL_DMA_CHANNEL_1,
2939:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                                  LL_ADC_DMA_GetRegAddr(ADC1, LL_ADC_DMA_REG_REGULAR_DATA),
2940:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                                  (uint32_t)&< array or variable >,
2941:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                                  LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
2942:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   For devices with several ADC: in multimode, some devices
2943:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         use a different data register outside of ADC instance scope
2944:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (common data register). This macro manages this register difference,
2945:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         only ADC instance has to be set as parameter.
2946:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll DR       RDATA          LL_ADC_DMA_GetRegAddr
2947:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
2948:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  RegisterValue This parameter can be one of the following values:
2949:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_DMA_REG_REGULAR_DATA
2950:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval ADC register address
2951:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
2952:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_DMA_GetRegAddr(const ADC_TypeDef *ADCx, uint32_t RegisterValue)
2953:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
2954:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* Prevent unused argument(s) compilation warning */
2955:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   (void)(RegisterValue);
2956:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
2957:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* Retrieve address of register DR */
2958:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return (uint32_t) &(ADCx->DR);
2959:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
2960:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #endif /* ADC_MULTIMODE_SUPPORT */
2961:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
2962:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
2963:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
2964:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
2965:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
2966:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_ADC_Common Configuration of ADC hierarchical scope:
2967:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           common to several ADC instances
2968:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
2969:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
2970:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
2971:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
2972:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Set parameter common to several ADC: Clock source and prescaler.
2973:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, if ADC group injected is used, some
2974:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         clock ratio constraints between ADC clock and AHB clock
2975:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         must be respected.
ARM GAS  /tmp/ccu598KY.s 			page 61


2976:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Refer to reference manual.
2977:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
2978:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
2979:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         All ADC instances of the ADC common group must be disabled.
2980:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         This check can be done with function @ref LL_ADC_IsEnabled() for each
2981:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC instance or by using helper macro helper macro
2982:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @ref __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE().
2983:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CCR      CKMODE         LL_ADC_SetCommonClock
2984:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CCR      PRESC          LL_ADC_SetCommonClock
2985:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
2986:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
2987:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  CommonClock This parameter can be one of the following values:
2988:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV1
2989:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV2
2990:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV4
2991:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV6
2992:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV8
2993:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV10
2994:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV12
2995:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV16
2996:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV32
2997:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV64
2998:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
2999:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
3000:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
3001:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
3002:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
3003:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
3004:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_PRESC, CommonClock);
3005:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
3006:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
3007:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
3008:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get parameter common to several ADC: Clock source and prescaler.
3009:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CCR      CKMODE         LL_ADC_GetCommonClock
3010:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CCR      PRESC          LL_ADC_GetCommonClock
3011:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
3012:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
3013:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3014:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV1
3015:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV2
3016:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV4
3017:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV6
3018:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV8
3019:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV10
3020:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV12
3021:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV16
3022:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV32
3023:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV64
3024:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
3025:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
3026:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
3027:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetCommonClock(const ADC_Common_TypeDef *ADCxy_COMMON)
3028:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
3029:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_PRESC));
3030:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
3031:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
3032:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
ARM GAS  /tmp/ccu598KY.s 			page 62


3033:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Set parameter common to several ADC: measurement path to
3034:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         internal channels (VrefInt, temperature sensor, ...).
3035:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Add paths to the current configuration.
3036:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   One or several values can be selected.
3037:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Example: (LL_ADC_PATH_INTERNAL_VREFINT |
3038:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                   LL_ADC_PATH_INTERNAL_TEMPSENSOR)
3039:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Stabilization time of measurement path to internal channel:
3040:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         After enabling internal paths, before starting ADC conversion,
3041:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         a delay is required for internal voltage reference and
3042:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         temperature sensor stabilization time.
3043:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Refer to device datasheet.
3044:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Refer to literal @ref LL_ADC_DELAY_VREFINT_STAB_US.
3045:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Refer to literals @ref LL_ADC_DELAY_TEMPSENSOR_STAB_US,
3046:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   ADC internal channel sampling time constraint:
3047:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         For ADC conversion of internal channels,
3048:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         a sampling time minimum value is required.
3049:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Refer to device datasheet.
3050:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
3051:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
3052:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         All ADC instances of the ADC common group must be disabled.
3053:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         This check can be done with function @ref LL_ADC_IsEnabled() for each
3054:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC instance or by using helper macro helper macro
3055:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @ref __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE().
3056:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CCR      VREFEN         LL_ADC_SetCommonPathInternalChAdd
3057:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CCR      VSENSESEL      LL_ADC_SetCommonPathInternalChAdd
3058:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CCR      VBATEN         LL_ADC_SetCommonPathInternalChAdd
3059:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
3060:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
3061:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  PathInternal This parameter can be a combination of the following values:
3062:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
3063:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
3064:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
3065:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
3066:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
3067:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
3068:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetCommonPathInternalChAdd(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t P
3069:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
3070:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   SET_BIT(ADCxy_COMMON->CCR, PathInternal);
3071:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
3072:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
3073:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
3074:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Set parameter common to several ADC: measurement path to
3075:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         internal channels (VrefInt, temperature sensor, ...).
3076:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Remove paths to the current configuration.
3077:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   One or several values can be selected.
3078:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Example: (LL_ADC_PATH_INTERNAL_VREFINT |
3079:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                   LL_ADC_PATH_INTERNAL_TEMPSENSOR)
3080:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
3081:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
3082:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         All ADC instances of the ADC common group must be disabled.
3083:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         This check can be done with function @ref LL_ADC_IsEnabled() for each
3084:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC instance or by using helper macro helper macro
3085:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @ref __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE().
3086:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CCR      VREFEN         LL_ADC_SetCommonPathInternalChRem
3087:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CCR      VSENSESEL      LL_ADC_SetCommonPathInternalChRem
3088:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CCR      VBATEN         LL_ADC_SetCommonPathInternalChRem
3089:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
ARM GAS  /tmp/ccu598KY.s 			page 63


3090:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
3091:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  PathInternal This parameter can be a combination of the following values:
3092:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
3093:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
3094:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
3095:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
3096:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
3097:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
3098:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetCommonPathInternalChRem(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t P
3099:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
3100:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   CLEAR_BIT(ADCxy_COMMON->CCR, PathInternal);
3101:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
3102:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
3103:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
3104:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Set parameter common to several ADC: measurement path to internal
3105:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         channels (VrefInt, temperature sensor, ...).
3106:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   One or several values can be selected.
3107:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Example: (LL_ADC_PATH_INTERNAL_VREFINT |
3108:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                   LL_ADC_PATH_INTERNAL_TEMPSENSOR)
3109:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Stabilization time of measurement path to internal channel:
3110:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         After enabling internal paths, before starting ADC conversion,
3111:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         a delay is required for internal voltage reference and
3112:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         temperature sensor stabilization time.
3113:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Refer to device datasheet.
3114:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Refer to literal @ref LL_ADC_DELAY_VREFINT_STAB_US.
3115:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Refer to literal @ref LL_ADC_DELAY_TEMPSENSOR_STAB_US.
3116:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   ADC internal channel sampling time constraint:
3117:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         For ADC conversion of internal channels,
3118:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         a sampling time minimum value is required.
3119:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Refer to device datasheet.
3120:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
3121:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
3122:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         All ADC instances of the ADC common group must be disabled.
3123:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         This check can be done with function @ref LL_ADC_IsEnabled() for each
3124:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC instance or by using helper macro helper macro
3125:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @ref __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE().
3126:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CCR      VREFEN         LL_ADC_SetCommonPathInternalCh
3127:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CCR      VSENSESEL      LL_ADC_SetCommonPathInternalCh
3128:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CCR      VBATEN         LL_ADC_SetCommonPathInternalCh
3129:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
3130:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
3131:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  PathInternal This parameter can be a combination of the following values:
3132:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
3133:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
3134:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
3135:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
3136:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
3137:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
3138:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t Path
3139:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
3140:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSEEN | ADC_CCR_VBATEN, PathInternal);
3141:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
3142:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
3143:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
3144:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get parameter common to several ADC: measurement path to internal
3145:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         channels (VrefInt, temperature sensor, ...).
3146:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   One or several values can be selected.
ARM GAS  /tmp/ccu598KY.s 			page 64


3147:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Example: (LL_ADC_PATH_INTERNAL_VREFINT |
3148:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                   LL_ADC_PATH_INTERNAL_TEMPSENSOR)
3149:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CCR      VREFEN         LL_ADC_GetCommonPathInternalCh
3150:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CCR      VSENSESEL      LL_ADC_GetCommonPathInternalCh
3151:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CCR      VBATEN         LL_ADC_GetCommonPathInternalCh
3152:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
3153:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
3154:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Returned value can be a combination of the following values:
3155:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
3156:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
3157:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
3158:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
3159:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
3160:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
3161:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
3162:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSEEN | ADC_CCR_VBATEN)
3163:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
3164:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
3165:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
3166:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
3167:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
3168:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
3169:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_ADC_Instance Configuration of ADC hierarchical scope: ADC ins
3170:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
3171:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
3172:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
3173:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
3174:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Set ADC calibration factor in the mode single-ended
3175:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         or differential (for devices with differential mode available).
3176:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   This function is intended to set calibration parameters
3177:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         without having to perform a new calibration using
3178:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @ref LL_ADC_StartCalibration().
3179:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   For devices with differential mode available:
3180:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Calibration of offset is specific to each of
3181:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         single-ended and differential modes
3182:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (calibration factor must be specified for each of these
3183:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         differential modes, if used afterwards and if the application
3184:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         requires their calibration).
3185:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Calibration of linearity is common to both
3186:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         single-ended and differential modes
3187:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (calibration factor can be specified only once).
3188:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   In case of setting calibration factors of both modes single ended
3189:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         and differential (parameter LL_ADC_BOTH_SINGLE_DIFF_ENDED):
3190:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         both calibration factors must be concatenated.
3191:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         To perform this processing, use helper macro
3192:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @ref __LL_ADC_CALIB_FACTOR_SINGLE_DIFF().
3193:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
3194:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
3195:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must be enabled, without calibration on going, without conversion
3196:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         on going on group regular.
3197:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
3198:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  SingleDiff This parameter can be one of the following values:
3199:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_SINGLE_ENDED
3200:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
3201:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_BOTH_SINGLE_DIFF_ENDED
3202:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  CalibrationFactor Value between Min_Data=0x0000 and Max_Data=0xFFFF
3203:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
ARM GAS  /tmp/ccu598KY.s 			page 65


3204:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
3205:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetCalibrationOffsetFactor(ADC_TypeDef *ADCx, uint32_t SingleDiff,
3206:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                        uint32_t CalibrationFactor)
3207:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
3208:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   if (ADCx != ADC4) /* ADCx == ADC1 or ADC2 */
3209:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
3210:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     /* Note: Bitfields ADC_CALFACT_LATCH_COEF and ADC_CALFACT_CAPTURE_COEF have property "wr1",
3211:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****              therefore they are not cleared in this function. */
3212:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     MODIFY_REG(ADCx->CR, ADC_CR_CALINDEX, (0UL << ADC_CR_CALINDEX_Pos));  /* CalibIndex == 0 */
3213:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     MODIFY_REG(ADCx->CALFACT2,
3214:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                SingleDiff & ADC_SINGLEDIFF_CALIB_FACTOR_MASK,
3215:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                CalibrationFactor << (((SingleDiff & ADC_SINGLEDIFF_CALIB_F_BIT_D_MASK)    \
3216:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                       >> ADC_SINGLEDIFF_CALIB_F_BIT_D_SHIFT4)             \
3217:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                      & ~(SingleDiff & ADC_CALFACT2_CALFACT_S)));
3218:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     SET_BIT(ADCx->CALFACT, ADC_CALFACT_LATCH_COEF);
3219:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
3220:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   else
3221:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
3222:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     MODIFY_REG(ADCx->CALFACT,  ADC4_CALFACT_CALFACT, CalibrationFactor);
3223:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
3224:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
3225:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
3226:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
3227:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get ADC calibration factor in the mode single-ended
3228:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         or differential (for devices with differential mode available).
3229:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Calibration factors are set by hardware after performing
3230:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         a calibration run using function @ref LL_ADC_StartCalibration().
3231:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   For devices with differential mode available:
3232:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Calibration of offset is specific to each of
3233:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         single-ended and differential modes
3234:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Calibration of linearity is common to both
3235:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         single-ended and differential modes
3236:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
3237:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  SingleDiff This parameter can be one of the following values:
3238:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_SINGLE_ENDED
3239:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
3240:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Value between Min_Data=0x0000 and Max_Data=0xFFFF
3241:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
3242:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetCalibrationOffsetFactor(ADC_TypeDef *ADCx, uint32_t SingleDiff)
3243:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
3244:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* Retrieve bits with position in register depending on parameter           */
3245:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* "SingleDiff".                                                            */
3246:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* Parameter used with mask "ADC_SINGLEDIFF_CALIB_FACTOR_MASK" because      */
3247:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* containing other bits reserved for other purpose.                        */
3248:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   if (ADCx != ADC4) /* ADCx == ADC1 or ADC2 */
3249:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
3250:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     /* Note: Bitfields ADC_CALFACT_LATCH_COEF and ADC_CALFACT_CAPTURE_COEF have property "wr1",
3251:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****              therefore they are not cleared in this function. */
3252:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     uint32_t temp_CalibOffset;
3253:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     SET_BIT(ADCx->CALFACT, ADC_CALFACT_CAPTURE_COEF);
3254:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     MODIFY_REG(ADCx->CR, ADC_CR_CALINDEX, (0UL << ADC_CR_CALINDEX_Pos));  /* CalibIndex == 0 */
3255:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     temp_CalibOffset = (READ_BIT(ADCx->CALFACT2, (SingleDiff & ADC_SINGLEDIFF_CALIB_FACTOR_MASK)) \
3256:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                         >> ((SingleDiff & ADC_SINGLEDIFF_CALIB_F_BIT_D_MASK) >> ADC_SINGLEDIFF_CALI
3257:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     return temp_CalibOffset;
3258:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
3259:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   else
3260:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
ARM GAS  /tmp/ccu598KY.s 			page 66


3261:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC4_CALFACT_CALFACT));
3262:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
3263:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
3264:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
3265:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
3266:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Set ADC Linear calibration factor in the mode single-ended.
3267:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   This function is intended to set linear calibration parameters
3268:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         without having to perform a new calibration using
3269:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @ref LL_ADC_StartCalibration().
3270:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On STM32U5, this feature is available on ADC instances: ADC1, ADC2.
3271:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
3272:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
3273:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must be enabled, without calibration on going, without conversion
3274:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         on going on group regular.
3275:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CALFACT2  LINCALFACT      LL_ADC_SetCalibrationLinearFactor
3276:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CALFACT2  LINCALFACT      LL_ADC_SetCalibrationLinearFactor
3277:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance (on STM32U5, feature available on ADC instances: ADC1, ADC2)
3278:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  LinearityWord This parameter can be one of the following values:
3279:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CALIB_LINEARITY_INDEX1
3280:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CALIB_LINEARITY_INDEX2
3281:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CALIB_LINEARITY_INDEX3
3282:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CALIB_LINEARITY_INDEX4
3283:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CALIB_LINEARITY_INDEX5
3284:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CALIB_LINEARITY_INDEX6
3285:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CALIB_LINEARITY_INDEX7
3286:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  CalibrationFactor Value between Min_Data=0x00 and Max_Data=0x3FFFFFFF
3287:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
3288:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
3289:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetCalibrationLinearFactor(ADC_TypeDef *ADCx, uint32_t LinearityWord,
3290:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                        uint32_t CalibrationFactor)
3291:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
3292:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* Note: Bitfields ADC_CALFACT_LATCH_COEF and ADC_CALFACT_CAPTURE_COEF have property "wr1",
3293:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****            therefore they are not cleared in this function. */
3294:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(ADCx->CR, (ADC_CR_CALINDEX),
3295:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****              LinearityWord);   /* LinearityWord == CalibIndex (1 to 7 for linearity reading) */
3296:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(ADCx->CALFACT2, ADC_CALFACT2_CALFACT, CalibrationFactor);
3297:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   SET_BIT(ADCx->CALFACT, ADC_CALFACT_LATCH_COEF);
3298:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
3299:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
3300:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
3301:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get ADC Linear calibration factor in the mode single-ended.
3302:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Calibration factors are set by hardware after performing
3303:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         a calibration run using function @ref LL_ADC_StartCalibration().
3304:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On STM32U5, this feature is available on ADC instances: ADC1, ADC2.
3305:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CALFACT2  LINCALFACT      LL_ADC_GetCalibrationLinearFactor
3306:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CALFACT2  LINCALFACT      LL_ADC_GetCalibrationLinearFactor
3307:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance (on STM32U5, feature available on ADC instances: ADC1, ADC2)
3308:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  LinearityWord This parameter can be one of the following values:
3309:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CALIB_LINEARITY_INDEX1
3310:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CALIB_LINEARITY_INDEX2
3311:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CALIB_LINEARITY_INDEX3
3312:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CALIB_LINEARITY_INDEX4
3313:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CALIB_LINEARITY_INDEX5
3314:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CALIB_LINEARITY_INDEX6
3315:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CALIB_LINEARITY_INDEX7
3316:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0x3FFFFFFF
3317:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
ARM GAS  /tmp/ccu598KY.s 			page 67


3318:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetCalibrationLinearFactor(ADC_TypeDef *ADCx, uint32_t LinearityWor
3319:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
3320:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   uint32_t temp_calib_linearity;
3321:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
3322:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* Note: Bitfields ADC_CALFACT_LATCH_COEF and ADC_CALFACT_CAPTURE_COEF have property "wr1",
3323:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****            therefore they are not cleared in this function. */
3324:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   SET_BIT(ADCx->CALFACT, ADC_CALFACT_CAPTURE_COEF);
3325:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(ADCx->CR, (ADC_CR_CALINDEX),
3326:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****              LinearityWord);   /* LinearityWord == CalibIndex (1 to 7 for linearity reading) */
3327:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   temp_calib_linearity = (uint32_t)(READ_BIT(ADCx->CALFACT2, ADC_CALFACT2_CALFACT_Msk));
3328:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return temp_calib_linearity;
3329:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
3330:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
3331:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Set ADC resolution.
3332:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Refer to reference manual for alignments formats
3333:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         dependencies to ADC resolutions.
3334:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
3335:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
3336:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3337:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         on either groups regular or injected.
3338:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CFGR     RES            LL_ADC_SetResolution
3339:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
3340:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  Resolution This parameter can be one of the following values:
3341:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_14B (1)
3342:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
3343:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
3344:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
3345:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B  (2)
3346:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (1): Specific to ADC instance: ADC1, ADC2
3347:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (2): Specific to ADC instance: ADC4
3348:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
3349:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
3350:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetResolution(ADC_TypeDef *ADCx, uint32_t Resolution)
3351:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
3352:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   uint32_t tmp_resolution = Resolution;
3353:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   if (ADCx == ADC4)
3354:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
3355:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     tmp_resolution = ((tmp_resolution - ADC_RESOLUTION_ADC4_PROCESSING) & ADC_CFGR1_RES);
3356:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
3357:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
3358:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_RES, tmp_resolution);
3359:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
3360:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
3361:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
3362:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get ADC resolution.
3363:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Refer to reference manual for alignments formats
3364:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         dependencies to ADC resolutions.
3365:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CFGR     RES            LL_ADC_GetResolution
3366:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
3367:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3368:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_14B (1)
3369:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
3370:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
3371:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
3372:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B  (2)
3373:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (1): Specific to ADC instance: ADC1, ADC2
3374:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (2): Specific to ADC instance: ADC4
ARM GAS  /tmp/ccu598KY.s 			page 68


3375:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
3376:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetResolution(const ADC_TypeDef *ADCx)
3377:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
3378:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   uint32_t tmp_resolution = (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_RES));
3379:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
3380:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   if (ADCx == ADC4)
3381:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
3382:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     tmp_resolution = (tmp_resolution + (ADC_RESOLUTION_ADC4_PROCESSING << ADC_CFGR1_RES_Pos));
3383:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
3384:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
3385:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return tmp_resolution;
3386:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
3387:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
3388:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
3389:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Set ADC conversion data alignment.
3390:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Refer to reference manual for alignments formats
3391:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         dependencies to ADC resolutions.
3392:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
3393:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
3394:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3395:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         on group regular.
3396:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CFGR1    ALIGN          LL_ADC_SetDataAlignment
3397:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
3398:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  DataAlignment This parameter can be one of the following values:
3399:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_DATA_ALIGN_RIGHT
3400:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_DATA_ALIGN_LEFT
3401:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
3402:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
3403:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetDataAlignment(ADC_TypeDef *ADCx, uint32_t DataAlignment)
3404:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
3405:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR1, ADC4_CFGR1_ALIGN, DataAlignment);
3406:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
3407:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
3408:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
3409:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get ADC conversion data alignment.
3410:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Refer to reference manual for alignments formats
3411:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         dependencies to ADC resolutions.
3412:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CFGR1    ALIGN          LL_ADC_GetDataAlignment
3413:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
3414:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3415:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_DATA_ALIGN_RIGHT
3416:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_DATA_ALIGN_LEFT
3417:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
3418:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetDataAlignment(const ADC_TypeDef *ADCx)
3419:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
3420:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC4_CFGR1_ALIGN));
3421:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
3422:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
3423:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
3424:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Set ADC low power mode.
3425:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Description of ADC low power modes:
3426:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - ADC low power mode "auto wait": Dynamic low power mode,
3427:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           ADC conversions occurrences are limited to the minimum necessary
3428:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           in order to reduce power consumption.
3429:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           New ADC conversion starts only when the previous
3430:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           unitary conversion data (for ADC group regular)
3431:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           or previous sequence conversions data (for ADC group injected)
ARM GAS  /tmp/ccu598KY.s 			page 69


3432:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           has been retrieved by user software.
3433:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           In the meantime, ADC remains idle: does not performs any
3434:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           other conversion.
3435:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           This mode allows to automatically adapt the ADC conversions
3436:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           triggers to the speed of the software that reads the data.
3437:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           Moreover, this avoids risk of overrun for low frequency
3438:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           applications.
3439:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           How to use this low power mode:
3440:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           - It is not recommended to use with interruption or DMA
3441:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             since these modes have to clear immediately the EOC flag
3442:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             (by CPU to free the IRQ pending event or by DMA).
3443:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             Auto wait will work but fort a very short time, discarding
3444:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             its intended benefit (except specific case of high load of CPU
3445:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             or DMA transfers which can justify usage of auto wait).
3446:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           - Do use with polling: 1. Start conversion,
3447:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             2. Later on, when conversion data is needed: poll for end of
3448:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             conversion  to ensure that conversion is completed and
3449:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             retrieve ADC conversion data. This will trig another
3450:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             ADC conversion start.
3451:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - ADC low power mode "auto power-off" (feature available on
3452:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           this device if parameter LL_ADC_LP_AUTOPOWEROFF is available):
3453:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           the ADC automatically powers-off after a conversion and
3454:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           automatically wakes up when a new conversion is triggered
3455:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           (with startup time between trigger and start of sampling).
3456:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           This feature can be combined with low power mode "auto wait".
3457:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   With ADC low power mode "auto wait", the ADC conversion data read
3458:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         is corresponding to previous ADC conversion start, independently
3459:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         of delay during which ADC was idle.
3460:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Therefore, the ADC conversion data may be outdated: does not
3461:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         correspond to the current voltage level on the selected
3462:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC channel.
3463:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
3464:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
3465:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3466:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         on either groups regular or injected.
3467:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CFGR     AUTDLY         LL_ADC_SetLowPowerMode
3468:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
3469:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  LowPowerMode This parameter can be one of the following values:
3470:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_LP_MODE_NONE
3471:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_LP_AUTOWAIT
3472:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
3473:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
3474:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetLowPowerMode(ADC_TypeDef *ADCx, uint32_t LowPowerMode)
3475:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
3476:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   if (ADCx != ADC4) /* ADC1 or ADC2 */
3477:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
3478:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_AUTDLY, LowPowerMode);
3479:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
3480:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   else
3481:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
3482:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     MODIFY_REG(ADCx->CFGR1, ADC4_CFGR1_WAIT, LowPowerMode);
3483:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     MODIFY_REG(ADCx->PWRR, ADC4_PWRR_AUTOFF, LowPowerMode);
3484:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
3485:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
3486:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
3487:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
3488:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get ADC low power mode:
ARM GAS  /tmp/ccu598KY.s 			page 70


3489:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Description of ADC low power modes:
3490:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - ADC low power mode "auto wait": Dynamic low power mode,
3491:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           ADC conversions occurrences are limited to the minimum necessary
3492:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           in order to reduce power consumption.
3493:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           New ADC conversion starts only when the previous
3494:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           unitary conversion data (for ADC group regular)
3495:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           or previous sequence conversions data (for ADC group injected)
3496:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           has been retrieved by user software.
3497:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           In the meantime, ADC remains idle: does not performs any
3498:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           other conversion.
3499:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           This mode allows to automatically adapt the ADC conversions
3500:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           triggers to the speed of the software that reads the data.
3501:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           Moreover, this avoids risk of overrun for low frequency
3502:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           applications.
3503:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           How to use this low power mode:
3504:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           - It is not recommended to use with interruption or DMA
3505:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             since these modes have to clear immediately the EOC flag
3506:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             (by CPU to free the IRQ pending event or by DMA).
3507:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             Auto wait will work but fort a very short time, discarding
3508:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             its intended benefit (except specific case of high load of CPU
3509:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             or DMA transfers which can justify usage of auto wait).
3510:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           - Do use with polling: 1. Start conversion,
3511:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             2. Later on, when conversion data is needed: poll for end of
3512:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             conversion  to ensure that conversion is completed and
3513:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             retrieve ADC conversion data. This will trig another
3514:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             ADC conversion start.
3515:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - ADC low power mode "auto power-off" (feature available on
3516:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           this device if parameter LL_ADC_LP_AUTOPOWEROFF is available):
3517:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           the ADC automatically powers-off after a conversion and
3518:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           automatically wakes up when a new conversion is triggered
3519:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           (with startup time between trigger and start of sampling).
3520:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           This feature can be combined with low power mode "auto wait".
3521:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   With ADC low power mode "auto wait", the ADC conversion data read
3522:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         is corresponding to previous ADC conversion start, independently
3523:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         of delay during which ADC was idle.
3524:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Therefore, the ADC conversion data may be outdated: does not
3525:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         correspond to the current voltage level on the selected
3526:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC channel.
3527:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CFGR     AUTDLY         LL_ADC_GetLowPowerMode
3528:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
3529:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3530:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_LP_MODE_NONE
3531:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_LP_AUTOWAIT
3532:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
3533:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetLowPowerMode(const ADC_TypeDef *ADCx)
3534:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
3535:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   if (ADCx != ADC4) /* ADC1 or ADC2 */
3536:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
3537:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_AUTDLY));
3538:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
3539:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   else
3540:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
3541:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC4_CFGR1_WAIT));
3542:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
3543:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
3544:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
3545:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
ARM GAS  /tmp/ccu598KY.s 			page 71


3546:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
3547:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Set ADC selected offset number 1, 2, 3 or 4.
3548:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   This function set the 2 items of offset configuration:
3549:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - ADC channel to which the offset programmed will be applied
3550:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           (independently of channel mapped on ADC group regular
3551:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           or group injected)
3552:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - Offset level (offset to be subtracted from the raw
3553:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           converted data).
3554:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Caution: Offset format is dependent to ADC resolution:
3555:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         offset has to be left-aligned on bit 11, the LSB (right bits)
3556:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         are set to 0.
3557:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   This function enables the offset, by default. It can be forced
3558:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         to disable state using function LL_ADC_SetOffsetState().
3559:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   If a channel is mapped on several offsets numbers, only the offset
3560:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         with the lowest value is considered for the subtraction.
3561:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
3562:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
3563:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3564:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         on either groups regular or injected.
3565:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On STM32U5, some fast channels are available: fast analog inputs
3566:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         coming from GPIO pads (ADC_IN0..5).
3567:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll OFR1     OFFSET1_CH     LL_ADC_SetOffset
3568:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         OFR1     OFFSET1        LL_ADC_SetOffset
3569:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         OFR1     OFFSET1_EN     LL_ADC_SetOffset
3570:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         OFR2     OFFSET2_CH     LL_ADC_SetOffset
3571:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         OFR2     OFFSET2        LL_ADC_SetOffset
3572:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         OFR2     OFFSET2_EN     LL_ADC_SetOffset
3573:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         OFR3     OFFSET3_CH     LL_ADC_SetOffset
3574:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         OFR3     OFFSET3        LL_ADC_SetOffset
3575:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         OFR3     OFFSET3_EN     LL_ADC_SetOffset
3576:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         OFR4     OFFSET4_CH     LL_ADC_SetOffset
3577:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         OFR4     OFFSET4        LL_ADC_SetOffset
3578:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         OFR4     OFFSET4_EN     LL_ADC_SetOffset
3579:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
3580:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3581:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3582:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3583:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3584:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3585:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  Channel This parameter can be one of the following values:
3586:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0           (3)
3587:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1           (3)
3588:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2           (3)
3589:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3           (3)
3590:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4           (3)
3591:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5           (3)
3592:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
3593:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
3594:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
3595:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
3596:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
3597:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
3598:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
3599:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
3600:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
3601:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
3602:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
ARM GAS  /tmp/ccu598KY.s 			page 72


3603:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
3604:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
3605:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_19
3606:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT
3607:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)
3608:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (1)
3609:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC4 (2)
3610:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC4 (2)
3611:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC4  (2)
3612:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT_ADC4        (2)
3613:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *
3614:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (1) On STM32U5, parameter available only on ADC instance: ADC1, ADC2.
3615:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (2) On STM32U5, parameter available only on ADC instance: ADC4.
3616:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (3) On STM32U5, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to
3617:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             Other channels are slow channels (conversion rate: refer to reference manual).
3618:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x1FFFFFF
3619:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
3620:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
3621:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32
3622:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
3623:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3624:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
3625:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(*preg,
3626:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****              ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
3627:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****              ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) << 1UL) | OffsetLevel);
3628:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
3629:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
3630:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
3631:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get for the ADC selected offset number 1, 2, 3 or 4:
3632:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Channel to which the offset programmed will be applied
3633:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (independently of channel mapped on ADC group regular
3634:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         or group injected)
3635:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Usage of the returned channel number:
3636:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - To reinject this channel into another function LL_ADC_xxx:
3637:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           the returned channel number is only partly formatted on definition
3638:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           of literals LL_ADC_CHANNEL_x. Therefore, it has to be compared
3639:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           with parts of literals LL_ADC_CHANNEL_x or using
3640:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           helper macro @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
3641:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           Then the selected literal LL_ADC_CHANNEL_x can be used
3642:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           as parameter for another function.
3643:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - To get the channel number in decimal format:
3644:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           process the returned value with the helper macro
3645:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
3646:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On STM32U5, some fast channels are available: fast analog inputs
3647:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         coming from GPIO pads (ADC_IN0..5).
3648:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll OFR1     OFFSET1_CH     LL_ADC_GetOffsetChannel
3649:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         OFR2     OFFSET2_CH     LL_ADC_GetOffsetChannel
3650:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         OFR3     OFFSET3_CH     LL_ADC_GetOffsetChannel
3651:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         OFR4     OFFSET4_CH     LL_ADC_GetOffsetChannel
3652:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
3653:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3654:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3655:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3656:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3657:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3658:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3659:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0           (3)
ARM GAS  /tmp/ccu598KY.s 			page 73


3660:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1           (3)
3661:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2           (3)
3662:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3           (3)
3663:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4           (3)
3664:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5           (3)
3665:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
3666:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
3667:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
3668:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
3669:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
3670:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
3671:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
3672:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
3673:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
3674:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
3675:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
3676:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
3677:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
3678:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_19
3679:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT
3680:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)
3681:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (1)
3682:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC4 (2)
3683:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC4 (2)
3684:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC4  (2)
3685:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT_ADC4        (2)
3686:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *
3687:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (1) On STM32U5, parameter available only on ADC instance: ADC1, ADC2.
3688:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (2) On STM32U5, parameter available only on ADC instance: ADC4.
3689:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (3) On STM32U5, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to
3690:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             Other channels are slow channels (conversion rate: refer to reference manual).
3691:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (1, 2) For ADC channel read back from ADC register,
3692:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                comparison with internal channel parameter to be done
3693:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
3694:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
3695:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
3696:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
3697:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3698:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
3699:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
3700:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
3701:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
3702:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
3703:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get for the ADC selected offset number 1, 2, 3 or 4:
3704:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Offset level (offset to be subtracted from the raw
3705:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         converted data).
3706:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Caution: Offset format is dependent to ADC resolution:
3707:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         offset has to be left-aligned on bit 11, the LSB (right bits)
3708:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         are set to 0.
3709:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll OFR1     OFFSET1        LL_ADC_GetOffsetLevel
3710:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         OFR2     OFFSET2        LL_ADC_GetOffsetLevel
3711:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         OFR3     OFFSET3        LL_ADC_GetOffsetLevel
3712:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         OFR4     OFFSET4        LL_ADC_GetOffsetLevel
3713:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
3714:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3715:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3716:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
ARM GAS  /tmp/ccu598KY.s 			page 74


3717:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3718:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3719:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0x1FFFFFF
3720:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
3721:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOffsetLevel(const ADC_TypeDef *ADCx, uint32_t Offsety)
3722:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
3723:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3724:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
3725:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1);
3726:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
3727:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
3728:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
3729:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Set for the ADC selected offset number 1, 2, 3 or 4:
3730:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         choose offset sign.
3731:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
3732:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
3733:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3734:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         on either groups regular or injected.
3735:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll OFR1     OFFSETPOS      LL_ADC_SetOffsetSign
3736:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         OFR2     OFFSETPOS      LL_ADC_SetOffsetSign
3737:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         OFR3     OFFSETPOS      LL_ADC_SetOffsetSign
3738:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         OFR4     OFFSETPOS      LL_ADC_SetOffsetSign
3739:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
3740:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3741:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3742:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3743:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3744:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3745:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  OffsetSign This parameter can be one of the following values:
3746:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
3747:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
3748:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
3749:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
3750:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
3751:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
3752:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3753:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
3754:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(*preg, ADC_OFR1_OFFSETPOS, OffsetSign);
3755:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
3756:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
3757:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
3758:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get for the ADC selected offset number 1, 2, 3 or 4:
3759:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         offset sign if positive or negative.
3760:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll OFR1     OFFSETPOS      LL_ADC_GetOffsetSign
3761:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         OFR2     OFFSETPOS      LL_ADC_GetOffsetSign
3762:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         OFR3     OFFSETPOS      LL_ADC_GetOffsetSign
3763:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         OFR4     OFFSETPOS      LL_ADC_GetOffsetSign
3764:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
3765:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3766:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3767:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3768:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3769:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3770:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3771:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
3772:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
3773:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
ARM GAS  /tmp/ccu598KY.s 			page 75


3774:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOffsetSign(const ADC_TypeDef *ADCx, uint32_t Offsety)
3775:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
3776:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3777:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
3778:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSETPOS);
3779:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
3780:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
3781:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
3782:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Set Signed saturation for the ADC selected offset number 1, 2, 3 or 4:
3783:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         signed offset saturation if enabled or disabled.
3784:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll OFR1     SSAT          LL_ADC_SetOffsetSignedSaturation
3785:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         OFR2     SSAT          LL_ADC_SetOffsetSignedSaturation
3786:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         OFR3     SSAT          LL_ADC_SetOffsetSignedSaturation
3787:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         OFR4     SSAT          LL_ADC_SetOffsetSignedSaturation
3788:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
3789:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3790:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3791:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3792:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3793:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3794:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  OffsetSignedSaturation This parameter can be one of the following values:
3795:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
3796:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
3797:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Returned None
3798:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
3799:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety,
3800:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                       uint32_t OffsetSignedSaturation)
3801:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
3802:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3803:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(*preg, ADC_OFR1_SSAT, OffsetSignedSaturation);
3804:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
3805:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
3806:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
3807:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get Signed saturation for the ADC selected offset number 1, 2, 3 or 4:
3808:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         signed offset saturation if enabled or disabled.
3809:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll OFR1     SSAT          LL_ADC_GetOffsetSignedSaturation
3810:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         OFR2     SSAT          LL_ADC_GetOffsetSignedSaturation
3811:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         OFR3     SSAT          LL_ADC_GetOffsetSignedSaturation
3812:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         OFR4     SSAT          LL_ADC_GetOffsetSignedSaturation
3813:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
3814:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3815:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3816:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3817:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3818:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3819:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3820:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
3821:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
3822:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
3823:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOffsetSignedSaturation(const ADC_TypeDef *ADCx, uint32_t Offsety
3824:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
3825:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3826:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return (uint32_t) READ_BIT(*preg, ADC_OFR1_SSAT);
3827:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
3828:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
3829:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
3830:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Set Unsigned saturation for the ADC selected offset number 1, 2, 3 or 4:
ARM GAS  /tmp/ccu598KY.s 			page 76


3831:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         signed offset saturation if enabled or disabled.
3832:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll OFR1     USAT          LL_ADC_SetOffsetUnsignedSaturation
3833:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         OFR2     USAT          LL_ADC_SetOffsetUnsignedSaturation
3834:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         OFR3     USAT          LL_ADC_SetOffsetUnsignedSaturation
3835:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         OFR4     USAT          LL_ADC_SetOffsetUnsignedSaturation
3836:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
3837:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3838:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3839:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3840:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3841:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3842:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  OffsetUnsignedSaturation This parameter can be one of the following values:
3843:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_UNSIGNED_SATURATION_ENABLE
3844:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_UNSIGNED_SATURATION_DISABLE
3845:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Returned None
3846:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
3847:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetOffsetUnsignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety,
3848:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                         uint32_t OffsetUnsignedSaturation)
3849:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
3850:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3851:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(*preg, ADC_OFR1_USAT, OffsetUnsignedSaturation);
3852:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
3853:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
3854:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
3855:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get Unsigned saturation for the ADC selected offset number 1, 2, 3 or 4:
3856:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         signed offset saturation if enabled or disabled.
3857:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll OFR1     USAT          LL_ADC_GetOffsetUnsignedSaturation
3858:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         OFR2     USAT          LL_ADC_GetOffsetUnsignedSaturation
3859:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         OFR3     USAT          LL_ADC_GetOffsetUnsignedSaturation
3860:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         OFR4     USAT          LL_ADC_GetOffsetUnsignedSaturation
3861:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
3862:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3863:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3864:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3865:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3866:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3867:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3868:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_UNSIGNED_SATURATION_ENABLE
3869:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_UNSIGNED_SATURATION_DISABLE
3870:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
3871:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOffsetUnsignedSaturation(const ADC_TypeDef *ADCx, uint32_t Offse
3872:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
3873:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3874:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return (uint32_t) READ_BIT(*preg, ADC_OFR1_USAT);
3875:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
3876:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
3877:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
3878:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Set ADC gain compensation.
3879:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   This function set the gain compensation coefficient
3880:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         that is applied to raw converted data using the formula:
3881:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           DATA = DATA(raw) * (gain compensation coef) / 4096
3882:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   This function enables the gain compensation if given
3883:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         coefficient is above 0, otherwise it disables it.
3884:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Gain compensation when enabled is applied to all channels.
3885:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
3886:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
3887:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
ARM GAS  /tmp/ccu598KY.s 			page 77


3888:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         on either groups regular or injected.
3889:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll GCOMP    GCOMPCOEFF     LL_ADC_SetGainCompensation
3890:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CFGR2    GCOMP          LL_ADC_SetGainCompensation
3891:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
3892:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  GainCompensation This parameter can be:
3893:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         0           Gain compensation will be disabled and value set to 0
3894:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         1 -> 16393  Gain compensation will be enabled with specified value
3895:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
3896:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
3897:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetGainCompensation(ADC_TypeDef *ADCx, uint32_t GainCompensation)
3898:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
3899:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(ADCx->GCOMP, ADC_GCOMP_GCOMPCOEFF, GainCompensation);
3900:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(ADCx->GCOMP, ADC_GCOMP_GCOMP, ((GainCompensation == 0UL) ? 0UL : 1UL) << ADC_GCOMP_GCO
3901:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
3902:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
3903:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
3904:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get the ADC gain compensation value
3905:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll GCOMP    GCOMPCOEFF     LL_ADC_GetGainCompensation
3906:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CFGR2    GCOMP          LL_ADC_GetGainCompensation
3907:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
3908:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Returned value can be:
3909:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         0           Gain compensation is disabled
3910:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         1 -> 16393  Gain compensation is enabled with returned value
3911:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
3912:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetGainCompensation(const ADC_TypeDef *ADCx)
3913:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
3914:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return ((READ_BIT(ADCx->GCOMP, ADC_GCOMP_GCOMP) == ADC_GCOMP_GCOMP)   \
3915:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****           ? READ_BIT(ADCx->GCOMP, ADC_GCOMP_GCOMPCOEFF) : 0UL);
3916:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
3917:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
3918:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
3919:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
3920:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
3921:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
3922:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
3923:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Set sampling time common to a group of channels.
3924:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Unit: ADC clock cycles.
3925:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, sampling time scope is on ADC instance:
3926:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Sampling time common to all channels.
3927:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (on some other STM32 families, sampling time is channel wise)
3928:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   In case of internal channel (VrefInt, TempSensor, ...) to be
3929:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         converted:
3930:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         sampling time constraints must be respected (sampling time can be
3931:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         adjusted in function of ADC clock frequency and sampling time
3932:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         setting).
3933:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Refer to device datasheet for timings values (parameters TS_vrefint,
3934:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         TS_temp, ...).
3935:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Conversion time is the addition of sampling time and processing time.
3936:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         On this STM32 series, ADC processing time is:
3937:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - 12.5 ADC clock cycles at ADC resolution 12 bits
3938:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - 10.5 ADC clock cycles at ADC resolution 10 bits
3939:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - 8.5 ADC clock cycles at ADC resolution 8 bits
3940:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - 6.5 ADC clock cycles at ADC resolution 6 bits
3941:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   In case of ADC conversion of internal channel (VrefInt,
3942:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         temperature sensor, ...), a sampling time minimum value
3943:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         is required.
3944:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Refer to device datasheet.
ARM GAS  /tmp/ccu598KY.s 			page 78


3945:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
3946:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
3947:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3948:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         on group regular.
3949:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Applicable only on ADC4 instance
3950:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll SMPR     SMP1           LL_ADC_SetSamplingTimeCommonChannels
3951:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll SMPR     SMP2           LL_ADC_SetSamplingTimeCommonChannels
3952:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
3953:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  SamplingTimeY This parameter can be one of the following values:
3954:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
3955:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
3956:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  SamplingTime This parameter can be one of the following values:
3957:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC4_SAMPLINGTIME_1CYCLE_5
3958:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC4_SAMPLINGTIME_3CYCLES_5
3959:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC4_SAMPLINGTIME_7CYCLES_5
3960:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC4_SAMPLINGTIME_12CYCLES_5
3961:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC4_SAMPLINGTIME_19CYCLES_5
3962:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC4_SAMPLINGTIME_39CYCLES_5
3963:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC4_SAMPLINGTIME_79CYCLES_5
3964:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC4_SAMPLINGTIME_814CYCLES_5
3965:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
3966:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
3967:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY
3968:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                           uint32_t SamplingTime)
3969:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
3970:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(ADCx->SMPR1,
3971:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****              ADC4_SMPR_SMP1 << (SamplingTimeY & ADC4_SAMPLING_TIME_SMP_SHIFT_MASK),
3972:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****              SamplingTime << (SamplingTimeY & ADC4_SAMPLING_TIME_SMP_SHIFT_MASK));
3973:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
3974:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
3975:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
3976:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get sampling time common to a group of channels.
3977:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Unit: ADC clock cycles.
3978:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, sampling time scope is on ADC instance:
3979:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Sampling time common to all channels.
3980:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (on some other STM32 families, sampling time is channel wise)
3981:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Conversion time is the addition of sampling time and processing time.
3982:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Refer to reference manual for ADC processing time of
3983:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         this STM32 series.
3984:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll SMPR     SMP1           LL_ADC_GetSamplingTimeCommonChannels
3985:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll SMPR     SMP2           LL_ADC_GetSamplingTimeCommonChannels
3986:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance (ADC4 for this device)
3987:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  SamplingTimeY This parameter can be one of the following values:
3988:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
3989:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
3990:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3991:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC4_SAMPLINGTIME_1CYCLE_5
3992:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC4_SAMPLINGTIME_3CYCLES_5
3993:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC4_SAMPLINGTIME_7CYCLES_5
3994:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC4_SAMPLINGTIME_12CYCLES_5
3995:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC4_SAMPLINGTIME_19CYCLES_5
3996:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC4_SAMPLINGTIME_39CYCLES_5
3997:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC4_SAMPLINGTIME_79CYCLES_5
3998:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC4_SAMPLINGTIME_814CYCLES_5
3999:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
4000:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t Sam
4001:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
ARM GAS  /tmp/ccu598KY.s 			page 79


4002:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return (uint32_t)((READ_BIT(ADCx->SMPR1, ADC4_SMPR_SMP1 << (SamplingTimeY & ADC4_SAMPLING_TIME_SM
4003:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                     >> (SamplingTimeY & ADC4_SAMPLING_TIME_SMP_SHIFT_MASK));
4004:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
4005:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
4006:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_ADC_Group_Regular Configuration of ADC hierarchical scope: gr
4007:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
4008:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
4009:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
4010:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
4011:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Set ADC group regular conversion trigger source:
4012:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         internal (SW start) or from external peripheral (timer event,
4013:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         external interrupt line).
4014:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting trigger source to external trigger
4015:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         also set trigger polarity to rising edge
4016:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (default setting for compatibility with some ADC on other
4017:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         STM32 families having this setting set by HW default value).
4018:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         In case of need to modify trigger edge, use
4019:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         function @ref LL_ADC_REG_SetTriggerEdge().
4020:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Availability of parameters of trigger sources from timer
4021:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         depends on timers availability on the selected device.
4022:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
4023:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
4024:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
4025:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         on group regular.
4026:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CFGR     EXTSEL         LL_ADC_REG_SetTriggerSource
4027:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CFGR     EXTEN          LL_ADC_REG_SetTriggerSource
4028:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
4029:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  TriggerSource This parameter can be one of the following values:
4030:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_SOFTWARE
4031:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH1
4032:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH2
4033:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH3
4034:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_CH2
4035:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_TRGO
4036:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM4_CH4
4037:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_EXTI_LINE11
4038:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_TRGO
4039:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_TRGO2
4040:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_TRGO
4041:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_TRGO2
4042:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_TRGO
4043:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM4_TRGO
4044:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM6_TRGO
4045:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM15_TRGO
4046:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_CH4
4047:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_LPTIM1_CH1
4048:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_LPTIM2_CH1
4049:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_LPTIM3_CH1
4050:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
4051:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
4052:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetTriggerSource(ADC_TypeDef *ADCx, uint32_t TriggerSource)
4053:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
4054:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   if (ADCx != ADC4) /* ADCx == ADC1 or ADC2 */
4055:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
4056:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL, TriggerSource);
4057:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
4058:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   else /* ADCx == ADC4 */
ARM GAS  /tmp/ccu598KY.s 			page 80


4059:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
4060:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN | ADC4_CFGR1_EXTSEL, TriggerSource);
4061:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
4062:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
4063:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
4064:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
4065:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get ADC group regular conversion trigger source:
4066:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         internal (SW start) or from external peripheral (timer event,
4067:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         external interrupt line).
4068:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   To determine whether group regular trigger source is
4069:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         internal (SW start) or external, without detail
4070:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         of which peripheral is selected as external trigger,
4071:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (equivalent to
4072:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         "if(LL_ADC_REG_GetTriggerSource(ADC1) == LL_ADC_REG_TRIG_SOFTWARE)")
4073:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         use function @ref LL_ADC_REG_IsTriggerSourceSWStart.
4074:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Availability of parameters of trigger sources from timer
4075:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         depends on timers availability on the selected device.
4076:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CFGR     EXTSEL         LL_ADC_REG_GetTriggerSource
4077:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CFGR     EXTEN          LL_ADC_REG_GetTriggerSource
4078:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
4079:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4080:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_SOFTWARE
4081:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH1
4082:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH2
4083:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH3
4084:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_CH2
4085:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_TRGO
4086:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM4_CH4
4087:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_EXTI_LINE11
4088:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_TRGO
4089:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_TRGO2
4090:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_TRGO
4091:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_TRGO2
4092:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_TRGO
4093:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM4_TRGO
4094:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM6_TRGO
4095:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM15_TRGO
4096:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_CH4
4097:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_LPTIM1_CH1
4098:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_LPTIM2_CH1
4099:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_LPTIM3_CH1
4100:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
4101:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetTriggerSource(const ADC_TypeDef *ADCx)
4102:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
4103:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   if (ADCx != ADC4) /* ADCx == ADC1 or ADC2 */
4104:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
4105:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     __IO uint32_t trigger_source = READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTSEL | ADC_CFGR1_EXTEN);
4106:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
4107:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     /* Value for shift of {0; 4; 8; 12} depending on value of bitfield          */
4108:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     /* corresponding to ADC_CFGR_EXTEN {0; 1; 2; 3}.                            */
4109:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     uint32_t shift_exten = ((trigger_source & ADC_CFGR1_EXTEN) >> (ADC_REG_TRIG_EXTEN_BITOFFSET_POS
4110:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
4111:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     /* Set bitfield corresponding to ADC_CFGR_EXTEN and ADC_CFGR_EXTSEL         */
4112:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     /* to match with triggers literals definition.                              */
4113:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     return ((trigger_source
4114:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****              & (ADC_REG_TRIG_SOURCE_MASK >> shift_exten) & ADC_CFGR1_EXTSEL)
4115:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****             | ((ADC_REG_TRIG_EDGE_MASK >> shift_exten) & ADC_CFGR1_EXTEN)
ARM GAS  /tmp/ccu598KY.s 			page 81


4116:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****            );
4117:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
4118:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   else /* ADCx == ADC4 */
4119:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
4120:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     __IO uint32_t trigger_source = READ_BIT(ADCx->CFGR1, ADC4_CFGR1_EXTSEL | ADC_CFGR1_EXTEN);
4121:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
4122:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     /* Value for shift of {0; 4; 8; 12} depending on value of bitfield          */
4123:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     /* corresponding to ADC_CFGR_EXTEN {0; 1; 2; 3}.                            */
4124:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     uint32_t shift_exten = ((trigger_source & ADC_CFGR1_EXTEN) >> (ADC_REG_TRIG_EXTEN_BITOFFSET_POS
4125:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
4126:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     /* Set bitfield corresponding to ADC_CFGR_EXTEN and ADC_CFGR_EXTSEL         */
4127:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     /* to match with triggers literals definition.                              */
4128:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     return ((trigger_source
4129:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****              & (ADC_REG_TRIG_SOURCE_MASK >> shift_exten) & ADC4_CFGR1_EXTSEL)
4130:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****             | ((ADC_REG_TRIG_EDGE_MASK >> shift_exten) & ADC_CFGR1_EXTEN)
4131:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****            );
4132:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
4133:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
4134:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
4135:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
4136:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get ADC group regular conversion trigger source internal (SW start)
4137:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         or external.
4138:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   In case of group regular trigger source set to external trigger,
4139:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         to determine which peripheral is selected as external trigger,
4140:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         use function @ref LL_ADC_REG_GetTriggerSource().
4141:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CFGR     EXTEN          LL_ADC_REG_IsTriggerSourceSWStart
4142:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
4143:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Value "0" if trigger source external trigger
4144:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Value "1" if trigger source SW start.
4145:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
4146:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
4147:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
4148:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) 
4149:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
4150:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
4151:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
4152:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Set ADC group regular conversion trigger polarity.
4153:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Applicable only for trigger source set to external trigger.
4154:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
4155:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
4156:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
4157:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         on group regular.
4158:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CFGR     EXTEN          LL_ADC_REG_SetTriggerEdge
4159:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
4160:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ExternalTriggerEdge This parameter can be one of the following values:
4161:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_RISING
4162:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_FALLING
4163:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_RISINGFALLING
4164:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
4165:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
4166:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetTriggerEdge(ADC_TypeDef *ADCx, uint32_t ExternalTriggerEdge)
4167:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
4168:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN, ExternalTriggerEdge);
4169:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
4170:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
4171:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
4172:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get ADC group regular conversion trigger polarity.
ARM GAS  /tmp/ccu598KY.s 			page 82


4173:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Applicable only for trigger source set to external trigger.
4174:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CFGR     EXTEN          LL_ADC_REG_GetTriggerEdge
4175:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
4176:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4177:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_RISING
4178:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_FALLING
4179:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_RISINGFALLING
4180:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
4181:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetTriggerEdge(const ADC_TypeDef *ADCx)
4182:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
4183:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN));
4184:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
4185:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
4186:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
4187:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Set ADC trigger frequency mode.
4188:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   ADC trigger frequency mode must be set to low frequency when
4189:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         a duration is exceeded before ADC conversion start trigger event
4190:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (between ADC enable and ADC conversion start trigger event
4191:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         or between two ADC conversion start trigger event).
4192:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Duration value: Refer to device datasheet, parameter "tIdle".
4193:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   When ADC trigger frequency mode is set to low frequency,
4194:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         some rearm cycles are inserted before performing ADC conversion
4195:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         start, inducing a delay of 2 ADC clock cycles.
4196:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Usage of ADC trigger frequency mode with ADC low power mode:
4197:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - Low power mode auto wait: Only the first ADC conversion
4198:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           start trigger inserts the rearm delay.
4199:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - Low power mode auto power-off: ADC trigger frequency mode
4200:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           is discarded.
4201:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
4202:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
4203:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
4204:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         on group regular.
4205:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CFGR2    LFTRIG         LL_ADC_SetTriggerFrequencyMode
4206:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
4207:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  TriggerFrequencyMode This parameter can be one of the following values:
4208:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_TRIGGER_FREQ_HIGH
4209:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_TRIGGER_FREQ_LOW
4210:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
4211:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
4212:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetTriggerFrequencyMode(ADC_TypeDef *ADCx, uint32_t TriggerFrequencyMod
4213:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
4214:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   if (ADCx != ADC4) /* ADCx == ADC1 or ADC2 */
4215:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
4216:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_LFTRIG, (TriggerFrequencyMode >> 2U));
4217:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
4218:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   else /* ADCx == ADC4 */
4219:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
4220:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     MODIFY_REG(ADCx->CFGR2, ADC4_CFGR2_LFTRIG, TriggerFrequencyMode);
4221:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
4222:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
4223:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
4224:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
4225:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get ADC trigger frequency mode.
4226:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CFGR2    LFTRIG         LL_ADC_GetTriggerFrequencyMode
4227:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
4228:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4229:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_TRIGGER_FREQ_HIGH
ARM GAS  /tmp/ccu598KY.s 			page 83


4230:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_TRIGGER_FREQ_LOW
4231:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
4232:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetTriggerFrequencyMode(const ADC_TypeDef *ADCx)
4233:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
4234:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   if (ADCx != ADC4) /* ADCx == ADC1 or ADC2 */
4235:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
4236:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     return (uint32_t)((READ_BIT(ADCx->CFGR2, ADC_CFGR2_LFTRIG)) << 2U);
4237:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
4238:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   else /* ADCx == ADC4 */
4239:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
4240:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC4_CFGR2_LFTRIG));
4241:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
4242:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
4243:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
4244:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
4245:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Set ADC sampling mode.
4246:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   This function set the ADC conversion sampling mode
4247:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   This mode applies to regular group only.
4248:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Set sampling mode is applied to all conversion of regular group.
4249:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
4250:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
4251:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
4252:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         on group regular.
4253:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CFGR2    BULB           LL_ADC_REG_SetSamplingMode
4254:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CFGR2    SMPTRIG        LL_ADC_REG_SetSamplingMode
4255:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
4256:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  SamplingMode This parameter can be one of the following values:
4257:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SAMPLING_MODE_NORMAL
4258:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SAMPLING_MODE_BULB
4259:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SAMPLING_MODE_TRIGGER_CONTROLED
4260:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
4261:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
4262:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetSamplingMode(ADC_TypeDef *ADCx, uint32_t SamplingMode)
4263:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
4264:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, SamplingMode);
4265:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
4266:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
4267:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
4268:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get the ADC sampling mode
4269:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CFGR2    BULB           LL_ADC_REG_GetSamplingMode
4270:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CFGR2    SMPTRIG        LL_ADC_REG_GetSamplingMode
4271:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
4272:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4273:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SAMPLING_MODE_NORMAL
4274:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SAMPLING_MODE_BULB
4275:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SAMPLING_MODE_TRIGGER_CONTROLED
4276:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
4277:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetSamplingMode(const ADC_TypeDef *ADCx)
4278:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
4279:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG));
4280:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
4281:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
4282:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
4283:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Start ADC sampling phase for sampling time trigger mode
4284:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   This function is relevant only when
4285:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - @ref LL_ADC_REG_SAMPLING_MODE_TRIGGER_CONTROLED has been set
4286:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           using @ref LL_ADC_REG_SetSamplingMode
ARM GAS  /tmp/ccu598KY.s 			page 84


4287:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - @ref LL_ADC_REG_TRIG_SOFTWARE is used as trigger source
4288:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
4289:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
4290:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must be enabled without conversion on going on group regular,
4291:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         without conversion stop command on going on group regular,
4292:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         without ADC disable command on going.
4293:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CFGR2    SWTRIG         LL_ADC_REG_StartSamplingPhase
4294:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
4295:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
4296:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
4297:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_StartSamplingPhase(ADC_TypeDef *ADCx)
4298:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
4299:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   SET_BIT(ADCx->CFGR2, ADC_CFGR2_SWTRIG);
4300:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
4301:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
4302:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
4303:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Stop ADC sampling phase for sampling time trigger mode and start conversion
4304:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   This function is relevant only when
4305:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - @ref LL_ADC_REG_SAMPLING_MODE_TRIGGER_CONTROLED has been set
4306:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           using @ref LL_ADC_REG_SetSamplingMode
4307:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - @ref LL_ADC_REG_TRIG_SOFTWARE is used as trigger source
4308:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - @ref LL_ADC_REG_StartSamplingPhase has been called to start
4309:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           the sampling phase
4310:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
4311:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
4312:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must be enabled without conversion on going on group regular,
4313:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         without conversion stop command on going on group regular,
4314:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         without ADC disable command on going.
4315:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CFGR2    SWTRIG         LL_ADC_REG_StopSamplingPhase
4316:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
4317:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
4318:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
4319:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_StopSamplingPhase(ADC_TypeDef *ADCx)
4320:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
4321:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   CLEAR_BIT(ADCx->CFGR2, ADC_CFGR2_SWTRIG);
4322:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
4323:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
4324:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
4325:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Set ADC group regular sequencer configuration flexibility.
4326:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, ADC group regular sequencer both modes
4327:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         "fully configurable" or "not fully configurable" are
4328:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         available:
4329:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - sequencer configured to fully configurable:
4330:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           sequencer length and each rank
4331:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           affectation to a channel are configurable.
4332:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           Refer to description of function
4333:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           @ref LL_ADC_REG_SetSequencerLength().
4334:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - sequencer configured to not fully configurable:
4335:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           sequencer length and each rank affectation to a channel
4336:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           are fixed by channel HW number.
4337:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           Refer to description of function
4338:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           @ref LL_ADC_REG_SetSequencerChannels().
4339:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
4340:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
4341:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
4342:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         on group regular.
4343:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CFGR     CHSELRMOD      LL_ADC_REG_SetSequencerConfigurable
ARM GAS  /tmp/ccu598KY.s 			page 85


4344:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
4345:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  Configurability This parameter can be one of the following values:
4346:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_FIXED
4347:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_CONFIGURABLE
4348:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
4349:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32U5 series, this is applicable on ADC4 only.
4350:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
4351:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetSequencerConfigurable(ADC_TypeDef *ADCx, uint32_t Configurabilit
4352:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
4353:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR1, ADC4_CFGR1_CHSELRMOD, Configurability);
4354:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
4355:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
4356:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
4357:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get ADC group regular sequencer configuration flexibility.
4358:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, ADC group regular sequencer both modes
4359:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         "fully configurable" or "not fully configurable" are
4360:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         available:
4361:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - sequencer configured to fully configurable:
4362:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           sequencer length and each rank
4363:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           affectation to a channel are configurable.
4364:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           Refer to description of function
4365:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           @ref LL_ADC_REG_SetSequencerLength().
4366:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - sequencer configured to not fully configurable:
4367:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           sequencer length and each rank affectation to a channel
4368:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           are fixed by channel HW number.
4369:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           Refer to description of function
4370:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           @ref LL_ADC_REG_SetSequencerChannels().
4371:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CFGR     CHSELRMOD      LL_ADC_REG_SetSequencerConfigurable
4372:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
4373:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4374:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_FIXED
4375:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_CONFIGURABLE
4376:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32U5 series, this is applicable on ADC4 only.
4377:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
4378:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerConfigurable(const ADC_TypeDef *ADCx)
4379:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
4380:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC4_CFGR1_CHSELRMOD));
4381:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
4382:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
4383:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
4384:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Set ADC group regular sequencer length and scan direction.
4385:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Description of ADC group regular sequencer features:
4386:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - For devices with sequencer fully configurable
4387:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           (function "LL_ADC_REG_SetSequencerRanks()" available):
4388:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           sequencer length and each rank affectation to a channel
4389:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           are configurable.
4390:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           This function performs configuration of:
4391:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           - Sequence length: Number of ranks in the scan sequence.
4392:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           - Sequence direction: Unless specified in parameters, sequencer
4393:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             scan direction is forward (from rank 1 to rank n).
4394:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           Sequencer ranks are selected using
4395:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           function "LL_ADC_REG_SetSequencerRanks()".
4396:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - For devices with sequencer not fully configurable
4397:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           (function "LL_ADC_REG_SetSequencerChannels()" available):
4398:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           sequencer length and each rank affectation to a channel
4399:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           are defined by channel number.
4400:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           This function performs configuration of:
ARM GAS  /tmp/ccu598KY.s 			page 86


4401:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           - Sequence length: Number of ranks in the scan sequence is
4402:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             defined by number of channels set in the sequence,
4403:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             rank of each channel is fixed by channel HW number.
4404:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             (channel 0 fixed on rank 0, channel 1 fixed on rank1, ...).
4405:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           - Sequence direction: Unless specified in parameters, sequencer
4406:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             scan direction is forward (from lowest channel number to
4407:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             highest channel number).
4408:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           Sequencer ranks are selected using
4409:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           function "LL_ADC_REG_SetSequencerChannels()".
4410:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Sequencer disabled is equivalent to sequencer of 1 rank:
4411:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC conversion on only 1 channel.
4412:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
4413:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
4414:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
4415:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         on group regular.
4416:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll SQR1     L              LL_ADC_REG_SetSequencerLength
4417:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
4418:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  SequencerNbRanks This parameter can be one of the following values:
4419:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_DISABLE
4420:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS
4421:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS
4422:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS
4423:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS
4424:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS
4425:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS
4426:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS
4427:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS
4428:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS
4429:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS
4430:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS
4431:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS
4432:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS
4433:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS
4434:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS
4435:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Note: Specific case for ADC4, use literals LL_ADC4_REG_SEQ_SCAN_x
4436:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
4437:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
4438:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetSequencerLength(ADC_TypeDef *ADCx, uint32_t SequencerNbRanks)
4439:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
4440:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   if (ADCx != ADC4) /* ADC1 or ADC2 */
4441:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
4442:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
4443:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
4444:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   else
4445:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
4446:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     SET_BIT(ADCx->CHSELR, SequencerNbRanks);
4447:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
4448:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
4449:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
4450:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
4451:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get ADC group regular sequencer length and scan direction.
4452:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Description of ADC group regular sequencer features:
4453:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - For devices with sequencer fully configurable
4454:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           (function "LL_ADC_REG_SetSequencerRanks()" available):
4455:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           sequencer length and each rank affectation to a channel
4456:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           are configurable.
4457:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           This function retrieves:
ARM GAS  /tmp/ccu598KY.s 			page 87


4458:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           - Sequence length: Number of ranks in the scan sequence.
4459:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           - Sequence direction: Unless specified in parameters, sequencer
4460:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             scan direction is forward (from rank 1 to rank n).
4461:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           Sequencer ranks are selected using
4462:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           function "LL_ADC_REG_SetSequencerRanks()".
4463:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - For devices with sequencer not fully configurable
4464:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           (function "LL_ADC_REG_SetSequencerChannels()" available):
4465:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           sequencer length and each rank affectation to a channel
4466:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           are defined by channel number.
4467:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           This function retrieves:
4468:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           - Sequence length: Number of ranks in the scan sequence is
4469:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             defined by number of channels set in the sequence,
4470:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             rank of each channel is fixed by channel HW number.
4471:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             (channel 0 fixed on rank 0, channel 1 fixed on rank1, ...).
4472:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           - Sequence direction: Unless specified in parameters, sequencer
4473:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             scan direction is forward (from lowest channel number to
4474:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             highest channel number).
4475:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           Sequencer ranks are selected using
4476:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           function "LL_ADC_REG_SetSequencerChannels()".
4477:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Sequencer disabled is equivalent to sequencer of 1 rank:
4478:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC conversion on only 1 channel.
4479:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll SQR1     L              LL_ADC_REG_GetSequencerLength
4480:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
4481:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4482:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_DISABLE
4483:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS
4484:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS
4485:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS
4486:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS
4487:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS
4488:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS
4489:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS
4490:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS
4491:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS
4492:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS
4493:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS
4494:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS
4495:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS
4496:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS
4497:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS
4498:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Note: Specific case for ADC4, use literals LL_ADC4_REG_SEQ_SCAN_x
4499:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
4500:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerLength(const ADC_TypeDef *ADCx)
4501:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
4502:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   if (ADCx != ADC4) /* ADC1 or ADC2 */
4503:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
4504:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     return (uint32_t)(READ_BIT(ADCx->SQR1, ADC_SQR1_L));
4505:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
4506:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   else
4507:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
4508:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     uint32_t channels_ranks = READ_BIT(ADCx->CHSELR, ADC_CHSELR_SQ_ALL);
4509:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     uint32_t sequencer_length = LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS;
4510:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     uint32_t rank_index;
4511:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     uint32_t rank_shifted;
4512:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
4513:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     /* Parse register for end of sequence identifier */
4514:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     /* Note: Value "0xF0UL" corresponds to bitfield of sequencer 2nd rank
ARM GAS  /tmp/ccu598KY.s 			page 88


4515:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****              (ADC_CHSELR_SQ2), value "4" to length of end of sequence
4516:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****              identifier (0xF)*/
4517:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     for (rank_index = 0UL; rank_index <= (28U - 4U); rank_index += 4U)
4518:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     {
4519:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****       rank_shifted = (uint32_t)(0xF0UL << rank_index);
4520:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****       if ((channels_ranks & rank_shifted) == rank_shifted)
4521:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****       {
4522:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****         sequencer_length = rank_shifted;
4523:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****         break;
4524:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****       }
4525:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     }
4526:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
4527:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     return sequencer_length;
4528:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
4529:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
4530:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
4531:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
4532:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Set ADC group regular sequencer discontinuous mode:
4533:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         sequence subdivided and scan conversions interrupted every selected
4534:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         number of ranks.
4535:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   It is not possible to enable both ADC group regular
4536:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         continuous mode and sequencer discontinuous mode.
4537:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   It is not possible to enable both ADC auto-injected mode
4538:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         and ADC group regular sequencer discontinuous mode.
4539:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
4540:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
4541:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
4542:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         on group regular.
4543:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CFGR     DISCEN         LL_ADC_REG_SetSequencerDiscont
4544:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CFGR     DISCNUM        LL_ADC_REG_SetSequencerDiscont
4545:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
4546:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  SeqDiscont This parameter can be one of the following values:
4547:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_DISABLE
4548:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_1RANK
4549:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_2RANKS
4550:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_3RANKS
4551:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_4RANKS
4552:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_5RANKS
4553:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_6RANKS
4554:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_7RANKS
4555:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_8RANKS
4556:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
4557:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
4558:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetSequencerDiscont(ADC_TypeDef *ADCx, uint32_t SeqDiscont)
4559:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
4560:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_DISCEN | ADC_CFGR1_DISCNUM, SeqDiscont);
4561:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
4562:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
4563:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
4564:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get ADC group regular sequencer discontinuous mode:
4565:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         sequence subdivided and scan conversions interrupted every selected
4566:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         number of ranks.
4567:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CFGR     DISCEN         LL_ADC_REG_GetSequencerDiscont
4568:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CFGR     DISCNUM        LL_ADC_REG_GetSequencerDiscont
4569:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
4570:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4571:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_DISABLE
ARM GAS  /tmp/ccu598KY.s 			page 89


4572:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_1RANK
4573:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_2RANKS
4574:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_3RANKS
4575:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_4RANKS
4576:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_5RANKS
4577:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_6RANKS
4578:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_7RANKS
4579:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_8RANKS
4580:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
4581:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerDiscont(const ADC_TypeDef *ADCx)
4582:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
4583:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_DISCEN | ADC_CFGR1_DISCNUM));
4584:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
4585:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
4586:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
4587:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Set ADC group regular sequence: channel on the selected
4588:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         scan sequence rank.
4589:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   This function performs configuration of:
4590:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - Channels ordering into each rank of scan sequence:
4591:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           whatever channel can be placed into whatever rank.
4592:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, ADC group regular sequencer is
4593:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         fully configurable: sequencer length and each rank
4594:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         affectation to a channel are configurable.
4595:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Refer to description of function @ref LL_ADC_REG_SetSequencerLength().
4596:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Depending on devices and packages, some channels may not be available.
4597:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Refer to device datasheet for channels availability.
4598:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, to measure internal channels (VrefInt,
4599:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         TempSensor, ...), measurement paths to internal channels must be
4600:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         enabled separately.
4601:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         This can be done using function @ref LL_ADC_SetCommonPathInternalCh().
4602:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
4603:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
4604:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
4605:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         on group regular.
4606:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll SQR1     SQ1            LL_ADC_REG_SetSequencerRanks
4607:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SQR1     SQ2            LL_ADC_REG_SetSequencerRanks
4608:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SQR1     SQ3            LL_ADC_REG_SetSequencerRanks
4609:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SQR1     SQ4            LL_ADC_REG_SetSequencerRanks
4610:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SQR2     SQ5            LL_ADC_REG_SetSequencerRanks
4611:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SQR2     SQ6            LL_ADC_REG_SetSequencerRanks
4612:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SQR2     SQ7            LL_ADC_REG_SetSequencerRanks
4613:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SQR2     SQ8            LL_ADC_REG_SetSequencerRanks
4614:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SQR2     SQ9            LL_ADC_REG_SetSequencerRanks
4615:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SQR3     SQ10           LL_ADC_REG_SetSequencerRanks
4616:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SQR3     SQ11           LL_ADC_REG_SetSequencerRanks
4617:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SQR3     SQ12           LL_ADC_REG_SetSequencerRanks
4618:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SQR3     SQ13           LL_ADC_REG_SetSequencerRanks
4619:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SQR3     SQ14           LL_ADC_REG_SetSequencerRanks
4620:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SQR4     SQ15           LL_ADC_REG_SetSequencerRanks
4621:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SQR4     SQ16           LL_ADC_REG_SetSequencerRanks
4622:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
4623:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  Rank This parameter can be one of the following values:
4624:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_1
4625:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_2
4626:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_3
4627:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_4
4628:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_5
ARM GAS  /tmp/ccu598KY.s 			page 90


4629:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_6
4630:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_7
4631:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_8
4632:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_9
4633:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_10
4634:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_11
4635:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_12
4636:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_13
4637:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_14
4638:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_15
4639:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_16
4640:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Note: Specific case for ADC4, use literals LL_ADC_REG_RANK_x_ADC4
4641:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  Channel This parameter can be one of the following values:
4642:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0           (3)
4643:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1           (3)
4644:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2           (3)
4645:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3           (3)
4646:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4           (3)
4647:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5           (3)
4648:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
4649:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
4650:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
4651:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
4652:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
4653:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
4654:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
4655:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
4656:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
4657:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
4658:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
4659:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
4660:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
4661:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_19
4662:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT
4663:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)
4664:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (1)
4665:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC4 (2)
4666:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC4 (2)
4667:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC4  (2)
4668:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT_ADC4        (2)
4669:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *
4670:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (1) On STM32U5, parameter available only on ADC instance: ADC1, ADC2.
4671:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (2) On STM32U5, parameter available only on ADC instance: ADC4.
4672:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (3) On STM32U5, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to
4673:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             Other channels are slow channels (conversion rate: refer to reference manual).
4674:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
4675:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
4676:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channe
4677:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
4678:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* Set bits with content of parameter "Channel" with bits position          */
4679:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* in register and register position depending on parameter "Rank".         */
4680:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* Parameters "Rank" and "Channel" are used with masks because containing   */
4681:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* other bits reserved for other purpose.                                   */
4682:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   if (ADCx != ADC4) /* ADC1 or ADC2 */
4683:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
4684:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK)   
4685:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                             >> ADC_SQRX_REGOFFSET_POS));
ARM GAS  /tmp/ccu598KY.s 			page 91


4686:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
4687:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     MODIFY_REG(*preg,
4688:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
4689:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) \
4690:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
4691:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
4692:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   else
4693:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
4694:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     MODIFY_REG(ADCx->CHSELR,
4695:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
4696:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) << (Rank & ADC_REG_RANK_ID_SQRX_MASK)));
4697:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
4698:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
4699:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
4700:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
4701:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get ADC group regular sequence: channel on the selected
4702:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         scan sequence rank.
4703:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, ADC group regular sequencer is
4704:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         fully configurable: sequencer length and each rank
4705:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         affectation to a channel are configurable.
4706:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Refer to description of function @ref LL_ADC_REG_SetSequencerLength().
4707:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Depending on devices and packages, some channels may not be available.
4708:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Refer to device datasheet for channels availability.
4709:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Usage of the returned channel number:
4710:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - To reinject this channel into another function LL_ADC_xxx:
4711:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           the returned channel number is only partly formatted on definition
4712:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           of literals LL_ADC_CHANNEL_x. Therefore, it has to be compared
4713:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           with parts of literals LL_ADC_CHANNEL_x or using
4714:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           helper macro @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
4715:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           Then the selected literal LL_ADC_CHANNEL_x can be used
4716:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           as parameter for another function.
4717:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - To get the channel number in decimal format:
4718:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           process the returned value with the helper macro
4719:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
4720:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll SQR1     SQ1            LL_ADC_REG_GetSequencerRanks
4721:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SQR1     SQ2            LL_ADC_REG_GetSequencerRanks
4722:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SQR1     SQ3            LL_ADC_REG_GetSequencerRanks
4723:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SQR1     SQ4            LL_ADC_REG_GetSequencerRanks
4724:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SQR2     SQ5            LL_ADC_REG_GetSequencerRanks
4725:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SQR2     SQ6            LL_ADC_REG_GetSequencerRanks
4726:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SQR2     SQ7            LL_ADC_REG_GetSequencerRanks
4727:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SQR2     SQ8            LL_ADC_REG_GetSequencerRanks
4728:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SQR2     SQ9            LL_ADC_REG_GetSequencerRanks
4729:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SQR3     SQ10           LL_ADC_REG_GetSequencerRanks
4730:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SQR3     SQ11           LL_ADC_REG_GetSequencerRanks
4731:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SQR3     SQ12           LL_ADC_REG_GetSequencerRanks
4732:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SQR3     SQ13           LL_ADC_REG_GetSequencerRanks
4733:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SQR3     SQ14           LL_ADC_REG_GetSequencerRanks
4734:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SQR4     SQ15           LL_ADC_REG_GetSequencerRanks
4735:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SQR4     SQ16           LL_ADC_REG_GetSequencerRanks
4736:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
4737:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  Rank This parameter can be one of the following values:
4738:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_1
4739:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_2
4740:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_3
4741:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_4
4742:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_5
ARM GAS  /tmp/ccu598KY.s 			page 92


4743:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_6
4744:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_7
4745:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_8
4746:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_9
4747:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_10
4748:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_11
4749:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_12
4750:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_13
4751:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_14
4752:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_15
4753:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_16
4754:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Note: Specific case for ADC4, use literals LL_ADC_REG_RANK_x_ADC4
4755:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4756:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0           (3)
4757:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1           (3)
4758:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2           (3)
4759:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3           (3)
4760:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4           (3)
4761:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5           (3)
4762:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
4763:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
4764:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
4765:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
4766:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
4767:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
4768:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
4769:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
4770:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
4771:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
4772:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
4773:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
4774:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
4775:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_19
4776:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT
4777:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)
4778:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (1)
4779:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC4 (2)
4780:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC4 (2)
4781:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC4  (2)
4782:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT_ADC4        (2)
4783:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *
4784:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (1) On STM32U5, parameter available only on ADC instance: ADC1, ADC2.
4785:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (2) On STM32U5, parameter available only on ADC instance: ADC4.
4786:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (3) On STM32U5, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to
4787:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             Other channels are slow channels (conversion rate: refer to reference manual).
4788:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (1, 2) For ADC channel read back from ADC register,
4789:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                comparison with internal channel parameter to be done
4790:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
4791:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
4792:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerRanks(const ADC_TypeDef *ADCx, uint32_t Rank)
4793:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
4794:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   if (ADCx != ADC4) /* ADC1 or ADC2 */
4795:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
4796:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MA
4797:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                   >> ADC_SQRX_REGOFFSET_POS));
4798:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
4799:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     return (uint32_t)((READ_BIT(*preg,
ARM GAS  /tmp/ccu598KY.s 			page 93


4800:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                 ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_
4801:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                        >> (Rank & ADC_REG_RANK_ID_SQRX_MASK)) << ADC_CHANNEL_ID_NUMBER_BITOFFSET_PO
4802:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                      );
4803:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
4804:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   else
4805:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
4806:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     return (uint32_t)((READ_BIT(ADCx->CHSELR,
4807:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                 ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK))
4808:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                        >> (Rank & ADC_REG_RANK_ID_SQRX_MASK)
4809:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                       ) << (ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
4810:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                      );
4811:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
4812:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
4813:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
4814:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
4815:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Set ADC group regular sequencer scan direction.
4816:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, parameter relevant only is sequencer is set
4817:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         to mode not fully configurable,
4818:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
4819:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On some other STM32 families, this setting is not available and
4820:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         the default scan direction is forward.
4821:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
4822:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
4823:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
4824:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         on group regular.
4825:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CFGR1    SCANDIR        LL_ADC_REG_SetSequencerScanDirection
4826:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
4827:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ScanDirection This parameter can be one of the following values:
4828:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_DIR_FORWARD
4829:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_DIR_BACKWARD
4830:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
4831:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
4832:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetSequencerScanDirection(ADC_TypeDef *ADCx, uint32_t ScanDirection
4833:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
4834:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR1, ADC4_CFGR1_SCANDIR, ScanDirection);
4835:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
4836:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
4837:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
4838:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get ADC group regular sequencer scan direction.
4839:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, parameter relevant only is sequencer is set
4840:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         to mode not fully configurable,
4841:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
4842:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On some other STM32 families, this setting is not available and
4843:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         the default scan direction is forward.
4844:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CFGR1    SCANDIR        LL_ADC_REG_GetSequencerScanDirection
4845:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
4846:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4847:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_DIR_FORWARD
4848:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_DIR_BACKWARD
4849:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
4850:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerScanDirection(const ADC_TypeDef *ADCx)
4851:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
4852:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC4_CFGR1_SCANDIR));
4853:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
4854:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
4855:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
4856:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Set ADC group regular sequence: channel on rank corresponding to
ARM GAS  /tmp/ccu598KY.s 			page 94


4857:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         channel number.
4858:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   This function performs:
4859:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - Channels ordering into each rank of scan sequence:
4860:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           rank of each channel is fixed by channel HW number
4861:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           (channel 0 fixed on rank 0, channel 1 fixed on rank1, ...).
4862:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - Set channels selected by overwriting the current sequencer
4863:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           configuration.
4864:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, ADC group regular sequencer both modes
4865:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         "fully configurable" or "not fully configurable"
4866:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         are available, they can be chosen using
4867:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         function @ref LL_ADC_REG_SetSequencerConfigurable().
4868:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         This function can be used with setting "not fully configurable".
4869:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Refer to description of functions @ref LL_ADC_REG_SetSequencerConfigurable()
4870:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         and @ref LL_ADC_REG_SetSequencerLength().
4871:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Depending on devices and packages, some channels may not be available.
4872:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Refer to device datasheet for channels availability.
4873:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, to measure internal channels (VrefInt,
4874:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         TempSensor, ...), measurement paths to internal channels must be
4875:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         enabled separately.
4876:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         This can be done using function @ref LL_ADC_SetCommonPathInternalCh().
4877:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
4878:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
4879:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
4880:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         on group regular.
4881:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   One or several values can be selected.
4882:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Example: (LL_ADC_CHANNEL_4 | LL_ADC_CHANNEL_12 | ...)
4883:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CHSELR   CHSEL0         LL_ADC_REG_SetSequencerChannels
4884:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL1         LL_ADC_REG_SetSequencerChannels
4885:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL2         LL_ADC_REG_SetSequencerChannels
4886:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL3         LL_ADC_REG_SetSequencerChannels
4887:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL4         LL_ADC_REG_SetSequencerChannels
4888:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL5         LL_ADC_REG_SetSequencerChannels
4889:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL6         LL_ADC_REG_SetSequencerChannels
4890:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL7         LL_ADC_REG_SetSequencerChannels
4891:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL8         LL_ADC_REG_SetSequencerChannels
4892:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL9         LL_ADC_REG_SetSequencerChannels
4893:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL10        LL_ADC_REG_SetSequencerChannels
4894:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL11        LL_ADC_REG_SetSequencerChannels
4895:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL12        LL_ADC_REG_SetSequencerChannels
4896:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL13        LL_ADC_REG_SetSequencerChannels
4897:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL14        LL_ADC_REG_SetSequencerChannels
4898:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL15        LL_ADC_REG_SetSequencerChannels
4899:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL16        LL_ADC_REG_SetSequencerChannels
4900:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL17        LL_ADC_REG_SetSequencerChannels
4901:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL18        LL_ADC_REG_SetSequencerChannels
4902:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
4903:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  Channel This parameter can be a combination of the following values:
4904:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
4905:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1
4906:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2
4907:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3
4908:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4
4909:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5
4910:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
4911:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
4912:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
4913:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
ARM GAS  /tmp/ccu598KY.s 			page 95


4914:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
4915:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
4916:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
4917:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
4918:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
4919:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15         (1)
4920:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16         (1)
4921:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17         (1)
4922:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
4923:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT
4924:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR
4925:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT
4926:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *
4927:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (1) On STM32U5, parameter can be set in ADC group sequencer
4928:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             only if sequencer is set in mode "not fully configurable",
4929:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
4930:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
4931:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
4932:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetSequencerChannels(ADC_TypeDef *ADCx, uint32_t Channel)
4933:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
4934:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* Parameter "Channel" is used with masks because containing                */
4935:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* other bits reserved for other purpose.                                   */
4936:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   WRITE_REG(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
4937:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
4938:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
4939:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
4940:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Add channel to ADC group regular sequence: channel on rank corresponding to
4941:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         channel number.
4942:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   This function performs:
4943:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - Channels ordering into each rank of scan sequence:
4944:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           rank of each channel is fixed by channel HW number
4945:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           (channel 0 fixed on rank 0, channel 1 fixed on rank1, ...).
4946:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - Set channels selected by adding them to the current sequencer
4947:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           configuration.
4948:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, ADC group regular sequencer both modes
4949:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         "fully configurable" or "not fully configurable"
4950:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         are available, they can be chosen using
4951:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         function @ref LL_ADC_REG_SetSequencerConfigurable().
4952:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         This function can be used with setting "not fully configurable".
4953:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Refer to description of functions @ref LL_ADC_REG_SetSequencerConfigurable()
4954:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         and @ref LL_ADC_REG_SetSequencerLength().
4955:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Depending on devices and packages, some channels may not be available.
4956:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Refer to device datasheet for channels availability.
4957:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, to measure internal channels (VrefInt,
4958:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         TempSensor, ...), measurement paths to internal channels must be
4959:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         enabled separately.
4960:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         This can be done using function @ref LL_ADC_SetCommonPathInternalCh().
4961:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
4962:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
4963:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
4964:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         on group regular.
4965:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   One or several values can be selected.
4966:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Example: (LL_ADC_CHANNEL_4 | LL_ADC_CHANNEL_12 | ...)
4967:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CHSELR   CHSEL0         LL_ADC_REG_SetSequencerChAdd
4968:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL1         LL_ADC_REG_SetSequencerChAdd
4969:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL2         LL_ADC_REG_SetSequencerChAdd
4970:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL3         LL_ADC_REG_SetSequencerChAdd
ARM GAS  /tmp/ccu598KY.s 			page 96


4971:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL4         LL_ADC_REG_SetSequencerChAdd
4972:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL5         LL_ADC_REG_SetSequencerChAdd
4973:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL6         LL_ADC_REG_SetSequencerChAdd
4974:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL7         LL_ADC_REG_SetSequencerChAdd
4975:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL8         LL_ADC_REG_SetSequencerChAdd
4976:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL9         LL_ADC_REG_SetSequencerChAdd
4977:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL10        LL_ADC_REG_SetSequencerChAdd
4978:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL11        LL_ADC_REG_SetSequencerChAdd
4979:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL12        LL_ADC_REG_SetSequencerChAdd
4980:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL13        LL_ADC_REG_SetSequencerChAdd
4981:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL14        LL_ADC_REG_SetSequencerChAdd
4982:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL15        LL_ADC_REG_SetSequencerChAdd
4983:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL16        LL_ADC_REG_SetSequencerChAdd
4984:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL17        LL_ADC_REG_SetSequencerChAdd
4985:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL18        LL_ADC_REG_SetSequencerChAdd
4986:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
4987:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  Channel This parameter can be a combination of the following values:
4988:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
4989:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1
4990:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2
4991:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3
4992:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4
4993:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5
4994:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
4995:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
4996:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
4997:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
4998:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
4999:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
5000:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
5001:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
5002:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
5003:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15         (1)
5004:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16         (1)
5005:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17         (1)
5006:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
5007:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT
5008:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR
5009:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT
5010:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *
5011:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (1) On STM32U5, parameter can be set in ADC group sequencer
5012:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             only if sequencer is set in mode "not fully configurable",
5013:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
5014:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
5015:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
5016:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
5017:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
5018:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* Parameter "Channel" is used with masks because containing                */
5019:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* other bits reserved for other purpose.                                   */
5020:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   SET_BIT(ADCx->CHSELR, (1UL << ((__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & ADC_CHSELR_CHSEL) & 0x1
5021:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
5022:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
5023:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
5024:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Remove channel to ADC group regular sequence: channel on rank corresponding to
5025:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         channel number.
5026:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   This function performs:
5027:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - Channels ordering into each rank of scan sequence:
ARM GAS  /tmp/ccu598KY.s 			page 97


5028:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           rank of each channel is fixed by channel HW number
5029:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           (channel 0 fixed on rank 0, channel 1 fixed on rank1, ...).
5030:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - Set channels selected by removing them to the current sequencer
5031:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           configuration.
5032:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, ADC group regular sequencer both modes
5033:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         "fully configurable" or "not fully configurable"
5034:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         are available, they can be chosen using
5035:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         function @ref LL_ADC_REG_SetSequencerConfigurable().
5036:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         This function can be used with setting "not fully configurable".
5037:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Refer to description of functions @ref LL_ADC_REG_SetSequencerConfigurable()
5038:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         and @ref LL_ADC_REG_SetSequencerLength().
5039:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Depending on devices and packages, some channels may not be available.
5040:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Refer to device datasheet for channels availability.
5041:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, to measure internal channels (VrefInt,
5042:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         TempSensor, ...), measurement paths to internal channels must be
5043:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         enabled separately.
5044:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         This can be done using function @ref LL_ADC_SetCommonPathInternalCh().
5045:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
5046:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
5047:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
5048:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         on group regular.
5049:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   One or several values can be selected.
5050:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Example: (LL_ADC_CHANNEL_4 | LL_ADC_CHANNEL_12 | ...)
5051:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CHSELR   CHSEL0         LL_ADC_REG_SetSequencerChRem
5052:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL1         LL_ADC_REG_SetSequencerChRem
5053:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL2         LL_ADC_REG_SetSequencerChRem
5054:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL3         LL_ADC_REG_SetSequencerChRem
5055:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL4         LL_ADC_REG_SetSequencerChRem
5056:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL5         LL_ADC_REG_SetSequencerChRem
5057:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL6         LL_ADC_REG_SetSequencerChRem
5058:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL7         LL_ADC_REG_SetSequencerChRem
5059:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL8         LL_ADC_REG_SetSequencerChRem
5060:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL9         LL_ADC_REG_SetSequencerChRem
5061:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL10        LL_ADC_REG_SetSequencerChRem
5062:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL11        LL_ADC_REG_SetSequencerChRem
5063:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL12        LL_ADC_REG_SetSequencerChRem
5064:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL13        LL_ADC_REG_SetSequencerChRem
5065:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL14        LL_ADC_REG_SetSequencerChRem
5066:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL15        LL_ADC_REG_SetSequencerChRem
5067:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL16        LL_ADC_REG_SetSequencerChRem
5068:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL17        LL_ADC_REG_SetSequencerChRem
5069:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL18        LL_ADC_REG_SetSequencerChRem
5070:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
5071:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  Channel This parameter can be a combination of the following values:
5072:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
5073:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1
5074:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2
5075:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3
5076:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4
5077:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5
5078:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
5079:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
5080:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
5081:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
5082:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
5083:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
5084:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
ARM GAS  /tmp/ccu598KY.s 			page 98


5085:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
5086:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
5087:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15         (1)
5088:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16         (1)
5089:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17         (1)
5090:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
5091:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT
5092:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR
5093:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT
5094:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *
5095:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (1) On STM32U5, parameter can be set in ADC group sequencer
5096:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             only if sequencer is set in mode "not fully configurable",
5097:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
5098:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
5099:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
5100:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
5101:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
5102:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* Parameter "Channel" is used with masks because containing                */
5103:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* other bits reserved for other purpose.                                   */
5104:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   CLEAR_BIT(ADCx->CHSELR, (1UL << ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_
5105:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
5106:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
5107:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
5108:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get ADC group regular sequence: channel on rank corresponding to
5109:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         channel number.
5110:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   This function performs:
5111:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - Channels order reading into each rank of scan sequence:
5112:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           rank of each channel is fixed by channel HW number
5113:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           (channel 0 fixed on rank 0, channel 1 fixed on rank1, ...).
5114:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, ADC group regular sequencer both modes
5115:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         "fully configurable" or "not fully configurable"
5116:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         are available, they can be chosen using
5117:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         function @ref LL_ADC_REG_SetSequencerConfigurable().
5118:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         This function can be used with setting "not fully configurable".
5119:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Refer to description of functions @ref LL_ADC_REG_SetSequencerConfigurable()
5120:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         and @ref LL_ADC_REG_SetSequencerLength().
5121:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Depending on devices and packages, some channels may not be available.
5122:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Refer to device datasheet for channels availability.
5123:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, to measure internal channels (VrefInt,
5124:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         TempSensor, ...), measurement paths to internal channels must be
5125:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         enabled separately.
5126:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         This can be done using function @ref LL_ADC_SetCommonPathInternalCh().
5127:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
5128:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
5129:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
5130:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         on group regular.
5131:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   One or several values can be retrieved.
5132:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Example: (LL_ADC_CHANNEL_4 | LL_ADC_CHANNEL_12 | ...)
5133:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CHSELR   CHSEL0         LL_ADC_REG_GetSequencerChannels
5134:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL1         LL_ADC_REG_GetSequencerChannels
5135:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL2         LL_ADC_REG_GetSequencerChannels
5136:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL3         LL_ADC_REG_GetSequencerChannels
5137:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL4         LL_ADC_REG_GetSequencerChannels
5138:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL5         LL_ADC_REG_GetSequencerChannels
5139:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL6         LL_ADC_REG_GetSequencerChannels
5140:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL7         LL_ADC_REG_GetSequencerChannels
5141:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL8         LL_ADC_REG_GetSequencerChannels
ARM GAS  /tmp/ccu598KY.s 			page 99


5142:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL9         LL_ADC_REG_GetSequencerChannels
5143:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL10        LL_ADC_REG_GetSequencerChannels
5144:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL11        LL_ADC_REG_GetSequencerChannels
5145:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL12        LL_ADC_REG_GetSequencerChannels
5146:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL13        LL_ADC_REG_GetSequencerChannels
5147:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL14        LL_ADC_REG_GetSequencerChannels
5148:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL15        LL_ADC_REG_GetSequencerChannels
5149:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL16        LL_ADC_REG_GetSequencerChannels
5150:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL17        LL_ADC_REG_GetSequencerChannels
5151:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CHSELR   CHSEL18        LL_ADC_REG_GetSequencerChannels
5152:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
5153:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Returned value can be a combination of the following values:
5154:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
5155:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1
5156:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2
5157:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3
5158:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4
5159:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5
5160:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
5161:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
5162:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
5163:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
5164:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
5165:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
5166:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
5167:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
5168:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
5169:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15         (1)
5170:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16         (1)
5171:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17         (1)
5172:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
5173:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT
5174:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR
5175:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT
5176:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *
5177:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (1) On STM32U5, parameter can be set in ADC group sequencer
5178:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             only if sequencer is set in mode "not fully configurable",
5179:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
5180:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
5181:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerChannels(const ADC_TypeDef *ADCx)
5182:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
5183:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   uint32_t channels_bitfield = READ_BIT(ADCx->CHSELR, ADC_CHSELR_CHSEL);
5184:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
5185:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return ((((channels_bitfield & ADC_CHSELR_CHSEL0) >> ADC4_CHSELR_CHSEL0_BITOFFSET_POS) * LL_ADC_C
5186:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****           | (((channels_bitfield & ADC_CHSELR_CHSEL1) >> ADC4_CHSELR_CHSEL1_BITOFFSET_POS) * LL_ADC
5187:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****           | (((channels_bitfield & ADC_CHSELR_CHSEL2) >> ADC4_CHSELR_CHSEL2_BITOFFSET_POS) * LL_ADC
5188:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****           | (((channels_bitfield & ADC_CHSELR_CHSEL3) >> ADC4_CHSELR_CHSEL3_BITOFFSET_POS) * LL_ADC
5189:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****           | (((channels_bitfield & ADC_CHSELR_CHSEL4) >> ADC4_CHSELR_CHSEL4_BITOFFSET_POS) * LL_ADC
5190:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****           | (((channels_bitfield & ADC_CHSELR_CHSEL5) >> ADC4_CHSELR_CHSEL5_BITOFFSET_POS) * LL_ADC
5191:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****           | (((channels_bitfield & ADC_CHSELR_CHSEL6) >> ADC4_CHSELR_CHSEL6_BITOFFSET_POS) * LL_ADC
5192:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****           | (((channels_bitfield & ADC_CHSELR_CHSEL7) >> ADC4_CHSELR_CHSEL7_BITOFFSET_POS) * LL_ADC
5193:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****           | (((channels_bitfield & ADC_CHSELR_CHSEL8) >> ADC4_CHSELR_CHSEL8_BITOFFSET_POS) * LL_ADC
5194:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****           | (((channels_bitfield & ADC_CHSELR_CHSEL9) >> ADC4_CHSELR_CHSEL9_BITOFFSET_POS) * LL_ADC
5195:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****           | (((channels_bitfield & ADC_CHSELR_CHSEL10) >> ADC4_CHSELR_CHSEL10_BITOFFSET_POS) * LL_A
5196:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****           | (((channels_bitfield & ADC_CHSELR_CHSEL11) >> ADC4_CHSELR_CHSEL11_BITOFFSET_POS) * LL_A
5197:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****           | (((channels_bitfield & ADC_CHSELR_CHSEL12) >> ADC4_CHSELR_CHSEL12_BITOFFSET_POS) * LL_A
5198:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****           | (((channels_bitfield & ADC_CHSELR_CHSEL13) >> ADC4_CHSELR_CHSEL13_BITOFFSET_POS) * LL_A
ARM GAS  /tmp/ccu598KY.s 			page 100


5199:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****           | (((channels_bitfield & ADC_CHSELR_CHSEL14) >> ADC4_CHSELR_CHSEL14_BITOFFSET_POS) * LL_A
5200:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****           | (((channels_bitfield & ADC_CHSELR_CHSEL15) >> ADC4_CHSELR_CHSEL15_BITOFFSET_POS) * LL_A
5201:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****           | (((channels_bitfield & ADC_CHSELR_CHSEL16) >> ADC4_CHSELR_CHSEL16_BITOFFSET_POS) * LL_A
5202:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****           | (((channels_bitfield & ADC_CHSELR_CHSEL17) >> ADC4_CHSELR_CHSEL17_BITOFFSET_POS) * LL_A
5203:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****           | (((channels_bitfield & ADC_CHSELR_CHSEL18) >> ADC4_CHSELR_CHSEL18_BITOFFSET_POS) * LL_A
5204:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****           | (((channels_bitfield & ADC_CHSELR_CHSEL19) >> ADC4_CHSELR_CHSEL19_BITOFFSET_POS) * LL_A
5205:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****           | (((channels_bitfield & ADC_CHSELR_CHSEL20) >> ADC4_CHSELR_CHSEL20_BITOFFSET_POS) * LL_A
5206:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****           | (((channels_bitfield & ADC_CHSELR_CHSEL21) >> ADC4_CHSELR_CHSEL21_BITOFFSET_POS) * LL_A
5207:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****           | (((channels_bitfield & ADC_CHSELR_CHSEL22) >> ADC4_CHSELR_CHSEL22_BITOFFSET_POS) * LL_A
5208:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****           | (((channels_bitfield & ADC_CHSELR_CHSEL23) >> ADC4_CHSELR_CHSEL23_BITOFFSET_POS) * LL_A
5209:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
5210:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****          );
5211:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
5212:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
5213:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
5214:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Set ADC Channel Preselection to LL_ADC_CHANNEL_x, x = 0 to 19.
5215:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   This function set the the value for the channel preselection register
5216:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         corresponding to ADC channel to be selected.
5217:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Caution: This is not valid for ADC4.
5218:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance.
5219:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  Channel This parameter can be one of the following values:
5220:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
5221:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1
5222:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2
5223:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3
5224:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4
5225:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5
5226:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
5227:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
5228:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
5229:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
5230:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
5231:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
5232:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
5233:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
5234:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
5235:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
5236:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
5237:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
5238:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
5239:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_19
5240:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT
5241:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR
5242:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT
5243:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *
5244:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
5245:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
5246:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
5247:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
5248:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   __IO uint32_t channel_preselectione = READ_REG(ADCx->PCSEL);
5249:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   WRITE_REG(ADCx->PCSEL,
5250:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****             channel_preselectione | (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)Channel) & 0x
5251:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
5252:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
5253:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
5254:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get ADC Channel Preselection register value.
5255:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   This function set the the value for the channel preselection register
ARM GAS  /tmp/ccu598KY.s 			page 101


5256:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         corresponding to ADC channel to be selected.
5257:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Caution: This is not valid for ADC4.
5258:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance.
5259:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *
5260:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Returned decimal value that can correspend to one or multiple channels:
5261:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll PCSEL   PCSEL0         LL_ADC_CHANNEL_0
5262:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         PCSEL   PCSEL1         LL_ADC_CHANNEL_1
5263:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         PCSEL   PCSEL2         LL_ADC_CHANNEL_2
5264:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         PCSEL   PCSEL3         LL_ADC_CHANNEL_3
5265:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         PCSEL   PCSEL4         LL_ADC_CHANNEL_4
5266:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         PCSEL   PCSEL5         LL_ADC_CHANNEL_5
5267:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         PCSEL   PCSEL6         LL_ADC_CHANNEL_6
5268:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         PCSEL   PCSEL7         LL_ADC_CHANNEL_7
5269:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         PCSEL   PCSEL8         LL_ADC_CHANNEL_8
5270:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         PCSEL   PCSEL9         LL_ADC_CHANNEL_9
5271:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         PCSEL   PCSEL10        LL_ADC_CHANNEL_10
5272:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         PCSEL   PCSEL11        LL_ADC_CHANNEL_11
5273:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         PCSEL   PCSEL12        LL_ADC_CHANNEL_12
5274:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         PCSEL   PCSEL13        LL_ADC_CHANNEL_13
5275:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         PCSEL   PCSEL14        LL_ADC_CHANNEL_14
5276:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         PCSEL   PCSEL15        LL_ADC_CHANNEL_15
5277:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         PCSEL   PCSEL16        LL_ADC_CHANNEL_16
5278:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         PCSEL   PCSEL17        LL_ADC_CHANNEL_17
5279:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         PCSEL   PCSEL18        LL_ADC_CHANNEL_18
5280:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         PCSEL   PCSEL19        LL_ADC_CHANNEL_19
5281:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *
5282:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   User helper macro @ref __LL_ADC_DECIMAL_NB_TO_CHANNEL().
5283:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
5284:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetChannelPreselection(const ADC_TypeDef *ADCx)
5285:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
5286:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->PCSEL, ADC_PCSEL_PCSEL));
5287:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
5288:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
5289:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
5290:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Set ADC low power mode.
5291:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Description of ADC low power mode:
5292:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - ADC low power mode "auto power-off":
5293:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           the ADC automatically powers-off after a conversion and
5294:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           automatically wakes up when a new conversion is triggered
5295:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           (with startup time between trigger and start of sampling).
5296:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           This feature can be combined with low power mode "auto wait".
5297:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
5298:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
5299:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must be disabled.
5300:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll PWRR     AUTOFF         LL_ADC_SetLPModeAutoPowerOff
5301:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
5302:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  LowPowerMode This parameter can be one of the following values:
5303:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_LP_AUTOPOWEROFF_DISABLE
5304:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_LP_AUTOPOWEROFF_ENABLE
5305:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
5306:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
5307:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetLPModeAutoPowerOff(ADC_TypeDef *ADCx, uint32_t LowPowerMode)
5308:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
5309:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(ADCx->PWRR, ADC4_PWRR_AUTOFF, LowPowerMode);
5310:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
5311:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
5312:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
ARM GAS  /tmp/ccu598KY.s 			page 102


5313:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get ADC low power mode.
5314:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Description of ADC low power mode:
5315:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - ADC low power mode "auto power-off":
5316:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           the ADC automatically powers-off after a conversion and
5317:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           automatically wakes up when a new conversion is triggered
5318:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           (with startup time between trigger and start of sampling).
5319:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           This feature can be combined with low power mode "auto wait".
5320:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll PW     AUTOFF         LL_ADC_GetLPModeAutoPowerOff
5321:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
5322:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
5323:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_LP_AUTOPOWEROFF_DISABLE
5324:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_LP_AUTOPOWEROFF_ENABLE
5325:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
5326:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetLPModeAutoPowerOff(const ADC_TypeDef *ADCx)
5327:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
5328:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->PWRR, ADC4_PWRR_AUTOFF));
5329:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
5330:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
5331:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
5332:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Set ADC low power mode: deep power down in autonomous mode
5333:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
5334:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
5335:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must be disabled.
5336:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll PWRR     DPD            LL_ADC_SetLPModeAutonomousDPD
5337:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
5338:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  LowPowerMode This parameter can be one of the following values:
5339:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_LP_AUTONOMOUS_DPD_DISABLE
5340:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_LP_AUTONOMOUS_DPD_ENABLE
5341:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
5342:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
5343:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetLPModeAutonomousDPD(ADC_TypeDef *ADCx, uint32_t LowPowerMode)
5344:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
5345:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(ADCx->PWRR, ADC4_PWRR_DPD, LowPowerMode);
5346:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
5347:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
5348:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
5349:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get ADC low power mode: deep power down in autonomous mode
5350:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll PWRR     DPD            LL_ADC_GetLPModeAutonomousDPD
5351:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
5352:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
5353:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_LP_AUTONOMOUS_DPD_DISABLE
5354:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_LP_AUTONOMOUS_DPD_ENABLE
5355:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
5356:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetLPModeAutonomousDPD(const ADC_TypeDef *ADCx)
5357:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
5358:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->PWRR, ADC4_PWRR_DPD));
5359:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
5360:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
5361:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
5362:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Set ADC VREF protection when multiple ADCs are working simultaneously
5363:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note  In case of simultaneous sampling phase of ADC4 and ADC1/2,
5364:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC4 is put on hold during one or two ADC4 clock cycles to avoid noise on Vref+.
5365:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
5366:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must be disabled.
5367:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll PWRR     VREFPROT             LL_ADC_SetVrefProtection
5368:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         PWRR     VREFSECSMP           LL_ADC_SetVrefProtection
5369:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
ARM GAS  /tmp/ccu598KY.s 			page 103


5370:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  VrefProtection This parameter can be one of the following values:
5371:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_VREF_PROT_DISABLE
5372:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_VREF_PROT_FIRST_SAMP_ENABLE
5373:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_VREF_PROT_SECOND_SAMP_ENABLE
5374:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
5375:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
5376:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetVrefProtection(ADC_TypeDef *ADCx, uint32_t VrefProtection)
5377:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
5378:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(ADCx->PWRR, ADC4_PWRR_VREFPROT | ADC4_PWRR_VREFSECSMP, VrefProtection);
5379:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
5380:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
5381:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
5382:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  ADC VREF protection when multiple ADCs are working simultaneously
5383:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll PWRR     VREFPROT             LL_ADC_GetVrefProtection
5384:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         PWRR     VREFSECSMP           LL_ADC_GetVrefProtection
5385:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
5386:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
5387:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_VREF_PROT_DISABLE
5388:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_VREF_PROT_FIRST_SAMP_ENABLE
5389:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_VREF_PROT_SECOND_SAMP_ENABLE
5390:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
5391:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetVrefProtection(const ADC_TypeDef *ADCx)
5392:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
5393:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->PWRR, ADC4_PWRR_VREFPROT | ADC4_PWRR_VREFSECSMP));
5394:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
5395:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
5396:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
5397:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Set ADC continuous conversion mode on ADC group regular.
5398:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Description of ADC continuous conversion mode:
5399:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - single mode: one conversion per trigger
5400:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - continuous mode: after the first trigger, following
5401:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           conversions launched successively automatically.
5402:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   It is not possible to enable both ADC group regular
5403:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         continuous mode and sequencer discontinuous mode.
5404:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
5405:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
5406:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
5407:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         on group regular.
5408:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CFGR     CONT           LL_ADC_REG_SetContinuousMode
5409:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
5410:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  Continuous This parameter can be one of the following values:
5411:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_CONV_SINGLE
5412:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_CONV_CONTINUOUS
5413:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
5414:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
5415:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetContinuousMode(ADC_TypeDef *ADCx, uint32_t Continuous)
5416:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
5417:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_CONT, Continuous);
5418:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
5419:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
5420:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
5421:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get ADC continuous conversion mode on ADC group regular.
5422:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Description of ADC continuous conversion mode:
5423:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - single mode: one conversion per trigger
5424:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - continuous mode: after the first trigger, following
5425:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           conversions launched successively automatically.
5426:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CFGR     CONT           LL_ADC_REG_GetContinuousMode
ARM GAS  /tmp/ccu598KY.s 			page 104


5427:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
5428:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
5429:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_CONV_SINGLE
5430:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_CONV_CONTINUOUS
5431:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
5432:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetContinuousMode(const ADC_TypeDef *ADCx)
5433:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
5434:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_CONT));
5435:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
5436:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
5437:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
5438:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Set ADC data transfer mode
5439:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Conversion data can be either:
5440:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *            - Available in Data Register
5441:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *            - Transferred by DMA in one shot mode
5442:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *            - Transferred by DMA in circular mode
5443:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *            - Transferred to MDF data register
5444:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CFGR     DMNGT           LL_ADC_REG_SetDataTransferMode
5445:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
5446:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  DataTransferMode This parameter can be one of the following values:
5447:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DR_TRANSFER
5448:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
5449:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
5450:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_MDF_TRANSFER
5451:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
5452:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
5453:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
5454:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
5455:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_DMNGT, DataTransferMode);
5456:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
5457:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
5458:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
5459:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get ADC data transfer mode
5460:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Conversion data can be either:
5461:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *            - Available in Data Register
5462:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *            - Transferred by DMA in one shot mode
5463:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *            - Transferred by DMA in circular mode
5464:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *            - Transferred to DFSDM data register
5465:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CFGR     DMNGT           LL_ADC_REG_GetDataTransferMode
5466:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
5467:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
5468:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DR_TRANSFER
5469:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
5470:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
5471:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_MDF_TRANSFER
5472:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
5473:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetDataTransferMode(const ADC_TypeDef *ADCx)
5474:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
5475:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_DMNGT));
5476:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
5477:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
5478:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
5479:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Set ADC group regular conversion data transfer: no transfer or
5480:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         transfer by DMA, and DMA requests mode.
5481:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   If transfer by DMA selected, specifies the DMA requests
5482:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         mode:
5483:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - Limited mode (One shot mode): DMA transfer requests are stopped
ARM GAS  /tmp/ccu598KY.s 			page 105


5484:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           when number of DMA data transfers (number of
5485:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           ADC conversions) is reached.
5486:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode non-circular.
5487:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - Unlimited mode: DMA transfer requests are unlimited,
5488:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           whatever number of DMA data transfers (number of
5489:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           ADC conversions).
5490:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode circular.
5491:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   If ADC DMA requests mode is set to unlimited and DMA is set to
5492:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         mode non-circular:
5493:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         when DMA transfers size will be reached, DMA will stop transfers of
5494:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC conversions data ADC will raise an overrun error
5495:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *        (overrun flag and interruption if enabled).
5496:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   To configure DMA source address (peripheral address),
5497:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         use function @ref LL_ADC_DMA_GetRegAddr().
5498:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
5499:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
5500:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
5501:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         on group regular.
5502:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CFGR1    DMAEN          LL_ADC_REG_SetDMATransfer
5503:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CFGR1    DMACFG         LL_ADC_REG_SetDMATransfer
5504:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
5505:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  DMATransfer This parameter can be one of the following values:
5506:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
5507:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
5508:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
5509:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
5510:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
5511:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetDMATransfer(ADC_TypeDef *ADCx, uint32_t DMATransfer)
5512:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
5513:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR1, ADC4_CFGR1_DMAEN | ADC4_CFGR1_DMACFG, DMATransfer);
5514:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
5515:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
5516:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
5517:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get ADC group regular conversion data transfer: no transfer or
5518:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         transfer by DMA, and DMA requests mode.
5519:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   If transfer by DMA selected, specifies the DMA requests
5520:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         mode:
5521:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - Limited mode (One shot mode): DMA transfer requests are stopped
5522:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           when number of DMA data transfers (number of
5523:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           ADC conversions) is reached.
5524:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode non-circular.
5525:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - Unlimited mode: DMA transfer requests are unlimited,
5526:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           whatever number of DMA data transfers (number of
5527:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           ADC conversions).
5528:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode circular.
5529:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   If ADC DMA requests mode is set to unlimited and DMA is set to
5530:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         mode non-circular:
5531:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         when DMA transfers size will be reached, DMA will stop transfers of
5532:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC conversions data ADC will raise an overrun error
5533:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (overrun flag and interruption if enabled).
5534:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   To configure DMA source address (peripheral address),
5535:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         use function @ref LL_ADC_DMA_GetRegAddr().
5536:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CFGR1    DMAEN          LL_ADC_REG_GetDMATransfer
5537:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CFGR1    DMACFG         LL_ADC_REG_GetDMATransfer
5538:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
5539:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
5540:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
ARM GAS  /tmp/ccu598KY.s 			page 106


5541:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
5542:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
5543:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
5544:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(const ADC_TypeDef *ADCx)
5545:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
5546:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC4_CFGR1_DMAEN | ADC4_CFGR1_DMACFG));
5547:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
5548:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
5549:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
5550:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Set ADC group regular behavior in case of overrun:
5551:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         data preserved or overwritten.
5552:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Compatibility with devices without feature overrun:
5553:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         other devices without this feature have a behavior
5554:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         equivalent to data overwritten.
5555:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         The default setting of overrun is data preserved.
5556:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Therefore, for compatibility with all devices, parameter
5557:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         overrun should be set to data overwritten.
5558:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
5559:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
5560:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
5561:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         on group regular.
5562:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CFGR     OVRMOD         LL_ADC_REG_SetOverrun
5563:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
5564:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  Overrun This parameter can be one of the following values:
5565:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_OVR_DATA_PRESERVED
5566:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_OVR_DATA_OVERWRITTEN
5567:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
5568:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
5569:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetOverrun(ADC_TypeDef *ADCx, uint32_t Overrun)
5570:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
5571:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_OVRMOD, Overrun);
5572:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
5573:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
5574:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
5575:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get ADC group regular behavior in case of overrun:
5576:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         data preserved or overwritten.
5577:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CFGR     OVRMOD         LL_ADC_REG_GetOverrun
5578:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
5579:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
5580:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_OVR_DATA_PRESERVED
5581:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_OVR_DATA_OVERWRITTEN
5582:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
5583:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetOverrun(const ADC_TypeDef *ADCx)
5584:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
5585:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_OVRMOD));
5586:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
5587:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
5588:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
5589:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
5590:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
5591:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
5592:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_ADC_Group_Injected Configuration of ADC hierarchical scope: g
5593:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
5594:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
5595:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
5596:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
5597:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Set ADC group injected conversion trigger source:
ARM GAS  /tmp/ccu598KY.s 			page 107


5598:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         internal (SW start) or from external peripheral (timer event,
5599:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         external interrupt line).
5600:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting trigger source to external trigger
5601:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         also set trigger polarity to rising edge
5602:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (default setting for compatibility with some ADC on other
5603:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         STM32 families having this setting set by HW default value).
5604:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         In case of need to modify trigger edge, use
5605:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         function @ref LL_ADC_INJ_SetTriggerEdge().
5606:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Availability of parameters of trigger sources from timer
5607:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         depends on timers availability on the selected device.
5608:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
5609:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
5610:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must not be disabled. Can be enabled with or without conversion
5611:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         on going on either groups regular or injected.
5612:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll JSQR     JEXTSEL        LL_ADC_INJ_SetTriggerSource
5613:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         JSQR     JEXTEN         LL_ADC_INJ_SetTriggerSource
5614:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
5615:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  TriggerSource This parameter can be one of the following values:
5616:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_SOFTWARE
5617:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO
5618:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_CH4
5619:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_TRGO
5620:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_CH1
5621:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH4
5622:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_TRGO
5623:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_EXTI_LINE15
5624:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH4
5625:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2
5626:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_TRGO
5627:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2
5628:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH3
5629:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_TRGO
5630:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH1
5631:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM6_TRGO
5632:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM15_TRGO
5633:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_LPTIM1_CH2
5634:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_LPTIM2_CH2
5635:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_LPTIM3_CH1
5636:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
5637:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
5638:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetTriggerSource(ADC_TypeDef *ADCx, uint32_t TriggerSource)
5639:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
5640:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(ADCx->JSQR, ADC_JSQR_JEXTSEL | ADC_JSQR_JEXTEN, TriggerSource);
5641:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
5642:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
5643:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
5644:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get ADC group injected conversion trigger source:
5645:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         internal (SW start) or from external peripheral (timer event,
5646:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         external interrupt line).
5647:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   To determine whether group injected trigger source is
5648:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         internal (SW start) or external, without detail
5649:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         of which peripheral is selected as external trigger,
5650:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (equivalent to
5651:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         "if(LL_ADC_INJ_GetTriggerSource(ADC1) == LL_ADC_INJ_TRIG_SOFTWARE)")
5652:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         use function @ref LL_ADC_INJ_IsTriggerSourceSWStart.
5653:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Availability of parameters of trigger sources from timer
5654:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         depends on timers availability on the selected device.
ARM GAS  /tmp/ccu598KY.s 			page 108


5655:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll JSQR     JEXTSEL        LL_ADC_INJ_GetTriggerSource
5656:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         JSQR     JEXTEN         LL_ADC_INJ_GetTriggerSource
5657:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
5658:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
5659:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_SOFTWARE
5660:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO
5661:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_CH4
5662:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_TRGO
5663:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_CH1
5664:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH4
5665:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_TRGO
5666:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_EXTI_LINE15
5667:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH4
5668:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2
5669:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_TRGO
5670:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2
5671:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH3
5672:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_TRGO
5673:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH1
5674:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM6_TRGO
5675:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM15_TRGO
5676:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_LPTIM1_CH2
5677:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_LPTIM2_CH2
5678:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_LPTIM3_CH1
5679:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
5680:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_GetTriggerSource(const ADC_TypeDef *ADCx)
5681:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
5682:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   __IO uint32_t trigger_source = READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTSEL | ADC_JSQR_JEXTEN);
5683:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
5684:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* Value for shift of {0; 4; 8; 12} depending on value of bitfield          */
5685:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* corresponding to ADC_JSQR_JEXTEN {0; 1; 2; 3}.                           */
5686:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   uint32_t shift_jexten = ((trigger_source & ADC_JSQR_JEXTEN) >> (ADC_INJ_TRIG_EXTEN_BITOFFSET_POS 
5687:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
5688:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* Set bitfield corresponding to ADC_JSQR_JEXTEN and ADC_JSQR_JEXTSEL       */
5689:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* to match with triggers literals definition.                              */
5690:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return ((trigger_source
5691:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****            & (ADC_INJ_TRIG_SOURCE_MASK >> shift_jexten) & ADC_JSQR_JEXTSEL)
5692:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****           | ((ADC_INJ_TRIG_EDGE_MASK >> shift_jexten) & ADC_JSQR_JEXTEN)
5693:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****          );
5694:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
5695:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
5696:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
5697:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get ADC group injected conversion trigger source internal (SW start)
5698:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****             or external
5699:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   In case of group injected trigger source set to external trigger,
5700:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         to determine which peripheral is selected as external trigger,
5701:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         use function @ref LL_ADC_INJ_GetTriggerSource.
5702:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll JSQR     JEXTEN         LL_ADC_INJ_IsTriggerSourceSWStart
5703:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
5704:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Value "0" if trigger source external trigger
5705:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Value "1" if trigger source SW start.
5706:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
5707:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
5708:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
5709:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ?
5710:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
5711:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
ARM GAS  /tmp/ccu598KY.s 			page 109


5712:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
5713:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Set ADC group injected conversion trigger polarity.
5714:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Applicable only for trigger source set to external trigger.
5715:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
5716:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
5717:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must not be disabled. Can be enabled with or without conversion
5718:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         on going on either groups regular or injected.
5719:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll JSQR     JEXTEN         LL_ADC_INJ_SetTriggerEdge
5720:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
5721:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ExternalTriggerEdge This parameter can be one of the following values:
5722:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_RISING
5723:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_FALLING
5724:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_RISINGFALLING
5725:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
5726:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
5727:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetTriggerEdge(ADC_TypeDef *ADCx, uint32_t ExternalTriggerEdge)
5728:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
5729:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(ADCx->JSQR, ADC_JSQR_JEXTEN, ExternalTriggerEdge);
5730:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
5731:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
5732:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
5733:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get ADC group injected conversion trigger polarity.
5734:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Applicable only for trigger source set to external trigger.
5735:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll JSQR     JEXTEN         LL_ADC_INJ_GetTriggerEdge
5736:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
5737:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
5738:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_RISING
5739:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_FALLING
5740:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_RISINGFALLING
5741:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
5742:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_GetTriggerEdge(const ADC_TypeDef *ADCx)
5743:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
5744:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN));
5745:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
5746:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
5747:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
5748:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Set ADC group injected sequencer length and scan direction.
5749:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   This function performs configuration of:
5750:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - Sequence length: Number of ranks in the scan sequence.
5751:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - Sequence direction: Unless specified in parameters, sequencer
5752:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           scan direction is forward (from rank 1 to rank n).
5753:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Sequencer disabled is equivalent to sequencer of 1 rank:
5754:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC conversion on only 1 channel.
5755:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
5756:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
5757:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must not be disabled. Can be enabled with or without conversion
5758:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         on going on either groups regular or injected.
5759:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll JSQR     JL             LL_ADC_INJ_SetSequencerLength
5760:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
5761:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  SequencerNbRanks This parameter can be one of the following values:
5762:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_DISABLE
5763:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS
5764:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS
5765:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS
5766:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
5767:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
5768:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetSequencerLength(ADC_TypeDef *ADCx, uint32_t SequencerNbRanks)
ARM GAS  /tmp/ccu598KY.s 			page 110


5769:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
5770:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(ADCx->JSQR, ADC_JSQR_JL, SequencerNbRanks);
5771:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
5772:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
5773:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
5774:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get ADC group injected sequencer length and scan direction.
5775:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   This function retrieves:
5776:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - Sequence length: Number of ranks in the scan sequence.
5777:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - Sequence direction: Unless specified in parameters, sequencer
5778:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           scan direction is forward (from rank 1 to rank n).
5779:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Sequencer disabled is equivalent to sequencer of 1 rank:
5780:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC conversion on only 1 channel.
5781:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll JSQR     JL             LL_ADC_INJ_GetSequencerLength
5782:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
5783:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
5784:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_DISABLE
5785:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS
5786:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS
5787:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS
5788:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
5789:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_GetSequencerLength(const ADC_TypeDef *ADCx)
5790:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
5791:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->JSQR, ADC_JSQR_JL));
5792:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
5793:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
5794:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
5795:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Set ADC group injected sequencer discontinuous mode:
5796:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         sequence subdivided and scan conversions interrupted every selected
5797:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         number of ranks.
5798:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   It is not possible to enable both ADC group injected
5799:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         auto-injected mode and sequencer discontinuous mode.
5800:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CFGR     JDISCEN        LL_ADC_INJ_SetSequencerDiscont
5801:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
5802:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  SeqDiscont This parameter can be one of the following values:
5803:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_DISCONT_DISABLE
5804:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_DISCONT_1RANK
5805:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
5806:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
5807:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetSequencerDiscont(ADC_TypeDef *ADCx, uint32_t SeqDiscont)
5808:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
5809:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_JDISCEN, SeqDiscont);
5810:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
5811:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
5812:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
5813:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get ADC group injected sequencer discontinuous mode:
5814:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         sequence subdivided and scan conversions interrupted every selected
5815:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         number of ranks.
5816:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CFGR     JDISCEN        LL_ADC_INJ_GetSequencerDiscont
5817:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
5818:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
5819:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_DISCONT_DISABLE
5820:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_DISCONT_1RANK
5821:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
5822:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_GetSequencerDiscont(const ADC_TypeDef *ADCx)
5823:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
5824:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_JDISCEN));
5825:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
ARM GAS  /tmp/ccu598KY.s 			page 111


5826:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
5827:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
5828:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Set ADC group injected sequence: channel on the selected
5829:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         sequence rank.
5830:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Depending on devices and packages, some channels may not be available.
5831:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Refer to device datasheet for channels availability.
5832:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, to measure internal channels (VrefInt,
5833:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         TempSensor, ...), measurement paths to internal channels must be
5834:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         enabled separately.
5835:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         This can be done using function @ref LL_ADC_SetCommonPathInternalCh().
5836:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On STM32U5, some fast channels are available: fast analog inputs
5837:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         coming from GPIO pads (ADC_IN0..5).
5838:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
5839:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
5840:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must not be disabled. Can be enabled with or without conversion
5841:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         on going on either groups regular or injected.
5842:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll JSQR     JSQ1           LL_ADC_INJ_SetSequencerRanks
5843:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         JSQR     JSQ2           LL_ADC_INJ_SetSequencerRanks
5844:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         JSQR     JSQ3           LL_ADC_INJ_SetSequencerRanks
5845:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         JSQR     JSQ4           LL_ADC_INJ_SetSequencerRanks
5846:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
5847:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  Rank This parameter can be one of the following values:
5848:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_1
5849:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_2
5850:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_3
5851:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_4
5852:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  Channel This parameter can be one of the following values:
5853:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0           (3)
5854:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1           (3)
5855:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2           (3)
5856:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3           (3)
5857:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4           (3)
5858:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5           (3)
5859:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
5860:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
5861:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
5862:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
5863:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
5864:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
5865:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
5866:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
5867:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
5868:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
5869:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
5870:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
5871:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
5872:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_19
5873:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT
5874:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)
5875:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (1)
5876:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC4 (2)
5877:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC4 (2)
5878:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC4  (2)
5879:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT_ADC4        (2)
5880:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *
5881:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (1) On STM32U5, parameter available only on ADC instance: ADC1, ADC2.
5882:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (2) On STM32U5, parameter available only on ADC instance: ADC4.
ARM GAS  /tmp/ccu598KY.s 			page 112


5883:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (3) On STM32U5, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to
5884:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             Other channels are slow channels (conversion rate: refer to reference manual).
5885:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
5886:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
5887:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channe
5888:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
5889:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* Set bits with content of parameter "Channel" with bits position          */
5890:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* in register depending on parameter "Rank".                               */
5891:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* Parameters "Rank" and "Channel" are used with masks because containing   */
5892:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* other bits reserved for other purpose.                                   */
5893:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(ADCx->JSQR,
5894:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****              (ADC_CHANNEL_ID_NUMBER_MASK >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_INJ
5895:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****              ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)       
5896:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****              << (Rank & ADC_INJ_RANK_ID_JSQR_MASK));
5897:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
5898:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
5899:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
5900:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get ADC group injected sequence: channel on the selected
5901:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         sequence rank.
5902:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Depending on devices and packages, some channels may not be available.
5903:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Refer to device datasheet for channels availability.
5904:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Usage of the returned channel number:
5905:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - To reinject this channel into another function LL_ADC_xxx:
5906:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           the returned channel number is only partly formatted on definition
5907:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           of literals LL_ADC_CHANNEL_x. Therefore, it has to be compared
5908:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           with parts of literals LL_ADC_CHANNEL_x or using
5909:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           helper macro @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
5910:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           Then the selected literal LL_ADC_CHANNEL_x can be used
5911:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           as parameter for another function.
5912:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - To get the channel number in decimal format:
5913:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           process the returned value with the helper macro
5914:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
5915:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll JSQR     JSQ1           LL_ADC_INJ_GetSequencerRanks
5916:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         JSQR     JSQ2           LL_ADC_INJ_GetSequencerRanks
5917:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         JSQR     JSQ3           LL_ADC_INJ_GetSequencerRanks
5918:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         JSQR     JSQ4           LL_ADC_INJ_GetSequencerRanks
5919:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
5920:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  Rank This parameter can be one of the following values:
5921:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_1
5922:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_2
5923:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_3
5924:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_4
5925:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
5926:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0           (3)
5927:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1           (3)
5928:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2           (3)
5929:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3           (3)
5930:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4           (3)
5931:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5           (3)
5932:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
5933:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
5934:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
5935:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
5936:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
5937:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
5938:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
5939:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
ARM GAS  /tmp/ccu598KY.s 			page 113


5940:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
5941:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
5942:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
5943:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
5944:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
5945:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_19
5946:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT
5947:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)
5948:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (1)
5949:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC4 (2)
5950:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC4 (2)
5951:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC4  (2)
5952:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT_ADC4        (2)
5953:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *
5954:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (1) On STM32U5, parameter available only on ADC instance: ADC1, ADC2.
5955:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (2) On STM32U5, parameter available only on ADC instance: ADC4.
5956:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (3) On STM32U5, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to
5957:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             Other channels are slow channels (conversion rate: refer to reference manual).
5958:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (1, 2) For ADC channel read back from ADC register,
5959:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                comparison with internal channel parameter to be done
5960:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
5961:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
5962:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_GetSequencerRanks(const ADC_TypeDef *ADCx, uint32_t Rank)
5963:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
5964:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return (uint32_t)((READ_BIT(ADCx->JSQR,
5965:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                               (ADC_CHANNEL_ID_NUMBER_MASK >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)  
5966:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                               << (Rank & ADC_INJ_RANK_ID_JSQR_MASK))
5967:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                      >> (Rank & ADC_INJ_RANK_ID_JSQR_MASK)) << ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS
5968:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                    );
5969:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
5970:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
5971:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
5972:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Set ADC group injected conversion trigger:
5973:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         independent or from ADC group regular.
5974:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   This mode can be used to extend number of data registers
5975:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         updated after one ADC conversion trigger and with data
5976:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         permanently kept (not erased by successive conversions of scan of
5977:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC sequencer ranks), up to 5 data registers:
5978:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         1 data register on ADC group regular, 4 data registers
5979:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         on ADC group injected.
5980:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   If ADC group injected injected trigger source is set to an
5981:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         external trigger, this feature must be must be set to
5982:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         independent trigger.
5983:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC group injected automatic trigger is compliant only with
5984:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         group injected trigger source set to SW start, without any
5985:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         further action on  ADC group injected conversion start or stop:
5986:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         in this case, ADC group injected is controlled only
5987:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         from ADC group regular.
5988:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   It is not possible to enable both ADC group injected
5989:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         auto-injected mode and sequencer discontinuous mode.
5990:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
5991:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
5992:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
5993:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         on either groups regular or injected.
5994:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CFGR     JAUTO          LL_ADC_INJ_SetTrigAuto
5995:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
5996:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  TrigAuto This parameter can be one of the following values:
ARM GAS  /tmp/ccu598KY.s 			page 114


5997:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_INDEPENDENT
5998:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_FROM_GRP_REGULAR
5999:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
6000:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
6001:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetTrigAuto(ADC_TypeDef *ADCx, uint32_t TrigAuto)
6002:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
6003:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_JAUTO, TrigAuto);
6004:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
6005:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
6006:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
6007:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get ADC group injected conversion trigger:
6008:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         independent or from ADC group regular.
6009:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CFGR     JAUTO          LL_ADC_INJ_GetTrigAuto
6010:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
6011:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
6012:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_INDEPENDENT
6013:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_FROM_GRP_REGULAR
6014:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
6015:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_GetTrigAuto(const ADC_TypeDef *ADCx)
6016:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
6017:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_JAUTO));
6018:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
6019:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
6020:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
6021:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Set one context on ADC group injected that will be checked in
6022:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         contexts queue.
6023:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   A context is a setting of group injected sequencer:
6024:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - group injected trigger
6025:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - sequencer length
6026:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - sequencer ranks
6027:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         This function is intended to be used when contexts queue is enabled,
6028:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         because the sequence must be fully configured in one time
6029:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (functions to set separately injected trigger and sequencer channels
6030:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         cannot be used):
6031:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   In the contexts queue, only the active context can be read.
6032:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         The parameters of this function can be read using functions:
6033:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_GetTriggerSource()
6034:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_GetTriggerEdge()
6035:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_GetSequencerRanks()
6036:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, to measure internal channels (VrefInt,
6037:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         TempSensor, ...), measurement paths to internal channels must be
6038:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         enabled separately.
6039:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         This can be done using function @ref LL_ADC_SetCommonPathInternalCh().
6040:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On STM32U5, some fast channels are available: fast analog inputs
6041:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         coming from GPIO pads (ADC_IN0..5).
6042:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
6043:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
6044:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must not be disabled. Can be enabled with or without conversion
6045:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         on going on either groups regular or injected.
6046:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll JSQR     JEXTSEL        LL_ADC_INJ_ConfigQueueContext
6047:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         JSQR     JEXTEN         LL_ADC_INJ_ConfigQueueContext
6048:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         JSQR     JL             LL_ADC_INJ_ConfigQueueContext
6049:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         JSQR     JSQ1           LL_ADC_INJ_ConfigQueueContext
6050:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         JSQR     JSQ2           LL_ADC_INJ_ConfigQueueContext
6051:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         JSQR     JSQ3           LL_ADC_INJ_ConfigQueueContext
6052:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         JSQR     JSQ4           LL_ADC_INJ_ConfigQueueContext
6053:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
ARM GAS  /tmp/ccu598KY.s 			page 115


6054:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  TriggerSource This parameter can be one of the following values:
6055:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_SOFTWARE
6056:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO
6057:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_CH4
6058:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_TRGO
6059:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_CH1
6060:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH4
6061:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_TRGO
6062:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_EXTI_LINE15
6063:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH4
6064:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2
6065:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_TRGO
6066:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2
6067:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH3
6068:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_TRGO
6069:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH1
6070:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM6_TRGO
6071:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM15_TRGO
6072:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_LPTIM1_CH2
6073:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_LPTIM2_CH2
6074:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_LPTIM3_CH1
6075:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ExternalTriggerEdge This parameter can be one of the following values:
6076:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_RISING
6077:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_FALLING
6078:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_RISINGFALLING
6079:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *
6080:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Note: This parameter is discarded in case of SW start:
6081:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *               parameter "TriggerSource" set to "LL_ADC_INJ_TRIG_SOFTWARE".
6082:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  SequencerNbRanks This parameter can be one of the following values:
6083:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_DISABLE
6084:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS
6085:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS
6086:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS
6087:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  Rank1_Channel This parameter can be one of the following values:
6088:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0           (3)
6089:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1           (3)
6090:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2           (3)
6091:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3           (3)
6092:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4           (3)
6093:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5           (3)
6094:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
6095:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
6096:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
6097:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
6098:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
6099:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
6100:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
6101:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
6102:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
6103:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
6104:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
6105:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
6106:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
6107:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_19
6108:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT
6109:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)
6110:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (1)
ARM GAS  /tmp/ccu598KY.s 			page 116


6111:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC4 (2)
6112:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC4 (2)
6113:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *
6114:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (1) On STM32U5, parameter available only on ADC instance: ADC1, ADC2.
6115:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (2) On STM32U5, parameter available only on ADC instance: ADC4.
6116:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (3) On STM32U5, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to
6117:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             Other channels are slow channels (conversion rate: refer to reference manual).
6118:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  Rank2_Channel This parameter can be one of the following values:
6119:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0           (3)
6120:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1           (3)
6121:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2           (3)
6122:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3           (3)
6123:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4           (3)
6124:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5           (3)
6125:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
6126:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
6127:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
6128:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
6129:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
6130:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
6131:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
6132:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
6133:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
6134:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
6135:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
6136:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
6137:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
6138:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_19
6139:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT
6140:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)
6141:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (1)
6142:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC4 (2)
6143:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC4 (2)
6144:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC4  (2)
6145:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT_ADC4        (2)
6146:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *
6147:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (1) On STM32U5, parameter available only on ADC instance: ADC1, ADC2.
6148:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (2) On STM32U5, parameter available only on ADC instance: ADC4.
6149:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (3) On STM32U5, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to
6150:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             Other channels are slow channels (conversion rate: refer to reference manual).
6151:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  Rank3_Channel This parameter can be one of the following values:
6152:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0           (3)
6153:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1           (3)
6154:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2           (3)
6155:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3           (3)
6156:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4           (3)
6157:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5           (3)
6158:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
6159:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
6160:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
6161:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
6162:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
6163:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
6164:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
6165:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
6166:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
6167:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
ARM GAS  /tmp/ccu598KY.s 			page 117


6168:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
6169:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
6170:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
6171:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_19
6172:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT
6173:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)
6174:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (1)
6175:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC4 (2)
6176:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC4 (2)
6177:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC4  (2)
6178:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT_ADC4        (2)
6179:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *
6180:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (1) On STM32U5, parameter available only on ADC instance: ADC1, ADC2.
6181:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (2) On STM32U5, parameter available only on ADC instance: ADC4.
6182:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (3) On STM32U5, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to
6183:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             Other channels are slow channels (conversion rate: refer to reference manual).
6184:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  Rank4_Channel This parameter can be one of the following values:
6185:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0           (3)
6186:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1           (3)
6187:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2           (3)
6188:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3           (3)
6189:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4           (3)
6190:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5           (3)
6191:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
6192:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
6193:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
6194:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
6195:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
6196:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
6197:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
6198:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
6199:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
6200:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
6201:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
6202:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
6203:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
6204:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_19
6205:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT
6206:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)
6207:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (1)
6208:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC4 (2)
6209:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC4 (2)
6210:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC4  (2)
6211:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT_ADC4        (2)
6212:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *
6213:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (1) On STM32U5, parameter available only on ADC instance: ADC1, ADC2.
6214:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (2) On STM32U5, parameter available only on ADC instance: ADC4.
6215:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (3) On STM32U5, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to
6216:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             Other channels are slow channels (conversion rate: refer to reference manual).
6217:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
6218:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
6219:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_ConfigQueueContext(ADC_TypeDef *ADCx,
6220:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                    uint32_t TriggerSource,
6221:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                    uint32_t ExternalTriggerEdge,
6222:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                    uint32_t SequencerNbRanks,
6223:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                    uint32_t Rank1_Channel,
6224:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                    uint32_t Rank2_Channel,
ARM GAS  /tmp/ccu598KY.s 			page 118


6225:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                    uint32_t Rank3_Channel,
6226:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                    uint32_t Rank4_Channel)
6227:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
6228:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* Set bits with content of parameter "Rankx_Channel" with bits position    */
6229:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* in register depending on literal "LL_ADC_INJ_RANK_x".                    */
6230:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* Parameters "Rankx_Channel" and "LL_ADC_INJ_RANK_x" are used with masks   */
6231:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* because containing other bits reserved for other purpose.                */
6232:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* If parameter "TriggerSource" is set to SW start, then parameter          */
6233:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* "ExternalTriggerEdge" is discarded.                                      */
6234:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* "TriggerSource" is define dwith default edge (rising):                   */
6235:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* So we need to discard the default edge else the edge will not as expected*/
6236:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   uint32_t is_trigger_not_sw = (uint32_t)((TriggerSource != LL_ADC_INJ_TRIG_SOFTWARE) ? 1UL : 0UL);
6237:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(ADCx->JSQR,
6238:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****              ADC_JSQR_JEXTSEL |
6239:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****              ADC_JSQR_JEXTEN  |
6240:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****              ADC_JSQR_JSQ4    |
6241:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****              ADC_JSQR_JSQ3    |
6242:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****              ADC_JSQR_JSQ2    |
6243:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****              ADC_JSQR_JSQ1    |
6244:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****              ADC_JSQR_JL,
6245:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****              (TriggerSource & ADC_JSQR_JEXTSEL)       |
6246:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****              (ExternalTriggerEdge * (is_trigger_not_sw)) |
6247:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****              (((Rank4_Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
6248:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****               << (LL_ADC_INJ_RANK_4 & ADC_INJ_RANK_ID_JSQR_MASK)) |
6249:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****              (((Rank3_Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
6250:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****               << (LL_ADC_INJ_RANK_3 & ADC_INJ_RANK_ID_JSQR_MASK)) |
6251:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****              (((Rank2_Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
6252:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****               << (LL_ADC_INJ_RANK_2 & ADC_INJ_RANK_ID_JSQR_MASK)) |
6253:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****              (((Rank1_Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
6254:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****               << (LL_ADC_INJ_RANK_1 & ADC_INJ_RANK_ID_JSQR_MASK)) |
6255:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****              SequencerNbRanks
6256:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****             );
6257:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
6258:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
6259:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
6260:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
6261:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
6262:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
6263:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_Channels Configuration of ADC hierarchical scope: channels
6264:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
6265:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
6266:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
6267:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
6268:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Set sampling time of the selected ADC channel
6269:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Unit: ADC clock cycles.
6270:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this device, sampling time is on channel scope: independently
6271:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         of channel mapped on ADC group regular or injected.
6272:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   In case of internal channel (VrefInt, TempSensor, ...) to be
6273:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         converted:
6274:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         sampling time constraints must be respected (sampling time can be
6275:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         adjusted in function of ADC clock frequency and sampling time
6276:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         setting).
6277:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Refer to device datasheet for timings values (parameters TS_vrefint,
6278:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         TS_temp, ...).
6279:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Conversion time is the addition of sampling time and processing time.
6280:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         On this STM32 series, ADC processing time is:
6281:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - 12.5 ADC clock cycles at ADC resolution 12 bits
ARM GAS  /tmp/ccu598KY.s 			page 119


6282:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - 10.5 ADC clock cycles at ADC resolution 10 bits
6283:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - 8.5 ADC clock cycles at ADC resolution 8 bits
6284:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - 6.5 ADC clock cycles at ADC resolution 6 bits
6285:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   In case of ADC conversion of internal channel (VrefInt,
6286:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         temperature sensor, ...), a sampling time minimum value
6287:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         is required.
6288:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Refer to device datasheet.
6289:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
6290:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
6291:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
6292:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         on either groups regular or injected.
6293:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll SMPR1    SMP0           LL_ADC_SetChannelSamplingTime
6294:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SMPR1    SMP1           LL_ADC_SetChannelSamplingTime
6295:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SMPR1    SMP2           LL_ADC_SetChannelSamplingTime
6296:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SMPR1    SMP3           LL_ADC_SetChannelSamplingTime
6297:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SMPR1    SMP4           LL_ADC_SetChannelSamplingTime
6298:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SMPR1    SMP5           LL_ADC_SetChannelSamplingTime
6299:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SMPR1    SMP6           LL_ADC_SetChannelSamplingTime
6300:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SMPR1    SMP7           LL_ADC_SetChannelSamplingTime
6301:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SMPR1    SMP8           LL_ADC_SetChannelSamplingTime
6302:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SMPR1    SMP9           LL_ADC_SetChannelSamplingTime
6303:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SMPR2    SMP10          LL_ADC_SetChannelSamplingTime
6304:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SMPR2    SMP11          LL_ADC_SetChannelSamplingTime
6305:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SMPR2    SMP12          LL_ADC_SetChannelSamplingTime
6306:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SMPR2    SMP13          LL_ADC_SetChannelSamplingTime
6307:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SMPR2    SMP14          LL_ADC_SetChannelSamplingTime
6308:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SMPR2    SMP15          LL_ADC_SetChannelSamplingTime
6309:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SMPR2    SMP16          LL_ADC_SetChannelSamplingTime
6310:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SMPR2    SMP17          LL_ADC_SetChannelSamplingTime
6311:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SMPR2    SMP18          LL_ADC_SetChannelSamplingTime
6312:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
6313:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  Channel This parameter can be one of the following values:
6314:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0           (3)
6315:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1           (3)
6316:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2           (3)
6317:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3           (3)
6318:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4           (3)
6319:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5           (3)
6320:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
6321:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
6322:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
6323:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
6324:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
6325:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
6326:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
6327:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
6328:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
6329:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
6330:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
6331:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
6332:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
6333:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_19
6334:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT
6335:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)
6336:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (1)
6337:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC4 (2)
6338:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC4 (2)
ARM GAS  /tmp/ccu598KY.s 			page 120


6339:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC4  (2)
6340:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT_ADC4        (2)
6341:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *
6342:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (1) On STM32U5, parameter available only on ADC instance: ADC1, ADC2.
6343:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (2) On STM32U5, parameter available only on ADC instance: ADC4.
6344:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (3) On STM32U5, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to
6345:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             Other channels are slow channels (conversion rate: refer to reference manual).
6346:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  SamplingTime This parameter can be one of the following values, In case of ADC1 instanc
6347:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_5CYCLES   (1)
6348:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_6CYCLES   (1)
6349:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_12CYCLES  (1)
6350:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_20CYCLES  (1)
6351:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_36CYCLES  (1)
6352:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_68CYCLES  (1)
6353:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_391CYCLES (1)
6354:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_814CYCLES (1)
6355:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1  (2)
6356:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2  (2)
6357:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *
6358:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (1) On STM32U5, parameter available only on ADC instance: ADC1, ADC2.
6359:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (2) On STM32U5, parameter available only on ADC instance: ADC4.
6360:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
6361:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
6362:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t Sa
6363:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
6364:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   if (ADCx != ADC4) /* ADC1 or ADC2 */
6365:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
6366:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     /* Set bits with content of parameter "SamplingTime" with bits position     */
6367:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     /* in register and register position depending on parameter "Channel".      */
6368:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     /* Parameter "Channel" is used with masks because containing                */
6369:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     /* other bits reserved for other purpose.                                   */
6370:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     uint32_t shift_value = ((__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) - (10UL * ((Channel           
6371:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                  & ADC_CHANNEL_SMPR
6372:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                 >> ADC_SMPRX_REGOFF
6373:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET
6374:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                              >> ADC_SMPRX_REGOFFSET_POS));
6375:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
6376:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     MODIFY_REG(*preg, ADC_SMPR1_SMP0 << shift_value, SamplingTime   << shift_value);
6377:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
6378:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
6379:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   else
6380:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
6381:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     /* Parameter "Channel" is used with masks because containing                  */
6382:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     /* other bits reserved for other purpose. It needs to be converted to decimal */
6383:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     /* to select the bit position */
6384:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     MODIFY_REG(ADCx->SMPR1,
6385:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                ((Channel & ADC_CHANNEL_ID_BITFIELD_MASK) << ADC4_SMPR_SMPSEL0_BITOFFSET_POS),
6386:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                ((Channel & ADC_CHANNEL_ID_BITFIELD_MASK) << ADC4_SMPR_SMPSEL0_BITOFFSET_POS)
6387:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                & (SamplingTime & ADC4_SAMPLING_TIME_CH_MASK)
6388:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****               );
6389:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
6390:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
6391:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
6392:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
6393:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get sampling time of the selected ADC channel
6394:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Unit: ADC clock cycles.
6395:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this device, sampling time is on channel scope: independently
ARM GAS  /tmp/ccu598KY.s 			page 121


6396:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         of channel mapped on ADC group regular or injected.
6397:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Conversion time is the addition of sampling time and processing time.
6398:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         On this STM32 series, ADC processing time is:
6399:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - 12.5 ADC clock cycles at ADC resolution 12 bits
6400:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - 10.5 ADC clock cycles at ADC resolution 10 bits
6401:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - 8.5 ADC clock cycles at ADC resolution 8 bits
6402:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - 6.5 ADC clock cycles at ADC resolution 6 bits
6403:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll SMPR1    SMP0           LL_ADC_GetChannelSamplingTime
6404:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SMPR1    SMP1           LL_ADC_GetChannelSamplingTime
6405:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SMPR1    SMP2           LL_ADC_GetChannelSamplingTime
6406:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SMPR1    SMP3           LL_ADC_GetChannelSamplingTime
6407:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SMPR1    SMP4           LL_ADC_GetChannelSamplingTime
6408:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SMPR1    SMP5           LL_ADC_GetChannelSamplingTime
6409:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SMPR1    SMP6           LL_ADC_GetChannelSamplingTime
6410:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SMPR1    SMP7           LL_ADC_GetChannelSamplingTime
6411:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SMPR1    SMP8           LL_ADC_GetChannelSamplingTime
6412:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SMPR1    SMP9           LL_ADC_GetChannelSamplingTime
6413:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SMPR2    SMP10          LL_ADC_GetChannelSamplingTime
6414:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SMPR2    SMP11          LL_ADC_GetChannelSamplingTime
6415:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SMPR2    SMP12          LL_ADC_GetChannelSamplingTime
6416:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SMPR2    SMP13          LL_ADC_GetChannelSamplingTime
6417:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SMPR2    SMP14          LL_ADC_GetChannelSamplingTime
6418:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SMPR2    SMP15          LL_ADC_GetChannelSamplingTime
6419:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SMPR2    SMP16          LL_ADC_GetChannelSamplingTime
6420:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SMPR2    SMP17          LL_ADC_GetChannelSamplingTime
6421:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         SMPR2    SMP18          LL_ADC_GetChannelSamplingTime
6422:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
6423:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  Channel This parameter can be one of the following values:
6424:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0           (3)
6425:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1           (3)
6426:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2           (3)
6427:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3           (3)
6428:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4           (3)
6429:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5           (3)
6430:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
6431:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
6432:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
6433:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
6434:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
6435:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
6436:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
6437:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
6438:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
6439:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
6440:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
6441:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
6442:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
6443:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_19
6444:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT
6445:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)
6446:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (1)
6447:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC4 (2)
6448:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC4 (2)
6449:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC4  (2)
6450:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT_ADC4        (2)
6451:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *
6452:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (1) On STM32U5, parameter available only on ADC instance: ADC1, ADC2.
ARM GAS  /tmp/ccu598KY.s 			page 122


6453:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (2) On STM32U5, parameter available only on ADC instance: ADC4.
6454:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (3) On STM32U5, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to
6455:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             Other channels are slow channels (conversion rate: refer to reference manual).
6456:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval In case of ADC1 insatnace, Returned value can be one of the following values:
6457:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_5CYCLES   (1)
6458:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_6CYCLES   (1)
6459:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_12CYCLES  (1)
6460:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_20CYCLES  (1)
6461:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_36CYCLES  (1)
6462:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_68CYCLES  (1)
6463:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_391CYCLES (1)
6464:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_814CYCLES (1)
6465:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1  (2)
6466:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2  (2)
6467:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *
6468:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (1) On STM32U5, parameter available only on ADC instance: ADC1, ADC2.
6469:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (2) On STM32U5, parameter available only on ADC instance: ADC4.
6470:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
6471:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetChannelSamplingTime(const ADC_TypeDef *ADCx, uint32_t Channel)
6472:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
6473:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   if (ADCx != ADC4) /* (ADCx == ADC1) || (ADCx == ADC2) */
6474:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
6475:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     uint32_t shift_value = ((__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) - (10UL * ((Channel           
6476:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                  & ADC_CHANNEL_SMPR
6477:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                 >> ADC_SMPRX_REGOFF
6478:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REG
6479:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                    >> ADC_SMPRX_REGOFFSET_POS));
6480:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
6481:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     return (uint32_t)(READ_BIT(*preg, ADC_SMPR1_SMP0 << shift_value) >> shift_value);
6482:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
6483:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   else  /* ADCx == ADC4 */
6484:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
6485:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     uint32_t smpr = READ_REG(ADCx->SMPR1);
6486:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
6487:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     /* Retrieve sampling time bit corresponding to the selected channel            */
6488:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     /* and shift it to position 0.                                                 */
6489:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     uint32_t smp_channel_posbit0 = ((smpr & ADC4_SAMPLING_TIME_CH_MASK)
6490:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                     >> ((((Channel & ADC_CHANNEL_ID_NUMBER_MASK)        \
6491:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                           >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)       \
6492:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                          + ADC4_SMPR_SMPSEL0_BITOFFSET_POS)
6493:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                         & 0x1FUL));
6494:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
6495:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     /* Select sampling time bitfield depending on sampling time bit value 0 or 1.  */
6496:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     return ((~(smp_channel_posbit0) * LL_ADC_SAMPLINGTIME_COMMON_1)
6497:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****             | (smp_channel_posbit0 * LL_ADC_SAMPLINGTIME_COMMON_2));
6498:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
6499:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
6500:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
6501:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
6502:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Set mode single-ended or differential input of the selected
6503:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC channel.
6504:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Channel ending is on channel scope: independently of channel mapped
6505:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         on ADC group regular or injected.
6506:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         In differential mode: Differential measurement is carried out
6507:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         between the selected channel 'i' (positive input) and
6508:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         channel 'i+1' (negative input). Only channel 'i' has to be
6509:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         configured, channel 'i+1' is configured automatically.
ARM GAS  /tmp/ccu598KY.s 			page 123


6510:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Refer to Reference Manual to ensure the selected channel is
6511:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         available in differential mode.
6512:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         For example, internal channels (VrefInt, TempSensor, ...) are
6513:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         not available in differential mode.
6514:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   When configuring a channel 'i' in differential mode,
6515:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         the channel 'i+1' is not usable separately.
6516:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On STM32U5, some channels are internally fixed to single-ended inputs
6517:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         configuration:
6518:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - ADC1: Channels 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16 and 17
6519:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - ADC2: Channels 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16 and 17
6520:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - ADC4: None
6521:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   For ADC channels configured in differential mode, both inputs
6522:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         should be biased at (Vref+)/2 +/-200mV.
6523:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (Vref+ is the analog voltage reference)
6524:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
6525:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
6526:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must be ADC disabled.
6527:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   One or several values can be selected.
6528:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Example: (LL_ADC_CHANNEL_4 | LL_ADC_CHANNEL_12 | ...)
6529:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll DIFSEL   DIFSEL         LL_ADC_SetChannelSingleDiff
6530:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
6531:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  Channel This parameter can be one of the following values:
6532:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1
6533:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2
6534:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3
6535:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4
6536:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5
6537:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
6538:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
6539:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
6540:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
6541:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
6542:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
6543:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
6544:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
6545:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
6546:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_19
6547:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  SingleDiff This parameter can be a combination of the following values:
6548:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_SINGLE_ENDED
6549:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
6550:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
6551:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
6552:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t Sing
6553:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
6554:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* Bits of channels in single or differential mode are set only for         */
6555:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* differential mode (for single mode, mask of bits allowed to be set is    */
6556:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* shifted out of range of bits of channels in single or differential mode. */
6557:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(ADCx->DIFSEL,
6558:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
6559:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****              (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff           
6560:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                               & ADC_SINGLEDIFF_CHAN
6561:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
6562:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
6563:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
6564:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get mode single-ended or differential input of the selected
6565:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC channel.
6566:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   When configuring a channel 'i' in differential mode,
ARM GAS  /tmp/ccu598KY.s 			page 124


6567:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         the channel 'i+1' is not usable separately.
6568:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Therefore, to ensure a channel is configured in single-ended mode,
6569:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         the configuration of channel itself and the channel 'i-1' must be
6570:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         read back (to ensure that the selected channel channel has not been
6571:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         configured in differential mode by the previous channel).
6572:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Refer to Reference Manual to ensure the selected channel is
6573:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         available in differential mode.
6574:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         For example, internal channels (VrefInt, TempSensor, ...) are
6575:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         not available in differential mode.
6576:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   When configuring a channel 'i' in differential mode,
6577:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         the channel 'i+1' is not usable separately.
6578:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On STM32U5, some channels are internally fixed to single-ended inputs
6579:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         configuration:
6580:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - ADC1: Channels 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16 and 17
6581:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - ADC2: Channels 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16 and 17
6582:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - ADC4: None
6583:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   One or several values can be selected. In this case, the value
6584:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         returned is null if all channels are in single ended-mode.
6585:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Example: (LL_ADC_CHANNEL_4 | LL_ADC_CHANNEL_12 | ...)
6586:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll DIFSEL   DIFSEL         LL_ADC_GetChannelSingleDiff
6587:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
6588:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  Channel This parameter can be a combination of the following values:
6589:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1
6590:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2
6591:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3
6592:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4
6593:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5
6594:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
6595:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
6596:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
6597:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
6598:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
6599:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
6600:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
6601:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
6602:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
6603:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_19
6604:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval 0: channel in single-ended mode, else: channel in differential mode
6605:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
6606:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetChannelSingleDiff(const ADC_TypeDef *ADCx, uint32_t Channel)
6607:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
6608:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->DIFSEL, (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)));
6609:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
6610:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
6611:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
6612:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
6613:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
6614:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
6615:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_ADC_AnalogWatchdog Configuration of ADC transversal scope: an
6616:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
6617:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
6618:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
6619:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
6620:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Set ADC analog watchdog monitored channels:
6621:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         a single channel, multiple channels or all channels,
6622:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         on ADC groups regular and-or injected.
6623:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Once monitored channels are selected, analog watchdog
ARM GAS  /tmp/ccu598KY.s 			page 125


6624:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         is enabled.
6625:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   In case of need to define a single channel to monitor
6626:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         with analog watchdog from sequencer channel definition,
6627:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         use helper macro @ref __LL_ADC_ANALOGWD_CHANNEL_GROUP().
6628:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, there are 2 kinds of analog watchdog
6629:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         instance:
6630:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - AWD standard (instance AWD1):
6631:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           - channels monitored: can monitor 1 channel or all channels.
6632:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           - groups monitored: ADC groups regular and-or injected.
6633:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           - resolution: resolution is not limited (corresponds to
6634:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             ADC resolution configured).
6635:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - AWD flexible (instances AWD2, AWD3):
6636:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           - channels monitored: flexible on channels monitored, selection is
6637:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             channel wise, from from 1 to all channels.
6638:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             Specificity of this analog watchdog: Multiple channels can
6639:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             be selected. For example:
6640:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             (LL_ADC_AWD_CHANNEL4_REG_INJ | LL_ADC_AWD_CHANNEL5_REG_INJ | ...)
6641:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           - groups monitored: not selection possible (monitoring on both
6642:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             groups regular and injected).
6643:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             Channels selected are monitored on groups regular and injected:
6644:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG_INJ (do not use parameters
6645:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG and LL_ADC_AWD_CHANNELxx_INJ)
6646:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           - resolution: resolution is limited to 8 bits: if ADC resolution is
6647:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             12 bits the 4 LSB are ignored, if ADC resolution is 10 bits
6648:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             the 2 LSB are ignored.
6649:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
6650:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
6651:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
6652:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         on either groups regular or injected.
6653:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CFGR     AWD1CH         LL_ADC_SetAnalogWDMonitChannels
6654:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CFGR     AWD1SGL        LL_ADC_SetAnalogWDMonitChannels
6655:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CFGR     AWD1EN         LL_ADC_SetAnalogWDMonitChannels
6656:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CFGR     JAWD1EN        LL_ADC_SetAnalogWDMonitChannels
6657:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         AWD2CR   AWD2CH         LL_ADC_SetAnalogWDMonitChannels
6658:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         AWD3CR   AWD3CH         LL_ADC_SetAnalogWDMonitChannels
6659:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
6660:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  AWDy This parameter can be one of the following values:
6661:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD1
6662:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD2
6663:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD3
6664:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  AWDChannelGroup This parameter can be one of the following values:
6665:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_DISABLE
6666:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG        (0)
6667:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_INJ        (0)
6668:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG_INJ
6669:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG           (0)
6670:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_INJ           (0)
6671:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG_INJ
6672:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG           (0)
6673:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_INJ           (0)
6674:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG_INJ
6675:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG           (0)
6676:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_INJ           (0)
6677:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG_INJ
6678:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG           (0)
6679:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_INJ           (0)
6680:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG_INJ
ARM GAS  /tmp/ccu598KY.s 			page 126


6681:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG           (0)
6682:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_INJ           (0)
6683:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG_INJ
6684:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG           (0)
6685:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_INJ           (0)
6686:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG_INJ
6687:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG           (0)
6688:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_INJ           (0)
6689:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG_INJ
6690:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG           (0)
6691:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_INJ           (0)
6692:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG_INJ
6693:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG           (0)
6694:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_INJ           (0)
6695:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG_INJ
6696:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG           (0)
6697:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_INJ           (0)
6698:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG_INJ
6699:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG          (0)
6700:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_INJ          (0)
6701:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG_INJ
6702:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG          (0)
6703:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_INJ          (0)
6704:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG_INJ
6705:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG          (0)
6706:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_INJ          (0)
6707:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG_INJ
6708:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG          (0)
6709:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_INJ          (0)
6710:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG_INJ
6711:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG          (0)
6712:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_INJ          (0)
6713:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG_INJ
6714:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG          (0)
6715:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_INJ          (0)
6716:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG_INJ
6717:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG          (0)
6718:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_INJ          (0)
6719:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG_INJ
6720:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG          (0)
6721:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_INJ          (0)
6722:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG_INJ
6723:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG          (0)
6724:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_INJ          (0)
6725:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG_INJ
6726:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_19_REG          (0)
6727:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_19_INJ          (0)
6728:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_19_REG_INJ
6729:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VREFINT_REG          (0)(1)
6730:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VREFINT_INJ          (0)(1)
6731:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VREFINT_REG_INJ         (1)
6732:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_REG       (0)(1)
6733:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_INJ       (0)(1)
6734:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_REG_INJ      (1)
6735:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VBAT_REG             (0)(1)
6736:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VBAT_INJ             (0)(1)
6737:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VBAT_REG_INJ            (1)
ARM GAS  /tmp/ccu598KY.s 			page 127


6738:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH1_ADC4_REG     (0)(2)
6739:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH2_ADC4_REG     (0)(2)
6740:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *
6741:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (0) On STM32U5, parameter available only on analog watchdog number: AWD1.
6742:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (1) On STM32U5, parameter available only on ADC instance: ADC1, ADC2.
6743:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (2) On STM32U5, parameter available only on ADC instance: ADC4.
6744:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
6745:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
6746:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetAnalogWDMonitChannels(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWD
6747:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
6748:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* Set bits with content of parameter "AWDChannelGroup" with bits position  */
6749:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* in register and register position depending on parameter "AWDy".         */
6750:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* Parameters "AWDChannelGroup" and "AWDy" are used with masks because      */
6751:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* containing other bits reserved for other purpose.                        */
6752:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
6753:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   __IO uint32_t *preg;
6754:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   uint32_t channel_monitored;
6755:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
6756:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   if (AWDy == LL_ADC_AWD1)
6757:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
6758:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     /* Set pointer to register of selected analog watchdog */
6759:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR1, 0UL);
6760:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
6761:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     /* Compute channel monitored as number */
6762:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     channel_monitored = (AWDChannelGroup & ADC_AWD_CR1_CHANNEL_MASK);
6763:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
6764:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   else
6765:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
6766:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     /* Set pointer to register of selected analog watchdog */
6767:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     preg = __ADC_PTR_REG_OFFSET(ADCx->AWD2CR, ((AWDy & ADC_AWD_CR3_REGOFFSET)) >> (ADC_AWD_CRX_REGO
6768:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
6769:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     /* Compute channel monitored as bitfield */
6770:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     channel_monitored = (1UL << ((AWDChannelGroup & ADC_CHANNEL_ID_NUMBER_MASK)                    
6771:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                  >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS));
6772:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     /* Case of all channels monitored */
6773:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     channel_monitored |= ((1UL - ((AWDChannelGroup & ADC_CFGR1_AWD1SGL) >> ADC_CFGR1_AWD1SGL_Pos)) 
6774:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     /* Case of no channel monitored */
6775:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     channel_monitored *= ((((AWDChannelGroup & (ADC_CFGR1_JAWD1EN | ADC_CFGR1_AWD1EN)) == 0UL) ? 0U
6776:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
6777:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
6778:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(*preg, (AWDy & ADC_AWD_CR_ALL_CHANNEL_MASK), channel_monitored);
6779:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
6780:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
6781:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
6782:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get ADC analog watchdog monitored channel.
6783:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Usage of the returned channel number:
6784:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - To reinject this channel into another function LL_ADC_xxx:
6785:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           the returned channel number is only partly formatted on definition
6786:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           of literals LL_ADC_CHANNEL_x. Therefore, it has to be compared
6787:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           with parts of literals LL_ADC_CHANNEL_x or using
6788:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           helper macro @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
6789:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           Then the selected literal LL_ADC_CHANNEL_x can be used
6790:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           as parameter for another function.
6791:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - To get the channel number in decimal format:
6792:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           process the returned value with the helper macro
6793:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
6794:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           Applicable only when the analog watchdog is set to monitor
ARM GAS  /tmp/ccu598KY.s 			page 128


6795:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           one channel.
6796:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, there are 2 kinds of analog watchdog
6797:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         instance:
6798:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - AWD standard (instance AWD1):
6799:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           - channels monitored: can monitor 1 channel or all channels.
6800:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           - groups monitored: ADC groups regular and-or injected.
6801:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           - resolution: resolution is not limited (corresponds to
6802:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             ADC resolution configured).
6803:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - AWD flexible (instances AWD2, AWD3):
6804:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           - channels monitored: flexible on channels monitored, selection is
6805:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             channel wise, from from 1 to all channels.
6806:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             Specificity of this analog watchdog: Multiple channels can
6807:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             be selected. For example:
6808:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             (LL_ADC_AWD_CHANNEL4_REG_INJ | LL_ADC_AWD_CHANNEL5_REG_INJ | ...)
6809:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           - groups monitored: not selection possible (monitoring on both
6810:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             groups regular and injected).
6811:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             Channels selected are monitored on groups regular and injected:
6812:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG_INJ (do not use parameters
6813:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG and LL_ADC_AWD_CHANNELxx_INJ)
6814:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           - resolution: resolution is limited to 8 bits: if ADC resolution is
6815:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             12 bits the 4 LSB are ignored, if ADC resolution is 10 bits
6816:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             the 2 LSB are ignored.
6817:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
6818:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
6819:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
6820:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         on either groups regular or injected.
6821:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CFGR     AWD1CH         LL_ADC_GetAnalogWDMonitChannels
6822:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CFGR     AWD1SGL        LL_ADC_GetAnalogWDMonitChannels
6823:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CFGR     AWD1EN         LL_ADC_GetAnalogWDMonitChannels
6824:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CFGR     JAWD1EN        LL_ADC_GetAnalogWDMonitChannels
6825:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         AWD2CR   AWD2CH         LL_ADC_GetAnalogWDMonitChannels
6826:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         AWD3CR   AWD3CH         LL_ADC_GetAnalogWDMonitChannels
6827:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
6828:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  AWDy This parameter can be one of the following values:
6829:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD1
6830:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD2 (1)
6831:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD3 (1)
6832:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *
6833:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (1) On this AWD number, monitored channel can be retrieved
6834:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             if only 1 channel is programmed (or none or all channels).
6835:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             This function cannot retrieve monitored channel if
6836:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             multiple channels are programmed simultaneously
6837:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             by bitfield.
6838:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
6839:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_DISABLE
6840:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG        (0)
6841:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_INJ        (0)
6842:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG_INJ
6843:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG           (0)
6844:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_INJ           (0)
6845:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG_INJ
6846:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG           (0)
6847:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_INJ           (0)
6848:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG_INJ
6849:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG           (0)
6850:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_INJ           (0)
6851:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG_INJ
ARM GAS  /tmp/ccu598KY.s 			page 129


6852:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG           (0)
6853:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_INJ           (0)
6854:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG_INJ
6855:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG           (0)
6856:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_INJ           (0)
6857:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG_INJ
6858:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG           (0)
6859:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_INJ           (0)
6860:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG_INJ
6861:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG           (0)
6862:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_INJ           (0)
6863:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG_INJ
6864:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG           (0)
6865:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_INJ           (0)
6866:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG_INJ
6867:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG           (0)
6868:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_INJ           (0)
6869:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG_INJ
6870:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG           (0)
6871:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_INJ           (0)
6872:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG_INJ
6873:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG          (0)
6874:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_INJ          (0)
6875:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG_INJ
6876:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG          (0)
6877:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_INJ          (0)
6878:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG_INJ
6879:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG          (0)
6880:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_INJ          (0)
6881:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG_INJ
6882:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG          (0)
6883:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_INJ          (0)
6884:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG_INJ
6885:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG          (0)
6886:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_INJ          (0)
6887:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG_INJ
6888:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG          (0)
6889:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_INJ          (0)
6890:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG_INJ
6891:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG          (0)
6892:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_INJ          (0)
6893:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG_INJ
6894:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG          (0)
6895:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_INJ          (0)
6896:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG_INJ
6897:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG          (0)
6898:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_INJ          (0)
6899:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG_INJ
6900:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_19_REG          (0)
6901:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_19_INJ          (0)
6902:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_19_REG_INJ
6903:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *
6904:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (0) On STM32U5, parameter available only on analog watchdog number: AWD1.
6905:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
6906:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetAnalogWDMonitChannels(const ADC_TypeDef *ADCx, uint32_t AWDy)
6907:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
6908:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   const __IO uint32_t *preg;
ARM GAS  /tmp/ccu598KY.s 			page 130


6909:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
6910:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   if (AWDy == LL_ADC_AWD1)
6911:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
6912:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     /* Set pointer to register of selected analog watchdog */
6913:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR1, 0UL);
6914:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
6915:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   else
6916:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
6917:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     /* Set pointer to register of selected analog watchdog */
6918:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     preg = __ADC_PTR_REG_OFFSET(ADCx->AWD2CR, ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK))                
6919:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                 >> (ADC_AWD_CRX_REGOFFSET_POS + 1UL));
6920:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
6921:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
6922:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   uint32_t analog_wd_monit_channels = (READ_BIT(*preg, AWDy) & AWDy & ADC_AWD_CR_ALL_CHANNEL_MASK);
6923:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
6924:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* If "analog_wd_monit_channels" == 0, then the selected AWD is disabled       */
6925:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* (parameter value LL_ADC_AWD_DISABLE).                                    */
6926:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* Else, the selected AWD is enabled and is monitoring a group of channels  */
6927:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* or a single channel.                                                     */
6928:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   if (analog_wd_monit_channels != 0UL)
6929:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
6930:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     if (AWDy == LL_ADC_AWD1)
6931:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     {
6932:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****       if ((analog_wd_monit_channels & ADC_CFGR1_AWD1SGL) == 0UL)
6933:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****       {
6934:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****         /* AWD monitoring a group of channels */
6935:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****         analog_wd_monit_channels = ((analog_wd_monit_channels | (0x000FFFFFUL)) & (~(ADC_CFGR1_AWD1
6936:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****       }
6937:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****       else
6938:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****       {
6939:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****         /* AWD monitoring a single channel */
6940:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****         analog_wd_monit_channels = analog_wd_monit_channels;
6941:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****       }
6942:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     }
6943:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     else
6944:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     {
6945:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****       if (ADCx != ADC4)
6946:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****       {
6947:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****         if ((analog_wd_monit_channels & 0x000FFFFFUL) == 0x000FFFFFUL)
6948:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****         {
6949:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****           /* AWD monitoring a group of channels */
6950:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****           analog_wd_monit_channels = (0x000FFFFFUL | ((ADC_CFGR1_JAWD1EN | ADC_CFGR1_AWD1EN)));
6951:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****         }
6952:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****         else
6953:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****         {
6954:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****           /* AWD monitoring a single channel */
6955:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****           /* AWD monitoring a group of channels */
6956:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****           analog_wd_monit_channels = ((ADC_CFGR1_JAWD1EN | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL)
6957:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                       | (__LL_ADC_CHANNEL_TO_DECIMAL_NB(analog_wd_monit_channels) \
6958:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                          << ADC_CFGR1_AWD1CH_Pos));
6959:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****         }
6960:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****       }
6961:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****       else
6962:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****       {
6963:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****         if ((analog_wd_monit_channels & ADC_AWD_CR23_CHANNEL_MASK) == ADC_AWD_CR23_CHANNEL_MASK)
6964:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****         {
6965:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****           /* AWD monitoring a group of channels */
ARM GAS  /tmp/ccu598KY.s 			page 131


6966:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****           analog_wd_monit_channels = (0x000FFFFFUL | (ADC_CFGR1_AWD1EN));
6967:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****         }
6968:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****         else
6969:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****         {
6970:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****           /* AWD monitoring a single channel */
6971:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****           /* AWD monitoring a group of channels */
6972:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****           analog_wd_monit_channels = ((ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL)
6973:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                       | (__LL_ADC_CHANNEL_TO_DECIMAL_NB(analog_wd_monit_channels) \
6974:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                          << ADC_CFGR1_AWD1CH_Pos));
6975:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****         }
6976:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****       }
6977:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     }
6978:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
6979:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
6980:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return analog_wd_monit_channels;
6981:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
6982:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
6983:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
6984:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Set ADC analog watchdog threshold value of threshold
6985:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         high or low.
6986:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   In case of ADC resolution different of 12 bits,
6987:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         analog watchdog thresholds data require a specific shift.
6988:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Use helper macro @ref __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION().
6989:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, there are 2 kinds of analog watchdog
6990:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         instance:
6991:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - AWD standard (instance AWD1):
6992:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           - channels monitored: can monitor 1 channel or all channels.
6993:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           - groups monitored: ADC groups regular and-or injected.
6994:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           - resolution: resolution is not limited (corresponds to
6995:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             ADC resolution configured).
6996:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - AWD flexible (instances AWD2, AWD3):
6997:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           - channels monitored: flexible on channels monitored, selection is
6998:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             channel wise, from from 1 to all channels.
6999:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             Specificity of this analog watchdog: Multiple channels can
7000:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             be selected. For example:
7001:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             (LL_ADC_AWD_CHANNEL4_REG_INJ | LL_ADC_AWD_CHANNEL5_REG_INJ | ...)
7002:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           - groups monitored: not selection possible (monitoring on both
7003:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             groups regular and injected).
7004:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             Channels selected are monitored on groups regular and injected:
7005:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG_INJ (do not use parameters
7006:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG and LL_ADC_AWD_CHANNELxx_INJ)
7007:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           - resolution: resolution is limited to 8 bits: if ADC resolution is
7008:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             12 bits the 4 LSB are ignored, if ADC resolution is 10 bits
7009:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             the 2 LSB are ignored.
7010:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   If ADC oversampling is enabled, ADC analog watchdog thresholds are
7011:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         impacted: the comparison of analog watchdog thresholds is done
7012:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         on oversampling intermediate computation (after ratio, before shift
7013:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         application): intermediate register bitfield [32:7]
7014:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (26 most significant bits).
7015:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
7016:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
7017:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
7018:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         on either ADC groups regular or injected.
7019:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll TR1      HT1            LL_ADC_SetAnalogWDThresholds
7020:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         TR2      HT2            LL_ADC_SetAnalogWDThresholds
7021:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         TR3      HT3            LL_ADC_SetAnalogWDThresholds
7022:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         TR1      LT1            LL_ADC_SetAnalogWDThresholds
ARM GAS  /tmp/ccu598KY.s 			page 132


7023:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         TR2      LT2            LL_ADC_SetAnalogWDThresholds
7024:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         TR3      LT3            LL_ADC_SetAnalogWDThresholds
7025:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
7026:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  AWDy This parameter can be one of the following values:
7027:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD1
7028:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD2
7029:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD3
7030:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  AWDThresholdsHighLow This parameter can be one of the following values:
7031:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_THRESHOLD_HIGH
7032:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_THRESHOLD_LOW
7033:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  AWDThresholdValue Value between Min_Data=0x000 and Max_Data=0xFFF
7034:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
7035:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
7036:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDThr
7037:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                   uint32_t AWDThresholdValue)
7038:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
7039:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   __IO uint32_t *preg;
7040:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* Set bits with content of parameter "AWDThresholdValue" with bits         */
7041:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* position in register and register position depending on parameters       */
7042:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* "AWDThresholdsHighLow" and "AWDy".                                       */
7043:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* Parameters "AWDy" and "AWDThresholdValue" are used with masks because    */
7044:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* containing other bits reserved for other purpose.                        */
7045:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   if (ADCx != ADC4) /* ADCx == ADC1 or ADCx == ADC2 */
7046:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
7047:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     if (AWDy == LL_ADC_AWD1)
7048:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     {
7049:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****       preg = __ADC_PTR_REG_OFFSET(ADCx->LTR1, (AWDThresholdsHighLow));
7050:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     }
7051:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     else
7052:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     {
7053:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****       preg = __ADC_PTR_REG_OFFSET(ADCx->LTR1, (((AWDy & ADC_AWD_TRX_REGOFFSET_MASK)                
7054:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                 >> ADC_AWD_TRX_REGOFFSET_POS) * 2UL)
7055:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                   + (AWDThresholdsHighLow));
7056:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     }
7057:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
7058:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     MODIFY_REG(*preg, ADC_LTR_LT, AWDThresholdValue);
7059:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
7060:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   else /* ADCx == ADC4 */
7061:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
7062:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     if (AWDy == LL_ADC_AWD1)
7063:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     {
7064:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****       preg = __ADC_PTR_REG_OFFSET(ADCx->AWD1TR, 0UL);
7065:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     }
7066:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     else
7067:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     {
7068:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****       preg = __ADC_PTR_REG_OFFSET(ADCx->AWD1TR, (((AWDy & ADC_AWD_TRX_REGOFFSET_MASK)) >> (ADC_AWD_
7069:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                   + ((ADC_AWD_CR3_REGOFFSET & AWDy) >> (ADC_AWD_CRX_REGOFFSET_POS +
7070:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     }
7071:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
7072:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     MODIFY_REG(*preg,
7073:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                ADC_AWD1TR_LT1 << (AWDThresholdsHighLow * ADC_AWD1TR_HT1_Pos),
7074:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                AWDThresholdValue << (((AWDThresholdsHighLow << ADC_AWD1TR_HT1_Pos) & ADC_AWD_TRX_BI
7075:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                      >> ADC_AWD_TRX_BIT_HIGH_SHIFT4));
7076:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
7077:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
7078:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
7079:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
ARM GAS  /tmp/ccu598KY.s 			page 133


7080:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
7081:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get ADC analog watchdog threshold value of threshold high,
7082:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         threshold low or raw data with ADC thresholds high and low
7083:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         concatenated.
7084:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   In case of ADC resolution different of 12 bits,
7085:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         analog watchdog thresholds data require a specific shift.
7086:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Use helper macro @ref __LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION().
7087:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll TR1      HT1            LL_ADC_GetAnalogWDThresholds
7088:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         TR2      HT2            LL_ADC_GetAnalogWDThresholds
7089:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         TR3      HT3            LL_ADC_GetAnalogWDThresholds
7090:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         TR1      LT1            LL_ADC_GetAnalogWDThresholds
7091:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         TR2      LT2            LL_ADC_GetAnalogWDThresholds
7092:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         TR3      LT3            LL_ADC_GetAnalogWDThresholds
7093:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
7094:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  AWDy This parameter can be one of the following values:
7095:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD1
7096:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD2
7097:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD3
7098:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  AWDThresholdsHighLow This parameter can be one of the following values:
7099:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_THRESHOLD_HIGH
7100:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_THRESHOLD_LOW
7101:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval In case of ADC1 instance, Value between Min_Data=0x000 and Max_Data=0x1FFFFFF
7102:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval In case of ADC1 instance, Value between Min_Data=0x000 and Max_Data=0xFFF
7103:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
7104:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetAnalogWDThresholds(const ADC_TypeDef *ADCx, uint32_t AWDy,
7105:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                       uint32_t AWDThresholdsHighLow)
7106:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
7107:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   const __IO uint32_t *preg;
7108:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   if (ADCx != ADC4) /* ADCx == ADC1 or ADCx == ADC2 */
7109:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
7110:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     if (AWDy == LL_ADC_AWD1)
7111:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     {
7112:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****       preg = __ADC_PTR_REG_OFFSET(ADCx->LTR1, (AWDThresholdsHighLow));
7113:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     }
7114:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     else
7115:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     {
7116:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****       preg = __ADC_PTR_REG_OFFSET(ADCx->LTR1, (((AWDy & ADC_AWD_TRX_REGOFFSET_MASK) >> ADC_AWD_TRX_
7117:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                   + (AWDThresholdsHighLow));
7118:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     }
7119:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
7120:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     return (uint32_t)(READ_BIT(*preg, ADC_LTR_LT));
7121:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
7122:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   else /* ADCx == ADC4 */
7123:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
7124:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     if (AWDy == LL_ADC_AWD1)
7125:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     {
7126:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****       preg = __ADC_PTR_REG_OFFSET(ADCx->AWD1TR, 0UL);
7127:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
7128:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     }
7129:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     else
7130:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     {
7131:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****       preg = __ADC_PTR_REG_OFFSET(ADCx->AWD1TR, (((AWDy & ADC_AWD_TRX_REGOFFSET_MASK)) >> (ADC_AWD_
7132:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                   + ((ADC_AWD_CR3_REGOFFSET & AWDy) >> (ADC_AWD_CRX_REGOFFSET_POS +
7133:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     }
7134:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
7135:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     return (uint32_t)(READ_BIT(*preg,
7136:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                (ADC_AWD1TR_LT1 << (AWDThresholdsHighLow * ADC_AWD1TR_HT1_Pos)))
ARM GAS  /tmp/ccu598KY.s 			page 134


7137:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                       >> (((AWDThresholdsHighLow << ADC_AWD1TR_HT1_Pos) & ADC_AWD_TRX_BIT_HIGH_MASK
7138:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                           >> ADC_AWD_TRX_BIT_HIGH_SHIFT4)
7139:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                      );
7140:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
7141:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
7142:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
7143:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
7144:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Set ADC analog watchdog thresholds value of both thresholds
7145:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         high and low.
7146:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   If value of only one threshold high or low must be set,
7147:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         use function @ref LL_ADC_SetAnalogWDThresholds().
7148:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   In case of ADC resolution different of 12 bits,
7149:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         analog watchdog thresholds data require a specific shift.
7150:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Use helper macro @ref __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION().
7151:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, there are 2 kinds of analog watchdog
7152:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         instance:
7153:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - AWD standard (instance AWD1):
7154:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           - channels monitored: can monitor 1 channel or all channels.
7155:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           - groups monitored: ADC group regular.
7156:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           - resolution: resolution is not limited (corresponds to
7157:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             ADC resolution configured).
7158:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - AWD flexible (instances AWD2, AWD3):
7159:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           - channels monitored: flexible on channels monitored, selection is
7160:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             channel wise, from from 1 to all channels.
7161:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             Specificity of this analog watchdog: Multiple channels can
7162:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             be selected. For example:
7163:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             (LL_ADC_AWD_CHANNEL4_REG_INJ | LL_ADC_AWD_CHANNEL5_REG_INJ | ...)
7164:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           - groups monitored: not selection possible (monitoring on both
7165:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             groups regular and injected).
7166:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             Channels selected are monitored on groups regular and injected:
7167:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG_INJ (do not use parameters
7168:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG and LL_ADC_AWD_CHANNELxx_INJ)
7169:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           - resolution: resolution is not limited (corresponds to
7170:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *             ADC resolution configured).
7171:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   If ADC oversampling is enabled, ADC analog watchdog thresholds are
7172:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         impacted: the comparison of analog watchdog thresholds is done on
7173:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         oversampling final computation (after ratio and shift application):
7174:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC data register bitfield [15:4] (12 most significant bits).
7175:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Examples:
7176:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - Oversampling ratio and shift selected to have ADC conversion data
7177:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           on 12 bits (ratio 16 and shift 4, or ratio 32 and shift 5, ...):
7178:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           ADC analog watchdog thresholds must be divided by 16.
7179:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - Oversampling ratio and shift selected to have ADC conversion data
7180:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           on 14 bits (ratio 16 and shift 2, or ratio 32 and shift 3, ...):
7181:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           ADC analog watchdog thresholds must be divided by 4.
7182:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - Oversampling ratio and shift selected to have ADC conversion data
7183:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           on 16 bits (ratio 16 and shift none, or ratio 32 and shift 1, ...):
7184:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           ADC analog watchdog thresholds match directly to ADC data register.
7185:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
7186:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
7187:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
7188:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         on group regular.
7189:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll TR1      HT1            LL_ADC_ConfigAnalogWDThresholds
7190:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         TR2      HT2            LL_ADC_ConfigAnalogWDThresholds
7191:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         TR3      HT3            LL_ADC_ConfigAnalogWDThresholds
7192:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         TR1      LT1            LL_ADC_ConfigAnalogWDThresholds
7193:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         TR2      LT2            LL_ADC_ConfigAnalogWDThresholds
ARM GAS  /tmp/ccu598KY.s 			page 135


7194:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         TR3      LT3            LL_ADC_ConfigAnalogWDThresholds
7195:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
7196:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  AWDy This parameter can be one of the following values:
7197:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD1
7198:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD2
7199:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD3
7200:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  AWDThresholdHighValue Value between Min_Data=0x000 and Max_Data=0xFFF
7201:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  AWDThresholdLowValue Value between Min_Data=0x000 and Max_Data=0xFFF
7202:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
7203:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
7204:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_ConfigAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWD
7205:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                      uint32_t AWDThresholdLowValue)
7206:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
7207:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   __IO uint32_t *preg;
7208:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   __IO uint32_t *preg2;
7209:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* Set bits with content of parameter "AWDThresholdxxxValue" with bits      */
7210:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* position in register and register position depending on parameter        */
7211:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* "AWDy".                                                                  */
7212:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* Parameters "AWDy" and "AWDThresholdxxxValue" are used with masks because */
7213:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* containing other bits reserved for other purpose.                        */
7214:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   if (ADCx != ADC4) /* ADC1 or ADC2 */
7215:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
7216:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     if (AWDy == LL_ADC_AWD1)
7217:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     {
7218:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****       preg = __ADC_PTR_REG_OFFSET(ADCx->LTR1, (LL_ADC_AWD_THRESHOLD_LOW));
7219:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****       preg2 = __ADC_PTR_REG_OFFSET(ADCx->LTR1, (LL_ADC_AWD_THRESHOLD_HIGH));
7220:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     }
7221:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     else
7222:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     {
7223:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****       preg = __ADC_PTR_REG_OFFSET(ADCx->LTR1, (((AWDy & ADC_AWD_TRX_REGOFFSET_MASK)                
7224:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                 >> (ADC_AWD_TRX_REGOFFSET_POS - 1UL)))
7225:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                   + (LL_ADC_AWD_THRESHOLD_LOW));
7226:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****       preg2 = __ADC_PTR_REG_OFFSET(ADCx->LTR1, (((AWDy & ADC_AWD_TRX_REGOFFSET_MASK)               
7227:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                  >> (ADC_AWD_TRX_REGOFFSET_POS - 1UL)))
7228:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                    + (LL_ADC_AWD_THRESHOLD_HIGH));
7229:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     }
7230:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
7231:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     MODIFY_REG(*preg, ADC_LTR_LT, AWDThresholdLowValue);
7232:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     MODIFY_REG(*preg2, ADC_HTR_HT, AWDThresholdHighValue);
7233:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
7234:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   else
7235:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
7236:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     if (AWDy == LL_ADC_AWD1)
7237:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     {
7238:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****       preg = __ADC_PTR_REG_OFFSET(ADCx->AWD1TR, 0UL);
7239:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     }
7240:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     else
7241:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     {
7242:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****       preg = __ADC_PTR_REG_OFFSET(ADCx->AWD1TR, (((AWDy & ADC_AWD_TRX_REGOFFSET_MASK)) >> (ADC_AWD_
7243:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                   + ((ADC_AWD_CR3_REGOFFSET & AWDy) >> (ADC_AWD_CRX_REGOFFSET_POS +
7244:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     }
7245:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
7246:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     MODIFY_REG(*preg,
7247:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                ADC_AWD1TR_HT1 | ADC_AWD1TR_LT1,
7248:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                (AWDThresholdHighValue << ADC_TR1_HT1_BITOFFSET_POS) | AWDThresholdLowValue);
7249:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
7250:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
ARM GAS  /tmp/ccu598KY.s 			page 136


7251:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
7252:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
7253:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Set ADC analog watchdog filtering configuration
7254:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
7255:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
7256:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
7257:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         on either groups regular or injected.
7258:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *  @note  On this STM32 series, this feature is only available on first
7259:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         analog watchdog (AWD1)
7260:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll TR1      AWDFILT        LL_ADC_SetAWDFilteringConfiguration
7261:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
7262:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  AWDy This parameter can be one of the following values:
7263:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD1
7264:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  FilteringConfig This parameter can be one of the following values:
7265:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_NONE
7266:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_2SAMPLES
7267:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_3SAMPLES
7268:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_4SAMPLES
7269:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_5SAMPLES
7270:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_6SAMPLES
7271:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_7SAMPLES
7272:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_8SAMPLES
7273:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
7274:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
7275:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetAWDFilteringConfiguration(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t
7276:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
7277:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* Prevent unused argument(s) compilation warning */
7278:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   (void)(AWDy);
7279:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(ADCx->HTR1, ADC_HTR_AWDFILT, FilteringConfig);
7280:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
7281:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
7282:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
7283:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get ADC analog watchdog filtering configuration
7284:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *  @note  On this STM32 series, this feature is only available on first
7285:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         analog watchdog (AWD1)
7286:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll TR1      AWDFILT        LL_ADC_GetAWDFilteringConfiguration
7287:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
7288:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  AWDy This parameter can be one of the following values:
7289:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD1
7290:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Returned value can be:
7291:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_NONE
7292:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_2SAMPLES
7293:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_3SAMPLES
7294:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_4SAMPLES
7295:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_5SAMPLES
7296:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_6SAMPLES
7297:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_7SAMPLES
7298:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_8SAMPLES
7299:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
7300:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetAWDFilteringConfiguration(const ADC_TypeDef *ADCx, uint32_t AWDy
7301:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
7302:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* Prevent unused argument(s) compilation warning */
7303:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   (void)(AWDy);
7304:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->HTR1, ADC_HTR_AWDFILT));
7305:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
7306:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
7307:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
ARM GAS  /tmp/ccu598KY.s 			page 137


7308:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
7309:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
7310:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
7311:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_ADC_oversampling Configuration of ADC transversal scope: over
7312:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
7313:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
7314:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
7315:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
7316:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Set ADC oversampling scope: ADC groups regular and-or injected
7317:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (availability of ADC group injected depends on STM32 families).
7318:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   If both groups regular and injected are selected,
7319:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         specify behavior of ADC group injected interrupting
7320:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         group regular: when ADC group injected is triggered,
7321:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         the oversampling on ADC group regular is either
7322:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         temporary stopped and continued, or resumed from start
7323:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (oversampler buffer reset).
7324:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
7325:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
7326:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
7327:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         on either groups regular or injected.
7328:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CFGR2    ROVSE          LL_ADC_SetOverSamplingScope
7329:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CFGR2    JOVSE          LL_ADC_SetOverSamplingScope
7330:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CFGR2    ROVSM          LL_ADC_SetOverSamplingScope
7331:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
7332:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  OvsScope This parameter can be one of the following values:
7333:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_DISABLE
7334:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_REGULAR_CONTINUED
7335:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_REGULAR_RESUMED
7336:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_INJECTED
7337:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_INJ_REG_RESUMED
7338:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
7339:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
7340:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetOverSamplingScope(ADC_TypeDef *ADCx, uint32_t OvsScope)
7341:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
7342:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   if (ADCx != ADC4)
7343:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
7344:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_ROVSE | ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSM, OvsScope);
7345:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
7346:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   else
7347:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
7348:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_ROVSE, OvsScope);
7349:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
7350:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
7351:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
7352:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
7353:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get ADC oversampling scope: ADC groups regular and-or injected
7354:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (availability of ADC group injected depends on STM32 families).
7355:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   If both groups regular and injected are selected,
7356:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         specify behavior of ADC group injected interrupting
7357:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         group regular: when ADC group injected is triggered,
7358:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         the oversampling on ADC group regular is either
7359:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         temporary stopped and continued, or resumed from start
7360:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (oversampler buffer reset).
7361:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CFGR2    ROVSE          LL_ADC_GetOverSamplingScope
7362:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CFGR2    JOVSE          LL_ADC_GetOverSamplingScope
7363:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CFGR2    ROVSM          LL_ADC_GetOverSamplingScope
7364:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
ARM GAS  /tmp/ccu598KY.s 			page 138


7365:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
7366:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_DISABLE
7367:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_REGULAR_CONTINUED
7368:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_REGULAR_RESUMED
7369:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_INJECTED
7370:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_INJ_REG_RESUMED
7371:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
7372:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOverSamplingScope(const ADC_TypeDef *ADCx)
7373:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
7374:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   if (ADCx != ADC4)
7375:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
7376:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_ROVSE | ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSM));
7377:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
7378:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   else
7379:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
7380:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_ROVSE));
7381:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
7382:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
7383:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
7384:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
7385:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Set ADC oversampling discontinuous mode (triggered mode)
7386:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         on the selected ADC group.
7387:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Number of oversampled conversions are done either in:
7388:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - continuous mode (all conversions of oversampling ratio
7389:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           are done from 1 trigger)
7390:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - discontinuous mode (each conversion of oversampling ratio
7391:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           needs a trigger)
7392:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
7393:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
7394:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
7395:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         on group regular.
7396:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, oversampling discontinuous mode
7397:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (triggered mode) can be used only when oversampling is
7398:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         set on group regular only and in resumed mode.
7399:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CFGR2    TROVS          LL_ADC_SetOverSamplingDiscont
7400:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
7401:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  OverSamplingDiscont This parameter can be one of the following values:
7402:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_REG_CONT
7403:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_REG_DISCONT
7404:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
7405:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
7406:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetOverSamplingDiscont(ADC_TypeDef *ADCx, uint32_t OverSamplingDiscont)
7407:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
7408:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_TROVS, OverSamplingDiscont);
7409:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
7410:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
7411:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
7412:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get ADC oversampling discontinuous mode (triggered mode)
7413:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         on the selected ADC group.
7414:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Number of oversampled conversions are done either in:
7415:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - continuous mode (all conversions of oversampling ratio
7416:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           are done from 1 trigger)
7417:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - discontinuous mode (each conversion of oversampling ratio
7418:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           needs a trigger)
7419:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CFGR2    TROVS          LL_ADC_GetOverSamplingDiscont
7420:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
7421:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
ARM GAS  /tmp/ccu598KY.s 			page 139


7422:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_REG_CONT
7423:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_REG_DISCONT
7424:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
7425:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOverSamplingDiscont(const ADC_TypeDef *ADCx)
7426:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
7427:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_TROVS));
7428:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
7429:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
7430:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
7431:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Set ADC oversampling
7432:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (impacting both ADC groups regular and injected)
7433:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   This function set the 2 items of oversampling configuration:
7434:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - ratio
7435:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - shift
7436:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
7437:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
7438:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
7439:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         on either groups regular or injected.
7440:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CFGR2    OVSS           LL_ADC_ConfigOverSamplingRatioShift
7441:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CFGR2    OVSR           LL_ADC_ConfigOverSamplingRatioShift
7442:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
7443:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  Ratio For ADC instance ADC1, ADC2: This parameter can be in the range from 1 to 1024.
7444:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *               For ADC instance ADC4: This parameter can be one of the following values:
7445:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_2
7446:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_4
7447:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_8
7448:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_16
7449:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_32
7450:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_64
7451:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_128
7452:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_256
7453:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  Shift This parameter can be one of the following values:
7454:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_NONE
7455:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_1
7456:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_2
7457:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_3
7458:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_4
7459:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_5
7460:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_6
7461:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_7
7462:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_8
7463:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_9  (1)
7464:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_10 (1)
7465:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_11 (1)
7466:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *
7467:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *        (1): Only for ADC1 instance.
7468:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
7469:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
7470:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_ConfigOverSamplingRatioShift(ADC_TypeDef *ADCx, uint32_t Ratio, uint32_
7471:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
7472:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   if (ADCx != ADC4)
7473:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
7474:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_OVSS | ADC_CFGR2_OVSR), (Shift | (((Ratio - 1UL) << ADC_CFGR
7475:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
7476:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   else /* ADCx == ADC4 */
7477:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
7478:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_OVSS | ADC4_CFGR2_OVSR),
ARM GAS  /tmp/ccu598KY.s 			page 140


7479:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                (Shift | (Ratio & ~ADC4_OVERSAMPLING_RATIO_PARAMETER_MASK)));
7480:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
7481:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
7482:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
7483:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
7484:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief Get ADC oversampling ratio
7485:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * (impacting both ADC groups regular and injected)
7486:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CFGR2 OVSR LL_ADC_GetOverSamplingRatio
7487:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param ADCx ADC instance
7488:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Ratio This parameter can be a value from 1 to 1024 in the case of ADC1/2,
7489:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         In the case of ADC4 can be one of the following values:
7490:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_2
7491:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_4
7492:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_8
7493:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_16
7494:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_32
7495:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_64
7496:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_128
7497:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_256
7498:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
7499:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOverSamplingRatio(const ADC_TypeDef *ADCx)
7500:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
7501:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   if (ADCx != ADC4)
7502:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
7503:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     return (((uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_OVSR)) + (1UL << ADC_CFGR2_OVSR_Pos)) >> AD
7504:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
7505:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   else /* ADCx == ADC4 */
7506:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
7507:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC4_CFGR2_OVSR) | ADC4_OVERSAMPLING_RATIO_PARAMETER);
7508:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
7509:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
7510:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
7511:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
7512:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get ADC oversampling shift
7513:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *        (impacting both ADC groups regular and injected)
7514:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CFGR2    OVSS           LL_ADC_GetOverSamplingShift
7515:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
7516:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Shift This parameter can be one of the following values:
7517:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_NONE
7518:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_1
7519:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_2
7520:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_3
7521:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_4
7522:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_5
7523:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_6
7524:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_7
7525:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_8
7526:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_9   (1)
7527:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_10  (1)
7528:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_11  (1)
7529:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *
7530:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *        (1): Only for ADC1 instance.
7531:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
7532:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOverSamplingShift(const ADC_TypeDef *ADCx)
7533:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
7534:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_OVSS));
7535:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
ARM GAS  /tmp/ccu598KY.s 			page 141


7536:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
7537:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
7538:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
7539:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Set ADC multimode configuration to operate in independent mode
7540:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         or multimode (for devices with several ADC instances).
7541:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   If multimode configuration: the selected ADC instance is
7542:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         either master or slave depending on hardware.
7543:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Refer to reference manual.
7544:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
7545:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
7546:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         All ADC instances of the ADC common group must be disabled.
7547:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         This check can be done with function @ref LL_ADC_IsEnabled() for each
7548:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC instance or by using helper macro
7549:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @ref __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE().
7550:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CCR      DUAL           LL_ADC_SetMultimode
7551:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
7552:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
7553:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  Multimode This parameter can be one of the following values:
7554:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_INDEPENDENT
7555:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIMULT
7556:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_INTERL
7557:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_INJ_SIMULT
7558:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_INJ_ALTERN
7559:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
7560:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
7561:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
7562:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
7563:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
7564:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetMultimode(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t Multimode)
7565:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
7566:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_DUAL, Multimode);
7567:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
7568:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
7569:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
7570:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get ADC multimode configuration to operate in independent mode
7571:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         or multimode (for devices with several ADC instances).
7572:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   If multimode configuration: the selected ADC instance is
7573:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         either master or slave depending on hardware.
7574:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Refer to reference manual.
7575:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CCR      DUAL           LL_ADC_GetMultimode
7576:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
7577:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
7578:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
7579:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_INDEPENDENT
7580:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIMULT
7581:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_INTERL
7582:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_INJ_SIMULT
7583:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_INJ_ALTERN
7584:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
7585:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
7586:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
7587:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
7588:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
7589:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
7590:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
7591:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
7592:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
ARM GAS  /tmp/ccu598KY.s 			page 142


7593:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
7594:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Set ADC multimode conversion data transfer: no transfer
7595:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         or transfer by DMA.
7596:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   If ADC multimode transfer by DMA is not selected:
7597:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         each ADC uses its own DMA channel, with its individual
7598:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         DMA transfer settings.
7599:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         If ADC multimode transfer by DMA is selected:
7600:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         One DMA channel is used for both ADC (DMA of ADC master)
7601:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Specifies the DMA requests mode:
7602:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - Limited mode (One shot mode): DMA transfer requests are stopped
7603:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           when number of DMA data transfers (number of
7604:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           ADC conversions) is reached.
7605:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode non-circular.
7606:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - Unlimited mode: DMA transfer requests are unlimited,
7607:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           whatever number of DMA data transfers (number of
7608:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           ADC conversions).
7609:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode circular.
7610:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   If ADC DMA requests mode is set to unlimited and DMA is set to
7611:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         mode non-circular:
7612:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         when DMA transfers size will be reached, DMA will stop transfers of
7613:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC conversions data ADC will raise an overrun error
7614:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (overrun flag and interruption if enabled).
7615:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   How to retrieve multimode conversion data:
7616:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Whatever multimode transfer by DMA setting: using function
7617:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @ref LL_ADC_REG_ReadMultiConversionData32().
7618:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         If ADC multimode transfer by DMA is selected: conversion data
7619:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         is a raw data with ADC master and slave concatenated.
7620:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         A macro is available to get the conversion data of
7621:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC master or ADC slave: see helper macro
7622:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @ref __LL_ADC_MULTI_CONV_DATA_MASTER_SLAVE().
7623:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
7624:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
7625:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         All ADC instances of the ADC common group must be disabled
7626:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         or enabled without conversion on going on group regular.
7627:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CCR      DAMDF          LL_ADC_GetMultiDMATransfer\n
7628:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
7629:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
7630:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  MultiDMATransfer This parameter can be one of the following values:
7631:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
7632:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
7633:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
7634:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
7635:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
7636:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t MultiDMA
7637:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
7638:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_DAMDF, MultiDMATransfer);
7639:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
7640:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
7641:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
7642:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get ADC multimode conversion data transfer: no transfer
7643:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         or transfer by DMA.
7644:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   If ADC multimode transfer by DMA is not selected:
7645:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         each ADC uses its own DMA channel, with its individual
7646:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         DMA transfer settings.
7647:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         If ADC multimode transfer by DMA is selected:
7648:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         One DMA channel is used for both ADC (DMA of ADC master)
7649:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Specifies the DMA requests mode:
ARM GAS  /tmp/ccu598KY.s 			page 143


7650:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - Limited mode (One shot mode): DMA transfer requests are stopped
7651:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           when number of DMA data transfers (number of
7652:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           ADC conversions) is reached.
7653:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode non-circular.
7654:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - Unlimited mode: DMA transfer requests are unlimited,
7655:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           whatever number of DMA data transfers (number of
7656:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           ADC conversions).
7657:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode circular.
7658:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   If ADC DMA requests mode is set to unlimited and DMA is set to
7659:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         mode non-circular:
7660:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         when DMA transfers size will be reached, DMA will stop transfers of
7661:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC conversions data ADC will raise an overrun error
7662:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (overrun flag and interruption if enabled).
7663:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   How to retrieve multimode conversion data:
7664:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Whatever multimode transfer by DMA setting: using function
7665:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @ref LL_ADC_REG_ReadMultiConversionData32().
7666:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         If ADC multimode transfer by DMA is selected: conversion data
7667:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         is a raw data with ADC master and slave concatenated.
7668:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         A macro is available to get the conversion data of
7669:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC master or ADC slave: see helper macro
7670:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @ref __LL_ADC_MULTI_CONV_DATA_MASTER_SLAVE().
7671:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CCR      DAMDF          LL_ADC_GetMultiDMATransfer\n
7672:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
7673:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
7674:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
7675:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
7676:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
7677:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
7678:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
7679:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
7680:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
7681:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
7682:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
7683:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
7684:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
7685:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Set ADC multimode delay between 2 sampling phases.
7686:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   The sampling delay range depends on ADC resolution:
7687:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - ADC resolution 14 bits can have maximum delay of 16 cycles.
7688:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - ADC resolution 12 bits can have maximum delay of 16 cycles.
7689:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - ADC resolution 10 bits can have maximum delay of 15 cycles.
7690:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - ADC resolution  8 bits can have maximum delay of 13 cycles.
7691:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
7692:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
7693:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         All ADC instances of the ADC common group must be disabled.
7694:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         This check can be done with function @ref LL_ADC_IsEnabled() for each
7695:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC instance or by using helper macro helper macro
7696:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @ref __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE().
7697:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CCR      DELAY          LL_ADC_SetMultiTwoSamplingDelay
7698:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
7699:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
7700:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  MultiTwoSamplingDelay This parameter can be one of the following values:
7701:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_1CYCLE
7702:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_2CYCLES
7703:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_3CYCLES
7704:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_4CYCLES
7705:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES
7706:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES
ARM GAS  /tmp/ccu598KY.s 			page 144


7707:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_7CYCLES
7708:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_8CYCLES
7709:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_9CYCLES
7710:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_10CYCLES
7711:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_11CYCLES
7712:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_12CYCLES
7713:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_13CYCLES
7714:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_13CYCLES_8_BITS
7715:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_14CYCLES (1)
7716:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_15CYCLES (1)
7717:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_15CYCLES_10_BITS
7718:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_16CYCLES (2)
7719:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *
7720:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (1) Parameter available only if ADC resolution is 14, 12 or 10 bits.
7721:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (2) Parameter available only if ADC resolution is 14 or 12 bits.
7722:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
7723:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
7724:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetMultiTwoSamplingDelay(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t Mul
7725:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
7726:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_DELAY, MultiTwoSamplingDelay);
7727:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
7728:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
7729:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
7730:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get ADC multimode delay between 2 sampling phases.
7731:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CCR      DELAY          LL_ADC_GetMultiTwoSamplingDelay
7732:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
7733:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
7734:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
7735:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_1CYCLE
7736:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_2CYCLES
7737:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_3CYCLES
7738:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_4CYCLES
7739:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES
7740:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES
7741:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_7CYCLES
7742:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_8CYCLES
7743:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_9CYCLES
7744:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_10CYCLES
7745:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_11CYCLES
7746:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_12CYCLES
7747:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_13CYCLES
7748:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_13CYCLES_8_BITS
7749:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_14CYCLES (1)
7750:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_15CYCLES (1)
7751:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_15CYCLES_10_BITS
7752:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_16CYCLES (2)
7753:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *
7754:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (1) Parameter available only if ADC resolution is 14, 12 or 10  bits.
7755:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (2) Parameter available only if ADC resolution is 14 or 12 bits.
7756:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
7757:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetMultiTwoSamplingDelay(const ADC_Common_TypeDef *ADCxy_COMMON)
7758:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
7759:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DELAY));
7760:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
7761:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
7762:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #endif /* ADC_MULTIMODE_SUPPORT */
7763:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
ARM GAS  /tmp/ccu598KY.s 			page 145


7764:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
7765:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
7766:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
7767:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Operation_ADC_Instance Operation on ADC hierarchical scope: ADC instance
7768:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
7769:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
7770:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
7771:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
7772:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Put ADC instance in deep power down state.
7773:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   In case of ADC calibration necessary: When ADC is in deep-power-down
7774:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         state, the internal analog calibration is lost. After exiting from
7775:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         deep power down, calibration must be relaunched or calibration factor
7776:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (preliminarily saved) must be set back into calibration register.
7777:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
7778:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
7779:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must be ADC disabled.
7780:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CR       DEEPPWD        LL_ADC_EnableDeepPowerDown
7781:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
7782:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
7783:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
7784:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_EnableDeepPowerDown(ADC_TypeDef *ADCx)
7785:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
7786:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
7787:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
7788:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
7789:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_DEEPPWD);
7790:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
7791:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
7792:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
7793:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Disable ADC deep power down mode.
7794:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   In case of ADC calibration necessary: When ADC is in deep-power-down
7795:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         state, the internal analog calibration is lost. After exiting from
7796:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         deep power down, calibration must be relaunched or calibration factor
7797:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (preliminarily saved) must be set back into calibration register.
7798:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
7799:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
7800:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must be ADC disabled.
7801:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
7802:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
7803:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
7804:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
7805:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
7806:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
7807:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
7808:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
7809:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
7810:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
7811:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
7812:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
7813:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
7814:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get the selected ADC instance deep power down state.
7815:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
7816:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
7817:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval 0: deep power down is disabled, 1: deep power down is enabled.
7818:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
7819:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
7820:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
ARM GAS  /tmp/ccu598KY.s 			page 146


7821:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
7822:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
7823:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
7824:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
7825:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Enable ADC instance internal voltage regulator.
7826:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, after ADC internal voltage regulator enable,
7827:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         a delay for ADC internal voltage regulator stabilization
7828:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         is required before performing a ADC calibration or ADC enable.
7829:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Refer to device datasheet, parameter tADCVREG_STUP.
7830:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Refer to literal @ref LL_ADC_DELAY_INTERNAL_REGUL_STAB_US.
7831:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
7832:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
7833:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must be ADC disabled.
7834:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
7835:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
7836:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
7837:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
7838:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
7839:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
7840:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
7841:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
7842:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
7843:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADVREGEN);
7844:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
7845:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
7846:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
7847:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Disable ADC internal voltage regulator.
7848:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
7849:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
7850:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must be ADC disabled.
7851:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CR       ADVREGEN       LL_ADC_DisableInternalRegulator
7852:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
7853:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
7854:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
7855:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_DisableInternalRegulator(ADC_TypeDef *ADCx)
7856:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
7857:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   CLEAR_BIT(ADCx->CR, (ADC_CR_ADVREGEN | ADC_CR_BITS_PROPERTY_RS));
7858:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
7859:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
7860:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
7861:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get the selected ADC instance internal voltage regulator state.
7862:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
7863:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
7864:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
7865:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
7866:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
7867:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
7868:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
7869:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
7870:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
7871:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
7872:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Enable the selected ADC instance.
7873:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, after ADC enable, a delay for
7874:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC internal analog stabilization is required before performing a
7875:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC conversion start.
7876:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Refer to device datasheet, parameter tSTAB.
7877:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, flag LL_ADC_FLAG_ADRDY is raised when the ADC
ARM GAS  /tmp/ccu598KY.s 			page 147


7878:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         is enabled and when conversion clock is active.
7879:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (not only core clock: this ADC has a dual clock domain)
7880:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
7881:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
7882:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must be ADC disabled and ADC internal voltage regulator enabled.
7883:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CR       ADEN           LL_ADC_Enable
7884:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
7885:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
7886:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
7887:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
7888:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
7889:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
7890:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
7891:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
7892:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADEN);
7893:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
7894:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
7895:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
7896:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Disable the selected ADC instance.
7897:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
7898:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
7899:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must be not disabled. Must be enabled without conversion on going
7900:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         on either groups regular or injected.
7901:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CR       ADDIS          LL_ADC_Disable
7902:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
7903:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
7904:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
7905:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
7906:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
7907:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
7908:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
7909:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
7910:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADDIS);
7911:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
7912:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
7913:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
7914:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get the selected ADC instance enable state.
7915:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, flag LL_ADC_FLAG_ADRDY is raised when the ADC
7916:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         is enabled and when conversion clock is active.
7917:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (not only core clock: this ADC has a dual clock domain)
7918:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CR       ADEN           LL_ADC_IsEnabled
7919:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
7920:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval 0: ADC is disabled, 1: ADC is enabled.
7921:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
7922:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
7923:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
7924:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
7925:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
7926:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
7927:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
7928:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get the selected ADC instance disable state.
7929:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
7930:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
7931:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval 0: no ADC disable command on going.
7932:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
7933:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
7934:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
ARM GAS  /tmp/ccu598KY.s 			page 148


7935:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
7936:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
7937:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
7938:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
7939:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Start ADC calibration in the mode single-ended
7940:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         or differential (for devices with differential mode available).
7941:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, a minimum number of ADC clock cycles
7942:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         are required between ADC end of calibration and ADC enable.
7943:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Refer to literal @ref LL_ADC_DELAY_CALIB_ENABLE_ADC_CYCLES.
7944:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   Calibration duration:
7945:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - Calibration of offset: 520 ADC clock cycles
7946:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - Calibration of linearity: 131072 ADC clock cycles
7947:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   For devices with differential mode available:
7948:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Calibration of offset is specific to each of
7949:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         single-ended and differential modes
7950:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (calibration run must be performed for each of these
7951:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         differential modes, if used afterwards and if the application
7952:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         requires their calibration).
7953:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         Calibration of linearity is common to both
7954:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         single-ended and differential modes
7955:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (calibration run can be performed only once).
7956:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
7957:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
7958:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must be ADC disabled.
7959:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CR       ADCAL          LL_ADC_StartCalibration
7960:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CR       ADCALDIF       LL_ADC_StartCalibration
7961:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CR       ADCALLIN       LL_ADC_StartCalibration
7962:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
7963:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  CalibrationMode This parameter can be one of the following values:
7964:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CALIB_OFFSET
7965:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CALIB_OFFSET_LINEARITY
7966:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
7967:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
7968:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_StartCalibration(ADC_TypeDef *ADCx, uint32_t CalibrationMode)
 173              		.loc 2 7968 22 view .LVU50
 174              	.LBB253:
7969:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
7970:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
7971:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
7972:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
7973:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   if (ADCx != ADC4) /* ADC1 or ADC2 */
 175              		.loc 2 7973 3 view .LVU51
 176              		.loc 2 7973 6 is_stmt 0 view .LVU52
 177 00a4 554B     		ldr	r3, .L27
 178 00a6 9A42     		cmp	r2, r3
 179 00a8 11D0     		beq	.L5
7974:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
7975:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     MODIFY_REG(ADCx->CR,
 180              		.loc 2 7975 5 is_stmt 1 view .LVU53
 181 00aa 9668     		ldr	r6, [r2, #8]
 182 00ac 554B     		ldr	r3, .L27+8
 183 00ae 3340     		ands	r3, r3, r6
 184 00b0 43F00043 		orr	r3, r3, #-2147483648
 185 00b4 9360     		str	r3, [r2, #8]
 186              	.LVL14:
 187              	.L9:
 188              		.loc 2 7975 5 is_stmt 0 view .LVU54
ARM GAS  /tmp/ccu598KY.s 			page 149


 189              	.LBE253:
 190              	.LBE252:
 179:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
 191              		.loc 1 179 13 is_stmt 1 view .LVU55
 179:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
 192              		.loc 1 179 46 is_stmt 0 view .LVU56
 193 00b6 2368     		ldr	r3, [r4]
 194              	.LVL15:
 195              	.LBB255:
 196              	.LBI255:
7976:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                ADC_CR_ADCALLIN | ADC_CR_BITS_PROPERTY_RS,
7977:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                ADC_CR_ADCAL | (CalibrationMode & ADC_CALIB_MODE_MASK));
7978:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
7979:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   else
7980:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
7981:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     MODIFY_REG(ADCx->CR,  ADC_CR_BITS_PROPERTY_RS,    ADC_CR_ADCAL);
7982:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
7983:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
7984:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
7985:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
7986:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get ADC calibration state.
7987:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CR       ADCAL          LL_ADC_IsCalibrationOnGoing
7988:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
7989:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval 0: calibration complete, 1: calibration in progress.
7990:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
7991:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsCalibrationOnGoing(const ADC_TypeDef *ADCx)
 197              		.loc 2 7991 26 is_stmt 1 view .LVU57
 198              	.LBB256:
7992:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
7993:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 199              		.loc 2 7993 3 view .LVU58
 200              		.loc 2 7993 12 is_stmt 0 view .LVU59
 201 00b8 9A68     		ldr	r2, [r3, #8]
 202              		.loc 2 7993 70 view .LVU60
 203 00ba 002A     		cmp	r2, #0
 204 00bc 10DB     		blt	.L25
 205              	.LVL16:
 206              		.loc 2 7993 70 view .LVU61
 207              	.LBE256:
 208              	.LBE255:
 194:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       SET_BIT(hadc->Instance->PWRR, backup_setting_pwrr);
 209              		.loc 1 194 7 is_stmt 1 view .LVU62
 210 00be DA68     		ldr	r2, [r3, #12]
 211 00c0 1543     		orrs	r5, r5, r2
 212              	.LVL17:
 194:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       SET_BIT(hadc->Instance->PWRR, backup_setting_pwrr);
 213              		.loc 1 194 7 is_stmt 0 view .LVU63
 214 00c2 DD60     		str	r5, [r3, #12]
 195:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
 215              		.loc 1 195 7 is_stmt 1 view .LVU64
 216 00c4 2268     		ldr	r2, [r4]
 217 00c6 536C     		ldr	r3, [r2, #68]
 218 00c8 1943     		orrs	r1, r1, r3
 219              	.LVL18:
 195:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
 220              		.loc 1 195 7 is_stmt 0 view .LVU65
 221 00ca 5164     		str	r1, [r2, #68]
ARM GAS  /tmp/ccu598KY.s 			page 150


 222 00cc D3E7     		b	.L10
 223              	.LVL19:
 224              	.L5:
 225              	.LBB257:
 226              	.LBB254:
7981:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
 227              		.loc 2 7981 5 is_stmt 1 view .LVU66
 228 00ce 9368     		ldr	r3, [r2, #8]
 229 00d0 23F00043 		bic	r3, r3, #-2147483648
 230 00d4 23F03F03 		bic	r3, r3, #63
 231 00d8 43F00043 		orr	r3, r3, #-2147483648
 232 00dc 9360     		str	r3, [r2, #8]
 233 00de EAE7     		b	.L9
 234              	.LVL20:
 235              	.L25:
7981:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
 236              		.loc 2 7981 5 is_stmt 0 view .LVU67
 237              	.LBE254:
 238              	.LBE257:
 181:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 239              		.loc 1 181 9 is_stmt 1 view .LVU68
 181:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 240              		.loc 1 181 24 is_stmt 0 view .LVU69
 241 00e0 019B     		ldr	r3, [sp, #4]
 242 00e2 0133     		adds	r3, r3, #1
 243 00e4 0193     		str	r3, [sp, #4]
 182:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         {
 244              		.loc 1 182 9 is_stmt 1 view .LVU70
 182:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         {
 245              		.loc 1 182 29 is_stmt 0 view .LVU71
 246 00e6 019A     		ldr	r2, [sp, #4]
 182:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         {
 247              		.loc 1 182 12 view .LVU72
 248 00e8 474B     		ldr	r3, .L27+12
 249 00ea 9A42     		cmp	r2, r3
 250 00ec E3D9     		bls	.L9
 185:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 251              		.loc 1 185 11 is_stmt 1 view .LVU73
 252 00ee A36F     		ldr	r3, [r4, #120]
 253 00f0 23F01203 		bic	r3, r3, #18
 254 00f4 43F01003 		orr	r3, r3, #16
 255 00f8 A367     		str	r3, [r4, #120]
 187:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 256              		.loc 1 187 11 view .LVU74
 187:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 257              		.loc 1 187 11 view .LVU75
 258 00fa 0023     		movs	r3, #0
 259 00fc 84F87430 		strb	r3, [r4, #116]
 187:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 260              		.loc 1 187 11 view .LVU76
 189:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         }
 261              		.loc 1 189 11 view .LVU77
 189:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         }
 262              		.loc 1 189 18 is_stmt 0 view .LVU78
 263 0100 0120     		movs	r0, #1
 264              	.LVL21:
 189:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         }
ARM GAS  /tmp/ccu598KY.s 			page 151


 265              		.loc 1 189 18 view .LVU79
 266 0102 76E0     		b	.L2
 267              	.LVL22:
 268              	.L24:
 269              	.LBB258:
 213:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           MODIFY_REG(hadc->Instance->CALFACT2, 0x00FF0000UL, 0x00020000UL);
 270              		.loc 1 213 11 is_stmt 1 view .LVU80
 271 0104 2268     		ldr	r2, [r4]
 272 0106 9368     		ldr	r3, [r2, #8]
 273 0108 23F07063 		bic	r3, r3, #251658240
 274 010c 43F01063 		orr	r3, r3, #150994944
 275 0110 9360     		str	r3, [r2, #8]
 214:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           SET_BIT(hadc->Instance->CALFACT, ADC_CALFACT_LATCH_COEF);
 276              		.loc 1 214 11 view .LVU81
 277 0112 2268     		ldr	r2, [r4]
 278 0114 D2F8C830 		ldr	r3, [r2, #200]
 279 0118 23F47F03 		bic	r3, r3, #16711680
 280 011c 43F40033 		orr	r3, r3, #131072
 281 0120 C2F8C830 		str	r3, [r2, #200]
 215:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 282              		.loc 1 215 11 view .LVU82
 283 0124 2268     		ldr	r2, [r4]
 284 0126 D2F8C430 		ldr	r3, [r2, #196]
 285 012a 43F08073 		orr	r3, r3, #16777216
 286 012e C2F8C430 		str	r3, [r2, #196]
 217:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 287              		.loc 1 217 11 view .LVU83
 217:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 288              		.loc 1 217 28 is_stmt 0 view .LVU84
 289 0132 2046     		mov	r0, r4
 290              	.LVL23:
 217:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 291              		.loc 1 217 28 view .LVU85
 292 0134 FFF7FEFF 		bl	ADC_Disable
 293              	.LVL24:
 219:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           {
 294              		.loc 1 219 11 is_stmt 1 view .LVU86
 219:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           {
 295              		.loc 1 219 14 is_stmt 0 view .LVU87
 296 0138 B5F1011F 		cmp	r5, #65537
 297 013c 1ED0     		beq	.L26
 298              	.L13:
 224:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 299              		.loc 1 224 11 is_stmt 1 view .LVU88
 300 013e 2268     		ldr	r2, [r4]
 301 0140 9368     		ldr	r3, [r2, #8]
 302 0142 23F00043 		bic	r3, r3, #-2147483648
 303 0146 23F03F03 		bic	r3, r3, #63
 304 014a 43F00043 		orr	r3, r3, #-2147483648
 305 014e 9360     		str	r3, [r2, #8]
 227:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           {
 306              		.loc 1 227 11 view .LVU89
 307              	.L14:
 227:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           {
 308              		.loc 1 227 17 view .LVU90
 227:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           {
 309              		.loc 1 227 50 is_stmt 0 view .LVU91
ARM GAS  /tmp/ccu598KY.s 			page 152


 310 0150 2368     		ldr	r3, [r4]
 311              	.LVL25:
 312              	.LBB244:
 313              	.LBI244:
7991:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
 314              		.loc 2 7991 26 is_stmt 1 view .LVU92
 315              	.LBB245:
 316              		.loc 2 7993 3 view .LVU93
 317              		.loc 2 7993 12 is_stmt 0 view .LVU94
 318 0152 9B68     		ldr	r3, [r3, #8]
 319              	.LVL26:
 320              		.loc 2 7993 70 view .LVU95
 321 0154 002B     		cmp	r3, #0
 322 0156 8EDA     		bge	.L10
 323              	.LVL27:
 324              		.loc 2 7993 70 view .LVU96
 325              	.LBE245:
 326              	.LBE244:
 229:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 327              		.loc 1 229 13 is_stmt 1 view .LVU97
 229:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 328              		.loc 1 229 28 is_stmt 0 view .LVU98
 329 0158 019B     		ldr	r3, [sp, #4]
 330 015a 0133     		adds	r3, r3, #1
 331 015c 0193     		str	r3, [sp, #4]
 230:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             {
 332              		.loc 1 230 13 is_stmt 1 view .LVU99
 230:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             {
 333              		.loc 1 230 33 is_stmt 0 view .LVU100
 334 015e 019A     		ldr	r2, [sp, #4]
 230:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             {
 335              		.loc 1 230 16 view .LVU101
 336 0160 294B     		ldr	r3, .L27+12
 337 0162 9A42     		cmp	r2, r3
 338 0164 F4D9     		bls	.L14
 233:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 339              		.loc 1 233 15 is_stmt 1 view .LVU102
 340 0166 A36F     		ldr	r3, [r4, #120]
 341 0168 23F01203 		bic	r3, r3, #18
 342 016c 43F01003 		orr	r3, r3, #16
 343 0170 A367     		str	r3, [r4, #120]
 235:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 344              		.loc 1 235 15 view .LVU103
 235:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 345              		.loc 1 235 15 view .LVU104
 346 0172 0023     		movs	r3, #0
 347 0174 84F87430 		strb	r3, [r4, #116]
 235:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 348              		.loc 1 235 15 view .LVU105
 237:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             }
 349              		.loc 1 237 15 view .LVU106
 237:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             }
 350              		.loc 1 237 22 is_stmt 0 view .LVU107
 351 0178 0120     		movs	r0, #1
 352              	.LVL28:
 237:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             }
 353              		.loc 1 237 22 view .LVU108
ARM GAS  /tmp/ccu598KY.s 			page 153


 354 017a 3AE0     		b	.L2
 355              	.LVL29:
 356              	.L26:
 221:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           }
 357              		.loc 1 221 13 is_stmt 1 view .LVU109
 358 017c 2268     		ldr	r2, [r4]
 359 017e 9168     		ldr	r1, [r2, #8]
 360 0180 204B     		ldr	r3, .L27+8
 361 0182 0B40     		ands	r3, r3, r1
 362 0184 43F48033 		orr	r3, r3, #65536
 363 0188 9360     		str	r3, [r2, #8]
 364 018a D8E7     		b	.L13
 365              	.LVL30:
 366              	.L12:
 245:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 367              		.loc 1 245 9 view .LVU110
 368              	.LBB246:
 369              	.LBI246:
7968:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
 370              		.loc 2 7968 22 view .LVU111
 371              	.LBB247:
7973:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
 372              		.loc 2 7973 3 view .LVU112
7973:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
 373              		.loc 2 7973 6 is_stmt 0 view .LVU113
 374 018c 1B4B     		ldr	r3, .L27
 375              	.LVL31:
7973:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
 376              		.loc 2 7973 6 view .LVU114
 377 018e 9A42     		cmp	r2, r3
 378 0190 1FD0     		beq	.L16
7975:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                ADC_CR_ADCALLIN | ADC_CR_BITS_PROPERTY_RS,
 379              		.loc 2 7975 5 is_stmt 1 view .LVU115
 380 0192 9168     		ldr	r1, [r2, #8]
 381              	.LVL32:
7975:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                ADC_CR_ADCALLIN | ADC_CR_BITS_PROPERTY_RS,
 382              		.loc 2 7975 5 is_stmt 0 view .LVU116
 383 0194 1B4B     		ldr	r3, .L27+8
 384 0196 0B40     		ands	r3, r3, r1
 385 0198 05F48035 		and	r5, r5, #65536
 386              	.LVL33:
7975:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                ADC_CR_ADCALLIN | ADC_CR_BITS_PROPERTY_RS,
 387              		.loc 2 7975 5 view .LVU117
 388 019c 1D43     		orrs	r5, r5, r3
 389 019e 45F00045 		orr	r5, r5, #-2147483648
 390 01a2 9560     		str	r5, [r2, #8]
 391              	.LVL34:
 392              	.L18:
7975:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                ADC_CR_ADCALLIN | ADC_CR_BITS_PROPERTY_RS,
 393              		.loc 2 7975 5 view .LVU118
 394              	.LBE247:
 395              	.LBE246:
 248:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         {
 396              		.loc 1 248 15 is_stmt 1 view .LVU119
 248:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         {
 397              		.loc 1 248 48 is_stmt 0 view .LVU120
 398 01a4 2368     		ldr	r3, [r4]
ARM GAS  /tmp/ccu598KY.s 			page 154


 399              	.LVL35:
 400              	.LBB249:
 401              	.LBI249:
7991:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
 402              		.loc 2 7991 26 is_stmt 1 view .LVU121
 403              	.LBB250:
 404              		.loc 2 7993 3 view .LVU122
 405              		.loc 2 7993 12 is_stmt 0 view .LVU123
 406 01a6 9B68     		ldr	r3, [r3, #8]
 407              	.LVL36:
 408              		.loc 2 7993 70 view .LVU124
 409 01a8 002B     		cmp	r3, #0
 410 01aa BFF664AF 		bge	.L10
 411              	.LVL37:
 412              		.loc 2 7993 70 view .LVU125
 413              	.LBE250:
 414              	.LBE249:
 250:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 415              		.loc 1 250 11 is_stmt 1 view .LVU126
 250:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 416              		.loc 1 250 26 is_stmt 0 view .LVU127
 417 01ae 019B     		ldr	r3, [sp, #4]
 418 01b0 0133     		adds	r3, r3, #1
 419 01b2 0193     		str	r3, [sp, #4]
 251:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           {
 420              		.loc 1 251 11 is_stmt 1 view .LVU128
 251:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           {
 421              		.loc 1 251 31 is_stmt 0 view .LVU129
 422 01b4 019A     		ldr	r2, [sp, #4]
 251:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           {
 423              		.loc 1 251 14 view .LVU130
 424 01b6 144B     		ldr	r3, .L27+12
 425 01b8 9A42     		cmp	r2, r3
 426 01ba F3D9     		bls	.L18
 254:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 427              		.loc 1 254 13 is_stmt 1 view .LVU131
 428 01bc A36F     		ldr	r3, [r4, #120]
 429 01be 23F01203 		bic	r3, r3, #18
 430 01c2 43F01003 		orr	r3, r3, #16
 431 01c6 A367     		str	r3, [r4, #120]
 256:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 432              		.loc 1 256 13 view .LVU132
 256:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 433              		.loc 1 256 13 view .LVU133
 434 01c8 0023     		movs	r3, #0
 435 01ca 84F87430 		strb	r3, [r4, #116]
 256:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 436              		.loc 1 256 13 view .LVU134
 258:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           }
 437              		.loc 1 258 13 view .LVU135
 258:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           }
 438              		.loc 1 258 20 is_stmt 0 view .LVU136
 439 01ce 0120     		movs	r0, #1
 440              	.LVL38:
 258:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           }
 441              		.loc 1 258 20 view .LVU137
 442 01d0 0FE0     		b	.L2
ARM GAS  /tmp/ccu598KY.s 			page 155


 443              	.LVL39:
 444              	.L16:
 445              	.LBB251:
 446              	.LBB248:
7981:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
 447              		.loc 2 7981 5 is_stmt 1 view .LVU138
 448 01d2 9368     		ldr	r3, [r2, #8]
 449 01d4 23F00043 		bic	r3, r3, #-2147483648
 450 01d8 23F03F03 		bic	r3, r3, #63
 451 01dc 43F00043 		orr	r3, r3, #-2147483648
 452 01e0 9360     		str	r3, [r2, #8]
7983:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 453              		.loc 2 7983 1 is_stmt 0 view .LVU139
 454 01e2 DFE7     		b	.L18
 455              	.LVL40:
 456              	.L3:
7983:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 457              		.loc 2 7983 1 view .LVU140
 458              	.LBE248:
 459              	.LBE251:
 460              	.LBE258:
 266:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
 267:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   else /* ADC not disabled */
 268:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   {
 269:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 461              		.loc 1 269 5 is_stmt 1 view .LVU141
 462 01e4 A36F     		ldr	r3, [r4, #120]
 463 01e6 43F01003 		orr	r3, r3, #16
 464 01ea A367     		str	r3, [r4, #120]
 465              	.LVL41:
 466              	.L20:
 270:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 271:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Note: No need to update variable "tmp_hal_status" here: already set    */
 272:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /*       to state "HAL_ERROR" by function disabling the ADC.              */
 273:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
 274:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 275:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   __HAL_UNLOCK(hadc);
 467              		.loc 1 275 3 view .LVU142
 468              		.loc 1 275 3 view .LVU143
 469 01ec 0023     		movs	r3, #0
 470 01ee 84F87430 		strb	r3, [r4, #116]
 471              		.loc 1 275 3 view .LVU144
 276:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 277:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   return tmp_hal_status;
 472              		.loc 1 277 3 view .LVU145
 473              	.LVL42:
 474              	.L2:
 278:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** }
 475              		.loc 1 278 1 is_stmt 0 view .LVU146
 476 01f2 02B0     		add	sp, sp, #8
 477              	.LCFI2:
 478              		.cfi_remember_state
 479              		.cfi_def_cfa_offset 16
 480              		@ sp needed
 481 01f4 70BD     		pop	{r4, r5, r6, pc}
 482              	.LVL43:
 483              	.L21:
ARM GAS  /tmp/ccu598KY.s 			page 156


 484              	.LCFI3:
 485              		.cfi_restore_state
 147:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 486              		.loc 1 147 3 view .LVU147
 487 01f6 0220     		movs	r0, #2
 488              	.LVL44:
 147:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 489              		.loc 1 147 3 view .LVU148
 490 01f8 FBE7     		b	.L2
 491              	.L28:
 492 01fa 00BF     		.align	2
 493              	.L27:
 494 01fc 00100246 		.word	1174540288
 495 0200 004004E0 		.word	-536592384
 496 0204 C0FFFE7F 		.word	2147418048
 497 0208 3F81BA01 		.word	28999999
 498              		.cfi_endproc
 499              	.LFE345:
 501              		.section	.text.HAL_ADCEx_Calibration_GetValue,"ax",%progbits
 502              		.align	1
 503              		.global	HAL_ADCEx_Calibration_GetValue
 504              		.syntax unified
 505              		.thumb
 506              		.thumb_func
 508              	HAL_ADCEx_Calibration_GetValue:
 509              	.LVL45:
 510              	.LFB346:
 279:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 280:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** /**
 281:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @brief  Get the calibration factor.
 282:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @param hadc ADC handle.
 283:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @param SingleDiff This parameter can be only:
 284:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
 285:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
 286:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @retval Calibration value.
 287:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   */
 288:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** uint32_t HAL_ADCEx_Calibration_GetValue(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
 289:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** {
 511              		.loc 1 289 1 is_stmt 1 view -0
 512              		.cfi_startproc
 513              		@ args = 0, pretend = 0, frame = 0
 514              		@ frame_needed = 0, uses_anonymous_args = 0
 515              		.loc 1 289 1 is_stmt 0 view .LVU150
 516 0000 70B5     		push	{r4, r5, r6, lr}
 517              	.LCFI4:
 518              		.cfi_def_cfa_offset 16
 519              		.cfi_offset 4, -16
 520              		.cfi_offset 5, -12
 521              		.cfi_offset 6, -8
 522              		.cfi_offset 14, -4
 523 0002 0446     		mov	r4, r0
 524 0004 0E46     		mov	r6, r1
 290:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   uint32_t Calib_Val = 0UL;
 525              		.loc 1 290 3 is_stmt 1 view .LVU151
 526              	.LVL46:
 291:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 527              		.loc 1 291 3 view .LVU152
ARM GAS  /tmp/ccu598KY.s 			page 157


 292:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 293:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Check the parameters */
 294:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 528              		.loc 1 294 3 view .LVU153
 295:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));
 529              		.loc 1 295 3 view .LVU154
 296:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 297:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   if (hadc->Instance != ADC4)
 530              		.loc 1 297 3 view .LVU155
 531              		.loc 1 297 11 is_stmt 0 view .LVU156
 532 0006 0268     		ldr	r2, [r0]
 533              		.loc 1 297 6 view .LVU157
 534 0008 154B     		ldr	r3, .L37
 535 000a 9A42     		cmp	r2, r3
 536 000c 02D0     		beq	.L30
 298:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   {
 299:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     tmp_hal_status = ADC_Enable(hadc); /* ADC need to be enabled to perform calibration for ADC1/2 
 537              		.loc 1 299 5 is_stmt 1 view .LVU158
 538              		.loc 1 299 22 is_stmt 0 view .LVU159
 539 000e FFF7FEFF 		bl	ADC_Enable
 540              	.LVL47:
 300:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
 301:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 302:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   if (tmp_hal_status == HAL_OK)
 541              		.loc 1 302 3 is_stmt 1 view .LVU160
 542              		.loc 1 302 6 is_stmt 0 view .LVU161
 543 0012 10BB     		cbnz	r0, .L35
 544              	.LVL48:
 545              	.L30:
 303:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   {
 304:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Return the selected ADC calibration value */
 305:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     Calib_Val = LL_ADC_GetCalibrationOffsetFactor(hadc->Instance, SingleDiff);
 546              		.loc 1 305 5 is_stmt 1 view .LVU162
 547              		.loc 1 305 17 is_stmt 0 view .LVU163
 548 0014 2368     		ldr	r3, [r4]
 549              	.LVL49:
 550              	.LBB262:
 551              	.LBI262:
3242:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
 552              		.loc 2 3242 26 is_stmt 1 view .LVU164
 553              	.LBB263:
3248:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
 554              		.loc 2 3248 3 view .LVU165
3248:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
 555              		.loc 2 3248 6 is_stmt 0 view .LVU166
 556 0016 124A     		ldr	r2, .L37
 557 0018 9342     		cmp	r3, r2
 558 001a 19D0     		beq	.L32
 559              	.LBB264:
3252:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     SET_BIT(ADCx->CALFACT, ADC_CALFACT_CAPTURE_COEF);
 560              		.loc 2 3252 5 is_stmt 1 view .LVU167
3253:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     MODIFY_REG(ADCx->CR, ADC_CR_CALINDEX, (0UL << ADC_CR_CALINDEX_Pos));  /* CalibIndex == 0 */
 561              		.loc 2 3253 5 view .LVU168
 562 001c D3F8C420 		ldr	r2, [r3, #196]
 563 0020 42F00072 		orr	r2, r2, #33554432
 564 0024 C3F8C420 		str	r2, [r3, #196]
3254:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     temp_CalibOffset = (READ_BIT(ADCx->CALFACT2, (SingleDiff & ADC_SINGLEDIFF_CALIB_FACTOR_MASK)) \
ARM GAS  /tmp/ccu598KY.s 			page 158


 565              		.loc 2 3254 5 view .LVU169
 566 0028 9A68     		ldr	r2, [r3, #8]
 567 002a 22F07062 		bic	r2, r2, #251658240
 568 002e 9A60     		str	r2, [r3, #8]
3255:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                         >> ((SingleDiff & ADC_SINGLEDIFF_CALIB_F_BIT_D_MASK) >> ADC_SINGLEDIFF_CALI
 569              		.loc 2 3255 5 view .LVU170
3255:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                         >> ((SingleDiff & ADC_SINGLEDIFF_CALIB_F_BIT_D_MASK) >> ADC_SINGLEDIFF_CALI
 570              		.loc 2 3255 25 is_stmt 0 view .LVU171
 571 0030 D3F8C850 		ldr	r5, [r3, #200]
 572 0034 3540     		ands	r5, r5, r6
3256:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     return temp_CalibOffset;
 573              		.loc 2 3256 78 view .LVU172
 574 0036 310B     		lsrs	r1, r6, #12
 575 0038 01F01001 		and	r1, r1, #16
3255:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                         >> ((SingleDiff & ADC_SINGLEDIFF_CALIB_F_BIT_D_MASK) >> ADC_SINGLEDIFF_CALI
 576              		.loc 2 3255 22 view .LVU173
 577 003c CD40     		lsrs	r5, r5, r1
 578              	.LVL50:
3257:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
 579              		.loc 2 3257 5 is_stmt 1 view .LVU174
 580              	.L31:
3257:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
 581              		.loc 2 3257 5 is_stmt 0 view .LVU175
 582              	.LBE264:
 583              	.LBE263:
 584              	.LBE262:
 306:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
 307:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 308:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   if (hadc->Instance != ADC4)
 585              		.loc 1 308 3 is_stmt 1 view .LVU176
 586              		.loc 1 308 11 is_stmt 0 view .LVU177
 587 003e 2268     		ldr	r2, [r4]
 588              		.loc 1 308 6 view .LVU178
 589 0040 074B     		ldr	r3, .L37
 590 0042 9A42     		cmp	r2, r3
 591 0044 02D0     		beq	.L29
 309:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   {
 310:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     tmp_hal_status = ADC_Disable(hadc);
 592              		.loc 1 310 5 is_stmt 1 view .LVU179
 593              		.loc 1 310 22 is_stmt 0 view .LVU180
 594 0046 2046     		mov	r0, r4
 595 0048 FFF7FEFF 		bl	ADC_Disable
 596              	.LVL51:
 311:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     UNUSED(tmp_hal_status);
 597              		.loc 1 311 5 is_stmt 1 view .LVU181
 312:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
 313:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   return Calib_Val;
 598              		.loc 1 313 3 view .LVU182
 599              	.L29:
 314:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** }
 600              		.loc 1 314 1 is_stmt 0 view .LVU183
 601 004c 2846     		mov	r0, r5
 602 004e 70BD     		pop	{r4, r5, r6, pc}
 603              	.LVL52:
 604              	.L32:
 605              	.LBB266:
 606              	.LBB265:
ARM GAS  /tmp/ccu598KY.s 			page 159


3261:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
 607              		.loc 2 3261 5 is_stmt 1 view .LVU184
3261:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
 608              		.loc 2 3261 23 is_stmt 0 view .LVU185
 609 0050 D3F8C450 		ldr	r5, [r3, #196]
3261:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
 610              		.loc 2 3261 12 view .LVU186
 611 0054 05F07F05 		and	r5, r5, #127
 612              	.LVL53:
3261:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
 613              		.loc 2 3261 12 view .LVU187
 614 0058 F1E7     		b	.L31
 615              	.LVL54:
 616              	.L35:
3261:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
 617              		.loc 2 3261 12 view .LVU188
 618              	.LBE265:
 619              	.LBE266:
 290:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 620              		.loc 1 290 12 view .LVU189
 621 005a 0025     		movs	r5, #0
 622 005c EFE7     		b	.L31
 623              	.L38:
 624 005e 00BF     		.align	2
 625              	.L37:
 626 0060 00100246 		.word	1174540288
 627              		.cfi_endproc
 628              	.LFE346:
 630              		.section	.text.HAL_ADCEx_LinearCalibration_GetValue,"ax",%progbits
 631              		.align	1
 632              		.global	HAL_ADCEx_LinearCalibration_GetValue
 633              		.syntax unified
 634              		.thumb
 635              		.thumb_func
 637              	HAL_ADCEx_LinearCalibration_GetValue:
 638              	.LVL55:
 639              	.LFB347:
 315:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 316:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** /**
 317:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @brief  Get the calibration factor from automatic conversion result
 318:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @param  hadc                  ADC handle
 319:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @param  pLinearCalib_Buffer   Linear calibration factor (table of 9 elements)
 320:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @retval HAL state
 321:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   */
 322:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** HAL_StatusTypeDef HAL_ADCEx_LinearCalibration_GetValue(ADC_HandleTypeDef *hadc, uint32_t *pLinearCa
 323:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** {
 640              		.loc 1 323 1 is_stmt 1 view -0
 641              		.cfi_startproc
 642              		@ args = 0, pretend = 0, frame = 0
 643              		@ frame_needed = 0, uses_anonymous_args = 0
 644              		.loc 1 323 1 is_stmt 0 view .LVU191
 645 0000 38B5     		push	{r3, r4, r5, lr}
 646              	.LCFI5:
 647              		.cfi_def_cfa_offset 16
 648              		.cfi_offset 3, -16
 649              		.cfi_offset 4, -12
 650              		.cfi_offset 5, -8
ARM GAS  /tmp/ccu598KY.s 			page 160


 651              		.cfi_offset 14, -4
 324:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   uint32_t cnt;
 652              		.loc 1 324 3 is_stmt 1 view .LVU192
 325:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hal_status;
 653              		.loc 1 325 3 view .LVU193
 326:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 327:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Check the parameters */
 328:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 654              		.loc 1 328 3 view .LVU194
 329:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 330:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   if (hadc->Instance != ADC4)
 655              		.loc 1 330 3 view .LVU195
 656              		.loc 1 330 11 is_stmt 0 view .LVU196
 657 0002 0268     		ldr	r2, [r0]
 658              		.loc 1 330 6 view .LVU197
 659 0004 124B     		ldr	r3, .L46
 660 0006 9A42     		cmp	r2, r3
 661 0008 20D0     		beq	.L44
 662 000a 0446     		mov	r4, r0
 663 000c 0D46     		mov	r5, r1
 331:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   {
 332:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Enable the ADC to be able to read the linear calibration factor */
 333:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     tmp_hal_status = ADC_Enable(hadc);
 664              		.loc 1 333 5 is_stmt 1 view .LVU198
 665              		.loc 1 333 22 is_stmt 0 view .LVU199
 666 000e FFF7FEFF 		bl	ADC_Enable
 667              	.LVL56:
 334:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 335:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     if (tmp_hal_status == HAL_OK)
 668              		.loc 1 335 5 is_stmt 1 view .LVU200
 669              		.loc 1 335 8 is_stmt 0 view .LVU201
 670 0012 B8B9     		cbnz	r0, .L41
 336:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
 337:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Note: Bitfields ADC_CALFACT_LATCH_COEF and ADC_CALFACT_CAPTURE_COEF have property "wr1",
 338:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                therefore they are not cleared in this function. */
 339:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       SET_BIT(hadc->Instance->CALFACT, ADC_CALFACT_CAPTURE_COEF);
 671              		.loc 1 339 7 is_stmt 1 view .LVU202
 672 0014 2268     		ldr	r2, [r4]
 673 0016 D2F8C430 		ldr	r3, [r2, #196]
 674 001a 43F00073 		orr	r3, r3, #33554432
 675 001e C2F8C430 		str	r3, [r2, #196]
 340:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 341:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       for (cnt = 0UL; cnt <= 8UL; cnt++)
 676              		.loc 1 341 7 view .LVU203
 677              	.LVL57:
 678              		.loc 1 341 16 is_stmt 0 view .LVU204
 679 0022 0022     		movs	r2, #0
 680              		.loc 1 341 7 view .LVU205
 681 0024 0CE0     		b	.L42
 682              	.LVL58:
 683              	.L43:
 342:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
 343:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         MODIFY_REG(hadc->Instance->CR,
 684              		.loc 1 343 9 is_stmt 1 discriminator 3 view .LVU206
 685 0026 2068     		ldr	r0, [r4]
 686 0028 8368     		ldr	r3, [r0, #8]
 687 002a 23F07063 		bic	r3, r3, #251658240
ARM GAS  /tmp/ccu598KY.s 			page 161


 688 002e 43EA0263 		orr	r3, r3, r2, lsl #24
 689 0032 8360     		str	r3, [r0, #8]
 344:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                    (ADC_CR_CALINDEX),
 345:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                    (cnt << ADC_CR_CALINDEX_Pos));
 346:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         pLinearCalib_Buffer[cnt] = (uint32_t)(READ_BIT(hadc->Instance->CALFACT2, ADC_CALFACT2_CALFA
 690              		.loc 1 346 9 discriminator 3 view .LVU207
 691              		.loc 1 346 47 is_stmt 0 discriminator 3 view .LVU208
 692 0034 2368     		ldr	r3, [r4]
 693 0036 D3F8C830 		ldr	r3, [r3, #200]
 694              		.loc 1 346 34 discriminator 3 view .LVU209
 695 003a 45F82230 		str	r3, [r5, r2, lsl #2]
 341:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
 696              		.loc 1 341 35 is_stmt 1 discriminator 3 view .LVU210
 341:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
 697              		.loc 1 341 38 is_stmt 0 discriminator 3 view .LVU211
 698 003e 0132     		adds	r2, r2, #1
 699              	.LVL59:
 700              	.L42:
 341:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
 701              		.loc 1 341 23 is_stmt 1 discriminator 1 view .LVU212
 341:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
 702              		.loc 1 341 7 is_stmt 0 discriminator 1 view .LVU213
 703 0040 082A     		cmp	r2, #8
 704 0042 F0D9     		bls	.L43
 705              	.LVL60:
 706              	.L41:
 347:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
 348:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
 349:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 350:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     tmp_hal_status = ADC_Disable(hadc);
 707              		.loc 1 350 5 is_stmt 1 view .LVU214
 708              		.loc 1 350 22 is_stmt 0 view .LVU215
 709 0044 2046     		mov	r0, r4
 710 0046 FFF7FEFF 		bl	ADC_Disable
 711              	.LVL61:
 712              	.L40:
 351:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
 352:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   else
 353:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   {
 354:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* ADC linear calibration not available on ADC4 */
 355:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     tmp_hal_status = HAL_ERROR;
 356:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
 357:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 358:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   return tmp_hal_status;
 713              		.loc 1 358 3 is_stmt 1 view .LVU216
 359:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** }
 714              		.loc 1 359 1 is_stmt 0 view .LVU217
 715 004a 38BD     		pop	{r3, r4, r5, pc}
 716              	.LVL62:
 717              	.L44:
 355:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
 718              		.loc 1 355 20 view .LVU218
 719 004c 0120     		movs	r0, #1
 720              	.LVL63:
 355:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
 721              		.loc 1 355 20 view .LVU219
 722 004e FCE7     		b	.L40
ARM GAS  /tmp/ccu598KY.s 			page 162


 723              	.L47:
 724              		.align	2
 725              	.L46:
 726 0050 00100246 		.word	1174540288
 727              		.cfi_endproc
 728              	.LFE347:
 730              		.section	.text.HAL_ADCEx_Calibration_SetValue,"ax",%progbits
 731              		.align	1
 732              		.global	HAL_ADCEx_Calibration_SetValue
 733              		.syntax unified
 734              		.thumb
 735              		.thumb_func
 737              	HAL_ADCEx_Calibration_SetValue:
 738              	.LVL64:
 739              	.LFB348:
 360:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 361:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** /**
 362:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @brief  Set the calibration factor to overwrite automatic conversion result.
 363:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         ADC must be enabled and no conversion is ongoing.
 364:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @param hadc ADC handle
 365:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @param SingleDiff This parameter can be only:
 366:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
 367:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
 368:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @param CalibrationFactor Calibration factor (range 0xFFFF for ADC1 and ADC2, range 0x7F for ADC
 369:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @retval HAL state
 370:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   */
 371:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** HAL_StatusTypeDef HAL_ADCEx_Calibration_SetValue(ADC_HandleTypeDef *hadc, uint32_t SingleDiff,
 372:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                                  uint32_t CalibrationFactor)
 373:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** {
 740              		.loc 1 373 1 is_stmt 1 view -0
 741              		.cfi_startproc
 742              		@ args = 0, pretend = 0, frame = 0
 743              		@ frame_needed = 0, uses_anonymous_args = 0
 374:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hal_status;
 744              		.loc 1 374 3 view .LVU221
 375:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   uint32_t tmp_adc_is_conversion_on_going_regular;
 745              		.loc 1 375 3 view .LVU222
 376:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   uint32_t tmp_adc_is_conversion_on_going_injected;
 746              		.loc 1 376 3 view .LVU223
 377:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 378:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Check the parameters */
 379:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 747              		.loc 1 379 3 view .LVU224
 380:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));
 748              		.loc 1 380 3 view .LVU225
 381:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   assert_param(IS_ADC_CALFACT(CalibrationFactor));
 749              		.loc 1 381 3 view .LVU226
 382:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 383:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   __HAL_LOCK(hadc);
 750              		.loc 1 383 3 view .LVU227
 751              		.loc 1 383 3 view .LVU228
 752 0000 90F87430 		ldrb	r3, [r0, #116]	@ zero_extendqisi2
 753 0004 012B     		cmp	r3, #1
 754 0006 4DD0     		beq	.L56
 373:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hal_status;
 755              		.loc 1 373 1 is_stmt 0 discriminator 2 view .LVU229
 756 0008 70B5     		push	{r4, r5, r6, lr}
ARM GAS  /tmp/ccu598KY.s 			page 163


 757              	.LCFI6:
 758              		.cfi_def_cfa_offset 16
 759              		.cfi_offset 4, -16
 760              		.cfi_offset 5, -12
 761              		.cfi_offset 6, -8
 762              		.cfi_offset 14, -4
 763 000a 0446     		mov	r4, r0
 764 000c 0D46     		mov	r5, r1
 765 000e 1646     		mov	r6, r2
 766              		.loc 1 383 3 is_stmt 1 discriminator 2 view .LVU230
 767 0010 0123     		movs	r3, #1
 768 0012 80F87430 		strb	r3, [r0, #116]
 769              		.loc 1 383 3 discriminator 2 view .LVU231
 384:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 385:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Verification of hardware constraints before modifying the calibration    */
 386:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* factors register: ADC must be enabled, no conversion on going.           */
 387:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 770              		.loc 1 387 3 discriminator 2 view .LVU232
 771              		.loc 1 387 79 is_stmt 0 discriminator 2 view .LVU233
 772 0016 0268     		ldr	r2, [r0]
 773              	.LVL65:
 774              	.LBB273:
 775              	.LBI273:
7994:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
7995:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
7996:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
7997:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
7998:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
7999:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
8000:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Operation_ADC_Group_Regular Operation on ADC hierarchical scope: group regu
8001:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
8002:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
8003:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
8004:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
8005:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Start ADC group regular conversion.
8006:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, this function is relevant for both
8007:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         internal trigger (SW start) and external trigger:
8008:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - If ADC trigger has been set to software start, ADC conversion
8009:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           starts immediately.
8010:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - If ADC trigger has been set to external trigger, ADC conversion
8011:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           will start at next trigger event (on the selected trigger edge)
8012:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           following the ADC start conversion command.
8013:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
8014:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
8015:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must be enabled without conversion on going on group regular,
8016:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         without conversion stop command on going on group regular,
8017:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         without ADC disable command on going.
8018:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
8019:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
8020:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
8021:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
8022:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
8023:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
8024:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
8025:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
8026:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
8027:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADSTART);
ARM GAS  /tmp/ccu598KY.s 			page 164


8028:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
8029:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
8030:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
8031:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Stop ADC group regular conversion.
8032:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
8033:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
8034:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must be enabled with conversion on going on group regular,
8035:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         without ADC disable command on going.
8036:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
8037:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
8038:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
8039:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
8040:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
8041:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
8042:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
8043:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
8044:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
8045:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(ADCx->CR,
8046:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****              ADC_CR_BITS_PROPERTY_RS,
8047:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****              ADC_CR_ADSTP);
8048:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
8049:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
8050:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
8051:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get ADC group regular conversion state.
8052:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
8053:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
8054:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval 0: no conversion is on going on ADC group regular.
8055:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
8056:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
 776              		.loc 2 8056 26 is_stmt 1 discriminator 2 view .LVU234
 777              	.LBB274:
8057:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
8058:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 778              		.loc 2 8058 3 discriminator 2 view .LVU235
 779              		.loc 2 8058 12 is_stmt 0 discriminator 2 view .LVU236
 780 0018 9368     		ldr	r3, [r2, #8]
 781              		.loc 2 8058 74 discriminator 2 view .LVU237
 782 001a 13F00403 		ands	r3, r3, #4
 783 001e 00D0     		beq	.L50
 784              		.loc 2 8058 74 view .LVU238
 785 0020 0123     		movs	r3, #1
 786              	.L50:
 787              	.LVL66:
 788              		.loc 2 8058 74 view .LVU239
 789              	.LBE274:
 790              	.LBE273:
 388:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 791              		.loc 1 388 3 is_stmt 1 view .LVU240
 792              	.LBB275:
 793              	.LBI275:
8059:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
8060:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
8061:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
8062:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get ADC group regular command of conversion stop state
8063:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CR       ADSTP          LL_ADC_REG_IsStopConversionOngoing
8064:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
8065:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval 0: no command of conversion stop is on going on ADC group regular.
ARM GAS  /tmp/ccu598KY.s 			page 165


8066:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
8067:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_IsStopConversionOngoing(const ADC_TypeDef *ADCx)
8068:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
8069:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return ((READ_BIT(ADCx->CR, ADC_CR_ADSTP) == (ADC_CR_ADSTP)) ? 1UL : 0UL);
8070:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
8071:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
8072:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
8073:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get ADC group regular conversion data, range fit for
8074:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         all ADC configurations: all ADC resolutions and
8075:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         all oversampling increased data width (for devices
8076:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         with feature oversampling).
8077:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData32
8078:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
8079:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Value between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
8080:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
8081:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_ReadConversionData32(const ADC_TypeDef *ADCx)
8082:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
8083:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
8084:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
8085:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
8086:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
8087:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get ADC group regular conversion data, range fit for
8088:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC resolution 16 bits.
8089:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   For devices with feature oversampling: Oversampling
8090:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         can increase data width, function for extended range
8091:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         may be needed: @ref LL_ADC_REG_ReadConversionData32.
8092:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData16
8093:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
8094:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0xFFFF
8095:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
8096:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData16(const ADC_TypeDef *ADCx)
8097:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
8098:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
8099:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
8100:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
8101:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
8102:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get ADC group regular conversion data, range fit for
8103:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC resolution 14 bits.
8104:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   For devices with feature oversampling: Oversampling
8105:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         can increase data width, function for extended range
8106:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         may be needed: @ref LL_ADC_REG_ReadConversionData32.
8107:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData14
8108:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
8109:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0x3FF
8110:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
8111:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData14(const ADC_TypeDef *ADCx)
8112:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
8113:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
8114:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
8115:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
8116:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
8117:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get ADC group regular conversion data, range fit for
8118:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC resolution 12 bits.
8119:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   For devices with feature oversampling: Oversampling
8120:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         can increase data width, function for extended range
8121:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         may be needed: @ref LL_ADC_REG_ReadConversionData32.
8122:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData12
ARM GAS  /tmp/ccu598KY.s 			page 166


8123:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
8124:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
8125:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
8126:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData12(const ADC_TypeDef *ADCx)
8127:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
8128:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
8129:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
8130:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
8131:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
8132:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get ADC group regular conversion data, range fit for
8133:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC resolution 10 bits.
8134:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   For devices with feature oversampling: Oversampling
8135:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         can increase data width, function for extended range
8136:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         may be needed: @ref LL_ADC_REG_ReadConversionData32.
8137:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData10
8138:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
8139:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0x3FF
8140:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
8141:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData10(const ADC_TypeDef *ADCx)
8142:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
8143:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
8144:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
8145:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
8146:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
8147:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get ADC group regular conversion data, range fit for
8148:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC resolution 8 bits.
8149:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   For devices with feature oversampling: Oversampling
8150:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         can increase data width, function for extended range
8151:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         may be needed: @ref LL_ADC_REG_ReadConversionData32.
8152:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData8
8153:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
8154:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0xFF
8155:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
8156:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint8_t LL_ADC_REG_ReadConversionData8(const ADC_TypeDef *ADCx)
8157:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
8158:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return (uint8_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
8159:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
8160:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
8161:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
8162:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
8163:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get ADC multimode conversion data of ADC master, ADC slave
8164:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         or raw data with ADC master and slave concatenated.
8165:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   If raw data with ADC master and slave concatenated is retrieved,
8166:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         a macro is available to get the conversion data of
8167:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC master or ADC slave: see helper macro
8168:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @ref __LL_ADC_MULTI_CONV_DATA_MASTER_SLAVE().
8169:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (however this macro is mainly intended for multimode
8170:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         transfer by DMA, because this function can do the same
8171:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         by getting multimode conversion data of ADC master or ADC slave
8172:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         separately).
8173:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CDR      RDATA_MST      LL_ADC_REG_ReadMultiConversionData32
8174:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         CDR      RDATA_SLV      LL_ADC_REG_ReadMultiConversionData32
8175:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
8176:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
8177:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ConversionData This parameter can be one of the following values:
8178:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_MASTER
8179:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_SLAVE
ARM GAS  /tmp/ccu598KY.s 			page 167


8180:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_MASTER_SLAVE
8181:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval Value between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
8182:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
8183:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_ReadMultiConversionData32(const ADC_Common_TypeDef *ADCxy_COMMO
8184:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                               uint32_t ConversionData)
8185:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
8186:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCxy_COMMON->CDR, ConversionData) >> (POSITION_VAL(ConversionData) & 
8187:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
8188:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** #endif /* ADC_MULTIMODE_SUPPORT */
8189:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
8190:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @}
8191:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
8192:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
8193:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Operation_ADC_Group_Injected Operation on ADC hierarchical scope: group inj
8194:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @{
8195:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
8196:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
8197:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
8198:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Start ADC group injected conversion.
8199:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, this function is relevant for both
8200:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         internal trigger (SW start) and external trigger:
8201:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - If ADC trigger has been set to software start, ADC conversion
8202:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           starts immediately.
8203:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         - If ADC trigger has been set to external trigger, ADC conversion
8204:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           will start at next trigger event (on the selected trigger edge)
8205:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *           following the ADC start conversion command.
8206:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
8207:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
8208:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must be enabled without conversion on going on group injected,
8209:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         without conversion stop command on going on group injected,
8210:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         without ADC disable command on going.
8211:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CR       JADSTART       LL_ADC_INJ_StartConversion
8212:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
8213:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
8214:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
8215:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_StartConversion(ADC_TypeDef *ADCx)
8216:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
8217:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
8218:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
8219:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
8220:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_JADSTART);
8221:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
8222:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
8223:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
8224:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Stop ADC group injected conversion.
8225:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
8226:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC state:
8227:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         ADC must be enabled with conversion on going on group injected,
8228:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   *         without ADC disable command on going.
8229:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
8230:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
8231:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval None
8232:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
8233:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
8234:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
8235:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
8236:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
ARM GAS  /tmp/ccu598KY.s 			page 168


8237:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
8238:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_JADSTP);
8239:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
8240:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
8241:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** /**
8242:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @brief  Get ADC group injected conversion state.
8243:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
8244:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @param  ADCx ADC instance
8245:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   * @retval 0: no conversion is on going on ADC group injected.
8246:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   */
8247:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
 794              		.loc 2 8247 26 view .LVU241
 795              	.LBB276:
8248:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
8249:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 796              		.loc 2 8249 3 view .LVU242
 797              		.loc 2 8249 12 is_stmt 0 view .LVU243
 798 0022 9068     		ldr	r0, [r2, #8]
 799              	.LVL67:
 800              		.loc 2 8249 76 view .LVU244
 801 0024 10F00800 		ands	r0, r0, #8
 802 0028 00D0     		beq	.L51
 803 002a 0120     		movs	r0, #1
 804              	.L51:
 805              	.LVL68:
 806              		.loc 2 8249 76 view .LVU245
 807              	.LBE276:
 808              	.LBE275:
 389:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 390:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 809              		.loc 1 390 3 is_stmt 1 view .LVU246
 810              		.loc 1 390 6 is_stmt 0 view .LVU247
 811 002c 03B9     		cbnz	r3, .L52
 391:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       && (tmp_adc_is_conversion_on_going_injected == 0UL)
 812              		.loc 1 391 7 view .LVU248
 813 002e 60B1     		cbz	r0, .L61
 814              	.L52:
 392:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****      )
 393:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   {
 394:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Enable the ADC to be able to set the calibration factor */
 395:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     tmp_hal_status = ADC_Enable(hadc);
 396:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 397:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     if (tmp_hal_status == HAL_OK)
 398:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
 399:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Set the selected ADC calibration value */
 400:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       LL_ADC_SetCalibrationOffsetFactor(hadc->Instance, SingleDiff, CalibrationFactor);
 401:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 402:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       tmp_hal_status = ADC_Disable(hadc);
 403:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
 404:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
 405:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   else
 406:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   {
 407:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Update ADC state machine */
 408:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 815              		.loc 1 408 5 is_stmt 1 view .LVU249
 816 0030 A36F     		ldr	r3, [r4, #120]
 817              	.LVL69:
ARM GAS  /tmp/ccu598KY.s 			page 169


 818              		.loc 1 408 5 is_stmt 0 view .LVU250
 819 0032 43F02003 		orr	r3, r3, #32
 820 0036 A367     		str	r3, [r4, #120]
 409:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Update ADC error code */
 410:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 821              		.loc 1 410 5 is_stmt 1 view .LVU251
 822 0038 E36F     		ldr	r3, [r4, #124]
 823 003a 43F00103 		orr	r3, r3, #1
 824 003e E367     		str	r3, [r4, #124]
 411:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 412:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Update ADC state machine to error */
 413:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     tmp_hal_status = HAL_ERROR;
 825              		.loc 1 413 5 view .LVU252
 826              	.LVL70:
 827              		.loc 1 413 20 is_stmt 0 view .LVU253
 828 0040 0120     		movs	r0, #1
 829              	.LVL71:
 830              	.L53:
 414:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
 415:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 416:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   __HAL_UNLOCK(hadc);
 831              		.loc 1 416 3 is_stmt 1 view .LVU254
 832              		.loc 1 416 3 view .LVU255
 833 0042 0023     		movs	r3, #0
 834 0044 84F87430 		strb	r3, [r4, #116]
 835              		.loc 1 416 3 view .LVU256
 417:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 418:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   return tmp_hal_status;
 836              		.loc 1 418 3 view .LVU257
 419:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** }
 837              		.loc 1 419 1 is_stmt 0 view .LVU258
 838 0048 70BD     		pop	{r4, r5, r6, pc}
 839              	.LVL72:
 840              	.L61:
 395:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 841              		.loc 1 395 5 is_stmt 1 view .LVU259
 395:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 842              		.loc 1 395 22 is_stmt 0 view .LVU260
 843 004a 2046     		mov	r0, r4
 844              	.LVL73:
 395:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 845              		.loc 1 395 22 view .LVU261
 846 004c FFF7FEFF 		bl	ADC_Enable
 847              	.LVL74:
 397:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
 848              		.loc 1 397 5 is_stmt 1 view .LVU262
 397:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
 849              		.loc 1 397 8 is_stmt 0 view .LVU263
 850 0050 0028     		cmp	r0, #0
 851 0052 F6D1     		bne	.L53
 400:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 852              		.loc 1 400 7 is_stmt 1 view .LVU264
 853 0054 2268     		ldr	r2, [r4]
 854              	.LVL75:
 855              	.LBB277:
 856              	.LBI277:
3205:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                        uint32_t CalibrationFactor)
ARM GAS  /tmp/ccu598KY.s 			page 170


 857              		.loc 2 3205 22 view .LVU265
 858              	.LBB278:
3208:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
 859              		.loc 2 3208 3 view .LVU266
3208:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
 860              		.loc 2 3208 6 is_stmt 0 view .LVU267
 861 0056 144B     		ldr	r3, .L62
 862 0058 9A42     		cmp	r2, r3
 863 005a 1BD0     		beq	.L54
3212:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     MODIFY_REG(ADCx->CALFACT2,
 864              		.loc 2 3212 5 is_stmt 1 view .LVU268
 865 005c 9368     		ldr	r3, [r2, #8]
 866 005e 23F07063 		bic	r3, r3, #251658240
 867 0062 9360     		str	r3, [r2, #8]
3213:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                SingleDiff & ADC_SINGLEDIFF_CALIB_FACTOR_MASK,
 868              		.loc 2 3213 5 view .LVU269
 869 0064 D2F8C810 		ldr	r1, [r2, #200]
 870 0068 21EA0501 		bic	r1, r1, r5
 871 006c ABB2     		uxth	r3, r5
 872 006e DB43     		mvns	r3, r3
 873 0070 03EA1535 		and	r5, r3, r5, lsr #12
 874              	.LVL76:
3213:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                SingleDiff & ADC_SINGLEDIFF_CALIB_FACTOR_MASK,
 875              		.loc 2 3213 5 is_stmt 0 view .LVU270
 876 0074 05F01005 		and	r5, r5, #16
 877 0078 AE40     		lsls	r6, r6, r5
 878              	.LVL77:
3213:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                SingleDiff & ADC_SINGLEDIFF_CALIB_FACTOR_MASK,
 879              		.loc 2 3213 5 view .LVU271
 880 007a 0E43     		orrs	r6, r6, r1
 881 007c C2F8C860 		str	r6, [r2, #200]
3218:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
 882              		.loc 2 3218 5 is_stmt 1 view .LVU272
 883 0080 D2F8C430 		ldr	r3, [r2, #196]
 884 0084 43F08073 		orr	r3, r3, #16777216
 885 0088 C2F8C430 		str	r3, [r2, #196]
 886              	.L55:
 887              	.LVL78:
3218:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
 888              		.loc 2 3218 5 is_stmt 0 view .LVU273
 889              	.LBE278:
 890              	.LBE277:
 402:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
 891              		.loc 1 402 7 is_stmt 1 view .LVU274
 402:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
 892              		.loc 1 402 24 is_stmt 0 view .LVU275
 893 008c 2046     		mov	r0, r4
 894              	.LVL79:
 402:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
 895              		.loc 1 402 24 view .LVU276
 896 008e FFF7FEFF 		bl	ADC_Disable
 897              	.LVL80:
 402:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
 898              		.loc 1 402 24 view .LVU277
 899 0092 D6E7     		b	.L53
 900              	.LVL81:
 901              	.L54:
ARM GAS  /tmp/ccu598KY.s 			page 171


 902              	.LBB280:
 903              	.LBB279:
3222:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
 904              		.loc 2 3222 5 is_stmt 1 view .LVU278
 905 0094 D2F8C430 		ldr	r3, [r2, #196]
 906 0098 23F07F03 		bic	r3, r3, #127
 907 009c 1E43     		orrs	r6, r6, r3
 908              	.LVL82:
3222:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
 909              		.loc 2 3222 5 is_stmt 0 view .LVU279
 910 009e C2F8C460 		str	r6, [r2, #196]
 911 00a2 F3E7     		b	.L55
 912              	.LVL83:
 913              	.L56:
 914              	.LCFI7:
 915              		.cfi_def_cfa_offset 0
 916              		.cfi_restore 4
 917              		.cfi_restore 5
 918              		.cfi_restore 6
 919              		.cfi_restore 14
3222:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   }
 920              		.loc 2 3222 5 view .LVU280
 921              	.LBE279:
 922              	.LBE280:
 383:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 923              		.loc 1 383 3 view .LVU281
 924 00a4 0220     		movs	r0, #2
 925              	.LVL84:
 926              		.loc 1 419 1 view .LVU282
 927 00a6 7047     		bx	lr
 928              	.L63:
 929              		.align	2
 930              	.L62:
 931 00a8 00100246 		.word	1174540288
 932              		.cfi_endproc
 933              	.LFE348:
 935              		.section	.text.HAL_ADCEx_LinearCalibration_SetValue,"ax",%progbits
 936              		.align	1
 937              		.global	HAL_ADCEx_LinearCalibration_SetValue
 938              		.syntax unified
 939              		.thumb
 940              		.thumb_func
 942              	HAL_ADCEx_LinearCalibration_SetValue:
 943              	.LVL85:
 944              	.LFB349:
 420:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 421:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** /**
 422:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @brief  Set the linear calibration factor
 423:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @param  hadc                  ADC handle
 424:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @param  pLinearCalib_Buffer   Linear calibration factor (table of 9 elements)
 425:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @retval HAL state
 426:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   */
 427:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** HAL_StatusTypeDef HAL_ADCEx_LinearCalibration_SetValue(ADC_HandleTypeDef *hadc, uint32_t *pLinearCa
 428:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** {
 945              		.loc 1 428 1 is_stmt 1 view -0
 946              		.cfi_startproc
 947              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccu598KY.s 			page 172


 948              		@ frame_needed = 0, uses_anonymous_args = 0
 949              		.loc 1 428 1 is_stmt 0 view .LVU284
 950 0000 38B5     		push	{r3, r4, r5, lr}
 951              	.LCFI8:
 952              		.cfi_def_cfa_offset 16
 953              		.cfi_offset 3, -16
 954              		.cfi_offset 4, -12
 955              		.cfi_offset 5, -8
 956              		.cfi_offset 14, -4
 429:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   uint32_t cnt;
 957              		.loc 1 429 3 is_stmt 1 view .LVU285
 430:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hal_status;
 958              		.loc 1 430 3 view .LVU286
 431:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 432:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Check the parameters */
 433:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 959              		.loc 1 433 3 view .LVU287
 434:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 435:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   if (hadc->Instance != ADC4)
 960              		.loc 1 435 3 view .LVU288
 961              		.loc 1 435 11 is_stmt 0 view .LVU289
 962 0002 0268     		ldr	r2, [r0]
 963              		.loc 1 435 6 view .LVU290
 964 0004 1E4B     		ldr	r3, .L75
 965 0006 9A42     		cmp	r2, r3
 966 0008 38D0     		beq	.L70
 967 000a 0446     		mov	r4, r0
 968 000c 0D46     		mov	r5, r1
 436:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   {
 437:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     tmp_hal_status = ADC_Enable(hadc);
 969              		.loc 1 437 5 is_stmt 1 view .LVU291
 970              		.loc 1 437 22 is_stmt 0 view .LVU292
 971 000e FFF7FEFF 		bl	ADC_Enable
 972              	.LVL86:
 438:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 439:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     if (tmp_hal_status == HAL_OK)
 973              		.loc 1 439 5 is_stmt 1 view .LVU293
 974              		.loc 1 439 8 is_stmt 0 view .LVU294
 975 0012 A0BB     		cbnz	r0, .L65
 440:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
 441:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Note: Bitfields ADC_CALFACT_LATCH_COEF and ADC_CALFACT_CAPTURE_COEF have property "wr1",
 442:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                therefore they are not cleared in this function. */
 443:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       for (cnt = 0UL; cnt <= 7UL; cnt++)
 976              		.loc 1 443 16 view .LVU295
 977 0014 0023     		movs	r3, #0
 978 0016 0EE0     		b	.L66
 979              	.LVL87:
 980              	.L74:
 444:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
 445:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         MODIFY_REG(hadc->Instance->CR,
 446:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                    (ADC_CR_CALINDEX),
 447:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                    (cnt << ADC_CR_CALINDEX_Pos));
 448:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 449:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         if (cnt == 7UL)
 450:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         {
 451:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           /* Specific case for linearity factor 7 and internal offset: must be concatenated */
 452:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           MODIFY_REG(hadc->Instance->CALFACT2,
ARM GAS  /tmp/ccu598KY.s 			page 173


 981              		.loc 1 452 11 is_stmt 1 view .LVU296
 982 0018 2068     		ldr	r0, [r4]
 983 001a D0F8C820 		ldr	r2, [r0, #200]
 984 001e 55F82310 		ldr	r1, [r5, r3, lsl #2]
 985 0022 5A1C     		adds	r2, r3, #1
 986 0024 55F82220 		ldr	r2, [r5, r2, lsl #2]
 987 0028 120A     		lsrs	r2, r2, #8
 988 002a 02F47F02 		and	r2, r2, #16711680
 989 002e 0A43     		orrs	r2, r2, r1
 990 0030 C0F8C820 		str	r2, [r0, #200]
 991              	.L68:
 443:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
 992              		.loc 1 443 35 discriminator 2 view .LVU297
 443:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
 993              		.loc 1 443 38 is_stmt 0 discriminator 2 view .LVU298
 994 0034 0133     		adds	r3, r3, #1
 995              	.LVL88:
 996              	.L66:
 443:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
 997              		.loc 1 443 23 is_stmt 1 discriminator 1 view .LVU299
 443:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
 998              		.loc 1 443 7 is_stmt 0 discriminator 1 view .LVU300
 999 0036 072B     		cmp	r3, #7
 1000 0038 10D8     		bhi	.L73
 445:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                    (ADC_CR_CALINDEX),
 1001              		.loc 1 445 9 is_stmt 1 view .LVU301
 1002 003a 2068     		ldr	r0, [r4]
 1003 003c 8268     		ldr	r2, [r0, #8]
 1004 003e 22F07062 		bic	r2, r2, #251658240
 1005 0042 42EA0362 		orr	r2, r2, r3, lsl #24
 1006 0046 8260     		str	r2, [r0, #8]
 449:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         {
 1007              		.loc 1 449 9 view .LVU302
 449:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         {
 1008              		.loc 1 449 12 is_stmt 0 view .LVU303
 1009 0048 072B     		cmp	r3, #7
 1010 004a E5D0     		beq	.L74
 453:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                      ADC_CALFACT2_CALFACT,
 454:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                      pLinearCalib_Buffer[cnt] | ((pLinearCalib_Buffer[cnt + 1UL] & 0xFF000000UL) >>
 455:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         }
 456:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         else
 457:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         {
 458:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           MODIFY_REG(hadc->Instance->CALFACT2, ADC_CALFACT2_CALFACT, pLinearCalib_Buffer[cnt]);
 1011              		.loc 1 458 11 is_stmt 1 view .LVU304
 1012 004c 2268     		ldr	r2, [r4]
 1013 004e D2F8C810 		ldr	r1, [r2, #200]
 1014 0052 55F82310 		ldr	r1, [r5, r3, lsl #2]
 1015 0056 C2F8C810 		str	r1, [r2, #200]
 1016 005a EBE7     		b	.L68
 1017              	.L73:
 459:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         }
 460:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
 461:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 462:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       SET_BIT(hadc->Instance->CALFACT, ADC_CALFACT_LATCH_COEF);
 1018              		.loc 1 462 7 view .LVU305
 1019 005c 2268     		ldr	r2, [r4]
 1020 005e D2F8C430 		ldr	r3, [r2, #196]
ARM GAS  /tmp/ccu598KY.s 			page 174


 1021              	.LVL89:
 1022              		.loc 1 462 7 is_stmt 0 view .LVU306
 1023 0062 43F08073 		orr	r3, r3, #16777216
 1024 0066 C2F8C430 		str	r3, [r2, #196]
 463:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       CLEAR_BIT(hadc->Instance->CR, ADC_CR_CALINDEX);
 1025              		.loc 1 463 7 is_stmt 1 view .LVU307
 1026 006a 2268     		ldr	r2, [r4]
 1027 006c 9368     		ldr	r3, [r2, #8]
 1028 006e 23F07063 		bic	r3, r3, #251658240
 1029 0072 9360     		str	r3, [r2, #8]
 464:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 465:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       tmp_hal_status = ADC_Disable(hadc);
 1030              		.loc 1 465 7 view .LVU308
 1031              		.loc 1 465 24 is_stmt 0 view .LVU309
 1032 0074 2046     		mov	r0, r4
 1033 0076 FFF7FEFF 		bl	ADC_Disable
 1034              	.LVL90:
 1035              		.loc 1 465 24 view .LVU310
 1036 007a 00E0     		b	.L65
 1037              	.LVL91:
 1038              	.L70:
 466:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
 467:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
 468:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   else
 469:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   {
 470:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* ADC linear calibration not available on ADC4 */
 471:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     tmp_hal_status = HAL_ERROR;
 1039              		.loc 1 471 20 view .LVU311
 1040 007c 0120     		movs	r0, #1
 1041              	.LVL92:
 1042              	.L65:
 472:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
 473:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 474:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   return tmp_hal_status;
 1043              		.loc 1 474 3 is_stmt 1 view .LVU312
 475:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** }
 1044              		.loc 1 475 1 is_stmt 0 view .LVU313
 1045 007e 38BD     		pop	{r3, r4, r5, pc}
 1046              	.L76:
 1047              		.align	2
 1048              	.L75:
 1049 0080 00100246 		.word	1174540288
 1050              		.cfi_endproc
 1051              	.LFE349:
 1053              		.section	.text.HAL_ADCEx_InjectedStart,"ax",%progbits
 1054              		.align	1
 1055              		.global	HAL_ADCEx_InjectedStart
 1056              		.syntax unified
 1057              		.thumb
 1058              		.thumb_func
 1060              	HAL_ADCEx_InjectedStart:
 1061              	.LVL93:
 1062              	.LFB350:
 476:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 477:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** /**
 478:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @brief  Enable ADC, start conversion of injected group.
 479:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @note   Interruptions enabled in this function: None.
ARM GAS  /tmp/ccu598KY.s 			page 175


 480:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @note   Case of multimode enabled when multimode feature is available:
 481:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         HAL_ADCEx_InjectedStart() API must be called for ADC slave first,
 482:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         then for ADC master.
 483:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         For ADC slave, ADC is enabled only (conversion is not started).
 484:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         For ADC master, ADC is enabled and multimode conversion is started.
 485:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @param hadc ADC handle.
 486:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @retval HAL status
 487:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   */
 488:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** HAL_StatusTypeDef HAL_ADCEx_InjectedStart(ADC_HandleTypeDef *hadc)
 489:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** {
 1063              		.loc 1 489 1 is_stmt 1 view -0
 1064              		.cfi_startproc
 1065              		@ args = 0, pretend = 0, frame = 0
 1066              		@ frame_needed = 0, uses_anonymous_args = 0
 490:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hal_status;
 1067              		.loc 1 490 3 view .LVU315
 491:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** #if defined(ADC_MULTIMODE_SUPPORT)
 492:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 493:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** #endif /* ADC_MULTIMODE_SUPPORT */
 494:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 495:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Check the parameters */
 496:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 1068              		.loc 1 496 3 view .LVU316
 497:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 498:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 1069              		.loc 1 498 3 view .LVU317
 1070              		.loc 1 498 42 is_stmt 0 view .LVU318
 1071 0000 0368     		ldr	r3, [r0]
 1072              	.LVL94:
 1073              	.LBB281:
 1074              	.LBI281:
8247:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
 1075              		.loc 2 8247 26 is_stmt 1 view .LVU319
 1076              	.LBB282:
 1077              		.loc 2 8249 3 view .LVU320
 1078              		.loc 2 8249 12 is_stmt 0 view .LVU321
 1079 0002 9B68     		ldr	r3, [r3, #8]
 1080              	.LVL95:
 1081              		.loc 2 8249 76 view .LVU322
 1082 0004 13F0080F 		tst	r3, #8
 1083 0008 2CD1     		bne	.L80
 1084              	.LBE282:
 1085              	.LBE281:
 489:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hal_status;
 1086              		.loc 1 489 1 view .LVU323
 1087 000a 10B5     		push	{r4, lr}
 1088              	.LCFI9:
 1089              		.cfi_def_cfa_offset 8
 1090              		.cfi_offset 4, -8
 1091              		.cfi_offset 14, -4
 1092 000c 0446     		mov	r4, r0
 1093              	.LVL96:
 499:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   {
 500:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     tmp_hal_status = HAL_BUSY;
 501:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
 502:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   else
 503:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   {
ARM GAS  /tmp/ccu598KY.s 			page 176


 504:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* In case of software trigger detection enabled, JQDIS must be set
 505:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       (which can be done only if ADSTART and JADSTART are both cleared).
 506:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****        If JQDIS is not set at that point, returns an error
 507:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****        - since software trigger detection is disabled. User needs to
 508:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****        resort to HAL_ADCEx_DisableInjectedQueue() API to set JQDIS.
 509:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****        - or (if JQDIS is intentionally reset) since JEXTEN = 0 which means
 510:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****          the queue is empty */
 511:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 512:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     __HAL_LOCK(hadc);
 1094              		.loc 1 512 5 is_stmt 1 view .LVU324
 1095              		.loc 1 512 5 view .LVU325
 1096 000e 90F87430 		ldrb	r3, [r0, #116]	@ zero_extendqisi2
 1097 0012 012B     		cmp	r3, #1
 1098 0014 28D0     		beq	.L81
 1099              		.loc 1 512 5 discriminator 2 view .LVU326
 1100 0016 0123     		movs	r3, #1
 1101 0018 80F87430 		strb	r3, [r0, #116]
 1102              		.loc 1 512 5 discriminator 2 view .LVU327
 513:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 514:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Enable the ADC peripheral */
 515:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     tmp_hal_status = ADC_Enable(hadc);
 1103              		.loc 1 515 5 discriminator 2 view .LVU328
 1104              		.loc 1 515 22 is_stmt 0 discriminator 2 view .LVU329
 1105 001c FFF7FEFF 		bl	ADC_Enable
 1106              	.LVL97:
 516:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 517:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Start conversion if ADC is effectively enabled */
 518:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     if (tmp_hal_status == HAL_OK)
 1107              		.loc 1 518 5 is_stmt 1 discriminator 2 view .LVU330
 1108              		.loc 1 518 8 is_stmt 0 discriminator 2 view .LVU331
 1109 0020 E0B9     		cbnz	r0, .L79
 519:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
 520:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Clear ADC error code */
 521:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       ADC_CLEAR_ERRORCODE(hadc);
 1110              		.loc 1 521 7 is_stmt 1 view .LVU332
 1111 0022 0022     		movs	r2, #0
 1112 0024 E267     		str	r2, [r4, #124]
 522:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 523:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Set ADC state                                                        */
 524:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* - Clear state bitfield related to injected group conversion results  */
 525:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* - Set state bitfield related to injected operation                   */
 526:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_READY | HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ
 1113              		.loc 1 526 7 view .LVU333
 1114 0026 A36F     		ldr	r3, [r4, #120]
 1115 0028 23F44053 		bic	r3, r3, #12288
 1116 002c 23F00103 		bic	r3, r3, #1
 1117 0030 43F48053 		orr	r3, r3, #4096
 1118 0034 A367     		str	r3, [r4, #120]
 527:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 528:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** #if defined(ADC_MULTIMODE_SUPPORT)
 529:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
 530:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         - if ADC instance is master or if multimode feature is not available
 531:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         - if multimode setting is disabled (ADC instance slave in independent mode) */
 532:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 533:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 534:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****          )
 535:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
ARM GAS  /tmp/ccu598KY.s 			page 177


 536:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 537:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
 538:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** #endif /* ADC_MULTIMODE_SUPPORT */
 539:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 540:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Clear ADC group injected group conversion flag */
 541:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* (To ensure of no unknown state from potential previous ADC operations) */
 542:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 1119              		.loc 1 542 7 view .LVU334
 1120 0036 2368     		ldr	r3, [r4]
 1121 0038 6021     		movs	r1, #96
 1122 003a 1960     		str	r1, [r3]
 543:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 544:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Unlock before starting ADC conversions: in case of potential         */
 545:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* interruption, to let the process to ADC IRQ Handler.                 */
 546:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       __HAL_UNLOCK(hadc);
 1123              		.loc 1 546 7 view .LVU335
 1124              		.loc 1 546 7 view .LVU336
 1125 003c 84F87420 		strb	r2, [r4, #116]
 1126              		.loc 1 546 7 view .LVU337
 547:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 548:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Enable conversion of injected group, if automatic injected conversion  */
 549:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* is disabled.                                                           */
 550:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* If software start has been selected, conversion starts immediately.    */
 551:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* If external trigger has been selected, conversion will start at next   */
 552:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* trigger event.                                                         */
 553:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Case of multimode enabled (when multimode feature is available):       */
 554:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* if ADC is slave,                                                       */
 555:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /*    - ADC is enabled only (conversion is not started),                  */
 556:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /*    - if multimode only concerns regular conversion, ADC is enabled     */
 557:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /*     and conversion is started.                                         */
 558:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* If ADC is master or independent,                                       */
 559:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /*    - ADC is enabled and conversion is started.                         */
 560:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** #if defined(ADC_MULTIMODE_SUPPORT)
 561:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 562:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 563:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 564:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 565:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****          )
 566:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
 567:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         /* ADC instance is not a multimode slave instance with multimode injected conversions enabl
 568:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 569:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         {
 570:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           LL_ADC_INJ_StartConversion(hadc->Instance);
 571:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         }
 572:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
 573:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       else
 574:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
 575:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         /* ADC instance is not a multimode slave instance with multimode injected conversions enabl
 576:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 577:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
 578:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** #else
 579:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 1127              		.loc 1 579 7 view .LVU338
 1128              		.loc 1 579 38 is_stmt 0 view .LVU339
 1129 0040 2268     		ldr	r2, [r4]
 1130              	.LVL98:
 1131              	.LBB283:
ARM GAS  /tmp/ccu598KY.s 			page 178


 1132              	.LBI283:
6015:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
 1133              		.loc 2 6015 26 is_stmt 1 view .LVU340
 1134              	.LBB284:
6017:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 1135              		.loc 2 6017 3 view .LVU341
6017:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 1136              		.loc 2 6017 21 is_stmt 0 view .LVU342
 1137 0042 D368     		ldr	r3, [r2, #12]
 1138              	.LVL99:
6017:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 1139              		.loc 2 6017 21 view .LVU343
 1140              	.LBE284:
 1141              	.LBE283:
 1142              		.loc 1 579 10 view .LVU344
 1143 0044 13F0007F 		tst	r3, #33554432
 1144 0048 0BD1     		bne	.L78
 580:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
 581:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         LL_ADC_INJ_StartConversion(hadc->Instance);
 1145              		.loc 1 581 9 is_stmt 1 view .LVU345
 1146              	.LVL100:
 1147              	.LBB285:
 1148              	.LBI285:
8215:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
 1149              		.loc 2 8215 22 view .LVU346
 1150              	.LBB286:
8220:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 1151              		.loc 2 8220 3 view .LVU347
 1152 004a 9368     		ldr	r3, [r2, #8]
 1153 004c 23F00043 		bic	r3, r3, #-2147483648
 1154 0050 23F03F03 		bic	r3, r3, #63
 1155 0054 43F00803 		orr	r3, r3, #8
 1156 0058 9360     		str	r3, [r2, #8]
8221:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 1157              		.loc 2 8221 1 is_stmt 0 view .LVU348
 1158 005a 02E0     		b	.L78
 1159              	.LVL101:
 1160              	.L79:
8221:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 1161              		.loc 2 8221 1 view .LVU349
 1162              	.LBE286:
 1163              	.LBE285:
 582:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
 583:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** #endif /* ADC_MULTIMODE_SUPPORT */
 584:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 585:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
 586:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     else
 587:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
 588:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       __HAL_UNLOCK(hadc);
 1164              		.loc 1 588 7 is_stmt 1 view .LVU350
 1165              		.loc 1 588 7 view .LVU351
 1166 005c 0023     		movs	r3, #0
 1167 005e 84F87430 		strb	r3, [r4, #116]
 1168              	.LVL102:
 1169              	.L78:
 589:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
 590:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
ARM GAS  /tmp/ccu598KY.s 			page 179


 591:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 592:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   return tmp_hal_status;
 593:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** }
 1170              		.loc 1 593 1 is_stmt 0 view .LVU352
 1171 0062 10BD     		pop	{r4, pc}
 1172              	.LVL103:
 1173              	.L80:
 1174              	.LCFI10:
 1175              		.cfi_def_cfa_offset 0
 1176              		.cfi_restore 4
 1177              		.cfi_restore 14
 500:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
 1178              		.loc 1 500 20 view .LVU353
 1179 0064 0220     		movs	r0, #2
 1180              	.LVL104:
 1181              		.loc 1 593 1 view .LVU354
 1182 0066 7047     		bx	lr
 1183              	.LVL105:
 1184              	.L81:
 1185              	.LCFI11:
 1186              		.cfi_def_cfa_offset 8
 1187              		.cfi_offset 4, -8
 1188              		.cfi_offset 14, -4
 512:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 1189              		.loc 1 512 5 view .LVU355
 1190 0068 0220     		movs	r0, #2
 1191              	.LVL106:
 512:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 1192              		.loc 1 512 5 view .LVU356
 1193 006a FAE7     		b	.L78
 1194              		.cfi_endproc
 1195              	.LFE350:
 1197              		.section	.text.HAL_ADCEx_InjectedStop,"ax",%progbits
 1198              		.align	1
 1199              		.global	HAL_ADCEx_InjectedStop
 1200              		.syntax unified
 1201              		.thumb
 1202              		.thumb_func
 1204              	HAL_ADCEx_InjectedStop:
 1205              	.LVL107:
 1206              	.LFB351:
 594:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 595:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** /**
 596:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @brief  Stop conversion of injected channels. Disable ADC peripheral if
 597:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         no regular conversion is on going.
 598:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @note   If ADC must be disabled and if conversion is on going on
 599:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         regular group, function HAL_ADC_Stop must be used to stop both
 600:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         injected and regular groups, and disable the ADC.
 601:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @note   If injected group mode auto-injection is enabled,
 602:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         function HAL_ADC_Stop must be used.
 603:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @note   In case of multimode enabled (when multimode feature is available),
 604:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         HAL_ADCEx_InjectedStop() must be called for ADC master first, then for ADC slave.
 605:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         For ADC master, conversion is stopped and ADC is disabled.
 606:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         For ADC slave, ADC is disabled only (conversion stop of ADC master
 607:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         has already stopped conversion of ADC slave).
 608:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @param hadc ADC handle.
 609:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @retval HAL status
ARM GAS  /tmp/ccu598KY.s 			page 180


 610:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   */
 611:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** HAL_StatusTypeDef HAL_ADCEx_InjectedStop(ADC_HandleTypeDef *hadc)
 612:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** {
 1207              		.loc 1 612 1 is_stmt 1 view -0
 1208              		.cfi_startproc
 1209              		@ args = 0, pretend = 0, frame = 0
 1210              		@ frame_needed = 0, uses_anonymous_args = 0
 613:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hal_status;
 1211              		.loc 1 613 3 view .LVU358
 614:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 615:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Check the parameters */
 616:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 1212              		.loc 1 616 3 view .LVU359
 617:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 618:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   __HAL_LOCK(hadc);
 1213              		.loc 1 618 3 view .LVU360
 1214              		.loc 1 618 3 view .LVU361
 1215 0000 90F87430 		ldrb	r3, [r0, #116]	@ zero_extendqisi2
 1216 0004 012B     		cmp	r3, #1
 1217 0006 23D0     		beq	.L90
 612:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hal_status;
 1218              		.loc 1 612 1 is_stmt 0 discriminator 2 view .LVU362
 1219 0008 10B5     		push	{r4, lr}
 1220              	.LCFI12:
 1221              		.cfi_def_cfa_offset 8
 1222              		.cfi_offset 4, -8
 1223              		.cfi_offset 14, -4
 1224 000a 0446     		mov	r4, r0
 1225              		.loc 1 618 3 is_stmt 1 discriminator 2 view .LVU363
 1226 000c 0123     		movs	r3, #1
 1227 000e 80F87430 		strb	r3, [r0, #116]
 1228              		.loc 1 618 3 discriminator 2 view .LVU364
 619:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 620:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* 1. Stop potential conversion on going on injected group only. */
 621:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   tmp_hal_status = ADC_ConversionStop(hadc, ADC_INJECTED_GROUP);
 1229              		.loc 1 621 3 discriminator 2 view .LVU365
 1230              		.loc 1 621 20 is_stmt 0 discriminator 2 view .LVU366
 1231 0012 0221     		movs	r1, #2
 1232 0014 FFF7FEFF 		bl	ADC_ConversionStop
 1233              	.LVL108:
 622:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 623:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Disable ADC peripheral if injected conversions are effectively stopped   */
 624:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* and if no conversion on regular group is on-going                       */
 625:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   if (tmp_hal_status == HAL_OK)
 1234              		.loc 1 625 3 is_stmt 1 discriminator 2 view .LVU367
 1235              		.loc 1 625 6 is_stmt 0 discriminator 2 view .LVU368
 1236 0018 40B9     		cbnz	r0, .L88
 626:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   {
 627:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 1237              		.loc 1 627 5 is_stmt 1 view .LVU369
 1238              		.loc 1 627 44 is_stmt 0 view .LVU370
 1239 001a 2368     		ldr	r3, [r4]
 1240              	.LVL109:
 1241              	.LBB287:
 1242              	.LBI287:
8056:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
 1243              		.loc 2 8056 26 is_stmt 1 view .LVU371
ARM GAS  /tmp/ccu598KY.s 			page 181


 1244              	.LBB288:
8058:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 1245              		.loc 2 8058 3 view .LVU372
8058:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 1246              		.loc 2 8058 12 is_stmt 0 view .LVU373
 1247 001c 9B68     		ldr	r3, [r3, #8]
 1248              	.LVL110:
8058:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 1249              		.loc 2 8058 74 view .LVU374
 1250 001e 13F0040F 		tst	r3, #4
 1251 0022 07D0     		beq	.L89
 1252              	.LVL111:
8058:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 1253              		.loc 2 8058 74 view .LVU375
 1254              	.LBE288:
 1255              	.LBE287:
 628:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
 629:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* 2. Disable the ADC peripheral */
 630:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       tmp_hal_status = ADC_Disable(hadc);
 631:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 632:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Check if ADC is effectively disabled */
 633:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       if (tmp_hal_status == HAL_OK)
 634:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
 635:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         /* Set ADC state */
 636:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY, HAL_ADC_STA
 637:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
 638:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
 639:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Conversion on injected group is stopped, but ADC not disabled since    */
 640:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* conversion on regular group is still running.                          */
 641:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     else
 642:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
 643:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Set ADC state */
 644:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 1256              		.loc 1 644 7 is_stmt 1 view .LVU376
 1257 0024 A36F     		ldr	r3, [r4, #120]
 1258 0026 23F48053 		bic	r3, r3, #4096
 1259 002a A367     		str	r3, [r4, #120]
 1260              	.L88:
 645:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
 646:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
 647:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 648:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   __HAL_UNLOCK(hadc);
 1261              		.loc 1 648 3 view .LVU377
 1262              		.loc 1 648 3 view .LVU378
 1263 002c 0023     		movs	r3, #0
 1264 002e 84F87430 		strb	r3, [r4, #116]
 1265              		.loc 1 648 3 view .LVU379
 649:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 650:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   return tmp_hal_status;
 1266              		.loc 1 650 3 view .LVU380
 651:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** }
 1267              		.loc 1 651 1 is_stmt 0 view .LVU381
 1268 0032 10BD     		pop	{r4, pc}
 1269              	.LVL112:
 1270              	.L89:
 630:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 1271              		.loc 1 630 7 is_stmt 1 view .LVU382
ARM GAS  /tmp/ccu598KY.s 			page 182


 630:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 1272              		.loc 1 630 24 is_stmt 0 view .LVU383
 1273 0034 2046     		mov	r0, r4
 1274              	.LVL113:
 630:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 1275              		.loc 1 630 24 view .LVU384
 1276 0036 FFF7FEFF 		bl	ADC_Disable
 1277              	.LVL114:
 633:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
 1278              		.loc 1 633 7 is_stmt 1 view .LVU385
 633:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
 1279              		.loc 1 633 10 is_stmt 0 view .LVU386
 1280 003a 0028     		cmp	r0, #0
 1281 003c F6D1     		bne	.L88
 636:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
 1282              		.loc 1 636 9 is_stmt 1 view .LVU387
 1283 003e A36F     		ldr	r3, [r4, #120]
 1284 0040 23F48853 		bic	r3, r3, #4352
 1285 0044 23F00103 		bic	r3, r3, #1
 1286 0048 43F00103 		orr	r3, r3, #1
 1287 004c A367     		str	r3, [r4, #120]
 1288 004e EDE7     		b	.L88
 1289              	.LVL115:
 1290              	.L90:
 1291              	.LCFI13:
 1292              		.cfi_def_cfa_offset 0
 1293              		.cfi_restore 4
 1294              		.cfi_restore 14
 618:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 1295              		.loc 1 618 3 is_stmt 0 view .LVU388
 1296 0050 0220     		movs	r0, #2
 1297              	.LVL116:
 1298              		.loc 1 651 1 view .LVU389
 1299 0052 7047     		bx	lr
 1300              		.cfi_endproc
 1301              	.LFE351:
 1303              		.section	.text.HAL_ADCEx_InjectedPollForConversion,"ax",%progbits
 1304              		.align	1
 1305              		.global	HAL_ADCEx_InjectedPollForConversion
 1306              		.syntax unified
 1307              		.thumb
 1308              		.thumb_func
 1310              	HAL_ADCEx_InjectedPollForConversion:
 1311              	.LVL117:
 1312              	.LFB352:
 652:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 653:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** /**
 654:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @brief  Wait for injected group conversion to be completed.
 655:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @param hadc ADC handle
 656:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @param Timeout Timeout value in millisecond.
 657:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @note   Depending on hadc->Init.EOCSelection, JEOS or JEOC is
 658:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         checked and cleared depending on AUTDLY bit status.
 659:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @retval HAL status
 660:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   */
 661:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** HAL_StatusTypeDef HAL_ADCEx_InjectedPollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
 662:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** {
 1313              		.loc 1 662 1 is_stmt 1 view -0
ARM GAS  /tmp/ccu598KY.s 			page 183


 1314              		.cfi_startproc
 1315              		@ args = 0, pretend = 0, frame = 0
 1316              		@ frame_needed = 0, uses_anonymous_args = 0
 1317              		.loc 1 662 1 is_stmt 0 view .LVU391
 1318 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1319              	.LCFI14:
 1320              		.cfi_def_cfa_offset 24
 1321              		.cfi_offset 3, -24
 1322              		.cfi_offset 4, -20
 1323              		.cfi_offset 5, -16
 1324              		.cfi_offset 6, -12
 1325              		.cfi_offset 7, -8
 1326              		.cfi_offset 14, -4
 1327 0002 0446     		mov	r4, r0
 1328 0004 0D46     		mov	r5, r1
 663:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   uint32_t tickstart;
 1329              		.loc 1 663 3 is_stmt 1 view .LVU392
 664:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   uint32_t tmp_flag_end;
 1330              		.loc 1 664 3 view .LVU393
 665:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   uint32_t tmp_adc_inj_is_trigger_source_sw_start;
 1331              		.loc 1 665 3 view .LVU394
 666:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   uint32_t tmp_adc_reg_is_trigger_source_sw_start;
 1332              		.loc 1 666 3 view .LVU395
 667:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   uint32_t tmp_cfgr;
 1333              		.loc 1 667 3 view .LVU396
 668:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** #if defined(ADC_MULTIMODE_SUPPORT)
 669:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   const ADC_TypeDef *tmp_adc_master;
 670:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 671:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** #endif /* ADC_MULTIMODE_SUPPORT */
 672:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 673:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Check the parameters */
 674:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 1334              		.loc 1 674 3 view .LVU397
 675:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 676:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* If end of sequence selected */
 677:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 1335              		.loc 1 677 3 view .LVU398
 1336              		.loc 1 677 17 is_stmt 0 view .LVU399
 1337 0006 8369     		ldr	r3, [r0, #24]
 1338              		.loc 1 677 6 view .LVU400
 1339 0008 082B     		cmp	r3, #8
 1340 000a 1ED0     		beq	.L112
 678:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   {
 679:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     tmp_flag_end = ADC_FLAG_JEOS;
 680:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
 681:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   else /* end of conversion selected */
 682:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   {
 683:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     tmp_flag_end = ADC_FLAG_JEOC;
 1341              		.loc 1 683 18 view .LVU401
 1342 000c 2026     		movs	r6, #32
 1343              	.L96:
 1344              	.LVL118:
 684:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
 685:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 686:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   tickstart = HAL_GetTick();
 1345              		.loc 1 686 3 is_stmt 1 view .LVU402
 1346              		.loc 1 686 15 is_stmt 0 view .LVU403
ARM GAS  /tmp/ccu598KY.s 			page 184


 1347 000e FFF7FEFF 		bl	HAL_GetTick
 1348              	.LVL119:
 1349              		.loc 1 686 15 view .LVU404
 1350 0012 0746     		mov	r7, r0
 1351              	.LVL120:
 687:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 688:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Wait until End of Conversion or Sequence flag is raised */
 689:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 1352              		.loc 1 689 3 is_stmt 1 view .LVU405
 1353              	.L98:
 1354              		.loc 1 689 9 view .LVU406
 1355              		.loc 1 689 15 is_stmt 0 view .LVU407
 1356 0014 2368     		ldr	r3, [r4]
 1357              		.loc 1 689 25 view .LVU408
 1358 0016 1A68     		ldr	r2, [r3]
 1359              		.loc 1 689 9 view .LVU409
 1360 0018 3242     		tst	r2, r6
 1361 001a 18D1     		bne	.L113
 690:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   {
 691:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Check if timeout is disabled (set to infinite wait) */
 692:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     if (Timeout != HAL_MAX_DELAY)
 1362              		.loc 1 692 5 is_stmt 1 view .LVU410
 1363              		.loc 1 692 8 is_stmt 0 view .LVU411
 1364 001c B5F1FF3F 		cmp	r5, #-1
 1365 0020 F8D0     		beq	.L98
 693:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
 694:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 1366              		.loc 1 694 7 is_stmt 1 view .LVU412
 1367              		.loc 1 694 13 is_stmt 0 view .LVU413
 1368 0022 FFF7FEFF 		bl	HAL_GetTick
 1369              	.LVL121:
 1370              		.loc 1 694 27 view .LVU414
 1371 0026 C31B     		subs	r3, r0, r7
 1372              		.loc 1 694 10 view .LVU415
 1373 0028 AB42     		cmp	r3, r5
 1374 002a 01D8     		bhi	.L99
 1375              		.loc 1 694 51 discriminator 1 view .LVU416
 1376 002c 002D     		cmp	r5, #0
 1377 002e F1D1     		bne	.L98
 1378              	.L99:
 695:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
 696:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 1379              		.loc 1 696 9 is_stmt 1 view .LVU417
 1380              		.loc 1 696 18 is_stmt 0 view .LVU418
 1381 0030 2368     		ldr	r3, [r4]
 1382              		.loc 1 696 28 view .LVU419
 1383 0032 1B68     		ldr	r3, [r3]
 1384              		.loc 1 696 12 view .LVU420
 1385 0034 3342     		tst	r3, r6
 1386 0036 EDD1     		bne	.L98
 697:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         {
 698:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           /* Update ADC state machine to timeout */
 699:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 1387              		.loc 1 699 11 is_stmt 1 view .LVU421
 1388 0038 A36F     		ldr	r3, [r4, #120]
 1389 003a 43F00403 		orr	r3, r3, #4
 1390 003e A367     		str	r3, [r4, #120]
ARM GAS  /tmp/ccu598KY.s 			page 185


 700:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 701:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           /* Process unlocked */
 702:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           __HAL_UNLOCK(hadc);
 1391              		.loc 1 702 11 view .LVU422
 1392              		.loc 1 702 11 view .LVU423
 1393 0040 0023     		movs	r3, #0
 1394 0042 84F87430 		strb	r3, [r4, #116]
 1395              		.loc 1 702 11 view .LVU424
 703:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 704:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           return HAL_TIMEOUT;
 1396              		.loc 1 704 11 view .LVU425
 1397              		.loc 1 704 18 is_stmt 0 view .LVU426
 1398 0046 0320     		movs	r0, #3
 1399 0048 2DE0     		b	.L100
 1400              	.LVL122:
 1401              	.L112:
 679:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
 1402              		.loc 1 679 18 view .LVU427
 1403 004a 4026     		movs	r6, #64
 1404 004c DFE7     		b	.L96
 1405              	.LVL123:
 1406              	.L113:
 705:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         }
 706:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
 707:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
 708:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
 709:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 710:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Retrieve ADC configuration */
 711:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 1407              		.loc 1 711 3 is_stmt 1 view .LVU428
 1408              	.LBB289:
 1409              	.LBI289:
5707:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
 1410              		.loc 2 5707 26 view .LVU429
 1411              	.LBB290:
5709:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 1412              		.loc 2 5709 3 view .LVU430
5709:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 1413              		.loc 2 5709 12 is_stmt 0 view .LVU431
 1414 004e DA6C     		ldr	r2, [r3, #76]
5709:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 1415              		.loc 2 5709 105 view .LVU432
 1416 0050 12F4C07F 		tst	r2, #384
 1417 0054 28D1     		bne	.L108
 1418 0056 0121     		movs	r1, #1
 1419              	.L102:
 1420              	.LVL124:
5709:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 1421              		.loc 2 5709 105 view .LVU433
 1422              	.LBE290:
 1423              	.LBE289:
 712:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 1424              		.loc 1 712 3 is_stmt 1 view .LVU434
 1425              	.LBB292:
 1426              	.LBI292:
4146:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
 1427              		.loc 2 4146 26 view .LVU435
ARM GAS  /tmp/ccu598KY.s 			page 186


 1428              	.LBB293:
4148:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 1429              		.loc 2 4148 3 view .LVU436
4148:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 1430              		.loc 2 4148 12 is_stmt 0 view .LVU437
 1431 0058 DA68     		ldr	r2, [r3, #12]
4148:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 1432              		.loc 2 4148 106 view .LVU438
 1433 005a 12F4406F 		tst	r2, #3072
 1434 005e 25D1     		bne	.L109
 1435 0060 0125     		movs	r5, #1
 1436              	.LVL125:
 1437              	.L103:
4148:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 1438              		.loc 2 4148 106 view .LVU439
 1439              	.LBE293:
 1440              	.LBE292:
 713:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Get relevant register CFGR in ADC instance of ADC master or slave  */
 714:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* in function of multimode state (for devices with multimode         */
 715:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* available).                                                        */
 716:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** #if defined(ADC_MULTIMODE_SUPPORT)
 717:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 718:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 719:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 720:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 721:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****      )
 722:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   {
 723:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     tmp_cfgr = READ_REG(hadc->Instance->CFGR1);
 724:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
 725:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   else
 726:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   {
 727:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     tmp_adc_master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 728:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     tmp_cfgr = READ_REG(tmp_adc_master->CFGR1);
 729:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
 730:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** #else
 731:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   tmp_cfgr = READ_REG(hadc->Instance->CFGR1);
 1441              		.loc 1 731 3 is_stmt 1 view .LVU440
 1442              		.loc 1 731 12 is_stmt 0 view .LVU441
 1443 0062 D868     		ldr	r0, [r3, #12]
 1444              	.LVL126:
 732:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** #endif /* ADC_MULTIMODE_SUPPORT */
 733:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 734:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Update ADC state machine */
 735:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 1445              		.loc 1 735 3 is_stmt 1 view .LVU442
 1446 0064 A26F     		ldr	r2, [r4, #120]
 1447 0066 42F40052 		orr	r2, r2, #8192
 1448 006a A267     		str	r2, [r4, #120]
 736:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 737:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Determine whether any further conversion upcoming on group injected      */
 738:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* by external trigger or by automatic injected conversion                  */
 739:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* from group regular.                                                      */
 740:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   if ((tmp_adc_inj_is_trigger_source_sw_start != 0UL)            ||
 1449              		.loc 1 740 3 view .LVU443
 1450              		.loc 1 740 6 is_stmt 0 view .LVU444
 1451 006c 31B9     		cbnz	r1, .L104
 1452              		.loc 1 740 66 discriminator 1 view .LVU445
ARM GAS  /tmp/ccu598KY.s 			page 187


 1453 006e 10F0007F 		tst	r0, #33554432
 1454 0072 13D1     		bne	.L105
 741:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       ((READ_BIT(tmp_cfgr, ADC_CFGR1_JAUTO) == 0UL)      &&
 1455              		.loc 1 741 58 view .LVU446
 1456 0074 95B1     		cbz	r5, .L105
 742:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****        ((tmp_adc_reg_is_trigger_source_sw_start != 0UL)  &&
 1457              		.loc 1 742 58 view .LVU447
 1458 0076 10F4005F 		tst	r0, #8192
 1459 007a 0FD1     		bne	.L105
 1460              	.L104:
 743:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         (READ_BIT(tmp_cfgr, ADC_CFGR1_CONT) == 0UL))))
 744:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   {
 745:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Check whether end of sequence is reached */
 746:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 1461              		.loc 1 746 5 is_stmt 1 view .LVU448
 1462              		.loc 1 746 9 is_stmt 0 view .LVU449
 1463 007c 1A68     		ldr	r2, [r3]
 1464              		.loc 1 746 8 view .LVU450
 1465 007e 12F0400F 		tst	r2, #64
 1466 0082 0BD0     		beq	.L105
 747:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
 748:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Particular case if injected contexts queue is enabled:             */
 749:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* when the last context has been fully processed, JSQR is reset      */
 750:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* by the hardware. Even if no injected conversion is planned to come */
 751:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* (queue empty, triggers are ignored), it can start again            */
 752:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* immediately after setting a new context (JADSTART is still set).   */
 753:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Therefore, state of HAL ADC injected group is kept to busy.        */
 754:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 755:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Set ADC state */
 756:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 1467              		.loc 1 756 7 is_stmt 1 view .LVU451
 1468 0084 A26F     		ldr	r2, [r4, #120]
 1469 0086 22F48052 		bic	r2, r2, #4096
 1470 008a A267     		str	r2, [r4, #120]
 757:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 758:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 1471              		.loc 1 758 7 view .LVU452
 1472              		.loc 1 758 16 is_stmt 0 view .LVU453
 1473 008c A26F     		ldr	r2, [r4, #120]
 1474              		.loc 1 758 10 view .LVU454
 1475 008e 12F4807F 		tst	r2, #256
 1476 0092 03D1     		bne	.L105
 759:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
 760:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 1477              		.loc 1 760 9 is_stmt 1 view .LVU455
 1478 0094 A26F     		ldr	r2, [r4, #120]
 1479 0096 42F00102 		orr	r2, r2, #1
 1480 009a A267     		str	r2, [r4, #120]
 1481              	.L105:
 761:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
 762:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
 763:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
 764:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 765:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Clear polled flag */
 766:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   if (tmp_flag_end == ADC_FLAG_JEOS)
 1482              		.loc 1 766 3 view .LVU456
 1483              		.loc 1 766 6 is_stmt 0 view .LVU457
ARM GAS  /tmp/ccu598KY.s 			page 188


 1484 009c 402E     		cmp	r6, #64
 1485 009e 07D0     		beq	.L114
 767:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   {
 768:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Clear end of sequence JEOS flag of injected group if low power feature */
 769:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* "LowPowerAutoWait " is disabled, to not interfere with this feature.   */
 770:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* For injected groups, no new conversion will start before JEOS is       */
 771:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* cleared.                                                               */
 772:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     if (READ_BIT(tmp_cfgr, ADC_CFGR1_AUTDLY) == 0UL)
 773:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
 774:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 775:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
 776:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
 777:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   else
 778:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   {
 779:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC);
 1486              		.loc 1 779 5 is_stmt 1 view .LVU458
 1487 00a0 2022     		movs	r2, #32
 1488 00a2 1A60     		str	r2, [r3]
 780:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
 781:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 782:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   return HAL_OK;
 1489              		.loc 1 782 10 is_stmt 0 view .LVU459
 1490 00a4 0020     		movs	r0, #0
 1491              	.LVL127:
 1492              	.L100:
 783:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** }
 1493              		.loc 1 783 1 view .LVU460
 1494 00a6 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1495              	.LVL128:
 1496              	.L108:
 1497              	.LBB295:
 1498              	.LBB291:
5709:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 1499              		.loc 2 5709 105 view .LVU461
 1500 00a8 0021     		movs	r1, #0
 1501 00aa D5E7     		b	.L102
 1502              	.LVL129:
 1503              	.L109:
5709:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 1504              		.loc 2 5709 105 view .LVU462
 1505              	.LBE291:
 1506              	.LBE295:
 1507              	.LBB296:
 1508              	.LBB294:
4148:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 1509              		.loc 2 4148 106 view .LVU463
 1510 00ac 0025     		movs	r5, #0
 1511              	.LVL130:
4148:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 1512              		.loc 2 4148 106 view .LVU464
 1513 00ae D8E7     		b	.L103
 1514              	.LVL131:
 1515              	.L114:
4148:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 1516              		.loc 2 4148 106 view .LVU465
 1517              	.LBE294:
 1518              	.LBE296:
ARM GAS  /tmp/ccu598KY.s 			page 189


 772:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
 1519              		.loc 1 772 5 is_stmt 1 view .LVU466
 772:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
 1520              		.loc 1 772 8 is_stmt 0 view .LVU467
 1521 00b0 10F4804F 		tst	r0, #16384
 1522 00b4 03D1     		bne	.L110
 774:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
 1523              		.loc 1 774 7 is_stmt 1 view .LVU468
 1524 00b6 6022     		movs	r2, #96
 1525 00b8 1A60     		str	r2, [r3]
 782:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** }
 1526              		.loc 1 782 10 is_stmt 0 view .LVU469
 1527 00ba 0020     		movs	r0, #0
 1528              	.LVL132:
 782:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** }
 1529              		.loc 1 782 10 view .LVU470
 1530 00bc F3E7     		b	.L100
 1531              	.LVL133:
 1532              	.L110:
 782:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** }
 1533              		.loc 1 782 10 view .LVU471
 1534 00be 0020     		movs	r0, #0
 1535              	.LVL134:
 782:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** }
 1536              		.loc 1 782 10 view .LVU472
 1537 00c0 F1E7     		b	.L100
 1538              		.cfi_endproc
 1539              	.LFE352:
 1541              		.section	.text.HAL_ADCEx_InjectedStart_IT,"ax",%progbits
 1542              		.align	1
 1543              		.global	HAL_ADCEx_InjectedStart_IT
 1544              		.syntax unified
 1545              		.thumb
 1546              		.thumb_func
 1548              	HAL_ADCEx_InjectedStart_IT:
 1549              	.LVL135:
 1550              	.LFB353:
 784:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 785:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** /**
 786:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @brief  Enable ADC, start conversion of injected group with interruption.
 787:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @note   Interruptions enabled in this function according to initialization
 788:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         setting : JEOC (end of conversion) or JEOS (end of sequence)
 789:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @note   Case of multimode enabled (when multimode feature is enabled):
 790:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         HAL_ADCEx_InjectedStart_IT() API must be called for ADC slave first,
 791:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         then for ADC master.
 792:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         For ADC slave, ADC is enabled only (conversion is not started).
 793:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         For ADC master, ADC is enabled and multimode conversion is started.
 794:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @param hadc ADC handle.
 795:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @retval HAL status.
 796:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   */
 797:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef *hadc)
 798:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** {
 1551              		.loc 1 798 1 is_stmt 1 view -0
 1552              		.cfi_startproc
 1553              		@ args = 0, pretend = 0, frame = 0
 1554              		@ frame_needed = 0, uses_anonymous_args = 0
 799:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hal_status;
ARM GAS  /tmp/ccu598KY.s 			page 190


 1555              		.loc 1 799 3 view .LVU474
 800:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** #if defined(ADC_MULTIMODE_SUPPORT)
 801:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 802:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** #endif /* ADC_MULTIMODE_SUPPORT */
 803:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 804:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Check the parameters */
 805:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 1556              		.loc 1 805 3 view .LVU475
 806:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 807:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 1557              		.loc 1 807 3 view .LVU476
 1558              		.loc 1 807 42 is_stmt 0 view .LVU477
 1559 0000 0368     		ldr	r3, [r0]
 1560              	.LVL136:
 1561              	.LBB297:
 1562              	.LBI297:
8247:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
 1563              		.loc 2 8247 26 is_stmt 1 view .LVU478
 1564              	.LBB298:
 1565              		.loc 2 8249 3 view .LVU479
 1566              		.loc 2 8249 12 is_stmt 0 view .LVU480
 1567 0002 9B68     		ldr	r3, [r3, #8]
 1568              	.LVL137:
 1569              		.loc 2 8249 76 view .LVU481
 1570 0004 13F0080F 		tst	r3, #8
 1571 0008 45D1     		bne	.L120
 1572              	.LBE298:
 1573              	.LBE297:
 798:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hal_status;
 1574              		.loc 1 798 1 view .LVU482
 1575 000a 10B5     		push	{r4, lr}
 1576              	.LCFI15:
 1577              		.cfi_def_cfa_offset 8
 1578              		.cfi_offset 4, -8
 1579              		.cfi_offset 14, -4
 1580 000c 0446     		mov	r4, r0
 1581              	.LVL138:
 808:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   {
 809:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     tmp_hal_status = HAL_BUSY;
 810:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
 811:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   else
 812:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   {
 813:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* In case of software trigger detection enabled, JQDIS must be set
 814:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       (which can be done only if ADSTART and JADSTART are both cleared).
 815:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****        If JQDIS is not set at that point, returns an error
 816:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****        - since software trigger detection is disabled. User needs to
 817:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****        resort to HAL_ADCEx_DisableInjectedQueue() API to set JQDIS.
 818:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****        - or (if JQDIS is intentionally reset) since JEXTEN = 0 which means
 819:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****          the queue is empty */
 820:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 821:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     __HAL_LOCK(hadc);
 1582              		.loc 1 821 5 is_stmt 1 view .LVU483
 1583              		.loc 1 821 5 view .LVU484
 1584 000e 90F87430 		ldrb	r3, [r0, #116]	@ zero_extendqisi2
 1585 0012 012B     		cmp	r3, #1
 1586 0014 41D0     		beq	.L121
 1587              		.loc 1 821 5 discriminator 2 view .LVU485
ARM GAS  /tmp/ccu598KY.s 			page 191


 1588 0016 0123     		movs	r3, #1
 1589 0018 80F87430 		strb	r3, [r0, #116]
 1590              		.loc 1 821 5 discriminator 2 view .LVU486
 822:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 823:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Enable the ADC peripheral */
 824:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     tmp_hal_status = ADC_Enable(hadc);
 1591              		.loc 1 824 5 discriminator 2 view .LVU487
 1592              		.loc 1 824 22 is_stmt 0 discriminator 2 view .LVU488
 1593 001c FFF7FEFF 		bl	ADC_Enable
 1594              	.LVL139:
 825:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 826:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Start conversion if ADC is effectively enabled */
 827:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     if (tmp_hal_status == HAL_OK)
 1595              		.loc 1 827 5 is_stmt 1 discriminator 2 view .LVU489
 1596              		.loc 1 827 8 is_stmt 0 discriminator 2 view .LVU490
 1597 0020 0028     		cmp	r0, #0
 1598 0022 34D1     		bne	.L117
 828:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
 829:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Clear ADC error code */
 830:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       ADC_CLEAR_ERRORCODE(hadc);
 1599              		.loc 1 830 7 is_stmt 1 view .LVU491
 1600 0024 0022     		movs	r2, #0
 1601 0026 E267     		str	r2, [r4, #124]
 831:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 832:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Set ADC state                                                        */
 833:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* - Clear state bitfield related to injected group conversion results  */
 834:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* - Set state bitfield related to injected operation                   */
 835:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       ADC_STATE_CLR_SET(hadc->State,
 1602              		.loc 1 835 7 view .LVU492
 1603 0028 A36F     		ldr	r3, [r4, #120]
 1604 002a 23F44053 		bic	r3, r3, #12288
 1605 002e 23F00103 		bic	r3, r3, #1
 1606 0032 43F48053 		orr	r3, r3, #4096
 1607 0036 A367     		str	r3, [r4, #120]
 836:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                         HAL_ADC_STATE_READY | HAL_ADC_STATE_INJ_EOC,
 837:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                         HAL_ADC_STATE_INJ_BUSY);
 838:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 839:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** #if defined(ADC_MULTIMODE_SUPPORT)
 840:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
 841:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         - if ADC instance is master or if multimode feature is not available
 842:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         - if multimode setting is disabled (ADC instance slave in independent mode) */
 843:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 844:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 845:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****          )
 846:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
 847:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 848:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
 849:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** #endif /* ADC_MULTIMODE_SUPPORT */
 850:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 851:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Clear ADC group injected group conversion flag */
 852:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* (To ensure of no unknown state from potential previous ADC operations) */
 853:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 1608              		.loc 1 853 7 view .LVU493
 1609 0038 2368     		ldr	r3, [r4]
 1610 003a 6021     		movs	r1, #96
 1611 003c 1960     		str	r1, [r3]
 854:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
ARM GAS  /tmp/ccu598KY.s 			page 192


 855:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Unlock before starting ADC conversions: in case of potential         */
 856:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* interruption, to let the process to ADC IRQ Handler.                 */
 857:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       __HAL_UNLOCK(hadc);
 1612              		.loc 1 857 7 view .LVU494
 1613              		.loc 1 857 7 view .LVU495
 1614 003e 84F87420 		strb	r2, [r4, #116]
 1615              		.loc 1 857 7 view .LVU496
 858:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 859:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Enable ADC end of conversion interrupt */
 860:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       switch (hadc->Init.EOCSelection)
 1616              		.loc 1 860 7 view .LVU497
 1617              		.loc 1 860 25 is_stmt 0 view .LVU498
 1618 0042 A369     		ldr	r3, [r4, #24]
 1619              		.loc 1 860 7 view .LVU499
 1620 0044 082B     		cmp	r3, #8
 1621 0046 17D0     		beq	.L126
 861:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
 862:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         case ADC_EOC_SEQ_CONV:
 863:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 864:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 865:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           break;
 866:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         /* case ADC_EOC_SINGLE_CONV */
 867:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         default:
 868:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 1622              		.loc 1 868 11 is_stmt 1 view .LVU500
 1623 0048 2268     		ldr	r2, [r4]
 1624 004a 5368     		ldr	r3, [r2, #4]
 1625 004c 23F04003 		bic	r3, r3, #64
 1626 0050 5360     		str	r3, [r2, #4]
 869:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 1627              		.loc 1 869 11 view .LVU501
 1628 0052 2268     		ldr	r2, [r4]
 1629 0054 5368     		ldr	r3, [r2, #4]
 1630 0056 43F02003 		orr	r3, r3, #32
 1631 005a 5360     		str	r3, [r2, #4]
 870:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           break;
 1632              		.loc 1 870 11 view .LVU502
 1633              	.L119:
 871:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
 872:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 873:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Enable conversion of injected group, if automatic injected conversion  */
 874:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* is disabled.                                                           */
 875:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* If software start has been selected, conversion starts immediately.    */
 876:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* If external trigger has been selected, conversion will start at next   */
 877:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* trigger event.                                                         */
 878:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Case of multimode enabled (when multimode feature is available):       */
 879:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* if ADC is slave,                                                       */
 880:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /*    - ADC is enabled only (conversion is not started),                  */
 881:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /*    - if multimode only concerns regular conversion, ADC is enabled     */
 882:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /*     and conversion is started.                                         */
 883:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* If ADC is master or independent,                                       */
 884:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /*    - ADC is enabled and conversion is started.                         */
 885:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** #if defined(ADC_MULTIMODE_SUPPORT)
 886:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 887:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 888:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 889:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
ARM GAS  /tmp/ccu598KY.s 			page 193


 890:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****          )
 891:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
 892:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         /* ADC instance is not a multimode slave instance with multimode injected conversions enabl
 893:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 894:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         {
 895:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           LL_ADC_INJ_StartConversion(hadc->Instance);
 896:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         }
 897:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
 898:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       else
 899:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
 900:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         /* ADC instance is not a multimode slave instance with multimode injected conversions enabl
 901:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 902:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
 903:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** #else
 904:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 1634              		.loc 1 904 7 view .LVU503
 1635              		.loc 1 904 38 is_stmt 0 view .LVU504
 1636 005c 2268     		ldr	r2, [r4]
 1637              	.LVL140:
 1638              	.LBB299:
 1639              	.LBI299:
6015:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
 1640              		.loc 2 6015 26 is_stmt 1 view .LVU505
 1641              	.LBB300:
6017:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 1642              		.loc 2 6017 3 view .LVU506
6017:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 1643              		.loc 2 6017 21 is_stmt 0 view .LVU507
 1644 005e D368     		ldr	r3, [r2, #12]
 1645              	.LVL141:
6017:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 1646              		.loc 2 6017 21 view .LVU508
 1647              	.LBE300:
 1648              	.LBE299:
 1649              		.loc 1 904 10 view .LVU509
 1650 0060 13F0007F 		tst	r3, #33554432
 1651 0064 16D1     		bne	.L116
 905:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
 906:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         LL_ADC_INJ_StartConversion(hadc->Instance);
 1652              		.loc 1 906 9 is_stmt 1 view .LVU510
 1653              	.LVL142:
 1654              	.LBB301:
 1655              	.LBI301:
8215:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
 1656              		.loc 2 8215 22 view .LVU511
 1657              	.LBB302:
8220:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 1658              		.loc 2 8220 3 view .LVU512
 1659 0066 9368     		ldr	r3, [r2, #8]
 1660 0068 23F00043 		bic	r3, r3, #-2147483648
 1661 006c 23F03F03 		bic	r3, r3, #63
 1662 0070 43F00803 		orr	r3, r3, #8
 1663 0074 9360     		str	r3, [r2, #8]
8221:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 1664              		.loc 2 8221 1 is_stmt 0 view .LVU513
 1665 0076 0DE0     		b	.L116
 1666              	.LVL143:
ARM GAS  /tmp/ccu598KY.s 			page 194


 1667              	.L126:
8221:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 1668              		.loc 2 8221 1 view .LVU514
 1669              	.LBE302:
 1670              	.LBE301:
 863:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 1671              		.loc 1 863 11 is_stmt 1 view .LVU515
 1672 0078 2268     		ldr	r2, [r4]
 1673 007a 5368     		ldr	r3, [r2, #4]
 1674 007c 23F02003 		bic	r3, r3, #32
 1675 0080 5360     		str	r3, [r2, #4]
 864:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           break;
 1676              		.loc 1 864 11 view .LVU516
 1677 0082 2268     		ldr	r2, [r4]
 1678 0084 5368     		ldr	r3, [r2, #4]
 1679 0086 43F04003 		orr	r3, r3, #64
 1680 008a 5360     		str	r3, [r2, #4]
 865:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         /* case ADC_EOC_SINGLE_CONV */
 1681              		.loc 1 865 11 view .LVU517
 1682 008c E6E7     		b	.L119
 1683              	.L117:
 907:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
 908:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** #endif /* ADC_MULTIMODE_SUPPORT */
 909:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 910:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
 911:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     else
 912:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
 913:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       __HAL_UNLOCK(hadc);
 1684              		.loc 1 913 7 view .LVU518
 1685              		.loc 1 913 7 view .LVU519
 1686 008e 0023     		movs	r3, #0
 1687 0090 84F87430 		strb	r3, [r4, #116]
 1688              	.LVL144:
 1689              	.L116:
 914:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
 915:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
 916:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 917:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   return tmp_hal_status;
 918:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** }
 1690              		.loc 1 918 1 is_stmt 0 view .LVU520
 1691 0094 10BD     		pop	{r4, pc}
 1692              	.LVL145:
 1693              	.L120:
 1694              	.LCFI16:
 1695              		.cfi_def_cfa_offset 0
 1696              		.cfi_restore 4
 1697              		.cfi_restore 14
 809:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
 1698              		.loc 1 809 20 view .LVU521
 1699 0096 0220     		movs	r0, #2
 1700              	.LVL146:
 1701              		.loc 1 918 1 view .LVU522
 1702 0098 7047     		bx	lr
 1703              	.LVL147:
 1704              	.L121:
 1705              	.LCFI17:
 1706              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccu598KY.s 			page 195


 1707              		.cfi_offset 4, -8
 1708              		.cfi_offset 14, -4
 821:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 1709              		.loc 1 821 5 view .LVU523
 1710 009a 0220     		movs	r0, #2
 1711              	.LVL148:
 821:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 1712              		.loc 1 821 5 view .LVU524
 1713 009c FAE7     		b	.L116
 1714              		.cfi_endproc
 1715              	.LFE353:
 1717              		.section	.text.HAL_ADCEx_InjectedStop_IT,"ax",%progbits
 1718              		.align	1
 1719              		.global	HAL_ADCEx_InjectedStop_IT
 1720              		.syntax unified
 1721              		.thumb
 1722              		.thumb_func
 1724              	HAL_ADCEx_InjectedStop_IT:
 1725              	.LVL149:
 1726              	.LFB354:
 919:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 920:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** /**
 921:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @brief  Stop conversion of injected channels, disable interruption of
 922:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         end-of-conversion. Disable ADC peripheral if no regular conversion
 923:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         is on going.
 924:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @note   If ADC must be disabled and if conversion is on going on
 925:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         regular group, function HAL_ADC_Stop must be used to stop both
 926:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         injected and regular groups, and disable the ADC.
 927:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @note   If injected group mode auto-injection is enabled,
 928:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         function HAL_ADC_Stop must be used.
 929:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @note   Case of multimode enabled (when multimode feature is available):
 930:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         HAL_ADCEx_InjectedStop_IT() API must be called for ADC master first,
 931:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         then for ADC slave.
 932:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         For ADC master, conversion is stopped and ADC is disabled.
 933:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         For ADC slave, ADC is disabled only (conversion stop of ADC master
 934:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         has already stopped conversion of ADC slave).
 935:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @note   In case of auto-injection mode, HAL_ADC_Stop() must be used.
 936:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @param hadc ADC handle
 937:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @retval HAL status
 938:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   */
 939:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** HAL_StatusTypeDef HAL_ADCEx_InjectedStop_IT(ADC_HandleTypeDef *hadc)
 940:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** {
 1727              		.loc 1 940 1 is_stmt 1 view -0
 1728              		.cfi_startproc
 1729              		@ args = 0, pretend = 0, frame = 0
 1730              		@ frame_needed = 0, uses_anonymous_args = 0
 941:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hal_status;
 1731              		.loc 1 941 3 view .LVU526
 942:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 943:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Check the parameters */
 944:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 1732              		.loc 1 944 3 view .LVU527
 945:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 946:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   __HAL_LOCK(hadc);
 1733              		.loc 1 946 3 view .LVU528
 1734              		.loc 1 946 3 view .LVU529
 1735 0000 90F87430 		ldrb	r3, [r0, #116]	@ zero_extendqisi2
ARM GAS  /tmp/ccu598KY.s 			page 196


 1736 0004 012B     		cmp	r3, #1
 1737 0006 28D0     		beq	.L131
 940:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hal_status;
 1738              		.loc 1 940 1 is_stmt 0 discriminator 2 view .LVU530
 1739 0008 10B5     		push	{r4, lr}
 1740              	.LCFI18:
 1741              		.cfi_def_cfa_offset 8
 1742              		.cfi_offset 4, -8
 1743              		.cfi_offset 14, -4
 1744 000a 0446     		mov	r4, r0
 1745              		.loc 1 946 3 is_stmt 1 discriminator 2 view .LVU531
 1746 000c 0123     		movs	r3, #1
 1747 000e 80F87430 		strb	r3, [r0, #116]
 1748              		.loc 1 946 3 discriminator 2 view .LVU532
 947:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 948:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* 1. Stop potential conversion on going on injected group only. */
 949:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   tmp_hal_status = ADC_ConversionStop(hadc, ADC_INJECTED_GROUP);
 1749              		.loc 1 949 3 discriminator 2 view .LVU533
 1750              		.loc 1 949 20 is_stmt 0 discriminator 2 view .LVU534
 1751 0012 0221     		movs	r1, #2
 1752 0014 FFF7FEFF 		bl	ADC_ConversionStop
 1753              	.LVL150:
 950:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 951:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Disable ADC peripheral if injected conversions are effectively stopped   */
 952:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* and if no conversion on the other group (regular group) is intended to   */
 953:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* continue.                                                                */
 954:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   if (tmp_hal_status == HAL_OK)
 1754              		.loc 1 954 3 is_stmt 1 discriminator 2 view .LVU535
 1755              		.loc 1 954 6 is_stmt 0 discriminator 2 view .LVU536
 1756 0018 68B9     		cbnz	r0, .L129
 955:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   {
 956:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Disable ADC end of conversion interrupt for injected channels */
 957:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_JEOC | ADC_IT_JEOS));
 1757              		.loc 1 957 5 is_stmt 1 view .LVU537
 1758 001a 2268     		ldr	r2, [r4]
 1759 001c 5368     		ldr	r3, [r2, #4]
 1760 001e 23F06003 		bic	r3, r3, #96
 1761 0022 5360     		str	r3, [r2, #4]
 958:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 959:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 1762              		.loc 1 959 5 view .LVU538
 1763              		.loc 1 959 44 is_stmt 0 view .LVU539
 1764 0024 2368     		ldr	r3, [r4]
 1765              	.LVL151:
 1766              	.LBB303:
 1767              	.LBI303:
8056:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
 1768              		.loc 2 8056 26 is_stmt 1 view .LVU540
 1769              	.LBB304:
8058:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 1770              		.loc 2 8058 3 view .LVU541
8058:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 1771              		.loc 2 8058 12 is_stmt 0 view .LVU542
 1772 0026 9B68     		ldr	r3, [r3, #8]
 1773              	.LVL152:
8058:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 1774              		.loc 2 8058 74 view .LVU543
ARM GAS  /tmp/ccu598KY.s 			page 197


 1775 0028 13F0040F 		tst	r3, #4
 1776 002c 07D0     		beq	.L130
 1777              	.LVL153:
8058:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 1778              		.loc 2 8058 74 view .LVU544
 1779              	.LBE304:
 1780              	.LBE303:
 960:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
 961:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* 2. Disable the ADC peripheral */
 962:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       tmp_hal_status = ADC_Disable(hadc);
 963:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 964:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Check if ADC is effectively disabled */
 965:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       if (tmp_hal_status == HAL_OK)
 966:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
 967:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         /* Set ADC state */
 968:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY, HAL_ADC_STA
 969:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
 970:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
 971:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Conversion on injected group is stopped, but ADC not disabled since    */
 972:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* conversion on regular group is still running.                          */
 973:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     else
 974:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
 975:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Set ADC state */
 976:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 1781              		.loc 1 976 7 is_stmt 1 view .LVU545
 1782 002e A36F     		ldr	r3, [r4, #120]
 1783 0030 23F48053 		bic	r3, r3, #4096
 1784 0034 A367     		str	r3, [r4, #120]
 1785              	.L129:
 977:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
 978:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
 979:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 980:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   __HAL_UNLOCK(hadc);
 1786              		.loc 1 980 3 view .LVU546
 1787              		.loc 1 980 3 view .LVU547
 1788 0036 0023     		movs	r3, #0
 1789 0038 84F87430 		strb	r3, [r4, #116]
 1790              		.loc 1 980 3 view .LVU548
 981:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 982:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   return tmp_hal_status;
 1791              		.loc 1 982 3 view .LVU549
 983:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** }
 1792              		.loc 1 983 1 is_stmt 0 view .LVU550
 1793 003c 10BD     		pop	{r4, pc}
 1794              	.LVL154:
 1795              	.L130:
 962:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 1796              		.loc 1 962 7 is_stmt 1 view .LVU551
 962:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 1797              		.loc 1 962 24 is_stmt 0 view .LVU552
 1798 003e 2046     		mov	r0, r4
 1799              	.LVL155:
 962:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 1800              		.loc 1 962 24 view .LVU553
 1801 0040 FFF7FEFF 		bl	ADC_Disable
 1802              	.LVL156:
 965:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
ARM GAS  /tmp/ccu598KY.s 			page 198


 1803              		.loc 1 965 7 is_stmt 1 view .LVU554
 965:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
 1804              		.loc 1 965 10 is_stmt 0 view .LVU555
 1805 0044 0028     		cmp	r0, #0
 1806 0046 F6D1     		bne	.L129
 968:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
 1807              		.loc 1 968 9 is_stmt 1 view .LVU556
 1808 0048 A36F     		ldr	r3, [r4, #120]
 1809 004a 23F48853 		bic	r3, r3, #4352
 1810 004e 23F00103 		bic	r3, r3, #1
 1811 0052 43F00103 		orr	r3, r3, #1
 1812 0056 A367     		str	r3, [r4, #120]
 1813 0058 EDE7     		b	.L129
 1814              	.LVL157:
 1815              	.L131:
 1816              	.LCFI19:
 1817              		.cfi_def_cfa_offset 0
 1818              		.cfi_restore 4
 1819              		.cfi_restore 14
 946:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 1820              		.loc 1 946 3 is_stmt 0 view .LVU557
 1821 005a 0220     		movs	r0, #2
 1822              	.LVL158:
 1823              		.loc 1 983 1 view .LVU558
 1824 005c 7047     		bx	lr
 1825              		.cfi_endproc
 1826              	.LFE354:
 1828              		.section	.text.HAL_ADCEx_InjectedGetValue,"ax",%progbits
 1829              		.align	1
 1830              		.global	HAL_ADCEx_InjectedGetValue
 1831              		.syntax unified
 1832              		.thumb
 1833              		.thumb_func
 1835              	HAL_ADCEx_InjectedGetValue:
 1836              	.LVL159:
 1837              	.LFB355:
 984:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 985:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** #if defined(ADC_MULTIMODE_SUPPORT)
 986:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** /**
 987:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @brief  Enable ADC, start MultiMode conversion and transfer regular results through DMA.
 988:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @note   Multimode must have been previously configured using
 989:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         HAL_ADCEx_MultiModeConfigChannel() function.
 990:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         Interruptions enabled in this function:
 991:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *          overrun, DMA half transfer, DMA transfer complete.
 992:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         Each of these interruptions has its dedicated callback function.
 993:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @note   State field of Slave ADC handle is not updated in this configuration:
 994:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *          user should not rely on it for information related to Slave regular
 995:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         conversions.
 996:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @param hadc ADC handle of ADC master (handle of ADC slave must not be used)
 997:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @param pData Destination Buffer address.
 998:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @param Length Length of data to be transferred from ADC peripheral to memory (in bytes).
 999:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @retval HAL status
1000:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   */
1001:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** HAL_StatusTypeDef HAL_ADCEx_MultiModeStart_DMA(ADC_HandleTypeDef *hadc, const uint32_t *pData, uint
1002:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** {
1003:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hal_status;
1004:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   ADC_HandleTypeDef tmp_hadc_slave;
ARM GAS  /tmp/ccu598KY.s 			page 199


1005:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   ADC_Common_TypeDef *tmp_adc_common;
1006:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   uint32_t LengthInBytes;
1007:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   DMA_NodeConfTypeDef node_conf;
1008:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1009:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Check the parameters */
1010:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
1011:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
1012:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   assert_param(IS_ADC_EXTTRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
1013:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1014:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
1015:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   {
1016:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     tmp_hal_status = HAL_BUSY;
1017:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
1018:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   else
1019:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   {
1020:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     __HAL_LOCK(hadc);
1021:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1022:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Temporary handle minimum initialization */
1023:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
1024:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
1025:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1026:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Set a temporary handle of the ADC slave associated to the ADC master   */
1027:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
1028:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1029:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     if (tmp_hadc_slave.Instance == NULL)
1030:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
1031:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Set ADC state */
1032:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
1033:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       __HAL_UNLOCK(hadc);
1034:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       return HAL_ERROR;
1035:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
1036:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1037:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Enable the ADC peripherals: master and slave (in case if not already   */
1038:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* enabled previously)                                                    */
1039:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     tmp_hal_status = ADC_Enable(hadc);
1040:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     if (tmp_hal_status == HAL_OK)
1041:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
1042:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Reinitialize the LowPowerAutoPowerOff parameter from master to slave */
1043:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       tmp_hadc_slave.Init.LowPowerAutoPowerOff = hadc->Init.LowPowerAutoPowerOff;
1044:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       tmp_hal_status = ADC_Enable(&tmp_hadc_slave);
1045:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
1046:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1047:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Start multimode conversion of ADCs pair */
1048:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     if (tmp_hal_status == HAL_OK)
1049:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
1050:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Set ADC state */
1051:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       ADC_STATE_CLR_SET(hadc->State,
1052:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                         (HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR       
1053:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                          | HAL_ADC_STATE_REG_EOSMP),
1054:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                         HAL_ADC_STATE_REG_BUSY);
1055:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1056:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       ADC_CLEAR_ERRORCODE(hadc);
1057:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1058:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Set the DMA transfer complete callback */
1059:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
1060:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1061:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Set the DMA half transfer complete callback */
ARM GAS  /tmp/ccu598KY.s 			page 200


1062:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
1063:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1064:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Set the DMA error callback */
1065:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       hadc->DMA_Handle->XferErrorCallback = ADC_DMAError ;
1066:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1067:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Pointer to the common control register  */
1068:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       tmp_adc_common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
1069:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1070:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
1071:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* start (in case of SW start):                                           */
1072:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1073:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Clear regular group conversion flag and overrun flag */
1074:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* (To ensure of no unknown state from potential previous ADC operations) */
1075:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
1076:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1077:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Unlock before starting ADC conversions: in case of potential         */
1078:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* interruption, to let the process to ADC IRQ Handler.                 */
1079:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       __HAL_UNLOCK(hadc);
1080:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1081:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Enable ADC overrun interrupt */
1082:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
1083:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1084:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Start the DMA channel */
1085:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Check linkedlist mode */
1086:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       if ((hadc->DMA_Handle->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
1087:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
1088:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         if ((hadc->DMA_Handle->LinkedListQueue != NULL) && (hadc->DMA_Handle->LinkedListQueue->Head
1089:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         {
1090:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           /* Length should be converted to number of bytes */
1091:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           if (HAL_DMAEx_List_GetNodeConfig(&node_conf, hadc->DMA_Handle->LinkedListQueue->Head) != 
1092:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           {
1093:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             return HAL_ERROR;
1094:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           }
1095:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1096:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           /* Length should be converted to number of bytes */
1097:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           if (node_conf.Init.SrcDataWidth == DMA_SRC_DATAWIDTH_WORD)
1098:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           {
1099:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             /* Word -> Bytes */
1100:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             LengthInBytes = Length * 4U;
1101:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           }
1102:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           else if (node_conf.Init.SrcDataWidth == DMA_SRC_DATAWIDTH_HALFWORD)
1103:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           {
1104:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             /* Halfword -> Bytes */
1105:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             LengthInBytes = Length * 2U;
1106:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           }
1107:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           else /* Bytes */
1108:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           {
1109:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             /* Same size already expressed in Bytes */
1110:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             LengthInBytes = Length;
1111:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           }
1112:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1113:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           hadc->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = (uint3
1114:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           hadc->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] =       
1115:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****               (uint32_t)&tmp_adc_common->CDR;
1116:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           hadc->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = (uint3
1117:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           tmp_hal_status = HAL_DMAEx_List_Start_IT(hadc->DMA_Handle);
1118:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         }
ARM GAS  /tmp/ccu598KY.s 			page 201


1119:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         else
1120:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         {
1121:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           tmp_hal_status = HAL_ERROR;
1122:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         }
1123:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
1124:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       else
1125:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
1126:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         /* Length should be converted to number of bytes */
1127:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         if (hadc->DMA_Handle->Init.SrcDataWidth == DMA_SRC_DATAWIDTH_WORD)
1128:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         {
1129:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           /* Word -> Bytes */
1130:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           LengthInBytes = Length * 4U;
1131:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         }
1132:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         else if (hadc->DMA_Handle->Init.SrcDataWidth == DMA_SRC_DATAWIDTH_HALFWORD)
1133:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         {
1134:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           /* Halfword -> Bytes */
1135:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           LengthInBytes = Length * 2U;
1136:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         }
1137:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         else /* Bytes */
1138:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         {
1139:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           /* Same size already expressed in Bytes */
1140:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           LengthInBytes = Length;
1141:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         }
1142:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1143:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmp_adc_common->CDR, (uint32
1144:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                           LengthInBytes);
1145:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
1146:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1147:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Enable conversion of regular group.                                    */
1148:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* If software start has been selected, conversion starts immediately.    */
1149:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* If external trigger has been selected, conversion will start at next   */
1150:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* trigger event.                                                         */
1151:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Start ADC group regular conversion */
1152:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       LL_ADC_REG_StartConversion(hadc->Instance);
1153:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
1154:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     else
1155:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
1156:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       __HAL_UNLOCK(hadc);
1157:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
1158:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
1159:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1160:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   return tmp_hal_status;
1161:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** }
1162:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1163:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** /**
1164:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @brief  Stop multimode ADC conversion, disable ADC DMA transfer, disable ADC peripheral.
1165:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @note   Multimode is kept enabled after this function. MultiMode DMA bits
1166:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         (MDMA and DMACFG bits of common CCR register) are maintained. To disable
1167:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         Multimode (set with HAL_ADCEx_MultiModeConfigChannel()), ADC must be
1168:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         reinitialized using HAL_ADC_Init() or HAL_ADC_DeInit(), or the user can
1169:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         resort to HAL_ADCEx_DisableMultiMode() API.
1170:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @note   In case of DMA configured in circular mode, function
1171:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         HAL_ADC_Stop_DMA() must be called after this function with handle of
1172:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         ADC slave, to properly disable the DMA channel.
1173:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @param hadc ADC handle of ADC master (handle of ADC slave must not be used)
1174:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @retval HAL status
1175:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   */
ARM GAS  /tmp/ccu598KY.s 			page 202


1176:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** HAL_StatusTypeDef HAL_ADCEx_MultiModeStop_DMA(ADC_HandleTypeDef *hadc)
1177:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** {
1178:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hal_status;
1179:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   uint32_t tickstart;
1180:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   ADC_HandleTypeDef tmp_hadc_slave;
1181:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   uint32_t tmp_hadc_slave_conversion_on_going;
1182:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hadc_slave_disable_status;
1183:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1184:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Check the parameters */
1185:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
1186:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1187:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   __HAL_LOCK(hadc);
1188:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1189:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* 1. Stop potential multimode conversion on going, on regular and injected groups */
1190:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
1191:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1192:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Disable ADC peripheral if conversions are effectively stopped */
1193:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   if (tmp_hal_status == HAL_OK)
1194:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   {
1195:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Temporary handle minimum initialization */
1196:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
1197:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
1198:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1199:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Set a temporary handle of the ADC slave associated to the ADC master   */
1200:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
1201:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1202:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     if (tmp_hadc_slave.Instance == NULL)
1203:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
1204:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Update ADC state machine to error */
1205:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
1206:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1207:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       __HAL_UNLOCK(hadc);
1208:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1209:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       return HAL_ERROR;
1210:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
1211:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1212:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Procedure to disable the ADC peripheral: wait for conversions          */
1213:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* effectively stopped (ADC master and ADC slave), then disable ADC       */
1214:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1215:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* 1. Wait for ADC conversion completion for ADC master and ADC slave */
1216:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     tickstart = HAL_GetTick();
1217:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1218:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance
1219:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     while ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 1UL)
1220:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****            || (tmp_hadc_slave_conversion_on_going == 1UL)
1221:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           )
1222:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
1223:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
1224:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
1225:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         /* New check to avoid false timeout detection in case of preemption */
1226:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Inst
1227:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1228:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 1UL)
1229:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             || (tmp_hadc_slave_conversion_on_going == 1UL)
1230:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****            )
1231:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         {
1232:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           /* Update ADC state machine to error */
ARM GAS  /tmp/ccu598KY.s 			page 203


1233:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
1234:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1235:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           /* Process unlocked */
1236:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           __HAL_UNLOCK(hadc);
1237:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1238:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           return HAL_ERROR;
1239:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         }
1240:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
1241:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1242:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instan
1243:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
1244:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1245:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Disable the DMA channel (in case of DMA in circular mode or stop       */
1246:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* while DMA transfer is on going)                                        */
1247:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Note: DMA channel of ADC slave should be stopped after this function   */
1248:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /*       with HAL_ADC_Stop_DMA() API.                                     */
1249:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
1250:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1251:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Check if DMA channel effectively disabled */
1252:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     if (tmp_hal_status == HAL_ERROR)
1253:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
1254:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Update ADC state machine to error */
1255:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
1256:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
1257:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1258:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Disable ADC overrun interrupt */
1259:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
1260:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1261:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* 2. Disable the ADC peripherals: master and slave */
1262:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Update "tmp_hal_status" only if DMA channel disabling passed, to keep in */
1263:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* memory a potential failing status.                                     */
1264:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     if (tmp_hal_status == HAL_OK)
1265:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
1266:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       tmp_hadc_slave_disable_status = ADC_Disable(&tmp_hadc_slave);
1267:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       if ((ADC_Disable(hadc) == HAL_OK)           &&
1268:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           (tmp_hadc_slave_disable_status == HAL_OK))
1269:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
1270:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         tmp_hal_status = HAL_OK;
1271:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
1272:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
1273:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     else
1274:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
1275:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* In case of error, attempt to disable ADC master and slave without status assert */
1276:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       (void) ADC_Disable(hadc);
1277:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       (void) ADC_Disable(&tmp_hadc_slave);
1278:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
1279:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1280:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Set ADC state (ADC master) */
1281:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY, HAL_ADC_STATE_R
1282:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
1283:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1284:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   __HAL_UNLOCK(hadc);
1285:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1286:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   return tmp_hal_status;
1287:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** }
1288:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1289:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** /**
ARM GAS  /tmp/ccu598KY.s 			page 204


1290:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @brief  Return the last ADC Master and Slave regular conversions results when in multimode conf
1291:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @param hadc ADC handle of ADC Master (handle of ADC Slave must not be used)
1292:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @retval The converted data values.
1293:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   */
1294:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** uint32_t HAL_ADCEx_MultiModeGetValue(const ADC_HandleTypeDef *hadc)
1295:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** {
1296:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   const ADC_Common_TypeDef *tmp_adc_common;
1297:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1298:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Check the parameters */
1299:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
1300:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1301:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Prevent unused argument(s) compilation warning if no assert_param check */
1302:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* and possible no usage in __LL_ADC_COMMON_INSTANCE() below               */
1303:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   UNUSED(hadc);
1304:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1305:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Pointer to the common control register  */
1306:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   tmp_adc_common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
1307:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1308:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Return the multi mode conversion value */
1309:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   return tmp_adc_common->CDR;
1310:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** }
1311:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1312:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** /**
1313:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @brief  Enable ADC, start MultiMode conversion and transfer regular results through DMA.
1314:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @note   Multimode must have been previously configured using
1315:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         HAL_ADCEx_MultiModeConfigChannel() function.
1316:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         Interruptions enabled in this function:
1317:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *          overrun, DMA half transfer, DMA transfer complete.
1318:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         Each of these interruptions has its dedicated callback function.
1319:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @note   State field of Slave ADC handle is not updated in this configuration:
1320:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *          user should not rely on it for information related to Slave regular
1321:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         conversions.
1322:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @param hadc ADC handle of ADC
1323:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @note  - Only ADC master could start the conversion.
1324:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *        - Two ADC conversions (Master & Slave) per external trig and so two DMA requests.
1325:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @param pData Destination Buffer address.
1326:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @param Length Length of data to be transferred from ADC peripheral to memory (in bytes).
1327:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @retval HAL status
1328:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   */
1329:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** HAL_StatusTypeDef HAL_ADCEx_MultiModeStart_DMA_Data32(ADC_HandleTypeDef *hadc, const uint32_t *pDat
1330:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** {
1331:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hal_status;
1332:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   ADC_HandleTypeDef tmp_hadc_slave;
1333:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   ADC_Common_TypeDef *tmp_adc_common;
1334:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   uint32_t LengthInBytes;
1335:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1336:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Check the parameters */
1337:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
1338:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
1339:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   assert_param(IS_ADC_EXTTRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
1340:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1341:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
1342:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   {
1343:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     return HAL_BUSY;
1344:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
1345:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   else
1346:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   {
ARM GAS  /tmp/ccu598KY.s 			page 205


1347:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     __HAL_LOCK(hadc);
1348:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1349:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Temporary handle minimum initialization */
1350:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
1351:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
1352:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1353:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Set a temporary handle of the ADC slave associated to the ADC master   */
1354:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
1355:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1356:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     if (tmp_hadc_slave.Instance == NULL)
1357:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
1358:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Set ADC state */
1359:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
1360:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1361:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Process unlocked */
1362:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       __HAL_UNLOCK(hadc);
1363:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1364:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       return HAL_ERROR;
1365:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
1366:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1367:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Enable the ADC peripherals: master and slave (in case if not already   */
1368:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* enabled previously)                                                    */
1369:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     tmp_hal_status = ADC_Enable(hadc);
1370:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     if (tmp_hal_status == HAL_OK)
1371:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
1372:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Reinitialize the LowPowerAutoPowerOff parameter from master to slave */
1373:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       tmp_hadc_slave.Init.LowPowerAutoPowerOff = hadc->Init.LowPowerAutoPowerOff;
1374:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       tmp_hal_status = ADC_Enable(&tmp_hadc_slave);
1375:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
1376:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1377:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Start multimode conversion of ADCs pair */
1378:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     if (tmp_hal_status == HAL_OK)
1379:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
1380:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Set ADC state */
1381:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       ADC_STATE_CLR_SET(hadc->State,
1382:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                         (HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR       
1383:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                          | HAL_ADC_STATE_REG_EOSMP),
1384:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                         HAL_ADC_STATE_REG_BUSY);
1385:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1386:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Set ADC error code to none */
1387:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       ADC_CLEAR_ERRORCODE(hadc);
1388:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1389:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Set the DMA transfer complete callback */
1390:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
1391:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1392:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Set the DMA half transfer complete callback */
1393:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
1394:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1395:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Set the DMA error callback */
1396:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
1397:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1398:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Pointer to the common control register  */
1399:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       tmp_adc_common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
1400:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1401:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
1402:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* start (in case of SW start):                                           */
1403:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
ARM GAS  /tmp/ccu598KY.s 			page 206


1404:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Clear regular group conversion flag and overrun flag */
1405:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* (To ensure of no unknown state from potential previous ADC operations) */
1406:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
1407:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1408:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Process unlocked */
1409:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Unlock before starting ADC conversions: in case of potential         */
1410:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* interruption, to let the process to ADC IRQ Handler.                 */
1411:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       __HAL_UNLOCK(hadc);
1412:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1413:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Enable ADC overrun interrupt */
1414:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
1415:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1416:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Length should be converted to number of bytes */
1417:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       LengthInBytes = (uint32_t)(Length * 4U);
1418:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1419:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Start the DMA channel */
1420:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       if ((hadc->DMA_Handle->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
1421:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
1422:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         if ((hadc->DMA_Handle->LinkedListQueue != NULL) && (hadc->DMA_Handle->LinkedListQueue->Head
1423:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         {
1424:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           hadc->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = (Lengt
1425:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           hadc->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] =       
1426:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****               (uint32_t)&tmp_adc_common->CDR2;
1427:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           hadc->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = (uint3
1428:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           tmp_hal_status = HAL_DMAEx_List_Start_IT(hadc->DMA_Handle);
1429:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         }
1430:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         else
1431:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         {
1432:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           tmp_hal_status = HAL_ERROR;
1433:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         };
1434:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
1435:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       else
1436:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
1437:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmp_adc_common->CDR2, (uint3
1438:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                           (LengthInBytes * 2U));
1439:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
1440:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1441:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Enable conversion of regular group.                                    */
1442:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* If software start has been selected, conversion starts immediately.    */
1443:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* If external trigger has been selected, conversion will start at next   */
1444:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* trigger event.                                                         */
1445:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Start ADC group regular conversion */
1446:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       LL_ADC_REG_StartConversion(hadc->Instance);
1447:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
1448:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     else
1449:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
1450:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Process unlocked */
1451:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       __HAL_UNLOCK(hadc);
1452:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
1453:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1454:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Return function status */
1455:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     return tmp_hal_status;
1456:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
1457:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** }
1458:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1459:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** /**
1460:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @brief  Return the last ADC Master and Slave regular conversions results when in multimode conf
ARM GAS  /tmp/ccu598KY.s 			page 207


1461:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @param hadc ADC handle of ADC Master (handle of ADC Slave must not be used)
1462:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @retval The converted data values.
1463:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   */
1464:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** uint32_t HAL_ADCEx_MultiModeGetValue_Data32(const ADC_HandleTypeDef *hadc)
1465:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** {
1466:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   const ADC_Common_TypeDef *tmpADC_Common;
1467:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1468:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Check the parameters */
1469:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
1470:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1471:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Prevent unused argument(s) compilation warning if no assert_param check */
1472:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* and possible no usage in __LL_ADC_COMMON_INSTANCE() below               */
1473:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   UNUSED(hadc);
1474:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1475:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Pointer to the common control register  */
1476:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
1477:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1478:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Return the multi mode conversion value */
1479:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   return tmpADC_Common->CDR2;
1480:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** }
1481:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** #endif /* ADC_MULTIMODE_SUPPORT */
1482:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1483:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** /**
1484:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @brief  Get ADC injected group conversion result.
1485:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @note   Reading register JDRx automatically clears ADC flag JEOC
1486:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         (ADC group injected end of unitary conversion).
1487:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @note   This function does not clear ADC flag JEOS
1488:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         (ADC group injected end of sequence conversion)
1489:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         Occurrence of flag JEOS rising:
1490:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *          - If sequencer is composed of 1 rank, flag JEOS is equivalent
1491:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *            to flag JEOC.
1492:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *          - If sequencer is composed of several ranks, during the scan
1493:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *            sequence flag JEOC only is raised, at the end of the scan sequence
1494:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *            both flags JEOC and EOS are raised.
1495:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         Flag JEOS must not be cleared by this function because
1496:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         it would not be compliant with low power features
1497:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         (feature low power auto-wait, not available on all STM32 families).
1498:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         To clear this flag, either use function:
1499:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         in programming model IT: @ref HAL_ADC_IRQHandler(), in programming
1500:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         model polling: @ref HAL_ADCEx_InjectedPollForConversion()
1501:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_JEOS).
1502:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @param hadc ADC handle
1503:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @param InjectedRank the converted ADC injected rank.
1504:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *          This parameter can be one of the following values:
1505:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *            @arg @ref ADC_INJECTED_RANK_1 ADC group injected rank 1
1506:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *            @arg @ref ADC_INJECTED_RANK_2 ADC group injected rank 2
1507:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *            @arg @ref ADC_INJECTED_RANK_3 ADC group injected rank 3
1508:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *            @arg @ref ADC_INJECTED_RANK_4 ADC group injected rank 4
1509:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @retval ADC group injected conversion data
1510:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   */
1511:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** uint32_t HAL_ADCEx_InjectedGetValue(const ADC_HandleTypeDef *hadc, uint32_t InjectedRank)
1512:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** {
 1838              		.loc 1 1512 1 is_stmt 1 view -0
 1839              		.cfi_startproc
 1840              		@ args = 0, pretend = 0, frame = 0
 1841              		@ frame_needed = 0, uses_anonymous_args = 0
 1842              		@ link register save eliminated.
ARM GAS  /tmp/ccu598KY.s 			page 208


1513:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   uint32_t tmp_jdr;
 1843              		.loc 1 1513 3 view .LVU560
1514:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1515:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Check the parameters */
1516:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 1844              		.loc 1 1516 3 view .LVU561
1517:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   assert_param(IS_ADC_INJECTED_RANK(InjectedRank));
 1845              		.loc 1 1517 3 view .LVU562
1518:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1519:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Get ADC converted value */
1520:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   switch (InjectedRank)
 1846              		.loc 1 1520 3 view .LVU563
 1847 0000 40F21523 		movw	r3, #533
 1848 0004 9942     		cmp	r1, r3
 1849 0006 0FD0     		beq	.L137
 1850 0008 40F21B33 		movw	r3, #795
 1851 000c 9942     		cmp	r1, r3
 1852 000e 07D0     		beq	.L138
 1853 0010 40F20F13 		movw	r3, #271
 1854 0014 9942     		cmp	r1, r3
 1855 0016 0BD0     		beq	.L143
1521:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   {
1522:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     case ADC_INJECTED_RANK_4:
1523:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       tmp_jdr = hadc->Instance->JDR4;
1524:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       break;
1525:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     case ADC_INJECTED_RANK_3:
1526:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       tmp_jdr = hadc->Instance->JDR3;
1527:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       break;
1528:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     case ADC_INJECTED_RANK_2:
1529:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       tmp_jdr = hadc->Instance->JDR2;
1530:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       break;
1531:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     case ADC_INJECTED_RANK_1:
1532:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     default:
1533:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       tmp_jdr = hadc->Instance->JDR1;
 1856              		.loc 1 1533 7 view .LVU564
 1857              		.loc 1 1533 21 is_stmt 0 view .LVU565
 1858 0018 0368     		ldr	r3, [r0]
 1859              		.loc 1 1533 15 view .LVU566
 1860 001a D3F88000 		ldr	r0, [r3, #128]
 1861              	.LVL160:
1534:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       break;
 1862              		.loc 1 1534 7 is_stmt 1 view .LVU567
1535:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
1536:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1537:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   return tmp_jdr;
 1863              		.loc 1 1537 3 view .LVU568
1538:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** }
 1864              		.loc 1 1538 1 is_stmt 0 view .LVU569
 1865 001e 7047     		bx	lr
 1866              	.LVL161:
 1867              	.L138:
1523:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       break;
 1868              		.loc 1 1523 7 is_stmt 1 view .LVU570
1523:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       break;
 1869              		.loc 1 1523 21 is_stmt 0 view .LVU571
 1870 0020 0368     		ldr	r3, [r0]
1523:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       break;
ARM GAS  /tmp/ccu598KY.s 			page 209


 1871              		.loc 1 1523 15 view .LVU572
 1872 0022 D3F88C00 		ldr	r0, [r3, #140]
 1873              	.LVL162:
1524:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     case ADC_INJECTED_RANK_3:
 1874              		.loc 1 1524 7 is_stmt 1 view .LVU573
 1875 0026 7047     		bx	lr
 1876              	.LVL163:
 1877              	.L137:
1526:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       break;
 1878              		.loc 1 1526 7 view .LVU574
1526:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       break;
 1879              		.loc 1 1526 21 is_stmt 0 view .LVU575
 1880 0028 0368     		ldr	r3, [r0]
1526:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       break;
 1881              		.loc 1 1526 15 view .LVU576
 1882 002a D3F88800 		ldr	r0, [r3, #136]
 1883              	.LVL164:
1527:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     case ADC_INJECTED_RANK_2:
 1884              		.loc 1 1527 7 is_stmt 1 view .LVU577
 1885 002e 7047     		bx	lr
 1886              	.LVL165:
 1887              	.L143:
1529:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       break;
 1888              		.loc 1 1529 7 view .LVU578
1529:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       break;
 1889              		.loc 1 1529 21 is_stmt 0 view .LVU579
 1890 0030 0368     		ldr	r3, [r0]
1529:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       break;
 1891              		.loc 1 1529 15 view .LVU580
 1892 0032 D3F88400 		ldr	r0, [r3, #132]
 1893              	.LVL166:
1530:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     case ADC_INJECTED_RANK_1:
 1894              		.loc 1 1530 7 is_stmt 1 view .LVU581
 1895 0036 7047     		bx	lr
 1896              		.cfi_endproc
 1897              	.LFE355:
 1899              		.section	.text.HAL_ADCEx_InjectedConvCpltCallback,"ax",%progbits
 1900              		.align	1
 1901              		.weak	HAL_ADCEx_InjectedConvCpltCallback
 1902              		.syntax unified
 1903              		.thumb
 1904              		.thumb_func
 1906              	HAL_ADCEx_InjectedConvCpltCallback:
 1907              	.LVL167:
 1908              	.LFB356:
1539:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1540:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** /**
1541:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @brief  Injected conversion complete callback in non-blocking mode.
1542:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @param hadc ADC handle
1543:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @retval None
1544:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   */
1545:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** __weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
1546:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** {
 1909              		.loc 1 1546 1 view -0
 1910              		.cfi_startproc
 1911              		@ args = 0, pretend = 0, frame = 0
 1912              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccu598KY.s 			page 210


 1913              		@ link register save eliminated.
1547:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Prevent unused argument(s) compilation warning */
1548:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   UNUSED(hadc);
 1914              		.loc 1 1548 3 view .LVU583
1549:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1550:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* NOTE : This function should not be modified. When the callback is needed,
1551:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
1552:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   */
1553:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** }
 1915              		.loc 1 1553 1 is_stmt 0 view .LVU584
 1916 0000 7047     		bx	lr
 1917              		.cfi_endproc
 1918              	.LFE356:
 1920              		.section	.text.HAL_ADCEx_InjectedQueueOverflowCallback,"ax",%progbits
 1921              		.align	1
 1922              		.weak	HAL_ADCEx_InjectedQueueOverflowCallback
 1923              		.syntax unified
 1924              		.thumb
 1925              		.thumb_func
 1927              	HAL_ADCEx_InjectedQueueOverflowCallback:
 1928              	.LVL168:
 1929              	.LFB357:
1554:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1555:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** /**
1556:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @brief  Injected context queue overflow callback.
1557:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @note   This callback is called if injected context queue is enabled
1558:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             (parameter "QueueInjectedContext" in injected channel configuration)
1559:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             and if a new injected context is set when queue is full (maximum 2
1560:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             contexts).
1561:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @param hadc ADC handle
1562:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @retval None
1563:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   */
1564:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** __weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
1565:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** {
 1930              		.loc 1 1565 1 is_stmt 1 view -0
 1931              		.cfi_startproc
 1932              		@ args = 0, pretend = 0, frame = 0
 1933              		@ frame_needed = 0, uses_anonymous_args = 0
 1934              		@ link register save eliminated.
1566:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Prevent unused argument(s) compilation warning */
1567:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   UNUSED(hadc);
 1935              		.loc 1 1567 3 view .LVU586
1568:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1569:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* NOTE : This function should not be modified. When the callback is needed,
1570:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
1571:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   */
1572:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** }
 1936              		.loc 1 1572 1 is_stmt 0 view .LVU587
 1937 0000 7047     		bx	lr
 1938              		.cfi_endproc
 1939              	.LFE357:
 1941              		.section	.text.HAL_ADCEx_LevelOutOfWindow2Callback,"ax",%progbits
 1942              		.align	1
 1943              		.weak	HAL_ADCEx_LevelOutOfWindow2Callback
 1944              		.syntax unified
 1945              		.thumb
 1946              		.thumb_func
ARM GAS  /tmp/ccu598KY.s 			page 211


 1948              	HAL_ADCEx_LevelOutOfWindow2Callback:
 1949              	.LVL169:
 1950              	.LFB358:
1573:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1574:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** /**
1575:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @brief  Analog watchdog 2 callback in non-blocking mode.
1576:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @param hadc ADC handle
1577:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @retval None
1578:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   */
1579:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** __weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
1580:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** {
 1951              		.loc 1 1580 1 is_stmt 1 view -0
 1952              		.cfi_startproc
 1953              		@ args = 0, pretend = 0, frame = 0
 1954              		@ frame_needed = 0, uses_anonymous_args = 0
 1955              		@ link register save eliminated.
1581:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Prevent unused argument(s) compilation warning */
1582:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   UNUSED(hadc);
 1956              		.loc 1 1582 3 view .LVU589
1583:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1584:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* NOTE : This function should not be modified. When the callback is needed,
1585:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
1586:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   */
1587:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** }
 1957              		.loc 1 1587 1 is_stmt 0 view .LVU590
 1958 0000 7047     		bx	lr
 1959              		.cfi_endproc
 1960              	.LFE358:
 1962              		.section	.text.HAL_ADCEx_LevelOutOfWindow3Callback,"ax",%progbits
 1963              		.align	1
 1964              		.weak	HAL_ADCEx_LevelOutOfWindow3Callback
 1965              		.syntax unified
 1966              		.thumb
 1967              		.thumb_func
 1969              	HAL_ADCEx_LevelOutOfWindow3Callback:
 1970              	.LVL170:
 1971              	.LFB359:
1588:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1589:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** /**
1590:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @brief  Analog watchdog 3 callback in non-blocking mode.
1591:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @param hadc ADC handle
1592:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @retval None
1593:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   */
1594:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** __weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
1595:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** {
 1972              		.loc 1 1595 1 is_stmt 1 view -0
 1973              		.cfi_startproc
 1974              		@ args = 0, pretend = 0, frame = 0
 1975              		@ frame_needed = 0, uses_anonymous_args = 0
 1976              		@ link register save eliminated.
1596:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Prevent unused argument(s) compilation warning */
1597:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   UNUSED(hadc);
 1977              		.loc 1 1597 3 view .LVU592
1598:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1599:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* NOTE : This function should not be modified. When the callback is needed,
1600:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
1601:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   */
ARM GAS  /tmp/ccu598KY.s 			page 212


1602:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** }
 1978              		.loc 1 1602 1 is_stmt 0 view .LVU593
 1979 0000 7047     		bx	lr
 1980              		.cfi_endproc
 1981              	.LFE359:
 1983              		.section	.text.HAL_ADCEx_EndOfSamplingCallback,"ax",%progbits
 1984              		.align	1
 1985              		.weak	HAL_ADCEx_EndOfSamplingCallback
 1986              		.syntax unified
 1987              		.thumb
 1988              		.thumb_func
 1990              	HAL_ADCEx_EndOfSamplingCallback:
 1991              	.LVL171:
 1992              	.LFB360:
1603:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1604:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1605:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** /**
1606:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @brief  End Of Sampling callback in non-blocking mode.
1607:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @param hadc ADC handle
1608:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @retval None
1609:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   */
1610:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** __weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
1611:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** {
 1993              		.loc 1 1611 1 is_stmt 1 view -0
 1994              		.cfi_startproc
 1995              		@ args = 0, pretend = 0, frame = 0
 1996              		@ frame_needed = 0, uses_anonymous_args = 0
 1997              		@ link register save eliminated.
1612:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Prevent unused argument(s) compilation warning */
1613:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   UNUSED(hadc);
 1998              		.loc 1 1613 3 view .LVU595
1614:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1615:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* NOTE : This function should not be modified. When the callback is needed,
1616:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
1617:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   */
1618:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** }
 1999              		.loc 1 1618 1 is_stmt 0 view .LVU596
 2000 0000 7047     		bx	lr
 2001              		.cfi_endproc
 2002              	.LFE360:
 2004              		.section	.text.HAL_ADCEx_RegularStop,"ax",%progbits
 2005              		.align	1
 2006              		.global	HAL_ADCEx_RegularStop
 2007              		.syntax unified
 2008              		.thumb
 2009              		.thumb_func
 2011              	HAL_ADCEx_RegularStop:
 2012              	.LVL172:
 2013              	.LFB361:
1619:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1620:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1621:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** /**
1622:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @brief  Stop ADC conversion of regular group (and injected channels in
1623:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         case of auto_injection mode), disable ADC peripheral if no
1624:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         conversion is on going on injected group.
1625:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @param hadc ADC handle
1626:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @retval HAL status.
ARM GAS  /tmp/ccu598KY.s 			page 213


1627:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   */
1628:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** HAL_StatusTypeDef HAL_ADCEx_RegularStop(ADC_HandleTypeDef *hadc)
1629:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** {
 2014              		.loc 1 1629 1 is_stmt 1 view -0
 2015              		.cfi_startproc
 2016              		@ args = 0, pretend = 0, frame = 0
 2017              		@ frame_needed = 0, uses_anonymous_args = 0
1630:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hal_status;
 2018              		.loc 1 1630 3 view .LVU598
1631:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1632:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Check the parameters */
1633:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 2019              		.loc 1 1633 3 view .LVU599
1634:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1635:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   __HAL_LOCK(hadc);
 2020              		.loc 1 1635 3 view .LVU600
 2021              		.loc 1 1635 3 view .LVU601
 2022 0000 90F87430 		ldrb	r3, [r0, #116]	@ zero_extendqisi2
 2023 0004 012B     		cmp	r3, #1
 2024 0006 26D0     		beq	.L153
1629:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hal_status;
 2025              		.loc 1 1629 1 is_stmt 0 discriminator 2 view .LVU602
 2026 0008 10B5     		push	{r4, lr}
 2027              	.LCFI20:
 2028              		.cfi_def_cfa_offset 8
 2029              		.cfi_offset 4, -8
 2030              		.cfi_offset 14, -4
 2031 000a 0446     		mov	r4, r0
 2032              		.loc 1 1635 3 is_stmt 1 discriminator 2 view .LVU603
 2033 000c 0121     		movs	r1, #1
 2034 000e 80F87410 		strb	r1, [r0, #116]
 2035              		.loc 1 1635 3 discriminator 2 view .LVU604
1636:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1637:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* 1. Stop potential regular conversion on going */
1638:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_GROUP);
 2036              		.loc 1 1638 3 discriminator 2 view .LVU605
 2037              		.loc 1 1638 20 is_stmt 0 discriminator 2 view .LVU606
 2038 0012 FFF7FEFF 		bl	ADC_ConversionStop
 2039              	.LVL173:
1639:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1640:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Disable ADC peripheral if regular conversions are effectively stopped
1641:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****      and if no injected conversions are on-going */
1642:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   if (tmp_hal_status == HAL_OK)
 2040              		.loc 1 1642 3 is_stmt 1 discriminator 2 view .LVU607
 2041              		.loc 1 1642 6 is_stmt 0 discriminator 2 view .LVU608
 2042 0016 60B9     		cbnz	r0, .L151
1643:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   {
1644:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Clear HAL_ADC_STATE_REG_BUSY bit */
1645:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 2043              		.loc 1 1645 5 is_stmt 1 view .LVU609
 2044 0018 A36F     		ldr	r3, [r4, #120]
 2045 001a 23F48073 		bic	r3, r3, #256
 2046 001e A367     		str	r3, [r4, #120]
1646:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1647:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 2047              		.loc 1 1647 5 view .LVU610
 2048              		.loc 1 1647 44 is_stmt 0 view .LVU611
ARM GAS  /tmp/ccu598KY.s 			page 214


 2049 0020 2368     		ldr	r3, [r4]
 2050              	.LVL174:
 2051              	.LBB305:
 2052              	.LBI305:
8247:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
 2053              		.loc 2 8247 26 is_stmt 1 view .LVU612
 2054              	.LBB306:
 2055              		.loc 2 8249 3 view .LVU613
 2056              		.loc 2 8249 12 is_stmt 0 view .LVU614
 2057 0022 9B68     		ldr	r3, [r3, #8]
 2058              	.LVL175:
 2059              		.loc 2 8249 76 view .LVU615
 2060 0024 13F0080F 		tst	r3, #8
 2061 0028 07D0     		beq	.L152
 2062              	.LVL176:
 2063              		.loc 2 8249 76 view .LVU616
 2064              	.LBE306:
 2065              	.LBE305:
1648:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
1649:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* 2. Disable the ADC peripheral */
1650:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       tmp_hal_status = ADC_Disable(hadc);
1651:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1652:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Check if ADC is effectively disabled */
1653:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       if (tmp_hal_status == HAL_OK)
1654:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
1655:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         /* Set ADC state */
1656:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY, HAL_ADC_STATE_READY);
1657:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
1658:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
1659:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Conversion on injected group is stopped, but ADC not disabled since    */
1660:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* conversion on regular group is still running.                          */
1661:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     else
1662:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
1663:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       SET_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 2066              		.loc 1 1663 7 is_stmt 1 view .LVU617
 2067 002a A36F     		ldr	r3, [r4, #120]
 2068 002c 43F48053 		orr	r3, r3, #4096
 2069 0030 A367     		str	r3, [r4, #120]
 2070              	.L151:
1664:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
1665:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
1666:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1667:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   __HAL_UNLOCK(hadc);
 2071              		.loc 1 1667 3 view .LVU618
 2072              		.loc 1 1667 3 view .LVU619
 2073 0032 0023     		movs	r3, #0
 2074 0034 84F87430 		strb	r3, [r4, #116]
 2075              		.loc 1 1667 3 view .LVU620
1668:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1669:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   return tmp_hal_status;
 2076              		.loc 1 1669 3 view .LVU621
1670:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** }
 2077              		.loc 1 1670 1 is_stmt 0 view .LVU622
 2078 0038 10BD     		pop	{r4, pc}
 2079              	.LVL177:
 2080              	.L152:
1650:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
ARM GAS  /tmp/ccu598KY.s 			page 215


 2081              		.loc 1 1650 7 is_stmt 1 view .LVU623
1650:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 2082              		.loc 1 1650 24 is_stmt 0 view .LVU624
 2083 003a 2046     		mov	r0, r4
 2084              	.LVL178:
1650:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 2085              		.loc 1 1650 24 view .LVU625
 2086 003c FFF7FEFF 		bl	ADC_Disable
 2087              	.LVL179:
1653:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
 2088              		.loc 1 1653 7 is_stmt 1 view .LVU626
1653:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
 2089              		.loc 1 1653 10 is_stmt 0 view .LVU627
 2090 0040 0028     		cmp	r0, #0
 2091 0042 F6D1     		bne	.L151
1656:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
 2092              		.loc 1 1656 9 is_stmt 1 view .LVU628
 2093 0044 A36F     		ldr	r3, [r4, #120]
 2094 0046 23F48053 		bic	r3, r3, #4096
 2095 004a 23F00103 		bic	r3, r3, #1
 2096 004e 43F00103 		orr	r3, r3, #1
 2097 0052 A367     		str	r3, [r4, #120]
 2098 0054 EDE7     		b	.L151
 2099              	.LVL180:
 2100              	.L153:
 2101              	.LCFI21:
 2102              		.cfi_def_cfa_offset 0
 2103              		.cfi_restore 4
 2104              		.cfi_restore 14
1635:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 2105              		.loc 1 1635 3 is_stmt 0 view .LVU629
 2106 0056 0220     		movs	r0, #2
 2107              	.LVL181:
 2108              		.loc 1 1670 1 view .LVU630
 2109 0058 7047     		bx	lr
 2110              		.cfi_endproc
 2111              	.LFE361:
 2113              		.section	.text.HAL_ADCEx_RegularStop_IT,"ax",%progbits
 2114              		.align	1
 2115              		.global	HAL_ADCEx_RegularStop_IT
 2116              		.syntax unified
 2117              		.thumb
 2118              		.thumb_func
 2120              	HAL_ADCEx_RegularStop_IT:
 2121              	.LVL182:
 2122              	.LFB362:
1671:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1672:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1673:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** /**
1674:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @brief  Stop ADC conversion of ADC groups regular and injected,
1675:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         disable interrution of end-of-conversion,
1676:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         disable ADC peripheral if no conversion is on going
1677:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         on injected group.
1678:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @param hadc ADC handle
1679:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @retval HAL status.
1680:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   */
1681:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** HAL_StatusTypeDef HAL_ADCEx_RegularStop_IT(ADC_HandleTypeDef *hadc)
ARM GAS  /tmp/ccu598KY.s 			page 216


1682:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** {
 2123              		.loc 1 1682 1 is_stmt 1 view -0
 2124              		.cfi_startproc
 2125              		@ args = 0, pretend = 0, frame = 0
 2126              		@ frame_needed = 0, uses_anonymous_args = 0
1683:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hal_status;
 2127              		.loc 1 1683 3 view .LVU632
1684:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1685:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Check the parameters */
1686:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 2128              		.loc 1 1686 3 view .LVU633
1687:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1688:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   __HAL_LOCK(hadc);
 2129              		.loc 1 1688 3 view .LVU634
 2130              		.loc 1 1688 3 view .LVU635
 2131 0000 90F87430 		ldrb	r3, [r0, #116]	@ zero_extendqisi2
 2132 0004 012B     		cmp	r3, #1
 2133 0006 2BD0     		beq	.L162
1682:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hal_status;
 2134              		.loc 1 1682 1 is_stmt 0 discriminator 2 view .LVU636
 2135 0008 10B5     		push	{r4, lr}
 2136              	.LCFI22:
 2137              		.cfi_def_cfa_offset 8
 2138              		.cfi_offset 4, -8
 2139              		.cfi_offset 14, -4
 2140 000a 0446     		mov	r4, r0
 2141              		.loc 1 1688 3 is_stmt 1 discriminator 2 view .LVU637
 2142 000c 0121     		movs	r1, #1
 2143 000e 80F87410 		strb	r1, [r0, #116]
 2144              		.loc 1 1688 3 discriminator 2 view .LVU638
1689:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1690:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* 1. Stop potential regular conversion on going */
1691:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_GROUP);
 2145              		.loc 1 1691 3 discriminator 2 view .LVU639
 2146              		.loc 1 1691 20 is_stmt 0 discriminator 2 view .LVU640
 2147 0012 FFF7FEFF 		bl	ADC_ConversionStop
 2148              	.LVL183:
1692:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1693:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Disable ADC peripheral if conversions are effectively stopped
1694:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     and if no injected conversion is on-going */
1695:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   if (tmp_hal_status == HAL_OK)
 2149              		.loc 1 1695 3 is_stmt 1 discriminator 2 view .LVU641
 2150              		.loc 1 1695 6 is_stmt 0 discriminator 2 view .LVU642
 2151 0016 88B9     		cbnz	r0, .L160
1696:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   {
1697:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Clear HAL_ADC_STATE_REG_BUSY bit */
1698:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 2152              		.loc 1 1698 5 is_stmt 1 view .LVU643
 2153 0018 A36F     		ldr	r3, [r4, #120]
 2154 001a 23F48073 		bic	r3, r3, #256
 2155 001e A367     		str	r3, [r4, #120]
1699:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1700:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Disable all regular-related interrupts */
1701:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 2156              		.loc 1 1701 5 view .LVU644
 2157 0020 2268     		ldr	r2, [r4]
 2158 0022 5368     		ldr	r3, [r2, #4]
ARM GAS  /tmp/ccu598KY.s 			page 217


 2159 0024 23F01C03 		bic	r3, r3, #28
 2160 0028 5360     		str	r3, [r2, #4]
1702:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1703:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* 2. Disable ADC peripheral if no injected conversions are on-going */
1704:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 2161              		.loc 1 1704 5 view .LVU645
 2162              		.loc 1 1704 44 is_stmt 0 view .LVU646
 2163 002a 2368     		ldr	r3, [r4]
 2164              	.LVL184:
 2165              	.LBB307:
 2166              	.LBI307:
8247:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
 2167              		.loc 2 8247 26 is_stmt 1 view .LVU647
 2168              	.LBB308:
 2169              		.loc 2 8249 3 view .LVU648
 2170              		.loc 2 8249 12 is_stmt 0 view .LVU649
 2171 002c 9B68     		ldr	r3, [r3, #8]
 2172              	.LVL185:
 2173              		.loc 2 8249 76 view .LVU650
 2174 002e 13F0080F 		tst	r3, #8
 2175 0032 07D0     		beq	.L161
 2176              	.LVL186:
 2177              		.loc 2 8249 76 view .LVU651
 2178              	.LBE308:
 2179              	.LBE307:
1705:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
1706:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       tmp_hal_status = ADC_Disable(hadc);
1707:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* if no issue reported */
1708:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       if (tmp_hal_status == HAL_OK)
1709:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
1710:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         /* Set ADC state */
1711:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY, HAL_ADC_STATE_READY);
1712:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
1713:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
1714:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     else
1715:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
1716:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       SET_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 2180              		.loc 1 1716 7 is_stmt 1 view .LVU652
 2181 0034 A36F     		ldr	r3, [r4, #120]
 2182 0036 43F48053 		orr	r3, r3, #4096
 2183 003a A367     		str	r3, [r4, #120]
 2184              	.L160:
1717:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
1718:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
1719:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1720:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   __HAL_UNLOCK(hadc);
 2185              		.loc 1 1720 3 view .LVU653
 2186              		.loc 1 1720 3 view .LVU654
 2187 003c 0023     		movs	r3, #0
 2188 003e 84F87430 		strb	r3, [r4, #116]
 2189              		.loc 1 1720 3 view .LVU655
1721:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1722:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   return tmp_hal_status;
 2190              		.loc 1 1722 3 view .LVU656
1723:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** }
 2191              		.loc 1 1723 1 is_stmt 0 view .LVU657
 2192 0042 10BD     		pop	{r4, pc}
ARM GAS  /tmp/ccu598KY.s 			page 218


 2193              	.LVL187:
 2194              	.L161:
1706:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* if no issue reported */
 2195              		.loc 1 1706 7 is_stmt 1 view .LVU658
1706:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* if no issue reported */
 2196              		.loc 1 1706 24 is_stmt 0 view .LVU659
 2197 0044 2046     		mov	r0, r4
 2198              	.LVL188:
1706:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* if no issue reported */
 2199              		.loc 1 1706 24 view .LVU660
 2200 0046 FFF7FEFF 		bl	ADC_Disable
 2201              	.LVL189:
1708:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
 2202              		.loc 1 1708 7 is_stmt 1 view .LVU661
1708:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
 2203              		.loc 1 1708 10 is_stmt 0 view .LVU662
 2204 004a 0028     		cmp	r0, #0
 2205 004c F6D1     		bne	.L160
1711:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
 2206              		.loc 1 1711 9 is_stmt 1 view .LVU663
 2207 004e A36F     		ldr	r3, [r4, #120]
 2208 0050 23F48053 		bic	r3, r3, #4096
 2209 0054 23F00103 		bic	r3, r3, #1
 2210 0058 43F00103 		orr	r3, r3, #1
 2211 005c A367     		str	r3, [r4, #120]
 2212 005e EDE7     		b	.L160
 2213              	.LVL190:
 2214              	.L162:
 2215              	.LCFI23:
 2216              		.cfi_def_cfa_offset 0
 2217              		.cfi_restore 4
 2218              		.cfi_restore 14
1688:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 2219              		.loc 1 1688 3 is_stmt 0 view .LVU664
 2220 0060 0220     		movs	r0, #2
 2221              	.LVL191:
 2222              		.loc 1 1723 1 view .LVU665
 2223 0062 7047     		bx	lr
 2224              		.cfi_endproc
 2225              	.LFE362:
 2227              		.section	.text.HAL_ADCEx_RegularStop_DMA,"ax",%progbits
 2228              		.align	1
 2229              		.global	HAL_ADCEx_RegularStop_DMA
 2230              		.syntax unified
 2231              		.thumb
 2232              		.thumb_func
 2234              	HAL_ADCEx_RegularStop_DMA:
 2235              	.LVL192:
 2236              	.LFB363:
1724:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1725:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** /**
1726:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @brief  Stop ADC conversion of regular group (and injected group in
1727:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         case of auto_injection mode), disable ADC DMA transfer, disable
1728:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         ADC peripheral if no conversion is on going
1729:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         on injected group.
1730:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @note   HAL_ADCEx_RegularStop_DMA() function is dedicated to single-ADC mode only.
1731:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         For multimode (when multimode feature is available),
ARM GAS  /tmp/ccu598KY.s 			page 219


1732:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         HAL_ADCEx_RegularMultiModeStop_DMA() API must be used.
1733:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @param hadc ADC handle
1734:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @retval HAL status.
1735:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   */
1736:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** HAL_StatusTypeDef HAL_ADCEx_RegularStop_DMA(ADC_HandleTypeDef *hadc)
1737:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** {
 2237              		.loc 1 1737 1 is_stmt 1 view -0
 2238              		.cfi_startproc
 2239              		@ args = 0, pretend = 0, frame = 0
 2240              		@ frame_needed = 0, uses_anonymous_args = 0
 2241              		.loc 1 1737 1 is_stmt 0 view .LVU667
 2242 0000 38B5     		push	{r3, r4, r5, lr}
 2243              	.LCFI24:
 2244              		.cfi_def_cfa_offset 16
 2245              		.cfi_offset 3, -16
 2246              		.cfi_offset 4, -12
 2247              		.cfi_offset 5, -8
 2248              		.cfi_offset 14, -4
1738:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hal_status;
 2249              		.loc 1 1738 3 is_stmt 1 view .LVU668
1739:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1740:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Check the parameters */
1741:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 2250              		.loc 1 1741 3 view .LVU669
1742:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1743:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   __HAL_LOCK(hadc);
 2251              		.loc 1 1743 3 view .LVU670
 2252              		.loc 1 1743 3 view .LVU671
 2253 0002 90F87430 		ldrb	r3, [r0, #116]	@ zero_extendqisi2
 2254 0006 012B     		cmp	r3, #1
 2255 0008 41D0     		beq	.L174
 2256 000a 0446     		mov	r4, r0
 2257              		.loc 1 1743 3 discriminator 2 view .LVU672
 2258 000c 0121     		movs	r1, #1
 2259 000e 80F87410 		strb	r1, [r0, #116]
 2260              		.loc 1 1743 3 discriminator 2 view .LVU673
1744:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1745:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* 1. Stop potential regular conversion on going */
1746:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_GROUP);
 2261              		.loc 1 1746 3 discriminator 2 view .LVU674
 2262              		.loc 1 1746 20 is_stmt 0 discriminator 2 view .LVU675
 2263 0012 FFF7FEFF 		bl	ADC_ConversionStop
 2264              	.LVL193:
1747:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1748:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Disable ADC peripheral if conversions are effectively stopped
1749:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****      and if no injected conversion is on-going */
1750:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   if (tmp_hal_status == HAL_OK)
 2265              		.loc 1 1750 3 is_stmt 1 discriminator 2 view .LVU676
 2266              		.loc 1 1750 6 is_stmt 0 discriminator 2 view .LVU677
 2267 0016 0546     		mov	r5, r0
 2268 0018 20B1     		cbz	r0, .L176
 2269              	.LVL194:
 2270              	.L169:
1751:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   {
1752:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Clear HAL_ADC_STATE_REG_BUSY bit */
1753:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
1754:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
ARM GAS  /tmp/ccu598KY.s 			page 220


1755:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Disable ADC DMA (ADC DMA configuration ADC_CFGR_DMACFG is kept) */
1756:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     MODIFY_REG(hadc->Instance->CFGR1, ADC_CFGR1_DMNGT_0 | ADC_CFGR1_DMNGT_1, 0UL);
1757:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1758:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Disable the DMA channel (in case of DMA in circular mode or stop while */
1759:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* while DMA transfer is on going)                                        */
1760:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
1761:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1762:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Check if DMA channel effectively disabled */
1763:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     if (tmp_hal_status != HAL_OK)
1764:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
1765:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Update ADC state machine to error */
1766:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
1767:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
1768:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1769:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Disable ADC overrun interrupt */
1770:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
1771:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1772:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* 2. Disable the ADC peripheral */
1773:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
1774:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* to keep in memory a potential failing status.                          */
1775:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
1776:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
1777:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       if (tmp_hal_status == HAL_OK)
1778:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
1779:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         tmp_hal_status = ADC_Disable(hadc);
1780:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
1781:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       else
1782:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
1783:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         (void)ADC_Disable(hadc);
1784:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
1785:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1786:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Check if ADC is effectively disabled */
1787:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       if (tmp_hal_status == HAL_OK)
1788:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
1789:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         /* Set ADC state */
1790:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY, HAL_ADC_STATE_READY);
1791:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
1792:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
1793:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     else
1794:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
1795:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       SET_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
1796:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
1797:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
1798:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1799:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   __HAL_UNLOCK(hadc);
 2271              		.loc 1 1799 3 is_stmt 1 view .LVU678
 2272              		.loc 1 1799 3 view .LVU679
 2273 001a 0023     		movs	r3, #0
 2274 001c 84F87430 		strb	r3, [r4, #116]
 2275              		.loc 1 1799 3 view .LVU680
1800:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1801:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   return tmp_hal_status;
 2276              		.loc 1 1801 3 view .LVU681
 2277              	.LVL195:
 2278              	.L168:
1802:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** }
 2279              		.loc 1 1802 1 is_stmt 0 view .LVU682
ARM GAS  /tmp/ccu598KY.s 			page 221


 2280 0020 2846     		mov	r0, r5
 2281 0022 38BD     		pop	{r3, r4, r5, pc}
 2282              	.LVL196:
 2283              	.L176:
1753:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 2284              		.loc 1 1753 5 is_stmt 1 view .LVU683
 2285 0024 A36F     		ldr	r3, [r4, #120]
 2286 0026 23F48073 		bic	r3, r3, #256
 2287 002a A367     		str	r3, [r4, #120]
1756:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 2288              		.loc 1 1756 5 view .LVU684
 2289 002c 2268     		ldr	r2, [r4]
 2290 002e D368     		ldr	r3, [r2, #12]
 2291 0030 23F00303 		bic	r3, r3, #3
 2292 0034 D360     		str	r3, [r2, #12]
1760:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 2293              		.loc 1 1760 5 view .LVU685
1760:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 2294              		.loc 1 1760 22 is_stmt 0 view .LVU686
 2295 0036 206F     		ldr	r0, [r4, #112]
 2296              	.LVL197:
1760:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 2297              		.loc 1 1760 22 view .LVU687
 2298 0038 FFF7FEFF 		bl	HAL_DMA_Abort
 2299              	.LVL198:
1763:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
 2300              		.loc 1 1763 5 is_stmt 1 view .LVU688
1763:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
 2301              		.loc 1 1763 8 is_stmt 0 view .LVU689
 2302 003c 0546     		mov	r5, r0
 2303 003e 18B1     		cbz	r0, .L170
1766:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
 2304              		.loc 1 1766 7 is_stmt 1 view .LVU690
 2305 0040 A36F     		ldr	r3, [r4, #120]
 2306 0042 43F04003 		orr	r3, r3, #64
 2307 0046 A367     		str	r3, [r4, #120]
 2308              	.L170:
1770:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 2309              		.loc 1 1770 5 view .LVU691
 2310 0048 2268     		ldr	r2, [r4]
 2311 004a 5368     		ldr	r3, [r2, #4]
 2312 004c 23F01003 		bic	r3, r3, #16
 2313 0050 5360     		str	r3, [r2, #4]
1775:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
 2314              		.loc 1 1775 5 view .LVU692
1775:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
 2315              		.loc 1 1775 44 is_stmt 0 view .LVU693
 2316 0052 2368     		ldr	r3, [r4]
 2317              	.LVL199:
 2318              	.LBB309:
 2319              	.LBI309:
8247:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
 2320              		.loc 2 8247 26 is_stmt 1 view .LVU694
 2321              	.LBB310:
 2322              		.loc 2 8249 3 view .LVU695
 2323              		.loc 2 8249 12 is_stmt 0 view .LVU696
 2324 0054 9B68     		ldr	r3, [r3, #8]
ARM GAS  /tmp/ccu598KY.s 			page 222


 2325              	.LVL200:
 2326              		.loc 2 8249 76 view .LVU697
 2327 0056 13F0080F 		tst	r3, #8
 2328 005a 04D0     		beq	.L171
 2329              	.LVL201:
 2330              		.loc 2 8249 76 view .LVU698
 2331              	.LBE310:
 2332              	.LBE309:
1795:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
 2333              		.loc 1 1795 7 is_stmt 1 view .LVU699
 2334 005c A36F     		ldr	r3, [r4, #120]
 2335 005e 43F48053 		orr	r3, r3, #4096
 2336 0062 A367     		str	r3, [r4, #120]
 2337 0064 D9E7     		b	.L169
 2338              	.LVL202:
 2339              	.L171:
1777:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
 2340              		.loc 1 1777 7 view .LVU700
1777:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
 2341              		.loc 1 1777 10 is_stmt 0 view .LVU701
 2342 0066 75B9     		cbnz	r5, .L172
1779:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
 2343              		.loc 1 1779 9 is_stmt 1 view .LVU702
1779:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
 2344              		.loc 1 1779 26 is_stmt 0 view .LVU703
 2345 0068 2046     		mov	r0, r4
 2346              	.LVL203:
1779:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
 2347              		.loc 1 1779 26 view .LVU704
 2348 006a FFF7FEFF 		bl	ADC_Disable
 2349              	.LVL204:
 2350 006e 0546     		mov	r5, r0
 2351              	.LVL205:
 2352              	.L173:
1787:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
 2353              		.loc 1 1787 7 is_stmt 1 view .LVU705
1787:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
 2354              		.loc 1 1787 10 is_stmt 0 view .LVU706
 2355 0070 002D     		cmp	r5, #0
 2356 0072 D2D1     		bne	.L169
1790:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
 2357              		.loc 1 1790 9 is_stmt 1 view .LVU707
 2358 0074 A36F     		ldr	r3, [r4, #120]
 2359 0076 23F48053 		bic	r3, r3, #4096
 2360 007a 23F00103 		bic	r3, r3, #1
 2361 007e 43F00103 		orr	r3, r3, #1
 2362 0082 A367     		str	r3, [r4, #120]
 2363 0084 C9E7     		b	.L169
 2364              	.LVL206:
 2365              	.L172:
1783:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
 2366              		.loc 1 1783 9 view .LVU708
1783:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
 2367              		.loc 1 1783 15 is_stmt 0 view .LVU709
 2368 0086 2046     		mov	r0, r4
 2369              	.LVL207:
1783:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
ARM GAS  /tmp/ccu598KY.s 			page 223


 2370              		.loc 1 1783 15 view .LVU710
 2371 0088 FFF7FEFF 		bl	ADC_Disable
 2372              	.LVL208:
 2373 008c F0E7     		b	.L173
 2374              	.LVL209:
 2375              	.L174:
1743:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 2376              		.loc 1 1743 3 view .LVU711
 2377 008e 0225     		movs	r5, #2
 2378 0090 C6E7     		b	.L168
 2379              		.cfi_endproc
 2380              	.LFE363:
 2382              		.section	.text.HAL_ADCEx_InjectedConfigChannel,"ax",%progbits
 2383              		.align	1
 2384              		.global	HAL_ADCEx_InjectedConfigChannel
 2385              		.syntax unified
 2386              		.thumb
 2387              		.thumb_func
 2389              	HAL_ADCEx_InjectedConfigChannel:
 2390              	.LVL210:
 2391              	.LFB364:
1803:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1804:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** #if defined(ADC_MULTIMODE_SUPPORT)
1805:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** /**
1806:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @brief  Stop DMA-based multimode ADC conversion, disable ADC DMA transfer, disable ADC peripher
1807:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         conversion is on-going.
1808:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @note   Multimode is kept enabled after this function. Multimode DMA bits
1809:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         (MDMA and DMACFG bits of common CCR register) are maintained. To disable
1810:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         multimode (set with HAL_ADCEx_MultiModeConfigChannel()), ADC must be
1811:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         reinitialized using HAL_ADC_Init() or HAL_ADC_DeInit(), or the user can
1812:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         resort to HAL_ADCEx_DisableMultiMode() API.
1813:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @note   In case of DMA configured in circular mode, function
1814:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         HAL_ADCEx_RegularStop_DMA() must be called after this function with handle of
1815:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         ADC slave, to properly disable the DMA channel.
1816:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @param hadc ADC handle of ADC master (handle of ADC slave must not be used)
1817:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @retval HAL status
1818:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   */
1819:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** HAL_StatusTypeDef HAL_ADCEx_RegularMultiModeStop_DMA(ADC_HandleTypeDef *hadc)
1820:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** {
1821:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hal_status;
1822:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   ADC_HandleTypeDef tmp_hadc_slave;
1823:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   uint32_t tmp_hadc_slave_conversion_on_going;
1824:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   uint32_t tickstart;
1825:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1826:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Check the parameters */
1827:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
1828:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1829:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   __HAL_LOCK(hadc);
1830:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1831:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* 1. Stop potential multimode conversion on going, on regular groups */
1832:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_GROUP);
1833:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1834:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Disable ADC peripheral if conversions are effectively stopped */
1835:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   if (tmp_hal_status == HAL_OK)
1836:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   {
1837:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Clear HAL_ADC_STATE_REG_BUSY bit */
1838:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
ARM GAS  /tmp/ccu598KY.s 			page 224


1839:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1840:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Temporary handle minimum initialization */
1841:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
1842:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
1843:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1844:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Set a temporary handle of the ADC slave associated to the ADC master   */
1845:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
1846:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1847:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     if (tmp_hadc_slave.Instance == NULL)
1848:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
1849:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Update ADC state machine to error */
1850:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
1851:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       __HAL_UNLOCK(hadc);
1852:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       return HAL_ERROR;
1853:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
1854:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1855:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Procedure to disable the ADC peripheral: wait for conversions          */
1856:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* effectively stopped (ADC master and ADC slave), then disable ADC       */
1857:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1858:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* 1. Wait for ADC conversion completion for ADC master and ADC slave */
1859:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     tickstart = HAL_GetTick();
1860:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1861:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance
1862:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     while ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 1UL)
1863:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****            || (tmp_hadc_slave_conversion_on_going == 1UL)
1864:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           )
1865:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
1866:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
1867:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
1868:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         /* Update ADC state machine to error */
1869:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
1870:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1871:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         __HAL_UNLOCK(hadc);
1872:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         return HAL_ERROR;
1873:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
1874:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1875:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instan
1876:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
1877:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1878:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Disable the DMA channel (in case of DMA in circular mode or stop       */
1879:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* while DMA transfer is on going)                                        */
1880:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Note: DMA channel of ADC slave should be stopped after this function   */
1881:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* with HAL_ADCEx_RegularStop_DMA() API.                                  */
1882:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
1883:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1884:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Check if DMA channel effectively disabled */
1885:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     if (tmp_hal_status != HAL_OK)
1886:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
1887:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Update ADC state machine to error */
1888:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
1889:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
1890:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1891:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Disable ADC overrun interrupt */
1892:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
1893:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1894:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* 2. Disable the ADC peripherals: master and slave if no injected        */
1895:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /*   conversion is on-going.                                              */
ARM GAS  /tmp/ccu598KY.s 			page 225


1896:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Update "tmp_hal_status" only if DMA channel disabling passed, to keep in */
1897:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* memory a potential failing status.                                     */
1898:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     if (tmp_hal_status == HAL_OK)
1899:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
1900:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
1901:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
1902:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         tmp_hal_status =  ADC_Disable(hadc);
1903:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         if (tmp_hal_status == HAL_OK)
1904:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         {
1905:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           if (LL_ADC_INJ_IsConversionOngoing((&tmp_hadc_slave)->Instance) == 0UL)
1906:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           {
1907:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             tmp_hal_status =  ADC_Disable(&tmp_hadc_slave);
1908:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           }
1909:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         }
1910:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
1911:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1912:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       if (tmp_hal_status == HAL_OK)
1913:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
1914:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         /* Both Master and Slave ADC's could be disabled. Update Master State */
1915:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         /* Clear HAL_ADC_STATE_INJ_BUSY bit, set HAL_ADC_STATE_READY bit */
1916:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY, HAL_ADC_STATE_READY);
1917:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
1918:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       else
1919:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
1920:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         /* injected (Master or Slave) conversions are still on-going,
1921:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****            no Master State change */
1922:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
1923:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
1924:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
1925:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1926:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   __HAL_UNLOCK(hadc);
1927:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1928:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   return tmp_hal_status;
1929:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** }
1930:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** #endif /* ADC_MULTIMODE_SUPPORT */
1931:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1932:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** /**
1933:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @}
1934:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   */
1935:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1936:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** /** @defgroup ADCEx_Exported_Functions_Group2 ADC Extended Peripheral Control functions
1937:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @brief    ADC Extended Peripheral Control functions
1938:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *
1939:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** @verbatim
1940:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****  ===============================================================================
1941:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****              ##### Peripheral Control functions #####
1942:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****  ===============================================================================
1943:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     [..]  This section provides functions allowing to:
1944:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       (+) Configure channels on injected group
1945:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       (+) Configure multimode when multimode feature is available
1946:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       (+) Enable or Disable Injected Queue
1947:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       (+) Disable ADC voltage regulator
1948:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       (+) Enter ADC deep-power-down mode
1949:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1950:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** @endverbatim
1951:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @{
1952:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   */
ARM GAS  /tmp/ccu598KY.s 			page 226


1953:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1954:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** /**
1955:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @brief  Configure a channel to be assigned to ADC group injected.
1956:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @note   Possibility to update parameters on the fly:
1957:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         This function initializes injected group, following calls to this
1958:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         function can be used to reconfigure some parameters of structure
1959:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         "ADC_InjectionConfTypeDef" on the fly, without resetting the ADC.
1960:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         The setting of these parameters is conditioned to ADC state:
1961:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         Refer to comments of structure "ADC_InjectionConfTypeDef".
1962:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @note   In case of usage of internal measurement channels:
1963:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         Vbat/VrefInt/TempSensor.
1964:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         These internal paths can be disabled using function
1965:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         HAL_ADC_DeInit().
1966:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @note   Caution: For Injected Context Queue use, a context must be fully
1967:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         defined before start of injected conversion. All channels are configured
1968:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         consecutively for the same ADC instance. Therefore, the number of calls to
1969:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         HAL_ADCEx_InjectedConfigChannel() must be equal to the value of parameter
1970:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         InjectedNbrOfConversion for each context.
1971:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *  - Example 1: If 1 context is intended to be used (or if there is no use of the
1972:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *    Injected Queue Context feature) and if the context contains 3 injected ranks
1973:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *    (InjectedNbrOfConversion = 3), HAL_ADCEx_InjectedConfigChannel() must be
1974:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *    called once for each channel (i.e. 3 times) before starting a conversion.
1975:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *    This function must not be called to configure a 4th injected channel:
1976:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *    it would start a new context into context queue.
1977:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *  - Example 2: If 2 contexts are intended to be used and each of them contains
1978:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *    3 injected ranks (InjectedNbrOfConversion = 3),
1979:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *    HAL_ADCEx_InjectedConfigChannel() must be called once for each channel and
1980:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *    for each context (3 channels x 2 contexts = 6 calls). Conversion can
1981:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *    start once the 1st context is set, that is after the first three
1982:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *    HAL_ADCEx_InjectedConfigChannel() calls. The 2nd context can be set on the fly.
1983:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @param hadc ADC handle
1984:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @param pConfigInjected Structure of ADC injected group and ADC channel for
1985:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         injected group.
1986:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @retval HAL status
1987:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   */
1988:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc, ADC_InjectionConfTypeDef
1989:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** {
 2392              		.loc 1 1989 1 is_stmt 1 view -0
 2393              		.cfi_startproc
 2394              		@ args = 0, pretend = 0, frame = 8
 2395              		@ frame_needed = 0, uses_anonymous_args = 0
 2396              		.loc 1 1989 1 is_stmt 0 view .LVU713
 2397 0000 0346     		mov	r3, r0
1990:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 2398              		.loc 1 1990 3 is_stmt 1 view .LVU714
 2399              	.LVL211:
1991:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   uint32_t tmp_offset_shifted;
 2400              		.loc 1 1991 3 view .LVU715
1992:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   uint32_t tmp_config_internal_channel;
 2401              		.loc 1 1992 3 view .LVU716
1993:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   uint32_t tmp_adc_is_conversion_on_going_regular;
 2402              		.loc 1 1993 3 view .LVU717
1994:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   uint32_t tmp_adc_is_conversion_on_going_injected;
 2403              		.loc 1 1994 3 view .LVU718
1995:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   __IO uint32_t wait_loop_index;
 2404              		.loc 1 1995 3 view .LVU719
1996:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   uint32_t tmp_jsqr_context_queue_being_built = 0U;
ARM GAS  /tmp/ccu598KY.s 			page 227


 2405              		.loc 1 1996 3 view .LVU720
1997:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   uint32_t tmp_channel;
 2406              		.loc 1 1997 3 view .LVU721
1998:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
1999:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Check the parameters */
2000:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 2407              		.loc 1 2000 3 view .LVU722
2001:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   assert_param(IS_ADC_SAMPLE_TIME(pConfigInjected->InjectedSamplingTime));
 2408              		.loc 1 2001 3 view .LVU723
2002:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   assert_param(IS_ADC_SINGLE_DIFFERENTIAL(pConfigInjected->InjectedSingleDiff));
 2409              		.loc 1 2002 3 view .LVU724
2003:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   assert_param(IS_FUNCTIONAL_STATE(pConfigInjected->AutoInjectedConv));
 2410              		.loc 1 2003 3 view .LVU725
2004:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   assert_param(IS_ADC_EXTTRIGINJEC_EDGE(pConfigInjected->ExternalTrigInjecConvEdge));
 2411              		.loc 1 2004 3 view .LVU726
2005:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   assert_param(IS_ADC_EXTTRIGINJEC(pConfigInjected->ExternalTrigInjecConv));
 2412              		.loc 1 2005 3 view .LVU727
2006:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   assert_param(IS_ADC_OFFSET_NUMBER(pConfigInjected->InjectedOffsetNumber));
 2413              		.loc 1 2006 3 view .LVU728
2007:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   assert_param(IS_ADC_OFFSET_SIGN(pConfigInjected->InjectedOffsetSign));
 2414              		.loc 1 2007 3 view .LVU729
2008:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   assert_param(IS_ADC_RANGE(hadc->Instance, ADC_GET_RESOLUTION(hadc), pConfigInjected->InjectedOffs
 2415              		.loc 1 2008 3 view .LVU730
2009:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   assert_param(IS_FUNCTIONAL_STATE(pConfigInjected->InjecOversamplingMode));
 2416              		.loc 1 2009 3 view .LVU731
2010:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2011:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 2417              		.loc 1 2011 3 view .LVU732
 2418              		.loc 1 2011 17 is_stmt 0 view .LVU733
 2419 0002 0069     		ldr	r0, [r0, #16]
 2420              	.LVL212:
2012:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   {
2013:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     assert_param(IS_ADC_INJECTED_RANK(pConfigInjected->InjectedRank));
 2421              		.loc 1 2013 5 is_stmt 1 view .LVU734
2014:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     assert_param(IS_ADC_INJECTED_NB_CONV(pConfigInjected->InjectedNbrOfConversion));
 2422              		.loc 1 2014 5 view .LVU735
2015:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     assert_param(IS_FUNCTIONAL_STATE(pConfigInjected->InjectedDiscontinuousConvMode));
 2423              		.loc 1 2015 5 view .LVU736
2016:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
2017:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2018:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Check offset range according to oversampling setting */
2019:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   if (hadc->Init.OversamplingMode == ENABLE)
 2424              		.loc 1 2019 3 view .LVU737
2020:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   {
2021:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     assert_param(IS_ADC_RANGE(hadc->Instance, ADC_GET_RESOLUTION(hadc),
2022:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                               pConfigInjected->InjectedOffset / (hadc->Init.Oversampling.Ratio + 1U
2023:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
2024:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   else
2025:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   {
2026:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     assert_param(IS_ADC_RANGE(hadc->Instance, ADC_GET_RESOLUTION(hadc), pConfigInjected->InjectedOf
 2425              		.loc 1 2026 5 view .LVU738
2027:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
2028:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2029:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* JDISCEN and JAUTO bits can't be set at the same time  */
2030:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   assert_param(!((pConfigInjected->InjectedDiscontinuousConvMode == ENABLE)                        
 2426              		.loc 1 2030 3 view .LVU739
2031:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                  && (pConfigInjected->AutoInjectedConv == ENABLE)));
ARM GAS  /tmp/ccu598KY.s 			page 228


2032:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2033:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /*  DISCEN and JAUTO bits can't be set at the same time */
2034:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (pConfigInjected->AutoInjectedConv
 2427              		.loc 1 2034 3 view .LVU740
2035:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2036:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Verification of channel number */
2037:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   if (pConfigInjected->InjectedSingleDiff != ADC_DIFFERENTIAL_ENDED)
 2428              		.loc 1 2037 3 view .LVU741
2038:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   {
2039:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     assert_param(IS_ADC_CHANNEL(pConfigInjected->InjectedChannel));
2040:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
2041:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   else
2042:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   {
2043:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
2044:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
2045:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** #if defined (ADC2)
2046:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       assert_param(IS_ADC12_DIFF_CHANNEL(pConfigInjected->InjectedChannel));
2047:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** #else
2048:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       assert_param(IS_ADC1_DIFF_CHANNEL(pConfigInjected->InjectedChannel));
 2429              		.loc 1 2048 7 view .LVU742
2049:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** #endif /* ADC2 */
2050:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
2051:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
2052:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2053:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   __HAL_LOCK(hadc);
 2430              		.loc 1 2053 3 view .LVU743
 2431              		.loc 1 2053 3 view .LVU744
 2432 0004 93F87420 		ldrb	r2, [r3, #116]	@ zero_extendqisi2
 2433 0008 012A     		cmp	r2, #1
 2434 000a 00F04A83 		beq	.L262
1989:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 2435              		.loc 1 1989 1 is_stmt 0 discriminator 2 view .LVU745
 2436 000e F0B5     		push	{r4, r5, r6, r7, lr}
 2437              	.LCFI25:
 2438              		.cfi_def_cfa_offset 20
 2439              		.cfi_offset 4, -20
 2440              		.cfi_offset 5, -16
 2441              		.cfi_offset 6, -12
 2442              		.cfi_offset 7, -8
 2443              		.cfi_offset 14, -4
 2444 0010 83B0     		sub	sp, sp, #12
 2445              	.LCFI26:
 2446              		.cfi_def_cfa_offset 32
 2447              		.loc 1 2053 3 is_stmt 1 discriminator 2 view .LVU746
 2448 0012 0122     		movs	r2, #1
 2449 0014 83F87420 		strb	r2, [r3, #116]
 2450              		.loc 1 2053 3 discriminator 2 view .LVU747
2054:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2055:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Configuration of injected group sequencer:                               */
2056:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Hardware constraint: Must fully define injected context register JSQR    */
2057:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* before make it entering into injected sequencer queue.                   */
2058:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /*                                                                          */
2059:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* - if scan mode is disabled:                                              */
2060:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /*    * Injected channels sequence length is set to 0x00: 1 channel         */
2061:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /*      converted (channel on injected rank 1)                              */
2062:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /*      Parameter "InjectedNbrOfConversion" is discarded.                   */
2063:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /*    * Injected context register JSQR setting is simple: register is fully */
ARM GAS  /tmp/ccu598KY.s 			page 229


2064:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /*      defined on one call of this function (for injected rank 1) and can  */
2065:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /*      be entered into queue directly.                                     */
2066:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* - if scan mode is enabled:                                               */
2067:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /*    * Injected channels sequence length is set to parameter               */
2068:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /*      "InjectedNbrOfConversion".                                          */
2069:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /*    * Injected context register JSQR setting more complex: register is    */
2070:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /*      fully defined over successive calls of this function, for each      */
2071:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /*      injected channel rank. It is entered into queue only when all       */
2072:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /*      injected ranks have been set.                                       */
2073:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /*   Note: Scan mode is not present by hardware on this device, but used    */
2074:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /*   by software for alignment over all STM32 devices.                      */
2075:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2076:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 2451              		.loc 1 2076 3 discriminator 2 view .LVU748
 2452              		.loc 1 2076 6 is_stmt 0 discriminator 2 view .LVU749
 2453 0018 C0B1     		cbz	r0, .L179
2077:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       (pConfigInjected->InjectedNbrOfConversion == 1U))
 2454              		.loc 1 2077 23 discriminator 1 view .LVU750
 2455 001a 8A6A     		ldr	r2, [r1, #40]
2076:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       (pConfigInjected->InjectedNbrOfConversion == 1U))
 2456              		.loc 1 2076 54 discriminator 1 view .LVU751
 2457 001c 012A     		cmp	r2, #1
 2458 001e 15D0     		beq	.L179
2078:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   {
2079:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Configuration of context register JSQR:                                */
2080:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /*  - number of ranks in injected group sequencer: fixed to 1st rank      */
2081:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /*    (scan mode disabled, only rank 1 used)                              */
2082:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /*  - external trigger to start conversion                                */
2083:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /*  - external trigger polarity                                           */
2084:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /*  - channel set to rank 1 (scan mode disabled, only rank 1 can be used) */
2085:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2086:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
2087:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
2088:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Enable external trigger if trigger selection is different of         */
2089:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* software start.                                                      */
2090:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Note: This configuration keeps the hardware feature of parameter     */
2091:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
2092:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /*       software start.                                                */
2093:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
2094:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
2095:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJ
2096:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                               | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_
2097:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                               | pConfigInjected->ExternalTrigInjecConvEdge
2098:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                              );
2099:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
2100:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       else
2101:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
2102:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJ
2103:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
2104:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2105:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_jsqr_context_queue_being_built);
2106:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* For debug and informative reasons, hadc handle saves JSQR setting */
2107:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       hadc->InjectionConfig.ContextQueue = tmp_jsqr_context_queue_being_built;
2108:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
2109:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
2110:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   else
2111:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   {
ARM GAS  /tmp/ccu598KY.s 			page 230


2112:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Case of scan mode enabled, several channels to set into injected group */
2113:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* sequencer.                                                             */
2114:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /*                                                                        */
2115:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Procedure to define injected context register JSQR over successive     */
2116:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* calls of this function, for each injected channel rank:                */
2117:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* 1. Start new context and set parameters related to all injected        */
2118:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /*    channels: injected sequence length and trigger.                     */
2119:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2120:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */
2121:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /*   call of the context under setting                                    */
2122:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     if (hadc->InjectionConfig.ChannelCount == 0U)
 2459              		.loc 1 2122 5 is_stmt 1 view .LVU752
 2460              		.loc 1 2122 30 is_stmt 0 view .LVU753
 2461 0020 D3F88400 		ldr	r0, [r3, #132]
 2462              		.loc 1 2122 8 view .LVU754
 2463 0024 0028     		cmp	r0, #0
 2464 0026 40F0EC80 		bne	.L263
2123:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
2124:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Initialize number of channels that will be configured on the context */
2125:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /*  being built                                                         */
2126:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       hadc->InjectionConfig.ChannelCount = pConfigInjected->InjectedNbrOfConversion;
 2465              		.loc 1 2126 7 is_stmt 1 view .LVU755
 2466              		.loc 1 2126 42 is_stmt 0 view .LVU756
 2467 002a C3F88420 		str	r2, [r3, #132]
2127:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Handle hadc saves the context under build up over each HAL_ADCEx_InjectedConfigChannel()
2128:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****          call, this context will be written in JSQR register at the last call.
2129:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****          At this point, the context is merely reset  */
2130:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       hadc->InjectionConfig.ContextQueue = 0x00000000U;
 2468              		.loc 1 2130 7 is_stmt 1 view .LVU757
 2469              		.loc 1 2130 42 is_stmt 0 view .LVU758
 2470 002e 0022     		movs	r2, #0
 2471 0030 C3F88020 		str	r2, [r3, #128]
2131:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2132:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Configuration of context register JSQR:                              */
2133:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /*  - number of ranks in injected group sequencer                       */
2134:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /*  - external trigger to start conversion                              */
2135:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /*  - external trigger polarity                                         */
2136:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2137:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Enable external trigger if trigger selection is different of         */
2138:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* software start.                                                      */
2139:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Note: This configuration keeps the hardware feature of parameter     */
2140:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
2141:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /*       software start.                                                */
2142:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 2472              		.loc 1 2142 7 is_stmt 1 view .LVU759
 2473              		.loc 1 2142 26 is_stmt 0 view .LVU760
 2474 0034 0C6B     		ldr	r4, [r1, #48]
 2475              		.loc 1 2142 10 view .LVU761
 2476 0036 002C     		cmp	r4, #0
 2477 0038 00F0E080 		beq	.L185
2143:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
2144:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 2478              		.loc 1 2144 9 is_stmt 1 view .LVU762
 2479              		.loc 1 2144 63 is_stmt 0 view .LVU763
 2480 003c 8A6A     		ldr	r2, [r1, #40]
 2481              		.loc 1 2144 89 view .LVU764
 2482 003e 013A     		subs	r2, r2, #1
ARM GAS  /tmp/ccu598KY.s 			page 231


2145:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                               | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_
 2483              		.loc 1 2145 89 view .LVU765
 2484 0040 04F07C04 		and	r4, r4, #124
 2485              		.loc 1 2145 47 view .LVU766
 2486 0044 2243     		orrs	r2, r2, r4
2146:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                               | pConfigInjected->ExternalTrigInjecConvEdge
 2487              		.loc 1 2146 64 view .LVU767
 2488 0046 4C6B     		ldr	r4, [r1, #52]
2144:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                               | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_
 2489              		.loc 1 2144 44 view .LVU768
 2490 0048 1443     		orrs	r4, r4, r2
 2491              	.LVL213:
2144:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                               | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_
 2492              		.loc 1 2144 44 view .LVU769
 2493 004a DBE0     		b	.L184
 2494              	.LVL214:
 2495              	.L179:
2086:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
 2496              		.loc 1 2086 5 is_stmt 1 view .LVU770
2086:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
 2497              		.loc 1 2086 24 is_stmt 0 view .LVU771
 2498 004c 4A68     		ldr	r2, [r1, #4]
2086:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
 2499              		.loc 1 2086 8 view .LVU772
 2500 004e 092A     		cmp	r2, #9
 2501 0050 00F0B380 		beq	.L284
 2502              	.LVL215:
 2503              	.L181:
2147:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                              );
2148:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
2149:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       else
2150:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
2151:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U));
2152:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
2153:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
2154:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2155:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* 2. Continue setting of context under definition with parameter       */
2156:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /*    related to each channel: channel rank sequence                    */
2157:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Clear the old JSQx bits for the selected rank */
2158:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     tmp_jsqr_context_queue_being_built &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, pConfigInjected->InjectedRank
2159:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2160:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Set the JSQx bits for the selected rank */
2161:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     tmp_jsqr_context_queue_being_built |= ADC_JSQR_RK(pConfigInjected->InjectedChannel, pConfigInje
2162:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2163:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Decrease channel count  */
2164:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     hadc->InjectionConfig.ChannelCount--;
2165:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2166:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* 3. tmp_jsqr_context_queue_being_built is fully built for this HAL_ADCEx_InjectedConfigChanne
2167:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           call, aggregate the setting to those already built during the previous
2168:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           HAL_ADCEx_InjectedConfigChannel() calls (for the same context of course)  */
2169:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
2170:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2171:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* 4. End of context setting: if this is the last channel set, then write context
2172:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         into register JSQR and make it enter into queue                   */
2173:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     if (hadc->InjectionConfig.ChannelCount == 0U)
2174:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
2175:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
ARM GAS  /tmp/ccu598KY.s 			page 232


2176:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
2177:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
2178:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2179:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Parameters update conditioned to ADC state:                              */
2180:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Parameters that can be updated when ADC is disabled or enabled without   */
2181:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* conversion on going on injected group:                                   */
2182:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /*  - Injected context queue: Queue disable (active context is kept) or     */
2183:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /*    enable (context decremented, up to 2 contexts queued)                 */
2184:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
2185:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /*    mode is disabled.                                                     */
2186:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 2504              		.loc 1 2186 3 is_stmt 1 view .LVU773
 2505              		.loc 1 2186 42 is_stmt 0 view .LVU774
 2506 0054 1868     		ldr	r0, [r3]
 2507              	.LVL216:
 2508              	.LBB423:
 2509              	.LBI423:
8247:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
 2510              		.loc 2 8247 26 is_stmt 1 view .LVU775
 2511              	.LBB424:
 2512              		.loc 2 8249 3 view .LVU776
 2513              		.loc 2 8249 12 is_stmt 0 view .LVU777
 2514 0056 8268     		ldr	r2, [r0, #8]
 2515              		.loc 2 8249 76 view .LVU778
 2516 0058 12F0080F 		tst	r2, #8
 2517 005c 19D1     		bne	.L186
 2518              	.LVL217:
 2519              		.loc 2 8249 76 view .LVU779
 2520              	.LBE424:
 2521              	.LBE423:
2187:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   {
2188:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* ADC channels preselection */
2189:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChann
 2522              		.loc 1 2189 5 is_stmt 1 view .LVU780
 2523              		.loc 1 2189 39 is_stmt 0 view .LVU781
 2524 005e 0A68     		ldr	r2, [r1]
 2525              		.loc 1 2189 35 view .LVU782
 2526 0060 32F07F44 		bics	r4, r2, #-16777216
 2527 0064 40F0F180 		bne	.L187
 2528              		.loc 1 2189 39 discriminator 1 view .LVU783
 2529 0068 C2F38462 		ubfx	r2, r2, #26, #5
 2530              		.loc 1 2189 35 discriminator 1 view .LVU784
 2531 006c 0124     		movs	r4, #1
 2532 006e 9440     		lsls	r4, r4, r2
 2533              	.L188:
 2534              		.loc 1 2189 27 discriminator 4 view .LVU785
 2535 0070 C269     		ldr	r2, [r0, #28]
 2536 0072 2243     		orrs	r2, r2, r4
 2537 0074 C261     		str	r2, [r0, #28]
2190:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2191:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* If auto-injected mode is disabled: no constraint                       */
2192:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     if (pConfigInjected->AutoInjectedConv == DISABLE)
 2538              		.loc 1 2192 5 is_stmt 1 discriminator 4 view .LVU786
 2539              		.loc 1 2192 24 is_stmt 0 discriminator 4 view .LVU787
 2540 0076 91F82D20 		ldrb	r2, [r1, #45]	@ zero_extendqisi2
 2541              		.loc 1 2192 8 discriminator 4 view .LVU788
 2542 007a 002A     		cmp	r2, #0
ARM GAS  /tmp/ccu598KY.s 			page 233


 2543 007c 40F0F180 		bne	.L190
2193:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
2194:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       MODIFY_REG(hadc->Instance->CFGR1,
 2544              		.loc 1 2194 7 is_stmt 1 view .LVU789
 2545 0080 1868     		ldr	r0, [r3]
 2546 0082 C268     		ldr	r2, [r0, #12]
 2547 0084 22F48012 		bic	r2, r2, #1048576
 2548 0088 91F82C40 		ldrb	r4, [r1, #44]	@ zero_extendqisi2
 2549 008c 42EA0452 		orr	r2, r2, r4, lsl #20
 2550 0090 C260     		str	r2, [r0, #12]
 2551              	.L186:
2195:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                  ADC_CFGR1_JDISCEN,
2196:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                  ADC_CFGR_INJECT_DISCCONTINUOUS((uint32_t)pConfigInjected->InjectedDiscontinuousCon
2197:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
2198:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* If auto-injected mode is enabled: Injected discontinuous setting is    */
2199:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* discarded.                                                             */
2200:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     else
2201:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
2202:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       MODIFY_REG(hadc->Instance->CFGR1,
2203:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                  ADC_CFGR1_JDISCEN,
2204:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                  ADC_CFGR_INJECT_DISCCONTINUOUS((uint32_t)pConfigInjected->InjectedDiscontinuousCon
2205:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
2206:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
2207:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2208:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Parameters update conditioned to ADC state:                              */
2209:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Parameters that can be updated when ADC is disabled or enabled without   */
2210:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* conversion on going on regular and injected groups:                      */
2211:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /*  - Automatic injected conversion: can be enabled if injected group       */
2212:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /*    external triggers are disabled.                                       */
2213:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /*  - Channel sampling time                                                 */
2214:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /*  - Channel offset                                                        */
2215:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 2552              		.loc 1 2215 3 view .LVU790
 2553              		.loc 1 2215 79 is_stmt 0 view .LVU791
 2554 0092 1C68     		ldr	r4, [r3]
 2555              	.LVL218:
 2556              	.LBB425:
 2557              	.LBI425:
8056:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
 2558              		.loc 2 8056 26 is_stmt 1 view .LVU792
 2559              	.LBB426:
8058:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 2560              		.loc 2 8058 3 view .LVU793
8058:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 2561              		.loc 2 8058 12 is_stmt 0 view .LVU794
 2562 0094 A268     		ldr	r2, [r4, #8]
8058:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 2563              		.loc 2 8058 74 view .LVU795
 2564 0096 12F00402 		ands	r2, r2, #4
 2565 009a 00D0     		beq	.L191
 2566 009c 0122     		movs	r2, #1
 2567              	.L191:
 2568              	.LVL219:
8058:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 2569              		.loc 2 8058 74 view .LVU796
 2570              	.LBE426:
 2571              	.LBE425:
ARM GAS  /tmp/ccu598KY.s 			page 234


2216:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 2572              		.loc 1 2216 3 is_stmt 1 view .LVU797
 2573              	.LBB427:
 2574              	.LBI427:
8247:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
 2575              		.loc 2 8247 26 view .LVU798
 2576              	.LBB428:
 2577              		.loc 2 8249 3 view .LVU799
 2578              		.loc 2 8249 12 is_stmt 0 view .LVU800
 2579 009e A568     		ldr	r5, [r4, #8]
 2580              		.loc 2 8249 76 view .LVU801
 2581 00a0 15F00805 		ands	r5, r5, #8
 2582 00a4 00D0     		beq	.L192
 2583 00a6 0125     		movs	r5, #1
 2584              	.L192:
 2585              	.LVL220:
 2586              		.loc 2 8249 76 view .LVU802
 2587              	.LBE428:
 2588              	.LBE427:
2217:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2218:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 2589              		.loc 1 2218 3 is_stmt 1 view .LVU803
 2590              		.loc 1 2218 6 is_stmt 0 view .LVU804
 2591 00a8 002A     		cmp	r2, #0
 2592 00aa 40F0B781 		bne	.L265
2219:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       && (tmp_adc_is_conversion_on_going_injected == 0UL)
 2593              		.loc 1 2219 7 view .LVU805
 2594 00ae 002D     		cmp	r5, #0
 2595 00b0 40F0DA81 		bne	.L266
2220:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****      )
2221:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   {
2222:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* If injected group external triggers are disabled (set to injected      */
2223:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* software start): no constraint                                         */
2224:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     if ((pConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 2596              		.loc 1 2224 5 is_stmt 1 view .LVU806
 2597              		.loc 1 2224 25 is_stmt 0 view .LVU807
 2598 00b4 0A6B     		ldr	r2, [r1, #48]
 2599              	.LVL221:
 2600              		.loc 1 2224 8 view .LVU808
 2601 00b6 1AB1     		cbz	r2, .L194
2225:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         || (pConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 2602              		.loc 1 2225 28 view .LVU809
 2603 00b8 4A6B     		ldr	r2, [r1, #52]
 2604              		.loc 1 2225 9 view .LVU810
 2605 00ba 002A     		cmp	r2, #0
 2606 00bc 40F0E180 		bne	.L195
 2607              	.L194:
2226:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
2227:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       if (pConfigInjected->AutoInjectedConv == ENABLE)
 2608              		.loc 1 2227 7 is_stmt 1 view .LVU811
 2609              		.loc 1 2227 26 is_stmt 0 view .LVU812
 2610 00c0 91F82D20 		ldrb	r2, [r1, #45]	@ zero_extendqisi2
 2611              		.loc 1 2227 10 view .LVU813
 2612 00c4 012A     		cmp	r2, #1
 2613 00c6 00F0D680 		beq	.L285
2228:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
2229:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         SET_BIT(hadc->Instance->CFGR1, ADC_CFGR1_JAUTO);
ARM GAS  /tmp/ccu598KY.s 			page 235


2230:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
2231:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       else
2232:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
2233:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_JAUTO);
 2614              		.loc 1 2233 9 is_stmt 1 view .LVU814
 2615 00ca E268     		ldr	r2, [r4, #12]
 2616 00cc 22F00072 		bic	r2, r2, #33554432
 2617 00d0 E260     		str	r2, [r4, #12]
1990:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   uint32_t tmp_offset_shifted;
 2618              		.loc 1 1990 21 is_stmt 0 view .LVU815
 2619 00d2 0020     		movs	r0, #0
 2620              	.LVL222:
 2621              	.L197:
2234:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
2235:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
2236:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* If Automatic injected conversion was intended to be set and could not  */
2237:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* due to injected group external triggers enabled, error is reported.    */
2238:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     else
2239:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
2240:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       if (pConfigInjected->AutoInjectedConv == ENABLE)
2241:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
2242:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         /* Update ADC state machine to error */
2243:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
2244:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2245:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         tmp_hal_status = HAL_ERROR;
2246:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
2247:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       else
2248:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
2249:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_JAUTO);
2250:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
2251:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
2252:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2253:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     if (pConfigInjected->InjecOversamplingMode == ENABLE)
 2622              		.loc 1 2253 5 is_stmt 1 view .LVU816
 2623              		.loc 1 2253 24 is_stmt 0 view .LVU817
 2624 00d4 91F83820 		ldrb	r2, [r1, #56]	@ zero_extendqisi2
 2625              		.loc 1 2253 8 view .LVU818
 2626 00d8 012A     		cmp	r2, #1
 2627 00da 00F0E180 		beq	.L286
2254:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
2255:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       assert_param(IS_ADC_OVERSAMPLING_RATIO(pConfigInjected->InjecOversampling.Ratio));
2256:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       assert_param(IS_ADC12_RIGHT_BIT_SHIFT(pConfigInjected->InjecOversampling.RightBitShift));
2257:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2258:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /*  JOVSE must be reset in case of triggered regular mode  */
2259:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       assert_param(!(READ_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE | ADC_CFGR2_TROVS) ==
2260:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                      (ADC_CFGR2_ROVSE | ADC_CFGR2_TROVS)));
2261:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2262:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Configuration of Injected Oversampler:                                 */
2263:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /*  - Oversampling Ratio                                                  */
2264:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /*  - Right bit shift                                                     */
2265:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2266:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Enable OverSampling mode */
2267:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       MODIFY_REG(hadc->Instance->CFGR2,
2268:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                  ADC_CFGR2_JOVSE | ADC_CFGR2_OVSR | ADC_CFGR2_OVSS,
2269:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                  ADC_CFGR2_JOVSE | (pConfigInjected->InjecOversampling.Ratio << ADC_CFGR2_OVSR_Pos)
2270:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                  pConfigInjected->InjecOversampling.RightBitShift);
2271:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
ARM GAS  /tmp/ccu598KY.s 			page 236


2272:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     else
2273:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
2274:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Disable Regular OverSampling */
2275:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 2628              		.loc 1 2275 7 is_stmt 1 view .LVU819
 2629 00de 1C68     		ldr	r4, [r3]
 2630 00e0 2269     		ldr	r2, [r4, #16]
 2631 00e2 22F00202 		bic	r2, r2, #2
 2632 00e6 2261     		str	r2, [r4, #16]
 2633              	.L200:
2276:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
2277:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2278:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Set sampling time of the selected ADC channel */
2279:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 2634              		.loc 1 2279 5 view .LVU820
 2635 00e8 1E68     		ldr	r6, [r3]
 2636 00ea 0A68     		ldr	r2, [r1]
 2637 00ec 8F68     		ldr	r7, [r1, #8]
 2638              	.LVL223:
 2639              	.LBB429:
 2640              	.LBI429:
6362:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
 2641              		.loc 2 6362 22 view .LVU821
 2642              	.LBB430:
6364:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
 2643              		.loc 2 6364 3 view .LVU822
6364:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
 2644              		.loc 2 6364 6 is_stmt 0 view .LVU823
 2645 00ee B84C     		ldr	r4, .L299
 2646 00f0 A642     		cmp	r6, r4
 2647 00f2 00F0EA80 		beq	.L201
 2648              	.LBB431:
6370:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                  & ADC_CHANNEL_SMPR
 2649              		.loc 2 6370 5 is_stmt 1 view .LVU824
6370:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                  & ADC_CHANNEL_SMPR
 2650              		.loc 2 6370 30 is_stmt 0 view .LVU825
 2651 00f6 32F07F44 		bics	r4, r2, #-16777216
 2652 00fa 40F0DE80 		bne	.L202
 2653 00fe C2F38464 		ubfx	r4, r2, #26, #5
 2654              	.L203:
6372:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET
 2655              		.loc 2 6372 81 view .LVU826
 2656 0102 4FEA526C 		lsr	ip, r2, #25
 2657 0106 C2F34062 		ubfx	r2, r2, #25, #1
 2658              	.LVL224:
6370:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                  & ADC_CHANNEL_SMPR
 2659              		.loc 2 6370 78 view .LVU827
 2660 010a 02EB8202 		add	r2, r2, r2, lsl #2
6370:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                  & ADC_CHANNEL_SMPR
 2661              		.loc 2 6370 70 view .LVU828
 2662 010e A4EB4202 		sub	r2, r4, r2, lsl #1
6370:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                  & ADC_CHANNEL_SMPR
 2663              		.loc 2 6370 14 view .LVU829
 2664 0112 02EB4202 		add	r2, r2, r2, lsl #1
 2665              	.LVL225:
6373:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                              >> ADC_SMPRX_REGOFFSET_POS));
 2666              		.loc 2 6373 5 is_stmt 1 view .LVU830
ARM GAS  /tmp/ccu598KY.s 			page 237


6373:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                              >> ADC_SMPRX_REGOFFSET_POS));
 2667              		.loc 2 6373 27 is_stmt 0 view .LVU831
 2668 0116 06F1140E 		add	lr, r6, #20
 2669 011a 4FEA8C04 		lsl	r4, ip, #2
 2670 011e 04F00404 		and	r4, r4, #4
 2671              	.LVL226:
6376:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 2672              		.loc 2 6376 5 is_stmt 1 view .LVU832
 2673 0122 5EF80460 		ldr	r6, [lr, r4]
 2674              	.LVL227:
6376:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 2675              		.loc 2 6376 5 is_stmt 0 view .LVU833
 2676 0126 4FF0070C 		mov	ip, #7
 2677 012a 0CFA02FC 		lsl	ip, ip, r2
 2678 012e 26EA0C0C 		bic	ip, r6, ip
 2679 0132 07FA02F2 		lsl	r2, r7, r2
 2680              	.LVL228:
6376:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 2681              		.loc 2 6376 5 view .LVU834
 2682 0136 4CEA0202 		orr	r2, ip, r2
 2683 013a 4EF80420 		str	r2, [lr, r4]
 2684              	.LVL229:
 2685              	.L205:
6376:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 2686              		.loc 2 6376 5 view .LVU835
 2687              	.LBE431:
 2688              	.LBE430:
 2689              	.LBE429:
2280:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                   pConfigInjected->InjectedSamplingTime);
2281:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2282:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Configure the offset: offset enable/disable, channel, offset value */
2283:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2284:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Shift the offset with respect to the selected ADC resolution. */
2285:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
2286:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, pConfigInjected->InjectedOffset);
 2690              		.loc 1 2286 5 is_stmt 1 view .LVU836
 2691              		.loc 1 2286 26 is_stmt 0 view .LVU837
 2692 013e 4C69     		ldr	r4, [r1, #20]
 2693 0140 1E68     		ldr	r6, [r3]
 2694 0142 F268     		ldr	r2, [r6, #12]
 2695 0144 C2F38102 		ubfx	r2, r2, #2, #2
 2696 0148 5200     		lsls	r2, r2, #1
 2697              		.loc 1 2286 24 view .LVU838
 2698 014a 04FA02F2 		lsl	r2, r4, r2
 2699              	.LVL230:
2287:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2288:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     if (pConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 2700              		.loc 1 2288 5 is_stmt 1 view .LVU839
 2701              		.loc 1 2288 24 is_stmt 0 view .LVU840
 2702 014e D1F810C0 		ldr	ip, [r1, #16]
 2703              		.loc 1 2288 8 view .LVU841
 2704 0152 BCF1040F 		cmp	ip, #4
 2705 0156 00F0E180 		beq	.L206
2289:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
2290:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Set ADC selected offset number */
2291:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       LL_ADC_SetOffset(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->Inje
 2706              		.loc 1 2291 7 is_stmt 1 view .LVU842
ARM GAS  /tmp/ccu598KY.s 			page 238


 2707 015a 0F68     		ldr	r7, [r1]
 2708              	.LVL231:
 2709              	.LBB438:
 2710              	.LBI438:
3621:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
 2711              		.loc 2 3621 22 view .LVU843
 2712              	.LBB439:
3623:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 2713              		.loc 2 3623 3 view .LVU844
3623:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 2714              		.loc 2 3623 25 is_stmt 0 view .LVU845
 2715 015c 6036     		adds	r6, r6, #96
 2716              	.LVL232:
3625:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****              ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
 2717              		.loc 2 3625 3 is_stmt 1 view .LVU846
 2718 015e 56F82C40 		ldr	r4, [r6, ip, lsl #2]
 2719 0162 04F0E064 		and	r4, r4, #117440512
 2720 0166 7F00     		lsls	r7, r7, #1
 2721              	.LVL233:
3625:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****              ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
 2722              		.loc 2 3625 3 is_stmt 0 view .LVU847
 2723 0168 07F07847 		and	r7, r7, #-134217728
 2724 016c 3A43     		orrs	r2, r2, r7
 2725              	.LVL234:
3625:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****              ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
 2726              		.loc 2 3625 3 view .LVU848
 2727 016e 2243     		orrs	r2, r2, r4
 2728 0170 46F82C20 		str	r2, [r6, ip, lsl #2]
 2729              	.LVL235:
3625:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****              ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
 2730              		.loc 2 3625 3 view .LVU849
 2731              	.LBE439:
 2732              	.LBE438:
2292:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                        tmp_offset_shifted);
2293:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Set ADC selected offset sign  */
2294:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       LL_ADC_SetOffsetSign(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->
 2733              		.loc 1 2294 7 is_stmt 1 view .LVU850
 2734 0174 1A68     		ldr	r2, [r3]
 2735 0176 0F69     		ldr	r7, [r1, #16]
 2736 0178 CC69     		ldr	r4, [r1, #28]
 2737              	.LVL236:
 2738              	.LBB440:
 2739              	.LBI440:
3750:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
 2740              		.loc 2 3750 22 view .LVU851
 2741              	.LBB441:
3752:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 2742              		.loc 2 3752 3 view .LVU852
3752:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 2743              		.loc 2 3752 25 is_stmt 0 view .LVU853
 2744 017a 6032     		adds	r2, r2, #96
 2745              	.LVL237:
3754:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 2746              		.loc 2 3754 3 is_stmt 1 view .LVU854
 2747 017c 52F82760 		ldr	r6, [r2, r7, lsl #2]
 2748 0180 26F08076 		bic	r6, r6, #16777216
 2749 0184 3443     		orrs	r4, r4, r6
ARM GAS  /tmp/ccu598KY.s 			page 239


 2750              	.LVL238:
3754:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 2751              		.loc 2 3754 3 is_stmt 0 view .LVU855
 2752 0186 42F82740 		str	r4, [r2, r7, lsl #2]
 2753              	.LVL239:
3754:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 2754              		.loc 2 3754 3 view .LVU856
 2755              	.LBE441:
 2756              	.LBE440:
2295:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2296:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Configure offset saturation */
2297:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       if (pConfigInjected->InjectedOffsetSaturation == ENABLE)
 2757              		.loc 1 2297 7 is_stmt 1 view .LVU857
 2758              		.loc 1 2297 26 is_stmt 0 view .LVU858
 2759 018a 91F82020 		ldrb	r2, [r1, #32]	@ zero_extendqisi2
 2760              		.loc 1 2297 10 view .LVU859
 2761 018e 012A     		cmp	r2, #1
 2762 0190 00F0A380 		beq	.L287
2298:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
2299:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         /* Set ADC selected offset unsigned/signed saturation */
2300:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         LL_ADC_SetOffsetUnsignedSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
2301:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                            (pConfigInjected->InjectedOffsetSignedSaturation == DISA
2302:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                            ? LL_ADC_OFFSET_UNSIGNED_SATURATION_ENABLE       \
2303:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                            : LL_ADC_OFFSET_UNSIGNED_SATURATION_DISABLE);
2304:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2305:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         LL_ADC_SetOffsetSignedSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
2306:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                          (pConfigInjected->InjectedOffsetSignedSaturation == ENABLE
2307:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                          ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE           \
2308:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                          : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
2309:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
2310:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       else
2311:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
2312:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         /* Disable ADC offset signed saturation */
2313:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         LL_ADC_SetOffsetUnsignedSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 2763              		.loc 1 2313 9 is_stmt 1 view .LVU860
 2764 0194 1A68     		ldr	r2, [r3]
 2765 0196 0D69     		ldr	r5, [r1, #16]
 2766              	.LVL240:
 2767              	.LBB442:
 2768              	.LBI442:
3847:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                         uint32_t OffsetUnsignedSaturation)
 2769              		.loc 2 3847 22 view .LVU861
 2770              	.LBB443:
3850:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(*preg, ADC_OFR1_USAT, OffsetUnsignedSaturation);
 2771              		.loc 2 3850 3 view .LVU862
3850:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(*preg, ADC_OFR1_USAT, OffsetUnsignedSaturation);
 2772              		.loc 2 3850 25 is_stmt 0 view .LVU863
 2773 0198 6032     		adds	r2, r2, #96
 2774              	.LVL241:
3851:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 2775              		.loc 2 3851 3 is_stmt 1 view .LVU864
 2776 019a 52F82540 		ldr	r4, [r2, r5, lsl #2]
 2777 019e 24F00074 		bic	r4, r4, #33554432
 2778 01a2 42F82540 		str	r4, [r2, r5, lsl #2]
 2779              	.LVL242:
3851:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 2780              		.loc 2 3851 3 is_stmt 0 view .LVU865
ARM GAS  /tmp/ccu598KY.s 			page 240


 2781              	.LBE443:
 2782              	.LBE442:
2314:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                            LL_ADC_OFFSET_UNSIGNED_SATURATION_DISABLE);
2315:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         LL_ADC_SetOffsetSignedSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 2783              		.loc 1 2315 9 is_stmt 1 view .LVU866
 2784 01a6 1A68     		ldr	r2, [r3]
 2785 01a8 0D69     		ldr	r5, [r1, #16]
 2786              	.LVL243:
 2787              	.LBB444:
 2788              	.LBI444:
3799:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                       uint32_t OffsetSignedSaturation)
 2789              		.loc 2 3799 22 view .LVU867
 2790              	.LBB445:
3802:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(*preg, ADC_OFR1_SSAT, OffsetSignedSaturation);
 2791              		.loc 2 3802 3 view .LVU868
3802:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(*preg, ADC_OFR1_SSAT, OffsetSignedSaturation);
 2792              		.loc 2 3802 25 is_stmt 0 view .LVU869
 2793 01aa 6032     		adds	r2, r2, #96
 2794              	.LVL244:
3803:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 2795              		.loc 2 3803 3 is_stmt 1 view .LVU870
 2796 01ac 52F82540 		ldr	r4, [r2, r5, lsl #2]
 2797 01b0 24F08064 		bic	r4, r4, #67108864
 2798 01b4 42F82540 		str	r4, [r2, r5, lsl #2]
 2799              	.LVL245:
3804:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 2800              		.loc 2 3804 1 is_stmt 0 view .LVU871
 2801 01b8 31E1     		b	.L193
 2802              	.LVL246:
 2803              	.L284:
3804:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 2804              		.loc 2 3804 1 view .LVU872
 2805              	.LBE445:
 2806              	.LBE444:
2093:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
 2807              		.loc 1 2093 7 is_stmt 1 view .LVU873
2093:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
 2808              		.loc 1 2093 26 is_stmt 0 view .LVU874
 2809 01ba 0C6B     		ldr	r4, [r1, #48]
2093:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
 2810              		.loc 1 2093 10 view .LVU875
 2811 01bc C4B1     		cbz	r4, .L182
2095:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                               | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_
 2812              		.loc 1 2095 9 is_stmt 1 view .LVU876
2095:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                               | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_
 2813              		.loc 1 2095 47 is_stmt 0 view .LVU877
 2814 01be 0868     		ldr	r0, [r1]
 2815 01c0 820E     		lsrs	r2, r0, #26
 2816 01c2 5202     		lsls	r2, r2, #9
 2817 01c4 02F47852 		and	r2, r2, #15872
2096:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                               | pConfigInjected->ExternalTrigInjecConvEdge
 2818              		.loc 1 2096 89 view .LVU878
 2819 01c8 04F07C04 		and	r4, r4, #124
2096:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                               | pConfigInjected->ExternalTrigInjecConvEdge
 2820              		.loc 1 2096 47 view .LVU879
 2821 01cc 2243     		orrs	r2, r2, r4
2097:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                              );
ARM GAS  /tmp/ccu598KY.s 			page 241


 2822              		.loc 1 2097 64 view .LVU880
 2823 01ce 486B     		ldr	r0, [r1, #52]
2095:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                               | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_
 2824              		.loc 1 2095 44 view .LVU881
 2825 01d0 0243     		orrs	r2, r2, r0
 2826              	.LVL247:
 2827              	.L183:
2105:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* For debug and informative reasons, hadc handle saves JSQR setting */
 2828              		.loc 1 2105 7 is_stmt 1 view .LVU882
 2829 01d2 1C68     		ldr	r4, [r3]
 2830 01d4 E06C     		ldr	r0, [r4, #76]
 2831 01d6 20F07B40 		bic	r0, r0, #-83886080
 2832 01da 20F46F00 		bic	r0, r0, #15663104
 2833 01de 20F43F40 		bic	r0, r0, #48896
 2834 01e2 20F0FF00 		bic	r0, r0, #255
 2835 01e6 1043     		orrs	r0, r0, r2
 2836 01e8 E064     		str	r0, [r4, #76]
2107:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
 2837              		.loc 1 2107 7 view .LVU883
2107:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
 2838              		.loc 1 2107 42 is_stmt 0 view .LVU884
 2839 01ea C3F88020 		str	r2, [r3, #128]
 2840 01ee 31E7     		b	.L181
 2841              	.LVL248:
 2842              	.L182:
2102:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
 2843              		.loc 1 2102 9 is_stmt 1 view .LVU885
2102:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
 2844              		.loc 1 2102 47 is_stmt 0 view .LVU886
 2845 01f0 0A68     		ldr	r2, [r1]
 2846 01f2 920E     		lsrs	r2, r2, #26
 2847 01f4 5202     		lsls	r2, r2, #9
2102:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
 2848              		.loc 1 2102 44 view .LVU887
 2849 01f6 02F47852 		and	r2, r2, #15872
 2850              	.LVL249:
2102:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
 2851              		.loc 1 2102 44 view .LVU888
 2852 01fa EAE7     		b	.L183
 2853              	.LVL250:
 2854              	.L185:
2151:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
 2855              		.loc 1 2151 9 is_stmt 1 view .LVU889
2151:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
 2856              		.loc 1 2151 63 is_stmt 0 view .LVU890
 2857 01fc 8A6A     		ldr	r2, [r1, #40]
2151:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
 2858              		.loc 1 2151 44 view .LVU891
 2859 01fe 541E     		subs	r4, r2, #1
 2860              	.LVL251:
2151:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
 2861              		.loc 1 2151 44 view .LVU892
 2862 0200 00E0     		b	.L184
 2863              	.LVL252:
 2864              	.L263:
1996:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   uint32_t tmp_channel;
 2865              		.loc 1 1996 12 view .LVU893
ARM GAS  /tmp/ccu598KY.s 			page 242


 2866 0202 0024     		movs	r4, #0
 2867              	.LVL253:
 2868              	.L184:
2158:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 2869              		.loc 1 2158 5 is_stmt 1 view .LVU894
2161:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 2870              		.loc 1 2161 5 view .LVU895
2161:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 2871              		.loc 1 2161 43 is_stmt 0 view .LVU896
 2872 0204 0868     		ldr	r0, [r1]
 2873 0206 C0F38460 		ubfx	r0, r0, #26, #5
 2874 020a 4A68     		ldr	r2, [r1, #4]
 2875 020c 02F01F02 		and	r2, r2, #31
 2876 0210 00FA02F2 		lsl	r2, r0, r2
2161:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 2877              		.loc 1 2161 40 view .LVU897
 2878 0214 2243     		orrs	r2, r2, r4
 2879              	.LVL254:
2164:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 2880              		.loc 1 2164 5 is_stmt 1 view .LVU898
2164:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 2881              		.loc 1 2164 26 is_stmt 0 view .LVU899
 2882 0216 D3F88400 		ldr	r0, [r3, #132]
2164:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 2883              		.loc 1 2164 39 view .LVU900
 2884 021a 0138     		subs	r0, r0, #1
 2885 021c C3F88400 		str	r0, [r3, #132]
2169:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 2886              		.loc 1 2169 5 is_stmt 1 view .LVU901
2169:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 2887              		.loc 1 2169 40 is_stmt 0 view .LVU902
 2888 0220 D3F88040 		ldr	r4, [r3, #128]
 2889 0224 2243     		orrs	r2, r2, r4
 2890              	.LVL255:
2169:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 2891              		.loc 1 2169 40 view .LVU903
 2892 0226 C3F88020 		str	r2, [r3, #128]
2173:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
 2893              		.loc 1 2173 5 is_stmt 1 view .LVU904
2173:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
 2894              		.loc 1 2173 8 is_stmt 0 view .LVU905
 2895 022a 0028     		cmp	r0, #0
 2896 022c 7FF412AF 		bne	.L181
2175:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
 2897              		.loc 1 2175 7 is_stmt 1 view .LVU906
 2898 0230 1C68     		ldr	r4, [r3]
 2899 0232 E06C     		ldr	r0, [r4, #76]
 2900 0234 20F07B40 		bic	r0, r0, #-83886080
 2901 0238 20F46F00 		bic	r0, r0, #15663104
 2902 023c 20F43F40 		bic	r0, r0, #48896
 2903 0240 20F0FF00 		bic	r0, r0, #255
 2904 0244 0243     		orrs	r2, r2, r0
 2905 0246 E264     		str	r2, [r4, #76]
 2906 0248 04E7     		b	.L181
 2907              	.L187:
 2908              	.LVL256:
 2909              	.LBB446:
ARM GAS  /tmp/ccu598KY.s 			page 243


 2910              	.LBI446:
 2911              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
ARM GAS  /tmp/ccu598KY.s 			page 244


  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccu598KY.s 			page 245


 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
ARM GAS  /tmp/ccu598KY.s 			page 246


 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
ARM GAS  /tmp/ccu598KY.s 			page 247


 227:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccu598KY.s 			page 248


 284:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 298:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 307:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 308:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 312:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 324:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
ARM GAS  /tmp/ccu598KY.s 			page 249


 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 344:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 348:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 349:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 350:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 351:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 354:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 355:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 362:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 2912              		.loc 3 373 31 discriminator 2 view .LVU907
 2913              	.LBB447:
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 2914              		.loc 3 375 3 discriminator 2 view .LVU908
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 2915              		.loc 3 380 4 discriminator 2 view .LVU909
 2916              		.syntax unified
 2917              	@ 380 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2918 024a 92FAA2F2 		rbit r2, r2
 2919              	@ 0 "" 2
 2920              	.LVL257:
 381:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
ARM GAS  /tmp/ccu598KY.s 			page 250


 389:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 2921              		.loc 3 393 3 discriminator 2 view .LVU910
 2922              		.loc 3 393 3 is_stmt 0 discriminator 2 view .LVU911
 2923              		.thumb
 2924              		.syntax unified
 2925              	.LBE447:
 2926              	.LBE446:
 2927              	.LBB448:
 2928              	.LBI448:
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 398:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 2929              		.loc 3 403 30 is_stmt 1 discriminator 2 view .LVU912
 2930              	.LBB449:
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 405:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****    */
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
 2931              		.loc 3 414 3 discriminator 2 view .LVU913
 2932              		.loc 3 414 6 is_stmt 0 discriminator 2 view .LVU914
 2933 024e 32B1     		cbz	r2, .L264
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
 417:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 2934              		.loc 3 418 3 is_stmt 1 view .LVU915
 2935              		.loc 3 418 10 is_stmt 0 view .LVU916
 2936 0250 B2FA82F2 		clz	r2, r2
 2937              	.LVL258:
 2938              	.L189:
 2939              		.loc 3 418 10 view .LVU917
 2940              	.LBE449:
 2941              	.LBE448:
2189:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 2942              		.loc 1 2189 104 view .LVU918
 2943 0254 02F01F02 		and	r2, r2, #31
2189:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 2944              		.loc 1 2189 35 view .LVU919
 2945 0258 0124     		movs	r4, #1
ARM GAS  /tmp/ccu598KY.s 			page 251


 2946 025a 9440     		lsls	r4, r4, r2
 2947 025c 08E7     		b	.L188
 2948              	.LVL259:
 2949              	.L264:
 2950              	.LBB451:
 2951              	.LBB450:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 2952              		.loc 3 416 12 view .LVU920
 2953 025e 2022     		movs	r2, #32
 2954              	.LVL260:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 2955              		.loc 3 416 12 view .LVU921
 2956 0260 F8E7     		b	.L189
 2957              	.L190:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 2958              		.loc 3 416 12 view .LVU922
 2959              	.LBE450:
 2960              	.LBE451:
2202:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                  ADC_CFGR1_JDISCEN,
 2961              		.loc 1 2202 7 is_stmt 1 view .LVU923
 2962 0262 1868     		ldr	r0, [r3]
 2963 0264 C268     		ldr	r2, [r0, #12]
 2964 0266 22F48012 		bic	r2, r2, #1048576
 2965 026a 91F82C40 		ldrb	r4, [r1, #44]	@ zero_extendqisi2
 2966 026e 42EA0452 		orr	r2, r2, r4, lsl #20
 2967 0272 C260     		str	r2, [r0, #12]
 2968 0274 0DE7     		b	.L186
 2969              	.LVL261:
 2970              	.L285:
2229:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
 2971              		.loc 1 2229 9 view .LVU924
 2972 0276 E268     		ldr	r2, [r4, #12]
 2973 0278 42F00072 		orr	r2, r2, #33554432
 2974 027c E260     		str	r2, [r4, #12]
1990:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   uint32_t tmp_offset_shifted;
 2975              		.loc 1 1990 21 is_stmt 0 view .LVU925
 2976 027e 0020     		movs	r0, #0
 2977 0280 28E7     		b	.L197
 2978              	.L195:
2240:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
 2979              		.loc 1 2240 7 is_stmt 1 view .LVU926
2240:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
 2980              		.loc 1 2240 26 is_stmt 0 view .LVU927
 2981 0282 91F82D00 		ldrb	r0, [r1, #45]	@ zero_extendqisi2
2240:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
 2982              		.loc 1 2240 10 view .LVU928
 2983 0286 0128     		cmp	r0, #1
 2984 0288 05D0     		beq	.L288
2249:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
 2985              		.loc 1 2249 9 is_stmt 1 view .LVU929
 2986 028a E268     		ldr	r2, [r4, #12]
 2987 028c 22F00072 		bic	r2, r2, #33554432
 2988 0290 E260     		str	r2, [r4, #12]
1990:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   uint32_t tmp_offset_shifted;
 2989              		.loc 1 1990 21 is_stmt 0 view .LVU930
 2990 0292 0020     		movs	r0, #0
 2991 0294 1EE7     		b	.L197
ARM GAS  /tmp/ccu598KY.s 			page 252


 2992              	.L288:
2243:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 2993              		.loc 1 2243 9 is_stmt 1 view .LVU931
 2994 0296 9A6F     		ldr	r2, [r3, #120]
 2995 0298 42F02002 		orr	r2, r2, #32
 2996 029c 9A67     		str	r2, [r3, #120]
2245:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
 2997              		.loc 1 2245 9 view .LVU932
 2998              	.LVL262:
2245:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
 2999              		.loc 1 2245 9 is_stmt 0 view .LVU933
 3000 029e 19E7     		b	.L197
 3001              	.LVL263:
 3002              	.L286:
2255:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       assert_param(IS_ADC12_RIGHT_BIT_SHIFT(pConfigInjected->InjecOversampling.RightBitShift));
 3003              		.loc 1 2255 7 is_stmt 1 view .LVU934
2256:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 3004              		.loc 1 2256 7 view .LVU935
2259:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                      (ADC_CFGR2_ROVSE | ADC_CFGR2_TROVS)));
 3005              		.loc 1 2259 7 view .LVU936
2267:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                  ADC_CFGR2_JOVSE | ADC_CFGR2_OVSR | ADC_CFGR2_OVSS,
 3006              		.loc 1 2267 7 view .LVU937
 3007 02a0 1E68     		ldr	r6, [r3]
 3008 02a2 3469     		ldr	r4, [r6, #16]
 3009 02a4 4B4A     		ldr	r2, .L299+4
 3010 02a6 2240     		ands	r2, r2, r4
 3011 02a8 CF6B     		ldr	r7, [r1, #60]
 3012 02aa 0C6C     		ldr	r4, [r1, #64]
 3013 02ac 44EA0744 		orr	r4, r4, r7, lsl #16
 3014 02b0 2243     		orrs	r2, r2, r4
 3015 02b2 42F00202 		orr	r2, r2, #2
 3016 02b6 3261     		str	r2, [r6, #16]
 3017 02b8 16E7     		b	.L200
 3018              	.LVL264:
 3019              	.L202:
 3020              	.LBB452:
 3021              	.LBB437:
 3022              	.LBB436:
 3023              	.LBB432:
 3024              	.LBI432:
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3025              		.loc 3 373 31 view .LVU938
 3026              	.LBB433:
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 3027              		.loc 3 375 3 view .LVU939
 380:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3028              		.loc 3 380 4 view .LVU940
 3029              		.syntax unified
 3030              	@ 380 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3031 02ba 92FAA2F4 		rbit r4, r2
 3032              	@ 0 "" 2
 3033              	.LVL265:
 393:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3034              		.loc 3 393 3 view .LVU941
 393:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3035              		.loc 3 393 3 is_stmt 0 view .LVU942
 3036              		.thumb
ARM GAS  /tmp/ccu598KY.s 			page 253


 3037              		.syntax unified
 3038              	.LBE433:
 3039              	.LBE432:
 3040              	.LBB434:
 3041              	.LBI434:
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3042              		.loc 3 403 30 is_stmt 1 view .LVU943
 3043              	.LBB435:
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 3044              		.loc 3 414 3 view .LVU944
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 3045              		.loc 3 414 6 is_stmt 0 view .LVU945
 3046 02be 14B1     		cbz	r4, .L267
 3047              		.loc 3 418 3 is_stmt 1 view .LVU946
 3048              		.loc 3 418 10 is_stmt 0 view .LVU947
 3049 02c0 B4FA84F4 		clz	r4, r4
 3050              	.LVL266:
 3051              		.loc 3 418 10 view .LVU948
 3052 02c4 1DE7     		b	.L203
 3053              	.LVL267:
 3054              	.L267:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 3055              		.loc 3 416 12 view .LVU949
 3056 02c6 2024     		movs	r4, #32
 3057              	.LVL268:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 3058              		.loc 3 416 12 view .LVU950
 3059 02c8 1BE7     		b	.L203
 3060              	.L201:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 3061              		.loc 3 416 12 view .LVU951
 3062              	.LBE435:
 3063              	.LBE434:
 3064              	.LBE436:
6384:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                ((Channel & ADC_CHANNEL_ID_BITFIELD_MASK) << ADC4_SMPR_SMPSEL0_BITOFFSET_POS),
 3065              		.loc 2 6384 5 is_stmt 1 view .LVU952
 3066 02ca 7469     		ldr	r4, [r6, #20]
 3067 02cc 24EA0224 		bic	r4, r4, r2, lsl #8
 3068 02d0 07EA0222 		and	r2, r7, r2, lsl #8
 3069              	.LVL269:
6384:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                ((Channel & ADC_CHANNEL_ID_BITFIELD_MASK) << ADC4_SMPR_SMPSEL0_BITOFFSET_POS),
 3070              		.loc 2 6384 5 is_stmt 0 view .LVU953
 3071 02d4 2243     		orrs	r2, r2, r4
 3072 02d6 7261     		str	r2, [r6, #20]
 3073              	.LVL270:
6384:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                ((Channel & ADC_CHANNEL_ID_BITFIELD_MASK) << ADC4_SMPR_SMPSEL0_BITOFFSET_POS),
 3074              		.loc 2 6384 5 view .LVU954
 3075 02d8 31E7     		b	.L205
 3076              	.LVL271:
 3077              	.L287:
6384:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                ((Channel & ADC_CHANNEL_ID_BITFIELD_MASK) << ADC4_SMPR_SMPSEL0_BITOFFSET_POS),
 3078              		.loc 2 6384 5 view .LVU955
 3079              	.LBE437:
 3080              	.LBE452:
2300:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                            (pConfigInjected->InjectedOffsetSignedSaturation == DISA
 3081              		.loc 1 2300 9 is_stmt 1 view .LVU956
 3082 02da 1A68     		ldr	r2, [r3]
ARM GAS  /tmp/ccu598KY.s 			page 254


 3083 02dc 0F69     		ldr	r7, [r1, #16]
2301:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                            ? LL_ADC_OFFSET_UNSIGNED_SATURATION_ENABLE       \
 3084              		.loc 1 2301 60 is_stmt 0 view .LVU957
 3085 02de 0C7E     		ldrb	r4, [r1, #24]	@ zero_extendqisi2
2300:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                            (pConfigInjected->InjectedOffsetSignedSaturation == DISA
 3086              		.loc 1 2300 9 view .LVU958
 3087 02e0 BCB9     		cbnz	r4, .L268
 3088 02e2 4FF00076 		mov	r6, #33554432
 3089              	.L208:
 3090              	.LVL272:
 3091              	.LBB453:
 3092              	.LBI453:
3847:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                         uint32_t OffsetUnsignedSaturation)
 3093              		.loc 2 3847 22 is_stmt 1 discriminator 4 view .LVU959
 3094              	.LBB454:
3850:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(*preg, ADC_OFR1_USAT, OffsetUnsignedSaturation);
 3095              		.loc 2 3850 3 discriminator 4 view .LVU960
3850:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(*preg, ADC_OFR1_USAT, OffsetUnsignedSaturation);
 3096              		.loc 2 3850 25 is_stmt 0 discriminator 4 view .LVU961
 3097 02e6 6032     		adds	r2, r2, #96
 3098              	.LVL273:
3851:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 3099              		.loc 2 3851 3 is_stmt 1 discriminator 4 view .LVU962
 3100 02e8 52F82740 		ldr	r4, [r2, r7, lsl #2]
 3101 02ec 24F00074 		bic	r4, r4, #33554432
 3102 02f0 3443     		orrs	r4, r4, r6
 3103 02f2 42F82740 		str	r4, [r2, r7, lsl #2]
 3104              	.LVL274:
3851:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 3105              		.loc 2 3851 3 is_stmt 0 discriminator 4 view .LVU963
 3106              	.LBE454:
 3107              	.LBE453:
2305:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                          (pConfigInjected->InjectedOffsetSignedSaturation == ENABLE
 3108              		.loc 1 2305 9 is_stmt 1 discriminator 4 view .LVU964
 3109 02f6 1A68     		ldr	r2, [r3]
 3110 02f8 0E69     		ldr	r6, [r1, #16]
2306:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                          ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE           \
 3111              		.loc 1 2306 58 is_stmt 0 discriminator 4 view .LVU965
 3112 02fa 0C7E     		ldrb	r4, [r1, #24]	@ zero_extendqisi2
2305:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                          (pConfigInjected->InjectedOffsetSignedSaturation == ENABLE
 3113              		.loc 1 2305 9 discriminator 4 view .LVU966
 3114 02fc 012C     		cmp	r4, #1
 3115 02fe 0AD0     		beq	.L289
 3116              	.LVL275:
 3117              	.L209:
 3118              	.LBB455:
 3119              	.LBI455:
3799:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                       uint32_t OffsetSignedSaturation)
 3120              		.loc 2 3799 22 is_stmt 1 discriminator 4 view .LVU967
 3121              	.LBB456:
3802:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(*preg, ADC_OFR1_SSAT, OffsetSignedSaturation);
 3122              		.loc 2 3802 3 discriminator 4 view .LVU968
3802:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   MODIFY_REG(*preg, ADC_OFR1_SSAT, OffsetSignedSaturation);
 3123              		.loc 2 3802 25 is_stmt 0 discriminator 4 view .LVU969
 3124 0300 6032     		adds	r2, r2, #96
 3125              	.LVL276:
3803:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
ARM GAS  /tmp/ccu598KY.s 			page 255


 3126              		.loc 2 3803 3 is_stmt 1 discriminator 4 view .LVU970
 3127 0302 52F82640 		ldr	r4, [r2, r6, lsl #2]
 3128 0306 24F08064 		bic	r4, r4, #67108864
 3129 030a 2543     		orrs	r5, r5, r4
 3130              	.LVL277:
3803:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 3131              		.loc 2 3803 3 is_stmt 0 discriminator 4 view .LVU971
 3132 030c 42F82650 		str	r5, [r2, r6, lsl #2]
 3133              	.LVL278:
3804:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 3134              		.loc 2 3804 1 discriminator 4 view .LVU972
 3135 0310 85E0     		b	.L193
 3136              	.LVL279:
 3137              	.L268:
3804:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 3138              		.loc 2 3804 1 discriminator 4 view .LVU973
 3139              	.LBE456:
 3140              	.LBE455:
2300:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                            (pConfigInjected->InjectedOffsetSignedSaturation == DISA
 3141              		.loc 1 2300 9 view .LVU974
 3142 0312 2E46     		mov	r6, r5
 3143 0314 E7E7     		b	.L208
 3144              	.L289:
2305:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                          (pConfigInjected->InjectedOffsetSignedSaturation == ENABLE
 3145              		.loc 1 2305 9 view .LVU975
 3146 0316 4FF08065 		mov	r5, #67108864
 3147              	.LVL280:
2305:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                          (pConfigInjected->InjectedOffsetSignedSaturation == ENABLE
 3148              		.loc 1 2305 9 view .LVU976
 3149 031a F1E7     		b	.L209
 3150              	.LVL281:
 3151              	.L206:
2316:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                          LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
2317:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
2318:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
2319:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     else
2320:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
2321:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Scan each offset register to check if the selected channel is targeted. */
2322:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* If this is the case, the corresponding offset number is disabled.       */
2323:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 3152              		.loc 1 2323 7 is_stmt 1 view .LVU977
 3153              	.LBB457:
 3154              	.LBI457:
3695:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
 3155              		.loc 2 3695 26 view .LVU978
 3156              	.LBB458:
3697:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 3157              		.loc 2 3697 3 view .LVU979
3699:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 3158              		.loc 2 3699 3 view .LVU980
3699:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 3159              		.loc 2 3699 10 is_stmt 0 view .LVU981
 3160 031c 326E     		ldr	r2, [r6, #96]
 3161              	.LVL282:
3699:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 3162              		.loc 2 3699 10 view .LVU982
 3163              	.LBE458:
ARM GAS  /tmp/ccu598KY.s 			page 256


 3164              	.LBE457:
 3165              	.LBB459:
 3166              	.LBI459:
3695:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
 3167              		.loc 2 3695 26 is_stmt 1 view .LVU983
 3168              	.LBB460:
3697:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 3169              		.loc 2 3697 3 view .LVU984
3699:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 3170              		.loc 2 3699 3 view .LVU985
3699:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 3171              		.loc 2 3699 10 is_stmt 0 view .LVU986
 3172 031e 326E     		ldr	r2, [r6, #96]
 3173              	.LVL283:
3699:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 3174              		.loc 2 3699 10 view .LVU987
 3175              	.LBE460:
 3176              	.LBE459:
 3177              		.loc 1 2323 11 view .LVU988
 3178 0320 920E     		lsrs	r2, r2, #26
 3179 0322 02F01E02 		and	r2, r2, #30
2324:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 3180              		.loc 1 2324 14 view .LVU989
 3181 0326 0C68     		ldr	r4, [r1]
 3182              		.loc 1 2324 14 view .LVU990
 3183 0328 34F07F45 		bics	r5, r4, #-16777216
 3184              	.LVL284:
 3185              		.loc 1 2324 14 view .LVU991
 3186 032c 36D1     		bne	.L210
 3187              		.loc 1 2324 14 discriminator 1 view .LVU992
 3188 032e C4F38465 		ubfx	r5, r4, #26, #5
 3189              	.L211:
2323:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 3190              		.loc 1 2323 10 view .LVU993
 3191 0332 9542     		cmp	r5, r2
 3192 0334 3AD0     		beq	.L290
 3193              	.L213:
2325:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
2326:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         LL_ADC_SetOffset(hadc->Instance, LL_ADC_OFFSET_1, pConfigInjected->InjectedChannel, 0x0);
2327:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
2328:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 3194              		.loc 1 2328 7 is_stmt 1 view .LVU994
 3195              		.loc 1 2328 11 is_stmt 0 view .LVU995
 3196 0336 1E68     		ldr	r6, [r3]
 3197              	.LVL285:
 3198              	.LBB461:
 3199              	.LBI461:
3695:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
 3200              		.loc 2 3695 26 is_stmt 1 view .LVU996
 3201              	.LBB462:
3697:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 3202              		.loc 2 3697 3 view .LVU997
3699:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 3203              		.loc 2 3699 3 view .LVU998
3699:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 3204              		.loc 2 3699 10 is_stmt 0 view .LVU999
 3205 0338 726E     		ldr	r2, [r6, #100]
ARM GAS  /tmp/ccu598KY.s 			page 257


 3206              	.LVL286:
3699:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 3207              		.loc 2 3699 10 view .LVU1000
 3208              	.LBE462:
 3209              	.LBE461:
 3210              	.LBB463:
 3211              	.LBI463:
3695:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
 3212              		.loc 2 3695 26 is_stmt 1 view .LVU1001
 3213              	.LBB464:
3697:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 3214              		.loc 2 3697 3 view .LVU1002
3699:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 3215              		.loc 2 3699 3 view .LVU1003
3699:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 3216              		.loc 2 3699 10 is_stmt 0 view .LVU1004
 3217 033a 726E     		ldr	r2, [r6, #100]
 3218              	.LVL287:
3699:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 3219              		.loc 2 3699 10 view .LVU1005
 3220              	.LBE464:
 3221              	.LBE463:
 3222              		.loc 1 2328 11 view .LVU1006
 3223 033c 920E     		lsrs	r2, r2, #26
 3224 033e 02F01E02 		and	r2, r2, #30
2329:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 3225              		.loc 1 2329 14 view .LVU1007
 3226 0342 0C68     		ldr	r4, [r1]
 3227 0344 34F07F45 		bics	r5, r4, #-16777216
 3228 0348 39D1     		bne	.L214
 3229              		.loc 1 2329 14 discriminator 1 view .LVU1008
 3230 034a C4F38465 		ubfx	r5, r4, #26, #5
 3231              	.L215:
2328:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 3232              		.loc 1 2328 10 view .LVU1009
 3233 034e 9542     		cmp	r5, r2
 3234 0350 42D0     		beq	.L291
 3235              	.L217:
2330:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
2331:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         LL_ADC_SetOffset(hadc->Instance, LL_ADC_OFFSET_2, pConfigInjected->InjectedChannel, 0x0);
2332:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
2333:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 3236              		.loc 1 2333 7 is_stmt 1 view .LVU1010
 3237              		.loc 1 2333 11 is_stmt 0 view .LVU1011
 3238 0352 1E68     		ldr	r6, [r3]
 3239              	.LVL288:
 3240              	.LBB465:
 3241              	.LBI465:
3695:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
 3242              		.loc 2 3695 26 is_stmt 1 view .LVU1012
 3243              	.LBB466:
3697:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 3244              		.loc 2 3697 3 view .LVU1013
3699:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 3245              		.loc 2 3699 3 view .LVU1014
3699:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 3246              		.loc 2 3699 10 is_stmt 0 view .LVU1015
ARM GAS  /tmp/ccu598KY.s 			page 258


 3247 0354 B26E     		ldr	r2, [r6, #104]
 3248              	.LVL289:
3699:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 3249              		.loc 2 3699 10 view .LVU1016
 3250              	.LBE466:
 3251              	.LBE465:
 3252              	.LBB467:
 3253              	.LBI467:
3695:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
 3254              		.loc 2 3695 26 is_stmt 1 view .LVU1017
 3255              	.LBB468:
3697:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 3256              		.loc 2 3697 3 view .LVU1018
3699:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 3257              		.loc 2 3699 3 view .LVU1019
3699:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 3258              		.loc 2 3699 10 is_stmt 0 view .LVU1020
 3259 0356 B26E     		ldr	r2, [r6, #104]
 3260              	.LVL290:
3699:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 3261              		.loc 2 3699 10 view .LVU1021
 3262              	.LBE468:
 3263              	.LBE467:
 3264              		.loc 1 2333 11 view .LVU1022
 3265 0358 920E     		lsrs	r2, r2, #26
 3266 035a 02F01E02 		and	r2, r2, #30
2334:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 3267              		.loc 1 2334 14 view .LVU1023
 3268 035e 0C68     		ldr	r4, [r1]
 3269 0360 34F07F45 		bics	r5, r4, #-16777216
 3270 0364 41D1     		bne	.L218
 3271              		.loc 1 2334 14 discriminator 1 view .LVU1024
 3272 0366 C4F38465 		ubfx	r5, r4, #26, #5
 3273              	.L219:
2333:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 3274              		.loc 1 2333 10 view .LVU1025
 3275 036a 9542     		cmp	r5, r2
 3276 036c 45D0     		beq	.L292
 3277              	.L221:
2335:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
2336:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         LL_ADC_SetOffset(hadc->Instance, LL_ADC_OFFSET_3, pConfigInjected->InjectedChannel, 0x0);
2337:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
2338:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 3278              		.loc 1 2338 7 is_stmt 1 view .LVU1026
 3279              		.loc 1 2338 11 is_stmt 0 view .LVU1027
 3280 036e 1E68     		ldr	r6, [r3]
 3281              	.LVL291:
 3282              	.LBB469:
 3283              	.LBI469:
3695:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
 3284              		.loc 2 3695 26 is_stmt 1 view .LVU1028
 3285              	.LBB470:
3697:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 3286              		.loc 2 3697 3 view .LVU1029
3699:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 3287              		.loc 2 3699 3 view .LVU1030
3699:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
ARM GAS  /tmp/ccu598KY.s 			page 259


 3288              		.loc 2 3699 10 is_stmt 0 view .LVU1031
 3289 0370 F26E     		ldr	r2, [r6, #108]
 3290              	.LVL292:
3699:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 3291              		.loc 2 3699 10 view .LVU1032
 3292              	.LBE470:
 3293              	.LBE469:
 3294              	.LBB471:
 3295              	.LBI471:
3695:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
 3296              		.loc 2 3695 26 is_stmt 1 view .LVU1033
 3297              	.LBB472:
3697:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 3298              		.loc 2 3697 3 view .LVU1034
3699:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 3299              		.loc 2 3699 3 view .LVU1035
3699:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 3300              		.loc 2 3699 10 is_stmt 0 view .LVU1036
 3301 0372 F26E     		ldr	r2, [r6, #108]
 3302              	.LVL293:
3699:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 3303              		.loc 2 3699 10 view .LVU1037
 3304              	.LBE472:
 3305              	.LBE471:
 3306              		.loc 1 2338 11 view .LVU1038
 3307 0374 920E     		lsrs	r2, r2, #26
 3308 0376 02F01E02 		and	r2, r2, #30
2339:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 3309              		.loc 1 2339 14 view .LVU1039
 3310 037a 0C68     		ldr	r4, [r1]
 3311 037c 34F07F45 		bics	r5, r4, #-16777216
 3312 0380 44D1     		bne	.L222
 3313              		.loc 1 2339 14 discriminator 1 view .LVU1040
 3314 0382 C4F38465 		ubfx	r5, r4, #26, #5
 3315              	.L223:
2338:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 3316              		.loc 1 2338 10 view .LVU1041
 3317 0386 9542     		cmp	r5, r2
 3318 0388 49D1     		bne	.L193
2340:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
2341:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         LL_ADC_SetOffset(hadc->Instance, LL_ADC_OFFSET_4, pConfigInjected->InjectedChannel, 0x0);
 3319              		.loc 1 2341 9 is_stmt 1 view .LVU1042
 3320              	.LVL294:
 3321              	.LBB473:
 3322              	.LBI473:
3621:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
 3323              		.loc 2 3621 22 view .LVU1043
 3324              	.LBB474:
3623:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 3325              		.loc 2 3623 3 view .LVU1044
3625:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****              ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
 3326              		.loc 2 3625 3 view .LVU1045
 3327 038a F26E     		ldr	r2, [r6, #108]
 3328 038c 02F0E062 		and	r2, r2, #117440512
 3329 0390 6400     		lsls	r4, r4, #1
 3330              	.LVL295:
3625:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****              ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
ARM GAS  /tmp/ccu598KY.s 			page 260


 3331              		.loc 2 3625 3 is_stmt 0 view .LVU1046
 3332 0392 04F07844 		and	r4, r4, #-134217728
 3333 0396 1443     		orrs	r4, r4, r2
 3334 0398 F466     		str	r4, [r6, #108]
 3335              	.LVL296:
3628:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 3336              		.loc 2 3628 1 view .LVU1047
 3337 039a 40E0     		b	.L193
 3338              	.LVL297:
 3339              	.L210:
3628:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 3340              		.loc 2 3628 1 view .LVU1048
 3341              	.LBE474:
 3342              	.LBE473:
 3343              	.LBB475:
 3344              	.LBI475:
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3345              		.loc 3 373 31 is_stmt 1 discriminator 2 view .LVU1049
 3346              	.LBB476:
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 3347              		.loc 3 375 3 discriminator 2 view .LVU1050
 380:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3348              		.loc 3 380 4 discriminator 2 view .LVU1051
 3349              		.syntax unified
 3350              	@ 380 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3351 039c 94FAA4F5 		rbit r5, r4
 3352              	@ 0 "" 2
 3353              	.LVL298:
 393:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3354              		.loc 3 393 3 discriminator 2 view .LVU1052
 393:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3355              		.loc 3 393 3 is_stmt 0 discriminator 2 view .LVU1053
 3356              		.thumb
 3357              		.syntax unified
 3358              	.LBE476:
 3359              	.LBE475:
 3360              	.LBB477:
 3361              	.LBI477:
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3362              		.loc 3 403 30 is_stmt 1 discriminator 2 view .LVU1054
 3363              	.LBB478:
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 3364              		.loc 3 414 3 discriminator 2 view .LVU1055
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 3365              		.loc 3 414 6 is_stmt 0 discriminator 2 view .LVU1056
 3366 03a0 15B1     		cbz	r5, .L269
 3367              		.loc 3 418 3 is_stmt 1 view .LVU1057
 3368              		.loc 3 418 10 is_stmt 0 view .LVU1058
 3369 03a2 B5FA85F5 		clz	r5, r5
 3370              	.LVL299:
 3371              		.loc 3 418 10 view .LVU1059
 3372 03a6 C4E7     		b	.L211
 3373              	.LVL300:
 3374              	.L269:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 3375              		.loc 3 416 12 view .LVU1060
 3376 03a8 2025     		movs	r5, #32
ARM GAS  /tmp/ccu598KY.s 			page 261


 3377              	.LVL301:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 3378              		.loc 3 416 12 view .LVU1061
 3379 03aa C2E7     		b	.L211
 3380              	.L290:
 3381              	.LBE478:
 3382              	.LBE477:
2326:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
 3383              		.loc 1 2326 9 is_stmt 1 view .LVU1062
 3384              	.LVL302:
 3385              	.LBB479:
 3386              	.LBI479:
3621:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
 3387              		.loc 2 3621 22 view .LVU1063
 3388              	.LBB480:
3623:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 3389              		.loc 2 3623 3 view .LVU1064
3625:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****              ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
 3390              		.loc 2 3625 3 view .LVU1065
 3391 03ac 326E     		ldr	r2, [r6, #96]
 3392 03ae 02F0E062 		and	r2, r2, #117440512
 3393 03b2 6400     		lsls	r4, r4, #1
 3394              	.LVL303:
3625:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****              ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
 3395              		.loc 2 3625 3 is_stmt 0 view .LVU1066
 3396 03b4 04F07844 		and	r4, r4, #-134217728
 3397 03b8 1443     		orrs	r4, r4, r2
 3398 03ba 3466     		str	r4, [r6, #96]
 3399              	.LVL304:
3628:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 3400              		.loc 2 3628 1 view .LVU1067
 3401 03bc BBE7     		b	.L213
 3402              	.LVL305:
 3403              	.L214:
3628:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 3404              		.loc 2 3628 1 view .LVU1068
 3405              	.LBE480:
 3406              	.LBE479:
 3407              	.LBB481:
 3408              	.LBI481:
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3409              		.loc 3 373 31 is_stmt 1 discriminator 2 view .LVU1069
 3410              	.LBB482:
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 3411              		.loc 3 375 3 discriminator 2 view .LVU1070
 380:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3412              		.loc 3 380 4 discriminator 2 view .LVU1071
 3413              		.syntax unified
 3414              	@ 380 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3415 03be 94FAA4F5 		rbit r5, r4
 3416              	@ 0 "" 2
 3417              	.LVL306:
 393:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3418              		.loc 3 393 3 discriminator 2 view .LVU1072
 393:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3419              		.loc 3 393 3 is_stmt 0 discriminator 2 view .LVU1073
 3420              		.thumb
ARM GAS  /tmp/ccu598KY.s 			page 262


 3421              		.syntax unified
 3422              	.LBE482:
 3423              	.LBE481:
 3424              	.LBB483:
 3425              	.LBI483:
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3426              		.loc 3 403 30 is_stmt 1 discriminator 2 view .LVU1074
 3427              	.LBB484:
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 3428              		.loc 3 414 3 discriminator 2 view .LVU1075
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 3429              		.loc 3 414 6 is_stmt 0 discriminator 2 view .LVU1076
 3430 03c2 15B1     		cbz	r5, .L270
 3431              		.loc 3 418 3 is_stmt 1 view .LVU1077
 3432              		.loc 3 418 10 is_stmt 0 view .LVU1078
 3433 03c4 B5FA85F5 		clz	r5, r5
 3434              	.LVL307:
 3435              		.loc 3 418 10 view .LVU1079
 3436 03c8 C1E7     		b	.L215
 3437              	.LVL308:
 3438              	.L270:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 3439              		.loc 3 416 12 view .LVU1080
 3440 03ca 2025     		movs	r5, #32
 3441              	.LVL309:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 3442              		.loc 3 416 12 view .LVU1081
 3443 03cc BFE7     		b	.L215
 3444              	.L300:
 3445 03ce 00BF     		.align	2
 3446              	.L299:
 3447 03d0 00100246 		.word	1174540288
 3448 03d4 1DFE00FC 		.word	-67043811
 3449              	.L291:
 3450              	.LBE484:
 3451              	.LBE483:
2331:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
 3452              		.loc 1 2331 9 is_stmt 1 view .LVU1082
 3453              	.LVL310:
 3454              	.LBB485:
 3455              	.LBI485:
3621:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
 3456              		.loc 2 3621 22 view .LVU1083
 3457              	.LBB486:
3623:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 3458              		.loc 2 3623 3 view .LVU1084
3625:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****              ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
 3459              		.loc 2 3625 3 view .LVU1085
 3460 03d8 726E     		ldr	r2, [r6, #100]
 3461 03da 02F0E062 		and	r2, r2, #117440512
 3462 03de 6400     		lsls	r4, r4, #1
 3463              	.LVL311:
3625:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****              ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
 3464              		.loc 2 3625 3 is_stmt 0 view .LVU1086
 3465 03e0 04F07844 		and	r4, r4, #-134217728
 3466 03e4 1443     		orrs	r4, r4, r2
 3467 03e6 7466     		str	r4, [r6, #100]
ARM GAS  /tmp/ccu598KY.s 			page 263


 3468              	.LVL312:
3628:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 3469              		.loc 2 3628 1 view .LVU1087
 3470 03e8 B3E7     		b	.L217
 3471              	.LVL313:
 3472              	.L218:
3628:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 3473              		.loc 2 3628 1 view .LVU1088
 3474              	.LBE486:
 3475              	.LBE485:
 3476              	.LBB487:
 3477              	.LBI487:
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3478              		.loc 3 373 31 is_stmt 1 discriminator 2 view .LVU1089
 3479              	.LBB488:
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 3480              		.loc 3 375 3 discriminator 2 view .LVU1090
 380:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3481              		.loc 3 380 4 discriminator 2 view .LVU1091
 3482              		.syntax unified
 3483              	@ 380 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3484 03ea 94FAA4F5 		rbit r5, r4
 3485              	@ 0 "" 2
 3486              	.LVL314:
 393:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3487              		.loc 3 393 3 discriminator 2 view .LVU1092
 393:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3488              		.loc 3 393 3 is_stmt 0 discriminator 2 view .LVU1093
 3489              		.thumb
 3490              		.syntax unified
 3491              	.LBE488:
 3492              	.LBE487:
 3493              	.LBB489:
 3494              	.LBI489:
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3495              		.loc 3 403 30 is_stmt 1 discriminator 2 view .LVU1094
 3496              	.LBB490:
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 3497              		.loc 3 414 3 discriminator 2 view .LVU1095
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 3498              		.loc 3 414 6 is_stmt 0 discriminator 2 view .LVU1096
 3499 03ee 15B1     		cbz	r5, .L271
 3500              		.loc 3 418 3 is_stmt 1 view .LVU1097
 3501              		.loc 3 418 10 is_stmt 0 view .LVU1098
 3502 03f0 B5FA85F5 		clz	r5, r5
 3503              	.LVL315:
 3504              		.loc 3 418 10 view .LVU1099
 3505 03f4 B9E7     		b	.L219
 3506              	.LVL316:
 3507              	.L271:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 3508              		.loc 3 416 12 view .LVU1100
 3509 03f6 2025     		movs	r5, #32
 3510              	.LVL317:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 3511              		.loc 3 416 12 view .LVU1101
 3512 03f8 B7E7     		b	.L219
ARM GAS  /tmp/ccu598KY.s 			page 264


 3513              	.L292:
 3514              	.LBE490:
 3515              	.LBE489:
2336:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
 3516              		.loc 1 2336 9 is_stmt 1 view .LVU1102
 3517              	.LVL318:
 3518              	.LBB491:
 3519              	.LBI491:
3621:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
 3520              		.loc 2 3621 22 view .LVU1103
 3521              	.LBB492:
3623:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 3522              		.loc 2 3623 3 view .LVU1104
3625:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****              ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
 3523              		.loc 2 3625 3 view .LVU1105
 3524 03fa B26E     		ldr	r2, [r6, #104]
 3525 03fc 02F0E062 		and	r2, r2, #117440512
 3526 0400 6400     		lsls	r4, r4, #1
 3527              	.LVL319:
3625:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****              ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
 3528              		.loc 2 3625 3 is_stmt 0 view .LVU1106
 3529 0402 04F07844 		and	r4, r4, #-134217728
 3530 0406 1443     		orrs	r4, r4, r2
 3531 0408 B466     		str	r4, [r6, #104]
 3532              	.LVL320:
3628:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 3533              		.loc 2 3628 1 view .LVU1107
 3534 040a B0E7     		b	.L221
 3535              	.LVL321:
 3536              	.L222:
3628:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 3537              		.loc 2 3628 1 view .LVU1108
 3538              	.LBE492:
 3539              	.LBE491:
 3540              	.LBB493:
 3541              	.LBI493:
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3542              		.loc 3 373 31 is_stmt 1 discriminator 2 view .LVU1109
 3543              	.LBB494:
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 3544              		.loc 3 375 3 discriminator 2 view .LVU1110
 380:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3545              		.loc 3 380 4 discriminator 2 view .LVU1111
 3546              		.syntax unified
 3547              	@ 380 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3548 040c 94FAA4F5 		rbit r5, r4
 3549              	@ 0 "" 2
 3550              	.LVL322:
 393:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3551              		.loc 3 393 3 discriminator 2 view .LVU1112
 393:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3552              		.loc 3 393 3 is_stmt 0 discriminator 2 view .LVU1113
 3553              		.thumb
 3554              		.syntax unified
 3555              	.LBE494:
 3556              	.LBE493:
 3557              	.LBB495:
ARM GAS  /tmp/ccu598KY.s 			page 265


 3558              	.LBI495:
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3559              		.loc 3 403 30 is_stmt 1 discriminator 2 view .LVU1114
 3560              	.LBB496:
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 3561              		.loc 3 414 3 discriminator 2 view .LVU1115
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 3562              		.loc 3 414 6 is_stmt 0 discriminator 2 view .LVU1116
 3563 0410 15B1     		cbz	r5, .L272
 3564              		.loc 3 418 3 is_stmt 1 view .LVU1117
 3565              		.loc 3 418 10 is_stmt 0 view .LVU1118
 3566 0412 B5FA85F5 		clz	r5, r5
 3567              	.LVL323:
 3568              		.loc 3 418 10 view .LVU1119
 3569 0416 B6E7     		b	.L223
 3570              	.LVL324:
 3571              	.L272:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 3572              		.loc 3 416 12 view .LVU1120
 3573 0418 2025     		movs	r5, #32
 3574              	.LVL325:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 3575              		.loc 3 416 12 view .LVU1121
 3576 041a B4E7     		b	.L223
 3577              	.LVL326:
 3578              	.L265:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 3579              		.loc 3 416 12 view .LVU1122
 3580              	.LBE496:
 3581              	.LBE495:
1990:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   uint32_t tmp_offset_shifted;
 3582              		.loc 1 1990 21 view .LVU1123
 3583 041c 0020     		movs	r0, #0
 3584              	.LVL327:
 3585              	.L193:
2342:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
2343:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
2344:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
2345:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2346:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Parameters update conditioned to ADC state:                              */
2347:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Parameters that can be updated only when ADC is disabled:                */
2348:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /*  - Single or differential mode                                           */
2349:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
2350:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 3586              		.loc 1 2350 3 is_stmt 1 view .LVU1124
 3587              		.loc 1 2350 28 is_stmt 0 view .LVU1125
 3588 041e 1E68     		ldr	r6, [r3]
 3589              	.LVL328:
 3590              	.LBB497:
 3591              	.LBI497:
7922:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
 3592              		.loc 2 7922 26 is_stmt 1 view .LVU1126
 3593              	.LBB498:
7924:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 3594              		.loc 2 7924 3 view .LVU1127
7924:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 3595              		.loc 2 7924 12 is_stmt 0 view .LVU1128
ARM GAS  /tmp/ccu598KY.s 			page 266


 3596 0420 B268     		ldr	r2, [r6, #8]
7924:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 3597              		.loc 2 7924 68 view .LVU1129
 3598 0422 12F0010F 		tst	r2, #1
 3599 0426 1AD1     		bne	.L225
 3600              	.LVL329:
7924:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 3601              		.loc 2 7924 68 view .LVU1130
 3602              	.LBE498:
 3603              	.LBE497:
2351:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   {
2352:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Set mode single-ended or differential input of the selected ADC channel */
2353:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->
 3604              		.loc 1 2353 5 is_stmt 1 view .LVU1131
 3605 0428 0A68     		ldr	r2, [r1]
 3606 042a CD68     		ldr	r5, [r1, #12]
 3607              	.LVL330:
 3608              	.LBB499:
 3609              	.LBI499:
6552:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
 3610              		.loc 2 6552 22 view .LVU1132
 3611              	.LBB500:
6557:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 3612              		.loc 2 6557 3 view .LVU1133
 3613 042c D6F8C040 		ldr	r4, [r6, #192]
 3614 0430 22F07F47 		bic	r7, r2, #-16777216
 3615 0434 24EA0704 		bic	r4, r4, r7
 3616 0438 05F0180C 		and	ip, r5, #24
 3617 043c 9A4D     		ldr	r5, .L301
 3618              	.LVL331:
6557:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 3619              		.loc 2 6557 3 is_stmt 0 view .LVU1134
 3620 043e 25FA0CF5 		lsr	r5, r5, ip
 3621 0442 2A40     		ands	r2, r2, r5
 3622              	.LVL332:
6557:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 3623              		.loc 2 6557 3 view .LVU1135
 3624 0444 22F07F42 		bic	r2, r2, #-16777216
 3625 0448 2243     		orrs	r2, r2, r4
 3626 044a C6F8C020 		str	r2, [r6, #192]
 3627              	.LVL333:
6557:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 3628              		.loc 2 6557 3 view .LVU1136
 3629              	.LBE500:
 3630              	.LBE499:
2354:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2355:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Configuration of differential mode */
2356:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range
2357:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     if (pConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 3631              		.loc 1 2357 5 is_stmt 1 view .LVU1137
 3632              		.loc 1 2357 24 is_stmt 0 view .LVU1138
 3633 044e CA68     		ldr	r2, [r1, #12]
 3634              		.loc 1 2357 8 view .LVU1139
 3635 0450 12F5803F 		cmn	r2, #65536
 3636 0454 0AD0     		beq	.L293
 3637              	.L226:
2358:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
ARM GAS  /tmp/ccu598KY.s 			page 267


2359:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Set sampling time of the selected ADC channel */
2360:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       tmp_channel = __LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected-
2361:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                                     + 1UL) & 0x1FUL);
2362:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       LL_ADC_SetChannelSamplingTime(hadc->Instance, tmp_channel, pConfigInjected->InjectedSamplingT
2363:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
2364:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2365:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Management of internal measurement channels: Vbat/VrefInt/TempSensor   */
2366:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* internal measurement paths enable: If internal channel selected,       */
2367:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* enable dedicated internal buffers and path.                            */
2368:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Note: these internal measurement paths can be disabled using           */
2369:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* HAL_ADC_DeInit().                                                      */
2370:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2371:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfigInjected->InjectedChannel))
 3638              		.loc 1 2371 5 is_stmt 1 view .LVU1140
 3639              		.loc 1 2371 9 is_stmt 0 view .LVU1141
 3640 0456 0968     		ldr	r1, [r1]
 3641              	.LVL334:
 3642              		.loc 1 2371 8 view .LVU1142
 3643 0458 0029     		cmp	r1, #0
 3644 045a C0F2AC80 		blt	.L294
 3645              	.LVL335:
 3646              	.L225:
2372:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
2373:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Configuration of common ADC parameters (continuation)                */
2374:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Software is allowed to change common parameters only when all ADCs   */
2375:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* of the common group are disabled.                                    */
2376:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
2377:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
2378:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc-
2379:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2380:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         /* If the requested internal measurement path has already been enabled, */
2381:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         /* bypass the configuration processing.                                 */
2382:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR)
2383:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
2384:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         {
2385:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
2386:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           {
2387:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
2388:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                            LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_ch
2389:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2390:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             /* Delay for temperature sensor stabilization time */
2391:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             /* Wait loop initialization and execution */
2392:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             /* Note: Variable divided by 2 to compensate partially              */
2393:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             /*       CPU processing cycles, scaling in us split to not          */
2394:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             /*       exceed 32 bits register capacity and handle low frequency. */
2395:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (10000
2396:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             while (wait_loop_index != 0UL)
2397:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             {
2398:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****               wait_loop_index--;
2399:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             }
2400:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           }
2401:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         }
2402:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
2403:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                  && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
2404:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         {
2405:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
2406:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           {
ARM GAS  /tmp/ccu598KY.s 			page 268


2407:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
2408:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                            LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel)
2409:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           }
2410:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         }
2411:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
2412:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                  && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
2413:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         {
2414:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           if (ADC_VREFINT_INSTANCE(hadc))
2415:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           {
2416:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
2417:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                            LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_chann
2418:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           }
2419:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         }
2420:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         else
2421:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         {
2422:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           /* nothing to do */
2423:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         }
2424:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
2425:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* If the requested internal measurement path has already been enabled  */
2426:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* and other ADC of the common group are enabled, internal              */
2427:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* measurement paths cannot be enabled.                                 */
2428:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       else
2429:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
2430:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         /* Update ADC state machine to error */
2431:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
2432:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2433:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         tmp_hal_status = HAL_ERROR;
2434:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
2435:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
2436:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
2437:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2438:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   __HAL_UNLOCK(hadc);
 3647              		.loc 1 2438 3 is_stmt 1 view .LVU1143
 3648              		.loc 1 2438 3 view .LVU1144
 3649 045e 0022     		movs	r2, #0
 3650 0460 83F87420 		strb	r2, [r3, #116]
 3651              		.loc 1 2438 3 view .LVU1145
2439:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2440:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   return tmp_hal_status;
 3652              		.loc 1 2440 3 view .LVU1146
2441:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** }
 3653              		.loc 1 2441 1 is_stmt 0 view .LVU1147
 3654 0464 03B0     		add	sp, sp, #12
 3655              	.LCFI27:
 3656              		.cfi_remember_state
 3657              		.cfi_def_cfa_offset 20
 3658              		@ sp needed
 3659 0466 F0BD     		pop	{r4, r5, r6, r7, pc}
 3660              	.LVL336:
 3661              	.L266:
 3662              	.LCFI28:
 3663              		.cfi_restore_state
1990:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   uint32_t tmp_offset_shifted;
 3664              		.loc 1 1990 21 view .LVU1148
 3665 0468 0020     		movs	r0, #0
 3666 046a D8E7     		b	.L193
 3667              	.LVL337:
ARM GAS  /tmp/ccu598KY.s 			page 269


 3668              	.L293:
2360:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                                     + 1UL) & 0x1FUL);
 3669              		.loc 1 2360 7 is_stmt 1 view .LVU1149
2360:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                                     + 1UL) & 0x1FUL);
 3670              		.loc 1 2360 21 is_stmt 0 view .LVU1150
 3671 046c 0C68     		ldr	r4, [r1]
 3672 046e 34F07F45 		bics	r5, r4, #-16777216
 3673 0472 3CD1     		bne	.L227
2360:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                                     + 1UL) & 0x1FUL);
 3674              		.loc 1 2360 21 discriminator 1 view .LVU1151
 3675 0474 A20E     		lsrs	r2, r4, #26
 3676 0476 0132     		adds	r2, r2, #1
 3677 0478 02F01F02 		and	r2, r2, #31
 3678 047c 092A     		cmp	r2, #9
 3679 047e 8CBF     		ite	hi
 3680 0480 0022     		movhi	r2, #0
 3681 0482 0122     		movls	r2, #1
 3682              	.L228:
2360:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                                     + 1UL) & 0x1FUL);
 3683              		.loc 1 2360 21 discriminator 4 view .LVU1152
 3684 0484 002A     		cmp	r2, #0
 3685 0486 5BD0     		beq	.L230
2360:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                                     + 1UL) & 0x1FUL);
 3686              		.loc 1 2360 21 discriminator 5 view .LVU1153
 3687 0488 002D     		cmp	r5, #0
 3688 048a 3FD1     		bne	.L231
2360:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                                     + 1UL) & 0x1FUL);
 3689              		.loc 1 2360 21 discriminator 7 view .LVU1154
 3690 048c A20E     		lsrs	r2, r4, #26
 3691 048e 0132     		adds	r2, r2, #1
 3692 0490 9206     		lsls	r2, r2, #26
 3693 0492 02F0F842 		and	r2, r2, #2080374784
 3694              	.L232:
2360:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                                     + 1UL) & 0x1FUL);
 3695              		.loc 1 2360 21 discriminator 10 view .LVU1155
 3696 0496 002D     		cmp	r5, #0
 3697 0498 44D1     		bne	.L234
2360:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                                     + 1UL) & 0x1FUL);
 3698              		.loc 1 2360 21 discriminator 11 view .LVU1156
 3699 049a A40E     		lsrs	r4, r4, #26
 3700 049c 0134     		adds	r4, r4, #1
 3701 049e 04F01F05 		and	r5, r4, #31
 3702 04a2 0124     		movs	r4, #1
 3703 04a4 AC40     		lsls	r4, r4, r5
 3704              	.L235:
2360:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                                     + 1UL) & 0x1FUL);
 3705              		.loc 1 2360 21 discriminator 14 view .LVU1157
 3706 04a6 2243     		orrs	r2, r2, r4
 3707              	.L237:
 3708              	.LVL338:
2362:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
 3709              		.loc 1 2362 7 is_stmt 1 discriminator 24 view .LVU1158
 3710 04a8 1F68     		ldr	r7, [r3]
 3711 04aa 8D68     		ldr	r5, [r1, #8]
 3712              	.LVL339:
 3713              	.LBB501:
 3714              	.LBI501:
ARM GAS  /tmp/ccu598KY.s 			page 270


6362:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
 3715              		.loc 2 6362 22 discriminator 24 view .LVU1159
 3716              	.LBB502:
6364:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
 3717              		.loc 2 6364 3 discriminator 24 view .LVU1160
6364:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****   {
 3718              		.loc 2 6364 6 is_stmt 0 discriminator 24 view .LVU1161
 3719 04ac 7F4C     		ldr	r4, .L301+4
 3720 04ae A742     		cmp	r7, r4
 3721 04b0 79D0     		beq	.L244
 3722              	.LBB503:
6370:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                  & ADC_CHANNEL_SMPR
 3723              		.loc 2 6370 5 is_stmt 1 view .LVU1162
6370:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                  & ADC_CHANNEL_SMPR
 3724              		.loc 2 6370 30 is_stmt 0 view .LVU1163
 3725 04b2 32F07F44 		bics	r4, r2, #-16777216
 3726 04b6 6ED1     		bne	.L245
 3727 04b8 C2F38464 		ubfx	r4, r2, #26, #5
 3728              	.L246:
6372:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****     __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET
 3729              		.loc 2 6372 81 view .LVU1164
 3730 04bc 560E     		lsrs	r6, r2, #25
 3731 04be C2F34062 		ubfx	r2, r2, #25, #1
 3732              	.LVL340:
6370:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                  & ADC_CHANNEL_SMPR
 3733              		.loc 2 6370 78 view .LVU1165
 3734 04c2 02EB8202 		add	r2, r2, r2, lsl #2
6370:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                  & ADC_CHANNEL_SMPR
 3735              		.loc 2 6370 70 view .LVU1166
 3736 04c6 A4EB4202 		sub	r2, r4, r2, lsl #1
6370:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                                                  & ADC_CHANNEL_SMPR
 3737              		.loc 2 6370 14 view .LVU1167
 3738 04ca 02EB4202 		add	r2, r2, r2, lsl #1
 3739              	.LVL341:
6373:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                              >> ADC_SMPRX_REGOFFSET_POS));
 3740              		.loc 2 6373 5 is_stmt 1 view .LVU1168
6373:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                              >> ADC_SMPRX_REGOFFSET_POS));
 3741              		.loc 2 6373 27 is_stmt 0 view .LVU1169
 3742 04ce 1437     		adds	r7, r7, #20
 3743              	.LVL342:
6373:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                                                              >> ADC_SMPRX_REGOFFSET_POS));
 3744              		.loc 2 6373 27 view .LVU1170
 3745 04d0 B400     		lsls	r4, r6, #2
 3746 04d2 04F00404 		and	r4, r4, #4
 3747              	.LVL343:
6376:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 3748              		.loc 2 6376 5 is_stmt 1 view .LVU1171
 3749 04d6 3E59     		ldr	r6, [r7, r4]
 3750 04d8 4FF0070C 		mov	ip, #7
 3751 04dc 0CFA02FC 		lsl	ip, ip, r2
 3752 04e0 26EA0C06 		bic	r6, r6, ip
 3753 04e4 05FA02F2 		lsl	r2, r5, r2
 3754              	.LVL344:
6376:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 3755              		.loc 2 6376 5 is_stmt 0 view .LVU1172
 3756 04e8 3243     		orrs	r2, r2, r6
 3757 04ea 3A51     		str	r2, [r7, r4]
ARM GAS  /tmp/ccu598KY.s 			page 271


 3758              	.LVL345:
6376:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 3759              		.loc 2 6376 5 view .LVU1173
 3760              	.LBE503:
 3761 04ec B3E7     		b	.L226
 3762              	.LVL346:
 3763              	.L227:
6376:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 3764              		.loc 2 6376 5 view .LVU1174
 3765              	.LBE502:
 3766              	.LBE501:
 3767              	.LBB510:
 3768              	.LBI510:
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3769              		.loc 3 373 31 is_stmt 1 discriminator 2 view .LVU1175
 3770              	.LBB511:
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 3771              		.loc 3 375 3 discriminator 2 view .LVU1176
 380:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3772              		.loc 3 380 4 discriminator 2 view .LVU1177
 3773              		.syntax unified
 3774              	@ 380 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3775 04ee 94FAA4F2 		rbit r2, r4
 3776              	@ 0 "" 2
 3777              	.LVL347:
 393:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3778              		.loc 3 393 3 discriminator 2 view .LVU1178
 393:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3779              		.loc 3 393 3 is_stmt 0 discriminator 2 view .LVU1179
 3780              		.thumb
 3781              		.syntax unified
 3782              	.LBE511:
 3783              	.LBE510:
 3784              	.LBB512:
 3785              	.LBI512:
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3786              		.loc 3 403 30 is_stmt 1 discriminator 2 view .LVU1180
 3787              	.LBB513:
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 3788              		.loc 3 414 3 discriminator 2 view .LVU1181
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 3789              		.loc 3 414 6 is_stmt 0 discriminator 2 view .LVU1182
 3790 04f2 4AB1     		cbz	r2, .L273
 3791              		.loc 3 418 3 is_stmt 1 view .LVU1183
 3792              		.loc 3 418 10 is_stmt 0 view .LVU1184
 3793 04f4 B2FA82F2 		clz	r2, r2
 3794              	.LVL348:
 3795              	.L229:
 3796              		.loc 3 418 10 view .LVU1185
 3797              	.LBE513:
 3798              	.LBE512:
2360:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                                     + 1UL) & 0x1FUL);
 3799              		.loc 1 2360 21 view .LVU1186
 3800 04f8 0132     		adds	r2, r2, #1
 3801 04fa 02F01F02 		and	r2, r2, #31
 3802 04fe 092A     		cmp	r2, #9
 3803 0500 8CBF     		ite	hi
ARM GAS  /tmp/ccu598KY.s 			page 272


 3804 0502 0022     		movhi	r2, #0
 3805 0504 0122     		movls	r2, #1
 3806 0506 BDE7     		b	.L228
 3807              	.LVL349:
 3808              	.L273:
 3809              	.LBB515:
 3810              	.LBB514:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 3811              		.loc 3 416 12 view .LVU1187
 3812 0508 2022     		movs	r2, #32
 3813              	.LVL350:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 3814              		.loc 3 416 12 view .LVU1188
 3815 050a F5E7     		b	.L229
 3816              	.L231:
 3817              	.LVL351:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 3818              		.loc 3 416 12 view .LVU1189
 3819              	.LBE514:
 3820              	.LBE515:
 3821              	.LBB516:
 3822              	.LBI516:
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3823              		.loc 3 373 31 is_stmt 1 discriminator 8 view .LVU1190
 3824              	.LBB517:
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 3825              		.loc 3 375 3 discriminator 8 view .LVU1191
 380:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3826              		.loc 3 380 4 discriminator 8 view .LVU1192
 3827              		.syntax unified
 3828              	@ 380 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3829 050c 94FAA4F2 		rbit r2, r4
 3830              	@ 0 "" 2
 3831              	.LVL352:
 393:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3832              		.loc 3 393 3 discriminator 8 view .LVU1193
 393:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3833              		.loc 3 393 3 is_stmt 0 discriminator 8 view .LVU1194
 3834              		.thumb
 3835              		.syntax unified
 3836              	.LBE517:
 3837              	.LBE516:
 3838              	.LBB518:
 3839              	.LBI518:
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3840              		.loc 3 403 30 is_stmt 1 discriminator 8 view .LVU1195
 3841              	.LBB519:
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 3842              		.loc 3 414 3 discriminator 8 view .LVU1196
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 3843              		.loc 3 414 6 is_stmt 0 discriminator 8 view .LVU1197
 3844 0510 32B1     		cbz	r2, .L274
 3845              		.loc 3 418 3 is_stmt 1 view .LVU1198
 3846              		.loc 3 418 10 is_stmt 0 view .LVU1199
 3847 0512 B2FA82F2 		clz	r2, r2
 3848              	.LVL353:
 3849              	.L233:
ARM GAS  /tmp/ccu598KY.s 			page 273


 3850              		.loc 3 418 10 view .LVU1200
 3851              	.LBE519:
 3852              	.LBE518:
2360:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                                     + 1UL) & 0x1FUL);
 3853              		.loc 1 2360 21 view .LVU1201
 3854 0516 0132     		adds	r2, r2, #1
 3855 0518 9206     		lsls	r2, r2, #26
 3856 051a 02F0F842 		and	r2, r2, #2080374784
 3857 051e BAE7     		b	.L232
 3858              	.LVL354:
 3859              	.L274:
 3860              	.LBB521:
 3861              	.LBB520:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 3862              		.loc 3 416 12 view .LVU1202
 3863 0520 2022     		movs	r2, #32
 3864              	.LVL355:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 3865              		.loc 3 416 12 view .LVU1203
 3866 0522 F8E7     		b	.L233
 3867              	.L234:
 3868              	.LVL356:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 3869              		.loc 3 416 12 view .LVU1204
 3870              	.LBE520:
 3871              	.LBE521:
 3872              	.LBB522:
 3873              	.LBI522:
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3874              		.loc 3 373 31 is_stmt 1 discriminator 12 view .LVU1205
 3875              	.LBB523:
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 3876              		.loc 3 375 3 discriminator 12 view .LVU1206
 380:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3877              		.loc 3 380 4 discriminator 12 view .LVU1207
 3878              		.syntax unified
 3879              	@ 380 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3880 0524 94FAA4F4 		rbit r4, r4
 3881              	@ 0 "" 2
 3882              	.LVL357:
 393:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3883              		.loc 3 393 3 discriminator 12 view .LVU1208
 393:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3884              		.loc 3 393 3 is_stmt 0 discriminator 12 view .LVU1209
 3885              		.thumb
 3886              		.syntax unified
 3887              	.LBE523:
 3888              	.LBE522:
 3889              	.LBB524:
 3890              	.LBI524:
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3891              		.loc 3 403 30 is_stmt 1 discriminator 12 view .LVU1210
 3892              	.LBB525:
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 3893              		.loc 3 414 3 discriminator 12 view .LVU1211
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 3894              		.loc 3 414 6 is_stmt 0 discriminator 12 view .LVU1212
ARM GAS  /tmp/ccu598KY.s 			page 274


 3895 0528 44B1     		cbz	r4, .L275
 3896              		.loc 3 418 3 is_stmt 1 view .LVU1213
 3897              		.loc 3 418 10 is_stmt 0 view .LVU1214
 3898 052a B4FA84F4 		clz	r4, r4
 3899              	.LVL358:
 3900              	.L236:
 3901              		.loc 3 418 10 view .LVU1215
 3902              	.LBE525:
 3903              	.LBE524:
2360:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                                     + 1UL) & 0x1FUL);
 3904              		.loc 1 2360 21 view .LVU1216
 3905 052e 0134     		adds	r4, r4, #1
 3906 0530 04F01F04 		and	r4, r4, #31
 3907 0534 0125     		movs	r5, #1
 3908 0536 05FA04F4 		lsl	r4, r5, r4
 3909 053a B4E7     		b	.L235
 3910              	.LVL359:
 3911              	.L275:
 3912              	.LBB527:
 3913              	.LBB526:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 3914              		.loc 3 416 12 view .LVU1217
 3915 053c 2024     		movs	r4, #32
 3916              	.LVL360:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 3917              		.loc 3 416 12 view .LVU1218
 3918 053e F6E7     		b	.L236
 3919              	.L230:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 3920              		.loc 3 416 12 view .LVU1219
 3921              	.LBE526:
 3922              	.LBE527:
2360:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                                     + 1UL) & 0x1FUL);
 3923              		.loc 1 2360 21 discriminator 6 view .LVU1220
 3924 0540 7DB9     		cbnz	r5, .L238
2360:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                                     + 1UL) & 0x1FUL);
 3925              		.loc 1 2360 21 discriminator 16 view .LVU1221
 3926 0542 A20E     		lsrs	r2, r4, #26
 3927 0544 0132     		adds	r2, r2, #1
 3928 0546 9206     		lsls	r2, r2, #26
 3929 0548 02F0F842 		and	r2, r2, #2080374784
 3930              	.L239:
2360:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                                     + 1UL) & 0x1FUL);
 3931              		.loc 1 2360 21 discriminator 19 view .LVU1222
 3932 054c ADB9     		cbnz	r5, .L241
2360:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                                     + 1UL) & 0x1FUL);
 3933              		.loc 1 2360 21 discriminator 20 view .LVU1223
 3934 054e A40E     		lsrs	r4, r4, #26
 3935 0550 0134     		adds	r4, r4, #1
 3936 0552 04F01F05 		and	r5, r4, #31
 3937 0556 0124     		movs	r4, #1
 3938 0558 AC40     		lsls	r4, r4, r5
 3939              	.L242:
2360:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                                     + 1UL) & 0x1FUL);
 3940              		.loc 1 2360 21 discriminator 23 view .LVU1224
 3941 055a 2243     		orrs	r2, r2, r4
 3942 055c 42F00072 		orr	r2, r2, #33554432
ARM GAS  /tmp/ccu598KY.s 			page 275


 3943 0560 A2E7     		b	.L237
 3944              	.L238:
 3945              	.LVL361:
 3946              	.LBB528:
 3947              	.LBI528:
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3948              		.loc 3 373 31 is_stmt 1 discriminator 17 view .LVU1225
 3949              	.LBB529:
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 3950              		.loc 3 375 3 discriminator 17 view .LVU1226
 380:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3951              		.loc 3 380 4 discriminator 17 view .LVU1227
 3952              		.syntax unified
 3953              	@ 380 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3954 0562 94FAA4F2 		rbit r2, r4
 3955              	@ 0 "" 2
 3956              	.LVL362:
 393:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3957              		.loc 3 393 3 discriminator 17 view .LVU1228
 393:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3958              		.loc 3 393 3 is_stmt 0 discriminator 17 view .LVU1229
 3959              		.thumb
 3960              		.syntax unified
 3961              	.LBE529:
 3962              	.LBE528:
 3963              	.LBB530:
 3964              	.LBI530:
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3965              		.loc 3 403 30 is_stmt 1 discriminator 17 view .LVU1230
 3966              	.LBB531:
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 3967              		.loc 3 414 3 discriminator 17 view .LVU1231
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 3968              		.loc 3 414 6 is_stmt 0 discriminator 17 view .LVU1232
 3969 0566 32B1     		cbz	r2, .L276
 3970              		.loc 3 418 3 is_stmt 1 view .LVU1233
 3971              		.loc 3 418 10 is_stmt 0 view .LVU1234
 3972 0568 B2FA82F2 		clz	r2, r2
 3973              	.LVL363:
 3974              	.L240:
 3975              		.loc 3 418 10 view .LVU1235
 3976              	.LBE531:
 3977              	.LBE530:
2360:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                                     + 1UL) & 0x1FUL);
 3978              		.loc 1 2360 21 view .LVU1236
 3979 056c 0132     		adds	r2, r2, #1
 3980 056e 9206     		lsls	r2, r2, #26
 3981 0570 02F0F842 		and	r2, r2, #2080374784
 3982 0574 EAE7     		b	.L239
 3983              	.LVL364:
 3984              	.L276:
 3985              	.LBB533:
 3986              	.LBB532:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 3987              		.loc 3 416 12 view .LVU1237
 3988 0576 2022     		movs	r2, #32
 3989              	.LVL365:
ARM GAS  /tmp/ccu598KY.s 			page 276


 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 3990              		.loc 3 416 12 view .LVU1238
 3991 0578 F8E7     		b	.L240
 3992              	.L241:
 3993              	.LVL366:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 3994              		.loc 3 416 12 view .LVU1239
 3995              	.LBE532:
 3996              	.LBE533:
 3997              	.LBB534:
 3998              	.LBI534:
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3999              		.loc 3 373 31 is_stmt 1 discriminator 21 view .LVU1240
 4000              	.LBB535:
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 4001              		.loc 3 375 3 discriminator 21 view .LVU1241
 380:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 4002              		.loc 3 380 4 discriminator 21 view .LVU1242
 4003              		.syntax unified
 4004              	@ 380 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4005 057a 94FAA4F4 		rbit r4, r4
 4006              	@ 0 "" 2
 4007              	.LVL367:
 393:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 4008              		.loc 3 393 3 discriminator 21 view .LVU1243
 393:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 4009              		.loc 3 393 3 is_stmt 0 discriminator 21 view .LVU1244
 4010              		.thumb
 4011              		.syntax unified
 4012              	.LBE535:
 4013              	.LBE534:
 4014              	.LBB536:
 4015              	.LBI536:
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 4016              		.loc 3 403 30 is_stmt 1 discriminator 21 view .LVU1245
 4017              	.LBB537:
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 4018              		.loc 3 414 3 discriminator 21 view .LVU1246
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 4019              		.loc 3 414 6 is_stmt 0 discriminator 21 view .LVU1247
 4020 057e 44B1     		cbz	r4, .L277
 4021              		.loc 3 418 3 is_stmt 1 view .LVU1248
 4022              		.loc 3 418 10 is_stmt 0 view .LVU1249
 4023 0580 B4FA84F4 		clz	r4, r4
 4024              	.LVL368:
 4025              	.L243:
 4026              		.loc 3 418 10 view .LVU1250
 4027              	.LBE537:
 4028              	.LBE536:
2360:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                                     + 1UL) & 0x1FUL);
 4029              		.loc 1 2360 21 view .LVU1251
 4030 0584 0134     		adds	r4, r4, #1
 4031 0586 04F01F04 		and	r4, r4, #31
 4032 058a 0125     		movs	r5, #1
 4033 058c 05FA04F4 		lsl	r4, r5, r4
 4034 0590 E3E7     		b	.L242
 4035              	.LVL369:
ARM GAS  /tmp/ccu598KY.s 			page 277


 4036              	.L277:
 4037              	.LBB539:
 4038              	.LBB538:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 4039              		.loc 3 416 12 view .LVU1252
 4040 0592 2024     		movs	r4, #32
 4041              	.LVL370:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 4042              		.loc 3 416 12 view .LVU1253
 4043 0594 F6E7     		b	.L243
 4044              	.LVL371:
 4045              	.L245:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 4046              		.loc 3 416 12 view .LVU1254
 4047              	.LBE538:
 4048              	.LBE539:
 4049              	.LBB540:
 4050              	.LBB509:
 4051              	.LBB508:
 4052              	.LBB504:
 4053              	.LBI504:
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 4054              		.loc 3 373 31 is_stmt 1 view .LVU1255
 4055              	.LBB505:
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 4056              		.loc 3 375 3 view .LVU1256
 380:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 4057              		.loc 3 380 4 view .LVU1257
 4058              		.syntax unified
 4059              	@ 380 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4060 0596 92FAA2F4 		rbit r4, r2
 4061              	@ 0 "" 2
 4062              	.LVL372:
 393:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 4063              		.loc 3 393 3 view .LVU1258
 393:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 4064              		.loc 3 393 3 is_stmt 0 view .LVU1259
 4065              		.thumb
 4066              		.syntax unified
 4067              	.LBE505:
 4068              	.LBE504:
 4069              	.LBB506:
 4070              	.LBI506:
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 4071              		.loc 3 403 30 is_stmt 1 view .LVU1260
 4072              	.LBB507:
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 4073              		.loc 3 414 3 view .LVU1261
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 4074              		.loc 3 414 6 is_stmt 0 view .LVU1262
 4075 059a 14B1     		cbz	r4, .L278
 4076              		.loc 3 418 3 is_stmt 1 view .LVU1263
 4077              		.loc 3 418 10 is_stmt 0 view .LVU1264
 4078 059c B4FA84F4 		clz	r4, r4
 4079              	.LVL373:
 4080              		.loc 3 418 10 view .LVU1265
 4081 05a0 8CE7     		b	.L246
ARM GAS  /tmp/ccu598KY.s 			page 278


 4082              	.LVL374:
 4083              	.L278:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 4084              		.loc 3 416 12 view .LVU1266
 4085 05a2 2024     		movs	r4, #32
 4086              	.LVL375:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 4087              		.loc 3 416 12 view .LVU1267
 4088 05a4 8AE7     		b	.L246
 4089              	.L244:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 4090              		.loc 3 416 12 view .LVU1268
 4091              	.LBE507:
 4092              	.LBE506:
 4093              	.LBE508:
6384:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                ((Channel & ADC_CHANNEL_ID_BITFIELD_MASK) << ADC4_SMPR_SMPSEL0_BITOFFSET_POS),
 4094              		.loc 2 6384 5 is_stmt 1 view .LVU1269
 4095 05a6 7C69     		ldr	r4, [r7, #20]
 4096 05a8 24EA0224 		bic	r4, r4, r2, lsl #8
 4097 05ac 05EA0222 		and	r2, r5, r2, lsl #8
 4098              	.LVL376:
6384:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h ****                ((Channel & ADC_CHANNEL_ID_BITFIELD_MASK) << ADC4_SMPR_SMPSEL0_BITOFFSET_POS),
 4099              		.loc 2 6384 5 is_stmt 0 view .LVU1270
 4100 05b0 2243     		orrs	r2, r2, r4
 4101 05b2 7A61     		str	r2, [r7, #20]
6390:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 4102              		.loc 2 6390 1 view .LVU1271
 4103 05b4 4FE7     		b	.L226
 4104              	.LVL377:
 4105              	.L294:
6390:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 4106              		.loc 2 6390 1 view .LVU1272
 4107              	.LBE509:
 4108              	.LBE540:
2376:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
 4109              		.loc 1 2376 7 is_stmt 1 view .LVU1273
2376:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
 4110              		.loc 1 2376 11 is_stmt 0 view .LVU1274
 4111 05b6 1C68     		ldr	r4, [r3]
2376:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
 4112              		.loc 1 2376 93 view .LVU1275
 4113 05b8 3D4A     		ldr	r2, .L301+8
 4114 05ba 9442     		cmp	r4, r2
 4115 05bc 2DD0     		beq	.L295
 4116              	.LVL378:
 4117              	.LBB541:
 4118              	.LBI541:
7922:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
 4119              		.loc 2 7922 26 is_stmt 1 view .LVU1276
 4120              	.LBB542:
7924:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 4121              		.loc 2 7924 3 view .LVU1277
7924:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 4122              		.loc 2 7924 12 is_stmt 0 view .LVU1278
 4123 05be 3B4A     		ldr	r2, .L301+4
 4124 05c0 9268     		ldr	r2, [r2, #8]
7924:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
ARM GAS  /tmp/ccu598KY.s 			page 279


 4125              		.loc 2 7924 68 view .LVU1279
 4126 05c2 12F00102 		ands	r2, r2, #1
 4127 05c6 00D0     		beq	.L252
 4128 05c8 0122     		movs	r2, #1
 4129              	.L252:
 4130              	.LVL379:
7924:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 4131              		.loc 2 7924 68 view .LVU1280
 4132              	.LBE542:
 4133              	.LBE541:
2376:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
 4134              		.loc 1 2376 93 view .LVU1281
 4135 05ca 82F00102 		eor	r2, r2, #1
 4136              	.L251:
2376:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
 4137              		.loc 1 2376 10 discriminator 4 view .LVU1282
 4138 05ce 002A     		cmp	r2, #0
 4139 05d0 61D0     		beq	.L253
2378:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 4140              		.loc 1 2378 9 is_stmt 1 view .LVU1283
2378:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 4141              		.loc 1 2378 39 is_stmt 0 view .LVU1284
 4142 05d2 374A     		ldr	r2, .L301+8
 4143 05d4 9442     		cmp	r4, r2
 4144 05d6 28D0     		beq	.L296
 4145 05d8 364D     		ldr	r5, .L301+12
 4146              	.L254:
 4147              	.LVL380:
 4148              	.LBB543:
 4149              	.LBI543:
3160:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
 4150              		.loc 2 3160 26 is_stmt 1 discriminator 4 view .LVU1285
 4151              	.LBB544:
3162:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 4152              		.loc 2 3162 3 discriminator 4 view .LVU1286
3162:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 4153              		.loc 2 3162 21 is_stmt 0 discriminator 4 view .LVU1287
 4154 05da 2A68     		ldr	r2, [r5]
3162:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 4155              		.loc 2 3162 10 discriminator 4 view .LVU1288
 4156 05dc 02F0E076 		and	r6, r2, #29360128
 4157              	.LVL381:
3162:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 4158              		.loc 2 3162 10 discriminator 4 view .LVU1289
 4159              	.LBE544:
 4160              	.LBE543:
2382:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 4161              		.loc 1 2382 9 is_stmt 1 discriminator 4 view .LVU1290
2382:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 4162              		.loc 1 2382 12 is_stmt 0 discriminator 4 view .LVU1291
 4163 05e0 354F     		ldr	r7, .L301+16
 4164 05e2 B942     		cmp	r1, r7
 4165 05e4 23D0     		beq	.L297
 4166              	.L255:
2402:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                  && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 4167              		.loc 1 2402 14 is_stmt 1 view .LVU1292
2402:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                  && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
ARM GAS  /tmp/ccu598KY.s 			page 280


 4168              		.loc 1 2402 17 is_stmt 0 view .LVU1293
 4169 05e6 354F     		ldr	r7, .L301+20
 4170 05e8 B942     		cmp	r1, r7
 4171 05ea 42D0     		beq	.L298
 4172              	.L259:
2411:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                  && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 4173              		.loc 1 2411 14 is_stmt 1 view .LVU1294
2411:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                  && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 4174              		.loc 1 2411 17 is_stmt 0 view .LVU1295
 4175 05ec 344F     		ldr	r7, .L301+24
 4176 05ee B942     		cmp	r1, r7
 4177 05f0 7FF435AF 		bne	.L225
2412:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         {
 4178              		.loc 1 2412 18 view .LVU1296
 4179 05f4 12F4800F 		tst	r2, #4194304
 4180 05f8 7FF431AF 		bne	.L225
2414:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           {
 4181              		.loc 1 2414 11 is_stmt 1 view .LVU1297
2414:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           {
 4182              		.loc 1 2414 14 is_stmt 0 view .LVU1298
 4183 05fc 2C4A     		ldr	r2, .L301+8
 4184 05fe 9442     		cmp	r4, r2
 4185 0600 03D0     		beq	.L261
2414:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           {
 4186              		.loc 1 2414 15 discriminator 1 view .LVU1299
 4187 0602 2A4A     		ldr	r2, .L301+4
 4188 0604 9442     		cmp	r4, r2
 4189 0606 7FF42AAF 		bne	.L225
 4190              	.L261:
2416:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                            LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_chann
 4191              		.loc 1 2416 13 is_stmt 1 discriminator 4 view .LVU1300
 4192 060a 46F48002 		orr	r2, r6, #4194304
 4193              	.LVL382:
 4194              	.LBB545:
 4195              	.LBI545:
3138:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
 4196              		.loc 2 3138 22 discriminator 4 view .LVU1301
 4197              	.LBB546:
3140:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 4198              		.loc 2 3140 3 discriminator 4 view .LVU1302
 4199 060e 2968     		ldr	r1, [r5]
 4200 0610 21F0E071 		bic	r1, r1, #29360128
 4201 0614 0A43     		orrs	r2, r2, r1
 4202              	.LVL383:
3140:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 4203              		.loc 2 3140 3 is_stmt 0 discriminator 4 view .LVU1303
 4204 0616 2A60     		str	r2, [r5]
3141:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 4205              		.loc 2 3141 1 discriminator 4 view .LVU1304
 4206 0618 21E7     		b	.L225
 4207              	.LVL384:
 4208              	.L295:
3141:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 4209              		.loc 2 3141 1 discriminator 4 view .LVU1305
 4210              	.LBE546:
 4211              	.LBE545:
 4212              	.LBB547:
ARM GAS  /tmp/ccu598KY.s 			page 281


 4213              	.LBI547:
7922:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
 4214              		.loc 2 7922 26 is_stmt 1 view .LVU1306
 4215              	.LBB548:
7924:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 4216              		.loc 2 7924 3 view .LVU1307
7924:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 4217              		.loc 2 7924 12 is_stmt 0 view .LVU1308
 4218 061a 9268     		ldr	r2, [r2, #8]
7924:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 4219              		.loc 2 7924 68 view .LVU1309
 4220 061c 12F00102 		ands	r2, r2, #1
 4221 0620 00D0     		beq	.L250
 4222 0622 0122     		movs	r2, #1
 4223              	.L250:
 4224              	.LVL385:
7924:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 4225              		.loc 2 7924 68 view .LVU1310
 4226              	.LBE548:
 4227              	.LBE547:
2376:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
 4228              		.loc 1 2376 93 view .LVU1311
 4229 0624 82F00102 		eor	r2, r2, #1
 4230 0628 D1E7     		b	.L251
 4231              	.L296:
2378:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 4232              		.loc 1 2378 39 view .LVU1312
 4233 062a 264D     		ldr	r5, .L301+28
 4234 062c D5E7     		b	.L254
 4235              	.LVL386:
 4236              	.L297:
2383:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         {
 4237              		.loc 1 2383 13 view .LVU1313
 4238 062e 12F4000F 		tst	r2, #8388608
 4239 0632 D8D1     		bne	.L255
2385:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           {
 4240              		.loc 1 2385 11 is_stmt 1 view .LVU1314
2385:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           {
 4241              		.loc 1 2385 14 is_stmt 0 view .LVU1315
 4242 0634 1E4A     		ldr	r2, .L301+8
 4243 0636 9442     		cmp	r4, r2
 4244 0638 03D0     		beq	.L256
2385:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           {
 4245              		.loc 1 2385 15 discriminator 1 view .LVU1316
 4246 063a 1C4A     		ldr	r2, .L301+4
 4247 063c 9442     		cmp	r4, r2
 4248 063e 7FF40EAF 		bne	.L225
 4249              	.L256:
2387:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                            LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_ch
 4250              		.loc 1 2387 13 is_stmt 1 discriminator 4 view .LVU1317
 4251 0642 46F40002 		orr	r2, r6, #8388608
 4252              	.LVL387:
 4253              	.LBB549:
 4254              	.LBI549:
3138:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
 4255              		.loc 2 3138 22 discriminator 4 view .LVU1318
 4256              	.LBB550:
ARM GAS  /tmp/ccu598KY.s 			page 282


3140:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 4257              		.loc 2 3140 3 discriminator 4 view .LVU1319
 4258 0646 2968     		ldr	r1, [r5]
 4259 0648 21F0E071 		bic	r1, r1, #29360128
 4260 064c 0A43     		orrs	r2, r2, r1
 4261              	.LVL388:
3140:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 4262              		.loc 2 3140 3 is_stmt 0 discriminator 4 view .LVU1320
 4263 064e 2A60     		str	r2, [r5]
 4264              	.LVL389:
3140:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 4265              		.loc 2 3140 3 discriminator 4 view .LVU1321
 4266              	.LBE550:
 4267              	.LBE549:
2395:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             while (wait_loop_index != 0UL)
 4268              		.loc 1 2395 13 is_stmt 1 discriminator 4 view .LVU1322
2395:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             while (wait_loop_index != 0UL)
 4269              		.loc 1 2395 92 is_stmt 0 discriminator 4 view .LVU1323
 4270 0650 1D4A     		ldr	r2, .L301+32
 4271 0652 1268     		ldr	r2, [r2]
 4272 0654 9209     		lsrs	r2, r2, #6
 4273 0656 1D49     		ldr	r1, .L301+36
 4274 0658 A1FB0212 		umull	r1, r2, r1, r2
 4275 065c 9209     		lsrs	r2, r2, #6
2395:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             while (wait_loop_index != 0UL)
 4276              		.loc 1 2395 73 discriminator 4 view .LVU1324
 4277 065e 5200     		lsls	r2, r2, #1
2395:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             while (wait_loop_index != 0UL)
 4278              		.loc 1 2395 29 discriminator 4 view .LVU1325
 4279 0660 0192     		str	r2, [sp, #4]
2396:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             {
 4280              		.loc 1 2396 13 is_stmt 1 discriminator 4 view .LVU1326
2396:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             {
 4281              		.loc 1 2396 19 is_stmt 0 discriminator 4 view .LVU1327
 4282 0662 02E0     		b	.L257
 4283              	.L258:
2398:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             }
 4284              		.loc 1 2398 15 is_stmt 1 view .LVU1328
2398:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             }
 4285              		.loc 1 2398 30 is_stmt 0 view .LVU1329
 4286 0664 019A     		ldr	r2, [sp, #4]
 4287 0666 013A     		subs	r2, r2, #1
 4288 0668 0192     		str	r2, [sp, #4]
 4289              	.L257:
2396:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             {
 4290              		.loc 1 2396 19 is_stmt 1 view .LVU1330
2396:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             {
 4291              		.loc 1 2396 36 is_stmt 0 view .LVU1331
 4292 066a 019A     		ldr	r2, [sp, #4]
2396:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****             {
 4293              		.loc 1 2396 19 view .LVU1332
 4294 066c 002A     		cmp	r2, #0
 4295 066e F9D1     		bne	.L258
 4296 0670 F5E6     		b	.L225
 4297              	.L298:
2403:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         {
 4298              		.loc 1 2403 18 view .LVU1333
ARM GAS  /tmp/ccu598KY.s 			page 283


 4299 0672 12F0807F 		tst	r2, #16777216
 4300 0676 B9D1     		bne	.L259
2405:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           {
 4301              		.loc 1 2405 11 is_stmt 1 view .LVU1334
2405:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           {
 4302              		.loc 1 2405 14 is_stmt 0 view .LVU1335
 4303 0678 0D4A     		ldr	r2, .L301+8
 4304 067a 9442     		cmp	r4, r2
 4305 067c 03D0     		beq	.L260
2405:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****           {
 4306              		.loc 1 2405 15 discriminator 1 view .LVU1336
 4307 067e 0B4A     		ldr	r2, .L301+4
 4308 0680 9442     		cmp	r4, r2
 4309 0682 7FF4ECAE 		bne	.L225
 4310              	.L260:
2407:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                                            LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel)
 4311              		.loc 1 2407 13 is_stmt 1 discriminator 4 view .LVU1337
 4312 0686 46F08072 		orr	r2, r6, #16777216
 4313              	.LVL390:
 4314              	.LBB551:
 4315              	.LBI551:
3138:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
 4316              		.loc 2 3138 22 discriminator 4 view .LVU1338
 4317              	.LBB552:
3140:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 4318              		.loc 2 3140 3 discriminator 4 view .LVU1339
 4319 068a 2968     		ldr	r1, [r5]
 4320 068c 21F0E071 		bic	r1, r1, #29360128
 4321 0690 0A43     		orrs	r2, r2, r1
 4322              	.LVL391:
3140:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 4323              		.loc 2 3140 3 is_stmt 0 discriminator 4 view .LVU1340
 4324 0692 2A60     		str	r2, [r5]
3141:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 4325              		.loc 2 3141 1 discriminator 4 view .LVU1341
 4326 0694 E3E6     		b	.L225
 4327              	.LVL392:
 4328              	.L253:
3141:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** 
 4329              		.loc 2 3141 1 discriminator 4 view .LVU1342
 4330              	.LBE552:
 4331              	.LBE551:
2431:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 4332              		.loc 1 2431 9 is_stmt 1 view .LVU1343
 4333 0696 9A6F     		ldr	r2, [r3, #120]
 4334 0698 42F02002 		orr	r2, r2, #32
 4335 069c 9A67     		str	r2, [r3, #120]
2433:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
 4336              		.loc 1 2433 9 view .LVU1344
 4337              	.LVL393:
2433:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
 4338              		.loc 1 2433 24 is_stmt 0 view .LVU1345
 4339 069e 0120     		movs	r0, #1
 4340 06a0 DDE6     		b	.L225
 4341              	.LVL394:
 4342              	.L262:
 4343              	.LCFI29:
ARM GAS  /tmp/ccu598KY.s 			page 284


 4344              		.cfi_def_cfa_offset 0
 4345              		.cfi_restore 4
 4346              		.cfi_restore 5
 4347              		.cfi_restore 6
 4348              		.cfi_restore 7
 4349              		.cfi_restore 14
2053:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
 4350              		.loc 1 2053 3 view .LVU1346
 4351 06a2 0220     		movs	r0, #2
 4352              		.loc 1 2441 1 view .LVU1347
 4353 06a4 7047     		bx	lr
 4354              	.L302:
 4355 06a6 00BF     		.align	2
 4356              	.L301:
 4357 06a8 FFFF0F00 		.word	1048575
 4358 06ac 00100246 		.word	1174540288
 4359 06b0 00800242 		.word	1107460096
 4360 06b4 08130246 		.word	1174541064
 4361 06b8 000008CE 		.word	-838336512
 4362 06bc 000004CA 		.word	-905707520
 4363 06c0 01000080 		.word	-2147483647
 4364 06c4 08830242 		.word	1107460872
 4365 06c8 00000000 		.word	SystemCoreClock
 4366 06cc 632D3E05 		.word	87960931
 4367              		.cfi_endproc
 4368              	.LFE364:
 4370              		.section	.text.HAL_ADCEx_DisableVoltageRegulator,"ax",%progbits
 4371              		.align	1
 4372              		.global	HAL_ADCEx_DisableVoltageRegulator
 4373              		.syntax unified
 4374              		.thumb
 4375              		.thumb_func
 4377              	HAL_ADCEx_DisableVoltageRegulator:
 4378              	.LVL395:
 4379              	.LFB365:
2442:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2443:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** #if defined(ADC_MULTIMODE_SUPPORT)
2444:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** /**
2445:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @brief  Enable ADC multimode and configure multimode parameters
2446:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @note   Possibility to update parameters on the fly:
2447:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         This function initializes multimode parameters, following
2448:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         calls to this function can be used to reconfigure some parameters
2449:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         of structure "ADC_MultiModeTypeDef" on the fly, without resetting
2450:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         the ADCs.
2451:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         The setting of these parameters is conditioned to ADC state.
2452:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         For parameters constraints, see comments of structure
2453:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         "ADC_MultiModeTypeDef".
2454:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @note   To move back configuration from multimode to single mode, ADC must
2455:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         be reset (using function HAL_ADC_Init() ).
2456:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @param hadc Master ADC handle
2457:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @param pMultimode Structure of ADC multimode configuration
2458:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @retval HAL status
2459:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   */
2460:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *p
2461:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** {
2462:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hal_status = HAL_OK;
2463:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   ADC_Common_TypeDef *tmp_adc_common;
ARM GAS  /tmp/ccu598KY.s 			page 285


2464:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   ADC_HandleTypeDef  tmp_hadc_slave;
2465:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   uint32_t tmp_hadc_slave_conversion_on_going;
2466:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2467:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Check the parameters */
2468:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
2469:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   assert_param(IS_ADC_MULTIMODE(pMultimode->Mode));
2470:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
2471:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   {
2472:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     assert_param(IS_ADC_DUAL_DATA_MODE(pMultimode->DualModeData));
2473:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
2474:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
2475:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2476:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   __HAL_LOCK(hadc);
2477:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2478:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Temporary handle minimum initialization */
2479:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
2480:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
2481:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2482:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
2483:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2484:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   if (tmp_hadc_slave.Instance == NULL)
2485:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   {
2486:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Update ADC state machine to error */
2487:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
2488:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2489:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     __HAL_UNLOCK(hadc);
2490:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2491:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     return HAL_ERROR;
2492:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
2493:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2494:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Parameters update conditioned to ADC state:                              */
2495:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Parameters that can be updated when ADC is disabled or enabled without   */
2496:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* conversion on going on regular group:                                    */
2497:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /*  - Multimode DMA configuration                                           */
2498:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /*  - Multimode DMA mode                                                    */
2499:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
2500:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
2501:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       && (tmp_hadc_slave_conversion_on_going == 0UL))
2502:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   {
2503:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Pointer to the common control register */
2504:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     tmp_adc_common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
2505:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2506:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* If multimode is selected, configure all pMultimode parameters.          */
2507:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Otherwise, reset pMultimode parameters (can be used in case of          */
2508:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* transition from multimode to independent mode).                         */
2509:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
2510:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
2511:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       MODIFY_REG(tmp_adc_common->CCR, ADC_CCR_DAMDF, pMultimode->DualModeData);
2512:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2513:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Parameters that can be updated only when ADC is disabled:                */
2514:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /*  - Multimode mode selection                                              */
2515:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /*  - Multimode delay                                                       */
2516:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /*    Note: Delay range depends on selected resolution:                     */
2517:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /*      from 1 to 12 clock cycles for 12 bits                               */
2518:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /*      from 1 to 10 clock cycles for 10 bits,                              */
2519:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /*      from 1 to 8 clock cycles for 8 bits                                 */
2520:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /*      from 1 to 6 clock cycles for 6 bits                                 */
ARM GAS  /tmp/ccu598KY.s 			page 286


2521:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /*    If a higher delay is selected, it will be clipped to maximum delay    */
2522:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /*    range                                                                 */
2523:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
2524:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
2525:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         MODIFY_REG(tmp_adc_common->CCR, (ADC_CCR_DUAL | ADC_CCR_DELAY),                            
2526:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****                    (pMultimode->Mode | pMultimode->TwoSamplingDelay));
2527:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
2528:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
2529:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     else /* ADC_MODE_INDEPENDENT */
2530:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     {
2531:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       CLEAR_BIT(tmp_adc_common->CCR, ADC_CCR_DAMDF);
2532:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2533:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /* Parameters that can be updated only when ADC is disabled:                */
2534:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /*  - Multimode mode selection                                              */
2535:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       /*  - Multimode delay                                                       */
2536:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
2537:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       {
2538:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****         CLEAR_BIT(tmp_adc_common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
2539:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****       }
2540:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     }
2541:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
2542:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* If one of the ADC sharing the same common group is enabled, no update    */
2543:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* could be done on neither of the multimode structure parameters.          */
2544:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   else
2545:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   {
2546:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     /* Update ADC state machine to error */
2547:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
2548:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     tmp_hal_status = HAL_ERROR;
2549:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
2550:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2551:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   __HAL_UNLOCK(hadc);
2552:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2553:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   return tmp_hal_status;
2554:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** }
2555:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** #endif /* ADC_MULTIMODE_SUPPORT */
2556:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2557:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** /**
2558:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @brief  Disable ADC voltage regulator.
2559:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @note   Disabling voltage regulator allows to save power. This operation can
2560:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         be carried out only when ADC is disabled.
2561:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @note   To enable again the voltage regulator, the user is expected to
2562:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         resort to HAL_ADC_Init() API.
2563:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @param hadc ADC handle
2564:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @retval HAL status
2565:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   */
2566:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** HAL_StatusTypeDef HAL_ADCEx_DisableVoltageRegulator(ADC_HandleTypeDef *hadc)
2567:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** {
 4380              		.loc 1 2567 1 is_stmt 1 view -0
 4381              		.cfi_startproc
 4382              		@ args = 0, pretend = 0, frame = 0
 4383              		@ frame_needed = 0, uses_anonymous_args = 0
 4384              		@ link register save eliminated.
2568:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hal_status;
 4385              		.loc 1 2568 3 view .LVU1349
2569:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2570:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Check the parameters */
2571:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
ARM GAS  /tmp/ccu598KY.s 			page 287


 4386              		.loc 1 2571 3 view .LVU1350
2572:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2573:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Setting of this feature is conditioned to ADC state: ADC must be ADC disabled */
2574:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 4387              		.loc 1 2574 3 view .LVU1351
 4388              		.loc 1 2574 28 is_stmt 0 view .LVU1352
 4389 0000 0368     		ldr	r3, [r0]
 4390              	.LVL396:
 4391              	.LBB553:
 4392              	.LBI553:
7922:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
 4393              		.loc 2 7922 26 is_stmt 1 view .LVU1353
 4394              	.LBB554:
7924:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 4395              		.loc 2 7924 3 view .LVU1354
7924:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 4396              		.loc 2 7924 12 is_stmt 0 view .LVU1355
 4397 0002 9A68     		ldr	r2, [r3, #8]
7924:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 4398              		.loc 2 7924 68 view .LVU1356
 4399 0004 12F0010F 		tst	r2, #1
 4400 0008 07D1     		bne	.L305
 4401              	.LVL397:
7924:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 4402              		.loc 2 7924 68 view .LVU1357
 4403              	.LBE554:
 4404              	.LBE553:
2575:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   {
2576:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     LL_ADC_DisableInternalRegulator(hadc->Instance);
 4405              		.loc 1 2576 5 is_stmt 1 view .LVU1358
 4406              	.LBB555:
 4407              	.LBI555:
7855:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
 4408              		.loc 2 7855 22 view .LVU1359
 4409              	.LBB556:
7857:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 4410              		.loc 2 7857 3 view .LVU1360
 4411 000a 9A68     		ldr	r2, [r3, #8]
 4412 000c 22F01042 		bic	r2, r2, #-1879048192
 4413 0010 22F03F02 		bic	r2, r2, #63
 4414 0014 9A60     		str	r2, [r3, #8]
 4415              	.LVL398:
7857:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 4416              		.loc 2 7857 3 is_stmt 0 view .LVU1361
 4417              	.LBE556:
 4418              	.LBE555:
2577:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     tmp_hal_status = HAL_OK;
 4419              		.loc 1 2577 5 is_stmt 1 view .LVU1362
 4420              		.loc 1 2577 20 is_stmt 0 view .LVU1363
 4421 0016 0020     		movs	r0, #0
 4422              	.LVL399:
 4423              		.loc 1 2577 20 view .LVU1364
 4424 0018 7047     		bx	lr
 4425              	.LVL400:
 4426              	.L305:
2578:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
2579:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   else
ARM GAS  /tmp/ccu598KY.s 			page 288


2580:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   {
2581:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     tmp_hal_status = HAL_ERROR;
 4427              		.loc 1 2581 20 view .LVU1365
 4428 001a 0120     		movs	r0, #1
 4429              	.LVL401:
2582:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
2583:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2584:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   return tmp_hal_status;
 4430              		.loc 1 2584 3 is_stmt 1 view .LVU1366
2585:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** }
 4431              		.loc 1 2585 1 is_stmt 0 view .LVU1367
 4432 001c 7047     		bx	lr
 4433              		.cfi_endproc
 4434              	.LFE365:
 4436              		.section	.text.HAL_ADCEx_EnterADCDeepPowerDownMode,"ax",%progbits
 4437              		.align	1
 4438              		.global	HAL_ADCEx_EnterADCDeepPowerDownMode
 4439              		.syntax unified
 4440              		.thumb
 4441              		.thumb_func
 4443              	HAL_ADCEx_EnterADCDeepPowerDownMode:
 4444              	.LVL402:
 4445              	.LFB366:
2586:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2587:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** /**
2588:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @brief  Enter ADC deep-power-down mode
2589:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @note   This mode is achieved in setting DEEPPWD bit and allows to save power
2590:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         in reducing leakage currents. It is particularly interesting before
2591:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         entering stop modes.
2592:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @note   Setting DEEPPWD automatically clears ADVREGEN bit and disables the
2593:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         ADC voltage regulator. This means that this API encompasses
2594:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         HAL_ADCEx_DisableVoltageRegulator(). Additionally, the internal
2595:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         calibration is lost.
2596:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @note   To exit the ADC deep-power-down mode, the user is expected to
2597:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         resort to HAL_ADC_Init() API as well as to relaunch a calibration
2598:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         with HAL_ADCEx_Calibration_Start() API or to re-apply a previously
2599:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   *         saved calibration factor.
2600:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @param hadc ADC handle
2601:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   * @retval HAL status
2602:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   */
2603:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** HAL_StatusTypeDef HAL_ADCEx_EnterADCDeepPowerDownMode(ADC_HandleTypeDef *hadc)
2604:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** {
 4446              		.loc 1 2604 1 is_stmt 1 view -0
 4447              		.cfi_startproc
 4448              		@ args = 0, pretend = 0, frame = 0
 4449              		@ frame_needed = 0, uses_anonymous_args = 0
 4450              		@ link register save eliminated.
2605:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hal_status;
 4451              		.loc 1 2605 3 view .LVU1369
2606:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2607:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Check the parameters */
2608:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 4452              		.loc 1 2608 3 view .LVU1370
2609:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2610:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   /* Setting of this feature is conditioned to ADC state: ADC must be ADC disabled */
2611:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 4453              		.loc 1 2611 3 view .LVU1371
ARM GAS  /tmp/ccu598KY.s 			page 289


 4454              		.loc 1 2611 28 is_stmt 0 view .LVU1372
 4455 0000 0268     		ldr	r2, [r0]
 4456              	.LVL403:
 4457              	.LBB557:
 4458              	.LBI557:
7922:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
 4459              		.loc 2 7922 26 is_stmt 1 view .LVU1373
 4460              	.LBB558:
7924:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 4461              		.loc 2 7924 3 view .LVU1374
7924:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 4462              		.loc 2 7924 12 is_stmt 0 view .LVU1375
 4463 0002 9368     		ldr	r3, [r2, #8]
7924:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 4464              		.loc 2 7924 68 view .LVU1376
 4465 0004 13F0010F 		tst	r3, #1
 4466 0008 09D1     		bne	.L308
 4467              	.LVL404:
7924:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 4468              		.loc 2 7924 68 view .LVU1377
 4469              	.LBE558:
 4470              	.LBE557:
2612:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   {
2613:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     LL_ADC_EnableDeepPowerDown(hadc->Instance);
 4471              		.loc 1 2613 5 is_stmt 1 view .LVU1378
 4472              	.LBB559:
 4473              	.LBI559:
7784:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** {
 4474              		.loc 2 7784 22 view .LVU1379
 4475              	.LBB560:
7789:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 4476              		.loc 2 7789 3 view .LVU1380
 4477 000a 9368     		ldr	r3, [r2, #8]
 4478 000c 23F02043 		bic	r3, r3, #-1610612736
 4479 0010 23F03F03 		bic	r3, r3, #63
 4480 0014 43F00053 		orr	r3, r3, #536870912
 4481 0018 9360     		str	r3, [r2, #8]
 4482              	.LVL405:
7789:Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_ll_adc.h **** }
 4483              		.loc 2 7789 3 is_stmt 0 view .LVU1381
 4484              	.LBE560:
 4485              	.LBE559:
2614:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     tmp_hal_status = HAL_OK;
 4486              		.loc 1 2614 5 is_stmt 1 view .LVU1382
 4487              		.loc 1 2614 20 is_stmt 0 view .LVU1383
 4488 001a 0020     		movs	r0, #0
 4489              	.LVL406:
 4490              		.loc 1 2614 20 view .LVU1384
 4491 001c 7047     		bx	lr
 4492              	.LVL407:
 4493              	.L308:
2615:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
2616:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   else
2617:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   {
2618:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****     tmp_hal_status = HAL_ERROR;
 4494              		.loc 1 2618 20 view .LVU1385
 4495 001e 0120     		movs	r0, #1
ARM GAS  /tmp/ccu598KY.s 			page 290


 4496              	.LVL408:
2619:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   }
2620:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** 
2621:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c ****   return tmp_hal_status;
 4497              		.loc 1 2621 3 is_stmt 1 view .LVU1386
2622:Drivers/STM32U5xx_HAL_Driver/Src/stm32u5xx_hal_adc_ex.c **** }
 4498              		.loc 1 2622 1 is_stmt 0 view .LVU1387
 4499 0020 7047     		bx	lr
 4500              		.cfi_endproc
 4501              	.LFE366:
 4503              		.text
 4504              	.Letext0:
 4505              		.file 4 "/home/eddie/arm/arm_tools/arm-none-eabi/include/machine/_default_types.h"
 4506              		.file 5 "/home/eddie/arm/arm_tools/arm-none-eabi/include/sys/_stdint.h"
 4507              		.file 6 "Drivers/CMSIS/Device/ST/STM32U5xx/Include/stm32u575xx.h"
 4508              		.file 7 "Drivers/CMSIS/Device/ST/STM32U5xx/Include/stm32u5xx.h"
 4509              		.file 8 "Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_hal_def.h"
 4510              		.file 9 "Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_hal_dma.h"
 4511              		.file 10 "Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_hal_dma_ex.h"
 4512              		.file 11 "Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_hal_adc.h"
 4513              		.file 12 "Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_hal_adc_ex.h"
 4514              		.file 13 "Drivers/CMSIS/Device/ST/STM32U5xx/Include/system_stm32u5xx.h"
 4515              		.file 14 "Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_hal.h"
ARM GAS  /tmp/ccu598KY.s 			page 291


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32u5xx_hal_adc_ex.c
     /tmp/ccu598KY.s:21     .text.HAL_ADCEx_Calibration_Start:0000000000000000 $t
     /tmp/ccu598KY.s:27     .text.HAL_ADCEx_Calibration_Start:0000000000000000 HAL_ADCEx_Calibration_Start
     /tmp/ccu598KY.s:494    .text.HAL_ADCEx_Calibration_Start:00000000000001fc $d
     /tmp/ccu598KY.s:502    .text.HAL_ADCEx_Calibration_GetValue:0000000000000000 $t
     /tmp/ccu598KY.s:508    .text.HAL_ADCEx_Calibration_GetValue:0000000000000000 HAL_ADCEx_Calibration_GetValue
     /tmp/ccu598KY.s:626    .text.HAL_ADCEx_Calibration_GetValue:0000000000000060 $d
     /tmp/ccu598KY.s:631    .text.HAL_ADCEx_LinearCalibration_GetValue:0000000000000000 $t
     /tmp/ccu598KY.s:637    .text.HAL_ADCEx_LinearCalibration_GetValue:0000000000000000 HAL_ADCEx_LinearCalibration_GetValue
     /tmp/ccu598KY.s:726    .text.HAL_ADCEx_LinearCalibration_GetValue:0000000000000050 $d
     /tmp/ccu598KY.s:731    .text.HAL_ADCEx_Calibration_SetValue:0000000000000000 $t
     /tmp/ccu598KY.s:737    .text.HAL_ADCEx_Calibration_SetValue:0000000000000000 HAL_ADCEx_Calibration_SetValue
     /tmp/ccu598KY.s:931    .text.HAL_ADCEx_Calibration_SetValue:00000000000000a8 $d
     /tmp/ccu598KY.s:936    .text.HAL_ADCEx_LinearCalibration_SetValue:0000000000000000 $t
     /tmp/ccu598KY.s:942    .text.HAL_ADCEx_LinearCalibration_SetValue:0000000000000000 HAL_ADCEx_LinearCalibration_SetValue
     /tmp/ccu598KY.s:1049   .text.HAL_ADCEx_LinearCalibration_SetValue:0000000000000080 $d
     /tmp/ccu598KY.s:1054   .text.HAL_ADCEx_InjectedStart:0000000000000000 $t
     /tmp/ccu598KY.s:1060   .text.HAL_ADCEx_InjectedStart:0000000000000000 HAL_ADCEx_InjectedStart
     /tmp/ccu598KY.s:1198   .text.HAL_ADCEx_InjectedStop:0000000000000000 $t
     /tmp/ccu598KY.s:1204   .text.HAL_ADCEx_InjectedStop:0000000000000000 HAL_ADCEx_InjectedStop
     /tmp/ccu598KY.s:1304   .text.HAL_ADCEx_InjectedPollForConversion:0000000000000000 $t
     /tmp/ccu598KY.s:1310   .text.HAL_ADCEx_InjectedPollForConversion:0000000000000000 HAL_ADCEx_InjectedPollForConversion
     /tmp/ccu598KY.s:1542   .text.HAL_ADCEx_InjectedStart_IT:0000000000000000 $t
     /tmp/ccu598KY.s:1548   .text.HAL_ADCEx_InjectedStart_IT:0000000000000000 HAL_ADCEx_InjectedStart_IT
     /tmp/ccu598KY.s:1718   .text.HAL_ADCEx_InjectedStop_IT:0000000000000000 $t
     /tmp/ccu598KY.s:1724   .text.HAL_ADCEx_InjectedStop_IT:0000000000000000 HAL_ADCEx_InjectedStop_IT
     /tmp/ccu598KY.s:1829   .text.HAL_ADCEx_InjectedGetValue:0000000000000000 $t
     /tmp/ccu598KY.s:1835   .text.HAL_ADCEx_InjectedGetValue:0000000000000000 HAL_ADCEx_InjectedGetValue
     /tmp/ccu598KY.s:1900   .text.HAL_ADCEx_InjectedConvCpltCallback:0000000000000000 $t
     /tmp/ccu598KY.s:1906   .text.HAL_ADCEx_InjectedConvCpltCallback:0000000000000000 HAL_ADCEx_InjectedConvCpltCallback
     /tmp/ccu598KY.s:1921   .text.HAL_ADCEx_InjectedQueueOverflowCallback:0000000000000000 $t
     /tmp/ccu598KY.s:1927   .text.HAL_ADCEx_InjectedQueueOverflowCallback:0000000000000000 HAL_ADCEx_InjectedQueueOverflowCallback
     /tmp/ccu598KY.s:1942   .text.HAL_ADCEx_LevelOutOfWindow2Callback:0000000000000000 $t
     /tmp/ccu598KY.s:1948   .text.HAL_ADCEx_LevelOutOfWindow2Callback:0000000000000000 HAL_ADCEx_LevelOutOfWindow2Callback
     /tmp/ccu598KY.s:1963   .text.HAL_ADCEx_LevelOutOfWindow3Callback:0000000000000000 $t
     /tmp/ccu598KY.s:1969   .text.HAL_ADCEx_LevelOutOfWindow3Callback:0000000000000000 HAL_ADCEx_LevelOutOfWindow3Callback
     /tmp/ccu598KY.s:1984   .text.HAL_ADCEx_EndOfSamplingCallback:0000000000000000 $t
     /tmp/ccu598KY.s:1990   .text.HAL_ADCEx_EndOfSamplingCallback:0000000000000000 HAL_ADCEx_EndOfSamplingCallback
     /tmp/ccu598KY.s:2005   .text.HAL_ADCEx_RegularStop:0000000000000000 $t
     /tmp/ccu598KY.s:2011   .text.HAL_ADCEx_RegularStop:0000000000000000 HAL_ADCEx_RegularStop
     /tmp/ccu598KY.s:2114   .text.HAL_ADCEx_RegularStop_IT:0000000000000000 $t
     /tmp/ccu598KY.s:2120   .text.HAL_ADCEx_RegularStop_IT:0000000000000000 HAL_ADCEx_RegularStop_IT
     /tmp/ccu598KY.s:2228   .text.HAL_ADCEx_RegularStop_DMA:0000000000000000 $t
     /tmp/ccu598KY.s:2234   .text.HAL_ADCEx_RegularStop_DMA:0000000000000000 HAL_ADCEx_RegularStop_DMA
     /tmp/ccu598KY.s:2383   .text.HAL_ADCEx_InjectedConfigChannel:0000000000000000 $t
     /tmp/ccu598KY.s:2389   .text.HAL_ADCEx_InjectedConfigChannel:0000000000000000 HAL_ADCEx_InjectedConfigChannel
     /tmp/ccu598KY.s:3447   .text.HAL_ADCEx_InjectedConfigChannel:00000000000003d0 $d
     /tmp/ccu598KY.s:3460   .text.HAL_ADCEx_InjectedConfigChannel:00000000000003d8 $t
     /tmp/ccu598KY.s:4357   .text.HAL_ADCEx_InjectedConfigChannel:00000000000006a8 $d
     /tmp/ccu598KY.s:4371   .text.HAL_ADCEx_DisableVoltageRegulator:0000000000000000 $t
     /tmp/ccu598KY.s:4377   .text.HAL_ADCEx_DisableVoltageRegulator:0000000000000000 HAL_ADCEx_DisableVoltageRegulator
     /tmp/ccu598KY.s:4437   .text.HAL_ADCEx_EnterADCDeepPowerDownMode:0000000000000000 $t
     /tmp/ccu598KY.s:4443   .text.HAL_ADCEx_EnterADCDeepPowerDownMode:0000000000000000 HAL_ADCEx_EnterADCDeepPowerDownMode

UNDEFINED SYMBOLS
ADC_Disable
ARM GAS  /tmp/ccu598KY.s 			page 292


ADC_Enable
ADC_ConversionStop
HAL_GetTick
HAL_DMA_Abort
SystemCoreClock
