<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="BAI_447_DK_8LED_4CT.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="DK_8LED_4CT.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="DK_8LED_4CT.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="DK_8LED_4CT.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="DK_8LED_4CT.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="DK_8LED_4CT.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="DK_8LED_4CT.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="DK_8LED_4CT.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="DK_8LED_4CT.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="DK_8LED_4CT.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="DK_8LED_4CT.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DK_8LED_4CT.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="DK_8LED_4CT.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="DK_8LED_4CT.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="DK_8LED_4CT.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="DK_8LED_4CT.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="DK_8LED_4CT.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="DK_8LED_4CT.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="DK_8LED_4CT.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="DK_8LED_4CT.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="DK_8LED_4CT.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DK_8LED_4CT_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="DK_8LED_4CT_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="DK_8LED_4CT_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="DK_8LED_4CT_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="DK_8LED_4CT_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="DK_8LED_4CT_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DK_8LED_4CT_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DK_8LED_4CT_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="DK_8LED_4CT_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="DK_8LED_4CT_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DK_8LED_4CT_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DK_8LED_4CT_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="DK_8LED_4CT_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="DK_8LED_4CT_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DK_8LED_4CT_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DK_8LED_4CT_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="dk_8led_4ct.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="dk_8led_4ct.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="dk_8led_4ct.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1570293936" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1570293936">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570293936" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2041467072464533878" xil_pn:start_ts="1570293936">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570293936" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="9176541268046908426" xil_pn:start_ts="1570293936">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570293936" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1570293936">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570293936" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6377205361109222152" xil_pn:start_ts="1570293936">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570293936" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297145852409" xil_pn:start_ts="1570293936">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570293936" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3732270766283234900" xil_pn:start_ts="1570293936">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570688580" xil_pn:in_ck="-5770697105920424334" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="3056710503949229095" xil_pn:start_ts="1570688571">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DK_8LED_4CT.lso"/>
      <outfile xil_pn:name="DK_8LED_4CT.ngc"/>
      <outfile xil_pn:name="DK_8LED_4CT.ngr"/>
      <outfile xil_pn:name="DK_8LED_4CT.prj"/>
      <outfile xil_pn:name="DK_8LED_4CT.stx"/>
      <outfile xil_pn:name="DK_8LED_4CT.syr"/>
      <outfile xil_pn:name="DK_8LED_4CT.xst"/>
      <outfile xil_pn:name="DK_8LED_4CT_vhdl.prj"/>
      <outfile xil_pn:name="DK_8LED_4CT_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1570293947" xil_pn:in_ck="26516141899588424" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="7997519609474718269" xil_pn:start_ts="1570293947">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570688586" xil_pn:in_ck="-6379230803798418765" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-7917822333774728297" xil_pn:start_ts="1570688580">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DK_8LED_4CT.bld"/>
      <outfile xil_pn:name="DK_8LED_4CT.ngd"/>
      <outfile xil_pn:name="DK_8LED_4CT_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1570688591" xil_pn:in_ck="4839153596946921844" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="5880003210255087717" xil_pn:start_ts="1570688586">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DK_8LED_4CT.pcf"/>
      <outfile xil_pn:name="DK_8LED_4CT_map.map"/>
      <outfile xil_pn:name="DK_8LED_4CT_map.mrp"/>
      <outfile xil_pn:name="DK_8LED_4CT_map.ncd"/>
      <outfile xil_pn:name="DK_8LED_4CT_map.ngm"/>
      <outfile xil_pn:name="DK_8LED_4CT_map.xrpt"/>
      <outfile xil_pn:name="DK_8LED_4CT_summary.xml"/>
      <outfile xil_pn:name="DK_8LED_4CT_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1570688608" xil_pn:in_ck="6616503968912179021" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1570688591">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DK_8LED_4CT.ncd"/>
      <outfile xil_pn:name="DK_8LED_4CT.pad"/>
      <outfile xil_pn:name="DK_8LED_4CT.par"/>
      <outfile xil_pn:name="DK_8LED_4CT.ptwx"/>
      <outfile xil_pn:name="DK_8LED_4CT.unroutes"/>
      <outfile xil_pn:name="DK_8LED_4CT.xpi"/>
      <outfile xil_pn:name="DK_8LED_4CT_pad.csv"/>
      <outfile xil_pn:name="DK_8LED_4CT_pad.txt"/>
      <outfile xil_pn:name="DK_8LED_4CT_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1570688623" xil_pn:in_ck="937532182330543272" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1570688608">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DK_8LED_4CT.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="dk_8led_4ct.bgn"/>
      <outfile xil_pn:name="dk_8led_4ct.bit"/>
      <outfile xil_pn:name="dk_8led_4ct.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1570688517" xil_pn:in_ck="6761954494493415250" xil_pn:name="TRAN_genImpactFile" xil_pn:prop_ck="7121392639749839438" xil_pn:start_ts="1570688516">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1570688608" xil_pn:in_ck="-248061404673909264" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1570688604">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DK_8LED_4CT.twr"/>
      <outfile xil_pn:name="DK_8LED_4CT.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
