Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto c97a37bdf6864dd9951b028e3f1247ee --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gsom_tb_behav xil_defaultlib.gsom_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'winner' [/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/gsom.v:388]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'node_next' [/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/gsom.v:389]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'weight' [/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/gsom.v:390]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpa_multiplier
Compiling module xil_defaultlib.fpa_adder
Compiling module xil_defaultlib.gsom_learning_rate
Compiling module xil_defaultlib.fpa_distance
Compiling module xil_defaultlib.gsom_euclidean_distance_default
Compiling module xil_defaultlib.fpa_comparator
Compiling module xil_defaultlib.gsom_update_weight
Compiling module xil_defaultlib.gsom_update_neighbour
Compiling module xil_defaultlib.gsom_grow_node_in_middle
Compiling module xil_defaultlib.gsom_grow_node_on_one_side
Compiling module xil_defaultlib.gsom_default
Compiling module xil_defaultlib.gsom_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gsom_tb_behav
