# STM32 Reset Tracking Library

## Gi·ªõi Thi·ªáu

Reset Tracking Library l√† th∆∞ vi·ªán MCU-agnostic gi√∫p theo d√µi v√† ph√¢n t√≠ch nguy√™n nh√¢n reset c·ªßa h·ªá th·ªëng STM32. Th∆∞ vi·ªán cung c·∫•p kh·∫£ nƒÉng:

- **Ph√¢n lo·∫°i nguy√™n nh√¢n reset**: 17 lo·∫°i reset kh√°c nhau (watchdog, fault, software, hardware, etc.)
- **Persistence**: L∆∞u tr·ªØ qua RTC backup registers, duy tr√¨ th√¥ng tin sau reset
- **Cross-family**: H·ªó tr·ª£ STM32L1xx, STM32L4xx v√† c√°c families kh√°c
- **Debugging**: Gi√∫p ch·∫©n ƒëo√°n l·ªói v√† ph√¢n t√≠ch stability c·ªßa h·ªá th·ªëng

## √ù Nghƒ©a & Vai Tr√≤

### üéØ **T·∫°i Sao C·∫ßn Reset Tracking?**

1. **Debug & Troubleshooting**: X√°c ƒë·ªãnh nguy√™n nh√¢n thi·∫øt b·ªã reset b·∫•t ng·ªù
2. **System Stability**: Theo d√µi t·∫ßn su·∫•t c√°c lo·∫°i reset ƒë·ªÉ c·∫£i thi·ªán firmware
3. **Field Diagnostics**: Ph√¢n t√≠ch l·ªói t·ª´ xa tr√™n c√°c thi·∫øt b·ªã deployed
4. **Compliance**: ƒê√°p ·ª©ng y√™u c·∫ßu logging cho c√°c ·ª©ng d·ª•ng critical

### üìä **C√°c Lo·∫°i Reset ƒê∆∞·ª£c H·ªó Tr·ª£**

| Reset Type | Ngu·ªìn G·ªëc | √ù Nghƒ©a |
|------------|-----------|---------|
| `POWER_ON_RESET` | Hardware | C·∫•p ngu·ªìn l·∫ßn ƒë·∫ßu ho·∫∑c brown-out |
| `EXTERNAL_RESET` | Hardware | Nh·∫•n n√∫t reset ho·∫∑c t√≠n hi·ªáu NRST |
| `HARDFAULT_RESET` | Firmware | L·ªói nghi√™m tr·ªçng trong code |
| `IWDG_RESET` | Hardware | Independent watchdog timeout |
| `SOFTWARE_RESET` | Firmware | G·ªçi `NVIC_SystemReset()` |
| `LOW_POWER_RESET` | Hardware | Reset t·ª´ low-power mode |

*(V√† 11 lo·∫°i kh√°c...)*

## C·∫•u Tr√∫c Th∆∞ Vi·ªán

```
Framework/
‚îú‚îÄ‚îÄ Core/SystemManagement/
‚îÇ   ‚îú‚îÄ‚îÄ system_reset_tracking.h     # Public API
‚îÇ   ‚îî‚îÄ‚îÄ system_reset_tracking.c     # Core implementation
‚îî‚îÄ‚îÄ Common/
    ‚îî‚îÄ‚îÄ system_reset_platform_stm32.c  # STM32 platform hooks
```

## H∆∞·ªõng D·∫´n S·ª≠ D·ª•ng

### 1. **Setup & Integration**

#### Auto Integration (Khuy√™n D√πng)
```bash
# Apply cho t·∫•t c·∫£ projects
.\scripts\apply_reset_tracking.ps1
```

#### Manual Integration
```c
// Trong file interrupt handler (stm32xxx_it.c)
#include <Core/SystemManagement/system_reset_tracking.h>

void HardFault_Handler(void) {
    system_reset_tracking_set_reason(HARDFAULT_RESET);
    __NVIC_SystemReset();
}
```

### 2. **S·ª≠ D·ª•ng C∆° B·∫£n**

```c
#include <Core/SystemManagement/system_reset_tracking.h>

void app_main(void) {
    // Kh·ªüi t·∫°o v√† ƒë·ªçc reset reason
    system_reset_tracking_init();
    e_reset_reason reason = system_reset_tracking_get_reason();
    const char* reason_str = system_reset_tracking_reason_to_string(reason);

    // Log ho·∫∑c x·ª≠ l√Ω
    printf("Last reset: %s\n", reason_str);

    // Clear ƒë·ªÉ chu·∫©n b·ªã cho l·∫ßn reset ti·∫øp theo
    system_reset_tracking_clear();
}
```

### 3. **Tracking Software Reset**

```c
// Thay v√¨ g·ªçi tr·ª±c ti·∫øp NVIC_SystemReset()
void safe_system_reset(void) {
    system_reset_tracking_set_reason(SOFTWARE_RESET);
    __NVIC_SystemReset();
}

void firmware_update_complete(void) {
    system_reset_tracking_set_reason(FWUPDATE_RESET);
    __NVIC_SystemReset();
}
```

### 4. **Persistence & RTC**

```c
// External RTC handle (c·∫ßn khai b√°o trong rtc.c)
extern RTC_HandleTypeDef hrtc;

// Library t·ª± ƒë·ªông s·ª≠ d·ª•ng RTC backup registers:
// - DR0: Magic number validation
// - DR1: Reset reason storage
```

## API Reference

### Core Functions

```c
// Kh·ªüi t·∫°o (g·ªçi s·ªõm trong boot sequence)
void system_reset_tracking_init(void);

// ƒê·ªçc reset reason hi·ªán t·∫°i
e_reset_reason system_reset_tracking_get_reason(void);

// Set reset reason tr∆∞·ªõc khi reset
void system_reset_tracking_set_reason(e_reset_reason reason);

// Convert enum to string
const char* system_reset_tracking_reason_to_string(e_reset_reason reason);

// Clear tracking data
void system_reset_tracking_clear(void);
```

### Platform Hooks (Weak Functions)

```c
// Implement trong platform-specific code n·∫øu c·∫ßn custom
bool platform_reset_persist_write(e_reset_reason reason);
bool platform_reset_persist_read(e_reset_reason *reason);
void platform_reset_persist_clear(void);
bool platform_reset_detect_hardware(e_reset_reason *reason);
```

## V√≠ D·ª• Th·ª±c T·∫ø

### Scenario 1: Debug HardFault
```c
// Boot sequence
system_reset_tracking_init();
if (system_reset_tracking_get_reason() == HARDFAULT_RESET) {
    // G·ª≠i alert, enable debug mode, etc.
    send_fault_report_to_server();
}
```

### Scenario 2: Watchdog Monitoring
```c
e_reset_reason reason = system_reset_tracking_get_reason();
if (reason == IWDG_RESET || reason == WWDG_RESET) {
    // TƒÉng counter, ph√¢n t√≠ch performance
    increment_watchdog_reset_counter();
    analyze_system_performance();
}
```

### Scenario 3: Field Diagnostics
```c
// Logging cho remote debugging
char log_msg[100];
sprintf(log_msg, "Device reset: %s at %lu",
        system_reset_tracking_reason_to_string(reason),
        HAL_GetTick());
send_log_to_cloud(log_msg);
```

## Compatibility

- **STM32L1xx**: STM32L152, STM32L151, etc.
- **STM32L4xx**: STM32L452, STM32L431, etc.
- **Other STM32**: D·ªÖ d√†ng m·ªü r·ªông v·ªõi HAL support
- **RTOS**: FreeRTOS compatible
- **Toolchain**: STM32CubeIDE, Keil, GCC

## Best Practices

1. **G·ªçi `init()` s·ªõm**: Tr∆∞·ªõc khi HAL clear reset flags
2. **Always clear**: G·ªçi `clear()` sau khi x·ª≠ l√Ω xong
3. **Fault handlers**: Lu√¥n set reason tr∆∞·ªõc khi reset
4. **RTC dependency**: ƒê·∫£m b·∫£o RTC ƒë∆∞·ª£c config n·∫øu c·∫ßn persistence
5. **Thread safety**: Library kh√¥ng thread-safe, c·∫ßn mutex n·∫øu d√πng multi-thread

## Troubleshooting

**Q: Lu√¥n nh·∫≠n `NORMAL_BOOT`?**
A: G·ªçi `init()` qu√° mu·ªôn ho·∫∑c RTC kh√¥ng ƒë∆∞·ª£c config.

**Q: RTC persistence kh√¥ng ho·∫°t ƒë·ªông?**
A: Ki·ªÉm tra `hrtc` extern declaration v√† RTC backup register config.

**Q: Compile errors v·ªÅ RCC flags?**
A: Normal v·ªõi IntelliSense, s·∫Ω OK khi build v·ªõi target MCU.

---

**Author**: This PC
**Date**: August 2025
**Version**: 1.0
**License**: Internal Use
