<InterfaceSummary>
<RtlPorts>
<name>gmem0</name>
<CType>
<TypeName>ap_uint 512</TypeName>
<TypeWidth>512</TypeWidth>
<PhysicalWidth>512</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>output_line_0_V_V</name>
<CType>
<TypeName>ap_uint 10</TypeName>
<TypeWidth>10</TypeWidth>
<PhysicalWidth>16</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>output_line_1_V_V</name>
<CType>
<TypeName>ap_uint 10</TypeName>
<TypeWidth>10</TypeWidth>
<PhysicalWidth>16</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>output_line_2_V_V</name>
<CType>
<TypeName>ap_uint 10</TypeName>
<TypeWidth>10</TypeWidth>
<PhysicalWidth>16</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>output_line_3_V_V</name>
<CType>
<TypeName>ap_uint 10</TypeName>
<TypeWidth>10</TypeWidth>
<PhysicalWidth>16</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>output_line_4_V_V</name>
<CType>
<TypeName>ap_uint 10</TypeName>
<TypeWidth>10</TypeWidth>
<PhysicalWidth>16</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>output_line_5_V_V</name>
<CType>
<TypeName>ap_uint 10</TypeName>
<TypeWidth>10</TypeWidth>
<PhysicalWidth>16</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>output_line_6_V_V</name>
<CType>
<TypeName>ap_uint 10</TypeName>
<TypeWidth>10</TypeWidth>
<PhysicalWidth>16</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>output_line_7_V_V</name>
<CType>
<TypeName>ap_uint 10</TypeName>
<TypeWidth>10</TypeWidth>
<PhysicalWidth>16</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>output_line_8_V_V</name>
<CType>
<TypeName>ap_uint 10</TypeName>
<TypeWidth>10</TypeWidth>
<PhysicalWidth>16</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>output_line_9_V_V</name>
<CType>
<TypeName>ap_uint 10</TypeName>
<TypeWidth>10</TypeWidth>
<PhysicalWidth>16</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>output_line_10_V_V</name>
<CType>
<TypeName>ap_uint 10</TypeName>
<TypeWidth>10</TypeWidth>
<PhysicalWidth>16</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>output_line_11_V_V</name>
<CType>
<TypeName>ap_uint 10</TypeName>
<TypeWidth>10</TypeWidth>
<PhysicalWidth>16</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>output_line_12_V_V</name>
<CType>
<TypeName>ap_uint 10</TypeName>
<TypeWidth>10</TypeWidth>
<PhysicalWidth>16</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>output_line_13_V_V</name>
<CType>
<TypeName>ap_uint 10</TypeName>
<TypeWidth>10</TypeWidth>
<PhysicalWidth>16</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>output_line_14_V_V</name>
<CType>
<TypeName>ap_uint 10</TypeName>
<TypeWidth>10</TypeWidth>
<PhysicalWidth>16</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>output_line_15_V_V</name>
<CType>
<TypeName>ap_uint 10</TypeName>
<TypeWidth>10</TypeWidth>
<PhysicalWidth>16</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
</InterfaceSummary>

