LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_unsigned.ALL;
USE ieee.std_logic_arith.ALL;

ENTITY RegH IS
	PORT
	(
		H, R, LD : IN std_logic;
		fifo14 : IN std_logic_vector(7 DOWNTO 0);
		data_out : OUT std_logic_vector(7 DOWNTO 0)
	);
END ENTITY;

ARCHITECTURE aRegH OF RegH IS

BEGIN

	PROCESS (H, R, LD)
	BEGIN
		IF R = '1' THEN
			data_out <= (OTHERS => '0');
		ELSIF rising_edge(H) THEN
			IF LD = '1' THEN
				data_out <= fifo14;
			END IF;
		END IF;
	END PROCESS;

END ARCHITECTURE;