Project Information              k:\polytekh\max+plusii\lab20\vhdl\lbuffer.rpt

MAX+plus II Compiler Report File
Version 9.01 07/30/98
Compiled: 09/30/13 02:48:21

Copyright (C) 1988-1998 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


LBUFFER


** DEVICE SUMMARY **

Chip/                     Input Output Bidir  Memory  Memory  			 LCs
POF       Device          Pins  Pins   Pins   Bits % Utilized  LCs  % Utilized

lbuffer   EPF10K10TC144-3  10     0      72   0         0  %    88       15 %

User Pins:                 10     0      72 



Project Information              k:\polytekh\max+plusii\lab20\vhdl\lbuffer.rpt

** FILE HIERARCHY **



|dff8ds:dff8ds_0|
|dff8ds:dff8ds_0|rstrigger:rstr|
|dff8ds:dff8ds_0|mux8x2:mx|
|dff8ds:dff8ds_0|aa5or2:clkor|
|dff8ds:dff8ds_0|aa5dff:dff0|
|dff8ds:dff8ds_0|aa5dff:dff1|
|dff8ds:dff8ds_0|aa5dff:dff2|
|dff8ds:dff8ds_0|aa5dff:dff3|
|dff8ds:dff8ds_0|aa5dff:dff4|
|dff8ds:dff8ds_0|aa5dff:dff5|
|dff8ds:dff8ds_0|aa5dff:dff6|
|dff8ds:dff8ds_0|aa5dff:dff7|
|dff8ds:dff8ds_0|aa5delay:del1|
|dff8ds:dff8ds_0|aa5delay:del2|
|dff8ds:dff8ds_1|
|dff8ds:dff8ds_1|rstrigger:rstr|
|dff8ds:dff8ds_1|mux8x2:mx|
|dff8ds:dff8ds_1|aa5or2:clkor|
|dff8ds:dff8ds_1|aa5dff:dff0|
|dff8ds:dff8ds_1|aa5dff:dff1|
|dff8ds:dff8ds_1|aa5dff:dff2|
|dff8ds:dff8ds_1|aa5dff:dff3|
|dff8ds:dff8ds_1|aa5dff:dff4|
|dff8ds:dff8ds_1|aa5dff:dff5|
|dff8ds:dff8ds_1|aa5dff:dff6|
|dff8ds:dff8ds_1|aa5dff:dff7|
|dff8ds:dff8ds_1|aa5delay:del1|
|dff8ds:dff8ds_1|aa5delay:del2|
|dff8ds:dff8ds_2|
|dff8ds:dff8ds_2|rstrigger:rstr|
|dff8ds:dff8ds_2|mux8x2:mx|
|dff8ds:dff8ds_2|aa5or2:clkor|
|dff8ds:dff8ds_2|aa5dff:dff0|
|dff8ds:dff8ds_2|aa5dff:dff1|
|dff8ds:dff8ds_2|aa5dff:dff2|
|dff8ds:dff8ds_2|aa5dff:dff3|
|dff8ds:dff8ds_2|aa5dff:dff4|
|dff8ds:dff8ds_2|aa5dff:dff5|
|dff8ds:dff8ds_2|aa5dff:dff6|
|dff8ds:dff8ds_2|aa5dff:dff7|
|dff8ds:dff8ds_2|aa5delay:del1|
|dff8ds:dff8ds_2|aa5delay:del2|
|dff8ds:dff8ds_3|
|dff8ds:dff8ds_3|rstrigger:rstr|
|dff8ds:dff8ds_3|mux8x2:mx|
|dff8ds:dff8ds_3|aa5or2:clkor|
|dff8ds:dff8ds_3|aa5dff:dff0|
|dff8ds:dff8ds_3|aa5dff:dff1|
|dff8ds:dff8ds_3|aa5dff:dff2|
|dff8ds:dff8ds_3|aa5dff:dff3|
|dff8ds:dff8ds_3|aa5dff:dff4|
|dff8ds:dff8ds_3|aa5dff:dff5|
|dff8ds:dff8ds_3|aa5dff:dff6|
|dff8ds:dff8ds_3|aa5dff:dff7|
|dff8ds:dff8ds_3|aa5delay:del1|
|dff8ds:dff8ds_3|aa5delay:del2|
|dff8ds:dff8ds_4|
|dff8ds:dff8ds_4|rstrigger:rstr|
|dff8ds:dff8ds_4|mux8x2:mx|
|dff8ds:dff8ds_4|aa5or2:clkor|
|dff8ds:dff8ds_4|aa5dff:dff0|
|dff8ds:dff8ds_4|aa5dff:dff1|
|dff8ds:dff8ds_4|aa5dff:dff2|
|dff8ds:dff8ds_4|aa5dff:dff3|
|dff8ds:dff8ds_4|aa5dff:dff4|
|dff8ds:dff8ds_4|aa5dff:dff5|
|dff8ds:dff8ds_4|aa5dff:dff6|
|dff8ds:dff8ds_4|aa5dff:dff7|
|dff8ds:dff8ds_4|aa5delay:del1|
|dff8ds:dff8ds_4|aa5delay:del2|
|dff8ds:dff8ds_5|
|dff8ds:dff8ds_5|rstrigger:rstr|
|dff8ds:dff8ds_5|mux8x2:mx|
|dff8ds:dff8ds_5|aa5or2:clkor|
|dff8ds:dff8ds_5|aa5dff:dff0|
|dff8ds:dff8ds_5|aa5dff:dff1|
|dff8ds:dff8ds_5|aa5dff:dff2|
|dff8ds:dff8ds_5|aa5dff:dff3|
|dff8ds:dff8ds_5|aa5dff:dff4|
|dff8ds:dff8ds_5|aa5dff:dff5|
|dff8ds:dff8ds_5|aa5dff:dff6|
|dff8ds:dff8ds_5|aa5dff:dff7|
|dff8ds:dff8ds_5|aa5delay:del1|
|dff8ds:dff8ds_5|aa5delay:del2|
|dff8ds:dff8ds_6|
|dff8ds:dff8ds_6|rstrigger:rstr|
|dff8ds:dff8ds_6|mux8x2:mx|
|dff8ds:dff8ds_6|aa5or2:clkor|
|dff8ds:dff8ds_6|aa5dff:dff0|
|dff8ds:dff8ds_6|aa5dff:dff1|
|dff8ds:dff8ds_6|aa5dff:dff2|
|dff8ds:dff8ds_6|aa5dff:dff3|
|dff8ds:dff8ds_6|aa5dff:dff4|
|dff8ds:dff8ds_6|aa5dff:dff5|
|dff8ds:dff8ds_6|aa5dff:dff6|
|dff8ds:dff8ds_6|aa5dff:dff7|
|dff8ds:dff8ds_6|aa5delay:del1|
|dff8ds:dff8ds_6|aa5delay:del2|
|dff8ds:dff8ds_7|
|dff8ds:dff8ds_7|rstrigger:rstr|
|dff8ds:dff8ds_7|mux8x2:mx|
|dff8ds:dff8ds_7|aa5or2:clkor|
|dff8ds:dff8ds_7|aa5dff:dff0|
|dff8ds:dff8ds_7|aa5dff:dff1|
|dff8ds:dff8ds_7|aa5dff:dff2|
|dff8ds:dff8ds_7|aa5dff:dff3|
|dff8ds:dff8ds_7|aa5dff:dff4|
|dff8ds:dff8ds_7|aa5dff:dff5|
|dff8ds:dff8ds_7|aa5dff:dff6|
|dff8ds:dff8ds_7|aa5dff:dff7|
|dff8ds:dff8ds_7|aa5delay:del1|
|dff8ds:dff8ds_7|aa5delay:del2|
|mem8:mem8_out|
|mem8:mem8_out|aa5dff:dff0|
|mem8:mem8_out|aa5dff:dff1|
|mem8:mem8_out|aa5dff:dff2|
|mem8:mem8_out|aa5dff:dff3|
|mem8:mem8_out|aa5dff:dff4|
|mem8:mem8_out|aa5dff:dff5|
|mem8:mem8_out|aa5dff:dff6|
|mem8:mem8_out|aa5dff:dff7|


Device-Specific Information:     k:\polytekh\max+plusii\lab20\vhdl\lbuffer.rpt
lbuffer

***** Logic for device 'lbuffer' compiled without errors.




Device: EPF10K10TC144-3

FLEX 10K Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f
    MultiVolt I/O                              = OFF



Device-Specific Information:     k:\polytekh\max+plusii\lab20\vhdl\lbuffer.rpt
lbuffer

** ERROR SUMMARY **

Info: Chip 'lbuffer' in device 'EPF10K10TC144-3' has less than 20% of pins available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                T T T T     T T T T       T                 T     T                      
                M M M M     M M M M       M                 M     M                      
                P P P P R   P P P P   R R P                 P R R P R R R   R   R        
                _ _ _ _ E   _ _ _ _   E E _                 _ E E _ E E E   E   E        
                D D D D S   D D D D   S S D       G       V D S S D S S S   S   S        
                F F F F E G F F F F V E E F   G D N D   D C F E E F E E E V E   E        
                F F F F R N F F F F C R R F   N A D A   A C F R R F R R R C R   R        
                Q Q Q Q V D Q Q Q Q C V V Q   D T I T   T I Q V V Q V V V C V   V        
                7 3 7 2 E I 4 4 3 4 I E E 6 Q I A N A W A N 2 E E 3 E E E I E Q E Q Q Q  
                4 6 3 5 D O 2 1 7 7 O D D 4 2 O 5 T 7 R 1 T 3 D D 1 D D D O D 4 D 6 5 3  
              --------------------------------------------------------------------------_ 
             / 144 142 140 138 136 134 132 130 128 126 124 122 120 118 116 114 112 110   |_ 
            /    143 141 139 137 135 133 131 129 127 125 123 121 119 117 115 113 111 109    | 
      #TCK |  1                                                                         108 | ^DATA0 
^CONF_DONE |  2                                                                         107 | ^DCLK 
     ^nCEO |  3                                                                         106 | ^nCE 
      #TDO |  4                                                                         105 | #TDI 
     VCCIO |  5                                                                         104 | GNDIO 
    VCCINT |  6                                                                         103 | GNDINT 
TMP_DFFQ21 |  7                                                                         102 | DATA4 
TMP_DFFQ12 |  8                                                                         101 | TMP_DFFQ01 
TMP_DFFQ27 |  9                                                                         100 | TMP_DFFQ17 
TMP_DFFQ14 | 10                                                                          99 | TMP_DFFQ46 
TMP_DFFQ32 | 11                                                                          98 | TMP_DFFQ04 
TMP_DFFQ11 | 12                                                                          97 | TMP_DFFQ34 
TMP_DFFQ22 | 13                                                                          96 | TMP_DFFQ02 
        Q7 | 14                                                                          95 | TMP_DFFQ07 
     GNDIO | 15                                                                          94 | VCCIO 
    GNDINT | 16                                                                          93 | VCCINT 
TMP_DFFQ65 | 17                                                                          92 | TMP_DFFQ56 
TMP_DFFQ66 | 18                                                                          91 | TMP_DFFQ70 
TMP_DFFQ61 | 19                             EPF10K10TC144-3                              90 | TMP_DFFQ77 
TMP_DFFQ67 | 20                                                                          89 | TMP_DFFQ75 
TMP_DFFQ60 | 21                                                                          88 | TMP_DFFQ55 
TMP_DFFQ63 | 22                                                                          87 | TMP_DFFQ71 
TMP_DFFQ62 | 23                                                                          86 | TMP_DFFQ76 
     VCCIO | 24                                                                          85 | GNDIO 
    VCCINT | 25                                                                          84 | GNDINT 
TMP_DFFQ10 | 26                                                                          83 | DATA3 
TMP_DFFQ06 | 27                                                                          82 | TMP_DFFQ43 
TMP_DFFQ16 | 28                                                                          81 | TMP_DFFQ40 
TMP_DFFQ20 | 29                                                                          80 | TMP_DFFQ30 
TMP_DFFQ15 | 30                                                                          79 | TMP_DFFQ05 
TMP_DFFQ50 | 31                                                                          78 | TMP_DFFQ26 
TMP_DFFQ13 | 32                                                                          77 | ^MSEL0 
TMP_DFFQ53 | 33                                                                          76 | ^MSEL1 
      #TMS | 34                                                                          75 | VCCINT 
  ^nSTATUS | 35                                                                          74 | ^nCONFIG 
TMP_DFFQ72 | 36                                                                          73 | RESERVED 
           |      38  40  42  44  46  48  50  52  54  56  58  60  62  64  66  68  70  72  _| 
            \   37  39  41  43  45  47  49  51  53  55  57  59  61  63  65  67  69  71   | 
             \--------------------------------------------------------------------------- 
                T T T G T T T R V T R D Q G Q V V D R D G G R R V T T T R G T R R R V R  
                M M M N M M M E C M E A 0 N 1 C C A D A N N E E C M M M E N M E E E C E  
                P P P D P P P S C P S T   D   C C T   T D D S S C P P P S D P S S S C S  
                _ _ _ I _ _ _ E I _ E A   I   I I A   A I I E E I _ _ _ E I _ E E E I E  
                D D D O D D D R O D R 6   O   N N 2   0 N N R R O D D D R O D R R R O R  
                F F F   F F F V   F V         T T       T T V V   F F F V   F V V V   V  
                F F F   F F F E   F E                       E E   F F F E   F E E E   E  
                Q Q Q   Q Q Q D   Q D                       D D   Q Q Q D   Q D D D   D  
                3 5 5   5 5 4     2                               0 0 3     4            
                5 1 2   7 4 4     4                               3 0 3     5            


N.C. = Not Connected.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GNDINT = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
GNDIO = Dedicated ground pin, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs (TMS, TCK, TDI) should be tied to VCC when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:     k:\polytekh\max+plusii\lab20\vhdl\lbuffer.rpt
lbuffer

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
A13      8/ 8(100%)   3/ 8( 37%)   6/ 8( 75%)    2/2    0/2      10/22( 45%)   
A14      1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       2/22(  9%)   
A15      6/ 8( 75%)   2/ 8( 25%)   4/ 8( 50%)    1/2    0/2      10/22( 45%)   
A16      1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       2/22(  9%)   
A17      1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       2/22(  9%)   
A18      4/ 8( 50%)   4/ 8( 50%)   1/ 8( 12%)    2/2    0/2      10/22( 45%)   
A19      4/ 8( 50%)   4/ 8( 50%)   2/ 8( 25%)    2/2    0/2      10/22( 45%)   
A20      1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       2/22(  9%)   
A22      1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       2/22(  9%)   
B14      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       2/22(  9%)   
B15      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       2/22(  9%)   
B16      4/ 8( 50%)   4/ 8( 50%)   3/ 8( 37%)    1/2    0/2      10/22( 45%)   
B17      4/ 8( 50%)   4/ 8( 50%)   4/ 8( 50%)    1/2    0/2      10/22( 45%)   
B18      1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       2/22(  9%)   
B19      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       2/22(  9%)   
B20      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       2/22(  9%)   
B21      4/ 8( 50%)   4/ 8( 50%)   1/ 8( 12%)    1/2    0/2      10/22( 45%)   
B22      4/ 8( 50%)   4/ 8( 50%)   1/ 8( 12%)    1/2    0/2      10/22( 45%)   
B23      4/ 8( 50%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2      10/22( 45%)   
B24      4/ 8( 50%)   1/ 8( 12%)   3/ 8( 37%)    1/2    0/2      10/22( 45%)   
C1       2/ 8( 25%)   2/ 8( 25%)   0/ 8(  0%)    1/2    0/2       2/22(  9%)   
C14      6/ 8( 75%)   6/ 8( 75%)   5/ 8( 62%)    2/2    0/2      10/22( 45%)   
C16      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       2/22(  9%)   
C17      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       2/22(  9%)   
C18      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       2/22(  9%)   
C19      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       2/22(  9%)   
C20      4/ 8( 50%)   4/ 8( 50%)   0/ 8(  0%)    2/2    0/2      10/22( 45%)   
C21      4/ 8( 50%)   4/ 8( 50%)   2/ 8( 25%)    1/2    0/2      10/22( 45%)   
C22      4/ 8( 50%)   4/ 8( 50%)   3/ 8( 37%)    1/2    0/2      10/22( 45%)   
C23      4/ 8( 50%)   4/ 8( 50%)   0/ 8(  0%)    2/2    0/2      10/22( 45%)   
C24      4/ 8( 50%)   2/ 8( 25%)   4/ 8( 50%)    1/2    0/2      10/22( 45%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect


Total dedicated input pins used:                 6/6      (100%)
Total I/O pins used:                            76/96     ( 79%)
Total logic cells used:                         88/576    ( 15%)
Total embedded cells used:                       0/24     (  0%)
Total EABs used:                                 0/3      (  0%)
Average fan-in:                                 2.72/4    ( 68%)
Total fan-in:                                 240/2304    ( 10%)

Total input pins required:                      10
Total input I/O cell registers required:         0
Total output pins required:                      0
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:              72
Total reserved pins required                     0
Total logic cells required:                     88
Total flipflops required:                       72
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0

Synthesized logic cells:                         0/ 576   (  0%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  EA  13  14  15  16  17  18  19  20  21  22  23  24  Total(LC/EC)
 A:      0   0   0   0   0   0   0   0   0   0   0   0   0   8   1   6   1   1   4   4   1   0   1   0   0     27/0  
 B:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   1   1   4   4   1   1   1   4   4   4   4     29/0  
 C:      2   0   0   0   0   0   0   0   0   0   0   0   0   0   6   0   1   1   1   1   4   4   4   4   4     32/0  

Total:   2   0   0   0   0   0   0   0   0   0   0   0   0   8   8   7   6   6   6   6   6   8   9   8   8     88/0  



Device-Specific Information:     k:\polytekh\max+plusii\lab20\vhdl\lbuffer.rpt
lbuffer

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  56      -     -    -    --      INPUT                0    0    0    1  DATA0
 124      -     -    -    --      INPUT                0    0    0    1  DATA1
  54      -     -    -    --      INPUT                0    0    0    1  DATA2
  83      -     -    C    --      INPUT                0    0    0    1  DATA3
 102      -     -    A    --      INPUT                0    0    0    1  DATA4
 128      -     -    -    13      INPUT                0    0    0    1  DATA5
  48      -     -    -    15      INPUT                0    0    0    1  DATA6
 126      -     -    -    --      INPUT                0    0    0    1  DATA7
  49      -     -    -    14      BIDIR                0    1    0    0  Q0
  51      -     -    -    13      BIDIR                0    1    0    0  Q1
 130      -     -    -    14      BIDIR                0    1    0    0  Q2
 109      -     -    -    01      BIDIR                0    1    0    0  Q3
 113      -     -    -    03      BIDIR                0    1    0    0  Q4
 110      -     -    -    01      BIDIR                0    1    0    0  Q5
 111      -     -    -    02      BIDIR                0    1    0    0  Q6
  14      -     -    A    --      BIDIR                0    1    0    0  Q7
  55      -     -    -    --      INPUT  G             0    0    0   16  RD
  63      -     -    -    11      BIDIR                0    1    0    2  TMP_DFFQ00
 101      -     -    A    --      BIDIR                0    1    0    2  TMP_DFFQ01
  96      -     -    A    --      BIDIR                0    1    0    2  TMP_DFFQ02
  62      -     -    -    11      BIDIR                0    1    0    2  TMP_DFFQ03
  98      -     -    A    --      BIDIR                0    1    0    2  TMP_DFFQ04
  79      -     -    C    --      BIDIR                0    1    0    2  TMP_DFFQ05
  27      -     -    C    --      BIDIR                0    1    0    2  TMP_DFFQ06
  95      -     -    A    --      BIDIR                0    1    0    2  TMP_DFFQ07
  26      -     -    C    --      BIDIR                0    1    0    2  TMP_DFFQ10
  12      -     -    A    --      BIDIR                0    1    0    2  TMP_DFFQ11
   8      -     -    A    --      BIDIR                0    1    0    2  TMP_DFFQ12
  32      -     -    C    --      BIDIR                0    1    0    2  TMP_DFFQ13
  10      -     -    A    --      BIDIR                0    1    0    2  TMP_DFFQ14
  30      -     -    C    --      BIDIR                0    1    0    2  TMP_DFFQ15
  28      -     -    C    --      BIDIR                0    1    0    2  TMP_DFFQ16
 100      -     -    A    --      BIDIR                0    1    0    2  TMP_DFFQ17
  29      -     -    C    --      BIDIR                0    1    0    2  TMP_DFFQ20
   7      -     -    A    --      BIDIR                0    1    0    2  TMP_DFFQ21
  13      -     -    A    --      BIDIR                0    1    0    2  TMP_DFFQ22
 122      -     -    -    12      BIDIR                0    1    0    2  TMP_DFFQ23
  46      -     -    -    17      BIDIR                0    1    0    2  TMP_DFFQ24
 141      -     -    -    22      BIDIR                0    1    0    2  TMP_DFFQ25
  78      -     -    C    --      BIDIR                0    1    0    2  TMP_DFFQ26
   9      -     -    A    --      BIDIR                0    1    0    2  TMP_DFFQ27
  80      -     -    C    --      BIDIR                0    1    0    2  TMP_DFFQ30
 119      -     -    -    08      BIDIR                0    1    0    2  TMP_DFFQ31
  11      -     -    A    --      BIDIR                0    1    0    2  TMP_DFFQ32
  64      -     -    -    10      BIDIR                0    1    0    2  TMP_DFFQ33
  97      -     -    A    --      BIDIR                0    1    0    2  TMP_DFFQ34
  37      -     -    -    23      BIDIR                0    1    0    2  TMP_DFFQ35
 143      -     -    -    24      BIDIR                0    1    0    2  TMP_DFFQ36
 136      -     -    -    19      BIDIR                0    1    0    2  TMP_DFFQ37
  81      -     -    C    --      BIDIR                0    1    0    2  TMP_DFFQ40
 137      -     -    -    19      BIDIR                0    1    0    2  TMP_DFFQ41
 138      -     -    -    20      BIDIR                0    1    0    2  TMP_DFFQ42
  82      -     -    C    --      BIDIR                0    1    0    2  TMP_DFFQ43
  43      -     -    -    18      BIDIR                0    1    0    2  TMP_DFFQ44
  67      -     -    -    08      BIDIR                0    1    0    2  TMP_DFFQ45
  99      -     -    A    --      BIDIR                0    1    0    2  TMP_DFFQ46
 135      -     -    -    18      BIDIR                0    1    0    2  TMP_DFFQ47
  31      -     -    C    --      BIDIR                0    1    0    2  TMP_DFFQ50
  38      -     -    -    22      BIDIR                0    1    0    2  TMP_DFFQ51
  39      -     -    -    21      BIDIR                0    1    0    2  TMP_DFFQ52
  33      -     -    C    --      BIDIR                0    1    0    2  TMP_DFFQ53
  42      -     -    -    19      BIDIR                0    1    0    2  TMP_DFFQ54
  88      -     -    B    --      BIDIR                0    1    0    2  TMP_DFFQ55
  92      -     -    B    --      BIDIR                0    1    0    2  TMP_DFFQ56
  41      -     -    -    20      BIDIR                0    1    0    2  TMP_DFFQ57
  21      -     -    B    --      BIDIR                0    1    0    2  TMP_DFFQ60
  19      -     -    B    --      BIDIR                0    1    0    2  TMP_DFFQ61
  23      -     -    B    --      BIDIR                0    1    0    2  TMP_DFFQ62
  22      -     -    B    --      BIDIR                0    1    0    2  TMP_DFFQ63
 131      -     -    -    15      BIDIR                0    1    0    2  TMP_DFFQ64
  17      -     -    B    --      BIDIR                0    1    0    2  TMP_DFFQ65
  18      -     -    B    --      BIDIR                0    1    0    2  TMP_DFFQ66
  20      -     -    B    --      BIDIR                0    1    0    2  TMP_DFFQ67
  91      -     -    B    --      BIDIR                0    1    0    2  TMP_DFFQ70
  87      -     -    B    --      BIDIR                0    1    0    2  TMP_DFFQ71
  36      -     -    -    24      BIDIR                0    1    0    2  TMP_DFFQ72
 142      -     -    -    23      BIDIR                0    1    0    2  TMP_DFFQ73
 144      -     -    -    24      BIDIR                0    1    0    2  TMP_DFFQ74
  89      -     -    B    --      BIDIR                0    1    0    2  TMP_DFFQ75
  86      -     -    B    --      BIDIR                0    1    0    2  TMP_DFFQ76
  90      -     -    B    --      BIDIR                0    1    0    2  TMP_DFFQ77
 125      -     -    -    --      INPUT                0    0    0   16  WR


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:     k:\polytekh\max+plusii\lab20\vhdl\lbuffer.rpt
lbuffer

** OUTPUTS **

       Fed By Fed By                                Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  49      -     -    -    14        TRI                0    1    0    0  Q0
  51      -     -    -    13        TRI                0    1    0    0  Q1
 130      -     -    -    14        TRI                0    1    0    0  Q2
 109      -     -    -    01        TRI                0    1    0    0  Q3
 113      -     -    -    03        TRI                0    1    0    0  Q4
 110      -     -    -    01        TRI                0    1    0    0  Q5
 111      -     -    -    02        TRI                0    1    0    0  Q6
  14      -     -    A    --        TRI                0    1    0    0  Q7
  63      -     -    -    11        TRI                0    1    0    2  TMP_DFFQ00
 101      -     -    A    --        TRI                0    1    0    2  TMP_DFFQ01
  96      -     -    A    --        TRI                0    1    0    2  TMP_DFFQ02
  62      -     -    -    11        TRI                0    1    0    2  TMP_DFFQ03
  98      -     -    A    --        TRI                0    1    0    2  TMP_DFFQ04
  79      -     -    C    --        TRI                0    1    0    2  TMP_DFFQ05
  27      -     -    C    --        TRI                0    1    0    2  TMP_DFFQ06
  95      -     -    A    --        TRI                0    1    0    2  TMP_DFFQ07
  26      -     -    C    --        TRI                0    1    0    2  TMP_DFFQ10
  12      -     -    A    --        TRI                0    1    0    2  TMP_DFFQ11
   8      -     -    A    --        TRI                0    1    0    2  TMP_DFFQ12
  32      -     -    C    --        TRI                0    1    0    2  TMP_DFFQ13
  10      -     -    A    --        TRI                0    1    0    2  TMP_DFFQ14
  30      -     -    C    --        TRI                0    1    0    2  TMP_DFFQ15
  28      -     -    C    --        TRI                0    1    0    2  TMP_DFFQ16
 100      -     -    A    --        TRI                0    1    0    2  TMP_DFFQ17
  29      -     -    C    --        TRI                0    1    0    2  TMP_DFFQ20
   7      -     -    A    --        TRI                0    1    0    2  TMP_DFFQ21
  13      -     -    A    --        TRI                0    1    0    2  TMP_DFFQ22
 122      -     -    -    12        TRI                0    1    0    2  TMP_DFFQ23
  46      -     -    -    17        TRI                0    1    0    2  TMP_DFFQ24
 141      -     -    -    22        TRI                0    1    0    2  TMP_DFFQ25
  78      -     -    C    --        TRI                0    1    0    2  TMP_DFFQ26
   9      -     -    A    --        TRI                0    1    0    2  TMP_DFFQ27
  80      -     -    C    --        TRI                0    1    0    2  TMP_DFFQ30
 119      -     -    -    08        TRI                0    1    0    2  TMP_DFFQ31
  11      -     -    A    --        TRI                0    1    0    2  TMP_DFFQ32
  64      -     -    -    10        TRI                0    1    0    2  TMP_DFFQ33
  97      -     -    A    --        TRI                0    1    0    2  TMP_DFFQ34
  37      -     -    -    23        TRI                0    1    0    2  TMP_DFFQ35
 143      -     -    -    24        TRI                0    1    0    2  TMP_DFFQ36
 136      -     -    -    19        TRI                0    1    0    2  TMP_DFFQ37
  81      -     -    C    --        TRI                0    1    0    2  TMP_DFFQ40
 137      -     -    -    19        TRI                0    1    0    2  TMP_DFFQ41
 138      -     -    -    20        TRI                0    1    0    2  TMP_DFFQ42
  82      -     -    C    --        TRI                0    1    0    2  TMP_DFFQ43
  43      -     -    -    18        TRI                0    1    0    2  TMP_DFFQ44
  67      -     -    -    08        TRI                0    1    0    2  TMP_DFFQ45
  99      -     -    A    --        TRI                0    1    0    2  TMP_DFFQ46
 135      -     -    -    18        TRI                0    1    0    2  TMP_DFFQ47
  31      -     -    C    --        TRI                0    1    0    2  TMP_DFFQ50
  38      -     -    -    22        TRI                0    1    0    2  TMP_DFFQ51
  39      -     -    -    21        TRI                0    1    0    2  TMP_DFFQ52
  33      -     -    C    --        TRI                0    1    0    2  TMP_DFFQ53
  42      -     -    -    19        TRI                0    1    0    2  TMP_DFFQ54
  88      -     -    B    --        TRI                0    1    0    2  TMP_DFFQ55
  92      -     -    B    --        TRI                0    1    0    2  TMP_DFFQ56
  41      -     -    -    20        TRI                0    1    0    2  TMP_DFFQ57
  21      -     -    B    --        TRI                0    1    0    2  TMP_DFFQ60
  19      -     -    B    --        TRI                0    1    0    2  TMP_DFFQ61
  23      -     -    B    --        TRI                0    1    0    2  TMP_DFFQ62
  22      -     -    B    --        TRI                0    1    0    2  TMP_DFFQ63
 131      -     -    -    15        TRI                0    1    0    2  TMP_DFFQ64
  17      -     -    B    --        TRI                0    1    0    2  TMP_DFFQ65
  18      -     -    B    --        TRI                0    1    0    2  TMP_DFFQ66
  20      -     -    B    --        TRI                0    1    0    2  TMP_DFFQ67
  91      -     -    B    --        TRI                0    1    0    2  TMP_DFFQ70
  87      -     -    B    --        TRI                0    1    0    2  TMP_DFFQ71
  36      -     -    -    24        TRI                0    1    0    2  TMP_DFFQ72
 142      -     -    -    23        TRI                0    1    0    2  TMP_DFFQ73
 144      -     -    -    24        TRI                0    1    0    2  TMP_DFFQ74
  89      -     -    B    --        TRI                0    1    0    2  TMP_DFFQ75
  86      -     -    B    --        TRI                0    1    0    2  TMP_DFFQ76
  90      -     -    B    --        TRI                0    1    0    2  TMP_DFFQ77


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:     k:\polytekh\max+plusii\lab20\vhdl\lbuffer.rpt
lbuffer

** BURIED LOGIC **

                                                    Fan-In    Fan-Out
 IOC     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      6     -    C    24       DFFE                1    3    1    0  |dff8ds:dff8ds_0|aa5dff:dff0|QS (|dff8ds:dff8ds_0|aa5dff:dff0|:4)
   -      2     -    A    15       DFFE                1    3    1    0  |dff8ds:dff8ds_0|aa5dff:dff1|QS (|dff8ds:dff8ds_0|aa5dff:dff1|:4)
   -      7     -    A    15       DFFE                1    3    1    0  |dff8ds:dff8ds_0|aa5dff:dff2|QS (|dff8ds:dff8ds_0|aa5dff:dff2|:4)
   -      3     -    C    24       DFFE                1    3    1    0  |dff8ds:dff8ds_0|aa5dff:dff3|QS (|dff8ds:dff8ds_0|aa5dff:dff3|:4)
   -      5     -    A    15       DFFE                1    3    1    0  |dff8ds:dff8ds_0|aa5dff:dff4|QS (|dff8ds:dff8ds_0|aa5dff:dff4|:4)
   -      5     -    C    24       DFFE                1    3    1    0  |dff8ds:dff8ds_0|aa5dff:dff5|QS (|dff8ds:dff8ds_0|aa5dff:dff5|:4)
   -      1     -    C    24       DFFE                1    3    1    0  |dff8ds:dff8ds_0|aa5dff:dff6|QS (|dff8ds:dff8ds_0|aa5dff:dff6|:4)
   -      8     -    A    15       DFFE                1    3    1    0  |dff8ds:dff8ds_0|aa5dff:dff7|QS (|dff8ds:dff8ds_0|aa5dff:dff7|:4)
   -      3     -    A    15        OR2                2    0    0    8  |dff8ds:dff8ds_0|aa5or2:clkor|:10
   -      6     -    A    15        OR2                2    0    0    8  |dff8ds:dff8ds_0|rstrigger:rstr|:66
   -      1     -    C    14       DFFE                0    4    1    0  |dff8ds:dff8ds_1|aa5dff:dff0|QS (|dff8ds:dff8ds_1|aa5dff:dff0|:4)
   -      6     -    A    13       DFFE                0    4    1    0  |dff8ds:dff8ds_1|aa5dff:dff1|QS (|dff8ds:dff8ds_1|aa5dff:dff1|:4)
   -      2     -    A    13       DFFE                0    4    1    0  |dff8ds:dff8ds_1|aa5dff:dff2|QS (|dff8ds:dff8ds_1|aa5dff:dff2|:4)
   -      6     -    C    14       DFFE                0    4    1    0  |dff8ds:dff8ds_1|aa5dff:dff3|QS (|dff8ds:dff8ds_1|aa5dff:dff3|:4)
   -      4     -    A    13       DFFE                0    4    1    0  |dff8ds:dff8ds_1|aa5dff:dff4|QS (|dff8ds:dff8ds_1|aa5dff:dff4|:4)
   -      5     -    C    14       DFFE                0    4    1    0  |dff8ds:dff8ds_1|aa5dff:dff5|QS (|dff8ds:dff8ds_1|aa5dff:dff5|:4)
   -      2     -    C    14       DFFE                0    4    1    0  |dff8ds:dff8ds_1|aa5dff:dff6|QS (|dff8ds:dff8ds_1|aa5dff:dff6|:4)
   -      3     -    A    13       DFFE                0    4    1    0  |dff8ds:dff8ds_1|aa5dff:dff7|QS (|dff8ds:dff8ds_1|aa5dff:dff7|:4)
   -      3     -    A    16        OR2                2    0    0    8  |dff8ds:dff8ds_1|aa5or2:clkor|:10
   -      7     -    A    20        OR2                2    0    0    8  |dff8ds:dff8ds_1|rstrigger:rstr|:66
   -      4     -    B    22       DFFE                0    4    1    0  |dff8ds:dff8ds_2|aa5dff:dff0|QS (|dff8ds:dff8ds_2|aa5dff:dff0|:4)
   -      1     -    A    19       DFFE                0    4    1    0  |dff8ds:dff8ds_2|aa5dff:dff1|QS (|dff8ds:dff8ds_2|aa5dff:dff1|:4)
   -      7     -    A    19       DFFE                0    4    1    0  |dff8ds:dff8ds_2|aa5dff:dff2|QS (|dff8ds:dff8ds_2|aa5dff:dff2|:4)
   -      5     -    B    22       DFFE                0    4    1    0  |dff8ds:dff8ds_2|aa5dff:dff3|QS (|dff8ds:dff8ds_2|aa5dff:dff3|:4)
   -      4     -    A    18       DFFE                0    4    1    0  |dff8ds:dff8ds_2|aa5dff:dff4|QS (|dff8ds:dff8ds_2|aa5dff:dff4|:4)
   -      1     -    B    22       DFFE                0    4    1    0  |dff8ds:dff8ds_2|aa5dff:dff5|QS (|dff8ds:dff8ds_2|aa5dff:dff5|:4)
   -      7     -    B    22       DFFE                0    4    1    0  |dff8ds:dff8ds_2|aa5dff:dff6|QS (|dff8ds:dff8ds_2|aa5dff:dff6|:4)
   -      2     -    A    18       DFFE                0    4    1    0  |dff8ds:dff8ds_2|aa5dff:dff7|QS (|dff8ds:dff8ds_2|aa5dff:dff7|:4)
   -      5     -    B    18        OR2                2    0    0    8  |dff8ds:dff8ds_2|aa5or2:clkor|:10
   -      6     -    A    22        OR2                2    0    0    8  |dff8ds:dff8ds_2|rstrigger:rstr|:66
   -      3     -    C    22       DFFE                0    4    1    0  |dff8ds:dff8ds_3|aa5dff:dff0|QS (|dff8ds:dff8ds_3|aa5dff:dff0|:4)
   -      6     -    C    22       DFFE                0    4    1    0  |dff8ds:dff8ds_3|aa5dff:dff1|QS (|dff8ds:dff8ds_3|aa5dff:dff1|:4)
   -      5     -    C    22       DFFE                0    4    1    0  |dff8ds:dff8ds_3|aa5dff:dff2|QS (|dff8ds:dff8ds_3|aa5dff:dff2|:4)
   -      8     -    C    22       DFFE                0    4    1    0  |dff8ds:dff8ds_3|aa5dff:dff3|QS (|dff8ds:dff8ds_3|aa5dff:dff3|:4)
   -      5     -    C    20       DFFE                0    4    1    0  |dff8ds:dff8ds_3|aa5dff:dff4|QS (|dff8ds:dff8ds_3|aa5dff:dff4|:4)
   -      5     -    C    23       DFFE                0    4    1    0  |dff8ds:dff8ds_3|aa5dff:dff5|QS (|dff8ds:dff8ds_3|aa5dff:dff5|:4)
   -      3     -    C    23       DFFE                0    4    1    0  |dff8ds:dff8ds_3|aa5dff:dff6|QS (|dff8ds:dff8ds_3|aa5dff:dff6|:4)
   -      3     -    C    20       DFFE                0    4    1    0  |dff8ds:dff8ds_3|aa5dff:dff7|QS (|dff8ds:dff8ds_3|aa5dff:dff7|:4)
   -      2     -    C    19        OR2                2    0    0    8  |dff8ds:dff8ds_3|aa5or2:clkor|:10
   -      6     -    C    17        OR2                2    0    0    8  |dff8ds:dff8ds_3|rstrigger:rstr|:66
   -      3     -    B    21       DFFE                0    4    1    0  |dff8ds:dff8ds_4|aa5dff:dff0|QS (|dff8ds:dff8ds_4|aa5dff:dff0|:4)
   -      2     -    A    19       DFFE                0    4    1    0  |dff8ds:dff8ds_4|aa5dff:dff1|QS (|dff8ds:dff8ds_4|aa5dff:dff1|:4)
   -      3     -    A    19       DFFE                0    4    1    0  |dff8ds:dff8ds_4|aa5dff:dff2|QS (|dff8ds:dff8ds_4|aa5dff:dff2|:4)
   -      2     -    B    21       DFFE                0    4    1    0  |dff8ds:dff8ds_4|aa5dff:dff3|QS (|dff8ds:dff8ds_4|aa5dff:dff3|:4)
   -      1     -    A    18       DFFE                0    4    1    0  |dff8ds:dff8ds_4|aa5dff:dff4|QS (|dff8ds:dff8ds_4|aa5dff:dff4|:4)
   -      7     -    B    21       DFFE                0    4    1    0  |dff8ds:dff8ds_4|aa5dff:dff5|QS (|dff8ds:dff8ds_4|aa5dff:dff5|:4)
   -      4     -    B    21       DFFE                0    4    1    0  |dff8ds:dff8ds_4|aa5dff:dff6|QS (|dff8ds:dff8ds_4|aa5dff:dff6|:4)
   -      3     -    A    18       DFFE                0    4    1    0  |dff8ds:dff8ds_4|aa5dff:dff7|QS (|dff8ds:dff8ds_4|aa5dff:dff7|:4)
   -      6     -    A    14        OR2                2    0    0    8  |dff8ds:dff8ds_4|aa5or2:clkor|:10
   -      8     -    A    17        OR2                2    0    0    8  |dff8ds:dff8ds_4|rstrigger:rstr|:66
   -      6     -    C    21       DFFE                0    4    1    0  |dff8ds:dff8ds_5|aa5dff:dff0|QS (|dff8ds:dff8ds_5|aa5dff:dff0|:4)
   -      2     -    C    21       DFFE                0    4    1    0  |dff8ds:dff8ds_5|aa5dff:dff1|QS (|dff8ds:dff8ds_5|aa5dff:dff1|:4)
   -      1     -    C    21       DFFE                0    4    1    0  |dff8ds:dff8ds_5|aa5dff:dff2|QS (|dff8ds:dff8ds_5|aa5dff:dff2|:4)
   -      8     -    C    21       DFFE                0    4    1    0  |dff8ds:dff8ds_5|aa5dff:dff3|QS (|dff8ds:dff8ds_5|aa5dff:dff3|:4)
   -      2     -    C    20       DFFE                0    4    1    0  |dff8ds:dff8ds_5|aa5dff:dff4|QS (|dff8ds:dff8ds_5|aa5dff:dff4|:4)
   -      6     -    C    23       DFFE                0    4    1    0  |dff8ds:dff8ds_5|aa5dff:dff5|QS (|dff8ds:dff8ds_5|aa5dff:dff5|:4)
   -      1     -    C    23       DFFE                0    4    1    0  |dff8ds:dff8ds_5|aa5dff:dff6|QS (|dff8ds:dff8ds_5|aa5dff:dff6|:4)
   -      1     -    C    20       DFFE                0    4    1    0  |dff8ds:dff8ds_5|aa5dff:dff7|QS (|dff8ds:dff8ds_5|aa5dff:dff7|:4)
   -      2     -    C    16        OR2                2    0    0    8  |dff8ds:dff8ds_5|aa5or2:clkor|:10
   -      4     -    C    18        OR2                2    0    0    8  |dff8ds:dff8ds_5|rstrigger:rstr|:66
   -      5     -    B    17       DFFE                0    4    1    0  |dff8ds:dff8ds_6|aa5dff:dff0|QS (|dff8ds:dff8ds_6|aa5dff:dff0|:4)
   -      3     -    B    17       DFFE                0    4    1    0  |dff8ds:dff8ds_6|aa5dff:dff1|QS (|dff8ds:dff8ds_6|aa5dff:dff1|:4)
   -      7     -    B    17       DFFE                0    4    1    0  |dff8ds:dff8ds_6|aa5dff:dff2|QS (|dff8ds:dff8ds_6|aa5dff:dff2|:4)
   -      6     -    B    17       DFFE                0    4    1    0  |dff8ds:dff8ds_6|aa5dff:dff3|QS (|dff8ds:dff8ds_6|aa5dff:dff3|:4)
   -      4     -    B    16       DFFE                0    4    1    0  |dff8ds:dff8ds_6|aa5dff:dff4|QS (|dff8ds:dff8ds_6|aa5dff:dff4|:4)
   -      1     -    B    16       DFFE                0    4    1    0  |dff8ds:dff8ds_6|aa5dff:dff5|QS (|dff8ds:dff8ds_6|aa5dff:dff5|:4)
   -      2     -    B    16       DFFE                0    4    1    0  |dff8ds:dff8ds_6|aa5dff:dff6|QS (|dff8ds:dff8ds_6|aa5dff:dff6|:4)
   -      3     -    B    16       DFFE                0    4    1    0  |dff8ds:dff8ds_6|aa5dff:dff7|QS (|dff8ds:dff8ds_6|aa5dff:dff7|:4)
   -      4     -    B    15        OR2                2    0    0    8  |dff8ds:dff8ds_6|aa5or2:clkor|:10
   -      1     -    B    19        OR2                2    0    0    8  |dff8ds:dff8ds_6|rstrigger:rstr|:66
   -      2     -    B    23       DFFE                0    4    1    0  |dff8ds:dff8ds_7|aa5dff:dff0|QS (|dff8ds:dff8ds_7|aa5dff:dff0|:4)
   -      7     -    B    23       DFFE                0    4    1    0  |dff8ds:dff8ds_7|aa5dff:dff1|QS (|dff8ds:dff8ds_7|aa5dff:dff1|:4)
   -      1     -    B    23       DFFE                0    4    1    0  |dff8ds:dff8ds_7|aa5dff:dff2|QS (|dff8ds:dff8ds_7|aa5dff:dff2|:4)
   -      3     -    B    23       DFFE                0    4    1    0  |dff8ds:dff8ds_7|aa5dff:dff3|QS (|dff8ds:dff8ds_7|aa5dff:dff3|:4)
   -      2     -    B    24       DFFE                0    4    1    0  |dff8ds:dff8ds_7|aa5dff:dff4|QS (|dff8ds:dff8ds_7|aa5dff:dff4|:4)
   -      5     -    B    24       DFFE                0    4    1    0  |dff8ds:dff8ds_7|aa5dff:dff5|QS (|dff8ds:dff8ds_7|aa5dff:dff5|:4)
   -      7     -    B    24       DFFE                0    4    1    0  |dff8ds:dff8ds_7|aa5dff:dff6|QS (|dff8ds:dff8ds_7|aa5dff:dff6|:4)
   -      3     -    B    24       DFFE                0    4    1    0  |dff8ds:dff8ds_7|aa5dff:dff7|QS (|dff8ds:dff8ds_7|aa5dff:dff7|:4)
   -      2     -    B    20        OR2                2    0    0    8  |dff8ds:dff8ds_7|aa5or2:clkor|:10
   -      1     -    B    14        OR2                2    0    0    8  |dff8ds:dff8ds_7|rstrigger:rstr|:66
   -      3     -    C    14       DFFE   +            0    1    1    0  |mem8:mem8_out|aa5dff:dff0|QS (|mem8:mem8_out|aa5dff:dff0|:4)
   -      1     -    A    13       DFFE   +            0    1    1    0  |mem8:mem8_out|aa5dff:dff1|QS (|mem8:mem8_out|aa5dff:dff1|:4)
   -      5     -    A    13       DFFE   +            0    1    1    0  |mem8:mem8_out|aa5dff:dff2|QS (|mem8:mem8_out|aa5dff:dff2|:4)
   -      4     -    C    14       DFFE   +            0    1    1    0  |mem8:mem8_out|aa5dff:dff3|QS (|mem8:mem8_out|aa5dff:dff3|:4)
   -      7     -    A    13       DFFE   +            0    1    1    0  |mem8:mem8_out|aa5dff:dff4|QS (|mem8:mem8_out|aa5dff:dff4|:4)
   -      1     -    C    01       DFFE   +            0    1    1    0  |mem8:mem8_out|aa5dff:dff5|QS (|mem8:mem8_out|aa5dff:dff5|:4)
   -      2     -    C    01       DFFE   +            0    1    1    0  |mem8:mem8_out|aa5dff:dff6|QS (|mem8:mem8_out|aa5dff:dff6|:4)
   -      8     -    A    13       DFFE   +            0    1    1    0  |mem8:mem8_out|aa5dff:dff7|QS (|mem8:mem8_out|aa5dff:dff7|:4)


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register


Device-Specific Information:     k:\polytekh\max+plusii\lab20\vhdl\lbuffer.rpt
lbuffer

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:      25/ 96( 26%)     0/ 48(  0%)    19/ 48( 39%)    1/16(  6%)      0/16(  0%)    15/16( 93%)
B:      25/ 96( 26%)     0/ 48(  0%)    31/ 48( 64%)    0/16(  0%)      0/16(  0%)    14/16( 87%)
C:      30/ 96( 31%)     0/ 48(  0%)    34/ 48( 70%)    1/16(  6%)      0/16(  0%)    13/16( 81%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      2/24(  8%)     0/4(  0%)      0/4(  0%)       2/4( 50%)
02:      1/24(  4%)     0/4(  0%)      0/4(  0%)       1/4( 25%)
03:      1/24(  4%)     0/4(  0%)      0/4(  0%)       1/4( 25%)
04:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
05:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
06:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
07:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
08:      4/24( 16%)     0/4(  0%)      0/4(  0%)       2/4( 50%)
09:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
10:      2/24(  8%)     0/4(  0%)      0/4(  0%)       1/4( 25%)
11:      4/24( 16%)     0/4(  0%)      0/4(  0%)       2/4( 50%)
12:      2/24(  8%)     0/4(  0%)      0/4(  0%)       1/4( 25%)
13:      3/24( 12%)     1/4( 25%)      0/4(  0%)       1/4( 25%)
14:      4/24( 16%)     0/4(  0%)      0/4(  0%)       2/4( 50%)
15:      6/24( 25%)     1/4( 25%)      0/4(  0%)       1/4( 25%)
16:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
17:      4/24( 16%)     0/4(  0%)      0/4(  0%)       1/4( 25%)
18:      6/24( 25%)     0/4(  0%)      0/4(  0%)       2/4( 50%)
19:      7/24( 29%)     0/4(  0%)      0/4(  0%)       3/4( 75%)
20:      7/24( 29%)     0/4(  0%)      0/4(  0%)       2/4( 50%)
21:      9/24( 37%)     0/4(  0%)      0/4(  0%)       1/4( 25%)
22:     10/24( 41%)     0/4(  0%)      0/4(  0%)       2/4( 50%)
23:      8/24( 33%)     0/4(  0%)      0/4(  0%)       2/4( 50%)
24:      9/24( 37%)     0/4(  0%)      0/4(  0%)       3/4( 75%)
EA:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:     k:\polytekh\max+plusii\lab20\vhdl\lbuffer.rpt
lbuffer

** CLOCK SIGNALS **

Type     Fan-out       Name
INPUT       24         RD
LCELL        8         |dff8ds:dff8ds_0|aa5or2:clkor|:10
LCELL        8         |dff8ds:dff8ds_1|aa5or2:clkor|:10
LCELL        8         |dff8ds:dff8ds_2|aa5or2:clkor|:10
LCELL        8         |dff8ds:dff8ds_3|aa5or2:clkor|:10
LCELL        8         |dff8ds:dff8ds_4|aa5or2:clkor|:10
LCELL        8         |dff8ds:dff8ds_5|aa5or2:clkor|:10
LCELL        8         |dff8ds:dff8ds_6|aa5or2:clkor|:10
LCELL        8         |dff8ds:dff8ds_7|aa5or2:clkor|:10


Device-Specific Information:     k:\polytekh\max+plusii\lab20\vhdl\lbuffer.rpt
lbuffer

** EQUATIONS **

DATA0    : INPUT;
DATA1    : INPUT;
DATA2    : INPUT;
DATA3    : INPUT;
DATA4    : INPUT;
DATA5    : INPUT;
DATA6    : INPUT;
DATA7    : INPUT;
RD       : INPUT;
WR       : INPUT;

-- Node name is 'Q0' 
-- Equation name is 'Q0', type is bidir 
Q0       = TRI(_LC3_C14,  VCC);

-- Node name is 'Q1' 
-- Equation name is 'Q1', type is bidir 
Q1       = TRI(_LC1_A13,  VCC);

-- Node name is 'Q2' 
-- Equation name is 'Q2', type is bidir 
Q2       = TRI(_LC5_A13,  VCC);

-- Node name is 'Q3' 
-- Equation name is 'Q3', type is bidir 
Q3       = TRI(_LC4_C14,  VCC);

-- Node name is 'Q4' 
-- Equation name is 'Q4', type is bidir 
Q4       = TRI(_LC7_A13,  VCC);

-- Node name is 'Q5' 
-- Equation name is 'Q5', type is bidir 
Q5       = TRI(_LC1_C1,  VCC);

-- Node name is 'Q6' 
-- Equation name is 'Q6', type is bidir 
Q6       = TRI(_LC2_C1,  VCC);

-- Node name is 'Q7' 
-- Equation name is 'Q7', type is bidir 
Q7       = TRI(_LC8_A13,  VCC);

-- Node name is 'TMP_DFFQ00' 
-- Equation name is 'TMP_DFFQ00', type is bidir 
TMP_DFFQ00 = TRI(_LC6_C24,  VCC);

-- Node name is 'TMP_DFFQ01' 
-- Equation name is 'TMP_DFFQ01', type is bidir 
TMP_DFFQ01 = TRI(_LC2_A15,  VCC);

-- Node name is 'TMP_DFFQ02' 
-- Equation name is 'TMP_DFFQ02', type is bidir 
TMP_DFFQ02 = TRI(_LC7_A15,  VCC);

-- Node name is 'TMP_DFFQ03' 
-- Equation name is 'TMP_DFFQ03', type is bidir 
TMP_DFFQ03 = TRI(_LC3_C24,  VCC);

-- Node name is 'TMP_DFFQ04' 
-- Equation name is 'TMP_DFFQ04', type is bidir 
TMP_DFFQ04 = TRI(_LC5_A15,  VCC);

-- Node name is 'TMP_DFFQ05' 
-- Equation name is 'TMP_DFFQ05', type is bidir 
TMP_DFFQ05 = TRI(_LC5_C24,  VCC);

-- Node name is 'TMP_DFFQ06' 
-- Equation name is 'TMP_DFFQ06', type is bidir 
TMP_DFFQ06 = TRI(_LC1_C24,  VCC);

-- Node name is 'TMP_DFFQ07' 
-- Equation name is 'TMP_DFFQ07', type is bidir 
TMP_DFFQ07 = TRI(_LC8_A15,  VCC);

-- Node name is 'TMP_DFFQ10' 
-- Equation name is 'TMP_DFFQ10', type is bidir 
TMP_DFFQ10 = TRI(_LC1_C14,  VCC);

-- Node name is 'TMP_DFFQ11' 
-- Equation name is 'TMP_DFFQ11', type is bidir 
TMP_DFFQ11 = TRI(_LC6_A13,  VCC);

-- Node name is 'TMP_DFFQ12' 
-- Equation name is 'TMP_DFFQ12', type is bidir 
TMP_DFFQ12 = TRI(_LC2_A13,  VCC);

-- Node name is 'TMP_DFFQ13' 
-- Equation name is 'TMP_DFFQ13', type is bidir 
TMP_DFFQ13 = TRI(_LC6_C14,  VCC);

-- Node name is 'TMP_DFFQ14' 
-- Equation name is 'TMP_DFFQ14', type is bidir 
TMP_DFFQ14 = TRI(_LC4_A13,  VCC);

-- Node name is 'TMP_DFFQ15' 
-- Equation name is 'TMP_DFFQ15', type is bidir 
TMP_DFFQ15 = TRI(_LC5_C14,  VCC);

-- Node name is 'TMP_DFFQ16' 
-- Equation name is 'TMP_DFFQ16', type is bidir 
TMP_DFFQ16 = TRI(_LC2_C14,  VCC);

-- Node name is 'TMP_DFFQ17' 
-- Equation name is 'TMP_DFFQ17', type is bidir 
TMP_DFFQ17 = TRI(_LC3_A13,  VCC);

-- Node name is 'TMP_DFFQ20' 
-- Equation name is 'TMP_DFFQ20', type is bidir 
TMP_DFFQ20 = TRI(_LC4_B22,  VCC);

-- Node name is 'TMP_DFFQ21' 
-- Equation name is 'TMP_DFFQ21', type is bidir 
TMP_DFFQ21 = TRI(_LC1_A19,  VCC);

-- Node name is 'TMP_DFFQ22' 
-- Equation name is 'TMP_DFFQ22', type is bidir 
TMP_DFFQ22 = TRI(_LC7_A19,  VCC);

-- Node name is 'TMP_DFFQ23' 
-- Equation name is 'TMP_DFFQ23', type is bidir 
TMP_DFFQ23 = TRI(_LC5_B22,  VCC);

-- Node name is 'TMP_DFFQ24' 
-- Equation name is 'TMP_DFFQ24', type is bidir 
TMP_DFFQ24 = TRI(_LC4_A18,  VCC);

-- Node name is 'TMP_DFFQ25' 
-- Equation name is 'TMP_DFFQ25', type is bidir 
TMP_DFFQ25 = TRI(_LC1_B22,  VCC);

-- Node name is 'TMP_DFFQ26' 
-- Equation name is 'TMP_DFFQ26', type is bidir 
TMP_DFFQ26 = TRI(_LC7_B22,  VCC);

-- Node name is 'TMP_DFFQ27' 
-- Equation name is 'TMP_DFFQ27', type is bidir 
TMP_DFFQ27 = TRI(_LC2_A18,  VCC);

-- Node name is 'TMP_DFFQ30' 
-- Equation name is 'TMP_DFFQ30', type is bidir 
TMP_DFFQ30 = TRI(_LC3_C22,  VCC);

-- Node name is 'TMP_DFFQ31' 
-- Equation name is 'TMP_DFFQ31', type is bidir 
TMP_DFFQ31 = TRI(_LC6_C22,  VCC);

-- Node name is 'TMP_DFFQ32' 
-- Equation name is 'TMP_DFFQ32', type is bidir 
TMP_DFFQ32 = TRI(_LC5_C22,  VCC);

-- Node name is 'TMP_DFFQ33' 
-- Equation name is 'TMP_DFFQ33', type is bidir 
TMP_DFFQ33 = TRI(_LC8_C22,  VCC);

-- Node name is 'TMP_DFFQ34' 
-- Equation name is 'TMP_DFFQ34', type is bidir 
TMP_DFFQ34 = TRI(_LC5_C20,  VCC);

-- Node name is 'TMP_DFFQ35' 
-- Equation name is 'TMP_DFFQ35', type is bidir 
TMP_DFFQ35 = TRI(_LC5_C23,  VCC);

-- Node name is 'TMP_DFFQ36' 
-- Equation name is 'TMP_DFFQ36', type is bidir 
TMP_DFFQ36 = TRI(_LC3_C23,  VCC);

-- Node name is 'TMP_DFFQ37' 
-- Equation name is 'TMP_DFFQ37', type is bidir 
TMP_DFFQ37 = TRI(_LC3_C20,  VCC);

-- Node name is 'TMP_DFFQ40' 
-- Equation name is 'TMP_DFFQ40', type is bidir 
TMP_DFFQ40 = TRI(_LC3_B21,  VCC);

-- Node name is 'TMP_DFFQ41' 
-- Equation name is 'TMP_DFFQ41', type is bidir 
TMP_DFFQ41 = TRI(_LC2_A19,  VCC);

-- Node name is 'TMP_DFFQ42' 
-- Equation name is 'TMP_DFFQ42', type is bidir 
TMP_DFFQ42 = TRI(_LC3_A19,  VCC);

-- Node name is 'TMP_DFFQ43' 
-- Equation name is 'TMP_DFFQ43', type is bidir 
TMP_DFFQ43 = TRI(_LC2_B21,  VCC);

-- Node name is 'TMP_DFFQ44' 
-- Equation name is 'TMP_DFFQ44', type is bidir 
TMP_DFFQ44 = TRI(_LC1_A18,  VCC);

-- Node name is 'TMP_DFFQ45' 
-- Equation name is 'TMP_DFFQ45', type is bidir 
TMP_DFFQ45 = TRI(_LC7_B21,  VCC);

-- Node name is 'TMP_DFFQ46' 
-- Equation name is 'TMP_DFFQ46', type is bidir 
TMP_DFFQ46 = TRI(_LC4_B21,  VCC);

-- Node name is 'TMP_DFFQ47' 
-- Equation name is 'TMP_DFFQ47', type is bidir 
TMP_DFFQ47 = TRI(_LC3_A18,  VCC);

-- Node name is 'TMP_DFFQ50' 
-- Equation name is 'TMP_DFFQ50', type is bidir 
TMP_DFFQ50 = TRI(_LC6_C21,  VCC);

-- Node name is 'TMP_DFFQ51' 
-- Equation name is 'TMP_DFFQ51', type is bidir 
TMP_DFFQ51 = TRI(_LC2_C21,  VCC);

-- Node name is 'TMP_DFFQ52' 
-- Equation name is 'TMP_DFFQ52', type is bidir 
TMP_DFFQ52 = TRI(_LC1_C21,  VCC);

-- Node name is 'TMP_DFFQ53' 
-- Equation name is 'TMP_DFFQ53', type is bidir 
TMP_DFFQ53 = TRI(_LC8_C21,  VCC);

-- Node name is 'TMP_DFFQ54' 
-- Equation name is 'TMP_DFFQ54', type is bidir 
TMP_DFFQ54 = TRI(_LC2_C20,  VCC);

-- Node name is 'TMP_DFFQ55' 
-- Equation name is 'TMP_DFFQ55', type is bidir 
TMP_DFFQ55 = TRI(_LC6_C23,  VCC);

-- Node name is 'TMP_DFFQ56' 
-- Equation name is 'TMP_DFFQ56', type is bidir 
TMP_DFFQ56 = TRI(_LC1_C23,  VCC);

-- Node name is 'TMP_DFFQ57' 
-- Equation name is 'TMP_DFFQ57', type is bidir 
TMP_DFFQ57 = TRI(_LC1_C20,  VCC);

-- Node name is 'TMP_DFFQ60' 
-- Equation name is 'TMP_DFFQ60', type is bidir 
TMP_DFFQ60 = TRI(_LC5_B17,  VCC);

-- Node name is 'TMP_DFFQ61' 
-- Equation name is 'TMP_DFFQ61', type is bidir 
TMP_DFFQ61 = TRI(_LC3_B17,  VCC);

-- Node name is 'TMP_DFFQ62' 
-- Equation name is 'TMP_DFFQ62', type is bidir 
TMP_DFFQ62 = TRI(_LC7_B17,  VCC);

-- Node name is 'TMP_DFFQ63' 
-- Equation name is 'TMP_DFFQ63', type is bidir 
TMP_DFFQ63 = TRI(_LC6_B17,  VCC);

-- Node name is 'TMP_DFFQ64' 
-- Equation name is 'TMP_DFFQ64', type is bidir 
TMP_DFFQ64 = TRI(_LC4_B16,  VCC);

-- Node name is 'TMP_DFFQ65' 
-- Equation name is 'TMP_DFFQ65', type is bidir 
TMP_DFFQ65 = TRI(_LC1_B16,  VCC);

-- Node name is 'TMP_DFFQ66' 
-- Equation name is 'TMP_DFFQ66', type is bidir 
TMP_DFFQ66 = TRI(_LC2_B16,  VCC);

-- Node name is 'TMP_DFFQ67' 
-- Equation name is 'TMP_DFFQ67', type is bidir 
TMP_DFFQ67 = TRI(_LC3_B16,  VCC);

-- Node name is 'TMP_DFFQ70' 
-- Equation name is 'TMP_DFFQ70', type is bidir 
TMP_DFFQ70 = TRI(_LC2_B23,  VCC);

-- Node name is 'TMP_DFFQ71' 
-- Equation name is 'TMP_DFFQ71', type is bidir 
TMP_DFFQ71 = TRI(_LC7_B23,  VCC);

-- Node name is 'TMP_DFFQ72' 
-- Equation name is 'TMP_DFFQ72', type is bidir 
TMP_DFFQ72 = TRI(_LC1_B23,  VCC);

-- Node name is 'TMP_DFFQ73' 
-- Equation name is 'TMP_DFFQ73', type is bidir 
TMP_DFFQ73 = TRI(_LC3_B23,  VCC);

-- Node name is 'TMP_DFFQ74' 
-- Equation name is 'TMP_DFFQ74', type is bidir 
TMP_DFFQ74 = TRI(_LC2_B24,  VCC);

-- Node name is 'TMP_DFFQ75' 
-- Equation name is 'TMP_DFFQ75', type is bidir 
TMP_DFFQ75 = TRI(_LC5_B24,  VCC);

-- Node name is 'TMP_DFFQ76' 
-- Equation name is 'TMP_DFFQ76', type is bidir 
TMP_DFFQ76 = TRI(_LC7_B24,  VCC);

-- Node name is 'TMP_DFFQ77' 
-- Equation name is 'TMP_DFFQ77', type is bidir 
TMP_DFFQ77 = TRI(_LC3_B24,  VCC);

-- Node name is '|dff8ds:dff8ds_0|aa5dff:dff0|:4' = '|dff8ds:dff8ds_0|aa5dff:dff0|QS' 
-- Equation name is '_LC6_C24', type is buried 
_LC6_C24 = DFFE( _EQ001,  _LC3_A15,  VCC,  VCC,  VCC);
  _EQ001 =  _LC6_A15 &  TMP_DFFQ10
         #  DATA0 & !_LC6_A15;

-- Node name is '|dff8ds:dff8ds_0|aa5dff:dff1|:4' = '|dff8ds:dff8ds_0|aa5dff:dff1|QS' 
-- Equation name is '_LC2_A15', type is buried 
_LC2_A15 = DFFE( _EQ002,  _LC3_A15,  VCC,  VCC,  VCC);
  _EQ002 =  _LC6_A15 &  TMP_DFFQ11
         #  DATA1 & !_LC6_A15;

-- Node name is '|dff8ds:dff8ds_0|aa5dff:dff2|:4' = '|dff8ds:dff8ds_0|aa5dff:dff2|QS' 
-- Equation name is '_LC7_A15', type is buried 
_LC7_A15 = DFFE( _EQ003,  _LC3_A15,  VCC,  VCC,  VCC);
  _EQ003 =  _LC6_A15 &  TMP_DFFQ12
         #  DATA2 & !_LC6_A15;

-- Node name is '|dff8ds:dff8ds_0|aa5dff:dff3|:4' = '|dff8ds:dff8ds_0|aa5dff:dff3|QS' 
-- Equation name is '_LC3_C24', type is buried 
_LC3_C24 = DFFE( _EQ004,  _LC3_A15,  VCC,  VCC,  VCC);
  _EQ004 =  _LC6_A15 &  TMP_DFFQ13
         #  DATA3 & !_LC6_A15;

-- Node name is '|dff8ds:dff8ds_0|aa5dff:dff4|:4' = '|dff8ds:dff8ds_0|aa5dff:dff4|QS' 
-- Equation name is '_LC5_A15', type is buried 
_LC5_A15 = DFFE( _EQ005,  _LC3_A15,  VCC,  VCC,  VCC);
  _EQ005 =  _LC6_A15 &  TMP_DFFQ14
         #  DATA4 & !_LC6_A15;

-- Node name is '|dff8ds:dff8ds_0|aa5dff:dff5|:4' = '|dff8ds:dff8ds_0|aa5dff:dff5|QS' 
-- Equation name is '_LC5_C24', type is buried 
_LC5_C24 = DFFE( _EQ006,  _LC3_A15,  VCC,  VCC,  VCC);
  _EQ006 =  _LC6_A15 &  TMP_DFFQ15
         #  DATA5 & !_LC6_A15;

-- Node name is '|dff8ds:dff8ds_0|aa5dff:dff6|:4' = '|dff8ds:dff8ds_0|aa5dff:dff6|QS' 
-- Equation name is '_LC1_C24', type is buried 
_LC1_C24 = DFFE( _EQ007,  _LC3_A15,  VCC,  VCC,  VCC);
  _EQ007 =  _LC6_A15 &  TMP_DFFQ16
         #  DATA6 & !_LC6_A15;

-- Node name is '|dff8ds:dff8ds_0|aa5dff:dff7|:4' = '|dff8ds:dff8ds_0|aa5dff:dff7|QS' 
-- Equation name is '_LC8_A15', type is buried 
_LC8_A15 = DFFE( _EQ008,  _LC3_A15,  VCC,  VCC,  VCC);
  _EQ008 =  _LC6_A15 &  TMP_DFFQ17
         #  DATA7 & !_LC6_A15;

-- Node name is '|dff8ds:dff8ds_0|aa5or2:clkor|:10' 
-- Equation name is '_LC3_A15', type is buried 
_LC3_A15 = LCELL( _EQ009);
  _EQ009 =  RD
         #  WR;

-- Node name is '|dff8ds:dff8ds_0|rstrigger:rstr|:66' 
-- Equation name is '_LC6_A15', type is buried 
_LC6_A15 = LCELL( _EQ010);
  _EQ010 =  RD
         #  _LC6_A15 & !WR;

-- Node name is '|dff8ds:dff8ds_1|aa5dff:dff0|:4' = '|dff8ds:dff8ds_1|aa5dff:dff0|QS' 
-- Equation name is '_LC1_C14', type is buried 
_LC1_C14 = DFFE( _EQ011,  _LC3_A16,  VCC,  VCC,  VCC);
  _EQ011 =  _LC7_A20 &  TMP_DFFQ20
         # !_LC7_A20 &  TMP_DFFQ00;

-- Node name is '|dff8ds:dff8ds_1|aa5dff:dff1|:4' = '|dff8ds:dff8ds_1|aa5dff:dff1|QS' 
-- Equation name is '_LC6_A13', type is buried 
_LC6_A13 = DFFE( _EQ012,  _LC3_A16,  VCC,  VCC,  VCC);
  _EQ012 =  _LC7_A20 &  TMP_DFFQ21
         # !_LC7_A20 &  TMP_DFFQ01;

-- Node name is '|dff8ds:dff8ds_1|aa5dff:dff2|:4' = '|dff8ds:dff8ds_1|aa5dff:dff2|QS' 
-- Equation name is '_LC2_A13', type is buried 
_LC2_A13 = DFFE( _EQ013,  _LC3_A16,  VCC,  VCC,  VCC);
  _EQ013 =  _LC7_A20 &  TMP_DFFQ22
         # !_LC7_A20 &  TMP_DFFQ02;

-- Node name is '|dff8ds:dff8ds_1|aa5dff:dff3|:4' = '|dff8ds:dff8ds_1|aa5dff:dff3|QS' 
-- Equation name is '_LC6_C14', type is buried 
_LC6_C14 = DFFE( _EQ014,  _LC3_A16,  VCC,  VCC,  VCC);
  _EQ014 =  _LC7_A20 &  TMP_DFFQ23
         # !_LC7_A20 &  TMP_DFFQ03;

-- Node name is '|dff8ds:dff8ds_1|aa5dff:dff4|:4' = '|dff8ds:dff8ds_1|aa5dff:dff4|QS' 
-- Equation name is '_LC4_A13', type is buried 
_LC4_A13 = DFFE( _EQ015,  _LC3_A16,  VCC,  VCC,  VCC);
  _EQ015 =  _LC7_A20 &  TMP_DFFQ24
         # !_LC7_A20 &  TMP_DFFQ04;

-- Node name is '|dff8ds:dff8ds_1|aa5dff:dff5|:4' = '|dff8ds:dff8ds_1|aa5dff:dff5|QS' 
-- Equation name is '_LC5_C14', type is buried 
_LC5_C14 = DFFE( _EQ016,  _LC3_A16,  VCC,  VCC,  VCC);
  _EQ016 =  _LC7_A20 &  TMP_DFFQ25
         # !_LC7_A20 &  TMP_DFFQ05;

-- Node name is '|dff8ds:dff8ds_1|aa5dff:dff6|:4' = '|dff8ds:dff8ds_1|aa5dff:dff6|QS' 
-- Equation name is '_LC2_C14', type is buried 
_LC2_C14 = DFFE( _EQ017,  _LC3_A16,  VCC,  VCC,  VCC);
  _EQ017 =  _LC7_A20 &  TMP_DFFQ26
         # !_LC7_A20 &  TMP_DFFQ06;

-- Node name is '|dff8ds:dff8ds_1|aa5dff:dff7|:4' = '|dff8ds:dff8ds_1|aa5dff:dff7|QS' 
-- Equation name is '_LC3_A13', type is buried 
_LC3_A13 = DFFE( _EQ018,  _LC3_A16,  VCC,  VCC,  VCC);
  _EQ018 =  _LC7_A20 &  TMP_DFFQ27
         # !_LC7_A20 &  TMP_DFFQ07;

-- Node name is '|dff8ds:dff8ds_1|aa5or2:clkor|:10' 
-- Equation name is '_LC3_A16', type is buried 
_LC3_A16 = LCELL( _EQ019);
  _EQ019 =  RD
         #  WR;

-- Node name is '|dff8ds:dff8ds_1|rstrigger:rstr|:66' 
-- Equation name is '_LC7_A20', type is buried 
_LC7_A20 = LCELL( _EQ020);
  _EQ020 =  RD
         #  _LC7_A20 & !WR;

-- Node name is '|dff8ds:dff8ds_2|aa5dff:dff0|:4' = '|dff8ds:dff8ds_2|aa5dff:dff0|QS' 
-- Equation name is '_LC4_B22', type is buried 
_LC4_B22 = DFFE( _EQ021,  _LC5_B18,  VCC,  VCC,  VCC);
  _EQ021 = !_LC6_A22 &  TMP_DFFQ10
         #  _LC6_A22 &  TMP_DFFQ30;

-- Node name is '|dff8ds:dff8ds_2|aa5dff:dff1|:4' = '|dff8ds:dff8ds_2|aa5dff:dff1|QS' 
-- Equation name is '_LC1_A19', type is buried 
_LC1_A19 = DFFE( _EQ022,  _LC5_B18,  VCC,  VCC,  VCC);
  _EQ022 = !_LC6_A22 &  TMP_DFFQ11
         #  _LC6_A22 &  TMP_DFFQ31;

-- Node name is '|dff8ds:dff8ds_2|aa5dff:dff2|:4' = '|dff8ds:dff8ds_2|aa5dff:dff2|QS' 
-- Equation name is '_LC7_A19', type is buried 
_LC7_A19 = DFFE( _EQ023,  _LC5_B18,  VCC,  VCC,  VCC);
  _EQ023 = !_LC6_A22 &  TMP_DFFQ12
         #  _LC6_A22 &  TMP_DFFQ32;

-- Node name is '|dff8ds:dff8ds_2|aa5dff:dff3|:4' = '|dff8ds:dff8ds_2|aa5dff:dff3|QS' 
-- Equation name is '_LC5_B22', type is buried 
_LC5_B22 = DFFE( _EQ024,  _LC5_B18,  VCC,  VCC,  VCC);
  _EQ024 = !_LC6_A22 &  TMP_DFFQ13
         #  _LC6_A22 &  TMP_DFFQ33;

-- Node name is '|dff8ds:dff8ds_2|aa5dff:dff4|:4' = '|dff8ds:dff8ds_2|aa5dff:dff4|QS' 
-- Equation name is '_LC4_A18', type is buried 
_LC4_A18 = DFFE( _EQ025,  _LC5_B18,  VCC,  VCC,  VCC);
  _EQ025 = !_LC6_A22 &  TMP_DFFQ14
         #  _LC6_A22 &  TMP_DFFQ34;

-- Node name is '|dff8ds:dff8ds_2|aa5dff:dff5|:4' = '|dff8ds:dff8ds_2|aa5dff:dff5|QS' 
-- Equation name is '_LC1_B22', type is buried 
_LC1_B22 = DFFE( _EQ026,  _LC5_B18,  VCC,  VCC,  VCC);
  _EQ026 = !_LC6_A22 &  TMP_DFFQ15
         #  _LC6_A22 &  TMP_DFFQ35;

-- Node name is '|dff8ds:dff8ds_2|aa5dff:dff6|:4' = '|dff8ds:dff8ds_2|aa5dff:dff6|QS' 
-- Equation name is '_LC7_B22', type is buried 
_LC7_B22 = DFFE( _EQ027,  _LC5_B18,  VCC,  VCC,  VCC);
  _EQ027 = !_LC6_A22 &  TMP_DFFQ16
         #  _LC6_A22 &  TMP_DFFQ36;

-- Node name is '|dff8ds:dff8ds_2|aa5dff:dff7|:4' = '|dff8ds:dff8ds_2|aa5dff:dff7|QS' 
-- Equation name is '_LC2_A18', type is buried 
_LC2_A18 = DFFE( _EQ028,  _LC5_B18,  VCC,  VCC,  VCC);
  _EQ028 = !_LC6_A22 &  TMP_DFFQ17
         #  _LC6_A22 &  TMP_DFFQ37;

-- Node name is '|dff8ds:dff8ds_2|aa5or2:clkor|:10' 
-- Equation name is '_LC5_B18', type is buried 
_LC5_B18 = LCELL( _EQ029);
  _EQ029 =  RD
         #  WR;

-- Node name is '|dff8ds:dff8ds_2|rstrigger:rstr|:66' 
-- Equation name is '_LC6_A22', type is buried 
_LC6_A22 = LCELL( _EQ030);
  _EQ030 =  RD
         #  _LC6_A22 & !WR;

-- Node name is '|dff8ds:dff8ds_3|aa5dff:dff0|:4' = '|dff8ds:dff8ds_3|aa5dff:dff0|QS' 
-- Equation name is '_LC3_C22', type is buried 
_LC3_C22 = DFFE( _EQ031,  _LC2_C19,  VCC,  VCC,  VCC);
  _EQ031 = !_LC6_C17 &  TMP_DFFQ20
         #  _LC6_C17 &  TMP_DFFQ40;

-- Node name is '|dff8ds:dff8ds_3|aa5dff:dff1|:4' = '|dff8ds:dff8ds_3|aa5dff:dff1|QS' 
-- Equation name is '_LC6_C22', type is buried 
_LC6_C22 = DFFE( _EQ032,  _LC2_C19,  VCC,  VCC,  VCC);
  _EQ032 = !_LC6_C17 &  TMP_DFFQ21
         #  _LC6_C17 &  TMP_DFFQ41;

-- Node name is '|dff8ds:dff8ds_3|aa5dff:dff2|:4' = '|dff8ds:dff8ds_3|aa5dff:dff2|QS' 
-- Equation name is '_LC5_C22', type is buried 
_LC5_C22 = DFFE( _EQ033,  _LC2_C19,  VCC,  VCC,  VCC);
  _EQ033 = !_LC6_C17 &  TMP_DFFQ22
         #  _LC6_C17 &  TMP_DFFQ42;

-- Node name is '|dff8ds:dff8ds_3|aa5dff:dff3|:4' = '|dff8ds:dff8ds_3|aa5dff:dff3|QS' 
-- Equation name is '_LC8_C22', type is buried 
_LC8_C22 = DFFE( _EQ034,  _LC2_C19,  VCC,  VCC,  VCC);
  _EQ034 = !_LC6_C17 &  TMP_DFFQ23
         #  _LC6_C17 &  TMP_DFFQ43;

-- Node name is '|dff8ds:dff8ds_3|aa5dff:dff4|:4' = '|dff8ds:dff8ds_3|aa5dff:dff4|QS' 
-- Equation name is '_LC5_C20', type is buried 
_LC5_C20 = DFFE( _EQ035,  _LC2_C19,  VCC,  VCC,  VCC);
  _EQ035 = !_LC6_C17 &  TMP_DFFQ24
         #  _LC6_C17 &  TMP_DFFQ44;

-- Node name is '|dff8ds:dff8ds_3|aa5dff:dff5|:4' = '|dff8ds:dff8ds_3|aa5dff:dff5|QS' 
-- Equation name is '_LC5_C23', type is buried 
_LC5_C23 = DFFE( _EQ036,  _LC2_C19,  VCC,  VCC,  VCC);
  _EQ036 = !_LC6_C17 &  TMP_DFFQ25
         #  _LC6_C17 &  TMP_DFFQ45;

-- Node name is '|dff8ds:dff8ds_3|aa5dff:dff6|:4' = '|dff8ds:dff8ds_3|aa5dff:dff6|QS' 
-- Equation name is '_LC3_C23', type is buried 
_LC3_C23 = DFFE( _EQ037,  _LC2_C19,  VCC,  VCC,  VCC);
  _EQ037 = !_LC6_C17 &  TMP_DFFQ26
         #  _LC6_C17 &  TMP_DFFQ46;

-- Node name is '|dff8ds:dff8ds_3|aa5dff:dff7|:4' = '|dff8ds:dff8ds_3|aa5dff:dff7|QS' 
-- Equation name is '_LC3_C20', type is buried 
_LC3_C20 = DFFE( _EQ038,  _LC2_C19,  VCC,  VCC,  VCC);
  _EQ038 = !_LC6_C17 &  TMP_DFFQ27
         #  _LC6_C17 &  TMP_DFFQ47;

-- Node name is '|dff8ds:dff8ds_3|aa5or2:clkor|:10' 
-- Equation name is '_LC2_C19', type is buried 
_LC2_C19 = LCELL( _EQ039);
  _EQ039 =  RD
         #  WR;

-- Node name is '|dff8ds:dff8ds_3|rstrigger:rstr|:66' 
-- Equation name is '_LC6_C17', type is buried 
_LC6_C17 = LCELL( _EQ040);
  _EQ040 =  RD
         #  _LC6_C17 & !WR;

-- Node name is '|dff8ds:dff8ds_4|aa5dff:dff0|:4' = '|dff8ds:dff8ds_4|aa5dff:dff0|QS' 
-- Equation name is '_LC3_B21', type is buried 
_LC3_B21 = DFFE( _EQ041,  _LC6_A14,  VCC,  VCC,  VCC);
  _EQ041 = !_LC8_A17 &  TMP_DFFQ30
         #  _LC8_A17 &  TMP_DFFQ50;

-- Node name is '|dff8ds:dff8ds_4|aa5dff:dff1|:4' = '|dff8ds:dff8ds_4|aa5dff:dff1|QS' 
-- Equation name is '_LC2_A19', type is buried 
_LC2_A19 = DFFE( _EQ042,  _LC6_A14,  VCC,  VCC,  VCC);
  _EQ042 = !_LC8_A17 &  TMP_DFFQ31
         #  _LC8_A17 &  TMP_DFFQ51;

-- Node name is '|dff8ds:dff8ds_4|aa5dff:dff2|:4' = '|dff8ds:dff8ds_4|aa5dff:dff2|QS' 
-- Equation name is '_LC3_A19', type is buried 
_LC3_A19 = DFFE( _EQ043,  _LC6_A14,  VCC,  VCC,  VCC);
  _EQ043 = !_LC8_A17 &  TMP_DFFQ32
         #  _LC8_A17 &  TMP_DFFQ52;

-- Node name is '|dff8ds:dff8ds_4|aa5dff:dff3|:4' = '|dff8ds:dff8ds_4|aa5dff:dff3|QS' 
-- Equation name is '_LC2_B21', type is buried 
_LC2_B21 = DFFE( _EQ044,  _LC6_A14,  VCC,  VCC,  VCC);
  _EQ044 = !_LC8_A17 &  TMP_DFFQ33
         #  _LC8_A17 &  TMP_DFFQ53;

-- Node name is '|dff8ds:dff8ds_4|aa5dff:dff4|:4' = '|dff8ds:dff8ds_4|aa5dff:dff4|QS' 
-- Equation name is '_LC1_A18', type is buried 
_LC1_A18 = DFFE( _EQ045,  _LC6_A14,  VCC,  VCC,  VCC);
  _EQ045 = !_LC8_A17 &  TMP_DFFQ34
         #  _LC8_A17 &  TMP_DFFQ54;

-- Node name is '|dff8ds:dff8ds_4|aa5dff:dff5|:4' = '|dff8ds:dff8ds_4|aa5dff:dff5|QS' 
-- Equation name is '_LC7_B21', type is buried 
_LC7_B21 = DFFE( _EQ046,  _LC6_A14,  VCC,  VCC,  VCC);
  _EQ046 = !_LC8_A17 &  TMP_DFFQ35
         #  _LC8_A17 &  TMP_DFFQ55;

-- Node name is '|dff8ds:dff8ds_4|aa5dff:dff6|:4' = '|dff8ds:dff8ds_4|aa5dff:dff6|QS' 
-- Equation name is '_LC4_B21', type is buried 
_LC4_B21 = DFFE( _EQ047,  _LC6_A14,  VCC,  VCC,  VCC);
  _EQ047 = !_LC8_A17 &  TMP_DFFQ36
         #  _LC8_A17 &  TMP_DFFQ56;

-- Node name is '|dff8ds:dff8ds_4|aa5dff:dff7|:4' = '|dff8ds:dff8ds_4|aa5dff:dff7|QS' 
-- Equation name is '_LC3_A18', type is buried 
_LC3_A18 = DFFE( _EQ048,  _LC6_A14,  VCC,  VCC,  VCC);
  _EQ048 = !_LC8_A17 &  TMP_DFFQ37
         #  _LC8_A17 &  TMP_DFFQ57;

-- Node name is '|dff8ds:dff8ds_4|aa5or2:clkor|:10' 
-- Equation name is '_LC6_A14', type is buried 
_LC6_A14 = LCELL( _EQ049);
  _EQ049 =  RD
         #  WR;

-- Node name is '|dff8ds:dff8ds_4|rstrigger:rstr|:66' 
-- Equation name is '_LC8_A17', type is buried 
_LC8_A17 = LCELL( _EQ050);
  _EQ050 =  RD
         #  _LC8_A17 & !WR;

-- Node name is '|dff8ds:dff8ds_5|aa5dff:dff0|:4' = '|dff8ds:dff8ds_5|aa5dff:dff0|QS' 
-- Equation name is '_LC6_C21', type is buried 
_LC6_C21 = DFFE( _EQ051,  _LC2_C16,  VCC,  VCC,  VCC);
  _EQ051 = !_LC4_C18 &  TMP_DFFQ40
         #  _LC4_C18 &  TMP_DFFQ60;

-- Node name is '|dff8ds:dff8ds_5|aa5dff:dff1|:4' = '|dff8ds:dff8ds_5|aa5dff:dff1|QS' 
-- Equation name is '_LC2_C21', type is buried 
_LC2_C21 = DFFE( _EQ052,  _LC2_C16,  VCC,  VCC,  VCC);
  _EQ052 = !_LC4_C18 &  TMP_DFFQ41
         #  _LC4_C18 &  TMP_DFFQ61;

-- Node name is '|dff8ds:dff8ds_5|aa5dff:dff2|:4' = '|dff8ds:dff8ds_5|aa5dff:dff2|QS' 
-- Equation name is '_LC1_C21', type is buried 
_LC1_C21 = DFFE( _EQ053,  _LC2_C16,  VCC,  VCC,  VCC);
  _EQ053 = !_LC4_C18 &  TMP_DFFQ42
         #  _LC4_C18 &  TMP_DFFQ62;

-- Node name is '|dff8ds:dff8ds_5|aa5dff:dff3|:4' = '|dff8ds:dff8ds_5|aa5dff:dff3|QS' 
-- Equation name is '_LC8_C21', type is buried 
_LC8_C21 = DFFE( _EQ054,  _LC2_C16,  VCC,  VCC,  VCC);
  _EQ054 = !_LC4_C18 &  TMP_DFFQ43
         #  _LC4_C18 &  TMP_DFFQ63;

-- Node name is '|dff8ds:dff8ds_5|aa5dff:dff4|:4' = '|dff8ds:dff8ds_5|aa5dff:dff4|QS' 
-- Equation name is '_LC2_C20', type is buried 
_LC2_C20 = DFFE( _EQ055,  _LC2_C16,  VCC,  VCC,  VCC);
  _EQ055 = !_LC4_C18 &  TMP_DFFQ44
         #  _LC4_C18 &  TMP_DFFQ64;

-- Node name is '|dff8ds:dff8ds_5|aa5dff:dff5|:4' = '|dff8ds:dff8ds_5|aa5dff:dff5|QS' 
-- Equation name is '_LC6_C23', type is buried 
_LC6_C23 = DFFE( _EQ056,  _LC2_C16,  VCC,  VCC,  VCC);
  _EQ056 = !_LC4_C18 &  TMP_DFFQ45
         #  _LC4_C18 &  TMP_DFFQ65;

-- Node name is '|dff8ds:dff8ds_5|aa5dff:dff6|:4' = '|dff8ds:dff8ds_5|aa5dff:dff6|QS' 
-- Equation name is '_LC1_C23', type is buried 
_LC1_C23 = DFFE( _EQ057,  _LC2_C16,  VCC,  VCC,  VCC);
  _EQ057 = !_LC4_C18 &  TMP_DFFQ46
         #  _LC4_C18 &  TMP_DFFQ66;

-- Node name is '|dff8ds:dff8ds_5|aa5dff:dff7|:4' = '|dff8ds:dff8ds_5|aa5dff:dff7|QS' 
-- Equation name is '_LC1_C20', type is buried 
_LC1_C20 = DFFE( _EQ058,  _LC2_C16,  VCC,  VCC,  VCC);
  _EQ058 = !_LC4_C18 &  TMP_DFFQ47
         #  _LC4_C18 &  TMP_DFFQ67;

-- Node name is '|dff8ds:dff8ds_5|aa5or2:clkor|:10' 
-- Equation name is '_LC2_C16', type is buried 
_LC2_C16 = LCELL( _EQ059);
  _EQ059 =  RD
         #  WR;

-- Node name is '|dff8ds:dff8ds_5|rstrigger:rstr|:66' 
-- Equation name is '_LC4_C18', type is buried 
_LC4_C18 = LCELL( _EQ060);
  _EQ060 =  RD
         #  _LC4_C18 & !WR;

-- Node name is '|dff8ds:dff8ds_6|aa5dff:dff0|:4' = '|dff8ds:dff8ds_6|aa5dff:dff0|QS' 
-- Equation name is '_LC5_B17', type is buried 
_LC5_B17 = DFFE( _EQ061,  _LC4_B15,  VCC,  VCC,  VCC);
  _EQ061 = !_LC1_B19 &  TMP_DFFQ50
         #  _LC1_B19 &  TMP_DFFQ70;

-- Node name is '|dff8ds:dff8ds_6|aa5dff:dff1|:4' = '|dff8ds:dff8ds_6|aa5dff:dff1|QS' 
-- Equation name is '_LC3_B17', type is buried 
_LC3_B17 = DFFE( _EQ062,  _LC4_B15,  VCC,  VCC,  VCC);
  _EQ062 = !_LC1_B19 &  TMP_DFFQ51
         #  _LC1_B19 &  TMP_DFFQ71;

-- Node name is '|dff8ds:dff8ds_6|aa5dff:dff2|:4' = '|dff8ds:dff8ds_6|aa5dff:dff2|QS' 
-- Equation name is '_LC7_B17', type is buried 
_LC7_B17 = DFFE( _EQ063,  _LC4_B15,  VCC,  VCC,  VCC);
  _EQ063 = !_LC1_B19 &  TMP_DFFQ52
         #  _LC1_B19 &  TMP_DFFQ72;

-- Node name is '|dff8ds:dff8ds_6|aa5dff:dff3|:4' = '|dff8ds:dff8ds_6|aa5dff:dff3|QS' 
-- Equation name is '_LC6_B17', type is buried 
_LC6_B17 = DFFE( _EQ064,  _LC4_B15,  VCC,  VCC,  VCC);
  _EQ064 = !_LC1_B19 &  TMP_DFFQ53
         #  _LC1_B19 &  TMP_DFFQ73;

-- Node name is '|dff8ds:dff8ds_6|aa5dff:dff4|:4' = '|dff8ds:dff8ds_6|aa5dff:dff4|QS' 
-- Equation name is '_LC4_B16', type is buried 
_LC4_B16 = DFFE( _EQ065,  _LC4_B15,  VCC,  VCC,  VCC);
  _EQ065 = !_LC1_B19 &  TMP_DFFQ54
         #  _LC1_B19 &  TMP_DFFQ74;

-- Node name is '|dff8ds:dff8ds_6|aa5dff:dff5|:4' = '|dff8ds:dff8ds_6|aa5dff:dff5|QS' 
-- Equation name is '_LC1_B16', type is buried 
_LC1_B16 = DFFE( _EQ066,  _LC4_B15,  VCC,  VCC,  VCC);
  _EQ066 = !_LC1_B19 &  TMP_DFFQ55
         #  _LC1_B19 &  TMP_DFFQ75;

-- Node name is '|dff8ds:dff8ds_6|aa5dff:dff6|:4' = '|dff8ds:dff8ds_6|aa5dff:dff6|QS' 
-- Equation name is '_LC2_B16', type is buried 
_LC2_B16 = DFFE( _EQ067,  _LC4_B15,  VCC,  VCC,  VCC);
  _EQ067 = !_LC1_B19 &  TMP_DFFQ56
         #  _LC1_B19 &  TMP_DFFQ76;

-- Node name is '|dff8ds:dff8ds_6|aa5dff:dff7|:4' = '|dff8ds:dff8ds_6|aa5dff:dff7|QS' 
-- Equation name is '_LC3_B16', type is buried 
_LC3_B16 = DFFE( _EQ068,  _LC4_B15,  VCC,  VCC,  VCC);
  _EQ068 = !_LC1_B19 &  TMP_DFFQ57
         #  _LC1_B19 &  TMP_DFFQ77;

-- Node name is '|dff8ds:dff8ds_6|aa5or2:clkor|:10' 
-- Equation name is '_LC4_B15', type is buried 
_LC4_B15 = LCELL( _EQ069);
  _EQ069 =  RD
         #  WR;

-- Node name is '|dff8ds:dff8ds_6|rstrigger:rstr|:66' 
-- Equation name is '_LC1_B19', type is buried 
_LC1_B19 = LCELL( _EQ070);
  _EQ070 =  RD
         #  _LC1_B19 & !WR;

-- Node name is '|dff8ds:dff8ds_7|aa5dff:dff0|:4' = '|dff8ds:dff8ds_7|aa5dff:dff0|QS' 
-- Equation name is '_LC2_B23', type is buried 
_LC2_B23 = DFFE( _EQ071,  _LC2_B20,  VCC,  VCC,  VCC);
  _EQ071 = !_LC1_B14 &  TMP_DFFQ60
         #  _LC1_B14 &  TMP_DFFQ70;

-- Node name is '|dff8ds:dff8ds_7|aa5dff:dff1|:4' = '|dff8ds:dff8ds_7|aa5dff:dff1|QS' 
-- Equation name is '_LC7_B23', type is buried 
_LC7_B23 = DFFE( _EQ072,  _LC2_B20,  VCC,  VCC,  VCC);
  _EQ072 = !_LC1_B14 &  TMP_DFFQ61
         #  _LC1_B14 &  TMP_DFFQ71;

-- Node name is '|dff8ds:dff8ds_7|aa5dff:dff2|:4' = '|dff8ds:dff8ds_7|aa5dff:dff2|QS' 
-- Equation name is '_LC1_B23', type is buried 
_LC1_B23 = DFFE( _EQ073,  _LC2_B20,  VCC,  VCC,  VCC);
  _EQ073 = !_LC1_B14 &  TMP_DFFQ62
         #  _LC1_B14 &  TMP_DFFQ72;

-- Node name is '|dff8ds:dff8ds_7|aa5dff:dff3|:4' = '|dff8ds:dff8ds_7|aa5dff:dff3|QS' 
-- Equation name is '_LC3_B23', type is buried 
_LC3_B23 = DFFE( _EQ074,  _LC2_B20,  VCC,  VCC,  VCC);
  _EQ074 = !_LC1_B14 &  TMP_DFFQ63
         #  _LC1_B14 &  TMP_DFFQ73;

-- Node name is '|dff8ds:dff8ds_7|aa5dff:dff4|:4' = '|dff8ds:dff8ds_7|aa5dff:dff4|QS' 
-- Equation name is '_LC2_B24', type is buried 
_LC2_B24 = DFFE( _EQ075,  _LC2_B20,  VCC,  VCC,  VCC);
  _EQ075 = !_LC1_B14 &  TMP_DFFQ64
         #  _LC1_B14 &  TMP_DFFQ74;

-- Node name is '|dff8ds:dff8ds_7|aa5dff:dff5|:4' = '|dff8ds:dff8ds_7|aa5dff:dff5|QS' 
-- Equation name is '_LC5_B24', type is buried 
_LC5_B24 = DFFE( _EQ076,  _LC2_B20,  VCC,  VCC,  VCC);
  _EQ076 = !_LC1_B14 &  TMP_DFFQ65
         #  _LC1_B14 &  TMP_DFFQ75;

-- Node name is '|dff8ds:dff8ds_7|aa5dff:dff6|:4' = '|dff8ds:dff8ds_7|aa5dff:dff6|QS' 
-- Equation name is '_LC7_B24', type is buried 
_LC7_B24 = DFFE( _EQ077,  _LC2_B20,  VCC,  VCC,  VCC);
  _EQ077 = !_LC1_B14 &  TMP_DFFQ66
         #  _LC1_B14 &  TMP_DFFQ76;

-- Node name is '|dff8ds:dff8ds_7|aa5dff:dff7|:4' = '|dff8ds:dff8ds_7|aa5dff:dff7|QS' 
-- Equation name is '_LC3_B24', type is buried 
_LC3_B24 = DFFE( _EQ078,  _LC2_B20,  VCC,  VCC,  VCC);
  _EQ078 = !_LC1_B14 &  TMP_DFFQ67
         #  _LC1_B14 &  TMP_DFFQ77;

-- Node name is '|dff8ds:dff8ds_7|aa5or2:clkor|:10' 
-- Equation name is '_LC2_B20', type is buried 
_LC2_B20 = LCELL( _EQ079);
  _EQ079 =  RD
         #  WR;

-- Node name is '|dff8ds:dff8ds_7|rstrigger:rstr|:66' 
-- Equation name is '_LC1_B14', type is buried 
_LC1_B14 = LCELL( _EQ080);
  _EQ080 =  RD
         #  _LC1_B14 & !WR;

-- Node name is '|mem8:mem8_out|aa5dff:dff0|:4' = '|mem8:mem8_out|aa5dff:dff0|QS' 
-- Equation name is '_LC3_C14', type is buried 
_LC3_C14 = DFFE( TMP_DFFQ00, GLOBAL( RD),  VCC,  VCC,  VCC);

-- Node name is '|mem8:mem8_out|aa5dff:dff1|:4' = '|mem8:mem8_out|aa5dff:dff1|QS' 
-- Equation name is '_LC1_A13', type is buried 
_LC1_A13 = DFFE( TMP_DFFQ01, GLOBAL( RD),  VCC,  VCC,  VCC);

-- Node name is '|mem8:mem8_out|aa5dff:dff2|:4' = '|mem8:mem8_out|aa5dff:dff2|QS' 
-- Equation name is '_LC5_A13', type is buried 
_LC5_A13 = DFFE( TMP_DFFQ02, GLOBAL( RD),  VCC,  VCC,  VCC);

-- Node name is '|mem8:mem8_out|aa5dff:dff3|:4' = '|mem8:mem8_out|aa5dff:dff3|QS' 
-- Equation name is '_LC4_C14', type is buried 
_LC4_C14 = DFFE( TMP_DFFQ03, GLOBAL( RD),  VCC,  VCC,  VCC);

-- Node name is '|mem8:mem8_out|aa5dff:dff4|:4' = '|mem8:mem8_out|aa5dff:dff4|QS' 
-- Equation name is '_LC7_A13', type is buried 
_LC7_A13 = DFFE( TMP_DFFQ04, GLOBAL( RD),  VCC,  VCC,  VCC);

-- Node name is '|mem8:mem8_out|aa5dff:dff5|:4' = '|mem8:mem8_out|aa5dff:dff5|QS' 
-- Equation name is '_LC1_C1', type is buried 
_LC1_C1  = DFFE( TMP_DFFQ05, GLOBAL( RD),  VCC,  VCC,  VCC);

-- Node name is '|mem8:mem8_out|aa5dff:dff6|:4' = '|mem8:mem8_out|aa5dff:dff6|QS' 
-- Equation name is '_LC2_C1', type is buried 
_LC2_C1  = DFFE( TMP_DFFQ06, GLOBAL( RD),  VCC,  VCC,  VCC);

-- Node name is '|mem8:mem8_out|aa5dff:dff7|:4' = '|mem8:mem8_out|aa5dff:dff7|QS' 
-- Equation name is '_LC8_A13', type is buried 
_LC8_A13 = DFFE( TMP_DFFQ07, GLOBAL( RD),  VCC,  VCC,  VCC);



Project Information              k:\polytekh\max+plusii\lab20\vhdl\lbuffer.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX10K' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:18
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:01
   Fitter                                 00:00:01
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:01
   --------------------------             --------
   Total Time                             00:00:21


Memory Allocated
-----------------

Peak memory allocated during compilation  = 16,673K
