static struct pcibios_fwaddrmap *pcibios_fwaddrmap_lookup(struct pci_dev *dev)\r\n{\r\nstruct pcibios_fwaddrmap *map;\r\nWARN_ON_SMP(!spin_is_locked(&pcibios_fwaddrmap_lock));\r\nlist_for_each_entry(map, &pcibios_fwaddrmappings, list)\r\nif (map->dev == dev)\r\nreturn map;\r\nreturn NULL;\r\n}\r\nstatic void\r\npcibios_save_fw_addr(struct pci_dev *dev, int idx, resource_size_t fw_addr)\r\n{\r\nunsigned long flags;\r\nstruct pcibios_fwaddrmap *map;\r\nif (pcibios_fw_addr_done)\r\nreturn;\r\nspin_lock_irqsave(&pcibios_fwaddrmap_lock, flags);\r\nmap = pcibios_fwaddrmap_lookup(dev);\r\nif (!map) {\r\nspin_unlock_irqrestore(&pcibios_fwaddrmap_lock, flags);\r\nmap = kzalloc(sizeof(*map), GFP_KERNEL);\r\nif (!map)\r\nreturn;\r\nmap->dev = pci_dev_get(dev);\r\nmap->fw_addr[idx] = fw_addr;\r\nINIT_LIST_HEAD(&map->list);\r\nspin_lock_irqsave(&pcibios_fwaddrmap_lock, flags);\r\nlist_add_tail(&map->list, &pcibios_fwaddrmappings);\r\n} else\r\nmap->fw_addr[idx] = fw_addr;\r\nspin_unlock_irqrestore(&pcibios_fwaddrmap_lock, flags);\r\n}\r\nresource_size_t pcibios_retrieve_fw_addr(struct pci_dev *dev, int idx)\r\n{\r\nunsigned long flags;\r\nstruct pcibios_fwaddrmap *map;\r\nresource_size_t fw_addr = 0;\r\nif (pcibios_fw_addr_done)\r\nreturn 0;\r\nspin_lock_irqsave(&pcibios_fwaddrmap_lock, flags);\r\nmap = pcibios_fwaddrmap_lookup(dev);\r\nif (map)\r\nfw_addr = map->fw_addr[idx];\r\nspin_unlock_irqrestore(&pcibios_fwaddrmap_lock, flags);\r\nreturn fw_addr;\r\n}\r\nstatic void __init pcibios_fw_addr_list_del(void)\r\n{\r\nunsigned long flags;\r\nstruct pcibios_fwaddrmap *entry, *next;\r\nspin_lock_irqsave(&pcibios_fwaddrmap_lock, flags);\r\nlist_for_each_entry_safe(entry, next, &pcibios_fwaddrmappings, list) {\r\nlist_del(&entry->list);\r\npci_dev_put(entry->dev);\r\nkfree(entry);\r\n}\r\nspin_unlock_irqrestore(&pcibios_fwaddrmap_lock, flags);\r\npcibios_fw_addr_done = true;\r\n}\r\nstatic int\r\nskip_isa_ioresource_align(struct pci_dev *dev) {\r\nif ((pci_probe & PCI_CAN_SKIP_ISA_ALIGN) &&\r\n!(dev->bus->bridge_ctl & PCI_BRIDGE_CTL_ISA))\r\nreturn 1;\r\nreturn 0;\r\n}\r\nresource_size_t\r\npcibios_align_resource(void *data, const struct resource *res,\r\nresource_size_t size, resource_size_t align)\r\n{\r\nstruct pci_dev *dev = data;\r\nresource_size_t start = res->start;\r\nif (res->flags & IORESOURCE_IO) {\r\nif (skip_isa_ioresource_align(dev))\r\nreturn start;\r\nif (start & 0x300)\r\nstart = (start + 0x3ff) & ~0x3ff;\r\n} else if (res->flags & IORESOURCE_MEM) {\r\nif (start < BIOS_END)\r\nstart = BIOS_END;\r\n}\r\nreturn start;\r\n}\r\nstatic void pcibios_allocate_bridge_resources(struct pci_dev *dev)\r\n{\r\nint idx;\r\nstruct resource *r;\r\nfor (idx = PCI_BRIDGE_RESOURCES; idx < PCI_NUM_RESOURCES; idx++) {\r\nr = &dev->resource[idx];\r\nif (!r->flags)\r\ncontinue;\r\nif (r->parent)\r\ncontinue;\r\nif (!r->start || pci_claim_bridge_resource(dev, idx) < 0) {\r\nr->start = r->end = 0;\r\nr->flags = 0;\r\n}\r\n}\r\n}\r\nstatic void pcibios_allocate_bus_resources(struct pci_bus *bus)\r\n{\r\nstruct pci_bus *child;\r\nif (bus->self)\r\npcibios_allocate_bridge_resources(bus->self);\r\nlist_for_each_entry(child, &bus->children, node)\r\npcibios_allocate_bus_resources(child);\r\n}\r\nstatic void pcibios_allocate_dev_resources(struct pci_dev *dev, int pass)\r\n{\r\nint idx, disabled, i;\r\nu16 command;\r\nstruct resource *r;\r\nstruct pci_check_idx_range idx_range[] = {\r\n{ PCI_STD_RESOURCES, PCI_STD_RESOURCE_END },\r\n#ifdef CONFIG_PCI_IOV\r\n{ PCI_IOV_RESOURCES, PCI_IOV_RESOURCE_END },\r\n#endif\r\n};\r\npci_read_config_word(dev, PCI_COMMAND, &command);\r\nfor (i = 0; i < ARRAY_SIZE(idx_range); i++)\r\nfor (idx = idx_range[i].start; idx <= idx_range[i].end; idx++) {\r\nr = &dev->resource[idx];\r\nif (r->parent)\r\ncontinue;\r\nif (!r->start)\r\ncontinue;\r\nif (r->flags & IORESOURCE_IO)\r\ndisabled = !(command & PCI_COMMAND_IO);\r\nelse\r\ndisabled = !(command & PCI_COMMAND_MEMORY);\r\nif (pass == disabled) {\r\ndev_dbg(&dev->dev,\r\n"BAR %d: reserving %pr (d=%d, p=%d)\n",\r\nidx, r, disabled, pass);\r\nif (pci_claim_resource(dev, idx) < 0) {\r\nif (r->flags & IORESOURCE_PCI_FIXED) {\r\ndev_info(&dev->dev, "BAR %d %pR is immovable\n",\r\nidx, r);\r\n} else {\r\npcibios_save_fw_addr(dev,\r\nidx, r->start);\r\nr->end -= r->start;\r\nr->start = 0;\r\n}\r\n}\r\n}\r\n}\r\nif (!pass) {\r\nr = &dev->resource[PCI_ROM_RESOURCE];\r\nif (r->flags & IORESOURCE_ROM_ENABLE) {\r\nu32 reg;\r\ndev_dbg(&dev->dev, "disabling ROM %pR\n", r);\r\nr->flags &= ~IORESOURCE_ROM_ENABLE;\r\npci_read_config_dword(dev, dev->rom_base_reg, &reg);\r\npci_write_config_dword(dev, dev->rom_base_reg,\r\nreg & ~PCI_ROM_ADDRESS_ENABLE);\r\n}\r\n}\r\n}\r\nstatic void pcibios_allocate_resources(struct pci_bus *bus, int pass)\r\n{\r\nstruct pci_dev *dev;\r\nstruct pci_bus *child;\r\nlist_for_each_entry(dev, &bus->devices, bus_list) {\r\npcibios_allocate_dev_resources(dev, pass);\r\nchild = dev->subordinate;\r\nif (child)\r\npcibios_allocate_resources(child, pass);\r\n}\r\n}\r\nstatic void pcibios_allocate_dev_rom_resource(struct pci_dev *dev)\r\n{\r\nstruct resource *r;\r\nr = &dev->resource[PCI_ROM_RESOURCE];\r\nif (!r->flags || !r->start)\r\nreturn;\r\nif (r->parent)\r\nreturn;\r\nif (pci_claim_resource(dev, PCI_ROM_RESOURCE) < 0) {\r\nr->end -= r->start;\r\nr->start = 0;\r\n}\r\n}\r\nstatic void pcibios_allocate_rom_resources(struct pci_bus *bus)\r\n{\r\nstruct pci_dev *dev;\r\nstruct pci_bus *child;\r\nlist_for_each_entry(dev, &bus->devices, bus_list) {\r\npcibios_allocate_dev_rom_resource(dev);\r\nchild = dev->subordinate;\r\nif (child)\r\npcibios_allocate_rom_resources(child);\r\n}\r\n}\r\nstatic int __init pcibios_assign_resources(void)\r\n{\r\nstruct pci_bus *bus;\r\nif (!(pci_probe & PCI_ASSIGN_ROMS))\r\nlist_for_each_entry(bus, &pci_root_buses, node)\r\npcibios_allocate_rom_resources(bus);\r\npci_assign_unassigned_resources();\r\npcibios_fw_addr_list_del();\r\nreturn 0;\r\n}\r\nvoid pcibios_resource_survey_bus(struct pci_bus *bus)\r\n{\r\ndev_printk(KERN_DEBUG, &bus->dev, "Allocating resources\n");\r\npcibios_allocate_bus_resources(bus);\r\npcibios_allocate_resources(bus, 0);\r\npcibios_allocate_resources(bus, 1);\r\nif (!(pci_probe & PCI_ASSIGN_ROMS))\r\npcibios_allocate_rom_resources(bus);\r\n}\r\nvoid __init pcibios_resource_survey(void)\r\n{\r\nstruct pci_bus *bus;\r\nDBG("PCI: Allocating resources\n");\r\nlist_for_each_entry(bus, &pci_root_buses, node)\r\npcibios_allocate_bus_resources(bus);\r\nlist_for_each_entry(bus, &pci_root_buses, node)\r\npcibios_allocate_resources(bus, 0);\r\nlist_for_each_entry(bus, &pci_root_buses, node)\r\npcibios_allocate_resources(bus, 1);\r\ne820_reserve_resources_late();\r\nioapic_insert_resources();\r\n}\r\nint pci_mmap_page_range(struct pci_dev *dev, struct vm_area_struct *vma,\r\nenum pci_mmap_state mmap_state, int write_combine)\r\n{\r\nunsigned long prot;\r\nif (mmap_state == pci_mmap_io)\r\nreturn -EINVAL;\r\nprot = pgprot_val(vma->vm_page_prot);\r\nif (!pat_enabled() && write_combine)\r\nreturn -EINVAL;\r\nif (pat_enabled() && write_combine)\r\nprot |= cachemode2protval(_PAGE_CACHE_MODE_WC);\r\nelse if (pat_enabled() || boot_cpu_data.x86 > 3)\r\nprot |= cachemode2protval(_PAGE_CACHE_MODE_UC_MINUS);\r\nvma->vm_page_prot = __pgprot(prot);\r\nif (io_remap_pfn_range(vma, vma->vm_start, vma->vm_pgoff,\r\nvma->vm_end - vma->vm_start,\r\nvma->vm_page_prot))\r\nreturn -EAGAIN;\r\nvma->vm_ops = &pci_mmap_ops;\r\nreturn 0;\r\n}
