// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
//
// ===========================================================

`timescale 1 ns / 1 ps

(* CORE_GENERATION_INFO="dot_alpha_dot_alpha,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu280-fsvh2892-2L-e,HLS_INPUT_CLOCK=4.300000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.610000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=11431,HLS_SYN_LUT=11148,HLS_VERSION=2022_2}" *)

module dot_alpha (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        rp_time,
        M,
        qrz_s_dout,
        qrz_s_empty_n,
        qrz_s_read,
        qrz_peek_dout,
        qrz_peek_empty_n,
        qrz_peek_read,
        q1_s_dout,
        q1_s_empty_n,
        q1_s_read,
        q1_peek_dout,
        q1_peek_empty_n,
        q1_peek_read,
        q2_s_dout,
        q2_s_empty_n,
        q2_s_read,
        q2_peek_dout,
        q2_peek_empty_n,
        q2_peek_read,
        q3_0_din,
        q3_0_full_n,
        q3_0_write,
        q3_1_din,
        q3_1_full_n,
        q3_1_write,
        q_gbc_s_dout,
        q_gbc_s_empty_n,
        q_gbc_s_read,
        q_gbc_peek_dout,
        q_gbc_peek_empty_n,
        q_gbc_peek_read,
        q_gbc_out_din,
        q_gbc_out_full_n,
        q_gbc_out_write
);

parameter    ap_ST_fsm_state1 = 43'd1;
parameter    ap_ST_fsm_state2 = 43'd2;
parameter    ap_ST_fsm_state3 = 43'd4;
parameter    ap_ST_fsm_state4 = 43'd8;
parameter    ap_ST_fsm_state5 = 43'd16;
parameter    ap_ST_fsm_state6 = 43'd32;
parameter    ap_ST_fsm_state7 = 43'd64;
parameter    ap_ST_fsm_state8 = 43'd128;
parameter    ap_ST_fsm_state9 = 43'd256;
parameter    ap_ST_fsm_state10 = 43'd512;
parameter    ap_ST_fsm_state11 = 43'd1024;
parameter    ap_ST_fsm_state12 = 43'd2048;
parameter    ap_ST_fsm_state13 = 43'd4096;
parameter    ap_ST_fsm_state14 = 43'd8192;
parameter    ap_ST_fsm_state15 = 43'd16384;
parameter    ap_ST_fsm_state16 = 43'd32768;
parameter    ap_ST_fsm_state17 = 43'd65536;
parameter    ap_ST_fsm_state18 = 43'd131072;
parameter    ap_ST_fsm_state19 = 43'd262144;
parameter    ap_ST_fsm_state20 = 43'd524288;
parameter    ap_ST_fsm_state21 = 43'd1048576;
parameter    ap_ST_fsm_state22 = 43'd2097152;
parameter    ap_ST_fsm_state23 = 43'd4194304;
parameter    ap_ST_fsm_state24 = 43'd8388608;
parameter    ap_ST_fsm_state25 = 43'd16777216;
parameter    ap_ST_fsm_state26 = 43'd33554432;
parameter    ap_ST_fsm_state27 = 43'd67108864;
parameter    ap_ST_fsm_state28 = 43'd134217728;
parameter    ap_ST_fsm_state29 = 43'd268435456;
parameter    ap_ST_fsm_state30 = 43'd536870912;
parameter    ap_ST_fsm_state31 = 43'd1073741824;
parameter    ap_ST_fsm_state32 = 43'd2147483648;
parameter    ap_ST_fsm_state33 = 43'd4294967296;
parameter    ap_ST_fsm_state34 = 43'd8589934592;
parameter    ap_ST_fsm_state35 = 43'd17179869184;
parameter    ap_ST_fsm_state36 = 43'd34359738368;
parameter    ap_ST_fsm_state37 = 43'd68719476736;
parameter    ap_ST_fsm_state38 = 43'd137438953472;
parameter    ap_ST_fsm_state39 = 43'd274877906944;
parameter    ap_ST_fsm_state40 = 43'd549755813888;
parameter    ap_ST_fsm_state41 = 43'd1099511627776;
parameter    ap_ST_fsm_state42 = 43'd2199023255552;
parameter    ap_ST_fsm_state43 = 43'd4398046511104;

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] rp_time;
input  [31:0] M;
input  [64:0] qrz_s_dout;
input   qrz_s_empty_n;
output   qrz_s_read;
input  [64:0] qrz_peek_dout;
input   qrz_peek_empty_n;
output   qrz_peek_read;
input  [512:0] q1_s_dout;
input   q1_s_empty_n;
output   q1_s_read;
input  [512:0] q1_peek_dout;
input   q1_peek_empty_n;
output   q1_peek_read;
input  [512:0] q2_s_dout;
input   q2_s_empty_n;
output   q2_s_read;
input  [512:0] q2_peek_dout;
input   q2_peek_empty_n;
output   q2_peek_read;
output  [64:0] q3_0_din;
input   q3_0_full_n;
output   q3_0_write;
output  [64:0] q3_1_din;
input   q3_1_full_n;
output   q3_1_write;
input  [1:0] q_gbc_s_dout;
input   q_gbc_s_empty_n;
output   q_gbc_s_read;
input  [1:0] q_gbc_peek_dout;
input   q_gbc_peek_empty_n;
output   q_gbc_peek_read;
output  [1:0] q_gbc_out_din;
input   q_gbc_out_full_n;
output   q_gbc_out_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg qrz_s_read;
reg q1_s_read;
reg q2_s_read;
reg q3_0_write;
reg q3_1_write;
reg q_gbc_s_read;
reg q_gbc_out_write;

 reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [42:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    qrz_s_blk_n;
wire    ap_CS_fsm_state42;
reg    q3_0_blk_n;
wire    ap_CS_fsm_state41;
reg    q3_1_blk_n;
reg    q_gbc_s_blk_n;
wire    ap_CS_fsm_state43;
reg    q_gbc_out_blk_n;
reg   [28:0] num_ite_reg_510;
reg   [0:0] tmp_reg_518;
wire    ap_CS_fsm_state2;
wire   [0:0] and_ln397_fu_380_p2;
wire   [63:0] grp_fu_342_p2;
reg   [63:0] alpha_reg_530;
wire    ap_CS_fsm_state40;
wire   [0:0] xor_ln397_fu_474_p2;
reg   [2:0] psum_address0;
reg    psum_ce0;
reg    psum_we0;
reg   [63:0] psum_d0;
wire   [63:0] psum_q0;
reg   [2:0] psum_address1;
reg    psum_ce1;
wire   [63:0] psum_q1;
reg   [2:0] psum_1_address0;
reg    psum_1_ce0;
reg    psum_1_we0;
reg   [63:0] psum_1_d0;
wire   [63:0] psum_1_q0;
reg    psum_1_ce1;
wire   [63:0] psum_1_q1;
reg   [2:0] psum_2_address0;
reg    psum_2_ce0;
reg    psum_2_we0;
reg   [63:0] psum_2_d0;
wire   [63:0] psum_2_q0;
reg    psum_2_ce1;
wire   [63:0] psum_2_q1;
reg   [2:0] psum_3_address0;
reg    psum_3_ce0;
reg    psum_3_we0;
reg   [63:0] psum_3_d0;
wire   [63:0] psum_3_q0;
reg    psum_3_ce1;
wire   [63:0] psum_3_q1;
reg   [2:0] psum_4_address0;
reg    psum_4_ce0;
reg    psum_4_we0;
reg   [63:0] psum_4_d0;
wire   [63:0] psum_4_q0;
reg    psum_4_ce1;
wire   [63:0] psum_4_q1;
reg   [2:0] psum_5_address0;
reg    psum_5_ce0;
reg    psum_5_we0;
reg   [63:0] psum_5_d0;
wire   [63:0] psum_5_q0;
reg    psum_5_ce1;
wire   [63:0] psum_5_q1;
reg   [2:0] psum_6_address0;
reg    psum_6_ce0;
reg    psum_6_we0;
reg   [63:0] psum_6_d0;
wire   [63:0] psum_6_q0;
reg    psum_6_ce1;
wire   [63:0] psum_6_q1;
reg   [2:0] psum_7_address0;
reg    psum_7_ce0;
reg    psum_7_we0;
reg   [63:0] psum_7_d0;
wire   [63:0] psum_7_q0;
reg    psum_7_ce1;
wire   [63:0] psum_7_q1;
wire    grp_dot_alpha_Pipeline_init_fu_294_ap_start;
wire    grp_dot_alpha_Pipeline_init_fu_294_ap_done;
wire    grp_dot_alpha_Pipeline_init_fu_294_ap_idle;
wire    grp_dot_alpha_Pipeline_init_fu_294_ap_ready;
wire   [2:0] grp_dot_alpha_Pipeline_init_fu_294_psum_7_address0;
wire    grp_dot_alpha_Pipeline_init_fu_294_psum_7_ce0;
wire    grp_dot_alpha_Pipeline_init_fu_294_psum_7_we0;
wire   [63:0] grp_dot_alpha_Pipeline_init_fu_294_psum_7_d0;
wire   [2:0] grp_dot_alpha_Pipeline_init_fu_294_psum_6_address0;
wire    grp_dot_alpha_Pipeline_init_fu_294_psum_6_ce0;
wire    grp_dot_alpha_Pipeline_init_fu_294_psum_6_we0;
wire   [63:0] grp_dot_alpha_Pipeline_init_fu_294_psum_6_d0;
wire   [2:0] grp_dot_alpha_Pipeline_init_fu_294_psum_5_address0;
wire    grp_dot_alpha_Pipeline_init_fu_294_psum_5_ce0;
wire    grp_dot_alpha_Pipeline_init_fu_294_psum_5_we0;
wire   [63:0] grp_dot_alpha_Pipeline_init_fu_294_psum_5_d0;
wire   [2:0] grp_dot_alpha_Pipeline_init_fu_294_psum_4_address0;
wire    grp_dot_alpha_Pipeline_init_fu_294_psum_4_ce0;
wire    grp_dot_alpha_Pipeline_init_fu_294_psum_4_we0;
wire   [63:0] grp_dot_alpha_Pipeline_init_fu_294_psum_4_d0;
wire   [2:0] grp_dot_alpha_Pipeline_init_fu_294_psum_3_address0;
wire    grp_dot_alpha_Pipeline_init_fu_294_psum_3_ce0;
wire    grp_dot_alpha_Pipeline_init_fu_294_psum_3_we0;
wire   [63:0] grp_dot_alpha_Pipeline_init_fu_294_psum_3_d0;
wire   [2:0] grp_dot_alpha_Pipeline_init_fu_294_psum_2_address0;
wire    grp_dot_alpha_Pipeline_init_fu_294_psum_2_ce0;
wire    grp_dot_alpha_Pipeline_init_fu_294_psum_2_we0;
wire   [63:0] grp_dot_alpha_Pipeline_init_fu_294_psum_2_d0;
wire   [2:0] grp_dot_alpha_Pipeline_init_fu_294_psum_1_address0;
wire    grp_dot_alpha_Pipeline_init_fu_294_psum_1_ce0;
wire    grp_dot_alpha_Pipeline_init_fu_294_psum_1_we0;
wire   [63:0] grp_dot_alpha_Pipeline_init_fu_294_psum_1_d0;
wire   [2:0] grp_dot_alpha_Pipeline_init_fu_294_psum_address0;
wire    grp_dot_alpha_Pipeline_init_fu_294_psum_ce0;
wire    grp_dot_alpha_Pipeline_init_fu_294_psum_we0;
wire   [63:0] grp_dot_alpha_Pipeline_init_fu_294_psum_d0;
wire    grp_dot_alpha_Pipeline_comp1_fu_306_ap_start;
wire    grp_dot_alpha_Pipeline_comp1_fu_306_ap_done;
wire    grp_dot_alpha_Pipeline_comp1_fu_306_ap_idle;
wire    grp_dot_alpha_Pipeline_comp1_fu_306_ap_ready;
wire   [2:0] grp_dot_alpha_Pipeline_comp1_fu_306_psum_7_address0;
wire    grp_dot_alpha_Pipeline_comp1_fu_306_psum_7_ce0;
wire    grp_dot_alpha_Pipeline_comp1_fu_306_psum_7_we0;
wire   [63:0] grp_dot_alpha_Pipeline_comp1_fu_306_psum_7_d0;
wire   [2:0] grp_dot_alpha_Pipeline_comp1_fu_306_psum_7_address1;
wire    grp_dot_alpha_Pipeline_comp1_fu_306_psum_7_ce1;
wire   [2:0] grp_dot_alpha_Pipeline_comp1_fu_306_psum_6_address0;
wire    grp_dot_alpha_Pipeline_comp1_fu_306_psum_6_ce0;
wire    grp_dot_alpha_Pipeline_comp1_fu_306_psum_6_we0;
wire   [63:0] grp_dot_alpha_Pipeline_comp1_fu_306_psum_6_d0;
wire   [2:0] grp_dot_alpha_Pipeline_comp1_fu_306_psum_6_address1;
wire    grp_dot_alpha_Pipeline_comp1_fu_306_psum_6_ce1;
wire   [2:0] grp_dot_alpha_Pipeline_comp1_fu_306_psum_5_address0;
wire    grp_dot_alpha_Pipeline_comp1_fu_306_psum_5_ce0;
wire    grp_dot_alpha_Pipeline_comp1_fu_306_psum_5_we0;
wire   [63:0] grp_dot_alpha_Pipeline_comp1_fu_306_psum_5_d0;
wire   [2:0] grp_dot_alpha_Pipeline_comp1_fu_306_psum_5_address1;
wire    grp_dot_alpha_Pipeline_comp1_fu_306_psum_5_ce1;
wire   [2:0] grp_dot_alpha_Pipeline_comp1_fu_306_psum_4_address0;
wire    grp_dot_alpha_Pipeline_comp1_fu_306_psum_4_ce0;
wire    grp_dot_alpha_Pipeline_comp1_fu_306_psum_4_we0;
wire   [63:0] grp_dot_alpha_Pipeline_comp1_fu_306_psum_4_d0;
wire   [2:0] grp_dot_alpha_Pipeline_comp1_fu_306_psum_4_address1;
wire    grp_dot_alpha_Pipeline_comp1_fu_306_psum_4_ce1;
wire   [2:0] grp_dot_alpha_Pipeline_comp1_fu_306_psum_3_address0;
wire    grp_dot_alpha_Pipeline_comp1_fu_306_psum_3_ce0;
wire    grp_dot_alpha_Pipeline_comp1_fu_306_psum_3_we0;
wire   [63:0] grp_dot_alpha_Pipeline_comp1_fu_306_psum_3_d0;
wire   [2:0] grp_dot_alpha_Pipeline_comp1_fu_306_psum_3_address1;
wire    grp_dot_alpha_Pipeline_comp1_fu_306_psum_3_ce1;
wire   [2:0] grp_dot_alpha_Pipeline_comp1_fu_306_psum_2_address0;
wire    grp_dot_alpha_Pipeline_comp1_fu_306_psum_2_ce0;
wire    grp_dot_alpha_Pipeline_comp1_fu_306_psum_2_we0;
wire   [63:0] grp_dot_alpha_Pipeline_comp1_fu_306_psum_2_d0;
wire   [2:0] grp_dot_alpha_Pipeline_comp1_fu_306_psum_2_address1;
wire    grp_dot_alpha_Pipeline_comp1_fu_306_psum_2_ce1;
wire   [2:0] grp_dot_alpha_Pipeline_comp1_fu_306_psum_1_address0;
wire    grp_dot_alpha_Pipeline_comp1_fu_306_psum_1_ce0;
wire    grp_dot_alpha_Pipeline_comp1_fu_306_psum_1_we0;
wire   [63:0] grp_dot_alpha_Pipeline_comp1_fu_306_psum_1_d0;
wire   [2:0] grp_dot_alpha_Pipeline_comp1_fu_306_psum_1_address1;
wire    grp_dot_alpha_Pipeline_comp1_fu_306_psum_1_ce1;
wire   [2:0] grp_dot_alpha_Pipeline_comp1_fu_306_psum_address0;
wire    grp_dot_alpha_Pipeline_comp1_fu_306_psum_ce0;
wire    grp_dot_alpha_Pipeline_comp1_fu_306_psum_we0;
wire   [63:0] grp_dot_alpha_Pipeline_comp1_fu_306_psum_d0;
wire   [2:0] grp_dot_alpha_Pipeline_comp1_fu_306_psum_address1;
wire    grp_dot_alpha_Pipeline_comp1_fu_306_psum_ce1;
wire    grp_dot_alpha_Pipeline_comp1_fu_306_q1_s_read;
wire    grp_dot_alpha_Pipeline_comp1_fu_306_q2_s_read;
wire   [63:0] grp_dot_alpha_Pipeline_comp1_fu_306_grp_fu_540_p_din0;
wire   [63:0] grp_dot_alpha_Pipeline_comp1_fu_306_grp_fu_540_p_din1;
wire   [1:0] grp_dot_alpha_Pipeline_comp1_fu_306_grp_fu_540_p_opcode;
wire    grp_dot_alpha_Pipeline_comp1_fu_306_grp_fu_540_p_ce;
wire    grp_dot_alpha_Pipeline_comp2_fu_324_ap_start;
wire    grp_dot_alpha_Pipeline_comp2_fu_324_ap_done;
wire    grp_dot_alpha_Pipeline_comp2_fu_324_ap_idle;
wire    grp_dot_alpha_Pipeline_comp2_fu_324_ap_ready;
wire   [2:0] grp_dot_alpha_Pipeline_comp2_fu_324_psum_7_address0;
wire    grp_dot_alpha_Pipeline_comp2_fu_324_psum_7_ce0;
wire   [2:0] grp_dot_alpha_Pipeline_comp2_fu_324_psum_6_address0;
wire    grp_dot_alpha_Pipeline_comp2_fu_324_psum_6_ce0;
wire   [2:0] grp_dot_alpha_Pipeline_comp2_fu_324_psum_5_address0;
wire    grp_dot_alpha_Pipeline_comp2_fu_324_psum_5_ce0;
wire   [2:0] grp_dot_alpha_Pipeline_comp2_fu_324_psum_4_address0;
wire    grp_dot_alpha_Pipeline_comp2_fu_324_psum_4_ce0;
wire   [2:0] grp_dot_alpha_Pipeline_comp2_fu_324_psum_3_address0;
wire    grp_dot_alpha_Pipeline_comp2_fu_324_psum_3_ce0;
wire   [2:0] grp_dot_alpha_Pipeline_comp2_fu_324_psum_2_address0;
wire    grp_dot_alpha_Pipeline_comp2_fu_324_psum_2_ce0;
wire   [2:0] grp_dot_alpha_Pipeline_comp2_fu_324_psum_1_address0;
wire    grp_dot_alpha_Pipeline_comp2_fu_324_psum_1_ce0;
wire   [2:0] grp_dot_alpha_Pipeline_comp2_fu_324_psum_address0;
wire    grp_dot_alpha_Pipeline_comp2_fu_324_psum_ce0;
wire    grp_dot_alpha_Pipeline_comp2_fu_324_psum_we0;
wire   [63:0] grp_dot_alpha_Pipeline_comp2_fu_324_psum_d0;
wire   [2:0] grp_dot_alpha_Pipeline_comp2_fu_324_psum_address1;
wire    grp_dot_alpha_Pipeline_comp2_fu_324_psum_ce1;
wire   [63:0] grp_dot_alpha_Pipeline_comp2_fu_324_grp_fu_540_p_din0;
wire   [63:0] grp_dot_alpha_Pipeline_comp2_fu_324_grp_fu_540_p_din1;
wire   [1:0] grp_dot_alpha_Pipeline_comp2_fu_324_grp_fu_540_p_opcode;
wire    grp_dot_alpha_Pipeline_comp2_fu_324_grp_fu_540_p_ce;
wire    grp_dot_alpha_Pipeline_comp3_fu_336_ap_start;
wire    grp_dot_alpha_Pipeline_comp3_fu_336_ap_done;
wire    grp_dot_alpha_Pipeline_comp3_fu_336_ap_idle;
wire    grp_dot_alpha_Pipeline_comp3_fu_336_ap_ready;
wire   [2:0] grp_dot_alpha_Pipeline_comp3_fu_336_psum_address0;
wire    grp_dot_alpha_Pipeline_comp3_fu_336_psum_ce0;
wire    grp_dot_alpha_Pipeline_comp3_fu_336_psum_we0;
wire   [63:0] grp_dot_alpha_Pipeline_comp3_fu_336_psum_d0;
wire   [2:0] grp_dot_alpha_Pipeline_comp3_fu_336_psum_address1;
wire    grp_dot_alpha_Pipeline_comp3_fu_336_psum_ce1;
wire   [63:0] grp_dot_alpha_Pipeline_comp3_fu_336_add105_phi_out;
wire    grp_dot_alpha_Pipeline_comp3_fu_336_add105_phi_out_ap_vld;
reg   [0:0] phi_ln397_reg_283;
reg    ap_block_state43;
reg    grp_dot_alpha_Pipeline_init_fu_294_ap_start_reg;
wire    ap_CS_fsm_state3;
reg    grp_dot_alpha_Pipeline_comp1_fu_306_ap_start_reg;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
reg    grp_dot_alpha_Pipeline_comp2_fu_324_ap_start_reg;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
reg    grp_dot_alpha_Pipeline_comp3_fu_336_ap_start_reg;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
reg   [31:0] rp_fu_106;
wire   [31:0] rp_3_fu_394_p2;
reg   [63:0] rzold_fu_110;
wire   [63:0] rzold_1_fu_452_p1;
wire    ap_CS_fsm_state10;
reg    ap_block_state41;
wire   [31:0] add_ln393_fu_346_p2;
wire   [0:0] icmp_ln397_fu_375_p2;
wire   [63:0] bitcast_ln151_fu_413_p1;
wire   [63:0] select_ln151_fu_416_p3;
wire   [63:0] select_ln151_1_fu_432_p3;
wire   [63:0] trunc_ln85_fu_448_p1;
wire   [0:0] term_flag_fu_461_p1;
wire   [63:0] grp_fu_540_p2;
reg   [63:0] grp_fu_540_p0;
reg   [63:0] grp_fu_540_p1;
reg    grp_fu_540_ce;
reg   [42:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
reg    ap_ST_fsm_state41_blk;
reg    ap_ST_fsm_state42_blk;
reg    ap_ST_fsm_state43_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 43'd1;
#0 grp_dot_alpha_Pipeline_init_fu_294_ap_start_reg = 1'b0;
#0 grp_dot_alpha_Pipeline_comp1_fu_306_ap_start_reg = 1'b0;
#0 grp_dot_alpha_Pipeline_comp2_fu_324_ap_start_reg = 1'b0;
#0 grp_dot_alpha_Pipeline_comp3_fu_336_ap_start_reg = 1'b0;
end

dot_alpha_psum_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 7 ),
    .AddressWidth( 3 ))
psum_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(psum_address0),
    .ce0(psum_ce0),
    .we0(psum_we0),
    .d0(psum_d0),
    .q0(psum_q0),
    .address1(psum_address1),
    .ce1(psum_ce1),
    .q1(psum_q1)
);

dot_alpha_psum_1_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 7 ),
    .AddressWidth( 3 ))
psum_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(psum_1_address0),
    .ce0(psum_1_ce0),
    .we0(psum_1_we0),
    .d0(psum_1_d0),
    .q0(psum_1_q0),
    .address1(grp_dot_alpha_Pipeline_comp1_fu_306_psum_1_address1),
    .ce1(psum_1_ce1),
    .q1(psum_1_q1)
);

dot_alpha_psum_1_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 7 ),
    .AddressWidth( 3 ))
psum_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(psum_2_address0),
    .ce0(psum_2_ce0),
    .we0(psum_2_we0),
    .d0(psum_2_d0),
    .q0(psum_2_q0),
    .address1(grp_dot_alpha_Pipeline_comp1_fu_306_psum_2_address1),
    .ce1(psum_2_ce1),
    .q1(psum_2_q1)
);

dot_alpha_psum_1_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 7 ),
    .AddressWidth( 3 ))
psum_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(psum_3_address0),
    .ce0(psum_3_ce0),
    .we0(psum_3_we0),
    .d0(psum_3_d0),
    .q0(psum_3_q0),
    .address1(grp_dot_alpha_Pipeline_comp1_fu_306_psum_3_address1),
    .ce1(psum_3_ce1),
    .q1(psum_3_q1)
);

dot_alpha_psum_1_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 7 ),
    .AddressWidth( 3 ))
psum_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(psum_4_address0),
    .ce0(psum_4_ce0),
    .we0(psum_4_we0),
    .d0(psum_4_d0),
    .q0(psum_4_q0),
    .address1(grp_dot_alpha_Pipeline_comp1_fu_306_psum_4_address1),
    .ce1(psum_4_ce1),
    .q1(psum_4_q1)
);

dot_alpha_psum_1_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 7 ),
    .AddressWidth( 3 ))
psum_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(psum_5_address0),
    .ce0(psum_5_ce0),
    .we0(psum_5_we0),
    .d0(psum_5_d0),
    .q0(psum_5_q0),
    .address1(grp_dot_alpha_Pipeline_comp1_fu_306_psum_5_address1),
    .ce1(psum_5_ce1),
    .q1(psum_5_q1)
);

dot_alpha_psum_1_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 7 ),
    .AddressWidth( 3 ))
psum_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(psum_6_address0),
    .ce0(psum_6_ce0),
    .we0(psum_6_we0),
    .d0(psum_6_d0),
    .q0(psum_6_q0),
    .address1(grp_dot_alpha_Pipeline_comp1_fu_306_psum_6_address1),
    .ce1(psum_6_ce1),
    .q1(psum_6_q1)
);

dot_alpha_psum_1_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 7 ),
    .AddressWidth( 3 ))
psum_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(psum_7_address0),
    .ce0(psum_7_ce0),
    .we0(psum_7_we0),
    .d0(psum_7_d0),
    .q0(psum_7_q0),
    .address1(grp_dot_alpha_Pipeline_comp1_fu_306_psum_7_address1),
    .ce1(psum_7_ce1),
    .q1(psum_7_q1)
);

dot_alpha_dot_alpha_Pipeline_init grp_dot_alpha_Pipeline_init_fu_294(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_dot_alpha_Pipeline_init_fu_294_ap_start),
    .ap_done(grp_dot_alpha_Pipeline_init_fu_294_ap_done),
    .ap_idle(grp_dot_alpha_Pipeline_init_fu_294_ap_idle),
    .ap_ready(grp_dot_alpha_Pipeline_init_fu_294_ap_ready),
    .psum_7_address0(grp_dot_alpha_Pipeline_init_fu_294_psum_7_address0),
    .psum_7_ce0(grp_dot_alpha_Pipeline_init_fu_294_psum_7_ce0),
    .psum_7_we0(grp_dot_alpha_Pipeline_init_fu_294_psum_7_we0),
    .psum_7_d0(grp_dot_alpha_Pipeline_init_fu_294_psum_7_d0),
    .psum_6_address0(grp_dot_alpha_Pipeline_init_fu_294_psum_6_address0),
    .psum_6_ce0(grp_dot_alpha_Pipeline_init_fu_294_psum_6_ce0),
    .psum_6_we0(grp_dot_alpha_Pipeline_init_fu_294_psum_6_we0),
    .psum_6_d0(grp_dot_alpha_Pipeline_init_fu_294_psum_6_d0),
    .psum_5_address0(grp_dot_alpha_Pipeline_init_fu_294_psum_5_address0),
    .psum_5_ce0(grp_dot_alpha_Pipeline_init_fu_294_psum_5_ce0),
    .psum_5_we0(grp_dot_alpha_Pipeline_init_fu_294_psum_5_we0),
    .psum_5_d0(grp_dot_alpha_Pipeline_init_fu_294_psum_5_d0),
    .psum_4_address0(grp_dot_alpha_Pipeline_init_fu_294_psum_4_address0),
    .psum_4_ce0(grp_dot_alpha_Pipeline_init_fu_294_psum_4_ce0),
    .psum_4_we0(grp_dot_alpha_Pipeline_init_fu_294_psum_4_we0),
    .psum_4_d0(grp_dot_alpha_Pipeline_init_fu_294_psum_4_d0),
    .psum_3_address0(grp_dot_alpha_Pipeline_init_fu_294_psum_3_address0),
    .psum_3_ce0(grp_dot_alpha_Pipeline_init_fu_294_psum_3_ce0),
    .psum_3_we0(grp_dot_alpha_Pipeline_init_fu_294_psum_3_we0),
    .psum_3_d0(grp_dot_alpha_Pipeline_init_fu_294_psum_3_d0),
    .psum_2_address0(grp_dot_alpha_Pipeline_init_fu_294_psum_2_address0),
    .psum_2_ce0(grp_dot_alpha_Pipeline_init_fu_294_psum_2_ce0),
    .psum_2_we0(grp_dot_alpha_Pipeline_init_fu_294_psum_2_we0),
    .psum_2_d0(grp_dot_alpha_Pipeline_init_fu_294_psum_2_d0),
    .psum_1_address0(grp_dot_alpha_Pipeline_init_fu_294_psum_1_address0),
    .psum_1_ce0(grp_dot_alpha_Pipeline_init_fu_294_psum_1_ce0),
    .psum_1_we0(grp_dot_alpha_Pipeline_init_fu_294_psum_1_we0),
    .psum_1_d0(grp_dot_alpha_Pipeline_init_fu_294_psum_1_d0),
    .psum_address0(grp_dot_alpha_Pipeline_init_fu_294_psum_address0),
    .psum_ce0(grp_dot_alpha_Pipeline_init_fu_294_psum_ce0),
    .psum_we0(grp_dot_alpha_Pipeline_init_fu_294_psum_we0),
    .psum_d0(grp_dot_alpha_Pipeline_init_fu_294_psum_d0)
);

dot_alpha_dot_alpha_Pipeline_comp1 grp_dot_alpha_Pipeline_comp1_fu_306(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_dot_alpha_Pipeline_comp1_fu_306_ap_start),
    .ap_done(grp_dot_alpha_Pipeline_comp1_fu_306_ap_done),
    .ap_idle(grp_dot_alpha_Pipeline_comp1_fu_306_ap_idle),
    .ap_ready(grp_dot_alpha_Pipeline_comp1_fu_306_ap_ready),
    .sext_ln393(num_ite_reg_510),
    .psum_7_address0(grp_dot_alpha_Pipeline_comp1_fu_306_psum_7_address0),
    .psum_7_ce0(grp_dot_alpha_Pipeline_comp1_fu_306_psum_7_ce0),
    .psum_7_we0(grp_dot_alpha_Pipeline_comp1_fu_306_psum_7_we0),
    .psum_7_d0(grp_dot_alpha_Pipeline_comp1_fu_306_psum_7_d0),
    .psum_7_address1(grp_dot_alpha_Pipeline_comp1_fu_306_psum_7_address1),
    .psum_7_ce1(grp_dot_alpha_Pipeline_comp1_fu_306_psum_7_ce1),
    .psum_7_q1(psum_7_q1),
    .psum_6_address0(grp_dot_alpha_Pipeline_comp1_fu_306_psum_6_address0),
    .psum_6_ce0(grp_dot_alpha_Pipeline_comp1_fu_306_psum_6_ce0),
    .psum_6_we0(grp_dot_alpha_Pipeline_comp1_fu_306_psum_6_we0),
    .psum_6_d0(grp_dot_alpha_Pipeline_comp1_fu_306_psum_6_d0),
    .psum_6_address1(grp_dot_alpha_Pipeline_comp1_fu_306_psum_6_address1),
    .psum_6_ce1(grp_dot_alpha_Pipeline_comp1_fu_306_psum_6_ce1),
    .psum_6_q1(psum_6_q1),
    .psum_5_address0(grp_dot_alpha_Pipeline_comp1_fu_306_psum_5_address0),
    .psum_5_ce0(grp_dot_alpha_Pipeline_comp1_fu_306_psum_5_ce0),
    .psum_5_we0(grp_dot_alpha_Pipeline_comp1_fu_306_psum_5_we0),
    .psum_5_d0(grp_dot_alpha_Pipeline_comp1_fu_306_psum_5_d0),
    .psum_5_address1(grp_dot_alpha_Pipeline_comp1_fu_306_psum_5_address1),
    .psum_5_ce1(grp_dot_alpha_Pipeline_comp1_fu_306_psum_5_ce1),
    .psum_5_q1(psum_5_q1),
    .psum_4_address0(grp_dot_alpha_Pipeline_comp1_fu_306_psum_4_address0),
    .psum_4_ce0(grp_dot_alpha_Pipeline_comp1_fu_306_psum_4_ce0),
    .psum_4_we0(grp_dot_alpha_Pipeline_comp1_fu_306_psum_4_we0),
    .psum_4_d0(grp_dot_alpha_Pipeline_comp1_fu_306_psum_4_d0),
    .psum_4_address1(grp_dot_alpha_Pipeline_comp1_fu_306_psum_4_address1),
    .psum_4_ce1(grp_dot_alpha_Pipeline_comp1_fu_306_psum_4_ce1),
    .psum_4_q1(psum_4_q1),
    .psum_3_address0(grp_dot_alpha_Pipeline_comp1_fu_306_psum_3_address0),
    .psum_3_ce0(grp_dot_alpha_Pipeline_comp1_fu_306_psum_3_ce0),
    .psum_3_we0(grp_dot_alpha_Pipeline_comp1_fu_306_psum_3_we0),
    .psum_3_d0(grp_dot_alpha_Pipeline_comp1_fu_306_psum_3_d0),
    .psum_3_address1(grp_dot_alpha_Pipeline_comp1_fu_306_psum_3_address1),
    .psum_3_ce1(grp_dot_alpha_Pipeline_comp1_fu_306_psum_3_ce1),
    .psum_3_q1(psum_3_q1),
    .psum_2_address0(grp_dot_alpha_Pipeline_comp1_fu_306_psum_2_address0),
    .psum_2_ce0(grp_dot_alpha_Pipeline_comp1_fu_306_psum_2_ce0),
    .psum_2_we0(grp_dot_alpha_Pipeline_comp1_fu_306_psum_2_we0),
    .psum_2_d0(grp_dot_alpha_Pipeline_comp1_fu_306_psum_2_d0),
    .psum_2_address1(grp_dot_alpha_Pipeline_comp1_fu_306_psum_2_address1),
    .psum_2_ce1(grp_dot_alpha_Pipeline_comp1_fu_306_psum_2_ce1),
    .psum_2_q1(psum_2_q1),
    .psum_1_address0(grp_dot_alpha_Pipeline_comp1_fu_306_psum_1_address0),
    .psum_1_ce0(grp_dot_alpha_Pipeline_comp1_fu_306_psum_1_ce0),
    .psum_1_we0(grp_dot_alpha_Pipeline_comp1_fu_306_psum_1_we0),
    .psum_1_d0(grp_dot_alpha_Pipeline_comp1_fu_306_psum_1_d0),
    .psum_1_address1(grp_dot_alpha_Pipeline_comp1_fu_306_psum_1_address1),
    .psum_1_ce1(grp_dot_alpha_Pipeline_comp1_fu_306_psum_1_ce1),
    .psum_1_q1(psum_1_q1),
    .psum_address0(grp_dot_alpha_Pipeline_comp1_fu_306_psum_address0),
    .psum_ce0(grp_dot_alpha_Pipeline_comp1_fu_306_psum_ce0),
    .psum_we0(grp_dot_alpha_Pipeline_comp1_fu_306_psum_we0),
    .psum_d0(grp_dot_alpha_Pipeline_comp1_fu_306_psum_d0),
    .psum_address1(grp_dot_alpha_Pipeline_comp1_fu_306_psum_address1),
    .psum_ce1(grp_dot_alpha_Pipeline_comp1_fu_306_psum_ce1),
    .psum_q1(psum_q1),
    .q1_s_dout(q1_s_dout),
    .q1_s_empty_n(q1_s_empty_n),
    .q1_s_read(grp_dot_alpha_Pipeline_comp1_fu_306_q1_s_read),
    .q2_s_dout(q2_s_dout),
    .q2_s_empty_n(q2_s_empty_n),
    .q2_s_read(grp_dot_alpha_Pipeline_comp1_fu_306_q2_s_read),
    .M(M),
    .grp_fu_540_p_din0(grp_dot_alpha_Pipeline_comp1_fu_306_grp_fu_540_p_din0),
    .grp_fu_540_p_din1(grp_dot_alpha_Pipeline_comp1_fu_306_grp_fu_540_p_din1),
    .grp_fu_540_p_opcode(grp_dot_alpha_Pipeline_comp1_fu_306_grp_fu_540_p_opcode),
    .grp_fu_540_p_dout0(grp_fu_540_p2),
    .grp_fu_540_p_ce(grp_dot_alpha_Pipeline_comp1_fu_306_grp_fu_540_p_ce)
);

dot_alpha_dot_alpha_Pipeline_comp2 grp_dot_alpha_Pipeline_comp2_fu_324(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_dot_alpha_Pipeline_comp2_fu_324_ap_start),
    .ap_done(grp_dot_alpha_Pipeline_comp2_fu_324_ap_done),
    .ap_idle(grp_dot_alpha_Pipeline_comp2_fu_324_ap_idle),
    .ap_ready(grp_dot_alpha_Pipeline_comp2_fu_324_ap_ready),
    .psum_7_address0(grp_dot_alpha_Pipeline_comp2_fu_324_psum_7_address0),
    .psum_7_ce0(grp_dot_alpha_Pipeline_comp2_fu_324_psum_7_ce0),
    .psum_7_q0(psum_7_q0),
    .psum_6_address0(grp_dot_alpha_Pipeline_comp2_fu_324_psum_6_address0),
    .psum_6_ce0(grp_dot_alpha_Pipeline_comp2_fu_324_psum_6_ce0),
    .psum_6_q0(psum_6_q0),
    .psum_5_address0(grp_dot_alpha_Pipeline_comp2_fu_324_psum_5_address0),
    .psum_5_ce0(grp_dot_alpha_Pipeline_comp2_fu_324_psum_5_ce0),
    .psum_5_q0(psum_5_q0),
    .psum_4_address0(grp_dot_alpha_Pipeline_comp2_fu_324_psum_4_address0),
    .psum_4_ce0(grp_dot_alpha_Pipeline_comp2_fu_324_psum_4_ce0),
    .psum_4_q0(psum_4_q0),
    .psum_3_address0(grp_dot_alpha_Pipeline_comp2_fu_324_psum_3_address0),
    .psum_3_ce0(grp_dot_alpha_Pipeline_comp2_fu_324_psum_3_ce0),
    .psum_3_q0(psum_3_q0),
    .psum_2_address0(grp_dot_alpha_Pipeline_comp2_fu_324_psum_2_address0),
    .psum_2_ce0(grp_dot_alpha_Pipeline_comp2_fu_324_psum_2_ce0),
    .psum_2_q0(psum_2_q0),
    .psum_1_address0(grp_dot_alpha_Pipeline_comp2_fu_324_psum_1_address0),
    .psum_1_ce0(grp_dot_alpha_Pipeline_comp2_fu_324_psum_1_ce0),
    .psum_1_q0(psum_1_q0),
    .psum_address0(grp_dot_alpha_Pipeline_comp2_fu_324_psum_address0),
    .psum_ce0(grp_dot_alpha_Pipeline_comp2_fu_324_psum_ce0),
    .psum_we0(grp_dot_alpha_Pipeline_comp2_fu_324_psum_we0),
    .psum_d0(grp_dot_alpha_Pipeline_comp2_fu_324_psum_d0),
    .psum_address1(grp_dot_alpha_Pipeline_comp2_fu_324_psum_address1),
    .psum_ce1(grp_dot_alpha_Pipeline_comp2_fu_324_psum_ce1),
    .psum_q1(psum_q1),
    .grp_fu_540_p_din0(grp_dot_alpha_Pipeline_comp2_fu_324_grp_fu_540_p_din0),
    .grp_fu_540_p_din1(grp_dot_alpha_Pipeline_comp2_fu_324_grp_fu_540_p_din1),
    .grp_fu_540_p_opcode(grp_dot_alpha_Pipeline_comp2_fu_324_grp_fu_540_p_opcode),
    .grp_fu_540_p_dout0(grp_fu_540_p2),
    .grp_fu_540_p_ce(grp_dot_alpha_Pipeline_comp2_fu_324_grp_fu_540_p_ce)
);

dot_alpha_dot_alpha_Pipeline_comp3 grp_dot_alpha_Pipeline_comp3_fu_336(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_dot_alpha_Pipeline_comp3_fu_336_ap_start),
    .ap_done(grp_dot_alpha_Pipeline_comp3_fu_336_ap_done),
    .ap_idle(grp_dot_alpha_Pipeline_comp3_fu_336_ap_idle),
    .ap_ready(grp_dot_alpha_Pipeline_comp3_fu_336_ap_ready),
    .psum_address0(grp_dot_alpha_Pipeline_comp3_fu_336_psum_address0),
    .psum_ce0(grp_dot_alpha_Pipeline_comp3_fu_336_psum_ce0),
    .psum_we0(grp_dot_alpha_Pipeline_comp3_fu_336_psum_we0),
    .psum_d0(grp_dot_alpha_Pipeline_comp3_fu_336_psum_d0),
    .psum_q0(psum_q0),
    .psum_address1(grp_dot_alpha_Pipeline_comp3_fu_336_psum_address1),
    .psum_ce1(grp_dot_alpha_Pipeline_comp3_fu_336_psum_ce1),
    .psum_q1(psum_q1),
    .add105_phi_out(grp_dot_alpha_Pipeline_comp3_fu_336_add105_phi_out),
    .add105_phi_out_ap_vld(grp_dot_alpha_Pipeline_comp3_fu_336_add105_phi_out_ap_vld)
);

dot_alpha_ddiv_64ns_64ns_64_31_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 31 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
ddiv_64ns_64ns_64_31_no_dsp_1_U58(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(rzold_fu_110),
    .din1(grp_dot_alpha_Pipeline_comp3_fu_336_add105_phi_out),
    .ce(1'b1),
    .dout(grp_fu_342_p2)
);

dot_alpha_dadd_64ns_64ns_64_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_5_full_dsp_1_U59(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_540_p0),
    .din1(grp_fu_540_p1),
    .ce(grp_fu_540_ce),
    .dout(grp_fu_540_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_dot_alpha_Pipeline_comp1_fu_306_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_dot_alpha_Pipeline_comp1_fu_306_ap_start_reg <= 1'b1;
        end else if ((grp_dot_alpha_Pipeline_comp1_fu_306_ap_ready == 1'b1)) begin
            grp_dot_alpha_Pipeline_comp1_fu_306_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_dot_alpha_Pipeline_comp2_fu_324_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_dot_alpha_Pipeline_comp2_fu_324_ap_start_reg <= 1'b1;
        end else if ((grp_dot_alpha_Pipeline_comp2_fu_324_ap_ready == 1'b1)) begin
            grp_dot_alpha_Pipeline_comp2_fu_324_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_dot_alpha_Pipeline_comp3_fu_336_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_dot_alpha_Pipeline_comp3_fu_336_ap_start_reg <= 1'b1;
        end else if ((grp_dot_alpha_Pipeline_comp3_fu_336_ap_ready == 1'b1)) begin
            grp_dot_alpha_Pipeline_comp3_fu_336_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_dot_alpha_Pipeline_init_fu_294_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln397_fu_380_p2))) begin
            grp_dot_alpha_Pipeline_init_fu_294_ap_start_reg <= 1'b1;
        end else if ((grp_dot_alpha_Pipeline_init_fu_294_ap_ready == 1'b1)) begin
            grp_dot_alpha_Pipeline_init_fu_294_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((q_gbc_out_full_n == 1'b0) | (q_gbc_s_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state43))) begin
        phi_ln397_reg_283 <= xor_ln397_fu_474_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln397_reg_283 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        rp_fu_106 <= 32'd4294967295;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln397_fu_380_p2))) begin
        rp_fu_106 <= rp_3_fu_394_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        rzold_fu_110 <= 64'd0;
    end else if (((qrz_s_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state42))) begin
        rzold_fu_110 <= rzold_1_fu_452_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        alpha_reg_530 <= grp_fu_342_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        num_ite_reg_510 <= {{add_ln393_fu_346_p2[31:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln397_fu_380_p2))) begin
        tmp_reg_518 <= rp_fu_106[32'd31];
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

always @ (*) begin
    if ((grp_dot_alpha_Pipeline_init_fu_294_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state40_blk = 1'b0;

always @ (*) begin
    if (((q3_1_full_n == 1'b0) | (q3_0_full_n == 1'b0))) begin
        ap_ST_fsm_state41_blk = 1'b1;
    end else begin
        ap_ST_fsm_state41_blk = 1'b0;
    end
end

always @ (*) begin
    if ((qrz_s_empty_n == 1'b0)) begin
        ap_ST_fsm_state42_blk = 1'b1;
    end else begin
        ap_ST_fsm_state42_blk = 1'b0;
    end
end

always @ (*) begin
    if (((q_gbc_out_full_n == 1'b0) | (q_gbc_s_empty_n == 1'b0))) begin
        ap_ST_fsm_state43_blk = 1'b1;
    end else begin
        ap_ST_fsm_state43_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_dot_alpha_Pipeline_comp1_fu_306_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_dot_alpha_Pipeline_comp2_fu_324_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_dot_alpha_Pipeline_comp3_fu_336_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln397_fu_380_p2) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln397_fu_380_p2) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_540_ce = grp_dot_alpha_Pipeline_comp2_fu_324_grp_fu_540_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_540_ce = grp_dot_alpha_Pipeline_comp1_fu_306_grp_fu_540_p_ce;
    end else begin
        grp_fu_540_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_540_p0 = grp_dot_alpha_Pipeline_comp2_fu_324_grp_fu_540_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_540_p0 = grp_dot_alpha_Pipeline_comp1_fu_306_grp_fu_540_p_din0;
    end else begin
        grp_fu_540_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_540_p1 = grp_dot_alpha_Pipeline_comp2_fu_324_grp_fu_540_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_540_p1 = grp_dot_alpha_Pipeline_comp1_fu_306_grp_fu_540_p_din1;
    end else begin
        grp_fu_540_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        psum_1_address0 = grp_dot_alpha_Pipeline_comp2_fu_324_psum_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        psum_1_address0 = grp_dot_alpha_Pipeline_comp1_fu_306_psum_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        psum_1_address0 = grp_dot_alpha_Pipeline_init_fu_294_psum_1_address0;
    end else begin
        psum_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        psum_1_ce0 = grp_dot_alpha_Pipeline_comp2_fu_324_psum_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        psum_1_ce0 = grp_dot_alpha_Pipeline_comp1_fu_306_psum_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        psum_1_ce0 = grp_dot_alpha_Pipeline_init_fu_294_psum_1_ce0;
    end else begin
        psum_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        psum_1_ce1 = grp_dot_alpha_Pipeline_comp1_fu_306_psum_1_ce1;
    end else begin
        psum_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        psum_1_d0 = grp_dot_alpha_Pipeline_comp1_fu_306_psum_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        psum_1_d0 = grp_dot_alpha_Pipeline_init_fu_294_psum_1_d0;
    end else begin
        psum_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        psum_1_we0 = grp_dot_alpha_Pipeline_comp1_fu_306_psum_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        psum_1_we0 = grp_dot_alpha_Pipeline_init_fu_294_psum_1_we0;
    end else begin
        psum_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        psum_2_address0 = grp_dot_alpha_Pipeline_comp2_fu_324_psum_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        psum_2_address0 = grp_dot_alpha_Pipeline_comp1_fu_306_psum_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        psum_2_address0 = grp_dot_alpha_Pipeline_init_fu_294_psum_2_address0;
    end else begin
        psum_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        psum_2_ce0 = grp_dot_alpha_Pipeline_comp2_fu_324_psum_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        psum_2_ce0 = grp_dot_alpha_Pipeline_comp1_fu_306_psum_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        psum_2_ce0 = grp_dot_alpha_Pipeline_init_fu_294_psum_2_ce0;
    end else begin
        psum_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        psum_2_ce1 = grp_dot_alpha_Pipeline_comp1_fu_306_psum_2_ce1;
    end else begin
        psum_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        psum_2_d0 = grp_dot_alpha_Pipeline_comp1_fu_306_psum_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        psum_2_d0 = grp_dot_alpha_Pipeline_init_fu_294_psum_2_d0;
    end else begin
        psum_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        psum_2_we0 = grp_dot_alpha_Pipeline_comp1_fu_306_psum_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        psum_2_we0 = grp_dot_alpha_Pipeline_init_fu_294_psum_2_we0;
    end else begin
        psum_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        psum_3_address0 = grp_dot_alpha_Pipeline_comp2_fu_324_psum_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        psum_3_address0 = grp_dot_alpha_Pipeline_comp1_fu_306_psum_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        psum_3_address0 = grp_dot_alpha_Pipeline_init_fu_294_psum_3_address0;
    end else begin
        psum_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        psum_3_ce0 = grp_dot_alpha_Pipeline_comp2_fu_324_psum_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        psum_3_ce0 = grp_dot_alpha_Pipeline_comp1_fu_306_psum_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        psum_3_ce0 = grp_dot_alpha_Pipeline_init_fu_294_psum_3_ce0;
    end else begin
        psum_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        psum_3_ce1 = grp_dot_alpha_Pipeline_comp1_fu_306_psum_3_ce1;
    end else begin
        psum_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        psum_3_d0 = grp_dot_alpha_Pipeline_comp1_fu_306_psum_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        psum_3_d0 = grp_dot_alpha_Pipeline_init_fu_294_psum_3_d0;
    end else begin
        psum_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        psum_3_we0 = grp_dot_alpha_Pipeline_comp1_fu_306_psum_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        psum_3_we0 = grp_dot_alpha_Pipeline_init_fu_294_psum_3_we0;
    end else begin
        psum_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        psum_4_address0 = grp_dot_alpha_Pipeline_comp2_fu_324_psum_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        psum_4_address0 = grp_dot_alpha_Pipeline_comp1_fu_306_psum_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        psum_4_address0 = grp_dot_alpha_Pipeline_init_fu_294_psum_4_address0;
    end else begin
        psum_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        psum_4_ce0 = grp_dot_alpha_Pipeline_comp2_fu_324_psum_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        psum_4_ce0 = grp_dot_alpha_Pipeline_comp1_fu_306_psum_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        psum_4_ce0 = grp_dot_alpha_Pipeline_init_fu_294_psum_4_ce0;
    end else begin
        psum_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        psum_4_ce1 = grp_dot_alpha_Pipeline_comp1_fu_306_psum_4_ce1;
    end else begin
        psum_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        psum_4_d0 = grp_dot_alpha_Pipeline_comp1_fu_306_psum_4_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        psum_4_d0 = grp_dot_alpha_Pipeline_init_fu_294_psum_4_d0;
    end else begin
        psum_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        psum_4_we0 = grp_dot_alpha_Pipeline_comp1_fu_306_psum_4_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        psum_4_we0 = grp_dot_alpha_Pipeline_init_fu_294_psum_4_we0;
    end else begin
        psum_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        psum_5_address0 = grp_dot_alpha_Pipeline_comp2_fu_324_psum_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        psum_5_address0 = grp_dot_alpha_Pipeline_comp1_fu_306_psum_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        psum_5_address0 = grp_dot_alpha_Pipeline_init_fu_294_psum_5_address0;
    end else begin
        psum_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        psum_5_ce0 = grp_dot_alpha_Pipeline_comp2_fu_324_psum_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        psum_5_ce0 = grp_dot_alpha_Pipeline_comp1_fu_306_psum_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        psum_5_ce0 = grp_dot_alpha_Pipeline_init_fu_294_psum_5_ce0;
    end else begin
        psum_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        psum_5_ce1 = grp_dot_alpha_Pipeline_comp1_fu_306_psum_5_ce1;
    end else begin
        psum_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        psum_5_d0 = grp_dot_alpha_Pipeline_comp1_fu_306_psum_5_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        psum_5_d0 = grp_dot_alpha_Pipeline_init_fu_294_psum_5_d0;
    end else begin
        psum_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        psum_5_we0 = grp_dot_alpha_Pipeline_comp1_fu_306_psum_5_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        psum_5_we0 = grp_dot_alpha_Pipeline_init_fu_294_psum_5_we0;
    end else begin
        psum_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        psum_6_address0 = grp_dot_alpha_Pipeline_comp2_fu_324_psum_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        psum_6_address0 = grp_dot_alpha_Pipeline_comp1_fu_306_psum_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        psum_6_address0 = grp_dot_alpha_Pipeline_init_fu_294_psum_6_address0;
    end else begin
        psum_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        psum_6_ce0 = grp_dot_alpha_Pipeline_comp2_fu_324_psum_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        psum_6_ce0 = grp_dot_alpha_Pipeline_comp1_fu_306_psum_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        psum_6_ce0 = grp_dot_alpha_Pipeline_init_fu_294_psum_6_ce0;
    end else begin
        psum_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        psum_6_ce1 = grp_dot_alpha_Pipeline_comp1_fu_306_psum_6_ce1;
    end else begin
        psum_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        psum_6_d0 = grp_dot_alpha_Pipeline_comp1_fu_306_psum_6_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        psum_6_d0 = grp_dot_alpha_Pipeline_init_fu_294_psum_6_d0;
    end else begin
        psum_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        psum_6_we0 = grp_dot_alpha_Pipeline_comp1_fu_306_psum_6_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        psum_6_we0 = grp_dot_alpha_Pipeline_init_fu_294_psum_6_we0;
    end else begin
        psum_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        psum_7_address0 = grp_dot_alpha_Pipeline_comp2_fu_324_psum_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        psum_7_address0 = grp_dot_alpha_Pipeline_comp1_fu_306_psum_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        psum_7_address0 = grp_dot_alpha_Pipeline_init_fu_294_psum_7_address0;
    end else begin
        psum_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        psum_7_ce0 = grp_dot_alpha_Pipeline_comp2_fu_324_psum_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        psum_7_ce0 = grp_dot_alpha_Pipeline_comp1_fu_306_psum_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        psum_7_ce0 = grp_dot_alpha_Pipeline_init_fu_294_psum_7_ce0;
    end else begin
        psum_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        psum_7_ce1 = grp_dot_alpha_Pipeline_comp1_fu_306_psum_7_ce1;
    end else begin
        psum_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        psum_7_d0 = grp_dot_alpha_Pipeline_comp1_fu_306_psum_7_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        psum_7_d0 = grp_dot_alpha_Pipeline_init_fu_294_psum_7_d0;
    end else begin
        psum_7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        psum_7_we0 = grp_dot_alpha_Pipeline_comp1_fu_306_psum_7_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        psum_7_we0 = grp_dot_alpha_Pipeline_init_fu_294_psum_7_we0;
    end else begin
        psum_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        psum_address0 = grp_dot_alpha_Pipeline_comp3_fu_336_psum_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        psum_address0 = grp_dot_alpha_Pipeline_comp2_fu_324_psum_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        psum_address0 = grp_dot_alpha_Pipeline_comp1_fu_306_psum_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        psum_address0 = grp_dot_alpha_Pipeline_init_fu_294_psum_address0;
    end else begin
        psum_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        psum_address1 = grp_dot_alpha_Pipeline_comp3_fu_336_psum_address1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        psum_address1 = grp_dot_alpha_Pipeline_comp2_fu_324_psum_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        psum_address1 = grp_dot_alpha_Pipeline_comp1_fu_306_psum_address1;
    end else begin
        psum_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        psum_ce0 = grp_dot_alpha_Pipeline_comp3_fu_336_psum_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        psum_ce0 = grp_dot_alpha_Pipeline_comp2_fu_324_psum_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        psum_ce0 = grp_dot_alpha_Pipeline_comp1_fu_306_psum_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        psum_ce0 = grp_dot_alpha_Pipeline_init_fu_294_psum_ce0;
    end else begin
        psum_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        psum_ce1 = grp_dot_alpha_Pipeline_comp3_fu_336_psum_ce1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        psum_ce1 = grp_dot_alpha_Pipeline_comp2_fu_324_psum_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        psum_ce1 = grp_dot_alpha_Pipeline_comp1_fu_306_psum_ce1;
    end else begin
        psum_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        psum_d0 = grp_dot_alpha_Pipeline_comp3_fu_336_psum_d0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        psum_d0 = grp_dot_alpha_Pipeline_comp2_fu_324_psum_d0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        psum_d0 = grp_dot_alpha_Pipeline_comp1_fu_306_psum_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        psum_d0 = grp_dot_alpha_Pipeline_init_fu_294_psum_d0;
    end else begin
        psum_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        psum_we0 = grp_dot_alpha_Pipeline_comp3_fu_336_psum_we0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        psum_we0 = grp_dot_alpha_Pipeline_comp2_fu_324_psum_we0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        psum_we0 = grp_dot_alpha_Pipeline_comp1_fu_306_psum_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        psum_we0 = grp_dot_alpha_Pipeline_init_fu_294_psum_we0;
    end else begin
        psum_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        q1_s_read = grp_dot_alpha_Pipeline_comp1_fu_306_q1_s_read;
    end else begin
        q1_s_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        q2_s_read = grp_dot_alpha_Pipeline_comp1_fu_306_q2_s_read;
    end else begin
        q2_s_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        q3_0_blk_n = q3_0_full_n;
    end else begin
        q3_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((q3_1_full_n == 1'b0) | (q3_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state41))) begin
        q3_0_write = 1'b1;
    end else begin
        q3_0_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        q3_1_blk_n = q3_1_full_n;
    end else begin
        q3_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((q3_1_full_n == 1'b0) | (q3_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state41))) begin
        q3_1_write = 1'b1;
    end else begin
        q3_1_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        q_gbc_out_blk_n = q_gbc_out_full_n;
    end else begin
        q_gbc_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((q_gbc_out_full_n == 1'b0) | (q_gbc_s_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state43))) begin
        q_gbc_out_write = 1'b1;
    end else begin
        q_gbc_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        q_gbc_s_blk_n = q_gbc_s_empty_n;
    end else begin
        q_gbc_s_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((q_gbc_out_full_n == 1'b0) | (q_gbc_s_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state43))) begin
        q_gbc_s_read = 1'b1;
    end else begin
        q_gbc_s_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        qrz_s_blk_n = qrz_s_empty_n;
    end else begin
        qrz_s_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((qrz_s_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state42))) begin
        qrz_s_read = 1'b1;
    end else begin
        qrz_s_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'd0 == and_ln397_fu_380_p2) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((grp_dot_alpha_Pipeline_init_fu_294_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((grp_dot_alpha_Pipeline_comp1_fu_306_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((grp_dot_alpha_Pipeline_comp2_fu_324_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((grp_dot_alpha_Pipeline_comp3_fu_336_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            if ((~((q3_1_full_n == 1'b0) | (q3_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state41))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
        end
        ap_ST_fsm_state42 : begin
            if (((qrz_s_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state42))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        ap_ST_fsm_state43 : begin
            if ((~((q_gbc_out_full_n == 1'b0) | (q_gbc_s_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state43))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln393_fu_346_p2 = (M + 32'd7);

assign and_ln397_fu_380_p2 = (phi_ln397_reg_283 & icmp_ln397_fu_375_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state41 = ((q3_1_full_n == 1'b0) | (q3_0_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state43 = ((q_gbc_out_full_n == 1'b0) | (q_gbc_s_empty_n == 1'b0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign bitcast_ln151_fu_413_p1 = alpha_reg_530;

assign grp_dot_alpha_Pipeline_comp1_fu_306_ap_start = grp_dot_alpha_Pipeline_comp1_fu_306_ap_start_reg;

assign grp_dot_alpha_Pipeline_comp2_fu_324_ap_start = grp_dot_alpha_Pipeline_comp2_fu_324_ap_start_reg;

assign grp_dot_alpha_Pipeline_comp3_fu_336_ap_start = grp_dot_alpha_Pipeline_comp3_fu_336_ap_start_reg;

assign grp_dot_alpha_Pipeline_init_fu_294_ap_start = grp_dot_alpha_Pipeline_init_fu_294_ap_start_reg;

assign icmp_ln397_fu_375_p2 = (($signed(rp_fu_106) < $signed(rp_time)) ? 1'b1 : 1'b0);

assign q1_peek_read = 1'b0;

assign q2_peek_read = 1'b0;

assign q3_0_din = {{1'd0}, {select_ln151_fu_416_p3}};

assign q3_1_din = {{1'd0}, {select_ln151_1_fu_432_p3}};

assign q_gbc_out_din = {{1'd0}, {term_flag_fu_461_p1}};

assign q_gbc_peek_read = 1'b0;

assign qrz_peek_read = 1'b0;

assign rp_3_fu_394_p2 = (rp_fu_106 + 32'd1);

assign rzold_1_fu_452_p1 = trunc_ln85_fu_448_p1;

assign select_ln151_1_fu_432_p3 = ((tmp_reg_518[0:0] == 1'b1) ? 64'd4607182418800017408 : bitcast_ln151_fu_413_p1);

assign select_ln151_fu_416_p3 = ((tmp_reg_518[0:0] == 1'b1) ? 64'd0 : bitcast_ln151_fu_413_p1);

assign term_flag_fu_461_p1 = q_gbc_s_dout[0:0];

assign trunc_ln85_fu_448_p1 = qrz_s_dout[63:0];

assign xor_ln397_fu_474_p2 = (term_flag_fu_461_p1 ^ 1'd1);

endmodule //dot_alpha
