$date
	Sun Oct 23 05:00:29 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#573682
b10 &
b10 %
1$
b10 !
1"
#573683
0"
#573686
b1 &
1#
b1 %
#573690
b0 &
b0 %
0#
0$
#1607779
b1101 !
1"
#1607782
b1101 &
b1101 %
1$
#1607783
0"
#1607786
b101000 &
b101000 %
#1607790
b10100 &
b10100 %
#1607794
b1010 &
b1010 %
#1607798
b101 &
b101 %
#1607802
b10000 &
b10000 %
#1607806
b1000 &
b1000 %
#1607810
b100 &
b100 %
#1607814
b10 &
b10 %
#1607818
b1 &
b1 %
1#
#1607822
b0 &
0#
b0 %
0$
#2536794
b111 &
b111 %
1$
b111 !
1"
#2536795
0"
#2536798
b10110 &
b10110 %
#2536802
b1011 &
b1011 %
#2536806
b100010 &
b100010 %
#2536810
b10001 &
b10001 %
#2536814
b110100 &
b110100 %
#2536818
b11010 &
b11010 %
#2536822
b1101 &
b1101 %
#2536826
b101000 &
b101000 %
#2536830
b10100 &
b10100 %
#2536834
b1010 &
b1010 %
#2536838
b101 &
b101 %
#2536842
b10000 &
b10000 %
#2536846
b1000 &
b1000 %
#2536850
b100 &
b100 %
#2536854
b10 &
b10 %
#2536858
b1 &
b1 %
1#
#2536862
b0 &
0#
b0 %
0$
#4500012
