// Seed: 261151693
module module_0;
  logic id_1;
  ;
  assign module_1.id_13 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    input wand id_2,
    input supply1 id_3
    , id_16,
    input supply0 id_4,
    output tri0 id_5,
    input wand id_6,
    input wire id_7,
    input tri1 id_8,
    input wand id_9,
    output uwire id_10,
    input tri1 id_11,
    input wire id_12,
    input tri1 id_13,
    output supply1 id_14
);
  tri   id_17 = -1 + -1;
  logic id_18;
  `define pp_19 0
  module_0 modCall_1 ();
  assign id_17 = id_18;
endmodule
