##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_Encoder_24Mhz
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for SPIM_IntClock
		4.4::Critical Path Report for UART_PCB_LOG_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_Encoder_24Mhz:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_PCB_LOG_IntClock:R)
		5.3::Critical Path Report for (Clock_Encoder_24Mhz:R vs. Clock_Encoder_24Mhz:R)
		5.4::Critical Path Report for (SPIM_IntClock:R vs. SPIM_IntClock:R)
		5.5::Critical Path Report for (UART_PCB_LOG_IntClock:R vs. UART_PCB_LOG_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: Clock_Encoder_24Mhz          | Frequency: 38.08 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK                    | Frequency: 74.79 MHz  | Target: 48.00 MHz  | 
Clock: CyILO                        | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                        | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 48.00 MHz  | 
Clock: CyPLL_OUT                    | N/A                   | Target: 48.00 MHz  | 
Clock: PWM_CLK                      | N/A                   | Target: 24.00 MHz  | 
Clock: PWM_CLK(fixed-function)      | N/A                   | Target: 24.00 MHz  | 
Clock: SPIM_IntClock                | Frequency: 65.22 MHz  | Target: 2.00 MHz   | 
Clock: UART_PCB_LOG_IntClock        | Frequency: 53.64 MHz  | Target: 0.92 MHz   | 
Clock: timer_clock                  | N/A                   | Target: 24.00 MHz  | 
Clock: timer_clock(fixed-function)  | N/A                   | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock           Capture Clock          Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------  ---------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_Encoder_24Mhz    Clock_Encoder_24Mhz    41666.7          15408       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              Clock_Encoder_24Mhz    20833.3          12715       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              UART_PCB_LOG_IntClock  20833.3          7462        N/A              N/A         N/A              N/A         N/A              N/A         
SPIM_IntClock          SPIM_IntClock          500000           484667      N/A              N/A         N/A              N/A         N/A              N/A         
UART_PCB_LOG_IntClock  UART_PCB_LOG_IntClock  1.08333e+006     1064692     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name               Setup to Clk  Clock Name:Phase       
----------------------  ------------  ---------------------  
Pin_Encoder_T_A(0)_PAD  15365         Clock_Encoder_24Mhz:R  
Pin_Encoder_T_B(0)_PAD  15719         Clock_Encoder_24Mhz:R  
Pin_OptDec_X_A(0)_PAD   19061         Clock_Encoder_24Mhz:R  
Pin_OptDec_X_B(0)_PAD   15778         Clock_Encoder_24Mhz:R  
Pin_OptDec_Y_A(0)_PAD   15244         Clock_Encoder_24Mhz:R  
Pin_OptDec_Y_B(0)_PAD   15519         Clock_Encoder_24Mhz:R  
Pin_OptDec_Z_A(0)_PAD   15972         Clock_Encoder_24Mhz:R  
Pin_OptDec_Z_B(0)_PAD   14794         Clock_Encoder_24Mhz:R  
Pin_SDO(0)_PAD          21421         SPIM_IntClock:R        


                       3.2::Clock to Out
                       -----------------

Port Name                Clock to Out  Clock Name:Phase           
-----------------------  ------------  -------------------------  
Pin_BC_LED(0)_PAD        20703         PWM_CLK(fixed-function):R  
Pin_Buzzer(0)_PAD        21247         PWM_CLK(fixed-function):R  
Pin_CondenserLED(0)_PAD  20156         PWM_CLK(fixed-function):R  
Pin_SCK(0)_PAD           24944         SPIM_IntClock:R            
Pin_SDI(0)_PAD           25304         SPIM_IntClock:R            
UART_TX(0)_PAD           28542         UART_PCB_LOG_IntClock:R    


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_Encoder_24Mhz
*************************************************
Clock: Clock_Encoder_24Mhz
Frequency: 38.08 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1260\/q
Path End       : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 15408p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -4230
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22028
-------------------------------------   ----- 
End-of-path arrival time (ps)           22028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1260\/q                                    macrocell78     1250   1250  15408  RISE       1
\QuadDec_X:Cnt16:CounterUDB:reload\/main_0                macrocell9      9072  10322  15408  RISE       1
\QuadDec_X:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  13672  15408  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   3226  16898  15408  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  22028  15408  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  22028  15408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 74.79 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_RX(0)_SYNC/out
Path End       : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7462p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PCB_LOG_IntClock:R#2)   20833
- Setup time                                                    -3470
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9901
-------------------------------------   ---- 
End-of-path arrival time (ps)           9901
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
UART_RX(0)_SYNC/out                             synccell         1020   1020   7462  RISE       1
\UART_PCB_LOG:BUART:rx_postpoll\/main_2         macrocell32      3238   4258   7462  RISE       1
\UART_PCB_LOG:BUART:rx_postpoll\/q              macrocell32      3350   7608   7462  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/route_si  datapathcell10   2293   9901   7462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock                datapathcell10      0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for SPIM_IntClock
*******************************************
Clock: SPIM_IntClock
Frequency: 65.22 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 484667p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -8480
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             491520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6853
-------------------------------------   ---- 
End-of-path arrival time (ps)           6853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1

Data path
pin name                          model name     delay     AT   slack  edge  Fanout
--------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q            macrocell99     1250   1250  484667  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell7   5603   6853  484667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell7       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_PCB_LOG_IntClock
***************************************************
Clock: UART_PCB_LOG_IntClock
Frequency: 53.64 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_3\/q
Path End       : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock
Path slack     : 1064692p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -5360
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13282
-------------------------------------   ----- 
End-of-path arrival time (ps)           13282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1

Data path
pin name                                     model name    delay     AT    slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_3\/q            macrocell113   1250   1250  1064692  RISE       1
\UART_PCB_LOG:BUART:rx_counter_load\/main_2  macrocell31    6361   7611  1064692  RISE       1
\UART_PCB_LOG:BUART:rx_counter_load\/q       macrocell31    3350  10961  1064692  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/load   count7cell     2321  13282  1064692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_Encoder_24Mhz:R)
*********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_T_Z_Select:Sync:ctrl_reg\/control_0
Path End       : \QuadDec_TZ:bQuadDec:quad_A_delayed_0\/main_1
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 12715p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_Encoder_24Mhz:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4608
-------------------------------------   ---- 
End-of-path arrival time (ps)           4608
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Encoder_T_Z_Select:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Encoder_T_Z_Select:Sync:ctrl_reg\/control_0   controlcell4   2050   2050  12715  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_delayed_0\/main_1  macrocell36    2558   4608  12715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_delayed_0\/clock_0             macrocell36         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_PCB_LOG_IntClock:R)
***********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_RX(0)_SYNC/out
Path End       : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7462p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PCB_LOG_IntClock:R#2)   20833
- Setup time                                                    -3470
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9901
-------------------------------------   ---- 
End-of-path arrival time (ps)           9901
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
UART_RX(0)_SYNC/out                             synccell         1020   1020   7462  RISE       1
\UART_PCB_LOG:BUART:rx_postpoll\/main_2         macrocell32      3238   4258   7462  RISE       1
\UART_PCB_LOG:BUART:rx_postpoll\/q              macrocell32      3350   7608   7462  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/route_si  datapathcell10   2293   9901   7462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock                datapathcell10      0      0  RISE       1


5.3::Critical Path Report for (Clock_Encoder_24Mhz:R vs. Clock_Encoder_24Mhz:R)
*******************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1260\/q
Path End       : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 15408p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -4230
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22028
-------------------------------------   ----- 
End-of-path arrival time (ps)           22028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1260\/q                                    macrocell78     1250   1250  15408  RISE       1
\QuadDec_X:Cnt16:CounterUDB:reload\/main_0                macrocell9      9072  10322  15408  RISE       1
\QuadDec_X:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  13672  15408  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   3226  16898  15408  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  22028  15408  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  22028  15408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell4       0      0  RISE       1


5.4::Critical Path Report for (SPIM_IntClock:R vs. SPIM_IntClock:R)
*******************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 484667p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -8480
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             491520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6853
-------------------------------------   ---- 
End-of-path arrival time (ps)           6853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1

Data path
pin name                          model name     delay     AT   slack  edge  Fanout
--------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q            macrocell99     1250   1250  484667  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell7   5603   6853  484667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell7       0      0  RISE       1


5.5::Critical Path Report for (UART_PCB_LOG_IntClock:R vs. UART_PCB_LOG_IntClock:R)
***********************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_3\/q
Path End       : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock
Path slack     : 1064692p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -5360
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13282
-------------------------------------   ----- 
End-of-path arrival time (ps)           13282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1

Data path
pin name                                     model name    delay     AT    slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_3\/q            macrocell113   1250   1250  1064692  RISE       1
\UART_PCB_LOG:BUART:rx_counter_load\/main_2  macrocell31    6361   7611  1064692  RISE       1
\UART_PCB_LOG:BUART:rx_counter_load\/q       macrocell31    3350  10961  1064692  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/load   count7cell     2321  13282  1064692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_RX(0)_SYNC/out
Path End       : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7462p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PCB_LOG_IntClock:R#2)   20833
- Setup time                                                    -3470
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9901
-------------------------------------   ---- 
End-of-path arrival time (ps)           9901
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
UART_RX(0)_SYNC/out                             synccell         1020   1020   7462  RISE       1
\UART_PCB_LOG:BUART:rx_postpoll\/main_2         macrocell32      3238   4258   7462  RISE       1
\UART_PCB_LOG:BUART:rx_postpoll\/q              macrocell32      3350   7608   7462  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/route_si  datapathcell10   2293   9901   7462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock                datapathcell10      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_RX(0)_SYNC/out
Path End       : \UART_PCB_LOG:BUART:rx_state_2\/main_9
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_2\/clock_0
Path slack     : 12144p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PCB_LOG_IntClock:R#2)   20833
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5180
-------------------------------------   ---- 
End-of-path arrival time (ps)           5180
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
UART_RX(0)_SYNC/out                     synccell       1020   1020   7462  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/main_9  macrocell114   4160   5180  12144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_T_Z_Select:Sync:ctrl_reg\/control_0
Path End       : \QuadDec_TZ:bQuadDec:quad_A_delayed_0\/main_1
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 12715p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_Encoder_24Mhz:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4608
-------------------------------------   ---- 
End-of-path arrival time (ps)           4608
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Encoder_T_Z_Select:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Encoder_T_Z_Select:Sync:ctrl_reg\/control_0   controlcell4   2050   2050  12715  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_delayed_0\/main_1  macrocell36    2558   4608  12715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_delayed_0\/clock_0             macrocell36         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_T_Z_Select:Sync:ctrl_reg\/control_0
Path End       : \QuadDec_TZ:bQuadDec:quad_B_delayed_0\/main_1
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 12726p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_Encoder_24Mhz:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4597
-------------------------------------   ---- 
End-of-path arrival time (ps)           4597
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Encoder_T_Z_Select:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Encoder_T_Z_Select:Sync:ctrl_reg\/control_0   controlcell4   2050   2050  12715  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_delayed_0\/main_1  macrocell39    2547   4597  12726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_delayed_0\/clock_0             macrocell39         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_RX(0)_SYNC/out
Path End       : \UART_PCB_LOG:BUART:rx_state_0\/main_10
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_0\/clock_0
Path slack     : 13065p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PCB_LOG_IntClock:R#2)   20833
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
UART_RX(0)_SYNC/out                      synccell       1020   1020   7462  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/main_10  macrocell111   3238   4258  13065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_RX(0)_SYNC/out
Path End       : \UART_PCB_LOG:BUART:rx_status_3\/main_7
Capture Clock  : \UART_PCB_LOG:BUART:rx_status_3\/clock_0
Path slack     : 13065p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PCB_LOG_IntClock:R#2)   20833
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
UART_RX(0)_SYNC/out                      synccell       1020   1020   7462  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/main_7  macrocell120   3238   4258  13065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/clock_0                   macrocell120        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_RX(0)_SYNC/out
Path End       : \UART_PCB_LOG:BUART:pollcount_1\/main_4
Capture Clock  : \UART_PCB_LOG:BUART:pollcount_1\/clock_0
Path slack     : 13065p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PCB_LOG_IntClock:R#2)   20833
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
UART_RX(0)_SYNC/out                      synccell       1020   1020   7462  RISE       1
\UART_PCB_LOG:BUART:pollcount_1\/main_4  macrocell117   3238   4258  13065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_1\/clock_0                   macrocell117        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_RX(0)_SYNC/out
Path End       : \UART_PCB_LOG:BUART:pollcount_0\/main_3
Capture Clock  : \UART_PCB_LOG:BUART:pollcount_0\/clock_0
Path slack     : 13065p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PCB_LOG_IntClock:R#2)   20833
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
UART_RX(0)_SYNC/out                      synccell       1020   1020   7462  RISE       1
\UART_PCB_LOG:BUART:pollcount_0\/main_3  macrocell118   3238   4258  13065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_0\/clock_0                   macrocell118        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_RX(0)_SYNC/out
Path End       : \UART_PCB_LOG:BUART:rx_last\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:rx_last\/clock_0
Path slack     : 13065p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PCB_LOG_IntClock:R#2)   20833
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
UART_RX(0)_SYNC/out                  synccell       1020   1020   7462  RISE       1
\UART_PCB_LOG:BUART:rx_last\/main_0  macrocell121   3238   4258  13065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_last\/clock_0                       macrocell121        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1260\/q
Path End       : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 15408p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -4230
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22028
-------------------------------------   ----- 
End-of-path arrival time (ps)           22028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1260\/q                                    macrocell78     1250   1250  15408  RISE       1
\QuadDec_X:Cnt16:CounterUDB:reload\/main_0                macrocell9      9072  10322  15408  RISE       1
\QuadDec_X:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  13672  15408  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   3226  16898  15408  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  22028  15408  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  22028  15408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell4       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1260\/q
Path End       : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 16560p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -4230
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20877
-------------------------------------   ----- 
End-of-path arrival time (ps)           20877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1260\/clock_0                               macrocell92         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1260\/q                                    macrocell92     1250   1250  16560  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:reload\/main_0                macrocell16     8346   9596  16560  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:reload\/q                     macrocell16     3350  12946  16560  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell5   2801  15747  16560  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell5   5130  20877  16560  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell6      0  20877  16560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell6       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:state_0\/q
Path End       : \QuadDec_TZ:Net_1251\/main_7
Capture Clock  : \QuadDec_TZ:Net_1251\/clock_0
Path slack     : 17422p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20735
-------------------------------------   ----- 
End-of-path arrival time (ps)           20735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:state_0\/q     macrocell67   1250   1250  17422  RISE       1
\QuadDec_TZ:Net_1251_split\/main_6  macrocell59   8752  10002  17422  RISE       1
\QuadDec_TZ:Net_1251_split\/q       macrocell59   3350  13352  17422  RISE       1
\QuadDec_TZ:Net_1251\/main_7        macrocell54   7383  20735  17422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1251\/clock_0                              macrocell54         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1260\/q
Path End       : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 18708p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16899
-------------------------------------   ----- 
End-of-path arrival time (ps)           16899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1260\/q                                    macrocell78     1250   1250  15408  RISE       1
\QuadDec_X:Cnt16:CounterUDB:reload\/main_0                macrocell9      9072  10322  15408  RISE       1
\QuadDec_X:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  13672  15408  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell4   3227  16899  18708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell4       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1260\/q
Path End       : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 18708p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16898
-------------------------------------   ----- 
End-of-path arrival time (ps)           16898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1260\/q                                    macrocell78     1250   1250  15408  RISE       1
\QuadDec_X:Cnt16:CounterUDB:reload\/main_0                macrocell9      9072  10322  15408  RISE       1
\QuadDec_X:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  13672  15408  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   3226  16898  18708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1260\/q
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 19441p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -4230
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17995
-------------------------------------   ----- 
End-of-path arrival time (ps)           17995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1260\/clock_0                              macrocell64         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1260\/q                                    macrocell64     1250   1250  17787  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:reload\/main_0                macrocell2      5451   6701  19441  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  10051  19441  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2814  12865  19441  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  17995  19441  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  17995  19441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1260\/q
Path End       : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 19860p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15747
-------------------------------------   ----- 
End-of-path arrival time (ps)           15747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1260\/clock_0                               macrocell92         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1260\/q                                    macrocell92     1250   1250  16560  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:reload\/main_0                macrocell16     8346   9596  16560  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:reload\/q                     macrocell16     3350  12946  16560  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell5   2801  15747  19860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1260\/q
Path End       : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 19882p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15724
-------------------------------------   ----- 
End-of-path arrival time (ps)           15724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1260\/clock_0                               macrocell92         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1260\/q                                    macrocell92     1250   1250  16560  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:reload\/main_0                macrocell16     8346   9596  16560  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:reload\/q                     macrocell16     3350  12946  16560  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell6   2778  15724  19882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell6       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:error\/q
Path End       : \QuadDec_TZ:Net_1203\/main_5
Capture Clock  : \QuadDec_TZ:Net_1203\/clock_0
Path slack     : 20943p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17213
-------------------------------------   ----- 
End-of-path arrival time (ps)           17213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:error\/clock_0                        macrocell65         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:error\/q       macrocell65   1250   1250  20309  RISE       1
\QuadDec_TZ:Net_1203_split\/main_4  macrocell73   8986  10236  20943  RISE       1
\QuadDec_TZ:Net_1203_split\/q       macrocell73   3350  13586  20943  RISE       1
\QuadDec_TZ:Net_1203\/main_5        macrocell61   3627  17213  20943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1203\/clock_0                              macrocell61         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 20987p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20179
-------------------------------------   ----- 
End-of-path arrival time (ps)           20179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  20987  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  20987  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  20987  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:status_0\/main_0             macrocell3      6347   9977  20987  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:status_0\/q                  macrocell3      3350  13327  20987  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell1    6853  20179  20987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1260\/q
Path End       : \QuadDec_X:Net_1203\/main_5
Capture Clock  : \QuadDec_X:Net_1203\/clock_0
Path slack     : 21025p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17131
-------------------------------------   ----- 
End-of-path arrival time (ps)           17131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1260\/q             macrocell78   1250   1250  15408  RISE       1
\QuadDec_X:Net_1203_split\/main_0  macrocell1    8880  10130  21025  RISE       1
\QuadDec_X:Net_1203_split\/q       macrocell1    3350  13480  21025  RISE       1
\QuadDec_X:Net_1203\/main_5        macrocell75   3651  17131  21025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1203\/clock_0                               macrocell75         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 21284p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19883
-------------------------------------   ----- 
End-of-path arrival time (ps)           19883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell5    670    670  18974  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell6      0    670  18974  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell6   2720   3390  18974  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:status_2\/main_0            macrocell18     6879  10269  21284  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:status_2\/q                 macrocell18     3350  13619  21284  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell5    6264  19883  21284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell5        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1260\/q
Path End       : \QuadDec_Y:Net_1203\/main_5
Capture Clock  : \QuadDec_Y:Net_1203\/clock_0
Path slack     : 21426p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16730
-------------------------------------   ----- 
End-of-path arrival time (ps)           16730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1260\/clock_0                               macrocell92         0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1260\/q             macrocell92    1250   1250  16560  RISE       1
\QuadDec_Y:Net_1203_split\/main_0  macrocell104   9218  10468  21426  RISE       1
\QuadDec_Y:Net_1203_split\/q       macrocell104   3350  13818  21426  RISE       1
\QuadDec_Y:Net_1203\/main_5        macrocell89    2913  16730  21426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1203\/clock_0                               macrocell89         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:error\/q
Path End       : \QuadDec_Y:Net_1251\/main_7
Capture Clock  : \QuadDec_Y:Net_1251\/clock_0
Path slack     : 22405p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15752
-------------------------------------   ----- 
End-of-path arrival time (ps)           15752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:error\/clock_0                         macrocell93         0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:error\/q       macrocell93    1250   1250  22405  RISE       1
\QuadDec_Y:Net_1251_split\/main_4  macrocell119   8250   9500  22405  RISE       1
\QuadDec_Y:Net_1251_split\/q       macrocell119   3350  12850  22405  RISE       1
\QuadDec_Y:Net_1251\/main_7        macrocell82    2902  15752  22405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1251\/clock_0                               macrocell82         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1260\/q
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 22741p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12865
-------------------------------------   ----- 
End-of-path arrival time (ps)           12865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1260\/clock_0                              macrocell64         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1260\/q                                    macrocell64     1250   1250  17787  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:reload\/main_0                macrocell2      5451   6701  19441  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  10051  19441  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2814  12865  22741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1260\/q
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 22755p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12852
-------------------------------------   ----- 
End-of-path arrival time (ps)           12852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1260\/clock_0                              macrocell64         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1260\/q                                    macrocell64     1250   1250  17787  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:reload\/main_0                macrocell2      5451   6701  19441  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  10051  19441  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell2   2800  12852  22755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:state_0\/q
Path End       : \QuadDec_X:Net_1251\/main_7
Capture Clock  : \QuadDec_X:Net_1251\/clock_0
Path slack     : 23040p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15116
-------------------------------------   ----- 
End-of-path arrival time (ps)           15116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_0\/clock_0                       macrocell81         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:state_0\/q     macrocell81   1250   1250  21916  RISE       1
\QuadDec_X:Net_1251_split\/main_6  macrocell87   8196   9446  23040  RISE       1
\QuadDec_X:Net_1251_split\/q       macrocell87   3350  12796  23040  RISE       1
\QuadDec_X:Net_1251\/main_7        macrocell68   2321  15116  23040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1251\/clock_0                               macrocell68         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_Y:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 24850p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13307
-------------------------------------   ----- 
End-of-path arrival time (ps)           13307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell5    670    670  18974  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell6      0    670  18974  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell6   2720   3390  18974  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell83     9917  13307  24850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:overflow_reg_i\/clock_0        macrocell83         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1203\/q
Path End       : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 25443p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10164
-------------------------------------   ----- 
End-of-path arrival time (ps)           10164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1203\/clock_0                               macrocell75         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1203\/q                                    macrocell75     1250   1250  22144  RISE       1
\QuadDec_X:Cnt16:CounterUDB:count_enable\/main_2          macrocell13     2942   4192  22144  RISE       1
\QuadDec_X:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350   7542  22144  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell4   2622  10164  25443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell4       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1203\/q
Path End       : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 25444p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10162
-------------------------------------   ----- 
End-of-path arrival time (ps)           10162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1203\/clock_0                               macrocell75         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1203\/q                                    macrocell75     1250   1250  22144  RISE       1
\QuadDec_X:Cnt16:CounterUDB:count_enable\/main_2          macrocell13     2942   4192  22144  RISE       1
\QuadDec_X:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350   7542  22144  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell3   2620  10162  25444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1203\/q
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 25552p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10054
-------------------------------------   ----- 
End-of-path arrival time (ps)           10054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1203\/clock_0                              macrocell61         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1203\/q                                    macrocell61     1250   1250  22252  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      2843   4093  22252  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   7443  22252  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell1   2612  10054  25552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1203\/q
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 25553p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10054
-------------------------------------   ----- 
End-of-path arrival time (ps)           10054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1203\/clock_0                              macrocell61         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1203\/q                                    macrocell61     1250   1250  22252  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      2843   4093  22252  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   7443  22252  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell2   2611  10054  25553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1203\/q
Path End       : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 25916p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9691
-------------------------------------   ---- 
End-of-path arrival time (ps)           9691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1203\/clock_0                               macrocell89         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1203\/q                                    macrocell89     1250   1250  22641  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:count_enable\/main_2          macrocell20     2295   3545  22641  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:count_enable\/q               macrocell20     3350   6895  22641  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell6   2795   9691  25916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell6       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1203\/q
Path End       : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 25941p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9666
-------------------------------------   ---- 
End-of-path arrival time (ps)           9666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1203\/clock_0                               macrocell89         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1203\/q                                    macrocell89     1250   1250  22641  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:count_enable\/main_2          macrocell20     2295   3545  22641  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:count_enable\/q               macrocell20     3350   6895  22641  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell5   2770   9666  25941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1251\/q
Path End       : \QuadDec_Y:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_Y:bQuadDec:Stsreg\/clock
Path slack     : 26077p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15089
-------------------------------------   ----- 
End-of-path arrival time (ps)           15089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1251\/clock_0                               macrocell82         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1251\/q                macrocell82    1250   1250  23493  RISE       1
\QuadDec_Y:Net_530\/main_1            macrocell21    7582   8832  26077  RISE       1
\QuadDec_Y:Net_530\/q                 macrocell21    3350  12182  26077  RISE       1
\QuadDec_Y:bQuadDec:Stsreg\/status_0  statusicell6   2908  15089  26077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:Stsreg\/clock                          statusicell6        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1251\/q
Path End       : \QuadDec_Y:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_Y:bQuadDec:Stsreg\/clock
Path slack     : 26086p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15081
-------------------------------------   ----- 
End-of-path arrival time (ps)           15081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1251\/clock_0                               macrocell82         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1251\/q                macrocell82    1250   1250  23493  RISE       1
\QuadDec_Y:Net_611\/main_1            macrocell22    7582   8832  26086  RISE       1
\QuadDec_Y:Net_611\/q                 macrocell22    3350  12182  26086  RISE       1
\QuadDec_Y:bQuadDec:Stsreg\/status_1  statusicell6   2899  15081  26086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:Stsreg\/clock                          statusicell6        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 26198p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14969
-------------------------------------   ----- 
End-of-path arrival time (ps)           14969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  20336  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  20336  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  20336  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:status_3\/main_0            macrocell5      5226   8726  26198  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:status_3\/q                 macrocell5      3350  12076  26198  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell1    2893  14969  26198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 26316p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14851
-------------------------------------   ----- 
End-of-path arrival time (ps)           14851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell5   1370   1370  26316  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell6      0   1370  26316  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell6   2260   3630  26316  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:status_0\/main_0             macrocell17     2306   5936  26316  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:status_0\/q                  macrocell17     3350   9286  26316  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell5    5565  14851  26316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell5        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 26326p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14841
-------------------------------------   ----- 
End-of-path arrival time (ps)           14841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  19435  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  19435  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  19435  RISE       1
\QuadDec_X:Cnt16:CounterUDB:status_2\/main_0            macrocell11     3677   7067  26326  RISE       1
\QuadDec_X:Cnt16:CounterUDB:status_2\/q                 macrocell11     3350  10417  26326  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell3    4424  14841  26326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell3        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1251\/q
Path End       : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 26793p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8814
-------------------------------------   ---- 
End-of-path arrival time (ps)           8814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1251\/clock_0                               macrocell82         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1251\/q                                    macrocell82     1250   1250  23493  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell5   7564   8814  26793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:state_0\/q
Path End       : \QuadDec_X:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_X:bQuadDec:error\/clock_0
Path slack     : 26880p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11277
-------------------------------------   ----- 
End-of-path arrival time (ps)           11277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_0\/clock_0                       macrocell81         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:state_0\/q     macrocell81   1250   1250  21916  RISE       1
\QuadDec_X:bQuadDec:error\/main_5  macrocell79  10027  11277  26880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:error\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1251\/q
Path End       : \QuadDec_TZ:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_TZ:bQuadDec:Stsreg\/clock
Path slack     : 26912p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14255
-------------------------------------   ----- 
End-of-path arrival time (ps)           14255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1251\/clock_0                              macrocell54         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1251\/q                macrocell54    1250   1250  18106  RISE       1
\QuadDec_TZ:Net_611\/main_1            macrocell8     7327   8577  26912  RISE       1
\QuadDec_TZ:Net_611\/q                 macrocell8     3350  11927  26912  RISE       1
\QuadDec_TZ:bQuadDec:Stsreg\/status_1  statusicell2   2328  14255  26912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:Stsreg\/clock                         statusicell2        0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1251\/q
Path End       : \QuadDec_TZ:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_TZ:bQuadDec:Stsreg\/clock
Path slack     : 26916p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14251
-------------------------------------   ----- 
End-of-path arrival time (ps)           14251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1251\/clock_0                              macrocell54         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1251\/q                macrocell54    1250   1250  18106  RISE       1
\QuadDec_TZ:Net_530\/main_1            macrocell7     7327   8577  26916  RISE       1
\QuadDec_TZ:Net_530\/q                 macrocell7     3350  11927  26916  RISE       1
\QuadDec_TZ:bQuadDec:Stsreg\/status_0  statusicell2   2324  14251  26916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:Stsreg\/clock                         statusicell2        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1260\/q
Path End       : \QuadDec_X:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_X:bQuadDec:error\/clock_0
Path slack     : 26945p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11212
-------------------------------------   ----- 
End-of-path arrival time (ps)           11212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1260\/q             macrocell78   1250   1250  15408  RISE       1
\QuadDec_X:bQuadDec:error\/main_0  macrocell79   9962  11212  26945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:error\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1251\/q
Path End       : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 26950p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8657
-------------------------------------   ---- 
End-of-path arrival time (ps)           8657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1251\/clock_0                               macrocell82         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1251\/q                                    macrocell82     1250   1250  23493  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell6   7407   8657  26950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell6       0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Y:Net_1275\/main_0
Capture Clock  : \QuadDec_Y:Net_1275\/clock_0
Path slack     : 27167p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10990
-------------------------------------   ----- 
End-of-path arrival time (ps)           10990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  17785  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  17785  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  17785  RISE       1
\QuadDec_Y:Net_1275\/main_0                             macrocell85     7490  10990  27167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1275\/clock_0                               macrocell85         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 27253p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13913
-------------------------------------   ----- 
End-of-path arrival time (ps)           13913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  17785  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  17785  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  17785  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:status_3\/main_0            macrocell19     4746   8246  27253  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:status_3\/q                 macrocell19     3350  11596  27253  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell5    2317  13913  27253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell5        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 27263p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10893
-------------------------------------   ----- 
End-of-path arrival time (ps)           10893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  20987  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  20987  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  20987  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:prevCompare\/main_0          macrocell58     7263  10893  27263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:prevCompare\/clock_0          macrocell58         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:error\/q
Path End       : \QuadDec_TZ:Net_1203\/main_2
Capture Clock  : \QuadDec_TZ:Net_1203\/clock_0
Path slack     : 27543p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10614
-------------------------------------   ----- 
End-of-path arrival time (ps)           10614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:error\/clock_0                        macrocell65         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:error\/q  macrocell65   1250   1250  20309  RISE       1
\QuadDec_TZ:Net_1203\/main_2   macrocell61   9364  10614  27543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1203\/clock_0                              macrocell61         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:error\/q
Path End       : \QuadDec_TZ:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_TZ:bQuadDec:state_0\/clock_0
Path slack     : 27543p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10614
-------------------------------------   ----- 
End-of-path arrival time (ps)           10614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:error\/clock_0                        macrocell65         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:error\/q         macrocell65   1250   1250  20309  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/main_3  macrocell67   9364  10614  27543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:error\/q
Path End       : \QuadDec_TZ:Net_1251\/main_4
Capture Clock  : \QuadDec_TZ:Net_1251\/clock_0
Path slack     : 27543p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10613
-------------------------------------   ----- 
End-of-path arrival time (ps)           10613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:error\/clock_0                        macrocell65         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:error\/q  macrocell65   1250   1250  20309  RISE       1
\QuadDec_TZ:Net_1251\/main_4   macrocell54   9363  10613  27543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1251\/clock_0                              macrocell54         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:error\/q
Path End       : \QuadDec_TZ:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_TZ:bQuadDec:state_1\/clock_0
Path slack     : 27543p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10613
-------------------------------------   ----- 
End-of-path arrival time (ps)           10613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:error\/clock_0                        macrocell65         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:error\/q         macrocell65   1250   1250  20309  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/main_3  macrocell66   9363  10613  27543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:error\/q
Path End       : \QuadDec_TZ:Net_1260\/main_1
Capture Clock  : \QuadDec_TZ:Net_1260\/clock_0
Path slack     : 27559p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10598
-------------------------------------   ----- 
End-of-path arrival time (ps)           10598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:error\/clock_0                        macrocell65         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:error\/q  macrocell65   1250   1250  20309  RISE       1
\QuadDec_TZ:Net_1260\/main_1   macrocell64   9348  10598  27559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1260\/clock_0                              macrocell64         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:state_0\/q
Path End       : \QuadDec_X:Net_1251\/main_6
Capture Clock  : \QuadDec_X:Net_1251\/clock_0
Path slack     : 27573p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10583
-------------------------------------   ----- 
End-of-path arrival time (ps)           10583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_0\/clock_0                       macrocell81         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:state_0\/q  macrocell81   1250   1250  21916  RISE       1
\QuadDec_X:Net_1251\/main_6     macrocell68   9333  10583  27573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1251\/clock_0                               macrocell68         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_X:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_X:bQuadDec:error\/clock_0
Path slack     : 27578p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10578
-------------------------------------   ----- 
End-of-path arrival time (ps)           10578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_A_filt\/q  macrocell76   1250   1250  21581  RISE       1
\QuadDec_X:bQuadDec:error\/main_1   macrocell79   9328  10578  27578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:error\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:error\/q
Path End       : \QuadDec_X:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_X:bQuadDec:state_0\/clock_0
Path slack     : 27723p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10434
-------------------------------------   ----- 
End-of-path arrival time (ps)           10434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:error\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:error\/q         macrocell79   1250   1250  23557  RISE       1
\QuadDec_X:bQuadDec:state_0\/main_3  macrocell81   9184  10434  27723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_0\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:state_0\/q
Path End       : \QuadDec_X:Net_1203\/main_4
Capture Clock  : \QuadDec_X:Net_1203\/clock_0
Path slack     : 27784p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10373
-------------------------------------   ----- 
End-of-path arrival time (ps)           10373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_0\/clock_0                       macrocell81         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:state_0\/q  macrocell81   1250   1250  21916  RISE       1
\QuadDec_X:Net_1203\/main_4     macrocell75   9123  10373  27784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1203\/clock_0                               macrocell75         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:state_0\/q
Path End       : \QuadDec_X:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_X:bQuadDec:state_1\/clock_0
Path slack     : 27784p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10373
-------------------------------------   ----- 
End-of-path arrival time (ps)           10373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_0\/clock_0                       macrocell81         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:state_0\/q       macrocell81   1250   1250  21916  RISE       1
\QuadDec_X:bQuadDec:state_1\/main_5  macrocell80   9123  10373  27784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_1\/clock_0                       macrocell80         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1260\/q
Path End       : \QuadDec_X:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_X:bQuadDec:state_1\/clock_0
Path slack     : 27834p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10322
-------------------------------------   ----- 
End-of-path arrival time (ps)           10322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1260\/q               macrocell78   1250   1250  15408  RISE       1
\QuadDec_X:bQuadDec:state_1\/main_0  macrocell80   9072  10322  27834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_1\/clock_0                       macrocell80         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_Y:Net_1275\/main_1
Capture Clock  : \QuadDec_Y:Net_1275\/clock_0
Path slack     : 27887p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10269
-------------------------------------   ----- 
End-of-path arrival time (ps)           10269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell5    670    670  18974  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell6      0    670  18974  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell6   2720   3390  18974  RISE       1
\QuadDec_Y:Net_1275\/main_1                             macrocell85     6879  10269  27887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1275\/clock_0                               macrocell85         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:state_1\/q
Path End       : \QuadDec_X:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_X:bQuadDec:state_0\/clock_0
Path slack     : 28024p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10133
-------------------------------------   ----- 
End-of-path arrival time (ps)           10133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_1\/clock_0                       macrocell80         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:state_1\/q       macrocell80   1250   1250  23690  RISE       1
\QuadDec_X:bQuadDec:state_0\/main_4  macrocell81   8883  10133  28024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_0\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_X:Net_1203\/main_0
Capture Clock  : \QuadDec_X:Net_1203\/clock_0
Path slack     : 28468p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9689
-------------------------------------   ---- 
End-of-path arrival time (ps)           9689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_A_filt\/q  macrocell76   1250   1250  21581  RISE       1
\QuadDec_X:Net_1203\/main_0         macrocell75   8439   9689  28468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1203\/clock_0                               macrocell75         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_X:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_X:bQuadDec:state_1\/clock_0
Path slack     : 28468p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9689
-------------------------------------   ---- 
End-of-path arrival time (ps)           9689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_A_filt\/q   macrocell76   1250   1250  21581  RISE       1
\QuadDec_X:bQuadDec:state_1\/main_1  macrocell80   8439   9689  28468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_1\/clock_0                       macrocell80         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:error\/q
Path End       : \QuadDec_X:Net_1260\/main_1
Capture Clock  : \QuadDec_X:Net_1260\/clock_0
Path slack     : 28498p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9658
-------------------------------------   ---- 
End-of-path arrival time (ps)           9658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:error\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:error\/q  macrocell79   1250   1250  23557  RISE       1
\QuadDec_X:Net_1260\/main_1   macrocell78   8408   9658  28498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1260\/q
Path End       : \QuadDec_Y:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_Y:bQuadDec:error\/clock_0
Path slack     : 28561p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9596
-------------------------------------   ---- 
End-of-path arrival time (ps)           9596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1260\/clock_0                               macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1260\/q             macrocell92   1250   1250  16560  RISE       1
\QuadDec_Y:bQuadDec:error\/main_0  macrocell93   8346   9596  28561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:error\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Y:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_Y:bQuadDec:state_0\/clock_0
Path slack     : 28578p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9579
-------------------------------------   ---- 
End-of-path arrival time (ps)           9579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_B_filt\/q   macrocell91   1250   1250  23589  RISE       1
\QuadDec_Y:bQuadDec:state_0\/main_2  macrocell95   8329   9579  28578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_0\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Y:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_Y:bQuadDec:state_1\/clock_0
Path slack     : 28581p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9575
-------------------------------------   ---- 
End-of-path arrival time (ps)           9575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_B_filt\/q   macrocell91   1250   1250  23589  RISE       1
\QuadDec_Y:bQuadDec:state_1\/main_2  macrocell94   8325   9575  28581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_1\/clock_0                       macrocell94         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Y:Net_1251\/main_3
Capture Clock  : \QuadDec_Y:Net_1251\/clock_0
Path slack     : 28596p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9561
-------------------------------------   ---- 
End-of-path arrival time (ps)           9561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_B_filt\/q  macrocell91   1250   1250  23589  RISE       1
\QuadDec_Y:Net_1251\/main_3         macrocell82   8311   9561  28596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1251\/clock_0                               macrocell82         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1260\/q
Path End       : \QuadDec_X:Net_1251\/main_1
Capture Clock  : \QuadDec_X:Net_1251\/clock_0
Path slack     : 28753p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9403
-------------------------------------   ---- 
End-of-path arrival time (ps)           9403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1260\/q       macrocell78   1250   1250  15408  RISE       1
\QuadDec_X:Net_1251\/main_1  macrocell68   8153   9403  28753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1251\/clock_0                               macrocell68         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 28929p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12237
-------------------------------------   ----- 
End-of-path arrival time (ps)           12237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  28929  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  28929  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  28929  RISE       1
\QuadDec_X:Cnt16:CounterUDB:status_0\/main_0             macrocell10     2320   5950  28929  RISE       1
\QuadDec_X:Cnt16:CounterUDB:status_0\/q                  macrocell10     3350   9300  28929  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell3    2937  12237  28929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell3        0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_TZ:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_TZ:bQuadDec:error\/clock_0
Path slack     : 28967p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9190
-------------------------------------   ---- 
End-of-path arrival time (ps)           9190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_A_filt\/q  macrocell62   1250   1250  17516  RISE       1
\QuadDec_TZ:bQuadDec:error\/main_1   macrocell65   7940   9190  28967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:error\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_X:Net_1251\/main_3
Capture Clock  : \QuadDec_X:Net_1251\/clock_0
Path slack     : 29033p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9123
-------------------------------------   ---- 
End-of-path arrival time (ps)           9123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/clock_0                   macrocell77         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_B_filt\/q  macrocell77   1250   1250  21203  RISE       1
\QuadDec_X:Net_1251\/main_3         macrocell68   7873   9123  29033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1251\/clock_0                               macrocell68         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:state_0\/q
Path End       : \QuadDec_TZ:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_TZ:bQuadDec:error\/clock_0
Path slack     : 29052p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9105
-------------------------------------   ---- 
End-of-path arrival time (ps)           9105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:state_0\/q     macrocell67   1250   1250  17422  RISE       1
\QuadDec_TZ:bQuadDec:error\/main_5  macrocell65   7855   9105  29052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:error\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 29078p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12088
-------------------------------------   ----- 
End-of-path arrival time (ps)           12088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  17914  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  17914  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  17914  RISE       1
\QuadDec_X:Cnt16:CounterUDB:status_3\/main_0            macrocell12     2306   5806  29078  RISE       1
\QuadDec_X:Cnt16:CounterUDB:status_3\/q                 macrocell12     3350   9156  29078  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell3    2933  12088  29078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell3        0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:state_1\/q
Path End       : \QuadDec_Y:Net_1203\/main_3
Capture Clock  : \QuadDec_Y:Net_1203\/clock_0
Path slack     : 29104p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9053
-------------------------------------   ---- 
End-of-path arrival time (ps)           9053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_1\/clock_0                       macrocell94         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:state_1\/q  macrocell94   1250   1250  22070  RISE       1
\QuadDec_Y:Net_1203\/main_3     macrocell89   7803   9053  29104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1203\/clock_0                               macrocell89         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:state_1\/q
Path End       : \QuadDec_Y:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_Y:bQuadDec:error\/clock_0
Path slack     : 29104p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9053
-------------------------------------   ---- 
End-of-path arrival time (ps)           9053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_1\/clock_0                       macrocell94         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:state_1\/q     macrocell94   1250   1250  22070  RISE       1
\QuadDec_Y:bQuadDec:error\/main_4  macrocell93   7803   9053  29104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:error\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_X:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_X:bQuadDec:error\/clock_0
Path slack     : 29134p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9023
-------------------------------------   ---- 
End-of-path arrival time (ps)           9023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/clock_0                   macrocell77         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_B_filt\/q  macrocell77   1250   1250  21203  RISE       1
\QuadDec_X:bQuadDec:error\/main_2   macrocell79   7773   9023  29134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:error\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 29174p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11993
-------------------------------------   ----- 
End-of-path arrival time (ps)           11993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  20434  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  20434  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  20434  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:status_2\/main_0            macrocell4      2319   5709  29174  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:status_2\/q                 macrocell4      3350   9059  29174  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell1    2934  11993  29174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1260\/q
Path End       : \QuadDec_TZ:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_TZ:bQuadDec:error\/clock_0
Path slack     : 29242p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8914
-------------------------------------   ---- 
End-of-path arrival time (ps)           8914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1260\/clock_0                              macrocell64         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1260\/q             macrocell64   1250   1250  17787  RISE       1
\QuadDec_TZ:bQuadDec:error\/main_0  macrocell65   7664   8914  29242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:error\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:state_1\/q
Path End       : \QuadDec_TZ:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_TZ:bQuadDec:error\/clock_0
Path slack     : 29258p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8898
-------------------------------------   ---- 
End-of-path arrival time (ps)           8898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:state_1\/q     macrocell66   1250   1250  17627  RISE       1
\QuadDec_TZ:bQuadDec:error\/main_4  macrocell65   7648   8898  29258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:error\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_X:Net_1251\/main_2
Capture Clock  : \QuadDec_X:Net_1251\/clock_0
Path slack     : 29372p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8785
-------------------------------------   ---- 
End-of-path arrival time (ps)           8785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_A_filt\/q  macrocell76   1250   1250  21581  RISE       1
\QuadDec_X:Net_1251\/main_2         macrocell68   7535   8785  29372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1251\/clock_0                               macrocell68         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 29431p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8726
-------------------------------------   ---- 
End-of-path arrival time (ps)           8726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  20336  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  20336  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  20336  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell56     5226   8726  29431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:underflow_reg_i\/clock_0      macrocell56         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:state_0\/q
Path End       : \QuadDec_Y:Net_1203\/main_4
Capture Clock  : \QuadDec_Y:Net_1203\/clock_0
Path slack     : 29461p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8696
-------------------------------------   ---- 
End-of-path arrival time (ps)           8696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_0\/clock_0                       macrocell95         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:state_0\/q  macrocell95   1250   1250  22307  RISE       1
\QuadDec_Y:Net_1203\/main_4     macrocell89   7446   8696  29461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1203\/clock_0                               macrocell89         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:state_0\/q
Path End       : \QuadDec_Y:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_Y:bQuadDec:error\/clock_0
Path slack     : 29461p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8696
-------------------------------------   ---- 
End-of-path arrival time (ps)           8696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_0\/clock_0                       macrocell95         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:state_0\/q     macrocell95   1250   1250  22307  RISE       1
\QuadDec_Y:bQuadDec:error\/main_5  macrocell93   7446   8696  29461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:error\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Y:Net_1203\/main_0
Capture Clock  : \QuadDec_Y:Net_1203\/clock_0
Path slack     : 29532p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8625
-------------------------------------   ---- 
End-of-path arrival time (ps)           8625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_A_filt\/q  macrocell90   1250   1250  22374  RISE       1
\QuadDec_Y:Net_1203\/main_0         macrocell89   7375   8625  29532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1203\/clock_0                               macrocell89         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Y:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_Y:bQuadDec:error\/clock_0
Path slack     : 29532p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8625
-------------------------------------   ---- 
End-of-path arrival time (ps)           8625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_A_filt\/q  macrocell90   1250   1250  22374  RISE       1
\QuadDec_Y:bQuadDec:error\/main_1   macrocell93   7375   8625  29532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:error\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:error\/q
Path End       : \QuadDec_Y:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_Y:bQuadDec:state_0\/clock_0
Path slack     : 29556p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8601
-------------------------------------   ---- 
End-of-path arrival time (ps)           8601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:error\/clock_0                         macrocell93         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:error\/q         macrocell93   1250   1250  22405  RISE       1
\QuadDec_Y:bQuadDec:state_0\/main_3  macrocell95   7351   8601  29556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_0\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:error\/q
Path End       : \QuadDec_Y:Net_1251\/main_4
Capture Clock  : \QuadDec_Y:Net_1251\/clock_0
Path slack     : 29574p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8583
-------------------------------------   ---- 
End-of-path arrival time (ps)           8583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:error\/clock_0                         macrocell93         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:error\/q  macrocell93   1250   1250  22405  RISE       1
\QuadDec_Y:Net_1251\/main_4   macrocell82   7333   8583  29574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1251\/clock_0                               macrocell82         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:error\/q
Path End       : \QuadDec_Y:Net_1260\/main_1
Capture Clock  : \QuadDec_Y:Net_1260\/clock_0
Path slack     : 29574p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8583
-------------------------------------   ---- 
End-of-path arrival time (ps)           8583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:error\/clock_0                         macrocell93         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:error\/q  macrocell93   1250   1250  22405  RISE       1
\QuadDec_Y:Net_1260\/main_1   macrocell92   7333   8583  29574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1260\/clock_0                               macrocell92         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_TZ:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_TZ:bQuadDec:error\/clock_0
Path slack     : 29615p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8542
-------------------------------------   ---- 
End-of-path arrival time (ps)           8542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_B_filt\/q  macrocell63   1250   1250  17983  RISE       1
\QuadDec_TZ:bQuadDec:error\/main_2   macrocell65   7292   8542  29615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:error\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:error\/q
Path End       : \QuadDec_Y:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_Y:bQuadDec:state_1\/clock_0
Path slack     : 29698p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8459
-------------------------------------   ---- 
End-of-path arrival time (ps)           8459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:error\/clock_0                         macrocell93         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:error\/q         macrocell93   1250   1250  22405  RISE       1
\QuadDec_Y:bQuadDec:state_1\/main_3  macrocell94   7209   8459  29698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_1\/clock_0                       macrocell94         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:state_1\/q
Path End       : \QuadDec_X:Net_1260\/main_2
Capture Clock  : \QuadDec_X:Net_1260\/clock_0
Path slack     : 29716p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8440
-------------------------------------   ---- 
End-of-path arrival time (ps)           8440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_1\/clock_0                       macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:state_1\/q  macrocell80   1250   1250  23690  RISE       1
\QuadDec_X:Net_1260\/main_2     macrocell78   7190   8440  29716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1260\/q
Path End       : \QuadDec_Y:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_Y:bQuadDec:Stsreg\/clock
Path slack     : 29864p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11302
-------------------------------------   ----- 
End-of-path arrival time (ps)           11302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1260\/clock_0                               macrocell92         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1260\/q                macrocell92    1250   1250  16560  RISE       1
\QuadDec_Y:bQuadDec:Stsreg\/status_2  statusicell6  10052  11302  29864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:Stsreg\/clock                          statusicell6        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Y:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 29910p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8246
-------------------------------------   ---- 
End-of-path arrival time (ps)           8246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  17785  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  17785  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  17785  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell84     4746   8246  29910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:underflow_reg_i\/clock_0       macrocell84         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_X:Net_1203\/main_1
Capture Clock  : \QuadDec_X:Net_1203\/clock_0
Path slack     : 29919p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8238
-------------------------------------   ---- 
End-of-path arrival time (ps)           8238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/clock_0                   macrocell77         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_B_filt\/q  macrocell77   1250   1250  21203  RISE       1
\QuadDec_X:Net_1203\/main_1         macrocell75   6988   8238  29919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1203\/clock_0                               macrocell75         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_X:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_X:bQuadDec:state_1\/clock_0
Path slack     : 29919p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8238
-------------------------------------   ---- 
End-of-path arrival time (ps)           8238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/clock_0                   macrocell77         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_B_filt\/q   macrocell77   1250   1250  21203  RISE       1
\QuadDec_X:bQuadDec:state_1\/main_2  macrocell80   6988   8238  29919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_1\/clock_0                       macrocell80         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_Y:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_Y:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 29941p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8215
-------------------------------------   ---- 
End-of-path arrival time (ps)           8215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_delayed_0\/clock_0              macrocell51         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_B_delayed_0\/q       macrocell51   1250   1250  29941  RISE       1
\QuadDec_Y:bQuadDec:quad_B_delayed_1\/main_0  macrocell52   6965   8215  29941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_delayed_1\/clock_0              macrocell52         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_Y:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_Y:bQuadDec:quad_B_filt\/clock_0
Path slack     : 29941p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8215
-------------------------------------   ---- 
End-of-path arrival time (ps)           8215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_delayed_0\/clock_0              macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_B_delayed_0\/q  macrocell51   1250   1250  29941  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/main_0  macrocell91   6965   8215  29941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/clock_0                   macrocell91         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1251\/q
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 29996p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5611
-------------------------------------   ---- 
End-of-path arrival time (ps)           5611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1251\/clock_0                              macrocell54         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1251\/q                                    macrocell54     1250   1250  18106  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell2   4361   5611  29996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_X:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 30201p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7956
-------------------------------------   ---- 
End-of-path arrival time (ps)           7956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  19435  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  19435  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  19435  RISE       1
\QuadDec_X:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell69     4566   7956  30201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:overflow_reg_i\/clock_0        macrocell69         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1251\/q
Path End       : \QuadDec_X:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_X:bQuadDec:Stsreg\/clock
Path slack     : 30207p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10959
-------------------------------------   ----- 
End-of-path arrival time (ps)           10959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1251\/clock_0                               macrocell68         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1251\/q                macrocell68    1250   1250  27629  RISE       1
\QuadDec_X:Net_530\/main_1            macrocell14    3423   4673  30207  RISE       1
\QuadDec_X:Net_530\/q                 macrocell14    3350   8023  30207  RISE       1
\QuadDec_X:bQuadDec:Stsreg\/status_0  statusicell4   2937  10959  30207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:Stsreg\/clock                          statusicell4        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1251\/q
Path End       : \QuadDec_X:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_X:bQuadDec:Stsreg\/clock
Path slack     : 30209p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10958
-------------------------------------   ----- 
End-of-path arrival time (ps)           10958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1251\/clock_0                               macrocell68         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1251\/q                macrocell68    1250   1250  27629  RISE       1
\QuadDec_X:Net_611\/main_1            macrocell15    3423   4673  30209  RISE       1
\QuadDec_X:Net_611\/q                 macrocell15    3350   8023  30209  RISE       1
\QuadDec_X:bQuadDec:Stsreg\/status_1  statusicell4   2935  10958  30209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:Stsreg\/clock                          statusicell4        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_X:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_X:bQuadDec:quad_B_filt\/clock_0
Path slack     : 30255p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7902
-------------------------------------   ---- 
End-of-path arrival time (ps)           7902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_delayed_0\/clock_0              macrocell45         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_B_delayed_0\/q  macrocell45   1250   1250  30255  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/main_0  macrocell77   6652   7902  30255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/clock_0                   macrocell77         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_X:Net_1275\/main_0
Capture Clock  : \QuadDec_X:Net_1275\/clock_0
Path slack     : 30341p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7816
-------------------------------------   ---- 
End-of-path arrival time (ps)           7816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  17914  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  17914  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  17914  RISE       1
\QuadDec_X:Net_1275\/main_0                             macrocell71     4316   7816  30341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1275\/clock_0                               macrocell71         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1251\/q
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 30543p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5064
-------------------------------------   ---- 
End-of-path arrival time (ps)           5064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1251\/clock_0                              macrocell54         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1251\/q                                    macrocell54     1250   1250  18106  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell1   3814   5064  30543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_X:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_X:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 30710p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7447
-------------------------------------   ---- 
End-of-path arrival time (ps)           7447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_delayed_1\/clock_0              macrocell46         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_B_delayed_1\/q       macrocell46   1250   1250  30710  RISE       1
\QuadDec_X:bQuadDec:quad_B_delayed_2\/main_0  macrocell47   6197   7447  30710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_delayed_2\/clock_0              macrocell47         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_X:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_X:bQuadDec:quad_B_filt\/clock_0
Path slack     : 30710p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7447
-------------------------------------   ---- 
End-of-path arrival time (ps)           7447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_delayed_1\/clock_0              macrocell46         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_B_delayed_1\/q  macrocell46   1250   1250  30710  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/main_1  macrocell77   6197   7447  30710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/clock_0                   macrocell77         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1260\/q
Path End       : \QuadDec_X:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_X:bQuadDec:Stsreg\/clock
Path slack     : 30830p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10336
-------------------------------------   ----- 
End-of-path arrival time (ps)           10336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1260\/q                macrocell78    1250   1250  15408  RISE       1
\QuadDec_X:bQuadDec:Stsreg\/status_2  statusicell4   9086  10336  30830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:Stsreg\/clock                          statusicell4        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1251\/q
Path End       : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 30929p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4678
-------------------------------------   ---- 
End-of-path arrival time (ps)           4678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1251\/clock_0                               macrocell68         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1251\/q                                    macrocell68     1250   1250  27629  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell3   3428   4678  30929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1251\/q
Path End       : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 31207p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4400
-------------------------------------   ---- 
End-of-path arrival time (ps)           4400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1251\/clock_0                               macrocell68         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1251\/q                                    macrocell68     1250   1250  27629  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell4   3150   4400  31207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell4       0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_X:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_X:bQuadDec:state_0\/clock_0
Path slack     : 31277p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6880
-------------------------------------   ---- 
End-of-path arrival time (ps)           6880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/clock_0                   macrocell77         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_B_filt\/q   macrocell77   1250   1250  21203  RISE       1
\QuadDec_X:bQuadDec:state_0\/main_2  macrocell81   5630   6880  31277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_0\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_X:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 31321p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6836
-------------------------------------   ---- 
End-of-path arrival time (ps)           6836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  28929  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  28929  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  28929  RISE       1
\QuadDec_X:Cnt16:CounterUDB:prevCompare\/main_0          macrocell72     3206   6836  31321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:prevCompare\/clock_0           macrocell72         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1260\/q
Path End       : \QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 31342p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Recovery time                                                            0
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10324
-------------------------------------   ----- 
End-of-path arrival time (ps)           10324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1260\/q                             macrocell78    1250   1250  15408  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell3   9074  10324  31342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell3        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:error\/q
Path End       : \QuadDec_X:Net_1251\/main_4
Capture Clock  : \QuadDec_X:Net_1251\/clock_0
Path slack     : 31491p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6666
-------------------------------------   ---- 
End-of-path arrival time (ps)           6666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:error\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:error\/q  macrocell79   1250   1250  23557  RISE       1
\QuadDec_X:Net_1251\/main_4   macrocell68   5416   6666  31491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1251\/clock_0                               macrocell68         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1260\/q
Path End       : \QuadDec_TZ:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_TZ:bQuadDec:Stsreg\/clock
Path slack     : 31732p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9435
-------------------------------------   ---- 
End-of-path arrival time (ps)           9435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1260\/clock_0                              macrocell64         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1260\/q                macrocell64    1250   1250  17787  RISE       1
\QuadDec_TZ:bQuadDec:Stsreg\/status_2  statusicell2   8185   9435  31732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:Stsreg\/clock                         statusicell2        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_X:Net_1275\/main_1
Capture Clock  : \QuadDec_X:Net_1275\/clock_0
Path slack     : 31861p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6295
-------------------------------------   ---- 
End-of-path arrival time (ps)           6295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  19435  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  19435  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  19435  RISE       1
\QuadDec_X:Net_1275\/main_1                             macrocell71     2905   6295  31861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1275\/clock_0                               macrocell71         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 31937p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9230
-------------------------------------   ---- 
End-of-path arrival time (ps)           9230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  20336  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  20336  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  20336  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell1    5730   9230  31937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 31970p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9196
-------------------------------------   ---- 
End-of-path arrival time (ps)           9196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  17914  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  17914  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  17914  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell3    5696   9196  31970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell3        0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1260\/q
Path End       : \QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 32053p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Recovery time                                                            0
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9614
-------------------------------------   ---- 
End-of-path arrival time (ps)           9614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1260\/clock_0                               macrocell92         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1260\/q                             macrocell92    1250   1250  16560  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell5   8364   9614  32053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell5        0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_Y:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 32221p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5936
-------------------------------------   ---- 
End-of-path arrival time (ps)           5936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell5   1370   1370  26316  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell6      0   1370  26316  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell6   2260   3630  26316  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:prevCompare\/main_0          macrocell86     2306   5936  32221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:prevCompare\/clock_0           macrocell86         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 32241p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8925
-------------------------------------   ---- 
End-of-path arrival time (ps)           8925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  17785  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  17785  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  17785  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell5    5425   8925  32241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell5        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_TZ:Net_1275\/main_0
Capture Clock  : \QuadDec_TZ:Net_1275\/clock_0
Path slack     : 32350p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5806
-------------------------------------   ---- 
End-of-path arrival time (ps)           5806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  20336  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  20336  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  20336  RISE       1
\QuadDec_TZ:Net_1275\/main_0                             macrocell57     2306   5806  32350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1275\/clock_0                              macrocell57         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_X:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 32351p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5806
-------------------------------------   ---- 
End-of-path arrival time (ps)           5806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  17914  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  17914  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  17914  RISE       1
\QuadDec_X:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell70     2306   5806  32351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:underflow_reg_i\/clock_0       macrocell70         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1260\/q
Path End       : \QuadDec_X:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_X:bQuadDec:state_0\/clock_0
Path slack     : 32370p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5787
-------------------------------------   ---- 
End-of-path arrival time (ps)           5787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1260\/q               macrocell78   1250   1250  15408  RISE       1
\QuadDec_X:bQuadDec:state_0\/main_0  macrocell81   4537   5787  32370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_0\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Y:Net_1203\/main_1
Capture Clock  : \QuadDec_Y:Net_1203\/clock_0
Path slack     : 32380p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5777
-------------------------------------   ---- 
End-of-path arrival time (ps)           5777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_B_filt\/q  macrocell91   1250   1250  23589  RISE       1
\QuadDec_Y:Net_1203\/main_1         macrocell89   4527   5777  32380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1203\/clock_0                               macrocell89         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Y:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_Y:bQuadDec:error\/clock_0
Path slack     : 32380p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5777
-------------------------------------   ---- 
End-of-path arrival time (ps)           5777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_B_filt\/q  macrocell91   1250   1250  23589  RISE       1
\QuadDec_Y:bQuadDec:error\/main_2   macrocell93   4527   5777  32380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:error\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:state_1\/q
Path End       : \QuadDec_Y:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_Y:bQuadDec:state_1\/clock_0
Path slack     : 32448p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5709
-------------------------------------   ---- 
End-of-path arrival time (ps)           5709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_1\/clock_0                       macrocell94         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:state_1\/q       macrocell94   1250   1250  22070  RISE       1
\QuadDec_Y:bQuadDec:state_1\/main_4  macrocell94   4459   5709  32448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_1\/clock_0                       macrocell94         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 32448p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5709
-------------------------------------   ---- 
End-of-path arrival time (ps)           5709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  20434  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  20434  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  20434  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell55     2319   5709  32448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:overflow_reg_i\/clock_0       macrocell55         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_TZ:Net_1275\/main_1
Capture Clock  : \QuadDec_TZ:Net_1275\/clock_0
Path slack     : 32448p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5709
-------------------------------------   ---- 
End-of-path arrival time (ps)           5709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  20434  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  20434  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  20434  RISE       1
\QuadDec_TZ:Net_1275\/main_1                             macrocell57     2319   5709  32448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1275\/clock_0                              macrocell57         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:state_1\/q
Path End       : \QuadDec_X:Net_1251\/main_5
Capture Clock  : \QuadDec_X:Net_1251\/clock_0
Path slack     : 32463p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5694
-------------------------------------   ---- 
End-of-path arrival time (ps)           5694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_1\/clock_0                       macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:state_1\/q  macrocell80   1250   1250  23690  RISE       1
\QuadDec_X:Net_1251\/main_5     macrocell68   4444   5694  32463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1251\/clock_0                               macrocell68         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1260\/q
Path End       : \QuadDec_Y:Net_1251\/main_1
Capture Clock  : \QuadDec_Y:Net_1251\/clock_0
Path slack     : 32472p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5685
-------------------------------------   ---- 
End-of-path arrival time (ps)           5685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1260\/clock_0                               macrocell92         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1260\/q       macrocell92   1250   1250  16560  RISE       1
\QuadDec_Y:Net_1251\/main_1  macrocell82   4435   5685  32472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1251\/clock_0                               macrocell82         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1260\/q
Path End       : \QuadDec_Y:Net_1260\/main_0
Capture Clock  : \QuadDec_Y:Net_1260\/clock_0
Path slack     : 32472p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5685
-------------------------------------   ---- 
End-of-path arrival time (ps)           5685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1260\/clock_0                               macrocell92         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1260\/q       macrocell92   1250   1250  16560  RISE       1
\QuadDec_Y:Net_1260\/main_0  macrocell92   4435   5685  32472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1260\/clock_0                               macrocell92         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:error\/q
Path End       : \QuadDec_Y:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_Y:bQuadDec:Stsreg\/clock
Path slack     : 32485p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8681
-------------------------------------   ---- 
End-of-path arrival time (ps)           8681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:error\/clock_0                         macrocell93         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:error\/q          macrocell93    1250   1250  22405  RISE       1
\QuadDec_Y:bQuadDec:Stsreg\/status_3  statusicell6   7431   8681  32485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:Stsreg\/clock                          statusicell6        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_X:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_X:bQuadDec:state_0\/clock_0
Path slack     : 32556p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5601
-------------------------------------   ---- 
End-of-path arrival time (ps)           5601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_A_filt\/q   macrocell76   1250   1250  21581  RISE       1
\QuadDec_X:bQuadDec:state_0\/main_1  macrocell81   4351   5601  32556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_0\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:state_1\/q
Path End       : \QuadDec_TZ:Net_1260\/main_2
Capture Clock  : \QuadDec_TZ:Net_1260\/clock_0
Path slack     : 32585p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5572
-------------------------------------   ---- 
End-of-path arrival time (ps)           5572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:state_1\/q  macrocell66   1250   1250  17627  RISE       1
\QuadDec_TZ:Net_1260\/main_2     macrocell64   4322   5572  32585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1260\/clock_0                              macrocell64         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:state_1\/q
Path End       : \QuadDec_TZ:Net_1203\/main_3
Capture Clock  : \QuadDec_TZ:Net_1203\/clock_0
Path slack     : 32602p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5555
-------------------------------------   ---- 
End-of-path arrival time (ps)           5555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:state_1\/q  macrocell66   1250   1250  17627  RISE       1
\QuadDec_TZ:Net_1203\/main_3     macrocell61   4305   5555  32602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1203\/clock_0                              macrocell61         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:state_1\/q
Path End       : \QuadDec_TZ:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_TZ:bQuadDec:state_0\/clock_0
Path slack     : 32602p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5555
-------------------------------------   ---- 
End-of-path arrival time (ps)           5555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:state_1\/q       macrocell66   1250   1250  17627  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/main_4  macrocell67   4305   5555  32602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:state_1\/q
Path End       : \QuadDec_TZ:Net_1251\/main_5
Capture Clock  : \QuadDec_TZ:Net_1251\/clock_0
Path slack     : 32604p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5553
-------------------------------------   ---- 
End-of-path arrival time (ps)           5553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:state_1\/q  macrocell66   1250   1250  17627  RISE       1
\QuadDec_TZ:Net_1251\/main_5     macrocell54   4303   5553  32604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1251\/clock_0                              macrocell54         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:state_1\/q
Path End       : \QuadDec_TZ:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_TZ:bQuadDec:state_1\/clock_0
Path slack     : 32604p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5553
-------------------------------------   ---- 
End-of-path arrival time (ps)           5553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:state_1\/q       macrocell66   1250   1250  17627  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/main_4  macrocell66   4303   5553  32604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:state_0\/q
Path End       : \QuadDec_X:Net_1260\/main_3
Capture Clock  : \QuadDec_X:Net_1260\/clock_0
Path slack     : 32609p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5548
-------------------------------------   ---- 
End-of-path arrival time (ps)           5548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_0\/clock_0                       macrocell81         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:state_0\/q  macrocell81   1250   1250  21916  RISE       1
\QuadDec_X:Net_1260\/main_3     macrocell78   4298   5548  32609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:state_0\/q
Path End       : \QuadDec_Y:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_Y:bQuadDec:state_1\/clock_0
Path slack     : 32644p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5513
-------------------------------------   ---- 
End-of-path arrival time (ps)           5513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_0\/clock_0                       macrocell95         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:state_0\/q       macrocell95   1250   1250  22307  RISE       1
\QuadDec_Y:bQuadDec:state_1\/main_5  macrocell94   4263   5513  32644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_1\/clock_0                       macrocell94         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:state_0\/q
Path End       : \QuadDec_Y:Net_1251\/main_6
Capture Clock  : \QuadDec_Y:Net_1251\/clock_0
Path slack     : 32649p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5508
-------------------------------------   ---- 
End-of-path arrival time (ps)           5508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_0\/clock_0                       macrocell95         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:state_0\/q  macrocell95   1250   1250  22307  RISE       1
\QuadDec_Y:Net_1251\/main_6     macrocell82   4258   5508  32649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1251\/clock_0                               macrocell82         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:state_0\/q
Path End       : \QuadDec_Y:Net_1260\/main_3
Capture Clock  : \QuadDec_Y:Net_1260\/clock_0
Path slack     : 32649p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5508
-------------------------------------   ---- 
End-of-path arrival time (ps)           5508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_0\/clock_0                       macrocell95         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:state_0\/q  macrocell95   1250   1250  22307  RISE       1
\QuadDec_Y:Net_1260\/main_3     macrocell92   4258   5508  32649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1260\/clock_0                               macrocell92         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Y:Net_1251\/main_2
Capture Clock  : \QuadDec_Y:Net_1251\/clock_0
Path slack     : 32702p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5455
-------------------------------------   ---- 
End-of-path arrival time (ps)           5455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_A_filt\/q  macrocell90   1250   1250  22374  RISE       1
\QuadDec_Y:Net_1251\/main_2         macrocell82   4205   5455  32702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1251\/clock_0                               macrocell82         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Y:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_Y:bQuadDec:quad_A_filt\/clock_0
Path slack     : 32703p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5453
-------------------------------------   ---- 
End-of-path arrival time (ps)           5453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_A_filt\/q       macrocell90   1250   1250  22374  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/main_3  macrocell90   4203   5453  32703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/clock_0                   macrocell90         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Y:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_Y:bQuadDec:state_0\/clock_0
Path slack     : 32703p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5453
-------------------------------------   ---- 
End-of-path arrival time (ps)           5453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_A_filt\/q   macrocell90   1250   1250  22374  RISE       1
\QuadDec_Y:bQuadDec:state_0\/main_1  macrocell95   4203   5453  32703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_0\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_TZ:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0
Path slack     : 32747p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5410
-------------------------------------   ---- 
End-of-path arrival time (ps)           5410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_A_filt\/q       macrocell62   1250   1250  17516  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/main_3  macrocell62   4160   5410  32747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0                  macrocell62         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_TZ:Net_1203\/main_0
Capture Clock  : \QuadDec_TZ:Net_1203\/clock_0
Path slack     : 32759p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5397
-------------------------------------   ---- 
End-of-path arrival time (ps)           5397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_A_filt\/q  macrocell62   1250   1250  17516  RISE       1
\QuadDec_TZ:Net_1203\/main_0         macrocell61   4147   5397  32759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1203\/clock_0                              macrocell61         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_TZ:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_TZ:bQuadDec:state_0\/clock_0
Path slack     : 32759p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5397
-------------------------------------   ---- 
End-of-path arrival time (ps)           5397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_A_filt\/q   macrocell62   1250   1250  17516  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/main_1  macrocell67   4147   5397  32759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_X:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_X:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 32772p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5385
-------------------------------------   ---- 
End-of-path arrival time (ps)           5385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_delayed_0\/clock_0              macrocell45         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_B_delayed_0\/q       macrocell45   1250   1250  30255  RISE       1
\QuadDec_X:bQuadDec:quad_B_delayed_1\/main_0  macrocell46   4135   5385  32772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_delayed_1\/clock_0              macrocell46         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:state_0\/q
Path End       : \QuadDec_Y:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_Y:bQuadDec:state_0\/clock_0
Path slack     : 32776p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5381
-------------------------------------   ---- 
End-of-path arrival time (ps)           5381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_0\/clock_0                       macrocell95         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:state_0\/q       macrocell95   1250   1250  22307  RISE       1
\QuadDec_Y:bQuadDec:state_0\/main_5  macrocell95   4131   5381  32776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_0\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:state_0\/q
Path End       : \QuadDec_TZ:Net_1251\/main_6
Capture Clock  : \QuadDec_TZ:Net_1251\/clock_0
Path slack     : 32830p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5326
-------------------------------------   ---- 
End-of-path arrival time (ps)           5326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:state_0\/q  macrocell67   1250   1250  17422  RISE       1
\QuadDec_TZ:Net_1251\/main_6     macrocell54   4076   5326  32830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1251\/clock_0                              macrocell54         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:state_0\/q
Path End       : \QuadDec_TZ:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_TZ:bQuadDec:state_1\/clock_0
Path slack     : 32830p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5326
-------------------------------------   ---- 
End-of-path arrival time (ps)           5326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:state_0\/q       macrocell67   1250   1250  17422  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/main_5  macrocell66   4076   5326  32830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:state_0\/q
Path End       : \QuadDec_TZ:Net_1203\/main_4
Capture Clock  : \QuadDec_TZ:Net_1203\/clock_0
Path slack     : 32832p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5324
-------------------------------------   ---- 
End-of-path arrival time (ps)           5324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:state_0\/q  macrocell67   1250   1250  17422  RISE       1
\QuadDec_TZ:Net_1203\/main_4     macrocell61   4074   5324  32832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1203\/clock_0                              macrocell61         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:state_0\/q
Path End       : \QuadDec_TZ:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_TZ:bQuadDec:state_0\/clock_0
Path slack     : 32832p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5324
-------------------------------------   ---- 
End-of-path arrival time (ps)           5324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:state_0\/q       macrocell67   1250   1250  17422  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/main_5  macrocell67   4074   5324  32832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Y:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_Y:bQuadDec:state_1\/clock_0
Path slack     : 32856p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5300
-------------------------------------   ---- 
End-of-path arrival time (ps)           5300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_A_filt\/q   macrocell90   1250   1250  22374  RISE       1
\QuadDec_Y:bQuadDec:state_1\/main_1  macrocell94   4050   5300  32856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_1\/clock_0                       macrocell94         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:state_0\/q
Path End       : \QuadDec_TZ:Net_1260\/main_3
Capture Clock  : \QuadDec_TZ:Net_1260\/clock_0
Path slack     : 32976p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5180
-------------------------------------   ---- 
End-of-path arrival time (ps)           5180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:state_0\/q  macrocell67   1250   1250  17422  RISE       1
\QuadDec_TZ:Net_1260\/main_3     macrocell64   3930   5180  32976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1260\/clock_0                              macrocell64         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:state_1\/q
Path End       : \QuadDec_Y:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_Y:bQuadDec:state_0\/clock_0
Path slack     : 32983p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5174
-------------------------------------   ---- 
End-of-path arrival time (ps)           5174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_1\/clock_0                       macrocell94         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:state_1\/q       macrocell94   1250   1250  22070  RISE       1
\QuadDec_Y:bQuadDec:state_0\/main_4  macrocell95   3924   5174  32983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_0\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:error\/q
Path End       : \QuadDec_TZ:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_TZ:bQuadDec:error\/clock_0
Path slack     : 33014p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5142
-------------------------------------   ---- 
End-of-path arrival time (ps)           5142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:error\/clock_0                        macrocell65         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:error\/q       macrocell65   1250   1250  20309  RISE       1
\QuadDec_TZ:bQuadDec:error\/main_3  macrocell65   3892   5142  33014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:error\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:state_1\/q
Path End       : \QuadDec_Y:Net_1251\/main_5
Capture Clock  : \QuadDec_Y:Net_1251\/clock_0
Path slack     : 33031p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5126
-------------------------------------   ---- 
End-of-path arrival time (ps)           5126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_1\/clock_0                       macrocell94         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:state_1\/q  macrocell94   1250   1250  22070  RISE       1
\QuadDec_Y:Net_1251\/main_5     macrocell82   3876   5126  33031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1251\/clock_0                               macrocell82         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:state_1\/q
Path End       : \QuadDec_Y:Net_1260\/main_2
Capture Clock  : \QuadDec_Y:Net_1260\/clock_0
Path slack     : 33031p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5126
-------------------------------------   ---- 
End-of-path arrival time (ps)           5126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_1\/clock_0                       macrocell94         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:state_1\/q  macrocell94   1250   1250  22070  RISE       1
\QuadDec_Y:Net_1260\/main_2     macrocell92   3876   5126  33031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1260\/clock_0                               macrocell92         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1260\/q
Path End       : \QuadDec_Y:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_Y:bQuadDec:state_0\/clock_0
Path slack     : 33052p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5105
-------------------------------------   ---- 
End-of-path arrival time (ps)           5105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1260\/clock_0                               macrocell92         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1260\/q               macrocell92   1250   1250  16560  RISE       1
\QuadDec_Y:bQuadDec:state_0\/main_0  macrocell95   3855   5105  33052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_0\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1260\/q
Path End       : \QuadDec_Y:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_Y:bQuadDec:state_1\/clock_0
Path slack     : 33060p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5097
-------------------------------------   ---- 
End-of-path arrival time (ps)           5097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1260\/clock_0                               macrocell92         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1260\/q               macrocell92   1250   1250  16560  RISE       1
\QuadDec_Y:bQuadDec:state_1\/main_0  macrocell94   3847   5097  33060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_1\/clock_0                       macrocell94         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:error\/q
Path End       : \QuadDec_Y:Net_1203\/main_2
Capture Clock  : \QuadDec_Y:Net_1203\/clock_0
Path slack     : 33129p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5028
-------------------------------------   ---- 
End-of-path arrival time (ps)           5028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:error\/clock_0                         macrocell93         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:error\/q  macrocell93   1250   1250  22405  RISE       1
\QuadDec_Y:Net_1203\/main_2   macrocell89   3778   5028  33129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1203\/clock_0                               macrocell89         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:error\/q
Path End       : \QuadDec_Y:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_Y:bQuadDec:error\/clock_0
Path slack     : 33129p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5028
-------------------------------------   ---- 
End-of-path arrival time (ps)           5028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:error\/clock_0                         macrocell93         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:error\/q       macrocell93   1250   1250  22405  RISE       1
\QuadDec_Y:bQuadDec:error\/main_3  macrocell93   3778   5028  33129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:error\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_TZ:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0
Path slack     : 33134p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           5022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_B_filt\/q       macrocell63   1250   1250  17983  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/main_3  macrocell63   3772   5022  33134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_TZ:Net_1251\/main_3
Capture Clock  : \QuadDec_TZ:Net_1251\/clock_0
Path slack     : 33139p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5017
-------------------------------------   ---- 
End-of-path arrival time (ps)           5017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_B_filt\/q  macrocell63   1250   1250  17983  RISE       1
\QuadDec_TZ:Net_1251\/main_3         macrocell54   3767   5017  33139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1251\/clock_0                              macrocell54         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_TZ:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_TZ:bQuadDec:state_1\/clock_0
Path slack     : 33139p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5017
-------------------------------------   ---- 
End-of-path arrival time (ps)           5017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_B_filt\/q   macrocell63   1250   1250  17983  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/main_2  macrocell66   3767   5017  33139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_TZ:Net_1203\/main_1
Capture Clock  : \QuadDec_TZ:Net_1203\/clock_0
Path slack     : 33141p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5015
-------------------------------------   ---- 
End-of-path arrival time (ps)           5015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_B_filt\/q  macrocell63   1250   1250  17983  RISE       1
\QuadDec_TZ:Net_1203\/main_1         macrocell61   3765   5015  33141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1203\/clock_0                              macrocell61         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_TZ:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_TZ:bQuadDec:state_0\/clock_0
Path slack     : 33141p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5015
-------------------------------------   ---- 
End-of-path arrival time (ps)           5015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_B_filt\/q   macrocell63   1250   1250  17983  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/main_2  macrocell67   3765   5015  33141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1260\/q
Path End       : \QuadDec_X:Net_1260\/main_0
Capture Clock  : \QuadDec_X:Net_1260\/clock_0
Path slack     : 33141p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5015
-------------------------------------   ---- 
End-of-path arrival time (ps)           5015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1260\/q       macrocell78   1250   1250  15408  RISE       1
\QuadDec_X:Net_1260\/main_0  macrocell78   3765   5015  33141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1260\/q
Path End       : \QuadDec_TZ:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_TZ:bQuadDec:state_0\/clock_0
Path slack     : 33148p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5008
-------------------------------------   ---- 
End-of-path arrival time (ps)           5008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1260\/clock_0                              macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1260\/q               macrocell64   1250   1250  17787  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/main_0  macrocell67   3758   5008  33148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1260\/q
Path End       : \QuadDec_TZ:Net_1251\/main_1
Capture Clock  : \QuadDec_TZ:Net_1251\/clock_0
Path slack     : 33149p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5007
-------------------------------------   ---- 
End-of-path arrival time (ps)           5007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1260\/clock_0                              macrocell64         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1260\/q       macrocell64   1250   1250  17787  RISE       1
\QuadDec_TZ:Net_1251\/main_1  macrocell54   3757   5007  33149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1251\/clock_0                              macrocell54         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1260\/q
Path End       : \QuadDec_TZ:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_TZ:bQuadDec:state_1\/clock_0
Path slack     : 33149p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5007
-------------------------------------   ---- 
End-of-path arrival time (ps)           5007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1260\/clock_0                              macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1260\/q               macrocell64   1250   1250  17787  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/main_0  macrocell66   3757   5007  33149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1260\/q
Path End       : \QuadDec_TZ:Net_1260\/main_0
Capture Clock  : \QuadDec_TZ:Net_1260\/clock_0
Path slack     : 33153p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5004
-------------------------------------   ---- 
End-of-path arrival time (ps)           5004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1260\/clock_0                              macrocell64         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1260\/q       macrocell64   1250   1250  17787  RISE       1
\QuadDec_TZ:Net_1260\/main_0  macrocell64   3754   5004  33153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1260\/clock_0                              macrocell64         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Y:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_Y:bQuadDec:quad_B_filt\/clock_0
Path slack     : 33300p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4857
-------------------------------------   ---- 
End-of-path arrival time (ps)           4857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_B_filt\/q       macrocell91   1250   1250  23589  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/main_3  macrocell91   3607   4857  33300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/clock_0                   macrocell91         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1260\/q
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 33318p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Recovery time                                                            0
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8348
-------------------------------------   ---- 
End-of-path arrival time (ps)           8348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1260\/clock_0                              macrocell64         0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1260\/q                             macrocell64    1250   1250  17787  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell1   7098   8348  33318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:error\/q
Path End       : \QuadDec_X:Net_1203\/main_2
Capture Clock  : \QuadDec_X:Net_1203\/clock_0
Path slack     : 33360p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4796
-------------------------------------   ---- 
End-of-path arrival time (ps)           4796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:error\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:error\/q  macrocell79   1250   1250  23557  RISE       1
\QuadDec_X:Net_1203\/main_2   macrocell75   3546   4796  33360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1203\/clock_0                               macrocell75         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:error\/q
Path End       : \QuadDec_X:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_X:bQuadDec:state_1\/clock_0
Path slack     : 33360p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4796
-------------------------------------   ---- 
End-of-path arrival time (ps)           4796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:error\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:error\/q         macrocell79   1250   1250  23557  RISE       1
\QuadDec_X:bQuadDec:state_1\/main_3  macrocell80   3546   4796  33360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_1\/clock_0                       macrocell80         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:state_1\/q
Path End       : \QuadDec_X:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_X:bQuadDec:error\/clock_0
Path slack     : 33382p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4774
-------------------------------------   ---- 
End-of-path arrival time (ps)           4774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_1\/clock_0                       macrocell80         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:state_1\/q     macrocell80   1250   1250  23690  RISE       1
\QuadDec_X:bQuadDec:error\/main_4  macrocell79   3524   4774  33382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:error\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_TZ:Net_1251\/main_2
Capture Clock  : \QuadDec_TZ:Net_1251\/clock_0
Path slack     : 33410p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4746
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_A_filt\/q  macrocell62   1250   1250  17516  RISE       1
\QuadDec_TZ:Net_1251\/main_2         macrocell54   3496   4746  33410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1251\/clock_0                              macrocell54         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_TZ:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_TZ:bQuadDec:state_1\/clock_0
Path slack     : 33410p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4746
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_A_filt\/q   macrocell62   1250   1250  17516  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/main_1  macrocell66   3496   4746  33410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:error\/q
Path End       : \QuadDec_TZ:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_TZ:bQuadDec:Stsreg\/clock
Path slack     : 33425p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7742
-------------------------------------   ---- 
End-of-path arrival time (ps)           7742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:error\/clock_0                        macrocell65         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:error\/q          macrocell65    1250   1250  20309  RISE       1
\QuadDec_TZ:bQuadDec:Stsreg\/status_3  statusicell2   6492   7742  33425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:Stsreg\/clock                         statusicell2        0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_X:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_X:bQuadDec:quad_A_filt\/clock_0
Path slack     : 33470p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4686
-------------------------------------   ---- 
End-of-path arrival time (ps)           4686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_A_filt\/q       macrocell76   1250   1250  21581  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/main_3  macrocell76   3436   4686  33470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1251\/q
Path End       : \QuadDec_X:Net_1251\/main_0
Capture Clock  : \QuadDec_X:Net_1251\/clock_0
Path slack     : 33484p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4673
-------------------------------------   ---- 
End-of-path arrival time (ps)           4673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1251\/clock_0                               macrocell68         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1251\/q       macrocell68   1250   1250  27629  RISE       1
\QuadDec_X:Net_1251\/main_0  macrocell68   3423   4673  33484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1251\/clock_0                               macrocell68         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1251\/q
Path End       : \QuadDec_Y:Net_1251\/main_0
Capture Clock  : \QuadDec_Y:Net_1251\/clock_0
Path slack     : 33488p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4668
-------------------------------------   ---- 
End-of-path arrival time (ps)           4668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1251\/clock_0                               macrocell82         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1251\/q       macrocell82   1250   1250  23493  RISE       1
\QuadDec_Y:Net_1251\/main_0  macrocell82   3418   4668  33488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1251\/clock_0                               macrocell82         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_X:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_X:bQuadDec:quad_B_filt\/clock_0
Path slack     : 33499p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4658
-------------------------------------   ---- 
End-of-path arrival time (ps)           4658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/clock_0                   macrocell77         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_B_filt\/q       macrocell77   1250   1250  21203  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/main_3  macrocell77   3408   4658  33499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/clock_0                   macrocell77         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:state_0\/q
Path End       : \QuadDec_X:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_X:bQuadDec:state_0\/clock_0
Path slack     : 33513p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_0\/clock_0                       macrocell81         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:state_0\/q       macrocell81   1250   1250  21916  RISE       1
\QuadDec_X:bQuadDec:state_0\/main_5  macrocell81   3394   4644  33513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_0\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1251\/q
Path End       : \QuadDec_TZ:Net_1251\/main_0
Capture Clock  : \QuadDec_TZ:Net_1251\/clock_0
Path slack     : 33748p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4409
-------------------------------------   ---- 
End-of-path arrival time (ps)           4409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1251\/clock_0                              macrocell54         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1251\/q       macrocell54   1250   1250  18106  RISE       1
\QuadDec_TZ:Net_1251\/main_0  macrocell54   3159   4409  33748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1251\/clock_0                              macrocell54         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:error\/q
Path End       : \QuadDec_X:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_X:bQuadDec:Stsreg\/clock
Path slack     : 33913p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7254
-------------------------------------   ---- 
End-of-path arrival time (ps)           7254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:error\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:error\/q          macrocell79    1250   1250  23557  RISE       1
\QuadDec_X:bQuadDec:Stsreg\/status_3  statusicell4   6004   7254  33913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:Stsreg\/clock                          statusicell4        0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1203\/q
Path End       : \QuadDec_X:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 33965p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4192
-------------------------------------   ---- 
End-of-path arrival time (ps)           4192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1203\/clock_0                               macrocell75         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1203\/q                              macrocell75   1250   1250  22144  RISE       1
\QuadDec_X:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell74   2942   4192  33965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:count_stored_i\/clock_0        macrocell74         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_X:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_X:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 34007p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4149
-------------------------------------   ---- 
End-of-path arrival time (ps)           4149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_delayed_0\/clock_0              macrocell42         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_A_delayed_0\/q       macrocell42   1250   1250  34007  RISE       1
\QuadDec_X:bQuadDec:quad_A_delayed_1\/main_0  macrocell43   2899   4149  34007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_delayed_1\/clock_0              macrocell43         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_X:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_X:bQuadDec:quad_A_filt\/clock_0
Path slack     : 34007p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4149
-------------------------------------   ---- 
End-of-path arrival time (ps)           4149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_delayed_0\/clock_0              macrocell42         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_A_delayed_0\/q  macrocell42   1250   1250  34007  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/main_0  macrocell76   2899   4149  34007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1203\/q
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 34064p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4093
-------------------------------------   ---- 
End-of-path arrival time (ps)           4093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1203\/clock_0                              macrocell61         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1203\/q                              macrocell61   1250   1250  22252  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell60   2843   4093  34064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:count_stored_i\/clock_0       macrocell60         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_Y:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_Y:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 34099p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4057
-------------------------------------   ---- 
End-of-path arrival time (ps)           4057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_delayed_1\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_A_delayed_1\/q       macrocell49   1250   1250  34099  RISE       1
\QuadDec_Y:bQuadDec:quad_A_delayed_2\/main_0  macrocell50   2807   4057  34099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_delayed_2\/clock_0              macrocell50         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_Y:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_Y:bQuadDec:quad_A_filt\/clock_0
Path slack     : 34104p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_delayed_1\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_A_delayed_1\/q  macrocell49   1250   1250  34099  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/main_1  macrocell90   2802   4052  34104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/clock_0                   macrocell90         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:error\/q
Path End       : \QuadDec_X:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_X:bQuadDec:error\/clock_0
Path slack     : 34277p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3879
-------------------------------------   ---- 
End-of-path arrival time (ps)           3879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:error\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:error\/q       macrocell79   1250   1250  23557  RISE       1
\QuadDec_X:bQuadDec:error\/main_3  macrocell79   2629   3879  34277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:error\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:state_1\/q
Path End       : \QuadDec_X:Net_1203\/main_3
Capture Clock  : \QuadDec_X:Net_1203\/clock_0
Path slack     : 34286p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_1\/clock_0                       macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:state_1\/q  macrocell80   1250   1250  23690  RISE       1
\QuadDec_X:Net_1203\/main_3     macrocell75   2621   3871  34286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1203\/clock_0                               macrocell75         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:state_1\/q
Path End       : \QuadDec_X:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_X:bQuadDec:state_1\/clock_0
Path slack     : 34286p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_1\/clock_0                       macrocell80         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:state_1\/q       macrocell80   1250   1250  23690  RISE       1
\QuadDec_X:bQuadDec:state_1\/main_4  macrocell80   2621   3871  34286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_1\/clock_0                       macrocell80         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_Y:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_Y:bQuadDec:quad_A_filt\/clock_0
Path slack     : 34594p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_delayed_2\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_A_delayed_2\/q  macrocell50   1250   1250  34594  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/main_2  macrocell90   2312   3562  34594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/clock_0                   macrocell90         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_X:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_X:bQuadDec:quad_A_filt\/clock_0
Path slack     : 34597p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_delayed_2\/clock_0              macrocell44         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_A_delayed_2\/q  macrocell44   1250   1250  34597  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/main_2  macrocell76   2310   3560  34597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_X:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_X:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 34602p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_delayed_1\/clock_0              macrocell43         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_A_delayed_1\/q       macrocell43   1250   1250  34602  RISE       1
\QuadDec_X:bQuadDec:quad_A_delayed_2\/main_0  macrocell44   2305   3555  34602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_delayed_2\/clock_0              macrocell44         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_X:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_X:bQuadDec:quad_A_filt\/clock_0
Path slack     : 34602p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_delayed_1\/clock_0              macrocell43         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_A_delayed_1\/q  macrocell43   1250   1250  34602  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/main_1  macrocell76   2305   3555  34602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_Y:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_Y:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 34604p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_delayed_0\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_A_delayed_0\/q       macrocell48   1250   1250  34604  RISE       1
\QuadDec_Y:bQuadDec:quad_A_delayed_1\/main_0  macrocell49   2303   3553  34604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_delayed_1\/clock_0              macrocell49         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_Y:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_Y:bQuadDec:quad_A_filt\/clock_0
Path slack     : 34604p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_delayed_0\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_A_delayed_0\/q  macrocell48   1250   1250  34604  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/main_0  macrocell90   2303   3553  34604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/clock_0                   macrocell90         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_Y:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_Y:bQuadDec:quad_B_filt\/clock_0
Path slack     : 34607p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_delayed_2\/clock_0              macrocell53         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_B_delayed_2\/q  macrocell53   1250   1250  34607  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/main_2  macrocell91   2300   3550  34607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/clock_0                   macrocell91         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_X:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_X:bQuadDec:quad_B_filt\/clock_0
Path slack     : 34610p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_delayed_2\/clock_0              macrocell47         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_B_delayed_2\/q  macrocell47   1250   1250  34610  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/main_2  macrocell77   2297   3547  34610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/clock_0                   macrocell77         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1203\/q
Path End       : \QuadDec_Y:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 34611p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1203\/clock_0                               macrocell89         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1203\/q                              macrocell89   1250   1250  22641  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell88   2295   3545  34611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:count_stored_i\/clock_0        macrocell88         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_Y:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_Y:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 34618p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_delayed_1\/clock_0              macrocell52         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_B_delayed_1\/q       macrocell52   1250   1250  34618  RISE       1
\QuadDec_Y:bQuadDec:quad_B_delayed_2\/main_0  macrocell53   2289   3539  34618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_delayed_2\/clock_0              macrocell53         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_Y:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_Y:bQuadDec:quad_B_filt\/clock_0
Path slack     : 34618p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_delayed_1\/clock_0              macrocell52         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_B_delayed_1\/q  macrocell52   1250   1250  34618  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/main_1  macrocell91   2289   3539  34618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/clock_0                   macrocell91         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_TZ:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 34650p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3506
-------------------------------------   ---- 
End-of-path arrival time (ps)           3506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_delayed_1\/clock_0             macrocell40         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_B_delayed_1\/q       macrocell40   1250   1250  34650  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_delayed_2\/main_0  macrocell41   2256   3506  34650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_delayed_2\/clock_0             macrocell41         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_TZ:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0
Path slack     : 34650p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3506
-------------------------------------   ---- 
End-of-path arrival time (ps)           3506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_delayed_1\/clock_0             macrocell40         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_B_delayed_1\/q  macrocell40   1250   1250  34650  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/main_1  macrocell63   2256   3506  34650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_TZ:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 34654p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3503
-------------------------------------   ---- 
End-of-path arrival time (ps)           3503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_delayed_0\/clock_0             macrocell39         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_B_delayed_0\/q       macrocell39   1250   1250  34654  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_delayed_1\/main_0  macrocell40   2253   3503  34654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_delayed_1\/clock_0             macrocell40         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_TZ:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0
Path slack     : 34654p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3503
-------------------------------------   ---- 
End-of-path arrival time (ps)           3503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_delayed_0\/clock_0             macrocell39         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_B_delayed_0\/q  macrocell39   1250   1250  34654  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/main_0  macrocell63   2253   3503  34654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_TZ:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 34660p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3496
-------------------------------------   ---- 
End-of-path arrival time (ps)           3496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_delayed_1\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_A_delayed_1\/q       macrocell37   1250   1250  34660  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_delayed_2\/main_0  macrocell38   2246   3496  34660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_delayed_2\/clock_0             macrocell38         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_TZ:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0
Path slack     : 34660p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3496
-------------------------------------   ---- 
End-of-path arrival time (ps)           3496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_delayed_1\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_A_delayed_1\/q  macrocell37   1250   1250  34660  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/main_1  macrocell62   2246   3496  34660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0                  macrocell62         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_TZ:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0
Path slack     : 34675p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3482
-------------------------------------   ---- 
End-of-path arrival time (ps)           3482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_delayed_2\/clock_0             macrocell41         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_B_delayed_2\/q  macrocell41   1250   1250  34675  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/main_2  macrocell63   2232   3482  34675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_TZ:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 34681p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3476
-------------------------------------   ---- 
End-of-path arrival time (ps)           3476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_delayed_0\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_A_delayed_0\/q       macrocell36   1250   1250  34681  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_delayed_1\/main_0  macrocell37   2226   3476  34681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_delayed_1\/clock_0             macrocell37         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_TZ:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0
Path slack     : 34681p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3476
-------------------------------------   ---- 
End-of-path arrival time (ps)           3476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_delayed_0\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_A_delayed_0\/q  macrocell36   1250   1250  34681  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/main_0  macrocell62   2226   3476  34681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0                  macrocell62         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_TZ:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0
Path slack     : 34683p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3474
-------------------------------------   ---- 
End-of-path arrival time (ps)           3474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_delayed_2\/clock_0             macrocell38         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_A_delayed_2\/q  macrocell38   1250   1250  34683  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/main_2  macrocell62   2224   3474  34683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0                  macrocell62         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 484667p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -8480
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             491520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6853
-------------------------------------   ---- 
End-of-path arrival time (ps)           6853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1

Data path
pin name                          model name     delay     AT   slack  edge  Fanout
--------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q            macrocell99     1250   1250  484667  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell7   5603   6853  484667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell7       0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 485009p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -8480
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             491520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6511
-------------------------------------   ---- 
End-of-path arrival time (ps)           6511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1

Data path
pin name                          model name     delay     AT   slack  edge  Fanout
--------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q            macrocell98     1250   1250  485009  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell7   5261   6511  485009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell7       0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 485147p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2850
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12003
-------------------------------------   ----- 
End-of-path arrival time (ps)           12003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name     delay     AT   slack  edge  Fanout
--------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0   count7cell      1940   1940  485147  RISE       1
\SPIM:BSPIM:load_rx_data\/main_4  macrocell23     3517   5457  485147  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell23     3350   8807  485147  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell7   3197  12003  485147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell7       0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPIM:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM:BSPIM:RxStsReg\/clock
Path slack     : 485775p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13725
-------------------------------------   ----- 
End-of-path arrival time (ps)           13725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell7       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell7   3580   3580  485775  RISE       1
\SPIM:BSPIM:rx_status_6\/main_5          macrocell26     2301   5881  485775  RISE       1
\SPIM:BSPIM:rx_status_6\/q               macrocell26     3350   9231  485775  RISE       1
\SPIM:BSPIM:RxStsReg\/status_6           statusicell8    4494  13725  485775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:RxStsReg\/clock                                statusicell8        0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM:BSPIM:TxStsReg\/clock
Path slack     : 486150p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13350
-------------------------------------   ----- 
End-of-path arrival time (ps)           13350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0   count7cell     1940   1940  485147  RISE       1
\SPIM:BSPIM:load_rx_data\/main_4  macrocell23    3517   5457  485147  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell23    3350   8807  485147  RISE       1
\SPIM:BSPIM:TxStsReg\/status_3    statusicell7   4543  13350  486150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:TxStsReg\/clock                                statusicell7        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 486719p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -8480
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             491520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4801
-------------------------------------   ---- 
End-of-path arrival time (ps)           4801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1

Data path
pin name                          model name     delay     AT   slack  edge  Fanout
--------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q            macrocell100    1250   1250  486719  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell7   3551   4801  486719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell7       0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM:BSPIM:TxStsReg\/clock
Path slack     : 487046p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12454
-------------------------------------   ----- 
End-of-path arrival time (ps)           12454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q           macrocell99    1250   1250  484667  RISE       1
\SPIM:BSPIM:tx_status_0\/main_1  macrocell24    4923   6173  487046  RISE       1
\SPIM:BSPIM:tx_status_0\/q       macrocell24    3350   9523  487046  RISE       1
\SPIM:BSPIM:TxStsReg\/status_0   statusicell7   2931  12454  487046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:TxStsReg\/clock                                statusicell7        0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_9517/main_0
Capture Clock  : Net_9517/clock_0
Path slack     : 487708p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8782
-------------------------------------   ---- 
End-of-path arrival time (ps)           8782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell98    1250   1250  485009  RISE       1
Net_9517/main_0         macrocell101   7532   8782  487708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_9517/clock_0                                           macrocell101        0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_0\/main_1
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 488304p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8186
-------------------------------------   ---- 
End-of-path arrival time (ps)           8186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell99    1250   1250  484667  RISE       1
\SPIM:BSPIM:state_0\/main_1  macrocell100   6936   8186  488304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 488304p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8186
-------------------------------------   ---- 
End-of-path arrival time (ps)           8186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q         macrocell99    1250   1250  484667  RISE       1
\SPIM:BSPIM:load_cond\/main_1  macrocell102   6936   8186  488304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell102        0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_0\/main_0
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 488635p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7855
-------------------------------------   ---- 
End-of-path arrival time (ps)           7855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell98    1250   1250  485009  RISE       1
\SPIM:BSPIM:state_0\/main_0  macrocell100   6605   7855  488635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 488635p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7855
-------------------------------------   ---- 
End-of-path arrival time (ps)           7855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q         macrocell98    1250   1250  485009  RISE       1
\SPIM:BSPIM:load_cond\/main_0  macrocell102   6605   7855  488635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell102        0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_9517/main_1
Capture Clock  : Net_9517/clock_0
Path slack     : 488643p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7847
-------------------------------------   ---- 
End-of-path arrival time (ps)           7847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell99    1250   1250  484667  RISE       1
Net_9517/main_1         macrocell101   6597   7847  488643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_9517/clock_0                                           macrocell101        0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_2\/main_8
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 488751p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7739
-------------------------------------   ---- 
End-of-path arrival time (ps)           7739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell7       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  488751  RISE       1
\SPIM:BSPIM:state_2\/main_8              macrocell98     4159   7739  488751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_1\/main_8
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 488751p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7739
-------------------------------------   ---- 
End-of-path arrival time (ps)           7739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell7       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  488751  RISE       1
\SPIM:BSPIM:state_1\/main_8              macrocell99     4159   7739  488751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_6749/main_4
Capture Clock  : Net_6749/clock_0
Path slack     : 488806p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7684
-------------------------------------   ---- 
End-of-path arrival time (ps)           7684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell7       0      0  RISE       1

Data path
pin name                        model name     delay     AT   slack  edge  Fanout
------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/so_comb  datapathcell7   5360   5360  488806  RISE       1
Net_6749/main_4                 macrocell97     2324   7684  488806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_6749/clock_0                                           macrocell97         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_6050/main_1
Capture Clock  : Net_6050/clock_0
Path slack     : 489088p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7402
-------------------------------------   ---- 
End-of-path arrival time (ps)           7402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell99   1250   1250  484667  RISE       1
Net_6050/main_1         macrocell96   6152   7402  489088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_6050/clock_0                                           macrocell96         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 489088p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7402
-------------------------------------   ---- 
End-of-path arrival time (ps)           7402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q          macrocell99    1250   1250  484667  RISE       1
\SPIM:BSPIM:cnt_enable\/main_1  macrocell103   6152   7402  489088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell103        0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_6050/main_0
Capture Clock  : Net_6050/clock_0
Path slack     : 489422p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7068
-------------------------------------   ---- 
End-of-path arrival time (ps)           7068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell98   1250   1250  485009  RISE       1
Net_6050/main_0         macrocell96   5818   7068  489422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_6050/clock_0                                           macrocell96         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 489422p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7068
-------------------------------------   ---- 
End-of-path arrival time (ps)           7068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q          macrocell98    1250   1250  485009  RISE       1
\SPIM:BSPIM:cnt_enable\/main_0  macrocell103   5818   7068  489422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell103        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_0\/main_8
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 489644p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6846
-------------------------------------   ---- 
End-of-path arrival time (ps)           6846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell7       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  488751  RISE       1
\SPIM:BSPIM:state_0\/main_8              macrocell100    3266   6846  489644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_2\/main_7
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 489698p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6792
-------------------------------------   ---- 
End-of-path arrival time (ps)           6792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  485147  RISE       1
\SPIM:BSPIM:state_2\/main_7      macrocell98   4852   6792  489698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_1\/main_7
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 489698p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6792
-------------------------------------   ---- 
End-of-path arrival time (ps)           6792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  485147  RISE       1
\SPIM:BSPIM:state_1\/main_7      macrocell99   4852   6792  489698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:cnt_enable\/q
Path End       : \SPIM:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM:BSPIM:BitCounter\/clock
Path slack     : 490222p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -4060
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             495940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5718
-------------------------------------   ---- 
End-of-path arrival time (ps)           5718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell103        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:cnt_enable\/q       macrocell103   1250   1250  490222  RISE       1
\SPIM:BSPIM:BitCounter\/enable  count7cell     4468   5718  490222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_6749/main_2
Capture Clock  : Net_6749/clock_0
Path slack     : 490317p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6173
-------------------------------------   ---- 
End-of-path arrival time (ps)           6173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell99   1250   1250  484667  RISE       1
Net_6749/main_2         macrocell97   4923   6173  490317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_6749/clock_0                                           macrocell97         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_2\/main_2
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 490621p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5869
-------------------------------------   ---- 
End-of-path arrival time (ps)           5869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell100   1250   1250  486719  RISE       1
\SPIM:BSPIM:state_2\/main_2  macrocell98    4619   5869  490621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_1\/main_2
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 490621p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5869
-------------------------------------   ---- 
End-of-path arrival time (ps)           5869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell100   1250   1250  486719  RISE       1
\SPIM:BSPIM:state_1\/main_2  macrocell99    4619   5869  490621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_6749/main_1
Capture Clock  : Net_6749/clock_0
Path slack     : 490645p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5845
-------------------------------------   ---- 
End-of-path arrival time (ps)           5845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell98   1250   1250  485009  RISE       1
Net_6749/main_1         macrocell97   4595   5845  490645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_6749/clock_0                                           macrocell97         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_0\/main_4
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 490778p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5712
-------------------------------------   ---- 
End-of-path arrival time (ps)           5712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell     1940   1940  485692  RISE       1
\SPIM:BSPIM:state_0\/main_4      macrocell100   3772   5712  490778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 490778p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5712
-------------------------------------   ---- 
End-of-path arrival time (ps)           5712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell     1940   1940  485692  RISE       1
\SPIM:BSPIM:load_cond\/main_4    macrocell102   3772   5712  490778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell102        0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_0\/main_3
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 490781p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5709
-------------------------------------   ---- 
End-of-path arrival time (ps)           5709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell     1940   1940  485684  RISE       1
\SPIM:BSPIM:state_0\/main_3      macrocell100   3769   5709  490781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 490781p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5709
-------------------------------------   ---- 
End-of-path arrival time (ps)           5709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell     1940   1940  485684  RISE       1
\SPIM:BSPIM:load_cond\/main_3    macrocell102   3769   5709  490781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell102        0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_0\/main_7
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 490804p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5686
-------------------------------------   ---- 
End-of-path arrival time (ps)           5686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell     1940   1940  485147  RISE       1
\SPIM:BSPIM:state_0\/main_7      macrocell100   3746   5686  490804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 490804p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5686
-------------------------------------   ---- 
End-of-path arrival time (ps)           5686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell     1940   1940  485147  RISE       1
\SPIM:BSPIM:load_cond\/main_7    macrocell102   3746   5686  490804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell102        0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_2\/main_4
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 490814p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5676
-------------------------------------   ---- 
End-of-path arrival time (ps)           5676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  485692  RISE       1
\SPIM:BSPIM:state_2\/main_4      macrocell98   3736   5676  490814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_1\/main_4
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 490814p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5676
-------------------------------------   ---- 
End-of-path arrival time (ps)           5676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  485692  RISE       1
\SPIM:BSPIM:state_1\/main_4      macrocell99   3736   5676  490814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_2\/main_3
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 490828p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5662
-------------------------------------   ---- 
End-of-path arrival time (ps)           5662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  485684  RISE       1
\SPIM:BSPIM:state_2\/main_3      macrocell98   3722   5662  490828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_1\/main_3
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 490828p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5662
-------------------------------------   ---- 
End-of-path arrival time (ps)           5662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  485684  RISE       1
\SPIM:BSPIM:state_1\/main_3      macrocell99   3722   5662  490828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_0\/main_6
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 490971p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5519
-------------------------------------   ---- 
End-of-path arrival time (ps)           5519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell     1940   1940  486015  RISE       1
\SPIM:BSPIM:state_0\/main_6      macrocell100   3579   5519  490971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 490971p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5519
-------------------------------------   ---- 
End-of-path arrival time (ps)           5519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell     1940   1940  486015  RISE       1
\SPIM:BSPIM:load_cond\/main_6    macrocell102   3579   5519  490971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell102        0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:cnt_enable\/main_7
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 491033p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5457
-------------------------------------   ---- 
End-of-path arrival time (ps)           5457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell     1940   1940  485147  RISE       1
\SPIM:BSPIM:cnt_enable\/main_7   macrocell103   3517   5457  491033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell103        0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_0\/main_5
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 491116p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5374
-------------------------------------   ---- 
End-of-path arrival time (ps)           5374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell     1940   1940  486024  RISE       1
\SPIM:BSPIM:state_0\/main_5      macrocell100   3434   5374  491116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 491116p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5374
-------------------------------------   ---- 
End-of-path arrival time (ps)           5374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell     1940   1940  486024  RISE       1
\SPIM:BSPIM:load_cond\/main_5    macrocell102   3434   5374  491116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell102        0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_2\/main_6
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 491143p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5347
-------------------------------------   ---- 
End-of-path arrival time (ps)           5347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  486015  RISE       1
\SPIM:BSPIM:state_2\/main_6      macrocell98   3407   5347  491143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_1\/main_6
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 491143p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5347
-------------------------------------   ---- 
End-of-path arrival time (ps)           5347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  486015  RISE       1
\SPIM:BSPIM:state_1\/main_6      macrocell99   3407   5347  491143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_2\/main_5
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 491150p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5340
-------------------------------------   ---- 
End-of-path arrival time (ps)           5340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  486024  RISE       1
\SPIM:BSPIM:state_2\/main_5      macrocell98   3400   5340  491150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_1\/main_5
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 491150p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5340
-------------------------------------   ---- 
End-of-path arrival time (ps)           5340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  486024  RISE       1
\SPIM:BSPIM:state_1\/main_5      macrocell99   3400   5340  491150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 491571p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4919
-------------------------------------   ---- 
End-of-path arrival time (ps)           4919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell     1940   1940  485684  RISE       1
\SPIM:BSPIM:cnt_enable\/main_3   macrocell103   2979   4919  491571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell103        0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:cnt_enable\/main_4
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 491579p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4911
-------------------------------------   ---- 
End-of-path arrival time (ps)           4911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell     1940   1940  485692  RISE       1
\SPIM:BSPIM:cnt_enable\/main_4   macrocell103   2971   4911  491579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell103        0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_6050/main_2
Capture Clock  : Net_6050/clock_0
Path slack     : 491701p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4789
-------------------------------------   ---- 
End-of-path arrival time (ps)           4789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell100   1250   1250  486719  RISE       1
Net_6050/main_2         macrocell96    3539   4789  491701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_6050/clock_0                                           macrocell96         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 491701p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4789
-------------------------------------   ---- 
End-of-path arrival time (ps)           4789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q          macrocell100   1250   1250  486719  RISE       1
\SPIM:BSPIM:cnt_enable\/main_2  macrocell103   3539   4789  491701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell103        0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_6749/main_3
Capture Clock  : Net_6749/clock_0
Path slack     : 491724p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4766
-------------------------------------   ---- 
End-of-path arrival time (ps)           4766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell100   1250   1250  486719  RISE       1
Net_6749/main_3         macrocell97    3516   4766  491724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_6749/clock_0                                           macrocell97         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:cnt_enable\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_8
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 491752p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell103        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:cnt_enable\/q       macrocell103   1250   1250  490222  RISE       1
\SPIM:BSPIM:cnt_enable\/main_8  macrocell103   3488   4738  491752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell103        0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_6749/q
Path End       : Net_6749/main_0
Capture Clock  : Net_6749/clock_0
Path slack     : 491774p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4716
-------------------------------------   ---- 
End-of-path arrival time (ps)           4716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_6749/clock_0                                           macrocell97         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
Net_6749/q       macrocell97   1250   1250  491774  RISE       1
Net_6749/main_0  macrocell97   3466   4716  491774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_6749/clock_0                                           macrocell97         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:cnt_enable\/main_6
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 491902p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4588
-------------------------------------   ---- 
End-of-path arrival time (ps)           4588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell     1940   1940  486015  RISE       1
\SPIM:BSPIM:cnt_enable\/main_6   macrocell103   2648   4588  491902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell103        0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:cnt_enable\/main_5
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 491911p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4579
-------------------------------------   ---- 
End-of-path arrival time (ps)           4579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell     1940   1940  486024  RISE       1
\SPIM:BSPIM:cnt_enable\/main_5   macrocell103   2639   4579  491911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell103        0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_9517/main_2
Capture Clock  : Net_9517/clock_0
Path slack     : 492013p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4477
-------------------------------------   ---- 
End-of-path arrival time (ps)           4477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell100   1250   1250  486719  RISE       1
Net_9517/main_2         macrocell101   3227   4477  492013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_9517/clock_0                                           macrocell101        0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_2\/main_1
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 492151p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4339
-------------------------------------   ---- 
End-of-path arrival time (ps)           4339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell99   1250   1250  484667  RISE       1
\SPIM:BSPIM:state_2\/main_1  macrocell98   3089   4339  492151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_1\/main_1
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 492151p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4339
-------------------------------------   ---- 
End-of-path arrival time (ps)           4339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell99   1250   1250  484667  RISE       1
\SPIM:BSPIM:state_1\/main_1  macrocell99   3089   4339  492151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_2\/main_0
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 492324p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell98   1250   1250  485009  RISE       1
\SPIM:BSPIM:state_2\/main_0  macrocell98   2916   4166  492324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_1\/main_0
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 492324p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell98   1250   1250  485009  RISE       1
\SPIM:BSPIM:state_1\/main_0  macrocell99   2916   4166  492324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:load_cond\/q
Path End       : \SPIM:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 492933p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell102        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:load_cond\/q       macrocell102   1250   1250  492933  RISE       1
\SPIM:BSPIM:load_cond\/main_8  macrocell102   2307   3557  492933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell102        0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_0\/main_2
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 492941p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell100   1250   1250  486719  RISE       1
\SPIM:BSPIM:state_0\/main_2  macrocell100   2299   3549  492941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 492941p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q         macrocell100   1250   1250  486719  RISE       1
\SPIM:BSPIM:load_cond\/main_2  macrocell102   2299   3549  492941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell102        0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_9517/q
Path End       : Net_9517/main_3
Capture Clock  : Net_9517/clock_0
Path slack     : 492948p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_9517/clock_0                                           macrocell101        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
Net_9517/q       macrocell101   1250   1250  492948  RISE       1
Net_9517/main_3  macrocell101   2292   3542  492948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_9517/clock_0                                           macrocell101        0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_3\/q
Path End       : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock
Path slack     : 1064692p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -5360
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13282
-------------------------------------   ----- 
End-of-path arrival time (ps)           13282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1

Data path
pin name                                     model name    delay     AT    slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_3\/q            macrocell113   1250   1250  1064692  RISE       1
\UART_PCB_LOG:BUART:rx_counter_load\/main_2  macrocell31    6361   7611  1064692  RISE       1
\UART_PCB_LOG:BUART:rx_counter_load\/q       macrocell31    3350  10961  1064692  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/load   count7cell     2321  13282  1064692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_1\/q
Path End       : \UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1066760p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -6190
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10383
-------------------------------------   ----- 
End-of-path arrival time (ps)           10383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/clock_0                    macrocell106        0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_1\/q                      macrocell106    1250   1250  1066760  RISE       1
\UART_PCB_LOG:BUART:counter_load_not\/main_0           macrocell28     3474   4724  1066760  RISE       1
\UART_PCB_LOG:BUART:counter_load_not\/q                macrocell28     3350   8074  1066760  RISE       1
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell9   2309  10383  1066760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell9       0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_PCB_LOG:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_PCB_LOG:BUART:sTX:TxSts\/clock
Path slack     : 1068809p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                  -500
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14024
-------------------------------------   ----- 
End-of-path arrival time (ps)           14024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:TxShifter:u0\/clock                datapathcell8       0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  1068809  RISE       1
\UART_PCB_LOG:BUART:tx_status_0\/main_3                 macrocell29     4771   8351  1068809  RISE       1
\UART_PCB_LOG:BUART:tx_status_0\/q                      macrocell29     3350  11701  1068809  RISE       1
\UART_PCB_LOG:BUART:sTX:TxSts\/status_0                 statusicell9    2323  14024  1068809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:TxSts\/clock                       statusicell9        0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PCB_LOG:BUART:rx_state_0\/main_5
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1069380p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10444
-------------------------------------   ----- 
End-of-path arrival time (ps)           10444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  1069380  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/main_5         macrocell111   8504  10444  1069380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PCB_LOG:BUART:rx_state_3\/main_5
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1069380p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10444
-------------------------------------   ----- 
End-of-path arrival time (ps)           10444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  1069380  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/main_5         macrocell113   8504  10444  1069380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069674p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7650
-------------------------------------   ---- 
End-of-path arrival time (ps)           7650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/clock_0             macrocell110        0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q         macrocell110     1250   1250  1065945  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell10   6400   7650  1069674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock                datapathcell10      0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_0\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1070095p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9728
-------------------------------------   ---- 
End-of-path arrival time (ps)           9728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/clock_0             macrocell110        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q  macrocell110   1250   1250  1065945  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/main_0    macrocell111   8478   9728  1070095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_3\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1070095p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9728
-------------------------------------   ---- 
End-of-path arrival time (ps)           9728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/clock_0             macrocell110        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q  macrocell110   1250   1250  1065945  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/main_0    macrocell113   8478   9728  1070095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PCB_LOG:BUART:rx_status_3\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1070095p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9728
-------------------------------------   ---- 
End-of-path arrival time (ps)           9728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/clock_0             macrocell110        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q  macrocell110   1250   1250  1065945  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/main_0   macrocell120   8478   9728  1070095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/clock_0                   macrocell120        0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070646p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6678
-------------------------------------   ---- 
End-of-path arrival time (ps)           6678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_0\/q                macrocell111     1250   1250  1065673  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell10   5428   6678  1070646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock                datapathcell10      0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_1\/q
Path End       : \UART_PCB_LOG:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_PCB_LOG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071255p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6068
-------------------------------------   ---- 
End-of-path arrival time (ps)           6068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/clock_0                    macrocell106        0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_1\/q                macrocell106    1250   1250  1066760  RISE       1
\UART_PCB_LOG:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell8   4818   6068  1071255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:TxShifter:u0\/clock                datapathcell8       0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_PCB_LOG:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_PCB_LOG:BUART:sRX:RxSts\/clock
Path slack     : 1071257p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                  -500
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11576
-------------------------------------   ----- 
End-of-path arrival time (ps)           11576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock                datapathcell10      0      0  RISE       1

Data path
pin name                                                model name      delay     AT    slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  1071257  RISE       1
\UART_PCB_LOG:BUART:rx_status_4\/main_1                 macrocell33      2316   5896  1071257  RISE       1
\UART_PCB_LOG:BUART:rx_status_4\/q                      macrocell33      3350   9246  1071257  RISE       1
\UART_PCB_LOG:BUART:sRX:RxSts\/status_4                 statusicell10    2331  11576  1071257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxSts\/clock                       statusicell10       0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_PCB_LOG:BUART:tx_state_0\/main_3
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1071472p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8351
-------------------------------------   ---- 
End-of-path arrival time (ps)           8351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:TxShifter:u0\/clock                datapathcell8       0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  1068809  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/main_3                  macrocell107    4771   8351  1071472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/clock_0                    macrocell107        0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_PCB_LOG:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_PCB_LOG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071741p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5582
-------------------------------------   ---- 
End-of-path arrival time (ps)           5582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell9       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  1067787  RISE       1
\UART_PCB_LOG:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell8   5392   5582  1071741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:TxShifter:u0\/clock                datapathcell8       0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PCB_LOG:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_PCB_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1071866p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7958
-------------------------------------   ---- 
End-of-path arrival time (ps)           7958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  1069380  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/main_5       macrocell112   6018   7958  1071866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PCB_LOG:BUART:rx_state_2\/main_5
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1071866p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7958
-------------------------------------   ---- 
End-of-path arrival time (ps)           7958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  1069380  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/main_5         macrocell114   6018   7958  1071866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_3\/q
Path End       : \UART_PCB_LOG:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_PCB_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1072213p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7611
-------------------------------------   ---- 
End-of-path arrival time (ps)           7611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_3\/q         macrocell113   1250   1250  1064692  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/main_3  macrocell112   6361   7611  1072213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_3\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_2\/main_3
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1072213p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7611
-------------------------------------   ---- 
End-of-path arrival time (ps)           7611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_3\/q       macrocell113   1250   1250  1064692  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/main_3  macrocell114   6361   7611  1072213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_3\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072213p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7611
-------------------------------------   ---- 
End-of-path arrival time (ps)           7611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1

Data path
pin name                                        model name    delay     AT    slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_3\/q               macrocell113   1250   1250  1064692  RISE       1
\UART_PCB_LOG:BUART:rx_state_stop1_reg\/main_2  macrocell116   6361   7611  1072213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_stop1_reg\/clock_0            macrocell116        0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_2\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_0\/main_4
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1072258p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7565
-------------------------------------   ---- 
End-of-path arrival time (ps)           7565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_2\/q       macrocell114   1250   1250  1067856  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/main_4  macrocell111   6315   7565  1072258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_2\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_3\/main_4
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1072258p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7565
-------------------------------------   ---- 
End-of-path arrival time (ps)           7565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_2\/q       macrocell114   1250   1250  1067856  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/main_4  macrocell113   6315   7565  1072258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_2\/q
Path End       : \UART_PCB_LOG:BUART:rx_status_3\/main_4
Capture Clock  : \UART_PCB_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1072258p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7565
-------------------------------------   ---- 
End-of-path arrival time (ps)           7565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_2\/q        macrocell114   1250   1250  1067856  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/main_4  macrocell120   6315   7565  1072258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/clock_0                   macrocell120        0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_PCB_LOG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072377p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4946
-------------------------------------   ---- 
End-of-path arrival time (ps)           4946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/clock_0                    macrocell107        0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_0\/q                macrocell107    1250   1250  1067632  RISE       1
\UART_PCB_LOG:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell8   3696   4946  1072377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:TxShifter:u0\/clock                datapathcell8       0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_PCB_LOG:BUART:txn\/main_3
Capture Clock  : \UART_PCB_LOG:BUART:txn\/clock_0
Path slack     : 1073164p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6660
-------------------------------------   ---- 
End-of-path arrival time (ps)           6660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:TxShifter:u0\/clock                datapathcell8       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sTX:TxShifter:u0\/so_comb  datapathcell8   4370   4370  1073164  RISE       1
\UART_PCB_LOG:BUART:txn\/main_3                macrocell105    2290   6660  1073164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:txn\/clock_0                           macrocell105        0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1073194p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6630
-------------------------------------   ---- 
End-of-path arrival time (ps)           6630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_0\/q         macrocell111   1250   1250  1065673  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/main_1  macrocell112   5380   6630  1073194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_2\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1073194p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6630
-------------------------------------   ---- 
End-of-path arrival time (ps)           6630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_0\/q       macrocell111   1250   1250  1065673  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/main_1  macrocell114   5380   6630  1073194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073194p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6630
-------------------------------------   ---- 
End-of-path arrival time (ps)           6630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1

Data path
pin name                                        model name    delay     AT    slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_0\/q               macrocell111   1250   1250  1065673  RISE       1
\UART_PCB_LOG:BUART:rx_state_stop1_reg\/main_1  macrocell116   5380   6630  1073194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_stop1_reg\/clock_0            macrocell116        0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PCB_LOG:BUART:rx_state_0\/main_7
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1073198p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6626
-------------------------------------   ---- 
End-of-path arrival time (ps)           6626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  1073198  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/main_7         macrocell111   4686   6626  1073198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PCB_LOG:BUART:rx_state_3\/main_7
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1073198p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6626
-------------------------------------   ---- 
End-of-path arrival time (ps)           6626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  1073198  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/main_7         macrocell113   4686   6626  1073198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PCB_LOG:BUART:rx_state_0\/main_6
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1073199p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6624
-------------------------------------   ---- 
End-of-path arrival time (ps)           6624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  1073199  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/main_6         macrocell111   4684   6624  1073199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PCB_LOG:BUART:rx_state_3\/main_6
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1073199p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6624
-------------------------------------   ---- 
End-of-path arrival time (ps)           6624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  1073199  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/main_6         macrocell113   4684   6624  1073199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:pollcount_1\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_0\/main_8
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1073296p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6528
-------------------------------------   ---- 
End-of-path arrival time (ps)           6528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_1\/clock_0                   macrocell117        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:pollcount_1\/q      macrocell117   1250   1250  1069759  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/main_8  macrocell111   5278   6528  1073296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:pollcount_1\/q
Path End       : \UART_PCB_LOG:BUART:rx_status_3\/main_5
Capture Clock  : \UART_PCB_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1073296p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6528
-------------------------------------   ---- 
End-of-path arrival time (ps)           6528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_1\/clock_0                   macrocell117        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:pollcount_1\/q       macrocell117   1250   1250  1069759  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/main_5  macrocell120   5278   6528  1073296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/clock_0                   macrocell120        0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073426p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3897
-------------------------------------   ---- 
End-of-path arrival time (ps)           3897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_bitclk_enable\/clock_0              macrocell115        0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_bitclk_enable\/q          macrocell115     1250   1250  1073426  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell10   2647   3897  1073426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock                datapathcell10      0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PCB_LOG:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1073466p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6357
-------------------------------------   ---- 
End-of-path arrival time (ps)           6357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/clock_0             macrocell110        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q  macrocell110   1250   1250  1065945  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/main_0  macrocell112   5107   6357  1073466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_2\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1073466p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6357
-------------------------------------   ---- 
End-of-path arrival time (ps)           6357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/clock_0             macrocell110        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q  macrocell110   1250   1250  1065945  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/main_0    macrocell114   5107   6357  1073466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073466p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6357
-------------------------------------   ---- 
End-of-path arrival time (ps)           6357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/clock_0             macrocell110        0      0  RISE       1

Data path
pin name                                        model name    delay     AT    slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q        macrocell110   1250   1250  1065945  RISE       1
\UART_PCB_LOG:BUART:rx_state_stop1_reg\/main_0  macrocell116   5107   6357  1073466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_stop1_reg\/clock_0            macrocell116        0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_PCB_LOG:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1073475p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6348
-------------------------------------   ---- 
End-of-path arrival time (ps)           6348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  1073475  RISE       1
\UART_PCB_LOG:BUART:rx_bitclk_enable\/main_0   macrocell115   4408   6348  1073475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_bitclk_enable\/clock_0              macrocell115        0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_PCB_LOG:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1073503p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6320
-------------------------------------   ---- 
End-of-path arrival time (ps)           6320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  1073503  RISE       1
\UART_PCB_LOG:BUART:rx_bitclk_enable\/main_1   macrocell115   4380   6320  1073503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_bitclk_enable\/clock_0              macrocell115        0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_PCB_LOG:BUART:pollcount_1\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1074027p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5796
-------------------------------------   ---- 
End-of-path arrival time (ps)           5796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  1073475  RISE       1
\UART_PCB_LOG:BUART:pollcount_1\/main_0        macrocell117   3856   5796  1074027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_1\/clock_0                   macrocell117        0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_PCB_LOG:BUART:pollcount_0\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:pollcount_0\/clock_0
Path slack     : 1074027p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5796
-------------------------------------   ---- 
End-of-path arrival time (ps)           5796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  1073475  RISE       1
\UART_PCB_LOG:BUART:pollcount_0\/main_0        macrocell118   3856   5796  1074027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_0\/clock_0                   macrocell118        0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_PCB_LOG:BUART:pollcount_1\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1074067p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5756
-------------------------------------   ---- 
End-of-path arrival time (ps)           5756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  1073503  RISE       1
\UART_PCB_LOG:BUART:pollcount_1\/main_1        macrocell117   3816   5756  1074067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_1\/clock_0                   macrocell117        0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_PCB_LOG:BUART:pollcount_0\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:pollcount_0\/clock_0
Path slack     : 1074067p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5756
-------------------------------------   ---- 
End-of-path arrival time (ps)           5756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  1073503  RISE       1
\UART_PCB_LOG:BUART:pollcount_0\/main_1        macrocell118   3816   5756  1074067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_0\/clock_0                   macrocell118        0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_0\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1074271p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5552
-------------------------------------   ---- 
End-of-path arrival time (ps)           5552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_bitclk_enable\/clock_0              macrocell115        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_bitclk_enable\/q  macrocell115   1250   1250  1073426  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/main_2   macrocell111   4302   5552  1074271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_3\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1074271p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5552
-------------------------------------   ---- 
End-of-path arrival time (ps)           5552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_bitclk_enable\/clock_0              macrocell115        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_bitclk_enable\/q  macrocell115   1250   1250  1073426  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/main_2   macrocell113   4302   5552  1074271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_PCB_LOG:BUART:rx_status_3\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1074271p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5552
-------------------------------------   ---- 
End-of-path arrival time (ps)           5552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_bitclk_enable\/clock_0              macrocell115        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_bitclk_enable\/q  macrocell115   1250   1250  1073426  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/main_2  macrocell120   4302   5552  1074271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/clock_0                   macrocell120        0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_1\/q
Path End       : \UART_PCB_LOG:BUART:txn\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:txn\/clock_0
Path slack     : 1074468p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5355
-------------------------------------   ---- 
End-of-path arrival time (ps)           5355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/clock_0                    macrocell106        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_1\/q  macrocell106   1250   1250  1066760  RISE       1
\UART_PCB_LOG:BUART:txn\/main_1    macrocell105   4105   5355  1074468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:txn\/clock_0                           macrocell105        0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:pollcount_0\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_0\/main_9
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1074620p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5204
-------------------------------------   ---- 
End-of-path arrival time (ps)           5204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_0\/clock_0                   macrocell118        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:pollcount_0\/q      macrocell118   1250   1250  1070680  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/main_9  macrocell111   3954   5204  1074620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:pollcount_0\/q
Path End       : \UART_PCB_LOG:BUART:rx_status_3\/main_6
Capture Clock  : \UART_PCB_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1074620p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5204
-------------------------------------   ---- 
End-of-path arrival time (ps)           5204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_0\/clock_0                   macrocell118        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:pollcount_0\/q       macrocell118   1250   1250  1070680  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/main_6  macrocell120   3954   5204  1074620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/clock_0                   macrocell120        0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:txn\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:txn\/clock_0
Path slack     : 1074885p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4939
-------------------------------------   ---- 
End-of-path arrival time (ps)           4939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/clock_0                    macrocell107        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_0\/q  macrocell107   1250   1250  1067632  RISE       1
\UART_PCB_LOG:BUART:txn\/main_2    macrocell105   3689   4939  1074885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:txn\/clock_0                           macrocell105        0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_PCB_LOG:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074988p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4835
-------------------------------------   ---- 
End-of-path arrival time (ps)           4835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  1074988  RISE       1
\UART_PCB_LOG:BUART:rx_bitclk_enable\/main_2   macrocell115   2895   4835  1074988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_bitclk_enable\/clock_0              macrocell115        0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_bitclk\/q
Path End       : \UART_PCB_LOG:BUART:txn\/main_6
Capture Clock  : \UART_PCB_LOG:BUART:txn\/clock_0
Path slack     : 1075014p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4809
-------------------------------------   ---- 
End-of-path arrival time (ps)           4809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_bitclk\/clock_0                     macrocell109        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_bitclk\/q  macrocell109   1250   1250  1075014  RISE       1
\UART_PCB_LOG:BUART:txn\/main_6   macrocell105   3559   4809  1075014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:txn\/clock_0                           macrocell105        0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_2\/q
Path End       : \UART_PCB_LOG:BUART:txn\/main_4
Capture Clock  : \UART_PCB_LOG:BUART:txn\/clock_0
Path slack     : 1075037p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4786
-------------------------------------   ---- 
End-of-path arrival time (ps)           4786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/clock_0                    macrocell108        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_2\/q  macrocell108   1250   1250  1067616  RISE       1
\UART_PCB_LOG:BUART:txn\/main_4    macrocell105   3536   4786  1075037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:txn\/clock_0                           macrocell105        0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_1\/q
Path End       : \UART_PCB_LOG:BUART:tx_state_1\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1075099p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4724
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/clock_0                    macrocell106        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_1\/q       macrocell106   1250   1250  1066760  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/main_0  macrocell106   3474   4724  1075099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/clock_0                    macrocell106        0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_1\/q
Path End       : \UART_PCB_LOG:BUART:tx_state_2\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1075099p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4724
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/clock_0                    macrocell106        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_1\/q       macrocell106   1250   1250  1066760  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/main_0  macrocell108   3474   4724  1075099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/clock_0                    macrocell108        0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_PCB_LOG:BUART:tx_state_0\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1075160p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell9       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  1067787  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/main_2               macrocell107    4473   4663  1075160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/clock_0                    macrocell107        0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_PCB_LOG:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1075160p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell9       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  1067787  RISE       1
\UART_PCB_LOG:BUART:tx_bitclk\/main_2                macrocell109    4473   4663  1075160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_bitclk\/clock_0                     macrocell109        0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_PCB_LOG:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075188p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4635
-------------------------------------   ---- 
End-of-path arrival time (ps)           4635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_bitclk_enable\/clock_0              macrocell115        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_bitclk_enable\/q   macrocell115   1250   1250  1073426  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/main_2  macrocell112   3385   4635  1075188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_2\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1075188p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4635
-------------------------------------   ---- 
End-of-path arrival time (ps)           4635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_bitclk_enable\/clock_0              macrocell115        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_bitclk_enable\/q  macrocell115   1250   1250  1073426  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/main_2   macrocell114   3385   4635  1075188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:pollcount_1\/q
Path End       : \UART_PCB_LOG:BUART:pollcount_1\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1075362p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4462
-------------------------------------   ---- 
End-of-path arrival time (ps)           4462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_1\/clock_0                   macrocell117        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:pollcount_1\/q       macrocell117   1250   1250  1069759  RISE       1
\UART_PCB_LOG:BUART:pollcount_1\/main_2  macrocell117   3212   4462  1075362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_1\/clock_0                   macrocell117        0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_2\/q
Path End       : \UART_PCB_LOG:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_PCB_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075377p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4446
-------------------------------------   ---- 
End-of-path arrival time (ps)           4446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_2\/q         macrocell114   1250   1250  1067856  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/main_4  macrocell112   3196   4446  1075377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_2\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_2\/main_4
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1075377p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4446
-------------------------------------   ---- 
End-of-path arrival time (ps)           4446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_2\/q       macrocell114   1250   1250  1067856  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/main_4  macrocell114   3196   4446  1075377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_2\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075377p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4446
-------------------------------------   ---- 
End-of-path arrival time (ps)           4446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1

Data path
pin name                                        model name    delay     AT    slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_2\/q               macrocell114   1250   1250  1067856  RISE       1
\UART_PCB_LOG:BUART:rx_state_stop1_reg\/main_3  macrocell116   3196   4446  1075377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_stop1_reg\/clock_0            macrocell116        0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_1\/q
Path End       : \UART_PCB_LOG:BUART:tx_state_0\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1075383p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4440
-------------------------------------   ---- 
End-of-path arrival time (ps)           4440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/clock_0                    macrocell106        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_1\/q       macrocell106   1250   1250  1066760  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/main_0  macrocell107   3190   4440  1075383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/clock_0                    macrocell107        0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_1\/q
Path End       : \UART_PCB_LOG:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1075383p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4440
-------------------------------------   ---- 
End-of-path arrival time (ps)           4440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/clock_0                    macrocell106        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_1\/q      macrocell106   1250   1250  1066760  RISE       1
\UART_PCB_LOG:BUART:tx_bitclk\/main_0  macrocell109   3190   4440  1075383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_bitclk\/clock_0                     macrocell109        0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PCB_LOG:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_PCB_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075573p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  1073198  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/main_7       macrocell112   2310   4250  1075573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PCB_LOG:BUART:rx_state_2\/main_7
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1075573p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  1073198  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/main_7         macrocell114   2310   4250  1075573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PCB_LOG:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_PCB_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075575p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4248
-------------------------------------   ---- 
End-of-path arrival time (ps)           4248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  1073199  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/main_6       macrocell112   2308   4248  1075575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PCB_LOG:BUART:rx_state_2\/main_6
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1075575p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4248
-------------------------------------   ---- 
End-of-path arrival time (ps)           4248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  1073199  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/main_6         macrocell114   2308   4248  1075575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_last\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_2\/main_8
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1075646p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4177
-------------------------------------   ---- 
End-of-path arrival time (ps)           4177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_last\/clock_0                       macrocell121        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_last\/q          macrocell121   1250   1250  1075646  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/main_8  macrocell114   2927   4177  1075646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_bitclk\/q
Path End       : \UART_PCB_LOG:BUART:tx_state_1\/main_5
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1075648p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4175
-------------------------------------   ---- 
End-of-path arrival time (ps)           4175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_bitclk\/clock_0                     macrocell109        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_bitclk\/q        macrocell109   1250   1250  1075014  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/main_5  macrocell106   2925   4175  1075648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/clock_0                    macrocell106        0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_bitclk\/q
Path End       : \UART_PCB_LOG:BUART:tx_state_2\/main_5
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1075648p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4175
-------------------------------------   ---- 
End-of-path arrival time (ps)           4175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_bitclk\/clock_0                     macrocell109        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_bitclk\/q        macrocell109   1250   1250  1075014  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/main_5  macrocell108   2925   4175  1075648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/clock_0                    macrocell108        0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_bitclk\/q
Path End       : \UART_PCB_LOG:BUART:tx_state_0\/main_5
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1075649p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4175
-------------------------------------   ---- 
End-of-path arrival time (ps)           4175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_bitclk\/clock_0                     macrocell109        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_bitclk\/q        macrocell109   1250   1250  1075014  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/main_5  macrocell107   2925   4175  1075649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/clock_0                    macrocell107        0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_load_fifo\/q
Path End       : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1075861p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3130
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/clock_0                  macrocell112        0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_load_fifo\/q            macrocell112     1250   1250  1072831  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/f0_load  datapathcell10   3092   4342  1075861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock                datapathcell10      0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_2\/q
Path End       : \UART_PCB_LOG:BUART:tx_state_0\/main_4
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1075952p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/clock_0                    macrocell108        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_2\/q       macrocell108   1250   1250  1067616  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/main_4  macrocell107   2621   3871  1075952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/clock_0                    macrocell107        0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_2\/q
Path End       : \UART_PCB_LOG:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_PCB_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1075952p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/clock_0                    macrocell108        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_2\/q      macrocell108   1250   1250  1067616  RISE       1
\UART_PCB_LOG:BUART:tx_bitclk\/main_3  macrocell109   2621   3871  1075952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_bitclk\/clock_0                     macrocell109        0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_2\/q
Path End       : \UART_PCB_LOG:BUART:tx_state_1\/main_3
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1075955p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/clock_0                    macrocell108        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_2\/q       macrocell108   1250   1250  1067616  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/main_3  macrocell106   2618   3868  1075955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/clock_0                    macrocell106        0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_2\/q
Path End       : \UART_PCB_LOG:BUART:tx_state_2\/main_3
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1075955p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/clock_0                    macrocell108        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_2\/q       macrocell108   1250   1250  1067616  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/main_3  macrocell108   2618   3868  1075955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/clock_0                    macrocell108        0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_3\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_0\/main_3
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1075963p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3860
-------------------------------------   ---- 
End-of-path arrival time (ps)           3860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_3\/q       macrocell113   1250   1250  1064692  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/main_3  macrocell111   2610   3860  1075963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_3\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_3\/main_3
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1075963p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3860
-------------------------------------   ---- 
End-of-path arrival time (ps)           3860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_3\/q       macrocell113   1250   1250  1064692  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/main_3  macrocell113   2610   3860  1075963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_3\/q
Path End       : \UART_PCB_LOG:BUART:rx_status_3\/main_3
Capture Clock  : \UART_PCB_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1075963p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3860
-------------------------------------   ---- 
End-of-path arrival time (ps)           3860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_3\/q        macrocell113   1250   1250  1064692  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/main_3  macrocell120   2610   3860  1075963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/clock_0                   macrocell120        0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:tx_state_0\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1075969p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/clock_0                    macrocell107        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_0\/q       macrocell107   1250   1250  1067632  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/main_1  macrocell107   2604   3854  1075969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/clock_0                    macrocell107        0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1075969p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/clock_0                    macrocell107        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_0\/q      macrocell107   1250   1250  1067632  RISE       1
\UART_PCB_LOG:BUART:tx_bitclk\/main_1  macrocell109   2604   3854  1075969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_bitclk\/clock_0                     macrocell109        0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:tx_state_1\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1075971p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/clock_0                    macrocell107        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_0\/q       macrocell107   1250   1250  1067632  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/main_1  macrocell106   2602   3852  1075971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/clock_0                    macrocell106        0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:tx_state_2\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1075971p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/clock_0                    macrocell107        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_0\/q       macrocell107   1250   1250  1067632  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/main_1  macrocell108   2602   3852  1075971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/clock_0                    macrocell108        0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_PCB_LOG:BUART:tx_state_1\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1076126p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3697
-------------------------------------   ---- 
End-of-path arrival time (ps)           3697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell9       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  1067787  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/main_2               macrocell106    3507   3697  1076126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/clock_0                    macrocell106        0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_PCB_LOG:BUART:tx_state_2\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1076126p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3697
-------------------------------------   ---- 
End-of-path arrival time (ps)           3697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell9       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  1067787  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/main_2               macrocell108    3507   3697  1076126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/clock_0                    macrocell108        0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_PCB_LOG:BUART:txn\/main_5
Capture Clock  : \UART_PCB_LOG:BUART:txn\/clock_0
Path slack     : 1076235p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3588
-------------------------------------   ---- 
End-of-path arrival time (ps)           3588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell9       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  1076235  RISE       1
\UART_PCB_LOG:BUART:txn\/main_5                      macrocell105    3398   3588  1076235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:txn\/clock_0                           macrocell105        0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_0\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1076268p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_0\/q       macrocell111   1250   1250  1065673  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/main_1  macrocell111   2305   3555  1076268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_3\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1076268p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_0\/q       macrocell111   1250   1250  1065673  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/main_1  macrocell113   2305   3555  1076268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:rx_status_3\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1076268p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_0\/q        macrocell111   1250   1250  1065673  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/main_1  macrocell120   2305   3555  1076268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/clock_0                   macrocell120        0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:txn\/q
Path End       : \UART_PCB_LOG:BUART:txn\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:txn\/clock_0
Path slack     : 1076282p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:txn\/clock_0                           macrocell105        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:txn\/q       macrocell105   1250   1250  1076282  RISE       1
\UART_PCB_LOG:BUART:txn\/main_0  macrocell105   2291   3541  1076282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:txn\/clock_0                           macrocell105        0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:pollcount_0\/q
Path End       : \UART_PCB_LOG:BUART:pollcount_1\/main_3
Capture Clock  : \UART_PCB_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1076283p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_0\/clock_0                   macrocell118        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:pollcount_0\/q       macrocell118   1250   1250  1070680  RISE       1
\UART_PCB_LOG:BUART:pollcount_1\/main_3  macrocell117   2291   3541  1076283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_1\/clock_0                   macrocell117        0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:pollcount_0\/q
Path End       : \UART_PCB_LOG:BUART:pollcount_0\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:pollcount_0\/clock_0
Path slack     : 1076283p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_0\/clock_0                   macrocell118        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:pollcount_0\/q       macrocell118   1250   1250  1070680  RISE       1
\UART_PCB_LOG:BUART:pollcount_0\/main_2  macrocell118   2291   3541  1076283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_0\/clock_0                   macrocell118        0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_PCB_LOG:BUART:tx_state_1\/main_4
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1076971p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2852
-------------------------------------   ---- 
End-of-path arrival time (ps)           2852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell9       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  1076235  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/main_4               macrocell106    2662   2852  1076971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/clock_0                    macrocell106        0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_PCB_LOG:BUART:tx_state_2\/main_4
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1076971p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2852
-------------------------------------   ---- 
End-of-path arrival time (ps)           2852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell9       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  1076235  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/main_4               macrocell108    2662   2852  1076971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/clock_0                    macrocell108        0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_status_3\/q
Path End       : \UART_PCB_LOG:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_PCB_LOG:BUART:sRX:RxSts\/clock
Path slack     : 1077934p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                  -500
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4899
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/clock_0                   macrocell120        0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_status_3\/q       macrocell120    1250   1250  1077934  RISE       1
\UART_PCB_LOG:BUART:sRX:RxSts\/status_3  statusicell10   3649   4899  1077934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxSts\/clock                       statusicell10       0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

