Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4219bffa81b040dcb3d0f99cffebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot my_contol_module_simulation_behav xil_defaultlib.my_contol_module_simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CIN [C:/Users/Joshua/Desktop/EE2026/graded_lab_2/graded_lab_2.srcs/sources_1/new/my_full_adder_7.v:58]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port CIN [C:/Users/Joshua/Desktop/EE2026/graded_lab_2/graded_lab_2.srcs/sources_1/new/my_full_adder_7.v:41]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port CIN [C:/Users/Joshua/Desktop/EE2026/graded_lab_2/graded_lab_2.srcs/sources_1/new/my_full_adder_7.v:68]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.my_full_adder
Compiling module xil_defaultlib.my_full_adder_3
Compiling module xil_defaultlib.my_full_adder_4
Compiling module xil_defaultlib.my_control_module
Compiling module xil_defaultlib.my_contol_module_simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot my_contol_module_simulation_behav
