-- all messages logged in file C:/Users/charles/Desktop/fpga/Practicals/05 - Registers/TestProject/impl1/reveal_error.log
-- Analyzing Verilog file 'C:/Users/charles/Desktop/fpga/Practicals/05 - Registers/TestProject/impl1/reveal_workspace/tmpreveal/Test_reveal_coretop.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/charles/Desktop/fpga/Practicals/05 - Registers/Structures/Structures.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/charles/Desktop/fpga/Practicals/05 - Registers/Registers/Registers.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/charles/Desktop/fpga/Practicals/05 - Registers/UART/UART.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/charles/Desktop/fpga/Practicals/05 - Registers/UART_PACKETS/UART_packets.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/charles/Desktop/fpga/Practicals/05 - Registers/ReadController/ReadController.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/charles/Desktop/fpga/Practicals/05 - Registers/WriteController/WriteController.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/charles/Desktop/fpga/Practicals/05 - Registers/Test/Test.v' (VERI-1482)
C:/Users/charles/Desktop/fpga/Practicals/05 - Registers/Test/Test.v(3): INFO: compiling module 'Test' (VERI-1018)
C:/Users/charles/Desktop/fpga/Practicals/05 - Registers/Structures/Structures.v(21): INFO: elaborating module 'Structures' (VERI-9000)
C:/Users/charles/Desktop/fpga/Practicals/05 - Registers/Test/Test.v(1): INFO: elaborating module '$unit_c__users_charles_desktop_fpga_practicals_05___registers_test_test_v' (VERI-9000)
C:/Users/charles/Desktop/fpga/Practicals/05 - Registers/WriteController/WriteController.v(1): INFO: elaborating module '$unit_c__users_charles_desktop_fpga_practicals_05___registers_writecontroller_writecontroller_v' (VERI-9000)
C:/Users/charles/Desktop/fpga/Practicals/05 - Registers/ReadController/ReadController.v(1): INFO: elaborating module '$unit_c__users_charles_desktop_fpga_practicals_05___registers_readcontroller_readcontroller_v' (VERI-9000)
C:/Users/charles/Desktop/fpga/Practicals/05 - Registers/Registers/Registers.v(1): INFO: elaborating module '$unit_c__users_charles_desktop_fpga_practicals_05___registers_registers_registers_v' (VERI-9000)
C:/Users/charles/Desktop/fpga/Practicals/05 - Registers/UART_PACKETS/UART_packets.v(1): INFO: elaborating module '$unit_c__users_charles_desktop_fpga_practicals_05___registers_uart_packets_uart_packets_v' (VERI-9000)
C:/Users/charles/Desktop/fpga/Practicals/05 - Registers/Test/Test.v(73): INFO: elaborating module 'Test' (VERI-9000)
C:/Users/charles/Desktop/fpga/Practicals/05 - Registers/WriteController/WriteController.v(60): INFO: elaborating module 'WriteController_uniq_1' (VERI-9000)
C:/Users/charles/Desktop/fpga/Practicals/05 - Registers/ReadController/ReadController.v(100): INFO: elaborating module 'ReadController_uniq_1' (VERI-9000)
C:/Users/charles/Desktop/fpga/Practicals/05 - Registers/Registers/Registers.v(48): INFO: elaborating module 'Registers_uniq_1' (VERI-9000)
C:/Users/charles/Desktop/fpga/Practicals/05 - Registers/UART_PACKETS/UART_packets.v(208): INFO: elaborating module 'UART_Packets_uniq_1' (VERI-9000)
C:/Users/charles/Desktop/fpga/Practicals/05 - Registers/UART/UART.v(128): INFO: elaborating module 'UART_uniq_1' (VERI-9000)
-- Pretty printing all design elements in library 'work' to file 'C:/Users/charles/Desktop/fpga/Practicals/05 - Registers/TestProject/impl1/reveal_workspace/tmpreveal/Test_rvl.v' (VERI-1491)
