$date
	Wed Jul 30 15:35:57 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_instruction_memory $end
$var wire 32 ! debug_data_out [31:0] $end
$var wire 32 " data_out [31:0] $end
$var reg 32 # addr [31:0] $end
$var reg 1 $ clk $end
$var reg 32 % debug_addr [31:0] $end
$var reg 32 & debug_data_in [31:0] $end
$var reg 1 ' debug_en $end
$var reg 1 ( debug_write_en $end
$var reg 32 ) i [31:0] $end
$var reg 1 * read_en $end
$var reg 1 + reset $end
$scope module dut $end
$var wire 32 , addr [31:0] $end
$var wire 1 $ clk $end
$var wire 32 - debug_addr [31:0] $end
$var wire 32 . debug_data_in [31:0] $end
$var wire 32 / debug_data_out [31:0] $end
$var wire 1 ' debug_en $end
$var wire 1 ( debug_write_en $end
$var wire 1 * read_en $end
$var wire 1 + reset $end
$var reg 32 0 data_out [31:0] $end
$var integer 32 1 i [31:0] $end
$upscope $end
$scope task check $end
$var reg 32 2 expected [31:0] $end
$var reg 32 3 got [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx 3
bx 2
b10000000000 1
bx 0
b1100010000000010110011 /
b0 .
b0 -
b0 ,
1+
0*
b1000 )
0(
0'
b0 &
b0 %
0$
b0 #
bx "
b1100010000000010110011 !
$end
#5000
b10011 "
b10011 0
1$
#10000
0$
1*
0+
#15000
b1100010000000010110011 "
b1100010000000010110011 0
1$
#20000
b100000000000011101111 !
b100000000000011101111 /
0$
b11001010111111101011101010111110 &
b11001010111111101011101010111110 .
b1000 %
b1000 -
1(
1'
b10011 2
b1100010000000010110011 3
#25000
b11001010111111101011101010111110 !
b11001010111111101011101010111110 /
1$
#30000
0$
0(
b1000 #
b1000 ,
#35000
b11001010111111101011101010111110 "
b11001010111111101011101010111110 0
1$
#40000
b10011 !
b10011 /
0$
b11011110101011011011111011101111 &
b11011110101011011011111011101111 .
b1100 %
b1100 -
1(
0'
b11001010111111101011101010111110 2
b11001010111111101011101010111110 3
#45000
1$
#50000
0$
b1100 #
b1100 ,
#55000
b10011 "
b10011 0
1$
#60000
0$
b10011 2
b10011 3
