#define 	REG_BASEADDR 		XPAR_M_AXI_BASEADDR

// define AXI registers
#define     Nreg                16  // number of 32 bit AXI registers

#define 	FPGA_VERSION		0	// currently 0x07010100
#define		FPGA_ID				1	// currently 0xdeadbeef

#define		LED_CONTROL			3
