# Verilog
Few module I wrote in verilog
