

================================================================
== Vitis HLS Report for 'store_vs_for_task1'
================================================================
* Date:           Sat Jan  4 04:36:24 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp_slr0
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.55 ns|  3.318 ns|     1.23 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       96|       96|  0.436 us|  0.436 us|   96|   96|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_160_1  |       94|       94|        71|          1|          1|    25|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       52|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|     1301|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1301|      156|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln160_fu_146_p2                 |         +|   0|  0|  12|           5|           1|
    |ap_block_state2_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state71_pp0_stage0_iter70  |       and|   0|  0|   2|           1|           1|
    |ap_condition_618                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_853                    |       and|   0|  0|   2|           1|           1|
    |icmp_ln160_1_fu_156_p2              |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln160_fu_140_p2                |      icmp|   0|  0|  12|           5|           4|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0    |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0|  52|          23|          18|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_done_int                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1            |   9|          2|    5|         10|
    |fifo_s_to_off_chip_TDATA_blk_n  |   9|          2|    1|          2|
    |i_fu_82                         |   9|          2|    5|         10|
    |kernel_vs_for_task1_blk_n_AW    |   9|          2|    1|          2|
    |kernel_vs_for_task1_blk_n_B     |   9|          2|    1|          2|
    |kernel_vs_for_task1_blk_n_W     |   9|          2|    1|          2|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  72|         16|   16|         32|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                          |    1|   0|    1|          0|
    |ap_done_reg                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter70           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter45_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter46_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter47_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter48_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter49_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter50_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter51_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter52_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter53_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter54_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter55_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter56_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter57_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter58_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter59_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter60_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter61_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter62_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter63_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter64_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter65_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter66_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter67_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter68_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter69_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |    1|   0|    1|          0|
    |first_iter_0_reg_120               |    1|   0|    1|          0|
    |i_fu_82                            |    5|   0|    5|          0|
    |icmp_ln160_1_reg_208               |    1|   0|    1|          0|
    |icmp_ln160_reg_199                 |    1|   0|    1|          0|
    |vs_on_data_reg_203                 |  512|   0|  512|          0|
    |vs_on_data_reg_203_pp0_iter1_reg   |  512|   0|  512|          0|
    |vs_read_reg_194                    |   64|   0|   64|          0|
    |icmp_ln160_1_reg_208               |   64|  32|    1|          0|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              | 1301|  32| 1238|          0|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+-----------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+------------------------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|           store_vs_for_task1|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|           store_vs_for_task1|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|           store_vs_for_task1|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|           store_vs_for_task1|  return value|
|ap_continue                         |   in|    1|  ap_ctrl_hs|           store_vs_for_task1|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|           store_vs_for_task1|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|           store_vs_for_task1|  return value|
|fifo_s_to_off_chip_TVALID           |   in|    1|        axis|  fifo_s_to_off_chip_V_last_V|       pointer|
|fifo_s_to_off_chip_TREADY           |  out|    1|        axis|  fifo_s_to_off_chip_V_last_V|       pointer|
|fifo_s_to_off_chip_TLAST            |   in|    1|        axis|  fifo_s_to_off_chip_V_last_V|       pointer|
|m_axi_kernel_vs_for_task1_AWVALID   |  out|    1|       m_axi|          kernel_vs_for_task1|       pointer|
|m_axi_kernel_vs_for_task1_AWREADY   |   in|    1|       m_axi|          kernel_vs_for_task1|       pointer|
|m_axi_kernel_vs_for_task1_AWADDR    |  out|   64|       m_axi|          kernel_vs_for_task1|       pointer|
|m_axi_kernel_vs_for_task1_AWID      |  out|    1|       m_axi|          kernel_vs_for_task1|       pointer|
|m_axi_kernel_vs_for_task1_AWLEN     |  out|   32|       m_axi|          kernel_vs_for_task1|       pointer|
|m_axi_kernel_vs_for_task1_AWSIZE    |  out|    3|       m_axi|          kernel_vs_for_task1|       pointer|
|m_axi_kernel_vs_for_task1_AWBURST   |  out|    2|       m_axi|          kernel_vs_for_task1|       pointer|
|m_axi_kernel_vs_for_task1_AWLOCK    |  out|    2|       m_axi|          kernel_vs_for_task1|       pointer|
|m_axi_kernel_vs_for_task1_AWCACHE   |  out|    4|       m_axi|          kernel_vs_for_task1|       pointer|
|m_axi_kernel_vs_for_task1_AWPROT    |  out|    3|       m_axi|          kernel_vs_for_task1|       pointer|
|m_axi_kernel_vs_for_task1_AWQOS     |  out|    4|       m_axi|          kernel_vs_for_task1|       pointer|
|m_axi_kernel_vs_for_task1_AWREGION  |  out|    4|       m_axi|          kernel_vs_for_task1|       pointer|
|m_axi_kernel_vs_for_task1_AWUSER    |  out|    1|       m_axi|          kernel_vs_for_task1|       pointer|
|m_axi_kernel_vs_for_task1_WVALID    |  out|    1|       m_axi|          kernel_vs_for_task1|       pointer|
|m_axi_kernel_vs_for_task1_WREADY    |   in|    1|       m_axi|          kernel_vs_for_task1|       pointer|
|m_axi_kernel_vs_for_task1_WDATA     |  out|  512|       m_axi|          kernel_vs_for_task1|       pointer|
|m_axi_kernel_vs_for_task1_WSTRB     |  out|   64|       m_axi|          kernel_vs_for_task1|       pointer|
|m_axi_kernel_vs_for_task1_WLAST     |  out|    1|       m_axi|          kernel_vs_for_task1|       pointer|
|m_axi_kernel_vs_for_task1_WID       |  out|    1|       m_axi|          kernel_vs_for_task1|       pointer|
|m_axi_kernel_vs_for_task1_WUSER     |  out|    1|       m_axi|          kernel_vs_for_task1|       pointer|
|m_axi_kernel_vs_for_task1_ARVALID   |  out|    1|       m_axi|          kernel_vs_for_task1|       pointer|
|m_axi_kernel_vs_for_task1_ARREADY   |   in|    1|       m_axi|          kernel_vs_for_task1|       pointer|
|m_axi_kernel_vs_for_task1_ARADDR    |  out|   64|       m_axi|          kernel_vs_for_task1|       pointer|
|m_axi_kernel_vs_for_task1_ARID      |  out|    1|       m_axi|          kernel_vs_for_task1|       pointer|
|m_axi_kernel_vs_for_task1_ARLEN     |  out|   32|       m_axi|          kernel_vs_for_task1|       pointer|
|m_axi_kernel_vs_for_task1_ARSIZE    |  out|    3|       m_axi|          kernel_vs_for_task1|       pointer|
|m_axi_kernel_vs_for_task1_ARBURST   |  out|    2|       m_axi|          kernel_vs_for_task1|       pointer|
|m_axi_kernel_vs_for_task1_ARLOCK    |  out|    2|       m_axi|          kernel_vs_for_task1|       pointer|
|m_axi_kernel_vs_for_task1_ARCACHE   |  out|    4|       m_axi|          kernel_vs_for_task1|       pointer|
|m_axi_kernel_vs_for_task1_ARPROT    |  out|    3|       m_axi|          kernel_vs_for_task1|       pointer|
|m_axi_kernel_vs_for_task1_ARQOS     |  out|    4|       m_axi|          kernel_vs_for_task1|       pointer|
|m_axi_kernel_vs_for_task1_ARREGION  |  out|    4|       m_axi|          kernel_vs_for_task1|       pointer|
|m_axi_kernel_vs_for_task1_ARUSER    |  out|    1|       m_axi|          kernel_vs_for_task1|       pointer|
|m_axi_kernel_vs_for_task1_RVALID    |   in|    1|       m_axi|          kernel_vs_for_task1|       pointer|
|m_axi_kernel_vs_for_task1_RREADY    |  out|    1|       m_axi|          kernel_vs_for_task1|       pointer|
|m_axi_kernel_vs_for_task1_RDATA     |   in|  512|       m_axi|          kernel_vs_for_task1|       pointer|
|m_axi_kernel_vs_for_task1_RLAST     |   in|    1|       m_axi|          kernel_vs_for_task1|       pointer|
|m_axi_kernel_vs_for_task1_RID       |   in|    1|       m_axi|          kernel_vs_for_task1|       pointer|
|m_axi_kernel_vs_for_task1_RFIFONUM  |   in|    9|       m_axi|          kernel_vs_for_task1|       pointer|
|m_axi_kernel_vs_for_task1_RUSER     |   in|    1|       m_axi|          kernel_vs_for_task1|       pointer|
|m_axi_kernel_vs_for_task1_RRESP     |   in|    2|       m_axi|          kernel_vs_for_task1|       pointer|
|m_axi_kernel_vs_for_task1_BVALID    |   in|    1|       m_axi|          kernel_vs_for_task1|       pointer|
|m_axi_kernel_vs_for_task1_BREADY    |  out|    1|       m_axi|          kernel_vs_for_task1|       pointer|
|m_axi_kernel_vs_for_task1_BRESP     |   in|    2|       m_axi|          kernel_vs_for_task1|       pointer|
|m_axi_kernel_vs_for_task1_BID       |   in|    1|       m_axi|          kernel_vs_for_task1|       pointer|
|m_axi_kernel_vs_for_task1_BUSER     |   in|    1|       m_axi|          kernel_vs_for_task1|       pointer|
|fifo_s_to_off_chip_TDATA            |   in|  512|        axis|  fifo_s_to_off_chip_V_data_V|       pointer|
|fifo_s_to_off_chip_TKEEP            |   in|   64|        axis|  fifo_s_to_off_chip_V_keep_V|       pointer|
|fifo_s_to_off_chip_TSTRB            |   in|   64|        axis|  fifo_s_to_off_chip_V_strb_V|       pointer|
|vs                                  |   in|   64|     ap_none|                           vs|        scalar|
+------------------------------------+-----+-----+------------+-----------------------------+--------------+

