---
title: "Algorithms for VLSI Physical Design Automation"
layout: default-foundation-20210515
date: 2025-08-13
tags: [VLSI-design-automation]
---

- Foreword (xvii)  
- Preface (xix)  
- Acknowledgements (xxvii)  

1. VLSI Physical Design Automation (1)  
  - 1.1 VLSI Design Cycle (3)  
  - 1.2 New Trends in VLSI Design Cycle (7)  
  - 1.3 Physical Design Cycle (9)  
  - 1.4 New Trends in Physical Design Cycle (13)  
  - 1.5 Design Styles (15)  
    - 1.5.1 Full-Custom (17)  
    - 1.5.2 Standard Cell (18)  
    - 1.5.3 Gate Arrays (20)  
    - 1.5.4 Field Programmable Gate Arrays (22)  
    - 1.5.5 Sea of Gates (25)  
    - 1.5.6 Comparison of Different Design Styles (25)  
  - 1.6 System Packaging Styles (26)  
    - 1.6.1 Die Packaging and Attachment Styles (26)  
      - 1.6.1.1 Die Package Styles (26)  
      - 1.6.1.2 Package and Die Attachment Styles (27)  
    - 1.6.2 Printed Circuit Boards (27)  
    - 1.6.3 Multichip Modules (29)  
    - 1.6.4 Wafer Scale Integration (31)  
    - 1.6.5 Comparison of Different Packaging Styles (31)  
  - 1.7 Historical Perspectives (32)  
  - 1.8 Existing Design Tools (33)  
  - 1.9 Summary (35)  

2. Design and Fabrication of VLSI Devices (39)  
3. Fabrication Process and its Impact on Physical Design (75)  
4. Data Structures and Basic Algorithms (97)  
5. Partitioning (157)  
6. Floorplanning and Pin Assignment (191)  
7. Placement (219)  
8. Global Routing (247)  
9. Detailed Routing (291)  
10. Over-the-Cell Routing and Via Minimization (369)  
11. Clock and Power Routing (417)  
12. Compaction (449)  
13. Physical Design Automation of FPGAs (479)  
14. Physical Design Automation of MCMs (501)  

- Bibliography (525)  
- Author Index (563)  
- Subject Index (567)
