Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Apr  1 14:28:54 2021
| Host         : C195-UL-41 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file dgn_wrapper_control_sets_placed.rpt
| Design       : dgn_wrapper
| Device       : xc7z010
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    31 |
|    Minimum number of control sets                        |    31 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   103 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    31 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             114 |           42 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |           13 |
| Yes          | No                    | No                     |             162 |           65 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             109 |           44 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+----------------+
|                                  Clock Signal                                 |                                            Enable Signal                                            |                                      Set/Reset Signal                                     | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+----------------+
|  dgn_i/clk_wiz/inst/clk_out2                                                  | dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg0                                               | dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[5]_i_1_n_0                           |                1 |              1 |
|  dgn_i/clk_wiz/inst/clk_out2                                                  | dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/mod2_reg                                                   | dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[6]_i_1_n_0                           |                1 |              2 |
|  dgn_i/clk_wiz/inst/clk_out1                                                  |                                                                                                     | dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                  |                1 |              4 |
|  dgn_i/clk_wiz/inst/clk_out1                                                  |                                                                                                     | dgn_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int                                                 |                3 |              4 |
|  dgn_i/clk_wiz/inst/clk_out1                                                  |                                                                                                     | dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/axi_awvalid_i_1_n_0                  |                2 |              4 |
|  dgn_i/clk_wiz/inst/clk_out1                                                  | dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/scan_line[3]_i_1_n_0                           | dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/LUT/reset                            |                2 |              4 |
|  dgn_i/clk_wiz/inst/clk_out1                                                  | dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready             |                                                                                           |                2 |              5 |
|  dgn_i/clk_wiz/inst/clk_out1                                                  | dgn_i/rst_clk_wiz_100M/U0/SEQ/seq_cnt_en                                                            | dgn_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/clear                                           |                1 |              6 |
|  dgn_i/clk_wiz/inst/clk_out1                                                  | dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/alt                                            | dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/LUT/reset                            |                4 |              6 |
|  dgn_i/clk_wiz/inst/clk_out1                                                  | dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/current_line[5]_i_1_n_0                        | dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/LUT/reset                            |                2 |              6 |
|  dgn_i/clk_wiz/inst/clk_out1                                                  | dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/current_char[6]_i_1_n_0                        | dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/LUT/reset                            |                3 |              7 |
|  dgn_i/clk_wiz/inst/clk_out2                                                  | dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/mod2_reg                                                   |                                                                                           |                2 |              8 |
|  dgn_i/clk_wiz/inst/clk_out2                                                  | dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_new0                               |                                                                                           |                2 |              8 |
|  dgn_i/clk_wiz/inst/clk_out1                                                  | dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/slv_reg_rden                                         | dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata[7]_i_1_n_0                       |                3 |              8 |
|  dgn_i/clk_wiz/inst/clk_out1                                                  | dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/reg_pixels[7]_inv_i_2_n_0                      | dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/LUT/reset                            |                4 |              8 |
|  dgn_i/clk_wiz/inst/clk_out2                                                  | dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg0                                               |                                                                                           |                4 |              9 |
|  dgn_i/clk_wiz/inst/clk_out2                                                  | dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/sel                        | dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_set      |                3 |              9 |
|  dgn_i/clk_wiz/inst/clk_out2                                                  | dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out[8]_i_2__0_n_0 | dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_set     |                2 |              9 |
|  dgn_i/clk_wiz/inst/clk_out1                                                  |                                                                                                     | dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/LUT/reset                            |                3 |              9 |
|  dgn_i/clk_wiz/inst/clk_out1                                                  | dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]            |                                                                                           |                3 |              9 |
|  dgn_i/clk_wiz/inst/clk_out1                                                  |                                                                                                     | dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0] |                4 |             11 |
|  dgn_i/clk_wiz/inst/clk_out1                                                  | dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/code[7]_i_1_n_0                                |                                                                                           |                4 |             11 |
| ~dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/CLK |                                                                                                     |                                                                                           |                2 |             11 |
|  dgn_i/clk_wiz/inst/clk_out2                                                  | dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle[0]_i_2_n_0                       | dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/clear            |                3 |             12 |
|  dgn_i/clk_wiz/inst/clk_out2                                                  |                                                                                                     |                                                                                           |                9 |             13 |
|  dgn_i/clk_wiz/inst/clk_out3                                                  | dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2                              |                                                                                           |                3 |             16 |
|  dgn_i/clk_wiz/inst/clk_out3                                                  |                                                                                                     |                                                                                           |                6 |             21 |
|  dgn_i/clk_wiz/inst/clk_out1                                                  | dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in      | dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0] |               15 |             31 |
|  dgn_i/clk_wiz/inst/clk_out1                                                  | dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2                                      |                                                                                           |               19 |             48 |
|  dgn_i/clk_wiz/inst/clk_out1                                                  | dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr                                                   |                                                                                           |               26 |             48 |
|  dgn_i/clk_wiz/inst/clk_out1                                                  |                                                                                                     |                                                                                           |               26 |             70 |
+-------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+----------------+


