###############################################################
#  Generated by:      Cadence Innovus 21.35-s114_1
#  OS:                Linux x86_64(Host ID pc231.ee.hacettepe.edu.tr)
#  Generated on:      Thu Dec 18 16:34:47 2025
#  Design:            custom_riscv_core
#  Command:           report_ccopt_clock_trees -file reports/clock_tree.rpt
###############################################################

Clock DAG stats:
================

----------------------------------------------------------
Cell type                 Count    Area        Capacitance
----------------------------------------------------------
Buffers                     58      528.006       0.212
Inverters                   82     2312.218       3.107
Integrated Clock Gates       0        0.000       0.000
Discrete Clock Gates         0        0.000       0.000
Clock Logic                  0        0.000       0.000
All                        140     2840.224       3.318
----------------------------------------------------------


Clock DAG sink counts:
======================

-------------------------
Sink type           Count
-------------------------
Regular             2161
Enable Latch           0
Load Capacitance       0
Antenna Diode          0
Node Sink              0
Total               2161
-------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top           0.000
Trunk      1381.140
Leaf      15818.610
Total     17199.750
--------------------


Clock DAG hp wire lengths:
==========================

-----------------------
Type     hp Wire Length
-----------------------
Top            0.000
Trunk       1408.940
Leaf        3500.310
Total       4909.250
-----------------------


Clock DAG capacitances:
=======================

---------------------------------
Type     Gate     Wire     Total
---------------------------------
Top      0.000    0.000     0.000
Trunk    3.303    0.300     3.603
Leaf     4.070    2.993     7.063
Total    7.373    3.293    10.667
---------------------------------


Clock DAG sink capacitances:
============================

-----------------------------------------------
Total    Average    Std. Dev.    Min      Max
-----------------------------------------------
4.055     0.002       0.000      0.002    0.002
-----------------------------------------------


Clock DAG net violations:
=========================

------------------------------------------------------------------------------------------------------------------------------------------------------
Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
------------------------------------------------------------------------------------------------------------------------------------------------------
Remaining Transition    ns        32       0.108       0.485      3.444    [2.755, 0.235, 0.140, 0.018, 0.018, 0.018, 0.017, 0.017, 0.016, 0.015, ...]
------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG primary half-corner transition distribution:
======================================================

---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.133      100      0.085       0.287      0.016    2.888    {78 <= 0.080ns, 11 <= 0.106ns, 8 <= 0.120ns, 0 <= 0.126ns, 0 <= 0.133ns}    {0 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 3 > 0.199ns}
Leaf        0.133       41      0.125       0.036      0.046    0.151    {7 <= 0.080ns, 1 <= 0.106ns, 0 <= 0.120ns, 0 <= 0.126ns, 4 <= 0.133ns}      {5 <= 0.140ns, 15 <= 0.146ns, 9 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

-------------------------------------------------------------------------
Name                                      Type        Inst     Inst Area 
                                                      Count    (um^2)
-------------------------------------------------------------------------
sky130_fd_sc_hd__lpflow_clkbufkapwr_16    buffer        8        200.192
sky130_fd_sc_hd__buf_12                   buffer        2         40.038
sky130_fd_sc_hd__clkbuf_16                buffer        1         25.024
sky130_fd_sc_hd__probe_p_8                buffer        1         15.014
sky130_fd_sc_hd__lpflow_clkbufkapwr_8     buffer        2         27.526
sky130_fd_sc_hd__buf_6                    buffer        1         11.261
sky130_fd_sc_hd__clkbuf_8                 buffer        3         41.290
sky130_fd_sc_hd__clkbuf_4                 buffer        2         15.014
sky130_fd_sc_hd__clkbuf_2                 buffer        8         40.038
sky130_fd_sc_hd__clkbuf_1                 buffer       30        112.608
sky130_fd_sc_hd__clkinv_16                inverter     74       2222.131
sky130_fd_sc_hd__clkinv_8                 inverter      4         65.062
sky130_fd_sc_hd__clkinv_4                 inverter      2         17.517
sky130_fd_sc_hd__inv_2                    inverter      2          7.507
-------------------------------------------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

---------------------------------------------------------------------------------------------------------------------
Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max     Max          Standard   Wire   Gate   Clock Tree Root
Name        Gates              Clock  Non-leaf  Leaf    Length  Source-sink  cell area  cap    cap    
                               Cells  Fanout    Fanout  (um)    Resistance   (um^2)     (pF)   (pF)   
                                                                (Ohms)                                
---------------------------------------------------------------------------------------------------------------------
sys_clk       0     58    82     0       4        70    145.19    265625     2840.224   3.293  7.373  clk
---------------------------------------------------------------------------------------------------------------------

Clock Sink Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                                          Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------------------
sys_clk          0             0             0            0           0          0       2161       0       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees:
===============================

------------------------------------------------------------------------------------------------------------
Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max      Max          Standard   Wire   Gate
Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap    cap
                   Cells  Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (pF)   (pF)
                                                                        (Ohms)                         
------------------------------------------------------------------------------------------------------------
  0     58    82     0       4        1.33      70    52.878   145.190   26562.543   2840.224   3.293  7.373
------------------------------------------------------------------------------------------------------------

Clock Sink Summary across all clock trees:
==========================================

-------------------------------------------------------------------------------------------------------------------------------
Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                              Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------
     0             0             0            0           0          0       2161       0       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees:
========================================

--------------------------------------------------------------------------
Metric                               Minimum  Average  Maximum    Std.dev
--------------------------------------------------------------------------
Source-sink routed net length (um)    0.000    31.007    145.190    41.023
Source-sink manhattan distance (um)   0.340    33.166    496.900    54.265
Source-sink resistance (Ohm)          4.304   231.216  26562.543  2225.710
--------------------------------------------------------------------------

Transition distribution for half-corner SINGLE_CORNER:both.late:
================================================================

---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.133      100      0.085       0.287      0.016    2.888    {78 <= 0.080ns, 11 <= 0.106ns, 8 <= 0.120ns, 0 <= 0.126ns, 0 <= 0.133ns}    {0 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 3 > 0.199ns}
Leaf        0.133       41      0.125       0.036      0.046    0.151    {7 <= 0.080ns, 1 <= 0.106ns, 0 <= 0.120ns, 0 <= 0.126ns, 4 <= 0.133ns}      {5 <= 0.140ns, 15 <= 0.146ns, 9 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
sys_clk             0                 0               0             0           1940
---------------------------------------------------------------------------------------
Total               0                 0               0             0           1940
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 0 clock tree pins with max capacitance violations.
Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 1940 clock tree pins with a slew violation.

Slew violation summary across all clock trees - Top 10 violating pins:
======================================================================

Target and measured clock slews (in ns):

-------------------------------------------------------------------------------------------------------------------------
Half corner              Violation  Slew    Slew      Dont   Ideal  Target         Pin
                         amount     target  achieved  touch  net?   source         
                                                      net?                         
-------------------------------------------------------------------------------------------------------------------------
SINGLE_CORNER:both.late    2.755    0.133    2.888    N      N      auto computed  CTS_ccl_a_inv_00049/A
SINGLE_CORNER:both.late    2.755    0.133    2.888    N      N      auto computed  CTS_ccl_a_inv_00050/A
SINGLE_CORNER:both.late    0.235    0.133    0.368    N      N      auto computed  FE_USKC83_CTS_50/A
SINGLE_CORNER:both.late    0.235    0.133    0.368    N      N      auto computed  CTS_ccl_a_inv_00050/Y
SINGLE_CORNER:both.late    0.140    0.133    0.273    N      N      auto computed  FE_USKC44_CTS_18/A
SINGLE_CORNER:both.late    0.140    0.133    0.273    N      N      auto computed  CTS_ccl_a_inv_00049/Y
SINGLE_CORNER:both.late    0.018    0.133    0.151    N      N      auto computed  regfile_inst_registers_reg[11][16]/CLK
SINGLE_CORNER:both.late    0.018    0.133    0.151    N      N      auto computed  regfile_inst_registers_reg[17][16]/CLK
SINGLE_CORNER:both.late    0.018    0.133    0.151    N      N      auto computed  regfile_inst_registers_reg[18][11]/CLK
SINGLE_CORNER:both.late    0.018    0.133    0.151    N      N      auto computed  regfile_inst_registers_reg[18][16]/CLK
-------------------------------------------------------------------------------------------------------------------------

Target sources:
auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.
explicit - target is explicitly set via target_max_trans property.
pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
liberty explicit - target is explicitly set via max_transition from liberty library.

Found 0 pins on nets marked dont_touch that have slew violations.
Found 0 pins on nets marked dont_touch that do not have slew violations.
Found 0 pins on nets marked ideal_network that have slew violations.
Found 0 pins on nets marked ideal_network that do not have slew violations.


Report for clock tree: sys_clk:
===============================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   : 0
Minimum clock gating depth : 0
Maximum clock gating depth : 0
Clock gate area (um^2)     : 0.000

Clock Tree Buffering Structure (Logical):

# Buffers             :   58
# Inverters           :   82
  Total               :  140
Minimum depth         :    4
Maximum depth         :   28
Buffering area (um^2) : 2840.224

Clock Tree Level Structure (Logical):

-----------------------------------------------------------------
Level  Full   Posedge  Negedge  Memory  Enable  Non enable  Other
       Cycle  Flops    Flops    Clock   Latch   Latch       Sinks
                                Pins    Sinks   Sinks       
-----------------------------------------------------------------
root     0     2161       0       0       0         0         0
-----------------------------------------------------------------
Total    0     2161       0       0       0         0         0
-----------------------------------------------------------------

Target and measured clock slews (in ns):

---------------------------------------------------------------------------------------------------------------------------------------
Timing Corner             Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew      Leaf Slew  Trunk Slew     Trunk Slew
                          Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type    Target     Target Type    Target
---------------------------------------------------------------------------------------------------------------------------------------
SINGLE_CORNER:both.early     0.151          0.148         2.888          2.888      ignored            -      ignored            -
SINGLE_CORNER:both.late      0.151          0.148         2.888          2.888      auto computed  *0.133     auto computed  *0.133
---------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.

