# 1 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/sun9i-a80-optimus.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/sun9i-a80-optimus.dts"
# 50 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/sun9i-a80-optimus.dts"
/dts-v1/;
# 1 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/sun9i-a80.dtsi" 1
# 50 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/sun9i-a80.dtsi"
# 1 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/skeleton64.dtsi" 1






/ {
 #address-cells = <2>;
 #size-cells = <2>;
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0 0 0>; };
};
# 51 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/sun9i-a80.dtsi" 2

# 1 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 1







# 1 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/include/dt-bindings/interrupt-controller/irq.h" 1
# 9 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 2
# 53 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/sun9i-a80.dtsi" 2

# 1 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/include/dt-bindings/pinctrl/sun4i-a10.h" 1
# 55 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/sun9i-a80.dtsi" 2

/ {
 interrupt-parent = <&gic>;

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   compatible = "arm,cortex-a7";
   device_type = "cpu";
   reg = <0x0>;
  };

  cpu1: cpu@1 {
   compatible = "arm,cortex-a7";
   device_type = "cpu";
   reg = <0x1>;
  };

  cpu2: cpu@2 {
   compatible = "arm,cortex-a7";
   device_type = "cpu";
   reg = <0x2>;
  };

  cpu3: cpu@3 {
   compatible = "arm,cortex-a7";
   device_type = "cpu";
   reg = <0x3>;
  };

  cpu4: cpu@100 {
   compatible = "arm,cortex-a15";
   device_type = "cpu";
   reg = <0x100>;
  };

  cpu5: cpu@101 {
   compatible = "arm,cortex-a15";
   device_type = "cpu";
   reg = <0x101>;
  };

  cpu6: cpu@102 {
   compatible = "arm,cortex-a15";
   device_type = "cpu";
   reg = <0x102>;
  };

  cpu7: cpu@103 {
   compatible = "arm,cortex-a15";
   device_type = "cpu";
   reg = <0x103>;
  };
 };

 memory {

  reg = <0 0x20000000 0x02 0>;
 };

 clocks {
  #address-cells = <1>;
  #size-cells = <1>;




  ranges = <0 0 0 0x20000000>;

  osc24M: osc24M_clk {
   #clock-cells = <0>;
   compatible = "fixed-clock";
   clock-frequency = <24000000>;
   clock-output-names = "osc24M";
  };

  osc32k: osc32k_clk {
   #clock-cells = <0>;
   compatible = "fixed-clock";
   clock-frequency = <32768>;
   clock-output-names = "osc32k";
  };

  pll4: clk@0600000c {
   #clock-cells = <0>;
   compatible = "allwinner,sun9i-a80-pll4-clk";
   reg = <0x0600000c 0x4>;
   clocks = <&osc24M>;
   clock-output-names = "pll4";
  };

  pll12: clk@0600002c {
   #clock-cells = <0>;
   compatible = "allwinner,sun9i-a80-pll4-clk";
   reg = <0x0600002c 0x4>;
   clocks = <&osc24M>;
   clock-output-names = "pll12";
  };

  gt_clk: clk@0600005c {
   #clock-cells = <0>;
   compatible = "allwinner,sun9i-a80-gt-clk";
   reg = <0x0600005c 0x4>;
   clocks = <&osc24M>, <&pll4>, <&pll12>, <&pll12>;
   clock-output-names = "gt";
  };

  ahb0: clk@06000060 {
   #clock-cells = <0>;
   compatible = "allwinner,sun9i-a80-ahb-clk";
   reg = <0x06000060 0x4>;
   clocks = <&gt_clk>, <&pll4>, <&pll12>, <&pll12>;
   clock-output-names = "ahb0";
  };

  ahb1: clk@06000064 {
   #clock-cells = <0>;
   compatible = "allwinner,sun9i-a80-ahb-clk";
   reg = <0x06000064 0x4>;
   clocks = <&gt_clk>, <&pll4>, <&pll12>, <&pll12>;
   clock-output-names = "ahb1";
  };

  ahb2: clk@06000068 {
   #clock-cells = <0>;
   compatible = "allwinner,sun9i-a80-ahb-clk";
   reg = <0x06000068 0x4>;
   clocks = <&gt_clk>, <&pll4>, <&pll12>, <&pll12>;
   clock-output-names = "ahb2";
  };

  apb0: clk@06000070 {
   #clock-cells = <0>;
   compatible = "allwinner,sun9i-a80-apb0-clk";
   reg = <0x06000070 0x4>;
   clocks = <&osc24M>, <&pll4>;
   clock-output-names = "apb0";
  };

  apb1: clk@06000074 {
   #clock-cells = <0>;
   compatible = "allwinner,sun9i-a80-apb1-clk";
   reg = <0x06000074 0x4>;
   clocks = <&osc24M>, <&pll4>;
   clock-output-names = "apb1";
  };

  cci400_clk: clk@06000078 {
   #clock-cells = <0>;
   compatible = "allwinner,sun9i-a80-gt-clk";
   reg = <0x06000078 0x4>;
   clocks = <&osc24M>, <&pll4>, <&pll12>, <&pll12>;
   clock-output-names = "cci400";
  };

  mmc0_clk: clk@06000410 {
   #clock-cells = <1>;
   compatible = "allwinner,sun9i-a80-mmc-clk";
   reg = <0x06000410 0x4>;
   clocks = <&osc24M>, <&pll4>;
   clock-output-names = "mmc0", "mmc0_output",
          "mmc0_sample";
  };

  mmc1_clk: clk@06000414 {
   #clock-cells = <1>;
   compatible = "allwinner,sun9i-a80-mmc-clk";
   reg = <0x06000414 0x4>;
   clocks = <&osc24M>, <&pll4>;
   clock-output-names = "mmc1", "mmc1_output",
          "mmc1_sample";
  };

  mmc2_clk: clk@06000418 {
   #clock-cells = <1>;
   compatible = "allwinner,sun9i-a80-mmc-clk";
   reg = <0x06000418 0x4>;
   clocks = <&osc24M>, <&pll4>;
   clock-output-names = "mmc2", "mmc2_output",
          "mmc2_sample";
  };

  mmc3_clk: clk@0600041c {
   #clock-cells = <1>;
   compatible = "allwinner,sun9i-a80-mmc-clk";
   reg = <0x0600041c 0x4>;
   clocks = <&osc24M>, <&pll4>;
   clock-output-names = "mmc3", "mmc3_output",
          "mmc3_sample";
  };

  ahb0_gates: clk@06000580 {
   #clock-cells = <1>;
   compatible = "allwinner,sun9i-a80-ahb0-gates-clk";
   reg = <0x06000580 0x4>;
   clocks = <&ahb0>;
   clock-indices = <0>, <1>, <3>, <5>, <8>, <12>, <13>,
     <14>, <15>, <16>, <18>, <20>, <21>,
     <22>, <23>;
   clock-output-names = "ahb0_fd", "ahb0_ve", "ahb0_gpu",
     "ahb0_ss", "ahb0_sd", "ahb0_nand1",
     "ahb0_nand0", "ahb0_sdram",
     "ahb0_mipi_hsi", "ahb0_sata", "ahb0_ts",
     "ahb0_spi0","ahb0_spi1", "ahb0_spi2",
     "ahb0_spi3";
  };

  ahb1_gates: clk@06000584 {
   #clock-cells = <1>;
   compatible = "allwinner,sun9i-a80-ahb1-gates-clk";
   reg = <0x06000584 0x4>;
   clocks = <&ahb1>;
   clock-indices = <0>, <1>, <17>, <21>, <22>, <23>, <24>;
   clock-output-names = "ahb1_usbotg", "ahb1_usbhci",
     "ahb1_gmac", "ahb1_msgbox",
     "ahb1_spinlock", "ahb1_hstimer",
     "ahb1_dma";
  };

  ahb2_gates: clk@06000588 {
   #clock-cells = <1>;
   compatible = "allwinner,sun9i-a80-ahb2-gates-clk";
   reg = <0x06000588 0x4>;
   clocks = <&ahb2>;
   clock-indices = <0>, <1>, <2>, <4>, <5>, <7>, <8>,
     <11>;
   clock-output-names = "ahb2_lcd0", "ahb2_lcd1",
     "ahb2_edp", "ahb2_csi", "ahb2_hdmi",
     "ahb2_de", "ahb2_mp", "ahb2_mipi_dsi";
  };

  apb0_gates: clk@06000590 {
   #clock-cells = <1>;
   compatible = "allwinner,sun9i-a80-apb0-gates-clk";
   reg = <0x06000590 0x4>;
   clocks = <&apb0>;
   clock-indices = <1>, <5>, <11>, <12>, <13>, <15>,
     <17>, <18>, <19>;
   clock-output-names = "apb0_spdif", "apb0_pio",
     "apb0_ac97", "apb0_i2s0", "apb0_i2s1",
     "apb0_lradc", "apb0_gpadc", "apb0_twd",
     "apb0_cirtx";
  };

  apb1_gates: clk@06000594 {
   #clock-cells = <1>;
   compatible = "allwinner,sun9i-a80-apb1-gates-clk";
   reg = <0x06000594 0x4>;
   clocks = <&apb1>;
   clock-indices = <0>, <1>, <2>, <3>, <4>,
     <16>, <17>, <18>, <19>, <20>, <21>;
   clock-output-names = "apb1_i2c0", "apb1_i2c1",
     "apb1_i2c2", "apb1_i2c3", "apb1_i2c4",
     "apb1_uart0", "apb1_uart1",
     "apb1_uart2", "apb1_uart3",
     "apb1_uart4", "apb1_uart5";
  };
 };

 soc {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;




  ranges = <0 0 0 0x20000000>;

  mmc0: mmc@01c0f000 {
   compatible = "allwinner,sun5i-a13-mmc";
   reg = <0x01c0f000 0x1000>;
   clocks = <&mmc_config_clk 0>, <&mmc0_clk 0>,
     <&mmc0_clk 1>, <&mmc0_clk 2>;
   clock-names = "ahb", "mmc", "output", "sample";
   resets = <&mmc_config_clk 0>;
   reset-names = "ahb";
   interrupts = <0 60 4>;
   status = "disabled";
  };

  mmc1: mmc@01c10000 {
   compatible = "allwinner,sun5i-a13-mmc";
   reg = <0x01c10000 0x1000>;
   clocks = <&mmc_config_clk 1>, <&mmc1_clk 0>,
     <&mmc1_clk 1>, <&mmc1_clk 2>;
   clock-names = "ahb", "mmc", "output", "sample";
   resets = <&mmc_config_clk 1>;
   reset-names = "ahb";
   interrupts = <0 61 4>;
   status = "disabled";
  };

  mmc2: mmc@01c11000 {
   compatible = "allwinner,sun5i-a13-mmc";
   reg = <0x01c11000 0x1000>;
   clocks = <&mmc_config_clk 2>, <&mmc2_clk 0>,
     <&mmc2_clk 1>, <&mmc2_clk 2>;
   clock-names = "ahb", "mmc", "output", "sample";
   resets = <&mmc_config_clk 2>;
   reset-names = "ahb";
   interrupts = <0 62 4>;
   status = "disabled";
  };

  mmc3: mmc@01c12000 {
   compatible = "allwinner,sun5i-a13-mmc";
   reg = <0x01c12000 0x1000>;
   clocks = <&mmc_config_clk 3>, <&mmc3_clk 0>,
     <&mmc3_clk 1>, <&mmc3_clk 2>;
   clock-names = "ahb", "mmc", "output", "sample";
   resets = <&mmc_config_clk 3>;
   reset-names = "ahb";
   interrupts = <0 63 4>;
   status = "disabled";
  };

  mmc_config_clk: clk@01c13000 {
   compatible = "allwinner,sun9i-a80-mmc-config-clk";
   reg = <0x01c13000 0x10>;
   clocks = <&ahb0_gates 8>;
   clock-names = "ahb";
   resets = <&ahb0_resets 8>;
   reset-names = "ahb";
   #clock-cells = <1>;
   #reset-cells = <1>;
   clock-output-names = "mmc0_config", "mmc1_config",
          "mmc2_config", "mmc3_config";
  };

  gic: interrupt-controller@01c41000 {
   compatible = "arm,cortex-a7-gic", "arm,cortex-a15-gic";
   reg = <0x01c41000 0x1000>,
         <0x01c42000 0x1000>,
         <0x01c44000 0x2000>,
         <0x01c46000 0x2000>;
   interrupt-controller;
   #interrupt-cells = <3>;
   interrupts = <1 9 ((((1 << (4)) - 1) << 8) | 4)>;
  };

  ahb0_resets: reset@060005a0 {
   #reset-cells = <1>;
   compatible = "allwinner,sun6i-a31-clock-reset";
   reg = <0x060005a0 0x4>;
  };

  ahb1_resets: reset@060005a4 {
   #reset-cells = <1>;
   compatible = "allwinner,sun6i-a31-clock-reset";
   reg = <0x060005a4 0x4>;
  };

  ahb2_resets: reset@060005a8 {
   #reset-cells = <1>;
   compatible = "allwinner,sun6i-a31-clock-reset";
   reg = <0x060005a8 0x4>;
  };

  apb0_resets: reset@060005b0 {
   #reset-cells = <1>;
   compatible = "allwinner,sun6i-a31-clock-reset";
   reg = <0x060005b0 0x4>;
  };

  apb1_resets: reset@060005b4 {
   #reset-cells = <1>;
   compatible = "allwinner,sun6i-a31-clock-reset";
   reg = <0x060005b4 0x4>;
  };

  timer@06000c00 {
   compatible = "allwinner,sun4i-a10-timer";
   reg = <0x06000c00 0xa0>;
   interrupts = <0 18 4>,
         <0 19 4>,
         <0 20 4>,
         <0 21 4>,
         <0 22 4>,
         <0 23 4>;

   clocks = <&osc24M>;
  };

  pio: pinctrl@06000800 {
   compatible = "allwinner,sun9i-a80-pinctrl";
   reg = <0x06000800 0x400>;
   interrupts = <0 11 4>,
         <0 15 4>,
         <0 16 4>,
         <0 17 4>,
         <0 120 4>;
   clocks = <&apb0_gates 5>;
   gpio-controller;
   interrupt-controller;
   #interrupt-cells = <2>;
   #size-cells = <0>;
   #gpio-cells = <3>;

   i2c3_pins_a: i2c3@0 {
    allwinner,pins = "PG10", "PG11";
    allwinner,function = "i2c3";
    allwinner,drive = <0>;
    allwinner,pull = <0>;
   };

   mmc0_pins: mmc0 {
    allwinner,pins = "PF0", "PF1" ,"PF2", "PF3",
       "PF4", "PF5";
    allwinner,function = "mmc0";
    allwinner,drive = <2>;
    allwinner,pull = <0>;
   };

   mmc2_8bit_pins: mmc2_8bit {
    allwinner,pins = "PC6", "PC7", "PC8", "PC9",
       "PC10", "PC11", "PC12",
       "PC13", "PC14", "PC15";
    allwinner,function = "mmc2";
    allwinner,drive = <2>;
    allwinner,pull = <0>;
   };

   uart0_pins_a: uart0@0 {
    allwinner,pins = "PH12", "PH13";
    allwinner,function = "uart0";
    allwinner,drive = <0>;
    allwinner,pull = <0>;
   };

   uart4_pins_a: uart4@0 {
    allwinner,pins = "PG12", "PG13", "PG14", "PG15";
    allwinner,function = "uart4";
    allwinner,drive = <0>;
    allwinner,pull = <0>;
   };
  };

  uart0: serial@07000000 {
   compatible = "snps,dw-apb-uart";
   reg = <0x07000000 0x400>;
   interrupts = <0 0 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&apb1_gates 16>;
   resets = <&apb1_resets 16>;
   status = "disabled";
  };

  uart1: serial@07000400 {
   compatible = "snps,dw-apb-uart";
   reg = <0x07000400 0x400>;
   interrupts = <0 1 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&apb1_gates 17>;
   resets = <&apb1_resets 17>;
   status = "disabled";
  };

  uart2: serial@07000800 {
   compatible = "snps,dw-apb-uart";
   reg = <0x07000800 0x400>;
   interrupts = <0 2 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&apb1_gates 18>;
   resets = <&apb1_resets 18>;
   status = "disabled";
  };

  uart3: serial@07000c00 {
   compatible = "snps,dw-apb-uart";
   reg = <0x07000c00 0x400>;
   interrupts = <0 3 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&apb1_gates 19>;
   resets = <&apb1_resets 19>;
   status = "disabled";
  };

  uart4: serial@07001000 {
   compatible = "snps,dw-apb-uart";
   reg = <0x07001000 0x400>;
   interrupts = <0 4 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&apb1_gates 20>;
   resets = <&apb1_resets 20>;
   status = "disabled";
  };

  uart5: serial@07001400 {
   compatible = "snps,dw-apb-uart";
   reg = <0x07001400 0x400>;
   interrupts = <0 5 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&apb1_gates 21>;
   resets = <&apb1_resets 21>;
   status = "disabled";
  };

  i2c0: i2c@07002800 {
   compatible = "allwinner,sun6i-a31-i2c";
   reg = <0x07002800 0x400>;
   interrupts = <0 6 4>;
   clocks = <&apb1_gates 0>;
   resets = <&apb1_resets 0>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  i2c1: i2c@07002c00 {
   compatible = "allwinner,sun6i-a31-i2c";
   reg = <0x07002c00 0x400>;
   interrupts = <0 7 4>;
   clocks = <&apb1_gates 1>;
   resets = <&apb1_resets 1>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  i2c2: i2c@07003000 {
   compatible = "allwinner,sun6i-a31-i2c";
   reg = <0x07003000 0x400>;
   interrupts = <0 8 4>;
   clocks = <&apb1_gates 2>;
   resets = <&apb1_resets 2>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  i2c3: i2c@07003400 {
   compatible = "allwinner,sun6i-a31-i2c";
   reg = <0x07003400 0x400>;
   interrupts = <0 9 4>;
   clocks = <&apb1_gates 3>;
   resets = <&apb1_resets 3>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  i2c4: i2c@07003800 {
   compatible = "allwinner,sun6i-a31-i2c";
   reg = <0x07003800 0x400>;
   interrupts = <0 10 4>;
   clocks = <&apb1_gates 4>;
   resets = <&apb1_resets 4>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  r_wdt: watchdog@08001000 {
   compatible = "allwinner,sun6i-a31-wdt";
   reg = <0x08001000 0x20>;
   interrupts = <0 36 4>;
  };

  r_uart: serial@08002800 {
   compatible = "snps,dw-apb-uart";
   reg = <0x08002800 0x400>;
   interrupts = <0 38 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&osc24M>;
   status = "disabled";
  };
 };
};
# 52 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/sun9i-a80-optimus.dts" 2
# 1 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/sunxi-common-regulators.dtsi" 1
# 50 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/sunxi-common-regulators.dtsi"
# 1 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/include/dt-bindings/gpio/gpio.h" 1
# 51 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/sunxi-common-regulators.dtsi" 2


&pio {
 ahci_pwr_pin_a: ahci_pwr_pin@0 {
  allwinner,pins = "PB8";
  allwinner,function = "gpio_out";
  allwinner,drive = <0>;
  allwinner,pull = <0>;
 };

 usb0_vbus_pin_a: usb0_vbus_pin@0 {
  allwinner,pins = "PB9";
  allwinner,function = "gpio_out";
  allwinner,drive = <0>;
  allwinner,pull = <0>;
 };

 usb1_vbus_pin_a: usb1_vbus_pin@0 {
  allwinner,pins = "PH6";
  allwinner,function = "gpio_out";
  allwinner,drive = <0>;
  allwinner,pull = <0>;
 };

 usb2_vbus_pin_a: usb2_vbus_pin@0 {
  allwinner,pins = "PH3";
  allwinner,function = "gpio_out";
  allwinner,drive = <0>;
  allwinner,pull = <0>;
 };
};

/ {
 reg_ahci_5v: ahci-5v {
  compatible = "regulator-fixed";
  pinctrl-names = "default";
  pinctrl-0 = <&ahci_pwr_pin_a>;
  regulator-name = "ahci-5v";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  regulator-boot-on;
  enable-active-high;
  gpio = <&pio 1 8 0>;
  status = "disabled";
 };

 reg_usb0_vbus: usb0-vbus {
  compatible = "regulator-fixed";
  pinctrl-names = "default";
  pinctrl-0 = <&usb0_vbus_pin_a>;
  regulator-name = "usb0-vbus";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  enable-active-high;
  gpio = <&pio 1 9 0>;
  status = "disabled";
 };

 reg_usb1_vbus: usb1-vbus {
  compatible = "regulator-fixed";
  pinctrl-names = "default";
  pinctrl-0 = <&usb1_vbus_pin_a>;
  regulator-name = "usb1-vbus";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  enable-active-high;
  gpio = <&pio 7 6 0>;
  status = "disabled";
 };

 reg_usb2_vbus: usb2-vbus {
  compatible = "regulator-fixed";
  pinctrl-names = "default";
  pinctrl-0 = <&usb2_vbus_pin_a>;
  regulator-name = "usb2-vbus";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  enable-active-high;
  gpio = <&pio 7 3 0>;
  status = "disabled";
 };

 reg_vcc3v0: vcc3v0 {
  compatible = "regulator-fixed";
  regulator-name = "vcc3v0";
  regulator-min-microvolt = <3000000>;
  regulator-max-microvolt = <3000000>;
 };

 reg_vcc3v3: vcc3v3 {
  compatible = "regulator-fixed";
  regulator-name = "vcc3v3";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
 };

 reg_vcc5v0: vcc5v0 {
  compatible = "regulator-fixed";
  regulator-name = "vcc5v0";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
 };
};
# 53 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/sun9i-a80-optimus.dts" 2




/ {
 model = "Merrii A80 Optimus Board";
 compatible = "merrii,a80-optimus", "allwinner,sun9i-a80";

 aliases {
  serial0 = &uart0;
  serial1 = &uart4;
 };

 chosen {
  bootargs = "earlyprintk console=ttyS0,115200";
 };

 leds {
  compatible = "gpio-leds";
  pinctrl-names = "default";
  pinctrl-0 = <&led_pins_optimus>;



  led2 {
   label = "optimus:led2:usr";
   gpios = <&pio 7 1 0>;
  };



  led4 {
   label = "optimus:led4:usr";
   gpios = <&pio 7 0 0>;
  };
 };
};

&i2c3 {
 pinctrl-names = "default";
 pinctrl-0 = <&i2c3_pins_a>;
 status = "okay";
};

&i2c3_pins_a {

 allwinner,pull = <1>;
};

&pio {
 led_pins_optimus: led-pins@0 {
  allwinner,pins = "PH0", "PH1";
  allwinner,function = "gpio_out";
  allwinner,drive = <0>;
  allwinner,pull = <0>;
 };

 mmc0_cd_pin_optimus: mmc0_cd_pin@0 {
  allwinner,pins = "PH18";
  allwinner,function = "gpio_in";
  allwinner,drive = <0>;
  allwinner,pull = <1>;
 };
};

&mmc0 {
 pinctrl-names = "default";
 pinctrl-0 = <&mmc0_pins>, <&mmc0_cd_pin_optimus>;
 vmmc-supply = <&reg_vcc3v0>;
 bus-width = <4>;
 cd-gpios = <&pio 7 18 0>;
 cd-inverted;
 status = "okay";
};

&mmc2 {
 pinctrl-names = "default";
 pinctrl-0 = <&mmc2_8bit_pins>;
 vmmc-supply = <&reg_vcc3v0>;
 bus-width = <8>;
 non-removable;
 status = "okay";
};

&uart0 {
 pinctrl-names = "default";
 pinctrl-0 = <&uart0_pins_a>;
 status = "okay";
};

&uart4 {
 pinctrl-names = "default";
 pinctrl-0 = <&uart4_pins_a>;
 status = "okay";
};

&uart4_pins_a {

 allwinner,pull = <1>;
};
