{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646126409935 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646126409935 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar  1 03:20:09 2022 " "Processing started: Tue Mar  1 03:20:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646126409935 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646126409935 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BCD_Deco -c BCD_Deco " "Command: quartus_map --read_settings_files=on --write_settings_files=off BCD_Deco -c BCD_Deco" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646126409935 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646126410261 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646126410261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_7_seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco_7_seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Deco_7_seg " "Found entity 1: Deco_7_seg" {  } { { "Deco_7_seg.sv" "" { Text "C:/Users/azofe/Desktop/Semestre I-2022/Taller De Digitales/Laboratorio 2/BCD and Decoder/Deco_7_seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646126415478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646126415478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file bcd_deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_Deco " "Found entity 1: BCD_Deco" {  } { { "BCD_Deco.sv" "" { Text "C:/Users/azofe/Desktop/Semestre I-2022/Taller De Digitales/Laboratorio 2/BCD and Decoder/BCD_Deco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646126415479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646126415479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "C:/Users/azofe/Desktop/Semestre I-2022/Taller De Digitales/Laboratorio 2/BCD and Decoder/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646126415480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646126415480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file bcd_to_deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_to_Deco " "Found entity 1: BCD_to_Deco" {  } { { "BCD_to_Deco.sv" "" { Text "C:/Users/azofe/Desktop/Semestre I-2022/Taller De Digitales/Laboratorio 2/BCD and Decoder/BCD_to_Deco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646126415481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646126415481 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G main.sv(5) " "Verilog HDL Implicit Net warning at main.sv(5): created implicit net for \"G\"" {  } { { "main.sv" "" { Text "C:/Users/azofe/Desktop/Semestre I-2022/Taller De Digitales/Laboratorio 2/BCD and Decoder/main.sv" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646126415481 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "H main.sv(5) " "Verilog HDL Implicit Net warning at main.sv(5): created implicit net for \"H\"" {  } { { "main.sv" "" { Text "C:/Users/azofe/Desktop/Semestre I-2022/Taller De Digitales/Laboratorio 2/BCD and Decoder/main.sv" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646126415481 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "I main.sv(5) " "Verilog HDL Implicit Net warning at main.sv(5): created implicit net for \"I\"" {  } { { "main.sv" "" { Text "C:/Users/azofe/Desktop/Semestre I-2022/Taller De Digitales/Laboratorio 2/BCD and Decoder/main.sv" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646126415481 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "J main.sv(5) " "Verilog HDL Implicit Net warning at main.sv(5): created implicit net for \"J\"" {  } { { "main.sv" "" { Text "C:/Users/azofe/Desktop/Semestre I-2022/Taller De Digitales/Laboratorio 2/BCD and Decoder/main.sv" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646126415481 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "K main.sv(5) " "Verilog HDL Implicit Net warning at main.sv(5): created implicit net for \"K\"" {  } { { "main.sv" "" { Text "C:/Users/azofe/Desktop/Semestre I-2022/Taller De Digitales/Laboratorio 2/BCD and Decoder/main.sv" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646126415481 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "L main.sv(5) " "Verilog HDL Implicit Net warning at main.sv(5): created implicit net for \"L\"" {  } { { "main.sv" "" { Text "C:/Users/azofe/Desktop/Semestre I-2022/Taller De Digitales/Laboratorio 2/BCD and Decoder/main.sv" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646126415481 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "M main.sv(5) " "Verilog HDL Implicit Net warning at main.sv(5): created implicit net for \"M\"" {  } { { "main.sv" "" { Text "C:/Users/azofe/Desktop/Semestre I-2022/Taller De Digitales/Laboratorio 2/BCD and Decoder/main.sv" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646126415481 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E1 main.sv(8) " "Verilog HDL Implicit Net warning at main.sv(8): created implicit net for \"E1\"" {  } { { "main.sv" "" { Text "C:/Users/azofe/Desktop/Semestre I-2022/Taller De Digitales/Laboratorio 2/BCD and Decoder/main.sv" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646126415481 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F1 main.sv(8) " "Verilog HDL Implicit Net warning at main.sv(8): created implicit net for \"F1\"" {  } { { "main.sv" "" { Text "C:/Users/azofe/Desktop/Semestre I-2022/Taller De Digitales/Laboratorio 2/BCD and Decoder/main.sv" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646126415481 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G1 main.sv(8) " "Verilog HDL Implicit Net warning at main.sv(8): created implicit net for \"G1\"" {  } { { "main.sv" "" { Text "C:/Users/azofe/Desktop/Semestre I-2022/Taller De Digitales/Laboratorio 2/BCD and Decoder/main.sv" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646126415481 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "H1 main.sv(8) " "Verilog HDL Implicit Net warning at main.sv(8): created implicit net for \"H1\"" {  } { { "main.sv" "" { Text "C:/Users/azofe/Desktop/Semestre I-2022/Taller De Digitales/Laboratorio 2/BCD and Decoder/main.sv" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646126415481 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "I1 main.sv(8) " "Verilog HDL Implicit Net warning at main.sv(8): created implicit net for \"I1\"" {  } { { "main.sv" "" { Text "C:/Users/azofe/Desktop/Semestre I-2022/Taller De Digitales/Laboratorio 2/BCD and Decoder/main.sv" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646126415481 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E2 main.sv(11) " "Verilog HDL Implicit Net warning at main.sv(11): created implicit net for \"E2\"" {  } { { "main.sv" "" { Text "C:/Users/azofe/Desktop/Semestre I-2022/Taller De Digitales/Laboratorio 2/BCD and Decoder/main.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646126415481 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F2 main.sv(11) " "Verilog HDL Implicit Net warning at main.sv(11): created implicit net for \"F2\"" {  } { { "main.sv" "" { Text "C:/Users/azofe/Desktop/Semestre I-2022/Taller De Digitales/Laboratorio 2/BCD and Decoder/main.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646126415481 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G2 main.sv(11) " "Verilog HDL Implicit Net warning at main.sv(11): created implicit net for \"G2\"" {  } { { "main.sv" "" { Text "C:/Users/azofe/Desktop/Semestre I-2022/Taller De Digitales/Laboratorio 2/BCD and Decoder/main.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646126415481 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "H2 main.sv(11) " "Verilog HDL Implicit Net warning at main.sv(11): created implicit net for \"H2\"" {  } { { "main.sv" "" { Text "C:/Users/azofe/Desktop/Semestre I-2022/Taller De Digitales/Laboratorio 2/BCD and Decoder/main.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646126415481 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "I2 main.sv(11) " "Verilog HDL Implicit Net warning at main.sv(11): created implicit net for \"I2\"" {  } { { "main.sv" "" { Text "C:/Users/azofe/Desktop/Semestre I-2022/Taller De Digitales/Laboratorio 2/BCD and Decoder/main.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646126415481 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646126415498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_Deco BCD_Deco:BCDeco " "Elaborating entity \"BCD_Deco\" for hierarchy \"BCD_Deco:BCDeco\"" {  } { { "main.sv" "BCDeco" { Text "C:/Users/azofe/Desktop/Semestre I-2022/Taller De Digitales/Laboratorio 2/BCD and Decoder/main.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646126415498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_to_Deco BCD_to_Deco:BCDToDeco1 " "Elaborating entity \"BCD_to_Deco\" for hierarchy \"BCD_to_Deco:BCDToDeco1\"" {  } { { "main.sv" "BCDToDeco1" { Text "C:/Users/azofe/Desktop/Semestre I-2022/Taller De Digitales/Laboratorio 2/BCD and Decoder/main.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646126415499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Deco_7_seg Deco_7_seg:Deco_7_seg1 " "Elaborating entity \"Deco_7_seg\" for hierarchy \"Deco_7_seg:Deco_7_seg1\"" {  } { { "main.sv" "Deco_7_seg1" { Text "C:/Users/azofe/Desktop/Semestre I-2022/Taller De Digitales/Laboratorio 2/BCD and Decoder/main.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646126415500 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1646126415784 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1646126416000 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1646126416255 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646126416255 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33 " "Implemented 33 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1646126416274 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1646126416274 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1646126416274 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1646126416274 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646126416283 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar  1 03:20:16 2022 " "Processing ended: Tue Mar  1 03:20:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646126416283 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646126416283 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646126416283 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646126416283 ""}
