// Seed: 3889471073
module module_0 (
    output supply1 id_0,
    input wand id_1,
    input tri id_2,
    input wand id_3,
    input wire id_4
);
  assign id_0 = 1;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output wand id_0,
    output uwire id_1,
    input uwire id_2,
    input tri0 id_3,
    input wor id_4,
    input supply1 id_5,
    output tri0 id_6,
    input wand id_7
);
  wire id_9;
  wire id_10;
  ;
  assign id_0 = id_7;
  logic [1 : 1] id_11;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_4,
      id_7,
      id_7
  );
endmodule
