{"vcs1":{"timestamp_begin":1730189396.647017733, "rt":1.93, "ut":0.85, "st":0.33}}
{"vcselab":{"timestamp_begin":1730189398.673208372, "rt":1.54, "ut":0.27, "st":0.20}}
{"link":{"timestamp_begin":1730189400.293698050, "rt":0.41, "ut":0.14, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730189395.867042883}
{"VCS_COMP_START_TIME": 1730189395.867042883}
{"VCS_COMP_END_TIME": 1730189402.214868730}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 333644}}
{"stitch_vcselab": {"peak_mem": 231580}}
