# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../fuck.gen/sources_1/bd/fuck/ipshared/ec67/hdl" --include "../../../../fuck.gen/sources_1/bd/fuck/ipshared/86fe/hdl" --include "../../../../fuck.gen/sources_1/bd/fuck/ipshared/3cbc" --include "../../../../fuck.gen/sources_1/bd/fuck/ipshared/6548/hdl" --include "../../../../fuck.gen/sources_1/bd/fuck/ipshared/f0b6/hdl/verilog" --include "../../../../fuck.gen/sources_1/bd/fuck/ipshared/0127/hdl/verilog" --include "I:/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../fuck.gen/sources_1/bd/fuck/ip/fuck_processing_system7_0_0/sim/fuck_processing_system7_0_0.v" \
"../../../../fuck.gen/sources_1/bd/fuck/ipshared/45ee/cmos_cfg.v" \
"../../../../fuck.gen/sources_1/bd/fuck/ipshared/45ee/cmos_data_capture.v" \
"../../../../fuck.gen/sources_1/bd/fuck/ipshared/45ee/cmos_wr_driver.v" \
"../../../../fuck.gen/sources_1/bd/fuck/ipshared/45ee/coms_capture.v" \
"../../../../fuck.gen/sources_1/bd/fuck/ip/fuck_ddr3_hdmi_ov5640_0_0/sim/fuck_ddr3_hdmi_ov5640_0_0.v" \
"../../../../fuck.gen/sources_1/bd/fuck/ip/fuck_v_vid_in_axi4s_0_0/sim/fuck_v_vid_in_axi4s_0_0.v" \
"../../../../fuck.gen/sources_1/bd/fuck/ip/fuck_clk_wiz_0_0/fuck_clk_wiz_0_0_clk_wiz.v" \
"../../../../fuck.gen/sources_1/bd/fuck/ip/fuck_clk_wiz_0_0/fuck_clk_wiz_0_0.v" \
"../../../../fuck.gen/sources_1/bd/fuck/ip/fuck_util_vector_logic_0_0/sim/fuck_util_vector_logic_0_0.v" \
"../../../../fuck.gen/sources_1/bd/fuck/ip/fuck_v_axi4s_vid_out_0_0/sim/fuck_v_axi4s_vid_out_0_0.v" \
"../../../../fuck.gen/sources_1/bd/fuck/ip/fuck_util_vector_logic_1_0/sim/fuck_util_vector_logic_1_0.v" \
"../../../../fuck.gen/sources_1/bd/fuck/ipshared/15ac/encode.v" \
"../../../../fuck.gen/sources_1/bd/fuck/ipshared/15ac/parallel_to_serial.v" \
"../../../../fuck.gen/sources_1/bd/fuck/ipshared/15ac/hdmi_trans.v" \
"../../../../fuck.gen/sources_1/bd/fuck/ip/fuck_hdmi_trans_0_0/sim/fuck_hdmi_trans_0_0.v" \
"../../../../fuck.gen/sources_1/bd/fuck/ip/fuck_xlconstant_0_0/sim/fuck_xlconstant_0_0.v" \
"../../../../fuck.gen/sources_1/bd/fuck/ip/fuck_axi_smc_0/bd_0/ip/ip_0/sim/bd_a73f_one_0.v" \

sv xil_defaultlib  --include "../../../../fuck.gen/sources_1/bd/fuck/ipshared/ec67/hdl" --include "../../../../fuck.gen/sources_1/bd/fuck/ipshared/86fe/hdl" --include "../../../../fuck.gen/sources_1/bd/fuck/ipshared/3cbc" --include "../../../../fuck.gen/sources_1/bd/fuck/ipshared/6548/hdl" --include "../../../../fuck.gen/sources_1/bd/fuck/ipshared/f0b6/hdl/verilog" --include "../../../../fuck.gen/sources_1/bd/fuck/ipshared/0127/hdl/verilog" --include "I:/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../fuck.gen/sources_1/bd/fuck/ip/fuck_axi_smc_0/bd_0/ip/ip_2/sim/bd_a73f_s00mmu_0.sv" \
"../../../../fuck.gen/sources_1/bd/fuck/ip/fuck_axi_smc_0/bd_0/ip/ip_3/sim/bd_a73f_s00tr_0.sv" \
"../../../../fuck.gen/sources_1/bd/fuck/ip/fuck_axi_smc_0/bd_0/ip/ip_4/sim/bd_a73f_s00sic_0.sv" \
"../../../../fuck.gen/sources_1/bd/fuck/ip/fuck_axi_smc_0/bd_0/ip/ip_5/sim/bd_a73f_s00a2s_0.sv" \
"../../../../fuck.gen/sources_1/bd/fuck/ip/fuck_axi_smc_0/bd_0/ip/ip_6/sim/bd_a73f_sarn_0.sv" \
"../../../../fuck.gen/sources_1/bd/fuck/ip/fuck_axi_smc_0/bd_0/ip/ip_7/sim/bd_a73f_srn_0.sv" \
"../../../../fuck.gen/sources_1/bd/fuck/ip/fuck_axi_smc_0/bd_0/ip/ip_8/sim/bd_a73f_sawn_0.sv" \
"../../../../fuck.gen/sources_1/bd/fuck/ip/fuck_axi_smc_0/bd_0/ip/ip_9/sim/bd_a73f_swn_0.sv" \
"../../../../fuck.gen/sources_1/bd/fuck/ip/fuck_axi_smc_0/bd_0/ip/ip_10/sim/bd_a73f_sbn_0.sv" \
"../../../../fuck.gen/sources_1/bd/fuck/ip/fuck_axi_smc_0/bd_0/ip/ip_11/sim/bd_a73f_m00s2a_0.sv" \
"../../../../fuck.gen/sources_1/bd/fuck/ip/fuck_axi_smc_0/bd_0/ip/ip_12/sim/bd_a73f_m00e_0.sv" \

verilog xil_defaultlib  --include "../../../../fuck.gen/sources_1/bd/fuck/ipshared/ec67/hdl" --include "../../../../fuck.gen/sources_1/bd/fuck/ipshared/86fe/hdl" --include "../../../../fuck.gen/sources_1/bd/fuck/ipshared/3cbc" --include "../../../../fuck.gen/sources_1/bd/fuck/ipshared/6548/hdl" --include "../../../../fuck.gen/sources_1/bd/fuck/ipshared/f0b6/hdl/verilog" --include "../../../../fuck.gen/sources_1/bd/fuck/ipshared/0127/hdl/verilog" --include "I:/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../fuck.gen/sources_1/bd/fuck/ip/fuck_axi_smc_0/bd_0/sim/bd_a73f.v" \
"../../../../fuck.gen/sources_1/bd/fuck/ip/fuck_axi_smc_0/sim/fuck_axi_smc_0.v" \
"../../../../fuck.gen/sources_1/bd/fuck/ip/fuck_axi_mem_intercon_imp_xbar_0/sim/fuck_axi_mem_intercon_imp_xbar_0.v" \
"../../../../fuck.gen/sources_1/bd/fuck/ip/fuck_axi_mem_intercon_imp_auto_pc_0/sim/fuck_axi_mem_intercon_imp_auto_pc_0.v" \
"../../../../fuck.gen/sources_1/bd/fuck/sim/fuck.v" \
"../../../../fuck.gen/sources_1/bd/fuck/hdl/fuck_wrapper.v" \
"../../../../fuck.srcs/sim_1/new/fuck_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
