Directory for CSE 548 module1. The directory consists of 3 subdirectories.
 - CSE548_module_1 simple AXI interface with 4 slave register.
 - project_1_fifo_design simple AXI interface with fifo interface. All the bitstream file necessary to run on FPGA is located in the top of this directory.
 - ip_repo Custom IP directory.
