

================================================================
== Vitis HLS Report for 'sigmoid_plan'
================================================================
* Date:           Mon Dec  6 20:00:34 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        sigmoid_new
* Solution:       PLAN (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k325t-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  20.000 ns|  20.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|    1001|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|       -|    -|
|Register         |        -|    -|     114|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|     114|    1001|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      890|  840|  407600|  203800|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |            Instance            |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |dcmp_64ns_64ns_1_2_no_dsp_1_U1  |dcmp_64ns_64ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                           |                             |        0|   0|  0|   0|    0|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln952_fu_245_p2        |         +|   0|  0|   15|           8|           7|
    |add_ln961_fu_281_p2        |         +|   0|  0|   39|          32|           7|
    |add_ln968_fu_395_p2        |         +|   0|  0|   11|          11|          11|
    |lsb_index_fu_171_p2        |         +|   0|  0|   39|          32|           7|
    |m_1_fu_354_p2              |         +|   0|  0|   71|          64|          64|
    |x0_V_1_fu_498_p2           |         +|   0|  0|   20|          13|          12|
    |x0_V_2_fu_511_p2           |         +|   0|  0|   20|          13|          12|
    |x0_V_fu_485_p2             |         +|   0|  0|   20|          13|          12|
    |sub_ln947_fu_161_p2        |         -|   0|  0|   39|           4|          32|
    |sub_ln950_fu_197_p2        |         -|   0|  0|   13|           3|           4|
    |sub_ln962_fu_287_p2        |         -|   0|  0|   39|           6|          32|
    |sub_ln968_fu_390_p2        |         -|   0|  0|   11|           3|          11|
    |and_ln1549_1_fu_540_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln1549_fu_535_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln1560_fu_473_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln949_fu_239_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln952_fu_257_p2        |       and|   0|  0|    8|           8|           8|
    |p_Result_2_fu_213_p2       |       and|   0|  0|    8|           8|           8|
    |tobool29_i_i290_fu_293_p2  |       and|   0|  0|    2|           1|           1|
    |icmp_ln1549_1_fu_313_p2    |      icmp|   0|  0|    9|           4|           1|
    |icmp_ln1549_fu_459_p2      |      icmp|   0|  0|   11|           8|           7|
    |icmp_ln1560_1_fu_442_p2    |      icmp|   0|  0|   24|          52|           1|
    |icmp_ln1560_fu_436_p2      |      icmp|   0|  0|   11|          11|           2|
    |icmp_ln938_fu_464_p2       |      icmp|   0|  0|   11|           8|           1|
    |icmp_ln949_fu_187_p2       |      icmp|   0|  0|   17|          31|           1|
    |icmp_ln950_fu_219_p2       |      icmp|   0|  0|   11|           8|           1|
    |icmp_ln961_fu_275_p2       |      icmp|   0|  0|   18|          32|           1|
    |p_Result_3_fu_263_p2       |      icmp|   0|  0|   11|           8|           1|
    |lshr_ln950_fu_207_p2       |      lshr|   0|  0|   17|           2|           8|
    |lshr_ln961_fu_329_p2       |      lshr|   0|  0|  182|          64|          64|
    |a_fu_269_p2                |        or|   0|  0|    2|           1|           1|
    |or_ln1549_fu_546_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln1560_1_fu_523_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln1560_fu_469_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln938_fu_517_p2         |        or|   0|  0|    2|           1|           1|
    |ap_return                  |    select|   0|  0|    8|           1|           8|
    |m_fu_344_p3                |    select|   0|  0|   64|           1|          64|
    |select_ln1549_1_fu_590_p3  |    select|   0|  0|    8|           1|           8|
    |select_ln1549_fu_562_p3    |    select|   0|  0|    9|           1|           9|
    |select_ln946_fu_382_p3     |    select|   0|  0|   10|           1|          10|
    |shl_ln952_fu_251_p2        |       shl|   0|  0|   17|           1|           8|
    |shl_ln962_fu_338_p2        |       shl|   0|  0|  182|          64|          64|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    |xor_ln1560_fu_479_p2       |       xor|   0|  0|    2|           2|           1|
    |xor_ln938_fu_529_p2        |       xor|   0|  0|    2|           1|           2|
    |xor_ln952_fu_233_p2        |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 1001|         531|         503|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln961_reg_620                    |  32|   0|   32|          0|
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |icmp_ln1549_1_reg_640                |   1|   0|    1|          0|
    |icmp_ln1549_1_reg_640_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln1560_1_reg_660                |   1|   0|    1|          0|
    |icmp_ln1560_reg_655                  |   1|   0|    1|          0|
    |icmp_ln961_reg_615                   |   1|   0|    1|          0|
    |in_read_reg_606                      |   8|   0|    8|          0|
    |in_read_reg_606_pp0_iter1_reg        |   8|   0|    8|          0|
    |sub_ln962_reg_625                    |  32|   0|   32|          0|
    |tobool29_i_i290_reg_630              |   1|   0|    1|          0|
    |trunc_ln1386_reg_645                 |   7|   0|    7|          0|
    |trunc_ln1386_reg_645_pp0_iter1_reg   |   7|   0|    7|          0|
    |trunc_ln946_reg_635                  |  11|   0|   11|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 114|   0|  114|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  sigmoid_plan|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  sigmoid_plan|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  sigmoid_plan|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  sigmoid_plan|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  sigmoid_plan|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  sigmoid_plan|  return value|
|ap_return  |  out|    8|  ap_ctrl_hs|  sigmoid_plan|  return value|
|in_r       |   in|    8|     ap_none|          in_r|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

