
---------- Begin Simulation Statistics ----------
final_tick                               118853788000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 443022                       # Simulator instruction rate (inst/s)
host_mem_usage                                 709244                       # Number of bytes of host memory used
host_op_rate                                   447994                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   225.72                       # Real time elapsed on the host
host_tick_rate                              526548033                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101122354                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.118854                       # Number of seconds simulated
sim_ticks                                118853788000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.804141                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4083863                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4815641                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 20                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            345774                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5100777                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             102843                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          675349                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           572506                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6508276                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  312540                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        35005                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101122354                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.188538                       # CPI: cycles per instruction
system.cpu.discardedOps                        951340                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48882852                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          40550776                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6262526                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3087123                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.841370                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        118853788                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55111288     54.50%     54.50% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.67% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    380      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    470      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    382      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            282752      0.28%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            266991      0.26%     55.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            163440      0.16%     55.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           505318      0.50%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            36718      0.04%     55.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         10949      0.01%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::MemRead               38138372     37.72%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6383088      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101122354                       # Class of committed instruction
system.cpu.tickCycles                       115766665                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    33                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         7256                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         15002                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1940                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        46194                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1162                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        92640                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1165                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 118853788000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2545                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5191                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1934                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5332                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5332                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2545                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        22879                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  22879                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      3345408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3345408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7877                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7877    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7877                       # Request fanout histogram
system.membus.respLayer1.occupancy          137325250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            98058000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 118853788000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             23536                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        37498                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5523                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           11265                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            22912                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           22912                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          5651                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        17885                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        16825                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       122263                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                139088                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      2860544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     18714624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               21575168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            8094                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1328896                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            54542                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.057020                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.232121                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  51435     94.30%     94.30% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3104      5.69%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              54542                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          395280000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         367191981                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          50860998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 118853788000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                 4890                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                33665                       # number of demand (read+write) hits
system.l2.demand_hits::total                    38555                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                4890                       # number of overall hits
system.l2.overall_hits::.cpu.data               33665                       # number of overall hits
system.l2.overall_hits::total                   38555                       # number of overall hits
system.l2.demand_misses::.cpu.inst                761                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               7132                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7893                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               761                       # number of overall misses
system.l2.overall_misses::.cpu.data              7132                       # number of overall misses
system.l2.overall_misses::total                  7893                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     92140000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    861008000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        953148000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     92140000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    861008000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       953148000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             5651                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            40797                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                46448                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            5651                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           40797                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               46448                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.134666                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.174817                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.169932                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.134666                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.174817                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.169932                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 121077.529566                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 120724.621425                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 120758.646902                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 121077.529566                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 120724.621425                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 120758.646902                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                5191                       # number of writebacks
system.l2.writebacks::total                      5191                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  16                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 16                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           760                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          7117                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7877                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          760                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         7117                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7877                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     76915000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    717236000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    794151000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     76915000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    717236000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    794151000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.134489                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.174449                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.169587                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.134489                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.174449                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.169587                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 101203.947368                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 100777.855838                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100818.966612                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 101203.947368                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 100777.855838                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 100818.966612                       # average overall mshr miss latency
system.l2.replacements                           8094                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        32307                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            32307                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        32307                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        32307                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         4530                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             4530                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         4530                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         4530                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          196                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           196                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             17580                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 17580                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            5332                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5332                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    639314000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     639314000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         22912                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             22912                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.232716                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.232716                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 119901.350338                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 119901.350338                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         5332                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5332                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    532674000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    532674000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.232716                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.232716                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 99901.350338                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 99901.350338                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           4890                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4890                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          761                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              761                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     92140000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     92140000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         5651                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           5651                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.134666                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.134666                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 121077.529566                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 121077.529566                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          760                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          760                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     76915000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     76915000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.134489                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.134489                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 101203.947368                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 101203.947368                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         16085                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16085                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1800                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1800                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    221694000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    221694000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        17885                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         17885                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.100643                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.100643                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 123163.333333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 123163.333333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           15                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           15                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1785                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1785                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    184562000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    184562000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.099804                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.099804                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 103396.078431                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103396.078431                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 118853788000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   511.579209                       # Cycle average of tags in use
system.l2.tags.total_refs                       90488                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      8606                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.514525                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.938993                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        18.045531                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       474.594685                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.036990                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.035245                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.926943                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999178                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          372                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           79                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    734206                       # Number of tag accesses
system.l2.tags.data_accesses                   734206                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 118853788000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         194560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1821952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2016512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       194560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        194560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1328896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1328896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             760                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7117                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7877                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5191                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               5191                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1636969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          15329356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              16966325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1636969                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1636969                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       11180931                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             11180931                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       11180931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1636969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         15329356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             28147256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     20748.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3040.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     27130.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009040802500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1051                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1051                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               73004                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              19683                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7877                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5191                       # Number of write requests accepted
system.mem_ctrls.readBursts                     31508                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    20764                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1338                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    16                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2032                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.98                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.10                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    766381000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  150850000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1332068500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     25402.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44152.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    24288                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   17851                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 31508                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                20764                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         8760                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    371.864840                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   314.411727                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   242.799812                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          348      3.97%      3.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          165      1.88%      5.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5926     67.65%     73.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          161      1.84%     75.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          895     10.22%     85.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          132      1.51%     87.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          418      4.77%     91.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           66      0.75%     92.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          649      7.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         8760                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1051                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.702188                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.800167                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     88.943191                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1043     99.24%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            4      0.38%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.19%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1051                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1051                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      19.723121                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.652102                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.667741                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              116     11.04%     11.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.29%     11.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                8      0.76%     12.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      0.76%     12.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              864     82.21%     95.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.57%     95.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                9      0.86%     96.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.19%     96.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               26      2.47%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.10%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.10%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                6      0.57%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1051                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1930880                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   85632                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1326656                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2016512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1328896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        16.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        11.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     16.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     11.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  118754308000                       # Total gap between requests
system.mem_ctrls.avgGap                    9087412.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       194560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1736320                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1326656                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1636969.281955068931                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 14608873.887974020094                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 11162084.291331127286                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         3040                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        28468                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        20764                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    128203000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1203865500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2748517899250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     42172.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42288.38                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 132369384.48                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             36899520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             19612560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           129405360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           62118000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9381864960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       6434952870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      40220947200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        56285800470                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        473.571784                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 104496908750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3968640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10388239250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             25646880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             13631640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            86008440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           46087380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9381864960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5566491750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      40952282880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        56072013930                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        471.773049                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 106407121500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3968640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8478026500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    118853788000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 118853788000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     14727544                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14727544                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     14727544                       # number of overall hits
system.cpu.icache.overall_hits::total        14727544                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5651                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5651                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5651                       # number of overall misses
system.cpu.icache.overall_misses::total          5651                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    232882000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    232882000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    232882000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    232882000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14733195                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14733195                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14733195                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14733195                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000384                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000384                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000384                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000384                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 41210.759158                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 41210.759158                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 41210.759158                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 41210.759158                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         5523                       # number of writebacks
system.cpu.icache.writebacks::total              5523                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         5651                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5651                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5651                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5651                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    221580000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    221580000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    221580000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    221580000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000384                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000384                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000384                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000384                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 39210.759158                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 39210.759158                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 39210.759158                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 39210.759158                       # average overall mshr miss latency
system.cpu.icache.replacements                   5523                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     14727544                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14727544                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5651                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5651                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    232882000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    232882000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14733195                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14733195                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000384                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000384                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 41210.759158                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 41210.759158                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5651                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5651                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    221580000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    221580000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000384                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000384                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 39210.759158                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 39210.759158                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 118853788000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.980689                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14733195                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5651                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2607.183684                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   127.980689                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999849                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999849                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          108                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          29472041                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         29472041                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 118853788000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 118853788000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 118853788000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     43814940                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43814940                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43823590                       # number of overall hits
system.cpu.dcache.overall_hits::total        43823590                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        48953                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          48953                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        49009                       # number of overall misses
system.cpu.dcache.overall_misses::total         49009                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2219495000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2219495000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2219495000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2219495000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43863893                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43863893                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43872599                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43872599                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001116                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001116                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001117                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001117                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 45339.305048                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45339.305048                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 45287.498215                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45287.498215                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        32307                       # number of writebacks
system.cpu.dcache.writebacks::total             32307                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         8185                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         8185                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         8185                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         8185                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        40768                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        40768                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        40797                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        40797                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1712723000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1712723000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1716474000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1716474000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000929                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000929                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000930                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000930                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 42011.455063                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42011.455063                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 42073.534819                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42073.534819                       # average overall mshr miss latency
system.cpu.dcache.replacements                  40669                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37517661                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37517661                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        21400                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21400                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    763599000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    763599000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37539061                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37539061                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000570                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000570                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 35682.196262                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35682.196262                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3544                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3544                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        17856                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        17856                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    626627000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    626627000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000476                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000476                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 35093.357975                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35093.357975                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6297279                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6297279                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        27553                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        27553                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1455896000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1455896000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6324832                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6324832                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004356                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004356                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 52839.835953                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52839.835953                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4641                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4641                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        22912                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        22912                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1086096000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1086096000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003623                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003623                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 47402.932961                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 47402.932961                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8650                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8650                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           56                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           56                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8706                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8706                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.006432                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.006432                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           29                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           29                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3751000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3751000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.003331                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.003331                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 129344.827586                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 129344.827586                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 118853788000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.924471                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43864719                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             40797                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1075.194720                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.924471                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999410                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999410                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          87786659                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         87786659                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 118853788000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 118853788000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
